INFO-FLOW: Workspace /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1 opened at Thu Mar 25 14:10:09 CET 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a100tcsg324-1 
Execute       ap_part_info -name xc7a100tcsg324-1 -data single -quiet 
Command       ap_part_info done; 0.64 sec.
Execute       ap_part_info -name xc7a100tcsg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.71 sec.
Execute     ap_part_info -data single -name xc7a100tcsg324-1 
Execute     ap_part_info -name xc7a100tcsg324-1 -data resources 
Execute     ap_part_info -name xc7a100tcsg324-1 -data info 
Execute     ap_part_info -name xc7a100tcsg324-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100tcsg324-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.83 sec.
Execute   set_part xc7a100tcsg324-1 
Execute     ap_part_info -name xc7a100tcsg324-1 -data single -quiet 
Execute     ap_part_info -name xc7a100tcsg324-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7a100t-csg324-1 
Execute       ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'systemc/src/my_module2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling systemc/src/my_module2.cpp as C++
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       is_encrypted systemc/src/my_module2.cpp 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "systemc/src/my_module2.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E systemc/src/my_module2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp
Command       clang done; 1.6 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.86 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp"  -o "/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/useless.bc
Command       clang done; 1.98 sec.
INFO-FLOW: Done: GCC PP time: 4.4 seconds per iteration
Execute       source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp std=c++0x -directive=/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.75 sec.
INFO-FLOW: CDT Preprocessing without tidy-3.1...
INFO-FLOW: Marker-Pragma convertor: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp.ap-line.cpp /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp.ap-line.cpp.CXX 1
INFO-FLOW: Converting Markers to Pragmas...
Execute       cdt  "/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp.ap-line.cpp"  -m "my_module2" -o "/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/solution1.directive --source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/systemc/src/my_module2.cpp --error /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS CMult DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db --sd --scff /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/.systemc_flag --ad 
INFO-FLOW: Error:Syntax error in source:static constexpr _Tp value = __v;
Error:Syntax error in source:template<typename _Tp, _Tp __v>
    constexpr _Tp integral_constant<_Tp, __v>::value;
Error:Missing ; in source:)
Error:Syntax error in source:noexcept;
Error:Missing ; in source:)
Error:Syntax error in source:noexcept
    {
      static_assert(__declval_protector<_Tp>::__stop,
      "declval() must not be used!");
      return __declval_protector<_Tp>::__delegate();
    }
Error:Syntax error in source:constexpr
Error:Syntax error in source:template<class _U1, class = typename
        std::enable_if<std::is_convertible<_U1, _T1>::value>::type>
 pair(_U1&& __x, const _T2& __y)
 : first(std::forward<_U1>(__x)), second(__y) { }
Error:Syntax error in source:template<class _U2, class = typename
        std::enable_if<std::is_convertible<_U2, _T2>::value>::type>
 pair(const _T1& __x, _U2&& __y)
 : first(__x), second(std::forward<_U2>(__y)) { }
Error:Syntax error in source:template<class _U1, class _U2, class = typename
        std::enable_if<std::is_convertible<_U1, _T1>::value
         && std::is_convertible<_U2, _T2>::value>::type>
 pair(_U1&& __x, _U2&& __y)
 : first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator==(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return __x.first == __y.first && __x.second == __y.second; }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator<(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return __x.first < __y.first
      || (!(__y.first < __x.first) && __x.second < __y.second); }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator!=(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return !(__x == __y); }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator>(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return __y < __x; }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator<=(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return !(__y < __x); }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator>=(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return !(__x < __y); }
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
Error:Syntax error in source:static constexpr bool
      eq(const char_type& __c1, const char_type& __c2)
      { return __c1 == __c2; }
Error:Syntax error in source:static constexpr bool
      lt(const char_type& __c1, const char_type& __c2)
      { return __c1 < __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:to_char_type(const int_type& __c)
      { return static_cast<char_type>(__c); }
Error:Missing ; in source:e
Error:Syntax error in source:to_int_type(const char_type& __c)
      { return static_cast<int_type>(__c); }
Error:Syntax error in source:static constexpr bool
      eq_int_type(const int_type& __c1, const int_type& __c2)
      { return __c1 == __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:eof()
      { return static_cast<int_type>(-1); }
Error:Missing ; in source:e
Error:Syntax error in source:not_eof(const int_type& __c)
      { return !eq_int_type(__c, eof()) ? __c : to_int_type(char_type()); }
Error:Syntax error in source:static constexpr bool
      eq(const char_type& __c1, const char_type& __c2)
      { return __c1 == __c2; }
Error:Syntax error in source:static constexpr bool
      lt(const char_type& __c1, const char_type& __c2)
      { return __c1 < __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:to_char_type(const int_type& __c)
      { return static_cast<char_type>(__c); }
Error:Missing ; in source:e
Error:Syntax error in source:to_int_type(const char_type& __c)
      { return static_cast<int_type>(static_cast<unsigned char>(__c)); }
Error:Syntax error in source:static constexpr bool
      eq_int_type(const int_type& __c1, const int_type& __c2)
      { return __c1 == __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:eof()
      { return static_cast<int_type>(-1); }
Error:Missing ; in source:e
Error:Syntax error in source:not_eof(const int_type& __c)
      { return (__c == eof()) ? 0 : __c; }
Error:Syntax error in source:static constexpr bool
      eq(const char_type& __c1, const char_type& __c2)
      { return __c1 == __c2; }
Error:Syntax error in source:static constexpr bool
      lt(const char_type& __c1, const char_type& __c2)
      { return __c1 < __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:to_char_type(const int_type& __c)
      { return char_type(__c); }
Error:Missing ; in source:e
Error:Syntax error in source:to_int_type(const char_type& __c)
      { return int_type(__c); }
Error:Syntax error in source:static constexpr bool
      eq_int_type(const int_type& __c1, const int_type& __c2)
      { return __c1 == __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:eof()
      { return static_cast<int_type>((0xffffffffu)); }
Error:Missing ; in source:e
Error:Syntax error in source:not_eof(const int_type& __c)
      { return eq_int_type(__c, eof()) ? 0 : __c; }
Error:Syntax error in source:static constexpr bool
      eq(const char_type& __c1, const char_type& __c2)
      { return __c1 == __c2; }
Error:Syntax error in source:static constexpr bool
      lt(const char_type& __c1, const char_type& __c2)
      { return __c1 < __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:to_char_type(const int_type& __c)
      { return char_type(__c); }
Error:Missing ; in source:e
Error:Syntax error in source:to_int_type(const char_type& __c)
      { return int_type(__c); }
Error:Syntax error in source:static constexpr bool
      eq_int_type(const int_type& __c1, const int_type& __c2)
      { return __c1 == __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:eof()
      { return static_cast<int_type>(-1); }
Error:Missing ; in source:e
Error:Syntax error in source:not_eof(const int_type& __c)
      { return eq_int_type(__c, eof()) ? 0 : __c; }
Error:Syntax error in source:static constexpr bool
      eq(const char_type& __c1, const char_type& __c2)
      { return __c1 == __c2; }
Error:Syntax error in source:static constexpr bool
      lt(const char_type& __c1, const char_type& __c2)
      { return __c1 < __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:to_char_type(const int_type& __c)
      { return char_type(__c); }
Error:Missing ; in source:e
Error:Syntax error in source:to_int_type(const char_type& __c)
      { return int_type(__c); }
Error:Syntax error in source:static constexpr bool
      eq_int_type(const int_type& __c1, const int_type& __c2)
      { return __c1 == __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:eof()
      { return static_cast<int_type>(-1); }
Error:Missing ; in source:e
Error:Syntax error in source:not_eof(const int_type& __c)
      { return eq_int_type(__c, eof()) ? 0 : __c; }
Error:Syntax error in source:template<typename _Tp,
    bool = __has_trivial_copy(typename _Tp::value_type)>
    struct __shrink_to_fit
    { static void _S_do_it(_Tp&) { } };
Error:Syntax error in source:constexpr
Error:Missing ; in source:e
Error:Syntax error in source:size() { return _M_len; }
Error:Missing ; in source:r
Error:Syntax error in source:begin() { return _M_array; }
Error:Missing ; in source:r
Error:Syntax error in source:end() { return begin() + size(); }
Error:Syntax error in source:template<class _Tp>
    constexpr const _Tp*
    begin(initializer_list<_Tp> __ils)
    { return __ils.begin(); }
Error:Syntax error in source:template<class _Tp>
    constexpr const _Tp*
    end(initializer_list<_Tp> __ils)
    { return __ils.end(); }
Error:Missing ; in source:s
Error:Syntax error in source:operator&(_Ios_Fmtflags __a, _Ios_Fmtflags __b)
  { return _Ios_Fmtflags(static_cast<int>(__a) & static_cast<int>(__b)); }
Error:Missing ; in source:s
Error:Syntax error in source:operator|(_Ios_Fmtflags __a, _Ios_Fmtflags __b)
  { return _Ios_Fmtflags(static_cast<int>(__a) | static_cast<int>(__b)); }
Error:Missing ; in source:s
Error:Syntax error in source:operator^(_Ios_Fmtflags __a, _Ios_Fmtflags __b)
  { return _Ios_Fmtflags(static_cast<int>(__a) ^ static_cast<int>(__b)); }
Error:Missing ; in source:s
Error:Syntax error in source:operator~(_Ios_Fmtflags __a)
  { return _Ios_Fmtflags(~static_cast<int>(__a)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator&(_Ios_Openmode __a, _Ios_Openmode __b)
  { return _Ios_Openmode(static_cast<int>(__a) & static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator|(_Ios_Openmode __a, _Ios_Openmode __b)
  { return _Ios_Openmode(static_cast<int>(__a) | static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator^(_Ios_Openmode __a, _Ios_Openmode __b)
  { return _Ios_Openmode(static_cast<int>(__a) ^ static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator~(_Ios_Openmode __a)
  { return _Ios_Openmode(~static_cast<int>(__a)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator&(_Ios_Iostate __a, _Ios_Iostate __b)
  { return _Ios_Iostate(static_cast<int>(__a) & static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator|(_Ios_Iostate __a, _Ios_Iostate __b)
  { return _Ios_Iostate(static_cast<int>(__a) | static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator^(_Ios_Iostate __a, _Ios_Iostate __b)
  { return _Ios_Iostate(static_cast<int>(__a) ^ static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator~(_Ios_Iostate __a)
  { return _Ios_Iostate(~static_cast<int>(__a)); }
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by org.eclipse.emf.ecore.xmi.impl.XMLHandler (file:/opt/Xilinx/Vivado/2020.1/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.13.0.v20170609-0707.jar) to method com.sun.org.apache.xerces.internal.parsers.AbstractSAXParser$LocatorProxy.getEncoding()
WARNING: Please consider reporting this to the maintainers of org.eclipse.emf.ecore.xmi.impl.XMLHandler
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
Command       cdt done; 5.86 sec.
INFO-FLOW: Marker-Pragma convertor: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.0.cpp.ap-cdt.cpp /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pragma.0.cpp /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pragma.0.cpp.ap-line.CXX 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/pragma.status.tcl 
INFO-FLOW: Pragma Handling...
INFO-FLOW: SystemC Checker
Execute       ap_eval exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang++ -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -DAP_PRE -std=c++0x -I "/opt/Xilinx/Vivado/2020.1/lnx64/tools/systemc/include" -I "/opt/Xilinx/Vivado/2020.1/include" -I "/opt/Xilinx/Vivado/2020.1/include/ap_sysc" -S "systemc/src/my_module2.cpp" -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pp.00.o 
Command       ap_eval done; 2.01 sec.
INFO-FLOW: Marker-Pragma convertor: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pragma.1.cpp /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.scpp.0.cpp /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.scpp.0.cpp.line_pre.CXX 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: SystemC preprocessor
Execute       ap_eval exec /opt/Xilinx/Vivado/2020.1/tps/lnx64/jre9.0.4/bin/java -Xmx512m -classpath "/opt/Xilinx/Vivado/2020.1/lib/classes/org.eclipse.cdt.core_5.0.0.200806171202.jar:/opt/Xilinx/Vivado/2020.1/lib/classes/jargs.jar:/opt/Xilinx/Vivado/2020.1/lib/classes/org.eclipse.core.runtime_3.4.0.v20080512.jar:/opt/Xilinx/Vivado/2020.1/lib/classes/org.eclipse.equinox.common_3.4.0.v20080421-2006.jar:/opt/Xilinx/Vivado/2020.1/lib/classes/autopilot.scelaborator.jar"  autopilot.scelaborator.ScParser  -S "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" --force-inline  -o "/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/" "/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.scpp.0.cpp" --mi-suffix=0 -d -t 
Command       ap_eval done; error code: 1; 12.28 sec.
INFO-FLOW: Marker-Pragma convertor: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.scpp.0.cpp.ssdm.cpp /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.scpp.1.cpp /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.scpp.1.cpp.line_post.CXX 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.bc
Command       clang done; 2.08 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.g.bc -disable-opt -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.86 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 4050 ; free virtual = 37909
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ve_warning.tcl 
INFO: [HLS 200-10] Validating synthesis directives ...
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 4050 ; free virtual = 37909
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.pp.bc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.85 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top my_module2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.g.0.bc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(systemc/src/DownSampling.hpp:39) in function 'DownSampling::do_gen()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'ModuleCompute::int_sqrt32' into 'ModuleCompute::do_gen' (systemc/src/ModuleCompute_old.hpp:99).
Command         transform done; 0.55 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 4007 ; free virtual = 37886
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.g.1.bc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.68 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 3992 ; free virtual = 37874
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.g.1.bc to /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.o.1.bc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (systemc/src/Seuil_calc2.hpp:52) in function 'Seuil_calc2::do_gen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (systemc/src/CRCCheck.hpp:41) in function 'CRCCheck::do_gen' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (systemc/src/Seuil_calc2.hpp:52) in function 'Seuil_calc2::do_gen' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'crc_t' (systemc/src/CRCCheck.hpp:53) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (systemc/src/Seuil_calc2.hpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'crc_t' (systemc/src/CRCCheck.hpp:53) in dimension 1 completely.
Command         transform done; 1.55 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Seuil_calc2::do_gen' (systemc/src/Seuil_calc2.hpp:35)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FrameProcessing::do_gen' (systemc/src/FrameProcessing.hpp:31)...3 expression(s) balanced.
Command         transform done; 0.85 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 3960 ; free virtual = 37835
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.o.2.bc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ2.hpp:47:13) in function 'trames_separ2::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc2.hpp:77:9) in function 'Seuil_calc2::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : 

more than one sub loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop.
WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ibuffer.V' (systemc/src/CRCCheck.hpp:45:17)
Command         transform done; 1.69 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 3785 ; free virtual = 37669
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.32 sec.
Command     elaborate done; 36.06 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing SystemC design ...
Execute       sc_get_modules -debug my_module2 
INFO: [SCA 200-201] Elaborating SystemC module 'BitDecider'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitDecider::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitDecider::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'BitsToBytes'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'BitsToBytes::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'BitsToBytes::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'CRCCheck'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'CRCCheck::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'CRCCheck::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'DOUBLEUR_U'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DOUBLEUR_U::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DOUBLEUR_U::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Seuil_calc2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Seuil_calc2::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'Seuil_calc2::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'trames_separ2'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'trames_separ2::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'trames_separ2::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'Detecteur2'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'Seuil_calc2'
INFO: [SCA 200-201] Contains sub-module: 'trames_separ2'
INFO: [SCA 200-201] Contains sub-module: 'DOUBLEUR_U'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'DownSampling'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'DownSampling::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'DownSampling::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'FrameProcessing'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'FrameProcessing::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'FrameProcessing::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'ModuleCompute'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'ModuleCompute::do_gen': 'clock'.
INFO: [SCA 200-201] Found the reset port of process 'ModuleCompute::do_gen': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'my_module2'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'ModuleCompute'
INFO: [SCA 200-201] Contains sub-module: 'Detecteur2'
INFO: [SCA 200-201] Contains sub-module: 'DownSampling'
INFO: [SCA 200-201] Contains sub-module: 'BitDecider'
INFO: [SCA 200-201] Contains sub-module: 'BitsToBytes'
INFO: [SCA 200-201] Contains sub-module: 'CRCCheck'
INFO: [SCA 200-201] Contains sub-module: 'FrameProcessing'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
Execute       export_ssdm /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/a.o.sce.ll 
INFO-FLOW: SystemC Modules: { BitDecider BitsToBytes CRCCheck DOUBLEUR_U Seuil_calc2 trames_separ2 Detecteur2 DownSampling FrameProcessing ModuleCompute my_module2 }
Execute       ap_set_top_model my_module2 
Execute       cdfg_preprocess -model my_module2 
Execute       ap_set_top_model BitDecider 
Execute       sc_get_processes BitDecider 
INFO: [HLS 200-10] Synthesizing SystemC module 'BitDecider'
INFO-FLOW: SystemC module [BitDecider] has process(es): { do_gen }
INFO: [HLS 200-10] Found SystemC process: 'BitDecider_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitDecider_do_gen' ...
Execute       get_model_list BitDecider_do_gen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model BitDecider::do_gen 
Execute       get_model_list BitDecider_do_gen -filter all-wo-channel 
INFO-FLOW: Model list for configure: BitDecider::do_gen
INFO-FLOW: Configuring Module : BitDecider::do_gen ...
Execute       set_default_model BitDecider::do_gen 
Execute       apply_spec_resource_limit BitDecider::do_gen 
INFO-FLOW: Model list for preprocess: BitDecider::do_gen
INFO-FLOW: Preprocessing Module: BitDecider::do_gen ...
Execute       set_default_model BitDecider::do_gen 
Execute       cdfg_preprocess -model BitDecider::do_gen 
Execute       rtl_gen_preprocess BitDecider::do_gen 
INFO-FLOW: Model list for synthesis: BitDecider::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BitDecider::do_gen 
Execute       schedule -model BitDecider::do_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.25 seconds; current allocated memory: 330.062 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.sched.adb -f 
INFO-FLOW: Finish scheduling BitDecider::do_gen.
Execute       set_default_model BitDecider::do_gen 
Execute       bind -model BitDecider::do_gen 
BIND OPTION: model=BitDecider::do_gen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 330.147 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.bind.adb -f 
INFO-FLOW: Finish binding BitDecider::do_gen.
Execute       get_model_list BitDecider_do_gen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess BitDecider::do_gen 
INFO-FLOW: Model list for RTL generation: BitDecider::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BitDecider::do_gen -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 330.329 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl BitDecider::do_gen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/BitDecider_do_gen -synmodules BitDecider::do_gen 
Execute       gen_rtl BitDecider::do_gen -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/BitDecider_do_gen 
Execute       gen_rtl BitDecider::do_gen -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/BitDecider_do_gen 
Execute       syn_report -csynth -model BitDecider::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/BitDecider_do_gen_csynth.rpt 
Execute       syn_report -rtlxml -model BitDecider::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/BitDecider_do_gen_csynth.xml 
Execute       syn_report -verbosereport -model BitDecider::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.verbose.rpt 
Execute       db_write -model BitDecider::do_gen -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.adb 
Execute       gen_tb_info BitDecider::do_gen -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen 
INFO-FLOW: Model list for RTL component generation: BitDecider::do_gen
INFO-FLOW: Handling components in module [BitDecider_do_gen] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.compgen.tcl 
INFO-FLOW: Append model BitDecider_do_gen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [BitDecider] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'BitDecider' ...
Execute       preproc_iomode -model BitDecider 
INFO-FLOW: Model list for configure: BitDecider
INFO-FLOW: Configuring Module : BitDecider ...
Execute       set_default_model BitDecider 
Execute       apply_spec_resource_limit BitDecider 
INFO-FLOW: Model list for preprocess: BitDecider
INFO-FLOW: Preprocessing Module: BitDecider ...
Execute       set_default_model BitDecider 
Execute       cdfg_preprocess -model BitDecider 
Execute       rtl_gen_preprocess BitDecider 
INFO-FLOW: Model list for synthesis: BitDecider
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BitDecider 
Execute       schedule -model BitDecider 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 330.668 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.sched.adb -f 
INFO-FLOW: Finish scheduling BitDecider.
Execute       set_default_model BitDecider 
Execute       bind -model BitDecider 
BIND OPTION: model=BitDecider
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 330.765 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.bind.adb -f 
INFO-FLOW: Finish binding BitDecider.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess BitDecider 
INFO-FLOW: Model list for RTL generation: BitDecider
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitDecider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BitDecider -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitDecider/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitDecider'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 330.891 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl BitDecider -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/BitDecider -synmodules BitDecider 
Execute       gen_rtl BitDecider -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/BitDecider 
Execute       gen_rtl BitDecider -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/BitDecider 
Execute       syn_report -csynth -model BitDecider -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/BitDecider_csynth.rpt 
Execute       syn_report -rtlxml -model BitDecider -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/BitDecider_csynth.xml 
Execute       syn_report -verbosereport -model BitDecider -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.verbose.rpt 
Execute       db_write -model BitDecider -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.adb 
Execute       gen_tb_info BitDecider -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider 
INFO-FLOW: Model list for RTL component generation: BitDecider
INFO-FLOW: Handling components in module [BitDecider] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.compgen.tcl 
INFO-FLOW: Append model BitDecider
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model BitsToBytes 
Execute       sc_get_processes BitsToBytes 
INFO: [HLS 200-10] Synthesizing SystemC module 'BitsToBytes'
INFO-FLOW: SystemC module [BitsToBytes] has process(es): { do_gen }
INFO: [HLS 200-10] Found SystemC process: 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes_do_gen' ...
Execute       get_model_list BitsToBytes_do_gen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model BitsToBytes::do_gen 
Execute       get_model_list BitsToBytes_do_gen -filter all-wo-channel 
INFO-FLOW: Model list for configure: BitsToBytes::do_gen
INFO-FLOW: Configuring Module : BitsToBytes::do_gen ...
Execute       set_default_model BitsToBytes::do_gen 
Execute       apply_spec_resource_limit BitsToBytes::do_gen 
INFO-FLOW: Model list for preprocess: BitsToBytes::do_gen
INFO-FLOW: Preprocessing Module: BitsToBytes::do_gen ...
Execute       set_default_model BitsToBytes::do_gen 
Execute       cdfg_preprocess -model BitsToBytes::do_gen 
Execute       rtl_gen_preprocess BitsToBytes::do_gen 
INFO-FLOW: Model list for synthesis: BitsToBytes::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BitsToBytes::do_gen 
Execute       schedule -model BitsToBytes::do_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 331.122 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.sched.adb -f 
INFO-FLOW: Finish scheduling BitsToBytes::do_gen.
Execute       set_default_model BitsToBytes::do_gen 
Execute       bind -model BitsToBytes::do_gen 
BIND OPTION: model=BitsToBytes::do_gen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 331.237 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.bind.adb -f 
INFO-FLOW: Finish binding BitsToBytes::do_gen.
Execute       get_model_list BitsToBytes_do_gen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess BitsToBytes::do_gen 
INFO-FLOW: Model list for RTL generation: BitsToBytes::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BitsToBytes::do_gen -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 331.453 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl BitsToBytes::do_gen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/BitsToBytes_do_gen -synmodules BitsToBytes::do_gen 
Execute       gen_rtl BitsToBytes::do_gen -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/BitsToBytes_do_gen 
Execute       gen_rtl BitsToBytes::do_gen -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/BitsToBytes_do_gen 
Execute       syn_report -csynth -model BitsToBytes::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/BitsToBytes_do_gen_csynth.rpt 
Execute       syn_report -rtlxml -model BitsToBytes::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/BitsToBytes_do_gen_csynth.xml 
Execute       syn_report -verbosereport -model BitsToBytes::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.verbose.rpt 
Execute       db_write -model BitsToBytes::do_gen -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.adb 
Execute       gen_tb_info BitsToBytes::do_gen -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen 
INFO-FLOW: Model list for RTL component generation: BitsToBytes::do_gen
INFO-FLOW: Handling components in module [BitsToBytes_do_gen] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.compgen.tcl 
INFO-FLOW: Append model BitsToBytes_do_gen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [BitsToBytes] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'BitsToBytes' ...
Execute       preproc_iomode -model BitsToBytes 
INFO-FLOW: Model list for configure: BitsToBytes
INFO-FLOW: Configuring Module : BitsToBytes ...
Execute       set_default_model BitsToBytes 
Execute       apply_spec_resource_limit BitsToBytes 
INFO-FLOW: Model list for preprocess: BitsToBytes
INFO-FLOW: Preprocessing Module: BitsToBytes ...
Execute       set_default_model BitsToBytes 
Execute       cdfg_preprocess -model BitsToBytes 
Execute       rtl_gen_preprocess BitsToBytes 
INFO-FLOW: Model list for synthesis: BitsToBytes
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model BitsToBytes 
Execute       schedule -model BitsToBytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 331.766 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.sched.adb -f 
INFO-FLOW: Finish scheduling BitsToBytes.
Execute       set_default_model BitsToBytes 
Execute       bind -model BitsToBytes 
BIND OPTION: model=BitsToBytes
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 331.863 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.bind.adb -f 
INFO-FLOW: Finish binding BitsToBytes.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess BitsToBytes 
INFO-FLOW: Model list for RTL generation: BitsToBytes
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BitsToBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model BitsToBytes -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BitsToBytes/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BitsToBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 332.003 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl BitsToBytes -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/BitsToBytes -synmodules BitsToBytes 
Execute       gen_rtl BitsToBytes -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/BitsToBytes 
Execute       gen_rtl BitsToBytes -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/BitsToBytes 
Execute       syn_report -csynth -model BitsToBytes -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/BitsToBytes_csynth.rpt 
Execute       syn_report -rtlxml -model BitsToBytes -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/BitsToBytes_csynth.xml 
Execute       syn_report -verbosereport -model BitsToBytes -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.verbose.rpt 
Execute       db_write -model BitsToBytes -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.adb 
Execute       gen_tb_info BitsToBytes -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes 
INFO-FLOW: Model list for RTL component generation: BitsToBytes
INFO-FLOW: Handling components in module [BitsToBytes] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.compgen.tcl 
INFO-FLOW: Append model BitsToBytes
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model CRCCheck 
Execute       sc_get_processes CRCCheck 
INFO: [HLS 200-10] Synthesizing SystemC module 'CRCCheck'
INFO-FLOW: SystemC module [CRCCheck] has process(es): { do_gen }
INFO: [HLS 200-10] Found SystemC process: 'CRCCheck_do_gen' 
INFO: [HLS 200-10] Synthesizing 'CRCCheck_do_gen' ...
Execute       get_model_list CRCCheck_do_gen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model CRCCheck::do_gen 
Execute       get_model_list CRCCheck_do_gen -filter all-wo-channel 
INFO-FLOW: Model list for configure: CRCCheck::do_gen
INFO-FLOW: Configuring Module : CRCCheck::do_gen ...
Execute       set_default_model CRCCheck::do_gen 
Execute       apply_spec_resource_limit CRCCheck::do_gen 
INFO-FLOW: Model list for preprocess: CRCCheck::do_gen
INFO-FLOW: Preprocessing Module: CRCCheck::do_gen ...
Execute       set_default_model CRCCheck::do_gen 
Execute       cdfg_preprocess -model CRCCheck::do_gen 
Execute       rtl_gen_preprocess CRCCheck::do_gen 
INFO-FLOW: Model list for synthesis: CRCCheck::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CRCCheck::do_gen 
Execute       schedule -model CRCCheck::do_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:
	'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)
	'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)
	'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)
	'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)
	'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)
	'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)
	'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)
	'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)
	'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)
	'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 332.610 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.sched.adb -f 
INFO-FLOW: Finish scheduling CRCCheck::do_gen.
Execute       set_default_model CRCCheck::do_gen 
Execute       bind -model CRCCheck::do_gen 
BIND OPTION: model=CRCCheck::do_gen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 333.107 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.bind.adb -f 
INFO-FLOW: Finish binding CRCCheck::do_gen.
Execute       get_model_list CRCCheck_do_gen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess CRCCheck::do_gen 
INFO-FLOW: Model list for RTL generation: CRCCheck::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CRCCheck::do_gen -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'CRCCheck_do_gen_ibuffer_V' to 'CRCCheck_do_gen_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CRCCheck_mux_42_8_1_1' to 'CRCCheck_mux_42_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CRCCheck_mux_42_8cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 333.945 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl CRCCheck::do_gen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/CRCCheck_do_gen -synmodules CRCCheck::do_gen 
Execute       gen_rtl CRCCheck::do_gen -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/CRCCheck_do_gen 
Execute       gen_rtl CRCCheck::do_gen -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/CRCCheck_do_gen 
Execute       syn_report -csynth -model CRCCheck::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/CRCCheck_do_gen_csynth.rpt 
Execute       syn_report -rtlxml -model CRCCheck::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/CRCCheck_do_gen_csynth.xml 
Execute       syn_report -verbosereport -model CRCCheck::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.verbose.rpt 
Execute       db_write -model CRCCheck::do_gen -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.adb 
Execute       gen_tb_info CRCCheck::do_gen -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen 
INFO-FLOW: Model list for RTL component generation: CRCCheck::do_gen
INFO-FLOW: Handling components in module [CRCCheck_do_gen] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.compgen.tcl 
INFO-FLOW: Found component CRCCheck_mux_42_8cud.
INFO-FLOW: Append model CRCCheck_mux_42_8cud
INFO-FLOW: Found component CRCCheck_do_gen_ibkb.
INFO-FLOW: Append model CRCCheck_do_gen_ibkb
INFO-FLOW: Append model CRCCheck_do_gen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [CRCCheck] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'CRCCheck' ...
Execute       preproc_iomode -model CRCCheck 
INFO-FLOW: Model list for configure: CRCCheck
INFO-FLOW: Configuring Module : CRCCheck ...
Execute       set_default_model CRCCheck 
Execute       apply_spec_resource_limit CRCCheck 
INFO-FLOW: Model list for preprocess: CRCCheck
INFO-FLOW: Preprocessing Module: CRCCheck ...
Execute       set_default_model CRCCheck 
Execute       cdfg_preprocess -model CRCCheck 
Execute       rtl_gen_preprocess CRCCheck 
INFO-FLOW: Model list for synthesis: CRCCheck
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CRCCheck 
Execute       schedule -model CRCCheck 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 335.943 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.sched.adb -f 
INFO-FLOW: Finish scheduling CRCCheck.
Execute       set_default_model CRCCheck 
Execute       bind -model CRCCheck 
BIND OPTION: model=CRCCheck
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 336.038 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.bind.adb -f 
INFO-FLOW: Finish binding CRCCheck.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess CRCCheck 
INFO-FLOW: Model list for RTL generation: CRCCheck
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CRCCheck' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CRCCheck -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CRCCheck/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CRCCheck'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 336.142 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl CRCCheck -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/CRCCheck -synmodules CRCCheck 
Execute       gen_rtl CRCCheck -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/CRCCheck 
Execute       gen_rtl CRCCheck -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/CRCCheck 
Execute       syn_report -csynth -model CRCCheck -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/CRCCheck_csynth.rpt 
Execute       syn_report -rtlxml -model CRCCheck -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/CRCCheck_csynth.xml 
Execute       syn_report -verbosereport -model CRCCheck -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.verbose.rpt 
Execute       db_write -model CRCCheck -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.adb 
Execute       gen_tb_info CRCCheck -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck 
INFO-FLOW: Model list for RTL component generation: CRCCheck
INFO-FLOW: Handling components in module [CRCCheck] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.compgen.tcl 
INFO-FLOW: Append model CRCCheck
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model DOUBLEUR_U 
Execute       sc_get_processes DOUBLEUR_U 
INFO: [HLS 200-10] Synthesizing SystemC module 'DOUBLEUR_U'
INFO-FLOW: SystemC module [DOUBLEUR_U] has process(es): { do_gen }
INFO: [HLS 200-10] Found SystemC process: 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U_do_gen' ...
Execute       get_model_list DOUBLEUR_U_do_gen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DOUBLEUR_U::do_gen 
Execute       get_model_list DOUBLEUR_U_do_gen -filter all-wo-channel 
INFO-FLOW: Model list for configure: DOUBLEUR_U::do_gen
INFO-FLOW: Configuring Module : DOUBLEUR_U::do_gen ...
Execute       set_default_model DOUBLEUR_U::do_gen 
Execute       apply_spec_resource_limit DOUBLEUR_U::do_gen 
INFO-FLOW: Model list for preprocess: DOUBLEUR_U::do_gen
INFO-FLOW: Preprocessing Module: DOUBLEUR_U::do_gen ...
Execute       set_default_model DOUBLEUR_U::do_gen 
Execute       cdfg_preprocess -model DOUBLEUR_U::do_gen 
Execute       rtl_gen_preprocess DOUBLEUR_U::do_gen 
INFO-FLOW: Model list for synthesis: DOUBLEUR_U::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DOUBLEUR_U::do_gen 
Execute       schedule -model DOUBLEUR_U::do_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 336.408 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.sched.adb -f 
INFO-FLOW: Finish scheduling DOUBLEUR_U::do_gen.
Execute       set_default_model DOUBLEUR_U::do_gen 
Execute       bind -model DOUBLEUR_U::do_gen 
BIND OPTION: model=DOUBLEUR_U::do_gen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 336.495 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.bind.adb -f 
INFO-FLOW: Finish binding DOUBLEUR_U::do_gen.
Execute       get_model_list DOUBLEUR_U_do_gen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess DOUBLEUR_U::do_gen 
INFO-FLOW: Model list for RTL generation: DOUBLEUR_U::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DOUBLEUR_U::do_gen -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 336.663 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl DOUBLEUR_U::do_gen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/DOUBLEUR_U_do_gen -synmodules DOUBLEUR_U::do_gen 
Execute       gen_rtl DOUBLEUR_U::do_gen -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/DOUBLEUR_U_do_gen 
Execute       gen_rtl DOUBLEUR_U::do_gen -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/DOUBLEUR_U_do_gen 
Execute       syn_report -csynth -model DOUBLEUR_U::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/DOUBLEUR_U_do_gen_csynth.rpt 
Execute       syn_report -rtlxml -model DOUBLEUR_U::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/DOUBLEUR_U_do_gen_csynth.xml 
Execute       syn_report -verbosereport -model DOUBLEUR_U::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.verbose.rpt 
Execute       db_write -model DOUBLEUR_U::do_gen -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.adb 
Execute       gen_tb_info DOUBLEUR_U::do_gen -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen 
INFO-FLOW: Model list for RTL component generation: DOUBLEUR_U::do_gen
INFO-FLOW: Handling components in module [DOUBLEUR_U_do_gen] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.compgen.tcl 
INFO-FLOW: Append model DOUBLEUR_U_do_gen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [DOUBLEUR_U] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'DOUBLEUR_U' ...
Execute       preproc_iomode -model DOUBLEUR_U 
INFO-FLOW: Model list for configure: DOUBLEUR_U
INFO-FLOW: Configuring Module : DOUBLEUR_U ...
Execute       set_default_model DOUBLEUR_U 
Execute       apply_spec_resource_limit DOUBLEUR_U 
INFO-FLOW: Model list for preprocess: DOUBLEUR_U
INFO-FLOW: Preprocessing Module: DOUBLEUR_U ...
Execute       set_default_model DOUBLEUR_U 
Execute       cdfg_preprocess -model DOUBLEUR_U 
Execute       rtl_gen_preprocess DOUBLEUR_U 
INFO-FLOW: Model list for synthesis: DOUBLEUR_U
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DOUBLEUR_U 
Execute       schedule -model DOUBLEUR_U 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 336.893 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.sched.adb -f 
INFO-FLOW: Finish scheduling DOUBLEUR_U.
Execute       set_default_model DOUBLEUR_U 
Execute       bind -model DOUBLEUR_U 
BIND OPTION: model=DOUBLEUR_U
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 337.008 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.bind.adb -f 
INFO-FLOW: Finish binding DOUBLEUR_U.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess DOUBLEUR_U 
INFO-FLOW: Model list for RTL generation: DOUBLEUR_U
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DOUBLEUR_U' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DOUBLEUR_U -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DOUBLEUR_U/s2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DOUBLEUR_U'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 337.132 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl DOUBLEUR_U -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/DOUBLEUR_U -synmodules DOUBLEUR_U 
Execute       gen_rtl DOUBLEUR_U -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/DOUBLEUR_U 
Execute       gen_rtl DOUBLEUR_U -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/DOUBLEUR_U 
Execute       syn_report -csynth -model DOUBLEUR_U -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/DOUBLEUR_U_csynth.rpt 
Execute       syn_report -rtlxml -model DOUBLEUR_U -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/DOUBLEUR_U_csynth.xml 
Execute       syn_report -verbosereport -model DOUBLEUR_U -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.verbose.rpt 
Execute       db_write -model DOUBLEUR_U -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.adb 
Execute       gen_tb_info DOUBLEUR_U -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U 
INFO-FLOW: Model list for RTL component generation: DOUBLEUR_U
INFO-FLOW: Handling components in module [DOUBLEUR_U] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.compgen.tcl 
INFO-FLOW: Append model DOUBLEUR_U
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model Seuil_calc2 
Execute       sc_get_processes Seuil_calc2 
INFO: [HLS 200-10] Synthesizing SystemC module 'Seuil_calc2'
INFO-FLOW: SystemC module [Seuil_calc2] has process(es): { do_gen }
INFO: [HLS 200-10] Found SystemC process: 'Seuil_calc2_do_gen' 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc2_do_gen' ...
Execute       get_model_list Seuil_calc2_do_gen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Seuil_calc2::do_gen 
Execute       get_model_list Seuil_calc2_do_gen -filter all-wo-channel 
INFO-FLOW: Model list for configure: Seuil_calc2::do_gen
INFO-FLOW: Configuring Module : Seuil_calc2::do_gen ...
Execute       set_default_model Seuil_calc2::do_gen 
Execute       apply_spec_resource_limit Seuil_calc2::do_gen 
INFO-FLOW: Model list for preprocess: Seuil_calc2::do_gen
INFO-FLOW: Preprocessing Module: Seuil_calc2::do_gen ...
Execute       set_default_model Seuil_calc2::do_gen 
Execute       cdfg_preprocess -model Seuil_calc2::do_gen 
Execute       rtl_gen_preprocess Seuil_calc2::do_gen 
INFO-FLOW: Model list for synthesis: Seuil_calc2::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc2_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Seuil_calc2::do_gen 
Execute       schedule -model Seuil_calc2::do_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 337.839 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.sched.adb -f 
INFO-FLOW: Finish scheduling Seuil_calc2::do_gen.
Execute       set_default_model Seuil_calc2::do_gen 
Execute       bind -model Seuil_calc2::do_gen 
BIND OPTION: model=Seuil_calc2::do_gen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 338.321 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.bind.adb -f 
INFO-FLOW: Finish binding Seuil_calc2::do_gen.
Execute       get_model_list Seuil_calc2_do_gen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Seuil_calc2::do_gen 
INFO-FLOW: Model list for RTL generation: Seuil_calc2::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc2_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Seuil_calc2::do_gen -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Seuil_calc2_mac_mulsub_8ns_8ns_16ns_17_1_1' to 'Seuil_calc2_mac_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc2_mul_mul_11ns_11ns_22_1_1' to 'Seuil_calc2_mul_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Seuil_calc2_mul_mul_17ns_6ns_27_1_1' to 'Seuil_calc2_mul_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc2_mac_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc2_mul_meOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Seuil_calc2_mul_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc2_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 339.037 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Seuil_calc2::do_gen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/Seuil_calc2_do_gen -synmodules Seuil_calc2::do_gen 
Execute       gen_rtl Seuil_calc2::do_gen -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/Seuil_calc2_do_gen 
Execute       gen_rtl Seuil_calc2::do_gen -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/Seuil_calc2_do_gen 
Execute       syn_report -csynth -model Seuil_calc2::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/Seuil_calc2_do_gen_csynth.rpt 
Execute       syn_report -rtlxml -model Seuil_calc2::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/Seuil_calc2_do_gen_csynth.xml 
Execute       syn_report -verbosereport -model Seuil_calc2::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.verbose.rpt 
Execute       db_write -model Seuil_calc2::do_gen -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.adb 
Execute       gen_tb_info Seuil_calc2::do_gen -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen 
INFO-FLOW: Model list for RTL component generation: Seuil_calc2::do_gen
INFO-FLOW: Handling components in module [Seuil_calc2_do_gen] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.compgen.tcl 
INFO-FLOW: Found component Seuil_calc2_mac_mdEe.
INFO-FLOW: Append model Seuil_calc2_mac_mdEe
INFO-FLOW: Found component Seuil_calc2_mul_meOg.
INFO-FLOW: Append model Seuil_calc2_mul_meOg
INFO-FLOW: Found component Seuil_calc2_mul_mfYi.
INFO-FLOW: Append model Seuil_calc2_mul_mfYi
INFO-FLOW: Append model Seuil_calc2_do_gen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [Seuil_calc2] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'Seuil_calc2' ...
Execute       preproc_iomode -model Seuil_calc2 
INFO-FLOW: Model list for configure: Seuil_calc2
INFO-FLOW: Configuring Module : Seuil_calc2 ...
Execute       set_default_model Seuil_calc2 
Execute       apply_spec_resource_limit Seuil_calc2 
INFO-FLOW: Model list for preprocess: Seuil_calc2
INFO-FLOW: Preprocessing Module: Seuil_calc2 ...
Execute       set_default_model Seuil_calc2 
Execute       cdfg_preprocess -model Seuil_calc2 
Execute       rtl_gen_preprocess Seuil_calc2 
INFO-FLOW: Model list for synthesis: Seuil_calc2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Seuil_calc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Seuil_calc2 
Execute       schedule -model Seuil_calc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 341.000 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.sched.adb -f 
INFO-FLOW: Finish scheduling Seuil_calc2.
Execute       set_default_model Seuil_calc2 
Execute       bind -model Seuil_calc2 
BIND OPTION: model=Seuil_calc2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.095 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.bind.adb -f 
INFO-FLOW: Finish binding Seuil_calc2.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Seuil_calc2 
INFO-FLOW: Model list for RTL generation: Seuil_calc2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Seuil_calc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Seuil_calc2 -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc2/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc2/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Seuil_calc2/detect' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Seuil_calc2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 341.171 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Seuil_calc2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/Seuil_calc2 -synmodules Seuil_calc2 
Execute       gen_rtl Seuil_calc2 -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/Seuil_calc2 
Execute       gen_rtl Seuil_calc2 -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/Seuil_calc2 
Execute       syn_report -csynth -model Seuil_calc2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/Seuil_calc2_csynth.rpt 
Execute       syn_report -rtlxml -model Seuil_calc2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/Seuil_calc2_csynth.xml 
Execute       syn_report -verbosereport -model Seuil_calc2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.verbose.rpt 
Execute       db_write -model Seuil_calc2 -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.adb 
Execute       gen_tb_info Seuil_calc2 -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2 
INFO-FLOW: Model list for RTL component generation: Seuil_calc2
INFO-FLOW: Handling components in module [Seuil_calc2] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.compgen.tcl 
INFO-FLOW: Append model Seuil_calc2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model trames_separ2 
Execute       sc_get_processes trames_separ2 
INFO: [HLS 200-10] Synthesizing SystemC module 'trames_separ2'
INFO-FLOW: SystemC module [trames_separ2] has process(es): { do_gen }
INFO: [HLS 200-10] Found SystemC process: 'trames_separ2_do_gen' 
INFO: [HLS 200-10] Synthesizing 'trames_separ2_do_gen' ...
Execute       get_model_list trames_separ2_do_gen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model trames_separ2::do_gen 
Execute       get_model_list trames_separ2_do_gen -filter all-wo-channel 
INFO-FLOW: Model list for configure: trames_separ2::do_gen
INFO-FLOW: Configuring Module : trames_separ2::do_gen ...
Execute       set_default_model trames_separ2::do_gen 
Execute       apply_spec_resource_limit trames_separ2::do_gen 
INFO-FLOW: Model list for preprocess: trames_separ2::do_gen
INFO-FLOW: Preprocessing Module: trames_separ2::do_gen ...
Execute       set_default_model trames_separ2::do_gen 
Execute       cdfg_preprocess -model trames_separ2::do_gen 
Execute       rtl_gen_preprocess trames_separ2::do_gen 
INFO-FLOW: Model list for synthesis: trames_separ2::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ2_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model trames_separ2::do_gen 
Execute       schedule -model trames_separ2::do_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 341.571 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.sched.adb -f 
INFO-FLOW: Finish scheduling trames_separ2::do_gen.
Execute       set_default_model trames_separ2::do_gen 
Execute       bind -model trames_separ2::do_gen 
BIND OPTION: model=trames_separ2::do_gen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.761 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.bind.adb -f 
INFO-FLOW: Finish binding trames_separ2::do_gen.
Execute       get_model_list trames_separ2_do_gen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess trames_separ2::do_gen 
INFO-FLOW: Model list for RTL generation: trames_separ2::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ2_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model trames_separ2::do_gen -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ2_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 342.026 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl trames_separ2::do_gen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/trames_separ2_do_gen -synmodules trames_separ2::do_gen 
Execute       gen_rtl trames_separ2::do_gen -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/trames_separ2_do_gen 
Execute       gen_rtl trames_separ2::do_gen -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/trames_separ2_do_gen 
Execute       syn_report -csynth -model trames_separ2::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/trames_separ2_do_gen_csynth.rpt 
Execute       syn_report -rtlxml -model trames_separ2::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/trames_separ2_do_gen_csynth.xml 
Execute       syn_report -verbosereport -model trames_separ2::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.verbose.rpt 
Execute       db_write -model trames_separ2::do_gen -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.adb 
Execute       gen_tb_info trames_separ2::do_gen -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen 
INFO-FLOW: Model list for RTL component generation: trames_separ2::do_gen
INFO-FLOW: Handling components in module [trames_separ2_do_gen] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.compgen.tcl 
INFO-FLOW: Append model trames_separ2_do_gen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2 trames_separ2_do_gen
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: To file: write model trames_separ2_do_gen
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [trames_separ2] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'trames_separ2' ...
Execute       preproc_iomode -model trames_separ2 
INFO-FLOW: Model list for configure: trames_separ2
INFO-FLOW: Configuring Module : trames_separ2 ...
Execute       set_default_model trames_separ2 
Execute       apply_spec_resource_limit trames_separ2 
INFO-FLOW: Model list for preprocess: trames_separ2
INFO-FLOW: Preprocessing Module: trames_separ2 ...
Execute       set_default_model trames_separ2 
Execute       cdfg_preprocess -model trames_separ2 
Execute       rtl_gen_preprocess trames_separ2 
INFO-FLOW: Model list for synthesis: trames_separ2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trames_separ2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model trames_separ2 
Execute       schedule -model trames_separ2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 342.758 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.sched.adb -f 
INFO-FLOW: Finish scheduling trames_separ2.
Execute       set_default_model trames_separ2 
Execute       bind -model trames_separ2 
BIND OPTION: model=trames_separ2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 342.874 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.bind.adb -f 
INFO-FLOW: Finish binding trames_separ2.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess trames_separ2 
INFO-FLOW: Model list for RTL generation: trames_separ2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trames_separ2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model trames_separ2 -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ2/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ2/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ2/detect' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trames_separ2/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trames_separ2'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 342.990 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl trames_separ2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/trames_separ2 -synmodules trames_separ2 
Execute       gen_rtl trames_separ2 -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/trames_separ2 
Execute       gen_rtl trames_separ2 -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/trames_separ2 
Execute       syn_report -csynth -model trames_separ2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/trames_separ2_csynth.rpt 
Execute       syn_report -rtlxml -model trames_separ2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/trames_separ2_csynth.xml 
Execute       syn_report -verbosereport -model trames_separ2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.verbose.rpt 
Execute       db_write -model trames_separ2 -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.adb 
Execute       gen_tb_info trames_separ2 -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2 
INFO-FLOW: Model list for RTL component generation: trames_separ2
INFO-FLOW: Handling components in module [trames_separ2] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.compgen.tcl 
INFO-FLOW: Append model trames_separ2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2 trames_separ2_do_gen trames_separ2
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: To file: write model trames_separ2_do_gen
INFO-FLOW: To file: write model trames_separ2
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model Detecteur2 
Execute       sc_get_processes Detecteur2 
INFO: [HLS 200-10] Synthesizing SystemC module 'Detecteur2'
INFO-FLOW: SystemC module [Detecteur2] has process(es): {  }
INFO-FLOW: SystemC module [Detecteur2] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'Detecteur2' ...
Execute       preproc_iomode -model Detecteur2 
INFO-FLOW: Model list for configure: Detecteur2
INFO-FLOW: Configuring Module : Detecteur2 ...
Execute       set_default_model Detecteur2 
Execute       apply_spec_resource_limit Detecteur2 
INFO-FLOW: Model list for preprocess: Detecteur2
INFO-FLOW: Preprocessing Module: Detecteur2 ...
Execute       set_default_model Detecteur2 
Execute       cdfg_preprocess -model Detecteur2 
Execute       rtl_gen_preprocess Detecteur2 
INFO-FLOW: Model list for synthesis: Detecteur2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Detecteur2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Detecteur2 
Execute       schedule -model Detecteur2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 343.250 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.sched.adb -f 
INFO-FLOW: Finish scheduling Detecteur2.
Execute       set_default_model Detecteur2 
Execute       bind -model Detecteur2 
BIND OPTION: model=Detecteur2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 343.531 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.bind.adb -f 
INFO-FLOW: Finish binding Detecteur2.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Detecteur2 
INFO-FLOW: Model list for RTL generation: Detecteur2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Detecteur2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Detecteur2 -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur2/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur2/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Detecteur2/s' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'Detecteur2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 343.866 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl Detecteur2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/Detecteur2 -synmodules Detecteur2 
Execute       gen_rtl Detecteur2 -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/Detecteur2 
Execute       gen_rtl Detecteur2 -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/Detecteur2 
Execute       syn_report -csynth -model Detecteur2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/Detecteur2_csynth.rpt 
Execute       syn_report -rtlxml -model Detecteur2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/Detecteur2_csynth.xml 
Execute       syn_report -verbosereport -model Detecteur2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.verbose.rpt 
Execute       db_write -model Detecteur2 -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.adb 
Execute       gen_tb_info Detecteur2 -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2 
INFO-FLOW: Model list for RTL component generation: Detecteur2
INFO-FLOW: Handling components in module [Detecteur2] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w1_d1024_A.
INFO-FLOW: Append model fifo_w1_d1024_A
INFO-FLOW: Append model Detecteur2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2 trames_separ2_do_gen trames_separ2 fifo_w8_d1024_A fifo_w8_d1024_A fifo_w1_d1024_A Detecteur2
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: To file: write model trames_separ2_do_gen
INFO-FLOW: To file: write model trames_separ2
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w1_d1024_A
INFO-FLOW: To file: write model Detecteur2
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model DownSampling 
Execute       sc_get_processes DownSampling 
INFO: [HLS 200-10] Synthesizing SystemC module 'DownSampling'
INFO-FLOW: SystemC module [DownSampling] has process(es): { do_gen }
INFO: [HLS 200-10] Found SystemC process: 'DownSampling_do_gen' 
INFO: [HLS 200-10] Synthesizing 'DownSampling_do_gen' ...
Execute       get_model_list DownSampling_do_gen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DownSampling::do_gen 
Execute       get_model_list DownSampling_do_gen -filter all-wo-channel 
INFO-FLOW: Model list for configure: DownSampling::do_gen
INFO-FLOW: Configuring Module : DownSampling::do_gen ...
Execute       set_default_model DownSampling::do_gen 
Execute       apply_spec_resource_limit DownSampling::do_gen 
INFO-FLOW: Model list for preprocess: DownSampling::do_gen
INFO-FLOW: Preprocessing Module: DownSampling::do_gen ...
Execute       set_default_model DownSampling::do_gen 
Execute       cdfg_preprocess -model DownSampling::do_gen 
Execute       rtl_gen_preprocess DownSampling::do_gen 
INFO-FLOW: Model list for synthesis: DownSampling::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DownSampling::do_gen 
Execute       schedule -model DownSampling::do_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 344.212 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.sched.adb -f 
INFO-FLOW: Finish scheduling DownSampling::do_gen.
Execute       set_default_model DownSampling::do_gen 
Execute       bind -model DownSampling::do_gen 
BIND OPTION: model=DownSampling::do_gen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 344.310 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.bind.adb -f 
INFO-FLOW: Finish binding DownSampling::do_gen.
Execute       get_model_list DownSampling_do_gen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess DownSampling::do_gen 
INFO-FLOW: Model list for RTL generation: DownSampling::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DownSampling::do_gen -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 344.453 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl DownSampling::do_gen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/DownSampling_do_gen -synmodules DownSampling::do_gen 
Execute       gen_rtl DownSampling::do_gen -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/DownSampling_do_gen 
Execute       gen_rtl DownSampling::do_gen -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/DownSampling_do_gen 
Execute       syn_report -csynth -model DownSampling::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/DownSampling_do_gen_csynth.rpt 
Execute       syn_report -rtlxml -model DownSampling::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/DownSampling_do_gen_csynth.xml 
Execute       syn_report -verbosereport -model DownSampling::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.verbose.rpt 
Execute       db_write -model DownSampling::do_gen -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.adb 
Execute       gen_tb_info DownSampling::do_gen -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen 
INFO-FLOW: Model list for RTL component generation: DownSampling::do_gen
INFO-FLOW: Handling components in module [DownSampling_do_gen] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.compgen.tcl 
INFO-FLOW: Append model DownSampling_do_gen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2 trames_separ2_do_gen trames_separ2 fifo_w8_d1024_A fifo_w8_d1024_A fifo_w1_d1024_A Detecteur2 DownSampling_do_gen
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: To file: write model trames_separ2_do_gen
INFO-FLOW: To file: write model trames_separ2
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w1_d1024_A
INFO-FLOW: To file: write model Detecteur2
INFO-FLOW: To file: write model DownSampling_do_gen
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [DownSampling] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'DownSampling' ...
Execute       preproc_iomode -model DownSampling 
INFO-FLOW: Model list for configure: DownSampling
INFO-FLOW: Configuring Module : DownSampling ...
Execute       set_default_model DownSampling 
Execute       apply_spec_resource_limit DownSampling 
INFO-FLOW: Model list for preprocess: DownSampling
INFO-FLOW: Preprocessing Module: DownSampling ...
Execute       set_default_model DownSampling 
Execute       cdfg_preprocess -model DownSampling 
Execute       rtl_gen_preprocess DownSampling 
INFO-FLOW: Model list for synthesis: DownSampling
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DownSampling 
Execute       schedule -model DownSampling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 344.734 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.sched.adb -f 
INFO-FLOW: Finish scheduling DownSampling.
Execute       set_default_model DownSampling 
Execute       bind -model DownSampling 
BIND OPTION: model=DownSampling
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 344.830 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.bind.adb -f 
INFO-FLOW: Finish binding DownSampling.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess DownSampling 
INFO-FLOW: Model list for RTL generation: DownSampling
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DownSampling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DownSampling -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DownSampling/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DownSampling'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 344.960 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl DownSampling -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/DownSampling -synmodules DownSampling 
Execute       gen_rtl DownSampling -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/DownSampling 
Execute       gen_rtl DownSampling -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/DownSampling 
Execute       syn_report -csynth -model DownSampling -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/DownSampling_csynth.rpt 
Execute       syn_report -rtlxml -model DownSampling -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/DownSampling_csynth.xml 
Execute       syn_report -verbosereport -model DownSampling -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.verbose.rpt 
Execute       db_write -model DownSampling -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.adb 
Execute       gen_tb_info DownSampling -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling 
INFO-FLOW: Model list for RTL component generation: DownSampling
INFO-FLOW: Handling components in module [DownSampling] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.compgen.tcl 
INFO-FLOW: Append model DownSampling
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2 trames_separ2_do_gen trames_separ2 fifo_w8_d1024_A fifo_w8_d1024_A fifo_w1_d1024_A Detecteur2 DownSampling_do_gen DownSampling
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: To file: write model trames_separ2_do_gen
INFO-FLOW: To file: write model trames_separ2
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w1_d1024_A
INFO-FLOW: To file: write model Detecteur2
INFO-FLOW: To file: write model DownSampling_do_gen
INFO-FLOW: To file: write model DownSampling
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model FrameProcessing 
Execute       sc_get_processes FrameProcessing 
INFO: [HLS 200-10] Synthesizing SystemC module 'FrameProcessing'
INFO-FLOW: SystemC module [FrameProcessing] has process(es): { do_gen }
INFO: [HLS 200-10] Found SystemC process: 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing_do_gen' ...
Execute       get_model_list FrameProcessing_do_gen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FrameProcessing::do_gen 
Execute       get_model_list FrameProcessing_do_gen -filter all-wo-channel 
INFO-FLOW: Model list for configure: FrameProcessing::do_gen
INFO-FLOW: Configuring Module : FrameProcessing::do_gen ...
Execute       set_default_model FrameProcessing::do_gen 
Execute       apply_spec_resource_limit FrameProcessing::do_gen 
INFO-FLOW: Model list for preprocess: FrameProcessing::do_gen
INFO-FLOW: Preprocessing Module: FrameProcessing::do_gen ...
Execute       set_default_model FrameProcessing::do_gen 
Execute       cdfg_preprocess -model FrameProcessing::do_gen 
Execute       rtl_gen_preprocess FrameProcessing::do_gen 
INFO-FLOW: Model list for synthesis: FrameProcessing::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FrameProcessing::do_gen 
Execute       schedule -model FrameProcessing::do_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 345.442 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.sched.adb -f 
INFO-FLOW: Finish scheduling FrameProcessing::do_gen.
Execute       set_default_model FrameProcessing::do_gen 
Execute       bind -model FrameProcessing::do_gen 
BIND OPTION: model=FrameProcessing::do_gen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 345.756 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.bind.adb -f 
INFO-FLOW: Finish binding FrameProcessing::do_gen.
Execute       get_model_list FrameProcessing_do_gen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FrameProcessing::do_gen 
INFO-FLOW: Model list for RTL generation: FrameProcessing::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FrameProcessing::do_gen -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 346.323 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl FrameProcessing::do_gen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/FrameProcessing_do_gen -synmodules FrameProcessing::do_gen 
Execute       gen_rtl FrameProcessing::do_gen -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/FrameProcessing_do_gen 
Execute       gen_rtl FrameProcessing::do_gen -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/FrameProcessing_do_gen 
Execute       syn_report -csynth -model FrameProcessing::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/FrameProcessing_do_gen_csynth.rpt 
Execute       syn_report -rtlxml -model FrameProcessing::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/FrameProcessing_do_gen_csynth.xml 
Execute       syn_report -verbosereport -model FrameProcessing::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.verbose.rpt 
Execute       db_write -model FrameProcessing::do_gen -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.adb 
Execute       gen_tb_info FrameProcessing::do_gen -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen 
INFO-FLOW: Model list for RTL component generation: FrameProcessing::do_gen
INFO-FLOW: Handling components in module [FrameProcessing_do_gen] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.compgen.tcl 
INFO-FLOW: Append model FrameProcessing_do_gen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2 trames_separ2_do_gen trames_separ2 fifo_w8_d1024_A fifo_w8_d1024_A fifo_w1_d1024_A Detecteur2 DownSampling_do_gen DownSampling FrameProcessing_do_gen
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: To file: write model trames_separ2_do_gen
INFO-FLOW: To file: write model trames_separ2
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w1_d1024_A
INFO-FLOW: To file: write model Detecteur2
INFO-FLOW: To file: write model DownSampling_do_gen
INFO-FLOW: To file: write model DownSampling
INFO-FLOW: To file: write model FrameProcessing_do_gen
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [FrameProcessing] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'FrameProcessing' ...
Execute       preproc_iomode -model FrameProcessing 
INFO-FLOW: Model list for configure: FrameProcessing
INFO-FLOW: Configuring Module : FrameProcessing ...
Execute       set_default_model FrameProcessing 
Execute       apply_spec_resource_limit FrameProcessing 
INFO-FLOW: Model list for preprocess: FrameProcessing
INFO-FLOW: Preprocessing Module: FrameProcessing ...
Execute       set_default_model FrameProcessing 
Execute       cdfg_preprocess -model FrameProcessing 
Execute       rtl_gen_preprocess FrameProcessing 
INFO-FLOW: Model list for synthesis: FrameProcessing
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FrameProcessing 
Execute       schedule -model FrameProcessing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 347.730 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.sched.adb -f 
INFO-FLOW: Finish scheduling FrameProcessing.
Execute       set_default_model FrameProcessing 
Execute       bind -model FrameProcessing 
BIND OPTION: model=FrameProcessing
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 347.846 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.bind.adb -f 
INFO-FLOW: Finish binding FrameProcessing.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FrameProcessing 
INFO-FLOW: Model list for RTL generation: FrameProcessing
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrameProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model FrameProcessing -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FrameProcessing/rgbv' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrameProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 347.976 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl FrameProcessing -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/FrameProcessing -synmodules FrameProcessing 
Execute       gen_rtl FrameProcessing -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/FrameProcessing 
Execute       gen_rtl FrameProcessing -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/FrameProcessing 
Execute       syn_report -csynth -model FrameProcessing -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/FrameProcessing_csynth.rpt 
Execute       syn_report -rtlxml -model FrameProcessing -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/FrameProcessing_csynth.xml 
Execute       syn_report -verbosereport -model FrameProcessing -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.verbose.rpt 
Execute       db_write -model FrameProcessing -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.adb 
Execute       gen_tb_info FrameProcessing -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing 
INFO-FLOW: Model list for RTL component generation: FrameProcessing
INFO-FLOW: Handling components in module [FrameProcessing] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.compgen.tcl 
INFO-FLOW: Append model FrameProcessing
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2 trames_separ2_do_gen trames_separ2 fifo_w8_d1024_A fifo_w8_d1024_A fifo_w1_d1024_A Detecteur2 DownSampling_do_gen DownSampling FrameProcessing_do_gen FrameProcessing
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: To file: write model trames_separ2_do_gen
INFO-FLOW: To file: write model trames_separ2
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w1_d1024_A
INFO-FLOW: To file: write model Detecteur2
INFO-FLOW: To file: write model DownSampling_do_gen
INFO-FLOW: To file: write model DownSampling
INFO-FLOW: To file: write model FrameProcessing_do_gen
INFO-FLOW: To file: write model FrameProcessing
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model ModuleCompute 
Execute       sc_get_processes ModuleCompute 
INFO: [HLS 200-10] Synthesizing SystemC module 'ModuleCompute'
INFO-FLOW: SystemC module [ModuleCompute] has process(es): { do_gen }
INFO: [HLS 200-10] Found SystemC process: 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute_do_gen' ...
Execute       get_model_list ModuleCompute_do_gen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ModuleCompute::do_gen 
Execute       get_model_list ModuleCompute_do_gen -filter all-wo-channel 
INFO-FLOW: Model list for configure: ModuleCompute::do_gen
INFO-FLOW: Configuring Module : ModuleCompute::do_gen ...
Execute       set_default_model ModuleCompute::do_gen 
Execute       apply_spec_resource_limit ModuleCompute::do_gen 
INFO-FLOW: Model list for preprocess: ModuleCompute::do_gen
INFO-FLOW: Preprocessing Module: ModuleCompute::do_gen ...
Execute       set_default_model ModuleCompute::do_gen 
Execute       cdfg_preprocess -model ModuleCompute::do_gen 
Execute       rtl_gen_preprocess ModuleCompute::do_gen 
INFO-FLOW: Model list for synthesis: ModuleCompute::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ModuleCompute::do_gen 
Execute       schedule -model ModuleCompute::do_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 348.307 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.sched.adb -f 
INFO-FLOW: Finish scheduling ModuleCompute::do_gen.
Execute       set_default_model ModuleCompute::do_gen 
Execute       bind -model ModuleCompute::do_gen 
BIND OPTION: model=ModuleCompute::do_gen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 348.472 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.bind.adb -f 
INFO-FLOW: Finish binding ModuleCompute::do_gen.
Execute       get_model_list ModuleCompute_do_gen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ModuleCompute::do_gen 
INFO-FLOW: Model list for RTL generation: ModuleCompute::do_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute_do_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ModuleCompute::do_gen -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ModuleCompute_mac_muladd_8s_8s_16ns_16_1_1' to 'ModuleCompute_macg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ModuleCompute_macg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute_do_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 348.726 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl ModuleCompute::do_gen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/ModuleCompute_do_gen -synmodules ModuleCompute::do_gen 
Execute       gen_rtl ModuleCompute::do_gen -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/ModuleCompute_do_gen 
Execute       gen_rtl ModuleCompute::do_gen -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/ModuleCompute_do_gen 
Execute       syn_report -csynth -model ModuleCompute::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/ModuleCompute_do_gen_csynth.rpt 
Execute       syn_report -rtlxml -model ModuleCompute::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/ModuleCompute_do_gen_csynth.xml 
Execute       syn_report -verbosereport -model ModuleCompute::do_gen -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.verbose.rpt 
Execute       db_write -model ModuleCompute::do_gen -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.adb 
Execute       gen_tb_info ModuleCompute::do_gen -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen 
INFO-FLOW: Model list for RTL component generation: ModuleCompute::do_gen
INFO-FLOW: Handling components in module [ModuleCompute_do_gen] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.compgen.tcl 
INFO-FLOW: Found component ModuleCompute_macg8j.
INFO-FLOW: Append model ModuleCompute_macg8j
INFO-FLOW: Append model ModuleCompute_do_gen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2 trames_separ2_do_gen trames_separ2 fifo_w8_d1024_A fifo_w8_d1024_A fifo_w1_d1024_A Detecteur2 DownSampling_do_gen DownSampling FrameProcessing_do_gen FrameProcessing ModuleCompute_macg8j ModuleCompute_do_gen
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: To file: write model trames_separ2_do_gen
INFO-FLOW: To file: write model trames_separ2
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w1_d1024_A
INFO-FLOW: To file: write model Detecteur2
INFO-FLOW: To file: write model DownSampling_do_gen
INFO-FLOW: To file: write model DownSampling
INFO-FLOW: To file: write model FrameProcessing_do_gen
INFO-FLOW: To file: write model FrameProcessing
INFO-FLOW: To file: write model ModuleCompute_macg8j
INFO-FLOW: To file: write model ModuleCompute_do_gen
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: SystemC module [ModuleCompute] is top-level?: false 
INFO: [HLS 200-10] Synthesizing 'ModuleCompute' ...
Execute       preproc_iomode -model ModuleCompute 
INFO-FLOW: Model list for configure: ModuleCompute
INFO-FLOW: Configuring Module : ModuleCompute ...
Execute       set_default_model ModuleCompute 
Execute       apply_spec_resource_limit ModuleCompute 
INFO-FLOW: Model list for preprocess: ModuleCompute
INFO-FLOW: Preprocessing Module: ModuleCompute ...
Execute       set_default_model ModuleCompute 
Execute       cdfg_preprocess -model ModuleCompute 
Execute       rtl_gen_preprocess ModuleCompute 
INFO-FLOW: Model list for synthesis: ModuleCompute
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ModuleCompute 
Execute       schedule -model ModuleCompute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 349.359 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.sched.adb -f 
INFO-FLOW: Finish scheduling ModuleCompute.
Execute       set_default_model ModuleCompute 
Execute       bind -model ModuleCompute 
BIND OPTION: model=ModuleCompute
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 349.456 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.bind.adb -f 
INFO-FLOW: Finish binding ModuleCompute.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ModuleCompute 
INFO-FLOW: Model list for RTL generation: ModuleCompute
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModuleCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ModuleCompute -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModuleCompute/s' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModuleCompute'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 349.597 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl ModuleCompute -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/ModuleCompute -synmodules ModuleCompute 
Execute       gen_rtl ModuleCompute -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/ModuleCompute 
Execute       gen_rtl ModuleCompute -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/ModuleCompute 
Execute       syn_report -csynth -model ModuleCompute -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/ModuleCompute_csynth.rpt 
Execute       syn_report -rtlxml -model ModuleCompute -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/ModuleCompute_csynth.xml 
Execute       syn_report -verbosereport -model ModuleCompute -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.verbose.rpt 
Execute       db_write -model ModuleCompute -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.adb 
Execute       gen_tb_info ModuleCompute -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute 
INFO-FLOW: Model list for RTL component generation: ModuleCompute
INFO-FLOW: Handling components in module [ModuleCompute] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.compgen.tcl 
INFO-FLOW: Append model ModuleCompute
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2 trames_separ2_do_gen trames_separ2 fifo_w8_d1024_A fifo_w8_d1024_A fifo_w1_d1024_A Detecteur2 DownSampling_do_gen DownSampling FrameProcessing_do_gen FrameProcessing ModuleCompute_macg8j ModuleCompute_do_gen ModuleCompute
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: To file: write model trames_separ2_do_gen
INFO-FLOW: To file: write model trames_separ2
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w1_d1024_A
INFO-FLOW: To file: write model Detecteur2
INFO-FLOW: To file: write model DownSampling_do_gen
INFO-FLOW: To file: write model DownSampling
INFO-FLOW: To file: write model FrameProcessing_do_gen
INFO-FLOW: To file: write model FrameProcessing
INFO-FLOW: To file: write model ModuleCompute_macg8j
INFO-FLOW: To file: write model ModuleCompute_do_gen
INFO-FLOW: To file: write model ModuleCompute
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       ap_set_top_model my_module2 
Execute       sc_get_processes my_module2 
INFO: [HLS 200-10] Synthesizing SystemC module 'my_module2'
INFO-FLOW: SystemC module [my_module2] has process(es): {  }
INFO-FLOW: SystemC module [my_module2] is top-level?: true 
INFO: [HLS 200-10] Synthesizing 'my_module2' ...
Execute       preproc_iomode -model my_module2 
INFO-FLOW: Model list for configure: my_module2
INFO-FLOW: Configuring Module : my_module2 ...
Execute       set_default_model my_module2 
Execute       apply_spec_resource_limit my_module2 
INFO-FLOW: Model list for preprocess: my_module2
INFO-FLOW: Preprocessing Module: my_module2 ...
Execute       set_default_model my_module2 
Execute       cdfg_preprocess -model my_module2 
Execute       rtl_gen_preprocess my_module2 
INFO-FLOW: Model list for synthesis: my_module2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_module2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model my_module2 
Execute       schedule -model my_module2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 349.991 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.verbose.sched.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.sched.adb -f 
INFO-FLOW: Finish scheduling my_module2.
Execute       set_default_model my_module2 
Execute       bind -model my_module2 
BIND OPTION: model=my_module2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 350.573 MB.
Execute       syn_report -verbosereport -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.verbose.bind.rpt 
Execute       db_write -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.bind.adb -f 
INFO-FLOW: Finish binding my_module2.
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess my_module2 
INFO-FLOW: Model list for RTL generation: my_module2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_module2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model my_module2 -vendor xilinx -mg_file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module2/clock' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module2/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module2/e' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module2/addr' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_module2/rgbv' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d1024_A' is changed to 'fifo_w8_d1024_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_module2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 351.316 MB.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       gen_rtl my_module2 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/systemc/my_module2 -synmodules my_module2 
Execute       gen_rtl my_module2 -istop -style xilinx -f -lang vhdl -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/vhdl/my_module2 
Execute       gen_rtl my_module2 -istop -style xilinx -f -lang vlog -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/verilog/my_module2 
Execute       syn_report -csynth -model my_module2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/my_module2_csynth.rpt 
Execute       syn_report -rtlxml -model my_module2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/syn/report/my_module2_csynth.xml 
Execute       syn_report -verbosereport -model my_module2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.verbose.rpt 
Execute       db_write -model my_module2 -f -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.adb 
Execute       gen_tb_info my_module2 -p /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2 
Execute       export_constraint_db -f -tool general -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.constraint.tcl 
Execute       syn_report -designview -model my_module2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.design.xml 
Command       syn_report done; 0.11 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model my_module2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model my_module2 -o /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks my_module2 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain my_module2 
INFO-FLOW: Model list for RTL component generation: my_module2
INFO-FLOW: Handling components in module [my_module2] ... 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d1024_A_x.
INFO-FLOW: Append model fifo_w8_d1024_A_x
INFO-FLOW: Found component fifo_w8_d32_A.
INFO-FLOW: Append model fifo_w8_d32_A
INFO-FLOW: Found component fifo_w8_d32_A.
INFO-FLOW: Append model fifo_w8_d32_A
INFO-FLOW: Found component fifo_w1_d32_A.
INFO-FLOW: Append model fifo_w1_d32_A
INFO-FLOW: Found component fifo_w8_d32_A.
INFO-FLOW: Append model fifo_w8_d32_A
INFO-FLOW: Found component fifo_w8_d32_A.
INFO-FLOW: Append model fifo_w8_d32_A
INFO-FLOW: Append model my_module2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BitDecider_do_gen BitDecider BitsToBytes_do_gen BitsToBytes CRCCheck_mux_42_8cud CRCCheck_do_gen_ibkb CRCCheck_do_gen CRCCheck DOUBLEUR_U_do_gen DOUBLEUR_U Seuil_calc2_mac_mdEe Seuil_calc2_mul_meOg Seuil_calc2_mul_mfYi Seuil_calc2_do_gen Seuil_calc2 trames_separ2_do_gen trames_separ2 fifo_w8_d1024_A fifo_w8_d1024_A fifo_w1_d1024_A Detecteur2 DownSampling_do_gen DownSampling FrameProcessing_do_gen FrameProcessing ModuleCompute_macg8j ModuleCompute_do_gen ModuleCompute fifo_w8_d1024_A_x fifo_w8_d32_A fifo_w8_d32_A fifo_w1_d32_A fifo_w8_d32_A fifo_w8_d32_A my_module2
INFO-FLOW: To file: write model BitDecider_do_gen
INFO-FLOW: To file: write model BitDecider
INFO-FLOW: To file: write model BitsToBytes_do_gen
INFO-FLOW: To file: write model BitsToBytes
INFO-FLOW: To file: write model CRCCheck_mux_42_8cud
INFO-FLOW: To file: write model CRCCheck_do_gen_ibkb
INFO-FLOW: To file: write model CRCCheck_do_gen
INFO-FLOW: To file: write model CRCCheck
INFO-FLOW: To file: write model DOUBLEUR_U_do_gen
INFO-FLOW: To file: write model DOUBLEUR_U
INFO-FLOW: To file: write model Seuil_calc2_mac_mdEe
INFO-FLOW: To file: write model Seuil_calc2_mul_meOg
INFO-FLOW: To file: write model Seuil_calc2_mul_mfYi
INFO-FLOW: To file: write model Seuil_calc2_do_gen
INFO-FLOW: To file: write model Seuil_calc2
INFO-FLOW: To file: write model trames_separ2_do_gen
INFO-FLOW: To file: write model trames_separ2
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w1_d1024_A
INFO-FLOW: To file: write model Detecteur2
INFO-FLOW: To file: write model DownSampling_do_gen
INFO-FLOW: To file: write model DownSampling
INFO-FLOW: To file: write model FrameProcessing_do_gen
INFO-FLOW: To file: write model FrameProcessing
INFO-FLOW: To file: write model ModuleCompute_macg8j
INFO-FLOW: To file: write model ModuleCompute_do_gen
INFO-FLOW: To file: write model ModuleCompute
INFO-FLOW: To file: write model fifo_w8_d1024_A_x
INFO-FLOW: To file: write model fifo_w8_d32_A
INFO-FLOW: To file: write model fifo_w8_d32_A
INFO-FLOW: To file: write model fifo_w1_d32_A
INFO-FLOW: To file: write model fifo_w8_d32_A
INFO-FLOW: To file: write model fifo_w8_d32_A
INFO-FLOW: To file: write model my_module2
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model my_module2 -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 111.67 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'CRCCheck_do_gen_ibkb_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dbl2scalc_1_U(fifo_w8_d1024_A)' using Block RAMs.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dbl2tsep_1_U(fifo_w8_d1024_A)' using Block RAMs.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'detect_1_U(fifo_w1_d1024_A)' using Shift Registers.
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'mod2dbl_1_U(fifo_w8_d1024_A_x)' using Block RAMs.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'det2dow_1_U(fifo_w8_d32_A)' using Shift Registers.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dow2bit_1_U(fifo_w8_d32_A)' using Shift Registers.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'bit2byt_1_U(fifo_w1_d32_A)' using Shift Registers.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'byt2crc_1_U(fifo_w8_d32_A)' using Shift Registers.
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'crc2fra_1_U(fifo_w8_d32_A)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=my_module2 xml_exists=0
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.compgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.constraint.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=my_module2
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=35 #gSsdmPorts=0
Execute       source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=my_module2 xml_exists=0
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=my_module2 xml_exists=0
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=my_module2 xml_exists=0
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.dataonly.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.constraint.tcl 
Execute       sc_get_clocks my_module2 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.tbgen.tcl 
Execute       source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1635.094 ; gain = 1230.723 ; free physical = 3731 ; free virtual = 37633
INFO: [VHDL 208-304] Generating VHDL RTL for my_module2.
INFO: [VLOG 209-307] Generating Verilog RTL for my_module2.
Command     autosyn done; 5.14 sec.
Command   csynth_design done; 41.2 sec.
Command ap_source done; 42.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1 opened at Thu Mar 25 14:12:17 CET 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a100tcsg324-1 
Execute       ap_part_info -name xc7a100tcsg324-1 -data single -quiet 
Command       ap_part_info done; 0.69 sec.
Execute       ap_part_info -name xc7a100tcsg324-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a100t-csg324-1 
Execute         ap_part_info -name xc7a100t-csg324-1 -data resources 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.77 sec.
Execute     ap_part_info -data single -name xc7a100tcsg324-1 
Execute     ap_part_info -name xc7a100tcsg324-1 -data resources 
Execute     ap_part_info -name xc7a100tcsg324-1 -data info 
Execute     ap_part_info -name xc7a100tcsg324-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100tcsg324-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.91 sec.
Execute   export_design -flow impl -rtl vhdl -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=vhdl 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow impl -rtl vhdl
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl vhdl -sdx-target none
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=my_module2 xml_exists=0
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.constraint.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=my_module2 xml_exists=0
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=my_module2 xml_exists=0
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=my_module2 xml_exists=0
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=my_module2
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=my_module2
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.rtl_wrap.cfg.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.constraint.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow impl -rtl vhdl
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vhdl -tool Vivado -impltomg_flag
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitDecider.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/BitsToBytes.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/CRCCheck.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DOUBLEUR_U.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Seuil_calc2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/trames_separ2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/Detecteur2.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/DownSampling.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/FrameProcessing.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute_do_gen.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/ModuleCompute.compgen.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.constraint.tcl 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/my_module2.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_enable_pblock 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
INFO-FLOW: DBG:CMD: auto_impl: vhdl exec /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/impl.sh
Command   export_design done; 203.54 sec.
Command ap_source done; 204.46 sec.
Execute cleanup_all 
