Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 16 12:07:09 2017
| Host         : DESKTOP-41VVHGN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file calcsys_top_level_timing_summary_routed.rpt -rpx calcsys_top_level_timing_summary_routed.rpx
| Design       : calcsys_top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 99 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk0/clk_5KHz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fc2/fullCU_0/FSM_onehot_CS_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fc2/fullCU_0/FSM_onehot_CS_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fc2/fullCU_0/FSM_onehot_CS_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fc2/fullCU_0/FSM_onehot_CS_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fc2/fullCU_0/FSM_onehot_CS_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fc2/fullCU_0/FSM_onehot_CS_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fc2/fullCU_0/FSM_onehot_CS_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fc2/fullCU_0/FSM_onehot_CS_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fc2/fullCU_0/FSM_onehot_CS_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fc2/fullCU_0/FSM_onehot_CS_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fc2/fullDP_0/div0/cu0/FSM_sequential_CS_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fc2/fullDP_0/div0/cu0/FSM_sequential_CS_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fc2/fullDP_0/div0/cu0/FSM_sequential_CS_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fc2/fullDP_0/div0/cu0/FSM_sequential_CS_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 308 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.942        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.942        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 2.291ns (44.788%)  route 2.824ns (55.212%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.857     6.682    clk0/count1[11]
    SLICE_X7Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.806 r  clk0/count10_carry_i_10/O
                         net (fo=1, routed)           0.640     7.445    clk0/count10_carry_i_10_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk0/count10_carry_i_6/O
                         net (fo=6, routed)           1.319     8.888    clk0/count10_carry_i_6_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.388 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.388    clk0/count10_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.514    clk0/count10_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.631 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.631    clk0/count10_carry__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.748    clk0/count10_carry__2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.865 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.865    clk0/count10_carry__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk0/count10_carry__4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.099 r  clk0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.099    clk0/count10_carry__5_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.422 r  clk0/count10_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.422    clk0/count10_carry__6_n_6
    SLICE_X6Y80          FDRE                                         r  clk0/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    clk0/CLK
    SLICE_X6Y80          FDRE                                         r  clk0/count1_reg[30]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y80          FDRE (Setup_fdre_C_D)        0.109    15.364    clk0/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 2.207ns (43.866%)  route 2.824ns (56.134%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.857     6.682    clk0/count1[11]
    SLICE_X7Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.806 r  clk0/count10_carry_i_10/O
                         net (fo=1, routed)           0.640     7.445    clk0/count10_carry_i_10_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk0/count10_carry_i_6/O
                         net (fo=6, routed)           1.319     8.888    clk0/count10_carry_i_6_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.388 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.388    clk0/count10_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.514    clk0/count10_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.631 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.631    clk0/count10_carry__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.748    clk0/count10_carry__2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.865 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.865    clk0/count10_carry__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk0/count10_carry__4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.099 r  clk0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.099    clk0/count10_carry__5_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.338 r  clk0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.338    clk0/count10_carry__6_n_5
    SLICE_X6Y80          FDRE                                         r  clk0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    clk0/CLK
    SLICE_X6Y80          FDRE                                         r  clk0/count1_reg[31]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y80          FDRE (Setup_fdre_C_D)        0.109    15.364    clk0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 2.187ns (43.642%)  route 2.824ns (56.358%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.857     6.682    clk0/count1[11]
    SLICE_X7Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.806 r  clk0/count10_carry_i_10/O
                         net (fo=1, routed)           0.640     7.445    clk0/count10_carry_i_10_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk0/count10_carry_i_6/O
                         net (fo=6, routed)           1.319     8.888    clk0/count10_carry_i_6_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.388 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.388    clk0/count10_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.514    clk0/count10_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.631 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.631    clk0/count10_carry__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.748    clk0/count10_carry__2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.865 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.865    clk0/count10_carry__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk0/count10_carry__4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.099 r  clk0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.099    clk0/count10_carry__5_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.318 r  clk0/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.318    clk0/count10_carry__6_n_7
    SLICE_X6Y80          FDRE                                         r  clk0/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    clk0/CLK
    SLICE_X6Y80          FDRE                                         r  clk0/count1_reg[29]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y80          FDRE (Setup_fdre_C_D)        0.109    15.364    clk0/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 2.174ns (43.495%)  route 2.824ns (56.505%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.857     6.682    clk0/count1[11]
    SLICE_X7Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.806 r  clk0/count10_carry_i_10/O
                         net (fo=1, routed)           0.640     7.445    clk0/count10_carry_i_10_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk0/count10_carry_i_6/O
                         net (fo=6, routed)           1.319     8.888    clk0/count10_carry_i_6_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.388 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.388    clk0/count10_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.514    clk0/count10_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.631 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.631    clk0/count10_carry__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.748    clk0/count10_carry__2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.865 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.865    clk0/count10_carry__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk0/count10_carry__4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.305 r  clk0/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.305    clk0/count10_carry__5_n_6
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    clk0/CLK
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[26]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.109    15.364    clk0/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 2.166ns (43.405%)  route 2.824ns (56.595%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.857     6.682    clk0/count1[11]
    SLICE_X7Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.806 r  clk0/count10_carry_i_10/O
                         net (fo=1, routed)           0.640     7.445    clk0/count10_carry_i_10_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk0/count10_carry_i_6/O
                         net (fo=6, routed)           1.319     8.888    clk0/count10_carry_i_6_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.388 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.388    clk0/count10_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.514    clk0/count10_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.631 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.631    clk0/count10_carry__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.748    clk0/count10_carry__2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.865 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.865    clk0/count10_carry__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk0/count10_carry__4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.297 r  clk0/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.297    clk0/count10_carry__5_n_4
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    clk0/CLK
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[28]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.109    15.364    clk0/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 2.090ns (42.530%)  route 2.824ns (57.470%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.857     6.682    clk0/count1[11]
    SLICE_X7Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.806 r  clk0/count10_carry_i_10/O
                         net (fo=1, routed)           0.640     7.445    clk0/count10_carry_i_10_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk0/count10_carry_i_6/O
                         net (fo=6, routed)           1.319     8.888    clk0/count10_carry_i_6_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.388 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.388    clk0/count10_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.514    clk0/count10_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.631 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.631    clk0/count10_carry__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.748    clk0/count10_carry__2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.865 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.865    clk0/count10_carry__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk0/count10_carry__4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.221 r  clk0/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.221    clk0/count10_carry__5_n_5
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    clk0/CLK
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[27]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.109    15.364    clk0/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 2.070ns (42.295%)  route 2.824ns (57.705%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.857     6.682    clk0/count1[11]
    SLICE_X7Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.806 r  clk0/count10_carry_i_10/O
                         net (fo=1, routed)           0.640     7.445    clk0/count10_carry_i_10_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk0/count10_carry_i_6/O
                         net (fo=6, routed)           1.319     8.888    clk0/count10_carry_i_6_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.388 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.388    clk0/count10_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.514    clk0/count10_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.631 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.631    clk0/count10_carry__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.748    clk0/count10_carry__2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.865 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.865    clk0/count10_carry__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.982 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.982    clk0/count10_carry__4_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.201 r  clk0/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.201    clk0/count10_carry__5_n_7
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    clk0/CLK
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[25]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.109    15.364    clk0/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 2.057ns (42.141%)  route 2.824ns (57.859%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.857     6.682    clk0/count1[11]
    SLICE_X7Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.806 r  clk0/count10_carry_i_10/O
                         net (fo=1, routed)           0.640     7.445    clk0/count10_carry_i_10_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk0/count10_carry_i_6/O
                         net (fo=6, routed)           1.319     8.888    clk0/count10_carry_i_6_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.388 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.388    clk0/count10_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.514    clk0/count10_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.631 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.631    clk0/count10_carry__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.748    clk0/count10_carry__2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.865 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.865    clk0/count10_carry__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.188 r  clk0/count10_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.188    clk0/count10_carry__4_n_6
    SLICE_X6Y78          FDRE                                         r  clk0/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    clk0/CLK
    SLICE_X6Y78          FDRE                                         r  clk0/count1_reg[22]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.109    15.363    clk0/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 2.049ns (42.046%)  route 2.824ns (57.954%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.857     6.682    clk0/count1[11]
    SLICE_X7Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.806 r  clk0/count10_carry_i_10/O
                         net (fo=1, routed)           0.640     7.445    clk0/count10_carry_i_10_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk0/count10_carry_i_6/O
                         net (fo=6, routed)           1.319     8.888    clk0/count10_carry_i_6_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.388 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.388    clk0/count10_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.514    clk0/count10_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.631 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.631    clk0/count10_carry__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.748    clk0/count10_carry__2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.865 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.865    clk0/count10_carry__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.180 r  clk0/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.180    clk0/count10_carry__4_n_4
    SLICE_X6Y78          FDRE                                         r  clk0/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    clk0/CLK
    SLICE_X6Y78          FDRE                                         r  clk0/count1_reg[24]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.109    15.363    clk0/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.973ns (41.128%)  route 2.824ns (58.872%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     5.825 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.857     6.682    clk0/count1[11]
    SLICE_X7Y75          LUT4 (Prop_lut4_I2_O)        0.124     6.806 r  clk0/count10_carry_i_10/O
                         net (fo=1, routed)           0.640     7.445    clk0/count10_carry_i_10_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  clk0/count10_carry_i_6/O
                         net (fo=6, routed)           1.319     8.888    clk0/count10_carry_i_6_n_0
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.124     9.012 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     9.012    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.388 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.388    clk0/count10_carry_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.514    clk0/count10_carry__0_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.631 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.631    clk0/count10_carry__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.748 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.748    clk0/count10_carry__2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.865 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.865    clk0/count10_carry__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.104 r  clk0/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.104    clk0/count10_carry__4_n_5
    SLICE_X6Y78          FDRE                                         r  clk0/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    clk0/CLK
    SLICE_X6Y78          FDRE                                         r  clk0/count1_reg[23]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.109    15.363    clk0/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  5.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.509    clk0/CLK
    SLICE_X7Y75          FDRE                                         r  clk0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  clk0/count1_reg[0]/Q
                         net (fo=3, routed)           0.168     1.819    clk0/count1[0]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.042     1.861 r  clk0/count1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    clk0/count1[0]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  clk0/count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     2.023    clk0/CLK
    SLICE_X7Y75          FDRE                                         r  clk0/count1_reg[0]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.105     1.614    clk0/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk0/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.509    clk0/CLK
    SLICE_X7Y74          FDRE                                         r  clk0/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clk0/clk_5KHz_reg/Q
                         net (fo=21, routed)          0.168     1.819    clk0/clk
    SLICE_X7Y74          LUT5 (Prop_lut5_I4_O)        0.045     1.864 r  clk0/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.864    clk0/clk_5KHz_i_1_n_0
    SLICE_X7Y74          FDRE                                         r  clk0/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     2.023    clk0/CLK
    SLICE_X7Y74          FDRE                                         r  clk0/clk_5KHz_reg/C
                         clock pessimism             -0.513     1.509    
    SLICE_X7Y74          FDRE (Hold_fdre_C_D)         0.091     1.600    clk0/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk0/count1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.509    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  clk0/count1_reg[11]/Q
                         net (fo=2, routed)           0.126     1.799    clk0/count1[11]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  clk0/count10_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.909    clk0/count10_carry__1_n_5
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     2.023    clk0/CLK
    SLICE_X6Y75          FDRE                                         r  clk0/count1_reg[11]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.134     1.643    clk0/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk0/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.509    clk0/CLK
    SLICE_X6Y74          FDRE                                         r  clk0/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  clk0/count1_reg[7]/Q
                         net (fo=2, routed)           0.126     1.799    clk0/count1[7]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  clk0/count10_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.909    clk0/count10_carry__0_n_5
    SLICE_X6Y74          FDRE                                         r  clk0/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     2.023    clk0/CLK
    SLICE_X6Y74          FDRE                                         r  clk0/count1_reg[7]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.134     1.643    clk0/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    clk0/CLK
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  clk0/count1_reg[27]/Q
                         net (fo=2, routed)           0.127     1.804    clk0/count1[27]
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  clk0/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.914    clk0/count10_carry__5_n_5
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    clk0/CLK
    SLICE_X6Y79          FDRE                                         r  clk0/count1_reg[27]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.134     1.647    clk0/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk0/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.514    clk0/CLK
    SLICE_X6Y80          FDRE                                         r  clk0/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  clk0/count1_reg[31]/Q
                         net (fo=2, routed)           0.127     1.805    clk0/count1[31]
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  clk0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.915    clk0/count10_carry__6_n_5
    SLICE_X6Y80          FDRE                                         r  clk0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    clk0/CLK
    SLICE_X6Y80          FDRE                                         r  clk0/count1_reg[31]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.134     1.648    clk0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk0/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    clk0/CLK
    SLICE_X6Y73          FDRE                                         r  clk0/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  clk0/count1_reg[3]/Q
                         net (fo=2, routed)           0.127     1.801    clk0/count1[3]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  clk0/count10_carry/O[2]
                         net (fo=1, routed)           0.000     1.911    clk0/count10_carry_n_5
    SLICE_X6Y73          FDRE                                         r  clk0/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.024    clk0/CLK
    SLICE_X6Y73          FDRE                                         r  clk0/count1_reg[3]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.134     1.644    clk0/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.299ns (65.560%)  route 0.157ns (34.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.509    clk0/CLK
    SLICE_X7Y75          FDRE                                         r  clk0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clk0/count1_reg[0]/Q
                         net (fo=3, routed)           0.157     1.807    clk0/count1[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.965 r  clk0/count10_carry/O[0]
                         net (fo=1, routed)           0.000     1.965    clk0/count10_carry_n_7
    SLICE_X6Y73          FDRE                                         r  clk0/count1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.024    clk0/CLK
    SLICE_X6Y73          FDRE                                         r  clk0/count1_reg[1]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.134     1.678    clk0/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk0/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.509    clk0/CLK
    SLICE_X6Y74          FDRE                                         r  clk0/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  clk0/count1_reg[8]/Q
                         net (fo=2, routed)           0.148     1.822    clk0/count1[8]
    SLICE_X6Y74          LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  clk0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.867    clk0/count1_0[8]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.931 r  clk0/count10_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.931    clk0/count10_carry__0_n_4
    SLICE_X6Y74          FDRE                                         r  clk0/count1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     2.023    clk0/CLK
    SLICE_X6Y74          FDRE                                         r  clk0/count1_reg[8]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.134     1.643    clk0/count1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk0/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    clk0/CLK
    SLICE_X6Y73          FDRE                                         r  clk0/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  clk0/count1_reg[4]/Q
                         net (fo=2, routed)           0.149     1.824    clk0/count1[4]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.045     1.869 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     1.869    clk0/count1_0[4]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.933 r  clk0/count10_carry/O[3]
                         net (fo=1, routed)           0.000     1.933    clk0/count10_carry_n_4
    SLICE_X6Y73          FDRE                                         r  clk0/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.024    clk0/CLK
    SLICE_X6Y73          FDRE                                         r  clk0/count1_reg[4]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.134     1.644    clk0/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y74     clk0/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y75     clk0/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y75     clk0/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y75     clk0/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76     clk0/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76     clk0/count1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     clk0/count1_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     clk0/count1_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     clk0/count1_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     clk0/count1_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     clk0/count1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     clk0/count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     clk0/count1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     clk0/count1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     clk0/count1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     clk0/count1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     clk0/count1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     clk0/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     clk0/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     clk0/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     clk0/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     clk0/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     clk0/count1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     clk0/count1_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     clk0/count1_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     clk0/count1_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     clk0/count1_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     clk0/count1_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     clk0/count1_reg[1]/C



