{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557260795309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557260795325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 00:56:35 2019 " "Processing started: Wed May 08 00:56:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557260795325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260795325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q2 -c Q2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q2 -c Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260795325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557260795762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/mux2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/mux2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../mux2_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/mux8_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/mux8_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "../mux8_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/my81mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/my81mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my81MUX " "Found entity 1: my81MUX" {  } { { "../../HW2/HW2_96110323/Universal Shift Register/my81MUX.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW2/HW2_96110323/Universal Shift Register/my81MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/my21mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/my21mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my21mux " "Found entity 1: my21mux" {  } { { "../../HW2/HW2_96110323/Universal Shift Register/my21mux.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW2/HW2_96110323/Universal Shift Register/my21mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mydff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mydff " "Found entity 1: mydff" {  } { { "mydff.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux4_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mymux4_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mymux4_1 " "Found entity 1: mymux4_1" {  } { { "mymux4_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mymux4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16bit " "Found entity 1: reg_16bit" {  } { { "reg_16bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/reg_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/reg_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/mtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/mtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mtest " "Found entity 1: mtest" {  } { { "../../HW2/HW2_96110323/Universal Shift Register/mtest.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW2/HW2_96110323/Universal Shift Register/mtest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32bit " "Found entity 1: mux_32bit" {  } { { "mux_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mux_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260807997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260807997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEMP " "Found entity 1: TEMP" {  } { { "TEMP.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/TEMP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260808012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260808012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_File " "Elaborating entity \"Register_File\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557260808091 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst50 " "Primitive \"GND\" of instance \"inst50\" not used" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1560 3696 3728 1592 "inst50" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260808138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst44 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst44\"" {  } { { "Register_File.bdf" "inst44" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2576 3920 4152 2672 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:inst125 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:inst125\"" {  } { { "Register_File.bdf" "inst125" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 2232 3248 3512 2424 "inst125" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32bit reg_32bit:inst33 " "Elaborating entity \"reg_32bit\" for hierarchy \"reg_32bit:inst33\"" {  } { { "Register_File.bdf" "inst33" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 1872 2320 2544 2000 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16bit reg_32bit:inst33\|reg_16bit:inst " "Elaborating entity \"reg_16bit\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\"" {  } { { "reg_32bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/reg_32bit.bdf" { { 592 896 1120 720 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst " "Elaborating entity \"register_8bit\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\"" {  } { { "reg_16bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/reg_16bit.bdf" { { 608 960 1168 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst " "Elaborating entity \"register_4bit\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\"" {  } { { "register_8bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_8bit.bdf" { { 736 896 1104 864 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst10 " "Primitive \"DFFE\" of instance \"inst10\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 896 1232 1296 976 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260808216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst11 " "Primitive \"DFFE\" of instance \"inst11\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 888 1488 1552 968 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260808216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst12 " "Primitive \"DFFE\" of instance \"inst12\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 880 1688 1752 960 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260808216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 992 880 928 1024 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260808216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 808 656 704 840 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260808216 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst9 " "Primitive \"DFFE\" of instance \"inst9\" not used" {  } { { "register_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 872 1016 1080 952 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557260808216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydff reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8 " "Elaborating entity \"mydff\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8\"" {  } { { "register_4bit.bdf" "inst8" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/register_4bit.bdf" { { 624 440 592 752 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux4_1 reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8\|mymux4_1:inst5 " "Elaborating entity \"mymux4_1\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8\|mymux4_1:inst5\"" {  } { { "mydff.bdf" "inst5" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 552 456 648 680 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my21mux reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8\|mymux4_1:inst5\|my21mux:inst2 " "Elaborating entity \"my21mux\" for hierarchy \"reg_32bit:inst33\|reg_16bit:inst\|register_8bit:inst\|register_4bit:inst\|mydff:inst8\|mymux4_1:inst5\|my21mux:inst2\"" {  } { { "mymux4_1.bdf" "inst2" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mymux4_1.bdf" { { 584 1288 1424 680 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE LPM_DECODE:inst " "Elaborating entity \"LPM_DECODE\" for hierarchy \"LPM_DECODE:inst\"" {  } { { "Register_File.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 528 1040 1160 640 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DECODE:inst " "Elaborated megafunction instantiation \"LPM_DECODE:inst\"" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 528 1040 1160 640 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DECODE:inst " "Instantiated megafunction \"LPM_DECODE:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260808466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557260808466 ""}  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/Register_File.bdf" { { 528 1040 1160 640 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557260808466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_mpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_mpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_mpf " "Found entity 1: decode_mpf" {  } { { "db/decode_mpf.tdf" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/db/decode_mpf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557260808512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260808512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_mpf LPM_DECODE:inst\|decode_mpf:auto_generated " "Elaborating entity \"decode_mpf\" for hierarchy \"LPM_DECODE:inst\|decode_mpf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260808512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557260868797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557260870547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557260870547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1896 " "Implemented 1896 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557260871000 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557260871000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1782 " "Implemented 1782 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557260871000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557260871000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5067 " "Peak virtual memory: 5067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557260871093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 00:57:51 2019 " "Processing ended: Wed May 08 00:57:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557260871093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557260871093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557260871093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557260871093 ""}
