<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1469184479230" xml:lang="en-us">
	
	
	<title class="- topic/title ">ICC_SRE_EL1, Interrupt Controller System Register Enable Register, EL1</title>
	<shortdesc class="- topic/shortdesc ">ICC_SRE_EL1 controls whether the System register interface or the
		memory-mapped interface to the GIC CPU interface is used for EL0 and EL1.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">ICC_SRE_EL1 is a 32-bit register and is part of:</p>
			<ul class="- topic/ul ">
				<li class="- topic/li ">The GIC system registers functional group.</li>
				<li class="- topic/li ">The GIC control registers functional group.</li>
			</ul>
			<fig class="- topic/fig " id="fig_tlq_z3j_5v">
				<title class="- topic/title ">ICC_SRE_EL1 bit assignments</title>
				<image class="- topic/image " href="lau1469095189285.svg" id="image_nmq_z3j_5v" placement="inline">
					<alt class="- topic/alt ">ICC_SRE_EL1 bit assignments</alt>
				</image>
			</fig>
			
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [31:3]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">DIB, [2]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">Disable IRQ bypass. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">IRQ bypass enabled.</p>
								</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">IRQ bypass disabled.</p>
								</dd>
							</dlentry>
						</dl>
						<p class="- topic/p ">This bit is an alias of ICC_SRE_EL3.DIB</p>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">DFB, [1]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">Disable FIQ bypass. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">FIQ bypass enabled.</p>
								</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">FIQ bypass disabled.</p>
								</dd>
							</dlentry>
						</dl>
						<p class="- topic/p ">This bit is an alias of ICC_SRE_EL3.DFB</p></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">SRE, [0]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">System Register Enable. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">The System register interface for the current Security state
										is enabled.</p>
								</dd>
							</dlentry>
						</dl>
						<p class="- topic/p ">This bit is RAO/WI. The core only supports a system register interface
							to the GIC CPU interface.</p></dd>
				</dlentry>
			</dl>
			
			<p class="- topic/p ">Bit fields and details that are not provided in this description are
				architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Generic Interrupt Controller Architecture Specification</ph></cite>.</p>
		</section>
	</refbody>
</reference>