# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace -CFLAGS  -DVCD -DVCD_FILE_STR=_adder8.vcd_ -Irtl -Itb --clk clk --cc verilog_modules/adder8/adder8_ghdl.v tb/adder8/test_adder8.sv --exe tb/adder8/test_base.cpp -top-module top --Mdir sim/sim_adder8"
S  14080576  6688629  1749339484   976820581  1746498321           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S      6525  6709045  1749339488   905751559  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787  6709014  1749339488   903751594  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      5076 12322341  1752080963   328580016  1752080963   328580016 "sim/sim_adder8/Vtop.cpp"
T      3602 12322340  1752080963   296579611  1752080963   296579611 "sim/sim_adder8/Vtop.h"
T      2027 12322350  1752080963   714584889  1752080963   714584889 "sim/sim_adder8/Vtop.mk"
T       799 12322337  1752080963   240578905  1752080963   240578905 "sim/sim_adder8/Vtop__Syms.cpp"
T      1092 12322339  1752080963   264579208  1752080963   264579208 "sim/sim_adder8/Vtop__Syms.h"
T       290 12322529  1752080963   619583690  1752080963   619583690 "sim/sim_adder8/Vtop__TraceDecls__0__Slow.cpp"
T      2163 12322530  1752080963   651584094  1752080963   651584094 "sim/sim_adder8/Vtop__Trace__0.cpp"
T      6529 12322226  1752080963   602583475  1752080963   602583475 "sim/sim_adder8/Vtop__Trace__0__Slow.cpp"
T      1052 12322343  1752080963   393580836  1752080963   393580836 "sim/sim_adder8/Vtop___024root.h"
T      1369 12322347  1752080963   523582478  1752080963   523582478 "sim/sim_adder8/Vtop___024root__DepSet_h84412442__0.cpp"
T       845 12322345  1752080963   457581644  1752080963   457581644 "sim/sim_adder8/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      6706 12322348  1752080963   555582882  1752080963   555582882 "sim/sim_adder8/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5828 12322346  1752080963   490582061  1752080963   490582061 "sim/sim_adder8/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620 12322344  1752080963   426581253  1752080963   426581253 "sim/sim_adder8/Vtop___024root__Slow.cpp"
T       746 12322342  1752080963   360580419  1752080963   360580419 "sim/sim_adder8/Vtop__pch.h"
T       911 12322351  1752080963   749585330  1752080963   749585330 "sim/sim_adder8/Vtop__ver.d"
T         0        0  1752080963   766585546  1752080963   766585546 "sim/sim_adder8/Vtop__verFiles.dat"
T      1813 12322349  1752080963   682584485  1752080963   682584485 "sim/sim_adder8/Vtop_classes.mk"
S       206 12322336  1752080046   777971794  1752080046   761971594 "tb/adder8/test_adder8.sv"
S       532 12322034  1752075266   310191683  1752075266   310191683 "verilog_modules/adder8/adder8_ghdl.v"
