//=============================================================================
//
// FILE:        SMMUImplDef1Settings.xml
//
// DESCRIPTION: This file contains the HAL XML properties for the xPU2 driver.
//
//=============================================================================
//
//                             Edit History
//
// $Header:  $
// $DateTime: $
// $Author: $
// $Change: $
//
// when         who     what, where, why
// ----------   ---     -------------------------------------------------------
// 01/06/2015   sc      Initial revision
//
//=============================================================================
// Copyright (c) 2015
// Qualcomm Technologies Incorporated.
// All Rights Reserved.
// Qualcomm Confidential and Proprietary
//=============================================================================
#include "SMMUMasters.h"
#include "SMMUConfig.h"

// /dev/smmu_V1 settings are based on nazgul_v1_recommended_settings.xlsx provided by HW team.

<driver name="NULL">

  <device id="/dev/smmu_V1">

    <props id=SMMU_ANOC2 type="SMMUImplDef1ConfigEntry_t">
      {0x16C0000, 12, 0, 2, 1, SMMU_IMPLDEF1_MICRO_MMU_CTRL_VAL, SMMU_IMPLDEF1_HTW_AREQ_CTRL_VAL, SMMU_IMPLDEF1_HUM_CFG_VAL, SMMU_IMPLDEF1_V1_FILTER_CFG_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0x0F, {0x23, 0x37, 0x39, 0x3F, 0x6F, 0x74, 0x92, 0xB0, 0xF0, 0xF0, 0xF0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0x1, 0x3, 0x4, 0x6, 0x8, 0x9, 0x0B, 0x0D, 0x0F, 0x0F, 0x0F, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x0, {0x1, 0x2, 0x4, 0x4, 0x6, 0x6, 0xA, 0xC, 0xC, 0xC, 0xC, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x0C, {0x12, 0x18, 0x1A, 0x1D, 0x23, 0x24, 0x28, 0x2C, 0x30, 0x30, 0x30, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x30, {0x35, 0x3A, 0x3E, 0x46, 0x50, 0x55, 0x5D, 0x67, 0x80, 0x80, 0x80, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, 0xE1, 0xF0, 0, 0x0C, 0x9C, 0, 0x4, 0x8, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 128, {0x5, 0x0, 0x5, 0x0, 0x5, 0x0, 0x5, 0x0, 0x5, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x3, 0x4, 0x4, 0x0, 0x8, 0x8, 0x3, 0x2, 0x4, 0x0, 0x4, 0x0, 0x7, 0x0, 0x6, 0x0, 0x0, 0x1, 0x4, 0x0, 0x4, 0x0, 0x4, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0}, {0, 0, 0, 0}, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0x121155, 0xCAA84920, 0xC0C0000, 0x8080000, 0x8080000, {0x20002000, 0x20002000}, 0x330330, 0x81, {0x1313, SMMU_IMPLDEF1_INVALID_VAL}}
    </props>

    <props id=SMMU_LPASS_Q6 type="SMMUImplDef1ConfigEntry_t">
      {0x5100000, 4, 0, 0, 0, SMMU_IMPLDEF1_MICRO_MMU_CTRL_VAL, SMMU_IMPLDEF1_HTW_AREQ_CTRL_VAL, SMMU_IMPLDEF1_HUM_CFG_VAL, SMMU_IMPLDEF1_V1_FILTER_CFG_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0xE0, {0xE0, 0xE0, 0xE0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0xC0, {0xC8, 0xD0, 0xD8, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0x30, 0x60, 0x90, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x0, {0x2, 0x4, 0x6, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x8, {0xE, 0x14, 0x1A, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x20, {0x40, 0x60, 0x80, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, 0, 0x20, 0, 0x8, 0xC8, 0x4, 0x8, 0x8, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 16, {0, 0, 0, 0, 0x1, 0x1, 0x1, 0x1, 0x2, 0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, {0, 0, 0, 0}, 0x202, 0x10A00, 0x500, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0x121151,  0xEA800080, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}}
    </props>

    <props id=SMMU_MMNOC type="SMMUImplDef1ConfigEntry_t">
      {0xCD00000, 16, 4, 2, 2, SMMU_IMPLDEF1_MICRO_MMU_CTRL_VAL, SMMU_IMPLDEF1_HTW_AREQ_CTRL_VAL, SMMU_IMPLDEF1_HUM_CFG_VAL, SMMU_IMPLDEF1_V2_FILTER_CFG_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x204, 0x11002, 0x800, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0x1A5555, 0xBAAA892A, 0x10100202, 0x10100202, 0x10100000, {0x20042004, 0x20042004}, 0x330330, 0x81, {0x3333, 0x3333}}
    </props>

    <props id=SMMU_MMSS_OXILI type="SMMUImplDef1ConfigEntry_t">
      {0x05040000, 2, 0, 0, 0, SMMU_IMPLDEF1_MICRO_MMU_CTRL_VAL, SMMU_IMPLDEF1_HTW_AREQ_CTRL_VAL, SMMU_IMPLDEF1_HUM_CFG_VAL, SMMU_IMPLDEF1_V2_FILTER_CFG_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, {0, 0, 0, 0}, 0x204, 0x11000, 0x800, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0x1A5551,  0x9A82A382, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}}
    </props>

    <props id=SMMU_CDSP type="SMMUImplDef1ConfigEntry_t">
      {0x5180000, 4, 0, 0, 0, SMMU_IMPLDEF1_MICRO_MMU_CTRL_VAL, SMMU_IMPLDEF1_HTW_AREQ_CTRL_VAL, SMMU_IMPLDEF1_HUM_CFG_VAL, SMMU_IMPLDEF1_V2_FILTER_CFG_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0xE0, {0xE0, 0xE0, 0xE0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0xC0, {0xC8, 0xD0, 0xD8, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0x30, 0x60, 0x90, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x0, {0x2, 0x4, 0x6, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x8, {0xE, 0x14, 0x1A, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x20, {0x40, 0x60, 0x80, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, 0, 0x20, 0, 0x8, 0xC8, 0x4, 0x8, 0x8, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 16, {0, 0, 0, 0, 0x1, 0x1, 0x1, 0x1, 0x2, 0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, {0, 0, 0, 0}, 0x202, 0x10A00, 0x500, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0x121151,  0xEA800080, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}}
    </props>
  </device>

</driver>
