# Kshitj_dev
### This branch includes the work contributed by the devloper 

### File structure 
 â”£ ğŸ“‚data                           # contains data and resources  
 â”£ ğŸ“‚docs                           # contains documents made while research process
 â”£ ğŸ“‚rtl                            # includes verilog design codes 
   â”£ ğŸ“‚errors                       # includes errored verilog codes during progress
 â”£ ğŸ“‚testbench                      # includes testbenches according to the design codes file name 

