$date
	Wed Jul 16 15:46:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! parity_bit $end
$var reg 8 " data_in [7:0] $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 8 $ data_in [7:0] $end
$var wire 1 # reset $end
$var reg 1 ! parity_bit $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
bx "
0!
$end
#10000
1!
b110111 "
b110111 $
0#
#20000
0!
b1111 "
b1111 $
#30000
b10101111 "
b10101111 $
#40000
b10101001 "
b10101001 $
#60000
b10111101 "
b10111101 $
