<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_Pro_FPGA_ctrl_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">1.25e+08</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">7</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">system_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">1.25e+08</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">system_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Pro_FPGA_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu May 22 02:35:15 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1b63845d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1b63845d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>system_Pro_FPGA_ctrl_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu May 22 02:35:15 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1b63845d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>Pro_FPGA_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu May 22 02:35:15 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:76946aca</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>system_Pro_FPGA_ctrl_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu May 22 02:35:15 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:76946aca</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>sim_type</spirit:name>
            <spirit:value>rtl</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu May 22 02:35:15 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1b63845d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu May 22 02:40:49 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1b63845d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>triger_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>UART_DIR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>UART_IO</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DIR_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DIR_R</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>C_UART_RX</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>C_UART_TX</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_red</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_green</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AM2302_SDA_1</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AM2302_SDA_2</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AM2302_SDA_3</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AM2302_SDA_1_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AM2302_SDA_2_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AM2302_SDA_3_ctrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RES</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCL</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>J_vector</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_Vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SLO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MA_RW</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SLO_RW</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/div_gen_hex_2_dec_1/div_gen_hex_2_dec.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_1_1/blk_mem_gen_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_gen_0_1/mult_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/Biss_c.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/hdl/Pro_FPGA_ctrl_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/TOP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/UART.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/hdl/axi4_2_gmii.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/d_ram_ssd1309.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_AM2302.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_J.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_am2302_check.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_d_ram_ssd1309.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_dec_2_rom_addr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_dec_2_rom_addr_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_display_am2302.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_display_gy_25.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_hex_2_dec.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_hex_2_dec_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_servo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_ssd1309.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/led_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/servo_rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/servo_tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/spi_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/coe_file/angle_c.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/hdl/Pro_FPGA_ctrl_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_Pro_FPGA_ctrl_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/div_gen_hex_2_dec_1/div_gen_hex_2_dec.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_1_1/blk_mem_gen_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_gen_0_1/mult_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/Biss_c.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/hdl/Pro_FPGA_ctrl_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/TOP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/UART.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/hdl/axi4_2_gmii.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/d_ram_ssd1309.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_AM2302.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_J.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_am2302_check.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_d_ram_ssd1309.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_dec_2_rom_addr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_dec_2_rom_addr_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_display_am2302.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_display_gy_25.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_hex_2_dec.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_hex_2_dec_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_servo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/fun_ssd1309.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/led_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/servo_rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/servo_tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/src/spi_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/coe_file/angle_c.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/faec/hdl/Pro_FPGA_ctrl_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_Pro_FPGA_ctrl_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/Pro_FPGA_ctrl_v1_0/data/Pro_FPGA_ctrl.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Pro_FPGA_ctrl_v1_0/data/Pro_FPGA_ctrl.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Pro_FPGA_ctrl_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Pro_FPGA_ctrl_v1_0/src/Pro_FPGA_ctrl.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Pro_FPGA_ctrl_v1_0/src/Pro_FPGA_ctrl.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Pro_FPGA_ctrl_v1_0/src/Pro_FPGA_ctrl_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>system_Pro_FPGA_ctrl_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_Pro_FPGA_ctrl_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_Pro_FPGA_ctrl_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_Pro_FPGA_ctrl_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_Pro_FPGA_ctrl_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>FPGA ctrl Pro</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_Pro_FPGA_ctrl_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Pro_FPGA_ctrl_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_COMP_DECL</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1401bff1_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e153a7_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55d1afd_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20f961d1_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@229728a7_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8932d52_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@585b01d7_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fba9ece_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75e3eff1_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1806b4d3_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f71c406_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13462c81_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@147e8bc2_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68b225fe_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e4a779a_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35dbcfc2_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ca8c18_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3182a372_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d8e7457_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eb75db0_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6462a53b_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dbf345b_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29763c1d_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@340cd2b0_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f040f4a_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e3f1a7_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d071fc8_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59170160_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a4f9d41_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a5d1013_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38815c93_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7684fa82_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@708ca0a1_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57e10b67_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46960de8_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d91e183_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1efaf699_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b8c05b1_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a7fd76b_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ed3c345_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1eeb4bea_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f3c2ddb_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f842638_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25025554_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a21b572_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33fc7714_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1728a0c5_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77006749_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c15570e_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ca301e4_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50a336c_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5588fdb5_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e1dd11d_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10dfec63_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f2c909f_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6635f4e5_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43b94dfe_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b1a8883_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@326a0242_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fdc6f63_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72b8b364_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a561b71_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a286986_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@268e5d20_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@163ee2c6_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ee19c79_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38ae7bd_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2930466e_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76f3d554_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@598a08cd_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@311e46b9_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64122c8c_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56f25995_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5622c675_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f6c6820_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1452af07_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@595853e1_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@129069b9_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a98ca5d_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19ed3972_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7080c9d6_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cb96906_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d204562_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73a6dc23_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76b113ad_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4520bc0e_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d657186_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46b1313d_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42a196e4_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ed87c50_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@419d15f0_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a6bd9d6_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25517f61_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e28b0f4_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54f3e5f5_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e339f9c_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3586802c_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@512a3dfa_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65227bbc_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4456bf74_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6812f428_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7765093_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12e5f55c_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d4e20d2_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10b5ba0c_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e6bfbad_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4976162d_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15899459_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e6bc55e_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ee30110_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46c57c5_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30e39883_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@282c8306_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17a6131b_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1996ae93_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@372bd14c_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@260a960d_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51ad08f6_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1f7de7_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@743a2b94_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10e611d4_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24338977_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@423ef1ea_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59e80a42_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@719ab41b_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55847f18_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61c45936_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@317aae7d_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7da15c1d_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73371238_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7039759e_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d6145f5_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a51faf9_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3abe8628_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10cdd3ee_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@104aaa57_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@621c6b23_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d9079fe_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f4ea140_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58d5eae6_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a4bdcc4_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5666e0cb_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41ff2bf2_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13c1c3e1_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@abe7052_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@340f2ae9_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b60fd44_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f8f5fc_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ad908cf_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68d8789f_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2da14cf8_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13377e23_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ea02654_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dfe0a57_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ccecb9f_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d9592fc_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70aa1080_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48b5e3d3_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ba9dd6e_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1235257a_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@348668da_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4174f904_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d14289_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e40cb60_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32e63997_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ea2ae8d_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e8921bc_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26cf304d_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@447a21ff_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1412b62c_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35cf3ff8_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a0f0136_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53068dc8_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f82ded1_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51cfe3f4_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69a570e5_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37f8c3e4_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@410d1df0_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eef3dd7_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eedd26f_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d18d010_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7383ebac_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2293d939_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b4f624_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b00e764_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a8a51ec_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77f87f57_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65da869b_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@166473c_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@be3a96a_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21ac05df_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b277a34_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f91c588_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73f2763b_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@282c1e7_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7caee83a_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b914848_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@626131af_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@496a53dc_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65869a1f_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55e07114_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46ff7ab8_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3999bc61_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31501c7_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6867548b_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4954efaf_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ff28d79_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49f630ed_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@771c0743_ARCHIVE_LOCATION">g:/FPGA/Custom_IP/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e55f8f_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153fcc83_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b8cd2d_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63736d67_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f93221_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a21f42f_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b5dd8d_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648b4cfc_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405089f7_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aafbf50_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597cd199_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5e9b36_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d7ec56_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f43d0f_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d46ebf7_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0e6fc5_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618fdc8c_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eab821d_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b186e4b_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c52cce_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e70cbf5_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1ac841_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffac64_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525719f5_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75534a1b_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c72898_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5353f6e7_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70914aad_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc3d905_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c58f4ec_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66631365_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d56a7f_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6897b849_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a3ca60_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525e7a8e_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493e014d_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3367ec_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cde340e_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0b1f5c_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f00774f_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350f7ae4_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3532cfb3_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fc2a8b_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdfeb12_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e676a2_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3caf1776_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41daf546_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a5ba1f_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79496cbe_ARCHIVE_LOCATION">d:/ASUS-PC/Desktop/temporary/test/TEST/Mini_ctrl_brd_zynq/ip_repo/Pro_FPGA_ctrl_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0312d308"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cae3458e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1c6dd7c7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a0a6f17f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1a572054"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
