(* use_dsp48="no" *) (* use_dsp="no" *) module top #(parameter param11 = (8'haa)) (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h35):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire3;
  input wire signed [(2'h2):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(2'h3):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire10;
  wire [(3'h6):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire8;
  wire [(4'h9):(1'h0)] wire7;
  wire [(3'h4):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(4'h8):(1'h0)] wire4;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $signed(wire1);
  assign wire5 = $signed(wire0);
  assign wire6 = $signed({$signed((wire5 ? wire5 : wire5))});
  assign wire7 = ((wire5 >= (!(~wire4))) << $unsigned($signed($signed(wire2))));
  assign wire8 = wire4;
  assign wire9 = {wire1[(1'h0):(1'h0)]};
  assign wire10 = ((~|((~wire2) ?
                      ((8'h9e) ? wire2 : wire2) : (wire5 ?
                          (8'ha3) : wire3))) <= $unsigned((-((8'h9c) ?
                      wire6 : (8'ha4)))));
endmodule