CORE
../../verilog/SVA/sequence_first_match1.sv
--buechi --bound 5
^error: failed to convert sva_sequence_first_match$
^EXIT=6$
^SIGNAL=0$
--
^warning: ignoring
^\[.*\] first_match\(main\.x == 0\): PROVED up to bound 5$
^\[.*\] first_match\(main\.x == 0, main\.x\+\+\): PROVED up to bound 5$
--
