 
****************************************
Report : clocks
Design : FINAL_SYS
Version: K-2015.06
Date   : Sun Sep  1 00:15:13 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         10.00   {0 5}               G         {U_CG/gated_clk}
RX_CLK         271.27   {0 135.633}         G         {U_CLK_DIV_1/o_div_clk}
SCAN_CLK       100.00   {0 50}                        {scan_clk}
TX_CLK        8680.54   {0 4340.27}         G         {U_CLK_DIV_2/o_div_clk}
i_REF_CLK       10.00   {0 5}                         {i_REF_CLK}
i_UART_CLK     271.27   {0 135.633}                   {i_UART_CLK}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_CLK       i_REF_CLK      {U_CG/gated_clk}
                                            i_REF_CLK      divide_by(1)
RX_CLK        i_UART_CLK     {U_CLK_DIV_1/o_div_clk}
                                            i_UART_CLK     divide_by(1)
TX_CLK        i_UART_CLK     {U_CLK_DIV_2/o_div_clk}
                                            i_UART_CLK     divide_by(32)
--------------------------------------------------------------------------------
1
