{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584288419243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584288419243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 13:06:58 2020 " "Processing started: Sun Mar 15 13:06:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584288419243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584288419243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584288419243 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584288419930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bit-ckt " "Found design unit 1: somador8bit-ckt" {  } { { "somador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/somador8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420789 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bit " "Found entity 1: somador8bit" {  } { { "somador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/somador8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-ckt " "Found design unit 1: somador1bit-ckt" {  } { { "somador1bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/somador1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420805 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x8-ckt_mux16x8 " "Found design unit 1: mux16x8-ckt_mux16x8" {  } { { "mux16x8.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mux16x8.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420805 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16x8 " "Found entity 1: mux16x8" {  } { { "mux16x8.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mux16x8.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-ckt_mux4x1 " "Found design unit 1: mux4x1-ckt_mux4x1" {  } { { "mux4x1.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mux4x1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420821 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mux4x1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-ckt_mux2x1 " "Found design unit 1: mux2x1-ckt_mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mux2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420821 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mux2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador8bit-ckto " "Found design unit 1: contador8bit-ckto" {  } { { "contador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/contador8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420821 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador8bit " "Found entity 1: contador8bit" {  } { { "contador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/contador8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Div-ckt " "Found design unit 1: CLK_Div-ckt" {  } { { "CLK_Div.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/CLK_Div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420836 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Div " "Found entity 1: CLK_Div" {  } { { "CLK_Div.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/CLK_Div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainram-SYN " "Found design unit 1: mainram-SYN" {  } { { "mainram.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mainram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420836 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainram " "Found entity 1: mainram" {  } { { "mainram.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mainram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mde_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mde_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mde_b-ckt " "Found design unit 1: mde_b-ckt" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420836 ""} { "Info" "ISGN_ENTITY_NAME" "1 mde_b " "Found entity 1: mde_b" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8bit-ckto " "Found design unit 1: reg8bit-ckto" {  } { { "reg8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/reg8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420852 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Found entity 1: reg8bit" {  } { { "reg8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/reg8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bit-ckto " "Found design unit 1: reg4bit-ckto" {  } { { "reg4bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/reg4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420852 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bit " "Found entity 1: reg4bit" {  } { { "reg4bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/reg4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2bit-ckto " "Found design unit 1: reg2bit-ckto" {  } { { "reg2bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/reg2bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420867 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2bit " "Found entity 1: reg2bit" {  } { { "reg2bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/reg2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 0 0 " "Found 0 design units, including 0 entities, in source file main.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-ckt_ffd " "Found design unit 1: ffd-ckt_ffd" {  } { { "ffd.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/ffd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador8bit-ckt_comparador8bits " "Found design unit 1: comparador8bit-ckt_comparador8bits" {  } { { "comparador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/comparador8bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420883 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador8bit " "Found entity 1: comparador8bit" {  } { { "comparador8bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/comparador8bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador4bit-ckt_comparador4bits " "Found design unit 1: comparador4bit-ckt_comparador4bits" {  } { { "comparador4bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/comparador4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420883 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador4bit " "Found entity 1: comparador4bit" {  } { { "comparador4bit.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/comparador4bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainrom-SYN " "Found design unit 1: mainrom-SYN" {  } { { "mainrom.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mainrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420899 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainrom " "Found entity 1: mainrom" {  } { { "mainrom.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mainrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x2-ckt " "Found design unit 1: demux1x2-ckt" {  } { { "demux1x2.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/demux1x2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420899 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x2 " "Found entity 1: demux1x2" {  } { { "demux1x2.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/demux1x2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux12x24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux12x24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux12x24-ckt " "Found design unit 1: demux12x24-ckt" {  } { { "demux12x24.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/demux12x24.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420914 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux12x24 " "Found entity 1: demux12x24" {  } { { "demux12x24.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/demux12x24.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-ckt " "Found design unit 1: fifo-ckt" {  } { { "fifo.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420930 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x4-ckt_mux8x4 " "Found design unit 1: mux8x4-ckt_mux8x4" {  } { { "mux8x4.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mux8x4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420946 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x4 " "Found entity 1: mux8x4" {  } { { "mux8x4.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mux8x4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288420946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288420946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584288421086 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Qs_contador8bit 4 8 fifo.vhd(73) " "VHDL Incomplete Partial Association warning at fifo.vhd(73): port or argument \"Qs_contador8bit\" has 4/8 unassociated elements" {  } { { "fifo.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 73 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1584288421164 "|fifo"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Qs_contador8bit 4 8 fifo.vhd(75) " "VHDL Incomplete Partial Association warning at fifo.vhd(75): port or argument \"Qs_contador8bit\" has 4/8 unassociated elements" {  } { { "fifo.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 75 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1584288421164 "|fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mde_b mde_b:MOORE " "Elaborating entity \"mde_b\" for hierarchy \"mde_b:MOORE\"" {  } { { "fifo.vhd" "MOORE" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421180 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next mde_b.vhd(19) " "VHDL Process Statement warning at mde_b.vhd(19): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.readFull mde_b.vhd(19) " "Inferred latch for \"y_next.readFull\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.waitFull mde_b.vhd(19) " "Inferred latch for \"y_next.waitFull\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.reead2 mde_b.vhd(19) " "Inferred latch for \"y_next.reead2\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.reead mde_b.vhd(19) " "Inferred latch for \"y_next.reead\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.wriite2 mde_b.vhd(19) " "Inferred latch for \"y_next.wriite2\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.wriite mde_b.vhd(19) " "Inferred latch for \"y_next.wriite\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.waiit mde_b.vhd(19) " "Inferred latch for \"y_next.waiit\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.writeMT mde_b.vhd(19) " "Inferred latch for \"y_next.writeMT\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.waitMT mde_b.vhd(19) " "Inferred latch for \"y_next.waitMT\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.init mde_b.vhd(19) " "Inferred latch for \"y_next.init\" at mde_b.vhd(19)" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584288421180 "|mde_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador8bit contador8bit:FRENTE " "Elaborating entity \"contador8bit\" for hierarchy \"contador8bit:FRENTE\"" {  } { { "fifo.vhd" "FRENTE" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x8 contador8bit:FRENTE\|mux16x8:MUX " "Elaborating entity \"mux16x8\" for hierarchy \"contador8bit:FRENTE\|mux16x8:MUX\"" {  } { { "contador8bit.vhd" "MUX" { Text "C:/Users/kaike/Desktop/FPGA2/contador8bit.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 contador8bit:FRENTE\|mux16x8:MUX\|mux2x1:M0 " "Elaborating entity \"mux2x1\" for hierarchy \"contador8bit:FRENTE\|mux16x8:MUX\|mux2x1:M0\"" {  } { { "mux16x8.vhd" "M0" { Text "C:/Users/kaike/Desktop/FPGA2/mux16x8.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8bit contador8bit:FRENTE\|reg8bit:REG " "Elaborating entity \"reg8bit\" for hierarchy \"contador8bit:FRENTE\|reg8bit:REG\"" {  } { { "contador8bit.vhd" "REG" { Text "C:/Users/kaike/Desktop/FPGA2/contador8bit.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bit contador8bit:FRENTE\|reg8bit:REG\|reg4bit:REG1 " "Elaborating entity \"reg4bit\" for hierarchy \"contador8bit:FRENTE\|reg8bit:REG\|reg4bit:REG1\"" {  } { { "reg8bit.vhd" "REG1" { Text "C:/Users/kaike/Desktop/FPGA2/reg8bit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd contador8bit:FRENTE\|reg8bit:REG\|reg4bit:REG1\|ffd:D0 " "Elaborating entity \"ffd\" for hierarchy \"contador8bit:FRENTE\|reg8bit:REG\|reg4bit:REG1\|ffd:D0\"" {  } { { "reg4bit.vhd" "D0" { Text "C:/Users/kaike/Desktop/FPGA2/reg4bit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bit contador8bit:FRENTE\|somador8bit:SUM " "Elaborating entity \"somador8bit\" for hierarchy \"contador8bit:FRENTE\|somador8bit:SUM\"" {  } { { "contador8bit.vhd" "SUM" { Text "C:/Users/kaike/Desktop/FPGA2/contador8bit.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit contador8bit:FRENTE\|somador8bit:SUM\|somador1bit:S0 " "Elaborating entity \"somador1bit\" for hierarchy \"contador8bit:FRENTE\|somador8bit:SUM\|somador1bit:S0\"" {  } { { "somador8bit.vhd" "S0" { Text "C:/Users/kaike/Desktop/FPGA2/somador8bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador4bit comparador4bit:IGUALDADE " "Elaborating entity \"comparador4bit\" for hierarchy \"comparador4bit:IGUALDADE\"" {  } { { "fifo.vhd" "IGUALDADE" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainram mainram:MEMORIA_RAM " "Elaborating entity \"mainram\" for hierarchy \"mainram:MEMORIA_RAM\"" {  } { { "fifo.vhd" "MEMORIA_RAM" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainram:MEMORIA_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainram:MEMORIA_RAM\|altsyncram:altsyncram_component\"" {  } { { "mainram.vhd" "altsyncram_component" { Text "C:/Users/kaike/Desktop/FPGA2/mainram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainram:MEMORIA_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainram:MEMORIA_RAM\|altsyncram:altsyncram_component\"" {  } { { "mainram.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mainram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainram:MEMORIA_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainram:MEMORIA_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mainram.mif " "Parameter \"init_file\" = \"mainram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421446 ""}  } { { "mainram.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mainram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1584288421446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_50d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50d1 " "Found entity 1: altsyncram_50d1" {  } { { "db/altsyncram_50d1.tdf" "" { Text "C:/Users/kaike/Desktop/FPGA2/db/altsyncram_50d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584288421555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584288421555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_50d1 mainram:MEMORIA_RAM\|altsyncram:altsyncram_component\|altsyncram_50d1:auto_generated " "Elaborating entity \"altsyncram_50d1\" for hierarchy \"mainram:MEMORIA_RAM\|altsyncram:altsyncram_component\|altsyncram_50d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x4 mux8x4:MUX " "Elaborating entity \"mux8x4\" for hierarchy \"mux8x4:MUX\"" {  } { { "fifo.vhd" "MUX" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584288421555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mde_b:MOORE\|y_next.init_514 " "Latch mde_b:MOORE\|y_next.init_514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_fifo " "Ports D and ENA on the latch are fed by the same signal reset_fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1584288422430 ""}  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1584288422430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mde_b:MOORE\|y_next.waitMT_491 " "Latch mde_b:MOORE\|y_next.waitMT_491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_fifo " "Ports D and ENA on the latch are fed by the same signal reset_fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1584288422430 ""}  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1584288422430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mde_b:MOORE\|y_next.waitFull_330 " "Latch mde_b:MOORE\|y_next.waitFull_330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_fifo " "Ports D and ENA on the latch are fed by the same signal reset_fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1584288422430 ""}  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1584288422430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mde_b:MOORE\|y_next.reead_376 " "Latch mde_b:MOORE\|y_next.reead_376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mde_b:MOORE\|y_present.waiit " "Ports D and ENA on the latch are fed by the same signal mde_b:MOORE\|y_present.waiit" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1584288422430 ""}  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1584288422430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mde_b:MOORE\|y_next.readFull_307 " "Latch mde_b:MOORE\|y_next.readFull_307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_fifo " "Ports D and ENA on the latch are fed by the same signal reset_fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1584288422430 ""}  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1584288422430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mde_b:MOORE\|y_next.writeMT_468 " "Latch mde_b:MOORE\|y_next.writeMT_468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_fifo " "Ports D and ENA on the latch are fed by the same signal reset_fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/fifo.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1584288422430 ""}  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1584288422430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mde_b:MOORE\|y_next.wriite_422 " "Latch mde_b:MOORE\|y_next.wriite_422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mde_b:MOORE\|y_present.waiit " "Ports D and ENA on the latch are fed by the same signal mde_b:MOORE\|y_present.waiit" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1584288422430 ""}  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1584288422430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mde_b:MOORE\|y_next.waiit_445 " "Latch mde_b:MOORE\|y_next.waiit_445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mde_b:MOORE\|y_present.waiit " "Ports D and ENA on the latch are fed by the same signal mde_b:MOORE\|y_present.waiit" {  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1584288422430 ""}  } { { "mde_b.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/mde_b.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1584288422430 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ffd:FLIPFLOPD\|qS ffd:FLIPFLOPD\|qS~_emulated ffd:FLIPFLOPD\|qS~1 " "Register \"ffd:FLIPFLOPD\|qS\" is converted into an equivalent circuit using register \"ffd:FLIPFLOPD\|qS~_emulated\" and latch \"ffd:FLIPFLOPD\|qS~1\"" {  } { { "ffd.vhd" "" { Text "C:/Users/kaike/Desktop/FPGA2/ffd.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1584288422430 "|fifo|ffd:FLIPFLOPD|qS"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1584288422430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584288423274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584288423274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584288423383 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584288423383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584288423383 ""} { "Info" "ICUT_CUT_TM_RAMS" "13 " "Implemented 13 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1584288423383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584288423383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584288423445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 15 13:07:03 2020 " "Processing ended: Sun Mar 15 13:07:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584288423445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584288423445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584288423445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584288423445 ""}
