// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "bd_f17d,Vivado 2018.3" *)
module ald_system_ila_0_0(clk, probe0, probe1, probe2);
  input clk;
  input [11:0]probe0;
  input [31:0]probe1;
  input [0:0]probe2;
endmodule
