#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-863-ged7734c7)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x559841670d00 .scope module, "UART_tb" "UART_tb" 2 16;
 .timescale 0 0;
P_0x5598416724a0 .param/l "BITS" 1 2 17, +C4<00000000000000000000000000001000>;
P_0x5598416724e0 .param/l "DUMMYDATA_A" 1 2 18, C4<01010101>;
P_0x559841672520 .param/l "DUMMYDATA_B" 1 2 19, C4<11001100>;
v0x5598416dc400_0 .var "clk", 0 0;
v0x5598416dc4c0_0 .var "data_ready", 0 0;
v0x5598416dc580_0 .net "data_sent", 0 0, v0x5598416dc070_0;  1 drivers
v0x5598416dc680_0 .var "rst", 0 0;
v0x5598416dc770_0 .net "rx_data_ready", 0 0, v0x5598416daf10_0;  1 drivers
v0x5598416dc860_0 .net "rxdata", 7 0, L_0x559841697620;  1 drivers
v0x5598416dc900_0 .net "rxtx", 0 0, v0x5598416dc290_0;  1 drivers
v0x5598416dc9f0_0 .var "txdata", 7 0;
S_0x559841670fb0 .scope module, "RX" "UART_RX" 2 44, 3 13 0, S_0x559841670d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data";
    .port_info 4 /OUTPUT 1 "data_ready";
P_0x559841673170 .param/l "BITLEN" 1 3 16, +C4<00000000000000000000000000010000>;
P_0x5598416731b0 .param/l "BITS" 0 3 14, +C4<00000000000000000000000000001000>;
P_0x5598416731f0 .param/l "NUM_STATES" 1 3 17, +C4<00000000000000000000000000000100>;
P_0x559841673230 .param/l "STATE_READING" 1 3 20, +C4<00000000000000000000000000000100>;
P_0x559841673270 .param/l "STATE_START" 1 3 19, +C4<00000000000000000000000000000010>;
P_0x5598416732b0 .param/l "STATE_STOP" 1 3 21, +C4<00000000000000000000000000001000>;
P_0x5598416732f0 .param/l "STATE_WAIT" 1 3 18, +C4<00000000000000000000000000000001>;
L_0x559841697620 .functor BUFZ 8, v0x5598416dafd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55984169d540_0 .var "STATE", 3 0;
v0x5598416dab50_0 .var "bitsread", 3 0;
v0x5598416dac30_0 .net "clk", 0 0, v0x5598416dc400_0;  1 drivers
v0x5598416dad00_0 .var "counter", 4 0;
v0x5598416dade0_0 .net "data", 7 0, L_0x559841697620;  alias, 1 drivers
v0x5598416daf10_0 .var "data_ready", 0 0;
v0x5598416dafd0_0 .var "outputbuffer", 7 0;
v0x5598416db0b0_0 .var "readbuffer", 7 0;
v0x5598416db190_0 .net "rst", 0 0, v0x5598416dc680_0;  1 drivers
v0x5598416db250_0 .net "rx", 0 0, v0x5598416dc290_0;  alias, 1 drivers
E_0x5598416b83a0 .event posedge, v0x5598416dac30_0;
S_0x5598416db3b0 .scope module, "TX" "UART_TX" 2 34, 4 16 0, S_0x559841670d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "data_ready";
    .port_info 4 /OUTPUT 1 "data_sent";
    .port_info 5 /OUTPUT 1 "tx";
P_0x5598416db560 .param/l "BITLEN" 1 4 19, +C4<00000000000000000000000000010000>;
P_0x5598416db5a0 .param/l "BITS" 0 4 17, +C4<00000000000000000000000000001000>;
P_0x5598416db5e0 .param/l "NUM_STATES" 1 4 20, +C4<00000000000000000000000000000100>;
P_0x5598416db620 .param/l "STATE_SEND" 1 4 23, +C4<00000000000000000000000000000100>;
P_0x5598416db660 .param/l "STATE_START" 1 4 22, +C4<00000000000000000000000000000010>;
P_0x5598416db6a0 .param/l "STATE_STOP" 1 4 24, +C4<00000000000000000000000000001000>;
P_0x5598416db6e0 .param/l "STATE_WAIT" 1 4 21, +C4<00000000000000000000000000000001>;
v0x5598416dbb20_0 .var "STATE", 3 0;
v0x5598416dbc00_0 .var "bits_sent", 3 0;
v0x5598416dbce0_0 .net "clk", 0 0, v0x5598416dc400_0;  alias, 1 drivers
v0x5598416dbde0_0 .var "counter", 4 0;
v0x5598416dbe80_0 .net "data", 7 0, v0x5598416dc9f0_0;  1 drivers
v0x5598416dbfb0_0 .net "data_ready", 0 0, v0x5598416dc4c0_0;  1 drivers
v0x5598416dc070_0 .var "data_sent", 0 0;
v0x5598416dc130_0 .net "rst", 0 0, v0x5598416dc680_0;  alias, 1 drivers
v0x5598416dc1d0_0 .var "send_data", 7 0;
v0x5598416dc290_0 .var "tx", 0 0;
    .scope S_0x5598416db3b0;
T_0 ;
    %wait E_0x5598416b83a0;
    %load/vec4 v0x5598416dc130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5598416dbb20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598416dbc00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598416dc1d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598416dbde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598416dc070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5598416dbb20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598416dc070_0, 0;
    %load/vec4 v0x5598416dbfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5598416dbb20_0, 0;
    %load/vec4 v0x5598416dbe80_0;
    %assign/vec4 v0x5598416dc1d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598416dbde0_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598416dc290_0, 0;
    %load/vec4 v0x5598416dbde0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5598416dbde0_0, 0;
    %load/vec4 v0x5598416dbde0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598416dbde0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5598416dbb20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598416dbc00_0, 0;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x5598416dbde0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5598416dbde0_0, 0;
    %load/vec4 v0x5598416dc1d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5598416dc290_0, 0;
    %load/vec4 v0x5598416dbde0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598416dbde0_0, 0;
    %load/vec4 v0x5598416dbc00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5598416dbc00_0, 0;
    %load/vec4 v0x5598416dbc00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598416dbc00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5598416dbb20_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x5598416dc1d0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598416dc1d0_0, 4, 5;
T_0.14 ;
T_0.11 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x5598416dbde0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5598416dbde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598416dc290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598416dc070_0, 0;
    %load/vec4 v0x5598416dbde0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5598416dbb20_0, 0;
T_0.15 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x559841670fb0;
T_1 ;
    %wait E_0x5598416b83a0;
    %load/vec4 v0x5598416db190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55984169d540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598416dad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598416dafd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598416dab50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598416db0b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55984169d540_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x5598416db250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55984169d540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598416dad00_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5598416daf10_0, 0;
    %load/vec4 v0x5598416dad00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5598416dad00_0, 0;
    %load/vec4 v0x5598416dad00_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55984169d540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598416dad00_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x5598416db250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55984169d540_0, 0;
T_1.11 ;
T_1.10 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x5598416dad00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5598416dad00_0, 0;
    %load/vec4 v0x5598416dad00_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x5598416db0b0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598416db0b0_0, 4, 5;
    %load/vec4 v0x5598416db250_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5598416db0b0_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598416dad00_0, 0;
    %load/vec4 v0x5598416dab50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5598416dab50_0, 0;
    %load/vec4 v0x5598416dab50_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55984169d540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598416dad00_0, 0;
T_1.15 ;
T_1.13 ;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x5598416dad00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5598416dad00_0, 0;
    %load/vec4 v0x5598416dad00_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55984169d540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5598416dad00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5598416dab50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5598416db0b0_0, 0;
    %load/vec4 v0x5598416db250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v0x5598416db0b0_0;
    %assign/vec4 v0x5598416dafd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5598416daf10_0, 0;
T_1.19 ;
T_1.17 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x559841670d00;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x5598416dc400_0;
    %nor/r;
    %store/vec4 v0x5598416dc400_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x559841670d00;
T_3 ;
    %vpi_call 2 55 "$dumpfile", "UART.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5598416db3b0 {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559841670fb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598416dc400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598416dc680_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5598416dc9f0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598416dc680_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598416dc4c0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598416dc4c0_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5598416dc9f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5598416dc4c0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5598416dc4c0_0, 0, 1;
    %delay 400, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "UART_tb.v";
    "UART_RX.v";
    "UART_TX.v";
