
baremetal_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015570  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08015810  08015810  00025810  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015c9c  08015c9c  00030358  2**0
                  CONTENTS
  4 .ARM          00000008  08015c9c  08015c9c  00025c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015ca4  08015ca4  00030358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015ca4  08015ca4  00025ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015ca8  08015ca8  00025ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000358  24000000  08015cac  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d20  24000358  08016004  00030358  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  24004078  08016004  00034078  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00030358  2**0
                  CONTENTS, READONLY
 12 .debug_info   00047554  00000000  00000000  00030386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000078bb  00000000  00000000  000778da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021c8  00000000  00000000  0007f198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f30  00000000  00000000  00081360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00040ed7  00000000  00000000  00083290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002fbd6  00000000  00000000  000c4167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001904bb  00000000  00000000  000f3d3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  002841f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009bb0  00000000  00000000  0028424c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000358 	.word	0x24000358
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080157f8 	.word	0x080157f8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400035c 	.word	0x2400035c
 80002dc:	080157f8 	.word	0x080157f8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800068c:	4b3f      	ldr	r3, [pc, #252]	; (800078c <SystemInit+0x104>)
 800068e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000692:	4a3e      	ldr	r2, [pc, #248]	; (800078c <SystemInit+0x104>)
 8000694:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000698:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 800069c:	4b3b      	ldr	r3, [pc, #236]	; (800078c <SystemInit+0x104>)
 800069e:	691b      	ldr	r3, [r3, #16]
 80006a0:	4a3a      	ldr	r2, [pc, #232]	; (800078c <SystemInit+0x104>)
 80006a2:	f043 0310 	orr.w	r3, r3, #16
 80006a6:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006a8:	4b39      	ldr	r3, [pc, #228]	; (8000790 <SystemInit+0x108>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f003 030f 	and.w	r3, r3, #15
 80006b0:	2b06      	cmp	r3, #6
 80006b2:	d807      	bhi.n	80006c4 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006b4:	4b36      	ldr	r3, [pc, #216]	; (8000790 <SystemInit+0x108>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f023 030f 	bic.w	r3, r3, #15
 80006bc:	4a34      	ldr	r2, [pc, #208]	; (8000790 <SystemInit+0x108>)
 80006be:	f043 0307 	orr.w	r3, r3, #7
 80006c2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006c4:	4b33      	ldr	r3, [pc, #204]	; (8000794 <SystemInit+0x10c>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a32      	ldr	r2, [pc, #200]	; (8000794 <SystemInit+0x10c>)
 80006ca:	f043 0301 	orr.w	r3, r3, #1
 80006ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006d0:	4b30      	ldr	r3, [pc, #192]	; (8000794 <SystemInit+0x10c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006d6:	4b2f      	ldr	r3, [pc, #188]	; (8000794 <SystemInit+0x10c>)
 80006d8:	681a      	ldr	r2, [r3, #0]
 80006da:	492e      	ldr	r1, [pc, #184]	; (8000794 <SystemInit+0x10c>)
 80006dc:	4b2e      	ldr	r3, [pc, #184]	; (8000798 <SystemInit+0x110>)
 80006de:	4013      	ands	r3, r2
 80006e0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006e2:	4b2b      	ldr	r3, [pc, #172]	; (8000790 <SystemInit+0x108>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	f003 0308 	and.w	r3, r3, #8
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d007      	beq.n	80006fe <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ee:	4b28      	ldr	r3, [pc, #160]	; (8000790 <SystemInit+0x108>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	f023 030f 	bic.w	r3, r3, #15
 80006f6:	4a26      	ldr	r2, [pc, #152]	; (8000790 <SystemInit+0x108>)
 80006f8:	f043 0307 	orr.w	r3, r3, #7
 80006fc:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006fe:	4b25      	ldr	r3, [pc, #148]	; (8000794 <SystemInit+0x10c>)
 8000700:	2200      	movs	r2, #0
 8000702:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000704:	4b23      	ldr	r3, [pc, #140]	; (8000794 <SystemInit+0x10c>)
 8000706:	2200      	movs	r2, #0
 8000708:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800070a:	4b22      	ldr	r3, [pc, #136]	; (8000794 <SystemInit+0x10c>)
 800070c:	2200      	movs	r2, #0
 800070e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000710:	4b20      	ldr	r3, [pc, #128]	; (8000794 <SystemInit+0x10c>)
 8000712:	4a22      	ldr	r2, [pc, #136]	; (800079c <SystemInit+0x114>)
 8000714:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000716:	4b1f      	ldr	r3, [pc, #124]	; (8000794 <SystemInit+0x10c>)
 8000718:	4a21      	ldr	r2, [pc, #132]	; (80007a0 <SystemInit+0x118>)
 800071a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800071c:	4b1d      	ldr	r3, [pc, #116]	; (8000794 <SystemInit+0x10c>)
 800071e:	4a21      	ldr	r2, [pc, #132]	; (80007a4 <SystemInit+0x11c>)
 8000720:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000722:	4b1c      	ldr	r3, [pc, #112]	; (8000794 <SystemInit+0x10c>)
 8000724:	2200      	movs	r2, #0
 8000726:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000728:	4b1a      	ldr	r3, [pc, #104]	; (8000794 <SystemInit+0x10c>)
 800072a:	4a1e      	ldr	r2, [pc, #120]	; (80007a4 <SystemInit+0x11c>)
 800072c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800072e:	4b19      	ldr	r3, [pc, #100]	; (8000794 <SystemInit+0x10c>)
 8000730:	2200      	movs	r2, #0
 8000732:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000734:	4b17      	ldr	r3, [pc, #92]	; (8000794 <SystemInit+0x10c>)
 8000736:	4a1b      	ldr	r2, [pc, #108]	; (80007a4 <SystemInit+0x11c>)
 8000738:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800073a:	4b16      	ldr	r3, [pc, #88]	; (8000794 <SystemInit+0x10c>)
 800073c:	2200      	movs	r2, #0
 800073e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000740:	4b14      	ldr	r3, [pc, #80]	; (8000794 <SystemInit+0x10c>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a13      	ldr	r2, [pc, #76]	; (8000794 <SystemInit+0x10c>)
 8000746:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800074a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800074c:	4b11      	ldr	r3, [pc, #68]	; (8000794 <SystemInit+0x10c>)
 800074e:	2200      	movs	r2, #0
 8000750:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000752:	4b15      	ldr	r3, [pc, #84]	; (80007a8 <SystemInit+0x120>)
 8000754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000756:	4a14      	ldr	r2, [pc, #80]	; (80007a8 <SystemInit+0x120>)
 8000758:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800075c:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <SystemInit+0x124>)
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	4b13      	ldr	r3, [pc, #76]	; (80007b0 <SystemInit+0x128>)
 8000764:	4013      	ands	r3, r2
 8000766:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800076a:	d202      	bcs.n	8000772 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800076c:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <SystemInit+0x12c>)
 800076e:	2201      	movs	r2, #1
 8000770:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000772:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <SystemInit+0x130>)
 8000774:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000778:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 800077a:	4b04      	ldr	r3, [pc, #16]	; (800078c <SystemInit+0x104>)
 800077c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000780:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8000782:	bf00      	nop
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	e000ed00 	.word	0xe000ed00
 8000790:	52002000 	.word	0x52002000
 8000794:	58024400 	.word	0x58024400
 8000798:	eaf6ed7f 	.word	0xeaf6ed7f
 800079c:	02020200 	.word	0x02020200
 80007a0:	01ff0000 	.word	0x01ff0000
 80007a4:	01010280 	.word	0x01010280
 80007a8:	580000c0 	.word	0x580000c0
 80007ac:	5c001000 	.word	0x5c001000
 80007b0:	ffff0000 	.word	0xffff0000
 80007b4:	51008108 	.word	0x51008108
 80007b8:	52004000 	.word	0x52004000

080007bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007c2:	4b19      	ldr	r3, [pc, #100]	; (8000828 <MX_DMA_Init+0x6c>)
 80007c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80007c8:	4a17      	ldr	r2, [pc, #92]	; (8000828 <MX_DMA_Init+0x6c>)
 80007ca:	f043 0301 	orr.w	r3, r3, #1
 80007ce:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80007d2:	4b15      	ldr	r3, [pc, #84]	; (8000828 <MX_DMA_Init+0x6c>)
 80007d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80007d8:	f003 0301 	and.w	r3, r3, #1
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <MX_DMA_Init+0x6c>)
 80007e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80007e6:	4a10      	ldr	r2, [pc, #64]	; (8000828 <MX_DMA_Init+0x6c>)
 80007e8:	f043 0302 	orr.w	r3, r3, #2
 80007ec:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80007f0:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <MX_DMA_Init+0x6c>)
 80007f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80007f6:	f003 0302 	and.w	r3, r3, #2
 80007fa:	603b      	str	r3, [r7, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	2100      	movs	r1, #0
 8000802:	2010      	movs	r0, #16
 8000804:	f001 fad3 	bl	8001dae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000808:	2010      	movs	r0, #16
 800080a:	f001 faea 	bl	8001de2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800080e:	2200      	movs	r2, #0
 8000810:	2100      	movs	r1, #0
 8000812:	2011      	movs	r0, #17
 8000814:	f001 facb 	bl	8001dae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000818:	2011      	movs	r0, #17
 800081a:	f001 fae2 	bl	8001de2 <HAL_NVIC_EnableIRQ>

}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	58024400 	.word	0x58024400

0800082c <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b088      	sub	sp, #32
 8000830:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000832:	4b37      	ldr	r3, [pc, #220]	; (8000910 <MX_GPIO_Init+0xe4>)
 8000834:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000838:	4a35      	ldr	r2, [pc, #212]	; (8000910 <MX_GPIO_Init+0xe4>)
 800083a:	f043 0320 	orr.w	r3, r3, #32
 800083e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000842:	4b33      	ldr	r3, [pc, #204]	; (8000910 <MX_GPIO_Init+0xe4>)
 8000844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000848:	f003 0320 	and.w	r3, r3, #32
 800084c:	61fb      	str	r3, [r7, #28]
 800084e:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000850:	4b2f      	ldr	r3, [pc, #188]	; (8000910 <MX_GPIO_Init+0xe4>)
 8000852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000856:	4a2e      	ldr	r2, [pc, #184]	; (8000910 <MX_GPIO_Init+0xe4>)
 8000858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800085c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000860:	4b2b      	ldr	r3, [pc, #172]	; (8000910 <MX_GPIO_Init+0xe4>)
 8000862:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800086a:	61bb      	str	r3, [r7, #24]
 800086c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	4b28      	ldr	r3, [pc, #160]	; (8000910 <MX_GPIO_Init+0xe4>)
 8000870:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000874:	4a26      	ldr	r2, [pc, #152]	; (8000910 <MX_GPIO_Init+0xe4>)
 8000876:	f043 0301 	orr.w	r3, r3, #1
 800087a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800087e:	4b24      	ldr	r3, [pc, #144]	; (8000910 <MX_GPIO_Init+0xe4>)
 8000880:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000884:	f003 0301 	and.w	r3, r3, #1
 8000888:	617b      	str	r3, [r7, #20]
 800088a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800088c:	4b20      	ldr	r3, [pc, #128]	; (8000910 <MX_GPIO_Init+0xe4>)
 800088e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000892:	4a1f      	ldr	r2, [pc, #124]	; (8000910 <MX_GPIO_Init+0xe4>)
 8000894:	f043 0310 	orr.w	r3, r3, #16
 8000898:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800089c:	4b1c      	ldr	r3, [pc, #112]	; (8000910 <MX_GPIO_Init+0xe4>)
 800089e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008a2:	f003 0310 	and.w	r3, r3, #16
 80008a6:	613b      	str	r3, [r7, #16]
 80008a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	4b19      	ldr	r3, [pc, #100]	; (8000910 <MX_GPIO_Init+0xe4>)
 80008ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008b0:	4a17      	ldr	r2, [pc, #92]	; (8000910 <MX_GPIO_Init+0xe4>)
 80008b2:	f043 0302 	orr.w	r3, r3, #2
 80008b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008ba:	4b15      	ldr	r3, [pc, #84]	; (8000910 <MX_GPIO_Init+0xe4>)
 80008bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008c0:	f003 0302 	and.w	r3, r3, #2
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c8:	4b11      	ldr	r3, [pc, #68]	; (8000910 <MX_GPIO_Init+0xe4>)
 80008ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008ce:	4a10      	ldr	r2, [pc, #64]	; (8000910 <MX_GPIO_Init+0xe4>)
 80008d0:	f043 0304 	orr.w	r3, r3, #4
 80008d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008d8:	4b0d      	ldr	r3, [pc, #52]	; (8000910 <MX_GPIO_Init+0xe4>)
 80008da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008de:	f003 0304 	and.w	r3, r3, #4
 80008e2:	60bb      	str	r3, [r7, #8]
 80008e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008e6:	4b0a      	ldr	r3, [pc, #40]	; (8000910 <MX_GPIO_Init+0xe4>)
 80008e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008ec:	4a08      	ldr	r2, [pc, #32]	; (8000910 <MX_GPIO_Init+0xe4>)
 80008ee:	f043 0308 	orr.w	r3, r3, #8
 80008f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008f6:	4b06      	ldr	r3, [pc, #24]	; (8000910 <MX_GPIO_Init+0xe4>)
 80008f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008fc:	f003 0308 	and.w	r3, r3, #8
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	687b      	ldr	r3, [r7, #4]

  // Set LED Ports
  GPIO_Port_Config();
 8000904:	f000 f806 	bl	8000914 <GPIO_Port_Config>

}
 8000908:	bf00      	nop
 800090a:	3720      	adds	r7, #32
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	58024400 	.word	0x58024400

08000914 <GPIO_Port_Config>:

/* USER CODE BEGIN 2 */
void GPIO_Port_Config(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	2200      	movs	r2, #0
 800091e:	601a      	str	r2, [r3, #0]
 8000920:	605a      	str	r2, [r3, #4]
 8000922:	609a      	str	r2, [r3, #8]
 8000924:	60da      	str	r2, [r3, #12]
 8000926:	611a      	str	r2, [r3, #16]

  // Configure GPIO Pin Output Level:
  //LEDS
  HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8000928:	2200      	movs	r2, #0
 800092a:	2180      	movs	r1, #128	; 0x80
 800092c:	4827      	ldr	r0, [pc, #156]	; (80009cc <GPIO_Port_Config+0xb8>)
 800092e:	f003 fed1 	bl	80046d4 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = LED_A_Pin;
 8000932:	2380      	movs	r3, #128	; 0x80
 8000934:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000936:	2301      	movs	r3, #1
 8000938:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093e:	2300      	movs	r3, #0
 8000940:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_A_GPIO_Port, &GPIO_InitStruct);
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	4619      	mov	r1, r3
 8000946:	4821      	ldr	r0, [pc, #132]	; (80009cc <GPIO_Port_Config+0xb8>)
 8000948:	f003 fd14 	bl	8004374 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 800094c:	2200      	movs	r2, #0
 800094e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000952:	481e      	ldr	r0, [pc, #120]	; (80009cc <GPIO_Port_Config+0xb8>)
 8000954:	f003 febe 	bl	80046d4 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = LED_B_Pin;
 8000958:	f44f 7380 	mov.w	r3, #256	; 0x100
 800095c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095e:	2301      	movs	r3, #1
 8000960:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	4619      	mov	r1, r3
 800096e:	4817      	ldr	r0, [pc, #92]	; (80009cc <GPIO_Port_Config+0xb8>)
 8000970:	f003 fd00 	bl	8004374 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_RESET);
 8000974:	2200      	movs	r2, #0
 8000976:	f44f 7180 	mov.w	r1, #256	; 0x100
 800097a:	4815      	ldr	r0, [pc, #84]	; (80009d0 <GPIO_Port_Config+0xbc>)
 800097c:	f003 feaa 	bl	80046d4 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = LED_C_Pin;
 8000980:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000984:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000986:	2301      	movs	r3, #1
 8000988:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098e:	2300      	movs	r3, #0
 8000990:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_C_GPIO_Port, &GPIO_InitStruct);
 8000992:	1d3b      	adds	r3, r7, #4
 8000994:	4619      	mov	r1, r3
 8000996:	480e      	ldr	r0, [pc, #56]	; (80009d0 <GPIO_Port_Config+0xbc>)
 8000998:	f003 fcec 	bl	8004374 <HAL_GPIO_Init>


  HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009a2:	480b      	ldr	r0, [pc, #44]	; (80009d0 <GPIO_Port_Config+0xbc>)
 80009a4:	f003 fe96 	bl	80046d4 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = LED_D_Pin;
 80009a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ae:	2301      	movs	r3, #1
 80009b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b6:	2300      	movs	r3, #0
 80009b8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_D_GPIO_Port, &GPIO_InitStruct);
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	4619      	mov	r1, r3
 80009be:	4804      	ldr	r0, [pc, #16]	; (80009d0 <GPIO_Port_Config+0xbc>)
 80009c0:	f003 fcd8 	bl	8004374 <HAL_GPIO_Init>

}
 80009c4:	bf00      	nop
 80009c6:	3718      	adds	r7, #24
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	58021000 	.word	0x58021000
 80009d0:	58021400 	.word	0x58021400

080009d4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80009d8:	4b1b      	ldr	r3, [pc, #108]	; (8000a48 <MX_I2C2_Init+0x74>)
 80009da:	4a1c      	ldr	r2, [pc, #112]	; (8000a4c <MX_I2C2_Init+0x78>)
 80009dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 80009de:	4b1a      	ldr	r3, [pc, #104]	; (8000a48 <MX_I2C2_Init+0x74>)
 80009e0:	4a1b      	ldr	r2, [pc, #108]	; (8000a50 <MX_I2C2_Init+0x7c>)
 80009e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80009e4:	4b18      	ldr	r3, [pc, #96]	; (8000a48 <MX_I2C2_Init+0x74>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009ea:	4b17      	ldr	r3, [pc, #92]	; (8000a48 <MX_I2C2_Init+0x74>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009f0:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <MX_I2C2_Init+0x74>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80009f6:	4b14      	ldr	r3, [pc, #80]	; (8000a48 <MX_I2C2_Init+0x74>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009fc:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <MX_I2C2_Init+0x74>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a02:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <MX_I2C2_Init+0x74>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <MX_I2C2_Init+0x74>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a0e:	480e      	ldr	r0, [pc, #56]	; (8000a48 <MX_I2C2_Init+0x74>)
 8000a10:	f003 fea8 	bl	8004764 <HAL_I2C_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a1a:	f000 fa7d 	bl	8000f18 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4809      	ldr	r0, [pc, #36]	; (8000a48 <MX_I2C2_Init+0x74>)
 8000a22:	f004 fdb4 	bl	800558e <HAL_I2CEx_ConfigAnalogFilter>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000a2c:	f000 fa74 	bl	8000f18 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000a30:	2100      	movs	r1, #0
 8000a32:	4805      	ldr	r0, [pc, #20]	; (8000a48 <MX_I2C2_Init+0x74>)
 8000a34:	f004 fdf6 	bl	8005624 <HAL_I2CEx_ConfigDigitalFilter>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000a3e:	f000 fa6b 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	24000398 	.word	0x24000398
 8000a4c:	40005800 	.word	0x40005800
 8000a50:	307075b1 	.word	0x307075b1

08000a54 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b0b8      	sub	sp, #224	; 0xe0
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	605a      	str	r2, [r3, #4]
 8000a66:	609a      	str	r2, [r3, #8]
 8000a68:	60da      	str	r2, [r3, #12]
 8000a6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a6c:	f107 0310 	add.w	r3, r7, #16
 8000a70:	22bc      	movs	r2, #188	; 0xbc
 8000a72:	2100      	movs	r1, #0
 8000a74:	4618      	mov	r0, r3
 8000a76:	f012 f8bd 	bl	8012bf4 <memset>
  if(i2cHandle->Instance==I2C2)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a2d      	ldr	r2, [pc, #180]	; (8000b34 <HAL_I2C_MspInit+0xe0>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d152      	bne.n	8000b2a <HAL_I2C_MspInit+0xd6>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000a84:	2308      	movs	r3, #8
 8000a86:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a8e:	f107 0310 	add.w	r3, r7, #16
 8000a92:	4618      	mov	r0, r3
 8000a94:	f007 f836 	bl	8007b04 <HAL_RCCEx_PeriphCLKConfig>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000a9e:	f000 fa3b 	bl	8000f18 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa2:	4b25      	ldr	r3, [pc, #148]	; (8000b38 <HAL_I2C_MspInit+0xe4>)
 8000aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa8:	4a23      	ldr	r2, [pc, #140]	; (8000b38 <HAL_I2C_MspInit+0xe4>)
 8000aaa:	f043 0302 	orr.w	r3, r3, #2
 8000aae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ab2:	4b21      	ldr	r3, [pc, #132]	; (8000b38 <HAL_I2C_MspInit+0xe4>)
 8000ab4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab8:	f003 0302 	and.w	r3, r3, #2
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ac0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ac4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ac8:	2312      	movs	r3, #18
 8000aca:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ada:	2304      	movs	r3, #4
 8000adc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4815      	ldr	r0, [pc, #84]	; (8000b3c <HAL_I2C_MspInit+0xe8>)
 8000ae8:	f003 fc44 	bl	8004374 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000aec:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <HAL_I2C_MspInit+0xe4>)
 8000aee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000af2:	4a11      	ldr	r2, [pc, #68]	; (8000b38 <HAL_I2C_MspInit+0xe4>)
 8000af4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000af8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000afc:	4b0e      	ldr	r3, [pc, #56]	; (8000b38 <HAL_I2C_MspInit+0xe4>)
 8000afe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b06:	60bb      	str	r3, [r7, #8]
 8000b08:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	2021      	movs	r0, #33	; 0x21
 8000b10:	f001 f94d 	bl	8001dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8000b14:	2021      	movs	r0, #33	; 0x21
 8000b16:	f001 f964 	bl	8001de2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	2022      	movs	r0, #34	; 0x22
 8000b20:	f001 f945 	bl	8001dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000b24:	2022      	movs	r0, #34	; 0x22
 8000b26:	f001 f95c 	bl	8001de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000b2a:	bf00      	nop
 8000b2c:	37e0      	adds	r7, #224	; 0xe0
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40005800 	.word	0x40005800
 8000b38:	58024400 	.word	0x58024400
 8000b3c:	58020400 	.word	0x58020400

08000b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000b46:	f000 f9a1 	bl	8000e8c <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000b4a:	4b5d      	ldr	r3, [pc, #372]	; (8000cc0 <main+0x180>)
 8000b4c:	695b      	ldr	r3, [r3, #20]
 8000b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d11b      	bne.n	8000b8e <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b56:	f3bf 8f4f 	dsb	sy
}
 8000b5a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b5c:	f3bf 8f6f 	isb	sy
}
 8000b60:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000b62:	4b57      	ldr	r3, [pc, #348]	; (8000cc0 <main+0x180>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000b6a:	f3bf 8f4f 	dsb	sy
}
 8000b6e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b70:	f3bf 8f6f 	isb	sy
}
 8000b74:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000b76:	4b52      	ldr	r3, [pc, #328]	; (8000cc0 <main+0x180>)
 8000b78:	695b      	ldr	r3, [r3, #20]
 8000b7a:	4a51      	ldr	r2, [pc, #324]	; (8000cc0 <main+0x180>)
 8000b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b80:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b82:	f3bf 8f4f 	dsb	sy
}
 8000b86:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b88:	f3bf 8f6f 	isb	sy
}
 8000b8c:	e000      	b.n	8000b90 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000b8e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000b90:	4b4b      	ldr	r3, [pc, #300]	; (8000cc0 <main+0x180>)
 8000b92:	695b      	ldr	r3, [r3, #20]
 8000b94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d138      	bne.n	8000c0e <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000b9c:	4b48      	ldr	r3, [pc, #288]	; (8000cc0 <main+0x180>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000ba4:	f3bf 8f4f 	dsb	sy
}
 8000ba8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000baa:	4b45      	ldr	r3, [pc, #276]	; (8000cc0 <main+0x180>)
 8000bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000bb0:	613b      	str	r3, [r7, #16]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	0b5b      	lsrs	r3, r3, #13
 8000bb6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000bba:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	08db      	lsrs	r3, r3, #3
 8000bc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000bc4:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	015a      	lsls	r2, r3, #5
 8000bca:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000bce:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000bd0:	68ba      	ldr	r2, [r7, #8]
 8000bd2:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000bd4:	493a      	ldr	r1, [pc, #232]	; (8000cc0 <main+0x180>)
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	1e5a      	subs	r2, r3, #1
 8000be0:	60ba      	str	r2, [r7, #8]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d1ef      	bne.n	8000bc6 <main+0x86>
    } while(sets-- != 0U);
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	1e5a      	subs	r2, r3, #1
 8000bea:	60fa      	str	r2, [r7, #12]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d1e5      	bne.n	8000bbc <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000bf0:	f3bf 8f4f 	dsb	sy
}
 8000bf4:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000bf6:	4b32      	ldr	r3, [pc, #200]	; (8000cc0 <main+0x180>)
 8000bf8:	695b      	ldr	r3, [r3, #20]
 8000bfa:	4a31      	ldr	r2, [pc, #196]	; (8000cc0 <main+0x180>)
 8000bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c00:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c02:	f3bf 8f4f 	dsb	sy
}
 8000c06:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c08:	f3bf 8f6f 	isb	sy
}
 8000c0c:	e000      	b.n	8000c10 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000c0e:	bf00      	nop
  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000c10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c14:	617b      	str	r3, [r7, #20]

  while(__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) { asm("NOP"); }
 8000c16:	e000      	b.n	8000c1a <main+0xda>
 8000c18:	bf00      	nop
 8000c1a:	4b2a      	ldr	r3, [pc, #168]	; (8000cc4 <main+0x184>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d1f8      	bne.n	8000c18 <main+0xd8>
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c26:	f000 ff25 	bl	8001a74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c2a:	f000 f8a7 	bl	8000d7c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000c2e:	4b25      	ldr	r3, [pc, #148]	; (8000cc4 <main+0x184>)
 8000c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c34:	4a23      	ldr	r2, [pc, #140]	; (8000cc4 <main+0x184>)
 8000c36:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c3e:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <main+0x184>)
 8000c40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c48:	607b      	str	r3, [r7, #4]
 8000c4a:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f003 fd5b 	bl	8004708 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000c52:	2100      	movs	r1, #0
 8000c54:	2000      	movs	r0, #0
 8000c56:	f003 fd71 	bl	800473c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000c5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c5e:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000c60:	bf00      	nop
 8000c62:	4b18      	ldr	r3, [pc, #96]	; (8000cc4 <main+0x184>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d104      	bne.n	8000c78 <main+0x138>
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	1e5a      	subs	r2, r3, #1
 8000c72:	617a      	str	r2, [r7, #20]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	dcf4      	bgt.n	8000c62 <main+0x122>
if ( timeout < 0 )
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	da01      	bge.n	8000c82 <main+0x142>
{
Error_Handler();
 8000c7e:	f000 f94b 	bl	8000f18 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c82:	f7ff fdd3 	bl	800082c <MX_GPIO_Init>
  MX_DMA_Init();
 8000c86:	f7ff fd99 	bl	80007bc <MX_DMA_Init>
  MX_I2C2_Init();
 8000c8a:	f7ff fea3 	bl	80009d4 <MX_I2C2_Init>
 // MX_SDMMC1_SD_Init();
  MX_TIM1_Init();
 8000c8e:	f000 fb5f 	bl	8001350 <MX_TIM1_Init>
  MX_UART4_Init();
 8000c92:	f000 fd05 	bl	80016a0 <MX_UART4_Init>
  MX_FATFS_Init();
 8000c96:	f00f fae5 	bl	8010264 <MX_FATFS_Init>
  MX_UART7_Init();
 8000c9a:	f000 fd51 	bl	8001740 <MX_UART7_Init>
  MX_USB_DEVICE_Init();
 8000c9e:	f011 f9ff 	bl	80120a0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  //FIRInit(&lpf_Acc);
  RCInit(&lpf_Acc_RC, 50.0f, 0.000525f);
 8000ca2:	eddf 0a09 	vldr	s1, [pc, #36]	; 8000cc8 <main+0x188>
 8000ca6:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8000ccc <main+0x18c>
 8000caa:	4809      	ldr	r0, [pc, #36]	; (8000cd0 <main+0x190>)
 8000cac:	f00f fd06 	bl	80106bc <RCInit>
  {
    /* USER CODE END WHILE */

    // ReadGPS();
    // ReadMag();
     ReadAcc();
 8000cb0:	f000 f842 	bl	8000d38 <ReadAcc>

     FilterData();
 8000cb4:	f000 f80e 	bl	8000cd4 <FilterData>
//      count = 1;
//    }
//
//    CDC_Transmit_FS((uint8_t *) txBuf, strlen(txBuf));
//
    HAL_Delay(10);
 8000cb8:	200a      	movs	r0, #10
 8000cba:	f000 ff6d 	bl	8001b98 <HAL_Delay>
     ReadAcc();
 8000cbe:	e7f7      	b.n	8000cb0 <main+0x170>
 8000cc0:	e000ed00 	.word	0xe000ed00
 8000cc4:	58024400 	.word	0x58024400
 8000cc8:	3a09a027 	.word	0x3a09a027
 8000ccc:	42480000 	.word	0x42480000
 8000cd0:	240003e4 	.word	0x240003e4

08000cd4 <FilterData>:
}



void FilterData()
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b0a2      	sub	sp, #136	; 0x88
 8000cd8:	af02      	add	r7, sp, #8
  //FIRUpdate(&lpf_Acc, acc_values.imu_acc_x);
  RCUpdate(&lpf_Acc_RC,  acc_values.imu_acc_x);
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <FilterData+0x58>)
 8000cdc:	edd3 7a00 	vldr	s15, [r3]
 8000ce0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ce4:	4812      	ldr	r0, [pc, #72]	; (8000d30 <FilterData+0x5c>)
 8000ce6:	f00f fd27 	bl	8010738 <RCUpdate>
  char logBuf[128];

  sprintf(logBuf, "%.4f, %.4f\r\n", acc_values.imu_acc_x, lpf_Acc_RC.output[0]);
 8000cea:	4b10      	ldr	r3, [pc, #64]	; (8000d2c <FilterData+0x58>)
 8000cec:	edd3 7a00 	vldr	s15, [r3]
 8000cf0:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000cf4:	4b0e      	ldr	r3, [pc, #56]	; (8000d30 <FilterData+0x5c>)
 8000cf6:	edd3 7a02 	vldr	s15, [r3, #8]
 8000cfa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000cfe:	4638      	mov	r0, r7
 8000d00:	ed8d 7b00 	vstr	d7, [sp]
 8000d04:	ec53 2b16 	vmov	r2, r3, d6
 8000d08:	490a      	ldr	r1, [pc, #40]	; (8000d34 <FilterData+0x60>)
 8000d0a:	f012 fc77 	bl	80135fc <siprintf>
  CDC_Transmit_FS((uint8_t *) logBuf, strlen(logBuf));
 8000d0e:	463b      	mov	r3, r7
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff fae5 	bl	80002e0 <strlen>
 8000d16:	4603      	mov	r3, r0
 8000d18:	b29a      	uxth	r2, r3
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	4611      	mov	r1, r2
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f011 faca 	bl	80122b8 <CDC_Transmit_FS>
}
 8000d24:	bf00      	nop
 8000d26:	3780      	adds	r7, #128	; 0x80
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	2400041c 	.word	0x2400041c
 8000d30:	240003e4 	.word	0x240003e4
 8000d34:	08015810 	.word	0x08015810

08000d38 <ReadAcc>:
  }
  HAL_HSEM_Release(HSEM_ID_0,0);

}
void ReadAcc(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  if(HAL_HSEM_FastTake(HSEM_ID_0) == HAL_OK)
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	f003 fce3 	bl	8004708 <HAL_HSEM_FastTake>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d10e      	bne.n	8000d66 <ReadAcc+0x2e>
  {
      acc_values.imu_acc_x = acc_values_m7->imu_acc_x;
 8000d48:	4b0a      	ldr	r3, [pc, #40]	; (8000d74 <ReadAcc+0x3c>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <ReadAcc+0x40>)
 8000d50:	6013      	str	r3, [r2, #0]
      acc_values.imu_acc_y = acc_values_m7->imu_acc_y;
 8000d52:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <ReadAcc+0x3c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	4a07      	ldr	r2, [pc, #28]	; (8000d78 <ReadAcc+0x40>)
 8000d5a:	6053      	str	r3, [r2, #4]
      acc_values.imu_acc_z = acc_values_m7->imu_acc_z;
 8000d5c:	4b05      	ldr	r3, [pc, #20]	; (8000d74 <ReadAcc+0x3c>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <ReadAcc+0x40>)
 8000d64:	6093      	str	r3, [r2, #8]
  }
  HAL_HSEM_Release(HSEM_ID_0,0);
 8000d66:	2100      	movs	r1, #0
 8000d68:	2000      	movs	r0, #0
 8000d6a:	f003 fce7 	bl	800473c <HAL_HSEM_Release>
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	24000008 	.word	0x24000008
 8000d78:	2400041c 	.word	0x2400041c

08000d7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b09c      	sub	sp, #112	; 0x70
 8000d80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d86:	224c      	movs	r2, #76	; 0x4c
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f011 ff32 	bl	8012bf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d90:	1d3b      	adds	r3, r7, #4
 8000d92:	2220      	movs	r2, #32
 8000d94:	2100      	movs	r1, #0
 8000d96:	4618      	mov	r0, r3
 8000d98:	f011 ff2c 	bl	8012bf4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000d9c:	2002      	movs	r0, #2
 8000d9e:	f005 fe69 	bl	8006a74 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000da2:	2300      	movs	r3, #0
 8000da4:	603b      	str	r3, [r7, #0]
 8000da6:	4b36      	ldr	r3, [pc, #216]	; (8000e80 <SystemClock_Config+0x104>)
 8000da8:	699b      	ldr	r3, [r3, #24]
 8000daa:	4a35      	ldr	r2, [pc, #212]	; (8000e80 <SystemClock_Config+0x104>)
 8000dac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000db0:	6193      	str	r3, [r2, #24]
 8000db2:	4b33      	ldr	r3, [pc, #204]	; (8000e80 <SystemClock_Config+0x104>)
 8000db4:	699b      	ldr	r3, [r3, #24]
 8000db6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000dba:	603b      	str	r3, [r7, #0]
 8000dbc:	4b31      	ldr	r3, [pc, #196]	; (8000e84 <SystemClock_Config+0x108>)
 8000dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dc0:	4a30      	ldr	r2, [pc, #192]	; (8000e84 <SystemClock_Config+0x108>)
 8000dc2:	f043 0301 	orr.w	r3, r3, #1
 8000dc6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000dc8:	4b2e      	ldr	r3, [pc, #184]	; (8000e84 <SystemClock_Config+0x108>)
 8000dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dcc:	f003 0301 	and.w	r3, r3, #1
 8000dd0:	603b      	str	r3, [r7, #0]
 8000dd2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000dd4:	bf00      	nop
 8000dd6:	4b2a      	ldr	r3, [pc, #168]	; (8000e80 <SystemClock_Config+0x104>)
 8000dd8:	699b      	ldr	r3, [r3, #24]
 8000dda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000dde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000de2:	d1f8      	bne.n	8000dd6 <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000de4:	4b28      	ldr	r3, [pc, #160]	; (8000e88 <SystemClock_Config+0x10c>)
 8000de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000de8:	f023 0303 	bic.w	r3, r3, #3
 8000dec:	4a26      	ldr	r2, [pc, #152]	; (8000e88 <SystemClock_Config+0x10c>)
 8000dee:	f043 0302 	orr.w	r3, r3, #2
 8000df2:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000df4:	2321      	movs	r3, #33	; 0x21
 8000df6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000df8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dfc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e02:	2302      	movs	r3, #2
 8000e04:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e06:	2302      	movs	r3, #2
 8000e08:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000e0e:	233c      	movs	r3, #60	; 0x3c
 8000e10:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000e12:	2302      	movs	r3, #2
 8000e14:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8000e16:	230f      	movs	r3, #15
 8000e18:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000e1e:	230c      	movs	r3, #12
 8000e20:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f005 fe8a 	bl	8006b48 <HAL_RCC_OscConfig>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e3a:	f000 f86d 	bl	8000f18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e3e:	233f      	movs	r3, #63	; 0x3f
 8000e40:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e42:	2303      	movs	r3, #3
 8000e44:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000e4a:	2308      	movs	r3, #8
 8000e4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000e4e:	2340      	movs	r3, #64	; 0x40
 8000e50:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000e52:	2340      	movs	r3, #64	; 0x40
 8000e54:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e5a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000e5c:	2340      	movs	r3, #64	; 0x40
 8000e5e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	2104      	movs	r1, #4
 8000e64:	4618      	mov	r0, r3
 8000e66:	f006 fa7f 	bl	8007368 <HAL_RCC_ClockConfig>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8000e70:	f000 f852 	bl	8000f18 <Error_Handler>
  }

  /** Enable USB Voltage detector
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 8000e74:	f005 fe58 	bl	8006b28 <HAL_PWREx_EnableUSBVoltageDetector>
}
 8000e78:	bf00      	nop
 8000e7a:	3770      	adds	r7, #112	; 0x70
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	58024800 	.word	0x58024800
 8000e84:	58000400 	.word	0x58000400
 8000e88:	58024400 	.word	0x58024400

08000e8c <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000e92:	463b      	mov	r3, r7
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000e9e:	f000 ffbb 	bl	8001e18 <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	703b      	strb	r3, [r7, #0]
    MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.BaseAddress = 0x24000000;
 8000eaa:	f04f 5310 	mov.w	r3, #603979776	; 0x24000000
 8000eae:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8000eb0:	2312      	movs	r3, #18
 8000eb2:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.SubRegionDisable = 0x0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	733b      	strb	r3, [r7, #12]
    MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	73fb      	strb	r3, [r7, #15]

    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ed0:	463b      	mov	r3, r7
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f000 ffd8 	bl	8001e88 <HAL_MPU_ConfigRegion>

    MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	707b      	strb	r3, [r7, #1]
    MPU_InitStruct.BaseAddress = 0x38000000;
 8000edc:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 8000ee0:	607b      	str	r3, [r7, #4]
    MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000ee2:	230f      	movs	r3, #15
 8000ee4:	723b      	strb	r3, [r7, #8]
    MPU_InitStruct.SubRegionDisable = 0x0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	727b      	strb	r3, [r7, #9]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	72bb      	strb	r3, [r7, #10]
    MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	72fb      	strb	r3, [r7, #11]
    MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	733b      	strb	r3, [r7, #12]
    MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	737b      	strb	r3, [r7, #13]
    MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000efa:	2301      	movs	r3, #1
 8000efc:	73bb      	strb	r3, [r7, #14]
    MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000efe:	2301      	movs	r3, #1
 8000f00:	73fb      	strb	r3, [r7, #15]

    HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f02:	463b      	mov	r3, r7
 8000f04:	4618      	mov	r0, r3
 8000f06:	f000 ffbf 	bl	8001e88 <HAL_MPU_ConfigRegion>
    /* Enables the MPU */
    HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f0a:	2004      	movs	r0, #4
 8000f0c:	f000 ff9c 	bl	8001e48 <HAL_MPU_Enable>
}
 8000f10:	bf00      	nop
 8000f12:	3710      	adds	r7, #16
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f1c:	b672      	cpsid	i
}
 8000f1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f20:	e7fe      	b.n	8000f20 <Error_Handler+0x8>
	...

08000f24 <HAL_SD_MspInit>:
  /* USER CODE END SDMMC1_Init 2 */

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b0ba      	sub	sp, #232	; 0xe8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f3c:	f107 0318 	add.w	r3, r7, #24
 8000f40:	22bc      	movs	r2, #188	; 0xbc
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f011 fe55 	bl	8012bf4 <memset>
  if(sdHandle->Instance==SDMMC1)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a3b      	ldr	r2, [pc, #236]	; (800103c <HAL_SD_MspInit+0x118>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d16e      	bne.n	8001032 <HAL_SD_MspInit+0x10e>
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8000f54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f58:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f5e:	f107 0318 	add.w	r3, r7, #24
 8000f62:	4618      	mov	r0, r3
 8000f64:	f006 fdce 	bl	8007b04 <HAL_RCCEx_PeriphCLKConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <HAL_SD_MspInit+0x4e>
    {
      Error_Handler();
 8000f6e:	f7ff ffd3 	bl	8000f18 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8000f72:	4b33      	ldr	r3, [pc, #204]	; (8001040 <HAL_SD_MspInit+0x11c>)
 8000f74:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000f78:	4a31      	ldr	r2, [pc, #196]	; (8001040 <HAL_SD_MspInit+0x11c>)
 8000f7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f7e:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8000f82:	4b2f      	ldr	r3, [pc, #188]	; (8001040 <HAL_SD_MspInit+0x11c>)
 8000f84:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000f88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f8c:	617b      	str	r3, [r7, #20]
 8000f8e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f90:	4b2b      	ldr	r3, [pc, #172]	; (8001040 <HAL_SD_MspInit+0x11c>)
 8000f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f96:	4a2a      	ldr	r2, [pc, #168]	; (8001040 <HAL_SD_MspInit+0x11c>)
 8000f98:	f043 0304 	orr.w	r3, r3, #4
 8000f9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fa0:	4b27      	ldr	r3, [pc, #156]	; (8001040 <HAL_SD_MspInit+0x11c>)
 8000fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fa6:	f003 0304 	and.w	r3, r3, #4
 8000faa:	613b      	str	r3, [r7, #16]
 8000fac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fae:	4b24      	ldr	r3, [pc, #144]	; (8001040 <HAL_SD_MspInit+0x11c>)
 8000fb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fb4:	4a22      	ldr	r2, [pc, #136]	; (8001040 <HAL_SD_MspInit+0x11c>)
 8000fb6:	f043 0308 	orr.w	r3, r3, #8
 8000fba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fbe:	4b20      	ldr	r3, [pc, #128]	; (8001040 <HAL_SD_MspInit+0x11c>)
 8000fc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fc4:	f003 0308 	and.w	r3, r3, #8
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000fcc:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000fd0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000fe6:	230c      	movs	r3, #12
 8000fe8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fec:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	4814      	ldr	r0, [pc, #80]	; (8001044 <HAL_SD_MspInit+0x120>)
 8000ff4:	f003 f9be 	bl	8004374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ff8:	2304      	movs	r3, #4
 8000ffa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffe:	2302      	movs	r3, #2
 8001000:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100a:	2303      	movs	r3, #3
 800100c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001010:	230c      	movs	r3, #12
 8001012:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001016:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800101a:	4619      	mov	r1, r3
 800101c:	480a      	ldr	r0, [pc, #40]	; (8001048 <HAL_SD_MspInit+0x124>)
 800101e:	f003 f9a9 	bl	8004374 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2100      	movs	r1, #0
 8001026:	2031      	movs	r0, #49	; 0x31
 8001028:	f000 fec1 	bl	8001dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800102c:	2031      	movs	r0, #49	; 0x31
 800102e:	f000 fed8 	bl	8001de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8001032:	bf00      	nop
 8001034:	37e8      	adds	r7, #232	; 0xe8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	52007000 	.word	0x52007000
 8001040:	58024400 	.word	0x58024400
 8001044:	58020800 	.word	0x58020800
 8001048:	58020c00 	.word	0x58020c00

0800104c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001052:	4b0a      	ldr	r3, [pc, #40]	; (800107c <HAL_MspInit+0x30>)
 8001054:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001058:	4a08      	ldr	r2, [pc, #32]	; (800107c <HAL_MspInit+0x30>)
 800105a:	f043 0302 	orr.w	r3, r3, #2
 800105e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <HAL_MspInit+0x30>)
 8001064:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	58024400 	.word	0x58024400

08001080 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001084:	e7fe      	b.n	8001084 <NMI_Handler+0x4>

08001086 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001086:	b480      	push	{r7}
 8001088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800108a:	e7fe      	b.n	800108a <HardFault_Handler+0x4>

0800108c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001090:	e7fe      	b.n	8001090 <MemManage_Handler+0x4>

08001092 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001092:	b480      	push	{r7}
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001096:	e7fe      	b.n	8001096 <BusFault_Handler+0x4>

08001098 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800109c:	e7fe      	b.n	800109c <UsageFault_Handler+0x4>

0800109e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800109e:	b480      	push	{r7}
 80010a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010a2:	bf00      	nop
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr

080010c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010cc:	f000 fd44 	bl	8001b58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 80010d8:	4802      	ldr	r0, [pc, #8]	; (80010e4 <DMA1_Stream5_IRQHandler+0x10>)
 80010da:	f001 ffd7 	bl	800308c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	24000610 	.word	0x24000610

080010e8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 80010ec:	4802      	ldr	r0, [pc, #8]	; (80010f8 <DMA1_Stream6_IRQHandler+0x10>)
 80010ee:	f001 ffcd 	bl	800308c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	24000598 	.word	0x24000598

080010fc <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001100:	4802      	ldr	r0, [pc, #8]	; (800110c <TIM1_BRK_IRQHandler+0x10>)
 8001102:	f00a fb77 	bl	800b7f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	240004bc 	.word	0x240004bc

08001110 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001114:	4802      	ldr	r0, [pc, #8]	; (8001120 <TIM1_UP_IRQHandler+0x10>)
 8001116:	f00a fb6d 	bl	800b7f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	240004bc 	.word	0x240004bc

08001124 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001128:	4802      	ldr	r0, [pc, #8]	; (8001134 <TIM1_TRG_COM_IRQHandler+0x10>)
 800112a:	f00a fb63 	bl	800b7f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	240004bc 	.word	0x240004bc

08001138 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800113c:	4802      	ldr	r0, [pc, #8]	; (8001148 <TIM1_CC_IRQHandler+0x10>)
 800113e:	f00a fb59 	bl	800b7f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	240004bc 	.word	0x240004bc

0800114c <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001150:	4802      	ldr	r0, [pc, #8]	; (800115c <I2C2_EV_IRQHandler+0x10>)
 8001152:	f003 fb97 	bl	8004884 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	24000398 	.word	0x24000398

08001160 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001164:	4802      	ldr	r0, [pc, #8]	; (8001170 <I2C2_ER_IRQHandler+0x10>)
 8001166:	f003 fba7 	bl	80048b8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	24000398 	.word	0x24000398

08001174 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001178:	4802      	ldr	r0, [pc, #8]	; (8001184 <SDMMC1_IRQHandler+0x10>)
 800117a:	f009 f8b1 	bl	800a2e0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	24000440 	.word	0x24000440

08001188 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800118c:	4802      	ldr	r0, [pc, #8]	; (8001198 <UART4_IRQHandler+0x10>)
 800118e:	f00b fc01 	bl	800c994 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	24000688 	.word	0x24000688

0800119c <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80011a0:	4802      	ldr	r0, [pc, #8]	; (80011ac <UART7_IRQHandler+0x10>)
 80011a2:	f00b fbf7 	bl	800c994 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	24000508 	.word	0x24000508

080011b0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80011b4:	4802      	ldr	r0, [pc, #8]	; (80011c0 <OTG_FS_IRQHandler+0x10>)
 80011b6:	f004 fbd8 	bl	800596a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	24003c60 	.word	0x24003c60

080011c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
	return 1;
 80011c8:	2301      	movs	r3, #1
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <_kill>:

int _kill(int pid, int sig)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011de:	f011 fccf 	bl	8012b80 <__errno>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2216      	movs	r2, #22
 80011e6:	601a      	str	r2, [r3, #0]
	return -1;
 80011e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <_exit>:

void _exit (int status)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80011fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff ffe7 	bl	80011d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001206:	e7fe      	b.n	8001206 <_exit+0x12>

08001208 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]
 8001218:	e00a      	b.n	8001230 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800121a:	f3af 8000 	nop.w
 800121e:	4601      	mov	r1, r0
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	1c5a      	adds	r2, r3, #1
 8001224:	60ba      	str	r2, [r7, #8]
 8001226:	b2ca      	uxtb	r2, r1
 8001228:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	3301      	adds	r3, #1
 800122e:	617b      	str	r3, [r7, #20]
 8001230:	697a      	ldr	r2, [r7, #20]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	429a      	cmp	r2, r3
 8001236:	dbf0      	blt.n	800121a <_read+0x12>
	}

return len;
 8001238:	687b      	ldr	r3, [r7, #4]
}
 800123a:	4618      	mov	r0, r3
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b086      	sub	sp, #24
 8001246:	af00      	add	r7, sp, #0
 8001248:	60f8      	str	r0, [r7, #12]
 800124a:	60b9      	str	r1, [r7, #8]
 800124c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
 8001252:	e009      	b.n	8001268 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	1c5a      	adds	r2, r3, #1
 8001258:	60ba      	str	r2, [r7, #8]
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	3301      	adds	r3, #1
 8001266:	617b      	str	r3, [r7, #20]
 8001268:	697a      	ldr	r2, [r7, #20]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	429a      	cmp	r2, r3
 800126e:	dbf1      	blt.n	8001254 <_write+0x12>
	}
	return len;
 8001270:	687b      	ldr	r3, [r7, #4]
}
 8001272:	4618      	mov	r0, r3
 8001274:	3718      	adds	r7, #24
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <_close>:

int _close(int file)
{
 800127a:	b480      	push	{r7}
 800127c:	b083      	sub	sp, #12
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
	return -1;
 8001282:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001286:	4618      	mov	r0, r3
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001292:	b480      	push	{r7}
 8001294:	b083      	sub	sp, #12
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
 800129a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012a2:	605a      	str	r2, [r3, #4]
	return 0;
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <_isatty>:

int _isatty(int file)
{
 80012b2:	b480      	push	{r7}
 80012b4:	b083      	sub	sp, #12
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
	return 1;
 80012ba:	2301      	movs	r3, #1
}
 80012bc:	4618      	mov	r0, r3
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	60b9      	str	r1, [r7, #8]
 80012d2:	607a      	str	r2, [r7, #4]
	return 0;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3714      	adds	r7, #20
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
	...

080012e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012ec:	4a14      	ldr	r2, [pc, #80]	; (8001340 <_sbrk+0x5c>)
 80012ee:	4b15      	ldr	r3, [pc, #84]	; (8001344 <_sbrk+0x60>)
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012f8:	4b13      	ldr	r3, [pc, #76]	; (8001348 <_sbrk+0x64>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d102      	bne.n	8001306 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001300:	4b11      	ldr	r3, [pc, #68]	; (8001348 <_sbrk+0x64>)
 8001302:	4a12      	ldr	r2, [pc, #72]	; (800134c <_sbrk+0x68>)
 8001304:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001306:	4b10      	ldr	r3, [pc, #64]	; (8001348 <_sbrk+0x64>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4413      	add	r3, r2
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	429a      	cmp	r2, r3
 8001312:	d207      	bcs.n	8001324 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001314:	f011 fc34 	bl	8012b80 <__errno>
 8001318:	4603      	mov	r3, r0
 800131a:	220c      	movs	r2, #12
 800131c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800131e:	f04f 33ff 	mov.w	r3, #4294967295
 8001322:	e009      	b.n	8001338 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001324:	4b08      	ldr	r3, [pc, #32]	; (8001348 <_sbrk+0x64>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800132a:	4b07      	ldr	r3, [pc, #28]	; (8001348 <_sbrk+0x64>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	4a05      	ldr	r2, [pc, #20]	; (8001348 <_sbrk+0x64>)
 8001334:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001336:	68fb      	ldr	r3, [r7, #12]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3718      	adds	r7, #24
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	24040000 	.word	0x24040000
 8001344:	00004000 	.word	0x00004000
 8001348:	24000374 	.word	0x24000374
 800134c:	24004078 	.word	0x24004078

08001350 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b0a4      	sub	sp, #144	; 0x90
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001356:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001364:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001370:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
 8001380:	615a      	str	r2, [r3, #20]
 8001382:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001384:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001388:	222c      	movs	r2, #44	; 0x2c
 800138a:	2100      	movs	r1, #0
 800138c:	4618      	mov	r0, r3
 800138e:	f011 fc31 	bl	8012bf4 <memset>
  RCC_ClkInitTypeDef clk_init_struct = {0};
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	2220      	movs	r2, #32
 8001396:	2100      	movs	r1, #0
 8001398:	4618      	mov	r0, r3
 800139a:	f011 fc2b 	bl	8012bf4 <memset>


  /* USER CODE BEGIN TIM1_Init 1 */

  uint32_t latency = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	603b      	str	r3, [r7, #0]
  uint32_t timer_clock_frequency = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t timer_prescaler = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  /* USER CODE END TIM1_Init 1 */

  HAL_RCC_GetClockConfig(&clk_init_struct, &latency);
 80013ae:	463a      	mov	r2, r7
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	4611      	mov	r1, r2
 80013b4:	4618      	mov	r0, r3
 80013b6:	f006 fb63 	bl	8007a80 <HAL_RCC_GetClockConfig>

  if(clk_init_struct.APB1CLKDivider == RCC_HCLK_DIV1)
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d104      	bne.n	80013ca <MX_TIM1_Init+0x7a>
  {
    timer_clock_frequency = HAL_RCC_GetPCLK1Freq();
 80013c0:	f006 fb32 	bl	8007a28 <HAL_RCC_GetPCLK1Freq>
 80013c4:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
 80013c8:	e005      	b.n	80013d6 <MX_TIM1_Init+0x86>
  }

  else
  {
    timer_clock_frequency = HAL_RCC_GetPCLK1Freq() * 2;
 80013ca:	f006 fb2d 	bl	8007a28 <HAL_RCC_GetPCLK1Freq>
 80013ce:	4603      	mov	r3, r0
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  }

  timer_prescaler = (timer_clock_frequency / (TIMER_PRESCALER_MAX_VALUE * TIMER_FREQUENCY_RANGE_MIN)) +1;
 80013d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80013da:	4a5f      	ldr	r2, [pc, #380]	; (8001558 <MX_TIM1_Init+0x208>)
 80013dc:	fba2 2303 	umull	r2, r3, r2, r3
 80013e0:	0c9b      	lsrs	r3, r3, #18
 80013e2:	3301      	adds	r3, #1
 80013e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  htim1.Instance = TIM1;
 80013e8:	4b5c      	ldr	r3, [pc, #368]	; (800155c <MX_TIM1_Init+0x20c>)
 80013ea:	4a5d      	ldr	r2, [pc, #372]	; (8001560 <MX_TIM1_Init+0x210>)
 80013ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = (timer_prescaler - 1);
 80013ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013f2:	3b01      	subs	r3, #1
 80013f4:	4a59      	ldr	r2, [pc, #356]	; (800155c <MX_TIM1_Init+0x20c>)
 80013f6:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f8:	4b58      	ldr	r3, [pc, #352]	; (800155c <MX_TIM1_Init+0x20c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = ((timer_clock_frequency / (timer_prescaler * TIMER_FREQUENCY)) - 1);
 80013fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001402:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001406:	fb02 f303 	mul.w	r3, r2, r3
 800140a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800140e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001412:	3b01      	subs	r3, #1
 8001414:	4a51      	ldr	r2, [pc, #324]	; (800155c <MX_TIM1_Init+0x20c>)
 8001416:	60d3      	str	r3, [r2, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001418:	4b50      	ldr	r3, [pc, #320]	; (800155c <MX_TIM1_Init+0x20c>)
 800141a:	2200      	movs	r2, #0
 800141c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800141e:	4b4f      	ldr	r3, [pc, #316]	; (800155c <MX_TIM1_Init+0x20c>)
 8001420:	2200      	movs	r2, #0
 8001422:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001424:	4b4d      	ldr	r3, [pc, #308]	; (800155c <MX_TIM1_Init+0x20c>)
 8001426:	2200      	movs	r2, #0
 8001428:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800142a:	484c      	ldr	r0, [pc, #304]	; (800155c <MX_TIM1_Init+0x20c>)
 800142c:	f00a f92a 	bl	800b684 <HAL_TIM_Base_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM1_Init+0xea>
  {
    Error_Handler();
 8001436:	f7ff fd6f 	bl	8000f18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800143a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800143e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001440:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001444:	4619      	mov	r1, r3
 8001446:	4845      	ldr	r0, [pc, #276]	; (800155c <MX_TIM1_Init+0x20c>)
 8001448:	f00a fc04 	bl	800bc54 <HAL_TIM_ConfigClockSource>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001452:	f7ff fd61 	bl	8000f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001456:	4841      	ldr	r0, [pc, #260]	; (800155c <MX_TIM1_Init+0x20c>)
 8001458:	f00a f96b 	bl	800b732 <HAL_TIM_PWM_Init>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001462:	f7ff fd59 	bl	8000f18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001466:	2300      	movs	r3, #0
 8001468:	66fb      	str	r3, [r7, #108]	; 0x6c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800146a:	2300      	movs	r3, #0
 800146c:	673b      	str	r3, [r7, #112]	; 0x70
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800146e:	2300      	movs	r3, #0
 8001470:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001472:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001476:	4619      	mov	r1, r3
 8001478:	4838      	ldr	r0, [pc, #224]	; (800155c <MX_TIM1_Init+0x20c>)
 800147a:	f00b f917 	bl	800c6ac <HAL_TIMEx_MasterConfigSynchronization>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001484:	f7ff fd48 	bl	8000f18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001488:	2360      	movs	r3, #96	; 0x60
 800148a:	653b      	str	r3, [r7, #80]	; 0x50
  sConfigOC.Pulse = 50;
 800148c:	2332      	movs	r3, #50	; 0x32
 800148e:	657b      	str	r3, [r7, #84]	; 0x54
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001490:	2300      	movs	r3, #0
 8001492:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001494:	2300      	movs	r3, #0
 8001496:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001498:	2300      	movs	r3, #0
 800149a:	663b      	str	r3, [r7, #96]	; 0x60
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800149c:	2300      	movs	r3, #0
 800149e:	667b      	str	r3, [r7, #100]	; 0x64
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014a0:	2300      	movs	r3, #0
 80014a2:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014a4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014a8:	2200      	movs	r2, #0
 80014aa:	4619      	mov	r1, r3
 80014ac:	482b      	ldr	r0, [pc, #172]	; (800155c <MX_TIM1_Init+0x20c>)
 80014ae:	f00a fac1 	bl	800ba34 <HAL_TIM_PWM_ConfigChannel>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM1_Init+0x16c>
  {
    Error_Handler();
 80014b8:	f7ff fd2e 	bl	8000f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014bc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014c0:	2204      	movs	r2, #4
 80014c2:	4619      	mov	r1, r3
 80014c4:	4825      	ldr	r0, [pc, #148]	; (800155c <MX_TIM1_Init+0x20c>)
 80014c6:	f00a fab5 	bl	800ba34 <HAL_TIM_PWM_ConfigChannel>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_TIM1_Init+0x184>
  {
    Error_Handler();
 80014d0:	f7ff fd22 	bl	8000f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014d4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014d8:	2208      	movs	r2, #8
 80014da:	4619      	mov	r1, r3
 80014dc:	481f      	ldr	r0, [pc, #124]	; (800155c <MX_TIM1_Init+0x20c>)
 80014de:	f00a faa9 	bl	800ba34 <HAL_TIM_PWM_ConfigChannel>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM1_Init+0x19c>
  {
    Error_Handler();
 80014e8:	f7ff fd16 	bl	8000f18 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014ec:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014f0:	220c      	movs	r2, #12
 80014f2:	4619      	mov	r1, r3
 80014f4:	4819      	ldr	r0, [pc, #100]	; (800155c <MX_TIM1_Init+0x20c>)
 80014f6:	f00a fa9d 	bl	800ba34 <HAL_TIM_PWM_ConfigChannel>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_TIM1_Init+0x1b4>
  {
    Error_Handler();
 8001500:	f7ff fd0a 	bl	8000f18 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001504:	2300      	movs	r3, #0
 8001506:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001508:	2300      	movs	r3, #0
 800150a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800150c:	2300      	movs	r3, #0
 800150e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.DeadTime = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001514:	2300      	movs	r3, #0
 8001516:	637b      	str	r3, [r7, #52]	; 0x34
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001518:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800151c:	63bb      	str	r3, [r7, #56]	; 0x38
  sBreakDeadTimeConfig.BreakFilter = 0;
 800151e:	2300      	movs	r3, #0
 8001520:	63fb      	str	r3, [r7, #60]	; 0x3c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001522:	2300      	movs	r3, #0
 8001524:	643b      	str	r3, [r7, #64]	; 0x40
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001526:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800152a:	647b      	str	r3, [r7, #68]	; 0x44
  sBreakDeadTimeConfig.Break2Filter = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	64bb      	str	r3, [r7, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001534:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001538:	4619      	mov	r1, r3
 800153a:	4808      	ldr	r0, [pc, #32]	; (800155c <MX_TIM1_Init+0x20c>)
 800153c:	f00b f93e 	bl	800c7bc <HAL_TIMEx_ConfigBreakDeadTime>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM1_Init+0x1fa>
  {
    Error_Handler();
 8001546:	f7ff fce7 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800154a:	4804      	ldr	r0, [pc, #16]	; (800155c <MX_TIM1_Init+0x20c>)
 800154c:	f000 f84a 	bl	80015e4 <HAL_TIM_MspPostInit>

}
 8001550:	bf00      	nop
 8001552:	3790      	adds	r7, #144	; 0x90
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	66673335 	.word	0x66673335
 800155c:	240004bc 	.word	0x240004bc
 8001560:	40010000 	.word	0x40010000

08001564 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a1a      	ldr	r2, [pc, #104]	; (80015dc <HAL_TIM_Base_MspInit+0x78>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d12e      	bne.n	80015d4 <HAL_TIM_Base_MspInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001576:	4b1a      	ldr	r3, [pc, #104]	; (80015e0 <HAL_TIM_Base_MspInit+0x7c>)
 8001578:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800157c:	4a18      	ldr	r2, [pc, #96]	; (80015e0 <HAL_TIM_Base_MspInit+0x7c>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001586:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <HAL_TIM_Base_MspInit+0x7c>)
 8001588:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800158c:	f003 0301 	and.w	r3, r3, #1
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001594:	2200      	movs	r2, #0
 8001596:	2100      	movs	r1, #0
 8001598:	2018      	movs	r0, #24
 800159a:	f000 fc08 	bl	8001dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 800159e:	2018      	movs	r0, #24
 80015a0:	f000 fc1f 	bl	8001de2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2100      	movs	r1, #0
 80015a8:	2019      	movs	r0, #25
 80015aa:	f000 fc00 	bl	8001dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80015ae:	2019      	movs	r0, #25
 80015b0:	f000 fc17 	bl	8001de2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2100      	movs	r1, #0
 80015b8:	201a      	movs	r0, #26
 80015ba:	f000 fbf8 	bl	8001dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80015be:	201a      	movs	r0, #26
 80015c0:	f000 fc0f 	bl	8001de2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80015c4:	2200      	movs	r2, #0
 80015c6:	2100      	movs	r1, #0
 80015c8:	201b      	movs	r0, #27
 80015ca:	f000 fbf0 	bl	8001dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80015ce:	201b      	movs	r0, #27
 80015d0:	f000 fc07 	bl	8001de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80015d4:	bf00      	nop
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40010000 	.word	0x40010000
 80015e0:	58024400 	.word	0x58024400

080015e4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b08a      	sub	sp, #40	; 0x28
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a23      	ldr	r2, [pc, #140]	; (8001690 <HAL_TIM_MspPostInit+0xac>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d13f      	bne.n	8001686 <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001606:	4b23      	ldr	r3, [pc, #140]	; (8001694 <HAL_TIM_MspPostInit+0xb0>)
 8001608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800160c:	4a21      	ldr	r2, [pc, #132]	; (8001694 <HAL_TIM_MspPostInit+0xb0>)
 800160e:	f043 0310 	orr.w	r3, r3, #16
 8001612:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001616:	4b1f      	ldr	r3, [pc, #124]	; (8001694 <HAL_TIM_MspPostInit+0xb0>)
 8001618:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800161c:	f003 0310 	and.w	r3, r3, #16
 8001620:	613b      	str	r3, [r7, #16]
 8001622:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001624:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <HAL_TIM_MspPostInit+0xb0>)
 8001626:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800162a:	4a1a      	ldr	r2, [pc, #104]	; (8001694 <HAL_TIM_MspPostInit+0xb0>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001634:	4b17      	ldr	r3, [pc, #92]	; (8001694 <HAL_TIM_MspPostInit+0xb0>)
 8001636:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8001642:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8001646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001648:	2302      	movs	r3, #2
 800164a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001650:	2300      	movs	r3, #0
 8001652:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001654:	2301      	movs	r3, #1
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001658:	f107 0314 	add.w	r3, r7, #20
 800165c:	4619      	mov	r1, r3
 800165e:	480e      	ldr	r0, [pc, #56]	; (8001698 <HAL_TIM_MspPostInit+0xb4>)
 8001660:	f002 fe88 	bl	8004374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001664:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001668:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166a:	2302      	movs	r3, #2
 800166c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001672:	2300      	movs	r3, #0
 8001674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001676:	2301      	movs	r3, #1
 8001678:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167a:	f107 0314 	add.w	r3, r7, #20
 800167e:	4619      	mov	r1, r3
 8001680:	4806      	ldr	r0, [pc, #24]	; (800169c <HAL_TIM_MspPostInit+0xb8>)
 8001682:	f002 fe77 	bl	8004374 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001686:	bf00      	nop
 8001688:	3728      	adds	r7, #40	; 0x28
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40010000 	.word	0x40010000
 8001694:	58024400 	.word	0x58024400
 8001698:	58021000 	.word	0x58021000
 800169c:	58020000 	.word	0x58020000

080016a0 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_uart7_rx;
DMA_HandleTypeDef hdma_uart7_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80016a4:	4b23      	ldr	r3, [pc, #140]	; (8001734 <MX_UART4_Init+0x94>)
 80016a6:	4a24      	ldr	r2, [pc, #144]	; (8001738 <MX_UART4_Init+0x98>)
 80016a8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 100000;
 80016aa:	4b22      	ldr	r3, [pc, #136]	; (8001734 <MX_UART4_Init+0x94>)
 80016ac:	4a23      	ldr	r2, [pc, #140]	; (800173c <MX_UART4_Init+0x9c>)
 80016ae:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_9B;
 80016b0:	4b20      	ldr	r3, [pc, #128]	; (8001734 <MX_UART4_Init+0x94>)
 80016b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016b6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_2;
 80016b8:	4b1e      	ldr	r3, [pc, #120]	; (8001734 <MX_UART4_Init+0x94>)
 80016ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016be:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_EVEN;
 80016c0:	4b1c      	ldr	r3, [pc, #112]	; (8001734 <MX_UART4_Init+0x94>)
 80016c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016c6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80016c8:	4b1a      	ldr	r3, [pc, #104]	; (8001734 <MX_UART4_Init+0x94>)
 80016ca:	220c      	movs	r2, #12
 80016cc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ce:	4b19      	ldr	r3, [pc, #100]	; (8001734 <MX_UART4_Init+0x94>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d4:	4b17      	ldr	r3, [pc, #92]	; (8001734 <MX_UART4_Init+0x94>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016da:	4b16      	ldr	r3, [pc, #88]	; (8001734 <MX_UART4_Init+0x94>)
 80016dc:	2200      	movs	r2, #0
 80016de:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016e0:	4b14      	ldr	r3, [pc, #80]	; (8001734 <MX_UART4_Init+0x94>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016e6:	4b13      	ldr	r3, [pc, #76]	; (8001734 <MX_UART4_Init+0x94>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80016ec:	4811      	ldr	r0, [pc, #68]	; (8001734 <MX_UART4_Init+0x94>)
 80016ee:	f00b f901 	bl	800c8f4 <HAL_UART_Init>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_UART4_Init+0x5c>
  {
    Error_Handler();
 80016f8:	f7ff fc0e 	bl	8000f18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016fc:	2100      	movs	r1, #0
 80016fe:	480d      	ldr	r0, [pc, #52]	; (8001734 <MX_UART4_Init+0x94>)
 8001700:	f00c fba9 	bl	800de56 <HAL_UARTEx_SetTxFifoThreshold>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_UART4_Init+0x6e>
  {
    Error_Handler();
 800170a:	f7ff fc05 	bl	8000f18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800170e:	2100      	movs	r1, #0
 8001710:	4808      	ldr	r0, [pc, #32]	; (8001734 <MX_UART4_Init+0x94>)
 8001712:	f00c fbde 	bl	800ded2 <HAL_UARTEx_SetRxFifoThreshold>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_UART4_Init+0x80>
  {
    Error_Handler();
 800171c:	f7ff fbfc 	bl	8000f18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001720:	4804      	ldr	r0, [pc, #16]	; (8001734 <MX_UART4_Init+0x94>)
 8001722:	f00c fb5f 	bl	800dde4 <HAL_UARTEx_DisableFifoMode>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_UART4_Init+0x90>
  {
    Error_Handler();
 800172c:	f7ff fbf4 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}
 8001734:	24000688 	.word	0x24000688
 8001738:	40004c00 	.word	0x40004c00
 800173c:	000186a0 	.word	0x000186a0

08001740 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001744:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <MX_UART7_Init+0x90>)
 8001746:	4a23      	ldr	r2, [pc, #140]	; (80017d4 <MX_UART7_Init+0x94>)
 8001748:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 921600;
 800174a:	4b21      	ldr	r3, [pc, #132]	; (80017d0 <MX_UART7_Init+0x90>)
 800174c:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001750:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001752:	4b1f      	ldr	r3, [pc, #124]	; (80017d0 <MX_UART7_Init+0x90>)
 8001754:	2200      	movs	r2, #0
 8001756:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001758:	4b1d      	ldr	r3, [pc, #116]	; (80017d0 <MX_UART7_Init+0x90>)
 800175a:	2200      	movs	r2, #0
 800175c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 800175e:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <MX_UART7_Init+0x90>)
 8001760:	2200      	movs	r2, #0
 8001762:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001764:	4b1a      	ldr	r3, [pc, #104]	; (80017d0 <MX_UART7_Init+0x90>)
 8001766:	220c      	movs	r2, #12
 8001768:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800176a:	4b19      	ldr	r3, [pc, #100]	; (80017d0 <MX_UART7_Init+0x90>)
 800176c:	2200      	movs	r2, #0
 800176e:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001770:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <MX_UART7_Init+0x90>)
 8001772:	2200      	movs	r2, #0
 8001774:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001776:	4b16      	ldr	r3, [pc, #88]	; (80017d0 <MX_UART7_Init+0x90>)
 8001778:	2200      	movs	r2, #0
 800177a:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800177c:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <MX_UART7_Init+0x90>)
 800177e:	2200      	movs	r2, #0
 8001780:	625a      	str	r2, [r3, #36]	; 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001782:	4b13      	ldr	r3, [pc, #76]	; (80017d0 <MX_UART7_Init+0x90>)
 8001784:	2200      	movs	r2, #0
 8001786:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001788:	4811      	ldr	r0, [pc, #68]	; (80017d0 <MX_UART7_Init+0x90>)
 800178a:	f00b f8b3 	bl	800c8f4 <HAL_UART_Init>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8001794:	f7ff fbc0 	bl	8000f18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001798:	2100      	movs	r1, #0
 800179a:	480d      	ldr	r0, [pc, #52]	; (80017d0 <MX_UART7_Init+0x90>)
 800179c:	f00c fb5b 	bl	800de56 <HAL_UARTEx_SetTxFifoThreshold>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 80017a6:	f7ff fbb7 	bl	8000f18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017aa:	2100      	movs	r1, #0
 80017ac:	4808      	ldr	r0, [pc, #32]	; (80017d0 <MX_UART7_Init+0x90>)
 80017ae:	f00c fb90 	bl	800ded2 <HAL_UARTEx_SetRxFifoThreshold>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 80017b8:	f7ff fbae 	bl	8000f18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 80017bc:	4804      	ldr	r0, [pc, #16]	; (80017d0 <MX_UART7_Init+0x90>)
 80017be:	f00c fb11 	bl	800dde4 <HAL_UARTEx_DisableFifoMode>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 80017c8:	f7ff fba6 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	24000508 	.word	0x24000508
 80017d4:	40007800 	.word	0x40007800

080017d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b0ba      	sub	sp, #232	; 0xe8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017f0:	f107 0318 	add.w	r3, r7, #24
 80017f4:	22bc      	movs	r2, #188	; 0xbc
 80017f6:	2100      	movs	r1, #0
 80017f8:	4618      	mov	r0, r3
 80017fa:	f011 f9fb 	bl	8012bf4 <memset>
  if(uartHandle->Instance==UART4)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a7e      	ldr	r2, [pc, #504]	; (80019fc <HAL_UART_MspInit+0x224>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d14a      	bne.n	800189e <HAL_UART_MspInit+0xc6>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001808:	2302      	movs	r3, #2
 800180a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800180c:	2300      	movs	r3, #0
 800180e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001812:	f107 0318 	add.w	r3, r7, #24
 8001816:	4618      	mov	r0, r3
 8001818:	f006 f974 	bl	8007b04 <HAL_RCCEx_PeriphCLKConfig>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001822:	f7ff fb79 	bl	8000f18 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001826:	4b76      	ldr	r3, [pc, #472]	; (8001a00 <HAL_UART_MspInit+0x228>)
 8001828:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800182c:	4a74      	ldr	r2, [pc, #464]	; (8001a00 <HAL_UART_MspInit+0x228>)
 800182e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001832:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001836:	4b72      	ldr	r3, [pc, #456]	; (8001a00 <HAL_UART_MspInit+0x228>)
 8001838:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800183c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001840:	617b      	str	r3, [r7, #20]
 8001842:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001844:	4b6e      	ldr	r3, [pc, #440]	; (8001a00 <HAL_UART_MspInit+0x228>)
 8001846:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800184a:	4a6d      	ldr	r2, [pc, #436]	; (8001a00 <HAL_UART_MspInit+0x228>)
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001854:	4b6a      	ldr	r3, [pc, #424]	; (8001a00 <HAL_UART_MspInit+0x228>)
 8001856:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001862:	2303      	movs	r3, #3
 8001864:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001874:	2300      	movs	r3, #0
 8001876:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800187a:	2308      	movs	r3, #8
 800187c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001880:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001884:	4619      	mov	r1, r3
 8001886:	485f      	ldr	r0, [pc, #380]	; (8001a04 <HAL_UART_MspInit+0x22c>)
 8001888:	f002 fd74 	bl	8004374 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800188c:	2200      	movs	r2, #0
 800188e:	2100      	movs	r1, #0
 8001890:	2034      	movs	r0, #52	; 0x34
 8001892:	f000 fa8c 	bl	8001dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001896:	2034      	movs	r0, #52	; 0x34
 8001898:	f000 faa3 	bl	8001de2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
}
 800189c:	e0a9      	b.n	80019f2 <HAL_UART_MspInit+0x21a>
  else if(uartHandle->Instance==UART7)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a59      	ldr	r2, [pc, #356]	; (8001a08 <HAL_UART_MspInit+0x230>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	f040 80a4 	bne.w	80019f2 <HAL_UART_MspInit+0x21a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80018aa:	2302      	movs	r3, #2
 80018ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80018ae:	2300      	movs	r3, #0
 80018b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018b4:	f107 0318 	add.w	r3, r7, #24
 80018b8:	4618      	mov	r0, r3
 80018ba:	f006 f923 	bl	8007b04 <HAL_RCCEx_PeriphCLKConfig>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 80018c4:	f7ff fb28 	bl	8000f18 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 80018c8:	4b4d      	ldr	r3, [pc, #308]	; (8001a00 <HAL_UART_MspInit+0x228>)
 80018ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80018ce:	4a4c      	ldr	r2, [pc, #304]	; (8001a00 <HAL_UART_MspInit+0x228>)
 80018d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80018d4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80018d8:	4b49      	ldr	r3, [pc, #292]	; (8001a00 <HAL_UART_MspInit+0x228>)
 80018da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80018de:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018e6:	4b46      	ldr	r3, [pc, #280]	; (8001a00 <HAL_UART_MspInit+0x228>)
 80018e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018ec:	4a44      	ldr	r2, [pc, #272]	; (8001a00 <HAL_UART_MspInit+0x228>)
 80018ee:	f043 0320 	orr.w	r3, r3, #32
 80018f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018f6:	4b42      	ldr	r3, [pc, #264]	; (8001a00 <HAL_UART_MspInit+0x228>)
 80018f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018fc:	f003 0320 	and.w	r3, r3, #32
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001904:	23c0      	movs	r3, #192	; 0xc0
 8001906:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190a:	2302      	movs	r3, #2
 800190c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001916:	2300      	movs	r3, #0
 8001918:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 800191c:	2307      	movs	r3, #7
 800191e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001922:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001926:	4619      	mov	r1, r3
 8001928:	4838      	ldr	r0, [pc, #224]	; (8001a0c <HAL_UART_MspInit+0x234>)
 800192a:	f002 fd23 	bl	8004374 <HAL_GPIO_Init>
    hdma_uart7_rx.Instance = DMA1_Stream5;
 800192e:	4b38      	ldr	r3, [pc, #224]	; (8001a10 <HAL_UART_MspInit+0x238>)
 8001930:	4a38      	ldr	r2, [pc, #224]	; (8001a14 <HAL_UART_MspInit+0x23c>)
 8001932:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
 8001934:	4b36      	ldr	r3, [pc, #216]	; (8001a10 <HAL_UART_MspInit+0x238>)
 8001936:	224f      	movs	r2, #79	; 0x4f
 8001938:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800193a:	4b35      	ldr	r3, [pc, #212]	; (8001a10 <HAL_UART_MspInit+0x238>)
 800193c:	2200      	movs	r2, #0
 800193e:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001940:	4b33      	ldr	r3, [pc, #204]	; (8001a10 <HAL_UART_MspInit+0x238>)
 8001942:	2200      	movs	r2, #0
 8001944:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001946:	4b32      	ldr	r3, [pc, #200]	; (8001a10 <HAL_UART_MspInit+0x238>)
 8001948:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800194c:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800194e:	4b30      	ldr	r3, [pc, #192]	; (8001a10 <HAL_UART_MspInit+0x238>)
 8001950:	2200      	movs	r2, #0
 8001952:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001954:	4b2e      	ldr	r3, [pc, #184]	; (8001a10 <HAL_UART_MspInit+0x238>)
 8001956:	2200      	movs	r2, #0
 8001958:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_NORMAL;
 800195a:	4b2d      	ldr	r3, [pc, #180]	; (8001a10 <HAL_UART_MspInit+0x238>)
 800195c:	2200      	movs	r2, #0
 800195e:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001960:	4b2b      	ldr	r3, [pc, #172]	; (8001a10 <HAL_UART_MspInit+0x238>)
 8001962:	2200      	movs	r2, #0
 8001964:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001966:	4b2a      	ldr	r3, [pc, #168]	; (8001a10 <HAL_UART_MspInit+0x238>)
 8001968:	2200      	movs	r2, #0
 800196a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 800196c:	4828      	ldr	r0, [pc, #160]	; (8001a10 <HAL_UART_MspInit+0x238>)
 800196e:	f000 facf 	bl	8001f10 <HAL_DMA_Init>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 8001978:	f7ff face 	bl	8000f18 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a24      	ldr	r2, [pc, #144]	; (8001a10 <HAL_UART_MspInit+0x238>)
 8001980:	67da      	str	r2, [r3, #124]	; 0x7c
 8001982:	4a23      	ldr	r2, [pc, #140]	; (8001a10 <HAL_UART_MspInit+0x238>)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart7_tx.Instance = DMA1_Stream6;
 8001988:	4b23      	ldr	r3, [pc, #140]	; (8001a18 <HAL_UART_MspInit+0x240>)
 800198a:	4a24      	ldr	r2, [pc, #144]	; (8001a1c <HAL_UART_MspInit+0x244>)
 800198c:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 800198e:	4b22      	ldr	r3, [pc, #136]	; (8001a18 <HAL_UART_MspInit+0x240>)
 8001990:	2250      	movs	r2, #80	; 0x50
 8001992:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001994:	4b20      	ldr	r3, [pc, #128]	; (8001a18 <HAL_UART_MspInit+0x240>)
 8001996:	2240      	movs	r2, #64	; 0x40
 8001998:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800199a:	4b1f      	ldr	r3, [pc, #124]	; (8001a18 <HAL_UART_MspInit+0x240>)
 800199c:	2200      	movs	r2, #0
 800199e:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019a0:	4b1d      	ldr	r3, [pc, #116]	; (8001a18 <HAL_UART_MspInit+0x240>)
 80019a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019a6:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019a8:	4b1b      	ldr	r3, [pc, #108]	; (8001a18 <HAL_UART_MspInit+0x240>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019ae:	4b1a      	ldr	r3, [pc, #104]	; (8001a18 <HAL_UART_MspInit+0x240>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 80019b4:	4b18      	ldr	r3, [pc, #96]	; (8001a18 <HAL_UART_MspInit+0x240>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019ba:	4b17      	ldr	r3, [pc, #92]	; (8001a18 <HAL_UART_MspInit+0x240>)
 80019bc:	2200      	movs	r2, #0
 80019be:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019c0:	4b15      	ldr	r3, [pc, #84]	; (8001a18 <HAL_UART_MspInit+0x240>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 80019c6:	4814      	ldr	r0, [pc, #80]	; (8001a18 <HAL_UART_MspInit+0x240>)
 80019c8:	f000 faa2 	bl	8001f10 <HAL_DMA_Init>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <HAL_UART_MspInit+0x1fe>
      Error_Handler();
 80019d2:	f7ff faa1 	bl	8000f18 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a0f      	ldr	r2, [pc, #60]	; (8001a18 <HAL_UART_MspInit+0x240>)
 80019da:	679a      	str	r2, [r3, #120]	; 0x78
 80019dc:	4a0e      	ldr	r2, [pc, #56]	; (8001a18 <HAL_UART_MspInit+0x240>)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2100      	movs	r1, #0
 80019e6:	2052      	movs	r0, #82	; 0x52
 80019e8:	f000 f9e1 	bl	8001dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 80019ec:	2052      	movs	r0, #82	; 0x52
 80019ee:	f000 f9f8 	bl	8001de2 <HAL_NVIC_EnableIRQ>
}
 80019f2:	bf00      	nop
 80019f4:	37e8      	adds	r7, #232	; 0xe8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40004c00 	.word	0x40004c00
 8001a00:	58024400 	.word	0x58024400
 8001a04:	58020000 	.word	0x58020000
 8001a08:	40007800 	.word	0x40007800
 8001a0c:	58021400 	.word	0x58021400
 8001a10:	24000610 	.word	0x24000610
 8001a14:	40020088 	.word	0x40020088
 8001a18:	24000598 	.word	0x24000598
 8001a1c:	400200a0 	.word	0x400200a0

08001a20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001a20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a58 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a24:	f7fe fe30 	bl	8000688 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a28:	480c      	ldr	r0, [pc, #48]	; (8001a5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a2a:	490d      	ldr	r1, [pc, #52]	; (8001a60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a2c:	4a0d      	ldr	r2, [pc, #52]	; (8001a64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a30:	e002      	b.n	8001a38 <LoopCopyDataInit>

08001a32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a36:	3304      	adds	r3, #4

08001a38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a3c:	d3f9      	bcc.n	8001a32 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a3e:	4a0a      	ldr	r2, [pc, #40]	; (8001a68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a40:	4c0a      	ldr	r4, [pc, #40]	; (8001a6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a44:	e001      	b.n	8001a4a <LoopFillZerobss>

08001a46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a48:	3204      	adds	r2, #4

08001a4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a4c:	d3fb      	bcc.n	8001a46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a4e:	f011 f89d 	bl	8012b8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a52:	f7ff f875 	bl	8000b40 <main>
  bx  lr
 8001a56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a58:	24040000 	.word	0x24040000
  ldr r0, =_sdata
 8001a5c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001a60:	24000358 	.word	0x24000358
  ldr r2, =_sidata
 8001a64:	08015cac 	.word	0x08015cac
  ldr r2, =_sbss
 8001a68:	24000358 	.word	0x24000358
  ldr r4, =_ebss
 8001a6c:	24004078 	.word	0x24004078

08001a70 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a70:	e7fe      	b.n	8001a70 <ADC3_IRQHandler>
	...

08001a74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a7a:	2003      	movs	r0, #3
 8001a7c:	f000 f98c 	bl	8001d98 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001a80:	f005 fe28 	bl	80076d4 <HAL_RCC_GetSysClockFreq>
 8001a84:	4602      	mov	r2, r0
 8001a86:	4b15      	ldr	r3, [pc, #84]	; (8001adc <HAL_Init+0x68>)
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	0a1b      	lsrs	r3, r3, #8
 8001a8c:	f003 030f 	and.w	r3, r3, #15
 8001a90:	4913      	ldr	r1, [pc, #76]	; (8001ae0 <HAL_Init+0x6c>)
 8001a92:	5ccb      	ldrb	r3, [r1, r3]
 8001a94:	f003 031f 	and.w	r3, r3, #31
 8001a98:	fa22 f303 	lsr.w	r3, r2, r3
 8001a9c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001a9e:	4b0f      	ldr	r3, [pc, #60]	; (8001adc <HAL_Init+0x68>)
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	f003 030f 	and.w	r3, r3, #15
 8001aa6:	4a0e      	ldr	r2, [pc, #56]	; (8001ae0 <HAL_Init+0x6c>)
 8001aa8:	5cd3      	ldrb	r3, [r2, r3]
 8001aaa:	f003 031f 	and.w	r3, r3, #31
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ab4:	4a0b      	ldr	r2, [pc, #44]	; (8001ae4 <HAL_Init+0x70>)
 8001ab6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001ab8:	4a0b      	ldr	r2, [pc, #44]	; (8001ae8 <HAL_Init+0x74>)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001abe:	2000      	movs	r0, #0
 8001ac0:	f000 f814 	bl	8001aec <HAL_InitTick>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e002      	b.n	8001ad4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001ace:	f7ff fabd 	bl	800104c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ad2:	2300      	movs	r3, #0
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	58024400 	.word	0x58024400
 8001ae0:	08015868 	.word	0x08015868
 8001ae4:	24000004 	.word	0x24000004
 8001ae8:	24000000 	.word	0x24000000

08001aec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001af4:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <HAL_InitTick+0x60>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d101      	bne.n	8001b00 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e021      	b.n	8001b44 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001b00:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <HAL_InitTick+0x64>)
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <HAL_InitTick+0x60>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b16:	4618      	mov	r0, r3
 8001b18:	f000 f971 	bl	8001dfe <HAL_SYSTICK_Config>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e00e      	b.n	8001b44 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b0f      	cmp	r3, #15
 8001b2a:	d80a      	bhi.n	8001b42 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	6879      	ldr	r1, [r7, #4]
 8001b30:	f04f 30ff 	mov.w	r0, #4294967295
 8001b34:	f000 f93b 	bl	8001dae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b38:	4a06      	ldr	r2, [pc, #24]	; (8001b54 <HAL_InitTick+0x68>)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	e000      	b.n	8001b44 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	24000010 	.word	0x24000010
 8001b50:	24000000 	.word	0x24000000
 8001b54:	2400000c 	.word	0x2400000c

08001b58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b5c:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <HAL_IncTick+0x20>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	461a      	mov	r2, r3
 8001b62:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <HAL_IncTick+0x24>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4413      	add	r3, r2
 8001b68:	4a04      	ldr	r2, [pc, #16]	; (8001b7c <HAL_IncTick+0x24>)
 8001b6a:	6013      	str	r3, [r2, #0]
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	24000010 	.word	0x24000010
 8001b7c:	24000718 	.word	0x24000718

08001b80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return uwTick;
 8001b84:	4b03      	ldr	r3, [pc, #12]	; (8001b94 <HAL_GetTick+0x14>)
 8001b86:	681b      	ldr	r3, [r3, #0]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	24000718 	.word	0x24000718

08001b98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ba0:	f7ff ffee 	bl	8001b80 <HAL_GetTick>
 8001ba4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bb0:	d005      	beq.n	8001bbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bb2:	4b0a      	ldr	r3, [pc, #40]	; (8001bdc <HAL_Delay+0x44>)
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	4413      	add	r3, r2
 8001bbc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bbe:	bf00      	nop
 8001bc0:	f7ff ffde 	bl	8001b80 <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d8f7      	bhi.n	8001bc0 <HAL_Delay+0x28>
  {
  }
}
 8001bd0:	bf00      	nop
 8001bd2:	bf00      	nop
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	24000010 	.word	0x24000010

08001be0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001be4:	4b03      	ldr	r3, [pc, #12]	; (8001bf4 <HAL_GetREVID+0x14>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	0c1b      	lsrs	r3, r3, #16
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	5c001000 	.word	0x5c001000

08001bf8 <__NVIC_SetPriorityGrouping>:
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f003 0307 	and.w	r3, r3, #7
 8001c06:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c08:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <__NVIC_SetPriorityGrouping+0x40>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c14:	4013      	ands	r3, r2
 8001c16:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c20:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <__NVIC_SetPriorityGrouping+0x44>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c26:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <__NVIC_SetPriorityGrouping+0x40>)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	60d3      	str	r3, [r2, #12]
}
 8001c2c:	bf00      	nop
 8001c2e:	3714      	adds	r7, #20
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr
 8001c38:	e000ed00 	.word	0xe000ed00
 8001c3c:	05fa0000 	.word	0x05fa0000

08001c40 <__NVIC_GetPriorityGrouping>:
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c44:	4b04      	ldr	r3, [pc, #16]	; (8001c58 <__NVIC_GetPriorityGrouping+0x18>)
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	0a1b      	lsrs	r3, r3, #8
 8001c4a:	f003 0307 	and.w	r3, r3, #7
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	e000ed00 	.word	0xe000ed00

08001c5c <__NVIC_EnableIRQ>:
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001c66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	db0b      	blt.n	8001c86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	f003 021f 	and.w	r2, r3, #31
 8001c74:	4907      	ldr	r1, [pc, #28]	; (8001c94 <__NVIC_EnableIRQ+0x38>)
 8001c76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c7a:	095b      	lsrs	r3, r3, #5
 8001c7c:	2001      	movs	r0, #1
 8001c7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	e000e100 	.word	0xe000e100

08001c98 <__NVIC_SetPriority>:
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	6039      	str	r1, [r7, #0]
 8001ca2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ca4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	db0a      	blt.n	8001cc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	b2da      	uxtb	r2, r3
 8001cb0:	490c      	ldr	r1, [pc, #48]	; (8001ce4 <__NVIC_SetPriority+0x4c>)
 8001cb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cb6:	0112      	lsls	r2, r2, #4
 8001cb8:	b2d2      	uxtb	r2, r2
 8001cba:	440b      	add	r3, r1
 8001cbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001cc0:	e00a      	b.n	8001cd8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	4908      	ldr	r1, [pc, #32]	; (8001ce8 <__NVIC_SetPriority+0x50>)
 8001cc8:	88fb      	ldrh	r3, [r7, #6]
 8001cca:	f003 030f 	and.w	r3, r3, #15
 8001cce:	3b04      	subs	r3, #4
 8001cd0:	0112      	lsls	r2, r2, #4
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	440b      	add	r3, r1
 8001cd6:	761a      	strb	r2, [r3, #24]
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	e000e100 	.word	0xe000e100
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <NVIC_EncodePriority>:
{
 8001cec:	b480      	push	{r7}
 8001cee:	b089      	sub	sp, #36	; 0x24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	f1c3 0307 	rsb	r3, r3, #7
 8001d06:	2b04      	cmp	r3, #4
 8001d08:	bf28      	it	cs
 8001d0a:	2304      	movcs	r3, #4
 8001d0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	3304      	adds	r3, #4
 8001d12:	2b06      	cmp	r3, #6
 8001d14:	d902      	bls.n	8001d1c <NVIC_EncodePriority+0x30>
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	3b03      	subs	r3, #3
 8001d1a:	e000      	b.n	8001d1e <NVIC_EncodePriority+0x32>
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d20:	f04f 32ff 	mov.w	r2, #4294967295
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43da      	mvns	r2, r3
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	401a      	ands	r2, r3
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d34:	f04f 31ff 	mov.w	r1, #4294967295
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3e:	43d9      	mvns	r1, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d44:	4313      	orrs	r3, r2
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3724      	adds	r7, #36	; 0x24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
	...

08001d54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d64:	d301      	bcc.n	8001d6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d66:	2301      	movs	r3, #1
 8001d68:	e00f      	b.n	8001d8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d6a:	4a0a      	ldr	r2, [pc, #40]	; (8001d94 <SysTick_Config+0x40>)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d72:	210f      	movs	r1, #15
 8001d74:	f04f 30ff 	mov.w	r0, #4294967295
 8001d78:	f7ff ff8e 	bl	8001c98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d7c:	4b05      	ldr	r3, [pc, #20]	; (8001d94 <SysTick_Config+0x40>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d82:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <SysTick_Config+0x40>)
 8001d84:	2207      	movs	r2, #7
 8001d86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	e000e010 	.word	0xe000e010

08001d98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f7ff ff29 	bl	8001bf8 <__NVIC_SetPriorityGrouping>
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b086      	sub	sp, #24
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	4603      	mov	r3, r0
 8001db6:	60b9      	str	r1, [r7, #8]
 8001db8:	607a      	str	r2, [r7, #4]
 8001dba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001dbc:	f7ff ff40 	bl	8001c40 <__NVIC_GetPriorityGrouping>
 8001dc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	68b9      	ldr	r1, [r7, #8]
 8001dc6:	6978      	ldr	r0, [r7, #20]
 8001dc8:	f7ff ff90 	bl	8001cec <NVIC_EncodePriority>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff ff5f 	bl	8001c98 <__NVIC_SetPriority>
}
 8001dda:	bf00      	nop
 8001ddc:	3718      	adds	r7, #24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	4603      	mov	r3, r0
 8001dea:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff ff33 	bl	8001c5c <__NVIC_EnableIRQ>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b082      	sub	sp, #8
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff ffa4 	bl	8001d54 <SysTick_Config>
 8001e0c:	4603      	mov	r3, r0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
	...

08001e18 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001e1c:	f3bf 8f5f 	dmb	sy
}
 8001e20:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001e22:	4b07      	ldr	r3, [pc, #28]	; (8001e40 <HAL_MPU_Disable+0x28>)
 8001e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e26:	4a06      	ldr	r2, [pc, #24]	; (8001e40 <HAL_MPU_Disable+0x28>)
 8001e28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e2c:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001e2e:	4b05      	ldr	r3, [pc, #20]	; (8001e44 <HAL_MPU_Disable+0x2c>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	605a      	str	r2, [r3, #4]
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	e000ed00 	.word	0xe000ed00
 8001e44:	e000ed90 	.word	0xe000ed90

08001e48 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001e50:	4a0b      	ldr	r2, [pc, #44]	; (8001e80 <HAL_MPU_Enable+0x38>)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001e5a:	4b0a      	ldr	r3, [pc, #40]	; (8001e84 <HAL_MPU_Enable+0x3c>)
 8001e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5e:	4a09      	ldr	r2, [pc, #36]	; (8001e84 <HAL_MPU_Enable+0x3c>)
 8001e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e64:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001e66:	f3bf 8f4f 	dsb	sy
}
 8001e6a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e6c:	f3bf 8f6f 	isb	sy
}
 8001e70:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	e000ed90 	.word	0xe000ed90
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	785a      	ldrb	r2, [r3, #1]
 8001e94:	4b1d      	ldr	r3, [pc, #116]	; (8001f0c <HAL_MPU_ConfigRegion+0x84>)
 8001e96:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d029      	beq.n	8001ef4 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8001ea0:	4a1a      	ldr	r2, [pc, #104]	; (8001f0c <HAL_MPU_ConfigRegion+0x84>)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	7b1b      	ldrb	r3, [r3, #12]
 8001eac:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	7adb      	ldrb	r3, [r3, #11]
 8001eb2:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001eb4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	7a9b      	ldrb	r3, [r3, #10]
 8001eba:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ebc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	7b5b      	ldrb	r3, [r3, #13]
 8001ec2:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001ec4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	7b9b      	ldrb	r3, [r3, #14]
 8001eca:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001ecc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	7bdb      	ldrb	r3, [r3, #15]
 8001ed2:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001ed4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	7a5b      	ldrb	r3, [r3, #9]
 8001eda:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001edc:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	7a1b      	ldrb	r3, [r3, #8]
 8001ee2:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ee4:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	7812      	ldrb	r2, [r2, #0]
 8001eea:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001eec:	4a07      	ldr	r2, [pc, #28]	; (8001f0c <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001eee:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ef0:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001ef2:	e005      	b.n	8001f00 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <HAL_MPU_ConfigRegion+0x84>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8001efa:	4b04      	ldr	r3, [pc, #16]	; (8001f0c <HAL_MPU_ConfigRegion+0x84>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	e000ed90 	.word	0xe000ed90

08001f10 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001f18:	f7ff fe32 	bl	8001b80 <HAL_GetTick>
 8001f1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d101      	bne.n	8001f28 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e316      	b.n	8002556 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a66      	ldr	r2, [pc, #408]	; (80020c8 <HAL_DMA_Init+0x1b8>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d04a      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a65      	ldr	r2, [pc, #404]	; (80020cc <HAL_DMA_Init+0x1bc>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d045      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a63      	ldr	r2, [pc, #396]	; (80020d0 <HAL_DMA_Init+0x1c0>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d040      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a62      	ldr	r2, [pc, #392]	; (80020d4 <HAL_DMA_Init+0x1c4>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d03b      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a60      	ldr	r2, [pc, #384]	; (80020d8 <HAL_DMA_Init+0x1c8>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d036      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a5f      	ldr	r2, [pc, #380]	; (80020dc <HAL_DMA_Init+0x1cc>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d031      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a5d      	ldr	r2, [pc, #372]	; (80020e0 <HAL_DMA_Init+0x1d0>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d02c      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a5c      	ldr	r2, [pc, #368]	; (80020e4 <HAL_DMA_Init+0x1d4>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d027      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a5a      	ldr	r2, [pc, #360]	; (80020e8 <HAL_DMA_Init+0x1d8>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d022      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a59      	ldr	r2, [pc, #356]	; (80020ec <HAL_DMA_Init+0x1dc>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d01d      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a57      	ldr	r2, [pc, #348]	; (80020f0 <HAL_DMA_Init+0x1e0>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d018      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a56      	ldr	r2, [pc, #344]	; (80020f4 <HAL_DMA_Init+0x1e4>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d013      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a54      	ldr	r2, [pc, #336]	; (80020f8 <HAL_DMA_Init+0x1e8>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d00e      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a53      	ldr	r2, [pc, #332]	; (80020fc <HAL_DMA_Init+0x1ec>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d009      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a51      	ldr	r2, [pc, #324]	; (8002100 <HAL_DMA_Init+0x1f0>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d004      	beq.n	8001fc8 <HAL_DMA_Init+0xb8>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a50      	ldr	r2, [pc, #320]	; (8002104 <HAL_DMA_Init+0x1f4>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d101      	bne.n	8001fcc <HAL_DMA_Init+0xbc>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e000      	b.n	8001fce <HAL_DMA_Init+0xbe>
 8001fcc:	2300      	movs	r3, #0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 813b 	beq.w	800224a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2202      	movs	r2, #2
 8001fe0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a37      	ldr	r2, [pc, #220]	; (80020c8 <HAL_DMA_Init+0x1b8>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d04a      	beq.n	8002084 <HAL_DMA_Init+0x174>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a36      	ldr	r2, [pc, #216]	; (80020cc <HAL_DMA_Init+0x1bc>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d045      	beq.n	8002084 <HAL_DMA_Init+0x174>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a34      	ldr	r2, [pc, #208]	; (80020d0 <HAL_DMA_Init+0x1c0>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d040      	beq.n	8002084 <HAL_DMA_Init+0x174>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a33      	ldr	r2, [pc, #204]	; (80020d4 <HAL_DMA_Init+0x1c4>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d03b      	beq.n	8002084 <HAL_DMA_Init+0x174>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a31      	ldr	r2, [pc, #196]	; (80020d8 <HAL_DMA_Init+0x1c8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d036      	beq.n	8002084 <HAL_DMA_Init+0x174>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a30      	ldr	r2, [pc, #192]	; (80020dc <HAL_DMA_Init+0x1cc>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d031      	beq.n	8002084 <HAL_DMA_Init+0x174>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a2e      	ldr	r2, [pc, #184]	; (80020e0 <HAL_DMA_Init+0x1d0>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d02c      	beq.n	8002084 <HAL_DMA_Init+0x174>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a2d      	ldr	r2, [pc, #180]	; (80020e4 <HAL_DMA_Init+0x1d4>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d027      	beq.n	8002084 <HAL_DMA_Init+0x174>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a2b      	ldr	r2, [pc, #172]	; (80020e8 <HAL_DMA_Init+0x1d8>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d022      	beq.n	8002084 <HAL_DMA_Init+0x174>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a2a      	ldr	r2, [pc, #168]	; (80020ec <HAL_DMA_Init+0x1dc>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d01d      	beq.n	8002084 <HAL_DMA_Init+0x174>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a28      	ldr	r2, [pc, #160]	; (80020f0 <HAL_DMA_Init+0x1e0>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d018      	beq.n	8002084 <HAL_DMA_Init+0x174>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a27      	ldr	r2, [pc, #156]	; (80020f4 <HAL_DMA_Init+0x1e4>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d013      	beq.n	8002084 <HAL_DMA_Init+0x174>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a25      	ldr	r2, [pc, #148]	; (80020f8 <HAL_DMA_Init+0x1e8>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d00e      	beq.n	8002084 <HAL_DMA_Init+0x174>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a24      	ldr	r2, [pc, #144]	; (80020fc <HAL_DMA_Init+0x1ec>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d009      	beq.n	8002084 <HAL_DMA_Init+0x174>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a22      	ldr	r2, [pc, #136]	; (8002100 <HAL_DMA_Init+0x1f0>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d004      	beq.n	8002084 <HAL_DMA_Init+0x174>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a21      	ldr	r2, [pc, #132]	; (8002104 <HAL_DMA_Init+0x1f4>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d108      	bne.n	8002096 <HAL_DMA_Init+0x186>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 0201 	bic.w	r2, r2, #1
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	e007      	b.n	80020a6 <HAL_DMA_Init+0x196>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 0201 	bic.w	r2, r2, #1
 80020a4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80020a6:	e02f      	b.n	8002108 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020a8:	f7ff fd6a 	bl	8001b80 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b05      	cmp	r3, #5
 80020b4:	d928      	bls.n	8002108 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2220      	movs	r2, #32
 80020ba:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2203      	movs	r2, #3
 80020c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e246      	b.n	8002556 <HAL_DMA_Init+0x646>
 80020c8:	40020010 	.word	0x40020010
 80020cc:	40020028 	.word	0x40020028
 80020d0:	40020040 	.word	0x40020040
 80020d4:	40020058 	.word	0x40020058
 80020d8:	40020070 	.word	0x40020070
 80020dc:	40020088 	.word	0x40020088
 80020e0:	400200a0 	.word	0x400200a0
 80020e4:	400200b8 	.word	0x400200b8
 80020e8:	40020410 	.word	0x40020410
 80020ec:	40020428 	.word	0x40020428
 80020f0:	40020440 	.word	0x40020440
 80020f4:	40020458 	.word	0x40020458
 80020f8:	40020470 	.word	0x40020470
 80020fc:	40020488 	.word	0x40020488
 8002100:	400204a0 	.word	0x400204a0
 8002104:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1c8      	bne.n	80020a8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	4b83      	ldr	r3, [pc, #524]	; (8002330 <HAL_DMA_Init+0x420>)
 8002122:	4013      	ands	r3, r2
 8002124:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800212e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800213a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002146:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800214e:	697a      	ldr	r2, [r7, #20]
 8002150:	4313      	orrs	r3, r2
 8002152:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002158:	2b04      	cmp	r3, #4
 800215a:	d107      	bne.n	800216c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002164:	4313      	orrs	r3, r2
 8002166:	697a      	ldr	r2, [r7, #20]
 8002168:	4313      	orrs	r3, r2
 800216a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800216c:	4b71      	ldr	r3, [pc, #452]	; (8002334 <HAL_DMA_Init+0x424>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4b71      	ldr	r3, [pc, #452]	; (8002338 <HAL_DMA_Init+0x428>)
 8002172:	4013      	ands	r3, r2
 8002174:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002178:	d328      	bcc.n	80021cc <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2b28      	cmp	r3, #40	; 0x28
 8002180:	d903      	bls.n	800218a <HAL_DMA_Init+0x27a>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	2b2e      	cmp	r3, #46	; 0x2e
 8002188:	d917      	bls.n	80021ba <HAL_DMA_Init+0x2aa>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b3e      	cmp	r3, #62	; 0x3e
 8002190:	d903      	bls.n	800219a <HAL_DMA_Init+0x28a>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b42      	cmp	r3, #66	; 0x42
 8002198:	d90f      	bls.n	80021ba <HAL_DMA_Init+0x2aa>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b46      	cmp	r3, #70	; 0x46
 80021a0:	d903      	bls.n	80021aa <HAL_DMA_Init+0x29a>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b48      	cmp	r3, #72	; 0x48
 80021a8:	d907      	bls.n	80021ba <HAL_DMA_Init+0x2aa>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b4e      	cmp	r3, #78	; 0x4e
 80021b0:	d905      	bls.n	80021be <HAL_DMA_Init+0x2ae>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b52      	cmp	r3, #82	; 0x52
 80021b8:	d801      	bhi.n	80021be <HAL_DMA_Init+0x2ae>
 80021ba:	2301      	movs	r3, #1
 80021bc:	e000      	b.n	80021c0 <HAL_DMA_Init+0x2b0>
 80021be:	2300      	movs	r3, #0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d003      	beq.n	80021cc <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021ca:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	697a      	ldr	r2, [r7, #20]
 80021d2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f023 0307 	bic.w	r3, r3, #7
 80021e2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e8:	697a      	ldr	r2, [r7, #20]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f2:	2b04      	cmp	r3, #4
 80021f4:	d117      	bne.n	8002226 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fa:	697a      	ldr	r2, [r7, #20]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002204:	2b00      	cmp	r3, #0
 8002206:	d00e      	beq.n	8002226 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f001 ff29 	bl	8004060 <DMA_CheckFifoParam>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d008      	beq.n	8002226 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2240      	movs	r2, #64	; 0x40
 8002218:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e197      	b.n	8002556 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	697a      	ldr	r2, [r7, #20]
 800222c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f001 fe64 	bl	8003efc <DMA_CalcBaseAndBitshift>
 8002234:	4603      	mov	r3, r0
 8002236:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800223c:	f003 031f 	and.w	r3, r3, #31
 8002240:	223f      	movs	r2, #63	; 0x3f
 8002242:	409a      	lsls	r2, r3
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	e0cd      	b.n	80023e6 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a3b      	ldr	r2, [pc, #236]	; (800233c <HAL_DMA_Init+0x42c>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d022      	beq.n	800229a <HAL_DMA_Init+0x38a>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a39      	ldr	r2, [pc, #228]	; (8002340 <HAL_DMA_Init+0x430>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d01d      	beq.n	800229a <HAL_DMA_Init+0x38a>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a38      	ldr	r2, [pc, #224]	; (8002344 <HAL_DMA_Init+0x434>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d018      	beq.n	800229a <HAL_DMA_Init+0x38a>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a36      	ldr	r2, [pc, #216]	; (8002348 <HAL_DMA_Init+0x438>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d013      	beq.n	800229a <HAL_DMA_Init+0x38a>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a35      	ldr	r2, [pc, #212]	; (800234c <HAL_DMA_Init+0x43c>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d00e      	beq.n	800229a <HAL_DMA_Init+0x38a>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a33      	ldr	r2, [pc, #204]	; (8002350 <HAL_DMA_Init+0x440>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d009      	beq.n	800229a <HAL_DMA_Init+0x38a>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a32      	ldr	r2, [pc, #200]	; (8002354 <HAL_DMA_Init+0x444>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d004      	beq.n	800229a <HAL_DMA_Init+0x38a>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a30      	ldr	r2, [pc, #192]	; (8002358 <HAL_DMA_Init+0x448>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d101      	bne.n	800229e <HAL_DMA_Init+0x38e>
 800229a:	2301      	movs	r3, #1
 800229c:	e000      	b.n	80022a0 <HAL_DMA_Init+0x390>
 800229e:	2300      	movs	r3, #0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	f000 8097 	beq.w	80023d4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a24      	ldr	r2, [pc, #144]	; (800233c <HAL_DMA_Init+0x42c>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d021      	beq.n	80022f4 <HAL_DMA_Init+0x3e4>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a22      	ldr	r2, [pc, #136]	; (8002340 <HAL_DMA_Init+0x430>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d01c      	beq.n	80022f4 <HAL_DMA_Init+0x3e4>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a21      	ldr	r2, [pc, #132]	; (8002344 <HAL_DMA_Init+0x434>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d017      	beq.n	80022f4 <HAL_DMA_Init+0x3e4>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a1f      	ldr	r2, [pc, #124]	; (8002348 <HAL_DMA_Init+0x438>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d012      	beq.n	80022f4 <HAL_DMA_Init+0x3e4>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a1e      	ldr	r2, [pc, #120]	; (800234c <HAL_DMA_Init+0x43c>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d00d      	beq.n	80022f4 <HAL_DMA_Init+0x3e4>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a1c      	ldr	r2, [pc, #112]	; (8002350 <HAL_DMA_Init+0x440>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d008      	beq.n	80022f4 <HAL_DMA_Init+0x3e4>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a1b      	ldr	r2, [pc, #108]	; (8002354 <HAL_DMA_Init+0x444>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d003      	beq.n	80022f4 <HAL_DMA_Init+0x3e4>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a19      	ldr	r2, [pc, #100]	; (8002358 <HAL_DMA_Init+0x448>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2202      	movs	r2, #2
 8002302:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800230e:	697a      	ldr	r2, [r7, #20]
 8002310:	4b12      	ldr	r3, [pc, #72]	; (800235c <HAL_DMA_Init+0x44c>)
 8002312:	4013      	ands	r3, r2
 8002314:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	2b40      	cmp	r3, #64	; 0x40
 800231c:	d020      	beq.n	8002360 <HAL_DMA_Init+0x450>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	2b80      	cmp	r3, #128	; 0x80
 8002324:	d102      	bne.n	800232c <HAL_DMA_Init+0x41c>
 8002326:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800232a:	e01a      	b.n	8002362 <HAL_DMA_Init+0x452>
 800232c:	2300      	movs	r3, #0
 800232e:	e018      	b.n	8002362 <HAL_DMA_Init+0x452>
 8002330:	fe10803f 	.word	0xfe10803f
 8002334:	5c001000 	.word	0x5c001000
 8002338:	ffff0000 	.word	0xffff0000
 800233c:	58025408 	.word	0x58025408
 8002340:	5802541c 	.word	0x5802541c
 8002344:	58025430 	.word	0x58025430
 8002348:	58025444 	.word	0x58025444
 800234c:	58025458 	.word	0x58025458
 8002350:	5802546c 	.word	0x5802546c
 8002354:	58025480 	.word	0x58025480
 8002358:	58025494 	.word	0x58025494
 800235c:	fffe000f 	.word	0xfffe000f
 8002360:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	68d2      	ldr	r2, [r2, #12]
 8002366:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002368:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002370:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002378:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002380:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002388:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a1b      	ldr	r3, [r3, #32]
 800238e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002390:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	4313      	orrs	r3, r2
 8002396:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	697a      	ldr	r2, [r7, #20]
 800239e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b6e      	ldr	r3, [pc, #440]	; (8002560 <HAL_DMA_Init+0x650>)
 80023a8:	4413      	add	r3, r2
 80023aa:	4a6e      	ldr	r2, [pc, #440]	; (8002564 <HAL_DMA_Init+0x654>)
 80023ac:	fba2 2303 	umull	r2, r3, r2, r3
 80023b0:	091b      	lsrs	r3, r3, #4
 80023b2:	009a      	lsls	r2, r3, #2
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f001 fd9f 	bl	8003efc <DMA_CalcBaseAndBitshift>
 80023be:	4603      	mov	r3, r0
 80023c0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c6:	f003 031f 	and.w	r3, r3, #31
 80023ca:	2201      	movs	r2, #1
 80023cc:	409a      	lsls	r2, r3
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	e008      	b.n	80023e6 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2240      	movs	r2, #64	; 0x40
 80023d8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2203      	movs	r2, #3
 80023de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e0b7      	b.n	8002556 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a5f      	ldr	r2, [pc, #380]	; (8002568 <HAL_DMA_Init+0x658>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d072      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a5d      	ldr	r2, [pc, #372]	; (800256c <HAL_DMA_Init+0x65c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d06d      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a5c      	ldr	r2, [pc, #368]	; (8002570 <HAL_DMA_Init+0x660>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d068      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a5a      	ldr	r2, [pc, #360]	; (8002574 <HAL_DMA_Init+0x664>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d063      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a59      	ldr	r2, [pc, #356]	; (8002578 <HAL_DMA_Init+0x668>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d05e      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a57      	ldr	r2, [pc, #348]	; (800257c <HAL_DMA_Init+0x66c>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d059      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a56      	ldr	r2, [pc, #344]	; (8002580 <HAL_DMA_Init+0x670>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d054      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a54      	ldr	r2, [pc, #336]	; (8002584 <HAL_DMA_Init+0x674>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d04f      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a53      	ldr	r2, [pc, #332]	; (8002588 <HAL_DMA_Init+0x678>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d04a      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a51      	ldr	r2, [pc, #324]	; (800258c <HAL_DMA_Init+0x67c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d045      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a50      	ldr	r2, [pc, #320]	; (8002590 <HAL_DMA_Init+0x680>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d040      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a4e      	ldr	r2, [pc, #312]	; (8002594 <HAL_DMA_Init+0x684>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d03b      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a4d      	ldr	r2, [pc, #308]	; (8002598 <HAL_DMA_Init+0x688>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d036      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a4b      	ldr	r2, [pc, #300]	; (800259c <HAL_DMA_Init+0x68c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d031      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a4a      	ldr	r2, [pc, #296]	; (80025a0 <HAL_DMA_Init+0x690>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d02c      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a48      	ldr	r2, [pc, #288]	; (80025a4 <HAL_DMA_Init+0x694>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d027      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a47      	ldr	r2, [pc, #284]	; (80025a8 <HAL_DMA_Init+0x698>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d022      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a45      	ldr	r2, [pc, #276]	; (80025ac <HAL_DMA_Init+0x69c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d01d      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a44      	ldr	r2, [pc, #272]	; (80025b0 <HAL_DMA_Init+0x6a0>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d018      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a42      	ldr	r2, [pc, #264]	; (80025b4 <HAL_DMA_Init+0x6a4>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d013      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a41      	ldr	r2, [pc, #260]	; (80025b8 <HAL_DMA_Init+0x6a8>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d00e      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a3f      	ldr	r2, [pc, #252]	; (80025bc <HAL_DMA_Init+0x6ac>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d009      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a3e      	ldr	r2, [pc, #248]	; (80025c0 <HAL_DMA_Init+0x6b0>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d004      	beq.n	80024d6 <HAL_DMA_Init+0x5c6>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a3c      	ldr	r2, [pc, #240]	; (80025c4 <HAL_DMA_Init+0x6b4>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d101      	bne.n	80024da <HAL_DMA_Init+0x5ca>
 80024d6:	2301      	movs	r3, #1
 80024d8:	e000      	b.n	80024dc <HAL_DMA_Init+0x5cc>
 80024da:	2300      	movs	r3, #0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d032      	beq.n	8002546 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f001 fe39 	bl	8004158 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	2b80      	cmp	r3, #128	; 0x80
 80024ec:	d102      	bne.n	80024f4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024fc:	b2d2      	uxtb	r2, r2
 80024fe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002508:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d010      	beq.n	8002534 <HAL_DMA_Init+0x624>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b08      	cmp	r3, #8
 8002518:	d80c      	bhi.n	8002534 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f001 feb6 	bl	800428c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	e008      	b.n	8002546 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3718      	adds	r7, #24
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	a7fdabf8 	.word	0xa7fdabf8
 8002564:	cccccccd 	.word	0xcccccccd
 8002568:	40020010 	.word	0x40020010
 800256c:	40020028 	.word	0x40020028
 8002570:	40020040 	.word	0x40020040
 8002574:	40020058 	.word	0x40020058
 8002578:	40020070 	.word	0x40020070
 800257c:	40020088 	.word	0x40020088
 8002580:	400200a0 	.word	0x400200a0
 8002584:	400200b8 	.word	0x400200b8
 8002588:	40020410 	.word	0x40020410
 800258c:	40020428 	.word	0x40020428
 8002590:	40020440 	.word	0x40020440
 8002594:	40020458 	.word	0x40020458
 8002598:	40020470 	.word	0x40020470
 800259c:	40020488 	.word	0x40020488
 80025a0:	400204a0 	.word	0x400204a0
 80025a4:	400204b8 	.word	0x400204b8
 80025a8:	58025408 	.word	0x58025408
 80025ac:	5802541c 	.word	0x5802541c
 80025b0:	58025430 	.word	0x58025430
 80025b4:	58025444 	.word	0x58025444
 80025b8:	58025458 	.word	0x58025458
 80025bc:	5802546c 	.word	0x5802546c
 80025c0:	58025480 	.word	0x58025480
 80025c4:	58025494 	.word	0x58025494

080025c8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80025d0:	f7ff fad6 	bl	8001b80 <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e2dc      	b.n	8002b9a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d008      	beq.n	80025fe <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2280      	movs	r2, #128	; 0x80
 80025f0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e2cd      	b.n	8002b9a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a76      	ldr	r2, [pc, #472]	; (80027dc <HAL_DMA_Abort+0x214>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d04a      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a74      	ldr	r2, [pc, #464]	; (80027e0 <HAL_DMA_Abort+0x218>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d045      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a73      	ldr	r2, [pc, #460]	; (80027e4 <HAL_DMA_Abort+0x21c>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d040      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a71      	ldr	r2, [pc, #452]	; (80027e8 <HAL_DMA_Abort+0x220>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d03b      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a70      	ldr	r2, [pc, #448]	; (80027ec <HAL_DMA_Abort+0x224>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d036      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a6e      	ldr	r2, [pc, #440]	; (80027f0 <HAL_DMA_Abort+0x228>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d031      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a6d      	ldr	r2, [pc, #436]	; (80027f4 <HAL_DMA_Abort+0x22c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d02c      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a6b      	ldr	r2, [pc, #428]	; (80027f8 <HAL_DMA_Abort+0x230>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d027      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a6a      	ldr	r2, [pc, #424]	; (80027fc <HAL_DMA_Abort+0x234>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d022      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a68      	ldr	r2, [pc, #416]	; (8002800 <HAL_DMA_Abort+0x238>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d01d      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a67      	ldr	r2, [pc, #412]	; (8002804 <HAL_DMA_Abort+0x23c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d018      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a65      	ldr	r2, [pc, #404]	; (8002808 <HAL_DMA_Abort+0x240>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d013      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a64      	ldr	r2, [pc, #400]	; (800280c <HAL_DMA_Abort+0x244>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d00e      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a62      	ldr	r2, [pc, #392]	; (8002810 <HAL_DMA_Abort+0x248>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d009      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a61      	ldr	r2, [pc, #388]	; (8002814 <HAL_DMA_Abort+0x24c>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d004      	beq.n	800269e <HAL_DMA_Abort+0xd6>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a5f      	ldr	r2, [pc, #380]	; (8002818 <HAL_DMA_Abort+0x250>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d101      	bne.n	80026a2 <HAL_DMA_Abort+0xda>
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <HAL_DMA_Abort+0xdc>
 80026a2:	2300      	movs	r3, #0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d013      	beq.n	80026d0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f022 021e 	bic.w	r2, r2, #30
 80026b6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	695a      	ldr	r2, [r3, #20]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026c6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	617b      	str	r3, [r7, #20]
 80026ce:	e00a      	b.n	80026e6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 020e 	bic.w	r2, r2, #14
 80026de:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a3c      	ldr	r2, [pc, #240]	; (80027dc <HAL_DMA_Abort+0x214>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d072      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a3a      	ldr	r2, [pc, #232]	; (80027e0 <HAL_DMA_Abort+0x218>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d06d      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a39      	ldr	r2, [pc, #228]	; (80027e4 <HAL_DMA_Abort+0x21c>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d068      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a37      	ldr	r2, [pc, #220]	; (80027e8 <HAL_DMA_Abort+0x220>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d063      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a36      	ldr	r2, [pc, #216]	; (80027ec <HAL_DMA_Abort+0x224>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d05e      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a34      	ldr	r2, [pc, #208]	; (80027f0 <HAL_DMA_Abort+0x228>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d059      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a33      	ldr	r2, [pc, #204]	; (80027f4 <HAL_DMA_Abort+0x22c>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d054      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a31      	ldr	r2, [pc, #196]	; (80027f8 <HAL_DMA_Abort+0x230>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d04f      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a30      	ldr	r2, [pc, #192]	; (80027fc <HAL_DMA_Abort+0x234>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d04a      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a2e      	ldr	r2, [pc, #184]	; (8002800 <HAL_DMA_Abort+0x238>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d045      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a2d      	ldr	r2, [pc, #180]	; (8002804 <HAL_DMA_Abort+0x23c>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d040      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a2b      	ldr	r2, [pc, #172]	; (8002808 <HAL_DMA_Abort+0x240>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d03b      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a2a      	ldr	r2, [pc, #168]	; (800280c <HAL_DMA_Abort+0x244>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d036      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a28      	ldr	r2, [pc, #160]	; (8002810 <HAL_DMA_Abort+0x248>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d031      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a27      	ldr	r2, [pc, #156]	; (8002814 <HAL_DMA_Abort+0x24c>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d02c      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a25      	ldr	r2, [pc, #148]	; (8002818 <HAL_DMA_Abort+0x250>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d027      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a24      	ldr	r2, [pc, #144]	; (800281c <HAL_DMA_Abort+0x254>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d022      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a22      	ldr	r2, [pc, #136]	; (8002820 <HAL_DMA_Abort+0x258>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d01d      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a21      	ldr	r2, [pc, #132]	; (8002824 <HAL_DMA_Abort+0x25c>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d018      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a1f      	ldr	r2, [pc, #124]	; (8002828 <HAL_DMA_Abort+0x260>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d013      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a1e      	ldr	r2, [pc, #120]	; (800282c <HAL_DMA_Abort+0x264>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d00e      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a1c      	ldr	r2, [pc, #112]	; (8002830 <HAL_DMA_Abort+0x268>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d009      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a1b      	ldr	r2, [pc, #108]	; (8002834 <HAL_DMA_Abort+0x26c>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d004      	beq.n	80027d6 <HAL_DMA_Abort+0x20e>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a19      	ldr	r2, [pc, #100]	; (8002838 <HAL_DMA_Abort+0x270>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d132      	bne.n	800283c <HAL_DMA_Abort+0x274>
 80027d6:	2301      	movs	r3, #1
 80027d8:	e031      	b.n	800283e <HAL_DMA_Abort+0x276>
 80027da:	bf00      	nop
 80027dc:	40020010 	.word	0x40020010
 80027e0:	40020028 	.word	0x40020028
 80027e4:	40020040 	.word	0x40020040
 80027e8:	40020058 	.word	0x40020058
 80027ec:	40020070 	.word	0x40020070
 80027f0:	40020088 	.word	0x40020088
 80027f4:	400200a0 	.word	0x400200a0
 80027f8:	400200b8 	.word	0x400200b8
 80027fc:	40020410 	.word	0x40020410
 8002800:	40020428 	.word	0x40020428
 8002804:	40020440 	.word	0x40020440
 8002808:	40020458 	.word	0x40020458
 800280c:	40020470 	.word	0x40020470
 8002810:	40020488 	.word	0x40020488
 8002814:	400204a0 	.word	0x400204a0
 8002818:	400204b8 	.word	0x400204b8
 800281c:	58025408 	.word	0x58025408
 8002820:	5802541c 	.word	0x5802541c
 8002824:	58025430 	.word	0x58025430
 8002828:	58025444 	.word	0x58025444
 800282c:	58025458 	.word	0x58025458
 8002830:	5802546c 	.word	0x5802546c
 8002834:	58025480 	.word	0x58025480
 8002838:	58025494 	.word	0x58025494
 800283c:	2300      	movs	r3, #0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d007      	beq.n	8002852 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800284c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002850:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a6d      	ldr	r2, [pc, #436]	; (8002a0c <HAL_DMA_Abort+0x444>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d04a      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a6b      	ldr	r2, [pc, #428]	; (8002a10 <HAL_DMA_Abort+0x448>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d045      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a6a      	ldr	r2, [pc, #424]	; (8002a14 <HAL_DMA_Abort+0x44c>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d040      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a68      	ldr	r2, [pc, #416]	; (8002a18 <HAL_DMA_Abort+0x450>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d03b      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a67      	ldr	r2, [pc, #412]	; (8002a1c <HAL_DMA_Abort+0x454>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d036      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a65      	ldr	r2, [pc, #404]	; (8002a20 <HAL_DMA_Abort+0x458>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d031      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a64      	ldr	r2, [pc, #400]	; (8002a24 <HAL_DMA_Abort+0x45c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d02c      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a62      	ldr	r2, [pc, #392]	; (8002a28 <HAL_DMA_Abort+0x460>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d027      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a61      	ldr	r2, [pc, #388]	; (8002a2c <HAL_DMA_Abort+0x464>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d022      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a5f      	ldr	r2, [pc, #380]	; (8002a30 <HAL_DMA_Abort+0x468>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d01d      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a5e      	ldr	r2, [pc, #376]	; (8002a34 <HAL_DMA_Abort+0x46c>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d018      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a5c      	ldr	r2, [pc, #368]	; (8002a38 <HAL_DMA_Abort+0x470>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d013      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a5b      	ldr	r2, [pc, #364]	; (8002a3c <HAL_DMA_Abort+0x474>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d00e      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a59      	ldr	r2, [pc, #356]	; (8002a40 <HAL_DMA_Abort+0x478>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d009      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a58      	ldr	r2, [pc, #352]	; (8002a44 <HAL_DMA_Abort+0x47c>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d004      	beq.n	80028f2 <HAL_DMA_Abort+0x32a>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a56      	ldr	r2, [pc, #344]	; (8002a48 <HAL_DMA_Abort+0x480>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d108      	bne.n	8002904 <HAL_DMA_Abort+0x33c>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 0201 	bic.w	r2, r2, #1
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	e007      	b.n	8002914 <HAL_DMA_Abort+0x34c>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f022 0201 	bic.w	r2, r2, #1
 8002912:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002914:	e013      	b.n	800293e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002916:	f7ff f933 	bl	8001b80 <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	2b05      	cmp	r3, #5
 8002922:	d90c      	bls.n	800293e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2220      	movs	r2, #32
 8002928:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2203      	movs	r2, #3
 8002936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e12d      	b.n	8002b9a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1e5      	bne.n	8002916 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a2f      	ldr	r2, [pc, #188]	; (8002a0c <HAL_DMA_Abort+0x444>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d04a      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a2d      	ldr	r2, [pc, #180]	; (8002a10 <HAL_DMA_Abort+0x448>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d045      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a2c      	ldr	r2, [pc, #176]	; (8002a14 <HAL_DMA_Abort+0x44c>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d040      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a2a      	ldr	r2, [pc, #168]	; (8002a18 <HAL_DMA_Abort+0x450>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d03b      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a29      	ldr	r2, [pc, #164]	; (8002a1c <HAL_DMA_Abort+0x454>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d036      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a27      	ldr	r2, [pc, #156]	; (8002a20 <HAL_DMA_Abort+0x458>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d031      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a26      	ldr	r2, [pc, #152]	; (8002a24 <HAL_DMA_Abort+0x45c>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d02c      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a24      	ldr	r2, [pc, #144]	; (8002a28 <HAL_DMA_Abort+0x460>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d027      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a23      	ldr	r2, [pc, #140]	; (8002a2c <HAL_DMA_Abort+0x464>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d022      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a21      	ldr	r2, [pc, #132]	; (8002a30 <HAL_DMA_Abort+0x468>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d01d      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a20      	ldr	r2, [pc, #128]	; (8002a34 <HAL_DMA_Abort+0x46c>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d018      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a1e      	ldr	r2, [pc, #120]	; (8002a38 <HAL_DMA_Abort+0x470>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d013      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a1d      	ldr	r2, [pc, #116]	; (8002a3c <HAL_DMA_Abort+0x474>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d00e      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a1b      	ldr	r2, [pc, #108]	; (8002a40 <HAL_DMA_Abort+0x478>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d009      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a1a      	ldr	r2, [pc, #104]	; (8002a44 <HAL_DMA_Abort+0x47c>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d004      	beq.n	80029ea <HAL_DMA_Abort+0x422>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a18      	ldr	r2, [pc, #96]	; (8002a48 <HAL_DMA_Abort+0x480>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d101      	bne.n	80029ee <HAL_DMA_Abort+0x426>
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <HAL_DMA_Abort+0x428>
 80029ee:	2300      	movs	r3, #0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d02b      	beq.n	8002a4c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029fe:	f003 031f 	and.w	r3, r3, #31
 8002a02:	223f      	movs	r2, #63	; 0x3f
 8002a04:	409a      	lsls	r2, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	609a      	str	r2, [r3, #8]
 8002a0a:	e02a      	b.n	8002a62 <HAL_DMA_Abort+0x49a>
 8002a0c:	40020010 	.word	0x40020010
 8002a10:	40020028 	.word	0x40020028
 8002a14:	40020040 	.word	0x40020040
 8002a18:	40020058 	.word	0x40020058
 8002a1c:	40020070 	.word	0x40020070
 8002a20:	40020088 	.word	0x40020088
 8002a24:	400200a0 	.word	0x400200a0
 8002a28:	400200b8 	.word	0x400200b8
 8002a2c:	40020410 	.word	0x40020410
 8002a30:	40020428 	.word	0x40020428
 8002a34:	40020440 	.word	0x40020440
 8002a38:	40020458 	.word	0x40020458
 8002a3c:	40020470 	.word	0x40020470
 8002a40:	40020488 	.word	0x40020488
 8002a44:	400204a0 	.word	0x400204a0
 8002a48:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a50:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a56:	f003 031f 	and.w	r3, r3, #31
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	409a      	lsls	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a4f      	ldr	r2, [pc, #316]	; (8002ba4 <HAL_DMA_Abort+0x5dc>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d072      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a4d      	ldr	r2, [pc, #308]	; (8002ba8 <HAL_DMA_Abort+0x5e0>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d06d      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a4c      	ldr	r2, [pc, #304]	; (8002bac <HAL_DMA_Abort+0x5e4>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d068      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a4a      	ldr	r2, [pc, #296]	; (8002bb0 <HAL_DMA_Abort+0x5e8>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d063      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a49      	ldr	r2, [pc, #292]	; (8002bb4 <HAL_DMA_Abort+0x5ec>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d05e      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a47      	ldr	r2, [pc, #284]	; (8002bb8 <HAL_DMA_Abort+0x5f0>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d059      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a46      	ldr	r2, [pc, #280]	; (8002bbc <HAL_DMA_Abort+0x5f4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d054      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a44      	ldr	r2, [pc, #272]	; (8002bc0 <HAL_DMA_Abort+0x5f8>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d04f      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a43      	ldr	r2, [pc, #268]	; (8002bc4 <HAL_DMA_Abort+0x5fc>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d04a      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a41      	ldr	r2, [pc, #260]	; (8002bc8 <HAL_DMA_Abort+0x600>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d045      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a40      	ldr	r2, [pc, #256]	; (8002bcc <HAL_DMA_Abort+0x604>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d040      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a3e      	ldr	r2, [pc, #248]	; (8002bd0 <HAL_DMA_Abort+0x608>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d03b      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a3d      	ldr	r2, [pc, #244]	; (8002bd4 <HAL_DMA_Abort+0x60c>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d036      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a3b      	ldr	r2, [pc, #236]	; (8002bd8 <HAL_DMA_Abort+0x610>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d031      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a3a      	ldr	r2, [pc, #232]	; (8002bdc <HAL_DMA_Abort+0x614>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d02c      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a38      	ldr	r2, [pc, #224]	; (8002be0 <HAL_DMA_Abort+0x618>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d027      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a37      	ldr	r2, [pc, #220]	; (8002be4 <HAL_DMA_Abort+0x61c>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d022      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a35      	ldr	r2, [pc, #212]	; (8002be8 <HAL_DMA_Abort+0x620>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d01d      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a34      	ldr	r2, [pc, #208]	; (8002bec <HAL_DMA_Abort+0x624>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d018      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a32      	ldr	r2, [pc, #200]	; (8002bf0 <HAL_DMA_Abort+0x628>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d013      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a31      	ldr	r2, [pc, #196]	; (8002bf4 <HAL_DMA_Abort+0x62c>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d00e      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a2f      	ldr	r2, [pc, #188]	; (8002bf8 <HAL_DMA_Abort+0x630>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d009      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a2e      	ldr	r2, [pc, #184]	; (8002bfc <HAL_DMA_Abort+0x634>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d004      	beq.n	8002b52 <HAL_DMA_Abort+0x58a>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a2c      	ldr	r2, [pc, #176]	; (8002c00 <HAL_DMA_Abort+0x638>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d101      	bne.n	8002b56 <HAL_DMA_Abort+0x58e>
 8002b52:	2301      	movs	r3, #1
 8002b54:	e000      	b.n	8002b58 <HAL_DMA_Abort+0x590>
 8002b56:	2300      	movs	r3, #0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d015      	beq.n	8002b88 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002b64:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d00c      	beq.n	8002b88 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b7c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002b86:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3718      	adds	r7, #24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40020010 	.word	0x40020010
 8002ba8:	40020028 	.word	0x40020028
 8002bac:	40020040 	.word	0x40020040
 8002bb0:	40020058 	.word	0x40020058
 8002bb4:	40020070 	.word	0x40020070
 8002bb8:	40020088 	.word	0x40020088
 8002bbc:	400200a0 	.word	0x400200a0
 8002bc0:	400200b8 	.word	0x400200b8
 8002bc4:	40020410 	.word	0x40020410
 8002bc8:	40020428 	.word	0x40020428
 8002bcc:	40020440 	.word	0x40020440
 8002bd0:	40020458 	.word	0x40020458
 8002bd4:	40020470 	.word	0x40020470
 8002bd8:	40020488 	.word	0x40020488
 8002bdc:	400204a0 	.word	0x400204a0
 8002be0:	400204b8 	.word	0x400204b8
 8002be4:	58025408 	.word	0x58025408
 8002be8:	5802541c 	.word	0x5802541c
 8002bec:	58025430 	.word	0x58025430
 8002bf0:	58025444 	.word	0x58025444
 8002bf4:	58025458 	.word	0x58025458
 8002bf8:	5802546c 	.word	0x5802546c
 8002bfc:	58025480 	.word	0x58025480
 8002c00:	58025494 	.word	0x58025494

08002c04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e205      	b.n	8003022 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d004      	beq.n	8002c2c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2280      	movs	r2, #128	; 0x80
 8002c26:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e1fa      	b.n	8003022 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a8c      	ldr	r2, [pc, #560]	; (8002e64 <HAL_DMA_Abort_IT+0x260>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d04a      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a8b      	ldr	r2, [pc, #556]	; (8002e68 <HAL_DMA_Abort_IT+0x264>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d045      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a89      	ldr	r2, [pc, #548]	; (8002e6c <HAL_DMA_Abort_IT+0x268>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d040      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a88      	ldr	r2, [pc, #544]	; (8002e70 <HAL_DMA_Abort_IT+0x26c>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d03b      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a86      	ldr	r2, [pc, #536]	; (8002e74 <HAL_DMA_Abort_IT+0x270>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d036      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a85      	ldr	r2, [pc, #532]	; (8002e78 <HAL_DMA_Abort_IT+0x274>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d031      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a83      	ldr	r2, [pc, #524]	; (8002e7c <HAL_DMA_Abort_IT+0x278>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d02c      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a82      	ldr	r2, [pc, #520]	; (8002e80 <HAL_DMA_Abort_IT+0x27c>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d027      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a80      	ldr	r2, [pc, #512]	; (8002e84 <HAL_DMA_Abort_IT+0x280>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d022      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a7f      	ldr	r2, [pc, #508]	; (8002e88 <HAL_DMA_Abort_IT+0x284>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d01d      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a7d      	ldr	r2, [pc, #500]	; (8002e8c <HAL_DMA_Abort_IT+0x288>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d018      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a7c      	ldr	r2, [pc, #496]	; (8002e90 <HAL_DMA_Abort_IT+0x28c>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d013      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a7a      	ldr	r2, [pc, #488]	; (8002e94 <HAL_DMA_Abort_IT+0x290>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d00e      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a79      	ldr	r2, [pc, #484]	; (8002e98 <HAL_DMA_Abort_IT+0x294>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d009      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a77      	ldr	r2, [pc, #476]	; (8002e9c <HAL_DMA_Abort_IT+0x298>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d004      	beq.n	8002ccc <HAL_DMA_Abort_IT+0xc8>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a76      	ldr	r2, [pc, #472]	; (8002ea0 <HAL_DMA_Abort_IT+0x29c>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d101      	bne.n	8002cd0 <HAL_DMA_Abort_IT+0xcc>
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e000      	b.n	8002cd2 <HAL_DMA_Abort_IT+0xce>
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d065      	beq.n	8002da2 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2204      	movs	r2, #4
 8002cda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a60      	ldr	r2, [pc, #384]	; (8002e64 <HAL_DMA_Abort_IT+0x260>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d04a      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a5e      	ldr	r2, [pc, #376]	; (8002e68 <HAL_DMA_Abort_IT+0x264>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d045      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a5d      	ldr	r2, [pc, #372]	; (8002e6c <HAL_DMA_Abort_IT+0x268>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d040      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a5b      	ldr	r2, [pc, #364]	; (8002e70 <HAL_DMA_Abort_IT+0x26c>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d03b      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a5a      	ldr	r2, [pc, #360]	; (8002e74 <HAL_DMA_Abort_IT+0x270>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d036      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a58      	ldr	r2, [pc, #352]	; (8002e78 <HAL_DMA_Abort_IT+0x274>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d031      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a57      	ldr	r2, [pc, #348]	; (8002e7c <HAL_DMA_Abort_IT+0x278>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d02c      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a55      	ldr	r2, [pc, #340]	; (8002e80 <HAL_DMA_Abort_IT+0x27c>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d027      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a54      	ldr	r2, [pc, #336]	; (8002e84 <HAL_DMA_Abort_IT+0x280>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d022      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a52      	ldr	r2, [pc, #328]	; (8002e88 <HAL_DMA_Abort_IT+0x284>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d01d      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a51      	ldr	r2, [pc, #324]	; (8002e8c <HAL_DMA_Abort_IT+0x288>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d018      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a4f      	ldr	r2, [pc, #316]	; (8002e90 <HAL_DMA_Abort_IT+0x28c>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d013      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a4e      	ldr	r2, [pc, #312]	; (8002e94 <HAL_DMA_Abort_IT+0x290>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d00e      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a4c      	ldr	r2, [pc, #304]	; (8002e98 <HAL_DMA_Abort_IT+0x294>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d009      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a4b      	ldr	r2, [pc, #300]	; (8002e9c <HAL_DMA_Abort_IT+0x298>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d004      	beq.n	8002d7e <HAL_DMA_Abort_IT+0x17a>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a49      	ldr	r2, [pc, #292]	; (8002ea0 <HAL_DMA_Abort_IT+0x29c>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d108      	bne.n	8002d90 <HAL_DMA_Abort_IT+0x18c>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 0201 	bic.w	r2, r2, #1
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	e147      	b.n	8003020 <HAL_DMA_Abort_IT+0x41c>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0201 	bic.w	r2, r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	e13e      	b.n	8003020 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f022 020e 	bic.w	r2, r2, #14
 8002db0:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a2b      	ldr	r2, [pc, #172]	; (8002e64 <HAL_DMA_Abort_IT+0x260>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d04a      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a29      	ldr	r2, [pc, #164]	; (8002e68 <HAL_DMA_Abort_IT+0x264>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d045      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a28      	ldr	r2, [pc, #160]	; (8002e6c <HAL_DMA_Abort_IT+0x268>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d040      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a26      	ldr	r2, [pc, #152]	; (8002e70 <HAL_DMA_Abort_IT+0x26c>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d03b      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a25      	ldr	r2, [pc, #148]	; (8002e74 <HAL_DMA_Abort_IT+0x270>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d036      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a23      	ldr	r2, [pc, #140]	; (8002e78 <HAL_DMA_Abort_IT+0x274>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d031      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a22      	ldr	r2, [pc, #136]	; (8002e7c <HAL_DMA_Abort_IT+0x278>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d02c      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a20      	ldr	r2, [pc, #128]	; (8002e80 <HAL_DMA_Abort_IT+0x27c>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d027      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a1f      	ldr	r2, [pc, #124]	; (8002e84 <HAL_DMA_Abort_IT+0x280>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d022      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a1d      	ldr	r2, [pc, #116]	; (8002e88 <HAL_DMA_Abort_IT+0x284>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d01d      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a1c      	ldr	r2, [pc, #112]	; (8002e8c <HAL_DMA_Abort_IT+0x288>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d018      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a1a      	ldr	r2, [pc, #104]	; (8002e90 <HAL_DMA_Abort_IT+0x28c>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d013      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a19      	ldr	r2, [pc, #100]	; (8002e94 <HAL_DMA_Abort_IT+0x290>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d00e      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a17      	ldr	r2, [pc, #92]	; (8002e98 <HAL_DMA_Abort_IT+0x294>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d009      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a16      	ldr	r2, [pc, #88]	; (8002e9c <HAL_DMA_Abort_IT+0x298>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d004      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x24e>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a14      	ldr	r2, [pc, #80]	; (8002ea0 <HAL_DMA_Abort_IT+0x29c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d128      	bne.n	8002ea4 <HAL_DMA_Abort_IT+0x2a0>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 0201 	bic.w	r2, r2, #1
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	e027      	b.n	8002eb4 <HAL_DMA_Abort_IT+0x2b0>
 8002e64:	40020010 	.word	0x40020010
 8002e68:	40020028 	.word	0x40020028
 8002e6c:	40020040 	.word	0x40020040
 8002e70:	40020058 	.word	0x40020058
 8002e74:	40020070 	.word	0x40020070
 8002e78:	40020088 	.word	0x40020088
 8002e7c:	400200a0 	.word	0x400200a0
 8002e80:	400200b8 	.word	0x400200b8
 8002e84:	40020410 	.word	0x40020410
 8002e88:	40020428 	.word	0x40020428
 8002e8c:	40020440 	.word	0x40020440
 8002e90:	40020458 	.word	0x40020458
 8002e94:	40020470 	.word	0x40020470
 8002e98:	40020488 	.word	0x40020488
 8002e9c:	400204a0 	.word	0x400204a0
 8002ea0:	400204b8 	.word	0x400204b8
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f022 0201 	bic.w	r2, r2, #1
 8002eb2:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a5c      	ldr	r2, [pc, #368]	; (800302c <HAL_DMA_Abort_IT+0x428>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d072      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a5b      	ldr	r2, [pc, #364]	; (8003030 <HAL_DMA_Abort_IT+0x42c>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d06d      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a59      	ldr	r2, [pc, #356]	; (8003034 <HAL_DMA_Abort_IT+0x430>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d068      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a58      	ldr	r2, [pc, #352]	; (8003038 <HAL_DMA_Abort_IT+0x434>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d063      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a56      	ldr	r2, [pc, #344]	; (800303c <HAL_DMA_Abort_IT+0x438>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d05e      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a55      	ldr	r2, [pc, #340]	; (8003040 <HAL_DMA_Abort_IT+0x43c>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d059      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a53      	ldr	r2, [pc, #332]	; (8003044 <HAL_DMA_Abort_IT+0x440>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d054      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a52      	ldr	r2, [pc, #328]	; (8003048 <HAL_DMA_Abort_IT+0x444>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d04f      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a50      	ldr	r2, [pc, #320]	; (800304c <HAL_DMA_Abort_IT+0x448>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d04a      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a4f      	ldr	r2, [pc, #316]	; (8003050 <HAL_DMA_Abort_IT+0x44c>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d045      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a4d      	ldr	r2, [pc, #308]	; (8003054 <HAL_DMA_Abort_IT+0x450>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d040      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a4c      	ldr	r2, [pc, #304]	; (8003058 <HAL_DMA_Abort_IT+0x454>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d03b      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a4a      	ldr	r2, [pc, #296]	; (800305c <HAL_DMA_Abort_IT+0x458>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d036      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a49      	ldr	r2, [pc, #292]	; (8003060 <HAL_DMA_Abort_IT+0x45c>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d031      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a47      	ldr	r2, [pc, #284]	; (8003064 <HAL_DMA_Abort_IT+0x460>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d02c      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a46      	ldr	r2, [pc, #280]	; (8003068 <HAL_DMA_Abort_IT+0x464>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d027      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a44      	ldr	r2, [pc, #272]	; (800306c <HAL_DMA_Abort_IT+0x468>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d022      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a43      	ldr	r2, [pc, #268]	; (8003070 <HAL_DMA_Abort_IT+0x46c>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d01d      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a41      	ldr	r2, [pc, #260]	; (8003074 <HAL_DMA_Abort_IT+0x470>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d018      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a40      	ldr	r2, [pc, #256]	; (8003078 <HAL_DMA_Abort_IT+0x474>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d013      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a3e      	ldr	r2, [pc, #248]	; (800307c <HAL_DMA_Abort_IT+0x478>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d00e      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a3d      	ldr	r2, [pc, #244]	; (8003080 <HAL_DMA_Abort_IT+0x47c>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d009      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a3b      	ldr	r2, [pc, #236]	; (8003084 <HAL_DMA_Abort_IT+0x480>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d004      	beq.n	8002fa4 <HAL_DMA_Abort_IT+0x3a0>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a3a      	ldr	r2, [pc, #232]	; (8003088 <HAL_DMA_Abort_IT+0x484>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d101      	bne.n	8002fa8 <HAL_DMA_Abort_IT+0x3a4>
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e000      	b.n	8002faa <HAL_DMA_Abort_IT+0x3a6>
 8002fa8:	2300      	movs	r3, #0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d028      	beq.n	8003000 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fbc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc8:	f003 031f 	and.w	r3, r3, #31
 8002fcc:	2201      	movs	r2, #1
 8002fce:	409a      	lsls	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002fdc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00c      	beq.n	8003000 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ff0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ff4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002ffe:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003014:	2b00      	cmp	r3, #0
 8003016:	d003      	beq.n	8003020 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40020010 	.word	0x40020010
 8003030:	40020028 	.word	0x40020028
 8003034:	40020040 	.word	0x40020040
 8003038:	40020058 	.word	0x40020058
 800303c:	40020070 	.word	0x40020070
 8003040:	40020088 	.word	0x40020088
 8003044:	400200a0 	.word	0x400200a0
 8003048:	400200b8 	.word	0x400200b8
 800304c:	40020410 	.word	0x40020410
 8003050:	40020428 	.word	0x40020428
 8003054:	40020440 	.word	0x40020440
 8003058:	40020458 	.word	0x40020458
 800305c:	40020470 	.word	0x40020470
 8003060:	40020488 	.word	0x40020488
 8003064:	400204a0 	.word	0x400204a0
 8003068:	400204b8 	.word	0x400204b8
 800306c:	58025408 	.word	0x58025408
 8003070:	5802541c 	.word	0x5802541c
 8003074:	58025430 	.word	0x58025430
 8003078:	58025444 	.word	0x58025444
 800307c:	58025458 	.word	0x58025458
 8003080:	5802546c 	.word	0x5802546c
 8003084:	58025480 	.word	0x58025480
 8003088:	58025494 	.word	0x58025494

0800308c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08a      	sub	sp, #40	; 0x28
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003094:	2300      	movs	r3, #0
 8003096:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003098:	4b67      	ldr	r3, [pc, #412]	; (8003238 <HAL_DMA_IRQHandler+0x1ac>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a67      	ldr	r2, [pc, #412]	; (800323c <HAL_DMA_IRQHandler+0x1b0>)
 800309e:	fba2 2303 	umull	r2, r3, r2, r3
 80030a2:	0a9b      	lsrs	r3, r3, #10
 80030a4:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030aa:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80030b2:	6a3b      	ldr	r3, [r7, #32]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a5f      	ldr	r2, [pc, #380]	; (8003240 <HAL_DMA_IRQHandler+0x1b4>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d04a      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a5d      	ldr	r2, [pc, #372]	; (8003244 <HAL_DMA_IRQHandler+0x1b8>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d045      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a5c      	ldr	r2, [pc, #368]	; (8003248 <HAL_DMA_IRQHandler+0x1bc>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d040      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a5a      	ldr	r2, [pc, #360]	; (800324c <HAL_DMA_IRQHandler+0x1c0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d03b      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a59      	ldr	r2, [pc, #356]	; (8003250 <HAL_DMA_IRQHandler+0x1c4>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d036      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a57      	ldr	r2, [pc, #348]	; (8003254 <HAL_DMA_IRQHandler+0x1c8>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d031      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a56      	ldr	r2, [pc, #344]	; (8003258 <HAL_DMA_IRQHandler+0x1cc>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d02c      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a54      	ldr	r2, [pc, #336]	; (800325c <HAL_DMA_IRQHandler+0x1d0>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d027      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a53      	ldr	r2, [pc, #332]	; (8003260 <HAL_DMA_IRQHandler+0x1d4>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d022      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a51      	ldr	r2, [pc, #324]	; (8003264 <HAL_DMA_IRQHandler+0x1d8>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d01d      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a50      	ldr	r2, [pc, #320]	; (8003268 <HAL_DMA_IRQHandler+0x1dc>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d018      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a4e      	ldr	r2, [pc, #312]	; (800326c <HAL_DMA_IRQHandler+0x1e0>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d013      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a4d      	ldr	r2, [pc, #308]	; (8003270 <HAL_DMA_IRQHandler+0x1e4>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d00e      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a4b      	ldr	r2, [pc, #300]	; (8003274 <HAL_DMA_IRQHandler+0x1e8>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d009      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a4a      	ldr	r2, [pc, #296]	; (8003278 <HAL_DMA_IRQHandler+0x1ec>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d004      	beq.n	800315e <HAL_DMA_IRQHandler+0xd2>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a48      	ldr	r2, [pc, #288]	; (800327c <HAL_DMA_IRQHandler+0x1f0>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d101      	bne.n	8003162 <HAL_DMA_IRQHandler+0xd6>
 800315e:	2301      	movs	r3, #1
 8003160:	e000      	b.n	8003164 <HAL_DMA_IRQHandler+0xd8>
 8003162:	2300      	movs	r3, #0
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 842b 	beq.w	80039c0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	2208      	movs	r2, #8
 8003174:	409a      	lsls	r2, r3
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	4013      	ands	r3, r2
 800317a:	2b00      	cmp	r3, #0
 800317c:	f000 80a2 	beq.w	80032c4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a2e      	ldr	r2, [pc, #184]	; (8003240 <HAL_DMA_IRQHandler+0x1b4>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d04a      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a2d      	ldr	r2, [pc, #180]	; (8003244 <HAL_DMA_IRQHandler+0x1b8>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d045      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a2b      	ldr	r2, [pc, #172]	; (8003248 <HAL_DMA_IRQHandler+0x1bc>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d040      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a2a      	ldr	r2, [pc, #168]	; (800324c <HAL_DMA_IRQHandler+0x1c0>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d03b      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a28      	ldr	r2, [pc, #160]	; (8003250 <HAL_DMA_IRQHandler+0x1c4>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d036      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a27      	ldr	r2, [pc, #156]	; (8003254 <HAL_DMA_IRQHandler+0x1c8>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d031      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a25      	ldr	r2, [pc, #148]	; (8003258 <HAL_DMA_IRQHandler+0x1cc>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d02c      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a24      	ldr	r2, [pc, #144]	; (800325c <HAL_DMA_IRQHandler+0x1d0>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d027      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a22      	ldr	r2, [pc, #136]	; (8003260 <HAL_DMA_IRQHandler+0x1d4>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d022      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a21      	ldr	r2, [pc, #132]	; (8003264 <HAL_DMA_IRQHandler+0x1d8>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d01d      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a1f      	ldr	r2, [pc, #124]	; (8003268 <HAL_DMA_IRQHandler+0x1dc>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d018      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1e      	ldr	r2, [pc, #120]	; (800326c <HAL_DMA_IRQHandler+0x1e0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d013      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a1c      	ldr	r2, [pc, #112]	; (8003270 <HAL_DMA_IRQHandler+0x1e4>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d00e      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a1b      	ldr	r2, [pc, #108]	; (8003274 <HAL_DMA_IRQHandler+0x1e8>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d009      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a19      	ldr	r2, [pc, #100]	; (8003278 <HAL_DMA_IRQHandler+0x1ec>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d004      	beq.n	8003220 <HAL_DMA_IRQHandler+0x194>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a18      	ldr	r2, [pc, #96]	; (800327c <HAL_DMA_IRQHandler+0x1f0>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d12f      	bne.n	8003280 <HAL_DMA_IRQHandler+0x1f4>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	2b00      	cmp	r3, #0
 800322c:	bf14      	ite	ne
 800322e:	2301      	movne	r3, #1
 8003230:	2300      	moveq	r3, #0
 8003232:	b2db      	uxtb	r3, r3
 8003234:	e02e      	b.n	8003294 <HAL_DMA_IRQHandler+0x208>
 8003236:	bf00      	nop
 8003238:	24000000 	.word	0x24000000
 800323c:	1b4e81b5 	.word	0x1b4e81b5
 8003240:	40020010 	.word	0x40020010
 8003244:	40020028 	.word	0x40020028
 8003248:	40020040 	.word	0x40020040
 800324c:	40020058 	.word	0x40020058
 8003250:	40020070 	.word	0x40020070
 8003254:	40020088 	.word	0x40020088
 8003258:	400200a0 	.word	0x400200a0
 800325c:	400200b8 	.word	0x400200b8
 8003260:	40020410 	.word	0x40020410
 8003264:	40020428 	.word	0x40020428
 8003268:	40020440 	.word	0x40020440
 800326c:	40020458 	.word	0x40020458
 8003270:	40020470 	.word	0x40020470
 8003274:	40020488 	.word	0x40020488
 8003278:	400204a0 	.word	0x400204a0
 800327c:	400204b8 	.word	0x400204b8
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0308 	and.w	r3, r3, #8
 800328a:	2b00      	cmp	r3, #0
 800328c:	bf14      	ite	ne
 800328e:	2301      	movne	r3, #1
 8003290:	2300      	moveq	r3, #0
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	d015      	beq.n	80032c4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f022 0204 	bic.w	r2, r2, #4
 80032a6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ac:	f003 031f 	and.w	r3, r3, #31
 80032b0:	2208      	movs	r2, #8
 80032b2:	409a      	lsls	r2, r3
 80032b4:	6a3b      	ldr	r3, [r7, #32]
 80032b6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032bc:	f043 0201 	orr.w	r2, r3, #1
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c8:	f003 031f 	and.w	r3, r3, #31
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	fa22 f303 	lsr.w	r3, r2, r3
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d06e      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a69      	ldr	r2, [pc, #420]	; (8003484 <HAL_DMA_IRQHandler+0x3f8>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d04a      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a67      	ldr	r2, [pc, #412]	; (8003488 <HAL_DMA_IRQHandler+0x3fc>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d045      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a66      	ldr	r2, [pc, #408]	; (800348c <HAL_DMA_IRQHandler+0x400>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d040      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a64      	ldr	r2, [pc, #400]	; (8003490 <HAL_DMA_IRQHandler+0x404>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d03b      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a63      	ldr	r2, [pc, #396]	; (8003494 <HAL_DMA_IRQHandler+0x408>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d036      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a61      	ldr	r2, [pc, #388]	; (8003498 <HAL_DMA_IRQHandler+0x40c>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d031      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a60      	ldr	r2, [pc, #384]	; (800349c <HAL_DMA_IRQHandler+0x410>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d02c      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a5e      	ldr	r2, [pc, #376]	; (80034a0 <HAL_DMA_IRQHandler+0x414>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d027      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a5d      	ldr	r2, [pc, #372]	; (80034a4 <HAL_DMA_IRQHandler+0x418>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d022      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a5b      	ldr	r2, [pc, #364]	; (80034a8 <HAL_DMA_IRQHandler+0x41c>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d01d      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a5a      	ldr	r2, [pc, #360]	; (80034ac <HAL_DMA_IRQHandler+0x420>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d018      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a58      	ldr	r2, [pc, #352]	; (80034b0 <HAL_DMA_IRQHandler+0x424>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d013      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a57      	ldr	r2, [pc, #348]	; (80034b4 <HAL_DMA_IRQHandler+0x428>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d00e      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a55      	ldr	r2, [pc, #340]	; (80034b8 <HAL_DMA_IRQHandler+0x42c>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d009      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a54      	ldr	r2, [pc, #336]	; (80034bc <HAL_DMA_IRQHandler+0x430>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d004      	beq.n	800337a <HAL_DMA_IRQHandler+0x2ee>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a52      	ldr	r2, [pc, #328]	; (80034c0 <HAL_DMA_IRQHandler+0x434>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d10a      	bne.n	8003390 <HAL_DMA_IRQHandler+0x304>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003384:	2b00      	cmp	r3, #0
 8003386:	bf14      	ite	ne
 8003388:	2301      	movne	r3, #1
 800338a:	2300      	moveq	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	e003      	b.n	8003398 <HAL_DMA_IRQHandler+0x30c>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2300      	movs	r3, #0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00d      	beq.n	80033b8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a0:	f003 031f 	and.w	r3, r3, #31
 80033a4:	2201      	movs	r2, #1
 80033a6:	409a      	lsls	r2, r3
 80033a8:	6a3b      	ldr	r3, [r7, #32]
 80033aa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033b0:	f043 0202 	orr.w	r2, r3, #2
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033bc:	f003 031f 	and.w	r3, r3, #31
 80033c0:	2204      	movs	r2, #4
 80033c2:	409a      	lsls	r2, r3
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	4013      	ands	r3, r2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 808f 	beq.w	80034ec <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a2c      	ldr	r2, [pc, #176]	; (8003484 <HAL_DMA_IRQHandler+0x3f8>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d04a      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a2a      	ldr	r2, [pc, #168]	; (8003488 <HAL_DMA_IRQHandler+0x3fc>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d045      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a29      	ldr	r2, [pc, #164]	; (800348c <HAL_DMA_IRQHandler+0x400>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d040      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a27      	ldr	r2, [pc, #156]	; (8003490 <HAL_DMA_IRQHandler+0x404>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d03b      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a26      	ldr	r2, [pc, #152]	; (8003494 <HAL_DMA_IRQHandler+0x408>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d036      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a24      	ldr	r2, [pc, #144]	; (8003498 <HAL_DMA_IRQHandler+0x40c>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d031      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a23      	ldr	r2, [pc, #140]	; (800349c <HAL_DMA_IRQHandler+0x410>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d02c      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a21      	ldr	r2, [pc, #132]	; (80034a0 <HAL_DMA_IRQHandler+0x414>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d027      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a20      	ldr	r2, [pc, #128]	; (80034a4 <HAL_DMA_IRQHandler+0x418>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d022      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a1e      	ldr	r2, [pc, #120]	; (80034a8 <HAL_DMA_IRQHandler+0x41c>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d01d      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a1d      	ldr	r2, [pc, #116]	; (80034ac <HAL_DMA_IRQHandler+0x420>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d018      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a1b      	ldr	r2, [pc, #108]	; (80034b0 <HAL_DMA_IRQHandler+0x424>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d013      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a1a      	ldr	r2, [pc, #104]	; (80034b4 <HAL_DMA_IRQHandler+0x428>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d00e      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a18      	ldr	r2, [pc, #96]	; (80034b8 <HAL_DMA_IRQHandler+0x42c>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d009      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a17      	ldr	r2, [pc, #92]	; (80034bc <HAL_DMA_IRQHandler+0x430>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d004      	beq.n	800346e <HAL_DMA_IRQHandler+0x3e2>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a15      	ldr	r2, [pc, #84]	; (80034c0 <HAL_DMA_IRQHandler+0x434>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d12a      	bne.n	80034c4 <HAL_DMA_IRQHandler+0x438>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	2b00      	cmp	r3, #0
 800347a:	bf14      	ite	ne
 800347c:	2301      	movne	r3, #1
 800347e:	2300      	moveq	r3, #0
 8003480:	b2db      	uxtb	r3, r3
 8003482:	e023      	b.n	80034cc <HAL_DMA_IRQHandler+0x440>
 8003484:	40020010 	.word	0x40020010
 8003488:	40020028 	.word	0x40020028
 800348c:	40020040 	.word	0x40020040
 8003490:	40020058 	.word	0x40020058
 8003494:	40020070 	.word	0x40020070
 8003498:	40020088 	.word	0x40020088
 800349c:	400200a0 	.word	0x400200a0
 80034a0:	400200b8 	.word	0x400200b8
 80034a4:	40020410 	.word	0x40020410
 80034a8:	40020428 	.word	0x40020428
 80034ac:	40020440 	.word	0x40020440
 80034b0:	40020458 	.word	0x40020458
 80034b4:	40020470 	.word	0x40020470
 80034b8:	40020488 	.word	0x40020488
 80034bc:	400204a0 	.word	0x400204a0
 80034c0:	400204b8 	.word	0x400204b8
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2300      	movs	r3, #0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00d      	beq.n	80034ec <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d4:	f003 031f 	and.w	r3, r3, #31
 80034d8:	2204      	movs	r2, #4
 80034da:	409a      	lsls	r2, r3
 80034dc:	6a3b      	ldr	r3, [r7, #32]
 80034de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e4:	f043 0204 	orr.w	r2, r3, #4
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f0:	f003 031f 	and.w	r3, r3, #31
 80034f4:	2210      	movs	r2, #16
 80034f6:	409a      	lsls	r2, r3
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 80a6 	beq.w	800364e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a85      	ldr	r2, [pc, #532]	; (800371c <HAL_DMA_IRQHandler+0x690>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d04a      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a83      	ldr	r2, [pc, #524]	; (8003720 <HAL_DMA_IRQHandler+0x694>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d045      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a82      	ldr	r2, [pc, #520]	; (8003724 <HAL_DMA_IRQHandler+0x698>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d040      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a80      	ldr	r2, [pc, #512]	; (8003728 <HAL_DMA_IRQHandler+0x69c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d03b      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a7f      	ldr	r2, [pc, #508]	; (800372c <HAL_DMA_IRQHandler+0x6a0>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d036      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a7d      	ldr	r2, [pc, #500]	; (8003730 <HAL_DMA_IRQHandler+0x6a4>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d031      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a7c      	ldr	r2, [pc, #496]	; (8003734 <HAL_DMA_IRQHandler+0x6a8>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d02c      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a7a      	ldr	r2, [pc, #488]	; (8003738 <HAL_DMA_IRQHandler+0x6ac>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d027      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a79      	ldr	r2, [pc, #484]	; (800373c <HAL_DMA_IRQHandler+0x6b0>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d022      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a77      	ldr	r2, [pc, #476]	; (8003740 <HAL_DMA_IRQHandler+0x6b4>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d01d      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a76      	ldr	r2, [pc, #472]	; (8003744 <HAL_DMA_IRQHandler+0x6b8>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d018      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a74      	ldr	r2, [pc, #464]	; (8003748 <HAL_DMA_IRQHandler+0x6bc>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d013      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a73      	ldr	r2, [pc, #460]	; (800374c <HAL_DMA_IRQHandler+0x6c0>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d00e      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a71      	ldr	r2, [pc, #452]	; (8003750 <HAL_DMA_IRQHandler+0x6c4>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d009      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a70      	ldr	r2, [pc, #448]	; (8003754 <HAL_DMA_IRQHandler+0x6c8>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d004      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x516>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a6e      	ldr	r2, [pc, #440]	; (8003758 <HAL_DMA_IRQHandler+0x6cc>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d10a      	bne.n	80035b8 <HAL_DMA_IRQHandler+0x52c>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0308 	and.w	r3, r3, #8
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	bf14      	ite	ne
 80035b0:	2301      	movne	r3, #1
 80035b2:	2300      	moveq	r3, #0
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	e009      	b.n	80035cc <HAL_DMA_IRQHandler+0x540>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0304 	and.w	r3, r3, #4
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	bf14      	ite	ne
 80035c6:	2301      	movne	r3, #1
 80035c8:	2300      	moveq	r3, #0
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d03e      	beq.n	800364e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d4:	f003 031f 	and.w	r3, r3, #31
 80035d8:	2210      	movs	r2, #16
 80035da:	409a      	lsls	r2, r3
 80035dc:	6a3b      	ldr	r3, [r7, #32]
 80035de:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d018      	beq.n	8003620 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d108      	bne.n	800360e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003600:	2b00      	cmp	r3, #0
 8003602:	d024      	beq.n	800364e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	4798      	blx	r3
 800360c:	e01f      	b.n	800364e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003612:	2b00      	cmp	r3, #0
 8003614:	d01b      	beq.n	800364e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	4798      	blx	r3
 800361e:	e016      	b.n	800364e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800362a:	2b00      	cmp	r3, #0
 800362c:	d107      	bne.n	800363e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 0208 	bic.w	r2, r2, #8
 800363c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003652:	f003 031f 	and.w	r3, r3, #31
 8003656:	2220      	movs	r2, #32
 8003658:	409a      	lsls	r2, r3
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	4013      	ands	r3, r2
 800365e:	2b00      	cmp	r3, #0
 8003660:	f000 8110 	beq.w	8003884 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a2c      	ldr	r2, [pc, #176]	; (800371c <HAL_DMA_IRQHandler+0x690>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d04a      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a2b      	ldr	r2, [pc, #172]	; (8003720 <HAL_DMA_IRQHandler+0x694>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d045      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a29      	ldr	r2, [pc, #164]	; (8003724 <HAL_DMA_IRQHandler+0x698>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d040      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a28      	ldr	r2, [pc, #160]	; (8003728 <HAL_DMA_IRQHandler+0x69c>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d03b      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a26      	ldr	r2, [pc, #152]	; (800372c <HAL_DMA_IRQHandler+0x6a0>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d036      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a25      	ldr	r2, [pc, #148]	; (8003730 <HAL_DMA_IRQHandler+0x6a4>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d031      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a23      	ldr	r2, [pc, #140]	; (8003734 <HAL_DMA_IRQHandler+0x6a8>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d02c      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a22      	ldr	r2, [pc, #136]	; (8003738 <HAL_DMA_IRQHandler+0x6ac>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d027      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a20      	ldr	r2, [pc, #128]	; (800373c <HAL_DMA_IRQHandler+0x6b0>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d022      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a1f      	ldr	r2, [pc, #124]	; (8003740 <HAL_DMA_IRQHandler+0x6b4>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d01d      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a1d      	ldr	r2, [pc, #116]	; (8003744 <HAL_DMA_IRQHandler+0x6b8>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d018      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a1c      	ldr	r2, [pc, #112]	; (8003748 <HAL_DMA_IRQHandler+0x6bc>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d013      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a1a      	ldr	r2, [pc, #104]	; (800374c <HAL_DMA_IRQHandler+0x6c0>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d00e      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a19      	ldr	r2, [pc, #100]	; (8003750 <HAL_DMA_IRQHandler+0x6c4>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d009      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a17      	ldr	r2, [pc, #92]	; (8003754 <HAL_DMA_IRQHandler+0x6c8>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d004      	beq.n	8003704 <HAL_DMA_IRQHandler+0x678>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a16      	ldr	r2, [pc, #88]	; (8003758 <HAL_DMA_IRQHandler+0x6cc>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d12b      	bne.n	800375c <HAL_DMA_IRQHandler+0x6d0>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0310 	and.w	r3, r3, #16
 800370e:	2b00      	cmp	r3, #0
 8003710:	bf14      	ite	ne
 8003712:	2301      	movne	r3, #1
 8003714:	2300      	moveq	r3, #0
 8003716:	b2db      	uxtb	r3, r3
 8003718:	e02a      	b.n	8003770 <HAL_DMA_IRQHandler+0x6e4>
 800371a:	bf00      	nop
 800371c:	40020010 	.word	0x40020010
 8003720:	40020028 	.word	0x40020028
 8003724:	40020040 	.word	0x40020040
 8003728:	40020058 	.word	0x40020058
 800372c:	40020070 	.word	0x40020070
 8003730:	40020088 	.word	0x40020088
 8003734:	400200a0 	.word	0x400200a0
 8003738:	400200b8 	.word	0x400200b8
 800373c:	40020410 	.word	0x40020410
 8003740:	40020428 	.word	0x40020428
 8003744:	40020440 	.word	0x40020440
 8003748:	40020458 	.word	0x40020458
 800374c:	40020470 	.word	0x40020470
 8003750:	40020488 	.word	0x40020488
 8003754:	400204a0 	.word	0x400204a0
 8003758:	400204b8 	.word	0x400204b8
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0302 	and.w	r3, r3, #2
 8003766:	2b00      	cmp	r3, #0
 8003768:	bf14      	ite	ne
 800376a:	2301      	movne	r3, #1
 800376c:	2300      	moveq	r3, #0
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b00      	cmp	r3, #0
 8003772:	f000 8087 	beq.w	8003884 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800377a:	f003 031f 	and.w	r3, r3, #31
 800377e:	2220      	movs	r2, #32
 8003780:	409a      	lsls	r2, r3
 8003782:	6a3b      	ldr	r3, [r7, #32]
 8003784:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b04      	cmp	r3, #4
 8003790:	d139      	bne.n	8003806 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 0216 	bic.w	r2, r2, #22
 80037a0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	695a      	ldr	r2, [r3, #20]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037b0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d103      	bne.n	80037c2 <HAL_DMA_IRQHandler+0x736>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d007      	beq.n	80037d2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 0208 	bic.w	r2, r2, #8
 80037d0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d6:	f003 031f 	and.w	r3, r3, #31
 80037da:	223f      	movs	r2, #63	; 0x3f
 80037dc:	409a      	lsls	r2, r3
 80037de:	6a3b      	ldr	r3, [r7, #32]
 80037e0:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	f000 834a 	beq.w	8003e90 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	4798      	blx	r3
          }
          return;
 8003804:	e344      	b.n	8003e90 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d018      	beq.n	8003846 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d108      	bne.n	8003834 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003826:	2b00      	cmp	r3, #0
 8003828:	d02c      	beq.n	8003884 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	4798      	blx	r3
 8003832:	e027      	b.n	8003884 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003838:	2b00      	cmp	r3, #0
 800383a:	d023      	beq.n	8003884 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	4798      	blx	r3
 8003844:	e01e      	b.n	8003884 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003850:	2b00      	cmp	r3, #0
 8003852:	d10f      	bne.n	8003874 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 0210 	bic.w	r2, r2, #16
 8003862:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003878:	2b00      	cmp	r3, #0
 800387a:	d003      	beq.n	8003884 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 8306 	beq.w	8003e9a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 8088 	beq.w	80039ac <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2204      	movs	r2, #4
 80038a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a7a      	ldr	r2, [pc, #488]	; (8003a94 <HAL_DMA_IRQHandler+0xa08>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d04a      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a79      	ldr	r2, [pc, #484]	; (8003a98 <HAL_DMA_IRQHandler+0xa0c>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d045      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a77      	ldr	r2, [pc, #476]	; (8003a9c <HAL_DMA_IRQHandler+0xa10>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d040      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a76      	ldr	r2, [pc, #472]	; (8003aa0 <HAL_DMA_IRQHandler+0xa14>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d03b      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a74      	ldr	r2, [pc, #464]	; (8003aa4 <HAL_DMA_IRQHandler+0xa18>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d036      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a73      	ldr	r2, [pc, #460]	; (8003aa8 <HAL_DMA_IRQHandler+0xa1c>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d031      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a71      	ldr	r2, [pc, #452]	; (8003aac <HAL_DMA_IRQHandler+0xa20>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d02c      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a70      	ldr	r2, [pc, #448]	; (8003ab0 <HAL_DMA_IRQHandler+0xa24>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d027      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a6e      	ldr	r2, [pc, #440]	; (8003ab4 <HAL_DMA_IRQHandler+0xa28>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d022      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a6d      	ldr	r2, [pc, #436]	; (8003ab8 <HAL_DMA_IRQHandler+0xa2c>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d01d      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a6b      	ldr	r2, [pc, #428]	; (8003abc <HAL_DMA_IRQHandler+0xa30>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d018      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a6a      	ldr	r2, [pc, #424]	; (8003ac0 <HAL_DMA_IRQHandler+0xa34>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d013      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a68      	ldr	r2, [pc, #416]	; (8003ac4 <HAL_DMA_IRQHandler+0xa38>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d00e      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a67      	ldr	r2, [pc, #412]	; (8003ac8 <HAL_DMA_IRQHandler+0xa3c>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d009      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a65      	ldr	r2, [pc, #404]	; (8003acc <HAL_DMA_IRQHandler+0xa40>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d004      	beq.n	8003944 <HAL_DMA_IRQHandler+0x8b8>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a64      	ldr	r2, [pc, #400]	; (8003ad0 <HAL_DMA_IRQHandler+0xa44>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d108      	bne.n	8003956 <HAL_DMA_IRQHandler+0x8ca>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f022 0201 	bic.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	e007      	b.n	8003966 <HAL_DMA_IRQHandler+0x8da>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f022 0201 	bic.w	r2, r2, #1
 8003964:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	3301      	adds	r3, #1
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800396e:	429a      	cmp	r2, r3
 8003970:	d307      	bcc.n	8003982 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b00      	cmp	r3, #0
 800397e:	d1f2      	bne.n	8003966 <HAL_DMA_IRQHandler+0x8da>
 8003980:	e000      	b.n	8003984 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003982:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	d004      	beq.n	80039a4 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2203      	movs	r2, #3
 800399e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80039a2:	e003      	b.n	80039ac <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f000 8272 	beq.w	8003e9a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	4798      	blx	r3
 80039be:	e26c      	b.n	8003e9a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a43      	ldr	r2, [pc, #268]	; (8003ad4 <HAL_DMA_IRQHandler+0xa48>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d022      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x984>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a42      	ldr	r2, [pc, #264]	; (8003ad8 <HAL_DMA_IRQHandler+0xa4c>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d01d      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x984>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a40      	ldr	r2, [pc, #256]	; (8003adc <HAL_DMA_IRQHandler+0xa50>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d018      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x984>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a3f      	ldr	r2, [pc, #252]	; (8003ae0 <HAL_DMA_IRQHandler+0xa54>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d013      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x984>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a3d      	ldr	r2, [pc, #244]	; (8003ae4 <HAL_DMA_IRQHandler+0xa58>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d00e      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x984>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a3c      	ldr	r2, [pc, #240]	; (8003ae8 <HAL_DMA_IRQHandler+0xa5c>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d009      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x984>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a3a      	ldr	r2, [pc, #232]	; (8003aec <HAL_DMA_IRQHandler+0xa60>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d004      	beq.n	8003a10 <HAL_DMA_IRQHandler+0x984>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a39      	ldr	r2, [pc, #228]	; (8003af0 <HAL_DMA_IRQHandler+0xa64>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d101      	bne.n	8003a14 <HAL_DMA_IRQHandler+0x988>
 8003a10:	2301      	movs	r3, #1
 8003a12:	e000      	b.n	8003a16 <HAL_DMA_IRQHandler+0x98a>
 8003a14:	2300      	movs	r3, #0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f000 823f 	beq.w	8003e9a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a28:	f003 031f 	and.w	r3, r3, #31
 8003a2c:	2204      	movs	r2, #4
 8003a2e:	409a      	lsls	r2, r3
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	4013      	ands	r3, r2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f000 80cd 	beq.w	8003bd4 <HAL_DMA_IRQHandler+0xb48>
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	f003 0304 	and.w	r3, r3, #4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f000 80c7 	beq.w	8003bd4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4a:	f003 031f 	and.w	r3, r3, #31
 8003a4e:	2204      	movs	r2, #4
 8003a50:	409a      	lsls	r2, r3
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d049      	beq.n	8003af4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d109      	bne.n	8003a7e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f000 8210 	beq.w	8003e94 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a7c:	e20a      	b.n	8003e94 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 8206 	beq.w	8003e94 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a90:	e200      	b.n	8003e94 <HAL_DMA_IRQHandler+0xe08>
 8003a92:	bf00      	nop
 8003a94:	40020010 	.word	0x40020010
 8003a98:	40020028 	.word	0x40020028
 8003a9c:	40020040 	.word	0x40020040
 8003aa0:	40020058 	.word	0x40020058
 8003aa4:	40020070 	.word	0x40020070
 8003aa8:	40020088 	.word	0x40020088
 8003aac:	400200a0 	.word	0x400200a0
 8003ab0:	400200b8 	.word	0x400200b8
 8003ab4:	40020410 	.word	0x40020410
 8003ab8:	40020428 	.word	0x40020428
 8003abc:	40020440 	.word	0x40020440
 8003ac0:	40020458 	.word	0x40020458
 8003ac4:	40020470 	.word	0x40020470
 8003ac8:	40020488 	.word	0x40020488
 8003acc:	400204a0 	.word	0x400204a0
 8003ad0:	400204b8 	.word	0x400204b8
 8003ad4:	58025408 	.word	0x58025408
 8003ad8:	5802541c 	.word	0x5802541c
 8003adc:	58025430 	.word	0x58025430
 8003ae0:	58025444 	.word	0x58025444
 8003ae4:	58025458 	.word	0x58025458
 8003ae8:	5802546c 	.word	0x5802546c
 8003aec:	58025480 	.word	0x58025480
 8003af0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	f003 0320 	and.w	r3, r3, #32
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d160      	bne.n	8003bc0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a8c      	ldr	r2, [pc, #560]	; (8003d34 <HAL_DMA_IRQHandler+0xca8>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d04a      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a8a      	ldr	r2, [pc, #552]	; (8003d38 <HAL_DMA_IRQHandler+0xcac>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d045      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a89      	ldr	r2, [pc, #548]	; (8003d3c <HAL_DMA_IRQHandler+0xcb0>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d040      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a87      	ldr	r2, [pc, #540]	; (8003d40 <HAL_DMA_IRQHandler+0xcb4>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d03b      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a86      	ldr	r2, [pc, #536]	; (8003d44 <HAL_DMA_IRQHandler+0xcb8>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d036      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a84      	ldr	r2, [pc, #528]	; (8003d48 <HAL_DMA_IRQHandler+0xcbc>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d031      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a83      	ldr	r2, [pc, #524]	; (8003d4c <HAL_DMA_IRQHandler+0xcc0>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d02c      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a81      	ldr	r2, [pc, #516]	; (8003d50 <HAL_DMA_IRQHandler+0xcc4>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d027      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a80      	ldr	r2, [pc, #512]	; (8003d54 <HAL_DMA_IRQHandler+0xcc8>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d022      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a7e      	ldr	r2, [pc, #504]	; (8003d58 <HAL_DMA_IRQHandler+0xccc>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d01d      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a7d      	ldr	r2, [pc, #500]	; (8003d5c <HAL_DMA_IRQHandler+0xcd0>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d018      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a7b      	ldr	r2, [pc, #492]	; (8003d60 <HAL_DMA_IRQHandler+0xcd4>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d013      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a7a      	ldr	r2, [pc, #488]	; (8003d64 <HAL_DMA_IRQHandler+0xcd8>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d00e      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a78      	ldr	r2, [pc, #480]	; (8003d68 <HAL_DMA_IRQHandler+0xcdc>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d009      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a77      	ldr	r2, [pc, #476]	; (8003d6c <HAL_DMA_IRQHandler+0xce0>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d004      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xb12>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a75      	ldr	r2, [pc, #468]	; (8003d70 <HAL_DMA_IRQHandler+0xce4>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d108      	bne.n	8003bb0 <HAL_DMA_IRQHandler+0xb24>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f022 0208 	bic.w	r2, r2, #8
 8003bac:	601a      	str	r2, [r3, #0]
 8003bae:	e007      	b.n	8003bc0 <HAL_DMA_IRQHandler+0xb34>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f022 0204 	bic.w	r2, r2, #4
 8003bbe:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	f000 8165 	beq.w	8003e94 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003bd2:	e15f      	b.n	8003e94 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bd8:	f003 031f 	and.w	r3, r3, #31
 8003bdc:	2202      	movs	r2, #2
 8003bde:	409a      	lsls	r2, r3
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	4013      	ands	r3, r2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 80c5 	beq.w	8003d74 <HAL_DMA_IRQHandler+0xce8>
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f000 80bf 	beq.w	8003d74 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bfa:	f003 031f 	and.w	r3, r3, #31
 8003bfe:	2202      	movs	r2, #2
 8003c00:	409a      	lsls	r2, r3
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d018      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d109      	bne.n	8003c2e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 813a 	beq.w	8003e98 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c2c:	e134      	b.n	8003e98 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f000 8130 	beq.w	8003e98 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c40:	e12a      	b.n	8003e98 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	f003 0320 	and.w	r3, r3, #32
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d168      	bne.n	8003d1e <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a38      	ldr	r2, [pc, #224]	; (8003d34 <HAL_DMA_IRQHandler+0xca8>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d04a      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a37      	ldr	r2, [pc, #220]	; (8003d38 <HAL_DMA_IRQHandler+0xcac>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d045      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a35      	ldr	r2, [pc, #212]	; (8003d3c <HAL_DMA_IRQHandler+0xcb0>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d040      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a34      	ldr	r2, [pc, #208]	; (8003d40 <HAL_DMA_IRQHandler+0xcb4>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d03b      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a32      	ldr	r2, [pc, #200]	; (8003d44 <HAL_DMA_IRQHandler+0xcb8>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d036      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a31      	ldr	r2, [pc, #196]	; (8003d48 <HAL_DMA_IRQHandler+0xcbc>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d031      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a2f      	ldr	r2, [pc, #188]	; (8003d4c <HAL_DMA_IRQHandler+0xcc0>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d02c      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a2e      	ldr	r2, [pc, #184]	; (8003d50 <HAL_DMA_IRQHandler+0xcc4>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d027      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a2c      	ldr	r2, [pc, #176]	; (8003d54 <HAL_DMA_IRQHandler+0xcc8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d022      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a2b      	ldr	r2, [pc, #172]	; (8003d58 <HAL_DMA_IRQHandler+0xccc>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d01d      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a29      	ldr	r2, [pc, #164]	; (8003d5c <HAL_DMA_IRQHandler+0xcd0>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d018      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a28      	ldr	r2, [pc, #160]	; (8003d60 <HAL_DMA_IRQHandler+0xcd4>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d013      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a26      	ldr	r2, [pc, #152]	; (8003d64 <HAL_DMA_IRQHandler+0xcd8>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d00e      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a25      	ldr	r2, [pc, #148]	; (8003d68 <HAL_DMA_IRQHandler+0xcdc>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d009      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a23      	ldr	r2, [pc, #140]	; (8003d6c <HAL_DMA_IRQHandler+0xce0>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d004      	beq.n	8003cec <HAL_DMA_IRQHandler+0xc60>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a22      	ldr	r2, [pc, #136]	; (8003d70 <HAL_DMA_IRQHandler+0xce4>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d108      	bne.n	8003cfe <HAL_DMA_IRQHandler+0xc72>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0214 	bic.w	r2, r2, #20
 8003cfa:	601a      	str	r2, [r3, #0]
 8003cfc:	e007      	b.n	8003d0e <HAL_DMA_IRQHandler+0xc82>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 020a 	bic.w	r2, r2, #10
 8003d0c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f000 80b8 	beq.w	8003e98 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d30:	e0b2      	b.n	8003e98 <HAL_DMA_IRQHandler+0xe0c>
 8003d32:	bf00      	nop
 8003d34:	40020010 	.word	0x40020010
 8003d38:	40020028 	.word	0x40020028
 8003d3c:	40020040 	.word	0x40020040
 8003d40:	40020058 	.word	0x40020058
 8003d44:	40020070 	.word	0x40020070
 8003d48:	40020088 	.word	0x40020088
 8003d4c:	400200a0 	.word	0x400200a0
 8003d50:	400200b8 	.word	0x400200b8
 8003d54:	40020410 	.word	0x40020410
 8003d58:	40020428 	.word	0x40020428
 8003d5c:	40020440 	.word	0x40020440
 8003d60:	40020458 	.word	0x40020458
 8003d64:	40020470 	.word	0x40020470
 8003d68:	40020488 	.word	0x40020488
 8003d6c:	400204a0 	.word	0x400204a0
 8003d70:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d78:	f003 031f 	and.w	r3, r3, #31
 8003d7c:	2208      	movs	r2, #8
 8003d7e:	409a      	lsls	r2, r3
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	4013      	ands	r3, r2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 8088 	beq.w	8003e9a <HAL_DMA_IRQHandler+0xe0e>
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	f003 0308 	and.w	r3, r3, #8
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 8082 	beq.w	8003e9a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a41      	ldr	r2, [pc, #260]	; (8003ea0 <HAL_DMA_IRQHandler+0xe14>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d04a      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a3f      	ldr	r2, [pc, #252]	; (8003ea4 <HAL_DMA_IRQHandler+0xe18>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d045      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a3e      	ldr	r2, [pc, #248]	; (8003ea8 <HAL_DMA_IRQHandler+0xe1c>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d040      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a3c      	ldr	r2, [pc, #240]	; (8003eac <HAL_DMA_IRQHandler+0xe20>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d03b      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a3b      	ldr	r2, [pc, #236]	; (8003eb0 <HAL_DMA_IRQHandler+0xe24>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d036      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a39      	ldr	r2, [pc, #228]	; (8003eb4 <HAL_DMA_IRQHandler+0xe28>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d031      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a38      	ldr	r2, [pc, #224]	; (8003eb8 <HAL_DMA_IRQHandler+0xe2c>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d02c      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a36      	ldr	r2, [pc, #216]	; (8003ebc <HAL_DMA_IRQHandler+0xe30>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d027      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a35      	ldr	r2, [pc, #212]	; (8003ec0 <HAL_DMA_IRQHandler+0xe34>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d022      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a33      	ldr	r2, [pc, #204]	; (8003ec4 <HAL_DMA_IRQHandler+0xe38>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d01d      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a32      	ldr	r2, [pc, #200]	; (8003ec8 <HAL_DMA_IRQHandler+0xe3c>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d018      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a30      	ldr	r2, [pc, #192]	; (8003ecc <HAL_DMA_IRQHandler+0xe40>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d013      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a2f      	ldr	r2, [pc, #188]	; (8003ed0 <HAL_DMA_IRQHandler+0xe44>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d00e      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a2d      	ldr	r2, [pc, #180]	; (8003ed4 <HAL_DMA_IRQHandler+0xe48>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d009      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a2c      	ldr	r2, [pc, #176]	; (8003ed8 <HAL_DMA_IRQHandler+0xe4c>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d004      	beq.n	8003e36 <HAL_DMA_IRQHandler+0xdaa>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a2a      	ldr	r2, [pc, #168]	; (8003edc <HAL_DMA_IRQHandler+0xe50>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d108      	bne.n	8003e48 <HAL_DMA_IRQHandler+0xdbc>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f022 021c 	bic.w	r2, r2, #28
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	e007      	b.n	8003e58 <HAL_DMA_IRQHandler+0xdcc>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f022 020e 	bic.w	r2, r2, #14
 8003e56:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e5c:	f003 031f 	and.w	r3, r3, #31
 8003e60:	2201      	movs	r2, #1
 8003e62:	409a      	lsls	r2, r3
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d009      	beq.n	8003e9a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	4798      	blx	r3
 8003e8e:	e004      	b.n	8003e9a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003e90:	bf00      	nop
 8003e92:	e002      	b.n	8003e9a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e94:	bf00      	nop
 8003e96:	e000      	b.n	8003e9a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e98:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003e9a:	3728      	adds	r7, #40	; 0x28
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	40020010 	.word	0x40020010
 8003ea4:	40020028 	.word	0x40020028
 8003ea8:	40020040 	.word	0x40020040
 8003eac:	40020058 	.word	0x40020058
 8003eb0:	40020070 	.word	0x40020070
 8003eb4:	40020088 	.word	0x40020088
 8003eb8:	400200a0 	.word	0x400200a0
 8003ebc:	400200b8 	.word	0x400200b8
 8003ec0:	40020410 	.word	0x40020410
 8003ec4:	40020428 	.word	0x40020428
 8003ec8:	40020440 	.word	0x40020440
 8003ecc:	40020458 	.word	0x40020458
 8003ed0:	40020470 	.word	0x40020470
 8003ed4:	40020488 	.word	0x40020488
 8003ed8:	400204a0 	.word	0x400204a0
 8003edc:	400204b8 	.word	0x400204b8

08003ee0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003eee:	b2db      	uxtb	r3, r3
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a42      	ldr	r2, [pc, #264]	; (8004014 <DMA_CalcBaseAndBitshift+0x118>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d04a      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a41      	ldr	r2, [pc, #260]	; (8004018 <DMA_CalcBaseAndBitshift+0x11c>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d045      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a3f      	ldr	r2, [pc, #252]	; (800401c <DMA_CalcBaseAndBitshift+0x120>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d040      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a3e      	ldr	r2, [pc, #248]	; (8004020 <DMA_CalcBaseAndBitshift+0x124>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d03b      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a3c      	ldr	r2, [pc, #240]	; (8004024 <DMA_CalcBaseAndBitshift+0x128>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d036      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a3b      	ldr	r2, [pc, #236]	; (8004028 <DMA_CalcBaseAndBitshift+0x12c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d031      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a39      	ldr	r2, [pc, #228]	; (800402c <DMA_CalcBaseAndBitshift+0x130>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d02c      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a38      	ldr	r2, [pc, #224]	; (8004030 <DMA_CalcBaseAndBitshift+0x134>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d027      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a36      	ldr	r2, [pc, #216]	; (8004034 <DMA_CalcBaseAndBitshift+0x138>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d022      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a35      	ldr	r2, [pc, #212]	; (8004038 <DMA_CalcBaseAndBitshift+0x13c>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d01d      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a33      	ldr	r2, [pc, #204]	; (800403c <DMA_CalcBaseAndBitshift+0x140>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d018      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a32      	ldr	r2, [pc, #200]	; (8004040 <DMA_CalcBaseAndBitshift+0x144>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d013      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a30      	ldr	r2, [pc, #192]	; (8004044 <DMA_CalcBaseAndBitshift+0x148>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d00e      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a2f      	ldr	r2, [pc, #188]	; (8004048 <DMA_CalcBaseAndBitshift+0x14c>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d009      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a2d      	ldr	r2, [pc, #180]	; (800404c <DMA_CalcBaseAndBitshift+0x150>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d004      	beq.n	8003fa4 <DMA_CalcBaseAndBitshift+0xa8>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a2c      	ldr	r2, [pc, #176]	; (8004050 <DMA_CalcBaseAndBitshift+0x154>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d101      	bne.n	8003fa8 <DMA_CalcBaseAndBitshift+0xac>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e000      	b.n	8003faa <DMA_CalcBaseAndBitshift+0xae>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d024      	beq.n	8003ff8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	3b10      	subs	r3, #16
 8003fb6:	4a27      	ldr	r2, [pc, #156]	; (8004054 <DMA_CalcBaseAndBitshift+0x158>)
 8003fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003fbc:	091b      	lsrs	r3, r3, #4
 8003fbe:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f003 0307 	and.w	r3, r3, #7
 8003fc6:	4a24      	ldr	r2, [pc, #144]	; (8004058 <DMA_CalcBaseAndBitshift+0x15c>)
 8003fc8:	5cd3      	ldrb	r3, [r2, r3]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b03      	cmp	r3, #3
 8003fd4:	d908      	bls.n	8003fe8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	461a      	mov	r2, r3
 8003fdc:	4b1f      	ldr	r3, [pc, #124]	; (800405c <DMA_CalcBaseAndBitshift+0x160>)
 8003fde:	4013      	ands	r3, r2
 8003fe0:	1d1a      	adds	r2, r3, #4
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	659a      	str	r2, [r3, #88]	; 0x58
 8003fe6:	e00d      	b.n	8004004 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	461a      	mov	r2, r3
 8003fee:	4b1b      	ldr	r3, [pc, #108]	; (800405c <DMA_CalcBaseAndBitshift+0x160>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6593      	str	r3, [r2, #88]	; 0x58
 8003ff6:	e005      	b.n	8004004 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004008:	4618      	mov	r0, r3
 800400a:	3714      	adds	r7, #20
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr
 8004014:	40020010 	.word	0x40020010
 8004018:	40020028 	.word	0x40020028
 800401c:	40020040 	.word	0x40020040
 8004020:	40020058 	.word	0x40020058
 8004024:	40020070 	.word	0x40020070
 8004028:	40020088 	.word	0x40020088
 800402c:	400200a0 	.word	0x400200a0
 8004030:	400200b8 	.word	0x400200b8
 8004034:	40020410 	.word	0x40020410
 8004038:	40020428 	.word	0x40020428
 800403c:	40020440 	.word	0x40020440
 8004040:	40020458 	.word	0x40020458
 8004044:	40020470 	.word	0x40020470
 8004048:	40020488 	.word	0x40020488
 800404c:	400204a0 	.word	0x400204a0
 8004050:	400204b8 	.word	0x400204b8
 8004054:	aaaaaaab 	.word	0xaaaaaaab
 8004058:	08015878 	.word	0x08015878
 800405c:	fffffc00 	.word	0xfffffc00

08004060 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004068:	2300      	movs	r3, #0
 800406a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d120      	bne.n	80040b6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004078:	2b03      	cmp	r3, #3
 800407a:	d858      	bhi.n	800412e <DMA_CheckFifoParam+0xce>
 800407c:	a201      	add	r2, pc, #4	; (adr r2, 8004084 <DMA_CheckFifoParam+0x24>)
 800407e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004082:	bf00      	nop
 8004084:	08004095 	.word	0x08004095
 8004088:	080040a7 	.word	0x080040a7
 800408c:	08004095 	.word	0x08004095
 8004090:	0800412f 	.word	0x0800412f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004098:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d048      	beq.n	8004132 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80040a4:	e045      	b.n	8004132 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040aa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040ae:	d142      	bne.n	8004136 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80040b4:	e03f      	b.n	8004136 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040be:	d123      	bne.n	8004108 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c4:	2b03      	cmp	r3, #3
 80040c6:	d838      	bhi.n	800413a <DMA_CheckFifoParam+0xda>
 80040c8:	a201      	add	r2, pc, #4	; (adr r2, 80040d0 <DMA_CheckFifoParam+0x70>)
 80040ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ce:	bf00      	nop
 80040d0:	080040e1 	.word	0x080040e1
 80040d4:	080040e7 	.word	0x080040e7
 80040d8:	080040e1 	.word	0x080040e1
 80040dc:	080040f9 	.word	0x080040f9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	73fb      	strb	r3, [r7, #15]
        break;
 80040e4:	e030      	b.n	8004148 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d025      	beq.n	800413e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80040f6:	e022      	b.n	800413e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004100:	d11f      	bne.n	8004142 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004106:	e01c      	b.n	8004142 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410c:	2b02      	cmp	r3, #2
 800410e:	d902      	bls.n	8004116 <DMA_CheckFifoParam+0xb6>
 8004110:	2b03      	cmp	r3, #3
 8004112:	d003      	beq.n	800411c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004114:	e018      	b.n	8004148 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	73fb      	strb	r3, [r7, #15]
        break;
 800411a:	e015      	b.n	8004148 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004120:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004124:	2b00      	cmp	r3, #0
 8004126:	d00e      	beq.n	8004146 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	73fb      	strb	r3, [r7, #15]
    break;
 800412c:	e00b      	b.n	8004146 <DMA_CheckFifoParam+0xe6>
        break;
 800412e:	bf00      	nop
 8004130:	e00a      	b.n	8004148 <DMA_CheckFifoParam+0xe8>
        break;
 8004132:	bf00      	nop
 8004134:	e008      	b.n	8004148 <DMA_CheckFifoParam+0xe8>
        break;
 8004136:	bf00      	nop
 8004138:	e006      	b.n	8004148 <DMA_CheckFifoParam+0xe8>
        break;
 800413a:	bf00      	nop
 800413c:	e004      	b.n	8004148 <DMA_CheckFifoParam+0xe8>
        break;
 800413e:	bf00      	nop
 8004140:	e002      	b.n	8004148 <DMA_CheckFifoParam+0xe8>
        break;
 8004142:	bf00      	nop
 8004144:	e000      	b.n	8004148 <DMA_CheckFifoParam+0xe8>
    break;
 8004146:	bf00      	nop
    }
  }

  return status;
 8004148:	7bfb      	ldrb	r3, [r7, #15]
}
 800414a:	4618      	mov	r0, r3
 800414c:	3714      	adds	r7, #20
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop

08004158 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a38      	ldr	r2, [pc, #224]	; (800424c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d022      	beq.n	80041b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a36      	ldr	r2, [pc, #216]	; (8004250 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d01d      	beq.n	80041b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a35      	ldr	r2, [pc, #212]	; (8004254 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d018      	beq.n	80041b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a33      	ldr	r2, [pc, #204]	; (8004258 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d013      	beq.n	80041b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a32      	ldr	r2, [pc, #200]	; (800425c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d00e      	beq.n	80041b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a30      	ldr	r2, [pc, #192]	; (8004260 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d009      	beq.n	80041b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a2f      	ldr	r2, [pc, #188]	; (8004264 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d004      	beq.n	80041b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a2d      	ldr	r2, [pc, #180]	; (8004268 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d101      	bne.n	80041ba <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80041b6:	2301      	movs	r3, #1
 80041b8:	e000      	b.n	80041bc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80041ba:	2300      	movs	r3, #0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d01a      	beq.n	80041f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	3b08      	subs	r3, #8
 80041c8:	4a28      	ldr	r2, [pc, #160]	; (800426c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80041ca:	fba2 2303 	umull	r2, r3, r2, r3
 80041ce:	091b      	lsrs	r3, r3, #4
 80041d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	4b26      	ldr	r3, [pc, #152]	; (8004270 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80041d6:	4413      	add	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	461a      	mov	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a24      	ldr	r2, [pc, #144]	; (8004274 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80041e4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f003 031f 	and.w	r3, r3, #31
 80041ec:	2201      	movs	r2, #1
 80041ee:	409a      	lsls	r2, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80041f4:	e024      	b.n	8004240 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	3b10      	subs	r3, #16
 80041fe:	4a1e      	ldr	r2, [pc, #120]	; (8004278 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004200:	fba2 2303 	umull	r2, r3, r2, r3
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	4a1c      	ldr	r2, [pc, #112]	; (800427c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d806      	bhi.n	800421e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	4a1b      	ldr	r2, [pc, #108]	; (8004280 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d902      	bls.n	800421e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	3308      	adds	r3, #8
 800421c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	4b18      	ldr	r3, [pc, #96]	; (8004284 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004222:	4413      	add	r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	461a      	mov	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a16      	ldr	r2, [pc, #88]	; (8004288 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004230:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f003 031f 	and.w	r3, r3, #31
 8004238:	2201      	movs	r2, #1
 800423a:	409a      	lsls	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004240:	bf00      	nop
 8004242:	3714      	adds	r7, #20
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr
 800424c:	58025408 	.word	0x58025408
 8004250:	5802541c 	.word	0x5802541c
 8004254:	58025430 	.word	0x58025430
 8004258:	58025444 	.word	0x58025444
 800425c:	58025458 	.word	0x58025458
 8004260:	5802546c 	.word	0x5802546c
 8004264:	58025480 	.word	0x58025480
 8004268:	58025494 	.word	0x58025494
 800426c:	cccccccd 	.word	0xcccccccd
 8004270:	16009600 	.word	0x16009600
 8004274:	58025880 	.word	0x58025880
 8004278:	aaaaaaab 	.word	0xaaaaaaab
 800427c:	400204b8 	.word	0x400204b8
 8004280:	4002040f 	.word	0x4002040f
 8004284:	10008200 	.word	0x10008200
 8004288:	40020880 	.word	0x40020880

0800428c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	b2db      	uxtb	r3, r3
 800429a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d04a      	beq.n	8004338 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2b08      	cmp	r3, #8
 80042a6:	d847      	bhi.n	8004338 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a25      	ldr	r2, [pc, #148]	; (8004344 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d022      	beq.n	80042f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a24      	ldr	r2, [pc, #144]	; (8004348 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d01d      	beq.n	80042f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a22      	ldr	r2, [pc, #136]	; (800434c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d018      	beq.n	80042f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a21      	ldr	r2, [pc, #132]	; (8004350 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d013      	beq.n	80042f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a1f      	ldr	r2, [pc, #124]	; (8004354 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d00e      	beq.n	80042f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a1e      	ldr	r2, [pc, #120]	; (8004358 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d009      	beq.n	80042f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a1c      	ldr	r2, [pc, #112]	; (800435c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d004      	beq.n	80042f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a1b      	ldr	r2, [pc, #108]	; (8004360 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d101      	bne.n	80042fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80042f8:	2301      	movs	r3, #1
 80042fa:	e000      	b.n	80042fe <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80042fc:	2300      	movs	r3, #0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00a      	beq.n	8004318 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	4b17      	ldr	r3, [pc, #92]	; (8004364 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004306:	4413      	add	r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	461a      	mov	r2, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a15      	ldr	r2, [pc, #84]	; (8004368 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004314:	671a      	str	r2, [r3, #112]	; 0x70
 8004316:	e009      	b.n	800432c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	4b14      	ldr	r3, [pc, #80]	; (800436c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800431c:	4413      	add	r3, r2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	461a      	mov	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a11      	ldr	r2, [pc, #68]	; (8004370 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800432a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	3b01      	subs	r3, #1
 8004330:	2201      	movs	r2, #1
 8004332:	409a      	lsls	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004338:	bf00      	nop
 800433a:	3714      	adds	r7, #20
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr
 8004344:	58025408 	.word	0x58025408
 8004348:	5802541c 	.word	0x5802541c
 800434c:	58025430 	.word	0x58025430
 8004350:	58025444 	.word	0x58025444
 8004354:	58025458 	.word	0x58025458
 8004358:	5802546c 	.word	0x5802546c
 800435c:	58025480 	.word	0x58025480
 8004360:	58025494 	.word	0x58025494
 8004364:	1600963f 	.word	0x1600963f
 8004368:	58025940 	.word	0x58025940
 800436c:	1000823f 	.word	0x1000823f
 8004370:	40020940 	.word	0x40020940

08004374 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004374:	b480      	push	{r7}
 8004376:	b089      	sub	sp, #36	; 0x24
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800437e:	2300      	movs	r3, #0
 8004380:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004382:	4b89      	ldr	r3, [pc, #548]	; (80045a8 <HAL_GPIO_Init+0x234>)
 8004384:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004386:	e194      	b.n	80046b2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	2101      	movs	r1, #1
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	fa01 f303 	lsl.w	r3, r1, r3
 8004394:	4013      	ands	r3, r2
 8004396:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	2b00      	cmp	r3, #0
 800439c:	f000 8186 	beq.w	80046ac <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d00b      	beq.n	80043c0 <HAL_GPIO_Init+0x4c>
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d007      	beq.n	80043c0 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043b4:	2b11      	cmp	r3, #17
 80043b6:	d003      	beq.n	80043c0 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	2b12      	cmp	r3, #18
 80043be:	d130      	bne.n	8004422 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	005b      	lsls	r3, r3, #1
 80043ca:	2203      	movs	r2, #3
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	43db      	mvns	r3, r3
 80043d2:	69ba      	ldr	r2, [r7, #24]
 80043d4:	4013      	ands	r3, r2
 80043d6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	fa02 f303 	lsl.w	r3, r2, r3
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	69ba      	ldr	r2, [r7, #24]
 80043ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80043f6:	2201      	movs	r2, #1
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	43db      	mvns	r3, r3
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	4013      	ands	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	091b      	lsrs	r3, r3, #4
 800440c:	f003 0201 	and.w	r2, r3, #1
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	4313      	orrs	r3, r2
 800441a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	2203      	movs	r2, #3
 800442e:	fa02 f303 	lsl.w	r3, r2, r3
 8004432:	43db      	mvns	r3, r3
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	4013      	ands	r3, r2
 8004438:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	689a      	ldr	r2, [r3, #8]
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	fa02 f303 	lsl.w	r3, r2, r3
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	4313      	orrs	r3, r2
 800444a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	69ba      	ldr	r2, [r7, #24]
 8004450:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	2b02      	cmp	r3, #2
 8004458:	d003      	beq.n	8004462 <HAL_GPIO_Init+0xee>
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	2b12      	cmp	r3, #18
 8004460:	d123      	bne.n	80044aa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	08da      	lsrs	r2, r3, #3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	3208      	adds	r2, #8
 800446a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800446e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	f003 0307 	and.w	r3, r3, #7
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	220f      	movs	r2, #15
 800447a:	fa02 f303 	lsl.w	r3, r2, r3
 800447e:	43db      	mvns	r3, r3
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	4013      	ands	r3, r2
 8004484:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	691a      	ldr	r2, [r3, #16]
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	f003 0307 	and.w	r3, r3, #7
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	fa02 f303 	lsl.w	r3, r2, r3
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	4313      	orrs	r3, r2
 800449a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	08da      	lsrs	r2, r3, #3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3208      	adds	r2, #8
 80044a4:	69b9      	ldr	r1, [r7, #24]
 80044a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	2203      	movs	r2, #3
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	43db      	mvns	r3, r3
 80044bc:	69ba      	ldr	r2, [r7, #24]
 80044be:	4013      	ands	r3, r2
 80044c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f003 0203 	and.w	r2, r3, #3
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	fa02 f303 	lsl.w	r3, r2, r3
 80044d2:	69ba      	ldr	r2, [r7, #24]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	69ba      	ldr	r2, [r7, #24]
 80044dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	f000 80e0 	beq.w	80046ac <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ec:	4b2f      	ldr	r3, [pc, #188]	; (80045ac <HAL_GPIO_Init+0x238>)
 80044ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80044f2:	4a2e      	ldr	r2, [pc, #184]	; (80045ac <HAL_GPIO_Init+0x238>)
 80044f4:	f043 0302 	orr.w	r3, r3, #2
 80044f8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80044fc:	4b2b      	ldr	r3, [pc, #172]	; (80045ac <HAL_GPIO_Init+0x238>)
 80044fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	60fb      	str	r3, [r7, #12]
 8004508:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800450a:	4a29      	ldr	r2, [pc, #164]	; (80045b0 <HAL_GPIO_Init+0x23c>)
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	089b      	lsrs	r3, r3, #2
 8004510:	3302      	adds	r3, #2
 8004512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004516:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	220f      	movs	r2, #15
 8004522:	fa02 f303 	lsl.w	r3, r2, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	4013      	ands	r3, r2
 800452c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a20      	ldr	r2, [pc, #128]	; (80045b4 <HAL_GPIO_Init+0x240>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d052      	beq.n	80045dc <HAL_GPIO_Init+0x268>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a1f      	ldr	r2, [pc, #124]	; (80045b8 <HAL_GPIO_Init+0x244>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d031      	beq.n	80045a2 <HAL_GPIO_Init+0x22e>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a1e      	ldr	r2, [pc, #120]	; (80045bc <HAL_GPIO_Init+0x248>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d02b      	beq.n	800459e <HAL_GPIO_Init+0x22a>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a1d      	ldr	r2, [pc, #116]	; (80045c0 <HAL_GPIO_Init+0x24c>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d025      	beq.n	800459a <HAL_GPIO_Init+0x226>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a1c      	ldr	r2, [pc, #112]	; (80045c4 <HAL_GPIO_Init+0x250>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d01f      	beq.n	8004596 <HAL_GPIO_Init+0x222>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a1b      	ldr	r2, [pc, #108]	; (80045c8 <HAL_GPIO_Init+0x254>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d019      	beq.n	8004592 <HAL_GPIO_Init+0x21e>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a1a      	ldr	r2, [pc, #104]	; (80045cc <HAL_GPIO_Init+0x258>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d013      	beq.n	800458e <HAL_GPIO_Init+0x21a>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a19      	ldr	r2, [pc, #100]	; (80045d0 <HAL_GPIO_Init+0x25c>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d00d      	beq.n	800458a <HAL_GPIO_Init+0x216>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a18      	ldr	r2, [pc, #96]	; (80045d4 <HAL_GPIO_Init+0x260>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d007      	beq.n	8004586 <HAL_GPIO_Init+0x212>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a17      	ldr	r2, [pc, #92]	; (80045d8 <HAL_GPIO_Init+0x264>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d101      	bne.n	8004582 <HAL_GPIO_Init+0x20e>
 800457e:	2309      	movs	r3, #9
 8004580:	e02d      	b.n	80045de <HAL_GPIO_Init+0x26a>
 8004582:	230a      	movs	r3, #10
 8004584:	e02b      	b.n	80045de <HAL_GPIO_Init+0x26a>
 8004586:	2308      	movs	r3, #8
 8004588:	e029      	b.n	80045de <HAL_GPIO_Init+0x26a>
 800458a:	2307      	movs	r3, #7
 800458c:	e027      	b.n	80045de <HAL_GPIO_Init+0x26a>
 800458e:	2306      	movs	r3, #6
 8004590:	e025      	b.n	80045de <HAL_GPIO_Init+0x26a>
 8004592:	2305      	movs	r3, #5
 8004594:	e023      	b.n	80045de <HAL_GPIO_Init+0x26a>
 8004596:	2304      	movs	r3, #4
 8004598:	e021      	b.n	80045de <HAL_GPIO_Init+0x26a>
 800459a:	2303      	movs	r3, #3
 800459c:	e01f      	b.n	80045de <HAL_GPIO_Init+0x26a>
 800459e:	2302      	movs	r3, #2
 80045a0:	e01d      	b.n	80045de <HAL_GPIO_Init+0x26a>
 80045a2:	2301      	movs	r3, #1
 80045a4:	e01b      	b.n	80045de <HAL_GPIO_Init+0x26a>
 80045a6:	bf00      	nop
 80045a8:	58000080 	.word	0x58000080
 80045ac:	58024400 	.word	0x58024400
 80045b0:	58000400 	.word	0x58000400
 80045b4:	58020000 	.word	0x58020000
 80045b8:	58020400 	.word	0x58020400
 80045bc:	58020800 	.word	0x58020800
 80045c0:	58020c00 	.word	0x58020c00
 80045c4:	58021000 	.word	0x58021000
 80045c8:	58021400 	.word	0x58021400
 80045cc:	58021800 	.word	0x58021800
 80045d0:	58021c00 	.word	0x58021c00
 80045d4:	58022000 	.word	0x58022000
 80045d8:	58022400 	.word	0x58022400
 80045dc:	2300      	movs	r3, #0
 80045de:	69fa      	ldr	r2, [r7, #28]
 80045e0:	f002 0203 	and.w	r2, r2, #3
 80045e4:	0092      	lsls	r2, r2, #2
 80045e6:	4093      	lsls	r3, r2
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045ee:	4938      	ldr	r1, [pc, #224]	; (80046d0 <HAL_GPIO_Init+0x35c>)
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	089b      	lsrs	r3, r3, #2
 80045f4:	3302      	adds	r3, #2
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	43db      	mvns	r3, r3
 8004606:	69ba      	ldr	r2, [r7, #24]
 8004608:	4013      	ands	r3, r2
 800460a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d003      	beq.n	8004620 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004618:	69ba      	ldr	r2, [r7, #24]
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	4313      	orrs	r3, r2
 800461e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	69ba      	ldr	r2, [r7, #24]
 8004624:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	43db      	mvns	r3, r3
 8004630:	69ba      	ldr	r2, [r7, #24]
 8004632:	4013      	ands	r3, r2
 8004634:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004642:	69ba      	ldr	r2, [r7, #24]
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	4313      	orrs	r3, r2
 8004648:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004650:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	43db      	mvns	r3, r3
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	4013      	ands	r3, r2
 8004660:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 800466e:	69ba      	ldr	r2, [r7, #24]
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	4313      	orrs	r3, r2
 8004674:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004676:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800467e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	43db      	mvns	r3, r3
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	4013      	ands	r3, r2
 800468e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d003      	beq.n	80046a4 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80046a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	3301      	adds	r3, #1
 80046b0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	fa22 f303 	lsr.w	r3, r2, r3
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f47f ae63 	bne.w	8004388 <HAL_GPIO_Init+0x14>
  }
}
 80046c2:	bf00      	nop
 80046c4:	bf00      	nop
 80046c6:	3724      	adds	r7, #36	; 0x24
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr
 80046d0:	58000400 	.word	0x58000400

080046d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	460b      	mov	r3, r1
 80046de:	807b      	strh	r3, [r7, #2]
 80046e0:	4613      	mov	r3, r2
 80046e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80046e4:	787b      	ldrb	r3, [r7, #1]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d003      	beq.n	80046f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046ea:	887a      	ldrh	r2, [r7, #2]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80046f0:	e003      	b.n	80046fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80046f2:	887b      	ldrh	r3, [r7, #2]
 80046f4:	041a      	lsls	r2, r3, #16
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	619a      	str	r2, [r3, #24]
}
 80046fa:	bf00      	nop
 80046fc:	370c      	adds	r7, #12
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr
	...

08004708 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8004710:	4a08      	ldr	r2, [pc, #32]	; (8004734 <HAL_HSEM_FastTake+0x2c>)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3320      	adds	r3, #32
 8004716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800471a:	4a07      	ldr	r2, [pc, #28]	; (8004738 <HAL_HSEM_FastTake+0x30>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d101      	bne.n	8004724 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8004720:	2300      	movs	r3, #0
 8004722:	e000      	b.n	8004726 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
}
 8004726:	4618      	mov	r0, r3
 8004728:	370c      	adds	r7, #12
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	58026400 	.word	0x58026400
 8004738:	80000300 	.word	0x80000300

0800473c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8004746:	4906      	ldr	r1, [pc, #24]	; (8004760 <HAL_HSEM_Release+0x24>)
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr
 8004760:	58026400 	.word	0x58026400

08004764 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d101      	bne.n	8004776 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e07f      	b.n	8004876 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d106      	bne.n	8004790 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f7fc f962 	bl	8000a54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2224      	movs	r2, #36	; 0x24
 8004794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 0201 	bic.w	r2, r2, #1
 80047a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	689a      	ldr	r2, [r3, #8]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d107      	bne.n	80047de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047da:	609a      	str	r2, [r3, #8]
 80047dc:	e006      	b.n	80047ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	689a      	ldr	r2, [r3, #8]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80047ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d104      	bne.n	80047fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80047fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6859      	ldr	r1, [r3, #4]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	4b1d      	ldr	r3, [pc, #116]	; (8004880 <HAL_I2C_Init+0x11c>)
 800480a:	430b      	orrs	r3, r1
 800480c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68da      	ldr	r2, [r3, #12]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800481c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	691a      	ldr	r2, [r3, #16]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	ea42 0103 	orr.w	r1, r2, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	021a      	lsls	r2, r3, #8
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	69d9      	ldr	r1, [r3, #28]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a1a      	ldr	r2, [r3, #32]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	430a      	orrs	r2, r1
 8004846:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f042 0201 	orr.w	r2, r2, #1
 8004856:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2220      	movs	r2, #32
 8004862:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3708      	adds	r7, #8
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	02008000 	.word	0x02008000

08004884 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	699b      	ldr	r3, [r3, #24]
 8004892:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d005      	beq.n	80048b0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048a8:	68ba      	ldr	r2, [r7, #8]
 80048aa:	68f9      	ldr	r1, [r7, #12]
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	4798      	blx	r3
  }
}
 80048b0:	bf00      	nop
 80048b2:	3710      	adds	r7, #16
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	0a1b      	lsrs	r3, r3, #8
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d010      	beq.n	80048fe <HAL_I2C_ER_IRQHandler+0x46>
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	09db      	lsrs	r3, r3, #7
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00a      	beq.n	80048fe <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ec:	f043 0201 	orr.w	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048fc:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	0a9b      	lsrs	r3, r3, #10
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d010      	beq.n	800492c <HAL_I2C_ER_IRQHandler+0x74>
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	09db      	lsrs	r3, r3, #7
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800491a:	f043 0208 	orr.w	r2, r3, #8
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800492a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	0a5b      	lsrs	r3, r3, #9
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	2b00      	cmp	r3, #0
 8004936:	d010      	beq.n	800495a <HAL_I2C_ER_IRQHandler+0xa2>
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	09db      	lsrs	r3, r3, #7
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00a      	beq.n	800495a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004948:	f043 0202 	orr.w	r2, r3, #2
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004958:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800495e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f003 030b 	and.w	r3, r3, #11
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800496a:	68f9      	ldr	r1, [r7, #12]
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 fc77 	bl	8005260 <I2C_ITError>
  }
}
 8004972:	bf00      	nop
 8004974:	3718      	adds	r7, #24
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800497a:	b480      	push	{r7}
 800497c:	b083      	sub	sp, #12
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr

0800498e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800498e:	b480      	push	{r7}
 8004990:	b083      	sub	sp, #12
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004996:	bf00      	nop
 8004998:	370c      	adds	r7, #12
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr

080049a2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80049a2:	b480      	push	{r7}
 80049a4:	b083      	sub	sp, #12
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
 80049aa:	460b      	mov	r3, r1
 80049ac:	70fb      	strb	r3, [r7, #3]
 80049ae:	4613      	mov	r3, r2
 80049b0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80049b2:	bf00      	nop
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr

080049be <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049be:	b480      	push	{r7}
 80049c0:	b083      	sub	sp, #12
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80049c6:	bf00      	nop
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b083      	sub	sp, #12
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80049da:	bf00      	nop
 80049dc:	370c      	adds	r7, #12
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr

080049e6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b083      	sub	sp, #12
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80049ee:	bf00      	nop
 80049f0:	370c      	adds	r7, #12
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr

080049fa <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b086      	sub	sp, #24
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	60f8      	str	r0, [r7, #12]
 8004a02:	60b9      	str	r1, [r7, #8]
 8004a04:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d101      	bne.n	8004a1e <I2C_Slave_ISR_IT+0x24>
 8004a1a:	2302      	movs	r3, #2
 8004a1c:	e0ec      	b.n	8004bf8 <I2C_Slave_ISR_IT+0x1fe>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2201      	movs	r2, #1
 8004a22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	095b      	lsrs	r3, r3, #5
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d009      	beq.n	8004a46 <I2C_Slave_ISR_IT+0x4c>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	095b      	lsrs	r3, r3, #5
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004a3e:	6939      	ldr	r1, [r7, #16]
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 f9bf 	bl	8004dc4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	091b      	lsrs	r3, r3, #4
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d04d      	beq.n	8004aee <I2C_Slave_ISR_IT+0xf4>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	091b      	lsrs	r3, r3, #4
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d047      	beq.n	8004aee <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d128      	bne.n	8004aba <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b28      	cmp	r3, #40	; 0x28
 8004a72:	d108      	bne.n	8004a86 <I2C_Slave_ISR_IT+0x8c>
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a7a:	d104      	bne.n	8004a86 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004a7c:	6939      	ldr	r1, [r7, #16]
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 fb98 	bl	80051b4 <I2C_ITListenCplt>
 8004a84:	e032      	b.n	8004aec <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b29      	cmp	r3, #41	; 0x29
 8004a90:	d10e      	bne.n	8004ab0 <I2C_Slave_ISR_IT+0xb6>
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004a98:	d00a      	beq.n	8004ab0 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2210      	movs	r2, #16
 8004aa0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004aa2:	68f8      	ldr	r0, [r7, #12]
 8004aa4:	f000 fcd3 	bl	800544e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f000 f92d 	bl	8004d08 <I2C_ITSlaveSeqCplt>
 8004aae:	e01d      	b.n	8004aec <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2210      	movs	r2, #16
 8004ab6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004ab8:	e096      	b.n	8004be8 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2210      	movs	r2, #16
 8004ac0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac6:	f043 0204 	orr.w	r2, r3, #4
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d004      	beq.n	8004ade <I2C_Slave_ISR_IT+0xe4>
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ada:	f040 8085 	bne.w	8004be8 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	68f8      	ldr	r0, [r7, #12]
 8004ae6:	f000 fbbb 	bl	8005260 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004aea:	e07d      	b.n	8004be8 <I2C_Slave_ISR_IT+0x1ee>
 8004aec:	e07c      	b.n	8004be8 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	089b      	lsrs	r3, r3, #2
 8004af2:	f003 0301 	and.w	r3, r3, #1
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d030      	beq.n	8004b5c <I2C_Slave_ISR_IT+0x162>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	089b      	lsrs	r3, r3, #2
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d02a      	beq.n	8004b5c <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d018      	beq.n	8004b42 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	b2d2      	uxtb	r2, r2
 8004b1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b22:	1c5a      	adds	r2, r3, #1
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	3b01      	subs	r3, #1
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d14f      	bne.n	8004bec <I2C_Slave_ISR_IT+0x1f2>
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004b52:	d04b      	beq.n	8004bec <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 f8d7 	bl	8004d08 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004b5a:	e047      	b.n	8004bec <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	08db      	lsrs	r3, r3, #3
 8004b60:	f003 0301 	and.w	r3, r3, #1
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d00a      	beq.n	8004b7e <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	08db      	lsrs	r3, r3, #3
 8004b6c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d004      	beq.n	8004b7e <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004b74:	6939      	ldr	r1, [r7, #16]
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f000 f842 	bl	8004c00 <I2C_ITAddrCplt>
 8004b7c:	e037      	b.n	8004bee <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	085b      	lsrs	r3, r3, #1
 8004b82:	f003 0301 	and.w	r3, r3, #1
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d031      	beq.n	8004bee <I2C_Slave_ISR_IT+0x1f4>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	085b      	lsrs	r3, r3, #1
 8004b8e:	f003 0301 	and.w	r3, r3, #1
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d02b      	beq.n	8004bee <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d018      	beq.n	8004bd2 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba4:	781a      	ldrb	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	b29a      	uxth	r2, r3
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	851a      	strh	r2, [r3, #40]	; 0x28
 8004bd0:	e00d      	b.n	8004bee <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004bd8:	d002      	beq.n	8004be0 <I2C_Slave_ISR_IT+0x1e6>
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d106      	bne.n	8004bee <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f000 f891 	bl	8004d08 <I2C_ITSlaveSeqCplt>
 8004be6:	e002      	b.n	8004bee <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8004be8:	bf00      	nop
 8004bea:	e000      	b.n	8004bee <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8004bec:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3718      	adds	r7, #24
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004c16:	2b28      	cmp	r3, #40	; 0x28
 8004c18:	d16a      	bne.n	8004cf0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	0c1b      	lsrs	r3, r3, #16
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	0c1b      	lsrs	r3, r3, #16
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004c38:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c46:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004c54:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d138      	bne.n	8004cd0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8004c5e:	897b      	ldrh	r3, [r7, #10]
 8004c60:	09db      	lsrs	r3, r3, #7
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	89bb      	ldrh	r3, [r7, #12]
 8004c66:	4053      	eors	r3, r2
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	f003 0306 	and.w	r3, r3, #6
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d11c      	bne.n	8004cac <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004c72:	897b      	ldrh	r3, [r7, #10]
 8004c74:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c7a:	1c5a      	adds	r2, r3, #1
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d13b      	bne.n	8004d00 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2208      	movs	r2, #8
 8004c94:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004c9e:	89ba      	ldrh	r2, [r7, #12]
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f7ff fe7c 	bl	80049a2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004caa:	e029      	b.n	8004d00 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004cac:	893b      	ldrh	r3, [r7, #8]
 8004cae:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004cb0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f000 fc0c 	bl	80054d2 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004cc2:	89ba      	ldrh	r2, [r7, #12]
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f7ff fe6a 	bl	80049a2 <HAL_I2C_AddrCallback>
}
 8004cce:	e017      	b.n	8004d00 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004cd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 fbfc 	bl	80054d2 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004ce2:	89ba      	ldrh	r2, [r7, #12]
 8004ce4:	7bfb      	ldrb	r3, [r7, #15]
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f7ff fe5a 	bl	80049a2 <HAL_I2C_AddrCallback>
}
 8004cee:	e007      	b.n	8004d00 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2208      	movs	r2, #8
 8004cf6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8004d00:	bf00      	nop
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	0b9b      	lsrs	r3, r3, #14
 8004d24:	f003 0301 	and.w	r3, r3, #1
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d008      	beq.n	8004d3e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004d3a:	601a      	str	r2, [r3, #0]
 8004d3c:	e00d      	b.n	8004d5a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	0bdb      	lsrs	r3, r3, #15
 8004d42:	f003 0301 	and.w	r3, r3, #1
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d007      	beq.n	8004d5a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d58:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b29      	cmp	r3, #41	; 0x29
 8004d64:	d112      	bne.n	8004d8c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2228      	movs	r2, #40	; 0x28
 8004d6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2221      	movs	r2, #33	; 0x21
 8004d72:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004d74:	2101      	movs	r1, #1
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 fbab 	bl	80054d2 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f7ff fdf8 	bl	800497a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004d8a:	e017      	b.n	8004dbc <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	2b2a      	cmp	r3, #42	; 0x2a
 8004d96:	d111      	bne.n	8004dbc <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2228      	movs	r2, #40	; 0x28
 8004d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2222      	movs	r2, #34	; 0x22
 8004da4:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004da6:	2102      	movs	r1, #2
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f000 fb92 	bl	80054d2 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f7ff fde9 	bl	800498e <HAL_I2C_SlaveRxCpltCallback>
}
 8004dbc:	bf00      	nop
 8004dbe:	3710      	adds	r7, #16
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b086      	sub	sp, #24
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004de0:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2220      	movs	r2, #32
 8004de8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004dea:	7bfb      	ldrb	r3, [r7, #15]
 8004dec:	2b21      	cmp	r3, #33	; 0x21
 8004dee:	d002      	beq.n	8004df6 <I2C_ITSlaveCplt+0x32>
 8004df0:	7bfb      	ldrb	r3, [r7, #15]
 8004df2:	2b29      	cmp	r3, #41	; 0x29
 8004df4:	d108      	bne.n	8004e08 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004df6:	f248 0101 	movw	r1, #32769	; 0x8001
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 fb69 	bl	80054d2 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2221      	movs	r2, #33	; 0x21
 8004e04:	631a      	str	r2, [r3, #48]	; 0x30
 8004e06:	e00d      	b.n	8004e24 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
 8004e0a:	2b22      	cmp	r3, #34	; 0x22
 8004e0c:	d002      	beq.n	8004e14 <I2C_ITSlaveCplt+0x50>
 8004e0e:	7bfb      	ldrb	r3, [r7, #15]
 8004e10:	2b2a      	cmp	r3, #42	; 0x2a
 8004e12:	d107      	bne.n	8004e24 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004e14:	f248 0102 	movw	r1, #32770	; 0x8002
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 fb5a 	bl	80054d2 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2222      	movs	r2, #34	; 0x22
 8004e22:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	685a      	ldr	r2, [r3, #4]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e32:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6859      	ldr	r1, [r3, #4]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	4b80      	ldr	r3, [pc, #512]	; (8005040 <I2C_ITSlaveCplt+0x27c>)
 8004e40:	400b      	ands	r3, r1
 8004e42:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 fb02 	bl	800544e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	0b9b      	lsrs	r3, r3, #14
 8004e4e:	f003 0301 	and.w	r3, r3, #1
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d07a      	beq.n	8004f4c <I2C_ITSlaveCplt+0x188>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004e64:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f000 8111 	beq.w	8005092 <I2C_ITSlaveCplt+0x2ce>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a73      	ldr	r2, [pc, #460]	; (8005044 <I2C_ITSlaveCplt+0x280>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d059      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a71      	ldr	r2, [pc, #452]	; (8005048 <I2C_ITSlaveCplt+0x284>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d053      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a6f      	ldr	r2, [pc, #444]	; (800504c <I2C_ITSlaveCplt+0x288>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d04d      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a6d      	ldr	r2, [pc, #436]	; (8005050 <I2C_ITSlaveCplt+0x28c>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d047      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a6b      	ldr	r2, [pc, #428]	; (8005054 <I2C_ITSlaveCplt+0x290>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d041      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a69      	ldr	r2, [pc, #420]	; (8005058 <I2C_ITSlaveCplt+0x294>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d03b      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a67      	ldr	r2, [pc, #412]	; (800505c <I2C_ITSlaveCplt+0x298>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d035      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a65      	ldr	r2, [pc, #404]	; (8005060 <I2C_ITSlaveCplt+0x29c>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d02f      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a63      	ldr	r2, [pc, #396]	; (8005064 <I2C_ITSlaveCplt+0x2a0>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d029      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a61      	ldr	r2, [pc, #388]	; (8005068 <I2C_ITSlaveCplt+0x2a4>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d023      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a5f      	ldr	r2, [pc, #380]	; (800506c <I2C_ITSlaveCplt+0x2a8>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d01d      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a5d      	ldr	r2, [pc, #372]	; (8005070 <I2C_ITSlaveCplt+0x2ac>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d017      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a5b      	ldr	r2, [pc, #364]	; (8005074 <I2C_ITSlaveCplt+0x2b0>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d011      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a59      	ldr	r2, [pc, #356]	; (8005078 <I2C_ITSlaveCplt+0x2b4>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d00b      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a57      	ldr	r2, [pc, #348]	; (800507c <I2C_ITSlaveCplt+0x2b8>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d005      	beq.n	8004f30 <I2C_ITSlaveCplt+0x16c>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a55      	ldr	r2, [pc, #340]	; (8005080 <I2C_ITSlaveCplt+0x2bc>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d105      	bne.n	8004f3c <I2C_ITSlaveCplt+0x178>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	e004      	b.n	8004f46 <I2C_ITSlaveCplt+0x182>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	8553      	strh	r3, [r2, #42]	; 0x2a
 8004f4a:	e0a2      	b.n	8005092 <I2C_ITSlaveCplt+0x2ce>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	0bdb      	lsrs	r3, r3, #15
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f000 809c 	beq.w	8005092 <I2C_ITSlaveCplt+0x2ce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f68:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	f000 808f 	beq.w	8005092 <I2C_ITSlaveCplt+0x2ce>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a32      	ldr	r2, [pc, #200]	; (8005044 <I2C_ITSlaveCplt+0x280>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d059      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a30      	ldr	r2, [pc, #192]	; (8005048 <I2C_ITSlaveCplt+0x284>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d053      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a2e      	ldr	r2, [pc, #184]	; (800504c <I2C_ITSlaveCplt+0x288>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d04d      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a2c      	ldr	r2, [pc, #176]	; (8005050 <I2C_ITSlaveCplt+0x28c>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d047      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a2a      	ldr	r2, [pc, #168]	; (8005054 <I2C_ITSlaveCplt+0x290>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d041      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a28      	ldr	r2, [pc, #160]	; (8005058 <I2C_ITSlaveCplt+0x294>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d03b      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a26      	ldr	r2, [pc, #152]	; (800505c <I2C_ITSlaveCplt+0x298>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d035      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a24      	ldr	r2, [pc, #144]	; (8005060 <I2C_ITSlaveCplt+0x29c>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d02f      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a22      	ldr	r2, [pc, #136]	; (8005064 <I2C_ITSlaveCplt+0x2a0>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d029      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a20      	ldr	r2, [pc, #128]	; (8005068 <I2C_ITSlaveCplt+0x2a4>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d023      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a1e      	ldr	r2, [pc, #120]	; (800506c <I2C_ITSlaveCplt+0x2a8>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d01d      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a1c      	ldr	r2, [pc, #112]	; (8005070 <I2C_ITSlaveCplt+0x2ac>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d017      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a1a      	ldr	r2, [pc, #104]	; (8005074 <I2C_ITSlaveCplt+0x2b0>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d011      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a18      	ldr	r2, [pc, #96]	; (8005078 <I2C_ITSlaveCplt+0x2b4>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d00b      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a16      	ldr	r2, [pc, #88]	; (800507c <I2C_ITSlaveCplt+0x2b8>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d005      	beq.n	8005034 <I2C_ITSlaveCplt+0x270>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a14      	ldr	r2, [pc, #80]	; (8005080 <I2C_ITSlaveCplt+0x2bc>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d127      	bne.n	8005084 <I2C_ITSlaveCplt+0x2c0>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	b29b      	uxth	r3, r3
 800503e:	e026      	b.n	800508e <I2C_ITSlaveCplt+0x2ca>
 8005040:	fe00e800 	.word	0xfe00e800
 8005044:	40020010 	.word	0x40020010
 8005048:	40020028 	.word	0x40020028
 800504c:	40020040 	.word	0x40020040
 8005050:	40020058 	.word	0x40020058
 8005054:	40020070 	.word	0x40020070
 8005058:	40020088 	.word	0x40020088
 800505c:	400200a0 	.word	0x400200a0
 8005060:	400200b8 	.word	0x400200b8
 8005064:	40020410 	.word	0x40020410
 8005068:	40020428 	.word	0x40020428
 800506c:	40020440 	.word	0x40020440
 8005070:	40020458 	.word	0x40020458
 8005074:	40020470 	.word	0x40020470
 8005078:	40020488 	.word	0x40020488
 800507c:	400204a0 	.word	0x400204a0
 8005080:	400204b8 	.word	0x400204b8
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	b29b      	uxth	r3, r3
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	8553      	strh	r3, [r2, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	089b      	lsrs	r3, r3, #2
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	2b00      	cmp	r3, #0
 800509c:	d020      	beq.n	80050e0 <I2C_ITSlaveCplt+0x31c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	f023 0304 	bic.w	r3, r3, #4
 80050a4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b0:	b2d2      	uxtb	r2, r2
 80050b2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b8:	1c5a      	adds	r2, r3, #1
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00c      	beq.n	80050e0 <I2C_ITSlaveCplt+0x31c>
    {
      hi2c->XferSize--;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ca:	3b01      	subs	r3, #1
 80050cc:	b29a      	uxth	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d005      	beq.n	80050f6 <I2C_ITSlaveCplt+0x332>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ee:	f043 0204 	orr.w	r2, r3, #4
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005108:	2b00      	cmp	r3, #0
 800510a:	d010      	beq.n	800512e <I2C_ITSlaveCplt+0x36a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005110:	4619      	mov	r1, r3
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 f8a4 	bl	8005260 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b28      	cmp	r3, #40	; 0x28
 8005122:	d141      	bne.n	80051a8 <I2C_ITSlaveCplt+0x3e4>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005124:	6979      	ldr	r1, [r7, #20]
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 f844 	bl	80051b4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800512c:	e03c      	b.n	80051a8 <I2C_ITSlaveCplt+0x3e4>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005132:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005136:	d014      	beq.n	8005162 <I2C_ITSlaveCplt+0x39e>
    I2C_ITSlaveSeqCplt(hi2c);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f7ff fde5 	bl	8004d08 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a1b      	ldr	r2, [pc, #108]	; (80051b0 <I2C_ITSlaveCplt+0x3ec>)
 8005142:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2220      	movs	r2, #32
 8005148:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7ff fc2f 	bl	80049be <HAL_I2C_ListenCpltCallback>
}
 8005160:	e022      	b.n	80051a8 <I2C_ITSlaveCplt+0x3e4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b22      	cmp	r3, #34	; 0x22
 800516c:	d10e      	bne.n	800518c <I2C_ITSlaveCplt+0x3c8>
    hi2c->State = HAL_I2C_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2220      	movs	r2, #32
 8005172:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f7ff fc02 	bl	800498e <HAL_I2C_SlaveRxCpltCallback>
}
 800518a:	e00d      	b.n	80051a8 <I2C_ITSlaveCplt+0x3e4>
    hi2c->State = HAL_I2C_STATE_READY;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2220      	movs	r2, #32
 8005190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f7ff fbe9 	bl	800497a <HAL_I2C_SlaveTxCpltCallback>
}
 80051a8:	bf00      	nop
 80051aa:	3718      	adds	r7, #24
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	ffff0000 	.word	0xffff0000

080051b4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a26      	ldr	r2, [pc, #152]	; (800525c <I2C_ITListenCplt+0xa8>)
 80051c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2220      	movs	r2, #32
 80051ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	089b      	lsrs	r3, r3, #2
 80051e4:	f003 0301 	and.w	r3, r3, #1
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d022      	beq.n	8005232 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f6:	b2d2      	uxtb	r2, r2
 80051f8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fe:	1c5a      	adds	r2, r3, #1
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005208:	2b00      	cmp	r3, #0
 800520a:	d012      	beq.n	8005232 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005210:	3b01      	subs	r3, #1
 8005212:	b29a      	uxth	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521c:	b29b      	uxth	r3, r3
 800521e:	3b01      	subs	r3, #1
 8005220:	b29a      	uxth	r2, r3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800522a:	f043 0204 	orr.w	r2, r3, #4
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005232:	f248 0103 	movw	r1, #32771	; 0x8003
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 f94b 	bl	80054d2 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2210      	movs	r2, #16
 8005242:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7ff fbb6 	bl	80049be <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005252:	bf00      	nop
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	ffff0000 	.word	0xffff0000

08005260 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005270:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a5d      	ldr	r2, [pc, #372]	; (80053f4 <I2C_ITError+0x194>)
 800527e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	431a      	orrs	r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005292:	7bfb      	ldrb	r3, [r7, #15]
 8005294:	2b28      	cmp	r3, #40	; 0x28
 8005296:	d005      	beq.n	80052a4 <I2C_ITError+0x44>
 8005298:	7bfb      	ldrb	r3, [r7, #15]
 800529a:	2b29      	cmp	r3, #41	; 0x29
 800529c:	d002      	beq.n	80052a4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800529e:	7bfb      	ldrb	r3, [r7, #15]
 80052a0:	2b2a      	cmp	r3, #42	; 0x2a
 80052a2:	d10b      	bne.n	80052bc <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80052a4:	2103      	movs	r1, #3
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f913 	bl	80054d2 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2228      	movs	r2, #40	; 0x28
 80052b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a50      	ldr	r2, [pc, #320]	; (80053f8 <I2C_ITError+0x198>)
 80052b8:	635a      	str	r2, [r3, #52]	; 0x34
 80052ba:	e011      	b.n	80052e0 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80052bc:	f248 0103 	movw	r1, #32771	; 0x8003
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 f906 	bl	80054d2 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b60      	cmp	r3, #96	; 0x60
 80052d0:	d003      	beq.n	80052da <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e4:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d039      	beq.n	8005362 <I2C_ITError+0x102>
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	2b11      	cmp	r3, #17
 80052f2:	d002      	beq.n	80052fa <I2C_ITError+0x9a>
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	2b21      	cmp	r3, #33	; 0x21
 80052f8:	d133      	bne.n	8005362 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005304:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005308:	d107      	bne.n	800531a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005318:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800531e:	4618      	mov	r0, r3
 8005320:	f7fe fdde 	bl	8003ee0 <HAL_DMA_GetState>
 8005324:	4603      	mov	r3, r0
 8005326:	2b01      	cmp	r3, #1
 8005328:	d017      	beq.n	800535a <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800532e:	4a33      	ldr	r2, [pc, #204]	; (80053fc <I2C_ITError+0x19c>)
 8005330:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800533e:	4618      	mov	r0, r3
 8005340:	f7fd fc60 	bl	8002c04 <HAL_DMA_Abort_IT>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d04d      	beq.n	80053e6 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800534e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005354:	4610      	mov	r0, r2
 8005356:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005358:	e045      	b.n	80053e6 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f850 	bl	8005400 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005360:	e041      	b.n	80053e6 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005366:	2b00      	cmp	r3, #0
 8005368:	d039      	beq.n	80053de <I2C_ITError+0x17e>
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	2b12      	cmp	r3, #18
 800536e:	d002      	beq.n	8005376 <I2C_ITError+0x116>
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b22      	cmp	r3, #34	; 0x22
 8005374:	d133      	bne.n	80053de <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005380:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005384:	d107      	bne.n	8005396 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005394:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800539a:	4618      	mov	r0, r3
 800539c:	f7fe fda0 	bl	8003ee0 <HAL_DMA_GetState>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d017      	beq.n	80053d6 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053aa:	4a14      	ldr	r2, [pc, #80]	; (80053fc <I2C_ITError+0x19c>)
 80053ac:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ba:	4618      	mov	r0, r3
 80053bc:	f7fd fc22 	bl	8002c04 <HAL_DMA_Abort_IT>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d011      	beq.n	80053ea <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80053d0:	4610      	mov	r0, r2
 80053d2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80053d4:	e009      	b.n	80053ea <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f812 	bl	8005400 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80053dc:	e005      	b.n	80053ea <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 f80e 	bl	8005400 <I2C_TreatErrorCallback>
  }
}
 80053e4:	e002      	b.n	80053ec <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80053e6:	bf00      	nop
 80053e8:	e000      	b.n	80053ec <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80053ea:	bf00      	nop
}
 80053ec:	bf00      	nop
 80053ee:	3710      	adds	r7, #16
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	ffff0000 	.word	0xffff0000
 80053f8:	080049fb 	.word	0x080049fb
 80053fc:	08005497 	.word	0x08005497

08005400 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800540e:	b2db      	uxtb	r3, r3
 8005410:	2b60      	cmp	r3, #96	; 0x60
 8005412:	d10e      	bne.n	8005432 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2220      	movs	r2, #32
 8005418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f7ff fadb 	bl	80049e6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005430:	e009      	b.n	8005446 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f7ff fac6 	bl	80049d2 <HAL_I2C_ErrorCallback>
}
 8005446:	bf00      	nop
 8005448:	3708      	adds	r7, #8
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}

0800544e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800544e:	b480      	push	{r7}
 8005450:	b083      	sub	sp, #12
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b02      	cmp	r3, #2
 8005462:	d103      	bne.n	800546c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2200      	movs	r2, #0
 800546a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	f003 0301 	and.w	r3, r3, #1
 8005476:	2b01      	cmp	r3, #1
 8005478:	d007      	beq.n	800548a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	699a      	ldr	r2, [r3, #24]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f042 0201 	orr.w	r2, r2, #1
 8005488:	619a      	str	r2, [r3, #24]
  }
}
 800548a:	bf00      	nop
 800548c:	370c      	adds	r7, #12
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr

08005496 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005496:	b580      	push	{r7, lr}
 8005498:	b084      	sub	sp, #16
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d003      	beq.n	80054b4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b0:	2200      	movs	r2, #0
 80054b2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d003      	beq.n	80054c4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054c0:	2200      	movs	r2, #0
 80054c2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f7ff ff9b 	bl	8005400 <I2C_TreatErrorCallback>
}
 80054ca:	bf00      	nop
 80054cc:	3710      	adds	r7, #16
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b085      	sub	sp, #20
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
 80054da:	460b      	mov	r3, r1
 80054dc:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80054de:	2300      	movs	r3, #0
 80054e0:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80054e2:	887b      	ldrh	r3, [r7, #2]
 80054e4:	f003 0301 	and.w	r3, r3, #1
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00f      	beq.n	800550c <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80054f2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005500:	2b28      	cmp	r3, #40	; 0x28
 8005502:	d003      	beq.n	800550c <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800550a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800550c:	887b      	ldrh	r3, [r7, #2]
 800550e:	f003 0302 	and.w	r3, r3, #2
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00f      	beq.n	8005536 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800551c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005524:	b2db      	uxtb	r3, r3
 8005526:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800552a:	2b28      	cmp	r3, #40	; 0x28
 800552c:	d003      	beq.n	8005536 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8005534:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005536:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800553a:	2b00      	cmp	r3, #0
 800553c:	da03      	bge.n	8005546 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8005544:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005546:	887b      	ldrh	r3, [r7, #2]
 8005548:	2b10      	cmp	r3, #16
 800554a:	d103      	bne.n	8005554 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8005552:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005554:	887b      	ldrh	r3, [r7, #2]
 8005556:	2b20      	cmp	r3, #32
 8005558:	d103      	bne.n	8005562 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f043 0320 	orr.w	r3, r3, #32
 8005560:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005562:	887b      	ldrh	r3, [r7, #2]
 8005564:	2b40      	cmp	r3, #64	; 0x40
 8005566:	d103      	bne.n	8005570 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800556e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	6819      	ldr	r1, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	43da      	mvns	r2, r3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	400a      	ands	r2, r1
 8005580:	601a      	str	r2, [r3, #0]
}
 8005582:	bf00      	nop
 8005584:	3714      	adds	r7, #20
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800558e:	b480      	push	{r7}
 8005590:	b083      	sub	sp, #12
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
 8005596:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	2b20      	cmp	r3, #32
 80055a2:	d138      	bne.n	8005616 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d101      	bne.n	80055b2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80055ae:	2302      	movs	r3, #2
 80055b0:	e032      	b.n	8005618 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2224      	movs	r2, #36	; 0x24
 80055be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 0201 	bic.w	r2, r2, #1
 80055d0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80055e0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6819      	ldr	r1, [r3, #0]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f042 0201 	orr.w	r2, r2, #1
 8005600:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2220      	movs	r2, #32
 8005606:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005612:	2300      	movs	r3, #0
 8005614:	e000      	b.n	8005618 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005616:	2302      	movs	r3, #2
  }
}
 8005618:	4618      	mov	r0, r3
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005624:	b480      	push	{r7}
 8005626:	b085      	sub	sp, #20
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b20      	cmp	r3, #32
 8005638:	d139      	bne.n	80056ae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005640:	2b01      	cmp	r3, #1
 8005642:	d101      	bne.n	8005648 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005644:	2302      	movs	r3, #2
 8005646:	e033      	b.n	80056b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2224      	movs	r2, #36	; 0x24
 8005654:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 0201 	bic.w	r2, r2, #1
 8005666:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005676:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	021b      	lsls	r3, r3, #8
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	4313      	orrs	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	68fa      	ldr	r2, [r7, #12]
 8005688:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f042 0201 	orr.w	r2, r2, #1
 8005698:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2220      	movs	r2, #32
 800569e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80056aa:	2300      	movs	r3, #0
 80056ac:	e000      	b.n	80056b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80056ae:	2302      	movs	r3, #2
  }
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3714      	adds	r7, #20
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr

080056bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80056bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056be:	b08f      	sub	sp, #60	; 0x3c
 80056c0:	af0a      	add	r7, sp, #40	; 0x28
 80056c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d101      	bne.n	80056ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e116      	b.n	80058fc <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d106      	bne.n	80056ee <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f00c ff2d 	bl	8012548 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2203      	movs	r2, #3
 80056f2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d102      	bne.n	8005708 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4618      	mov	r0, r3
 800570e:	f009 fb58 	bl	800edc2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	603b      	str	r3, [r7, #0]
 8005718:	687e      	ldr	r6, [r7, #4]
 800571a:	466d      	mov	r5, sp
 800571c:	f106 0410 	add.w	r4, r6, #16
 8005720:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005722:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005724:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005726:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005728:	e894 0003 	ldmia.w	r4, {r0, r1}
 800572c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005730:	1d33      	adds	r3, r6, #4
 8005732:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005734:	6838      	ldr	r0, [r7, #0]
 8005736:	f009 fa23 	bl	800eb80 <USB_CoreInit>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d005      	beq.n	800574c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e0d7      	b.n	80058fc <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2100      	movs	r1, #0
 8005752:	4618      	mov	r0, r3
 8005754:	f009 fb46 	bl	800ede4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005758:	2300      	movs	r3, #0
 800575a:	73fb      	strb	r3, [r7, #15]
 800575c:	e04a      	b.n	80057f4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800575e:	7bfa      	ldrb	r2, [r7, #15]
 8005760:	6879      	ldr	r1, [r7, #4]
 8005762:	4613      	mov	r3, r2
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	1a9b      	subs	r3, r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	440b      	add	r3, r1
 800576c:	333d      	adds	r3, #61	; 0x3d
 800576e:	2201      	movs	r2, #1
 8005770:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005772:	7bfa      	ldrb	r2, [r7, #15]
 8005774:	6879      	ldr	r1, [r7, #4]
 8005776:	4613      	mov	r3, r2
 8005778:	00db      	lsls	r3, r3, #3
 800577a:	1a9b      	subs	r3, r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	440b      	add	r3, r1
 8005780:	333c      	adds	r3, #60	; 0x3c
 8005782:	7bfa      	ldrb	r2, [r7, #15]
 8005784:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005786:	7bfa      	ldrb	r2, [r7, #15]
 8005788:	7bfb      	ldrb	r3, [r7, #15]
 800578a:	b298      	uxth	r0, r3
 800578c:	6879      	ldr	r1, [r7, #4]
 800578e:	4613      	mov	r3, r2
 8005790:	00db      	lsls	r3, r3, #3
 8005792:	1a9b      	subs	r3, r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	440b      	add	r3, r1
 8005798:	3342      	adds	r3, #66	; 0x42
 800579a:	4602      	mov	r2, r0
 800579c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800579e:	7bfa      	ldrb	r2, [r7, #15]
 80057a0:	6879      	ldr	r1, [r7, #4]
 80057a2:	4613      	mov	r3, r2
 80057a4:	00db      	lsls	r3, r3, #3
 80057a6:	1a9b      	subs	r3, r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	440b      	add	r3, r1
 80057ac:	333f      	adds	r3, #63	; 0x3f
 80057ae:	2200      	movs	r2, #0
 80057b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80057b2:	7bfa      	ldrb	r2, [r7, #15]
 80057b4:	6879      	ldr	r1, [r7, #4]
 80057b6:	4613      	mov	r3, r2
 80057b8:	00db      	lsls	r3, r3, #3
 80057ba:	1a9b      	subs	r3, r3, r2
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	440b      	add	r3, r1
 80057c0:	3344      	adds	r3, #68	; 0x44
 80057c2:	2200      	movs	r2, #0
 80057c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80057c6:	7bfa      	ldrb	r2, [r7, #15]
 80057c8:	6879      	ldr	r1, [r7, #4]
 80057ca:	4613      	mov	r3, r2
 80057cc:	00db      	lsls	r3, r3, #3
 80057ce:	1a9b      	subs	r3, r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	440b      	add	r3, r1
 80057d4:	3348      	adds	r3, #72	; 0x48
 80057d6:	2200      	movs	r2, #0
 80057d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80057da:	7bfa      	ldrb	r2, [r7, #15]
 80057dc:	6879      	ldr	r1, [r7, #4]
 80057de:	4613      	mov	r3, r2
 80057e0:	00db      	lsls	r3, r3, #3
 80057e2:	1a9b      	subs	r3, r3, r2
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	440b      	add	r3, r1
 80057e8:	3350      	adds	r3, #80	; 0x50
 80057ea:	2200      	movs	r2, #0
 80057ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057ee:	7bfb      	ldrb	r3, [r7, #15]
 80057f0:	3301      	adds	r3, #1
 80057f2:	73fb      	strb	r3, [r7, #15]
 80057f4:	7bfa      	ldrb	r2, [r7, #15]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d3af      	bcc.n	800575e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057fe:	2300      	movs	r3, #0
 8005800:	73fb      	strb	r3, [r7, #15]
 8005802:	e044      	b.n	800588e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005804:	7bfa      	ldrb	r2, [r7, #15]
 8005806:	6879      	ldr	r1, [r7, #4]
 8005808:	4613      	mov	r3, r2
 800580a:	00db      	lsls	r3, r3, #3
 800580c:	1a9b      	subs	r3, r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	440b      	add	r3, r1
 8005812:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005816:	2200      	movs	r2, #0
 8005818:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800581a:	7bfa      	ldrb	r2, [r7, #15]
 800581c:	6879      	ldr	r1, [r7, #4]
 800581e:	4613      	mov	r3, r2
 8005820:	00db      	lsls	r3, r3, #3
 8005822:	1a9b      	subs	r3, r3, r2
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	440b      	add	r3, r1
 8005828:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800582c:	7bfa      	ldrb	r2, [r7, #15]
 800582e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005830:	7bfa      	ldrb	r2, [r7, #15]
 8005832:	6879      	ldr	r1, [r7, #4]
 8005834:	4613      	mov	r3, r2
 8005836:	00db      	lsls	r3, r3, #3
 8005838:	1a9b      	subs	r3, r3, r2
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	440b      	add	r3, r1
 800583e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005842:	2200      	movs	r2, #0
 8005844:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005846:	7bfa      	ldrb	r2, [r7, #15]
 8005848:	6879      	ldr	r1, [r7, #4]
 800584a:	4613      	mov	r3, r2
 800584c:	00db      	lsls	r3, r3, #3
 800584e:	1a9b      	subs	r3, r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	440b      	add	r3, r1
 8005854:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005858:	2200      	movs	r2, #0
 800585a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800585c:	7bfa      	ldrb	r2, [r7, #15]
 800585e:	6879      	ldr	r1, [r7, #4]
 8005860:	4613      	mov	r3, r2
 8005862:	00db      	lsls	r3, r3, #3
 8005864:	1a9b      	subs	r3, r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	440b      	add	r3, r1
 800586a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800586e:	2200      	movs	r2, #0
 8005870:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005872:	7bfa      	ldrb	r2, [r7, #15]
 8005874:	6879      	ldr	r1, [r7, #4]
 8005876:	4613      	mov	r3, r2
 8005878:	00db      	lsls	r3, r3, #3
 800587a:	1a9b      	subs	r3, r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	440b      	add	r3, r1
 8005880:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005884:	2200      	movs	r2, #0
 8005886:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005888:	7bfb      	ldrb	r3, [r7, #15]
 800588a:	3301      	adds	r3, #1
 800588c:	73fb      	strb	r3, [r7, #15]
 800588e:	7bfa      	ldrb	r2, [r7, #15]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	429a      	cmp	r2, r3
 8005896:	d3b5      	bcc.n	8005804 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	603b      	str	r3, [r7, #0]
 800589e:	687e      	ldr	r6, [r7, #4]
 80058a0:	466d      	mov	r5, sp
 80058a2:	f106 0410 	add.w	r4, r6, #16
 80058a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80058b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80058b6:	1d33      	adds	r3, r6, #4
 80058b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058ba:	6838      	ldr	r0, [r7, #0]
 80058bc:	f009 fabc 	bl	800ee38 <USB_DevInit>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d005      	beq.n	80058d2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2202      	movs	r2, #2
 80058ca:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e014      	b.n	80058fc <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2201      	movs	r2, #1
 80058de:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d102      	bne.n	80058f0 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f001 f892 	bl	8006a14 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4618      	mov	r0, r3
 80058f6:	f00a fb3c 	bl	800ff72 <USB_DevDisconnect>

  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3714      	adds	r7, #20
 8005900:	46bd      	mov	sp, r7
 8005902:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005904 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005918:	2b01      	cmp	r3, #1
 800591a:	d101      	bne.n	8005920 <HAL_PCD_Start+0x1c>
 800591c:	2302      	movs	r3, #2
 800591e:	e020      	b.n	8005962 <HAL_PCD_Start+0x5e>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800592c:	2b01      	cmp	r3, #1
 800592e:	d109      	bne.n	8005944 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005934:	2b01      	cmp	r3, #1
 8005936:	d005      	beq.n	8005944 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4618      	mov	r0, r3
 800594a:	f009 fa29 	bl	800eda0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4618      	mov	r0, r3
 8005954:	f00a faec 	bl	800ff30 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800596a:	b590      	push	{r4, r7, lr}
 800596c:	b08d      	sub	sp, #52	; 0x34
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005978:	6a3b      	ldr	r3, [r7, #32]
 800597a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4618      	mov	r0, r3
 8005982:	f00a fbaa 	bl	80100da <USB_GetMode>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	f040 83ca 	bne.w	8006122 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4618      	mov	r0, r3
 8005994:	f00a fb0e 	bl	800ffb4 <USB_ReadInterrupts>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	f000 83c0 	beq.w	8006120 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4618      	mov	r0, r3
 80059a6:	f00a fb05 	bl	800ffb4 <USB_ReadInterrupts>
 80059aa:	4603      	mov	r3, r0
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d107      	bne.n	80059c4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	695a      	ldr	r2, [r3, #20]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f002 0202 	and.w	r2, r2, #2
 80059c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4618      	mov	r0, r3
 80059ca:	f00a faf3 	bl	800ffb4 <USB_ReadInterrupts>
 80059ce:	4603      	mov	r3, r0
 80059d0:	f003 0310 	and.w	r3, r3, #16
 80059d4:	2b10      	cmp	r3, #16
 80059d6:	d161      	bne.n	8005a9c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	699a      	ldr	r2, [r3, #24]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f022 0210 	bic.w	r2, r2, #16
 80059e6:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80059e8:	6a3b      	ldr	r3, [r7, #32]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	f003 020f 	and.w	r2, r3, #15
 80059f4:	4613      	mov	r3, r2
 80059f6:	00db      	lsls	r3, r3, #3
 80059f8:	1a9b      	subs	r3, r3, r2
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	4413      	add	r3, r2
 8005a04:	3304      	adds	r3, #4
 8005a06:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	0c5b      	lsrs	r3, r3, #17
 8005a0c:	f003 030f 	and.w	r3, r3, #15
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d124      	bne.n	8005a5e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005a14:	69ba      	ldr	r2, [r7, #24]
 8005a16:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d035      	beq.n	8005a8c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	091b      	lsrs	r3, r3, #4
 8005a28:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005a2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	461a      	mov	r2, r3
 8005a32:	6a38      	ldr	r0, [r7, #32]
 8005a34:	f00a f92a 	bl	800fc8c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	68da      	ldr	r2, [r3, #12]
 8005a3c:	69bb      	ldr	r3, [r7, #24]
 8005a3e:	091b      	lsrs	r3, r3, #4
 8005a40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a44:	441a      	add	r2, r3
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	699a      	ldr	r2, [r3, #24]
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	091b      	lsrs	r3, r3, #4
 8005a52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a56:	441a      	add	r2, r3
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	619a      	str	r2, [r3, #24]
 8005a5c:	e016      	b.n	8005a8c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	0c5b      	lsrs	r3, r3, #17
 8005a62:	f003 030f 	and.w	r3, r3, #15
 8005a66:	2b06      	cmp	r3, #6
 8005a68:	d110      	bne.n	8005a8c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005a70:	2208      	movs	r2, #8
 8005a72:	4619      	mov	r1, r3
 8005a74:	6a38      	ldr	r0, [r7, #32]
 8005a76:	f00a f909 	bl	800fc8c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	699a      	ldr	r2, [r3, #24]
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	091b      	lsrs	r3, r3, #4
 8005a82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a86:	441a      	add	r2, r3
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	699a      	ldr	r2, [r3, #24]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f042 0210 	orr.w	r2, r2, #16
 8005a9a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f00a fa87 	bl	800ffb4 <USB_ReadInterrupts>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005aac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005ab0:	d16e      	bne.n	8005b90 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4618      	mov	r0, r3
 8005abc:	f00a fa8d 	bl	800ffda <USB_ReadDevAllOutEpInterrupt>
 8005ac0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005ac2:	e062      	b.n	8005b8a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d057      	beq.n	8005b7e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ad4:	b2d2      	uxtb	r2, r2
 8005ad6:	4611      	mov	r1, r2
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f00a fab2 	bl	8010042 <USB_ReadDevOutEPInterrupt>
 8005ade:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00c      	beq.n	8005b04 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aec:	015a      	lsls	r2, r3, #5
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	4413      	add	r3, r2
 8005af2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005af6:	461a      	mov	r2, r3
 8005af8:	2301      	movs	r3, #1
 8005afa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005afc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 fdde 	bl	80066c0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	f003 0308 	and.w	r3, r3, #8
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00c      	beq.n	8005b28 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b10:	015a      	lsls	r2, r3, #5
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	4413      	add	r3, r2
 8005b16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	2308      	movs	r3, #8
 8005b1e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005b20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 fed8 	bl	80068d8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	f003 0310 	and.w	r3, r3, #16
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d008      	beq.n	8005b44 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b34:	015a      	lsls	r2, r3, #5
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	4413      	add	r3, r2
 8005b3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b3e:	461a      	mov	r2, r3
 8005b40:	2310      	movs	r3, #16
 8005b42:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	f003 0320 	and.w	r3, r3, #32
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d008      	beq.n	8005b60 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b50:	015a      	lsls	r2, r3, #5
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	4413      	add	r3, r2
 8005b56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	2320      	movs	r3, #32
 8005b5e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d009      	beq.n	8005b7e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6c:	015a      	lsls	r2, r3, #5
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	4413      	add	r3, r2
 8005b72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b76:	461a      	mov	r2, r3
 8005b78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005b7c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b80:	3301      	adds	r3, #1
 8005b82:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b86:	085b      	lsrs	r3, r3, #1
 8005b88:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d199      	bne.n	8005ac4 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4618      	mov	r0, r3
 8005b96:	f00a fa0d 	bl	800ffb4 <USB_ReadInterrupts>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ba0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005ba4:	f040 80c0 	bne.w	8005d28 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f00a fa2e 	bl	801000e <USB_ReadDevAllInEpInterrupt>
 8005bb2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005bb8:	e0b2      	b.n	8005d20 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bbc:	f003 0301 	and.w	r3, r3, #1
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 80a7 	beq.w	8005d14 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bcc:	b2d2      	uxtb	r2, r2
 8005bce:	4611      	mov	r1, r2
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f00a fa54 	bl	801007e <USB_ReadDevInEPInterrupt>
 8005bd6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d057      	beq.n	8005c92 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be4:	f003 030f 	and.w	r3, r3, #15
 8005be8:	2201      	movs	r2, #1
 8005bea:	fa02 f303 	lsl.w	r3, r2, r3
 8005bee:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bf6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	43db      	mvns	r3, r3
 8005bfc:	69f9      	ldr	r1, [r7, #28]
 8005bfe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c02:	4013      	ands	r3, r2
 8005c04:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c08:	015a      	lsls	r2, r3, #5
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	4413      	add	r3, r2
 8005c0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c12:	461a      	mov	r2, r3
 8005c14:	2301      	movs	r3, #1
 8005c16:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d132      	bne.n	8005c86 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005c20:	6879      	ldr	r1, [r7, #4]
 8005c22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c24:	4613      	mov	r3, r2
 8005c26:	00db      	lsls	r3, r3, #3
 8005c28:	1a9b      	subs	r3, r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	440b      	add	r3, r1
 8005c2e:	3348      	adds	r3, #72	; 0x48
 8005c30:	6819      	ldr	r1, [r3, #0]
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c36:	4613      	mov	r3, r2
 8005c38:	00db      	lsls	r3, r3, #3
 8005c3a:	1a9b      	subs	r3, r3, r2
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	4403      	add	r3, r0
 8005c40:	3344      	adds	r3, #68	; 0x44
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4419      	add	r1, r3
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	00db      	lsls	r3, r3, #3
 8005c4e:	1a9b      	subs	r3, r3, r2
 8005c50:	009b      	lsls	r3, r3, #2
 8005c52:	4403      	add	r3, r0
 8005c54:	3348      	adds	r3, #72	; 0x48
 8005c56:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d113      	bne.n	8005c86 <HAL_PCD_IRQHandler+0x31c>
 8005c5e:	6879      	ldr	r1, [r7, #4]
 8005c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c62:	4613      	mov	r3, r2
 8005c64:	00db      	lsls	r3, r3, #3
 8005c66:	1a9b      	subs	r3, r3, r2
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	440b      	add	r3, r1
 8005c6c:	3350      	adds	r3, #80	; 0x50
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d108      	bne.n	8005c86 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6818      	ldr	r0, [r3, #0]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005c7e:	461a      	mov	r2, r3
 8005c80:	2101      	movs	r1, #1
 8005c82:	f00a fa5d 	bl	8010140 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f00c fcf8 	bl	8012682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	f003 0308 	and.w	r3, r3, #8
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d008      	beq.n	8005cae <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9e:	015a      	lsls	r2, r3, #5
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ca8:	461a      	mov	r2, r3
 8005caa:	2308      	movs	r3, #8
 8005cac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	f003 0310 	and.w	r3, r3, #16
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d008      	beq.n	8005cca <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cba:	015a      	lsls	r2, r3, #5
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	2310      	movs	r3, #16
 8005cc8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d008      	beq.n	8005ce6 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	2340      	movs	r3, #64	; 0x40
 8005ce4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d008      	beq.n	8005d02 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf2:	015a      	lsls	r2, r3, #5
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	2302      	movs	r3, #2
 8005d00:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d003      	beq.n	8005d14 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005d0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 fc48 	bl	80065a4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d16:	3301      	adds	r3, #1
 8005d18:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d1c:	085b      	lsrs	r3, r3, #1
 8005d1e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	f47f af49 	bne.w	8005bba <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f00a f941 	bl	800ffb4 <USB_ReadInterrupts>
 8005d32:	4603      	mov	r3, r0
 8005d34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d3c:	d122      	bne.n	8005d84 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	69fa      	ldr	r2, [r7, #28]
 8005d48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d4c:	f023 0301 	bic.w	r3, r3, #1
 8005d50:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d108      	bne.n	8005d6e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005d64:	2100      	movs	r1, #0
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 fe78 	bl	8006a5c <HAL_PCDEx_LPM_Callback>
 8005d6c:	e002      	b.n	8005d74 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f00c fcfe 	bl	8012770 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	695a      	ldr	r2, [r3, #20]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005d82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f00a f913 	bl	800ffb4 <USB_ReadInterrupts>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d98:	d112      	bne.n	8005dc0 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f003 0301 	and.w	r3, r3, #1
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d102      	bne.n	8005db0 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f00c fcba 	bl	8012724 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	695a      	ldr	r2, [r3, #20]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005dbe:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f00a f8f5 	bl	800ffb4 <USB_ReadInterrupts>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005dd0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005dd4:	d121      	bne.n	8005e1a <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695a      	ldr	r2, [r3, #20]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8005de4:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d111      	bne.n	8005e14 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dfe:	089b      	lsrs	r3, r3, #2
 8005e00:	f003 020f 	and.w	r2, r3, #15
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005e0a:	2101      	movs	r1, #1
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 fe25 	bl	8006a5c <HAL_PCDEx_LPM_Callback>
 8005e12:	e002      	b.n	8005e1a <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f00c fc85 	bl	8012724 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f00a f8c8 	bl	800ffb4 <USB_ReadInterrupts>
 8005e24:	4603      	mov	r3, r0
 8005e26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e2e:	f040 80c7 	bne.w	8005fc0 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	69fa      	ldr	r2, [r7, #28]
 8005e3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e40:	f023 0301 	bic.w	r3, r3, #1
 8005e44:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2110      	movs	r1, #16
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f009 f951 	bl	800f0f4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e52:	2300      	movs	r3, #0
 8005e54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e56:	e056      	b.n	8005f06 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e5a:	015a      	lsls	r2, r3, #5
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	4413      	add	r3, r2
 8005e60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e64:	461a      	mov	r2, r3
 8005e66:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005e6a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e6e:	015a      	lsls	r2, r3, #5
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	4413      	add	r3, r2
 8005e74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e7c:	0151      	lsls	r1, r2, #5
 8005e7e:	69fa      	ldr	r2, [r7, #28]
 8005e80:	440a      	add	r2, r1
 8005e82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e86:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005e8a:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e8e:	015a      	lsls	r2, r3, #5
 8005e90:	69fb      	ldr	r3, [r7, #28]
 8005e92:	4413      	add	r3, r2
 8005e94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e9c:	0151      	lsls	r1, r2, #5
 8005e9e:	69fa      	ldr	r2, [r7, #28]
 8005ea0:	440a      	add	r2, r1
 8005ea2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ea6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005eaa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eae:	015a      	lsls	r2, r3, #5
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005eb8:	461a      	mov	r2, r3
 8005eba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005ebe:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ec2:	015a      	lsls	r2, r3, #5
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	4413      	add	r3, r2
 8005ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ed0:	0151      	lsls	r1, r2, #5
 8005ed2:	69fa      	ldr	r2, [r7, #28]
 8005ed4:	440a      	add	r2, r1
 8005ed6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005eda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005ede:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee2:	015a      	lsls	r2, r3, #5
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ef0:	0151      	lsls	r1, r2, #5
 8005ef2:	69fa      	ldr	r2, [r7, #28]
 8005ef4:	440a      	add	r2, r1
 8005ef6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005efa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005efe:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f02:	3301      	adds	r3, #1
 8005f04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d3a3      	bcc.n	8005e58 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	69fa      	ldr	r2, [r7, #28]
 8005f1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f1e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005f22:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d016      	beq.n	8005f5a <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f36:	69fa      	ldr	r2, [r7, #28]
 8005f38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f3c:	f043 030b 	orr.w	r3, r3, #11
 8005f40:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f4c:	69fa      	ldr	r2, [r7, #28]
 8005f4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f52:	f043 030b 	orr.w	r3, r3, #11
 8005f56:	6453      	str	r3, [r2, #68]	; 0x44
 8005f58:	e015      	b.n	8005f86 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f60:	695a      	ldr	r2, [r3, #20]
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f68:	4619      	mov	r1, r3
 8005f6a:	f242 032b 	movw	r3, #8235	; 0x202b
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	69fa      	ldr	r2, [r7, #28]
 8005f7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f80:	f043 030b 	orr.w	r3, r3, #11
 8005f84:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	69fa      	ldr	r2, [r7, #28]
 8005f90:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f94:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005f98:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6818      	ldr	r0, [r3, #0]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005faa:	461a      	mov	r2, r3
 8005fac:	f00a f8c8 	bl	8010140 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	695a      	ldr	r2, [r3, #20]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005fbe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f009 fff5 	bl	800ffb4 <USB_ReadInterrupts>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005fd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fd4:	d124      	bne.n	8006020 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f00a f88c 	bl	80100f8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f009 f8e6 	bl	800f1b6 <USB_GetDevSpeed>
 8005fea:	4603      	mov	r3, r0
 8005fec:	461a      	mov	r2, r3
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681c      	ldr	r4, [r3, #0]
 8005ff6:	f001 fce7 	bl	80079c8 <HAL_RCC_GetHCLKFreq>
 8005ffa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006000:	b2db      	uxtb	r3, r3
 8006002:	461a      	mov	r2, r3
 8006004:	4620      	mov	r0, r4
 8006006:	f008 fe29 	bl	800ec5c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f00c fb61 	bl	80126d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	695a      	ldr	r2, [r3, #20]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800601e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4618      	mov	r0, r3
 8006026:	f009 ffc5 	bl	800ffb4 <USB_ReadInterrupts>
 800602a:	4603      	mov	r3, r0
 800602c:	f003 0308 	and.w	r3, r3, #8
 8006030:	2b08      	cmp	r3, #8
 8006032:	d10a      	bne.n	800604a <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f00c fb3e 	bl	80126b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	695a      	ldr	r2, [r3, #20]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f002 0208 	and.w	r2, r2, #8
 8006048:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4618      	mov	r0, r3
 8006050:	f009 ffb0 	bl	800ffb4 <USB_ReadInterrupts>
 8006054:	4603      	mov	r3, r0
 8006056:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800605a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800605e:	d10f      	bne.n	8006080 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006060:	2300      	movs	r3, #0
 8006062:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006066:	b2db      	uxtb	r3, r3
 8006068:	4619      	mov	r1, r3
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f00c fba0 	bl	80127b0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	695a      	ldr	r2, [r3, #20]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800607e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4618      	mov	r0, r3
 8006086:	f009 ff95 	bl	800ffb4 <USB_ReadInterrupts>
 800608a:	4603      	mov	r3, r0
 800608c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006090:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006094:	d10f      	bne.n	80060b6 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006096:	2300      	movs	r3, #0
 8006098:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800609a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609c:	b2db      	uxtb	r3, r3
 800609e:	4619      	mov	r1, r3
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f00c fb73 	bl	801278c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	695a      	ldr	r2, [r3, #20]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80060b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f009 ff7a 	bl	800ffb4 <USB_ReadInterrupts>
 80060c0:	4603      	mov	r3, r0
 80060c2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80060c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060ca:	d10a      	bne.n	80060e2 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f00c fb81 	bl	80127d4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	695a      	ldr	r2, [r3, #20]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80060e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4618      	mov	r0, r3
 80060e8:	f009 ff64 	bl	800ffb4 <USB_ReadInterrupts>
 80060ec:	4603      	mov	r3, r0
 80060ee:	f003 0304 	and.w	r3, r3, #4
 80060f2:	2b04      	cmp	r3, #4
 80060f4:	d115      	bne.n	8006122 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	f003 0304 	and.w	r3, r3, #4
 8006104:	2b00      	cmp	r3, #0
 8006106:	d002      	beq.n	800610e <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f00c fb71 	bl	80127f0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	6859      	ldr	r1, [r3, #4]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	430a      	orrs	r2, r1
 800611c:	605a      	str	r2, [r3, #4]
 800611e:	e000      	b.n	8006122 <HAL_PCD_IRQHandler+0x7b8>
      return;
 8006120:	bf00      	nop
    }
  }
}
 8006122:	3734      	adds	r7, #52	; 0x34
 8006124:	46bd      	mov	sp, r7
 8006126:	bd90      	pop	{r4, r7, pc}

08006128 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	460b      	mov	r3, r1
 8006132:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800613a:	2b01      	cmp	r3, #1
 800613c:	d101      	bne.n	8006142 <HAL_PCD_SetAddress+0x1a>
 800613e:	2302      	movs	r3, #2
 8006140:	e013      	b.n	800616a <HAL_PCD_SetAddress+0x42>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	78fa      	ldrb	r2, [r7, #3]
 800614e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	78fa      	ldrb	r2, [r7, #3]
 8006158:	4611      	mov	r1, r2
 800615a:	4618      	mov	r0, r3
 800615c:	f009 fec2 	bl	800fee4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3708      	adds	r7, #8
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b084      	sub	sp, #16
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
 800617a:	4608      	mov	r0, r1
 800617c:	4611      	mov	r1, r2
 800617e:	461a      	mov	r2, r3
 8006180:	4603      	mov	r3, r0
 8006182:	70fb      	strb	r3, [r7, #3]
 8006184:	460b      	mov	r3, r1
 8006186:	803b      	strh	r3, [r7, #0]
 8006188:	4613      	mov	r3, r2
 800618a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800618c:	2300      	movs	r3, #0
 800618e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006190:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006194:	2b00      	cmp	r3, #0
 8006196:	da0f      	bge.n	80061b8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006198:	78fb      	ldrb	r3, [r7, #3]
 800619a:	f003 020f 	and.w	r2, r3, #15
 800619e:	4613      	mov	r3, r2
 80061a0:	00db      	lsls	r3, r3, #3
 80061a2:	1a9b      	subs	r3, r3, r2
 80061a4:	009b      	lsls	r3, r3, #2
 80061a6:	3338      	adds	r3, #56	; 0x38
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	4413      	add	r3, r2
 80061ac:	3304      	adds	r3, #4
 80061ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2201      	movs	r2, #1
 80061b4:	705a      	strb	r2, [r3, #1]
 80061b6:	e00f      	b.n	80061d8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80061b8:	78fb      	ldrb	r3, [r7, #3]
 80061ba:	f003 020f 	and.w	r2, r3, #15
 80061be:	4613      	mov	r3, r2
 80061c0:	00db      	lsls	r3, r3, #3
 80061c2:	1a9b      	subs	r3, r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	4413      	add	r3, r2
 80061ce:	3304      	adds	r3, #4
 80061d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2200      	movs	r2, #0
 80061d6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80061d8:	78fb      	ldrb	r3, [r7, #3]
 80061da:	f003 030f 	and.w	r3, r3, #15
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80061e4:	883a      	ldrh	r2, [r7, #0]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	78ba      	ldrb	r2, [r7, #2]
 80061ee:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	785b      	ldrb	r3, [r3, #1]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d004      	beq.n	8006202 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	781b      	ldrb	r3, [r3, #0]
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006202:	78bb      	ldrb	r3, [r7, #2]
 8006204:	2b02      	cmp	r3, #2
 8006206:	d102      	bne.n	800620e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2200      	movs	r2, #0
 800620c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006214:	2b01      	cmp	r3, #1
 8006216:	d101      	bne.n	800621c <HAL_PCD_EP_Open+0xaa>
 8006218:	2302      	movs	r3, #2
 800621a:	e00e      	b.n	800623a <HAL_PCD_EP_Open+0xc8>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68f9      	ldr	r1, [r7, #12]
 800622a:	4618      	mov	r0, r3
 800622c:	f008 ffe8 	bl	800f200 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8006238:	7afb      	ldrb	r3, [r7, #11]
}
 800623a:	4618      	mov	r0, r3
 800623c:	3710      	adds	r7, #16
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}

08006242 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006242:	b580      	push	{r7, lr}
 8006244:	b084      	sub	sp, #16
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
 800624a:	460b      	mov	r3, r1
 800624c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800624e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006252:	2b00      	cmp	r3, #0
 8006254:	da0f      	bge.n	8006276 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006256:	78fb      	ldrb	r3, [r7, #3]
 8006258:	f003 020f 	and.w	r2, r3, #15
 800625c:	4613      	mov	r3, r2
 800625e:	00db      	lsls	r3, r3, #3
 8006260:	1a9b      	subs	r3, r3, r2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	3338      	adds	r3, #56	; 0x38
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	4413      	add	r3, r2
 800626a:	3304      	adds	r3, #4
 800626c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2201      	movs	r2, #1
 8006272:	705a      	strb	r2, [r3, #1]
 8006274:	e00f      	b.n	8006296 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006276:	78fb      	ldrb	r3, [r7, #3]
 8006278:	f003 020f 	and.w	r2, r3, #15
 800627c:	4613      	mov	r3, r2
 800627e:	00db      	lsls	r3, r3, #3
 8006280:	1a9b      	subs	r3, r3, r2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	4413      	add	r3, r2
 800628c:	3304      	adds	r3, #4
 800628e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006296:	78fb      	ldrb	r3, [r7, #3]
 8006298:	f003 030f 	and.w	r3, r3, #15
 800629c:	b2da      	uxtb	r2, r3
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d101      	bne.n	80062b0 <HAL_PCD_EP_Close+0x6e>
 80062ac:	2302      	movs	r3, #2
 80062ae:	e00e      	b.n	80062ce <HAL_PCD_EP_Close+0x8c>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68f9      	ldr	r1, [r7, #12]
 80062be:	4618      	mov	r0, r3
 80062c0:	f009 f826 	bl	800f310 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3710      	adds	r7, #16
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b086      	sub	sp, #24
 80062da:	af00      	add	r7, sp, #0
 80062dc:	60f8      	str	r0, [r7, #12]
 80062de:	607a      	str	r2, [r7, #4]
 80062e0:	603b      	str	r3, [r7, #0]
 80062e2:	460b      	mov	r3, r1
 80062e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062e6:	7afb      	ldrb	r3, [r7, #11]
 80062e8:	f003 020f 	and.w	r2, r3, #15
 80062ec:	4613      	mov	r3, r2
 80062ee:	00db      	lsls	r3, r3, #3
 80062f0:	1a9b      	subs	r3, r3, r2
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80062f8:	68fa      	ldr	r2, [r7, #12]
 80062fa:	4413      	add	r3, r2
 80062fc:	3304      	adds	r3, #4
 80062fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	683a      	ldr	r2, [r7, #0]
 800630a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	2200      	movs	r2, #0
 8006310:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	2200      	movs	r2, #0
 8006316:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006318:	7afb      	ldrb	r3, [r7, #11]
 800631a:	f003 030f 	and.w	r3, r3, #15
 800631e:	b2da      	uxtb	r2, r3
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	2b01      	cmp	r3, #1
 800632a:	d102      	bne.n	8006332 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006332:	7afb      	ldrb	r3, [r7, #11]
 8006334:	f003 030f 	and.w	r3, r3, #15
 8006338:	2b00      	cmp	r3, #0
 800633a:	d109      	bne.n	8006350 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6818      	ldr	r0, [r3, #0]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	b2db      	uxtb	r3, r3
 8006346:	461a      	mov	r2, r3
 8006348:	6979      	ldr	r1, [r7, #20]
 800634a:	f009 fb09 	bl	800f960 <USB_EP0StartXfer>
 800634e:	e008      	b.n	8006362 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6818      	ldr	r0, [r3, #0]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	691b      	ldr	r3, [r3, #16]
 8006358:	b2db      	uxtb	r3, r3
 800635a:	461a      	mov	r2, r3
 800635c:	6979      	ldr	r1, [r7, #20]
 800635e:	f009 f8b3 	bl	800f4c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	460b      	mov	r3, r1
 8006376:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006378:	78fb      	ldrb	r3, [r7, #3]
 800637a:	f003 020f 	and.w	r2, r3, #15
 800637e:	6879      	ldr	r1, [r7, #4]
 8006380:	4613      	mov	r3, r2
 8006382:	00db      	lsls	r3, r3, #3
 8006384:	1a9b      	subs	r3, r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	440b      	add	r3, r1
 800638a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800638e:	681b      	ldr	r3, [r3, #0]
}
 8006390:	4618      	mov	r0, r3
 8006392:	370c      	adds	r7, #12
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b086      	sub	sp, #24
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	607a      	str	r2, [r7, #4]
 80063a6:	603b      	str	r3, [r7, #0]
 80063a8:	460b      	mov	r3, r1
 80063aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063ac:	7afb      	ldrb	r3, [r7, #11]
 80063ae:	f003 020f 	and.w	r2, r3, #15
 80063b2:	4613      	mov	r3, r2
 80063b4:	00db      	lsls	r3, r3, #3
 80063b6:	1a9b      	subs	r3, r3, r2
 80063b8:	009b      	lsls	r3, r3, #2
 80063ba:	3338      	adds	r3, #56	; 0x38
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	4413      	add	r3, r2
 80063c0:	3304      	adds	r3, #4
 80063c2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	683a      	ldr	r2, [r7, #0]
 80063ce:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	2200      	movs	r2, #0
 80063d4:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	2201      	movs	r2, #1
 80063da:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80063dc:	7afb      	ldrb	r3, [r7, #11]
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	b2da      	uxtb	r2, r3
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d102      	bne.n	80063f6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80063f6:	7afb      	ldrb	r3, [r7, #11]
 80063f8:	f003 030f 	and.w	r3, r3, #15
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d109      	bne.n	8006414 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6818      	ldr	r0, [r3, #0]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	691b      	ldr	r3, [r3, #16]
 8006408:	b2db      	uxtb	r3, r3
 800640a:	461a      	mov	r2, r3
 800640c:	6979      	ldr	r1, [r7, #20]
 800640e:	f009 faa7 	bl	800f960 <USB_EP0StartXfer>
 8006412:	e008      	b.n	8006426 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6818      	ldr	r0, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	b2db      	uxtb	r3, r3
 800641e:	461a      	mov	r2, r3
 8006420:	6979      	ldr	r1, [r7, #20]
 8006422:	f009 f851 	bl	800f4c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3718      	adds	r7, #24
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	460b      	mov	r3, r1
 800643a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800643c:	78fb      	ldrb	r3, [r7, #3]
 800643e:	f003 020f 	and.w	r2, r3, #15
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	429a      	cmp	r2, r3
 8006448:	d901      	bls.n	800644e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e050      	b.n	80064f0 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800644e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006452:	2b00      	cmp	r3, #0
 8006454:	da0f      	bge.n	8006476 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006456:	78fb      	ldrb	r3, [r7, #3]
 8006458:	f003 020f 	and.w	r2, r3, #15
 800645c:	4613      	mov	r3, r2
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	1a9b      	subs	r3, r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	3338      	adds	r3, #56	; 0x38
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	4413      	add	r3, r2
 800646a:	3304      	adds	r3, #4
 800646c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2201      	movs	r2, #1
 8006472:	705a      	strb	r2, [r3, #1]
 8006474:	e00d      	b.n	8006492 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006476:	78fa      	ldrb	r2, [r7, #3]
 8006478:	4613      	mov	r3, r2
 800647a:	00db      	lsls	r3, r3, #3
 800647c:	1a9b      	subs	r3, r3, r2
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	4413      	add	r3, r2
 8006488:	3304      	adds	r3, #4
 800648a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2201      	movs	r2, #1
 8006496:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006498:	78fb      	ldrb	r3, [r7, #3]
 800649a:	f003 030f 	and.w	r3, r3, #15
 800649e:	b2da      	uxtb	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d101      	bne.n	80064b2 <HAL_PCD_EP_SetStall+0x82>
 80064ae:	2302      	movs	r3, #2
 80064b0:	e01e      	b.n	80064f0 <HAL_PCD_EP_SetStall+0xc0>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2201      	movs	r2, #1
 80064b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68f9      	ldr	r1, [r7, #12]
 80064c0:	4618      	mov	r0, r3
 80064c2:	f009 fc3b 	bl	800fd3c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80064c6:	78fb      	ldrb	r3, [r7, #3]
 80064c8:	f003 030f 	and.w	r3, r3, #15
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d10a      	bne.n	80064e6 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6818      	ldr	r0, [r3, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	b2d9      	uxtb	r1, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80064e0:	461a      	mov	r2, r3
 80064e2:	f009 fe2d 	bl	8010140 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3710      	adds	r7, #16
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	460b      	mov	r3, r1
 8006502:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006504:	78fb      	ldrb	r3, [r7, #3]
 8006506:	f003 020f 	and.w	r2, r3, #15
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	429a      	cmp	r2, r3
 8006510:	d901      	bls.n	8006516 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e042      	b.n	800659c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006516:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800651a:	2b00      	cmp	r3, #0
 800651c:	da0f      	bge.n	800653e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800651e:	78fb      	ldrb	r3, [r7, #3]
 8006520:	f003 020f 	and.w	r2, r3, #15
 8006524:	4613      	mov	r3, r2
 8006526:	00db      	lsls	r3, r3, #3
 8006528:	1a9b      	subs	r3, r3, r2
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	3338      	adds	r3, #56	; 0x38
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	4413      	add	r3, r2
 8006532:	3304      	adds	r3, #4
 8006534:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2201      	movs	r2, #1
 800653a:	705a      	strb	r2, [r3, #1]
 800653c:	e00f      	b.n	800655e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800653e:	78fb      	ldrb	r3, [r7, #3]
 8006540:	f003 020f 	and.w	r2, r3, #15
 8006544:	4613      	mov	r3, r2
 8006546:	00db      	lsls	r3, r3, #3
 8006548:	1a9b      	subs	r3, r3, r2
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	4413      	add	r3, r2
 8006554:	3304      	adds	r3, #4
 8006556:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006564:	78fb      	ldrb	r3, [r7, #3]
 8006566:	f003 030f 	and.w	r3, r3, #15
 800656a:	b2da      	uxtb	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006576:	2b01      	cmp	r3, #1
 8006578:	d101      	bne.n	800657e <HAL_PCD_EP_ClrStall+0x86>
 800657a:	2302      	movs	r3, #2
 800657c:	e00e      	b.n	800659c <HAL_PCD_EP_ClrStall+0xa4>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2201      	movs	r2, #1
 8006582:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	68f9      	ldr	r1, [r7, #12]
 800658c:	4618      	mov	r0, r3
 800658e:	f009 fc43 	bl	800fe18 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3710      	adds	r7, #16
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b08a      	sub	sp, #40	; 0x28
 80065a8:	af02      	add	r7, sp, #8
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	4613      	mov	r3, r2
 80065bc:	00db      	lsls	r3, r3, #3
 80065be:	1a9b      	subs	r3, r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	3338      	adds	r3, #56	; 0x38
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	4413      	add	r3, r2
 80065c8:	3304      	adds	r3, #4
 80065ca:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	699a      	ldr	r2, [r3, #24]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	695b      	ldr	r3, [r3, #20]
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d901      	bls.n	80065dc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	e06c      	b.n	80066b6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	695a      	ldr	r2, [r3, #20]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	699b      	ldr	r3, [r3, #24]
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	69fa      	ldr	r2, [r7, #28]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d902      	bls.n	80065f8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	3303      	adds	r3, #3
 80065fc:	089b      	lsrs	r3, r3, #2
 80065fe:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006600:	e02b      	b.n	800665a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	695a      	ldr	r2, [r3, #20]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	699b      	ldr	r3, [r3, #24]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	69fa      	ldr	r2, [r7, #28]
 8006614:	429a      	cmp	r2, r3
 8006616:	d902      	bls.n	800661e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	3303      	adds	r3, #3
 8006622:	089b      	lsrs	r3, r3, #2
 8006624:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	68d9      	ldr	r1, [r3, #12]
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	b2da      	uxtb	r2, r3
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006636:	b2db      	uxtb	r3, r3
 8006638:	9300      	str	r3, [sp, #0]
 800663a:	4603      	mov	r3, r0
 800663c:	6978      	ldr	r0, [r7, #20]
 800663e:	f009 fae7 	bl	800fc10 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	68da      	ldr	r2, [r3, #12]
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	441a      	add	r2, r3
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	699a      	ldr	r2, [r3, #24]
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	441a      	add	r2, r3
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	015a      	lsls	r2, r3, #5
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	4413      	add	r3, r2
 8006662:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	b29b      	uxth	r3, r3
 800666a:	69ba      	ldr	r2, [r7, #24]
 800666c:	429a      	cmp	r2, r3
 800666e:	d809      	bhi.n	8006684 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	699a      	ldr	r2, [r3, #24]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006678:	429a      	cmp	r2, r3
 800667a:	d203      	bcs.n	8006684 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	695b      	ldr	r3, [r3, #20]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d1be      	bne.n	8006602 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	695a      	ldr	r2, [r3, #20]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	429a      	cmp	r2, r3
 800668e:	d811      	bhi.n	80066b4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	f003 030f 	and.w	r3, r3, #15
 8006696:	2201      	movs	r2, #1
 8006698:	fa02 f303 	lsl.w	r3, r2, r3
 800669c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	43db      	mvns	r3, r3
 80066aa:	6939      	ldr	r1, [r7, #16]
 80066ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066b0:	4013      	ands	r3, r2
 80066b2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80066b4:	2300      	movs	r3, #0
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3720      	adds	r7, #32
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}
	...

080066c0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b086      	sub	sp, #24
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	333c      	adds	r3, #60	; 0x3c
 80066d8:	3304      	adds	r3, #4
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	015a      	lsls	r2, r3, #5
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	4413      	add	r3, r2
 80066e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	f040 80a0 	bne.w	8006838 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	f003 0308 	and.w	r3, r3, #8
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d015      	beq.n	800672e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	4a72      	ldr	r2, [pc, #456]	; (80068d0 <PCD_EP_OutXfrComplete_int+0x210>)
 8006706:	4293      	cmp	r3, r2
 8006708:	f240 80dd 	bls.w	80068c6 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006712:	2b00      	cmp	r3, #0
 8006714:	f000 80d7 	beq.w	80068c6 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	015a      	lsls	r2, r3, #5
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	4413      	add	r3, r2
 8006720:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006724:	461a      	mov	r2, r3
 8006726:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800672a:	6093      	str	r3, [r2, #8]
 800672c:	e0cb      	b.n	80068c6 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	f003 0320 	and.w	r3, r3, #32
 8006734:	2b00      	cmp	r3, #0
 8006736:	d009      	beq.n	800674c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	015a      	lsls	r2, r3, #5
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	4413      	add	r3, r2
 8006740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006744:	461a      	mov	r2, r3
 8006746:	2320      	movs	r3, #32
 8006748:	6093      	str	r3, [r2, #8]
 800674a:	e0bc      	b.n	80068c6 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006752:	2b00      	cmp	r3, #0
 8006754:	f040 80b7 	bne.w	80068c6 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	4a5d      	ldr	r2, [pc, #372]	; (80068d0 <PCD_EP_OutXfrComplete_int+0x210>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d90f      	bls.n	8006780 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00a      	beq.n	8006780 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	015a      	lsls	r2, r3, #5
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	4413      	add	r3, r2
 8006772:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006776:	461a      	mov	r2, r3
 8006778:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800677c:	6093      	str	r3, [r2, #8]
 800677e:	e0a2      	b.n	80068c6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8006780:	6879      	ldr	r1, [r7, #4]
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	4613      	mov	r3, r2
 8006786:	00db      	lsls	r3, r3, #3
 8006788:	1a9b      	subs	r3, r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	440b      	add	r3, r1
 800678e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006792:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	0159      	lsls	r1, r3, #5
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	440b      	add	r3, r1
 800679c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80067a6:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	683a      	ldr	r2, [r7, #0]
 80067ac:	4613      	mov	r3, r2
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	1a9b      	subs	r3, r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	4403      	add	r3, r0
 80067b6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80067ba:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80067bc:	6879      	ldr	r1, [r7, #4]
 80067be:	683a      	ldr	r2, [r7, #0]
 80067c0:	4613      	mov	r3, r2
 80067c2:	00db      	lsls	r3, r3, #3
 80067c4:	1a9b      	subs	r3, r3, r2
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	440b      	add	r3, r1
 80067ca:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80067ce:	6819      	ldr	r1, [r3, #0]
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	683a      	ldr	r2, [r7, #0]
 80067d4:	4613      	mov	r3, r2
 80067d6:	00db      	lsls	r3, r3, #3
 80067d8:	1a9b      	subs	r3, r3, r2
 80067da:	009b      	lsls	r3, r3, #2
 80067dc:	4403      	add	r3, r0
 80067de:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4419      	add	r1, r3
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	683a      	ldr	r2, [r7, #0]
 80067ea:	4613      	mov	r3, r2
 80067ec:	00db      	lsls	r3, r3, #3
 80067ee:	1a9b      	subs	r3, r3, r2
 80067f0:	009b      	lsls	r3, r3, #2
 80067f2:	4403      	add	r3, r0
 80067f4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80067f8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d114      	bne.n	800682a <PCD_EP_OutXfrComplete_int+0x16a>
 8006800:	6879      	ldr	r1, [r7, #4]
 8006802:	683a      	ldr	r2, [r7, #0]
 8006804:	4613      	mov	r3, r2
 8006806:	00db      	lsls	r3, r3, #3
 8006808:	1a9b      	subs	r3, r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	440b      	add	r3, r1
 800680e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d108      	bne.n	800682a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6818      	ldr	r0, [r3, #0]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006822:	461a      	mov	r2, r3
 8006824:	2101      	movs	r1, #1
 8006826:	f009 fc8b 	bl	8010140 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	b2db      	uxtb	r3, r3
 800682e:	4619      	mov	r1, r3
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f00b ff0b 	bl	801264c <HAL_PCD_DataOutStageCallback>
 8006836:	e046      	b.n	80068c6 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	4a26      	ldr	r2, [pc, #152]	; (80068d4 <PCD_EP_OutXfrComplete_int+0x214>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d124      	bne.n	800688a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00a      	beq.n	8006860 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	015a      	lsls	r2, r3, #5
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	4413      	add	r3, r2
 8006852:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006856:	461a      	mov	r2, r3
 8006858:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800685c:	6093      	str	r3, [r2, #8]
 800685e:	e032      	b.n	80068c6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	f003 0320 	and.w	r3, r3, #32
 8006866:	2b00      	cmp	r3, #0
 8006868:	d008      	beq.n	800687c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	015a      	lsls	r2, r3, #5
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	4413      	add	r3, r2
 8006872:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006876:	461a      	mov	r2, r3
 8006878:	2320      	movs	r3, #32
 800687a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	b2db      	uxtb	r3, r3
 8006880:	4619      	mov	r1, r3
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f00b fee2 	bl	801264c <HAL_PCD_DataOutStageCallback>
 8006888:	e01d      	b.n	80068c6 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d114      	bne.n	80068ba <PCD_EP_OutXfrComplete_int+0x1fa>
 8006890:	6879      	ldr	r1, [r7, #4]
 8006892:	683a      	ldr	r2, [r7, #0]
 8006894:	4613      	mov	r3, r2
 8006896:	00db      	lsls	r3, r3, #3
 8006898:	1a9b      	subs	r3, r3, r2
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	440b      	add	r3, r1
 800689e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d108      	bne.n	80068ba <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6818      	ldr	r0, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80068b2:	461a      	mov	r2, r3
 80068b4:	2100      	movs	r1, #0
 80068b6:	f009 fc43 	bl	8010140 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	4619      	mov	r1, r3
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f00b fec3 	bl	801264c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80068c6:	2300      	movs	r3, #0
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3718      	adds	r7, #24
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}
 80068d0:	4f54300a 	.word	0x4f54300a
 80068d4:	4f54310a 	.word	0x4f54310a

080068d8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b086      	sub	sp, #24
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	333c      	adds	r3, #60	; 0x3c
 80068f0:	3304      	adds	r3, #4
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	015a      	lsls	r2, r3, #5
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	4413      	add	r3, r2
 80068fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	4a15      	ldr	r2, [pc, #84]	; (8006960 <PCD_EP_OutSetupPacket_int+0x88>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d90e      	bls.n	800692c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006914:	2b00      	cmp	r3, #0
 8006916:	d009      	beq.n	800692c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	015a      	lsls	r2, r3, #5
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	4413      	add	r3, r2
 8006920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006924:	461a      	mov	r2, r3
 8006926:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800692a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f00b fe7b 	bl	8012628 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	4a0a      	ldr	r2, [pc, #40]	; (8006960 <PCD_EP_OutSetupPacket_int+0x88>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d90c      	bls.n	8006954 <PCD_EP_OutSetupPacket_int+0x7c>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	2b01      	cmp	r3, #1
 8006940:	d108      	bne.n	8006954 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6818      	ldr	r0, [r3, #0]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800694c:	461a      	mov	r2, r3
 800694e:	2101      	movs	r1, #1
 8006950:	f009 fbf6 	bl	8010140 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3718      	adds	r7, #24
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	4f54300a 	.word	0x4f54300a

08006964 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006964:	b480      	push	{r7}
 8006966:	b085      	sub	sp, #20
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	460b      	mov	r3, r1
 800696e:	70fb      	strb	r3, [r7, #3]
 8006970:	4613      	mov	r3, r2
 8006972:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800697a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800697c:	78fb      	ldrb	r3, [r7, #3]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d107      	bne.n	8006992 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006982:	883b      	ldrh	r3, [r7, #0]
 8006984:	0419      	lsls	r1, r3, #16
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68ba      	ldr	r2, [r7, #8]
 800698c:	430a      	orrs	r2, r1
 800698e:	629a      	str	r2, [r3, #40]	; 0x28
 8006990:	e028      	b.n	80069e4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006998:	0c1b      	lsrs	r3, r3, #16
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	4413      	add	r3, r2
 800699e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80069a0:	2300      	movs	r3, #0
 80069a2:	73fb      	strb	r3, [r7, #15]
 80069a4:	e00d      	b.n	80069c2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	7bfb      	ldrb	r3, [r7, #15]
 80069ac:	3340      	adds	r3, #64	; 0x40
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	4413      	add	r3, r2
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	0c1b      	lsrs	r3, r3, #16
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	4413      	add	r3, r2
 80069ba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80069bc:	7bfb      	ldrb	r3, [r7, #15]
 80069be:	3301      	adds	r3, #1
 80069c0:	73fb      	strb	r3, [r7, #15]
 80069c2:	7bfa      	ldrb	r2, [r7, #15]
 80069c4:	78fb      	ldrb	r3, [r7, #3]
 80069c6:	3b01      	subs	r3, #1
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d3ec      	bcc.n	80069a6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80069cc:	883b      	ldrh	r3, [r7, #0]
 80069ce:	0418      	lsls	r0, r3, #16
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6819      	ldr	r1, [r3, #0]
 80069d4:	78fb      	ldrb	r3, [r7, #3]
 80069d6:	3b01      	subs	r3, #1
 80069d8:	68ba      	ldr	r2, [r7, #8]
 80069da:	4302      	orrs	r2, r0
 80069dc:	3340      	adds	r3, #64	; 0x40
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	440b      	add	r3, r1
 80069e2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3714      	adds	r7, #20
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr

080069f2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80069f2:	b480      	push	{r7}
 80069f4:	b083      	sub	sp, #12
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	460b      	mov	r3, r1
 80069fc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	887a      	ldrh	r2, [r7, #2]
 8006a04:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2201      	movs	r2, #1
 8006a26:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	699b      	ldr	r3, [r3, #24]
 8006a36:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a42:	4b05      	ldr	r3, [pc, #20]	; (8006a58 <HAL_PCDEx_ActivateLPM+0x44>)
 8006a44:	4313      	orrs	r3, r2
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3714      	adds	r7, #20
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr
 8006a58:	10000003 	.word	0x10000003

08006a5c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	460b      	mov	r3, r1
 8006a66:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8006a7c:	4b29      	ldr	r3, [pc, #164]	; (8006b24 <HAL_PWREx_ConfigSupply+0xb0>)
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	f003 0307 	and.w	r3, r3, #7
 8006a84:	2b06      	cmp	r3, #6
 8006a86:	d00a      	beq.n	8006a9e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006a88:	4b26      	ldr	r3, [pc, #152]	; (8006b24 <HAL_PWREx_ConfigSupply+0xb0>)
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a90:	687a      	ldr	r2, [r7, #4]
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d001      	beq.n	8006a9a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e040      	b.n	8006b1c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	e03e      	b.n	8006b1c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006a9e:	4b21      	ldr	r3, [pc, #132]	; (8006b24 <HAL_PWREx_ConfigSupply+0xb0>)
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8006aa6:	491f      	ldr	r1, [pc, #124]	; (8006b24 <HAL_PWREx_ConfigSupply+0xb0>)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006aae:	f7fb f867 	bl	8001b80 <HAL_GetTick>
 8006ab2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006ab4:	e009      	b.n	8006aca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006ab6:	f7fb f863 	bl	8001b80 <HAL_GetTick>
 8006aba:	4602      	mov	r2, r0
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	1ad3      	subs	r3, r2, r3
 8006ac0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ac4:	d901      	bls.n	8006aca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e028      	b.n	8006b1c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006aca:	4b16      	ldr	r3, [pc, #88]	; (8006b24 <HAL_PWREx_ConfigSupply+0xb0>)
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ad2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ad6:	d1ee      	bne.n	8006ab6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2b1e      	cmp	r3, #30
 8006adc:	d008      	beq.n	8006af0 <HAL_PWREx_ConfigSupply+0x7c>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2b2e      	cmp	r3, #46	; 0x2e
 8006ae2:	d005      	beq.n	8006af0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b1d      	cmp	r3, #29
 8006ae8:	d002      	beq.n	8006af0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2b2d      	cmp	r3, #45	; 0x2d
 8006aee:	d114      	bne.n	8006b1a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8006af0:	f7fb f846 	bl	8001b80 <HAL_GetTick>
 8006af4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006af6:	e009      	b.n	8006b0c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006af8:	f7fb f842 	bl	8001b80 <HAL_GetTick>
 8006afc:	4602      	mov	r2, r0
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b06:	d901      	bls.n	8006b0c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e007      	b.n	8006b1c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8006b0c:	4b05      	ldr	r3, [pc, #20]	; (8006b24 <HAL_PWREx_ConfigSupply+0xb0>)
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b18:	d1ee      	bne.n	8006af8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3710      	adds	r7, #16
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	58024800 	.word	0x58024800

08006b28 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8006b2c:	4b05      	ldr	r3, [pc, #20]	; (8006b44 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	4a04      	ldr	r2, [pc, #16]	; (8006b44 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006b32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006b36:	60d3      	str	r3, [r2, #12]
}
 8006b38:	bf00      	nop
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	58024800 	.word	0x58024800

08006b48 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b08c      	sub	sp, #48	; 0x30
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e3ff      	b.n	800735a <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 0301 	and.w	r3, r3, #1
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	f000 8087 	beq.w	8006c76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b68:	4b99      	ldr	r3, [pc, #612]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006b6a:	691b      	ldr	r3, [r3, #16]
 8006b6c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b70:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006b72:	4b97      	ldr	r3, [pc, #604]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b76:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b7a:	2b10      	cmp	r3, #16
 8006b7c:	d007      	beq.n	8006b8e <HAL_RCC_OscConfig+0x46>
 8006b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b80:	2b18      	cmp	r3, #24
 8006b82:	d110      	bne.n	8006ba6 <HAL_RCC_OscConfig+0x5e>
 8006b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b86:	f003 0303 	and.w	r3, r3, #3
 8006b8a:	2b02      	cmp	r3, #2
 8006b8c:	d10b      	bne.n	8006ba6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b8e:	4b90      	ldr	r3, [pc, #576]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d06c      	beq.n	8006c74 <HAL_RCC_OscConfig+0x12c>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d168      	bne.n	8006c74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e3d9      	b.n	800735a <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bae:	d106      	bne.n	8006bbe <HAL_RCC_OscConfig+0x76>
 8006bb0:	4b87      	ldr	r3, [pc, #540]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a86      	ldr	r2, [pc, #536]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006bb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bba:	6013      	str	r3, [r2, #0]
 8006bbc:	e02e      	b.n	8006c1c <HAL_RCC_OscConfig+0xd4>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10c      	bne.n	8006be0 <HAL_RCC_OscConfig+0x98>
 8006bc6:	4b82      	ldr	r3, [pc, #520]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a81      	ldr	r2, [pc, #516]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006bcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bd0:	6013      	str	r3, [r2, #0]
 8006bd2:	4b7f      	ldr	r3, [pc, #508]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a7e      	ldr	r2, [pc, #504]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006bd8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006bdc:	6013      	str	r3, [r2, #0]
 8006bde:	e01d      	b.n	8006c1c <HAL_RCC_OscConfig+0xd4>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006be8:	d10c      	bne.n	8006c04 <HAL_RCC_OscConfig+0xbc>
 8006bea:	4b79      	ldr	r3, [pc, #484]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a78      	ldr	r2, [pc, #480]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006bf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006bf4:	6013      	str	r3, [r2, #0]
 8006bf6:	4b76      	ldr	r3, [pc, #472]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a75      	ldr	r2, [pc, #468]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c00:	6013      	str	r3, [r2, #0]
 8006c02:	e00b      	b.n	8006c1c <HAL_RCC_OscConfig+0xd4>
 8006c04:	4b72      	ldr	r3, [pc, #456]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a71      	ldr	r2, [pc, #452]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006c0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c0e:	6013      	str	r3, [r2, #0]
 8006c10:	4b6f      	ldr	r3, [pc, #444]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a6e      	ldr	r2, [pc, #440]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006c16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d013      	beq.n	8006c4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c24:	f7fa ffac 	bl	8001b80 <HAL_GetTick>
 8006c28:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c2a:	e008      	b.n	8006c3e <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c2c:	f7fa ffa8 	bl	8001b80 <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	2b64      	cmp	r3, #100	; 0x64
 8006c38:	d901      	bls.n	8006c3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e38d      	b.n	800735a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c3e:	4b64      	ldr	r3, [pc, #400]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d0f0      	beq.n	8006c2c <HAL_RCC_OscConfig+0xe4>
 8006c4a:	e014      	b.n	8006c76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c4c:	f7fa ff98 	bl	8001b80 <HAL_GetTick>
 8006c50:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c52:	e008      	b.n	8006c66 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c54:	f7fa ff94 	bl	8001b80 <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	2b64      	cmp	r3, #100	; 0x64
 8006c60:	d901      	bls.n	8006c66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e379      	b.n	800735a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c66:	4b5a      	ldr	r3, [pc, #360]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1f0      	bne.n	8006c54 <HAL_RCC_OscConfig+0x10c>
 8006c72:	e000      	b.n	8006c76 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 0302 	and.w	r3, r3, #2
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f000 80ae 	beq.w	8006de0 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c84:	4b52      	ldr	r3, [pc, #328]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006c86:	691b      	ldr	r3, [r3, #16]
 8006c88:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c8c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006c8e:	4b50      	ldr	r3, [pc, #320]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c92:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006c94:	6a3b      	ldr	r3, [r7, #32]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d007      	beq.n	8006caa <HAL_RCC_OscConfig+0x162>
 8006c9a:	6a3b      	ldr	r3, [r7, #32]
 8006c9c:	2b18      	cmp	r3, #24
 8006c9e:	d13a      	bne.n	8006d16 <HAL_RCC_OscConfig+0x1ce>
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	f003 0303 	and.w	r3, r3, #3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d135      	bne.n	8006d16 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006caa:	4b49      	ldr	r3, [pc, #292]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0304 	and.w	r3, r3, #4
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d005      	beq.n	8006cc2 <HAL_RCC_OscConfig+0x17a>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d101      	bne.n	8006cc2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e34b      	b.n	800735a <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cc2:	f7fa ff8d 	bl	8001be0 <HAL_GetREVID>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	f241 0203 	movw	r2, #4099	; 0x1003
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d817      	bhi.n	8006d00 <HAL_RCC_OscConfig+0x1b8>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	2b40      	cmp	r3, #64	; 0x40
 8006cd6:	d108      	bne.n	8006cea <HAL_RCC_OscConfig+0x1a2>
 8006cd8:	4b3d      	ldr	r3, [pc, #244]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006ce0:	4a3b      	ldr	r2, [pc, #236]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006ce2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ce6:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ce8:	e07a      	b.n	8006de0 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cea:	4b39      	ldr	r3, [pc, #228]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	691b      	ldr	r3, [r3, #16]
 8006cf6:	031b      	lsls	r3, r3, #12
 8006cf8:	4935      	ldr	r1, [pc, #212]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006cfe:	e06f      	b.n	8006de0 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d00:	4b33      	ldr	r3, [pc, #204]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	061b      	lsls	r3, r3, #24
 8006d0e:	4930      	ldr	r1, [pc, #192]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006d10:	4313      	orrs	r3, r2
 8006d12:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d14:	e064      	b.n	8006de0 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d045      	beq.n	8006daa <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006d1e:	4b2c      	ldr	r3, [pc, #176]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f023 0219 	bic.w	r2, r3, #25
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	4929      	ldr	r1, [pc, #164]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d30:	f7fa ff26 	bl	8001b80 <HAL_GetTick>
 8006d34:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d36:	e008      	b.n	8006d4a <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006d38:	f7fa ff22 	bl	8001b80 <HAL_GetTick>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d40:	1ad3      	subs	r3, r2, r3
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	d901      	bls.n	8006d4a <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8006d46:	2303      	movs	r3, #3
 8006d48:	e307      	b.n	800735a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d4a:	4b21      	ldr	r3, [pc, #132]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f003 0304 	and.w	r3, r3, #4
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d0f0      	beq.n	8006d38 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d56:	f7fa ff43 	bl	8001be0 <HAL_GetREVID>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	f241 0203 	movw	r2, #4099	; 0x1003
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d817      	bhi.n	8006d94 <HAL_RCC_OscConfig+0x24c>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	2b40      	cmp	r3, #64	; 0x40
 8006d6a:	d108      	bne.n	8006d7e <HAL_RCC_OscConfig+0x236>
 8006d6c:	4b18      	ldr	r3, [pc, #96]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006d74:	4a16      	ldr	r2, [pc, #88]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006d76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d7a:	6053      	str	r3, [r2, #4]
 8006d7c:	e030      	b.n	8006de0 <HAL_RCC_OscConfig+0x298>
 8006d7e:	4b14      	ldr	r3, [pc, #80]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	031b      	lsls	r3, r3, #12
 8006d8c:	4910      	ldr	r1, [pc, #64]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	604b      	str	r3, [r1, #4]
 8006d92:	e025      	b.n	8006de0 <HAL_RCC_OscConfig+0x298>
 8006d94:	4b0e      	ldr	r3, [pc, #56]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	691b      	ldr	r3, [r3, #16]
 8006da0:	061b      	lsls	r3, r3, #24
 8006da2:	490b      	ldr	r1, [pc, #44]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	604b      	str	r3, [r1, #4]
 8006da8:	e01a      	b.n	8006de0 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006daa:	4b09      	ldr	r3, [pc, #36]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a08      	ldr	r2, [pc, #32]	; (8006dd0 <HAL_RCC_OscConfig+0x288>)
 8006db0:	f023 0301 	bic.w	r3, r3, #1
 8006db4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006db6:	f7fa fee3 	bl	8001b80 <HAL_GetTick>
 8006dba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006dbc:	e00a      	b.n	8006dd4 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006dbe:	f7fa fedf 	bl	8001b80 <HAL_GetTick>
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc6:	1ad3      	subs	r3, r2, r3
 8006dc8:	2b02      	cmp	r3, #2
 8006dca:	d903      	bls.n	8006dd4 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8006dcc:	2303      	movs	r3, #3
 8006dce:	e2c4      	b.n	800735a <HAL_RCC_OscConfig+0x812>
 8006dd0:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006dd4:	4ba4      	ldr	r3, [pc, #656]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 0304 	and.w	r3, r3, #4
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d1ee      	bne.n	8006dbe <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0310 	and.w	r3, r3, #16
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f000 80a9 	beq.w	8006f40 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dee:	4b9e      	ldr	r3, [pc, #632]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006df0:	691b      	ldr	r3, [r3, #16]
 8006df2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006df6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006df8:	4b9b      	ldr	r3, [pc, #620]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dfc:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	2b08      	cmp	r3, #8
 8006e02:	d007      	beq.n	8006e14 <HAL_RCC_OscConfig+0x2cc>
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	2b18      	cmp	r3, #24
 8006e08:	d13a      	bne.n	8006e80 <HAL_RCC_OscConfig+0x338>
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	f003 0303 	and.w	r3, r3, #3
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d135      	bne.n	8006e80 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006e14:	4b94      	ldr	r3, [pc, #592]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d005      	beq.n	8006e2c <HAL_RCC_OscConfig+0x2e4>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	69db      	ldr	r3, [r3, #28]
 8006e24:	2b80      	cmp	r3, #128	; 0x80
 8006e26:	d001      	beq.n	8006e2c <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e296      	b.n	800735a <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e2c:	f7fa fed8 	bl	8001be0 <HAL_GetREVID>
 8006e30:	4603      	mov	r3, r0
 8006e32:	f241 0203 	movw	r2, #4099	; 0x1003
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d817      	bhi.n	8006e6a <HAL_RCC_OscConfig+0x322>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	2b20      	cmp	r3, #32
 8006e40:	d108      	bne.n	8006e54 <HAL_RCC_OscConfig+0x30c>
 8006e42:	4b89      	ldr	r3, [pc, #548]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006e4a:	4a87      	ldr	r2, [pc, #540]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006e4c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e50:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006e52:	e075      	b.n	8006f40 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e54:	4b84      	ldr	r3, [pc, #528]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a1b      	ldr	r3, [r3, #32]
 8006e60:	069b      	lsls	r3, r3, #26
 8006e62:	4981      	ldr	r1, [pc, #516]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006e64:	4313      	orrs	r3, r2
 8006e66:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006e68:	e06a      	b.n	8006f40 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e6a:	4b7f      	ldr	r3, [pc, #508]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6a1b      	ldr	r3, [r3, #32]
 8006e76:	061b      	lsls	r3, r3, #24
 8006e78:	497b      	ldr	r1, [pc, #492]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006e7e:	e05f      	b.n	8006f40 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	69db      	ldr	r3, [r3, #28]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d042      	beq.n	8006f0e <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006e88:	4b77      	ldr	r3, [pc, #476]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a76      	ldr	r2, [pc, #472]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006e8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e94:	f7fa fe74 	bl	8001b80 <HAL_GetTick>
 8006e98:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006e9a:	e008      	b.n	8006eae <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006e9c:	f7fa fe70 	bl	8001b80 <HAL_GetTick>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	d901      	bls.n	8006eae <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e255      	b.n	800735a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006eae:	4b6e      	ldr	r3, [pc, #440]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d0f0      	beq.n	8006e9c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006eba:	f7fa fe91 	bl	8001be0 <HAL_GetREVID>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	f241 0203 	movw	r2, #4099	; 0x1003
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d817      	bhi.n	8006ef8 <HAL_RCC_OscConfig+0x3b0>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6a1b      	ldr	r3, [r3, #32]
 8006ecc:	2b20      	cmp	r3, #32
 8006ece:	d108      	bne.n	8006ee2 <HAL_RCC_OscConfig+0x39a>
 8006ed0:	4b65      	ldr	r3, [pc, #404]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006ed8:	4a63      	ldr	r2, [pc, #396]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006eda:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ede:	6053      	str	r3, [r2, #4]
 8006ee0:	e02e      	b.n	8006f40 <HAL_RCC_OscConfig+0x3f8>
 8006ee2:	4b61      	ldr	r3, [pc, #388]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	069b      	lsls	r3, r3, #26
 8006ef0:	495d      	ldr	r1, [pc, #372]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	604b      	str	r3, [r1, #4]
 8006ef6:	e023      	b.n	8006f40 <HAL_RCC_OscConfig+0x3f8>
 8006ef8:	4b5b      	ldr	r3, [pc, #364]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	061b      	lsls	r3, r3, #24
 8006f06:	4958      	ldr	r1, [pc, #352]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	60cb      	str	r3, [r1, #12]
 8006f0c:	e018      	b.n	8006f40 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006f0e:	4b56      	ldr	r3, [pc, #344]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a55      	ldr	r2, [pc, #340]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006f14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f1a:	f7fa fe31 	bl	8001b80 <HAL_GetTick>
 8006f1e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006f20:	e008      	b.n	8006f34 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006f22:	f7fa fe2d 	bl	8001b80 <HAL_GetTick>
 8006f26:	4602      	mov	r2, r0
 8006f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d901      	bls.n	8006f34 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8006f30:	2303      	movs	r3, #3
 8006f32:	e212      	b.n	800735a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006f34:	4b4c      	ldr	r3, [pc, #304]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d1f0      	bne.n	8006f22 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f003 0308 	and.w	r3, r3, #8
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d036      	beq.n	8006fba <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d019      	beq.n	8006f88 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f54:	4b44      	ldr	r3, [pc, #272]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006f56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f58:	4a43      	ldr	r2, [pc, #268]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006f5a:	f043 0301 	orr.w	r3, r3, #1
 8006f5e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f60:	f7fa fe0e 	bl	8001b80 <HAL_GetTick>
 8006f64:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f66:	e008      	b.n	8006f7a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f68:	f7fa fe0a 	bl	8001b80 <HAL_GetTick>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d901      	bls.n	8006f7a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e1ef      	b.n	800735a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f7a:	4b3b      	ldr	r3, [pc, #236]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006f7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f7e:	f003 0302 	and.w	r3, r3, #2
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d0f0      	beq.n	8006f68 <HAL_RCC_OscConfig+0x420>
 8006f86:	e018      	b.n	8006fba <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f88:	4b37      	ldr	r3, [pc, #220]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006f8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f8c:	4a36      	ldr	r2, [pc, #216]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006f8e:	f023 0301 	bic.w	r3, r3, #1
 8006f92:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f94:	f7fa fdf4 	bl	8001b80 <HAL_GetTick>
 8006f98:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006f9a:	e008      	b.n	8006fae <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f9c:	f7fa fdf0 	bl	8001b80 <HAL_GetTick>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa4:	1ad3      	subs	r3, r2, r3
 8006fa6:	2b02      	cmp	r3, #2
 8006fa8:	d901      	bls.n	8006fae <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8006faa:	2303      	movs	r3, #3
 8006fac:	e1d5      	b.n	800735a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006fae:	4b2e      	ldr	r3, [pc, #184]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006fb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fb2:	f003 0302 	and.w	r3, r3, #2
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1f0      	bne.n	8006f9c <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 0320 	and.w	r3, r3, #32
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d036      	beq.n	8007034 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d019      	beq.n	8007002 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006fce:	4b26      	ldr	r3, [pc, #152]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a25      	ldr	r2, [pc, #148]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006fd4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006fd8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006fda:	f7fa fdd1 	bl	8001b80 <HAL_GetTick>
 8006fde:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006fe0:	e008      	b.n	8006ff4 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006fe2:	f7fa fdcd 	bl	8001b80 <HAL_GetTick>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fea:	1ad3      	subs	r3, r2, r3
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d901      	bls.n	8006ff4 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e1b2      	b.n	800735a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006ff4:	4b1c      	ldr	r3, [pc, #112]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d0f0      	beq.n	8006fe2 <HAL_RCC_OscConfig+0x49a>
 8007000:	e018      	b.n	8007034 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007002:	4b19      	ldr	r3, [pc, #100]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a18      	ldr	r2, [pc, #96]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 8007008:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800700c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800700e:	f7fa fdb7 	bl	8001b80 <HAL_GetTick>
 8007012:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007014:	e008      	b.n	8007028 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007016:	f7fa fdb3 	bl	8001b80 <HAL_GetTick>
 800701a:	4602      	mov	r2, r0
 800701c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	2b02      	cmp	r3, #2
 8007022:	d901      	bls.n	8007028 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8007024:	2303      	movs	r3, #3
 8007026:	e198      	b.n	800735a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007028:	4b0f      	ldr	r3, [pc, #60]	; (8007068 <HAL_RCC_OscConfig+0x520>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007030:	2b00      	cmp	r3, #0
 8007032:	d1f0      	bne.n	8007016 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f003 0304 	and.w	r3, r3, #4
 800703c:	2b00      	cmp	r3, #0
 800703e:	f000 8085 	beq.w	800714c <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007042:	4b0a      	ldr	r3, [pc, #40]	; (800706c <HAL_RCC_OscConfig+0x524>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a09      	ldr	r2, [pc, #36]	; (800706c <HAL_RCC_OscConfig+0x524>)
 8007048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800704c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800704e:	f7fa fd97 	bl	8001b80 <HAL_GetTick>
 8007052:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007054:	e00c      	b.n	8007070 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007056:	f7fa fd93 	bl	8001b80 <HAL_GetTick>
 800705a:	4602      	mov	r2, r0
 800705c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	2b64      	cmp	r3, #100	; 0x64
 8007062:	d905      	bls.n	8007070 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8007064:	2303      	movs	r3, #3
 8007066:	e178      	b.n	800735a <HAL_RCC_OscConfig+0x812>
 8007068:	58024400 	.word	0x58024400
 800706c:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007070:	4b96      	ldr	r3, [pc, #600]	; (80072cc <HAL_RCC_OscConfig+0x784>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007078:	2b00      	cmp	r3, #0
 800707a:	d0ec      	beq.n	8007056 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d106      	bne.n	8007092 <HAL_RCC_OscConfig+0x54a>
 8007084:	4b92      	ldr	r3, [pc, #584]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007088:	4a91      	ldr	r2, [pc, #580]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800708a:	f043 0301 	orr.w	r3, r3, #1
 800708e:	6713      	str	r3, [r2, #112]	; 0x70
 8007090:	e02d      	b.n	80070ee <HAL_RCC_OscConfig+0x5a6>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d10c      	bne.n	80070b4 <HAL_RCC_OscConfig+0x56c>
 800709a:	4b8d      	ldr	r3, [pc, #564]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800709c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800709e:	4a8c      	ldr	r2, [pc, #560]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070a0:	f023 0301 	bic.w	r3, r3, #1
 80070a4:	6713      	str	r3, [r2, #112]	; 0x70
 80070a6:	4b8a      	ldr	r3, [pc, #552]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070aa:	4a89      	ldr	r2, [pc, #548]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070ac:	f023 0304 	bic.w	r3, r3, #4
 80070b0:	6713      	str	r3, [r2, #112]	; 0x70
 80070b2:	e01c      	b.n	80070ee <HAL_RCC_OscConfig+0x5a6>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	2b05      	cmp	r3, #5
 80070ba:	d10c      	bne.n	80070d6 <HAL_RCC_OscConfig+0x58e>
 80070bc:	4b84      	ldr	r3, [pc, #528]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070c0:	4a83      	ldr	r2, [pc, #524]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070c2:	f043 0304 	orr.w	r3, r3, #4
 80070c6:	6713      	str	r3, [r2, #112]	; 0x70
 80070c8:	4b81      	ldr	r3, [pc, #516]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070cc:	4a80      	ldr	r2, [pc, #512]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070ce:	f043 0301 	orr.w	r3, r3, #1
 80070d2:	6713      	str	r3, [r2, #112]	; 0x70
 80070d4:	e00b      	b.n	80070ee <HAL_RCC_OscConfig+0x5a6>
 80070d6:	4b7e      	ldr	r3, [pc, #504]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070da:	4a7d      	ldr	r2, [pc, #500]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070dc:	f023 0301 	bic.w	r3, r3, #1
 80070e0:	6713      	str	r3, [r2, #112]	; 0x70
 80070e2:	4b7b      	ldr	r3, [pc, #492]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070e6:	4a7a      	ldr	r2, [pc, #488]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80070e8:	f023 0304 	bic.w	r3, r3, #4
 80070ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d015      	beq.n	8007122 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070f6:	f7fa fd43 	bl	8001b80 <HAL_GetTick>
 80070fa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80070fc:	e00a      	b.n	8007114 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070fe:	f7fa fd3f 	bl	8001b80 <HAL_GetTick>
 8007102:	4602      	mov	r2, r0
 8007104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	f241 3288 	movw	r2, #5000	; 0x1388
 800710c:	4293      	cmp	r3, r2
 800710e:	d901      	bls.n	8007114 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8007110:	2303      	movs	r3, #3
 8007112:	e122      	b.n	800735a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007114:	4b6e      	ldr	r3, [pc, #440]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007118:	f003 0302 	and.w	r3, r3, #2
 800711c:	2b00      	cmp	r3, #0
 800711e:	d0ee      	beq.n	80070fe <HAL_RCC_OscConfig+0x5b6>
 8007120:	e014      	b.n	800714c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007122:	f7fa fd2d 	bl	8001b80 <HAL_GetTick>
 8007126:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007128:	e00a      	b.n	8007140 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800712a:	f7fa fd29 	bl	8001b80 <HAL_GetTick>
 800712e:	4602      	mov	r2, r0
 8007130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007132:	1ad3      	subs	r3, r2, r3
 8007134:	f241 3288 	movw	r2, #5000	; 0x1388
 8007138:	4293      	cmp	r3, r2
 800713a:	d901      	bls.n	8007140 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e10c      	b.n	800735a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007140:	4b63      	ldr	r3, [pc, #396]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007142:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007144:	f003 0302 	and.w	r3, r3, #2
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1ee      	bne.n	800712a <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007150:	2b00      	cmp	r3, #0
 8007152:	f000 8101 	beq.w	8007358 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007156:	4b5e      	ldr	r3, [pc, #376]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007158:	691b      	ldr	r3, [r3, #16]
 800715a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800715e:	2b18      	cmp	r3, #24
 8007160:	f000 80bc 	beq.w	80072dc <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007168:	2b02      	cmp	r3, #2
 800716a:	f040 8095 	bne.w	8007298 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800716e:	4b58      	ldr	r3, [pc, #352]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a57      	ldr	r2, [pc, #348]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007174:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007178:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800717a:	f7fa fd01 	bl	8001b80 <HAL_GetTick>
 800717e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007180:	e008      	b.n	8007194 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007182:	f7fa fcfd 	bl	8001b80 <HAL_GetTick>
 8007186:	4602      	mov	r2, r0
 8007188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	2b02      	cmp	r3, #2
 800718e:	d901      	bls.n	8007194 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e0e2      	b.n	800735a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007194:	4b4e      	ldr	r3, [pc, #312]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800719c:	2b00      	cmp	r3, #0
 800719e:	d1f0      	bne.n	8007182 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80071a0:	4b4b      	ldr	r3, [pc, #300]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80071a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80071a4:	4b4b      	ldr	r3, [pc, #300]	; (80072d4 <HAL_RCC_OscConfig+0x78c>)
 80071a6:	4013      	ands	r3, r2
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80071ac:	687a      	ldr	r2, [r7, #4]
 80071ae:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80071b0:	0112      	lsls	r2, r2, #4
 80071b2:	430a      	orrs	r2, r1
 80071b4:	4946      	ldr	r1, [pc, #280]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80071b6:	4313      	orrs	r3, r2
 80071b8:	628b      	str	r3, [r1, #40]	; 0x28
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071be:	3b01      	subs	r3, #1
 80071c0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071c8:	3b01      	subs	r3, #1
 80071ca:	025b      	lsls	r3, r3, #9
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	431a      	orrs	r2, r3
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d4:	3b01      	subs	r3, #1
 80071d6:	041b      	lsls	r3, r3, #16
 80071d8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80071dc:	431a      	orrs	r2, r3
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071e2:	3b01      	subs	r3, #1
 80071e4:	061b      	lsls	r3, r3, #24
 80071e6:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80071ea:	4939      	ldr	r1, [pc, #228]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80071ec:	4313      	orrs	r3, r2
 80071ee:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80071f0:	4b37      	ldr	r3, [pc, #220]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80071f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071f4:	4a36      	ldr	r2, [pc, #216]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80071f6:	f023 0301 	bic.w	r3, r3, #1
 80071fa:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80071fc:	4b34      	ldr	r3, [pc, #208]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80071fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007200:	4b35      	ldr	r3, [pc, #212]	; (80072d8 <HAL_RCC_OscConfig+0x790>)
 8007202:	4013      	ands	r3, r2
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007208:	00d2      	lsls	r2, r2, #3
 800720a:	4931      	ldr	r1, [pc, #196]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800720c:	4313      	orrs	r3, r2
 800720e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007210:	4b2f      	ldr	r3, [pc, #188]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007214:	f023 020c 	bic.w	r2, r3, #12
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800721c:	492c      	ldr	r1, [pc, #176]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800721e:	4313      	orrs	r3, r2
 8007220:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007222:	4b2b      	ldr	r3, [pc, #172]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007226:	f023 0202 	bic.w	r2, r3, #2
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800722e:	4928      	ldr	r1, [pc, #160]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007230:	4313      	orrs	r3, r2
 8007232:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007234:	4b26      	ldr	r3, [pc, #152]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007238:	4a25      	ldr	r2, [pc, #148]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800723a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800723e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007240:	4b23      	ldr	r3, [pc, #140]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007244:	4a22      	ldr	r2, [pc, #136]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007246:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800724a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800724c:	4b20      	ldr	r3, [pc, #128]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800724e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007250:	4a1f      	ldr	r2, [pc, #124]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007252:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007256:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8007258:	4b1d      	ldr	r3, [pc, #116]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800725a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800725c:	4a1c      	ldr	r2, [pc, #112]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800725e:	f043 0301 	orr.w	r3, r3, #1
 8007262:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007264:	4b1a      	ldr	r3, [pc, #104]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a19      	ldr	r2, [pc, #100]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800726a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800726e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007270:	f7fa fc86 	bl	8001b80 <HAL_GetTick>
 8007274:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007276:	e008      	b.n	800728a <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007278:	f7fa fc82 	bl	8001b80 <HAL_GetTick>
 800727c:	4602      	mov	r2, r0
 800727e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007280:	1ad3      	subs	r3, r2, r3
 8007282:	2b02      	cmp	r3, #2
 8007284:	d901      	bls.n	800728a <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8007286:	2303      	movs	r3, #3
 8007288:	e067      	b.n	800735a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800728a:	4b11      	ldr	r3, [pc, #68]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007292:	2b00      	cmp	r3, #0
 8007294:	d0f0      	beq.n	8007278 <HAL_RCC_OscConfig+0x730>
 8007296:	e05f      	b.n	8007358 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007298:	4b0d      	ldr	r3, [pc, #52]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a0c      	ldr	r2, [pc, #48]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 800729e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072a4:	f7fa fc6c 	bl	8001b80 <HAL_GetTick>
 80072a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80072aa:	e008      	b.n	80072be <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072ac:	f7fa fc68 	bl	8001b80 <HAL_GetTick>
 80072b0:	4602      	mov	r2, r0
 80072b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b4:	1ad3      	subs	r3, r2, r3
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	d901      	bls.n	80072be <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	e04d      	b.n	800735a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80072be:	4b04      	ldr	r3, [pc, #16]	; (80072d0 <HAL_RCC_OscConfig+0x788>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d1f0      	bne.n	80072ac <HAL_RCC_OscConfig+0x764>
 80072ca:	e045      	b.n	8007358 <HAL_RCC_OscConfig+0x810>
 80072cc:	58024800 	.word	0x58024800
 80072d0:	58024400 	.word	0x58024400
 80072d4:	fffffc0c 	.word	0xfffffc0c
 80072d8:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80072dc:	4b21      	ldr	r3, [pc, #132]	; (8007364 <HAL_RCC_OscConfig+0x81c>)
 80072de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072e0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80072e2:	4b20      	ldr	r3, [pc, #128]	; (8007364 <HAL_RCC_OscConfig+0x81c>)
 80072e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e6:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d031      	beq.n	8007354 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	f003 0203 	and.w	r2, r3, #3
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d12a      	bne.n	8007354 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	091b      	lsrs	r3, r3, #4
 8007302:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800730a:	429a      	cmp	r2, r3
 800730c:	d122      	bne.n	8007354 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007318:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800731a:	429a      	cmp	r2, r3
 800731c:	d11a      	bne.n	8007354 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	0a5b      	lsrs	r3, r3, #9
 8007322:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800732a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800732c:	429a      	cmp	r2, r3
 800732e:	d111      	bne.n	8007354 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	0c1b      	lsrs	r3, r3, #16
 8007334:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800733c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800733e:	429a      	cmp	r2, r3
 8007340:	d108      	bne.n	8007354 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	0e1b      	lsrs	r3, r3, #24
 8007346:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800734e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007350:	429a      	cmp	r2, r3
 8007352:	d001      	beq.n	8007358 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	e000      	b.n	800735a <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3730      	adds	r7, #48	; 0x30
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
 8007362:	bf00      	nop
 8007364:	58024400 	.word	0x58024400

08007368 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b086      	sub	sp, #24
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d101      	bne.n	800737c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e19c      	b.n	80076b6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800737c:	4b8a      	ldr	r3, [pc, #552]	; (80075a8 <HAL_RCC_ClockConfig+0x240>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f003 030f 	and.w	r3, r3, #15
 8007384:	683a      	ldr	r2, [r7, #0]
 8007386:	429a      	cmp	r2, r3
 8007388:	d910      	bls.n	80073ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800738a:	4b87      	ldr	r3, [pc, #540]	; (80075a8 <HAL_RCC_ClockConfig+0x240>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f023 020f 	bic.w	r2, r3, #15
 8007392:	4985      	ldr	r1, [pc, #532]	; (80075a8 <HAL_RCC_ClockConfig+0x240>)
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	4313      	orrs	r3, r2
 8007398:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800739a:	4b83      	ldr	r3, [pc, #524]	; (80075a8 <HAL_RCC_ClockConfig+0x240>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 030f 	and.w	r3, r3, #15
 80073a2:	683a      	ldr	r2, [r7, #0]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d001      	beq.n	80073ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e184      	b.n	80076b6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 0304 	and.w	r3, r3, #4
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d010      	beq.n	80073da <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	691a      	ldr	r2, [r3, #16]
 80073bc:	4b7b      	ldr	r3, [pc, #492]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80073be:	699b      	ldr	r3, [r3, #24]
 80073c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d908      	bls.n	80073da <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80073c8:	4b78      	ldr	r3, [pc, #480]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80073ca:	699b      	ldr	r3, [r3, #24]
 80073cc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	4975      	ldr	r1, [pc, #468]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80073d6:	4313      	orrs	r3, r2
 80073d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f003 0308 	and.w	r3, r3, #8
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d010      	beq.n	8007408 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	695a      	ldr	r2, [r3, #20]
 80073ea:	4b70      	ldr	r3, [pc, #448]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d908      	bls.n	8007408 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80073f6:	4b6d      	ldr	r3, [pc, #436]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80073f8:	69db      	ldr	r3, [r3, #28]
 80073fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	695b      	ldr	r3, [r3, #20]
 8007402:	496a      	ldr	r1, [pc, #424]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007404:	4313      	orrs	r3, r2
 8007406:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0310 	and.w	r3, r3, #16
 8007410:	2b00      	cmp	r3, #0
 8007412:	d010      	beq.n	8007436 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	699a      	ldr	r2, [r3, #24]
 8007418:	4b64      	ldr	r3, [pc, #400]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 800741a:	69db      	ldr	r3, [r3, #28]
 800741c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007420:	429a      	cmp	r2, r3
 8007422:	d908      	bls.n	8007436 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007424:	4b61      	ldr	r3, [pc, #388]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007426:	69db      	ldr	r3, [r3, #28]
 8007428:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	699b      	ldr	r3, [r3, #24]
 8007430:	495e      	ldr	r1, [pc, #376]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007432:	4313      	orrs	r3, r2
 8007434:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0320 	and.w	r3, r3, #32
 800743e:	2b00      	cmp	r3, #0
 8007440:	d010      	beq.n	8007464 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	69da      	ldr	r2, [r3, #28]
 8007446:	4b59      	ldr	r3, [pc, #356]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007448:	6a1b      	ldr	r3, [r3, #32]
 800744a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800744e:	429a      	cmp	r2, r3
 8007450:	d908      	bls.n	8007464 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007452:	4b56      	ldr	r3, [pc, #344]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007454:	6a1b      	ldr	r3, [r3, #32]
 8007456:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	69db      	ldr	r3, [r3, #28]
 800745e:	4953      	ldr	r1, [pc, #332]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007460:	4313      	orrs	r3, r2
 8007462:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f003 0302 	and.w	r3, r3, #2
 800746c:	2b00      	cmp	r3, #0
 800746e:	d010      	beq.n	8007492 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	68da      	ldr	r2, [r3, #12]
 8007474:	4b4d      	ldr	r3, [pc, #308]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007476:	699b      	ldr	r3, [r3, #24]
 8007478:	f003 030f 	and.w	r3, r3, #15
 800747c:	429a      	cmp	r2, r3
 800747e:	d908      	bls.n	8007492 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007480:	4b4a      	ldr	r3, [pc, #296]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007482:	699b      	ldr	r3, [r3, #24]
 8007484:	f023 020f 	bic.w	r2, r3, #15
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	4947      	ldr	r1, [pc, #284]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 800748e:	4313      	orrs	r3, r2
 8007490:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0301 	and.w	r3, r3, #1
 800749a:	2b00      	cmp	r3, #0
 800749c:	d055      	beq.n	800754a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800749e:	4b43      	ldr	r3, [pc, #268]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80074a0:	699b      	ldr	r3, [r3, #24]
 80074a2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	4940      	ldr	r1, [pc, #256]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80074ac:	4313      	orrs	r3, r2
 80074ae:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	2b02      	cmp	r3, #2
 80074b6:	d107      	bne.n	80074c8 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80074b8:	4b3c      	ldr	r3, [pc, #240]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d121      	bne.n	8007508 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80074c4:	2301      	movs	r3, #1
 80074c6:	e0f6      	b.n	80076b6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	2b03      	cmp	r3, #3
 80074ce:	d107      	bne.n	80074e0 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80074d0:	4b36      	ldr	r3, [pc, #216]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d115      	bne.n	8007508 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	e0ea      	b.n	80076b6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d107      	bne.n	80074f8 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80074e8:	4b30      	ldr	r3, [pc, #192]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d109      	bne.n	8007508 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e0de      	b.n	80076b6 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80074f8:	4b2c      	ldr	r3, [pc, #176]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 0304 	and.w	r3, r3, #4
 8007500:	2b00      	cmp	r3, #0
 8007502:	d101      	bne.n	8007508 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	e0d6      	b.n	80076b6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007508:	4b28      	ldr	r3, [pc, #160]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	f023 0207 	bic.w	r2, r3, #7
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	4925      	ldr	r1, [pc, #148]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007516:	4313      	orrs	r3, r2
 8007518:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800751a:	f7fa fb31 	bl	8001b80 <HAL_GetTick>
 800751e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007520:	e00a      	b.n	8007538 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007522:	f7fa fb2d 	bl	8001b80 <HAL_GetTick>
 8007526:	4602      	mov	r2, r0
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007530:	4293      	cmp	r3, r2
 8007532:	d901      	bls.n	8007538 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007534:	2303      	movs	r3, #3
 8007536:	e0be      	b.n	80076b6 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007538:	4b1c      	ldr	r3, [pc, #112]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	00db      	lsls	r3, r3, #3
 8007546:	429a      	cmp	r2, r3
 8007548:	d1eb      	bne.n	8007522 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0302 	and.w	r3, r3, #2
 8007552:	2b00      	cmp	r3, #0
 8007554:	d010      	beq.n	8007578 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	68da      	ldr	r2, [r3, #12]
 800755a:	4b14      	ldr	r3, [pc, #80]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 800755c:	699b      	ldr	r3, [r3, #24]
 800755e:	f003 030f 	and.w	r3, r3, #15
 8007562:	429a      	cmp	r2, r3
 8007564:	d208      	bcs.n	8007578 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007566:	4b11      	ldr	r3, [pc, #68]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007568:	699b      	ldr	r3, [r3, #24]
 800756a:	f023 020f 	bic.w	r2, r3, #15
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	68db      	ldr	r3, [r3, #12]
 8007572:	490e      	ldr	r1, [pc, #56]	; (80075ac <HAL_RCC_ClockConfig+0x244>)
 8007574:	4313      	orrs	r3, r2
 8007576:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007578:	4b0b      	ldr	r3, [pc, #44]	; (80075a8 <HAL_RCC_ClockConfig+0x240>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f003 030f 	and.w	r3, r3, #15
 8007580:	683a      	ldr	r2, [r7, #0]
 8007582:	429a      	cmp	r2, r3
 8007584:	d214      	bcs.n	80075b0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007586:	4b08      	ldr	r3, [pc, #32]	; (80075a8 <HAL_RCC_ClockConfig+0x240>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f023 020f 	bic.w	r2, r3, #15
 800758e:	4906      	ldr	r1, [pc, #24]	; (80075a8 <HAL_RCC_ClockConfig+0x240>)
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	4313      	orrs	r3, r2
 8007594:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007596:	4b04      	ldr	r3, [pc, #16]	; (80075a8 <HAL_RCC_ClockConfig+0x240>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f003 030f 	and.w	r3, r3, #15
 800759e:	683a      	ldr	r2, [r7, #0]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d005      	beq.n	80075b0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80075a4:	2301      	movs	r3, #1
 80075a6:	e086      	b.n	80076b6 <HAL_RCC_ClockConfig+0x34e>
 80075a8:	52002000 	.word	0x52002000
 80075ac:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f003 0304 	and.w	r3, r3, #4
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d010      	beq.n	80075de <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	691a      	ldr	r2, [r3, #16]
 80075c0:	4b3f      	ldr	r3, [pc, #252]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 80075c2:	699b      	ldr	r3, [r3, #24]
 80075c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d208      	bcs.n	80075de <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80075cc:	4b3c      	ldr	r3, [pc, #240]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 80075ce:	699b      	ldr	r3, [r3, #24]
 80075d0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	691b      	ldr	r3, [r3, #16]
 80075d8:	4939      	ldr	r1, [pc, #228]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 80075da:	4313      	orrs	r3, r2
 80075dc:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f003 0308 	and.w	r3, r3, #8
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d010      	beq.n	800760c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	695a      	ldr	r2, [r3, #20]
 80075ee:	4b34      	ldr	r3, [pc, #208]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 80075f0:	69db      	ldr	r3, [r3, #28]
 80075f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d208      	bcs.n	800760c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80075fa:	4b31      	ldr	r3, [pc, #196]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 80075fc:	69db      	ldr	r3, [r3, #28]
 80075fe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	695b      	ldr	r3, [r3, #20]
 8007606:	492e      	ldr	r1, [pc, #184]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 8007608:	4313      	orrs	r3, r2
 800760a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0310 	and.w	r3, r3, #16
 8007614:	2b00      	cmp	r3, #0
 8007616:	d010      	beq.n	800763a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	699a      	ldr	r2, [r3, #24]
 800761c:	4b28      	ldr	r3, [pc, #160]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 800761e:	69db      	ldr	r3, [r3, #28]
 8007620:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007624:	429a      	cmp	r2, r3
 8007626:	d208      	bcs.n	800763a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007628:	4b25      	ldr	r3, [pc, #148]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 800762a:	69db      	ldr	r3, [r3, #28]
 800762c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	699b      	ldr	r3, [r3, #24]
 8007634:	4922      	ldr	r1, [pc, #136]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 8007636:	4313      	orrs	r3, r2
 8007638:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 0320 	and.w	r3, r3, #32
 8007642:	2b00      	cmp	r3, #0
 8007644:	d010      	beq.n	8007668 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	69da      	ldr	r2, [r3, #28]
 800764a:	4b1d      	ldr	r3, [pc, #116]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007652:	429a      	cmp	r2, r3
 8007654:	d208      	bcs.n	8007668 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007656:	4b1a      	ldr	r3, [pc, #104]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	69db      	ldr	r3, [r3, #28]
 8007662:	4917      	ldr	r1, [pc, #92]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 8007664:	4313      	orrs	r3, r2
 8007666:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007668:	f000 f834 	bl	80076d4 <HAL_RCC_GetSysClockFreq>
 800766c:	4602      	mov	r2, r0
 800766e:	4b14      	ldr	r3, [pc, #80]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 8007670:	699b      	ldr	r3, [r3, #24]
 8007672:	0a1b      	lsrs	r3, r3, #8
 8007674:	f003 030f 	and.w	r3, r3, #15
 8007678:	4912      	ldr	r1, [pc, #72]	; (80076c4 <HAL_RCC_ClockConfig+0x35c>)
 800767a:	5ccb      	ldrb	r3, [r1, r3]
 800767c:	f003 031f 	and.w	r3, r3, #31
 8007680:	fa22 f303 	lsr.w	r3, r2, r3
 8007684:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007686:	4b0e      	ldr	r3, [pc, #56]	; (80076c0 <HAL_RCC_ClockConfig+0x358>)
 8007688:	699b      	ldr	r3, [r3, #24]
 800768a:	f003 030f 	and.w	r3, r3, #15
 800768e:	4a0d      	ldr	r2, [pc, #52]	; (80076c4 <HAL_RCC_ClockConfig+0x35c>)
 8007690:	5cd3      	ldrb	r3, [r2, r3]
 8007692:	f003 031f 	and.w	r3, r3, #31
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	fa22 f303 	lsr.w	r3, r2, r3
 800769c:	4a0a      	ldr	r2, [pc, #40]	; (80076c8 <HAL_RCC_ClockConfig+0x360>)
 800769e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80076a0:	4a0a      	ldr	r2, [pc, #40]	; (80076cc <HAL_RCC_ClockConfig+0x364>)
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80076a6:	4b0a      	ldr	r3, [pc, #40]	; (80076d0 <HAL_RCC_ClockConfig+0x368>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4618      	mov	r0, r3
 80076ac:	f7fa fa1e 	bl	8001aec <HAL_InitTick>
 80076b0:	4603      	mov	r3, r0
 80076b2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80076b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3718      	adds	r7, #24
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
 80076be:	bf00      	nop
 80076c0:	58024400 	.word	0x58024400
 80076c4:	08015868 	.word	0x08015868
 80076c8:	24000004 	.word	0x24000004
 80076cc:	24000000 	.word	0x24000000
 80076d0:	2400000c 	.word	0x2400000c

080076d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b089      	sub	sp, #36	; 0x24
 80076d8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80076da:	4bb3      	ldr	r3, [pc, #716]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80076dc:	691b      	ldr	r3, [r3, #16]
 80076de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80076e2:	2b18      	cmp	r3, #24
 80076e4:	f200 8155 	bhi.w	8007992 <HAL_RCC_GetSysClockFreq+0x2be>
 80076e8:	a201      	add	r2, pc, #4	; (adr r2, 80076f0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80076ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ee:	bf00      	nop
 80076f0:	08007755 	.word	0x08007755
 80076f4:	08007993 	.word	0x08007993
 80076f8:	08007993 	.word	0x08007993
 80076fc:	08007993 	.word	0x08007993
 8007700:	08007993 	.word	0x08007993
 8007704:	08007993 	.word	0x08007993
 8007708:	08007993 	.word	0x08007993
 800770c:	08007993 	.word	0x08007993
 8007710:	0800777b 	.word	0x0800777b
 8007714:	08007993 	.word	0x08007993
 8007718:	08007993 	.word	0x08007993
 800771c:	08007993 	.word	0x08007993
 8007720:	08007993 	.word	0x08007993
 8007724:	08007993 	.word	0x08007993
 8007728:	08007993 	.word	0x08007993
 800772c:	08007993 	.word	0x08007993
 8007730:	08007781 	.word	0x08007781
 8007734:	08007993 	.word	0x08007993
 8007738:	08007993 	.word	0x08007993
 800773c:	08007993 	.word	0x08007993
 8007740:	08007993 	.word	0x08007993
 8007744:	08007993 	.word	0x08007993
 8007748:	08007993 	.word	0x08007993
 800774c:	08007993 	.word	0x08007993
 8007750:	08007787 	.word	0x08007787
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007754:	4b94      	ldr	r3, [pc, #592]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 0320 	and.w	r3, r3, #32
 800775c:	2b00      	cmp	r3, #0
 800775e:	d009      	beq.n	8007774 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007760:	4b91      	ldr	r3, [pc, #580]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	08db      	lsrs	r3, r3, #3
 8007766:	f003 0303 	and.w	r3, r3, #3
 800776a:	4a90      	ldr	r2, [pc, #576]	; (80079ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 800776c:	fa22 f303 	lsr.w	r3, r2, r3
 8007770:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8007772:	e111      	b.n	8007998 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007774:	4b8d      	ldr	r3, [pc, #564]	; (80079ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007776:	61bb      	str	r3, [r7, #24]
    break;
 8007778:	e10e      	b.n	8007998 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800777a:	4b8d      	ldr	r3, [pc, #564]	; (80079b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800777c:	61bb      	str	r3, [r7, #24]
    break;
 800777e:	e10b      	b.n	8007998 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8007780:	4b8c      	ldr	r3, [pc, #560]	; (80079b4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007782:	61bb      	str	r3, [r7, #24]
    break;
 8007784:	e108      	b.n	8007998 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007786:	4b88      	ldr	r3, [pc, #544]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800778a:	f003 0303 	and.w	r3, r3, #3
 800778e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007790:	4b85      	ldr	r3, [pc, #532]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007794:	091b      	lsrs	r3, r3, #4
 8007796:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800779a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800779c:	4b82      	ldr	r3, [pc, #520]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800779e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077a0:	f003 0301 	and.w	r3, r3, #1
 80077a4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80077a6:	4b80      	ldr	r3, [pc, #512]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077aa:	08db      	lsrs	r3, r3, #3
 80077ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	fb02 f303 	mul.w	r3, r2, r3
 80077b6:	ee07 3a90 	vmov	s15, r3
 80077ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077be:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f000 80e1 	beq.w	800798c <HAL_RCC_GetSysClockFreq+0x2b8>
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	2b02      	cmp	r3, #2
 80077ce:	f000 8083 	beq.w	80078d8 <HAL_RCC_GetSysClockFreq+0x204>
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	f200 80a1 	bhi.w	800791c <HAL_RCC_GetSysClockFreq+0x248>
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d003      	beq.n	80077e8 <HAL_RCC_GetSysClockFreq+0x114>
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d056      	beq.n	8007894 <HAL_RCC_GetSysClockFreq+0x1c0>
 80077e6:	e099      	b.n	800791c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077e8:	4b6f      	ldr	r3, [pc, #444]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0320 	and.w	r3, r3, #32
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d02d      	beq.n	8007850 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077f4:	4b6c      	ldr	r3, [pc, #432]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	08db      	lsrs	r3, r3, #3
 80077fa:	f003 0303 	and.w	r3, r3, #3
 80077fe:	4a6b      	ldr	r2, [pc, #428]	; (80079ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007800:	fa22 f303 	lsr.w	r3, r2, r3
 8007804:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	ee07 3a90 	vmov	s15, r3
 800780c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	ee07 3a90 	vmov	s15, r3
 8007816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800781a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800781e:	4b62      	ldr	r3, [pc, #392]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007826:	ee07 3a90 	vmov	s15, r3
 800782a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800782e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007832:	eddf 5a61 	vldr	s11, [pc, #388]	; 80079b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800783a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800783e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800784a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800784e:	e087      	b.n	8007960 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	ee07 3a90 	vmov	s15, r3
 8007856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800785a:	eddf 6a58 	vldr	s13, [pc, #352]	; 80079bc <HAL_RCC_GetSysClockFreq+0x2e8>
 800785e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007862:	4b51      	ldr	r3, [pc, #324]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007866:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800786a:	ee07 3a90 	vmov	s15, r3
 800786e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007872:	ed97 6a02 	vldr	s12, [r7, #8]
 8007876:	eddf 5a50 	vldr	s11, [pc, #320]	; 80079b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800787a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800787e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007882:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800788a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800788e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007892:	e065      	b.n	8007960 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	ee07 3a90 	vmov	s15, r3
 800789a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800789e:	eddf 6a48 	vldr	s13, [pc, #288]	; 80079c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80078a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078a6:	4b40      	ldr	r3, [pc, #256]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078ae:	ee07 3a90 	vmov	s15, r3
 80078b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80078ba:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80079b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80078be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80078ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078d6:	e043      	b.n	8007960 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	ee07 3a90 	vmov	s15, r3
 80078de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078e2:	eddf 6a38 	vldr	s13, [pc, #224]	; 80079c4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80078e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078ea:	4b2f      	ldr	r3, [pc, #188]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078f2:	ee07 3a90 	vmov	s15, r3
 80078f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80078fe:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80079b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800790a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800790e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007916:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800791a:	e021      	b.n	8007960 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	ee07 3a90 	vmov	s15, r3
 8007922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007926:	eddf 6a26 	vldr	s13, [pc, #152]	; 80079c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800792a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800792e:	4b1e      	ldr	r3, [pc, #120]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007936:	ee07 3a90 	vmov	s15, r3
 800793a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800793e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007942:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80079b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800794a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800794e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800795a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800795e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007960:	4b11      	ldr	r3, [pc, #68]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007964:	0a5b      	lsrs	r3, r3, #9
 8007966:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800796a:	3301      	adds	r3, #1
 800796c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	ee07 3a90 	vmov	s15, r3
 8007974:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007978:	edd7 6a07 	vldr	s13, [r7, #28]
 800797c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007980:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007984:	ee17 3a90 	vmov	r3, s15
 8007988:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800798a:	e005      	b.n	8007998 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800798c:	2300      	movs	r3, #0
 800798e:	61bb      	str	r3, [r7, #24]
    break;
 8007990:	e002      	b.n	8007998 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8007992:	4b07      	ldr	r3, [pc, #28]	; (80079b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007994:	61bb      	str	r3, [r7, #24]
    break;
 8007996:	bf00      	nop
  }

  return sysclockfreq;
 8007998:	69bb      	ldr	r3, [r7, #24]
}
 800799a:	4618      	mov	r0, r3
 800799c:	3724      	adds	r7, #36	; 0x24
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr
 80079a6:	bf00      	nop
 80079a8:	58024400 	.word	0x58024400
 80079ac:	03d09000 	.word	0x03d09000
 80079b0:	003d0900 	.word	0x003d0900
 80079b4:	00f42400 	.word	0x00f42400
 80079b8:	46000000 	.word	0x46000000
 80079bc:	4c742400 	.word	0x4c742400
 80079c0:	4a742400 	.word	0x4a742400
 80079c4:	4b742400 	.word	0x4b742400

080079c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80079ce:	f7ff fe81 	bl	80076d4 <HAL_RCC_GetSysClockFreq>
 80079d2:	4602      	mov	r2, r0
 80079d4:	4b10      	ldr	r3, [pc, #64]	; (8007a18 <HAL_RCC_GetHCLKFreq+0x50>)
 80079d6:	699b      	ldr	r3, [r3, #24]
 80079d8:	0a1b      	lsrs	r3, r3, #8
 80079da:	f003 030f 	and.w	r3, r3, #15
 80079de:	490f      	ldr	r1, [pc, #60]	; (8007a1c <HAL_RCC_GetHCLKFreq+0x54>)
 80079e0:	5ccb      	ldrb	r3, [r1, r3]
 80079e2:	f003 031f 	and.w	r3, r3, #31
 80079e6:	fa22 f303 	lsr.w	r3, r2, r3
 80079ea:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80079ec:	4b0a      	ldr	r3, [pc, #40]	; (8007a18 <HAL_RCC_GetHCLKFreq+0x50>)
 80079ee:	699b      	ldr	r3, [r3, #24]
 80079f0:	f003 030f 	and.w	r3, r3, #15
 80079f4:	4a09      	ldr	r2, [pc, #36]	; (8007a1c <HAL_RCC_GetHCLKFreq+0x54>)
 80079f6:	5cd3      	ldrb	r3, [r2, r3]
 80079f8:	f003 031f 	and.w	r3, r3, #31
 80079fc:	687a      	ldr	r2, [r7, #4]
 80079fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007a02:	4a07      	ldr	r2, [pc, #28]	; (8007a20 <HAL_RCC_GetHCLKFreq+0x58>)
 8007a04:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007a06:	4a07      	ldr	r2, [pc, #28]	; (8007a24 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007a0c:	4b04      	ldr	r3, [pc, #16]	; (8007a20 <HAL_RCC_GetHCLKFreq+0x58>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3708      	adds	r7, #8
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	58024400 	.word	0x58024400
 8007a1c:	08015868 	.word	0x08015868
 8007a20:	24000004 	.word	0x24000004
 8007a24:	24000000 	.word	0x24000000

08007a28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007a2c:	f7ff ffcc 	bl	80079c8 <HAL_RCC_GetHCLKFreq>
 8007a30:	4602      	mov	r2, r0
 8007a32:	4b06      	ldr	r3, [pc, #24]	; (8007a4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a34:	69db      	ldr	r3, [r3, #28]
 8007a36:	091b      	lsrs	r3, r3, #4
 8007a38:	f003 0307 	and.w	r3, r3, #7
 8007a3c:	4904      	ldr	r1, [pc, #16]	; (8007a50 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007a3e:	5ccb      	ldrb	r3, [r1, r3]
 8007a40:	f003 031f 	and.w	r3, r3, #31
 8007a44:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	bd80      	pop	{r7, pc}
 8007a4c:	58024400 	.word	0x58024400
 8007a50:	08015868 	.word	0x08015868

08007a54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007a58:	f7ff ffb6 	bl	80079c8 <HAL_RCC_GetHCLKFreq>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	4b06      	ldr	r3, [pc, #24]	; (8007a78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a60:	69db      	ldr	r3, [r3, #28]
 8007a62:	0a1b      	lsrs	r3, r3, #8
 8007a64:	f003 0307 	and.w	r3, r3, #7
 8007a68:	4904      	ldr	r1, [pc, #16]	; (8007a7c <HAL_RCC_GetPCLK2Freq+0x28>)
 8007a6a:	5ccb      	ldrb	r3, [r1, r3]
 8007a6c:	f003 031f 	and.w	r3, r3, #31
 8007a70:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	bd80      	pop	{r7, pc}
 8007a78:	58024400 	.word	0x58024400
 8007a7c:	08015868 	.word	0x08015868

08007a80 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b083      	sub	sp, #12
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	223f      	movs	r2, #63	; 0x3f
 8007a8e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007a90:	4b1a      	ldr	r3, [pc, #104]	; (8007afc <HAL_RCC_GetClockConfig+0x7c>)
 8007a92:	691b      	ldr	r3, [r3, #16]
 8007a94:	f003 0207 	and.w	r2, r3, #7
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8007a9c:	4b17      	ldr	r3, [pc, #92]	; (8007afc <HAL_RCC_GetClockConfig+0x7c>)
 8007a9e:	699b      	ldr	r3, [r3, #24]
 8007aa0:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8007aa8:	4b14      	ldr	r3, [pc, #80]	; (8007afc <HAL_RCC_GetClockConfig+0x7c>)
 8007aaa:	699b      	ldr	r3, [r3, #24]
 8007aac:	f003 020f 	and.w	r2, r3, #15
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8007ab4:	4b11      	ldr	r3, [pc, #68]	; (8007afc <HAL_RCC_GetClockConfig+0x7c>)
 8007ab6:	699b      	ldr	r3, [r3, #24]
 8007ab8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8007ac0:	4b0e      	ldr	r3, [pc, #56]	; (8007afc <HAL_RCC_GetClockConfig+0x7c>)
 8007ac2:	69db      	ldr	r3, [r3, #28]
 8007ac4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8007acc:	4b0b      	ldr	r3, [pc, #44]	; (8007afc <HAL_RCC_GetClockConfig+0x7c>)
 8007ace:	69db      	ldr	r3, [r3, #28]
 8007ad0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8007ad8:	4b08      	ldr	r3, [pc, #32]	; (8007afc <HAL_RCC_GetClockConfig+0x7c>)
 8007ada:	6a1b      	ldr	r3, [r3, #32]
 8007adc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007ae4:	4b06      	ldr	r3, [pc, #24]	; (8007b00 <HAL_RCC_GetClockConfig+0x80>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 020f 	and.w	r2, r3, #15
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	601a      	str	r2, [r3, #0]
}
 8007af0:	bf00      	nop
 8007af2:	370c      	adds	r7, #12
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr
 8007afc:	58024400 	.word	0x58024400
 8007b00:	52002000 	.word	0x52002000

08007b04 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b086      	sub	sp, #24
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007b10:	2300      	movs	r3, #0
 8007b12:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d03f      	beq.n	8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b24:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007b28:	d02a      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007b2a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007b2e:	d824      	bhi.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007b30:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007b34:	d018      	beq.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007b36:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007b3a:	d81e      	bhi.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d003      	beq.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007b40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b44:	d007      	beq.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007b46:	e018      	b.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b48:	4bab      	ldr	r3, [pc, #684]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b4c:	4aaa      	ldr	r2, [pc, #680]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007b4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b52:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007b54:	e015      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	3304      	adds	r3, #4
 8007b5a:	2102      	movs	r1, #2
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f001 fff3 	bl	8009b48 <RCCEx_PLL2_Config>
 8007b62:	4603      	mov	r3, r0
 8007b64:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007b66:	e00c      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	3324      	adds	r3, #36	; 0x24
 8007b6c:	2102      	movs	r1, #2
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f002 f89c 	bl	8009cac <RCCEx_PLL3_Config>
 8007b74:	4603      	mov	r3, r0
 8007b76:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007b78:	e003      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	75fb      	strb	r3, [r7, #23]
      break;
 8007b7e:	e000      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007b80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b82:	7dfb      	ldrb	r3, [r7, #23]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d109      	bne.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007b88:	4b9b      	ldr	r3, [pc, #620]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007b8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b8c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b94:	4998      	ldr	r1, [pc, #608]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007b96:	4313      	orrs	r3, r2
 8007b98:	650b      	str	r3, [r1, #80]	; 0x50
 8007b9a:	e001      	b.n	8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b9c:	7dfb      	ldrb	r3, [r7, #23]
 8007b9e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d03d      	beq.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bb0:	2b04      	cmp	r3, #4
 8007bb2:	d826      	bhi.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007bb4:	a201      	add	r2, pc, #4	; (adr r2, 8007bbc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8007bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bba:	bf00      	nop
 8007bbc:	08007bd1 	.word	0x08007bd1
 8007bc0:	08007bdf 	.word	0x08007bdf
 8007bc4:	08007bf1 	.word	0x08007bf1
 8007bc8:	08007c09 	.word	0x08007c09
 8007bcc:	08007c09 	.word	0x08007c09
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bd0:	4b89      	ldr	r3, [pc, #548]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd4:	4a88      	ldr	r2, [pc, #544]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007bd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007bda:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007bdc:	e015      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	3304      	adds	r3, #4
 8007be2:	2100      	movs	r1, #0
 8007be4:	4618      	mov	r0, r3
 8007be6:	f001 ffaf 	bl	8009b48 <RCCEx_PLL2_Config>
 8007bea:	4603      	mov	r3, r0
 8007bec:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007bee:	e00c      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	3324      	adds	r3, #36	; 0x24
 8007bf4:	2100      	movs	r1, #0
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f002 f858 	bl	8009cac <RCCEx_PLL3_Config>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007c00:	e003      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c02:	2301      	movs	r3, #1
 8007c04:	75fb      	strb	r3, [r7, #23]
      break;
 8007c06:	e000      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007c08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c0a:	7dfb      	ldrb	r3, [r7, #23]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d109      	bne.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c10:	4b79      	ldr	r3, [pc, #484]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c14:	f023 0207 	bic.w	r2, r3, #7
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c1c:	4976      	ldr	r1, [pc, #472]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	650b      	str	r3, [r1, #80]	; 0x50
 8007c22:	e001      	b.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c24:	7dfb      	ldrb	r3, [r7, #23]
 8007c26:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d042      	beq.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c3c:	d02b      	beq.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8007c3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c42:	d825      	bhi.n	8007c90 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007c44:	2bc0      	cmp	r3, #192	; 0xc0
 8007c46:	d028      	beq.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007c48:	2bc0      	cmp	r3, #192	; 0xc0
 8007c4a:	d821      	bhi.n	8007c90 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007c4c:	2b80      	cmp	r3, #128	; 0x80
 8007c4e:	d016      	beq.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8007c50:	2b80      	cmp	r3, #128	; 0x80
 8007c52:	d81d      	bhi.n	8007c90 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d002      	beq.n	8007c5e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8007c58:	2b40      	cmp	r3, #64	; 0x40
 8007c5a:	d007      	beq.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8007c5c:	e018      	b.n	8007c90 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c5e:	4b66      	ldr	r3, [pc, #408]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c62:	4a65      	ldr	r2, [pc, #404]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c68:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007c6a:	e017      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	3304      	adds	r3, #4
 8007c70:	2100      	movs	r1, #0
 8007c72:	4618      	mov	r0, r3
 8007c74:	f001 ff68 	bl	8009b48 <RCCEx_PLL2_Config>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007c7c:	e00e      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	3324      	adds	r3, #36	; 0x24
 8007c82:	2100      	movs	r1, #0
 8007c84:	4618      	mov	r0, r3
 8007c86:	f002 f811 	bl	8009cac <RCCEx_PLL3_Config>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007c8e:	e005      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	75fb      	strb	r3, [r7, #23]
      break;
 8007c94:	e002      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8007c96:	bf00      	nop
 8007c98:	e000      	b.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8007c9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c9c:	7dfb      	ldrb	r3, [r7, #23]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d109      	bne.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007ca2:	4b55      	ldr	r3, [pc, #340]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007ca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ca6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cae:	4952      	ldr	r1, [pc, #328]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	650b      	str	r3, [r1, #80]	; 0x50
 8007cb4:	e001      	b.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cb6:	7dfb      	ldrb	r3, [r7, #23]
 8007cb8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d049      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007ccc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007cd0:	d030      	beq.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8007cd2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007cd6:	d82a      	bhi.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007cd8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007cdc:	d02c      	beq.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8007cde:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007ce2:	d824      	bhi.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007ce4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ce8:	d018      	beq.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0x218>
 8007cea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007cee:	d81e      	bhi.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d003      	beq.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007cf4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007cf8:	d007      	beq.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007cfa:	e018      	b.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cfc:	4b3e      	ldr	r3, [pc, #248]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d00:	4a3d      	ldr	r2, [pc, #244]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d06:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007d08:	e017      	b.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	3304      	adds	r3, #4
 8007d0e:	2100      	movs	r1, #0
 8007d10:	4618      	mov	r0, r3
 8007d12:	f001 ff19 	bl	8009b48 <RCCEx_PLL2_Config>
 8007d16:	4603      	mov	r3, r0
 8007d18:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007d1a:	e00e      	b.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	3324      	adds	r3, #36	; 0x24
 8007d20:	2100      	movs	r1, #0
 8007d22:	4618      	mov	r0, r3
 8007d24:	f001 ffc2 	bl	8009cac <RCCEx_PLL3_Config>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007d2c:	e005      	b.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	75fb      	strb	r3, [r7, #23]
      break;
 8007d32:	e002      	b.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007d34:	bf00      	nop
 8007d36:	e000      	b.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007d38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d3a:	7dfb      	ldrb	r3, [r7, #23]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10a      	bne.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007d40:	4b2d      	ldr	r3, [pc, #180]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d44:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007d4e:	492a      	ldr	r1, [pc, #168]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d50:	4313      	orrs	r3, r2
 8007d52:	658b      	str	r3, [r1, #88]	; 0x58
 8007d54:	e001      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d56:	7dfb      	ldrb	r3, [r7, #23]
 8007d58:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d04c      	beq.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007d6c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007d70:	d030      	beq.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8007d72:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007d76:	d82a      	bhi.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007d78:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007d7c:	d02c      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8007d7e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007d82:	d824      	bhi.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007d84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d88:	d018      	beq.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8007d8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d8e:	d81e      	bhi.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d003      	beq.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007d94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007d98:	d007      	beq.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8007d9a:	e018      	b.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d9c:	4b16      	ldr	r3, [pc, #88]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da0:	4a15      	ldr	r2, [pc, #84]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007da2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007da6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007da8:	e017      	b.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	3304      	adds	r3, #4
 8007dae:	2100      	movs	r1, #0
 8007db0:	4618      	mov	r0, r3
 8007db2:	f001 fec9 	bl	8009b48 <RCCEx_PLL2_Config>
 8007db6:	4603      	mov	r3, r0
 8007db8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007dba:	e00e      	b.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	3324      	adds	r3, #36	; 0x24
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f001 ff72 	bl	8009cac <RCCEx_PLL3_Config>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007dcc:	e005      	b.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	75fb      	strb	r3, [r7, #23]
      break;
 8007dd2:	e002      	b.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007dd4:	bf00      	nop
 8007dd6:	e000      	b.n	8007dda <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007dd8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007dda:	7dfb      	ldrb	r3, [r7, #23]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d10d      	bne.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007de0:	4b05      	ldr	r3, [pc, #20]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007de4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007dee:	4902      	ldr	r1, [pc, #8]	; (8007df8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007df0:	4313      	orrs	r3, r2
 8007df2:	658b      	str	r3, [r1, #88]	; 0x58
 8007df4:	e004      	b.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8007df6:	bf00      	nop
 8007df8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dfc:	7dfb      	ldrb	r3, [r7, #23]
 8007dfe:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d032      	beq.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e10:	2b30      	cmp	r3, #48	; 0x30
 8007e12:	d01c      	beq.n	8007e4e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007e14:	2b30      	cmp	r3, #48	; 0x30
 8007e16:	d817      	bhi.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007e18:	2b20      	cmp	r3, #32
 8007e1a:	d00c      	beq.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007e1c:	2b20      	cmp	r3, #32
 8007e1e:	d813      	bhi.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d016      	beq.n	8007e52 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007e24:	2b10      	cmp	r3, #16
 8007e26:	d10f      	bne.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e28:	4baf      	ldr	r3, [pc, #700]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2c:	4aae      	ldr	r2, [pc, #696]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007e2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e32:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007e34:	e00e      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	3304      	adds	r3, #4
 8007e3a:	2102      	movs	r1, #2
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f001 fe83 	bl	8009b48 <RCCEx_PLL2_Config>
 8007e42:	4603      	mov	r3, r0
 8007e44:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007e46:	e005      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	75fb      	strb	r3, [r7, #23]
      break;
 8007e4c:	e002      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8007e4e:	bf00      	nop
 8007e50:	e000      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8007e52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e54:	7dfb      	ldrb	r3, [r7, #23]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d109      	bne.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007e5a:	4ba3      	ldr	r3, [pc, #652]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e5e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e66:	49a0      	ldr	r1, [pc, #640]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007e6c:	e001      	b.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e6e:	7dfb      	ldrb	r3, [r7, #23]
 8007e70:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d047      	beq.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e86:	d030      	beq.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8007e88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e8c:	d82a      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007e8e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007e92:	d02c      	beq.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8007e94:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007e98:	d824      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007e9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e9e:	d018      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8007ea0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ea4:	d81e      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d003      	beq.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8007eaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007eae:	d007      	beq.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8007eb0:	e018      	b.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007eb2:	4b8d      	ldr	r3, [pc, #564]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eb6:	4a8c      	ldr	r2, [pc, #560]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007eb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ebc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007ebe:	e017      	b.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	3304      	adds	r3, #4
 8007ec4:	2100      	movs	r1, #0
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f001 fe3e 	bl	8009b48 <RCCEx_PLL2_Config>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007ed0:	e00e      	b.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	3324      	adds	r3, #36	; 0x24
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f001 fee7 	bl	8009cac <RCCEx_PLL3_Config>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007ee2:	e005      	b.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	75fb      	strb	r3, [r7, #23]
      break;
 8007ee8:	e002      	b.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8007eea:	bf00      	nop
 8007eec:	e000      	b.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8007eee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ef0:	7dfb      	ldrb	r3, [r7, #23]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d109      	bne.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007ef6:	4b7c      	ldr	r3, [pc, #496]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007ef8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007efa:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f02:	4979      	ldr	r1, [pc, #484]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f04:	4313      	orrs	r3, r2
 8007f06:	650b      	str	r3, [r1, #80]	; 0x50
 8007f08:	e001      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f0a:	7dfb      	ldrb	r3, [r7, #23]
 8007f0c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d049      	beq.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007f22:	d02e      	beq.n	8007f82 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8007f24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007f28:	d828      	bhi.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007f2a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007f2e:	d02a      	beq.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8007f30:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007f34:	d822      	bhi.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007f36:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007f3a:	d026      	beq.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x486>
 8007f3c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007f40:	d81c      	bhi.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007f42:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007f46:	d010      	beq.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x466>
 8007f48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007f4c:	d816      	bhi.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d01d      	beq.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8007f52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f56:	d111      	bne.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	3304      	adds	r3, #4
 8007f5c:	2101      	movs	r1, #1
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f001 fdf2 	bl	8009b48 <RCCEx_PLL2_Config>
 8007f64:	4603      	mov	r3, r0
 8007f66:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007f68:	e012      	b.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	3324      	adds	r3, #36	; 0x24
 8007f6e:	2101      	movs	r1, #1
 8007f70:	4618      	mov	r0, r3
 8007f72:	f001 fe9b 	bl	8009cac <RCCEx_PLL3_Config>
 8007f76:	4603      	mov	r3, r0
 8007f78:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007f7a:	e009      	b.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	75fb      	strb	r3, [r7, #23]
      break;
 8007f80:	e006      	b.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007f82:	bf00      	nop
 8007f84:	e004      	b.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007f86:	bf00      	nop
 8007f88:	e002      	b.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007f8a:	bf00      	nop
 8007f8c:	e000      	b.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8007f8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f90:	7dfb      	ldrb	r3, [r7, #23]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d109      	bne.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007f96:	4b54      	ldr	r3, [pc, #336]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f9a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fa2:	4951      	ldr	r1, [pc, #324]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	650b      	str	r3, [r1, #80]	; 0x50
 8007fa8:	e001      	b.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007faa:	7dfb      	ldrb	r3, [r7, #23]
 8007fac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d04b      	beq.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007fc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007fc4:	d02e      	beq.n	8008024 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8007fc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007fca:	d828      	bhi.n	800801e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fd0:	d02a      	beq.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fd6:	d822      	bhi.n	800801e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007fd8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007fdc:	d026      	beq.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8007fde:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007fe2:	d81c      	bhi.n	800801e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007fe4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007fe8:	d010      	beq.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8007fea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007fee:	d816      	bhi.n	800801e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d01d      	beq.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8007ff4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007ff8:	d111      	bne.n	800801e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	3304      	adds	r3, #4
 8007ffe:	2101      	movs	r1, #1
 8008000:	4618      	mov	r0, r3
 8008002:	f001 fda1 	bl	8009b48 <RCCEx_PLL2_Config>
 8008006:	4603      	mov	r3, r0
 8008008:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800800a:	e012      	b.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	3324      	adds	r3, #36	; 0x24
 8008010:	2101      	movs	r1, #1
 8008012:	4618      	mov	r0, r3
 8008014:	f001 fe4a 	bl	8009cac <RCCEx_PLL3_Config>
 8008018:	4603      	mov	r3, r0
 800801a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800801c:	e009      	b.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	75fb      	strb	r3, [r7, #23]
      break;
 8008022:	e006      	b.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008024:	bf00      	nop
 8008026:	e004      	b.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008028:	bf00      	nop
 800802a:	e002      	b.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800802c:	bf00      	nop
 800802e:	e000      	b.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008030:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008032:	7dfb      	ldrb	r3, [r7, #23]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d10a      	bne.n	800804e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008038:	4b2b      	ldr	r3, [pc, #172]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800803a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800803c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008046:	4928      	ldr	r1, [pc, #160]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008048:	4313      	orrs	r3, r2
 800804a:	658b      	str	r3, [r1, #88]	; 0x58
 800804c:	e001      	b.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800804e:	7dfb      	ldrb	r3, [r7, #23]
 8008050:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800805a:	2b00      	cmp	r3, #0
 800805c:	d02f      	beq.n	80080be <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008062:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008066:	d00e      	beq.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8008068:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800806c:	d814      	bhi.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800806e:	2b00      	cmp	r3, #0
 8008070:	d015      	beq.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8008072:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008076:	d10f      	bne.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008078:	4b1b      	ldr	r3, [pc, #108]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800807a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800807c:	4a1a      	ldr	r2, [pc, #104]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800807e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008082:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8008084:	e00c      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	3304      	adds	r3, #4
 800808a:	2101      	movs	r1, #1
 800808c:	4618      	mov	r0, r3
 800808e:	f001 fd5b 	bl	8009b48 <RCCEx_PLL2_Config>
 8008092:	4603      	mov	r3, r0
 8008094:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8008096:	e003      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	75fb      	strb	r3, [r7, #23]
      break;
 800809c:	e000      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800809e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80080a0:	7dfb      	ldrb	r3, [r7, #23]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d109      	bne.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80080a6:	4b10      	ldr	r3, [pc, #64]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80080a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080b2:	490d      	ldr	r1, [pc, #52]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80080b4:	4313      	orrs	r3, r2
 80080b6:	650b      	str	r3, [r1, #80]	; 0x50
 80080b8:	e001      	b.n	80080be <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080ba:	7dfb      	ldrb	r3, [r7, #23]
 80080bc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d033      	beq.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080ce:	2b03      	cmp	r3, #3
 80080d0:	d81c      	bhi.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x608>
 80080d2:	a201      	add	r2, pc, #4	; (adr r2, 80080d8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80080d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080d8:	08008113 	.word	0x08008113
 80080dc:	080080ed 	.word	0x080080ed
 80080e0:	080080fb 	.word	0x080080fb
 80080e4:	08008113 	.word	0x08008113
 80080e8:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080ec:	4bb8      	ldr	r3, [pc, #736]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80080ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f0:	4ab7      	ldr	r2, [pc, #732]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80080f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80080f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80080f8:	e00c      	b.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	3304      	adds	r3, #4
 80080fe:	2102      	movs	r1, #2
 8008100:	4618      	mov	r0, r3
 8008102:	f001 fd21 	bl	8009b48 <RCCEx_PLL2_Config>
 8008106:	4603      	mov	r3, r0
 8008108:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800810a:	e003      	b.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	75fb      	strb	r3, [r7, #23]
      break;
 8008110:	e000      	b.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8008112:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008114:	7dfb      	ldrb	r3, [r7, #23]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d109      	bne.n	800812e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800811a:	4bad      	ldr	r3, [pc, #692]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800811c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800811e:	f023 0203 	bic.w	r2, r3, #3
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008126:	49aa      	ldr	r1, [pc, #680]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008128:	4313      	orrs	r3, r2
 800812a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800812c:	e001      	b.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800812e:	7dfb      	ldrb	r3, [r7, #23]
 8008130:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800813a:	2b00      	cmp	r3, #0
 800813c:	f000 8086 	beq.w	800824c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008140:	4ba4      	ldr	r3, [pc, #656]	; (80083d4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4aa3      	ldr	r2, [pc, #652]	; (80083d4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8008146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800814a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800814c:	f7f9 fd18 	bl	8001b80 <HAL_GetTick>
 8008150:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008152:	e009      	b.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008154:	f7f9 fd14 	bl	8001b80 <HAL_GetTick>
 8008158:	4602      	mov	r2, r0
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	1ad3      	subs	r3, r2, r3
 800815e:	2b64      	cmp	r3, #100	; 0x64
 8008160:	d902      	bls.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8008162:	2303      	movs	r3, #3
 8008164:	75fb      	strb	r3, [r7, #23]
        break;
 8008166:	e005      	b.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008168:	4b9a      	ldr	r3, [pc, #616]	; (80083d4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008170:	2b00      	cmp	r3, #0
 8008172:	d0ef      	beq.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8008174:	7dfb      	ldrb	r3, [r7, #23]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d166      	bne.n	8008248 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800817a:	4b95      	ldr	r3, [pc, #596]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800817c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008184:	4053      	eors	r3, r2
 8008186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800818a:	2b00      	cmp	r3, #0
 800818c:	d013      	beq.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800818e:	4b90      	ldr	r3, [pc, #576]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008192:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008196:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008198:	4b8d      	ldr	r3, [pc, #564]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800819a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800819c:	4a8c      	ldr	r2, [pc, #560]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800819e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081a2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80081a4:	4b8a      	ldr	r3, [pc, #552]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80081a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081a8:	4a89      	ldr	r2, [pc, #548]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80081aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081ae:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80081b0:	4a87      	ldr	r2, [pc, #540]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80081bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081c0:	d115      	bne.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081c2:	f7f9 fcdd 	bl	8001b80 <HAL_GetTick>
 80081c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80081c8:	e00b      	b.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081ca:	f7f9 fcd9 	bl	8001b80 <HAL_GetTick>
 80081ce:	4602      	mov	r2, r0
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	1ad3      	subs	r3, r2, r3
 80081d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80081d8:	4293      	cmp	r3, r2
 80081da:	d902      	bls.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80081dc:	2303      	movs	r3, #3
 80081de:	75fb      	strb	r3, [r7, #23]
            break;
 80081e0:	e005      	b.n	80081ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80081e2:	4b7b      	ldr	r3, [pc, #492]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80081e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081e6:	f003 0302 	and.w	r3, r3, #2
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d0ed      	beq.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80081ee:	7dfb      	ldrb	r3, [r7, #23]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d126      	bne.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80081fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008202:	d10d      	bne.n	8008220 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8008204:	4b72      	ldr	r3, [pc, #456]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008206:	691b      	ldr	r3, [r3, #16]
 8008208:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008212:	0919      	lsrs	r1, r3, #4
 8008214:	4b70      	ldr	r3, [pc, #448]	; (80083d8 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8008216:	400b      	ands	r3, r1
 8008218:	496d      	ldr	r1, [pc, #436]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800821a:	4313      	orrs	r3, r2
 800821c:	610b      	str	r3, [r1, #16]
 800821e:	e005      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8008220:	4b6b      	ldr	r3, [pc, #428]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	4a6a      	ldr	r2, [pc, #424]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008226:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800822a:	6113      	str	r3, [r2, #16]
 800822c:	4b68      	ldr	r3, [pc, #416]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800822e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008236:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800823a:	4965      	ldr	r1, [pc, #404]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800823c:	4313      	orrs	r3, r2
 800823e:	670b      	str	r3, [r1, #112]	; 0x70
 8008240:	e004      	b.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008242:	7dfb      	ldrb	r3, [r7, #23]
 8008244:	75bb      	strb	r3, [r7, #22]
 8008246:	e001      	b.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008248:	7dfb      	ldrb	r3, [r7, #23]
 800824a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f003 0301 	and.w	r3, r3, #1
 8008254:	2b00      	cmp	r3, #0
 8008256:	d07e      	beq.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800825c:	2b28      	cmp	r3, #40	; 0x28
 800825e:	d867      	bhi.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8008260:	a201      	add	r2, pc, #4	; (adr r2, 8008268 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8008262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008266:	bf00      	nop
 8008268:	08008337 	.word	0x08008337
 800826c:	08008331 	.word	0x08008331
 8008270:	08008331 	.word	0x08008331
 8008274:	08008331 	.word	0x08008331
 8008278:	08008331 	.word	0x08008331
 800827c:	08008331 	.word	0x08008331
 8008280:	08008331 	.word	0x08008331
 8008284:	08008331 	.word	0x08008331
 8008288:	0800830d 	.word	0x0800830d
 800828c:	08008331 	.word	0x08008331
 8008290:	08008331 	.word	0x08008331
 8008294:	08008331 	.word	0x08008331
 8008298:	08008331 	.word	0x08008331
 800829c:	08008331 	.word	0x08008331
 80082a0:	08008331 	.word	0x08008331
 80082a4:	08008331 	.word	0x08008331
 80082a8:	0800831f 	.word	0x0800831f
 80082ac:	08008331 	.word	0x08008331
 80082b0:	08008331 	.word	0x08008331
 80082b4:	08008331 	.word	0x08008331
 80082b8:	08008331 	.word	0x08008331
 80082bc:	08008331 	.word	0x08008331
 80082c0:	08008331 	.word	0x08008331
 80082c4:	08008331 	.word	0x08008331
 80082c8:	08008337 	.word	0x08008337
 80082cc:	08008331 	.word	0x08008331
 80082d0:	08008331 	.word	0x08008331
 80082d4:	08008331 	.word	0x08008331
 80082d8:	08008331 	.word	0x08008331
 80082dc:	08008331 	.word	0x08008331
 80082e0:	08008331 	.word	0x08008331
 80082e4:	08008331 	.word	0x08008331
 80082e8:	08008337 	.word	0x08008337
 80082ec:	08008331 	.word	0x08008331
 80082f0:	08008331 	.word	0x08008331
 80082f4:	08008331 	.word	0x08008331
 80082f8:	08008331 	.word	0x08008331
 80082fc:	08008331 	.word	0x08008331
 8008300:	08008331 	.word	0x08008331
 8008304:	08008331 	.word	0x08008331
 8008308:	08008337 	.word	0x08008337
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	3304      	adds	r3, #4
 8008310:	2101      	movs	r1, #1
 8008312:	4618      	mov	r0, r3
 8008314:	f001 fc18 	bl	8009b48 <RCCEx_PLL2_Config>
 8008318:	4603      	mov	r3, r0
 800831a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800831c:	e00c      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	3324      	adds	r3, #36	; 0x24
 8008322:	2101      	movs	r1, #1
 8008324:	4618      	mov	r0, r3
 8008326:	f001 fcc1 	bl	8009cac <RCCEx_PLL3_Config>
 800832a:	4603      	mov	r3, r0
 800832c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800832e:	e003      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008330:	2301      	movs	r3, #1
 8008332:	75fb      	strb	r3, [r7, #23]
      break;
 8008334:	e000      	b.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8008336:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008338:	7dfb      	ldrb	r3, [r7, #23]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d109      	bne.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800833e:	4b24      	ldr	r3, [pc, #144]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008342:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800834a:	4921      	ldr	r1, [pc, #132]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800834c:	4313      	orrs	r3, r2
 800834e:	654b      	str	r3, [r1, #84]	; 0x54
 8008350:	e001      	b.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008352:	7dfb      	ldrb	r3, [r7, #23]
 8008354:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f003 0302 	and.w	r3, r3, #2
 800835e:	2b00      	cmp	r3, #0
 8008360:	d03e      	beq.n	80083e0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008366:	2b05      	cmp	r3, #5
 8008368:	d820      	bhi.n	80083ac <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 800836a:	a201      	add	r2, pc, #4	; (adr r2, 8008370 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 800836c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008370:	080083b3 	.word	0x080083b3
 8008374:	08008389 	.word	0x08008389
 8008378:	0800839b 	.word	0x0800839b
 800837c:	080083b3 	.word	0x080083b3
 8008380:	080083b3 	.word	0x080083b3
 8008384:	080083b3 	.word	0x080083b3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	3304      	adds	r3, #4
 800838c:	2101      	movs	r1, #1
 800838e:	4618      	mov	r0, r3
 8008390:	f001 fbda 	bl	8009b48 <RCCEx_PLL2_Config>
 8008394:	4603      	mov	r3, r0
 8008396:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8008398:	e00c      	b.n	80083b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	3324      	adds	r3, #36	; 0x24
 800839e:	2101      	movs	r1, #1
 80083a0:	4618      	mov	r0, r3
 80083a2:	f001 fc83 	bl	8009cac <RCCEx_PLL3_Config>
 80083a6:	4603      	mov	r3, r0
 80083a8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80083aa:	e003      	b.n	80083b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80083ac:	2301      	movs	r3, #1
 80083ae:	75fb      	strb	r3, [r7, #23]
      break;
 80083b0:	e000      	b.n	80083b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 80083b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80083b4:	7dfb      	ldrb	r3, [r7, #23]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d110      	bne.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80083ba:	4b05      	ldr	r3, [pc, #20]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80083bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083be:	f023 0207 	bic.w	r2, r3, #7
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083c6:	4902      	ldr	r1, [pc, #8]	; (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80083c8:	4313      	orrs	r3, r2
 80083ca:	654b      	str	r3, [r1, #84]	; 0x54
 80083cc:	e008      	b.n	80083e0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80083ce:	bf00      	nop
 80083d0:	58024400 	.word	0x58024400
 80083d4:	58024800 	.word	0x58024800
 80083d8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083dc:	7dfb      	ldrb	r3, [r7, #23]
 80083de:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 0304 	and.w	r3, r3, #4
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d039      	beq.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083f2:	2b05      	cmp	r3, #5
 80083f4:	d820      	bhi.n	8008438 <HAL_RCCEx_PeriphCLKConfig+0x934>
 80083f6:	a201      	add	r2, pc, #4	; (adr r2, 80083fc <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 80083f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083fc:	0800843f 	.word	0x0800843f
 8008400:	08008415 	.word	0x08008415
 8008404:	08008427 	.word	0x08008427
 8008408:	0800843f 	.word	0x0800843f
 800840c:	0800843f 	.word	0x0800843f
 8008410:	0800843f 	.word	0x0800843f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	3304      	adds	r3, #4
 8008418:	2101      	movs	r1, #1
 800841a:	4618      	mov	r0, r3
 800841c:	f001 fb94 	bl	8009b48 <RCCEx_PLL2_Config>
 8008420:	4603      	mov	r3, r0
 8008422:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008424:	e00c      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	3324      	adds	r3, #36	; 0x24
 800842a:	2101      	movs	r1, #1
 800842c:	4618      	mov	r0, r3
 800842e:	f001 fc3d 	bl	8009cac <RCCEx_PLL3_Config>
 8008432:	4603      	mov	r3, r0
 8008434:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008436:	e003      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008438:	2301      	movs	r3, #1
 800843a:	75fb      	strb	r3, [r7, #23]
      break;
 800843c:	e000      	b.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800843e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008440:	7dfb      	ldrb	r3, [r7, #23]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d10a      	bne.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008446:	4bb7      	ldr	r3, [pc, #732]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800844a:	f023 0207 	bic.w	r2, r3, #7
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008454:	49b3      	ldr	r1, [pc, #716]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008456:	4313      	orrs	r3, r2
 8008458:	658b      	str	r3, [r1, #88]	; 0x58
 800845a:	e001      	b.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800845c:	7dfb      	ldrb	r3, [r7, #23]
 800845e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f003 0320 	and.w	r3, r3, #32
 8008468:	2b00      	cmp	r3, #0
 800846a:	d04b      	beq.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008472:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008476:	d02e      	beq.n	80084d6 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8008478:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800847c:	d828      	bhi.n	80084d0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800847e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008482:	d02a      	beq.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8008484:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008488:	d822      	bhi.n	80084d0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800848a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800848e:	d026      	beq.n	80084de <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8008490:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008494:	d81c      	bhi.n	80084d0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008496:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800849a:	d010      	beq.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 800849c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084a0:	d816      	bhi.n	80084d0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d01d      	beq.n	80084e2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80084a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80084aa:	d111      	bne.n	80084d0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	3304      	adds	r3, #4
 80084b0:	2100      	movs	r1, #0
 80084b2:	4618      	mov	r0, r3
 80084b4:	f001 fb48 	bl	8009b48 <RCCEx_PLL2_Config>
 80084b8:	4603      	mov	r3, r0
 80084ba:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80084bc:	e012      	b.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	3324      	adds	r3, #36	; 0x24
 80084c2:	2102      	movs	r1, #2
 80084c4:	4618      	mov	r0, r3
 80084c6:	f001 fbf1 	bl	8009cac <RCCEx_PLL3_Config>
 80084ca:	4603      	mov	r3, r0
 80084cc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80084ce:	e009      	b.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	75fb      	strb	r3, [r7, #23]
      break;
 80084d4:	e006      	b.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80084d6:	bf00      	nop
 80084d8:	e004      	b.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80084da:	bf00      	nop
 80084dc:	e002      	b.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80084de:	bf00      	nop
 80084e0:	e000      	b.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80084e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80084e4:	7dfb      	ldrb	r3, [r7, #23]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d10a      	bne.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80084ea:	4b8e      	ldr	r3, [pc, #568]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80084ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084ee:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084f8:	498a      	ldr	r1, [pc, #552]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80084fa:	4313      	orrs	r3, r2
 80084fc:	654b      	str	r3, [r1, #84]	; 0x54
 80084fe:	e001      	b.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008500:	7dfb      	ldrb	r3, [r7, #23]
 8008502:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800850c:	2b00      	cmp	r3, #0
 800850e:	d04b      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008516:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800851a:	d02e      	beq.n	800857a <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800851c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008520:	d828      	bhi.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008526:	d02a      	beq.n	800857e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8008528:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800852c:	d822      	bhi.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800852e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008532:	d026      	beq.n	8008582 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8008534:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008538:	d81c      	bhi.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800853a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800853e:	d010      	beq.n	8008562 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8008540:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008544:	d816      	bhi.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008546:	2b00      	cmp	r3, #0
 8008548:	d01d      	beq.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800854a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800854e:	d111      	bne.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	3304      	adds	r3, #4
 8008554:	2100      	movs	r1, #0
 8008556:	4618      	mov	r0, r3
 8008558:	f001 faf6 	bl	8009b48 <RCCEx_PLL2_Config>
 800855c:	4603      	mov	r3, r0
 800855e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008560:	e012      	b.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	3324      	adds	r3, #36	; 0x24
 8008566:	2102      	movs	r1, #2
 8008568:	4618      	mov	r0, r3
 800856a:	f001 fb9f 	bl	8009cac <RCCEx_PLL3_Config>
 800856e:	4603      	mov	r3, r0
 8008570:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008572:	e009      	b.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008574:	2301      	movs	r3, #1
 8008576:	75fb      	strb	r3, [r7, #23]
      break;
 8008578:	e006      	b.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800857a:	bf00      	nop
 800857c:	e004      	b.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800857e:	bf00      	nop
 8008580:	e002      	b.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8008582:	bf00      	nop
 8008584:	e000      	b.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8008586:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008588:	7dfb      	ldrb	r3, [r7, #23]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d10a      	bne.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800858e:	4b65      	ldr	r3, [pc, #404]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008592:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800859c:	4961      	ldr	r1, [pc, #388]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800859e:	4313      	orrs	r3, r2
 80085a0:	658b      	str	r3, [r1, #88]	; 0x58
 80085a2:	e001      	b.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085a4:	7dfb      	ldrb	r3, [r7, #23]
 80085a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d04b      	beq.n	800864c <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80085ba:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80085be:	d02e      	beq.n	800861e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 80085c0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80085c4:	d828      	bhi.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80085c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085ca:	d02a      	beq.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 80085cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085d0:	d822      	bhi.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80085d2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80085d6:	d026      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 80085d8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80085dc:	d81c      	bhi.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80085de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80085e2:	d010      	beq.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 80085e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80085e8:	d816      	bhi.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d01d      	beq.n	800862a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 80085ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085f2:	d111      	bne.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	3304      	adds	r3, #4
 80085f8:	2100      	movs	r1, #0
 80085fa:	4618      	mov	r0, r3
 80085fc:	f001 faa4 	bl	8009b48 <RCCEx_PLL2_Config>
 8008600:	4603      	mov	r3, r0
 8008602:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008604:	e012      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	3324      	adds	r3, #36	; 0x24
 800860a:	2102      	movs	r1, #2
 800860c:	4618      	mov	r0, r3
 800860e:	f001 fb4d 	bl	8009cac <RCCEx_PLL3_Config>
 8008612:	4603      	mov	r3, r0
 8008614:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008616:	e009      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008618:	2301      	movs	r3, #1
 800861a:	75fb      	strb	r3, [r7, #23]
      break;
 800861c:	e006      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800861e:	bf00      	nop
 8008620:	e004      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008622:	bf00      	nop
 8008624:	e002      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008626:	bf00      	nop
 8008628:	e000      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800862a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800862c:	7dfb      	ldrb	r3, [r7, #23]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d10a      	bne.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008632:	4b3c      	ldr	r3, [pc, #240]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008636:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008640:	4938      	ldr	r1, [pc, #224]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008642:	4313      	orrs	r3, r2
 8008644:	658b      	str	r3, [r1, #88]	; 0x58
 8008646:	e001      	b.n	800864c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008648:	7dfb      	ldrb	r3, [r7, #23]
 800864a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f003 0308 	and.w	r3, r3, #8
 8008654:	2b00      	cmp	r3, #0
 8008656:	d01a      	beq.n	800868e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800865e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008662:	d10a      	bne.n	800867a <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	3324      	adds	r3, #36	; 0x24
 8008668:	2102      	movs	r1, #2
 800866a:	4618      	mov	r0, r3
 800866c:	f001 fb1e 	bl	8009cac <RCCEx_PLL3_Config>
 8008670:	4603      	mov	r3, r0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d001      	beq.n	800867a <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800867a:	4b2a      	ldr	r3, [pc, #168]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800867c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800867e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008688:	4926      	ldr	r1, [pc, #152]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800868a:	4313      	orrs	r3, r2
 800868c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 0310 	and.w	r3, r3, #16
 8008696:	2b00      	cmp	r3, #0
 8008698:	d01a      	beq.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80086a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086a4:	d10a      	bne.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	3324      	adds	r3, #36	; 0x24
 80086aa:	2102      	movs	r1, #2
 80086ac:	4618      	mov	r0, r3
 80086ae:	f001 fafd 	bl	8009cac <RCCEx_PLL3_Config>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d001      	beq.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80086bc:	4b19      	ldr	r3, [pc, #100]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80086be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80086ca:	4916      	ldr	r1, [pc, #88]	; (8008724 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80086cc:	4313      	orrs	r3, r2
 80086ce:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d036      	beq.n	800874a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80086e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80086e6:	d01f      	beq.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80086e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80086ec:	d817      	bhi.n	800871e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d003      	beq.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 80086f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086f6:	d009      	beq.n	800870c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 80086f8:	e011      	b.n	800871e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	3304      	adds	r3, #4
 80086fe:	2100      	movs	r1, #0
 8008700:	4618      	mov	r0, r3
 8008702:	f001 fa21 	bl	8009b48 <RCCEx_PLL2_Config>
 8008706:	4603      	mov	r3, r0
 8008708:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800870a:	e00e      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	3324      	adds	r3, #36	; 0x24
 8008710:	2102      	movs	r1, #2
 8008712:	4618      	mov	r0, r3
 8008714:	f001 faca 	bl	8009cac <RCCEx_PLL3_Config>
 8008718:	4603      	mov	r3, r0
 800871a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800871c:	e005      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800871e:	2301      	movs	r3, #1
 8008720:	75fb      	strb	r3, [r7, #23]
      break;
 8008722:	e002      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8008724:	58024400 	.word	0x58024400
      break;
 8008728:	bf00      	nop
    }

    if(ret == HAL_OK)
 800872a:	7dfb      	ldrb	r3, [r7, #23]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d10a      	bne.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008730:	4b93      	ldr	r3, [pc, #588]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008734:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800873e:	4990      	ldr	r1, [pc, #576]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008740:	4313      	orrs	r3, r2
 8008742:	658b      	str	r3, [r1, #88]	; 0x58
 8008744:	e001      	b.n	800874a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008746:	7dfb      	ldrb	r3, [r7, #23]
 8008748:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008752:	2b00      	cmp	r3, #0
 8008754:	d033      	beq.n	80087be <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800875c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008760:	d01c      	beq.n	800879c <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8008762:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008766:	d816      	bhi.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8008768:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800876c:	d003      	beq.n	8008776 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 800876e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008772:	d007      	beq.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8008774:	e00f      	b.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008776:	4b82      	ldr	r3, [pc, #520]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800877a:	4a81      	ldr	r2, [pc, #516]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800877c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008780:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8008782:	e00c      	b.n	800879e <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	3324      	adds	r3, #36	; 0x24
 8008788:	2101      	movs	r1, #1
 800878a:	4618      	mov	r0, r3
 800878c:	f001 fa8e 	bl	8009cac <RCCEx_PLL3_Config>
 8008790:	4603      	mov	r3, r0
 8008792:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8008794:	e003      	b.n	800879e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	75fb      	strb	r3, [r7, #23]
      break;
 800879a:	e000      	b.n	800879e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 800879c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800879e:	7dfb      	ldrb	r3, [r7, #23]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d10a      	bne.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80087a4:	4b76      	ldr	r3, [pc, #472]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80087a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087b2:	4973      	ldr	r1, [pc, #460]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80087b4:	4313      	orrs	r3, r2
 80087b6:	654b      	str	r3, [r1, #84]	; 0x54
 80087b8:	e001      	b.n	80087be <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087ba:	7dfb      	ldrb	r3, [r7, #23]
 80087bc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d029      	beq.n	800881e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d003      	beq.n	80087da <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 80087d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087d6:	d007      	beq.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 80087d8:	e00f      	b.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80087da:	4b69      	ldr	r3, [pc, #420]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80087dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087de:	4a68      	ldr	r2, [pc, #416]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80087e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80087e4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80087e6:	e00b      	b.n	8008800 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	3304      	adds	r3, #4
 80087ec:	2102      	movs	r1, #2
 80087ee:	4618      	mov	r0, r3
 80087f0:	f001 f9aa 	bl	8009b48 <RCCEx_PLL2_Config>
 80087f4:	4603      	mov	r3, r0
 80087f6:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80087f8:	e002      	b.n	8008800 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	75fb      	strb	r3, [r7, #23]
      break;
 80087fe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008800:	7dfb      	ldrb	r3, [r7, #23]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d109      	bne.n	800881a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008806:	4b5e      	ldr	r3, [pc, #376]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800880a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008812:	495b      	ldr	r1, [pc, #364]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008814:	4313      	orrs	r3, r2
 8008816:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008818:	e001      	b.n	800881e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800881a:	7dfb      	ldrb	r3, [r7, #23]
 800881c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008826:	2b00      	cmp	r3, #0
 8008828:	d00a      	beq.n	8008840 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	3324      	adds	r3, #36	; 0x24
 800882e:	2102      	movs	r1, #2
 8008830:	4618      	mov	r0, r3
 8008832:	f001 fa3b 	bl	8009cac <RCCEx_PLL3_Config>
 8008836:	4603      	mov	r3, r0
 8008838:	2b00      	cmp	r3, #0
 800883a:	d001      	beq.n	8008840 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800883c:	2301      	movs	r3, #1
 800883e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008848:	2b00      	cmp	r3, #0
 800884a:	d030      	beq.n	80088ae <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008850:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008854:	d017      	beq.n	8008886 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8008856:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800885a:	d811      	bhi.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800885c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008860:	d013      	beq.n	800888a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8008862:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008866:	d80b      	bhi.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8008868:	2b00      	cmp	r3, #0
 800886a:	d010      	beq.n	800888e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800886c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008870:	d106      	bne.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008872:	4b43      	ldr	r3, [pc, #268]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008876:	4a42      	ldr	r2, [pc, #264]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008878:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800887c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800887e:	e007      	b.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	75fb      	strb	r3, [r7, #23]
      break;
 8008884:	e004      	b.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8008886:	bf00      	nop
 8008888:	e002      	b.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800888a:	bf00      	nop
 800888c:	e000      	b.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800888e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008890:	7dfb      	ldrb	r3, [r7, #23]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d109      	bne.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008896:	4b3a      	ldr	r3, [pc, #232]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800889a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088a2:	4937      	ldr	r1, [pc, #220]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088a4:	4313      	orrs	r3, r2
 80088a6:	654b      	str	r3, [r1, #84]	; 0x54
 80088a8:	e001      	b.n	80088ae <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088aa:	7dfb      	ldrb	r3, [r7, #23]
 80088ac:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d008      	beq.n	80088cc <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80088ba:	4b31      	ldr	r3, [pc, #196]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088be:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088c6:	492e      	ldr	r1, [pc, #184]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088c8:	4313      	orrs	r3, r2
 80088ca:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d009      	beq.n	80088ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80088d8:	4b29      	ldr	r3, [pc, #164]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80088e6:	4926      	ldr	r1, [pc, #152]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088e8:	4313      	orrs	r3, r2
 80088ea:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d008      	beq.n	800890a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80088f8:	4b21      	ldr	r3, [pc, #132]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088fc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008904:	491e      	ldr	r1, [pc, #120]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008906:	4313      	orrs	r3, r2
 8008908:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008912:	2b00      	cmp	r3, #0
 8008914:	d00d      	beq.n	8008932 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008916:	4b1a      	ldr	r3, [pc, #104]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008918:	691b      	ldr	r3, [r3, #16]
 800891a:	4a19      	ldr	r2, [pc, #100]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800891c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008920:	6113      	str	r3, [r2, #16]
 8008922:	4b17      	ldr	r3, [pc, #92]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008924:	691a      	ldr	r2, [r3, #16]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800892c:	4914      	ldr	r1, [pc, #80]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800892e:	4313      	orrs	r3, r2
 8008930:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2b00      	cmp	r3, #0
 8008938:	da08      	bge.n	800894c <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800893a:	4b11      	ldr	r3, [pc, #68]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800893c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800893e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008946:	490e      	ldr	r1, [pc, #56]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008948:	4313      	orrs	r3, r2
 800894a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008954:	2b00      	cmp	r3, #0
 8008956:	d009      	beq.n	800896c <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008958:	4b09      	ldr	r3, [pc, #36]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800895a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800895c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008966:	4906      	ldr	r1, [pc, #24]	; (8008980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008968:	4313      	orrs	r3, r2
 800896a:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800896c:	7dbb      	ldrb	r3, [r7, #22]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d101      	bne.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8008972:	2300      	movs	r3, #0
 8008974:	e000      	b.n	8008978 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8008976:	2301      	movs	r3, #1
}
 8008978:	4618      	mov	r0, r3
 800897a:	3718      	adds	r7, #24
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}
 8008980:	58024400 	.word	0x58024400

08008984 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b090      	sub	sp, #64	; 0x40
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008992:	f040 8095 	bne.w	8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8008996:	4bae      	ldr	r3, [pc, #696]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008998:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800899a:	f003 0307 	and.w	r3, r3, #7
 800899e:	633b      	str	r3, [r7, #48]	; 0x30
 80089a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a2:	2b04      	cmp	r3, #4
 80089a4:	f200 8088 	bhi.w	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80089a8:	a201      	add	r2, pc, #4	; (adr r2, 80089b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 80089aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ae:	bf00      	nop
 80089b0:	080089c5 	.word	0x080089c5
 80089b4:	080089ed 	.word	0x080089ed
 80089b8:	08008a15 	.word	0x08008a15
 80089bc:	08008ab1 	.word	0x08008ab1
 80089c0:	08008a3d 	.word	0x08008a3d

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80089c4:	4ba2      	ldr	r3, [pc, #648]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80089d0:	d108      	bne.n	80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80089d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80089d6:	4618      	mov	r0, r3
 80089d8:	f000 ff64 	bl	80098a4 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 80089dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089de:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80089e0:	f000 bc95 	b.w	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80089e4:	2300      	movs	r3, #0
 80089e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80089e8:	f000 bc91 	b.w	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80089ec:	4b98      	ldr	r3, [pc, #608]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80089f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80089f8:	d108      	bne.n	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089fa:	f107 0318 	add.w	r3, r7, #24
 80089fe:	4618      	mov	r0, r3
 8008a00:	f000 fca8 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008a04:	69bb      	ldr	r3, [r7, #24]
 8008a06:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008a08:	f000 bc81 	b.w	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a10:	f000 bc7d 	b.w	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a14:	4b8e      	ldr	r3, [pc, #568]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008a1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a20:	d108      	bne.n	8008a34 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a22:	f107 030c 	add.w	r3, r7, #12
 8008a26:	4618      	mov	r0, r3
 8008a28:	f000 fde8 	bl	80095fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008a30:	f000 bc6d 	b.w	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008a34:	2300      	movs	r3, #0
 8008a36:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a38:	f000 bc69 	b.w	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008a3c:	4b84      	ldr	r3, [pc, #528]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a40:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008a44:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a46:	4b82      	ldr	r3, [pc, #520]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f003 0304 	and.w	r3, r3, #4
 8008a4e:	2b04      	cmp	r3, #4
 8008a50:	d10c      	bne.n	8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8008a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d109      	bne.n	8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008a58:	4b7d      	ldr	r3, [pc, #500]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	08db      	lsrs	r3, r3, #3
 8008a5e:	f003 0303 	and.w	r3, r3, #3
 8008a62:	4a7c      	ldr	r2, [pc, #496]	; (8008c54 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8008a64:	fa22 f303 	lsr.w	r3, r2, r3
 8008a68:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a6a:	e01f      	b.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a6c:	4b78      	ldr	r3, [pc, #480]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a78:	d106      	bne.n	8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8008a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a80:	d102      	bne.n	8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008a82:	4b75      	ldr	r3, [pc, #468]	; (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8008a84:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a86:	e011      	b.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a88:	4b71      	ldr	r3, [pc, #452]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a90:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008a94:	d106      	bne.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8008a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a9c:	d102      	bne.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008a9e:	4b6f      	ldr	r3, [pc, #444]	; (8008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8008aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008aa2:	e003      	b.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008aa8:	f000 bc31 	b.w	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008aac:	f000 bc2f 	b.w	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008ab0:	4b6b      	ldr	r3, [pc, #428]	; (8008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8008ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008ab4:	f000 bc2b 	b.w	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008abc:	f000 bc27 	b.w	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ac6:	f040 8095 	bne.w	8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8008aca:	4b61      	ldr	r3, [pc, #388]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008acc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ace:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8008ad2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8008ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ada:	d04d      	beq.n	8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8008adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ade:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ae2:	f200 8084 	bhi.w	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8008ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ae8:	2bc0      	cmp	r3, #192	; 0xc0
 8008aea:	d07d      	beq.n	8008be8 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8008aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aee:	2bc0      	cmp	r3, #192	; 0xc0
 8008af0:	d87d      	bhi.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8008af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af4:	2b80      	cmp	r3, #128	; 0x80
 8008af6:	d02d      	beq.n	8008b54 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8008af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008afa:	2b80      	cmp	r3, #128	; 0x80
 8008afc:	d877      	bhi.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8008afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d003      	beq.n	8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8008b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b06:	2b40      	cmp	r3, #64	; 0x40
 8008b08:	d012      	beq.n	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8008b0a:	e070      	b.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008b0c:	4b50      	ldr	r3, [pc, #320]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008b18:	d107      	bne.n	8008b2a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f000 fec0 	bl	80098a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b26:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008b28:	e3f1      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008b2e:	e3ee      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b30:	4b47      	ldr	r3, [pc, #284]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008b38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008b3c:	d107      	bne.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b3e:	f107 0318 	add.w	r3, r7, #24
 8008b42:	4618      	mov	r0, r3
 8008b44:	f000 fc06 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008b48:	69bb      	ldr	r3, [r7, #24]
 8008b4a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008b4c:	e3df      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008b52:	e3dc      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b54:	4b3e      	ldr	r3, [pc, #248]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b60:	d107      	bne.n	8008b72 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b62:	f107 030c 	add.w	r3, r7, #12
 8008b66:	4618      	mov	r0, r3
 8008b68:	f000 fd48 	bl	80095fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008b70:	e3cd      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008b72:	2300      	movs	r3, #0
 8008b74:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008b76:	e3ca      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008b78:	4b35      	ldr	r3, [pc, #212]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008b7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008b80:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b82:	4b33      	ldr	r3, [pc, #204]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f003 0304 	and.w	r3, r3, #4
 8008b8a:	2b04      	cmp	r3, #4
 8008b8c:	d10c      	bne.n	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8008b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d109      	bne.n	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008b94:	4b2e      	ldr	r3, [pc, #184]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	08db      	lsrs	r3, r3, #3
 8008b9a:	f003 0303 	and.w	r3, r3, #3
 8008b9e:	4a2d      	ldr	r2, [pc, #180]	; (8008c54 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8008ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ba6:	e01e      	b.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ba8:	4b29      	ldr	r3, [pc, #164]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bb4:	d106      	bne.n	8008bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8008bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bb8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008bbc:	d102      	bne.n	8008bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008bbe:	4b26      	ldr	r3, [pc, #152]	; (8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8008bc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bc2:	e010      	b.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008bc4:	4b22      	ldr	r3, [pc, #136]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bcc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008bd0:	d106      	bne.n	8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8008bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008bd8:	d102      	bne.n	8008be0 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008bda:	4b20      	ldr	r3, [pc, #128]	; (8008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8008bdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bde:	e002      	b.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008be0:	2300      	movs	r3, #0
 8008be2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008be4:	e393      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008be6:	e392      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008be8:	4b1d      	ldr	r3, [pc, #116]	; (8008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8008bea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008bec:	e38f      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008bf2:	e38c      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bfa:	f040 80a7 	bne.w	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8008bfe:	4b14      	ldr	r3, [pc, #80]	; (8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8008c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c02:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8008c06:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8008c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c0a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008c0e:	d05f      	beq.n	8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8008c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c12:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008c16:	f200 8096 	bhi.w	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8008c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c1c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008c20:	f000 808e 	beq.w	8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8008c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c26:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008c2a:	f200 808c 	bhi.w	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8008c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c30:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008c34:	d03a      	beq.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8008c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008c3c:	f200 8083 	bhi.w	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8008c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d00e      	beq.n	8008c64 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8008c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c48:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008c4c:	d01c      	beq.n	8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8008c4e:	e07a      	b.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8008c50:	58024400 	.word	0x58024400
 8008c54:	03d09000 	.word	0x03d09000
 8008c58:	003d0900 	.word	0x003d0900
 8008c5c:	00f42400 	.word	0x00f42400
 8008c60:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008c64:	4baa      	ldr	r3, [pc, #680]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008c70:	d107      	bne.n	8008c82 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c76:	4618      	mov	r0, r3
 8008c78:	f000 fe14 	bl	80098a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008c80:	e345      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008c82:	2300      	movs	r3, #0
 8008c84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008c86:	e342      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c88:	4ba1      	ldr	r3, [pc, #644]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008c90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008c94:	d107      	bne.n	8008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c96:	f107 0318 	add.w	r3, r7, #24
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f000 fb5a 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008ca4:	e333      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008caa:	e330      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008cac:	4b98      	ldr	r3, [pc, #608]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008cb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008cb8:	d107      	bne.n	8008cca <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cba:	f107 030c 	add.w	r3, r7, #12
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f000 fc9c 	bl	80095fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008cc8:	e321      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008cce:	e31e      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008cd0:	4b8f      	ldr	r3, [pc, #572]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cd4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008cd8:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008cda:	4b8d      	ldr	r3, [pc, #564]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f003 0304 	and.w	r3, r3, #4
 8008ce2:	2b04      	cmp	r3, #4
 8008ce4:	d10c      	bne.n	8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8008ce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d109      	bne.n	8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008cec:	4b88      	ldr	r3, [pc, #544]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	08db      	lsrs	r3, r3, #3
 8008cf2:	f003 0303 	and.w	r3, r3, #3
 8008cf6:	4a87      	ldr	r2, [pc, #540]	; (8008f14 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8008cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8008cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cfe:	e01e      	b.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008d00:	4b83      	ldr	r3, [pc, #524]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d0c:	d106      	bne.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 8008d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d10:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008d14:	d102      	bne.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008d16:	4b80      	ldr	r3, [pc, #512]	; (8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8008d18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d1a:	e010      	b.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008d1c:	4b7c      	ldr	r3, [pc, #496]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d24:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d28:	d106      	bne.n	8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 8008d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008d30:	d102      	bne.n	8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008d32:	4b7a      	ldr	r3, [pc, #488]	; (8008f1c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8008d34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d36:	e002      	b.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008d3c:	e2e7      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008d3e:	e2e6      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008d40:	4b77      	ldr	r3, [pc, #476]	; (8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008d42:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008d44:	e2e3      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8008d46:	2300      	movs	r3, #0
 8008d48:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008d4a:	e2e0      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d52:	f040 809c 	bne.w	8008e8e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8008d56:	4b6e      	ldr	r3, [pc, #440]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d5a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8008d5e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8008d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d62:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008d66:	d054      	beq.n	8008e12 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8008d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d6a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008d6e:	f200 808b 	bhi.w	8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8008d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d74:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008d78:	f000 8083 	beq.w	8008e82 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8008d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d7e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008d82:	f200 8081 	bhi.w	8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8008d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d88:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008d8c:	d02f      	beq.n	8008dee <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8008d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d90:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008d94:	d878      	bhi.n	8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8008d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d004      	beq.n	8008da6 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8008d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d9e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008da2:	d012      	beq.n	8008dca <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8008da4:	e070      	b.n	8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008da6:	4b5a      	ldr	r3, [pc, #360]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008db2:	d107      	bne.n	8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008db4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008db8:	4618      	mov	r0, r3
 8008dba:	f000 fd73 	bl	80098a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008dc2:	e2a4      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008dc8:	e2a1      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008dca:	4b51      	ldr	r3, [pc, #324]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008dd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008dd6:	d107      	bne.n	8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008dd8:	f107 0318 	add.w	r3, r7, #24
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f000 fab9 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8008de6:	e292      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008de8:	2300      	movs	r3, #0
 8008dea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008dec:	e28f      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008dee:	4b48      	ldr	r3, [pc, #288]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008df6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008dfa:	d107      	bne.n	8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008dfc:	f107 030c 	add.w	r3, r7, #12
 8008e00:	4618      	mov	r0, r3
 8008e02:	f000 fbfb 	bl	80095fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008e0a:	e280      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008e10:	e27d      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008e12:	4b3f      	ldr	r3, [pc, #252]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008e1a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008e1c:	4b3c      	ldr	r3, [pc, #240]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f003 0304 	and.w	r3, r3, #4
 8008e24:	2b04      	cmp	r3, #4
 8008e26:	d10c      	bne.n	8008e42 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8008e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d109      	bne.n	8008e42 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008e2e:	4b38      	ldr	r3, [pc, #224]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	08db      	lsrs	r3, r3, #3
 8008e34:	f003 0303 	and.w	r3, r3, #3
 8008e38:	4a36      	ldr	r2, [pc, #216]	; (8008f14 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8008e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8008e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e40:	e01e      	b.n	8008e80 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008e42:	4b33      	ldr	r3, [pc, #204]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e4e:	d106      	bne.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8008e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008e56:	d102      	bne.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008e58:	4b2f      	ldr	r3, [pc, #188]	; (8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8008e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e5c:	e010      	b.n	8008e80 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008e5e:	4b2c      	ldr	r3, [pc, #176]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e66:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008e6a:	d106      	bne.n	8008e7a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8008e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e72:	d102      	bne.n	8008e7a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008e74:	4b29      	ldr	r3, [pc, #164]	; (8008f1c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8008e76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e78:	e002      	b.n	8008e80 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008e7e:	e246      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008e80:	e245      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008e82:	4b27      	ldr	r3, [pc, #156]	; (8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8008e84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008e86:	e242      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008e8c:	e23f      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e94:	f040 80a8 	bne.w	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8008e98:	4b1d      	ldr	r3, [pc, #116]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008e9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e9c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8008ea0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ea4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ea8:	d060      	beq.n	8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 8008eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008eb0:	f200 8097 	bhi.w	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8008eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eb6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008eba:	f000 808f 	beq.w	8008fdc <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8008ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ec0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008ec4:	f200 808d 	bhi.w	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8008ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008eca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ece:	d03b      	beq.n	8008f48 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 8008ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ed2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ed6:	f200 8084 	bhi.w	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8008eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d004      	beq.n	8008eea <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8008ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ee6:	d01d      	beq.n	8008f24 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 8008ee8:	e07b      	b.n	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008eea:	4b09      	ldr	r3, [pc, #36]	; (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ef2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008ef6:	d107      	bne.n	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008efc:	4618      	mov	r0, r3
 8008efe:	f000 fcd1 	bl	80098a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f04:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008f06:	e202      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008f0c:	e1ff      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008f0e:	bf00      	nop
 8008f10:	58024400 	.word	0x58024400
 8008f14:	03d09000 	.word	0x03d09000
 8008f18:	003d0900 	.word	0x003d0900
 8008f1c:	00f42400 	.word	0x00f42400
 8008f20:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008f24:	4ba3      	ldr	r3, [pc, #652]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008f2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008f30:	d107      	bne.n	8008f42 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f32:	f107 0318 	add.w	r3, r7, #24
 8008f36:	4618      	mov	r0, r3
 8008f38:	f000 fa0c 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008f3c:	69bb      	ldr	r3, [r7, #24]
 8008f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008f40:	e1e5      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008f42:	2300      	movs	r3, #0
 8008f44:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008f46:	e1e2      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008f48:	4b9a      	ldr	r3, [pc, #616]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008f50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008f54:	d107      	bne.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f56:	f107 030c 	add.w	r3, r7, #12
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f000 fb4e 	bl	80095fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008f64:	e1d3      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8008f66:	2300      	movs	r3, #0
 8008f68:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008f6a:	e1d0      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008f6c:	4b91      	ldr	r3, [pc, #580]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8008f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008f74:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008f76:	4b8f      	ldr	r3, [pc, #572]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f003 0304 	and.w	r3, r3, #4
 8008f7e:	2b04      	cmp	r3, #4
 8008f80:	d10c      	bne.n	8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 8008f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d109      	bne.n	8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008f88:	4b8a      	ldr	r3, [pc, #552]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	08db      	lsrs	r3, r3, #3
 8008f8e:	f003 0303 	and.w	r3, r3, #3
 8008f92:	4a89      	ldr	r2, [pc, #548]	; (80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008f94:	fa22 f303 	lsr.w	r3, r2, r3
 8008f98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f9a:	e01e      	b.n	8008fda <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008f9c:	4b85      	ldr	r3, [pc, #532]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fa4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008fa8:	d106      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 8008faa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008fb0:	d102      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008fb2:	4b82      	ldr	r3, [pc, #520]	; (80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8008fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008fb6:	e010      	b.n	8008fda <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008fb8:	4b7e      	ldr	r3, [pc, #504]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fc0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008fc4:	d106      	bne.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008fcc:	d102      	bne.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008fce:	4b7c      	ldr	r3, [pc, #496]	; (80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008fd2:	e002      	b.n	8008fda <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008fd8:	e199      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008fda:	e198      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008fdc:	4b79      	ldr	r3, [pc, #484]	; (80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008fde:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008fe0:	e195      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008fe6:	e192      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008fee:	d173      	bne.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8008ff0:	4b70      	ldr	r3, [pc, #448]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8008ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ff4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008ff8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ffc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009000:	d02f      	beq.n	8009062 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8009002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009004:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009008:	d863      	bhi.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 800900a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800900c:	2b00      	cmp	r3, #0
 800900e:	d004      	beq.n	800901a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8009010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009012:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009016:	d012      	beq.n	800903e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 8009018:	e05b      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800901a:	4b66      	ldr	r3, [pc, #408]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009022:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009026:	d107      	bne.n	8009038 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009028:	f107 0318 	add.w	r3, r7, #24
 800902c:	4618      	mov	r0, r3
 800902e:	f000 f991 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009036:	e16a      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8009038:	2300      	movs	r3, #0
 800903a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800903c:	e167      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800903e:	4b5d      	ldr	r3, [pc, #372]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009046:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800904a:	d107      	bne.n	800905c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800904c:	f107 030c 	add.w	r3, r7, #12
 8009050:	4618      	mov	r0, r3
 8009052:	f000 fad3 	bl	80095fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800905a:	e158      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800905c:	2300      	movs	r3, #0
 800905e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009060:	e155      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009062:	4b54      	ldr	r3, [pc, #336]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009066:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800906a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800906c:	4b51      	ldr	r3, [pc, #324]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f003 0304 	and.w	r3, r3, #4
 8009074:	2b04      	cmp	r3, #4
 8009076:	d10c      	bne.n	8009092 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 8009078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800907a:	2b00      	cmp	r3, #0
 800907c:	d109      	bne.n	8009092 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800907e:	4b4d      	ldr	r3, [pc, #308]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	08db      	lsrs	r3, r3, #3
 8009084:	f003 0303 	and.w	r3, r3, #3
 8009088:	4a4b      	ldr	r2, [pc, #300]	; (80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800908a:	fa22 f303 	lsr.w	r3, r2, r3
 800908e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009090:	e01e      	b.n	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009092:	4b48      	ldr	r3, [pc, #288]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800909a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800909e:	d106      	bne.n	80090ae <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 80090a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80090a6:	d102      	bne.n	80090ae <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80090a8:	4b44      	ldr	r3, [pc, #272]	; (80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80090aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090ac:	e010      	b.n	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80090ae:	4b41      	ldr	r3, [pc, #260]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80090ba:	d106      	bne.n	80090ca <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 80090bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80090c2:	d102      	bne.n	80090ca <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80090c4:	4b3e      	ldr	r3, [pc, #248]	; (80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80090c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090c8:	e002      	b.n	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80090ca:	2300      	movs	r3, #0
 80090cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80090ce:	e11e      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80090d0:	e11d      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 80090d2:	2300      	movs	r3, #0
 80090d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80090d6:	e11a      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090de:	d133      	bne.n	8009148 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80090e0:	4b34      	ldr	r3, [pc, #208]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80090e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80090e8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80090ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d004      	beq.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 80090f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090f6:	d012      	beq.n	800911e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 80090f8:	e023      	b.n	8009142 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80090fa:	4b2e      	ldr	r3, [pc, #184]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009102:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009106:	d107      	bne.n	8009118 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009108:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800910c:	4618      	mov	r0, r3
 800910e:	f000 fbc9 	bl	80098a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009114:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009116:	e0fa      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009118:	2300      	movs	r3, #0
 800911a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800911c:	e0f7      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800911e:	4b25      	ldr	r3, [pc, #148]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009126:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800912a:	d107      	bne.n	800913c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800912c:	f107 0318 	add.w	r3, r7, #24
 8009130:	4618      	mov	r0, r3
 8009132:	f000 f90f 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009136:	6a3b      	ldr	r3, [r7, #32]
 8009138:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800913a:	e0e8      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800913c:	2300      	movs	r3, #0
 800913e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009140:	e0e5      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8009142:	2300      	movs	r3, #0
 8009144:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009146:	e0e2      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800914e:	f040 808f 	bne.w	8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8009152:	4b18      	ldr	r3, [pc, #96]	; (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8009154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009156:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800915a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800915c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800915e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009162:	d075      	beq.n	8009250 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 8009164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009166:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800916a:	d87e      	bhi.n	800926a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800916c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800916e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009172:	d060      	beq.n	8009236 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8009174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800917a:	d876      	bhi.n	800926a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800917c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800917e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009182:	d045      	beq.n	8009210 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8009184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009186:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800918a:	d86e      	bhi.n	800926a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800918c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800918e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009192:	d02b      	beq.n	80091ec <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 8009194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009196:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800919a:	d866      	bhi.n	800926a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800919c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d004      	beq.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 80091a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80091a8:	d00e      	beq.n	80091c8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80091aa:	e05e      	b.n	800926a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80091ac:	f000 f8bc 	bl	8009328 <HAL_RCCEx_GetD3PCLK1Freq>
 80091b0:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80091b2:	e0ac      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80091b4:	58024400 	.word	0x58024400
 80091b8:	03d09000 	.word	0x03d09000
 80091bc:	003d0900 	.word	0x003d0900
 80091c0:	00f42400 	.word	0x00f42400
 80091c4:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80091c8:	4b53      	ldr	r3, [pc, #332]	; (8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80091d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80091d4:	d107      	bne.n	80091e6 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091d6:	f107 0318 	add.w	r3, r7, #24
 80091da:	4618      	mov	r0, r3
 80091dc:	f000 f8ba 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80091e0:	69fb      	ldr	r3, [r7, #28]
 80091e2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80091e4:	e093      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80091e6:	2300      	movs	r3, #0
 80091e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80091ea:	e090      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80091ec:	4b4a      	ldr	r3, [pc, #296]	; (8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80091f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80091f8:	d107      	bne.n	800920a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091fa:	f107 030c 	add.w	r3, r7, #12
 80091fe:	4618      	mov	r0, r3
 8009200:	f000 f9fc 	bl	80095fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009208:	e081      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800920a:	2300      	movs	r3, #0
 800920c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800920e:	e07e      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009210:	4b41      	ldr	r3, [pc, #260]	; (8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f003 0304 	and.w	r3, r3, #4
 8009218:	2b04      	cmp	r3, #4
 800921a:	d109      	bne.n	8009230 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800921c:	4b3e      	ldr	r3, [pc, #248]	; (8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	08db      	lsrs	r3, r3, #3
 8009222:	f003 0303 	and.w	r3, r3, #3
 8009226:	4a3d      	ldr	r2, [pc, #244]	; (800931c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8009228:	fa22 f303 	lsr.w	r3, r2, r3
 800922c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800922e:	e06e      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009230:	2300      	movs	r3, #0
 8009232:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009234:	e06b      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009236:	4b38      	ldr	r3, [pc, #224]	; (8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800923e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009242:	d102      	bne.n	800924a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 8009244:	4b36      	ldr	r3, [pc, #216]	; (8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8009246:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009248:	e061      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800924a:	2300      	movs	r3, #0
 800924c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800924e:	e05e      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009250:	4b31      	ldr	r3, [pc, #196]	; (8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009258:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800925c:	d102      	bne.n	8009264 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 800925e:	4b31      	ldr	r3, [pc, #196]	; (8009324 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8009260:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009262:	e054      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009264:	2300      	movs	r3, #0
 8009266:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009268:	e051      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800926a:	2300      	movs	r3, #0
 800926c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800926e:	e04e      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009276:	d148      	bne.n	800930a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8009278:	4b27      	ldr	r3, [pc, #156]	; (8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800927a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800927c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009280:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8009282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009284:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009288:	d02a      	beq.n	80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800928a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800928c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009290:	d838      	bhi.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8009292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009294:	2b00      	cmp	r3, #0
 8009296:	d004      	beq.n	80092a2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8009298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800929a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800929e:	d00d      	beq.n	80092bc <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 80092a0:	e030      	b.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80092a2:	4b1d      	ldr	r3, [pc, #116]	; (8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80092ae:	d102      	bne.n	80092b6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 80092b0:	4b1c      	ldr	r3, [pc, #112]	; (8009324 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80092b2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80092b4:	e02b      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80092b6:	2300      	movs	r3, #0
 80092b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80092ba:	e028      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80092bc:	4b16      	ldr	r3, [pc, #88]	; (8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80092c8:	d107      	bne.n	80092da <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80092ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80092ce:	4618      	mov	r0, r3
 80092d0:	f000 fae8 	bl	80098a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80092d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092d6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80092d8:	e019      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80092da:	2300      	movs	r3, #0
 80092dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80092de:	e016      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80092e0:	4b0d      	ldr	r3, [pc, #52]	; (8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80092e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80092ec:	d107      	bne.n	80092fe <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092ee:	f107 0318 	add.w	r3, r7, #24
 80092f2:	4618      	mov	r0, r3
 80092f4:	f000 f82e 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80092f8:	69fb      	ldr	r3, [r7, #28]
 80092fa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80092fc:	e007      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80092fe:	2300      	movs	r3, #0
 8009300:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009302:	e004      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8009304:	2300      	movs	r3, #0
 8009306:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8009308:	e001      	b.n	800930e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 800930a:	2300      	movs	r3, #0
 800930c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800930e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009310:	4618      	mov	r0, r3
 8009312:	3740      	adds	r7, #64	; 0x40
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}
 8009318:	58024400 	.word	0x58024400
 800931c:	03d09000 	.word	0x03d09000
 8009320:	003d0900 	.word	0x003d0900
 8009324:	00f42400 	.word	0x00f42400

08009328 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800932c:	f7fe fb4c 	bl	80079c8 <HAL_RCC_GetHCLKFreq>
 8009330:	4602      	mov	r2, r0
 8009332:	4b06      	ldr	r3, [pc, #24]	; (800934c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009334:	6a1b      	ldr	r3, [r3, #32]
 8009336:	091b      	lsrs	r3, r3, #4
 8009338:	f003 0307 	and.w	r3, r3, #7
 800933c:	4904      	ldr	r1, [pc, #16]	; (8009350 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800933e:	5ccb      	ldrb	r3, [r1, r3]
 8009340:	f003 031f 	and.w	r3, r3, #31
 8009344:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009348:	4618      	mov	r0, r3
 800934a:	bd80      	pop	{r7, pc}
 800934c:	58024400 	.word	0x58024400
 8009350:	08015868 	.word	0x08015868

08009354 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8009354:	b480      	push	{r7}
 8009356:	b089      	sub	sp, #36	; 0x24
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800935c:	4ba1      	ldr	r3, [pc, #644]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800935e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009360:	f003 0303 	and.w	r3, r3, #3
 8009364:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009366:	4b9f      	ldr	r3, [pc, #636]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800936a:	0b1b      	lsrs	r3, r3, #12
 800936c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009370:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009372:	4b9c      	ldr	r3, [pc, #624]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009376:	091b      	lsrs	r3, r3, #4
 8009378:	f003 0301 	and.w	r3, r3, #1
 800937c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800937e:	4b99      	ldr	r3, [pc, #612]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009382:	08db      	lsrs	r3, r3, #3
 8009384:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009388:	693a      	ldr	r2, [r7, #16]
 800938a:	fb02 f303 	mul.w	r3, r2, r3
 800938e:	ee07 3a90 	vmov	s15, r3
 8009392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009396:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	2b00      	cmp	r3, #0
 800939e:	f000 8111 	beq.w	80095c4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80093a2:	69bb      	ldr	r3, [r7, #24]
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	f000 8083 	beq.w	80094b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80093aa:	69bb      	ldr	r3, [r7, #24]
 80093ac:	2b02      	cmp	r3, #2
 80093ae:	f200 80a1 	bhi.w	80094f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80093b2:	69bb      	ldr	r3, [r7, #24]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d003      	beq.n	80093c0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d056      	beq.n	800946c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80093be:	e099      	b.n	80094f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093c0:	4b88      	ldr	r3, [pc, #544]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f003 0320 	and.w	r3, r3, #32
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d02d      	beq.n	8009428 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80093cc:	4b85      	ldr	r3, [pc, #532]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	08db      	lsrs	r3, r3, #3
 80093d2:	f003 0303 	and.w	r3, r3, #3
 80093d6:	4a84      	ldr	r2, [pc, #528]	; (80095e8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80093d8:	fa22 f303 	lsr.w	r3, r2, r3
 80093dc:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	ee07 3a90 	vmov	s15, r3
 80093e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	ee07 3a90 	vmov	s15, r3
 80093ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093f6:	4b7b      	ldr	r3, [pc, #492]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093fe:	ee07 3a90 	vmov	s15, r3
 8009402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009406:	ed97 6a03 	vldr	s12, [r7, #12]
 800940a:	eddf 5a78 	vldr	s11, [pc, #480]	; 80095ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800940e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009416:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800941a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800941e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009422:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009426:	e087      	b.n	8009538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	ee07 3a90 	vmov	s15, r3
 800942e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009432:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80095f0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800943a:	4b6a      	ldr	r3, [pc, #424]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800943c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800943e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009442:	ee07 3a90 	vmov	s15, r3
 8009446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800944a:	ed97 6a03 	vldr	s12, [r7, #12]
 800944e:	eddf 5a67 	vldr	s11, [pc, #412]	; 80095ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800945a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800945e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009466:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800946a:	e065      	b.n	8009538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	ee07 3a90 	vmov	s15, r3
 8009472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009476:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80095f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800947a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800947e:	4b59      	ldr	r3, [pc, #356]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009486:	ee07 3a90 	vmov	s15, r3
 800948a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800948e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009492:	eddf 5a56 	vldr	s11, [pc, #344]	; 80095ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009496:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800949a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800949e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80094a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094aa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80094ae:	e043      	b.n	8009538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	ee07 3a90 	vmov	s15, r3
 80094b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094ba:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80095f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80094be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094c2:	4b48      	ldr	r3, [pc, #288]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80094c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094ca:	ee07 3a90 	vmov	s15, r3
 80094ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80094d6:	eddf 5a45 	vldr	s11, [pc, #276]	; 80095ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80094da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80094e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80094f2:	e021      	b.n	8009538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80094f4:	697b      	ldr	r3, [r7, #20]
 80094f6:	ee07 3a90 	vmov	s15, r3
 80094fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094fe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80095f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009506:	4b37      	ldr	r3, [pc, #220]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800950a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800950e:	ee07 3a90 	vmov	s15, r3
 8009512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009516:	ed97 6a03 	vldr	s12, [r7, #12]
 800951a:	eddf 5a34 	vldr	s11, [pc, #208]	; 80095ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800951e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009526:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800952a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800952e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009532:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009536:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009538:	4b2a      	ldr	r3, [pc, #168]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800953a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800953c:	0a5b      	lsrs	r3, r3, #9
 800953e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009542:	ee07 3a90 	vmov	s15, r3
 8009546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800954a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800954e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009552:	edd7 6a07 	vldr	s13, [r7, #28]
 8009556:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800955a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800955e:	ee17 2a90 	vmov	r2, s15
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009566:	4b1f      	ldr	r3, [pc, #124]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800956a:	0c1b      	lsrs	r3, r3, #16
 800956c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009570:	ee07 3a90 	vmov	s15, r3
 8009574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009578:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800957c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009580:	edd7 6a07 	vldr	s13, [r7, #28]
 8009584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800958c:	ee17 2a90 	vmov	r2, s15
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009594:	4b13      	ldr	r3, [pc, #76]	; (80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009598:	0e1b      	lsrs	r3, r3, #24
 800959a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800959e:	ee07 3a90 	vmov	s15, r3
 80095a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80095aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80095b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095ba:	ee17 2a90 	vmov	r2, s15
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80095c2:	e008      	b.n	80095d6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2200      	movs	r2, #0
 80095c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2200      	movs	r2, #0
 80095ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2200      	movs	r2, #0
 80095d4:	609a      	str	r2, [r3, #8]
}
 80095d6:	bf00      	nop
 80095d8:	3724      	adds	r7, #36	; 0x24
 80095da:	46bd      	mov	sp, r7
 80095dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e0:	4770      	bx	lr
 80095e2:	bf00      	nop
 80095e4:	58024400 	.word	0x58024400
 80095e8:	03d09000 	.word	0x03d09000
 80095ec:	46000000 	.word	0x46000000
 80095f0:	4c742400 	.word	0x4c742400
 80095f4:	4a742400 	.word	0x4a742400
 80095f8:	4b742400 	.word	0x4b742400

080095fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80095fc:	b480      	push	{r7}
 80095fe:	b089      	sub	sp, #36	; 0x24
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009604:	4ba1      	ldr	r3, [pc, #644]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009608:	f003 0303 	and.w	r3, r3, #3
 800960c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800960e:	4b9f      	ldr	r3, [pc, #636]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009612:	0d1b      	lsrs	r3, r3, #20
 8009614:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009618:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800961a:	4b9c      	ldr	r3, [pc, #624]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800961c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800961e:	0a1b      	lsrs	r3, r3, #8
 8009620:	f003 0301 	and.w	r3, r3, #1
 8009624:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009626:	4b99      	ldr	r3, [pc, #612]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800962a:	08db      	lsrs	r3, r3, #3
 800962c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009630:	693a      	ldr	r2, [r7, #16]
 8009632:	fb02 f303 	mul.w	r3, r2, r3
 8009636:	ee07 3a90 	vmov	s15, r3
 800963a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800963e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	2b00      	cmp	r3, #0
 8009646:	f000 8111 	beq.w	800986c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	2b02      	cmp	r3, #2
 800964e:	f000 8083 	beq.w	8009758 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009652:	69bb      	ldr	r3, [r7, #24]
 8009654:	2b02      	cmp	r3, #2
 8009656:	f200 80a1 	bhi.w	800979c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d003      	beq.n	8009668 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009660:	69bb      	ldr	r3, [r7, #24]
 8009662:	2b01      	cmp	r3, #1
 8009664:	d056      	beq.n	8009714 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009666:	e099      	b.n	800979c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009668:	4b88      	ldr	r3, [pc, #544]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f003 0320 	and.w	r3, r3, #32
 8009670:	2b00      	cmp	r3, #0
 8009672:	d02d      	beq.n	80096d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009674:	4b85      	ldr	r3, [pc, #532]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	08db      	lsrs	r3, r3, #3
 800967a:	f003 0303 	and.w	r3, r3, #3
 800967e:	4a84      	ldr	r2, [pc, #528]	; (8009890 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009680:	fa22 f303 	lsr.w	r3, r2, r3
 8009684:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	ee07 3a90 	vmov	s15, r3
 800968c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	ee07 3a90 	vmov	s15, r3
 8009696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800969a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800969e:	4b7b      	ldr	r3, [pc, #492]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096a6:	ee07 3a90 	vmov	s15, r3
 80096aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80096b2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80096b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80096c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096ca:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80096ce:	e087      	b.n	80097e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	ee07 3a90 	vmov	s15, r3
 80096d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096da:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009898 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80096de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096e2:	4b6a      	ldr	r3, [pc, #424]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096ea:	ee07 3a90 	vmov	s15, r3
 80096ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80096f6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80096fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009702:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800970a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800970e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009712:	e065      	b.n	80097e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	ee07 3a90 	vmov	s15, r3
 800971a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800971e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800989c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009722:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009726:	4b59      	ldr	r3, [pc, #356]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800972a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800972e:	ee07 3a90 	vmov	s15, r3
 8009732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009736:	ed97 6a03 	vldr	s12, [r7, #12]
 800973a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800973e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009742:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009746:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800974a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800974e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009752:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009756:	e043      	b.n	80097e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	ee07 3a90 	vmov	s15, r3
 800975e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009762:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80098a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009766:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800976a:	4b48      	ldr	r3, [pc, #288]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800976c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800976e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009772:	ee07 3a90 	vmov	s15, r3
 8009776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800977a:	ed97 6a03 	vldr	s12, [r7, #12]
 800977e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009782:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009786:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800978a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800978e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009796:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800979a:	e021      	b.n	80097e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	ee07 3a90 	vmov	s15, r3
 80097a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097a6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800989c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80097aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80097ae:	4b37      	ldr	r3, [pc, #220]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097b6:	ee07 3a90 	vmov	s15, r3
 80097ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097be:	ed97 6a03 	vldr	s12, [r7, #12]
 80097c2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80097c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80097d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80097de:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80097e0:	4b2a      	ldr	r3, [pc, #168]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097e4:	0a5b      	lsrs	r3, r3, #9
 80097e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80097ea:	ee07 3a90 	vmov	s15, r3
 80097ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097f2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80097f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80097fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80097fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009802:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009806:	ee17 2a90 	vmov	r2, s15
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800980e:	4b1f      	ldr	r3, [pc, #124]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009812:	0c1b      	lsrs	r3, r3, #16
 8009814:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009818:	ee07 3a90 	vmov	s15, r3
 800981c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009820:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009824:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009828:	edd7 6a07 	vldr	s13, [r7, #28]
 800982c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009830:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009834:	ee17 2a90 	vmov	r2, s15
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800983c:	4b13      	ldr	r3, [pc, #76]	; (800988c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800983e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009840:	0e1b      	lsrs	r3, r3, #24
 8009842:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009846:	ee07 3a90 	vmov	s15, r3
 800984a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800984e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009852:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009856:	edd7 6a07 	vldr	s13, [r7, #28]
 800985a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800985e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009862:	ee17 2a90 	vmov	r2, s15
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800986a:	e008      	b.n	800987e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	609a      	str	r2, [r3, #8]
}
 800987e:	bf00      	nop
 8009880:	3724      	adds	r7, #36	; 0x24
 8009882:	46bd      	mov	sp, r7
 8009884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009888:	4770      	bx	lr
 800988a:	bf00      	nop
 800988c:	58024400 	.word	0x58024400
 8009890:	03d09000 	.word	0x03d09000
 8009894:	46000000 	.word	0x46000000
 8009898:	4c742400 	.word	0x4c742400
 800989c:	4a742400 	.word	0x4a742400
 80098a0:	4b742400 	.word	0x4b742400

080098a4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 80098a4:	b480      	push	{r7}
 80098a6:	b089      	sub	sp, #36	; 0x24
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80098ac:	4ba0      	ldr	r3, [pc, #640]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80098ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098b0:	f003 0303 	and.w	r3, r3, #3
 80098b4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80098b6:	4b9e      	ldr	r3, [pc, #632]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80098b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098ba:	091b      	lsrs	r3, r3, #4
 80098bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80098c0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80098c2:	4b9b      	ldr	r3, [pc, #620]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80098c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c6:	f003 0301 	and.w	r3, r3, #1
 80098ca:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80098cc:	4b98      	ldr	r3, [pc, #608]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80098ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098d0:	08db      	lsrs	r3, r3, #3
 80098d2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80098d6:	693a      	ldr	r2, [r7, #16]
 80098d8:	fb02 f303 	mul.w	r3, r2, r3
 80098dc:	ee07 3a90 	vmov	s15, r3
 80098e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098e4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	f000 8111 	beq.w	8009b12 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80098f0:	69bb      	ldr	r3, [r7, #24]
 80098f2:	2b02      	cmp	r3, #2
 80098f4:	f000 8083 	beq.w	80099fe <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80098f8:	69bb      	ldr	r3, [r7, #24]
 80098fa:	2b02      	cmp	r3, #2
 80098fc:	f200 80a1 	bhi.w	8009a42 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009900:	69bb      	ldr	r3, [r7, #24]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d003      	beq.n	800990e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009906:	69bb      	ldr	r3, [r7, #24]
 8009908:	2b01      	cmp	r3, #1
 800990a:	d056      	beq.n	80099ba <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800990c:	e099      	b.n	8009a42 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800990e:	4b88      	ldr	r3, [pc, #544]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f003 0320 	and.w	r3, r3, #32
 8009916:	2b00      	cmp	r3, #0
 8009918:	d02d      	beq.n	8009976 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800991a:	4b85      	ldr	r3, [pc, #532]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	08db      	lsrs	r3, r3, #3
 8009920:	f003 0303 	and.w	r3, r3, #3
 8009924:	4a83      	ldr	r2, [pc, #524]	; (8009b34 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009926:	fa22 f303 	lsr.w	r3, r2, r3
 800992a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	ee07 3a90 	vmov	s15, r3
 8009932:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	ee07 3a90 	vmov	s15, r3
 800993c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009940:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009944:	4b7a      	ldr	r3, [pc, #488]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009948:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800994c:	ee07 3a90 	vmov	s15, r3
 8009950:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009954:	ed97 6a03 	vldr	s12, [r7, #12]
 8009958:	eddf 5a77 	vldr	s11, [pc, #476]	; 8009b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800995c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009960:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009964:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009968:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800996c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009970:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009974:	e087      	b.n	8009a86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	ee07 3a90 	vmov	s15, r3
 800997c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009980:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8009b3c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009984:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009988:	4b69      	ldr	r3, [pc, #420]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800998a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800998c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009990:	ee07 3a90 	vmov	s15, r3
 8009994:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009998:	ed97 6a03 	vldr	s12, [r7, #12]
 800999c:	eddf 5a66 	vldr	s11, [pc, #408]	; 8009b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80099a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099a8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80099ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099b4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80099b8:	e065      	b.n	8009a86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	ee07 3a90 	vmov	s15, r3
 80099c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099c4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8009b40 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80099c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80099cc:	4b58      	ldr	r3, [pc, #352]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80099ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099d4:	ee07 3a90 	vmov	s15, r3
 80099d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099dc:	ed97 6a03 	vldr	s12, [r7, #12]
 80099e0:	eddf 5a55 	vldr	s11, [pc, #340]	; 8009b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80099e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099ec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80099f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099f8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80099fc:	e043      	b.n	8009a86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	ee07 3a90 	vmov	s15, r3
 8009a04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a08:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8009b44 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009a0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a10:	4b47      	ldr	r3, [pc, #284]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a18:	ee07 3a90 	vmov	s15, r3
 8009a1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a20:	ed97 6a03 	vldr	s12, [r7, #12]
 8009a24:	eddf 5a44 	vldr	s11, [pc, #272]	; 8009b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009a28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a30:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009a34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a3c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009a40:	e021      	b.n	8009a86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	ee07 3a90 	vmov	s15, r3
 8009a48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a4c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8009b3c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009a50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a54:	4b36      	ldr	r3, [pc, #216]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a5c:	ee07 3a90 	vmov	s15, r3
 8009a60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a64:	ed97 6a03 	vldr	s12, [r7, #12]
 8009a68:	eddf 5a33 	vldr	s11, [pc, #204]	; 8009b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009a6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009a78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a80:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009a84:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009a86:	4b2a      	ldr	r3, [pc, #168]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a8a:	0a5b      	lsrs	r3, r3, #9
 8009a8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a90:	ee07 3a90 	vmov	s15, r3
 8009a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a98:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009a9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009aa0:	edd7 6a07 	vldr	s13, [r7, #28]
 8009aa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009aa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009aac:	ee17 2a90 	vmov	r2, s15
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8009ab4:	4b1e      	ldr	r3, [pc, #120]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ab8:	0c1b      	lsrs	r3, r3, #16
 8009aba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009abe:	ee07 3a90 	vmov	s15, r3
 8009ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ac6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009aca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ace:	edd7 6a07 	vldr	s13, [r7, #28]
 8009ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ad6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ada:	ee17 2a90 	vmov	r2, s15
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009ae2:	4b13      	ldr	r3, [pc, #76]	; (8009b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ae6:	0e1b      	lsrs	r3, r3, #24
 8009ae8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009aec:	ee07 3a90 	vmov	s15, r3
 8009af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009af4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009af8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009afc:	edd7 6a07 	vldr	s13, [r7, #28]
 8009b00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009b08:	ee17 2a90 	vmov	r2, s15
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009b10:	e008      	b.n	8009b24 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2200      	movs	r2, #0
 8009b16:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2200      	movs	r2, #0
 8009b22:	609a      	str	r2, [r3, #8]
}
 8009b24:	bf00      	nop
 8009b26:	3724      	adds	r7, #36	; 0x24
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2e:	4770      	bx	lr
 8009b30:	58024400 	.word	0x58024400
 8009b34:	03d09000 	.word	0x03d09000
 8009b38:	46000000 	.word	0x46000000
 8009b3c:	4c742400 	.word	0x4c742400
 8009b40:	4a742400 	.word	0x4a742400
 8009b44:	4b742400 	.word	0x4b742400

08009b48 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b084      	sub	sp, #16
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009b52:	2300      	movs	r3, #0
 8009b54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009b56:	4b53      	ldr	r3, [pc, #332]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b5a:	f003 0303 	and.w	r3, r3, #3
 8009b5e:	2b03      	cmp	r3, #3
 8009b60:	d101      	bne.n	8009b66 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009b62:	2301      	movs	r3, #1
 8009b64:	e099      	b.n	8009c9a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009b66:	4b4f      	ldr	r3, [pc, #316]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a4e      	ldr	r2, [pc, #312]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009b6c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009b70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b72:	f7f8 f805 	bl	8001b80 <HAL_GetTick>
 8009b76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009b78:	e008      	b.n	8009b8c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009b7a:	f7f8 f801 	bl	8001b80 <HAL_GetTick>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	1ad3      	subs	r3, r2, r3
 8009b84:	2b02      	cmp	r3, #2
 8009b86:	d901      	bls.n	8009b8c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009b88:	2303      	movs	r3, #3
 8009b8a:	e086      	b.n	8009c9a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009b8c:	4b45      	ldr	r3, [pc, #276]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d1f0      	bne.n	8009b7a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009b98:	4b42      	ldr	r3, [pc, #264]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b9c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	031b      	lsls	r3, r3, #12
 8009ba6:	493f      	ldr	r1, [pc, #252]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	628b      	str	r3, [r1, #40]	; 0x28
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	3b01      	subs	r3, #1
 8009bb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	3b01      	subs	r3, #1
 8009bbc:	025b      	lsls	r3, r3, #9
 8009bbe:	b29b      	uxth	r3, r3
 8009bc0:	431a      	orrs	r2, r3
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	68db      	ldr	r3, [r3, #12]
 8009bc6:	3b01      	subs	r3, #1
 8009bc8:	041b      	lsls	r3, r3, #16
 8009bca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009bce:	431a      	orrs	r2, r3
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	691b      	ldr	r3, [r3, #16]
 8009bd4:	3b01      	subs	r3, #1
 8009bd6:	061b      	lsls	r3, r3, #24
 8009bd8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009bdc:	4931      	ldr	r1, [pc, #196]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009bde:	4313      	orrs	r3, r2
 8009be0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009be2:	4b30      	ldr	r3, [pc, #192]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009be6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	695b      	ldr	r3, [r3, #20]
 8009bee:	492d      	ldr	r1, [pc, #180]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009bf0:	4313      	orrs	r3, r2
 8009bf2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009bf4:	4b2b      	ldr	r3, [pc, #172]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bf8:	f023 0220 	bic.w	r2, r3, #32
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	699b      	ldr	r3, [r3, #24]
 8009c00:	4928      	ldr	r1, [pc, #160]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c02:	4313      	orrs	r3, r2
 8009c04:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009c06:	4b27      	ldr	r3, [pc, #156]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c0a:	4a26      	ldr	r2, [pc, #152]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c0c:	f023 0310 	bic.w	r3, r3, #16
 8009c10:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009c12:	4b24      	ldr	r3, [pc, #144]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009c16:	4b24      	ldr	r3, [pc, #144]	; (8009ca8 <RCCEx_PLL2_Config+0x160>)
 8009c18:	4013      	ands	r3, r2
 8009c1a:	687a      	ldr	r2, [r7, #4]
 8009c1c:	69d2      	ldr	r2, [r2, #28]
 8009c1e:	00d2      	lsls	r2, r2, #3
 8009c20:	4920      	ldr	r1, [pc, #128]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c22:	4313      	orrs	r3, r2
 8009c24:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009c26:	4b1f      	ldr	r3, [pc, #124]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c2a:	4a1e      	ldr	r2, [pc, #120]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c2c:	f043 0310 	orr.w	r3, r3, #16
 8009c30:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d106      	bne.n	8009c46 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009c38:	4b1a      	ldr	r3, [pc, #104]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c3c:	4a19      	ldr	r2, [pc, #100]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009c42:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009c44:	e00f      	b.n	8009c66 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	2b01      	cmp	r3, #1
 8009c4a:	d106      	bne.n	8009c5a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009c4c:	4b15      	ldr	r3, [pc, #84]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c50:	4a14      	ldr	r2, [pc, #80]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c56:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009c58:	e005      	b.n	8009c66 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009c5a:	4b12      	ldr	r3, [pc, #72]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c5e:	4a11      	ldr	r2, [pc, #68]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009c64:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009c66:	4b0f      	ldr	r3, [pc, #60]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a0e      	ldr	r2, [pc, #56]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c6c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009c70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c72:	f7f7 ff85 	bl	8001b80 <HAL_GetTick>
 8009c76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009c78:	e008      	b.n	8009c8c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009c7a:	f7f7 ff81 	bl	8001b80 <HAL_GetTick>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	1ad3      	subs	r3, r2, r3
 8009c84:	2b02      	cmp	r3, #2
 8009c86:	d901      	bls.n	8009c8c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009c88:	2303      	movs	r3, #3
 8009c8a:	e006      	b.n	8009c9a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009c8c:	4b05      	ldr	r3, [pc, #20]	; (8009ca4 <RCCEx_PLL2_Config+0x15c>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d0f0      	beq.n	8009c7a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3710      	adds	r7, #16
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
 8009ca2:	bf00      	nop
 8009ca4:	58024400 	.word	0x58024400
 8009ca8:	ffff0007 	.word	0xffff0007

08009cac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009cba:	4b53      	ldr	r3, [pc, #332]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cbe:	f003 0303 	and.w	r3, r3, #3
 8009cc2:	2b03      	cmp	r3, #3
 8009cc4:	d101      	bne.n	8009cca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e099      	b.n	8009dfe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009cca:	4b4f      	ldr	r3, [pc, #316]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	4a4e      	ldr	r2, [pc, #312]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009cd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009cd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009cd6:	f7f7 ff53 	bl	8001b80 <HAL_GetTick>
 8009cda:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009cdc:	e008      	b.n	8009cf0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009cde:	f7f7 ff4f 	bl	8001b80 <HAL_GetTick>
 8009ce2:	4602      	mov	r2, r0
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	1ad3      	subs	r3, r2, r3
 8009ce8:	2b02      	cmp	r3, #2
 8009cea:	d901      	bls.n	8009cf0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009cec:	2303      	movs	r3, #3
 8009cee:	e086      	b.n	8009dfe <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009cf0:	4b45      	ldr	r3, [pc, #276]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1f0      	bne.n	8009cde <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009cfc:	4b42      	ldr	r3, [pc, #264]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d00:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	051b      	lsls	r3, r3, #20
 8009d0a:	493f      	ldr	r1, [pc, #252]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	628b      	str	r3, [r1, #40]	; 0x28
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	3b01      	subs	r3, #1
 8009d16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	689b      	ldr	r3, [r3, #8]
 8009d1e:	3b01      	subs	r3, #1
 8009d20:	025b      	lsls	r3, r3, #9
 8009d22:	b29b      	uxth	r3, r3
 8009d24:	431a      	orrs	r2, r3
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	68db      	ldr	r3, [r3, #12]
 8009d2a:	3b01      	subs	r3, #1
 8009d2c:	041b      	lsls	r3, r3, #16
 8009d2e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009d32:	431a      	orrs	r2, r3
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	691b      	ldr	r3, [r3, #16]
 8009d38:	3b01      	subs	r3, #1
 8009d3a:	061b      	lsls	r3, r3, #24
 8009d3c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009d40:	4931      	ldr	r1, [pc, #196]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d42:	4313      	orrs	r3, r2
 8009d44:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009d46:	4b30      	ldr	r3, [pc, #192]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d4a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	695b      	ldr	r3, [r3, #20]
 8009d52:	492d      	ldr	r1, [pc, #180]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d54:	4313      	orrs	r3, r2
 8009d56:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009d58:	4b2b      	ldr	r3, [pc, #172]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d5c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	699b      	ldr	r3, [r3, #24]
 8009d64:	4928      	ldr	r1, [pc, #160]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d66:	4313      	orrs	r3, r2
 8009d68:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009d6a:	4b27      	ldr	r3, [pc, #156]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d6e:	4a26      	ldr	r2, [pc, #152]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d74:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009d76:	4b24      	ldr	r3, [pc, #144]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d7a:	4b24      	ldr	r3, [pc, #144]	; (8009e0c <RCCEx_PLL3_Config+0x160>)
 8009d7c:	4013      	ands	r3, r2
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	69d2      	ldr	r2, [r2, #28]
 8009d82:	00d2      	lsls	r2, r2, #3
 8009d84:	4920      	ldr	r1, [pc, #128]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d86:	4313      	orrs	r3, r2
 8009d88:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009d8a:	4b1f      	ldr	r3, [pc, #124]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d8e:	4a1e      	ldr	r2, [pc, #120]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d94:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d106      	bne.n	8009daa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009d9c:	4b1a      	ldr	r3, [pc, #104]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009da0:	4a19      	ldr	r2, [pc, #100]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009da2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009da6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009da8:	e00f      	b.n	8009dca <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d106      	bne.n	8009dbe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009db0:	4b15      	ldr	r3, [pc, #84]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009db4:	4a14      	ldr	r2, [pc, #80]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009db6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009dba:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009dbc:	e005      	b.n	8009dca <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009dbe:	4b12      	ldr	r3, [pc, #72]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dc2:	4a11      	ldr	r2, [pc, #68]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009dc4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009dc8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009dca:	4b0f      	ldr	r3, [pc, #60]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4a0e      	ldr	r2, [pc, #56]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009dd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009dd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009dd6:	f7f7 fed3 	bl	8001b80 <HAL_GetTick>
 8009dda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009ddc:	e008      	b.n	8009df0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009dde:	f7f7 fecf 	bl	8001b80 <HAL_GetTick>
 8009de2:	4602      	mov	r2, r0
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	1ad3      	subs	r3, r2, r3
 8009de8:	2b02      	cmp	r3, #2
 8009dea:	d901      	bls.n	8009df0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009dec:	2303      	movs	r3, #3
 8009dee:	e006      	b.n	8009dfe <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009df0:	4b05      	ldr	r3, [pc, #20]	; (8009e08 <RCCEx_PLL3_Config+0x15c>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d0f0      	beq.n	8009dde <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	3710      	adds	r7, #16
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}
 8009e06:	bf00      	nop
 8009e08:	58024400 	.word	0x58024400
 8009e0c:	ffff0007 	.word	0xffff0007

08009e10 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b08a      	sub	sp, #40	; 0x28
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d101      	bne.n	8009e22 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	e075      	b.n	8009f0e <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d105      	bne.n	8009e3a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f7f7 f875 	bl	8000f24 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2203      	movs	r2, #3
 8009e3e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 f868 	bl	8009f18 <HAL_SD_InitCard>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d001      	beq.n	8009e52 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e05d      	b.n	8009f0e <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8009e52:	f107 0308 	add.w	r3, r7, #8
 8009e56:	4619      	mov	r1, r3
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 fda5 	bl	800a9a8 <HAL_SD_GetCardStatus>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d001      	beq.n	8009e68 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8009e64:	2301      	movs	r3, #1
 8009e66:	e052      	b.n	8009f0e <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8009e68:	7e3b      	ldrb	r3, [r7, #24]
 8009e6a:	b2db      	uxtb	r3, r3
 8009e6c:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8009e6e:	7e7b      	ldrb	r3, [r7, #25]
 8009e70:	b2db      	uxtb	r3, r3
 8009e72:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d10a      	bne.n	8009e92 <HAL_SD_Init+0x82>
 8009e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d102      	bne.n	8009e88 <HAL_SD_Init+0x78>
 8009e82:	6a3b      	ldr	r3, [r7, #32]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d004      	beq.n	8009e92 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e8e:	659a      	str	r2, [r3, #88]	; 0x58
 8009e90:	e00b      	b.n	8009eaa <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	d104      	bne.n	8009ea4 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009ea0:	659a      	str	r2, [r3, #88]	; 0x58
 8009ea2:	e002      	b.n	8009eaa <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	4619      	mov	r1, r3
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f000 fe5b 	bl	800ab6c <HAL_SD_ConfigWideBusOperation>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d001      	beq.n	8009ec0 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	e026      	b.n	8009f0e <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8009ec0:	f7f7 fe5e 	bl	8001b80 <HAL_GetTick>
 8009ec4:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8009ec6:	e011      	b.n	8009eec <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009ec8:	f7f7 fe5a 	bl	8001b80 <HAL_GetTick>
 8009ecc:	4602      	mov	r2, r0
 8009ece:	69fb      	ldr	r3, [r7, #28]
 8009ed0:	1ad3      	subs	r3, r2, r3
 8009ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ed6:	d109      	bne.n	8009eec <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009ede:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 8009ee8:	2303      	movs	r3, #3
 8009eea:	e010      	b.n	8009f0e <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f000 ff4d 	bl	800ad8c <HAL_SD_GetCardState>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b04      	cmp	r3, #4
 8009ef6:	d1e7      	bne.n	8009ec8 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2200      	movs	r2, #0
 8009f02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8009f0c:	2300      	movs	r3, #0
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3728      	adds	r7, #40	; 0x28
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}
	...

08009f18 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009f18:	b590      	push	{r4, r7, lr}
 8009f1a:	b08d      	sub	sp, #52	; 0x34
 8009f1c:	af02      	add	r7, sp, #8
 8009f1e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8009f20:	2300      	movs	r3, #0
 8009f22:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8009f24:	2300      	movs	r3, #0
 8009f26:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8009f30:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8009f34:	f7fe fd26 	bl	8008984 <HAL_RCCEx_GetPeriphCLKFreq>
 8009f38:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 8009f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d109      	bne.n	8009f54 <HAL_SD_InitCard+0x3c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2201      	movs	r2, #1
 8009f44:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009f4e:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009f50:	2301      	movs	r3, #1
 8009f52:	e06a      	b.n	800a02a <HAL_SD_InitCard+0x112>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8009f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f56:	0a1b      	lsrs	r3, r3, #8
 8009f58:	4a36      	ldr	r2, [pc, #216]	; (800a034 <HAL_SD_InitCard+0x11c>)
 8009f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8009f5e:	091b      	lsrs	r3, r3, #4
 8009f60:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681c      	ldr	r4, [r3, #0]
 8009f66:	466a      	mov	r2, sp
 8009f68:	f107 0318 	add.w	r3, r7, #24
 8009f6c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009f70:	e882 0003 	stmia.w	r2, {r0, r1}
 8009f74:	f107 030c 	add.w	r3, r7, #12
 8009f78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009f7a:	4620      	mov	r0, r4
 8009f7c:	f004 f836 	bl	800dfec <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4618      	mov	r0, r3
 8009f86:	f004 f879 	bl	800e07c <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	005b      	lsls	r3, r3, #1
 8009f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f94:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8009f96:	4a28      	ldr	r2, [pc, #160]	; (800a038 <HAL_SD_InitCard+0x120>)
 8009f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7f7 fdf9 	bl	8001b98 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 ffcc 	bl	800af44 <SD_PowerON>
 8009fac:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009fae:	6a3b      	ldr	r3, [r7, #32]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d00b      	beq.n	8009fcc <HAL_SD_InitCard+0xb4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009fc0:	6a3b      	ldr	r3, [r7, #32]
 8009fc2:	431a      	orrs	r2, r3
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	e02e      	b.n	800a02a <HAL_SD_InitCard+0x112>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f000 fefd 	bl	800adcc <SD_InitCard>
 8009fd2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009fd4:	6a3b      	ldr	r3, [r7, #32]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d00b      	beq.n	8009ff2 <HAL_SD_InitCard+0xda>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009fe6:	6a3b      	ldr	r3, [r7, #32]
 8009fe8:	431a      	orrs	r2, r3
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e01b      	b.n	800a02a <HAL_SD_InitCard+0x112>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f004 f8d4 	bl	800e1a8 <SDMMC_CmdBlockLength>
 800a000:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a002:	6a3b      	ldr	r3, [r7, #32]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d00f      	beq.n	800a028 <HAL_SD_InitCard+0x110>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4a0b      	ldr	r2, [pc, #44]	; (800a03c <HAL_SD_InitCard+0x124>)
 800a00e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a014:	6a3b      	ldr	r3, [r7, #32]
 800a016:	431a      	orrs	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2201      	movs	r2, #1
 800a020:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800a024:	2301      	movs	r3, #1
 800a026:	e000      	b.n	800a02a <HAL_SD_InitCard+0x112>
  }

  return HAL_OK;
 800a028:	2300      	movs	r3, #0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	372c      	adds	r7, #44	; 0x2c
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd90      	pop	{r4, r7, pc}
 800a032:	bf00      	nop
 800a034:	014f8b59 	.word	0x014f8b59
 800a038:	00012110 	.word	0x00012110
 800a03c:	1fe00fff 	.word	0x1fe00fff

0800a040 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b08c      	sub	sp, #48	; 0x30
 800a044:	af00      	add	r7, sp, #0
 800a046:	60f8      	str	r0, [r7, #12]
 800a048:	60b9      	str	r1, [r7, #8]
 800a04a:	607a      	str	r2, [r7, #4]
 800a04c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800a052:	68bb      	ldr	r3, [r7, #8]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d107      	bne.n	800a068 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a05c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a064:	2301      	movs	r3, #1
 800a066:	e08d      	b.n	800a184 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a06e:	b2db      	uxtb	r3, r3
 800a070:	2b01      	cmp	r3, #1
 800a072:	f040 8086 	bne.w	800a182 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	2200      	movs	r2, #0
 800a07a:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a07c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	441a      	add	r2, r3
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a086:	429a      	cmp	r2, r3
 800a088:	d907      	bls.n	800a09a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a08e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a096:	2301      	movs	r3, #1
 800a098:	e074      	b.n	800a184 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2203      	movs	r2, #3
 800a09e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	68ba      	ldr	r2, [r7, #8]
 800a0ae:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	025a      	lsls	r2, r3, #9
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0bc:	2b01      	cmp	r3, #1
 800a0be:	d002      	beq.n	800a0c6 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800a0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0c2:	025b      	lsls	r3, r3, #9
 800a0c4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a0c6:	f04f 33ff 	mov.w	r3, #4294967295
 800a0ca:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	025b      	lsls	r3, r3, #9
 800a0d0:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a0d2:	2390      	movs	r3, #144	; 0x90
 800a0d4:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a0d6:	2302      	movs	r3, #2
 800a0d8:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f107 0210 	add.w	r2, r7, #16
 800a0ea:	4611      	mov	r1, r2
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f004 f82f 	bl	800e150 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	68da      	ldr	r2, [r3, #12]
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a100:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	68ba      	ldr	r2, [r7, #8]
 800a108:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	2201      	movs	r2, #1
 800a110:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	2b01      	cmp	r3, #1
 800a116:	d90a      	bls.n	800a12e <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2282      	movs	r2, #130	; 0x82
 800a11c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a124:	4618      	mov	r0, r3
 800a126:	f004 f885 	bl	800e234 <SDMMC_CmdReadMultiBlock>
 800a12a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a12c:	e009      	b.n	800a142 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2281      	movs	r2, #129	; 0x81
 800a132:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a13a:	4618      	mov	r0, r3
 800a13c:	f004 f857 	bl	800e1ee <SDMMC_CmdReadSingleBlock>
 800a140:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800a142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a144:	2b00      	cmp	r3, #0
 800a146:	d012      	beq.n	800a16e <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4a0f      	ldr	r2, [pc, #60]	; (800a18c <HAL_SD_ReadBlocks_DMA+0x14c>)
 800a14e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a156:	431a      	orrs	r2, r3
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2201      	movs	r2, #1
 800a160:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2200      	movs	r2, #0
 800a168:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	e00a      	b.n	800a184 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800a17c:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800a17e:	2300      	movs	r3, #0
 800a180:	e000      	b.n	800a184 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800a182:	2302      	movs	r3, #2
  }
}
 800a184:	4618      	mov	r0, r3
 800a186:	3730      	adds	r7, #48	; 0x30
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	1fe00fff 	.word	0x1fe00fff

0800a190 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b08c      	sub	sp, #48	; 0x30
 800a194:	af00      	add	r7, sp, #0
 800a196:	60f8      	str	r0, [r7, #12]
 800a198:	60b9      	str	r1, [r7, #8]
 800a19a:	607a      	str	r2, [r7, #4]
 800a19c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d107      	bne.n	800a1b8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1ac:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	e08d      	b.n	800a2d4 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a1be:	b2db      	uxtb	r3, r3
 800a1c0:	2b01      	cmp	r3, #1
 800a1c2:	f040 8086 	bne.w	800a2d2 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800a1cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	441a      	add	r2, r3
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	d907      	bls.n	800a1ea <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1de:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	e074      	b.n	800a2d4 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	2203      	movs	r2, #3
 800a1ee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	68ba      	ldr	r2, [r7, #8]
 800a1fe:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	025a      	lsls	r2, r3, #9
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a20c:	2b01      	cmp	r3, #1
 800a20e:	d002      	beq.n	800a216 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800a210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a212:	025b      	lsls	r3, r3, #9
 800a214:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a216:	f04f 33ff 	mov.w	r3, #4294967295
 800a21a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	025b      	lsls	r3, r3, #9
 800a220:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800a222:	2390      	movs	r3, #144	; 0x90
 800a224:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800a226:	2300      	movs	r3, #0
 800a228:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a22a:	2300      	movs	r3, #0
 800a22c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800a22e:	2300      	movs	r3, #0
 800a230:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f107 0210 	add.w	r2, r7, #16
 800a23a:	4611      	mov	r1, r2
 800a23c:	4618      	mov	r0, r3
 800a23e:	f003 ff87 	bl	800e150 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	68da      	ldr	r2, [r3, #12]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a250:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	68ba      	ldr	r2, [r7, #8]
 800a258:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2201      	movs	r2, #1
 800a260:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	2b01      	cmp	r3, #1
 800a266:	d90a      	bls.n	800a27e <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	22a0      	movs	r2, #160	; 0xa0
 800a26c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a274:	4618      	mov	r0, r3
 800a276:	f004 f823 	bl	800e2c0 <SDMMC_CmdWriteMultiBlock>
 800a27a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a27c:	e009      	b.n	800a292 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2290      	movs	r2, #144	; 0x90
 800a282:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a28a:	4618      	mov	r0, r3
 800a28c:	f003 fff5 	bl	800e27a <SDMMC_CmdWriteSingleBlock>
 800a290:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800a292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a294:	2b00      	cmp	r3, #0
 800a296:	d012      	beq.n	800a2be <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4a0f      	ldr	r2, [pc, #60]	; (800a2dc <HAL_SD_WriteBlocks_DMA+0x14c>)
 800a29e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a2a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2a6:	431a      	orrs	r2, r3
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	e00a      	b.n	800a2d4 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800a2cc:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	e000      	b.n	800a2d4 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800a2d2:	2302      	movs	r3, #2
  }
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	3730      	adds	r7, #48	; 0x30
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}
 800a2dc:	1fe00fff 	.word	0x1fe00fff

0800a2e0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b084      	sub	sp, #16
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2ec:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d008      	beq.n	800a30e <HAL_SD_IRQHandler+0x2e>
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	f003 0308 	and.w	r3, r3, #8
 800a302:	2b00      	cmp	r3, #0
 800a304:	d003      	beq.n	800a30e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f001 f904 	bl	800b514 <SD_Read_IT>
 800a30c:	e19a      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a318:	2b00      	cmp	r3, #0
 800a31a:	f000 80ac 	beq.w	800a476 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a326:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	4b9d      	ldr	r3, [pc, #628]	; (800a5a8 <HAL_SD_IRQHandler+0x2c8>)
 800a334:	400b      	ands	r3, r1
 800a336:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800a346:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	68da      	ldr	r2, [r3, #12]
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a356:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	f003 0308 	and.w	r3, r3, #8
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d038      	beq.n	800a3d4 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f003 0302 	and.w	r3, r3, #2
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d104      	bne.n	800a376 <HAL_SD_IRQHandler+0x96>
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	f003 0320 	and.w	r3, r3, #32
 800a372:	2b00      	cmp	r3, #0
 800a374:	d011      	beq.n	800a39a <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4618      	mov	r0, r3
 800a37c:	f003 ffc4 	bl	800e308 <SDMMC_CmdStopTransfer>
 800a380:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d008      	beq.n	800a39a <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	431a      	orrs	r2, r3
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f000 f959 	bl	800a64c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a83      	ldr	r2, [pc, #524]	; (800a5ac <HAL_SD_IRQHandler+0x2cc>)
 800a3a0:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	f003 0301 	and.w	r3, r3, #1
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d104      	bne.n	800a3c4 <HAL_SD_IRQHandler+0xe4>
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	f003 0302 	and.w	r3, r3, #2
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d003      	beq.n	800a3cc <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f005 ffe1 	bl	801038c <HAL_SD_RxCpltCallback>
 800a3ca:	e13b      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f005 ffd3 	bl	8010378 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a3d2:	e137      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	f000 8132 	beq.w	800a644 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f003 0302 	and.w	r3, r3, #2
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d104      	bne.n	800a40c <HAL_SD_IRQHandler+0x12c>
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	f003 0320 	and.w	r3, r3, #32
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d011      	beq.n	800a430 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4618      	mov	r0, r3
 800a412:	f003 ff79 	bl	800e308 <SDMMC_CmdStopTransfer>
 800a416:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d008      	beq.n	800a430 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	431a      	orrs	r2, r3
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f000 f90e 	bl	800a64c <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2201      	movs	r2, #1
 800a434:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2200      	movs	r2, #0
 800a43c:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f003 0310 	and.w	r3, r3, #16
 800a444:	2b00      	cmp	r3, #0
 800a446:	d104      	bne.n	800a452 <HAL_SD_IRQHandler+0x172>
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	f003 0320 	and.w	r3, r3, #32
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d002      	beq.n	800a458 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f005 ff90 	bl	8010378 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f003 0301 	and.w	r3, r3, #1
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d105      	bne.n	800a46e <HAL_SD_IRQHandler+0x18e>
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f003 0302 	and.w	r3, r3, #2
 800a468:	2b00      	cmp	r3, #0
 800a46a:	f000 80eb 	beq.w	800a644 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f005 ff8c 	bl	801038c <HAL_SD_RxCpltCallback>
}
 800a474:	e0e6      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a47c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a480:	2b00      	cmp	r3, #0
 800a482:	d008      	beq.n	800a496 <HAL_SD_IRQHandler+0x1b6>
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	f003 0308 	and.w	r3, r3, #8
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d003      	beq.n	800a496 <HAL_SD_IRQHandler+0x1b6>
    SD_Write_IT(hsd);
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	f001 f886 	bl	800b5a0 <SD_Write_IT>
 800a494:	e0d6      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a49c:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	f000 80a2 	beq.w	800a5ea <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4ac:	f003 0302 	and.w	r3, r3, #2
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d005      	beq.n	800a4c0 <HAL_SD_IRQHandler+0x1e0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4b8:	f043 0202 	orr.w	r2, r3, #2
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4c6:	f003 0308 	and.w	r3, r3, #8
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d005      	beq.n	800a4da <HAL_SD_IRQHandler+0x1fa>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4d2:	f043 0208 	orr.w	r2, r3, #8
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4e0:	f003 0320 	and.w	r3, r3, #32
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d005      	beq.n	800a4f4 <HAL_SD_IRQHandler+0x214>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4ec:	f043 0220 	orr.w	r2, r3, #32
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4fa:	f003 0310 	and.w	r3, r3, #16
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d005      	beq.n	800a50e <HAL_SD_IRQHandler+0x22e>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a506:	f043 0210 	orr.w	r2, r3, #16
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4a26      	ldr	r2, [pc, #152]	; (800a5ac <HAL_SD_IRQHandler+0x2cc>)
 800a514:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800a524:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	68da      	ldr	r2, [r3, #12]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a534:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a544:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	68da      	ldr	r2, [r3, #12]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a554:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4618      	mov	r0, r3
 800a55c:	f003 fed4 	bl	800e308 <SDMMC_CmdStopTransfer>
 800a560:	4602      	mov	r2, r0
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a566:	431a      	orrs	r2, r3
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	68da      	ldr	r2, [r3, #12]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a57a:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a584:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f003 0308 	and.w	r3, r3, #8
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d00f      	beq.n	800a5b0 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2201      	movs	r2, #1
 800a594:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2200      	movs	r2, #0
 800a59c:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f000 f854 	bl	800a64c <HAL_SD_ErrorCallback>
}
 800a5a4:	e04e      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
 800a5a6:	bf00      	nop
 800a5a8:	ffff3ec5 	.word	0xffff3ec5
 800a5ac:	18000f3a 	.word	0x18000f3a
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d044      	beq.n	800a644 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d040      	beq.n	800a644 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800a5d0:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2201      	movs	r2, #1
 800a5de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f000 f832 	bl	800a64c <HAL_SD_ErrorCallback>
}
 800a5e8:	e02c      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d025      	beq.n	800a644 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a600:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a608:	f003 0304 	and.w	r3, r3, #4
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d10c      	bne.n	800a62a <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	f003 0320 	and.w	r3, r3, #32
 800a616:	2b00      	cmp	r3, #0
 800a618:	d003      	beq.n	800a622 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f001 f828 	bl	800b670 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800a620:	e010      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f001 f810 	bl	800b648 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800a628:	e00c      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f003 0320 	and.w	r3, r3, #32
 800a630:	2b00      	cmp	r3, #0
 800a632:	d003      	beq.n	800a63c <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f001 f811 	bl	800b65c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800a63a:	e003      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f000 fff9 	bl	800b634 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800a642:	e7ff      	b.n	800a644 <HAL_SD_IRQHandler+0x364>
 800a644:	bf00      	nop
 800a646:	3710      	adds	r7, #16
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b083      	sub	sp, #12
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a654:	bf00      	nop
 800a656:	370c      	adds	r7, #12
 800a658:	46bd      	mov	sp, r7
 800a65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65e:	4770      	bx	lr

0800a660 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a660:	b480      	push	{r7}
 800a662:	b083      	sub	sp, #12
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
 800a668:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a66e:	0f9b      	lsrs	r3, r3, #30
 800a670:	b2da      	uxtb	r2, r3
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a67a:	0e9b      	lsrs	r3, r3, #26
 800a67c:	b2db      	uxtb	r3, r3
 800a67e:	f003 030f 	and.w	r3, r3, #15
 800a682:	b2da      	uxtb	r2, r3
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a68c:	0e1b      	lsrs	r3, r3, #24
 800a68e:	b2db      	uxtb	r3, r3
 800a690:	f003 0303 	and.w	r3, r3, #3
 800a694:	b2da      	uxtb	r2, r3
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a69e:	0c1b      	lsrs	r3, r3, #16
 800a6a0:	b2da      	uxtb	r2, r3
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6aa:	0a1b      	lsrs	r3, r3, #8
 800a6ac:	b2da      	uxtb	r2, r3
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6b6:	b2da      	uxtb	r2, r3
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a6c0:	0d1b      	lsrs	r3, r3, #20
 800a6c2:	b29a      	uxth	r2, r3
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a6cc:	0c1b      	lsrs	r3, r3, #16
 800a6ce:	b2db      	uxtb	r3, r3
 800a6d0:	f003 030f 	and.w	r3, r3, #15
 800a6d4:	b2da      	uxtb	r2, r3
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a6de:	0bdb      	lsrs	r3, r3, #15
 800a6e0:	b2db      	uxtb	r3, r3
 800a6e2:	f003 0301 	and.w	r3, r3, #1
 800a6e6:	b2da      	uxtb	r2, r3
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a6f0:	0b9b      	lsrs	r3, r3, #14
 800a6f2:	b2db      	uxtb	r3, r3
 800a6f4:	f003 0301 	and.w	r3, r3, #1
 800a6f8:	b2da      	uxtb	r2, r3
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a702:	0b5b      	lsrs	r3, r3, #13
 800a704:	b2db      	uxtb	r3, r3
 800a706:	f003 0301 	and.w	r3, r3, #1
 800a70a:	b2da      	uxtb	r2, r3
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a714:	0b1b      	lsrs	r3, r3, #12
 800a716:	b2db      	uxtb	r3, r3
 800a718:	f003 0301 	and.w	r3, r3, #1
 800a71c:	b2da      	uxtb	r2, r3
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	2200      	movs	r2, #0
 800a726:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d163      	bne.n	800a7f8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a734:	009a      	lsls	r2, r3, #2
 800a736:	f640 73fc 	movw	r3, #4092	; 0xffc
 800a73a:	4013      	ands	r3, r2
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800a740:	0f92      	lsrs	r2, r2, #30
 800a742:	431a      	orrs	r2, r3
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a74c:	0edb      	lsrs	r3, r3, #27
 800a74e:	b2db      	uxtb	r3, r3
 800a750:	f003 0307 	and.w	r3, r3, #7
 800a754:	b2da      	uxtb	r2, r3
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a75e:	0e1b      	lsrs	r3, r3, #24
 800a760:	b2db      	uxtb	r3, r3
 800a762:	f003 0307 	and.w	r3, r3, #7
 800a766:	b2da      	uxtb	r2, r3
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a770:	0d5b      	lsrs	r3, r3, #21
 800a772:	b2db      	uxtb	r3, r3
 800a774:	f003 0307 	and.w	r3, r3, #7
 800a778:	b2da      	uxtb	r2, r3
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a782:	0c9b      	lsrs	r3, r3, #18
 800a784:	b2db      	uxtb	r3, r3
 800a786:	f003 0307 	and.w	r3, r3, #7
 800a78a:	b2da      	uxtb	r2, r3
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a794:	0bdb      	lsrs	r3, r3, #15
 800a796:	b2db      	uxtb	r3, r3
 800a798:	f003 0307 	and.w	r3, r3, #7
 800a79c:	b2da      	uxtb	r2, r3
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	691b      	ldr	r3, [r3, #16]
 800a7a6:	1c5a      	adds	r2, r3, #1
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	7e1b      	ldrb	r3, [r3, #24]
 800a7b0:	b2db      	uxtb	r3, r3
 800a7b2:	f003 0307 	and.w	r3, r3, #7
 800a7b6:	3302      	adds	r3, #2
 800a7b8:	2201      	movs	r2, #1
 800a7ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a7be:	687a      	ldr	r2, [r7, #4]
 800a7c0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a7c2:	fb02 f203 	mul.w	r2, r2, r3
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	7a1b      	ldrb	r3, [r3, #8]
 800a7ce:	b2db      	uxtb	r3, r3
 800a7d0:	f003 030f 	and.w	r3, r3, #15
 800a7d4:	2201      	movs	r2, #1
 800a7d6:	409a      	lsls	r2, r3
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7e0:	687a      	ldr	r2, [r7, #4]
 800a7e2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800a7e4:	0a52      	lsrs	r2, r2, #9
 800a7e6:	fb02 f203 	mul.w	r2, r2, r3
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a7f4:	655a      	str	r2, [r3, #84]	; 0x54
 800a7f6:	e031      	b.n	800a85c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7fc:	2b01      	cmp	r3, #1
 800a7fe:	d11d      	bne.n	800a83c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a804:	041b      	lsls	r3, r3, #16
 800a806:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a80e:	0c1b      	lsrs	r3, r3, #16
 800a810:	431a      	orrs	r2, r3
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	691b      	ldr	r3, [r3, #16]
 800a81a:	3301      	adds	r3, #1
 800a81c:	029a      	lsls	r2, r3, #10
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a830:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	655a      	str	r2, [r3, #84]	; 0x54
 800a83a:	e00f      	b.n	800a85c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	4a58      	ldr	r2, [pc, #352]	; (800a9a4 <HAL_SD_GetCardCSD+0x344>)
 800a842:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a848:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2201      	movs	r2, #1
 800a854:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800a858:	2301      	movs	r3, #1
 800a85a:	e09d      	b.n	800a998 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a860:	0b9b      	lsrs	r3, r3, #14
 800a862:	b2db      	uxtb	r3, r3
 800a864:	f003 0301 	and.w	r3, r3, #1
 800a868:	b2da      	uxtb	r2, r3
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a872:	09db      	lsrs	r3, r3, #7
 800a874:	b2db      	uxtb	r3, r3
 800a876:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a87a:	b2da      	uxtb	r2, r3
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a884:	b2db      	uxtb	r3, r3
 800a886:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a88a:	b2da      	uxtb	r2, r3
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a894:	0fdb      	lsrs	r3, r3, #31
 800a896:	b2da      	uxtb	r2, r3
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a8a0:	0f5b      	lsrs	r3, r3, #29
 800a8a2:	b2db      	uxtb	r3, r3
 800a8a4:	f003 0303 	and.w	r3, r3, #3
 800a8a8:	b2da      	uxtb	r2, r3
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a8b2:	0e9b      	lsrs	r3, r3, #26
 800a8b4:	b2db      	uxtb	r3, r3
 800a8b6:	f003 0307 	and.w	r3, r3, #7
 800a8ba:	b2da      	uxtb	r2, r3
 800a8bc:	683b      	ldr	r3, [r7, #0]
 800a8be:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a8c4:	0d9b      	lsrs	r3, r3, #22
 800a8c6:	b2db      	uxtb	r3, r3
 800a8c8:	f003 030f 	and.w	r3, r3, #15
 800a8cc:	b2da      	uxtb	r2, r3
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a8d6:	0d5b      	lsrs	r3, r3, #21
 800a8d8:	b2db      	uxtb	r3, r3
 800a8da:	f003 0301 	and.w	r3, r3, #1
 800a8de:	b2da      	uxtb	r2, r3
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a8f2:	0c1b      	lsrs	r3, r3, #16
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	f003 0301 	and.w	r3, r3, #1
 800a8fa:	b2da      	uxtb	r2, r3
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a906:	0bdb      	lsrs	r3, r3, #15
 800a908:	b2db      	uxtb	r3, r3
 800a90a:	f003 0301 	and.w	r3, r3, #1
 800a90e:	b2da      	uxtb	r2, r3
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a91a:	0b9b      	lsrs	r3, r3, #14
 800a91c:	b2db      	uxtb	r3, r3
 800a91e:	f003 0301 	and.w	r3, r3, #1
 800a922:	b2da      	uxtb	r2, r3
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a92e:	0b5b      	lsrs	r3, r3, #13
 800a930:	b2db      	uxtb	r3, r3
 800a932:	f003 0301 	and.w	r3, r3, #1
 800a936:	b2da      	uxtb	r2, r3
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a942:	0b1b      	lsrs	r3, r3, #12
 800a944:	b2db      	uxtb	r3, r3
 800a946:	f003 0301 	and.w	r3, r3, #1
 800a94a:	b2da      	uxtb	r2, r3
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a956:	0a9b      	lsrs	r3, r3, #10
 800a958:	b2db      	uxtb	r3, r3
 800a95a:	f003 0303 	and.w	r3, r3, #3
 800a95e:	b2da      	uxtb	r2, r3
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a96a:	0a1b      	lsrs	r3, r3, #8
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	f003 0303 	and.w	r3, r3, #3
 800a972:	b2da      	uxtb	r2, r3
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a97e:	085b      	lsrs	r3, r3, #1
 800a980:	b2db      	uxtb	r3, r3
 800a982:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a986:	b2da      	uxtb	r2, r3
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	2201      	movs	r2, #1
 800a992:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800a996:	2300      	movs	r3, #0
}
 800a998:	4618      	mov	r0, r3
 800a99a:	370c      	adds	r7, #12
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr
 800a9a4:	1fe00fff 	.word	0x1fe00fff

0800a9a8 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b094      	sub	sp, #80	; 0x50
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
 800a9b0:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800a9b8:	f107 0308 	add.w	r3, r7, #8
 800a9bc:	4619      	mov	r1, r3
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f000 fb4a 	bl	800b058 <SD_SendSDStatus>
 800a9c4:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800a9c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d011      	beq.n	800a9f0 <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4a4f      	ldr	r2, [pc, #316]	; (800ab10 <HAL_SD_GetCardStatus+0x168>)
 800a9d2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a9d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9da:	431a      	orrs	r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800a9ee:	e070      	b.n	800aad2 <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	099b      	lsrs	r3, r3, #6
 800a9f4:	b2db      	uxtb	r3, r3
 800a9f6:	f003 0303 	and.w	r3, r3, #3
 800a9fa:	b2da      	uxtb	r2, r3
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	095b      	lsrs	r3, r3, #5
 800aa04:	b2db      	uxtb	r3, r3
 800aa06:	f003 0301 	and.w	r3, r3, #1
 800aa0a:	b2da      	uxtb	r2, r3
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	0a1b      	lsrs	r3, r3, #8
 800aa14:	b29b      	uxth	r3, r3
 800aa16:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800aa1a:	b29a      	uxth	r2, r3
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	0e1b      	lsrs	r3, r3, #24
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	4313      	orrs	r3, r2
 800aa24:	b29a      	uxth	r2, r3
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	061a      	lsls	r2, r3, #24
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	021b      	lsls	r3, r3, #8
 800aa32:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aa36:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	0a1b      	lsrs	r3, r3, #8
 800aa3c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800aa40:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	0e1b      	lsrs	r3, r3, #24
 800aa46:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800aa4c:	693b      	ldr	r3, [r7, #16]
 800aa4e:	b2da      	uxtb	r2, r3
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800aa54:	693b      	ldr	r3, [r7, #16]
 800aa56:	0a1b      	lsrs	r3, r3, #8
 800aa58:	b2da      	uxtb	r2, r3
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800aa5e:	693b      	ldr	r3, [r7, #16]
 800aa60:	0d1b      	lsrs	r3, r3, #20
 800aa62:	b2db      	uxtb	r3, r3
 800aa64:	f003 030f 	and.w	r3, r3, #15
 800aa68:	b2da      	uxtb	r2, r3
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800aa6e:	693b      	ldr	r3, [r7, #16]
 800aa70:	0c1b      	lsrs	r3, r3, #16
 800aa72:	b29b      	uxth	r3, r3
 800aa74:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800aa78:	b29a      	uxth	r2, r3
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	b29b      	uxth	r3, r3
 800aa7e:	b2db      	uxtb	r3, r3
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	4313      	orrs	r3, r2
 800aa84:	b29a      	uxth	r2, r3
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	0a9b      	lsrs	r3, r3, #10
 800aa8e:	b2db      	uxtb	r3, r3
 800aa90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa94:	b2da      	uxtb	r2, r3
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	0a1b      	lsrs	r3, r3, #8
 800aa9e:	b2db      	uxtb	r3, r3
 800aaa0:	f003 0303 	and.w	r3, r3, #3
 800aaa4:	b2da      	uxtb	r2, r3
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	091b      	lsrs	r3, r3, #4
 800aaae:	b2db      	uxtb	r3, r3
 800aab0:	f003 030f 	and.w	r3, r3, #15
 800aab4:	b2da      	uxtb	r2, r3
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	b2db      	uxtb	r3, r3
 800aabe:	f003 030f 	and.w	r3, r3, #15
 800aac2:	b2da      	uxtb	r2, r3
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800aac8:	69bb      	ldr	r3, [r7, #24]
 800aaca:	0e1b      	lsrs	r3, r3, #24
 800aacc:	b2da      	uxtb	r2, r3
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800aada:	4618      	mov	r0, r3
 800aadc:	f003 fb64 	bl	800e1a8 <SDMMC_CmdBlockLength>
 800aae0:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800aae2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d00d      	beq.n	800ab04 <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	4a08      	ldr	r2, [pc, #32]	; (800ab10 <HAL_SD_GetCardStatus+0x168>)
 800aaee:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aaf4:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2201      	movs	r2, #1
 800aafa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800aafe:	2301      	movs	r3, #1
 800ab00:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 800ab04:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800ab08:	4618      	mov	r0, r3
 800ab0a:	3750      	adds	r7, #80	; 0x50
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	bd80      	pop	{r7, pc}
 800ab10:	1fe00fff 	.word	0x1fe00fff

0800ab14 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b083      	sub	sp, #12
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800ab5e:	2300      	movs	r3, #0
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	370c      	adds	r7, #12
 800ab64:	46bd      	mov	sp, r7
 800ab66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6a:	4770      	bx	lr

0800ab6c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800ab6c:	b590      	push	{r4, r7, lr}
 800ab6e:	b08d      	sub	sp, #52	; 0x34
 800ab70:	af02      	add	r7, sp, #8
 800ab72:	6078      	str	r0, [r7, #4]
 800ab74:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800ab76:	2300      	movs	r3, #0
 800ab78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2203      	movs	r2, #3
 800ab80:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab88:	2b03      	cmp	r3, #3
 800ab8a:	d02e      	beq.n	800abea <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab92:	d106      	bne.n	800aba2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab98:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	635a      	str	r2, [r3, #52]	; 0x34
 800aba0:	e029      	b.n	800abf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aba8:	d10a      	bne.n	800abc0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f000 fb4c 	bl	800b248 <SD_WideBus_Enable>
 800abb0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800abb6:	6a3b      	ldr	r3, [r7, #32]
 800abb8:	431a      	orrs	r2, r3
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	635a      	str	r2, [r3, #52]	; 0x34
 800abbe:	e01a      	b.n	800abf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d10a      	bne.n	800abdc <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f000 fb89 	bl	800b2de <SD_WideBus_Disable>
 800abcc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800abd2:	6a3b      	ldr	r3, [r7, #32]
 800abd4:	431a      	orrs	r2, r3
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	635a      	str	r2, [r3, #52]	; 0x34
 800abda:	e00c      	b.n	800abf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abe0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	635a      	str	r2, [r3, #52]	; 0x34
 800abe8:	e005      	b.n	800abf6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abee:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d007      	beq.n	800ac0e <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	4a5e      	ldr	r2, [pc, #376]	; (800ad7c <HAL_SD_ConfigWideBusOperation+0x210>)
 800ac04:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800ac06:	2301      	movs	r3, #1
 800ac08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ac0c:	e094      	b.n	800ad38 <HAL_SD_ConfigWideBusOperation+0x1cc>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800ac0e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800ac12:	f7fd feb7 	bl	8008984 <HAL_RCCEx_GetPeriphCLKFreq>
 800ac16:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800ac18:	69fb      	ldr	r3, [r7, #28]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	f000 8083 	beq.w	800ad26 <HAL_SD_ConfigWideBusOperation+0x1ba>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	685b      	ldr	r3, [r3, #4]
 800ac24:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	689b      	ldr	r3, [r3, #8]
 800ac2a:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	691b      	ldr	r3, [r3, #16]
 800ac34:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	695a      	ldr	r2, [r3, #20]
 800ac3a:	69fb      	ldr	r3, [r7, #28]
 800ac3c:	4950      	ldr	r1, [pc, #320]	; (800ad80 <HAL_SD_ConfigWideBusOperation+0x214>)
 800ac3e:	fba1 1303 	umull	r1, r3, r1, r3
 800ac42:	0e1b      	lsrs	r3, r3, #24
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d303      	bcc.n	800ac50 <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	695b      	ldr	r3, [r3, #20]
 800ac4c:	61bb      	str	r3, [r7, #24]
 800ac4e:	e05a      	b.n	800ad06 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac58:	d103      	bne.n	800ac62 <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	695b      	ldr	r3, [r3, #20]
 800ac5e:	61bb      	str	r3, [r7, #24]
 800ac60:	e051      	b.n	800ad06 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac6a:	d126      	bne.n	800acba <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	695b      	ldr	r3, [r3, #20]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d10e      	bne.n	800ac92 <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800ac74:	69fb      	ldr	r3, [r7, #28]
 800ac76:	4a43      	ldr	r2, [pc, #268]	; (800ad84 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	d906      	bls.n	800ac8a <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ac7c:	69fb      	ldr	r3, [r7, #28]
 800ac7e:	4a40      	ldr	r2, [pc, #256]	; (800ad80 <HAL_SD_ConfigWideBusOperation+0x214>)
 800ac80:	fba2 2303 	umull	r2, r3, r2, r3
 800ac84:	0e5b      	lsrs	r3, r3, #25
 800ac86:	61bb      	str	r3, [r7, #24]
 800ac88:	e03d      	b.n	800ad06 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	695b      	ldr	r3, [r3, #20]
 800ac8e:	61bb      	str	r3, [r7, #24]
 800ac90:	e039      	b.n	800ad06 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	695b      	ldr	r3, [r3, #20]
 800ac96:	005b      	lsls	r3, r3, #1
 800ac98:	69fa      	ldr	r2, [r7, #28]
 800ac9a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac9e:	4a39      	ldr	r2, [pc, #228]	; (800ad84 <HAL_SD_ConfigWideBusOperation+0x218>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d906      	bls.n	800acb2 <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800aca4:	69fb      	ldr	r3, [r7, #28]
 800aca6:	4a36      	ldr	r2, [pc, #216]	; (800ad80 <HAL_SD_ConfigWideBusOperation+0x214>)
 800aca8:	fba2 2303 	umull	r2, r3, r2, r3
 800acac:	0e5b      	lsrs	r3, r3, #25
 800acae:	61bb      	str	r3, [r7, #24]
 800acb0:	e029      	b.n	800ad06 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	695b      	ldr	r3, [r3, #20]
 800acb6:	61bb      	str	r3, [r7, #24]
 800acb8:	e025      	b.n	800ad06 <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	695b      	ldr	r3, [r3, #20]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d10e      	bne.n	800ace0 <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	4a30      	ldr	r2, [pc, #192]	; (800ad88 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d906      	bls.n	800acd8 <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800acca:	69fb      	ldr	r3, [r7, #28]
 800accc:	4a2c      	ldr	r2, [pc, #176]	; (800ad80 <HAL_SD_ConfigWideBusOperation+0x214>)
 800acce:	fba2 2303 	umull	r2, r3, r2, r3
 800acd2:	0e1b      	lsrs	r3, r3, #24
 800acd4:	61bb      	str	r3, [r7, #24]
 800acd6:	e016      	b.n	800ad06 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	695b      	ldr	r3, [r3, #20]
 800acdc:	61bb      	str	r3, [r7, #24]
 800acde:	e012      	b.n	800ad06 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	695b      	ldr	r3, [r3, #20]
 800ace4:	005b      	lsls	r3, r3, #1
 800ace6:	69fa      	ldr	r2, [r7, #28]
 800ace8:	fbb2 f3f3 	udiv	r3, r2, r3
 800acec:	4a26      	ldr	r2, [pc, #152]	; (800ad88 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800acee:	4293      	cmp	r3, r2
 800acf0:	d906      	bls.n	800ad00 <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800acf2:	69fb      	ldr	r3, [r7, #28]
 800acf4:	4a22      	ldr	r2, [pc, #136]	; (800ad80 <HAL_SD_ConfigWideBusOperation+0x214>)
 800acf6:	fba2 2303 	umull	r2, r3, r2, r3
 800acfa:	0e1b      	lsrs	r3, r3, #24
 800acfc:	61bb      	str	r3, [r7, #24]
 800acfe:	e002      	b.n	800ad06 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	695b      	ldr	r3, [r3, #20]
 800ad04:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681c      	ldr	r4, [r3, #0]
 800ad0a:	466a      	mov	r2, sp
 800ad0c:	f107 0314 	add.w	r3, r7, #20
 800ad10:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ad14:	e882 0003 	stmia.w	r2, {r0, r1}
 800ad18:	f107 0308 	add.w	r3, r7, #8
 800ad1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ad1e:	4620      	mov	r0, r4
 800ad20:	f003 f964 	bl	800dfec <SDMMC_Init>
 800ad24:	e008      	b.n	800ad38 <HAL_SD_ConfigWideBusOperation+0x1cc>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad2a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800ad32:	2301      	movs	r3, #1
 800ad34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ad40:	4618      	mov	r0, r3
 800ad42:	f003 fa31 	bl	800e1a8 <SDMMC_CmdBlockLength>
 800ad46:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ad48:	6a3b      	ldr	r3, [r7, #32]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d00c      	beq.n	800ad68 <HAL_SD_ConfigWideBusOperation+0x1fc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	4a0a      	ldr	r2, [pc, #40]	; (800ad7c <HAL_SD_ConfigWideBusOperation+0x210>)
 800ad54:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ad5a:	6a3b      	ldr	r3, [r7, #32]
 800ad5c:	431a      	orrs	r2, r3
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800ad62:	2301      	movs	r3, #1
 800ad64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	2201      	movs	r2, #1
 800ad6c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800ad70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	372c      	adds	r7, #44	; 0x2c
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd90      	pop	{r4, r7, pc}
 800ad7c:	1fe00fff 	.word	0x1fe00fff
 800ad80:	55e63b89 	.word	0x55e63b89
 800ad84:	02faf080 	.word	0x02faf080
 800ad88:	017d7840 	.word	0x017d7840

0800ad8c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b086      	sub	sp, #24
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800ad94:	2300      	movs	r3, #0
 800ad96:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800ad98:	f107 030c 	add.w	r3, r7, #12
 800ad9c:	4619      	mov	r1, r3
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f000 fa2a 	bl	800b1f8 <SD_SendStatus>
 800ada4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d005      	beq.n	800adb8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	431a      	orrs	r2, r3
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	0a5b      	lsrs	r3, r3, #9
 800adbc:	f003 030f 	and.w	r3, r3, #15
 800adc0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800adc2:	693b      	ldr	r3, [r7, #16]
}
 800adc4:	4618      	mov	r0, r3
 800adc6:	3718      	adds	r7, #24
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}

0800adcc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b090      	sub	sp, #64	; 0x40
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800add4:	2301      	movs	r3, #1
 800add6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	4618      	mov	r0, r3
 800adde:	f003 f95e 	bl	800e09e <SDMMC_GetPowerState>
 800ade2:	4603      	mov	r3, r0
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d102      	bne.n	800adee <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ade8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800adec:	e0a5      	b.n	800af3a <SD_InitCard+0x16e>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adf2:	2b03      	cmp	r3, #3
 800adf4:	d02e      	beq.n	800ae54 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	4618      	mov	r0, r3
 800adfc:	f003 fba9 	bl	800e552 <SDMMC_CmdSendCID>
 800ae00:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (errorstate != HAL_SD_ERROR_NONE)
 800ae02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d001      	beq.n	800ae0c <SD_InitCard+0x40>
    {
      return errorstate;
 800ae08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae0a:	e096      	b.n	800af3a <SD_InitCard+0x16e>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2100      	movs	r1, #0
 800ae12:	4618      	mov	r0, r3
 800ae14:	f003 f989 	bl	800e12a <SDMMC_GetResponse>
 800ae18:	4602      	mov	r2, r0
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	2104      	movs	r1, #4
 800ae24:	4618      	mov	r0, r3
 800ae26:	f003 f980 	bl	800e12a <SDMMC_GetResponse>
 800ae2a:	4602      	mov	r2, r0
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	2108      	movs	r1, #8
 800ae36:	4618      	mov	r0, r3
 800ae38:	f003 f977 	bl	800e12a <SDMMC_GetResponse>
 800ae3c:	4602      	mov	r2, r0
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	210c      	movs	r1, #12
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f003 f96e 	bl	800e12a <SDMMC_GetResponse>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae58:	2b03      	cmp	r3, #3
 800ae5a:	d00d      	beq.n	800ae78 <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f107 020e 	add.w	r2, r7, #14
 800ae64:	4611      	mov	r1, r2
 800ae66:	4618      	mov	r0, r3
 800ae68:	f003 fbb2 	bl	800e5d0 <SDMMC_CmdSetRelAdd>
 800ae6c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (errorstate != HAL_SD_ERROR_NONE)
 800ae6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d001      	beq.n	800ae78 <SD_InitCard+0xac>
    {
      return errorstate;
 800ae74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae76:	e060      	b.n	800af3a <SD_InitCard+0x16e>
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae7c:	2b03      	cmp	r3, #3
 800ae7e:	d036      	beq.n	800aeee <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ae80:	89fb      	ldrh	r3, [r7, #14]
 800ae82:	461a      	mov	r2, r3
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681a      	ldr	r2, [r3, #0]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae90:	041b      	lsls	r3, r3, #16
 800ae92:	4619      	mov	r1, r3
 800ae94:	4610      	mov	r0, r2
 800ae96:	f003 fb7b 	bl	800e590 <SDMMC_CmdSendCSD>
 800ae9a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (errorstate != HAL_SD_ERROR_NONE)
 800ae9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d001      	beq.n	800aea6 <SD_InitCard+0xda>
    {
      return errorstate;
 800aea2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aea4:	e049      	b.n	800af3a <SD_InitCard+0x16e>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	2100      	movs	r1, #0
 800aeac:	4618      	mov	r0, r3
 800aeae:	f003 f93c 	bl	800e12a <SDMMC_GetResponse>
 800aeb2:	4602      	mov	r2, r0
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	2104      	movs	r1, #4
 800aebe:	4618      	mov	r0, r3
 800aec0:	f003 f933 	bl	800e12a <SDMMC_GetResponse>
 800aec4:	4602      	mov	r2, r0
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	2108      	movs	r1, #8
 800aed0:	4618      	mov	r0, r3
 800aed2:	f003 f92a 	bl	800e12a <SDMMC_GetResponse>
 800aed6:	4602      	mov	r2, r0
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	210c      	movs	r1, #12
 800aee2:	4618      	mov	r0, r3
 800aee4:	f003 f921 	bl	800e12a <SDMMC_GetResponse>
 800aee8:	4602      	mov	r2, r0
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	2104      	movs	r1, #4
 800aef4:	4618      	mov	r0, r3
 800aef6:	f003 f918 	bl	800e12a <SDMMC_GetResponse>
 800aefa:	4603      	mov	r3, r0
 800aefc:	0d1a      	lsrs	r2, r3, #20
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800af02:	f107 0310 	add.w	r3, r7, #16
 800af06:	4619      	mov	r1, r3
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f7ff fba9 	bl	800a660 <HAL_SD_GetCardCSD>
 800af0e:	4603      	mov	r3, r0
 800af10:	2b00      	cmp	r3, #0
 800af12:	d002      	beq.n	800af1a <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800af14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800af18:	e00f      	b.n	800af3a <SD_InitCard+0x16e>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681a      	ldr	r2, [r3, #0]
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af22:	041b      	lsls	r3, r3, #16
 800af24:	4619      	mov	r1, r3
 800af26:	4610      	mov	r0, r2
 800af28:	f003 fa2a 	bl	800e380 <SDMMC_CmdSelDesel>
 800af2c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if (errorstate != HAL_SD_ERROR_NONE)
 800af2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af30:	2b00      	cmp	r3, #0
 800af32:	d001      	beq.n	800af38 <SD_InitCard+0x16c>
  {
    return errorstate;
 800af34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af36:	e000      	b.n	800af3a <SD_InitCard+0x16e>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800af38:	2300      	movs	r3, #0
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3740      	adds	r7, #64	; 0x40
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
	...

0800af44 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b086      	sub	sp, #24
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800af4c:	2300      	movs	r3, #0
 800af4e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800af50:	2300      	movs	r3, #0
 800af52:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800af54:	2300      	movs	r3, #0
 800af56:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	4618      	mov	r0, r3
 800af5e:	f003 fa32 	bl	800e3c6 <SDMMC_CmdGoIdleState>
 800af62:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d001      	beq.n	800af6e <SD_PowerON+0x2a>
  {
    return errorstate;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	e06e      	b.n	800b04c <SD_PowerON+0x108>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	4618      	mov	r0, r3
 800af74:	f003 fa45 	bl	800e402 <SDMMC_CmdOperCond>
 800af78:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d00d      	beq.n	800af9c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2200      	movs	r2, #0
 800af84:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	4618      	mov	r0, r3
 800af8c:	f003 fa1b 	bl	800e3c6 <SDMMC_CmdGoIdleState>
 800af90:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d004      	beq.n	800afa2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	e057      	b.n	800b04c <SD_PowerON+0x108>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2201      	movs	r2, #1
 800afa0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	d137      	bne.n	800b01a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	2100      	movs	r1, #0
 800afb0:	4618      	mov	r0, r3
 800afb2:	f003 fa46 	bl	800e442 <SDMMC_CmdAppCommand>
 800afb6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d02d      	beq.n	800b01a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800afbe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800afc2:	e043      	b.n	800b04c <SD_PowerON+0x108>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	2100      	movs	r1, #0
 800afca:	4618      	mov	r0, r3
 800afcc:	f003 fa39 	bl	800e442 <SDMMC_CmdAppCommand>
 800afd0:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d001      	beq.n	800afdc <SD_PowerON+0x98>
    {
      return errorstate;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	e037      	b.n	800b04c <SD_PowerON+0x108>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	491c      	ldr	r1, [pc, #112]	; (800b054 <SD_PowerON+0x110>)
 800afe2:	4618      	mov	r0, r3
 800afe4:	f003 fa50 	bl	800e488 <SDMMC_CmdAppOperCommand>
 800afe8:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d002      	beq.n	800aff6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800aff0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800aff4:	e02a      	b.n	800b04c <SD_PowerON+0x108>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	2100      	movs	r1, #0
 800affc:	4618      	mov	r0, r3
 800affe:	f003 f894 	bl	800e12a <SDMMC_GetResponse>
 800b002:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	0fdb      	lsrs	r3, r3, #31
 800b008:	2b01      	cmp	r3, #1
 800b00a:	d101      	bne.n	800b010 <SD_PowerON+0xcc>
 800b00c:	2301      	movs	r3, #1
 800b00e:	e000      	b.n	800b012 <SD_PowerON+0xce>
 800b010:	2300      	movs	r3, #0
 800b012:	613b      	str	r3, [r7, #16]

    count++;
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	3301      	adds	r3, #1
 800b018:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b020:	4293      	cmp	r3, r2
 800b022:	d802      	bhi.n	800b02a <SD_PowerON+0xe6>
 800b024:	693b      	ldr	r3, [r7, #16]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d0cc      	beq.n	800afc4 <SD_PowerON+0x80>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800b02a:	68bb      	ldr	r3, [r7, #8]
 800b02c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b030:	4293      	cmp	r3, r2
 800b032:	d902      	bls.n	800b03a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800b034:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b038:	e008      	b.n	800b04c <SD_PowerON+0x108>
  }

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800b03a:	697b      	ldr	r3, [r7, #20]
 800b03c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b040:	2b00      	cmp	r3, #0
 800b042:	d002      	beq.n	800b04a <SD_PowerON+0x106>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2201      	movs	r2, #1
 800b048:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800b04a:	2300      	movs	r3, #0
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	3718      	adds	r7, #24
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}
 800b054:	c1100000 	.word	0xc1100000

0800b058 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b08c      	sub	sp, #48	; 0x30
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
 800b060:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b062:	f7f6 fd8d 	bl	8001b80 <HAL_GetTick>
 800b066:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	2100      	movs	r1, #0
 800b072:	4618      	mov	r0, r3
 800b074:	f003 f859 	bl	800e12a <SDMMC_GetResponse>
 800b078:	4603      	mov	r3, r0
 800b07a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b07e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b082:	d102      	bne.n	800b08a <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b084:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b088:	e0b0      	b.n	800b1ec <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	2140      	movs	r1, #64	; 0x40
 800b090:	4618      	mov	r0, r3
 800b092:	f003 f889 	bl	800e1a8 <SDMMC_CmdBlockLength>
 800b096:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b098:	6a3b      	ldr	r3, [r7, #32]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d005      	beq.n	800b0aa <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800b0a6:	6a3b      	ldr	r3, [r7, #32]
 800b0a8:	e0a0      	b.n	800b1ec <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681a      	ldr	r2, [r3, #0]
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0b2:	041b      	lsls	r3, r3, #16
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	4610      	mov	r0, r2
 800b0b8:	f003 f9c3 	bl	800e442 <SDMMC_CmdAppCommand>
 800b0bc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b0be:	6a3b      	ldr	r3, [r7, #32]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d005      	beq.n	800b0d0 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800b0cc:	6a3b      	ldr	r3, [r7, #32]
 800b0ce:	e08d      	b.n	800b1ec <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b0d0:	f04f 33ff 	mov.w	r3, #4294967295
 800b0d4:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800b0d6:	2340      	movs	r3, #64	; 0x40
 800b0d8:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800b0da:	2360      	movs	r3, #96	; 0x60
 800b0dc:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b0de:	2302      	movs	r3, #2
 800b0e0:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f107 0208 	add.w	r2, r7, #8
 800b0f2:	4611      	mov	r1, r2
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f003 f82b 	bl	800e150 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4618      	mov	r0, r3
 800b100:	f003 faab 	bl	800e65a <SDMMC_CmdStatusRegister>
 800b104:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b106:	6a3b      	ldr	r3, [r7, #32]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d02b      	beq.n	800b164 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800b114:	6a3b      	ldr	r3, [r7, #32]
 800b116:	e069      	b.n	800b1ec <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b11e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b122:	2b00      	cmp	r3, #0
 800b124:	d013      	beq.n	800b14e <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800b126:	2300      	movs	r3, #0
 800b128:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b12a:	e00d      	b.n	800b148 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4618      	mov	r0, r3
 800b132:	f002 ff85 	bl	800e040 <SDMMC_ReadFIFO>
 800b136:	4602      	mov	r2, r0
 800b138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b13a:	601a      	str	r2, [r3, #0]
        pData++;
 800b13c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b13e:	3304      	adds	r3, #4
 800b140:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800b142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b144:	3301      	adds	r3, #1
 800b146:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b14a:	2b07      	cmp	r3, #7
 800b14c:	d9ee      	bls.n	800b12c <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b14e:	f7f6 fd17 	bl	8001b80 <HAL_GetTick>
 800b152:	4602      	mov	r2, r0
 800b154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b156:	1ad3      	subs	r3, r2, r3
 800b158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b15c:	d102      	bne.n	800b164 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b15e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b162:	e043      	b.n	800b1ec <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b16a:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d0d2      	beq.n	800b118 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b178:	f003 0308 	and.w	r3, r3, #8
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d001      	beq.n	800b184 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b180:	2308      	movs	r3, #8
 800b182:	e033      	b.n	800b1ec <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b18a:	f003 0302 	and.w	r3, r3, #2
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d001      	beq.n	800b196 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b192:	2302      	movs	r3, #2
 800b194:	e02a      	b.n	800b1ec <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b19c:	f003 0320 	and.w	r3, r3, #32
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d017      	beq.n	800b1d4 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800b1a4:	2320      	movs	r3, #32
 800b1a6:	e021      	b.n	800b1ec <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	f002 ff47 	bl	800e040 <SDMMC_ReadFIFO>
 800b1b2:	4602      	mov	r2, r0
 800b1b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1b6:	601a      	str	r2, [r3, #0]
    pData++;
 800b1b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1ba:	3304      	adds	r3, #4
 800b1bc:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b1be:	f7f6 fcdf 	bl	8001b80 <HAL_GetTick>
 800b1c2:	4602      	mov	r2, r0
 800b1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c6:	1ad3      	subs	r3, r2, r3
 800b1c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1cc:	d102      	bne.n	800b1d4 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b1ce:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b1d2:	e00b      	b.n	800b1ec <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d1e2      	bne.n	800b1a8 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	4a03      	ldr	r2, [pc, #12]	; (800b1f4 <SD_SendSDStatus+0x19c>)
 800b1e8:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800b1ea:	2300      	movs	r3, #0
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3730      	adds	r7, #48	; 0x30
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}
 800b1f4:	18000f3a 	.word	0x18000f3a

0800b1f8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
 800b200:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d102      	bne.n	800b20e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b208:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b20c:	e018      	b.n	800b240 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681a      	ldr	r2, [r3, #0]
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b216:	041b      	lsls	r3, r3, #16
 800b218:	4619      	mov	r1, r3
 800b21a:	4610      	mov	r0, r2
 800b21c:	f003 f9fa 	bl	800e614 <SDMMC_CmdSendStatus>
 800b220:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d001      	beq.n	800b22c <SD_SendStatus+0x34>
  {
    return errorstate;
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	e009      	b.n	800b240 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	2100      	movs	r1, #0
 800b232:	4618      	mov	r0, r3
 800b234:	f002 ff79 	bl	800e12a <SDMMC_GetResponse>
 800b238:	4602      	mov	r2, r0
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b23e:	2300      	movs	r3, #0
}
 800b240:	4618      	mov	r0, r3
 800b242:	3710      	adds	r7, #16
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}

0800b248 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b086      	sub	sp, #24
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800b250:	2300      	movs	r3, #0
 800b252:	60fb      	str	r3, [r7, #12]
 800b254:	2300      	movs	r3, #0
 800b256:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	2100      	movs	r1, #0
 800b25e:	4618      	mov	r0, r3
 800b260:	f002 ff63 	bl	800e12a <SDMMC_GetResponse>
 800b264:	4603      	mov	r3, r0
 800b266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b26a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b26e:	d102      	bne.n	800b276 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b270:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b274:	e02f      	b.n	800b2d6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b276:	f107 030c 	add.w	r3, r7, #12
 800b27a:	4619      	mov	r1, r3
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f000 f879 	bl	800b374 <SD_FindSCR>
 800b282:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d001      	beq.n	800b28e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	e023      	b.n	800b2d6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b28e:	693b      	ldr	r3, [r7, #16]
 800b290:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b294:	2b00      	cmp	r3, #0
 800b296:	d01c      	beq.n	800b2d2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681a      	ldr	r2, [r3, #0]
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b2a0:	041b      	lsls	r3, r3, #16
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	4610      	mov	r0, r2
 800b2a6:	f003 f8cc 	bl	800e442 <SDMMC_CmdAppCommand>
 800b2aa:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d001      	beq.n	800b2b6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	e00f      	b.n	800b2d6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	2102      	movs	r1, #2
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f003 f903 	bl	800e4c8 <SDMMC_CmdBusWidth>
 800b2c2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b2c4:	697b      	ldr	r3, [r7, #20]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d001      	beq.n	800b2ce <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800b2ca:	697b      	ldr	r3, [r7, #20]
 800b2cc:	e003      	b.n	800b2d6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	e001      	b.n	800b2d6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b2d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	3718      	adds	r7, #24
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	bd80      	pop	{r7, pc}

0800b2de <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800b2de:	b580      	push	{r7, lr}
 800b2e0:	b086      	sub	sp, #24
 800b2e2:	af00      	add	r7, sp, #0
 800b2e4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	60fb      	str	r3, [r7, #12]
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	2100      	movs	r1, #0
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f002 ff18 	bl	800e12a <SDMMC_GetResponse>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b300:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b304:	d102      	bne.n	800b30c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b306:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b30a:	e02f      	b.n	800b36c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b30c:	f107 030c 	add.w	r3, r7, #12
 800b310:	4619      	mov	r1, r3
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 f82e 	bl	800b374 <SD_FindSCR>
 800b318:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d001      	beq.n	800b324 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	e023      	b.n	800b36c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d01c      	beq.n	800b368 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681a      	ldr	r2, [r3, #0]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b336:	041b      	lsls	r3, r3, #16
 800b338:	4619      	mov	r1, r3
 800b33a:	4610      	mov	r0, r2
 800b33c:	f003 f881 	bl	800e442 <SDMMC_CmdAppCommand>
 800b340:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b342:	697b      	ldr	r3, [r7, #20]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d001      	beq.n	800b34c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	e00f      	b.n	800b36c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	2100      	movs	r1, #0
 800b352:	4618      	mov	r0, r3
 800b354:	f003 f8b8 	bl	800e4c8 <SDMMC_CmdBusWidth>
 800b358:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b35a:	697b      	ldr	r3, [r7, #20]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d001      	beq.n	800b364 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b360:	697b      	ldr	r3, [r7, #20]
 800b362:	e003      	b.n	800b36c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b364:	2300      	movs	r3, #0
 800b366:	e001      	b.n	800b36c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b368:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3718      	adds	r7, #24
 800b370:	46bd      	mov	sp, r7
 800b372:	bd80      	pop	{r7, pc}

0800b374 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b08e      	sub	sp, #56	; 0x38
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
 800b37c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b37e:	f7f6 fbff 	bl	8001b80 <HAL_GetTick>
 800b382:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800b384:	2300      	movs	r3, #0
 800b386:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800b388:	2300      	movs	r3, #0
 800b38a:	60bb      	str	r3, [r7, #8]
 800b38c:	2300      	movs	r3, #0
 800b38e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	2108      	movs	r1, #8
 800b39a:	4618      	mov	r0, r3
 800b39c:	f002 ff04 	bl	800e1a8 <SDMMC_CmdBlockLength>
 800b3a0:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b3a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d001      	beq.n	800b3ac <SD_FindSCR+0x38>
  {
    return errorstate;
 800b3a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3aa:	e0ad      	b.n	800b508 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681a      	ldr	r2, [r3, #0]
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3b4:	041b      	lsls	r3, r3, #16
 800b3b6:	4619      	mov	r1, r3
 800b3b8:	4610      	mov	r0, r2
 800b3ba:	f003 f842 	bl	800e442 <SDMMC_CmdAppCommand>
 800b3be:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d001      	beq.n	800b3ca <SD_FindSCR+0x56>
  {
    return errorstate;
 800b3c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3c8:	e09e      	b.n	800b508 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b3ca:	f04f 33ff 	mov.w	r3, #4294967295
 800b3ce:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b3d0:	2308      	movs	r3, #8
 800b3d2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800b3d4:	2330      	movs	r3, #48	; 0x30
 800b3d6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b3d8:	2302      	movs	r3, #2
 800b3da:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f107 0210 	add.w	r2, r7, #16
 800b3ec:	4611      	mov	r1, r2
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f002 feae 	bl	800e150 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f003 f888 	bl	800e50e <SDMMC_CmdSendSCR>
 800b3fe:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b402:	2b00      	cmp	r3, #0
 800b404:	d027      	beq.n	800b456 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800b406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b408:	e07e      	b.n	800b508 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b410:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b414:	2b00      	cmp	r3, #0
 800b416:	d113      	bne.n	800b440 <SD_FindSCR+0xcc>
 800b418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d110      	bne.n	800b440 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	4618      	mov	r0, r3
 800b424:	f002 fe0c 	bl	800e040 <SDMMC_ReadFIFO>
 800b428:	4603      	mov	r3, r0
 800b42a:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	4618      	mov	r0, r3
 800b432:	f002 fe05 	bl	800e040 <SDMMC_ReadFIFO>
 800b436:	4603      	mov	r3, r0
 800b438:	60fb      	str	r3, [r7, #12]
      index++;
 800b43a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b43c:	3301      	adds	r3, #1
 800b43e:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b440:	f7f6 fb9e 	bl	8001b80 <HAL_GetTick>
 800b444:	4602      	mov	r2, r0
 800b446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b448:	1ad3      	subs	r3, r2, r3
 800b44a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b44e:	d102      	bne.n	800b456 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b450:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b454:	e058      	b.n	800b508 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b45c:	f240 532a 	movw	r3, #1322	; 0x52a
 800b460:	4013      	ands	r3, r2
 800b462:	2b00      	cmp	r3, #0
 800b464:	d0d1      	beq.n	800b40a <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b46c:	f003 0308 	and.w	r3, r3, #8
 800b470:	2b00      	cmp	r3, #0
 800b472:	d005      	beq.n	800b480 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	2208      	movs	r2, #8
 800b47a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b47c:	2308      	movs	r3, #8
 800b47e:	e043      	b.n	800b508 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b486:	f003 0302 	and.w	r3, r3, #2
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d005      	beq.n	800b49a <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	2202      	movs	r2, #2
 800b494:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b496:	2302      	movs	r3, #2
 800b498:	e036      	b.n	800b508 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4a0:	f003 0320 	and.w	r3, r3, #32
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d005      	beq.n	800b4b4 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	2220      	movs	r2, #32
 800b4ae:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b4b0:	2320      	movs	r3, #32
 800b4b2:	e029      	b.n	800b508 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	4a15      	ldr	r2, [pc, #84]	; (800b510 <SD_FindSCR+0x19c>)
 800b4ba:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	061a      	lsls	r2, r3, #24
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	021b      	lsls	r3, r3, #8
 800b4c4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b4c8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	0a1b      	lsrs	r3, r3, #8
 800b4ce:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800b4d2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	0e1b      	lsrs	r3, r3, #24
 800b4d8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800b4da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4dc:	601a      	str	r2, [r3, #0]
    scr++;
 800b4de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4e0:	3304      	adds	r3, #4
 800b4e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	061a      	lsls	r2, r3, #24
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	021b      	lsls	r3, r3, #8
 800b4ec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b4f0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b4f2:	68bb      	ldr	r3, [r7, #8]
 800b4f4:	0a1b      	lsrs	r3, r3, #8
 800b4f6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800b4fa:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	0e1b      	lsrs	r3, r3, #24
 800b500:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800b502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b504:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b506:	2300      	movs	r3, #0
}
 800b508:	4618      	mov	r0, r3
 800b50a:	3738      	adds	r7, #56	; 0x38
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}
 800b510:	18000f3a 	.word	0x18000f3a

0800b514 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b086      	sub	sp, #24
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b520:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b526:	2b1f      	cmp	r3, #31
 800b528:	d936      	bls.n	800b598 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800b52a:	2300      	movs	r3, #0
 800b52c:	617b      	str	r3, [r7, #20]
 800b52e:	e027      	b.n	800b580 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	4618      	mov	r0, r3
 800b536:	f002 fd83 	bl	800e040 <SDMMC_ReadFIFO>
 800b53a:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	b2da      	uxtb	r2, r3
 800b540:	693b      	ldr	r3, [r7, #16]
 800b542:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	3301      	adds	r3, #1
 800b548:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	0a1b      	lsrs	r3, r3, #8
 800b54e:	b2da      	uxtb	r2, r3
 800b550:	693b      	ldr	r3, [r7, #16]
 800b552:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b554:	693b      	ldr	r3, [r7, #16]
 800b556:	3301      	adds	r3, #1
 800b558:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	0c1b      	lsrs	r3, r3, #16
 800b55e:	b2da      	uxtb	r2, r3
 800b560:	693b      	ldr	r3, [r7, #16]
 800b562:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b564:	693b      	ldr	r3, [r7, #16]
 800b566:	3301      	adds	r3, #1
 800b568:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	0e1b      	lsrs	r3, r3, #24
 800b56e:	b2da      	uxtb	r2, r3
 800b570:	693b      	ldr	r3, [r7, #16]
 800b572:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b574:	693b      	ldr	r3, [r7, #16]
 800b576:	3301      	adds	r3, #1
 800b578:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	3301      	adds	r3, #1
 800b57e:	617b      	str	r3, [r7, #20]
 800b580:	697b      	ldr	r3, [r7, #20]
 800b582:	2b07      	cmp	r3, #7
 800b584:	d9d4      	bls.n	800b530 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	693a      	ldr	r2, [r7, #16]
 800b58a:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b590:	f1a3 0220 	sub.w	r2, r3, #32
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800b598:	bf00      	nop
 800b59a:	3718      	adds	r7, #24
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b086      	sub	sp, #24
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	69db      	ldr	r3, [r3, #28]
 800b5ac:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6a1b      	ldr	r3, [r3, #32]
 800b5b2:	2b1f      	cmp	r3, #31
 800b5b4:	d93a      	bls.n	800b62c <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	617b      	str	r3, [r7, #20]
 800b5ba:	e02b      	b.n	800b614 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800b5bc:	693b      	ldr	r3, [r7, #16]
 800b5be:	781b      	ldrb	r3, [r3, #0]
 800b5c0:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	3301      	adds	r3, #1
 800b5c6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800b5c8:	693b      	ldr	r3, [r7, #16]
 800b5ca:	781b      	ldrb	r3, [r3, #0]
 800b5cc:	021a      	lsls	r2, r3, #8
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b5d4:	693b      	ldr	r3, [r7, #16]
 800b5d6:	3301      	adds	r3, #1
 800b5d8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800b5da:	693b      	ldr	r3, [r7, #16]
 800b5dc:	781b      	ldrb	r3, [r3, #0]
 800b5de:	041a      	lsls	r2, r3, #16
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	4313      	orrs	r3, r2
 800b5e4:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b5e6:	693b      	ldr	r3, [r7, #16]
 800b5e8:	3301      	adds	r3, #1
 800b5ea:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	781b      	ldrb	r3, [r3, #0]
 800b5f0:	061a      	lsls	r2, r3, #24
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	4313      	orrs	r3, r2
 800b5f6:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b5f8:	693b      	ldr	r3, [r7, #16]
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f107 020c 	add.w	r2, r7, #12
 800b606:	4611      	mov	r1, r2
 800b608:	4618      	mov	r0, r3
 800b60a:	f002 fd26 	bl	800e05a <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	3301      	adds	r3, #1
 800b612:	617b      	str	r3, [r7, #20]
 800b614:	697b      	ldr	r3, [r7, #20]
 800b616:	2b07      	cmp	r3, #7
 800b618:	d9d0      	bls.n	800b5bc <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	693a      	ldr	r2, [r7, #16]
 800b61e:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	6a1b      	ldr	r3, [r3, #32]
 800b624:	f1a3 0220 	sub.w	r2, r3, #32
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	621a      	str	r2, [r3, #32]
  }
}
 800b62c:	bf00      	nop
 800b62e:	3718      	adds	r7, #24
 800b630:	46bd      	mov	sp, r7
 800b632:	bd80      	pop	{r7, pc}

0800b634 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800b634:	b480      	push	{r7}
 800b636:	b083      	sub	sp, #12
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800b63c:	bf00      	nop
 800b63e:	370c      	adds	r7, #12
 800b640:	46bd      	mov	sp, r7
 800b642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b646:	4770      	bx	lr

0800b648 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800b648:	b480      	push	{r7}
 800b64a:	b083      	sub	sp, #12
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800b650:	bf00      	nop
 800b652:	370c      	adds	r7, #12
 800b654:	46bd      	mov	sp, r7
 800b656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65a:	4770      	bx	lr

0800b65c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800b65c:	b480      	push	{r7}
 800b65e:	b083      	sub	sp, #12
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800b664:	bf00      	nop
 800b666:	370c      	adds	r7, #12
 800b668:	46bd      	mov	sp, r7
 800b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66e:	4770      	bx	lr

0800b670 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800b670:	b480      	push	{r7}
 800b672:	b083      	sub	sp, #12
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800b678:	bf00      	nop
 800b67a:	370c      	adds	r7, #12
 800b67c:	46bd      	mov	sp, r7
 800b67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b682:	4770      	bx	lr

0800b684 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b082      	sub	sp, #8
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d101      	bne.n	800b696 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b692:	2301      	movs	r3, #1
 800b694:	e049      	b.n	800b72a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b69c:	b2db      	uxtb	r3, r3
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d106      	bne.n	800b6b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f7f5 ff5a 	bl	8001564 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2202      	movs	r2, #2
 800b6b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681a      	ldr	r2, [r3, #0]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	3304      	adds	r3, #4
 800b6c0:	4619      	mov	r1, r3
 800b6c2:	4610      	mov	r0, r2
 800b6c4:	f000 fbec 	bl	800bea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2201      	movs	r2, #1
 800b6d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2201      	movs	r2, #1
 800b6dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2201      	movs	r2, #1
 800b6e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2201      	movs	r2, #1
 800b6ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2201      	movs	r2, #1
 800b704:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2201      	movs	r2, #1
 800b70c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2201      	movs	r2, #1
 800b714:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2201      	movs	r2, #1
 800b71c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2201      	movs	r2, #1
 800b724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b728:	2300      	movs	r3, #0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3708      	adds	r7, #8
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}

0800b732 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b732:	b580      	push	{r7, lr}
 800b734:	b082      	sub	sp, #8
 800b736:	af00      	add	r7, sp, #0
 800b738:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d101      	bne.n	800b744 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b740:	2301      	movs	r3, #1
 800b742:	e049      	b.n	800b7d8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b74a:	b2db      	uxtb	r3, r3
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d106      	bne.n	800b75e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2200      	movs	r2, #0
 800b754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f000 f841 	bl	800b7e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2202      	movs	r2, #2
 800b762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681a      	ldr	r2, [r3, #0]
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	3304      	adds	r3, #4
 800b76e:	4619      	mov	r1, r3
 800b770:	4610      	mov	r0, r2
 800b772:	f000 fb95 	bl	800bea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2201      	movs	r2, #1
 800b77a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2201      	movs	r2, #1
 800b782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2201      	movs	r2, #1
 800b78a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2201      	movs	r2, #1
 800b792:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2201      	movs	r2, #1
 800b79a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2201      	movs	r2, #1
 800b7a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	2201      	movs	r2, #1
 800b7aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	2201      	movs	r2, #1
 800b7b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2201      	movs	r2, #1
 800b7ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2201      	movs	r2, #1
 800b7ca:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2201      	movs	r2, #1
 800b7d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b7d6:	2300      	movs	r3, #0
}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3708      	adds	r7, #8
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}

0800b7e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b083      	sub	sp, #12
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b7e8:	bf00      	nop
 800b7ea:	370c      	adds	r7, #12
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f2:	4770      	bx	lr

0800b7f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b082      	sub	sp, #8
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	691b      	ldr	r3, [r3, #16]
 800b802:	f003 0302 	and.w	r3, r3, #2
 800b806:	2b02      	cmp	r3, #2
 800b808:	d122      	bne.n	800b850 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	68db      	ldr	r3, [r3, #12]
 800b810:	f003 0302 	and.w	r3, r3, #2
 800b814:	2b02      	cmp	r3, #2
 800b816:	d11b      	bne.n	800b850 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	f06f 0202 	mvn.w	r2, #2
 800b820:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2201      	movs	r2, #1
 800b826:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	699b      	ldr	r3, [r3, #24]
 800b82e:	f003 0303 	and.w	r3, r3, #3
 800b832:	2b00      	cmp	r3, #0
 800b834:	d003      	beq.n	800b83e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f000 fb14 	bl	800be64 <HAL_TIM_IC_CaptureCallback>
 800b83c:	e005      	b.n	800b84a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f000 fb06 	bl	800be50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b844:	6878      	ldr	r0, [r7, #4]
 800b846:	f000 fb17 	bl	800be78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	2200      	movs	r2, #0
 800b84e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	691b      	ldr	r3, [r3, #16]
 800b856:	f003 0304 	and.w	r3, r3, #4
 800b85a:	2b04      	cmp	r3, #4
 800b85c:	d122      	bne.n	800b8a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	68db      	ldr	r3, [r3, #12]
 800b864:	f003 0304 	and.w	r3, r3, #4
 800b868:	2b04      	cmp	r3, #4
 800b86a:	d11b      	bne.n	800b8a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f06f 0204 	mvn.w	r2, #4
 800b874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	2202      	movs	r2, #2
 800b87a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	699b      	ldr	r3, [r3, #24]
 800b882:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b886:	2b00      	cmp	r3, #0
 800b888:	d003      	beq.n	800b892 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f000 faea 	bl	800be64 <HAL_TIM_IC_CaptureCallback>
 800b890:	e005      	b.n	800b89e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f000 fadc 	bl	800be50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 faed 	bl	800be78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	691b      	ldr	r3, [r3, #16]
 800b8aa:	f003 0308 	and.w	r3, r3, #8
 800b8ae:	2b08      	cmp	r3, #8
 800b8b0:	d122      	bne.n	800b8f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	68db      	ldr	r3, [r3, #12]
 800b8b8:	f003 0308 	and.w	r3, r3, #8
 800b8bc:	2b08      	cmp	r3, #8
 800b8be:	d11b      	bne.n	800b8f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f06f 0208 	mvn.w	r2, #8
 800b8c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2204      	movs	r2, #4
 800b8ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	69db      	ldr	r3, [r3, #28]
 800b8d6:	f003 0303 	and.w	r3, r3, #3
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d003      	beq.n	800b8e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f000 fac0 	bl	800be64 <HAL_TIM_IC_CaptureCallback>
 800b8e4:	e005      	b.n	800b8f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f000 fab2 	bl	800be50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b8ec:	6878      	ldr	r0, [r7, #4]
 800b8ee:	f000 fac3 	bl	800be78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	f003 0310 	and.w	r3, r3, #16
 800b902:	2b10      	cmp	r3, #16
 800b904:	d122      	bne.n	800b94c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	68db      	ldr	r3, [r3, #12]
 800b90c:	f003 0310 	and.w	r3, r3, #16
 800b910:	2b10      	cmp	r3, #16
 800b912:	d11b      	bne.n	800b94c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	f06f 0210 	mvn.w	r2, #16
 800b91c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2208      	movs	r2, #8
 800b922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	69db      	ldr	r3, [r3, #28]
 800b92a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d003      	beq.n	800b93a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f000 fa96 	bl	800be64 <HAL_TIM_IC_CaptureCallback>
 800b938:	e005      	b.n	800b946 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	f000 fa88 	bl	800be50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f000 fa99 	bl	800be78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2200      	movs	r2, #0
 800b94a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	691b      	ldr	r3, [r3, #16]
 800b952:	f003 0301 	and.w	r3, r3, #1
 800b956:	2b01      	cmp	r3, #1
 800b958:	d10e      	bne.n	800b978 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	68db      	ldr	r3, [r3, #12]
 800b960:	f003 0301 	and.w	r3, r3, #1
 800b964:	2b01      	cmp	r3, #1
 800b966:	d107      	bne.n	800b978 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f06f 0201 	mvn.w	r2, #1
 800b970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f000 fa62 	bl	800be3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	691b      	ldr	r3, [r3, #16]
 800b97e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b982:	2b80      	cmp	r3, #128	; 0x80
 800b984:	d10e      	bne.n	800b9a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	68db      	ldr	r3, [r3, #12]
 800b98c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b990:	2b80      	cmp	r3, #128	; 0x80
 800b992:	d107      	bne.n	800b9a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b99c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f000 ff94 	bl	800c8cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	691b      	ldr	r3, [r3, #16]
 800b9aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b9b2:	d10e      	bne.n	800b9d2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	68db      	ldr	r3, [r3, #12]
 800b9ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9be:	2b80      	cmp	r3, #128	; 0x80
 800b9c0:	d107      	bne.n	800b9d2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b9ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	f000 ff87 	bl	800c8e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	691b      	ldr	r3, [r3, #16]
 800b9d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9dc:	2b40      	cmp	r3, #64	; 0x40
 800b9de:	d10e      	bne.n	800b9fe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	68db      	ldr	r3, [r3, #12]
 800b9e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9ea:	2b40      	cmp	r3, #64	; 0x40
 800b9ec:	d107      	bne.n	800b9fe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b9f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	f000 fa47 	bl	800be8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	691b      	ldr	r3, [r3, #16]
 800ba04:	f003 0320 	and.w	r3, r3, #32
 800ba08:	2b20      	cmp	r3, #32
 800ba0a:	d10e      	bne.n	800ba2a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	68db      	ldr	r3, [r3, #12]
 800ba12:	f003 0320 	and.w	r3, r3, #32
 800ba16:	2b20      	cmp	r3, #32
 800ba18:	d107      	bne.n	800ba2a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f06f 0220 	mvn.w	r2, #32
 800ba22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	f000 ff47 	bl	800c8b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ba2a:	bf00      	nop
 800ba2c:	3708      	adds	r7, #8
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}
	...

0800ba34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b084      	sub	sp, #16
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	60f8      	str	r0, [r7, #12]
 800ba3c:	60b9      	str	r1, [r7, #8]
 800ba3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ba46:	2b01      	cmp	r3, #1
 800ba48:	d101      	bne.n	800ba4e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800ba4a:	2302      	movs	r3, #2
 800ba4c:	e0fd      	b.n	800bc4a <HAL_TIM_PWM_ConfigChannel+0x216>
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	2201      	movs	r2, #1
 800ba52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2b14      	cmp	r3, #20
 800ba5a:	f200 80f0 	bhi.w	800bc3e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800ba5e:	a201      	add	r2, pc, #4	; (adr r2, 800ba64 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800ba60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba64:	0800bab9 	.word	0x0800bab9
 800ba68:	0800bc3f 	.word	0x0800bc3f
 800ba6c:	0800bc3f 	.word	0x0800bc3f
 800ba70:	0800bc3f 	.word	0x0800bc3f
 800ba74:	0800baf9 	.word	0x0800baf9
 800ba78:	0800bc3f 	.word	0x0800bc3f
 800ba7c:	0800bc3f 	.word	0x0800bc3f
 800ba80:	0800bc3f 	.word	0x0800bc3f
 800ba84:	0800bb3b 	.word	0x0800bb3b
 800ba88:	0800bc3f 	.word	0x0800bc3f
 800ba8c:	0800bc3f 	.word	0x0800bc3f
 800ba90:	0800bc3f 	.word	0x0800bc3f
 800ba94:	0800bb7b 	.word	0x0800bb7b
 800ba98:	0800bc3f 	.word	0x0800bc3f
 800ba9c:	0800bc3f 	.word	0x0800bc3f
 800baa0:	0800bc3f 	.word	0x0800bc3f
 800baa4:	0800bbbd 	.word	0x0800bbbd
 800baa8:	0800bc3f 	.word	0x0800bc3f
 800baac:	0800bc3f 	.word	0x0800bc3f
 800bab0:	0800bc3f 	.word	0x0800bc3f
 800bab4:	0800bbfd 	.word	0x0800bbfd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	68b9      	ldr	r1, [r7, #8]
 800babe:	4618      	mov	r0, r3
 800bac0:	f000 fa88 	bl	800bfd4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	699a      	ldr	r2, [r3, #24]
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f042 0208 	orr.w	r2, r2, #8
 800bad2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	699a      	ldr	r2, [r3, #24]
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f022 0204 	bic.w	r2, r2, #4
 800bae2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	6999      	ldr	r1, [r3, #24]
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	691a      	ldr	r2, [r3, #16]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	430a      	orrs	r2, r1
 800baf4:	619a      	str	r2, [r3, #24]
      break;
 800baf6:	e0a3      	b.n	800bc40 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	68b9      	ldr	r1, [r7, #8]
 800bafe:	4618      	mov	r0, r3
 800bb00:	f000 faf8 	bl	800c0f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	699a      	ldr	r2, [r3, #24]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bb12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	699a      	ldr	r2, [r3, #24]
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bb22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	6999      	ldr	r1, [r3, #24]
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	691b      	ldr	r3, [r3, #16]
 800bb2e:	021a      	lsls	r2, r3, #8
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	430a      	orrs	r2, r1
 800bb36:	619a      	str	r2, [r3, #24]
      break;
 800bb38:	e082      	b.n	800bc40 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	68b9      	ldr	r1, [r7, #8]
 800bb40:	4618      	mov	r0, r3
 800bb42:	f000 fb61 	bl	800c208 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	69da      	ldr	r2, [r3, #28]
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f042 0208 	orr.w	r2, r2, #8
 800bb54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	69da      	ldr	r2, [r3, #28]
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f022 0204 	bic.w	r2, r2, #4
 800bb64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	69d9      	ldr	r1, [r3, #28]
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	691a      	ldr	r2, [r3, #16]
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	430a      	orrs	r2, r1
 800bb76:	61da      	str	r2, [r3, #28]
      break;
 800bb78:	e062      	b.n	800bc40 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	68b9      	ldr	r1, [r7, #8]
 800bb80:	4618      	mov	r0, r3
 800bb82:	f000 fbc7 	bl	800c314 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	69da      	ldr	r2, [r3, #28]
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bb94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	69da      	ldr	r2, [r3, #28]
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bba4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	69d9      	ldr	r1, [r3, #28]
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	691b      	ldr	r3, [r3, #16]
 800bbb0:	021a      	lsls	r2, r3, #8
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	430a      	orrs	r2, r1
 800bbb8:	61da      	str	r2, [r3, #28]
      break;
 800bbba:	e041      	b.n	800bc40 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	68b9      	ldr	r1, [r7, #8]
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f000 fc0e 	bl	800c3e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f042 0208 	orr.w	r2, r2, #8
 800bbd6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	f022 0204 	bic.w	r2, r2, #4
 800bbe6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	691a      	ldr	r2, [r3, #16]
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	430a      	orrs	r2, r1
 800bbf8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800bbfa:	e021      	b.n	800bc40 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	68b9      	ldr	r1, [r7, #8]
 800bc02:	4618      	mov	r0, r3
 800bc04:	f000 fc50 	bl	800c4a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bc16:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bc26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	691b      	ldr	r3, [r3, #16]
 800bc32:	021a      	lsls	r2, r3, #8
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	430a      	orrs	r2, r1
 800bc3a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800bc3c:	e000      	b.n	800bc40 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800bc3e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	2200      	movs	r2, #0
 800bc44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bc48:	2300      	movs	r3, #0
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3710      	adds	r7, #16
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}
 800bc52:	bf00      	nop

0800bc54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b084      	sub	sp, #16
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
 800bc5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bc64:	2b01      	cmp	r3, #1
 800bc66:	d101      	bne.n	800bc6c <HAL_TIM_ConfigClockSource+0x18>
 800bc68:	2302      	movs	r3, #2
 800bc6a:	e0db      	b.n	800be24 <HAL_TIM_ConfigClockSource+0x1d0>
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2201      	movs	r2, #1
 800bc70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2202      	movs	r2, #2
 800bc78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	689b      	ldr	r3, [r3, #8]
 800bc82:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bc84:	68fa      	ldr	r2, [r7, #12]
 800bc86:	4b69      	ldr	r3, [pc, #420]	; (800be2c <HAL_TIM_ConfigClockSource+0x1d8>)
 800bc88:	4013      	ands	r3, r2
 800bc8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bc92:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	68fa      	ldr	r2, [r7, #12]
 800bc9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bc9c:	683b      	ldr	r3, [r7, #0]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	4a63      	ldr	r2, [pc, #396]	; (800be30 <HAL_TIM_ConfigClockSource+0x1dc>)
 800bca2:	4293      	cmp	r3, r2
 800bca4:	f000 80a9 	beq.w	800bdfa <HAL_TIM_ConfigClockSource+0x1a6>
 800bca8:	4a61      	ldr	r2, [pc, #388]	; (800be30 <HAL_TIM_ConfigClockSource+0x1dc>)
 800bcaa:	4293      	cmp	r3, r2
 800bcac:	f200 80ae 	bhi.w	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bcb0:	4a60      	ldr	r2, [pc, #384]	; (800be34 <HAL_TIM_ConfigClockSource+0x1e0>)
 800bcb2:	4293      	cmp	r3, r2
 800bcb4:	f000 80a1 	beq.w	800bdfa <HAL_TIM_ConfigClockSource+0x1a6>
 800bcb8:	4a5e      	ldr	r2, [pc, #376]	; (800be34 <HAL_TIM_ConfigClockSource+0x1e0>)
 800bcba:	4293      	cmp	r3, r2
 800bcbc:	f200 80a6 	bhi.w	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bcc0:	4a5d      	ldr	r2, [pc, #372]	; (800be38 <HAL_TIM_ConfigClockSource+0x1e4>)
 800bcc2:	4293      	cmp	r3, r2
 800bcc4:	f000 8099 	beq.w	800bdfa <HAL_TIM_ConfigClockSource+0x1a6>
 800bcc8:	4a5b      	ldr	r2, [pc, #364]	; (800be38 <HAL_TIM_ConfigClockSource+0x1e4>)
 800bcca:	4293      	cmp	r3, r2
 800bccc:	f200 809e 	bhi.w	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bcd0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bcd4:	f000 8091 	beq.w	800bdfa <HAL_TIM_ConfigClockSource+0x1a6>
 800bcd8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800bcdc:	f200 8096 	bhi.w	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bce0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bce4:	f000 8089 	beq.w	800bdfa <HAL_TIM_ConfigClockSource+0x1a6>
 800bce8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bcec:	f200 808e 	bhi.w	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bcf0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bcf4:	d03e      	beq.n	800bd74 <HAL_TIM_ConfigClockSource+0x120>
 800bcf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bcfa:	f200 8087 	bhi.w	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bcfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bd02:	f000 8085 	beq.w	800be10 <HAL_TIM_ConfigClockSource+0x1bc>
 800bd06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bd0a:	d87f      	bhi.n	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bd0c:	2b70      	cmp	r3, #112	; 0x70
 800bd0e:	d01a      	beq.n	800bd46 <HAL_TIM_ConfigClockSource+0xf2>
 800bd10:	2b70      	cmp	r3, #112	; 0x70
 800bd12:	d87b      	bhi.n	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bd14:	2b60      	cmp	r3, #96	; 0x60
 800bd16:	d050      	beq.n	800bdba <HAL_TIM_ConfigClockSource+0x166>
 800bd18:	2b60      	cmp	r3, #96	; 0x60
 800bd1a:	d877      	bhi.n	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bd1c:	2b50      	cmp	r3, #80	; 0x50
 800bd1e:	d03c      	beq.n	800bd9a <HAL_TIM_ConfigClockSource+0x146>
 800bd20:	2b50      	cmp	r3, #80	; 0x50
 800bd22:	d873      	bhi.n	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bd24:	2b40      	cmp	r3, #64	; 0x40
 800bd26:	d058      	beq.n	800bdda <HAL_TIM_ConfigClockSource+0x186>
 800bd28:	2b40      	cmp	r3, #64	; 0x40
 800bd2a:	d86f      	bhi.n	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bd2c:	2b30      	cmp	r3, #48	; 0x30
 800bd2e:	d064      	beq.n	800bdfa <HAL_TIM_ConfigClockSource+0x1a6>
 800bd30:	2b30      	cmp	r3, #48	; 0x30
 800bd32:	d86b      	bhi.n	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bd34:	2b20      	cmp	r3, #32
 800bd36:	d060      	beq.n	800bdfa <HAL_TIM_ConfigClockSource+0x1a6>
 800bd38:	2b20      	cmp	r3, #32
 800bd3a:	d867      	bhi.n	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d05c      	beq.n	800bdfa <HAL_TIM_ConfigClockSource+0x1a6>
 800bd40:	2b10      	cmp	r3, #16
 800bd42:	d05a      	beq.n	800bdfa <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800bd44:	e062      	b.n	800be0c <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	6818      	ldr	r0, [r3, #0]
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	6899      	ldr	r1, [r3, #8]
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	685a      	ldr	r2, [r3, #4]
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	68db      	ldr	r3, [r3, #12]
 800bd56:	f000 fc89 	bl	800c66c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	689b      	ldr	r3, [r3, #8]
 800bd60:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bd68:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	68fa      	ldr	r2, [r7, #12]
 800bd70:	609a      	str	r2, [r3, #8]
      break;
 800bd72:	e04e      	b.n	800be12 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6818      	ldr	r0, [r3, #0]
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	6899      	ldr	r1, [r3, #8]
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	685a      	ldr	r2, [r3, #4]
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	68db      	ldr	r3, [r3, #12]
 800bd84:	f000 fc72 	bl	800c66c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	689a      	ldr	r2, [r3, #8]
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bd96:	609a      	str	r2, [r3, #8]
      break;
 800bd98:	e03b      	b.n	800be12 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6818      	ldr	r0, [r3, #0]
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	6859      	ldr	r1, [r3, #4]
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	68db      	ldr	r3, [r3, #12]
 800bda6:	461a      	mov	r2, r3
 800bda8:	f000 fbe2 	bl	800c570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	2150      	movs	r1, #80	; 0x50
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f000 fc3c 	bl	800c630 <TIM_ITRx_SetConfig>
      break;
 800bdb8:	e02b      	b.n	800be12 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	6818      	ldr	r0, [r3, #0]
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	6859      	ldr	r1, [r3, #4]
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	68db      	ldr	r3, [r3, #12]
 800bdc6:	461a      	mov	r2, r3
 800bdc8:	f000 fc01 	bl	800c5ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	2160      	movs	r1, #96	; 0x60
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	f000 fc2c 	bl	800c630 <TIM_ITRx_SetConfig>
      break;
 800bdd8:	e01b      	b.n	800be12 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	6818      	ldr	r0, [r3, #0]
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	6859      	ldr	r1, [r3, #4]
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	68db      	ldr	r3, [r3, #12]
 800bde6:	461a      	mov	r2, r3
 800bde8:	f000 fbc2 	bl	800c570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	2140      	movs	r1, #64	; 0x40
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	f000 fc1c 	bl	800c630 <TIM_ITRx_SetConfig>
      break;
 800bdf8:	e00b      	b.n	800be12 <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681a      	ldr	r2, [r3, #0]
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	4619      	mov	r1, r3
 800be04:	4610      	mov	r0, r2
 800be06:	f000 fc13 	bl	800c630 <TIM_ITRx_SetConfig>
        break;
 800be0a:	e002      	b.n	800be12 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800be0c:	bf00      	nop
 800be0e:	e000      	b.n	800be12 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800be10:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	2201      	movs	r2, #1
 800be16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2200      	movs	r2, #0
 800be1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800be22:	2300      	movs	r3, #0
}
 800be24:	4618      	mov	r0, r3
 800be26:	3710      	adds	r7, #16
 800be28:	46bd      	mov	sp, r7
 800be2a:	bd80      	pop	{r7, pc}
 800be2c:	ffceff88 	.word	0xffceff88
 800be30:	00100040 	.word	0x00100040
 800be34:	00100030 	.word	0x00100030
 800be38:	00100020 	.word	0x00100020

0800be3c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800be3c:	b480      	push	{r7}
 800be3e:	b083      	sub	sp, #12
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800be44:	bf00      	nop
 800be46:	370c      	adds	r7, #12
 800be48:	46bd      	mov	sp, r7
 800be4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4e:	4770      	bx	lr

0800be50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800be50:	b480      	push	{r7}
 800be52:	b083      	sub	sp, #12
 800be54:	af00      	add	r7, sp, #0
 800be56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800be58:	bf00      	nop
 800be5a:	370c      	adds	r7, #12
 800be5c:	46bd      	mov	sp, r7
 800be5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be62:	4770      	bx	lr

0800be64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800be64:	b480      	push	{r7}
 800be66:	b083      	sub	sp, #12
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800be6c:	bf00      	nop
 800be6e:	370c      	adds	r7, #12
 800be70:	46bd      	mov	sp, r7
 800be72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be76:	4770      	bx	lr

0800be78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800be78:	b480      	push	{r7}
 800be7a:	b083      	sub	sp, #12
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800be80:	bf00      	nop
 800be82:	370c      	adds	r7, #12
 800be84:	46bd      	mov	sp, r7
 800be86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8a:	4770      	bx	lr

0800be8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800be8c:	b480      	push	{r7}
 800be8e:	b083      	sub	sp, #12
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800be94:	bf00      	nop
 800be96:	370c      	adds	r7, #12
 800be98:	46bd      	mov	sp, r7
 800be9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9e:	4770      	bx	lr

0800bea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800bea0:	b480      	push	{r7}
 800bea2:	b085      	sub	sp, #20
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
 800bea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	4a40      	ldr	r2, [pc, #256]	; (800bfb4 <TIM_Base_SetConfig+0x114>)
 800beb4:	4293      	cmp	r3, r2
 800beb6:	d013      	beq.n	800bee0 <TIM_Base_SetConfig+0x40>
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bebe:	d00f      	beq.n	800bee0 <TIM_Base_SetConfig+0x40>
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	4a3d      	ldr	r2, [pc, #244]	; (800bfb8 <TIM_Base_SetConfig+0x118>)
 800bec4:	4293      	cmp	r3, r2
 800bec6:	d00b      	beq.n	800bee0 <TIM_Base_SetConfig+0x40>
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	4a3c      	ldr	r2, [pc, #240]	; (800bfbc <TIM_Base_SetConfig+0x11c>)
 800becc:	4293      	cmp	r3, r2
 800bece:	d007      	beq.n	800bee0 <TIM_Base_SetConfig+0x40>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	4a3b      	ldr	r2, [pc, #236]	; (800bfc0 <TIM_Base_SetConfig+0x120>)
 800bed4:	4293      	cmp	r3, r2
 800bed6:	d003      	beq.n	800bee0 <TIM_Base_SetConfig+0x40>
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	4a3a      	ldr	r2, [pc, #232]	; (800bfc4 <TIM_Base_SetConfig+0x124>)
 800bedc:	4293      	cmp	r3, r2
 800bede:	d108      	bne.n	800bef2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bee6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bee8:	683b      	ldr	r3, [r7, #0]
 800beea:	685b      	ldr	r3, [r3, #4]
 800beec:	68fa      	ldr	r2, [r7, #12]
 800beee:	4313      	orrs	r3, r2
 800bef0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	4a2f      	ldr	r2, [pc, #188]	; (800bfb4 <TIM_Base_SetConfig+0x114>)
 800bef6:	4293      	cmp	r3, r2
 800bef8:	d01f      	beq.n	800bf3a <TIM_Base_SetConfig+0x9a>
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bf00:	d01b      	beq.n	800bf3a <TIM_Base_SetConfig+0x9a>
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	4a2c      	ldr	r2, [pc, #176]	; (800bfb8 <TIM_Base_SetConfig+0x118>)
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d017      	beq.n	800bf3a <TIM_Base_SetConfig+0x9a>
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	4a2b      	ldr	r2, [pc, #172]	; (800bfbc <TIM_Base_SetConfig+0x11c>)
 800bf0e:	4293      	cmp	r3, r2
 800bf10:	d013      	beq.n	800bf3a <TIM_Base_SetConfig+0x9a>
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	4a2a      	ldr	r2, [pc, #168]	; (800bfc0 <TIM_Base_SetConfig+0x120>)
 800bf16:	4293      	cmp	r3, r2
 800bf18:	d00f      	beq.n	800bf3a <TIM_Base_SetConfig+0x9a>
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	4a29      	ldr	r2, [pc, #164]	; (800bfc4 <TIM_Base_SetConfig+0x124>)
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d00b      	beq.n	800bf3a <TIM_Base_SetConfig+0x9a>
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	4a28      	ldr	r2, [pc, #160]	; (800bfc8 <TIM_Base_SetConfig+0x128>)
 800bf26:	4293      	cmp	r3, r2
 800bf28:	d007      	beq.n	800bf3a <TIM_Base_SetConfig+0x9a>
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	4a27      	ldr	r2, [pc, #156]	; (800bfcc <TIM_Base_SetConfig+0x12c>)
 800bf2e:	4293      	cmp	r3, r2
 800bf30:	d003      	beq.n	800bf3a <TIM_Base_SetConfig+0x9a>
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	4a26      	ldr	r2, [pc, #152]	; (800bfd0 <TIM_Base_SetConfig+0x130>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d108      	bne.n	800bf4c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bf40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	68db      	ldr	r3, [r3, #12]
 800bf46:	68fa      	ldr	r2, [r7, #12]
 800bf48:	4313      	orrs	r3, r2
 800bf4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	695b      	ldr	r3, [r3, #20]
 800bf56:	4313      	orrs	r3, r2
 800bf58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	68fa      	ldr	r2, [r7, #12]
 800bf5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bf60:	683b      	ldr	r3, [r7, #0]
 800bf62:	689a      	ldr	r2, [r3, #8]
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bf68:	683b      	ldr	r3, [r7, #0]
 800bf6a:	681a      	ldr	r2, [r3, #0]
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	4a10      	ldr	r2, [pc, #64]	; (800bfb4 <TIM_Base_SetConfig+0x114>)
 800bf74:	4293      	cmp	r3, r2
 800bf76:	d00f      	beq.n	800bf98 <TIM_Base_SetConfig+0xf8>
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	4a12      	ldr	r2, [pc, #72]	; (800bfc4 <TIM_Base_SetConfig+0x124>)
 800bf7c:	4293      	cmp	r3, r2
 800bf7e:	d00b      	beq.n	800bf98 <TIM_Base_SetConfig+0xf8>
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	4a11      	ldr	r2, [pc, #68]	; (800bfc8 <TIM_Base_SetConfig+0x128>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d007      	beq.n	800bf98 <TIM_Base_SetConfig+0xf8>
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	4a10      	ldr	r2, [pc, #64]	; (800bfcc <TIM_Base_SetConfig+0x12c>)
 800bf8c:	4293      	cmp	r3, r2
 800bf8e:	d003      	beq.n	800bf98 <TIM_Base_SetConfig+0xf8>
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	4a0f      	ldr	r2, [pc, #60]	; (800bfd0 <TIM_Base_SetConfig+0x130>)
 800bf94:	4293      	cmp	r3, r2
 800bf96:	d103      	bne.n	800bfa0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bf98:	683b      	ldr	r3, [r7, #0]
 800bf9a:	691a      	ldr	r2, [r3, #16]
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2201      	movs	r2, #1
 800bfa4:	615a      	str	r2, [r3, #20]
}
 800bfa6:	bf00      	nop
 800bfa8:	3714      	adds	r7, #20
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb0:	4770      	bx	lr
 800bfb2:	bf00      	nop
 800bfb4:	40010000 	.word	0x40010000
 800bfb8:	40000400 	.word	0x40000400
 800bfbc:	40000800 	.word	0x40000800
 800bfc0:	40000c00 	.word	0x40000c00
 800bfc4:	40010400 	.word	0x40010400
 800bfc8:	40014000 	.word	0x40014000
 800bfcc:	40014400 	.word	0x40014400
 800bfd0:	40014800 	.word	0x40014800

0800bfd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bfd4:	b480      	push	{r7}
 800bfd6:	b087      	sub	sp, #28
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
 800bfdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	6a1b      	ldr	r3, [r3, #32]
 800bfe2:	f023 0201 	bic.w	r2, r3, #1
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	6a1b      	ldr	r3, [r3, #32]
 800bfee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	685b      	ldr	r3, [r3, #4]
 800bff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	699b      	ldr	r3, [r3, #24]
 800bffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bffc:	68fa      	ldr	r2, [r7, #12]
 800bffe:	4b37      	ldr	r3, [pc, #220]	; (800c0dc <TIM_OC1_SetConfig+0x108>)
 800c000:	4013      	ands	r3, r2
 800c002:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	f023 0303 	bic.w	r3, r3, #3
 800c00a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	68fa      	ldr	r2, [r7, #12]
 800c012:	4313      	orrs	r3, r2
 800c014:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c016:	697b      	ldr	r3, [r7, #20]
 800c018:	f023 0302 	bic.w	r3, r3, #2
 800c01c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	689b      	ldr	r3, [r3, #8]
 800c022:	697a      	ldr	r2, [r7, #20]
 800c024:	4313      	orrs	r3, r2
 800c026:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	4a2d      	ldr	r2, [pc, #180]	; (800c0e0 <TIM_OC1_SetConfig+0x10c>)
 800c02c:	4293      	cmp	r3, r2
 800c02e:	d00f      	beq.n	800c050 <TIM_OC1_SetConfig+0x7c>
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	4a2c      	ldr	r2, [pc, #176]	; (800c0e4 <TIM_OC1_SetConfig+0x110>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d00b      	beq.n	800c050 <TIM_OC1_SetConfig+0x7c>
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	4a2b      	ldr	r2, [pc, #172]	; (800c0e8 <TIM_OC1_SetConfig+0x114>)
 800c03c:	4293      	cmp	r3, r2
 800c03e:	d007      	beq.n	800c050 <TIM_OC1_SetConfig+0x7c>
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	4a2a      	ldr	r2, [pc, #168]	; (800c0ec <TIM_OC1_SetConfig+0x118>)
 800c044:	4293      	cmp	r3, r2
 800c046:	d003      	beq.n	800c050 <TIM_OC1_SetConfig+0x7c>
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	4a29      	ldr	r2, [pc, #164]	; (800c0f0 <TIM_OC1_SetConfig+0x11c>)
 800c04c:	4293      	cmp	r3, r2
 800c04e:	d10c      	bne.n	800c06a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c050:	697b      	ldr	r3, [r7, #20]
 800c052:	f023 0308 	bic.w	r3, r3, #8
 800c056:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c058:	683b      	ldr	r3, [r7, #0]
 800c05a:	68db      	ldr	r3, [r3, #12]
 800c05c:	697a      	ldr	r2, [r7, #20]
 800c05e:	4313      	orrs	r3, r2
 800c060:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c062:	697b      	ldr	r3, [r7, #20]
 800c064:	f023 0304 	bic.w	r3, r3, #4
 800c068:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	4a1c      	ldr	r2, [pc, #112]	; (800c0e0 <TIM_OC1_SetConfig+0x10c>)
 800c06e:	4293      	cmp	r3, r2
 800c070:	d00f      	beq.n	800c092 <TIM_OC1_SetConfig+0xbe>
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	4a1b      	ldr	r2, [pc, #108]	; (800c0e4 <TIM_OC1_SetConfig+0x110>)
 800c076:	4293      	cmp	r3, r2
 800c078:	d00b      	beq.n	800c092 <TIM_OC1_SetConfig+0xbe>
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	4a1a      	ldr	r2, [pc, #104]	; (800c0e8 <TIM_OC1_SetConfig+0x114>)
 800c07e:	4293      	cmp	r3, r2
 800c080:	d007      	beq.n	800c092 <TIM_OC1_SetConfig+0xbe>
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	4a19      	ldr	r2, [pc, #100]	; (800c0ec <TIM_OC1_SetConfig+0x118>)
 800c086:	4293      	cmp	r3, r2
 800c088:	d003      	beq.n	800c092 <TIM_OC1_SetConfig+0xbe>
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	4a18      	ldr	r2, [pc, #96]	; (800c0f0 <TIM_OC1_SetConfig+0x11c>)
 800c08e:	4293      	cmp	r3, r2
 800c090:	d111      	bne.n	800c0b6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c092:	693b      	ldr	r3, [r7, #16]
 800c094:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c098:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c09a:	693b      	ldr	r3, [r7, #16]
 800c09c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c0a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	695b      	ldr	r3, [r3, #20]
 800c0a6:	693a      	ldr	r2, [r7, #16]
 800c0a8:	4313      	orrs	r3, r2
 800c0aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	699b      	ldr	r3, [r3, #24]
 800c0b0:	693a      	ldr	r2, [r7, #16]
 800c0b2:	4313      	orrs	r3, r2
 800c0b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	693a      	ldr	r2, [r7, #16]
 800c0ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	68fa      	ldr	r2, [r7, #12]
 800c0c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	685a      	ldr	r2, [r3, #4]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	697a      	ldr	r2, [r7, #20]
 800c0ce:	621a      	str	r2, [r3, #32]
}
 800c0d0:	bf00      	nop
 800c0d2:	371c      	adds	r7, #28
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0da:	4770      	bx	lr
 800c0dc:	fffeff8f 	.word	0xfffeff8f
 800c0e0:	40010000 	.word	0x40010000
 800c0e4:	40010400 	.word	0x40010400
 800c0e8:	40014000 	.word	0x40014000
 800c0ec:	40014400 	.word	0x40014400
 800c0f0:	40014800 	.word	0x40014800

0800c0f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b087      	sub	sp, #28
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
 800c0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	6a1b      	ldr	r3, [r3, #32]
 800c102:	f023 0210 	bic.w	r2, r3, #16
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6a1b      	ldr	r3, [r3, #32]
 800c10e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	699b      	ldr	r3, [r3, #24]
 800c11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c11c:	68fa      	ldr	r2, [r7, #12]
 800c11e:	4b34      	ldr	r3, [pc, #208]	; (800c1f0 <TIM_OC2_SetConfig+0xfc>)
 800c120:	4013      	ands	r3, r2
 800c122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c12a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	021b      	lsls	r3, r3, #8
 800c132:	68fa      	ldr	r2, [r7, #12]
 800c134:	4313      	orrs	r3, r2
 800c136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c138:	697b      	ldr	r3, [r7, #20]
 800c13a:	f023 0320 	bic.w	r3, r3, #32
 800c13e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	689b      	ldr	r3, [r3, #8]
 800c144:	011b      	lsls	r3, r3, #4
 800c146:	697a      	ldr	r2, [r7, #20]
 800c148:	4313      	orrs	r3, r2
 800c14a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	4a29      	ldr	r2, [pc, #164]	; (800c1f4 <TIM_OC2_SetConfig+0x100>)
 800c150:	4293      	cmp	r3, r2
 800c152:	d003      	beq.n	800c15c <TIM_OC2_SetConfig+0x68>
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	4a28      	ldr	r2, [pc, #160]	; (800c1f8 <TIM_OC2_SetConfig+0x104>)
 800c158:	4293      	cmp	r3, r2
 800c15a:	d10d      	bne.n	800c178 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c15c:	697b      	ldr	r3, [r7, #20]
 800c15e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c164:	683b      	ldr	r3, [r7, #0]
 800c166:	68db      	ldr	r3, [r3, #12]
 800c168:	011b      	lsls	r3, r3, #4
 800c16a:	697a      	ldr	r2, [r7, #20]
 800c16c:	4313      	orrs	r3, r2
 800c16e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c170:	697b      	ldr	r3, [r7, #20]
 800c172:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c176:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	4a1e      	ldr	r2, [pc, #120]	; (800c1f4 <TIM_OC2_SetConfig+0x100>)
 800c17c:	4293      	cmp	r3, r2
 800c17e:	d00f      	beq.n	800c1a0 <TIM_OC2_SetConfig+0xac>
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	4a1d      	ldr	r2, [pc, #116]	; (800c1f8 <TIM_OC2_SetConfig+0x104>)
 800c184:	4293      	cmp	r3, r2
 800c186:	d00b      	beq.n	800c1a0 <TIM_OC2_SetConfig+0xac>
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	4a1c      	ldr	r2, [pc, #112]	; (800c1fc <TIM_OC2_SetConfig+0x108>)
 800c18c:	4293      	cmp	r3, r2
 800c18e:	d007      	beq.n	800c1a0 <TIM_OC2_SetConfig+0xac>
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	4a1b      	ldr	r2, [pc, #108]	; (800c200 <TIM_OC2_SetConfig+0x10c>)
 800c194:	4293      	cmp	r3, r2
 800c196:	d003      	beq.n	800c1a0 <TIM_OC2_SetConfig+0xac>
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	4a1a      	ldr	r2, [pc, #104]	; (800c204 <TIM_OC2_SetConfig+0x110>)
 800c19c:	4293      	cmp	r3, r2
 800c19e:	d113      	bne.n	800c1c8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c1a0:	693b      	ldr	r3, [r7, #16]
 800c1a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c1a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c1a8:	693b      	ldr	r3, [r7, #16]
 800c1aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c1ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	695b      	ldr	r3, [r3, #20]
 800c1b4:	009b      	lsls	r3, r3, #2
 800c1b6:	693a      	ldr	r2, [r7, #16]
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c1bc:	683b      	ldr	r3, [r7, #0]
 800c1be:	699b      	ldr	r3, [r3, #24]
 800c1c0:	009b      	lsls	r3, r3, #2
 800c1c2:	693a      	ldr	r2, [r7, #16]
 800c1c4:	4313      	orrs	r3, r2
 800c1c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	693a      	ldr	r2, [r7, #16]
 800c1cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	68fa      	ldr	r2, [r7, #12]
 800c1d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	685a      	ldr	r2, [r3, #4]
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	697a      	ldr	r2, [r7, #20]
 800c1e0:	621a      	str	r2, [r3, #32]
}
 800c1e2:	bf00      	nop
 800c1e4:	371c      	adds	r7, #28
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ec:	4770      	bx	lr
 800c1ee:	bf00      	nop
 800c1f0:	feff8fff 	.word	0xfeff8fff
 800c1f4:	40010000 	.word	0x40010000
 800c1f8:	40010400 	.word	0x40010400
 800c1fc:	40014000 	.word	0x40014000
 800c200:	40014400 	.word	0x40014400
 800c204:	40014800 	.word	0x40014800

0800c208 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c208:	b480      	push	{r7}
 800c20a:	b087      	sub	sp, #28
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	6078      	str	r0, [r7, #4]
 800c210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	6a1b      	ldr	r3, [r3, #32]
 800c216:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	6a1b      	ldr	r3, [r3, #32]
 800c222:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	685b      	ldr	r3, [r3, #4]
 800c228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	69db      	ldr	r3, [r3, #28]
 800c22e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	f023 0303 	bic.w	r3, r3, #3
 800c23e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	68fa      	ldr	r2, [r7, #12]
 800c246:	4313      	orrs	r3, r2
 800c248:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c250:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	689b      	ldr	r3, [r3, #8]
 800c256:	021b      	lsls	r3, r3, #8
 800c258:	697a      	ldr	r2, [r7, #20]
 800c25a:	4313      	orrs	r3, r2
 800c25c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	4a27      	ldr	r2, [pc, #156]	; (800c300 <TIM_OC3_SetConfig+0xf8>)
 800c262:	4293      	cmp	r3, r2
 800c264:	d003      	beq.n	800c26e <TIM_OC3_SetConfig+0x66>
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	4a26      	ldr	r2, [pc, #152]	; (800c304 <TIM_OC3_SetConfig+0xfc>)
 800c26a:	4293      	cmp	r3, r2
 800c26c:	d10d      	bne.n	800c28a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c26e:	697b      	ldr	r3, [r7, #20]
 800c270:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c274:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	68db      	ldr	r3, [r3, #12]
 800c27a:	021b      	lsls	r3, r3, #8
 800c27c:	697a      	ldr	r2, [r7, #20]
 800c27e:	4313      	orrs	r3, r2
 800c280:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c282:	697b      	ldr	r3, [r7, #20]
 800c284:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c288:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	4a1c      	ldr	r2, [pc, #112]	; (800c300 <TIM_OC3_SetConfig+0xf8>)
 800c28e:	4293      	cmp	r3, r2
 800c290:	d00f      	beq.n	800c2b2 <TIM_OC3_SetConfig+0xaa>
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	4a1b      	ldr	r2, [pc, #108]	; (800c304 <TIM_OC3_SetConfig+0xfc>)
 800c296:	4293      	cmp	r3, r2
 800c298:	d00b      	beq.n	800c2b2 <TIM_OC3_SetConfig+0xaa>
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	4a1a      	ldr	r2, [pc, #104]	; (800c308 <TIM_OC3_SetConfig+0x100>)
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d007      	beq.n	800c2b2 <TIM_OC3_SetConfig+0xaa>
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	4a19      	ldr	r2, [pc, #100]	; (800c30c <TIM_OC3_SetConfig+0x104>)
 800c2a6:	4293      	cmp	r3, r2
 800c2a8:	d003      	beq.n	800c2b2 <TIM_OC3_SetConfig+0xaa>
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	4a18      	ldr	r2, [pc, #96]	; (800c310 <TIM_OC3_SetConfig+0x108>)
 800c2ae:	4293      	cmp	r3, r2
 800c2b0:	d113      	bne.n	800c2da <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c2b2:	693b      	ldr	r3, [r7, #16]
 800c2b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c2b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c2ba:	693b      	ldr	r3, [r7, #16]
 800c2bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c2c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c2c2:	683b      	ldr	r3, [r7, #0]
 800c2c4:	695b      	ldr	r3, [r3, #20]
 800c2c6:	011b      	lsls	r3, r3, #4
 800c2c8:	693a      	ldr	r2, [r7, #16]
 800c2ca:	4313      	orrs	r3, r2
 800c2cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	699b      	ldr	r3, [r3, #24]
 800c2d2:	011b      	lsls	r3, r3, #4
 800c2d4:	693a      	ldr	r2, [r7, #16]
 800c2d6:	4313      	orrs	r3, r2
 800c2d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	693a      	ldr	r2, [r7, #16]
 800c2de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	68fa      	ldr	r2, [r7, #12]
 800c2e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	685a      	ldr	r2, [r3, #4]
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	697a      	ldr	r2, [r7, #20]
 800c2f2:	621a      	str	r2, [r3, #32]
}
 800c2f4:	bf00      	nop
 800c2f6:	371c      	adds	r7, #28
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fe:	4770      	bx	lr
 800c300:	40010000 	.word	0x40010000
 800c304:	40010400 	.word	0x40010400
 800c308:	40014000 	.word	0x40014000
 800c30c:	40014400 	.word	0x40014400
 800c310:	40014800 	.word	0x40014800

0800c314 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c314:	b480      	push	{r7}
 800c316:	b087      	sub	sp, #28
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
 800c31c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	6a1b      	ldr	r3, [r3, #32]
 800c322:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6a1b      	ldr	r3, [r3, #32]
 800c32e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	685b      	ldr	r3, [r3, #4]
 800c334:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	69db      	ldr	r3, [r3, #28]
 800c33a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c34a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	021b      	lsls	r3, r3, #8
 800c352:	68fa      	ldr	r2, [r7, #12]
 800c354:	4313      	orrs	r3, r2
 800c356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c35e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	689b      	ldr	r3, [r3, #8]
 800c364:	031b      	lsls	r3, r3, #12
 800c366:	693a      	ldr	r2, [r7, #16]
 800c368:	4313      	orrs	r3, r2
 800c36a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	4a18      	ldr	r2, [pc, #96]	; (800c3d0 <TIM_OC4_SetConfig+0xbc>)
 800c370:	4293      	cmp	r3, r2
 800c372:	d00f      	beq.n	800c394 <TIM_OC4_SetConfig+0x80>
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	4a17      	ldr	r2, [pc, #92]	; (800c3d4 <TIM_OC4_SetConfig+0xc0>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d00b      	beq.n	800c394 <TIM_OC4_SetConfig+0x80>
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	4a16      	ldr	r2, [pc, #88]	; (800c3d8 <TIM_OC4_SetConfig+0xc4>)
 800c380:	4293      	cmp	r3, r2
 800c382:	d007      	beq.n	800c394 <TIM_OC4_SetConfig+0x80>
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	4a15      	ldr	r2, [pc, #84]	; (800c3dc <TIM_OC4_SetConfig+0xc8>)
 800c388:	4293      	cmp	r3, r2
 800c38a:	d003      	beq.n	800c394 <TIM_OC4_SetConfig+0x80>
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	4a14      	ldr	r2, [pc, #80]	; (800c3e0 <TIM_OC4_SetConfig+0xcc>)
 800c390:	4293      	cmp	r3, r2
 800c392:	d109      	bne.n	800c3a8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c394:	697b      	ldr	r3, [r7, #20]
 800c396:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c39a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	695b      	ldr	r3, [r3, #20]
 800c3a0:	019b      	lsls	r3, r3, #6
 800c3a2:	697a      	ldr	r2, [r7, #20]
 800c3a4:	4313      	orrs	r3, r2
 800c3a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	697a      	ldr	r2, [r7, #20]
 800c3ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	68fa      	ldr	r2, [r7, #12]
 800c3b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	685a      	ldr	r2, [r3, #4]
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	693a      	ldr	r2, [r7, #16]
 800c3c0:	621a      	str	r2, [r3, #32]
}
 800c3c2:	bf00      	nop
 800c3c4:	371c      	adds	r7, #28
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3cc:	4770      	bx	lr
 800c3ce:	bf00      	nop
 800c3d0:	40010000 	.word	0x40010000
 800c3d4:	40010400 	.word	0x40010400
 800c3d8:	40014000 	.word	0x40014000
 800c3dc:	40014400 	.word	0x40014400
 800c3e0:	40014800 	.word	0x40014800

0800c3e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b087      	sub	sp, #28
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
 800c3ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	6a1b      	ldr	r3, [r3, #32]
 800c3f2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6a1b      	ldr	r3, [r3, #32]
 800c3fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	685b      	ldr	r3, [r3, #4]
 800c404:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c40a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c412:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	68fa      	ldr	r2, [r7, #12]
 800c41a:	4313      	orrs	r3, r2
 800c41c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800c424:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	689b      	ldr	r3, [r3, #8]
 800c42a:	041b      	lsls	r3, r3, #16
 800c42c:	693a      	ldr	r2, [r7, #16]
 800c42e:	4313      	orrs	r3, r2
 800c430:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	4a17      	ldr	r2, [pc, #92]	; (800c494 <TIM_OC5_SetConfig+0xb0>)
 800c436:	4293      	cmp	r3, r2
 800c438:	d00f      	beq.n	800c45a <TIM_OC5_SetConfig+0x76>
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	4a16      	ldr	r2, [pc, #88]	; (800c498 <TIM_OC5_SetConfig+0xb4>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d00b      	beq.n	800c45a <TIM_OC5_SetConfig+0x76>
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	4a15      	ldr	r2, [pc, #84]	; (800c49c <TIM_OC5_SetConfig+0xb8>)
 800c446:	4293      	cmp	r3, r2
 800c448:	d007      	beq.n	800c45a <TIM_OC5_SetConfig+0x76>
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	4a14      	ldr	r2, [pc, #80]	; (800c4a0 <TIM_OC5_SetConfig+0xbc>)
 800c44e:	4293      	cmp	r3, r2
 800c450:	d003      	beq.n	800c45a <TIM_OC5_SetConfig+0x76>
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	4a13      	ldr	r2, [pc, #76]	; (800c4a4 <TIM_OC5_SetConfig+0xc0>)
 800c456:	4293      	cmp	r3, r2
 800c458:	d109      	bne.n	800c46e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c45a:	697b      	ldr	r3, [r7, #20]
 800c45c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c460:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	695b      	ldr	r3, [r3, #20]
 800c466:	021b      	lsls	r3, r3, #8
 800c468:	697a      	ldr	r2, [r7, #20]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	697a      	ldr	r2, [r7, #20]
 800c472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	68fa      	ldr	r2, [r7, #12]
 800c478:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	685a      	ldr	r2, [r3, #4]
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	693a      	ldr	r2, [r7, #16]
 800c486:	621a      	str	r2, [r3, #32]
}
 800c488:	bf00      	nop
 800c48a:	371c      	adds	r7, #28
 800c48c:	46bd      	mov	sp, r7
 800c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c492:	4770      	bx	lr
 800c494:	40010000 	.word	0x40010000
 800c498:	40010400 	.word	0x40010400
 800c49c:	40014000 	.word	0x40014000
 800c4a0:	40014400 	.word	0x40014400
 800c4a4:	40014800 	.word	0x40014800

0800c4a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b087      	sub	sp, #28
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	6a1b      	ldr	r3, [r3, #32]
 800c4b6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	6a1b      	ldr	r3, [r3, #32]
 800c4c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	685b      	ldr	r3, [r3, #4]
 800c4c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c4d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c4d8:	683b      	ldr	r3, [r7, #0]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	021b      	lsls	r3, r3, #8
 800c4de:	68fa      	ldr	r2, [r7, #12]
 800c4e0:	4313      	orrs	r3, r2
 800c4e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c4e4:	693b      	ldr	r3, [r7, #16]
 800c4e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c4ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	689b      	ldr	r3, [r3, #8]
 800c4f0:	051b      	lsls	r3, r3, #20
 800c4f2:	693a      	ldr	r2, [r7, #16]
 800c4f4:	4313      	orrs	r3, r2
 800c4f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	4a18      	ldr	r2, [pc, #96]	; (800c55c <TIM_OC6_SetConfig+0xb4>)
 800c4fc:	4293      	cmp	r3, r2
 800c4fe:	d00f      	beq.n	800c520 <TIM_OC6_SetConfig+0x78>
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	4a17      	ldr	r2, [pc, #92]	; (800c560 <TIM_OC6_SetConfig+0xb8>)
 800c504:	4293      	cmp	r3, r2
 800c506:	d00b      	beq.n	800c520 <TIM_OC6_SetConfig+0x78>
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	4a16      	ldr	r2, [pc, #88]	; (800c564 <TIM_OC6_SetConfig+0xbc>)
 800c50c:	4293      	cmp	r3, r2
 800c50e:	d007      	beq.n	800c520 <TIM_OC6_SetConfig+0x78>
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	4a15      	ldr	r2, [pc, #84]	; (800c568 <TIM_OC6_SetConfig+0xc0>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d003      	beq.n	800c520 <TIM_OC6_SetConfig+0x78>
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	4a14      	ldr	r2, [pc, #80]	; (800c56c <TIM_OC6_SetConfig+0xc4>)
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d109      	bne.n	800c534 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c520:	697b      	ldr	r3, [r7, #20]
 800c522:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800c526:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	695b      	ldr	r3, [r3, #20]
 800c52c:	029b      	lsls	r3, r3, #10
 800c52e:	697a      	ldr	r2, [r7, #20]
 800c530:	4313      	orrs	r3, r2
 800c532:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	697a      	ldr	r2, [r7, #20]
 800c538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	68fa      	ldr	r2, [r7, #12]
 800c53e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	685a      	ldr	r2, [r3, #4]
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	693a      	ldr	r2, [r7, #16]
 800c54c:	621a      	str	r2, [r3, #32]
}
 800c54e:	bf00      	nop
 800c550:	371c      	adds	r7, #28
 800c552:	46bd      	mov	sp, r7
 800c554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c558:	4770      	bx	lr
 800c55a:	bf00      	nop
 800c55c:	40010000 	.word	0x40010000
 800c560:	40010400 	.word	0x40010400
 800c564:	40014000 	.word	0x40014000
 800c568:	40014400 	.word	0x40014400
 800c56c:	40014800 	.word	0x40014800

0800c570 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c570:	b480      	push	{r7}
 800c572:	b087      	sub	sp, #28
 800c574:	af00      	add	r7, sp, #0
 800c576:	60f8      	str	r0, [r7, #12]
 800c578:	60b9      	str	r1, [r7, #8]
 800c57a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	6a1b      	ldr	r3, [r3, #32]
 800c580:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	6a1b      	ldr	r3, [r3, #32]
 800c586:	f023 0201 	bic.w	r2, r3, #1
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	699b      	ldr	r3, [r3, #24]
 800c592:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c594:	693b      	ldr	r3, [r7, #16]
 800c596:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c59a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	011b      	lsls	r3, r3, #4
 800c5a0:	693a      	ldr	r2, [r7, #16]
 800c5a2:	4313      	orrs	r3, r2
 800c5a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c5a6:	697b      	ldr	r3, [r7, #20]
 800c5a8:	f023 030a 	bic.w	r3, r3, #10
 800c5ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c5ae:	697a      	ldr	r2, [r7, #20]
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	4313      	orrs	r3, r2
 800c5b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	693a      	ldr	r2, [r7, #16]
 800c5ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	697a      	ldr	r2, [r7, #20]
 800c5c0:	621a      	str	r2, [r3, #32]
}
 800c5c2:	bf00      	nop
 800c5c4:	371c      	adds	r7, #28
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5cc:	4770      	bx	lr

0800c5ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c5ce:	b480      	push	{r7}
 800c5d0:	b087      	sub	sp, #28
 800c5d2:	af00      	add	r7, sp, #0
 800c5d4:	60f8      	str	r0, [r7, #12]
 800c5d6:	60b9      	str	r1, [r7, #8]
 800c5d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	6a1b      	ldr	r3, [r3, #32]
 800c5de:	f023 0210 	bic.w	r2, r3, #16
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	699b      	ldr	r3, [r3, #24]
 800c5ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	6a1b      	ldr	r3, [r3, #32]
 800c5f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c5f2:	697b      	ldr	r3, [r7, #20]
 800c5f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c5f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	031b      	lsls	r3, r3, #12
 800c5fe:	697a      	ldr	r2, [r7, #20]
 800c600:	4313      	orrs	r3, r2
 800c602:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c604:	693b      	ldr	r3, [r7, #16]
 800c606:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c60a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c60c:	68bb      	ldr	r3, [r7, #8]
 800c60e:	011b      	lsls	r3, r3, #4
 800c610:	693a      	ldr	r2, [r7, #16]
 800c612:	4313      	orrs	r3, r2
 800c614:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	697a      	ldr	r2, [r7, #20]
 800c61a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	693a      	ldr	r2, [r7, #16]
 800c620:	621a      	str	r2, [r3, #32]
}
 800c622:	bf00      	nop
 800c624:	371c      	adds	r7, #28
 800c626:	46bd      	mov	sp, r7
 800c628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62c:	4770      	bx	lr
	...

0800c630 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c630:	b480      	push	{r7}
 800c632:	b085      	sub	sp, #20
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
 800c638:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	689b      	ldr	r3, [r3, #8]
 800c63e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c640:	68fa      	ldr	r2, [r7, #12]
 800c642:	4b09      	ldr	r3, [pc, #36]	; (800c668 <TIM_ITRx_SetConfig+0x38>)
 800c644:	4013      	ands	r3, r2
 800c646:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c648:	683a      	ldr	r2, [r7, #0]
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	4313      	orrs	r3, r2
 800c64e:	f043 0307 	orr.w	r3, r3, #7
 800c652:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	68fa      	ldr	r2, [r7, #12]
 800c658:	609a      	str	r2, [r3, #8]
}
 800c65a:	bf00      	nop
 800c65c:	3714      	adds	r7, #20
 800c65e:	46bd      	mov	sp, r7
 800c660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c664:	4770      	bx	lr
 800c666:	bf00      	nop
 800c668:	ffcfff8f 	.word	0xffcfff8f

0800c66c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c66c:	b480      	push	{r7}
 800c66e:	b087      	sub	sp, #28
 800c670:	af00      	add	r7, sp, #0
 800c672:	60f8      	str	r0, [r7, #12]
 800c674:	60b9      	str	r1, [r7, #8]
 800c676:	607a      	str	r2, [r7, #4]
 800c678:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	689b      	ldr	r3, [r3, #8]
 800c67e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c686:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	021a      	lsls	r2, r3, #8
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	431a      	orrs	r2, r3
 800c690:	68bb      	ldr	r3, [r7, #8]
 800c692:	4313      	orrs	r3, r2
 800c694:	697a      	ldr	r2, [r7, #20]
 800c696:	4313      	orrs	r3, r2
 800c698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	697a      	ldr	r2, [r7, #20]
 800c69e:	609a      	str	r2, [r3, #8]
}
 800c6a0:	bf00      	nop
 800c6a2:	371c      	adds	r7, #28
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6aa:	4770      	bx	lr

0800c6ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c6ac:	b480      	push	{r7}
 800c6ae:	b085      	sub	sp, #20
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
 800c6b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c6bc:	2b01      	cmp	r3, #1
 800c6be:	d101      	bne.n	800c6c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c6c0:	2302      	movs	r3, #2
 800c6c2:	e068      	b.n	800c796 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	2201      	movs	r2, #1
 800c6c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	2202      	movs	r2, #2
 800c6d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	685b      	ldr	r3, [r3, #4]
 800c6da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	689b      	ldr	r3, [r3, #8]
 800c6e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	4a2e      	ldr	r2, [pc, #184]	; (800c7a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d004      	beq.n	800c6f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	4a2d      	ldr	r2, [pc, #180]	; (800c7a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	d108      	bne.n	800c70a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c6fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c700:	683b      	ldr	r3, [r7, #0]
 800c702:	685b      	ldr	r3, [r3, #4]
 800c704:	68fa      	ldr	r2, [r7, #12]
 800c706:	4313      	orrs	r3, r2
 800c708:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c710:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	68fa      	ldr	r2, [r7, #12]
 800c718:	4313      	orrs	r3, r2
 800c71a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	68fa      	ldr	r2, [r7, #12]
 800c722:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4a1e      	ldr	r2, [pc, #120]	; (800c7a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d01d      	beq.n	800c76a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c736:	d018      	beq.n	800c76a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	4a1b      	ldr	r2, [pc, #108]	; (800c7ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c73e:	4293      	cmp	r3, r2
 800c740:	d013      	beq.n	800c76a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	4a1a      	ldr	r2, [pc, #104]	; (800c7b0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c748:	4293      	cmp	r3, r2
 800c74a:	d00e      	beq.n	800c76a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	4a18      	ldr	r2, [pc, #96]	; (800c7b4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c752:	4293      	cmp	r3, r2
 800c754:	d009      	beq.n	800c76a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	4a13      	ldr	r2, [pc, #76]	; (800c7a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c75c:	4293      	cmp	r3, r2
 800c75e:	d004      	beq.n	800c76a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	4a14      	ldr	r2, [pc, #80]	; (800c7b8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c766:	4293      	cmp	r3, r2
 800c768:	d10c      	bne.n	800c784 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c76a:	68bb      	ldr	r3, [r7, #8]
 800c76c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c770:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c772:	683b      	ldr	r3, [r7, #0]
 800c774:	689b      	ldr	r3, [r3, #8]
 800c776:	68ba      	ldr	r2, [r7, #8]
 800c778:	4313      	orrs	r3, r2
 800c77a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	68ba      	ldr	r2, [r7, #8]
 800c782:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2201      	movs	r2, #1
 800c788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2200      	movs	r2, #0
 800c790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c794:	2300      	movs	r3, #0
}
 800c796:	4618      	mov	r0, r3
 800c798:	3714      	adds	r7, #20
 800c79a:	46bd      	mov	sp, r7
 800c79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a0:	4770      	bx	lr
 800c7a2:	bf00      	nop
 800c7a4:	40010000 	.word	0x40010000
 800c7a8:	40010400 	.word	0x40010400
 800c7ac:	40000400 	.word	0x40000400
 800c7b0:	40000800 	.word	0x40000800
 800c7b4:	40000c00 	.word	0x40000c00
 800c7b8:	40001800 	.word	0x40001800

0800c7bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c7bc:	b480      	push	{r7}
 800c7be:	b085      	sub	sp, #20
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
 800c7c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c7d0:	2b01      	cmp	r3, #1
 800c7d2:	d101      	bne.n	800c7d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c7d4:	2302      	movs	r3, #2
 800c7d6:	e065      	b.n	800c8a4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2201      	movs	r2, #1
 800c7dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	68db      	ldr	r3, [r3, #12]
 800c7ea:	4313      	orrs	r3, r2
 800c7ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	689b      	ldr	r3, [r3, #8]
 800c7f8:	4313      	orrs	r3, r2
 800c7fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	685b      	ldr	r3, [r3, #4]
 800c806:	4313      	orrs	r3, r2
 800c808:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4313      	orrs	r3, r2
 800c816:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	691b      	ldr	r3, [r3, #16]
 800c822:	4313      	orrs	r3, r2
 800c824:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	695b      	ldr	r3, [r3, #20]
 800c830:	4313      	orrs	r3, r2
 800c832:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c83e:	4313      	orrs	r3, r2
 800c840:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800c848:	683b      	ldr	r3, [r7, #0]
 800c84a:	699b      	ldr	r3, [r3, #24]
 800c84c:	041b      	lsls	r3, r3, #16
 800c84e:	4313      	orrs	r3, r2
 800c850:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	4a16      	ldr	r2, [pc, #88]	; (800c8b0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800c858:	4293      	cmp	r3, r2
 800c85a:	d004      	beq.n	800c866 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	4a14      	ldr	r2, [pc, #80]	; (800c8b4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800c862:	4293      	cmp	r3, r2
 800c864:	d115      	bne.n	800c892 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c870:	051b      	lsls	r3, r3, #20
 800c872:	4313      	orrs	r3, r2
 800c874:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	69db      	ldr	r3, [r3, #28]
 800c880:	4313      	orrs	r3, r2
 800c882:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	6a1b      	ldr	r3, [r3, #32]
 800c88e:	4313      	orrs	r3, r2
 800c890:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	68fa      	ldr	r2, [r7, #12]
 800c898:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2200      	movs	r2, #0
 800c89e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c8a2:	2300      	movs	r3, #0
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	3714      	adds	r7, #20
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ae:	4770      	bx	lr
 800c8b0:	40010000 	.word	0x40010000
 800c8b4:	40010400 	.word	0x40010400

0800c8b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c8b8:	b480      	push	{r7}
 800c8ba:	b083      	sub	sp, #12
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c8c0:	bf00      	nop
 800c8c2:	370c      	adds	r7, #12
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ca:	4770      	bx	lr

0800c8cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	b083      	sub	sp, #12
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c8d4:	bf00      	nop
 800c8d6:	370c      	adds	r7, #12
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8de:	4770      	bx	lr

0800c8e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b083      	sub	sp, #12
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c8e8:	bf00      	nop
 800c8ea:	370c      	adds	r7, #12
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f2:	4770      	bx	lr

0800c8f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b082      	sub	sp, #8
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d101      	bne.n	800c906 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c902:	2301      	movs	r3, #1
 800c904:	e042      	b.n	800c98c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d106      	bne.n	800c91e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2200      	movs	r2, #0
 800c914:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	f7f4 ff5d 	bl	80017d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2224      	movs	r2, #36	; 0x24
 800c922:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	681a      	ldr	r2, [r3, #0]
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f022 0201 	bic.w	r2, r2, #1
 800c934:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c936:	6878      	ldr	r0, [r7, #4]
 800c938:	f000 fb06 	bl	800cf48 <UART_SetConfig>
 800c93c:	4603      	mov	r3, r0
 800c93e:	2b01      	cmp	r3, #1
 800c940:	d101      	bne.n	800c946 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800c942:	2301      	movs	r3, #1
 800c944:	e022      	b.n	800c98c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d002      	beq.n	800c954 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800c94e:	6878      	ldr	r0, [r7, #4]
 800c950:	f001 f85a 	bl	800da08 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	685a      	ldr	r2, [r3, #4]
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c962:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	689a      	ldr	r2, [r3, #8]
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c972:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	681a      	ldr	r2, [r3, #0]
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f042 0201 	orr.w	r2, r2, #1
 800c982:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f001 f8e1 	bl	800db4c <UART_CheckIdleState>
 800c98a:	4603      	mov	r3, r0
}
 800c98c:	4618      	mov	r0, r3
 800c98e:	3708      	adds	r7, #8
 800c990:	46bd      	mov	sp, r7
 800c992:	bd80      	pop	{r7, pc}

0800c994 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c994:	b580      	push	{r7, lr}
 800c996:	b088      	sub	sp, #32
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	69db      	ldr	r3, [r3, #28]
 800c9a2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	689b      	ldr	r3, [r3, #8]
 800c9b2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c9b4:	69fa      	ldr	r2, [r7, #28]
 800c9b6:	f640 030f 	movw	r3, #2063	; 0x80f
 800c9ba:	4013      	ands	r3, r2
 800c9bc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800c9be:	693b      	ldr	r3, [r7, #16]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d118      	bne.n	800c9f6 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c9c4:	69fb      	ldr	r3, [r7, #28]
 800c9c6:	f003 0320 	and.w	r3, r3, #32
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d013      	beq.n	800c9f6 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c9ce:	69bb      	ldr	r3, [r7, #24]
 800c9d0:	f003 0320 	and.w	r3, r3, #32
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d104      	bne.n	800c9e2 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c9d8:	697b      	ldr	r3, [r7, #20]
 800c9da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d009      	beq.n	800c9f6 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	f000 8282 	beq.w	800cef0 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	4798      	blx	r3
      }
      return;
 800c9f4:	e27c      	b.n	800cef0 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c9f6:	693b      	ldr	r3, [r7, #16]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	f000 80ef 	beq.w	800cbdc <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c9fe:	697a      	ldr	r2, [r7, #20]
 800ca00:	4b73      	ldr	r3, [pc, #460]	; (800cbd0 <HAL_UART_IRQHandler+0x23c>)
 800ca02:	4013      	ands	r3, r2
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d105      	bne.n	800ca14 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ca08:	69ba      	ldr	r2, [r7, #24]
 800ca0a:	4b72      	ldr	r3, [pc, #456]	; (800cbd4 <HAL_UART_IRQHandler+0x240>)
 800ca0c:	4013      	ands	r3, r2
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	f000 80e4 	beq.w	800cbdc <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ca14:	69fb      	ldr	r3, [r7, #28]
 800ca16:	f003 0301 	and.w	r3, r3, #1
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d010      	beq.n	800ca40 <HAL_UART_IRQHandler+0xac>
 800ca1e:	69bb      	ldr	r3, [r7, #24]
 800ca20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d00b      	beq.n	800ca40 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	2201      	movs	r2, #1
 800ca2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ca36:	f043 0201 	orr.w	r2, r3, #1
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ca40:	69fb      	ldr	r3, [r7, #28]
 800ca42:	f003 0302 	and.w	r3, r3, #2
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d010      	beq.n	800ca6c <HAL_UART_IRQHandler+0xd8>
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	f003 0301 	and.w	r3, r3, #1
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d00b      	beq.n	800ca6c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	2202      	movs	r2, #2
 800ca5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ca62:	f043 0204 	orr.w	r2, r3, #4
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ca6c:	69fb      	ldr	r3, [r7, #28]
 800ca6e:	f003 0304 	and.w	r3, r3, #4
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d010      	beq.n	800ca98 <HAL_UART_IRQHandler+0x104>
 800ca76:	697b      	ldr	r3, [r7, #20]
 800ca78:	f003 0301 	and.w	r3, r3, #1
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d00b      	beq.n	800ca98 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	2204      	movs	r2, #4
 800ca86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ca8e:	f043 0202 	orr.w	r2, r3, #2
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ca98:	69fb      	ldr	r3, [r7, #28]
 800ca9a:	f003 0308 	and.w	r3, r3, #8
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d015      	beq.n	800cace <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800caa2:	69bb      	ldr	r3, [r7, #24]
 800caa4:	f003 0320 	and.w	r3, r3, #32
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d104      	bne.n	800cab6 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800caac:	697a      	ldr	r2, [r7, #20]
 800caae:	4b48      	ldr	r3, [pc, #288]	; (800cbd0 <HAL_UART_IRQHandler+0x23c>)
 800cab0:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d00b      	beq.n	800cace <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	2208      	movs	r2, #8
 800cabc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cac4:	f043 0208 	orr.w	r2, r3, #8
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cace:	69fb      	ldr	r3, [r7, #28]
 800cad0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d011      	beq.n	800cafc <HAL_UART_IRQHandler+0x168>
 800cad8:	69bb      	ldr	r3, [r7, #24]
 800cada:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d00c      	beq.n	800cafc <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800caea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800caf2:	f043 0220 	orr.w	r2, r3, #32
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	f000 81f6 	beq.w	800cef4 <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cb08:	69fb      	ldr	r3, [r7, #28]
 800cb0a:	f003 0320 	and.w	r3, r3, #32
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d011      	beq.n	800cb36 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cb12:	69bb      	ldr	r3, [r7, #24]
 800cb14:	f003 0320 	and.w	r3, r3, #32
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d104      	bne.n	800cb26 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cb1c:	697b      	ldr	r3, [r7, #20]
 800cb1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d007      	beq.n	800cb36 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d003      	beq.n	800cb36 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb32:	6878      	ldr	r0, [r7, #4]
 800cb34:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb3c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	689b      	ldr	r3, [r3, #8]
 800cb44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb48:	2b40      	cmp	r3, #64	; 0x40
 800cb4a:	d004      	beq.n	800cb56 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d031      	beq.n	800cbba <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cb56:	6878      	ldr	r0, [r7, #4]
 800cb58:	f001 f8c4 	bl	800dce4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	689b      	ldr	r3, [r3, #8]
 800cb62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb66:	2b40      	cmp	r3, #64	; 0x40
 800cb68:	d123      	bne.n	800cbb2 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	689a      	ldr	r2, [r3, #8]
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cb78:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d013      	beq.n	800cbaa <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cb86:	4a14      	ldr	r2, [pc, #80]	; (800cbd8 <HAL_UART_IRQHandler+0x244>)
 800cb88:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cb8e:	4618      	mov	r0, r3
 800cb90:	f7f6 f838 	bl	8002c04 <HAL_DMA_Abort_IT>
 800cb94:	4603      	mov	r3, r0
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d017      	beq.n	800cbca <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cb9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cba0:	687a      	ldr	r2, [r7, #4]
 800cba2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800cba4:	4610      	mov	r0, r2
 800cba6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cba8:	e00f      	b.n	800cbca <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cbaa:	6878      	ldr	r0, [r7, #4]
 800cbac:	f000 f9b6 	bl	800cf1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbb0:	e00b      	b.n	800cbca <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cbb2:	6878      	ldr	r0, [r7, #4]
 800cbb4:	f000 f9b2 	bl	800cf1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbb8:	e007      	b.n	800cbca <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cbba:	6878      	ldr	r0, [r7, #4]
 800cbbc:	f000 f9ae 	bl	800cf1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800cbc8:	e194      	b.n	800cef4 <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbca:	bf00      	nop
    return;
 800cbcc:	e192      	b.n	800cef4 <HAL_UART_IRQHandler+0x560>
 800cbce:	bf00      	nop
 800cbd0:	10000001 	.word	0x10000001
 800cbd4:	04000120 	.word	0x04000120
 800cbd8:	0800dd49 	.word	0x0800dd49

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cbe0:	2b01      	cmp	r3, #1
 800cbe2:	f040 810f 	bne.w	800ce04 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cbe6:	69fb      	ldr	r3, [r7, #28]
 800cbe8:	f003 0310 	and.w	r3, r3, #16
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	f000 8109 	beq.w	800ce04 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cbf2:	69bb      	ldr	r3, [r7, #24]
 800cbf4:	f003 0310 	and.w	r3, r3, #16
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	f000 8103 	beq.w	800ce04 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	2210      	movs	r2, #16
 800cc04:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	689b      	ldr	r3, [r3, #8]
 800cc0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc10:	2b40      	cmp	r3, #64	; 0x40
 800cc12:	f040 80bb 	bne.w	800cd8c <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	4a96      	ldr	r2, [pc, #600]	; (800ce78 <HAL_UART_IRQHandler+0x4e4>)
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d059      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	4a94      	ldr	r2, [pc, #592]	; (800ce7c <HAL_UART_IRQHandler+0x4e8>)
 800cc2a:	4293      	cmp	r3, r2
 800cc2c:	d053      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	4a92      	ldr	r2, [pc, #584]	; (800ce80 <HAL_UART_IRQHandler+0x4ec>)
 800cc36:	4293      	cmp	r3, r2
 800cc38:	d04d      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	4a90      	ldr	r2, [pc, #576]	; (800ce84 <HAL_UART_IRQHandler+0x4f0>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	d047      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	4a8e      	ldr	r2, [pc, #568]	; (800ce88 <HAL_UART_IRQHandler+0x4f4>)
 800cc4e:	4293      	cmp	r3, r2
 800cc50:	d041      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	4a8c      	ldr	r2, [pc, #560]	; (800ce8c <HAL_UART_IRQHandler+0x4f8>)
 800cc5a:	4293      	cmp	r3, r2
 800cc5c:	d03b      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	4a8a      	ldr	r2, [pc, #552]	; (800ce90 <HAL_UART_IRQHandler+0x4fc>)
 800cc66:	4293      	cmp	r3, r2
 800cc68:	d035      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	4a88      	ldr	r2, [pc, #544]	; (800ce94 <HAL_UART_IRQHandler+0x500>)
 800cc72:	4293      	cmp	r3, r2
 800cc74:	d02f      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	4a86      	ldr	r2, [pc, #536]	; (800ce98 <HAL_UART_IRQHandler+0x504>)
 800cc7e:	4293      	cmp	r3, r2
 800cc80:	d029      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	4a84      	ldr	r2, [pc, #528]	; (800ce9c <HAL_UART_IRQHandler+0x508>)
 800cc8a:	4293      	cmp	r3, r2
 800cc8c:	d023      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	4a82      	ldr	r2, [pc, #520]	; (800cea0 <HAL_UART_IRQHandler+0x50c>)
 800cc96:	4293      	cmp	r3, r2
 800cc98:	d01d      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	4a80      	ldr	r2, [pc, #512]	; (800cea4 <HAL_UART_IRQHandler+0x510>)
 800cca2:	4293      	cmp	r3, r2
 800cca4:	d017      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	4a7e      	ldr	r2, [pc, #504]	; (800cea8 <HAL_UART_IRQHandler+0x514>)
 800ccae:	4293      	cmp	r3, r2
 800ccb0:	d011      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4a7c      	ldr	r2, [pc, #496]	; (800ceac <HAL_UART_IRQHandler+0x518>)
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	d00b      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	4a7a      	ldr	r2, [pc, #488]	; (800ceb0 <HAL_UART_IRQHandler+0x51c>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	d005      	beq.n	800ccd6 <HAL_UART_IRQHandler+0x342>
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	4a78      	ldr	r2, [pc, #480]	; (800ceb4 <HAL_UART_IRQHandler+0x520>)
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	d105      	bne.n	800cce2 <HAL_UART_IRQHandler+0x34e>
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	685b      	ldr	r3, [r3, #4]
 800ccde:	b29b      	uxth	r3, r3
 800cce0:	e004      	b.n	800ccec <HAL_UART_IRQHandler+0x358>
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	685b      	ldr	r3, [r3, #4]
 800ccea:	b29b      	uxth	r3, r3
 800ccec:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 800ccee:	893b      	ldrh	r3, [r7, #8]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	f000 8101 	beq.w	800cef8 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ccfc:	893a      	ldrh	r2, [r7, #8]
 800ccfe:	429a      	cmp	r2, r3
 800cd00:	f080 80fa 	bcs.w	800cef8 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	893a      	ldrh	r2, [r7, #8]
 800cd08:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cd10:	69db      	ldr	r3, [r3, #28]
 800cd12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cd16:	d02b      	beq.n	800cd70 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	681a      	ldr	r2, [r3, #0]
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800cd26:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	689a      	ldr	r2, [r3, #8]
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	f022 0201 	bic.w	r2, r2, #1
 800cd36:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	689a      	ldr	r2, [r3, #8]
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cd46:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2220      	movs	r2, #32
 800cd4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	2200      	movs	r2, #0
 800cd54:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	681a      	ldr	r2, [r3, #0]
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	f022 0210 	bic.w	r2, r2, #16
 800cd64:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	f7f5 fc2c 	bl	80025c8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cd7c:	b29b      	uxth	r3, r3
 800cd7e:	1ad3      	subs	r3, r2, r3
 800cd80:	b29b      	uxth	r3, r3
 800cd82:	4619      	mov	r1, r3
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f000 f8d3 	bl	800cf30 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cd8a:	e0b5      	b.n	800cef8 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cd98:	b29b      	uxth	r3, r3
 800cd9a:	1ad3      	subs	r3, r2, r3
 800cd9c:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cda4:	b29b      	uxth	r3, r3
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	f000 80a8 	beq.w	800cefc <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 800cdac:	897b      	ldrh	r3, [r7, #10]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	f000 80a4 	beq.w	800cefc <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	681a      	ldr	r2, [r3, #0]
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800cdc2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	6899      	ldr	r1, [r3, #8]
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681a      	ldr	r2, [r3, #0]
 800cdce:	4b3a      	ldr	r3, [pc, #232]	; (800ceb8 <HAL_UART_IRQHandler+0x524>)
 800cdd0:	400b      	ands	r3, r1
 800cdd2:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2220      	movs	r2, #32
 800cdd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	2200      	movs	r2, #0
 800cde0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2200      	movs	r2, #0
 800cde6:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	681a      	ldr	r2, [r3, #0]
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	f022 0210 	bic.w	r2, r2, #16
 800cdf6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cdf8:	897b      	ldrh	r3, [r7, #10]
 800cdfa:	4619      	mov	r1, r3
 800cdfc:	6878      	ldr	r0, [r7, #4]
 800cdfe:	f000 f897 	bl	800cf30 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ce02:	e07b      	b.n	800cefc <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ce04:	69fb      	ldr	r3, [r7, #28]
 800ce06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d00d      	beq.n	800ce2a <HAL_UART_IRQHandler+0x496>
 800ce0e:	697b      	ldr	r3, [r7, #20]
 800ce10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d008      	beq.n	800ce2a <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800ce20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f000 ffc0 	bl	800dda8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ce28:	e06b      	b.n	800cf02 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ce2a:	69fb      	ldr	r3, [r7, #28]
 800ce2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d012      	beq.n	800ce5a <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ce34:	69bb      	ldr	r3, [r7, #24]
 800ce36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d104      	bne.n	800ce48 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ce3e:	697b      	ldr	r3, [r7, #20]
 800ce40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d008      	beq.n	800ce5a <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d057      	beq.n	800cf00 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ce54:	6878      	ldr	r0, [r7, #4]
 800ce56:	4798      	blx	r3
    }
    return;
 800ce58:	e052      	b.n	800cf00 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ce5a:	69fb      	ldr	r3, [r7, #28]
 800ce5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d02b      	beq.n	800cebc <HAL_UART_IRQHandler+0x528>
 800ce64:	69bb      	ldr	r3, [r7, #24]
 800ce66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d026      	beq.n	800cebc <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f000 ff80 	bl	800dd74 <UART_EndTransmit_IT>
    return;
 800ce74:	e045      	b.n	800cf02 <HAL_UART_IRQHandler+0x56e>
 800ce76:	bf00      	nop
 800ce78:	40020010 	.word	0x40020010
 800ce7c:	40020028 	.word	0x40020028
 800ce80:	40020040 	.word	0x40020040
 800ce84:	40020058 	.word	0x40020058
 800ce88:	40020070 	.word	0x40020070
 800ce8c:	40020088 	.word	0x40020088
 800ce90:	400200a0 	.word	0x400200a0
 800ce94:	400200b8 	.word	0x400200b8
 800ce98:	40020410 	.word	0x40020410
 800ce9c:	40020428 	.word	0x40020428
 800cea0:	40020440 	.word	0x40020440
 800cea4:	40020458 	.word	0x40020458
 800cea8:	40020470 	.word	0x40020470
 800ceac:	40020488 	.word	0x40020488
 800ceb0:	400204a0 	.word	0x400204a0
 800ceb4:	400204b8 	.word	0x400204b8
 800ceb8:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cebc:	69fb      	ldr	r3, [r7, #28]
 800cebe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d008      	beq.n	800ced8 <HAL_UART_IRQHandler+0x544>
 800cec6:	69bb      	ldr	r3, [r7, #24]
 800cec8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d003      	beq.n	800ced8 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ced0:	6878      	ldr	r0, [r7, #4]
 800ced2:	f000 ff7d 	bl	800ddd0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ced6:	e014      	b.n	800cf02 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ced8:	69fb      	ldr	r3, [r7, #28]
 800ceda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d00f      	beq.n	800cf02 <HAL_UART_IRQHandler+0x56e>
 800cee2:	69bb      	ldr	r3, [r7, #24]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	da0c      	bge.n	800cf02 <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f000 ff67 	bl	800ddbc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ceee:	e008      	b.n	800cf02 <HAL_UART_IRQHandler+0x56e>
      return;
 800cef0:	bf00      	nop
 800cef2:	e006      	b.n	800cf02 <HAL_UART_IRQHandler+0x56e>
    return;
 800cef4:	bf00      	nop
 800cef6:	e004      	b.n	800cf02 <HAL_UART_IRQHandler+0x56e>
      return;
 800cef8:	bf00      	nop
 800cefa:	e002      	b.n	800cf02 <HAL_UART_IRQHandler+0x56e>
      return;
 800cefc:	bf00      	nop
 800cefe:	e000      	b.n	800cf02 <HAL_UART_IRQHandler+0x56e>
    return;
 800cf00:	bf00      	nop
  }
}
 800cf02:	3720      	adds	r7, #32
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bd80      	pop	{r7, pc}

0800cf08 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cf08:	b480      	push	{r7}
 800cf0a:	b083      	sub	sp, #12
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cf10:	bf00      	nop
 800cf12:	370c      	adds	r7, #12
 800cf14:	46bd      	mov	sp, r7
 800cf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1a:	4770      	bx	lr

0800cf1c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cf1c:	b480      	push	{r7}
 800cf1e:	b083      	sub	sp, #12
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cf24:	bf00      	nop
 800cf26:	370c      	adds	r7, #12
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2e:	4770      	bx	lr

0800cf30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cf30:	b480      	push	{r7}
 800cf32:	b083      	sub	sp, #12
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
 800cf38:	460b      	mov	r3, r1
 800cf3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cf3c:	bf00      	nop
 800cf3e:	370c      	adds	r7, #12
 800cf40:	46bd      	mov	sp, r7
 800cf42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf46:	4770      	bx	lr

0800cf48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cf48:	b5b0      	push	{r4, r5, r7, lr}
 800cf4a:	b08e      	sub	sp, #56	; 0x38
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cf50:	2300      	movs	r3, #0
 800cf52:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	689a      	ldr	r2, [r3, #8]
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	691b      	ldr	r3, [r3, #16]
 800cf5e:	431a      	orrs	r2, r3
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	695b      	ldr	r3, [r3, #20]
 800cf64:	431a      	orrs	r2, r3
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	69db      	ldr	r3, [r3, #28]
 800cf6a:	4313      	orrs	r3, r2
 800cf6c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	681a      	ldr	r2, [r3, #0]
 800cf74:	4bbf      	ldr	r3, [pc, #764]	; (800d274 <UART_SetConfig+0x32c>)
 800cf76:	4013      	ands	r3, r2
 800cf78:	687a      	ldr	r2, [r7, #4]
 800cf7a:	6812      	ldr	r2, [r2, #0]
 800cf7c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800cf7e:	430b      	orrs	r3, r1
 800cf80:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	685b      	ldr	r3, [r3, #4]
 800cf88:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	68da      	ldr	r2, [r3, #12]
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	430a      	orrs	r2, r1
 800cf96:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	699b      	ldr	r3, [r3, #24]
 800cf9c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	4ab5      	ldr	r2, [pc, #724]	; (800d278 <UART_SetConfig+0x330>)
 800cfa4:	4293      	cmp	r3, r2
 800cfa6:	d004      	beq.n	800cfb2 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	6a1b      	ldr	r3, [r3, #32]
 800cfac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cfae:	4313      	orrs	r3, r2
 800cfb0:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	689a      	ldr	r2, [r3, #8]
 800cfb8:	4bb0      	ldr	r3, [pc, #704]	; (800d27c <UART_SetConfig+0x334>)
 800cfba:	4013      	ands	r3, r2
 800cfbc:	687a      	ldr	r2, [r7, #4]
 800cfbe:	6812      	ldr	r2, [r2, #0]
 800cfc0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800cfc2:	430b      	orrs	r3, r1
 800cfc4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfcc:	f023 010f 	bic.w	r1, r3, #15
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	430a      	orrs	r2, r1
 800cfda:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	4aa7      	ldr	r2, [pc, #668]	; (800d280 <UART_SetConfig+0x338>)
 800cfe2:	4293      	cmp	r3, r2
 800cfe4:	d176      	bne.n	800d0d4 <UART_SetConfig+0x18c>
 800cfe6:	4ba7      	ldr	r3, [pc, #668]	; (800d284 <UART_SetConfig+0x33c>)
 800cfe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cfea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800cfee:	2b28      	cmp	r3, #40	; 0x28
 800cff0:	d86c      	bhi.n	800d0cc <UART_SetConfig+0x184>
 800cff2:	a201      	add	r2, pc, #4	; (adr r2, 800cff8 <UART_SetConfig+0xb0>)
 800cff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cff8:	0800d09d 	.word	0x0800d09d
 800cffc:	0800d0cd 	.word	0x0800d0cd
 800d000:	0800d0cd 	.word	0x0800d0cd
 800d004:	0800d0cd 	.word	0x0800d0cd
 800d008:	0800d0cd 	.word	0x0800d0cd
 800d00c:	0800d0cd 	.word	0x0800d0cd
 800d010:	0800d0cd 	.word	0x0800d0cd
 800d014:	0800d0cd 	.word	0x0800d0cd
 800d018:	0800d0a5 	.word	0x0800d0a5
 800d01c:	0800d0cd 	.word	0x0800d0cd
 800d020:	0800d0cd 	.word	0x0800d0cd
 800d024:	0800d0cd 	.word	0x0800d0cd
 800d028:	0800d0cd 	.word	0x0800d0cd
 800d02c:	0800d0cd 	.word	0x0800d0cd
 800d030:	0800d0cd 	.word	0x0800d0cd
 800d034:	0800d0cd 	.word	0x0800d0cd
 800d038:	0800d0ad 	.word	0x0800d0ad
 800d03c:	0800d0cd 	.word	0x0800d0cd
 800d040:	0800d0cd 	.word	0x0800d0cd
 800d044:	0800d0cd 	.word	0x0800d0cd
 800d048:	0800d0cd 	.word	0x0800d0cd
 800d04c:	0800d0cd 	.word	0x0800d0cd
 800d050:	0800d0cd 	.word	0x0800d0cd
 800d054:	0800d0cd 	.word	0x0800d0cd
 800d058:	0800d0b5 	.word	0x0800d0b5
 800d05c:	0800d0cd 	.word	0x0800d0cd
 800d060:	0800d0cd 	.word	0x0800d0cd
 800d064:	0800d0cd 	.word	0x0800d0cd
 800d068:	0800d0cd 	.word	0x0800d0cd
 800d06c:	0800d0cd 	.word	0x0800d0cd
 800d070:	0800d0cd 	.word	0x0800d0cd
 800d074:	0800d0cd 	.word	0x0800d0cd
 800d078:	0800d0bd 	.word	0x0800d0bd
 800d07c:	0800d0cd 	.word	0x0800d0cd
 800d080:	0800d0cd 	.word	0x0800d0cd
 800d084:	0800d0cd 	.word	0x0800d0cd
 800d088:	0800d0cd 	.word	0x0800d0cd
 800d08c:	0800d0cd 	.word	0x0800d0cd
 800d090:	0800d0cd 	.word	0x0800d0cd
 800d094:	0800d0cd 	.word	0x0800d0cd
 800d098:	0800d0c5 	.word	0x0800d0c5
 800d09c:	2301      	movs	r3, #1
 800d09e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d0a2:	e222      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d0a4:	2304      	movs	r3, #4
 800d0a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d0aa:	e21e      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d0ac:	2308      	movs	r3, #8
 800d0ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d0b2:	e21a      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d0b4:	2310      	movs	r3, #16
 800d0b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d0ba:	e216      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d0bc:	2320      	movs	r3, #32
 800d0be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d0c2:	e212      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d0c4:	2340      	movs	r3, #64	; 0x40
 800d0c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d0ca:	e20e      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d0cc:	2380      	movs	r3, #128	; 0x80
 800d0ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d0d2:	e20a      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	4a6b      	ldr	r2, [pc, #428]	; (800d288 <UART_SetConfig+0x340>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d130      	bne.n	800d140 <UART_SetConfig+0x1f8>
 800d0de:	4b69      	ldr	r3, [pc, #420]	; (800d284 <UART_SetConfig+0x33c>)
 800d0e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d0e2:	f003 0307 	and.w	r3, r3, #7
 800d0e6:	2b05      	cmp	r3, #5
 800d0e8:	d826      	bhi.n	800d138 <UART_SetConfig+0x1f0>
 800d0ea:	a201      	add	r2, pc, #4	; (adr r2, 800d0f0 <UART_SetConfig+0x1a8>)
 800d0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0f0:	0800d109 	.word	0x0800d109
 800d0f4:	0800d111 	.word	0x0800d111
 800d0f8:	0800d119 	.word	0x0800d119
 800d0fc:	0800d121 	.word	0x0800d121
 800d100:	0800d129 	.word	0x0800d129
 800d104:	0800d131 	.word	0x0800d131
 800d108:	2300      	movs	r3, #0
 800d10a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d10e:	e1ec      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d110:	2304      	movs	r3, #4
 800d112:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d116:	e1e8      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d118:	2308      	movs	r3, #8
 800d11a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d11e:	e1e4      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d120:	2310      	movs	r3, #16
 800d122:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d126:	e1e0      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d128:	2320      	movs	r3, #32
 800d12a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d12e:	e1dc      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d130:	2340      	movs	r3, #64	; 0x40
 800d132:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d136:	e1d8      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d138:	2380      	movs	r3, #128	; 0x80
 800d13a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d13e:	e1d4      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	4a51      	ldr	r2, [pc, #324]	; (800d28c <UART_SetConfig+0x344>)
 800d146:	4293      	cmp	r3, r2
 800d148:	d130      	bne.n	800d1ac <UART_SetConfig+0x264>
 800d14a:	4b4e      	ldr	r3, [pc, #312]	; (800d284 <UART_SetConfig+0x33c>)
 800d14c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d14e:	f003 0307 	and.w	r3, r3, #7
 800d152:	2b05      	cmp	r3, #5
 800d154:	d826      	bhi.n	800d1a4 <UART_SetConfig+0x25c>
 800d156:	a201      	add	r2, pc, #4	; (adr r2, 800d15c <UART_SetConfig+0x214>)
 800d158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d15c:	0800d175 	.word	0x0800d175
 800d160:	0800d17d 	.word	0x0800d17d
 800d164:	0800d185 	.word	0x0800d185
 800d168:	0800d18d 	.word	0x0800d18d
 800d16c:	0800d195 	.word	0x0800d195
 800d170:	0800d19d 	.word	0x0800d19d
 800d174:	2300      	movs	r3, #0
 800d176:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d17a:	e1b6      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d17c:	2304      	movs	r3, #4
 800d17e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d182:	e1b2      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d184:	2308      	movs	r3, #8
 800d186:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d18a:	e1ae      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d18c:	2310      	movs	r3, #16
 800d18e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d192:	e1aa      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d194:	2320      	movs	r3, #32
 800d196:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d19a:	e1a6      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d19c:	2340      	movs	r3, #64	; 0x40
 800d19e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d1a2:	e1a2      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d1a4:	2380      	movs	r3, #128	; 0x80
 800d1a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d1aa:	e19e      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	4a37      	ldr	r2, [pc, #220]	; (800d290 <UART_SetConfig+0x348>)
 800d1b2:	4293      	cmp	r3, r2
 800d1b4:	d130      	bne.n	800d218 <UART_SetConfig+0x2d0>
 800d1b6:	4b33      	ldr	r3, [pc, #204]	; (800d284 <UART_SetConfig+0x33c>)
 800d1b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d1ba:	f003 0307 	and.w	r3, r3, #7
 800d1be:	2b05      	cmp	r3, #5
 800d1c0:	d826      	bhi.n	800d210 <UART_SetConfig+0x2c8>
 800d1c2:	a201      	add	r2, pc, #4	; (adr r2, 800d1c8 <UART_SetConfig+0x280>)
 800d1c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1c8:	0800d1e1 	.word	0x0800d1e1
 800d1cc:	0800d1e9 	.word	0x0800d1e9
 800d1d0:	0800d1f1 	.word	0x0800d1f1
 800d1d4:	0800d1f9 	.word	0x0800d1f9
 800d1d8:	0800d201 	.word	0x0800d201
 800d1dc:	0800d209 	.word	0x0800d209
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d1e6:	e180      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d1e8:	2304      	movs	r3, #4
 800d1ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d1ee:	e17c      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d1f0:	2308      	movs	r3, #8
 800d1f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d1f6:	e178      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d1f8:	2310      	movs	r3, #16
 800d1fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d1fe:	e174      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d200:	2320      	movs	r3, #32
 800d202:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d206:	e170      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d208:	2340      	movs	r3, #64	; 0x40
 800d20a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d20e:	e16c      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d210:	2380      	movs	r3, #128	; 0x80
 800d212:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d216:	e168      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	4a1d      	ldr	r2, [pc, #116]	; (800d294 <UART_SetConfig+0x34c>)
 800d21e:	4293      	cmp	r3, r2
 800d220:	d142      	bne.n	800d2a8 <UART_SetConfig+0x360>
 800d222:	4b18      	ldr	r3, [pc, #96]	; (800d284 <UART_SetConfig+0x33c>)
 800d224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d226:	f003 0307 	and.w	r3, r3, #7
 800d22a:	2b05      	cmp	r3, #5
 800d22c:	d838      	bhi.n	800d2a0 <UART_SetConfig+0x358>
 800d22e:	a201      	add	r2, pc, #4	; (adr r2, 800d234 <UART_SetConfig+0x2ec>)
 800d230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d234:	0800d24d 	.word	0x0800d24d
 800d238:	0800d255 	.word	0x0800d255
 800d23c:	0800d25d 	.word	0x0800d25d
 800d240:	0800d265 	.word	0x0800d265
 800d244:	0800d26d 	.word	0x0800d26d
 800d248:	0800d299 	.word	0x0800d299
 800d24c:	2300      	movs	r3, #0
 800d24e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d252:	e14a      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d254:	2304      	movs	r3, #4
 800d256:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d25a:	e146      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d25c:	2308      	movs	r3, #8
 800d25e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d262:	e142      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d264:	2310      	movs	r3, #16
 800d266:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d26a:	e13e      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d26c:	2320      	movs	r3, #32
 800d26e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d272:	e13a      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d274:	cfff69f3 	.word	0xcfff69f3
 800d278:	58000c00 	.word	0x58000c00
 800d27c:	11fff4ff 	.word	0x11fff4ff
 800d280:	40011000 	.word	0x40011000
 800d284:	58024400 	.word	0x58024400
 800d288:	40004400 	.word	0x40004400
 800d28c:	40004800 	.word	0x40004800
 800d290:	40004c00 	.word	0x40004c00
 800d294:	40005000 	.word	0x40005000
 800d298:	2340      	movs	r3, #64	; 0x40
 800d29a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d29e:	e124      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d2a0:	2380      	movs	r3, #128	; 0x80
 800d2a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d2a6:	e120      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4acc      	ldr	r2, [pc, #816]	; (800d5e0 <UART_SetConfig+0x698>)
 800d2ae:	4293      	cmp	r3, r2
 800d2b0:	d176      	bne.n	800d3a0 <UART_SetConfig+0x458>
 800d2b2:	4bcc      	ldr	r3, [pc, #816]	; (800d5e4 <UART_SetConfig+0x69c>)
 800d2b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d2b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d2ba:	2b28      	cmp	r3, #40	; 0x28
 800d2bc:	d86c      	bhi.n	800d398 <UART_SetConfig+0x450>
 800d2be:	a201      	add	r2, pc, #4	; (adr r2, 800d2c4 <UART_SetConfig+0x37c>)
 800d2c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2c4:	0800d369 	.word	0x0800d369
 800d2c8:	0800d399 	.word	0x0800d399
 800d2cc:	0800d399 	.word	0x0800d399
 800d2d0:	0800d399 	.word	0x0800d399
 800d2d4:	0800d399 	.word	0x0800d399
 800d2d8:	0800d399 	.word	0x0800d399
 800d2dc:	0800d399 	.word	0x0800d399
 800d2e0:	0800d399 	.word	0x0800d399
 800d2e4:	0800d371 	.word	0x0800d371
 800d2e8:	0800d399 	.word	0x0800d399
 800d2ec:	0800d399 	.word	0x0800d399
 800d2f0:	0800d399 	.word	0x0800d399
 800d2f4:	0800d399 	.word	0x0800d399
 800d2f8:	0800d399 	.word	0x0800d399
 800d2fc:	0800d399 	.word	0x0800d399
 800d300:	0800d399 	.word	0x0800d399
 800d304:	0800d379 	.word	0x0800d379
 800d308:	0800d399 	.word	0x0800d399
 800d30c:	0800d399 	.word	0x0800d399
 800d310:	0800d399 	.word	0x0800d399
 800d314:	0800d399 	.word	0x0800d399
 800d318:	0800d399 	.word	0x0800d399
 800d31c:	0800d399 	.word	0x0800d399
 800d320:	0800d399 	.word	0x0800d399
 800d324:	0800d381 	.word	0x0800d381
 800d328:	0800d399 	.word	0x0800d399
 800d32c:	0800d399 	.word	0x0800d399
 800d330:	0800d399 	.word	0x0800d399
 800d334:	0800d399 	.word	0x0800d399
 800d338:	0800d399 	.word	0x0800d399
 800d33c:	0800d399 	.word	0x0800d399
 800d340:	0800d399 	.word	0x0800d399
 800d344:	0800d389 	.word	0x0800d389
 800d348:	0800d399 	.word	0x0800d399
 800d34c:	0800d399 	.word	0x0800d399
 800d350:	0800d399 	.word	0x0800d399
 800d354:	0800d399 	.word	0x0800d399
 800d358:	0800d399 	.word	0x0800d399
 800d35c:	0800d399 	.word	0x0800d399
 800d360:	0800d399 	.word	0x0800d399
 800d364:	0800d391 	.word	0x0800d391
 800d368:	2301      	movs	r3, #1
 800d36a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d36e:	e0bc      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d370:	2304      	movs	r3, #4
 800d372:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d376:	e0b8      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d378:	2308      	movs	r3, #8
 800d37a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d37e:	e0b4      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d380:	2310      	movs	r3, #16
 800d382:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d386:	e0b0      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d388:	2320      	movs	r3, #32
 800d38a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d38e:	e0ac      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d390:	2340      	movs	r3, #64	; 0x40
 800d392:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d396:	e0a8      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d398:	2380      	movs	r3, #128	; 0x80
 800d39a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d39e:	e0a4      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	4a90      	ldr	r2, [pc, #576]	; (800d5e8 <UART_SetConfig+0x6a0>)
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d130      	bne.n	800d40c <UART_SetConfig+0x4c4>
 800d3aa:	4b8e      	ldr	r3, [pc, #568]	; (800d5e4 <UART_SetConfig+0x69c>)
 800d3ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d3ae:	f003 0307 	and.w	r3, r3, #7
 800d3b2:	2b05      	cmp	r3, #5
 800d3b4:	d826      	bhi.n	800d404 <UART_SetConfig+0x4bc>
 800d3b6:	a201      	add	r2, pc, #4	; (adr r2, 800d3bc <UART_SetConfig+0x474>)
 800d3b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3bc:	0800d3d5 	.word	0x0800d3d5
 800d3c0:	0800d3dd 	.word	0x0800d3dd
 800d3c4:	0800d3e5 	.word	0x0800d3e5
 800d3c8:	0800d3ed 	.word	0x0800d3ed
 800d3cc:	0800d3f5 	.word	0x0800d3f5
 800d3d0:	0800d3fd 	.word	0x0800d3fd
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d3da:	e086      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d3dc:	2304      	movs	r3, #4
 800d3de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d3e2:	e082      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d3e4:	2308      	movs	r3, #8
 800d3e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d3ea:	e07e      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d3ec:	2310      	movs	r3, #16
 800d3ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d3f2:	e07a      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d3f4:	2320      	movs	r3, #32
 800d3f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d3fa:	e076      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d3fc:	2340      	movs	r3, #64	; 0x40
 800d3fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d402:	e072      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d404:	2380      	movs	r3, #128	; 0x80
 800d406:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d40a:	e06e      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4a76      	ldr	r2, [pc, #472]	; (800d5ec <UART_SetConfig+0x6a4>)
 800d412:	4293      	cmp	r3, r2
 800d414:	d130      	bne.n	800d478 <UART_SetConfig+0x530>
 800d416:	4b73      	ldr	r3, [pc, #460]	; (800d5e4 <UART_SetConfig+0x69c>)
 800d418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d41a:	f003 0307 	and.w	r3, r3, #7
 800d41e:	2b05      	cmp	r3, #5
 800d420:	d826      	bhi.n	800d470 <UART_SetConfig+0x528>
 800d422:	a201      	add	r2, pc, #4	; (adr r2, 800d428 <UART_SetConfig+0x4e0>)
 800d424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d428:	0800d441 	.word	0x0800d441
 800d42c:	0800d449 	.word	0x0800d449
 800d430:	0800d451 	.word	0x0800d451
 800d434:	0800d459 	.word	0x0800d459
 800d438:	0800d461 	.word	0x0800d461
 800d43c:	0800d469 	.word	0x0800d469
 800d440:	2300      	movs	r3, #0
 800d442:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d446:	e050      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d448:	2304      	movs	r3, #4
 800d44a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d44e:	e04c      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d450:	2308      	movs	r3, #8
 800d452:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d456:	e048      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d458:	2310      	movs	r3, #16
 800d45a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d45e:	e044      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d460:	2320      	movs	r3, #32
 800d462:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d466:	e040      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d468:	2340      	movs	r3, #64	; 0x40
 800d46a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d46e:	e03c      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d470:	2380      	movs	r3, #128	; 0x80
 800d472:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d476:	e038      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	4a5c      	ldr	r2, [pc, #368]	; (800d5f0 <UART_SetConfig+0x6a8>)
 800d47e:	4293      	cmp	r3, r2
 800d480:	d130      	bne.n	800d4e4 <UART_SetConfig+0x59c>
 800d482:	4b58      	ldr	r3, [pc, #352]	; (800d5e4 <UART_SetConfig+0x69c>)
 800d484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d486:	f003 0307 	and.w	r3, r3, #7
 800d48a:	2b05      	cmp	r3, #5
 800d48c:	d826      	bhi.n	800d4dc <UART_SetConfig+0x594>
 800d48e:	a201      	add	r2, pc, #4	; (adr r2, 800d494 <UART_SetConfig+0x54c>)
 800d490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d494:	0800d4ad 	.word	0x0800d4ad
 800d498:	0800d4b5 	.word	0x0800d4b5
 800d49c:	0800d4bd 	.word	0x0800d4bd
 800d4a0:	0800d4c5 	.word	0x0800d4c5
 800d4a4:	0800d4cd 	.word	0x0800d4cd
 800d4a8:	0800d4d5 	.word	0x0800d4d5
 800d4ac:	2302      	movs	r3, #2
 800d4ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d4b2:	e01a      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d4b4:	2304      	movs	r3, #4
 800d4b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d4ba:	e016      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d4bc:	2308      	movs	r3, #8
 800d4be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d4c2:	e012      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d4c4:	2310      	movs	r3, #16
 800d4c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d4ca:	e00e      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d4cc:	2320      	movs	r3, #32
 800d4ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d4d2:	e00a      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d4d4:	2340      	movs	r3, #64	; 0x40
 800d4d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d4da:	e006      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d4dc:	2380      	movs	r3, #128	; 0x80
 800d4de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d4e2:	e002      	b.n	800d4ea <UART_SetConfig+0x5a2>
 800d4e4:	2380      	movs	r3, #128	; 0x80
 800d4e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	4a40      	ldr	r2, [pc, #256]	; (800d5f0 <UART_SetConfig+0x6a8>)
 800d4f0:	4293      	cmp	r3, r2
 800d4f2:	f040 80ef 	bne.w	800d6d4 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d4f6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d4fa:	2b20      	cmp	r3, #32
 800d4fc:	dc46      	bgt.n	800d58c <UART_SetConfig+0x644>
 800d4fe:	2b02      	cmp	r3, #2
 800d500:	f2c0 8081 	blt.w	800d606 <UART_SetConfig+0x6be>
 800d504:	3b02      	subs	r3, #2
 800d506:	2b1e      	cmp	r3, #30
 800d508:	d87d      	bhi.n	800d606 <UART_SetConfig+0x6be>
 800d50a:	a201      	add	r2, pc, #4	; (adr r2, 800d510 <UART_SetConfig+0x5c8>)
 800d50c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d510:	0800d593 	.word	0x0800d593
 800d514:	0800d607 	.word	0x0800d607
 800d518:	0800d59b 	.word	0x0800d59b
 800d51c:	0800d607 	.word	0x0800d607
 800d520:	0800d607 	.word	0x0800d607
 800d524:	0800d607 	.word	0x0800d607
 800d528:	0800d5ab 	.word	0x0800d5ab
 800d52c:	0800d607 	.word	0x0800d607
 800d530:	0800d607 	.word	0x0800d607
 800d534:	0800d607 	.word	0x0800d607
 800d538:	0800d607 	.word	0x0800d607
 800d53c:	0800d607 	.word	0x0800d607
 800d540:	0800d607 	.word	0x0800d607
 800d544:	0800d607 	.word	0x0800d607
 800d548:	0800d5bb 	.word	0x0800d5bb
 800d54c:	0800d607 	.word	0x0800d607
 800d550:	0800d607 	.word	0x0800d607
 800d554:	0800d607 	.word	0x0800d607
 800d558:	0800d607 	.word	0x0800d607
 800d55c:	0800d607 	.word	0x0800d607
 800d560:	0800d607 	.word	0x0800d607
 800d564:	0800d607 	.word	0x0800d607
 800d568:	0800d607 	.word	0x0800d607
 800d56c:	0800d607 	.word	0x0800d607
 800d570:	0800d607 	.word	0x0800d607
 800d574:	0800d607 	.word	0x0800d607
 800d578:	0800d607 	.word	0x0800d607
 800d57c:	0800d607 	.word	0x0800d607
 800d580:	0800d607 	.word	0x0800d607
 800d584:	0800d607 	.word	0x0800d607
 800d588:	0800d5f9 	.word	0x0800d5f9
 800d58c:	2b40      	cmp	r3, #64	; 0x40
 800d58e:	d036      	beq.n	800d5fe <UART_SetConfig+0x6b6>
 800d590:	e039      	b.n	800d606 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d592:	f7fb fec9 	bl	8009328 <HAL_RCCEx_GetD3PCLK1Freq>
 800d596:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800d598:	e03b      	b.n	800d612 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d59a:	f107 0314 	add.w	r3, r7, #20
 800d59e:	4618      	mov	r0, r3
 800d5a0:	f7fb fed8 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d5a4:	69bb      	ldr	r3, [r7, #24]
 800d5a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d5a8:	e033      	b.n	800d612 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d5aa:	f107 0308 	add.w	r3, r7, #8
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	f7fc f824 	bl	80095fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d5b8:	e02b      	b.n	800d612 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d5ba:	4b0a      	ldr	r3, [pc, #40]	; (800d5e4 <UART_SetConfig+0x69c>)
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	f003 0320 	and.w	r3, r3, #32
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d009      	beq.n	800d5da <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d5c6:	4b07      	ldr	r3, [pc, #28]	; (800d5e4 <UART_SetConfig+0x69c>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	08db      	lsrs	r3, r3, #3
 800d5cc:	f003 0303 	and.w	r3, r3, #3
 800d5d0:	4a08      	ldr	r2, [pc, #32]	; (800d5f4 <UART_SetConfig+0x6ac>)
 800d5d2:	fa22 f303 	lsr.w	r3, r2, r3
 800d5d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d5d8:	e01b      	b.n	800d612 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800d5da:	4b06      	ldr	r3, [pc, #24]	; (800d5f4 <UART_SetConfig+0x6ac>)
 800d5dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d5de:	e018      	b.n	800d612 <UART_SetConfig+0x6ca>
 800d5e0:	40011400 	.word	0x40011400
 800d5e4:	58024400 	.word	0x58024400
 800d5e8:	40007800 	.word	0x40007800
 800d5ec:	40007c00 	.word	0x40007c00
 800d5f0:	58000c00 	.word	0x58000c00
 800d5f4:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d5f8:	4bc4      	ldr	r3, [pc, #784]	; (800d90c <UART_SetConfig+0x9c4>)
 800d5fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d5fc:	e009      	b.n	800d612 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d5fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d602:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d604:	e005      	b.n	800d612 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800d606:	2300      	movs	r3, #0
 800d608:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800d60a:	2301      	movs	r3, #1
 800d60c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800d610:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d614:	2b00      	cmp	r3, #0
 800d616:	f000 81da 	beq.w	800d9ce <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d61e:	4abc      	ldr	r2, [pc, #752]	; (800d910 <UART_SetConfig+0x9c8>)
 800d620:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d624:	461a      	mov	r2, r3
 800d626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d628:	fbb3 f3f2 	udiv	r3, r3, r2
 800d62c:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	685a      	ldr	r2, [r3, #4]
 800d632:	4613      	mov	r3, r2
 800d634:	005b      	lsls	r3, r3, #1
 800d636:	4413      	add	r3, r2
 800d638:	6a3a      	ldr	r2, [r7, #32]
 800d63a:	429a      	cmp	r2, r3
 800d63c:	d305      	bcc.n	800d64a <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	685b      	ldr	r3, [r3, #4]
 800d642:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d644:	6a3a      	ldr	r2, [r7, #32]
 800d646:	429a      	cmp	r2, r3
 800d648:	d903      	bls.n	800d652 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800d64a:	2301      	movs	r3, #1
 800d64c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800d650:	e1bd      	b.n	800d9ce <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d654:	4618      	mov	r0, r3
 800d656:	f04f 0100 	mov.w	r1, #0
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d65e:	4aac      	ldr	r2, [pc, #688]	; (800d910 <UART_SetConfig+0x9c8>)
 800d660:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d664:	b29a      	uxth	r2, r3
 800d666:	f04f 0300 	mov.w	r3, #0
 800d66a:	f7f2 fe91 	bl	8000390 <__aeabi_uldivmod>
 800d66e:	4602      	mov	r2, r0
 800d670:	460b      	mov	r3, r1
 800d672:	4610      	mov	r0, r2
 800d674:	4619      	mov	r1, r3
 800d676:	f04f 0200 	mov.w	r2, #0
 800d67a:	f04f 0300 	mov.w	r3, #0
 800d67e:	020b      	lsls	r3, r1, #8
 800d680:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d684:	0202      	lsls	r2, r0, #8
 800d686:	6879      	ldr	r1, [r7, #4]
 800d688:	6849      	ldr	r1, [r1, #4]
 800d68a:	0849      	lsrs	r1, r1, #1
 800d68c:	4608      	mov	r0, r1
 800d68e:	f04f 0100 	mov.w	r1, #0
 800d692:	1814      	adds	r4, r2, r0
 800d694:	eb43 0501 	adc.w	r5, r3, r1
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	685b      	ldr	r3, [r3, #4]
 800d69c:	461a      	mov	r2, r3
 800d69e:	f04f 0300 	mov.w	r3, #0
 800d6a2:	4620      	mov	r0, r4
 800d6a4:	4629      	mov	r1, r5
 800d6a6:	f7f2 fe73 	bl	8000390 <__aeabi_uldivmod>
 800d6aa:	4602      	mov	r2, r0
 800d6ac:	460b      	mov	r3, r1
 800d6ae:	4613      	mov	r3, r2
 800d6b0:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d6b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d6b8:	d308      	bcc.n	800d6cc <UART_SetConfig+0x784>
 800d6ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d6c0:	d204      	bcs.n	800d6cc <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d6c8:	60da      	str	r2, [r3, #12]
 800d6ca:	e180      	b.n	800d9ce <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800d6cc:	2301      	movs	r3, #1
 800d6ce:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800d6d2:	e17c      	b.n	800d9ce <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	69db      	ldr	r3, [r3, #28]
 800d6d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d6dc:	f040 80bf 	bne.w	800d85e <UART_SetConfig+0x916>
  {
    switch (clocksource)
 800d6e0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d6e4:	2b20      	cmp	r3, #32
 800d6e6:	dc49      	bgt.n	800d77c <UART_SetConfig+0x834>
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	db7c      	blt.n	800d7e6 <UART_SetConfig+0x89e>
 800d6ec:	2b20      	cmp	r3, #32
 800d6ee:	d87a      	bhi.n	800d7e6 <UART_SetConfig+0x89e>
 800d6f0:	a201      	add	r2, pc, #4	; (adr r2, 800d6f8 <UART_SetConfig+0x7b0>)
 800d6f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6f6:	bf00      	nop
 800d6f8:	0800d783 	.word	0x0800d783
 800d6fc:	0800d78b 	.word	0x0800d78b
 800d700:	0800d7e7 	.word	0x0800d7e7
 800d704:	0800d7e7 	.word	0x0800d7e7
 800d708:	0800d793 	.word	0x0800d793
 800d70c:	0800d7e7 	.word	0x0800d7e7
 800d710:	0800d7e7 	.word	0x0800d7e7
 800d714:	0800d7e7 	.word	0x0800d7e7
 800d718:	0800d7a3 	.word	0x0800d7a3
 800d71c:	0800d7e7 	.word	0x0800d7e7
 800d720:	0800d7e7 	.word	0x0800d7e7
 800d724:	0800d7e7 	.word	0x0800d7e7
 800d728:	0800d7e7 	.word	0x0800d7e7
 800d72c:	0800d7e7 	.word	0x0800d7e7
 800d730:	0800d7e7 	.word	0x0800d7e7
 800d734:	0800d7e7 	.word	0x0800d7e7
 800d738:	0800d7b3 	.word	0x0800d7b3
 800d73c:	0800d7e7 	.word	0x0800d7e7
 800d740:	0800d7e7 	.word	0x0800d7e7
 800d744:	0800d7e7 	.word	0x0800d7e7
 800d748:	0800d7e7 	.word	0x0800d7e7
 800d74c:	0800d7e7 	.word	0x0800d7e7
 800d750:	0800d7e7 	.word	0x0800d7e7
 800d754:	0800d7e7 	.word	0x0800d7e7
 800d758:	0800d7e7 	.word	0x0800d7e7
 800d75c:	0800d7e7 	.word	0x0800d7e7
 800d760:	0800d7e7 	.word	0x0800d7e7
 800d764:	0800d7e7 	.word	0x0800d7e7
 800d768:	0800d7e7 	.word	0x0800d7e7
 800d76c:	0800d7e7 	.word	0x0800d7e7
 800d770:	0800d7e7 	.word	0x0800d7e7
 800d774:	0800d7e7 	.word	0x0800d7e7
 800d778:	0800d7d9 	.word	0x0800d7d9
 800d77c:	2b40      	cmp	r3, #64	; 0x40
 800d77e:	d02e      	beq.n	800d7de <UART_SetConfig+0x896>
 800d780:	e031      	b.n	800d7e6 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d782:	f7fa f951 	bl	8007a28 <HAL_RCC_GetPCLK1Freq>
 800d786:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800d788:	e033      	b.n	800d7f2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d78a:	f7fa f963 	bl	8007a54 <HAL_RCC_GetPCLK2Freq>
 800d78e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800d790:	e02f      	b.n	800d7f2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d792:	f107 0314 	add.w	r3, r7, #20
 800d796:	4618      	mov	r0, r3
 800d798:	f7fb fddc 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d79c:	69bb      	ldr	r3, [r7, #24]
 800d79e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d7a0:	e027      	b.n	800d7f2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d7a2:	f107 0308 	add.w	r3, r7, #8
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	f7fb ff28 	bl	80095fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d7b0:	e01f      	b.n	800d7f2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d7b2:	4b58      	ldr	r3, [pc, #352]	; (800d914 <UART_SetConfig+0x9cc>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	f003 0320 	and.w	r3, r3, #32
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d009      	beq.n	800d7d2 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d7be:	4b55      	ldr	r3, [pc, #340]	; (800d914 <UART_SetConfig+0x9cc>)
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	08db      	lsrs	r3, r3, #3
 800d7c4:	f003 0303 	and.w	r3, r3, #3
 800d7c8:	4a53      	ldr	r2, [pc, #332]	; (800d918 <UART_SetConfig+0x9d0>)
 800d7ca:	fa22 f303 	lsr.w	r3, r2, r3
 800d7ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d7d0:	e00f      	b.n	800d7f2 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800d7d2:	4b51      	ldr	r3, [pc, #324]	; (800d918 <UART_SetConfig+0x9d0>)
 800d7d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d7d6:	e00c      	b.n	800d7f2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d7d8:	4b4c      	ldr	r3, [pc, #304]	; (800d90c <UART_SetConfig+0x9c4>)
 800d7da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d7dc:	e009      	b.n	800d7f2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d7de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d7e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d7e4:	e005      	b.n	800d7f2 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800d7f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d7f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	f000 80ea 	beq.w	800d9ce <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7fe:	4a44      	ldr	r2, [pc, #272]	; (800d910 <UART_SetConfig+0x9c8>)
 800d800:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d804:	461a      	mov	r2, r3
 800d806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d808:	fbb3 f3f2 	udiv	r3, r3, r2
 800d80c:	005a      	lsls	r2, r3, #1
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	685b      	ldr	r3, [r3, #4]
 800d812:	085b      	lsrs	r3, r3, #1
 800d814:	441a      	add	r2, r3
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	685b      	ldr	r3, [r3, #4]
 800d81a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d81e:	b29b      	uxth	r3, r3
 800d820:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d824:	2b0f      	cmp	r3, #15
 800d826:	d916      	bls.n	800d856 <UART_SetConfig+0x90e>
 800d828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d82a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d82e:	d212      	bcs.n	800d856 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d832:	b29b      	uxth	r3, r3
 800d834:	f023 030f 	bic.w	r3, r3, #15
 800d838:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d83a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d83c:	085b      	lsrs	r3, r3, #1
 800d83e:	b29b      	uxth	r3, r3
 800d840:	f003 0307 	and.w	r3, r3, #7
 800d844:	b29a      	uxth	r2, r3
 800d846:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800d848:	4313      	orrs	r3, r2
 800d84a:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800d852:	60da      	str	r2, [r3, #12]
 800d854:	e0bb      	b.n	800d9ce <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800d856:	2301      	movs	r3, #1
 800d858:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800d85c:	e0b7      	b.n	800d9ce <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d85e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d862:	2b20      	cmp	r3, #32
 800d864:	dc4a      	bgt.n	800d8fc <UART_SetConfig+0x9b4>
 800d866:	2b00      	cmp	r3, #0
 800d868:	f2c0 8086 	blt.w	800d978 <UART_SetConfig+0xa30>
 800d86c:	2b20      	cmp	r3, #32
 800d86e:	f200 8083 	bhi.w	800d978 <UART_SetConfig+0xa30>
 800d872:	a201      	add	r2, pc, #4	; (adr r2, 800d878 <UART_SetConfig+0x930>)
 800d874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d878:	0800d903 	.word	0x0800d903
 800d87c:	0800d91d 	.word	0x0800d91d
 800d880:	0800d979 	.word	0x0800d979
 800d884:	0800d979 	.word	0x0800d979
 800d888:	0800d925 	.word	0x0800d925
 800d88c:	0800d979 	.word	0x0800d979
 800d890:	0800d979 	.word	0x0800d979
 800d894:	0800d979 	.word	0x0800d979
 800d898:	0800d935 	.word	0x0800d935
 800d89c:	0800d979 	.word	0x0800d979
 800d8a0:	0800d979 	.word	0x0800d979
 800d8a4:	0800d979 	.word	0x0800d979
 800d8a8:	0800d979 	.word	0x0800d979
 800d8ac:	0800d979 	.word	0x0800d979
 800d8b0:	0800d979 	.word	0x0800d979
 800d8b4:	0800d979 	.word	0x0800d979
 800d8b8:	0800d945 	.word	0x0800d945
 800d8bc:	0800d979 	.word	0x0800d979
 800d8c0:	0800d979 	.word	0x0800d979
 800d8c4:	0800d979 	.word	0x0800d979
 800d8c8:	0800d979 	.word	0x0800d979
 800d8cc:	0800d979 	.word	0x0800d979
 800d8d0:	0800d979 	.word	0x0800d979
 800d8d4:	0800d979 	.word	0x0800d979
 800d8d8:	0800d979 	.word	0x0800d979
 800d8dc:	0800d979 	.word	0x0800d979
 800d8e0:	0800d979 	.word	0x0800d979
 800d8e4:	0800d979 	.word	0x0800d979
 800d8e8:	0800d979 	.word	0x0800d979
 800d8ec:	0800d979 	.word	0x0800d979
 800d8f0:	0800d979 	.word	0x0800d979
 800d8f4:	0800d979 	.word	0x0800d979
 800d8f8:	0800d96b 	.word	0x0800d96b
 800d8fc:	2b40      	cmp	r3, #64	; 0x40
 800d8fe:	d037      	beq.n	800d970 <UART_SetConfig+0xa28>
 800d900:	e03a      	b.n	800d978 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d902:	f7fa f891 	bl	8007a28 <HAL_RCC_GetPCLK1Freq>
 800d906:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800d908:	e03c      	b.n	800d984 <UART_SetConfig+0xa3c>
 800d90a:	bf00      	nop
 800d90c:	003d0900 	.word	0x003d0900
 800d910:	08015880 	.word	0x08015880
 800d914:	58024400 	.word	0x58024400
 800d918:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d91c:	f7fa f89a 	bl	8007a54 <HAL_RCC_GetPCLK2Freq>
 800d920:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800d922:	e02f      	b.n	800d984 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d924:	f107 0314 	add.w	r3, r7, #20
 800d928:	4618      	mov	r0, r3
 800d92a:	f7fb fd13 	bl	8009354 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d92e:	69bb      	ldr	r3, [r7, #24]
 800d930:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d932:	e027      	b.n	800d984 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d934:	f107 0308 	add.w	r3, r7, #8
 800d938:	4618      	mov	r0, r3
 800d93a:	f7fb fe5f 	bl	80095fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d942:	e01f      	b.n	800d984 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d944:	4b2c      	ldr	r3, [pc, #176]	; (800d9f8 <UART_SetConfig+0xab0>)
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	f003 0320 	and.w	r3, r3, #32
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d009      	beq.n	800d964 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d950:	4b29      	ldr	r3, [pc, #164]	; (800d9f8 <UART_SetConfig+0xab0>)
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	08db      	lsrs	r3, r3, #3
 800d956:	f003 0303 	and.w	r3, r3, #3
 800d95a:	4a28      	ldr	r2, [pc, #160]	; (800d9fc <UART_SetConfig+0xab4>)
 800d95c:	fa22 f303 	lsr.w	r3, r2, r3
 800d960:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d962:	e00f      	b.n	800d984 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800d964:	4b25      	ldr	r3, [pc, #148]	; (800d9fc <UART_SetConfig+0xab4>)
 800d966:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d968:	e00c      	b.n	800d984 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d96a:	4b25      	ldr	r3, [pc, #148]	; (800da00 <UART_SetConfig+0xab8>)
 800d96c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d96e:	e009      	b.n	800d984 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d970:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d974:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800d976:	e005      	b.n	800d984 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800d978:	2300      	movs	r3, #0
 800d97a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800d97c:	2301      	movs	r3, #1
 800d97e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800d982:	bf00      	nop
    }

    if (pclk != 0U)
 800d984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d986:	2b00      	cmp	r3, #0
 800d988:	d021      	beq.n	800d9ce <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d98e:	4a1d      	ldr	r2, [pc, #116]	; (800da04 <UART_SetConfig+0xabc>)
 800d990:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d994:	461a      	mov	r2, r3
 800d996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d998:	fbb3 f2f2 	udiv	r2, r3, r2
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	685b      	ldr	r3, [r3, #4]
 800d9a0:	085b      	lsrs	r3, r3, #1
 800d9a2:	441a      	add	r2, r3
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	685b      	ldr	r3, [r3, #4]
 800d9a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9ac:	b29b      	uxth	r3, r3
 800d9ae:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d9b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9b2:	2b0f      	cmp	r3, #15
 800d9b4:	d908      	bls.n	800d9c8 <UART_SetConfig+0xa80>
 800d9b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d9bc:	d204      	bcs.n	800d9c8 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d9c4:	60da      	str	r2, [r3, #12]
 800d9c6:	e002      	b.n	800d9ce <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2201      	movs	r2, #1
 800d9d2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2201      	movs	r2, #1
 800d9da:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	2200      	movs	r2, #0
 800d9e8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800d9ea:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	3738      	adds	r7, #56	; 0x38
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	bdb0      	pop	{r4, r5, r7, pc}
 800d9f6:	bf00      	nop
 800d9f8:	58024400 	.word	0x58024400
 800d9fc:	03d09000 	.word	0x03d09000
 800da00:	003d0900 	.word	0x003d0900
 800da04:	08015880 	.word	0x08015880

0800da08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800da08:	b480      	push	{r7}
 800da0a:	b083      	sub	sp, #12
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da14:	f003 0301 	and.w	r3, r3, #1
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d00a      	beq.n	800da32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	685b      	ldr	r3, [r3, #4]
 800da22:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	430a      	orrs	r2, r1
 800da30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da36:	f003 0302 	and.w	r3, r3, #2
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d00a      	beq.n	800da54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	685b      	ldr	r3, [r3, #4]
 800da44:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	430a      	orrs	r2, r1
 800da52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da58:	f003 0304 	and.w	r3, r3, #4
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d00a      	beq.n	800da76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	685b      	ldr	r3, [r3, #4]
 800da66:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	430a      	orrs	r2, r1
 800da74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da7a:	f003 0308 	and.w	r3, r3, #8
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d00a      	beq.n	800da98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	685b      	ldr	r3, [r3, #4]
 800da88:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	430a      	orrs	r2, r1
 800da96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da9c:	f003 0310 	and.w	r3, r3, #16
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d00a      	beq.n	800daba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	689b      	ldr	r3, [r3, #8]
 800daaa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	430a      	orrs	r2, r1
 800dab8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dabe:	f003 0320 	and.w	r3, r3, #32
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d00a      	beq.n	800dadc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	689b      	ldr	r3, [r3, #8]
 800dacc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	430a      	orrs	r2, r1
 800dada:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d01a      	beq.n	800db1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	685b      	ldr	r3, [r3, #4]
 800daee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	430a      	orrs	r2, r1
 800dafc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800db06:	d10a      	bne.n	800db1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	685b      	ldr	r3, [r3, #4]
 800db0e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	430a      	orrs	r2, r1
 800db1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db26:	2b00      	cmp	r3, #0
 800db28:	d00a      	beq.n	800db40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	685b      	ldr	r3, [r3, #4]
 800db30:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	430a      	orrs	r2, r1
 800db3e:	605a      	str	r2, [r3, #4]
  }
}
 800db40:	bf00      	nop
 800db42:	370c      	adds	r7, #12
 800db44:	46bd      	mov	sp, r7
 800db46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db4a:	4770      	bx	lr

0800db4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b086      	sub	sp, #24
 800db50:	af02      	add	r7, sp, #8
 800db52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	2200      	movs	r2, #0
 800db58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800db5c:	f7f4 f810 	bl	8001b80 <HAL_GetTick>
 800db60:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	f003 0308 	and.w	r3, r3, #8
 800db6c:	2b08      	cmp	r3, #8
 800db6e:	d10e      	bne.n	800db8e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800db70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800db74:	9300      	str	r3, [sp, #0]
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	2200      	movs	r2, #0
 800db7a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800db7e:	6878      	ldr	r0, [r7, #4]
 800db80:	f000 f82f 	bl	800dbe2 <UART_WaitOnFlagUntilTimeout>
 800db84:	4603      	mov	r3, r0
 800db86:	2b00      	cmp	r3, #0
 800db88:	d001      	beq.n	800db8e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800db8a:	2303      	movs	r3, #3
 800db8c:	e025      	b.n	800dbda <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	f003 0304 	and.w	r3, r3, #4
 800db98:	2b04      	cmp	r3, #4
 800db9a:	d10e      	bne.n	800dbba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800db9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800dba0:	9300      	str	r3, [sp, #0]
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	2200      	movs	r2, #0
 800dba6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f000 f819 	bl	800dbe2 <UART_WaitOnFlagUntilTimeout>
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d001      	beq.n	800dbba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dbb6:	2303      	movs	r3, #3
 800dbb8:	e00f      	b.n	800dbda <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	2220      	movs	r2, #32
 800dbbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	2220      	movs	r2, #32
 800dbc6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	2200      	movs	r2, #0
 800dbce:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800dbd8:	2300      	movs	r3, #0
}
 800dbda:	4618      	mov	r0, r3
 800dbdc:	3710      	adds	r7, #16
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	bd80      	pop	{r7, pc}

0800dbe2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800dbe2:	b580      	push	{r7, lr}
 800dbe4:	b084      	sub	sp, #16
 800dbe6:	af00      	add	r7, sp, #0
 800dbe8:	60f8      	str	r0, [r7, #12]
 800dbea:	60b9      	str	r1, [r7, #8]
 800dbec:	603b      	str	r3, [r7, #0]
 800dbee:	4613      	mov	r3, r2
 800dbf0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dbf2:	e062      	b.n	800dcba <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dbf4:	69bb      	ldr	r3, [r7, #24]
 800dbf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbfa:	d05e      	beq.n	800dcba <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dbfc:	f7f3 ffc0 	bl	8001b80 <HAL_GetTick>
 800dc00:	4602      	mov	r2, r0
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	1ad3      	subs	r3, r2, r3
 800dc06:	69ba      	ldr	r2, [r7, #24]
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	d302      	bcc.n	800dc12 <UART_WaitOnFlagUntilTimeout+0x30>
 800dc0c:	69bb      	ldr	r3, [r7, #24]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d11d      	bne.n	800dc4e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	681a      	ldr	r2, [r3, #0]
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800dc20:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	689a      	ldr	r2, [r3, #8]
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f022 0201 	bic.w	r2, r2, #1
 800dc30:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	2220      	movs	r2, #32
 800dc36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	2220      	movs	r2, #32
 800dc3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	2200      	movs	r2, #0
 800dc46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800dc4a:	2303      	movs	r3, #3
 800dc4c:	e045      	b.n	800dcda <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	f003 0304 	and.w	r3, r3, #4
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d02e      	beq.n	800dcba <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	69db      	ldr	r3, [r3, #28]
 800dc62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dc66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dc6a:	d126      	bne.n	800dcba <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dc74:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	681a      	ldr	r2, [r3, #0]
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800dc84:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	689a      	ldr	r2, [r3, #8]
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	f022 0201 	bic.w	r2, r2, #1
 800dc94:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	2220      	movs	r2, #32
 800dc9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	2220      	movs	r2, #32
 800dca2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	2220      	movs	r2, #32
 800dcaa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800dcb6:	2303      	movs	r3, #3
 800dcb8:	e00f      	b.n	800dcda <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	69da      	ldr	r2, [r3, #28]
 800dcc0:	68bb      	ldr	r3, [r7, #8]
 800dcc2:	4013      	ands	r3, r2
 800dcc4:	68ba      	ldr	r2, [r7, #8]
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	bf0c      	ite	eq
 800dcca:	2301      	moveq	r3, #1
 800dccc:	2300      	movne	r3, #0
 800dcce:	b2db      	uxtb	r3, r3
 800dcd0:	461a      	mov	r2, r3
 800dcd2:	79fb      	ldrb	r3, [r7, #7]
 800dcd4:	429a      	cmp	r2, r3
 800dcd6:	d08d      	beq.n	800dbf4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dcd8:	2300      	movs	r3, #0
}
 800dcda:	4618      	mov	r0, r3
 800dcdc:	3710      	adds	r7, #16
 800dcde:	46bd      	mov	sp, r7
 800dce0:	bd80      	pop	{r7, pc}
	...

0800dce4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dce4:	b480      	push	{r7}
 800dce6:	b083      	sub	sp, #12
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	681a      	ldr	r2, [r3, #0]
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800dcfa:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	6899      	ldr	r1, [r3, #8]
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681a      	ldr	r2, [r3, #0]
 800dd06:	4b0f      	ldr	r3, [pc, #60]	; (800dd44 <UART_EndRxTransfer+0x60>)
 800dd08:	400b      	ands	r3, r1
 800dd0a:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dd10:	2b01      	cmp	r3, #1
 800dd12:	d107      	bne.n	800dd24 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	681a      	ldr	r2, [r3, #0]
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	f022 0210 	bic.w	r2, r2, #16
 800dd22:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	2220      	movs	r2, #32
 800dd28:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	2200      	movs	r2, #0
 800dd30:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2200      	movs	r2, #0
 800dd36:	671a      	str	r2, [r3, #112]	; 0x70
}
 800dd38:	bf00      	nop
 800dd3a:	370c      	adds	r7, #12
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd42:	4770      	bx	lr
 800dd44:	effffffe 	.word	0xeffffffe

0800dd48 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b084      	sub	sp, #16
 800dd4c:	af00      	add	r7, sp, #0
 800dd4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	2200      	movs	r2, #0
 800dd5a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	2200      	movs	r2, #0
 800dd62:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dd66:	68f8      	ldr	r0, [r7, #12]
 800dd68:	f7ff f8d8 	bl	800cf1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dd6c:	bf00      	nop
 800dd6e:	3710      	adds	r7, #16
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}

0800dd74 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dd74:	b580      	push	{r7, lr}
 800dd76:	b082      	sub	sp, #8
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	681a      	ldr	r2, [r3, #0]
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dd8a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2220      	movs	r2, #32
 800dd90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2200      	movs	r2, #0
 800dd98:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800dd9a:	6878      	ldr	r0, [r7, #4]
 800dd9c:	f7ff f8b4 	bl	800cf08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dda0:	bf00      	nop
 800dda2:	3708      	adds	r7, #8
 800dda4:	46bd      	mov	sp, r7
 800dda6:	bd80      	pop	{r7, pc}

0800dda8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dda8:	b480      	push	{r7}
 800ddaa:	b083      	sub	sp, #12
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ddb0:	bf00      	nop
 800ddb2:	370c      	adds	r7, #12
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddba:	4770      	bx	lr

0800ddbc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b083      	sub	sp, #12
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ddc4:	bf00      	nop
 800ddc6:	370c      	adds	r7, #12
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddce:	4770      	bx	lr

0800ddd0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ddd0:	b480      	push	{r7}
 800ddd2:	b083      	sub	sp, #12
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ddd8:	bf00      	nop
 800ddda:	370c      	adds	r7, #12
 800dddc:	46bd      	mov	sp, r7
 800ddde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde2:	4770      	bx	lr

0800dde4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800dde4:	b480      	push	{r7}
 800dde6:	b085      	sub	sp, #20
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ddf2:	2b01      	cmp	r3, #1
 800ddf4:	d101      	bne.n	800ddfa <HAL_UARTEx_DisableFifoMode+0x16>
 800ddf6:	2302      	movs	r3, #2
 800ddf8:	e027      	b.n	800de4a <HAL_UARTEx_DisableFifoMode+0x66>
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	2201      	movs	r2, #1
 800ddfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	2224      	movs	r2, #36	; 0x24
 800de06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	681a      	ldr	r2, [r3, #0]
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	f022 0201 	bic.w	r2, r2, #1
 800de20:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800de28:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	2200      	movs	r2, #0
 800de2e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	68fa      	ldr	r2, [r7, #12]
 800de36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	2220      	movs	r2, #32
 800de3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	2200      	movs	r2, #0
 800de44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800de48:	2300      	movs	r3, #0
}
 800de4a:	4618      	mov	r0, r3
 800de4c:	3714      	adds	r7, #20
 800de4e:	46bd      	mov	sp, r7
 800de50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de54:	4770      	bx	lr

0800de56 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800de56:	b580      	push	{r7, lr}
 800de58:	b084      	sub	sp, #16
 800de5a:	af00      	add	r7, sp, #0
 800de5c:	6078      	str	r0, [r7, #4]
 800de5e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800de66:	2b01      	cmp	r3, #1
 800de68:	d101      	bne.n	800de6e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800de6a:	2302      	movs	r3, #2
 800de6c:	e02d      	b.n	800deca <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	2201      	movs	r2, #1
 800de72:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	2224      	movs	r2, #36	; 0x24
 800de7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	681a      	ldr	r2, [r3, #0]
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	f022 0201 	bic.w	r2, r2, #1
 800de94:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	689b      	ldr	r3, [r3, #8]
 800de9c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	683a      	ldr	r2, [r7, #0]
 800dea6:	430a      	orrs	r2, r1
 800dea8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800deaa:	6878      	ldr	r0, [r7, #4]
 800deac:	f000 f850 	bl	800df50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	68fa      	ldr	r2, [r7, #12]
 800deb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	2220      	movs	r2, #32
 800debc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2200      	movs	r2, #0
 800dec4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800dec8:	2300      	movs	r3, #0
}
 800deca:	4618      	mov	r0, r3
 800decc:	3710      	adds	r7, #16
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd80      	pop	{r7, pc}

0800ded2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ded2:	b580      	push	{r7, lr}
 800ded4:	b084      	sub	sp, #16
 800ded6:	af00      	add	r7, sp, #0
 800ded8:	6078      	str	r0, [r7, #4]
 800deda:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dee2:	2b01      	cmp	r3, #1
 800dee4:	d101      	bne.n	800deea <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800dee6:	2302      	movs	r3, #2
 800dee8:	e02d      	b.n	800df46 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	2201      	movs	r2, #1
 800deee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	2224      	movs	r2, #36	; 0x24
 800def6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	681a      	ldr	r2, [r3, #0]
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	f022 0201 	bic.w	r2, r2, #1
 800df10:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	689b      	ldr	r3, [r3, #8]
 800df18:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	683a      	ldr	r2, [r7, #0]
 800df22:	430a      	orrs	r2, r1
 800df24:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800df26:	6878      	ldr	r0, [r7, #4]
 800df28:	f000 f812 	bl	800df50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	68fa      	ldr	r2, [r7, #12]
 800df32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	2220      	movs	r2, #32
 800df38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	2200      	movs	r2, #0
 800df40:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800df44:	2300      	movs	r3, #0
}
 800df46:	4618      	mov	r0, r3
 800df48:	3710      	adds	r7, #16
 800df4a:	46bd      	mov	sp, r7
 800df4c:	bd80      	pop	{r7, pc}
	...

0800df50 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800df50:	b480      	push	{r7}
 800df52:	b085      	sub	sp, #20
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d108      	bne.n	800df72 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	2201      	movs	r2, #1
 800df64:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	2201      	movs	r2, #1
 800df6c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800df70:	e031      	b.n	800dfd6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800df72:	2310      	movs	r3, #16
 800df74:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800df76:	2310      	movs	r3, #16
 800df78:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	689b      	ldr	r3, [r3, #8]
 800df80:	0e5b      	lsrs	r3, r3, #25
 800df82:	b2db      	uxtb	r3, r3
 800df84:	f003 0307 	and.w	r3, r3, #7
 800df88:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	689b      	ldr	r3, [r3, #8]
 800df90:	0f5b      	lsrs	r3, r3, #29
 800df92:	b2db      	uxtb	r3, r3
 800df94:	f003 0307 	and.w	r3, r3, #7
 800df98:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800df9a:	7bbb      	ldrb	r3, [r7, #14]
 800df9c:	7b3a      	ldrb	r2, [r7, #12]
 800df9e:	4911      	ldr	r1, [pc, #68]	; (800dfe4 <UARTEx_SetNbDataToProcess+0x94>)
 800dfa0:	5c8a      	ldrb	r2, [r1, r2]
 800dfa2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dfa6:	7b3a      	ldrb	r2, [r7, #12]
 800dfa8:	490f      	ldr	r1, [pc, #60]	; (800dfe8 <UARTEx_SetNbDataToProcess+0x98>)
 800dfaa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dfac:	fb93 f3f2 	sdiv	r3, r3, r2
 800dfb0:	b29a      	uxth	r2, r3
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfb8:	7bfb      	ldrb	r3, [r7, #15]
 800dfba:	7b7a      	ldrb	r2, [r7, #13]
 800dfbc:	4909      	ldr	r1, [pc, #36]	; (800dfe4 <UARTEx_SetNbDataToProcess+0x94>)
 800dfbe:	5c8a      	ldrb	r2, [r1, r2]
 800dfc0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dfc4:	7b7a      	ldrb	r2, [r7, #13]
 800dfc6:	4908      	ldr	r1, [pc, #32]	; (800dfe8 <UARTEx_SetNbDataToProcess+0x98>)
 800dfc8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfca:	fb93 f3f2 	sdiv	r3, r3, r2
 800dfce:	b29a      	uxth	r2, r3
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800dfd6:	bf00      	nop
 800dfd8:	3714      	adds	r7, #20
 800dfda:	46bd      	mov	sp, r7
 800dfdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe0:	4770      	bx	lr
 800dfe2:	bf00      	nop
 800dfe4:	08015898 	.word	0x08015898
 800dfe8:	080158a0 	.word	0x080158a0

0800dfec <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800dfec:	b084      	sub	sp, #16
 800dfee:	b480      	push	{r7}
 800dff0:	b085      	sub	sp, #20
 800dff2:	af00      	add	r7, sp, #0
 800dff4:	6078      	str	r0, [r7, #4]
 800dff6:	f107 001c 	add.w	r0, r7, #28
 800dffa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800dffe:	2300      	movs	r3, #0
 800e000:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800e002:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800e004:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800e006:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800e008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 800e00a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800e00c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 800e00e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800e010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 800e012:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800e014:	68fa      	ldr	r2, [r7, #12]
 800e016:	4313      	orrs	r3, r2
 800e018:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	685a      	ldr	r2, [r3, #4]
 800e01e:	4b07      	ldr	r3, [pc, #28]	; (800e03c <SDMMC_Init+0x50>)
 800e020:	4013      	ands	r3, r2
 800e022:	68fa      	ldr	r2, [r7, #12]
 800e024:	431a      	orrs	r2, r3
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e02a:	2300      	movs	r3, #0
}
 800e02c:	4618      	mov	r0, r3
 800e02e:	3714      	adds	r7, #20
 800e030:	46bd      	mov	sp, r7
 800e032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e036:	b004      	add	sp, #16
 800e038:	4770      	bx	lr
 800e03a:	bf00      	nop
 800e03c:	ffc02c00 	.word	0xffc02c00

0800e040 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800e040:	b480      	push	{r7}
 800e042:	b083      	sub	sp, #12
 800e044:	af00      	add	r7, sp, #0
 800e046:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800e04e:	4618      	mov	r0, r3
 800e050:	370c      	adds	r7, #12
 800e052:	46bd      	mov	sp, r7
 800e054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e058:	4770      	bx	lr

0800e05a <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800e05a:	b480      	push	{r7}
 800e05c:	b083      	sub	sp, #12
 800e05e:	af00      	add	r7, sp, #0
 800e060:	6078      	str	r0, [r7, #4]
 800e062:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	681a      	ldr	r2, [r3, #0]
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e06e:	2300      	movs	r3, #0
}
 800e070:	4618      	mov	r0, r3
 800e072:	370c      	adds	r7, #12
 800e074:	46bd      	mov	sp, r7
 800e076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e07a:	4770      	bx	lr

0800e07c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800e07c:	b480      	push	{r7}
 800e07e:	b083      	sub	sp, #12
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	f043 0203 	orr.w	r2, r3, #3
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800e090:	2300      	movs	r3, #0
}
 800e092:	4618      	mov	r0, r3
 800e094:	370c      	adds	r7, #12
 800e096:	46bd      	mov	sp, r7
 800e098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09c:	4770      	bx	lr

0800e09e <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800e09e:	b480      	push	{r7}
 800e0a0:	b083      	sub	sp, #12
 800e0a2:	af00      	add	r7, sp, #0
 800e0a4:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	f003 0303 	and.w	r3, r3, #3
}
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	370c      	adds	r7, #12
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b8:	4770      	bx	lr
	...

0800e0bc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800e0bc:	b480      	push	{r7}
 800e0be:	b085      	sub	sp, #20
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
 800e0c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800e0ca:	683b      	ldr	r3, [r7, #0]
 800e0cc:	681a      	ldr	r2, [r3, #0]
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800e0d6:	683b      	ldr	r3, [r7, #0]
 800e0d8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800e0da:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800e0e0:	431a      	orrs	r2, r3
                       Command->CPSM);
 800e0e2:	683b      	ldr	r3, [r7, #0]
 800e0e4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800e0e6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800e0e8:	68fa      	ldr	r2, [r7, #12]
 800e0ea:	4313      	orrs	r3, r2
 800e0ec:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	68da      	ldr	r2, [r3, #12]
 800e0f2:	4b06      	ldr	r3, [pc, #24]	; (800e10c <SDMMC_SendCommand+0x50>)
 800e0f4:	4013      	ands	r3, r2
 800e0f6:	68fa      	ldr	r2, [r7, #12]
 800e0f8:	431a      	orrs	r2, r3
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e0fe:	2300      	movs	r3, #0
}
 800e100:	4618      	mov	r0, r3
 800e102:	3714      	adds	r7, #20
 800e104:	46bd      	mov	sp, r7
 800e106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10a:	4770      	bx	lr
 800e10c:	fffee0c0 	.word	0xfffee0c0

0800e110 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800e110:	b480      	push	{r7}
 800e112:	b083      	sub	sp, #12
 800e114:	af00      	add	r7, sp, #0
 800e116:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	691b      	ldr	r3, [r3, #16]
 800e11c:	b2db      	uxtb	r3, r3
}
 800e11e:	4618      	mov	r0, r3
 800e120:	370c      	adds	r7, #12
 800e122:	46bd      	mov	sp, r7
 800e124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e128:	4770      	bx	lr

0800e12a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800e12a:	b480      	push	{r7}
 800e12c:	b085      	sub	sp, #20
 800e12e:	af00      	add	r7, sp, #0
 800e130:	6078      	str	r0, [r7, #4]
 800e132:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	3314      	adds	r3, #20
 800e138:	461a      	mov	r2, r3
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	4413      	add	r3, r2
 800e13e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	681b      	ldr	r3, [r3, #0]
}
 800e144:	4618      	mov	r0, r3
 800e146:	3714      	adds	r7, #20
 800e148:	46bd      	mov	sp, r7
 800e14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14e:	4770      	bx	lr

0800e150 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 800e150:	b480      	push	{r7}
 800e152:	b085      	sub	sp, #20
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
 800e158:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e15a:	2300      	movs	r3, #0
 800e15c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	681a      	ldr	r2, [r3, #0]
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	685a      	ldr	r2, [r3, #4]
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800e176:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800e178:	683b      	ldr	r3, [r7, #0]
 800e17a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800e17c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800e17e:	683b      	ldr	r3, [r7, #0]
 800e180:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800e182:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800e184:	68fa      	ldr	r2, [r7, #12]
 800e186:	4313      	orrs	r3, r2
 800e188:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e18e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	431a      	orrs	r2, r3
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800e19a:	2300      	movs	r3, #0

}
 800e19c:	4618      	mov	r0, r3
 800e19e:	3714      	adds	r7, #20
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a6:	4770      	bx	lr

0800e1a8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b088      	sub	sp, #32
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	6078      	str	r0, [r7, #4]
 800e1b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800e1b6:	2310      	movs	r3, #16
 800e1b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e1ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e1be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e1c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e1c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e1ca:	f107 0308 	add.w	r3, r7, #8
 800e1ce:	4619      	mov	r1, r3
 800e1d0:	6878      	ldr	r0, [r7, #4]
 800e1d2:	f7ff ff73 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800e1d6:	f241 3288 	movw	r2, #5000	; 0x1388
 800e1da:	2110      	movs	r1, #16
 800e1dc:	6878      	ldr	r0, [r7, #4]
 800e1de:	f000 fa5f 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e1e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e1e4:	69fb      	ldr	r3, [r7, #28]
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	3720      	adds	r7, #32
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	bd80      	pop	{r7, pc}

0800e1ee <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800e1ee:	b580      	push	{r7, lr}
 800e1f0:	b088      	sub	sp, #32
 800e1f2:	af00      	add	r7, sp, #0
 800e1f4:	6078      	str	r0, [r7, #4]
 800e1f6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e1f8:	683b      	ldr	r3, [r7, #0]
 800e1fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800e1fc:	2311      	movs	r3, #17
 800e1fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e200:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e204:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e206:	2300      	movs	r3, #0
 800e208:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e20a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e20e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e210:	f107 0308 	add.w	r3, r7, #8
 800e214:	4619      	mov	r1, r3
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f7ff ff50 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800e21c:	f241 3288 	movw	r2, #5000	; 0x1388
 800e220:	2111      	movs	r1, #17
 800e222:	6878      	ldr	r0, [r7, #4]
 800e224:	f000 fa3c 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e228:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e22a:	69fb      	ldr	r3, [r7, #28]
}
 800e22c:	4618      	mov	r0, r3
 800e22e:	3720      	adds	r7, #32
 800e230:	46bd      	mov	sp, r7
 800e232:	bd80      	pop	{r7, pc}

0800e234 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b088      	sub	sp, #32
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
 800e23c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e23e:	683b      	ldr	r3, [r7, #0]
 800e240:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800e242:	2312      	movs	r3, #18
 800e244:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e246:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e24a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e24c:	2300      	movs	r3, #0
 800e24e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e250:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e254:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e256:	f107 0308 	add.w	r3, r7, #8
 800e25a:	4619      	mov	r1, r3
 800e25c:	6878      	ldr	r0, [r7, #4]
 800e25e:	f7ff ff2d 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800e262:	f241 3288 	movw	r2, #5000	; 0x1388
 800e266:	2112      	movs	r1, #18
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f000 fa19 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e26e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e270:	69fb      	ldr	r3, [r7, #28]
}
 800e272:	4618      	mov	r0, r3
 800e274:	3720      	adds	r7, #32
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}

0800e27a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800e27a:	b580      	push	{r7, lr}
 800e27c:	b088      	sub	sp, #32
 800e27e:	af00      	add	r7, sp, #0
 800e280:	6078      	str	r0, [r7, #4]
 800e282:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800e288:	2318      	movs	r3, #24
 800e28a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e28c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e290:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e292:	2300      	movs	r3, #0
 800e294:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e296:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e29a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e29c:	f107 0308 	add.w	r3, r7, #8
 800e2a0:	4619      	mov	r1, r3
 800e2a2:	6878      	ldr	r0, [r7, #4]
 800e2a4:	f7ff ff0a 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800e2a8:	f241 3288 	movw	r2, #5000	; 0x1388
 800e2ac:	2118      	movs	r1, #24
 800e2ae:	6878      	ldr	r0, [r7, #4]
 800e2b0:	f000 f9f6 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e2b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2b6:	69fb      	ldr	r3, [r7, #28]
}
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	3720      	adds	r7, #32
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}

0800e2c0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b088      	sub	sp, #32
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
 800e2c8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e2ca:	683b      	ldr	r3, [r7, #0]
 800e2cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800e2ce:	2319      	movs	r3, #25
 800e2d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e2d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e2d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e2dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e2e0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e2e2:	f107 0308 	add.w	r3, r7, #8
 800e2e6:	4619      	mov	r1, r3
 800e2e8:	6878      	ldr	r0, [r7, #4]
 800e2ea:	f7ff fee7 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800e2ee:	f241 3288 	movw	r2, #5000	; 0x1388
 800e2f2:	2119      	movs	r1, #25
 800e2f4:	6878      	ldr	r0, [r7, #4]
 800e2f6:	f000 f9d3 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e2fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2fc:	69fb      	ldr	r3, [r7, #28]
}
 800e2fe:	4618      	mov	r0, r3
 800e300:	3720      	adds	r7, #32
 800e302:	46bd      	mov	sp, r7
 800e304:	bd80      	pop	{r7, pc}
	...

0800e308 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	b088      	sub	sp, #32
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800e310:	2300      	movs	r3, #0
 800e312:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800e314:	230c      	movs	r3, #12
 800e316:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e318:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e31c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e31e:	2300      	movs	r3, #0
 800e320:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e322:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e326:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	68db      	ldr	r3, [r3, #12]
 800e32c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	68db      	ldr	r3, [r3, #12]
 800e338:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e340:	f107 0308 	add.w	r3, r7, #8
 800e344:	4619      	mov	r1, r3
 800e346:	6878      	ldr	r0, [r7, #4]
 800e348:	f7ff feb8 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800e34c:	4a0b      	ldr	r2, [pc, #44]	; (800e37c <SDMMC_CmdStopTransfer+0x74>)
 800e34e:	210c      	movs	r1, #12
 800e350:	6878      	ldr	r0, [r7, #4]
 800e352:	f000 f9a5 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e356:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	68db      	ldr	r3, [r3, #12]
 800e35c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800e364:	69fb      	ldr	r3, [r7, #28]
 800e366:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e36a:	d101      	bne.n	800e370 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800e36c:	2300      	movs	r3, #0
 800e36e:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800e370:	69fb      	ldr	r3, [r7, #28]
}
 800e372:	4618      	mov	r0, r3
 800e374:	3720      	adds	r7, #32
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
 800e37a:	bf00      	nop
 800e37c:	05f5e100 	.word	0x05f5e100

0800e380 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b088      	sub	sp, #32
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
 800e388:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800e38a:	683b      	ldr	r3, [r7, #0]
 800e38c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800e38e:	2307      	movs	r3, #7
 800e390:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e392:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e396:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e398:	2300      	movs	r3, #0
 800e39a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e39c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e3a0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e3a2:	f107 0308 	add.w	r3, r7, #8
 800e3a6:	4619      	mov	r1, r3
 800e3a8:	6878      	ldr	r0, [r7, #4]
 800e3aa:	f7ff fe87 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800e3ae:	f241 3288 	movw	r2, #5000	; 0x1388
 800e3b2:	2107      	movs	r1, #7
 800e3b4:	6878      	ldr	r0, [r7, #4]
 800e3b6:	f000 f973 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e3ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3bc:	69fb      	ldr	r3, [r7, #28]
}
 800e3be:	4618      	mov	r0, r3
 800e3c0:	3720      	adds	r7, #32
 800e3c2:	46bd      	mov	sp, r7
 800e3c4:	bd80      	pop	{r7, pc}

0800e3c6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800e3c6:	b580      	push	{r7, lr}
 800e3c8:	b088      	sub	sp, #32
 800e3ca:	af00      	add	r7, sp, #0
 800e3cc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e3da:	2300      	movs	r3, #0
 800e3dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e3de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e3e2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e3e4:	f107 0308 	add.w	r3, r7, #8
 800e3e8:	4619      	mov	r1, r3
 800e3ea:	6878      	ldr	r0, [r7, #4]
 800e3ec:	f7ff fe66 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	f000 fb97 	bl	800eb24 <SDMMC_GetCmdError>
 800e3f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3f8:	69fb      	ldr	r3, [r7, #28]
}
 800e3fa:	4618      	mov	r0, r3
 800e3fc:	3720      	adds	r7, #32
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd80      	pop	{r7, pc}

0800e402 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800e402:	b580      	push	{r7, lr}
 800e404:	b088      	sub	sp, #32
 800e406:	af00      	add	r7, sp, #0
 800e408:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800e40a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800e40e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800e410:	2308      	movs	r3, #8
 800e412:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e414:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e418:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e41a:	2300      	movs	r3, #0
 800e41c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e41e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e422:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e424:	f107 0308 	add.w	r3, r7, #8
 800e428:	4619      	mov	r1, r3
 800e42a:	6878      	ldr	r0, [r7, #4]
 800e42c:	f7ff fe46 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800e430:	6878      	ldr	r0, [r7, #4]
 800e432:	f000 fb29 	bl	800ea88 <SDMMC_GetCmdResp7>
 800e436:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e438:	69fb      	ldr	r3, [r7, #28]
}
 800e43a:	4618      	mov	r0, r3
 800e43c:	3720      	adds	r7, #32
 800e43e:	46bd      	mov	sp, r7
 800e440:	bd80      	pop	{r7, pc}

0800e442 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e442:	b580      	push	{r7, lr}
 800e444:	b088      	sub	sp, #32
 800e446:	af00      	add	r7, sp, #0
 800e448:	6078      	str	r0, [r7, #4]
 800e44a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e450:	2337      	movs	r3, #55	; 0x37
 800e452:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e454:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e458:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e45a:	2300      	movs	r3, #0
 800e45c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e45e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e462:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e464:	f107 0308 	add.w	r3, r7, #8
 800e468:	4619      	mov	r1, r3
 800e46a:	6878      	ldr	r0, [r7, #4]
 800e46c:	f7ff fe26 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800e470:	f241 3288 	movw	r2, #5000	; 0x1388
 800e474:	2137      	movs	r1, #55	; 0x37
 800e476:	6878      	ldr	r0, [r7, #4]
 800e478:	f000 f912 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e47c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e47e:	69fb      	ldr	r3, [r7, #28]
}
 800e480:	4618      	mov	r0, r3
 800e482:	3720      	adds	r7, #32
 800e484:	46bd      	mov	sp, r7
 800e486:	bd80      	pop	{r7, pc}

0800e488 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b088      	sub	sp, #32
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
 800e490:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800e492:	683b      	ldr	r3, [r7, #0]
 800e494:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800e496:	2329      	movs	r3, #41	; 0x29
 800e498:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e49a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e49e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e4a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e4a8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e4aa:	f107 0308 	add.w	r3, r7, #8
 800e4ae:	4619      	mov	r1, r3
 800e4b0:	6878      	ldr	r0, [r7, #4]
 800e4b2:	f7ff fe03 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800e4b6:	6878      	ldr	r0, [r7, #4]
 800e4b8:	f000 fa2e 	bl	800e918 <SDMMC_GetCmdResp3>
 800e4bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e4be:	69fb      	ldr	r3, [r7, #28]
}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3720      	adds	r7, #32
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b088      	sub	sp, #32
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
 800e4d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800e4d2:	683b      	ldr	r3, [r7, #0]
 800e4d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800e4d6:	2306      	movs	r3, #6
 800e4d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e4da:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e4de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e4e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e4e8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e4ea:	f107 0308 	add.w	r3, r7, #8
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	6878      	ldr	r0, [r7, #4]
 800e4f2:	f7ff fde3 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800e4f6:	f241 3288 	movw	r2, #5000	; 0x1388
 800e4fa:	2106      	movs	r1, #6
 800e4fc:	6878      	ldr	r0, [r7, #4]
 800e4fe:	f000 f8cf 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e502:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e504:	69fb      	ldr	r3, [r7, #28]
}
 800e506:	4618      	mov	r0, r3
 800e508:	3720      	adds	r7, #32
 800e50a:	46bd      	mov	sp, r7
 800e50c:	bd80      	pop	{r7, pc}

0800e50e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800e50e:	b580      	push	{r7, lr}
 800e510:	b088      	sub	sp, #32
 800e512:	af00      	add	r7, sp, #0
 800e514:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800e516:	2300      	movs	r3, #0
 800e518:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800e51a:	2333      	movs	r3, #51	; 0x33
 800e51c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e51e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e522:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e524:	2300      	movs	r3, #0
 800e526:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e528:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e52c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e52e:	f107 0308 	add.w	r3, r7, #8
 800e532:	4619      	mov	r1, r3
 800e534:	6878      	ldr	r0, [r7, #4]
 800e536:	f7ff fdc1 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800e53a:	f241 3288 	movw	r2, #5000	; 0x1388
 800e53e:	2133      	movs	r1, #51	; 0x33
 800e540:	6878      	ldr	r0, [r7, #4]
 800e542:	f000 f8ad 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e546:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e548:	69fb      	ldr	r3, [r7, #28]
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	3720      	adds	r7, #32
 800e54e:	46bd      	mov	sp, r7
 800e550:	bd80      	pop	{r7, pc}

0800e552 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800e552:	b580      	push	{r7, lr}
 800e554:	b088      	sub	sp, #32
 800e556:	af00      	add	r7, sp, #0
 800e558:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e55a:	2300      	movs	r3, #0
 800e55c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e55e:	2302      	movs	r3, #2
 800e560:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e562:	f44f 7340 	mov.w	r3, #768	; 0x300
 800e566:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e568:	2300      	movs	r3, #0
 800e56a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e56c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e570:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e572:	f107 0308 	add.w	r3, r7, #8
 800e576:	4619      	mov	r1, r3
 800e578:	6878      	ldr	r0, [r7, #4]
 800e57a:	f7ff fd9f 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e57e:	6878      	ldr	r0, [r7, #4]
 800e580:	f000 f980 	bl	800e884 <SDMMC_GetCmdResp2>
 800e584:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e586:	69fb      	ldr	r3, [r7, #28]
}
 800e588:	4618      	mov	r0, r3
 800e58a:	3720      	adds	r7, #32
 800e58c:	46bd      	mov	sp, r7
 800e58e:	bd80      	pop	{r7, pc}

0800e590 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b088      	sub	sp, #32
 800e594:	af00      	add	r7, sp, #0
 800e596:	6078      	str	r0, [r7, #4]
 800e598:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e59a:	683b      	ldr	r3, [r7, #0]
 800e59c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e59e:	2309      	movs	r3, #9
 800e5a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e5a2:	f44f 7340 	mov.w	r3, #768	; 0x300
 800e5a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e5a8:	2300      	movs	r3, #0
 800e5aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e5ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e5b0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e5b2:	f107 0308 	add.w	r3, r7, #8
 800e5b6:	4619      	mov	r1, r3
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	f7ff fd7f 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e5be:	6878      	ldr	r0, [r7, #4]
 800e5c0:	f000 f960 	bl	800e884 <SDMMC_GetCmdResp2>
 800e5c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e5c6:	69fb      	ldr	r3, [r7, #28]
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3720      	adds	r7, #32
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}

0800e5d0 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b088      	sub	sp, #32
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]
 800e5d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e5da:	2300      	movs	r3, #0
 800e5dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e5de:	2303      	movs	r3, #3
 800e5e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e5e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e5e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e5ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e5f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e5f2:	f107 0308 	add.w	r3, r7, #8
 800e5f6:	4619      	mov	r1, r3
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f7ff fd5f 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e5fe:	683a      	ldr	r2, [r7, #0]
 800e600:	2103      	movs	r1, #3
 800e602:	6878      	ldr	r0, [r7, #4]
 800e604:	f000 f9c8 	bl	800e998 <SDMMC_GetCmdResp6>
 800e608:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e60a:	69fb      	ldr	r3, [r7, #28]
}
 800e60c:	4618      	mov	r0, r3
 800e60e:	3720      	adds	r7, #32
 800e610:	46bd      	mov	sp, r7
 800e612:	bd80      	pop	{r7, pc}

0800e614 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b088      	sub	sp, #32
 800e618:	af00      	add	r7, sp, #0
 800e61a:	6078      	str	r0, [r7, #4]
 800e61c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800e61e:	683b      	ldr	r3, [r7, #0]
 800e620:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e622:	230d      	movs	r3, #13
 800e624:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e626:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e62a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e62c:	2300      	movs	r3, #0
 800e62e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e634:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e636:	f107 0308 	add.w	r3, r7, #8
 800e63a:	4619      	mov	r1, r3
 800e63c:	6878      	ldr	r0, [r7, #4]
 800e63e:	f7ff fd3d 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800e642:	f241 3288 	movw	r2, #5000	; 0x1388
 800e646:	210d      	movs	r1, #13
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	f000 f829 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e64e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e650:	69fb      	ldr	r3, [r7, #28]
}
 800e652:	4618      	mov	r0, r3
 800e654:	3720      	adds	r7, #32
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}

0800e65a <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800e65a:	b580      	push	{r7, lr}
 800e65c:	b088      	sub	sp, #32
 800e65e:	af00      	add	r7, sp, #0
 800e660:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800e662:	2300      	movs	r3, #0
 800e664:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800e666:	230d      	movs	r3, #13
 800e668:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e66a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e66e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e670:	2300      	movs	r3, #0
 800e672:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e674:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e678:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e67a:	f107 0308 	add.w	r3, r7, #8
 800e67e:	4619      	mov	r1, r3
 800e680:	6878      	ldr	r0, [r7, #4]
 800e682:	f7ff fd1b 	bl	800e0bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800e686:	f241 3288 	movw	r2, #5000	; 0x1388
 800e68a:	210d      	movs	r1, #13
 800e68c:	6878      	ldr	r0, [r7, #4]
 800e68e:	f000 f807 	bl	800e6a0 <SDMMC_GetCmdResp1>
 800e692:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e694:	69fb      	ldr	r3, [r7, #28]
}
 800e696:	4618      	mov	r0, r3
 800e698:	3720      	adds	r7, #32
 800e69a:	46bd      	mov	sp, r7
 800e69c:	bd80      	pop	{r7, pc}
	...

0800e6a0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e6a0:	b580      	push	{r7, lr}
 800e6a2:	b088      	sub	sp, #32
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	60f8      	str	r0, [r7, #12]
 800e6a8:	460b      	mov	r3, r1
 800e6aa:	607a      	str	r2, [r7, #4]
 800e6ac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800e6ae:	4b70      	ldr	r3, [pc, #448]	; (800e870 <SDMMC_GetCmdResp1+0x1d0>)
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	4a70      	ldr	r2, [pc, #448]	; (800e874 <SDMMC_GetCmdResp1+0x1d4>)
 800e6b4:	fba2 2303 	umull	r2, r3, r2, r3
 800e6b8:	0a5a      	lsrs	r2, r3, #9
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	fb02 f303 	mul.w	r3, r2, r3
 800e6c0:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800e6c2:	69fb      	ldr	r3, [r7, #28]
 800e6c4:	1e5a      	subs	r2, r3, #1
 800e6c6:	61fa      	str	r2, [r7, #28]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d102      	bne.n	800e6d2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e6cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e6d0:	e0c9      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6d6:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800e6d8:	69ba      	ldr	r2, [r7, #24]
 800e6da:	4b67      	ldr	r3, [pc, #412]	; (800e878 <SDMMC_GetCmdResp1+0x1d8>)
 800e6dc:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d0ef      	beq.n	800e6c2 <SDMMC_GetCmdResp1+0x22>
 800e6e2:	69bb      	ldr	r3, [r7, #24]
 800e6e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d1ea      	bne.n	800e6c2 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6f0:	f003 0304 	and.w	r3, r3, #4
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d004      	beq.n	800e702 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	2204      	movs	r2, #4
 800e6fc:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e6fe:	2304      	movs	r3, #4
 800e700:	e0b1      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e706:	f003 0301 	and.w	r3, r3, #1
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d004      	beq.n	800e718 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	2201      	movs	r2, #1
 800e712:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e714:	2301      	movs	r3, #1
 800e716:	e0a6      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	4a58      	ldr	r2, [pc, #352]	; (800e87c <SDMMC_GetCmdResp1+0x1dc>)
 800e71c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e71e:	68f8      	ldr	r0, [r7, #12]
 800e720:	f7ff fcf6 	bl	800e110 <SDMMC_GetCommandResponse>
 800e724:	4603      	mov	r3, r0
 800e726:	461a      	mov	r2, r3
 800e728:	7afb      	ldrb	r3, [r7, #11]
 800e72a:	4293      	cmp	r3, r2
 800e72c:	d001      	beq.n	800e732 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e72e:	2301      	movs	r3, #1
 800e730:	e099      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e732:	2100      	movs	r1, #0
 800e734:	68f8      	ldr	r0, [r7, #12]
 800e736:	f7ff fcf8 	bl	800e12a <SDMMC_GetResponse>
 800e73a:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e73c:	697a      	ldr	r2, [r7, #20]
 800e73e:	4b50      	ldr	r3, [pc, #320]	; (800e880 <SDMMC_GetCmdResp1+0x1e0>)
 800e740:	4013      	ands	r3, r2
 800e742:	2b00      	cmp	r3, #0
 800e744:	d101      	bne.n	800e74a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800e746:	2300      	movs	r3, #0
 800e748:	e08d      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e74a:	697b      	ldr	r3, [r7, #20]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	da02      	bge.n	800e756 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e750:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800e754:	e087      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e756:	697b      	ldr	r3, [r7, #20]
 800e758:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d001      	beq.n	800e764 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e760:	2340      	movs	r3, #64	; 0x40
 800e762:	e080      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e764:	697b      	ldr	r3, [r7, #20]
 800e766:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d001      	beq.n	800e772 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e76e:	2380      	movs	r3, #128	; 0x80
 800e770:	e079      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e772:	697b      	ldr	r3, [r7, #20]
 800e774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d002      	beq.n	800e782 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e77c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e780:	e071      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e782:	697b      	ldr	r3, [r7, #20]
 800e784:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d002      	beq.n	800e792 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e78c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e790:	e069      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e792:	697b      	ldr	r3, [r7, #20]
 800e794:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d002      	beq.n	800e7a2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e79c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e7a0:	e061      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e7a2:	697b      	ldr	r3, [r7, #20]
 800e7a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d002      	beq.n	800e7b2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e7ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e7b0:	e059      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e7b2:	697b      	ldr	r3, [r7, #20]
 800e7b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d002      	beq.n	800e7c2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e7bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e7c0:	e051      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e7c2:	697b      	ldr	r3, [r7, #20]
 800e7c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d002      	beq.n	800e7d2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e7cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e7d0:	e049      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e7d2:	697b      	ldr	r3, [r7, #20]
 800e7d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d002      	beq.n	800e7e2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e7dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800e7e0:	e041      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e7e2:	697b      	ldr	r3, [r7, #20]
 800e7e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d002      	beq.n	800e7f2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800e7ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e7f0:	e039      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e7f2:	697b      	ldr	r3, [r7, #20]
 800e7f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d002      	beq.n	800e802 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e7fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800e800:	e031      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e802:	697b      	ldr	r3, [r7, #20]
 800e804:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d002      	beq.n	800e812 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e80c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e810:	e029      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e812:	697b      	ldr	r3, [r7, #20]
 800e814:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d002      	beq.n	800e822 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e81c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e820:	e021      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e822:	697b      	ldr	r3, [r7, #20]
 800e824:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d002      	beq.n	800e832 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e82c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800e830:	e019      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e832:	697b      	ldr	r3, [r7, #20]
 800e834:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d002      	beq.n	800e842 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e83c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800e840:	e011      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e842:	697b      	ldr	r3, [r7, #20]
 800e844:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d002      	beq.n	800e852 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e84c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800e850:	e009      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e852:	697b      	ldr	r3, [r7, #20]
 800e854:	f003 0308 	and.w	r3, r3, #8
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d002      	beq.n	800e862 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e85c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800e860:	e001      	b.n	800e866 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e862:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e866:	4618      	mov	r0, r3
 800e868:	3720      	adds	r7, #32
 800e86a:	46bd      	mov	sp, r7
 800e86c:	bd80      	pop	{r7, pc}
 800e86e:	bf00      	nop
 800e870:	24000000 	.word	0x24000000
 800e874:	10624dd3 	.word	0x10624dd3
 800e878:	00200045 	.word	0x00200045
 800e87c:	002000c5 	.word	0x002000c5
 800e880:	fdffe008 	.word	0xfdffe008

0800e884 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800e884:	b480      	push	{r7}
 800e886:	b085      	sub	sp, #20
 800e888:	af00      	add	r7, sp, #0
 800e88a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e88c:	4b1f      	ldr	r3, [pc, #124]	; (800e90c <SDMMC_GetCmdResp2+0x88>)
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	4a1f      	ldr	r2, [pc, #124]	; (800e910 <SDMMC_GetCmdResp2+0x8c>)
 800e892:	fba2 2303 	umull	r2, r3, r2, r3
 800e896:	0a5b      	lsrs	r3, r3, #9
 800e898:	f241 3288 	movw	r2, #5000	; 0x1388
 800e89c:	fb02 f303 	mul.w	r3, r2, r3
 800e8a0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	1e5a      	subs	r2, r3, #1
 800e8a6:	60fa      	str	r2, [r7, #12]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d102      	bne.n	800e8b2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e8ac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e8b0:	e026      	b.n	800e900 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8b6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d0ef      	beq.n	800e8a2 <SDMMC_GetCmdResp2+0x1e>
 800e8c2:	68bb      	ldr	r3, [r7, #8]
 800e8c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d1ea      	bne.n	800e8a2 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8d0:	f003 0304 	and.w	r3, r3, #4
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d004      	beq.n	800e8e2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2204      	movs	r2, #4
 800e8dc:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e8de:	2304      	movs	r3, #4
 800e8e0:	e00e      	b.n	800e900 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8e6:	f003 0301 	and.w	r3, r3, #1
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d004      	beq.n	800e8f8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	2201      	movs	r2, #1
 800e8f2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e8f4:	2301      	movs	r3, #1
 800e8f6:	e003      	b.n	800e900 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	4a06      	ldr	r2, [pc, #24]	; (800e914 <SDMMC_GetCmdResp2+0x90>)
 800e8fc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800e8fe:	2300      	movs	r3, #0
}
 800e900:	4618      	mov	r0, r3
 800e902:	3714      	adds	r7, #20
 800e904:	46bd      	mov	sp, r7
 800e906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e90a:	4770      	bx	lr
 800e90c:	24000000 	.word	0x24000000
 800e910:	10624dd3 	.word	0x10624dd3
 800e914:	002000c5 	.word	0x002000c5

0800e918 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800e918:	b480      	push	{r7}
 800e91a:	b085      	sub	sp, #20
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e920:	4b1a      	ldr	r3, [pc, #104]	; (800e98c <SDMMC_GetCmdResp3+0x74>)
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	4a1a      	ldr	r2, [pc, #104]	; (800e990 <SDMMC_GetCmdResp3+0x78>)
 800e926:	fba2 2303 	umull	r2, r3, r2, r3
 800e92a:	0a5b      	lsrs	r3, r3, #9
 800e92c:	f241 3288 	movw	r2, #5000	; 0x1388
 800e930:	fb02 f303 	mul.w	r3, r2, r3
 800e934:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	1e5a      	subs	r2, r3, #1
 800e93a:	60fa      	str	r2, [r7, #12]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d102      	bne.n	800e946 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e940:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e944:	e01b      	b.n	800e97e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e94a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e94c:	68bb      	ldr	r3, [r7, #8]
 800e94e:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e952:	2b00      	cmp	r3, #0
 800e954:	d0ef      	beq.n	800e936 <SDMMC_GetCmdResp3+0x1e>
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d1ea      	bne.n	800e936 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e964:	f003 0304 	and.w	r3, r3, #4
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d004      	beq.n	800e976 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	2204      	movs	r2, #4
 800e970:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e972:	2304      	movs	r3, #4
 800e974:	e003      	b.n	800e97e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	4a06      	ldr	r2, [pc, #24]	; (800e994 <SDMMC_GetCmdResp3+0x7c>)
 800e97a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800e97c:	2300      	movs	r3, #0
}
 800e97e:	4618      	mov	r0, r3
 800e980:	3714      	adds	r7, #20
 800e982:	46bd      	mov	sp, r7
 800e984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e988:	4770      	bx	lr
 800e98a:	bf00      	nop
 800e98c:	24000000 	.word	0x24000000
 800e990:	10624dd3 	.word	0x10624dd3
 800e994:	002000c5 	.word	0x002000c5

0800e998 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b088      	sub	sp, #32
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	60f8      	str	r0, [r7, #12]
 800e9a0:	460b      	mov	r3, r1
 800e9a2:	607a      	str	r2, [r7, #4]
 800e9a4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e9a6:	4b35      	ldr	r3, [pc, #212]	; (800ea7c <SDMMC_GetCmdResp6+0xe4>)
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	4a35      	ldr	r2, [pc, #212]	; (800ea80 <SDMMC_GetCmdResp6+0xe8>)
 800e9ac:	fba2 2303 	umull	r2, r3, r2, r3
 800e9b0:	0a5b      	lsrs	r3, r3, #9
 800e9b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800e9b6:	fb02 f303 	mul.w	r3, r2, r3
 800e9ba:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800e9bc:	69fb      	ldr	r3, [r7, #28]
 800e9be:	1e5a      	subs	r2, r3, #1
 800e9c0:	61fa      	str	r2, [r7, #28]
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d102      	bne.n	800e9cc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e9c6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e9ca:	e052      	b.n	800ea72 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9d0:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e9d2:	69bb      	ldr	r3, [r7, #24]
 800e9d4:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d0ef      	beq.n	800e9bc <SDMMC_GetCmdResp6+0x24>
 800e9dc:	69bb      	ldr	r3, [r7, #24]
 800e9de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d1ea      	bne.n	800e9bc <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9ea:	f003 0304 	and.w	r3, r3, #4
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d004      	beq.n	800e9fc <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	2204      	movs	r2, #4
 800e9f6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e9f8:	2304      	movs	r3, #4
 800e9fa:	e03a      	b.n	800ea72 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea00:	f003 0301 	and.w	r3, r3, #1
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d004      	beq.n	800ea12 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	2201      	movs	r2, #1
 800ea0c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ea0e:	2301      	movs	r3, #1
 800ea10:	e02f      	b.n	800ea72 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ea12:	68f8      	ldr	r0, [r7, #12]
 800ea14:	f7ff fb7c 	bl	800e110 <SDMMC_GetCommandResponse>
 800ea18:	4603      	mov	r3, r0
 800ea1a:	461a      	mov	r2, r3
 800ea1c:	7afb      	ldrb	r3, [r7, #11]
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	d001      	beq.n	800ea26 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ea22:	2301      	movs	r3, #1
 800ea24:	e025      	b.n	800ea72 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	4a16      	ldr	r2, [pc, #88]	; (800ea84 <SDMMC_GetCmdResp6+0xec>)
 800ea2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800ea2c:	2100      	movs	r1, #0
 800ea2e:	68f8      	ldr	r0, [r7, #12]
 800ea30:	f7ff fb7b 	bl	800e12a <SDMMC_GetResponse>
 800ea34:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800ea36:	697b      	ldr	r3, [r7, #20]
 800ea38:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d106      	bne.n	800ea4e <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800ea40:	697b      	ldr	r3, [r7, #20]
 800ea42:	0c1b      	lsrs	r3, r3, #16
 800ea44:	b29a      	uxth	r2, r3
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800ea4a:	2300      	movs	r3, #0
 800ea4c:	e011      	b.n	800ea72 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ea4e:	697b      	ldr	r3, [r7, #20]
 800ea50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d002      	beq.n	800ea5e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ea58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ea5c:	e009      	b.n	800ea72 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ea5e:	697b      	ldr	r3, [r7, #20]
 800ea60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d002      	beq.n	800ea6e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ea68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ea6c:	e001      	b.n	800ea72 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ea6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ea72:	4618      	mov	r0, r3
 800ea74:	3720      	adds	r7, #32
 800ea76:	46bd      	mov	sp, r7
 800ea78:	bd80      	pop	{r7, pc}
 800ea7a:	bf00      	nop
 800ea7c:	24000000 	.word	0x24000000
 800ea80:	10624dd3 	.word	0x10624dd3
 800ea84:	002000c5 	.word	0x002000c5

0800ea88 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800ea88:	b480      	push	{r7}
 800ea8a:	b085      	sub	sp, #20
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800ea90:	4b22      	ldr	r3, [pc, #136]	; (800eb1c <SDMMC_GetCmdResp7+0x94>)
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	4a22      	ldr	r2, [pc, #136]	; (800eb20 <SDMMC_GetCmdResp7+0x98>)
 800ea96:	fba2 2303 	umull	r2, r3, r2, r3
 800ea9a:	0a5b      	lsrs	r3, r3, #9
 800ea9c:	f241 3288 	movw	r2, #5000	; 0x1388
 800eaa0:	fb02 f303 	mul.w	r3, r2, r3
 800eaa4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	1e5a      	subs	r2, r3, #1
 800eaaa:	60fa      	str	r2, [r7, #12]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d102      	bne.n	800eab6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800eab0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800eab4:	e02c      	b.n	800eb10 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eaba:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800eabc:	68bb      	ldr	r3, [r7, #8]
 800eabe:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d0ef      	beq.n	800eaa6 <SDMMC_GetCmdResp7+0x1e>
 800eac6:	68bb      	ldr	r3, [r7, #8]
 800eac8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d1ea      	bne.n	800eaa6 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ead4:	f003 0304 	and.w	r3, r3, #4
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d004      	beq.n	800eae6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	2204      	movs	r2, #4
 800eae0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800eae2:	2304      	movs	r3, #4
 800eae4:	e014      	b.n	800eb10 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eaea:	f003 0301 	and.w	r3, r3, #1
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d004      	beq.n	800eafc <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	2201      	movs	r2, #1
 800eaf6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800eaf8:	2301      	movs	r3, #1
 800eafa:	e009      	b.n	800eb10 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d002      	beq.n	800eb0e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	2240      	movs	r2, #64	; 0x40
 800eb0c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800eb0e:	2300      	movs	r3, #0

}
 800eb10:	4618      	mov	r0, r3
 800eb12:	3714      	adds	r7, #20
 800eb14:	46bd      	mov	sp, r7
 800eb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1a:	4770      	bx	lr
 800eb1c:	24000000 	.word	0x24000000
 800eb20:	10624dd3 	.word	0x10624dd3

0800eb24 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800eb24:	b480      	push	{r7}
 800eb26:	b085      	sub	sp, #20
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800eb2c:	4b11      	ldr	r3, [pc, #68]	; (800eb74 <SDMMC_GetCmdError+0x50>)
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	4a11      	ldr	r2, [pc, #68]	; (800eb78 <SDMMC_GetCmdError+0x54>)
 800eb32:	fba2 2303 	umull	r2, r3, r2, r3
 800eb36:	0a5b      	lsrs	r3, r3, #9
 800eb38:	f241 3288 	movw	r2, #5000	; 0x1388
 800eb3c:	fb02 f303 	mul.w	r3, r2, r3
 800eb40:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	1e5a      	subs	r2, r3, #1
 800eb46:	60fa      	str	r2, [r7, #12]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d102      	bne.n	800eb52 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800eb4c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800eb50:	e009      	b.n	800eb66 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d0f1      	beq.n	800eb42 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	4a06      	ldr	r2, [pc, #24]	; (800eb7c <SDMMC_GetCmdError+0x58>)
 800eb62:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800eb64:	2300      	movs	r3, #0
}
 800eb66:	4618      	mov	r0, r3
 800eb68:	3714      	adds	r7, #20
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb70:	4770      	bx	lr
 800eb72:	bf00      	nop
 800eb74:	24000000 	.word	0x24000000
 800eb78:	10624dd3 	.word	0x10624dd3
 800eb7c:	002000c5 	.word	0x002000c5

0800eb80 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800eb80:	b084      	sub	sp, #16
 800eb82:	b580      	push	{r7, lr}
 800eb84:	b084      	sub	sp, #16
 800eb86:	af00      	add	r7, sp, #0
 800eb88:	6078      	str	r0, [r7, #4]
 800eb8a:	f107 001c 	add.w	r0, r7, #28
 800eb8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800eb92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb94:	2b01      	cmp	r3, #1
 800eb96:	d120      	bne.n	800ebda <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb9c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	68da      	ldr	r2, [r3, #12]
 800eba8:	4b2a      	ldr	r3, [pc, #168]	; (800ec54 <USB_CoreInit+0xd4>)
 800ebaa:	4013      	ands	r3, r2
 800ebac:	687a      	ldr	r2, [r7, #4]
 800ebae:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	68db      	ldr	r3, [r3, #12]
 800ebb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ebbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ebbe:	2b01      	cmp	r3, #1
 800ebc0:	d105      	bne.n	800ebce <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	68db      	ldr	r3, [r3, #12]
 800ebc6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ebce:	6878      	ldr	r0, [r7, #4]
 800ebd0:	f001 fb14 	bl	80101fc <USB_CoreReset>
 800ebd4:	4603      	mov	r3, r0
 800ebd6:	73fb      	strb	r3, [r7, #15]
 800ebd8:	e01a      	b.n	800ec10 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	68db      	ldr	r3, [r3, #12]
 800ebde:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ebe6:	6878      	ldr	r0, [r7, #4]
 800ebe8:	f001 fb08 	bl	80101fc <USB_CoreReset>
 800ebec:	4603      	mov	r3, r0
 800ebee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800ebf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d106      	bne.n	800ec04 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebfa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	639a      	str	r2, [r3, #56]	; 0x38
 800ec02:	e005      	b.n	800ec10 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec08:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ec10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec12:	2b01      	cmp	r3, #1
 800ec14:	d116      	bne.n	800ec44 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec1a:	b29a      	uxth	r2, r3
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ec24:	4b0c      	ldr	r3, [pc, #48]	; (800ec58 <USB_CoreInit+0xd8>)
 800ec26:	4313      	orrs	r3, r2
 800ec28:	687a      	ldr	r2, [r7, #4]
 800ec2a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	689b      	ldr	r3, [r3, #8]
 800ec30:	f043 0206 	orr.w	r2, r3, #6
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	689b      	ldr	r3, [r3, #8]
 800ec3c:	f043 0220 	orr.w	r2, r3, #32
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ec44:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec46:	4618      	mov	r0, r3
 800ec48:	3710      	adds	r7, #16
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ec50:	b004      	add	sp, #16
 800ec52:	4770      	bx	lr
 800ec54:	ffbdffbf 	.word	0xffbdffbf
 800ec58:	03ee0000 	.word	0x03ee0000

0800ec5c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800ec5c:	b480      	push	{r7}
 800ec5e:	b087      	sub	sp, #28
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	60f8      	str	r0, [r7, #12]
 800ec64:	60b9      	str	r1, [r7, #8]
 800ec66:	4613      	mov	r3, r2
 800ec68:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800ec6a:	79fb      	ldrb	r3, [r7, #7]
 800ec6c:	2b02      	cmp	r3, #2
 800ec6e:	d165      	bne.n	800ed3c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ec70:	68bb      	ldr	r3, [r7, #8]
 800ec72:	4a41      	ldr	r2, [pc, #260]	; (800ed78 <USB_SetTurnaroundTime+0x11c>)
 800ec74:	4293      	cmp	r3, r2
 800ec76:	d906      	bls.n	800ec86 <USB_SetTurnaroundTime+0x2a>
 800ec78:	68bb      	ldr	r3, [r7, #8]
 800ec7a:	4a40      	ldr	r2, [pc, #256]	; (800ed7c <USB_SetTurnaroundTime+0x120>)
 800ec7c:	4293      	cmp	r3, r2
 800ec7e:	d202      	bcs.n	800ec86 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800ec80:	230f      	movs	r3, #15
 800ec82:	617b      	str	r3, [r7, #20]
 800ec84:	e062      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800ec86:	68bb      	ldr	r3, [r7, #8]
 800ec88:	4a3c      	ldr	r2, [pc, #240]	; (800ed7c <USB_SetTurnaroundTime+0x120>)
 800ec8a:	4293      	cmp	r3, r2
 800ec8c:	d306      	bcc.n	800ec9c <USB_SetTurnaroundTime+0x40>
 800ec8e:	68bb      	ldr	r3, [r7, #8]
 800ec90:	4a3b      	ldr	r2, [pc, #236]	; (800ed80 <USB_SetTurnaroundTime+0x124>)
 800ec92:	4293      	cmp	r3, r2
 800ec94:	d202      	bcs.n	800ec9c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800ec96:	230e      	movs	r3, #14
 800ec98:	617b      	str	r3, [r7, #20]
 800ec9a:	e057      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ec9c:	68bb      	ldr	r3, [r7, #8]
 800ec9e:	4a38      	ldr	r2, [pc, #224]	; (800ed80 <USB_SetTurnaroundTime+0x124>)
 800eca0:	4293      	cmp	r3, r2
 800eca2:	d306      	bcc.n	800ecb2 <USB_SetTurnaroundTime+0x56>
 800eca4:	68bb      	ldr	r3, [r7, #8]
 800eca6:	4a37      	ldr	r2, [pc, #220]	; (800ed84 <USB_SetTurnaroundTime+0x128>)
 800eca8:	4293      	cmp	r3, r2
 800ecaa:	d202      	bcs.n	800ecb2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800ecac:	230d      	movs	r3, #13
 800ecae:	617b      	str	r3, [r7, #20]
 800ecb0:	e04c      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800ecb2:	68bb      	ldr	r3, [r7, #8]
 800ecb4:	4a33      	ldr	r2, [pc, #204]	; (800ed84 <USB_SetTurnaroundTime+0x128>)
 800ecb6:	4293      	cmp	r3, r2
 800ecb8:	d306      	bcc.n	800ecc8 <USB_SetTurnaroundTime+0x6c>
 800ecba:	68bb      	ldr	r3, [r7, #8]
 800ecbc:	4a32      	ldr	r2, [pc, #200]	; (800ed88 <USB_SetTurnaroundTime+0x12c>)
 800ecbe:	4293      	cmp	r3, r2
 800ecc0:	d802      	bhi.n	800ecc8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800ecc2:	230c      	movs	r3, #12
 800ecc4:	617b      	str	r3, [r7, #20]
 800ecc6:	e041      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ecc8:	68bb      	ldr	r3, [r7, #8]
 800ecca:	4a2f      	ldr	r2, [pc, #188]	; (800ed88 <USB_SetTurnaroundTime+0x12c>)
 800eccc:	4293      	cmp	r3, r2
 800ecce:	d906      	bls.n	800ecde <USB_SetTurnaroundTime+0x82>
 800ecd0:	68bb      	ldr	r3, [r7, #8]
 800ecd2:	4a2e      	ldr	r2, [pc, #184]	; (800ed8c <USB_SetTurnaroundTime+0x130>)
 800ecd4:	4293      	cmp	r3, r2
 800ecd6:	d802      	bhi.n	800ecde <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800ecd8:	230b      	movs	r3, #11
 800ecda:	617b      	str	r3, [r7, #20]
 800ecdc:	e036      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ecde:	68bb      	ldr	r3, [r7, #8]
 800ece0:	4a2a      	ldr	r2, [pc, #168]	; (800ed8c <USB_SetTurnaroundTime+0x130>)
 800ece2:	4293      	cmp	r3, r2
 800ece4:	d906      	bls.n	800ecf4 <USB_SetTurnaroundTime+0x98>
 800ece6:	68bb      	ldr	r3, [r7, #8]
 800ece8:	4a29      	ldr	r2, [pc, #164]	; (800ed90 <USB_SetTurnaroundTime+0x134>)
 800ecea:	4293      	cmp	r3, r2
 800ecec:	d802      	bhi.n	800ecf4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ecee:	230a      	movs	r3, #10
 800ecf0:	617b      	str	r3, [r7, #20]
 800ecf2:	e02b      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ecf4:	68bb      	ldr	r3, [r7, #8]
 800ecf6:	4a26      	ldr	r2, [pc, #152]	; (800ed90 <USB_SetTurnaroundTime+0x134>)
 800ecf8:	4293      	cmp	r3, r2
 800ecfa:	d906      	bls.n	800ed0a <USB_SetTurnaroundTime+0xae>
 800ecfc:	68bb      	ldr	r3, [r7, #8]
 800ecfe:	4a25      	ldr	r2, [pc, #148]	; (800ed94 <USB_SetTurnaroundTime+0x138>)
 800ed00:	4293      	cmp	r3, r2
 800ed02:	d202      	bcs.n	800ed0a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800ed04:	2309      	movs	r3, #9
 800ed06:	617b      	str	r3, [r7, #20]
 800ed08:	e020      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ed0a:	68bb      	ldr	r3, [r7, #8]
 800ed0c:	4a21      	ldr	r2, [pc, #132]	; (800ed94 <USB_SetTurnaroundTime+0x138>)
 800ed0e:	4293      	cmp	r3, r2
 800ed10:	d306      	bcc.n	800ed20 <USB_SetTurnaroundTime+0xc4>
 800ed12:	68bb      	ldr	r3, [r7, #8]
 800ed14:	4a20      	ldr	r2, [pc, #128]	; (800ed98 <USB_SetTurnaroundTime+0x13c>)
 800ed16:	4293      	cmp	r3, r2
 800ed18:	d802      	bhi.n	800ed20 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ed1a:	2308      	movs	r3, #8
 800ed1c:	617b      	str	r3, [r7, #20]
 800ed1e:	e015      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ed20:	68bb      	ldr	r3, [r7, #8]
 800ed22:	4a1d      	ldr	r2, [pc, #116]	; (800ed98 <USB_SetTurnaroundTime+0x13c>)
 800ed24:	4293      	cmp	r3, r2
 800ed26:	d906      	bls.n	800ed36 <USB_SetTurnaroundTime+0xda>
 800ed28:	68bb      	ldr	r3, [r7, #8]
 800ed2a:	4a1c      	ldr	r2, [pc, #112]	; (800ed9c <USB_SetTurnaroundTime+0x140>)
 800ed2c:	4293      	cmp	r3, r2
 800ed2e:	d202      	bcs.n	800ed36 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800ed30:	2307      	movs	r3, #7
 800ed32:	617b      	str	r3, [r7, #20]
 800ed34:	e00a      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800ed36:	2306      	movs	r3, #6
 800ed38:	617b      	str	r3, [r7, #20]
 800ed3a:	e007      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800ed3c:	79fb      	ldrb	r3, [r7, #7]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d102      	bne.n	800ed48 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800ed42:	2309      	movs	r3, #9
 800ed44:	617b      	str	r3, [r7, #20]
 800ed46:	e001      	b.n	800ed4c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800ed48:	2309      	movs	r3, #9
 800ed4a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	68db      	ldr	r3, [r3, #12]
 800ed50:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	68da      	ldr	r2, [r3, #12]
 800ed5c:	697b      	ldr	r3, [r7, #20]
 800ed5e:	029b      	lsls	r3, r3, #10
 800ed60:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800ed64:	431a      	orrs	r2, r3
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ed6a:	2300      	movs	r3, #0
}
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	371c      	adds	r7, #28
 800ed70:	46bd      	mov	sp, r7
 800ed72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed76:	4770      	bx	lr
 800ed78:	00d8acbf 	.word	0x00d8acbf
 800ed7c:	00e4e1c0 	.word	0x00e4e1c0
 800ed80:	00f42400 	.word	0x00f42400
 800ed84:	01067380 	.word	0x01067380
 800ed88:	011a499f 	.word	0x011a499f
 800ed8c:	01312cff 	.word	0x01312cff
 800ed90:	014ca43f 	.word	0x014ca43f
 800ed94:	016e3600 	.word	0x016e3600
 800ed98:	01a6ab1f 	.word	0x01a6ab1f
 800ed9c:	01e84800 	.word	0x01e84800

0800eda0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800eda0:	b480      	push	{r7}
 800eda2:	b083      	sub	sp, #12
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	689b      	ldr	r3, [r3, #8]
 800edac:	f043 0201 	orr.w	r2, r3, #1
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800edb4:	2300      	movs	r3, #0
}
 800edb6:	4618      	mov	r0, r3
 800edb8:	370c      	adds	r7, #12
 800edba:	46bd      	mov	sp, r7
 800edbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc0:	4770      	bx	lr

0800edc2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800edc2:	b480      	push	{r7}
 800edc4:	b083      	sub	sp, #12
 800edc6:	af00      	add	r7, sp, #0
 800edc8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	689b      	ldr	r3, [r3, #8]
 800edce:	f023 0201 	bic.w	r2, r3, #1
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800edd6:	2300      	movs	r3, #0
}
 800edd8:	4618      	mov	r0, r3
 800edda:	370c      	adds	r7, #12
 800eddc:	46bd      	mov	sp, r7
 800edde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede2:	4770      	bx	lr

0800ede4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b082      	sub	sp, #8
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
 800edec:	460b      	mov	r3, r1
 800edee:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	68db      	ldr	r3, [r3, #12]
 800edf4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800edfc:	78fb      	ldrb	r3, [r7, #3]
 800edfe:	2b01      	cmp	r3, #1
 800ee00:	d106      	bne.n	800ee10 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	68db      	ldr	r3, [r3, #12]
 800ee06:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	60da      	str	r2, [r3, #12]
 800ee0e:	e00b      	b.n	800ee28 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800ee10:	78fb      	ldrb	r3, [r7, #3]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d106      	bne.n	800ee24 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	68db      	ldr	r3, [r3, #12]
 800ee1a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	60da      	str	r2, [r3, #12]
 800ee22:	e001      	b.n	800ee28 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800ee24:	2301      	movs	r3, #1
 800ee26:	e003      	b.n	800ee30 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800ee28:	2032      	movs	r0, #50	; 0x32
 800ee2a:	f7f2 feb5 	bl	8001b98 <HAL_Delay>

  return HAL_OK;
 800ee2e:	2300      	movs	r3, #0
}
 800ee30:	4618      	mov	r0, r3
 800ee32:	3708      	adds	r7, #8
 800ee34:	46bd      	mov	sp, r7
 800ee36:	bd80      	pop	{r7, pc}

0800ee38 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ee38:	b084      	sub	sp, #16
 800ee3a:	b580      	push	{r7, lr}
 800ee3c:	b086      	sub	sp, #24
 800ee3e:	af00      	add	r7, sp, #0
 800ee40:	6078      	str	r0, [r7, #4]
 800ee42:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800ee46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ee52:	2300      	movs	r3, #0
 800ee54:	613b      	str	r3, [r7, #16]
 800ee56:	e009      	b.n	800ee6c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ee58:	687a      	ldr	r2, [r7, #4]
 800ee5a:	693b      	ldr	r3, [r7, #16]
 800ee5c:	3340      	adds	r3, #64	; 0x40
 800ee5e:	009b      	lsls	r3, r3, #2
 800ee60:	4413      	add	r3, r2
 800ee62:	2200      	movs	r2, #0
 800ee64:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ee66:	693b      	ldr	r3, [r7, #16]
 800ee68:	3301      	adds	r3, #1
 800ee6a:	613b      	str	r3, [r7, #16]
 800ee6c:	693b      	ldr	r3, [r7, #16]
 800ee6e:	2b0e      	cmp	r3, #14
 800ee70:	d9f2      	bls.n	800ee58 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ee72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d11c      	bne.n	800eeb2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ee7e:	685b      	ldr	r3, [r3, #4]
 800ee80:	68fa      	ldr	r2, [r7, #12]
 800ee82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ee86:	f043 0302 	orr.w	r3, r3, #2
 800ee8a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee90:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	601a      	str	r2, [r3, #0]
 800eeb0:	e005      	b.n	800eebe <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eeb6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800eec4:	461a      	mov	r2, r3
 800eec6:	2300      	movs	r3, #0
 800eec8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eed0:	4619      	mov	r1, r3
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eed8:	461a      	mov	r2, r3
 800eeda:	680b      	ldr	r3, [r1, #0]
 800eedc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800eede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eee0:	2b01      	cmp	r3, #1
 800eee2:	d10c      	bne.n	800eefe <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800eee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d104      	bne.n	800eef4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800eeea:	2100      	movs	r1, #0
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	f000 f949 	bl	800f184 <USB_SetDevSpeed>
 800eef2:	e008      	b.n	800ef06 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800eef4:	2101      	movs	r1, #1
 800eef6:	6878      	ldr	r0, [r7, #4]
 800eef8:	f000 f944 	bl	800f184 <USB_SetDevSpeed>
 800eefc:	e003      	b.n	800ef06 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800eefe:	2103      	movs	r1, #3
 800ef00:	6878      	ldr	r0, [r7, #4]
 800ef02:	f000 f93f 	bl	800f184 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ef06:	2110      	movs	r1, #16
 800ef08:	6878      	ldr	r0, [r7, #4]
 800ef0a:	f000 f8f3 	bl	800f0f4 <USB_FlushTxFifo>
 800ef0e:	4603      	mov	r3, r0
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d001      	beq.n	800ef18 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800ef14:	2301      	movs	r3, #1
 800ef16:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ef18:	6878      	ldr	r0, [r7, #4]
 800ef1a:	f000 f911 	bl	800f140 <USB_FlushRxFifo>
 800ef1e:	4603      	mov	r3, r0
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d001      	beq.n	800ef28 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800ef24:	2301      	movs	r3, #1
 800ef26:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef2e:	461a      	mov	r2, r3
 800ef30:	2300      	movs	r3, #0
 800ef32:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef3a:	461a      	mov	r2, r3
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef46:	461a      	mov	r2, r3
 800ef48:	2300      	movs	r3, #0
 800ef4a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	613b      	str	r3, [r7, #16]
 800ef50:	e043      	b.n	800efda <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ef52:	693b      	ldr	r3, [r7, #16]
 800ef54:	015a      	lsls	r2, r3, #5
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	4413      	add	r3, r2
 800ef5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ef64:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ef68:	d118      	bne.n	800ef9c <USB_DevInit+0x164>
    {
      if (i == 0U)
 800ef6a:	693b      	ldr	r3, [r7, #16]
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d10a      	bne.n	800ef86 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ef70:	693b      	ldr	r3, [r7, #16]
 800ef72:	015a      	lsls	r2, r3, #5
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	4413      	add	r3, r2
 800ef78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef7c:	461a      	mov	r2, r3
 800ef7e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ef82:	6013      	str	r3, [r2, #0]
 800ef84:	e013      	b.n	800efae <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ef86:	693b      	ldr	r3, [r7, #16]
 800ef88:	015a      	lsls	r2, r3, #5
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	4413      	add	r3, r2
 800ef8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef92:	461a      	mov	r2, r3
 800ef94:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ef98:	6013      	str	r3, [r2, #0]
 800ef9a:	e008      	b.n	800efae <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ef9c:	693b      	ldr	r3, [r7, #16]
 800ef9e:	015a      	lsls	r2, r3, #5
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	4413      	add	r3, r2
 800efa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800efa8:	461a      	mov	r2, r3
 800efaa:	2300      	movs	r3, #0
 800efac:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800efae:	693b      	ldr	r3, [r7, #16]
 800efb0:	015a      	lsls	r2, r3, #5
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	4413      	add	r3, r2
 800efb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800efba:	461a      	mov	r2, r3
 800efbc:	2300      	movs	r3, #0
 800efbe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800efc0:	693b      	ldr	r3, [r7, #16]
 800efc2:	015a      	lsls	r2, r3, #5
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	4413      	add	r3, r2
 800efc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800efcc:	461a      	mov	r2, r3
 800efce:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800efd2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800efd4:	693b      	ldr	r3, [r7, #16]
 800efd6:	3301      	adds	r3, #1
 800efd8:	613b      	str	r3, [r7, #16]
 800efda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efdc:	693a      	ldr	r2, [r7, #16]
 800efde:	429a      	cmp	r2, r3
 800efe0:	d3b7      	bcc.n	800ef52 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800efe2:	2300      	movs	r3, #0
 800efe4:	613b      	str	r3, [r7, #16]
 800efe6:	e043      	b.n	800f070 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800efe8:	693b      	ldr	r3, [r7, #16]
 800efea:	015a      	lsls	r2, r3, #5
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	4413      	add	r3, r2
 800eff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800effa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800effe:	d118      	bne.n	800f032 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800f000:	693b      	ldr	r3, [r7, #16]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d10a      	bne.n	800f01c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f006:	693b      	ldr	r3, [r7, #16]
 800f008:	015a      	lsls	r2, r3, #5
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	4413      	add	r3, r2
 800f00e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f012:	461a      	mov	r2, r3
 800f014:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f018:	6013      	str	r3, [r2, #0]
 800f01a:	e013      	b.n	800f044 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f01c:	693b      	ldr	r3, [r7, #16]
 800f01e:	015a      	lsls	r2, r3, #5
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	4413      	add	r3, r2
 800f024:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f028:	461a      	mov	r2, r3
 800f02a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f02e:	6013      	str	r3, [r2, #0]
 800f030:	e008      	b.n	800f044 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f032:	693b      	ldr	r3, [r7, #16]
 800f034:	015a      	lsls	r2, r3, #5
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	4413      	add	r3, r2
 800f03a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f03e:	461a      	mov	r2, r3
 800f040:	2300      	movs	r3, #0
 800f042:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f044:	693b      	ldr	r3, [r7, #16]
 800f046:	015a      	lsls	r2, r3, #5
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	4413      	add	r3, r2
 800f04c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f050:	461a      	mov	r2, r3
 800f052:	2300      	movs	r3, #0
 800f054:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f056:	693b      	ldr	r3, [r7, #16]
 800f058:	015a      	lsls	r2, r3, #5
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	4413      	add	r3, r2
 800f05e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f062:	461a      	mov	r2, r3
 800f064:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f068:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f06a:	693b      	ldr	r3, [r7, #16]
 800f06c:	3301      	adds	r3, #1
 800f06e:	613b      	str	r3, [r7, #16]
 800f070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f072:	693a      	ldr	r2, [r7, #16]
 800f074:	429a      	cmp	r2, r3
 800f076:	d3b7      	bcc.n	800efe8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f07e:	691b      	ldr	r3, [r3, #16]
 800f080:	68fa      	ldr	r2, [r7, #12]
 800f082:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f086:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f08a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	2200      	movs	r2, #0
 800f090:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800f098:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f09a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d105      	bne.n	800f0ac <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	699b      	ldr	r3, [r3, #24]
 800f0a4:	f043 0210 	orr.w	r2, r3, #16
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	699a      	ldr	r2, [r3, #24]
 800f0b0:	4b0e      	ldr	r3, [pc, #56]	; (800f0ec <USB_DevInit+0x2b4>)
 800f0b2:	4313      	orrs	r3, r2
 800f0b4:	687a      	ldr	r2, [r7, #4]
 800f0b6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f0b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d005      	beq.n	800f0ca <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	699b      	ldr	r3, [r3, #24]
 800f0c2:	f043 0208 	orr.w	r2, r3, #8
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f0ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f0cc:	2b01      	cmp	r3, #1
 800f0ce:	d105      	bne.n	800f0dc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	699a      	ldr	r2, [r3, #24]
 800f0d4:	4b06      	ldr	r3, [pc, #24]	; (800f0f0 <USB_DevInit+0x2b8>)
 800f0d6:	4313      	orrs	r3, r2
 800f0d8:	687a      	ldr	r2, [r7, #4]
 800f0da:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f0dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0de:	4618      	mov	r0, r3
 800f0e0:	3718      	adds	r7, #24
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f0e8:	b004      	add	sp, #16
 800f0ea:	4770      	bx	lr
 800f0ec:	803c3800 	.word	0x803c3800
 800f0f0:	40000004 	.word	0x40000004

0800f0f4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f0f4:	b480      	push	{r7}
 800f0f6:	b085      	sub	sp, #20
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	6078      	str	r0, [r7, #4]
 800f0fc:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800f0fe:	2300      	movs	r3, #0
 800f100:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	019b      	lsls	r3, r3, #6
 800f106:	f043 0220 	orr.w	r2, r3, #32
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	3301      	adds	r3, #1
 800f112:	60fb      	str	r3, [r7, #12]
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	4a09      	ldr	r2, [pc, #36]	; (800f13c <USB_FlushTxFifo+0x48>)
 800f118:	4293      	cmp	r3, r2
 800f11a:	d901      	bls.n	800f120 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800f11c:	2303      	movs	r3, #3
 800f11e:	e006      	b.n	800f12e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	691b      	ldr	r3, [r3, #16]
 800f124:	f003 0320 	and.w	r3, r3, #32
 800f128:	2b20      	cmp	r3, #32
 800f12a:	d0f0      	beq.n	800f10e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800f12c:	2300      	movs	r3, #0
}
 800f12e:	4618      	mov	r0, r3
 800f130:	3714      	adds	r7, #20
 800f132:	46bd      	mov	sp, r7
 800f134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f138:	4770      	bx	lr
 800f13a:	bf00      	nop
 800f13c:	00030d40 	.word	0x00030d40

0800f140 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f140:	b480      	push	{r7}
 800f142:	b085      	sub	sp, #20
 800f144:	af00      	add	r7, sp, #0
 800f146:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800f148:	2300      	movs	r3, #0
 800f14a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	2210      	movs	r2, #16
 800f150:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	3301      	adds	r3, #1
 800f156:	60fb      	str	r3, [r7, #12]
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	4a09      	ldr	r2, [pc, #36]	; (800f180 <USB_FlushRxFifo+0x40>)
 800f15c:	4293      	cmp	r3, r2
 800f15e:	d901      	bls.n	800f164 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800f160:	2303      	movs	r3, #3
 800f162:	e006      	b.n	800f172 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	691b      	ldr	r3, [r3, #16]
 800f168:	f003 0310 	and.w	r3, r3, #16
 800f16c:	2b10      	cmp	r3, #16
 800f16e:	d0f0      	beq.n	800f152 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800f170:	2300      	movs	r3, #0
}
 800f172:	4618      	mov	r0, r3
 800f174:	3714      	adds	r7, #20
 800f176:	46bd      	mov	sp, r7
 800f178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17c:	4770      	bx	lr
 800f17e:	bf00      	nop
 800f180:	00030d40 	.word	0x00030d40

0800f184 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f184:	b480      	push	{r7}
 800f186:	b085      	sub	sp, #20
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
 800f18c:	460b      	mov	r3, r1
 800f18e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f19a:	681a      	ldr	r2, [r3, #0]
 800f19c:	78fb      	ldrb	r3, [r7, #3]
 800f19e:	68f9      	ldr	r1, [r7, #12]
 800f1a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f1a4:	4313      	orrs	r3, r2
 800f1a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f1a8:	2300      	movs	r3, #0
}
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	3714      	adds	r7, #20
 800f1ae:	46bd      	mov	sp, r7
 800f1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b4:	4770      	bx	lr

0800f1b6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800f1b6:	b480      	push	{r7}
 800f1b8:	b087      	sub	sp, #28
 800f1ba:	af00      	add	r7, sp, #0
 800f1bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800f1c2:	693b      	ldr	r3, [r7, #16]
 800f1c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1c8:	689b      	ldr	r3, [r3, #8]
 800f1ca:	f003 0306 	and.w	r3, r3, #6
 800f1ce:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d102      	bne.n	800f1dc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800f1d6:	2300      	movs	r3, #0
 800f1d8:	75fb      	strb	r3, [r7, #23]
 800f1da:	e00a      	b.n	800f1f2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	2b02      	cmp	r3, #2
 800f1e0:	d002      	beq.n	800f1e8 <USB_GetDevSpeed+0x32>
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	2b06      	cmp	r3, #6
 800f1e6:	d102      	bne.n	800f1ee <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800f1e8:	2302      	movs	r3, #2
 800f1ea:	75fb      	strb	r3, [r7, #23]
 800f1ec:	e001      	b.n	800f1f2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800f1ee:	230f      	movs	r3, #15
 800f1f0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800f1f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	371c      	adds	r7, #28
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fe:	4770      	bx	lr

0800f200 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f200:	b480      	push	{r7}
 800f202:	b085      	sub	sp, #20
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
 800f208:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f20e:	683b      	ldr	r3, [r7, #0]
 800f210:	781b      	ldrb	r3, [r3, #0]
 800f212:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	785b      	ldrb	r3, [r3, #1]
 800f218:	2b01      	cmp	r3, #1
 800f21a:	d139      	bne.n	800f290 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f222:	69da      	ldr	r2, [r3, #28]
 800f224:	683b      	ldr	r3, [r7, #0]
 800f226:	781b      	ldrb	r3, [r3, #0]
 800f228:	f003 030f 	and.w	r3, r3, #15
 800f22c:	2101      	movs	r1, #1
 800f22e:	fa01 f303 	lsl.w	r3, r1, r3
 800f232:	b29b      	uxth	r3, r3
 800f234:	68f9      	ldr	r1, [r7, #12]
 800f236:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f23a:	4313      	orrs	r3, r2
 800f23c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f23e:	68bb      	ldr	r3, [r7, #8]
 800f240:	015a      	lsls	r2, r3, #5
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	4413      	add	r3, r2
 800f246:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f250:	2b00      	cmp	r3, #0
 800f252:	d153      	bne.n	800f2fc <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f254:	68bb      	ldr	r3, [r7, #8]
 800f256:	015a      	lsls	r2, r3, #5
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	4413      	add	r3, r2
 800f25c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f260:	681a      	ldr	r2, [r3, #0]
 800f262:	683b      	ldr	r3, [r7, #0]
 800f264:	689b      	ldr	r3, [r3, #8]
 800f266:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	78db      	ldrb	r3, [r3, #3]
 800f26e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f270:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f272:	68bb      	ldr	r3, [r7, #8]
 800f274:	059b      	lsls	r3, r3, #22
 800f276:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f278:	431a      	orrs	r2, r3
 800f27a:	68bb      	ldr	r3, [r7, #8]
 800f27c:	0159      	lsls	r1, r3, #5
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	440b      	add	r3, r1
 800f282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f286:	4619      	mov	r1, r3
 800f288:	4b20      	ldr	r3, [pc, #128]	; (800f30c <USB_ActivateEndpoint+0x10c>)
 800f28a:	4313      	orrs	r3, r2
 800f28c:	600b      	str	r3, [r1, #0]
 800f28e:	e035      	b.n	800f2fc <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f296:	69da      	ldr	r2, [r3, #28]
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	781b      	ldrb	r3, [r3, #0]
 800f29c:	f003 030f 	and.w	r3, r3, #15
 800f2a0:	2101      	movs	r1, #1
 800f2a2:	fa01 f303 	lsl.w	r3, r1, r3
 800f2a6:	041b      	lsls	r3, r3, #16
 800f2a8:	68f9      	ldr	r1, [r7, #12]
 800f2aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f2ae:	4313      	orrs	r3, r2
 800f2b0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f2b2:	68bb      	ldr	r3, [r7, #8]
 800f2b4:	015a      	lsls	r2, r3, #5
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	4413      	add	r3, r2
 800f2ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d119      	bne.n	800f2fc <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f2c8:	68bb      	ldr	r3, [r7, #8]
 800f2ca:	015a      	lsls	r2, r3, #5
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	4413      	add	r3, r2
 800f2d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f2d4:	681a      	ldr	r2, [r3, #0]
 800f2d6:	683b      	ldr	r3, [r7, #0]
 800f2d8:	689b      	ldr	r3, [r3, #8]
 800f2da:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	78db      	ldrb	r3, [r3, #3]
 800f2e2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f2e4:	430b      	orrs	r3, r1
 800f2e6:	431a      	orrs	r2, r3
 800f2e8:	68bb      	ldr	r3, [r7, #8]
 800f2ea:	0159      	lsls	r1, r3, #5
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	440b      	add	r3, r1
 800f2f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f2f4:	4619      	mov	r1, r3
 800f2f6:	4b05      	ldr	r3, [pc, #20]	; (800f30c <USB_ActivateEndpoint+0x10c>)
 800f2f8:	4313      	orrs	r3, r2
 800f2fa:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800f2fc:	2300      	movs	r3, #0
}
 800f2fe:	4618      	mov	r0, r3
 800f300:	3714      	adds	r7, #20
 800f302:	46bd      	mov	sp, r7
 800f304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f308:	4770      	bx	lr
 800f30a:	bf00      	nop
 800f30c:	10008000 	.word	0x10008000

0800f310 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f310:	b480      	push	{r7}
 800f312:	b085      	sub	sp, #20
 800f314:	af00      	add	r7, sp, #0
 800f316:	6078      	str	r0, [r7, #4]
 800f318:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f31e:	683b      	ldr	r3, [r7, #0]
 800f320:	781b      	ldrb	r3, [r3, #0]
 800f322:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800f324:	683b      	ldr	r3, [r7, #0]
 800f326:	785b      	ldrb	r3, [r3, #1]
 800f328:	2b01      	cmp	r3, #1
 800f32a:	d161      	bne.n	800f3f0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f32c:	68bb      	ldr	r3, [r7, #8]
 800f32e:	015a      	lsls	r2, r3, #5
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	4413      	add	r3, r2
 800f334:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f33e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f342:	d11f      	bne.n	800f384 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800f344:	68bb      	ldr	r3, [r7, #8]
 800f346:	015a      	lsls	r2, r3, #5
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	4413      	add	r3, r2
 800f34c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	68ba      	ldr	r2, [r7, #8]
 800f354:	0151      	lsls	r1, r2, #5
 800f356:	68fa      	ldr	r2, [r7, #12]
 800f358:	440a      	add	r2, r1
 800f35a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f35e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f362:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800f364:	68bb      	ldr	r3, [r7, #8]
 800f366:	015a      	lsls	r2, r3, #5
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	4413      	add	r3, r2
 800f36c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	68ba      	ldr	r2, [r7, #8]
 800f374:	0151      	lsls	r1, r2, #5
 800f376:	68fa      	ldr	r2, [r7, #12]
 800f378:	440a      	add	r2, r1
 800f37a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f37e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f382:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f38a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	781b      	ldrb	r3, [r3, #0]
 800f390:	f003 030f 	and.w	r3, r3, #15
 800f394:	2101      	movs	r1, #1
 800f396:	fa01 f303 	lsl.w	r3, r1, r3
 800f39a:	b29b      	uxth	r3, r3
 800f39c:	43db      	mvns	r3, r3
 800f39e:	68f9      	ldr	r1, [r7, #12]
 800f3a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f3a4:	4013      	ands	r3, r2
 800f3a6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f3ae:	69da      	ldr	r2, [r3, #28]
 800f3b0:	683b      	ldr	r3, [r7, #0]
 800f3b2:	781b      	ldrb	r3, [r3, #0]
 800f3b4:	f003 030f 	and.w	r3, r3, #15
 800f3b8:	2101      	movs	r1, #1
 800f3ba:	fa01 f303 	lsl.w	r3, r1, r3
 800f3be:	b29b      	uxth	r3, r3
 800f3c0:	43db      	mvns	r3, r3
 800f3c2:	68f9      	ldr	r1, [r7, #12]
 800f3c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f3c8:	4013      	ands	r3, r2
 800f3ca:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f3cc:	68bb      	ldr	r3, [r7, #8]
 800f3ce:	015a      	lsls	r2, r3, #5
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	4413      	add	r3, r2
 800f3d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f3d8:	681a      	ldr	r2, [r3, #0]
 800f3da:	68bb      	ldr	r3, [r7, #8]
 800f3dc:	0159      	lsls	r1, r3, #5
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	440b      	add	r3, r1
 800f3e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f3e6:	4619      	mov	r1, r3
 800f3e8:	4b35      	ldr	r3, [pc, #212]	; (800f4c0 <USB_DeactivateEndpoint+0x1b0>)
 800f3ea:	4013      	ands	r3, r2
 800f3ec:	600b      	str	r3, [r1, #0]
 800f3ee:	e060      	b.n	800f4b2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f3f0:	68bb      	ldr	r3, [r7, #8]
 800f3f2:	015a      	lsls	r2, r3, #5
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	4413      	add	r3, r2
 800f3f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f402:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f406:	d11f      	bne.n	800f448 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800f408:	68bb      	ldr	r3, [r7, #8]
 800f40a:	015a      	lsls	r2, r3, #5
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	4413      	add	r3, r2
 800f410:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	68ba      	ldr	r2, [r7, #8]
 800f418:	0151      	lsls	r1, r2, #5
 800f41a:	68fa      	ldr	r2, [r7, #12]
 800f41c:	440a      	add	r2, r1
 800f41e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f422:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f426:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800f428:	68bb      	ldr	r3, [r7, #8]
 800f42a:	015a      	lsls	r2, r3, #5
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	4413      	add	r3, r2
 800f430:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	68ba      	ldr	r2, [r7, #8]
 800f438:	0151      	lsls	r1, r2, #5
 800f43a:	68fa      	ldr	r2, [r7, #12]
 800f43c:	440a      	add	r2, r1
 800f43e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f442:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f446:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f44e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f450:	683b      	ldr	r3, [r7, #0]
 800f452:	781b      	ldrb	r3, [r3, #0]
 800f454:	f003 030f 	and.w	r3, r3, #15
 800f458:	2101      	movs	r1, #1
 800f45a:	fa01 f303 	lsl.w	r3, r1, r3
 800f45e:	041b      	lsls	r3, r3, #16
 800f460:	43db      	mvns	r3, r3
 800f462:	68f9      	ldr	r1, [r7, #12]
 800f464:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f468:	4013      	ands	r3, r2
 800f46a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f472:	69da      	ldr	r2, [r3, #28]
 800f474:	683b      	ldr	r3, [r7, #0]
 800f476:	781b      	ldrb	r3, [r3, #0]
 800f478:	f003 030f 	and.w	r3, r3, #15
 800f47c:	2101      	movs	r1, #1
 800f47e:	fa01 f303 	lsl.w	r3, r1, r3
 800f482:	041b      	lsls	r3, r3, #16
 800f484:	43db      	mvns	r3, r3
 800f486:	68f9      	ldr	r1, [r7, #12]
 800f488:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f48c:	4013      	ands	r3, r2
 800f48e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f490:	68bb      	ldr	r3, [r7, #8]
 800f492:	015a      	lsls	r2, r3, #5
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	4413      	add	r3, r2
 800f498:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f49c:	681a      	ldr	r2, [r3, #0]
 800f49e:	68bb      	ldr	r3, [r7, #8]
 800f4a0:	0159      	lsls	r1, r3, #5
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	440b      	add	r3, r1
 800f4a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f4aa:	4619      	mov	r1, r3
 800f4ac:	4b05      	ldr	r3, [pc, #20]	; (800f4c4 <USB_DeactivateEndpoint+0x1b4>)
 800f4ae:	4013      	ands	r3, r2
 800f4b0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800f4b2:	2300      	movs	r3, #0
}
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	3714      	adds	r7, #20
 800f4b8:	46bd      	mov	sp, r7
 800f4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4be:	4770      	bx	lr
 800f4c0:	ec337800 	.word	0xec337800
 800f4c4:	eff37800 	.word	0xeff37800

0800f4c8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b08a      	sub	sp, #40	; 0x28
 800f4cc:	af02      	add	r7, sp, #8
 800f4ce:	60f8      	str	r0, [r7, #12]
 800f4d0:	60b9      	str	r1, [r7, #8]
 800f4d2:	4613      	mov	r3, r2
 800f4d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800f4da:	68bb      	ldr	r3, [r7, #8]
 800f4dc:	781b      	ldrb	r3, [r3, #0]
 800f4de:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f4e0:	68bb      	ldr	r3, [r7, #8]
 800f4e2:	785b      	ldrb	r3, [r3, #1]
 800f4e4:	2b01      	cmp	r3, #1
 800f4e6:	f040 8163 	bne.w	800f7b0 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f4ea:	68bb      	ldr	r3, [r7, #8]
 800f4ec:	695b      	ldr	r3, [r3, #20]
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d132      	bne.n	800f558 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f4f2:	69bb      	ldr	r3, [r7, #24]
 800f4f4:	015a      	lsls	r2, r3, #5
 800f4f6:	69fb      	ldr	r3, [r7, #28]
 800f4f8:	4413      	add	r3, r2
 800f4fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f4fe:	691a      	ldr	r2, [r3, #16]
 800f500:	69bb      	ldr	r3, [r7, #24]
 800f502:	0159      	lsls	r1, r3, #5
 800f504:	69fb      	ldr	r3, [r7, #28]
 800f506:	440b      	add	r3, r1
 800f508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f50c:	4619      	mov	r1, r3
 800f50e:	4ba5      	ldr	r3, [pc, #660]	; (800f7a4 <USB_EPStartXfer+0x2dc>)
 800f510:	4013      	ands	r3, r2
 800f512:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f514:	69bb      	ldr	r3, [r7, #24]
 800f516:	015a      	lsls	r2, r3, #5
 800f518:	69fb      	ldr	r3, [r7, #28]
 800f51a:	4413      	add	r3, r2
 800f51c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f520:	691b      	ldr	r3, [r3, #16]
 800f522:	69ba      	ldr	r2, [r7, #24]
 800f524:	0151      	lsls	r1, r2, #5
 800f526:	69fa      	ldr	r2, [r7, #28]
 800f528:	440a      	add	r2, r1
 800f52a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f52e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f532:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f534:	69bb      	ldr	r3, [r7, #24]
 800f536:	015a      	lsls	r2, r3, #5
 800f538:	69fb      	ldr	r3, [r7, #28]
 800f53a:	4413      	add	r3, r2
 800f53c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f540:	691a      	ldr	r2, [r3, #16]
 800f542:	69bb      	ldr	r3, [r7, #24]
 800f544:	0159      	lsls	r1, r3, #5
 800f546:	69fb      	ldr	r3, [r7, #28]
 800f548:	440b      	add	r3, r1
 800f54a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f54e:	4619      	mov	r1, r3
 800f550:	4b95      	ldr	r3, [pc, #596]	; (800f7a8 <USB_EPStartXfer+0x2e0>)
 800f552:	4013      	ands	r3, r2
 800f554:	610b      	str	r3, [r1, #16]
 800f556:	e074      	b.n	800f642 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f558:	69bb      	ldr	r3, [r7, #24]
 800f55a:	015a      	lsls	r2, r3, #5
 800f55c:	69fb      	ldr	r3, [r7, #28]
 800f55e:	4413      	add	r3, r2
 800f560:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f564:	691a      	ldr	r2, [r3, #16]
 800f566:	69bb      	ldr	r3, [r7, #24]
 800f568:	0159      	lsls	r1, r3, #5
 800f56a:	69fb      	ldr	r3, [r7, #28]
 800f56c:	440b      	add	r3, r1
 800f56e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f572:	4619      	mov	r1, r3
 800f574:	4b8c      	ldr	r3, [pc, #560]	; (800f7a8 <USB_EPStartXfer+0x2e0>)
 800f576:	4013      	ands	r3, r2
 800f578:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f57a:	69bb      	ldr	r3, [r7, #24]
 800f57c:	015a      	lsls	r2, r3, #5
 800f57e:	69fb      	ldr	r3, [r7, #28]
 800f580:	4413      	add	r3, r2
 800f582:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f586:	691a      	ldr	r2, [r3, #16]
 800f588:	69bb      	ldr	r3, [r7, #24]
 800f58a:	0159      	lsls	r1, r3, #5
 800f58c:	69fb      	ldr	r3, [r7, #28]
 800f58e:	440b      	add	r3, r1
 800f590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f594:	4619      	mov	r1, r3
 800f596:	4b83      	ldr	r3, [pc, #524]	; (800f7a4 <USB_EPStartXfer+0x2dc>)
 800f598:	4013      	ands	r3, r2
 800f59a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f59c:	69bb      	ldr	r3, [r7, #24]
 800f59e:	015a      	lsls	r2, r3, #5
 800f5a0:	69fb      	ldr	r3, [r7, #28]
 800f5a2:	4413      	add	r3, r2
 800f5a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5a8:	691a      	ldr	r2, [r3, #16]
 800f5aa:	68bb      	ldr	r3, [r7, #8]
 800f5ac:	6959      	ldr	r1, [r3, #20]
 800f5ae:	68bb      	ldr	r3, [r7, #8]
 800f5b0:	689b      	ldr	r3, [r3, #8]
 800f5b2:	440b      	add	r3, r1
 800f5b4:	1e59      	subs	r1, r3, #1
 800f5b6:	68bb      	ldr	r3, [r7, #8]
 800f5b8:	689b      	ldr	r3, [r3, #8]
 800f5ba:	fbb1 f3f3 	udiv	r3, r1, r3
 800f5be:	04d9      	lsls	r1, r3, #19
 800f5c0:	4b7a      	ldr	r3, [pc, #488]	; (800f7ac <USB_EPStartXfer+0x2e4>)
 800f5c2:	400b      	ands	r3, r1
 800f5c4:	69b9      	ldr	r1, [r7, #24]
 800f5c6:	0148      	lsls	r0, r1, #5
 800f5c8:	69f9      	ldr	r1, [r7, #28]
 800f5ca:	4401      	add	r1, r0
 800f5cc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f5d0:	4313      	orrs	r3, r2
 800f5d2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f5d4:	69bb      	ldr	r3, [r7, #24]
 800f5d6:	015a      	lsls	r2, r3, #5
 800f5d8:	69fb      	ldr	r3, [r7, #28]
 800f5da:	4413      	add	r3, r2
 800f5dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5e0:	691a      	ldr	r2, [r3, #16]
 800f5e2:	68bb      	ldr	r3, [r7, #8]
 800f5e4:	695b      	ldr	r3, [r3, #20]
 800f5e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f5ea:	69b9      	ldr	r1, [r7, #24]
 800f5ec:	0148      	lsls	r0, r1, #5
 800f5ee:	69f9      	ldr	r1, [r7, #28]
 800f5f0:	4401      	add	r1, r0
 800f5f2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f5f6:	4313      	orrs	r3, r2
 800f5f8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800f5fa:	68bb      	ldr	r3, [r7, #8]
 800f5fc:	78db      	ldrb	r3, [r3, #3]
 800f5fe:	2b01      	cmp	r3, #1
 800f600:	d11f      	bne.n	800f642 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f602:	69bb      	ldr	r3, [r7, #24]
 800f604:	015a      	lsls	r2, r3, #5
 800f606:	69fb      	ldr	r3, [r7, #28]
 800f608:	4413      	add	r3, r2
 800f60a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f60e:	691b      	ldr	r3, [r3, #16]
 800f610:	69ba      	ldr	r2, [r7, #24]
 800f612:	0151      	lsls	r1, r2, #5
 800f614:	69fa      	ldr	r2, [r7, #28]
 800f616:	440a      	add	r2, r1
 800f618:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f61c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800f620:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800f622:	69bb      	ldr	r3, [r7, #24]
 800f624:	015a      	lsls	r2, r3, #5
 800f626:	69fb      	ldr	r3, [r7, #28]
 800f628:	4413      	add	r3, r2
 800f62a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f62e:	691b      	ldr	r3, [r3, #16]
 800f630:	69ba      	ldr	r2, [r7, #24]
 800f632:	0151      	lsls	r1, r2, #5
 800f634:	69fa      	ldr	r2, [r7, #28]
 800f636:	440a      	add	r2, r1
 800f638:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f63c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f640:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800f642:	79fb      	ldrb	r3, [r7, #7]
 800f644:	2b01      	cmp	r3, #1
 800f646:	d14b      	bne.n	800f6e0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	691b      	ldr	r3, [r3, #16]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d009      	beq.n	800f664 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f650:	69bb      	ldr	r3, [r7, #24]
 800f652:	015a      	lsls	r2, r3, #5
 800f654:	69fb      	ldr	r3, [r7, #28]
 800f656:	4413      	add	r3, r2
 800f658:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f65c:	461a      	mov	r2, r3
 800f65e:	68bb      	ldr	r3, [r7, #8]
 800f660:	691b      	ldr	r3, [r3, #16]
 800f662:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800f664:	68bb      	ldr	r3, [r7, #8]
 800f666:	78db      	ldrb	r3, [r3, #3]
 800f668:	2b01      	cmp	r3, #1
 800f66a:	d128      	bne.n	800f6be <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f66c:	69fb      	ldr	r3, [r7, #28]
 800f66e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f672:	689b      	ldr	r3, [r3, #8]
 800f674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d110      	bne.n	800f69e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f67c:	69bb      	ldr	r3, [r7, #24]
 800f67e:	015a      	lsls	r2, r3, #5
 800f680:	69fb      	ldr	r3, [r7, #28]
 800f682:	4413      	add	r3, r2
 800f684:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	69ba      	ldr	r2, [r7, #24]
 800f68c:	0151      	lsls	r1, r2, #5
 800f68e:	69fa      	ldr	r2, [r7, #28]
 800f690:	440a      	add	r2, r1
 800f692:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f696:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f69a:	6013      	str	r3, [r2, #0]
 800f69c:	e00f      	b.n	800f6be <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f69e:	69bb      	ldr	r3, [r7, #24]
 800f6a0:	015a      	lsls	r2, r3, #5
 800f6a2:	69fb      	ldr	r3, [r7, #28]
 800f6a4:	4413      	add	r3, r2
 800f6a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	69ba      	ldr	r2, [r7, #24]
 800f6ae:	0151      	lsls	r1, r2, #5
 800f6b0:	69fa      	ldr	r2, [r7, #28]
 800f6b2:	440a      	add	r2, r1
 800f6b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f6b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f6bc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f6be:	69bb      	ldr	r3, [r7, #24]
 800f6c0:	015a      	lsls	r2, r3, #5
 800f6c2:	69fb      	ldr	r3, [r7, #28]
 800f6c4:	4413      	add	r3, r2
 800f6c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	69ba      	ldr	r2, [r7, #24]
 800f6ce:	0151      	lsls	r1, r2, #5
 800f6d0:	69fa      	ldr	r2, [r7, #28]
 800f6d2:	440a      	add	r2, r1
 800f6d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f6d8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f6dc:	6013      	str	r3, [r2, #0]
 800f6de:	e133      	b.n	800f948 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f6e0:	69bb      	ldr	r3, [r7, #24]
 800f6e2:	015a      	lsls	r2, r3, #5
 800f6e4:	69fb      	ldr	r3, [r7, #28]
 800f6e6:	4413      	add	r3, r2
 800f6e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	69ba      	ldr	r2, [r7, #24]
 800f6f0:	0151      	lsls	r1, r2, #5
 800f6f2:	69fa      	ldr	r2, [r7, #28]
 800f6f4:	440a      	add	r2, r1
 800f6f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f6fa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f6fe:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f700:	68bb      	ldr	r3, [r7, #8]
 800f702:	78db      	ldrb	r3, [r3, #3]
 800f704:	2b01      	cmp	r3, #1
 800f706:	d015      	beq.n	800f734 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800f708:	68bb      	ldr	r3, [r7, #8]
 800f70a:	695b      	ldr	r3, [r3, #20]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	f000 811b 	beq.w	800f948 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f712:	69fb      	ldr	r3, [r7, #28]
 800f714:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f718:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f71a:	68bb      	ldr	r3, [r7, #8]
 800f71c:	781b      	ldrb	r3, [r3, #0]
 800f71e:	f003 030f 	and.w	r3, r3, #15
 800f722:	2101      	movs	r1, #1
 800f724:	fa01 f303 	lsl.w	r3, r1, r3
 800f728:	69f9      	ldr	r1, [r7, #28]
 800f72a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f72e:	4313      	orrs	r3, r2
 800f730:	634b      	str	r3, [r1, #52]	; 0x34
 800f732:	e109      	b.n	800f948 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f734:	69fb      	ldr	r3, [r7, #28]
 800f736:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f73a:	689b      	ldr	r3, [r3, #8]
 800f73c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f740:	2b00      	cmp	r3, #0
 800f742:	d110      	bne.n	800f766 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f744:	69bb      	ldr	r3, [r7, #24]
 800f746:	015a      	lsls	r2, r3, #5
 800f748:	69fb      	ldr	r3, [r7, #28]
 800f74a:	4413      	add	r3, r2
 800f74c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	69ba      	ldr	r2, [r7, #24]
 800f754:	0151      	lsls	r1, r2, #5
 800f756:	69fa      	ldr	r2, [r7, #28]
 800f758:	440a      	add	r2, r1
 800f75a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f75e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f762:	6013      	str	r3, [r2, #0]
 800f764:	e00f      	b.n	800f786 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f766:	69bb      	ldr	r3, [r7, #24]
 800f768:	015a      	lsls	r2, r3, #5
 800f76a:	69fb      	ldr	r3, [r7, #28]
 800f76c:	4413      	add	r3, r2
 800f76e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	69ba      	ldr	r2, [r7, #24]
 800f776:	0151      	lsls	r1, r2, #5
 800f778:	69fa      	ldr	r2, [r7, #28]
 800f77a:	440a      	add	r2, r1
 800f77c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f784:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f786:	68bb      	ldr	r3, [r7, #8]
 800f788:	68d9      	ldr	r1, [r3, #12]
 800f78a:	68bb      	ldr	r3, [r7, #8]
 800f78c:	781a      	ldrb	r2, [r3, #0]
 800f78e:	68bb      	ldr	r3, [r7, #8]
 800f790:	695b      	ldr	r3, [r3, #20]
 800f792:	b298      	uxth	r0, r3
 800f794:	79fb      	ldrb	r3, [r7, #7]
 800f796:	9300      	str	r3, [sp, #0]
 800f798:	4603      	mov	r3, r0
 800f79a:	68f8      	ldr	r0, [r7, #12]
 800f79c:	f000 fa38 	bl	800fc10 <USB_WritePacket>
 800f7a0:	e0d2      	b.n	800f948 <USB_EPStartXfer+0x480>
 800f7a2:	bf00      	nop
 800f7a4:	e007ffff 	.word	0xe007ffff
 800f7a8:	fff80000 	.word	0xfff80000
 800f7ac:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f7b0:	69bb      	ldr	r3, [r7, #24]
 800f7b2:	015a      	lsls	r2, r3, #5
 800f7b4:	69fb      	ldr	r3, [r7, #28]
 800f7b6:	4413      	add	r3, r2
 800f7b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7bc:	691a      	ldr	r2, [r3, #16]
 800f7be:	69bb      	ldr	r3, [r7, #24]
 800f7c0:	0159      	lsls	r1, r3, #5
 800f7c2:	69fb      	ldr	r3, [r7, #28]
 800f7c4:	440b      	add	r3, r1
 800f7c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7ca:	4619      	mov	r1, r3
 800f7cc:	4b61      	ldr	r3, [pc, #388]	; (800f954 <USB_EPStartXfer+0x48c>)
 800f7ce:	4013      	ands	r3, r2
 800f7d0:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f7d2:	69bb      	ldr	r3, [r7, #24]
 800f7d4:	015a      	lsls	r2, r3, #5
 800f7d6:	69fb      	ldr	r3, [r7, #28]
 800f7d8:	4413      	add	r3, r2
 800f7da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7de:	691a      	ldr	r2, [r3, #16]
 800f7e0:	69bb      	ldr	r3, [r7, #24]
 800f7e2:	0159      	lsls	r1, r3, #5
 800f7e4:	69fb      	ldr	r3, [r7, #28]
 800f7e6:	440b      	add	r3, r1
 800f7e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7ec:	4619      	mov	r1, r3
 800f7ee:	4b5a      	ldr	r3, [pc, #360]	; (800f958 <USB_EPStartXfer+0x490>)
 800f7f0:	4013      	ands	r3, r2
 800f7f2:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800f7f4:	68bb      	ldr	r3, [r7, #8]
 800f7f6:	695b      	ldr	r3, [r3, #20]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d123      	bne.n	800f844 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f7fc:	69bb      	ldr	r3, [r7, #24]
 800f7fe:	015a      	lsls	r2, r3, #5
 800f800:	69fb      	ldr	r3, [r7, #28]
 800f802:	4413      	add	r3, r2
 800f804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f808:	691a      	ldr	r2, [r3, #16]
 800f80a:	68bb      	ldr	r3, [r7, #8]
 800f80c:	689b      	ldr	r3, [r3, #8]
 800f80e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f812:	69b9      	ldr	r1, [r7, #24]
 800f814:	0148      	lsls	r0, r1, #5
 800f816:	69f9      	ldr	r1, [r7, #28]
 800f818:	4401      	add	r1, r0
 800f81a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f81e:	4313      	orrs	r3, r2
 800f820:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f822:	69bb      	ldr	r3, [r7, #24]
 800f824:	015a      	lsls	r2, r3, #5
 800f826:	69fb      	ldr	r3, [r7, #28]
 800f828:	4413      	add	r3, r2
 800f82a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f82e:	691b      	ldr	r3, [r3, #16]
 800f830:	69ba      	ldr	r2, [r7, #24]
 800f832:	0151      	lsls	r1, r2, #5
 800f834:	69fa      	ldr	r2, [r7, #28]
 800f836:	440a      	add	r2, r1
 800f838:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f83c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f840:	6113      	str	r3, [r2, #16]
 800f842:	e033      	b.n	800f8ac <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f844:	68bb      	ldr	r3, [r7, #8]
 800f846:	695a      	ldr	r2, [r3, #20]
 800f848:	68bb      	ldr	r3, [r7, #8]
 800f84a:	689b      	ldr	r3, [r3, #8]
 800f84c:	4413      	add	r3, r2
 800f84e:	1e5a      	subs	r2, r3, #1
 800f850:	68bb      	ldr	r3, [r7, #8]
 800f852:	689b      	ldr	r3, [r3, #8]
 800f854:	fbb2 f3f3 	udiv	r3, r2, r3
 800f858:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f85a:	69bb      	ldr	r3, [r7, #24]
 800f85c:	015a      	lsls	r2, r3, #5
 800f85e:	69fb      	ldr	r3, [r7, #28]
 800f860:	4413      	add	r3, r2
 800f862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f866:	691a      	ldr	r2, [r3, #16]
 800f868:	8afb      	ldrh	r3, [r7, #22]
 800f86a:	04d9      	lsls	r1, r3, #19
 800f86c:	4b3b      	ldr	r3, [pc, #236]	; (800f95c <USB_EPStartXfer+0x494>)
 800f86e:	400b      	ands	r3, r1
 800f870:	69b9      	ldr	r1, [r7, #24]
 800f872:	0148      	lsls	r0, r1, #5
 800f874:	69f9      	ldr	r1, [r7, #28]
 800f876:	4401      	add	r1, r0
 800f878:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f87c:	4313      	orrs	r3, r2
 800f87e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f880:	69bb      	ldr	r3, [r7, #24]
 800f882:	015a      	lsls	r2, r3, #5
 800f884:	69fb      	ldr	r3, [r7, #28]
 800f886:	4413      	add	r3, r2
 800f888:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f88c:	691a      	ldr	r2, [r3, #16]
 800f88e:	68bb      	ldr	r3, [r7, #8]
 800f890:	689b      	ldr	r3, [r3, #8]
 800f892:	8af9      	ldrh	r1, [r7, #22]
 800f894:	fb01 f303 	mul.w	r3, r1, r3
 800f898:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f89c:	69b9      	ldr	r1, [r7, #24]
 800f89e:	0148      	lsls	r0, r1, #5
 800f8a0:	69f9      	ldr	r1, [r7, #28]
 800f8a2:	4401      	add	r1, r0
 800f8a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f8a8:	4313      	orrs	r3, r2
 800f8aa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f8ac:	79fb      	ldrb	r3, [r7, #7]
 800f8ae:	2b01      	cmp	r3, #1
 800f8b0:	d10d      	bne.n	800f8ce <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f8b2:	68bb      	ldr	r3, [r7, #8]
 800f8b4:	68db      	ldr	r3, [r3, #12]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d009      	beq.n	800f8ce <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f8ba:	68bb      	ldr	r3, [r7, #8]
 800f8bc:	68d9      	ldr	r1, [r3, #12]
 800f8be:	69bb      	ldr	r3, [r7, #24]
 800f8c0:	015a      	lsls	r2, r3, #5
 800f8c2:	69fb      	ldr	r3, [r7, #28]
 800f8c4:	4413      	add	r3, r2
 800f8c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8ca:	460a      	mov	r2, r1
 800f8cc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f8ce:	68bb      	ldr	r3, [r7, #8]
 800f8d0:	78db      	ldrb	r3, [r3, #3]
 800f8d2:	2b01      	cmp	r3, #1
 800f8d4:	d128      	bne.n	800f928 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f8d6:	69fb      	ldr	r3, [r7, #28]
 800f8d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f8dc:	689b      	ldr	r3, [r3, #8]
 800f8de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d110      	bne.n	800f908 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f8e6:	69bb      	ldr	r3, [r7, #24]
 800f8e8:	015a      	lsls	r2, r3, #5
 800f8ea:	69fb      	ldr	r3, [r7, #28]
 800f8ec:	4413      	add	r3, r2
 800f8ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	69ba      	ldr	r2, [r7, #24]
 800f8f6:	0151      	lsls	r1, r2, #5
 800f8f8:	69fa      	ldr	r2, [r7, #28]
 800f8fa:	440a      	add	r2, r1
 800f8fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f900:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f904:	6013      	str	r3, [r2, #0]
 800f906:	e00f      	b.n	800f928 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f908:	69bb      	ldr	r3, [r7, #24]
 800f90a:	015a      	lsls	r2, r3, #5
 800f90c:	69fb      	ldr	r3, [r7, #28]
 800f90e:	4413      	add	r3, r2
 800f910:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	69ba      	ldr	r2, [r7, #24]
 800f918:	0151      	lsls	r1, r2, #5
 800f91a:	69fa      	ldr	r2, [r7, #28]
 800f91c:	440a      	add	r2, r1
 800f91e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f922:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f926:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f928:	69bb      	ldr	r3, [r7, #24]
 800f92a:	015a      	lsls	r2, r3, #5
 800f92c:	69fb      	ldr	r3, [r7, #28]
 800f92e:	4413      	add	r3, r2
 800f930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	69ba      	ldr	r2, [r7, #24]
 800f938:	0151      	lsls	r1, r2, #5
 800f93a:	69fa      	ldr	r2, [r7, #28]
 800f93c:	440a      	add	r2, r1
 800f93e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f942:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f946:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f948:	2300      	movs	r3, #0
}
 800f94a:	4618      	mov	r0, r3
 800f94c:	3720      	adds	r7, #32
 800f94e:	46bd      	mov	sp, r7
 800f950:	bd80      	pop	{r7, pc}
 800f952:	bf00      	nop
 800f954:	fff80000 	.word	0xfff80000
 800f958:	e007ffff 	.word	0xe007ffff
 800f95c:	1ff80000 	.word	0x1ff80000

0800f960 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f960:	b480      	push	{r7}
 800f962:	b087      	sub	sp, #28
 800f964:	af00      	add	r7, sp, #0
 800f966:	60f8      	str	r0, [r7, #12]
 800f968:	60b9      	str	r1, [r7, #8]
 800f96a:	4613      	mov	r3, r2
 800f96c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800f972:	68bb      	ldr	r3, [r7, #8]
 800f974:	781b      	ldrb	r3, [r3, #0]
 800f976:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f978:	68bb      	ldr	r3, [r7, #8]
 800f97a:	785b      	ldrb	r3, [r3, #1]
 800f97c:	2b01      	cmp	r3, #1
 800f97e:	f040 80cd 	bne.w	800fb1c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f982:	68bb      	ldr	r3, [r7, #8]
 800f984:	695b      	ldr	r3, [r3, #20]
 800f986:	2b00      	cmp	r3, #0
 800f988:	d132      	bne.n	800f9f0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f98a:	693b      	ldr	r3, [r7, #16]
 800f98c:	015a      	lsls	r2, r3, #5
 800f98e:	697b      	ldr	r3, [r7, #20]
 800f990:	4413      	add	r3, r2
 800f992:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f996:	691a      	ldr	r2, [r3, #16]
 800f998:	693b      	ldr	r3, [r7, #16]
 800f99a:	0159      	lsls	r1, r3, #5
 800f99c:	697b      	ldr	r3, [r7, #20]
 800f99e:	440b      	add	r3, r1
 800f9a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9a4:	4619      	mov	r1, r3
 800f9a6:	4b98      	ldr	r3, [pc, #608]	; (800fc08 <USB_EP0StartXfer+0x2a8>)
 800f9a8:	4013      	ands	r3, r2
 800f9aa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f9ac:	693b      	ldr	r3, [r7, #16]
 800f9ae:	015a      	lsls	r2, r3, #5
 800f9b0:	697b      	ldr	r3, [r7, #20]
 800f9b2:	4413      	add	r3, r2
 800f9b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9b8:	691b      	ldr	r3, [r3, #16]
 800f9ba:	693a      	ldr	r2, [r7, #16]
 800f9bc:	0151      	lsls	r1, r2, #5
 800f9be:	697a      	ldr	r2, [r7, #20]
 800f9c0:	440a      	add	r2, r1
 800f9c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f9c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f9ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f9cc:	693b      	ldr	r3, [r7, #16]
 800f9ce:	015a      	lsls	r2, r3, #5
 800f9d0:	697b      	ldr	r3, [r7, #20]
 800f9d2:	4413      	add	r3, r2
 800f9d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9d8:	691a      	ldr	r2, [r3, #16]
 800f9da:	693b      	ldr	r3, [r7, #16]
 800f9dc:	0159      	lsls	r1, r3, #5
 800f9de:	697b      	ldr	r3, [r7, #20]
 800f9e0:	440b      	add	r3, r1
 800f9e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9e6:	4619      	mov	r1, r3
 800f9e8:	4b88      	ldr	r3, [pc, #544]	; (800fc0c <USB_EP0StartXfer+0x2ac>)
 800f9ea:	4013      	ands	r3, r2
 800f9ec:	610b      	str	r3, [r1, #16]
 800f9ee:	e04e      	b.n	800fa8e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f9f0:	693b      	ldr	r3, [r7, #16]
 800f9f2:	015a      	lsls	r2, r3, #5
 800f9f4:	697b      	ldr	r3, [r7, #20]
 800f9f6:	4413      	add	r3, r2
 800f9f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9fc:	691a      	ldr	r2, [r3, #16]
 800f9fe:	693b      	ldr	r3, [r7, #16]
 800fa00:	0159      	lsls	r1, r3, #5
 800fa02:	697b      	ldr	r3, [r7, #20]
 800fa04:	440b      	add	r3, r1
 800fa06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa0a:	4619      	mov	r1, r3
 800fa0c:	4b7f      	ldr	r3, [pc, #508]	; (800fc0c <USB_EP0StartXfer+0x2ac>)
 800fa0e:	4013      	ands	r3, r2
 800fa10:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fa12:	693b      	ldr	r3, [r7, #16]
 800fa14:	015a      	lsls	r2, r3, #5
 800fa16:	697b      	ldr	r3, [r7, #20]
 800fa18:	4413      	add	r3, r2
 800fa1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa1e:	691a      	ldr	r2, [r3, #16]
 800fa20:	693b      	ldr	r3, [r7, #16]
 800fa22:	0159      	lsls	r1, r3, #5
 800fa24:	697b      	ldr	r3, [r7, #20]
 800fa26:	440b      	add	r3, r1
 800fa28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa2c:	4619      	mov	r1, r3
 800fa2e:	4b76      	ldr	r3, [pc, #472]	; (800fc08 <USB_EP0StartXfer+0x2a8>)
 800fa30:	4013      	ands	r3, r2
 800fa32:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800fa34:	68bb      	ldr	r3, [r7, #8]
 800fa36:	695a      	ldr	r2, [r3, #20]
 800fa38:	68bb      	ldr	r3, [r7, #8]
 800fa3a:	689b      	ldr	r3, [r3, #8]
 800fa3c:	429a      	cmp	r2, r3
 800fa3e:	d903      	bls.n	800fa48 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800fa40:	68bb      	ldr	r3, [r7, #8]
 800fa42:	689a      	ldr	r2, [r3, #8]
 800fa44:	68bb      	ldr	r3, [r7, #8]
 800fa46:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800fa48:	693b      	ldr	r3, [r7, #16]
 800fa4a:	015a      	lsls	r2, r3, #5
 800fa4c:	697b      	ldr	r3, [r7, #20]
 800fa4e:	4413      	add	r3, r2
 800fa50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa54:	691b      	ldr	r3, [r3, #16]
 800fa56:	693a      	ldr	r2, [r7, #16]
 800fa58:	0151      	lsls	r1, r2, #5
 800fa5a:	697a      	ldr	r2, [r7, #20]
 800fa5c:	440a      	add	r2, r1
 800fa5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa62:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fa66:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800fa68:	693b      	ldr	r3, [r7, #16]
 800fa6a:	015a      	lsls	r2, r3, #5
 800fa6c:	697b      	ldr	r3, [r7, #20]
 800fa6e:	4413      	add	r3, r2
 800fa70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa74:	691a      	ldr	r2, [r3, #16]
 800fa76:	68bb      	ldr	r3, [r7, #8]
 800fa78:	695b      	ldr	r3, [r3, #20]
 800fa7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fa7e:	6939      	ldr	r1, [r7, #16]
 800fa80:	0148      	lsls	r0, r1, #5
 800fa82:	6979      	ldr	r1, [r7, #20]
 800fa84:	4401      	add	r1, r0
 800fa86:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fa8a:	4313      	orrs	r3, r2
 800fa8c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800fa8e:	79fb      	ldrb	r3, [r7, #7]
 800fa90:	2b01      	cmp	r3, #1
 800fa92:	d11e      	bne.n	800fad2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	691b      	ldr	r3, [r3, #16]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d009      	beq.n	800fab0 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800fa9c:	693b      	ldr	r3, [r7, #16]
 800fa9e:	015a      	lsls	r2, r3, #5
 800faa0:	697b      	ldr	r3, [r7, #20]
 800faa2:	4413      	add	r3, r2
 800faa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800faa8:	461a      	mov	r2, r3
 800faaa:	68bb      	ldr	r3, [r7, #8]
 800faac:	691b      	ldr	r3, [r3, #16]
 800faae:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fab0:	693b      	ldr	r3, [r7, #16]
 800fab2:	015a      	lsls	r2, r3, #5
 800fab4:	697b      	ldr	r3, [r7, #20]
 800fab6:	4413      	add	r3, r2
 800fab8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	693a      	ldr	r2, [r7, #16]
 800fac0:	0151      	lsls	r1, r2, #5
 800fac2:	697a      	ldr	r2, [r7, #20]
 800fac4:	440a      	add	r2, r1
 800fac6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800faca:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800face:	6013      	str	r3, [r2, #0]
 800fad0:	e092      	b.n	800fbf8 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fad2:	693b      	ldr	r3, [r7, #16]
 800fad4:	015a      	lsls	r2, r3, #5
 800fad6:	697b      	ldr	r3, [r7, #20]
 800fad8:	4413      	add	r3, r2
 800fada:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	693a      	ldr	r2, [r7, #16]
 800fae2:	0151      	lsls	r1, r2, #5
 800fae4:	697a      	ldr	r2, [r7, #20]
 800fae6:	440a      	add	r2, r1
 800fae8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800faec:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800faf0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	695b      	ldr	r3, [r3, #20]
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d07e      	beq.n	800fbf8 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800fafa:	697b      	ldr	r3, [r7, #20]
 800fafc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fb02:	68bb      	ldr	r3, [r7, #8]
 800fb04:	781b      	ldrb	r3, [r3, #0]
 800fb06:	f003 030f 	and.w	r3, r3, #15
 800fb0a:	2101      	movs	r1, #1
 800fb0c:	fa01 f303 	lsl.w	r3, r1, r3
 800fb10:	6979      	ldr	r1, [r7, #20]
 800fb12:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb16:	4313      	orrs	r3, r2
 800fb18:	634b      	str	r3, [r1, #52]	; 0x34
 800fb1a:	e06d      	b.n	800fbf8 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800fb1c:	693b      	ldr	r3, [r7, #16]
 800fb1e:	015a      	lsls	r2, r3, #5
 800fb20:	697b      	ldr	r3, [r7, #20]
 800fb22:	4413      	add	r3, r2
 800fb24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb28:	691a      	ldr	r2, [r3, #16]
 800fb2a:	693b      	ldr	r3, [r7, #16]
 800fb2c:	0159      	lsls	r1, r3, #5
 800fb2e:	697b      	ldr	r3, [r7, #20]
 800fb30:	440b      	add	r3, r1
 800fb32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb36:	4619      	mov	r1, r3
 800fb38:	4b34      	ldr	r3, [pc, #208]	; (800fc0c <USB_EP0StartXfer+0x2ac>)
 800fb3a:	4013      	ands	r3, r2
 800fb3c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800fb3e:	693b      	ldr	r3, [r7, #16]
 800fb40:	015a      	lsls	r2, r3, #5
 800fb42:	697b      	ldr	r3, [r7, #20]
 800fb44:	4413      	add	r3, r2
 800fb46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb4a:	691a      	ldr	r2, [r3, #16]
 800fb4c:	693b      	ldr	r3, [r7, #16]
 800fb4e:	0159      	lsls	r1, r3, #5
 800fb50:	697b      	ldr	r3, [r7, #20]
 800fb52:	440b      	add	r3, r1
 800fb54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb58:	4619      	mov	r1, r3
 800fb5a:	4b2b      	ldr	r3, [pc, #172]	; (800fc08 <USB_EP0StartXfer+0x2a8>)
 800fb5c:	4013      	ands	r3, r2
 800fb5e:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800fb60:	68bb      	ldr	r3, [r7, #8]
 800fb62:	695b      	ldr	r3, [r3, #20]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d003      	beq.n	800fb70 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800fb68:	68bb      	ldr	r3, [r7, #8]
 800fb6a:	689a      	ldr	r2, [r3, #8]
 800fb6c:	68bb      	ldr	r3, [r7, #8]
 800fb6e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fb70:	693b      	ldr	r3, [r7, #16]
 800fb72:	015a      	lsls	r2, r3, #5
 800fb74:	697b      	ldr	r3, [r7, #20]
 800fb76:	4413      	add	r3, r2
 800fb78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb7c:	691b      	ldr	r3, [r3, #16]
 800fb7e:	693a      	ldr	r2, [r7, #16]
 800fb80:	0151      	lsls	r1, r2, #5
 800fb82:	697a      	ldr	r2, [r7, #20]
 800fb84:	440a      	add	r2, r1
 800fb86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fb8a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fb8e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800fb90:	693b      	ldr	r3, [r7, #16]
 800fb92:	015a      	lsls	r2, r3, #5
 800fb94:	697b      	ldr	r3, [r7, #20]
 800fb96:	4413      	add	r3, r2
 800fb98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb9c:	691a      	ldr	r2, [r3, #16]
 800fb9e:	68bb      	ldr	r3, [r7, #8]
 800fba0:	689b      	ldr	r3, [r3, #8]
 800fba2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fba6:	6939      	ldr	r1, [r7, #16]
 800fba8:	0148      	lsls	r0, r1, #5
 800fbaa:	6979      	ldr	r1, [r7, #20]
 800fbac:	4401      	add	r1, r0
 800fbae:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800fbb2:	4313      	orrs	r3, r2
 800fbb4:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800fbb6:	79fb      	ldrb	r3, [r7, #7]
 800fbb8:	2b01      	cmp	r3, #1
 800fbba:	d10d      	bne.n	800fbd8 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800fbbc:	68bb      	ldr	r3, [r7, #8]
 800fbbe:	68db      	ldr	r3, [r3, #12]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d009      	beq.n	800fbd8 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800fbc4:	68bb      	ldr	r3, [r7, #8]
 800fbc6:	68d9      	ldr	r1, [r3, #12]
 800fbc8:	693b      	ldr	r3, [r7, #16]
 800fbca:	015a      	lsls	r2, r3, #5
 800fbcc:	697b      	ldr	r3, [r7, #20]
 800fbce:	4413      	add	r3, r2
 800fbd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fbd4:	460a      	mov	r2, r1
 800fbd6:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800fbd8:	693b      	ldr	r3, [r7, #16]
 800fbda:	015a      	lsls	r2, r3, #5
 800fbdc:	697b      	ldr	r3, [r7, #20]
 800fbde:	4413      	add	r3, r2
 800fbe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	693a      	ldr	r2, [r7, #16]
 800fbe8:	0151      	lsls	r1, r2, #5
 800fbea:	697a      	ldr	r2, [r7, #20]
 800fbec:	440a      	add	r2, r1
 800fbee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fbf2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800fbf6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fbf8:	2300      	movs	r3, #0
}
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	371c      	adds	r7, #28
 800fbfe:	46bd      	mov	sp, r7
 800fc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc04:	4770      	bx	lr
 800fc06:	bf00      	nop
 800fc08:	e007ffff 	.word	0xe007ffff
 800fc0c:	fff80000 	.word	0xfff80000

0800fc10 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800fc10:	b480      	push	{r7}
 800fc12:	b089      	sub	sp, #36	; 0x24
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	60f8      	str	r0, [r7, #12]
 800fc18:	60b9      	str	r1, [r7, #8]
 800fc1a:	4611      	mov	r1, r2
 800fc1c:	461a      	mov	r2, r3
 800fc1e:	460b      	mov	r3, r1
 800fc20:	71fb      	strb	r3, [r7, #7]
 800fc22:	4613      	mov	r3, r2
 800fc24:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800fc2a:	68bb      	ldr	r3, [r7, #8]
 800fc2c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800fc2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d123      	bne.n	800fc7e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800fc36:	88bb      	ldrh	r3, [r7, #4]
 800fc38:	3303      	adds	r3, #3
 800fc3a:	089b      	lsrs	r3, r3, #2
 800fc3c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800fc3e:	2300      	movs	r3, #0
 800fc40:	61bb      	str	r3, [r7, #24]
 800fc42:	e018      	b.n	800fc76 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800fc44:	79fb      	ldrb	r3, [r7, #7]
 800fc46:	031a      	lsls	r2, r3, #12
 800fc48:	697b      	ldr	r3, [r7, #20]
 800fc4a:	4413      	add	r3, r2
 800fc4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fc50:	461a      	mov	r2, r3
 800fc52:	69fb      	ldr	r3, [r7, #28]
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	6013      	str	r3, [r2, #0]
      pSrc++;
 800fc58:	69fb      	ldr	r3, [r7, #28]
 800fc5a:	3301      	adds	r3, #1
 800fc5c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800fc5e:	69fb      	ldr	r3, [r7, #28]
 800fc60:	3301      	adds	r3, #1
 800fc62:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800fc64:	69fb      	ldr	r3, [r7, #28]
 800fc66:	3301      	adds	r3, #1
 800fc68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800fc6a:	69fb      	ldr	r3, [r7, #28]
 800fc6c:	3301      	adds	r3, #1
 800fc6e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800fc70:	69bb      	ldr	r3, [r7, #24]
 800fc72:	3301      	adds	r3, #1
 800fc74:	61bb      	str	r3, [r7, #24]
 800fc76:	69ba      	ldr	r2, [r7, #24]
 800fc78:	693b      	ldr	r3, [r7, #16]
 800fc7a:	429a      	cmp	r2, r3
 800fc7c:	d3e2      	bcc.n	800fc44 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800fc7e:	2300      	movs	r3, #0
}
 800fc80:	4618      	mov	r0, r3
 800fc82:	3724      	adds	r7, #36	; 0x24
 800fc84:	46bd      	mov	sp, r7
 800fc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc8a:	4770      	bx	lr

0800fc8c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800fc8c:	b480      	push	{r7}
 800fc8e:	b08b      	sub	sp, #44	; 0x2c
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	60f8      	str	r0, [r7, #12]
 800fc94:	60b9      	str	r1, [r7, #8]
 800fc96:	4613      	mov	r3, r2
 800fc98:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800fc9e:	68bb      	ldr	r3, [r7, #8]
 800fca0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800fca2:	88fb      	ldrh	r3, [r7, #6]
 800fca4:	089b      	lsrs	r3, r3, #2
 800fca6:	b29b      	uxth	r3, r3
 800fca8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800fcaa:	88fb      	ldrh	r3, [r7, #6]
 800fcac:	f003 0303 	and.w	r3, r3, #3
 800fcb0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	623b      	str	r3, [r7, #32]
 800fcb6:	e014      	b.n	800fce2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800fcb8:	69bb      	ldr	r3, [r7, #24]
 800fcba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fcbe:	681a      	ldr	r2, [r3, #0]
 800fcc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcc2:	601a      	str	r2, [r3, #0]
    pDest++;
 800fcc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcc6:	3301      	adds	r3, #1
 800fcc8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800fcca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fccc:	3301      	adds	r3, #1
 800fcce:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800fcd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcd2:	3301      	adds	r3, #1
 800fcd4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800fcd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcd8:	3301      	adds	r3, #1
 800fcda:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800fcdc:	6a3b      	ldr	r3, [r7, #32]
 800fcde:	3301      	adds	r3, #1
 800fce0:	623b      	str	r3, [r7, #32]
 800fce2:	6a3a      	ldr	r2, [r7, #32]
 800fce4:	697b      	ldr	r3, [r7, #20]
 800fce6:	429a      	cmp	r2, r3
 800fce8:	d3e6      	bcc.n	800fcb8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800fcea:	8bfb      	ldrh	r3, [r7, #30]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d01e      	beq.n	800fd2e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800fcf0:	2300      	movs	r3, #0
 800fcf2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800fcf4:	69bb      	ldr	r3, [r7, #24]
 800fcf6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fcfa:	461a      	mov	r2, r3
 800fcfc:	f107 0310 	add.w	r3, r7, #16
 800fd00:	6812      	ldr	r2, [r2, #0]
 800fd02:	601a      	str	r2, [r3, #0]
	
    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800fd04:	693a      	ldr	r2, [r7, #16]
 800fd06:	6a3b      	ldr	r3, [r7, #32]
 800fd08:	b2db      	uxtb	r3, r3
 800fd0a:	00db      	lsls	r3, r3, #3
 800fd0c:	fa22 f303 	lsr.w	r3, r2, r3
 800fd10:	b2da      	uxtb	r2, r3
 800fd12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd14:	701a      	strb	r2, [r3, #0]
      i++;
 800fd16:	6a3b      	ldr	r3, [r7, #32]
 800fd18:	3301      	adds	r3, #1
 800fd1a:	623b      	str	r3, [r7, #32]
      pDest++;
 800fd1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd1e:	3301      	adds	r3, #1
 800fd20:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800fd22:	8bfb      	ldrh	r3, [r7, #30]
 800fd24:	3b01      	subs	r3, #1
 800fd26:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800fd28:	8bfb      	ldrh	r3, [r7, #30]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d1ea      	bne.n	800fd04 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800fd2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fd30:	4618      	mov	r0, r3
 800fd32:	372c      	adds	r7, #44	; 0x2c
 800fd34:	46bd      	mov	sp, r7
 800fd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3a:	4770      	bx	lr

0800fd3c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fd3c:	b480      	push	{r7}
 800fd3e:	b085      	sub	sp, #20
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	6078      	str	r0, [r7, #4]
 800fd44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fd4a:	683b      	ldr	r3, [r7, #0]
 800fd4c:	781b      	ldrb	r3, [r3, #0]
 800fd4e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fd50:	683b      	ldr	r3, [r7, #0]
 800fd52:	785b      	ldrb	r3, [r3, #1]
 800fd54:	2b01      	cmp	r3, #1
 800fd56:	d12c      	bne.n	800fdb2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	015a      	lsls	r2, r3, #5
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	4413      	add	r3, r2
 800fd60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	db12      	blt.n	800fd90 <USB_EPSetStall+0x54>
 800fd6a:	68bb      	ldr	r3, [r7, #8]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d00f      	beq.n	800fd90 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800fd70:	68bb      	ldr	r3, [r7, #8]
 800fd72:	015a      	lsls	r2, r3, #5
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	4413      	add	r3, r2
 800fd78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	68ba      	ldr	r2, [r7, #8]
 800fd80:	0151      	lsls	r1, r2, #5
 800fd82:	68fa      	ldr	r2, [r7, #12]
 800fd84:	440a      	add	r2, r1
 800fd86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd8a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800fd8e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800fd90:	68bb      	ldr	r3, [r7, #8]
 800fd92:	015a      	lsls	r2, r3, #5
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	4413      	add	r3, r2
 800fd98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	68ba      	ldr	r2, [r7, #8]
 800fda0:	0151      	lsls	r1, r2, #5
 800fda2:	68fa      	ldr	r2, [r7, #12]
 800fda4:	440a      	add	r2, r1
 800fda6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fdaa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fdae:	6013      	str	r3, [r2, #0]
 800fdb0:	e02b      	b.n	800fe0a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800fdb2:	68bb      	ldr	r3, [r7, #8]
 800fdb4:	015a      	lsls	r2, r3, #5
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	4413      	add	r3, r2
 800fdba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	db12      	blt.n	800fdea <USB_EPSetStall+0xae>
 800fdc4:	68bb      	ldr	r3, [r7, #8]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d00f      	beq.n	800fdea <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800fdca:	68bb      	ldr	r3, [r7, #8]
 800fdcc:	015a      	lsls	r2, r3, #5
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	4413      	add	r3, r2
 800fdd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	68ba      	ldr	r2, [r7, #8]
 800fdda:	0151      	lsls	r1, r2, #5
 800fddc:	68fa      	ldr	r2, [r7, #12]
 800fdde:	440a      	add	r2, r1
 800fde0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fde4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800fde8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800fdea:	68bb      	ldr	r3, [r7, #8]
 800fdec:	015a      	lsls	r2, r3, #5
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	4413      	add	r3, r2
 800fdf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	68ba      	ldr	r2, [r7, #8]
 800fdfa:	0151      	lsls	r1, r2, #5
 800fdfc:	68fa      	ldr	r2, [r7, #12]
 800fdfe:	440a      	add	r2, r1
 800fe00:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fe04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fe08:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fe0a:	2300      	movs	r3, #0
}
 800fe0c:	4618      	mov	r0, r3
 800fe0e:	3714      	adds	r7, #20
 800fe10:	46bd      	mov	sp, r7
 800fe12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe16:	4770      	bx	lr

0800fe18 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fe18:	b480      	push	{r7}
 800fe1a:	b085      	sub	sp, #20
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
 800fe20:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fe26:	683b      	ldr	r3, [r7, #0]
 800fe28:	781b      	ldrb	r3, [r3, #0]
 800fe2a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fe2c:	683b      	ldr	r3, [r7, #0]
 800fe2e:	785b      	ldrb	r3, [r3, #1]
 800fe30:	2b01      	cmp	r3, #1
 800fe32:	d128      	bne.n	800fe86 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800fe34:	68bb      	ldr	r3, [r7, #8]
 800fe36:	015a      	lsls	r2, r3, #5
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	4413      	add	r3, r2
 800fe3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	68ba      	ldr	r2, [r7, #8]
 800fe44:	0151      	lsls	r1, r2, #5
 800fe46:	68fa      	ldr	r2, [r7, #12]
 800fe48:	440a      	add	r2, r1
 800fe4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe4e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fe52:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fe54:	683b      	ldr	r3, [r7, #0]
 800fe56:	78db      	ldrb	r3, [r3, #3]
 800fe58:	2b03      	cmp	r3, #3
 800fe5a:	d003      	beq.n	800fe64 <USB_EPClearStall+0x4c>
 800fe5c:	683b      	ldr	r3, [r7, #0]
 800fe5e:	78db      	ldrb	r3, [r3, #3]
 800fe60:	2b02      	cmp	r3, #2
 800fe62:	d138      	bne.n	800fed6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800fe64:	68bb      	ldr	r3, [r7, #8]
 800fe66:	015a      	lsls	r2, r3, #5
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	4413      	add	r3, r2
 800fe6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	68ba      	ldr	r2, [r7, #8]
 800fe74:	0151      	lsls	r1, r2, #5
 800fe76:	68fa      	ldr	r2, [r7, #12]
 800fe78:	440a      	add	r2, r1
 800fe7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fe82:	6013      	str	r3, [r2, #0]
 800fe84:	e027      	b.n	800fed6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800fe86:	68bb      	ldr	r3, [r7, #8]
 800fe88:	015a      	lsls	r2, r3, #5
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	4413      	add	r3, r2
 800fe8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	68ba      	ldr	r2, [r7, #8]
 800fe96:	0151      	lsls	r1, r2, #5
 800fe98:	68fa      	ldr	r2, [r7, #12]
 800fe9a:	440a      	add	r2, r1
 800fe9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fea0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fea4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fea6:	683b      	ldr	r3, [r7, #0]
 800fea8:	78db      	ldrb	r3, [r3, #3]
 800feaa:	2b03      	cmp	r3, #3
 800feac:	d003      	beq.n	800feb6 <USB_EPClearStall+0x9e>
 800feae:	683b      	ldr	r3, [r7, #0]
 800feb0:	78db      	ldrb	r3, [r3, #3]
 800feb2:	2b02      	cmp	r3, #2
 800feb4:	d10f      	bne.n	800fed6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800feb6:	68bb      	ldr	r3, [r7, #8]
 800feb8:	015a      	lsls	r2, r3, #5
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	4413      	add	r3, r2
 800febe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	68ba      	ldr	r2, [r7, #8]
 800fec6:	0151      	lsls	r1, r2, #5
 800fec8:	68fa      	ldr	r2, [r7, #12]
 800feca:	440a      	add	r2, r1
 800fecc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fed4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800fed6:	2300      	movs	r3, #0
}
 800fed8:	4618      	mov	r0, r3
 800feda:	3714      	adds	r7, #20
 800fedc:	46bd      	mov	sp, r7
 800fede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee2:	4770      	bx	lr

0800fee4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800fee4:	b480      	push	{r7}
 800fee6:	b085      	sub	sp, #20
 800fee8:	af00      	add	r7, sp, #0
 800feea:	6078      	str	r0, [r7, #4]
 800feec:	460b      	mov	r3, r1
 800feee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	68fa      	ldr	r2, [r7, #12]
 800fefe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ff02:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800ff06:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff0e:	681a      	ldr	r2, [r3, #0]
 800ff10:	78fb      	ldrb	r3, [r7, #3]
 800ff12:	011b      	lsls	r3, r3, #4
 800ff14:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800ff18:	68f9      	ldr	r1, [r7, #12]
 800ff1a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff1e:	4313      	orrs	r3, r2
 800ff20:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ff22:	2300      	movs	r3, #0
}
 800ff24:	4618      	mov	r0, r3
 800ff26:	3714      	adds	r7, #20
 800ff28:	46bd      	mov	sp, r7
 800ff2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff2e:	4770      	bx	lr

0800ff30 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ff30:	b480      	push	{r7}
 800ff32:	b085      	sub	sp, #20
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	68fa      	ldr	r2, [r7, #12]
 800ff46:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ff4a:	f023 0303 	bic.w	r3, r3, #3
 800ff4e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff56:	685b      	ldr	r3, [r3, #4]
 800ff58:	68fa      	ldr	r2, [r7, #12]
 800ff5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ff5e:	f023 0302 	bic.w	r3, r3, #2
 800ff62:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ff64:	2300      	movs	r3, #0
}
 800ff66:	4618      	mov	r0, r3
 800ff68:	3714      	adds	r7, #20
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff70:	4770      	bx	lr

0800ff72 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ff72:	b480      	push	{r7}
 800ff74:	b085      	sub	sp, #20
 800ff76:	af00      	add	r7, sp, #0
 800ff78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	68fa      	ldr	r2, [r7, #12]
 800ff88:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ff8c:	f023 0303 	bic.w	r3, r3, #3
 800ff90:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff98:	685b      	ldr	r3, [r3, #4]
 800ff9a:	68fa      	ldr	r2, [r7, #12]
 800ff9c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ffa0:	f043 0302 	orr.w	r3, r3, #2
 800ffa4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ffa6:	2300      	movs	r3, #0
}
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	3714      	adds	r7, #20
 800ffac:	46bd      	mov	sp, r7
 800ffae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb2:	4770      	bx	lr

0800ffb4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800ffb4:	b480      	push	{r7}
 800ffb6:	b085      	sub	sp, #20
 800ffb8:	af00      	add	r7, sp, #0
 800ffba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	695b      	ldr	r3, [r3, #20]
 800ffc0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	699b      	ldr	r3, [r3, #24]
 800ffc6:	68fa      	ldr	r2, [r7, #12]
 800ffc8:	4013      	ands	r3, r2
 800ffca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ffcc:	68fb      	ldr	r3, [r7, #12]
}
 800ffce:	4618      	mov	r0, r3
 800ffd0:	3714      	adds	r7, #20
 800ffd2:	46bd      	mov	sp, r7
 800ffd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd8:	4770      	bx	lr

0800ffda <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ffda:	b480      	push	{r7}
 800ffdc:	b085      	sub	sp, #20
 800ffde:	af00      	add	r7, sp, #0
 800ffe0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ffe6:	68fb      	ldr	r3, [r7, #12]
 800ffe8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ffec:	699b      	ldr	r3, [r3, #24]
 800ffee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fff6:	69db      	ldr	r3, [r3, #28]
 800fff8:	68ba      	ldr	r2, [r7, #8]
 800fffa:	4013      	ands	r3, r2
 800fffc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800fffe:	68bb      	ldr	r3, [r7, #8]
 8010000:	0c1b      	lsrs	r3, r3, #16
}
 8010002:	4618      	mov	r0, r3
 8010004:	3714      	adds	r7, #20
 8010006:	46bd      	mov	sp, r7
 8010008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801000c:	4770      	bx	lr

0801000e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 801000e:	b480      	push	{r7}
 8010010:	b085      	sub	sp, #20
 8010012:	af00      	add	r7, sp, #0
 8010014:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010020:	699b      	ldr	r3, [r3, #24]
 8010022:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801002a:	69db      	ldr	r3, [r3, #28]
 801002c:	68ba      	ldr	r2, [r7, #8]
 801002e:	4013      	ands	r3, r2
 8010030:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8010032:	68bb      	ldr	r3, [r7, #8]
 8010034:	b29b      	uxth	r3, r3
}
 8010036:	4618      	mov	r0, r3
 8010038:	3714      	adds	r7, #20
 801003a:	46bd      	mov	sp, r7
 801003c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010040:	4770      	bx	lr

08010042 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010042:	b480      	push	{r7}
 8010044:	b085      	sub	sp, #20
 8010046:	af00      	add	r7, sp, #0
 8010048:	6078      	str	r0, [r7, #4]
 801004a:	460b      	mov	r3, r1
 801004c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8010052:	78fb      	ldrb	r3, [r7, #3]
 8010054:	015a      	lsls	r2, r3, #5
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	4413      	add	r3, r2
 801005a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801005e:	689b      	ldr	r3, [r3, #8]
 8010060:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010068:	695b      	ldr	r3, [r3, #20]
 801006a:	68ba      	ldr	r2, [r7, #8]
 801006c:	4013      	ands	r3, r2
 801006e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010070:	68bb      	ldr	r3, [r7, #8]
}
 8010072:	4618      	mov	r0, r3
 8010074:	3714      	adds	r7, #20
 8010076:	46bd      	mov	sp, r7
 8010078:	f85d 7b04 	ldr.w	r7, [sp], #4
 801007c:	4770      	bx	lr

0801007e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801007e:	b480      	push	{r7}
 8010080:	b087      	sub	sp, #28
 8010082:	af00      	add	r7, sp, #0
 8010084:	6078      	str	r0, [r7, #4]
 8010086:	460b      	mov	r3, r1
 8010088:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 801008e:	697b      	ldr	r3, [r7, #20]
 8010090:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010094:	691b      	ldr	r3, [r3, #16]
 8010096:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010098:	697b      	ldr	r3, [r7, #20]
 801009a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801009e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80100a0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80100a2:	78fb      	ldrb	r3, [r7, #3]
 80100a4:	f003 030f 	and.w	r3, r3, #15
 80100a8:	68fa      	ldr	r2, [r7, #12]
 80100aa:	fa22 f303 	lsr.w	r3, r2, r3
 80100ae:	01db      	lsls	r3, r3, #7
 80100b0:	b2db      	uxtb	r3, r3
 80100b2:	693a      	ldr	r2, [r7, #16]
 80100b4:	4313      	orrs	r3, r2
 80100b6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80100b8:	78fb      	ldrb	r3, [r7, #3]
 80100ba:	015a      	lsls	r2, r3, #5
 80100bc:	697b      	ldr	r3, [r7, #20]
 80100be:	4413      	add	r3, r2
 80100c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100c4:	689b      	ldr	r3, [r3, #8]
 80100c6:	693a      	ldr	r2, [r7, #16]
 80100c8:	4013      	ands	r3, r2
 80100ca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80100cc:	68bb      	ldr	r3, [r7, #8]
}
 80100ce:	4618      	mov	r0, r3
 80100d0:	371c      	adds	r7, #28
 80100d2:	46bd      	mov	sp, r7
 80100d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100d8:	4770      	bx	lr

080100da <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80100da:	b480      	push	{r7}
 80100dc:	b083      	sub	sp, #12
 80100de:	af00      	add	r7, sp, #0
 80100e0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	695b      	ldr	r3, [r3, #20]
 80100e6:	f003 0301 	and.w	r3, r3, #1
}
 80100ea:	4618      	mov	r0, r3
 80100ec:	370c      	adds	r7, #12
 80100ee:	46bd      	mov	sp, r7
 80100f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f4:	4770      	bx	lr
	...

080100f8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80100f8:	b480      	push	{r7}
 80100fa:	b085      	sub	sp, #20
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801010a:	681a      	ldr	r2, [r3, #0]
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010112:	4619      	mov	r1, r3
 8010114:	4b09      	ldr	r3, [pc, #36]	; (801013c <USB_ActivateSetup+0x44>)
 8010116:	4013      	ands	r3, r2
 8010118:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010120:	685b      	ldr	r3, [r3, #4]
 8010122:	68fa      	ldr	r2, [r7, #12]
 8010124:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801012c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801012e:	2300      	movs	r3, #0
}
 8010130:	4618      	mov	r0, r3
 8010132:	3714      	adds	r7, #20
 8010134:	46bd      	mov	sp, r7
 8010136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801013a:	4770      	bx	lr
 801013c:	fffff800 	.word	0xfffff800

08010140 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8010140:	b480      	push	{r7}
 8010142:	b087      	sub	sp, #28
 8010144:	af00      	add	r7, sp, #0
 8010146:	60f8      	str	r0, [r7, #12]
 8010148:	460b      	mov	r3, r1
 801014a:	607a      	str	r2, [r7, #4]
 801014c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	333c      	adds	r3, #60	; 0x3c
 8010156:	3304      	adds	r3, #4
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 801015c:	693b      	ldr	r3, [r7, #16]
 801015e:	4a26      	ldr	r2, [pc, #152]	; (80101f8 <USB_EP0_OutStart+0xb8>)
 8010160:	4293      	cmp	r3, r2
 8010162:	d90a      	bls.n	801017a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010164:	697b      	ldr	r3, [r7, #20]
 8010166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010170:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010174:	d101      	bne.n	801017a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8010176:	2300      	movs	r3, #0
 8010178:	e037      	b.n	80101ea <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801017a:	697b      	ldr	r3, [r7, #20]
 801017c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010180:	461a      	mov	r2, r3
 8010182:	2300      	movs	r3, #0
 8010184:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010186:	697b      	ldr	r3, [r7, #20]
 8010188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801018c:	691b      	ldr	r3, [r3, #16]
 801018e:	697a      	ldr	r2, [r7, #20]
 8010190:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010194:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010198:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801019a:	697b      	ldr	r3, [r7, #20]
 801019c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101a0:	691b      	ldr	r3, [r3, #16]
 80101a2:	697a      	ldr	r2, [r7, #20]
 80101a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80101a8:	f043 0318 	orr.w	r3, r3, #24
 80101ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80101ae:	697b      	ldr	r3, [r7, #20]
 80101b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101b4:	691b      	ldr	r3, [r3, #16]
 80101b6:	697a      	ldr	r2, [r7, #20]
 80101b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80101bc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80101c0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80101c2:	7afb      	ldrb	r3, [r7, #11]
 80101c4:	2b01      	cmp	r3, #1
 80101c6:	d10f      	bne.n	80101e8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80101c8:	697b      	ldr	r3, [r7, #20]
 80101ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101ce:	461a      	mov	r2, r3
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80101d4:	697b      	ldr	r3, [r7, #20]
 80101d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	697a      	ldr	r2, [r7, #20]
 80101de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80101e2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80101e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80101e8:	2300      	movs	r3, #0
}
 80101ea:	4618      	mov	r0, r3
 80101ec:	371c      	adds	r7, #28
 80101ee:	46bd      	mov	sp, r7
 80101f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f4:	4770      	bx	lr
 80101f6:	bf00      	nop
 80101f8:	4f54300a 	.word	0x4f54300a

080101fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80101fc:	b480      	push	{r7}
 80101fe:	b085      	sub	sp, #20
 8010200:	af00      	add	r7, sp, #0
 8010202:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8010204:	2300      	movs	r3, #0
 8010206:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	3301      	adds	r3, #1
 801020c:	60fb      	str	r3, [r7, #12]
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	4a13      	ldr	r2, [pc, #76]	; (8010260 <USB_CoreReset+0x64>)
 8010212:	4293      	cmp	r3, r2
 8010214:	d901      	bls.n	801021a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010216:	2303      	movs	r3, #3
 8010218:	e01b      	b.n	8010252 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	691b      	ldr	r3, [r3, #16]
 801021e:	2b00      	cmp	r3, #0
 8010220:	daf2      	bge.n	8010208 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010222:	2300      	movs	r3, #0
 8010224:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	691b      	ldr	r3, [r3, #16]
 801022a:	f043 0201 	orr.w	r2, r3, #1
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	3301      	adds	r3, #1
 8010236:	60fb      	str	r3, [r7, #12]
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	4a09      	ldr	r2, [pc, #36]	; (8010260 <USB_CoreReset+0x64>)
 801023c:	4293      	cmp	r3, r2
 801023e:	d901      	bls.n	8010244 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8010240:	2303      	movs	r3, #3
 8010242:	e006      	b.n	8010252 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	691b      	ldr	r3, [r3, #16]
 8010248:	f003 0301 	and.w	r3, r3, #1
 801024c:	2b01      	cmp	r3, #1
 801024e:	d0f0      	beq.n	8010232 <USB_CoreReset+0x36>

  return HAL_OK;
 8010250:	2300      	movs	r3, #0
}
 8010252:	4618      	mov	r0, r3
 8010254:	3714      	adds	r7, #20
 8010256:	46bd      	mov	sp, r7
 8010258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801025c:	4770      	bx	lr
 801025e:	bf00      	nop
 8010260:	00030d40 	.word	0x00030d40

08010264 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010264:	b580      	push	{r7, lr}
 8010266:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010268:	4904      	ldr	r1, [pc, #16]	; (801027c <MX_FATFS_Init+0x18>)
 801026a:	4805      	ldr	r0, [pc, #20]	; (8010280 <MX_FATFS_Init+0x1c>)
 801026c:	f001 ff08 	bl	8012080 <FATFS_LinkDriver>
 8010270:	4603      	mov	r3, r0
 8010272:	461a      	mov	r2, r3
 8010274:	4b03      	ldr	r3, [pc, #12]	; (8010284 <MX_FATFS_Init+0x20>)
 8010276:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010278:	bf00      	nop
 801027a:	bd80      	pop	{r7, pc}
 801027c:	24000720 	.word	0x24000720
 8010280:	080158a8 	.word	0x080158a8
 8010284:	2400071c 	.word	0x2400071c

08010288 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010288:	b580      	push	{r7, lr}
 801028a:	b082      	sub	sp, #8
 801028c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 801028e:	2300      	movs	r3, #0
 8010290:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010292:	f000 f885 	bl	80103a0 <BSP_SD_IsDetected>
 8010296:	4603      	mov	r3, r0
 8010298:	2b01      	cmp	r3, #1
 801029a:	d001      	beq.n	80102a0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 801029c:	2302      	movs	r3, #2
 801029e:	e012      	b.n	80102c6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80102a0:	480b      	ldr	r0, [pc, #44]	; (80102d0 <BSP_SD_Init+0x48>)
 80102a2:	f7f9 fdb5 	bl	8009e10 <HAL_SD_Init>
 80102a6:	4603      	mov	r3, r0
 80102a8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80102aa:	79fb      	ldrb	r3, [r7, #7]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d109      	bne.n	80102c4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80102b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80102b4:	4806      	ldr	r0, [pc, #24]	; (80102d0 <BSP_SD_Init+0x48>)
 80102b6:	f7fa fc59 	bl	800ab6c <HAL_SD_ConfigWideBusOperation>
 80102ba:	4603      	mov	r3, r0
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d001      	beq.n	80102c4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80102c0:	2301      	movs	r3, #1
 80102c2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80102c4:	79fb      	ldrb	r3, [r7, #7]
}
 80102c6:	4618      	mov	r0, r3
 80102c8:	3708      	adds	r7, #8
 80102ca:	46bd      	mov	sp, r7
 80102cc:	bd80      	pop	{r7, pc}
 80102ce:	bf00      	nop
 80102d0:	24000440 	.word	0x24000440

080102d4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b086      	sub	sp, #24
 80102d8:	af00      	add	r7, sp, #0
 80102da:	60f8      	str	r0, [r7, #12]
 80102dc:	60b9      	str	r1, [r7, #8]
 80102de:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80102e0:	2300      	movs	r3, #0
 80102e2:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	68ba      	ldr	r2, [r7, #8]
 80102e8:	68f9      	ldr	r1, [r7, #12]
 80102ea:	4806      	ldr	r0, [pc, #24]	; (8010304 <BSP_SD_ReadBlocks_DMA+0x30>)
 80102ec:	f7f9 fea8 	bl	800a040 <HAL_SD_ReadBlocks_DMA>
 80102f0:	4603      	mov	r3, r0
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d001      	beq.n	80102fa <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80102f6:	2301      	movs	r3, #1
 80102f8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80102fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80102fc:	4618      	mov	r0, r3
 80102fe:	3718      	adds	r7, #24
 8010300:	46bd      	mov	sp, r7
 8010302:	bd80      	pop	{r7, pc}
 8010304:	24000440 	.word	0x24000440

08010308 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010308:	b580      	push	{r7, lr}
 801030a:	b086      	sub	sp, #24
 801030c:	af00      	add	r7, sp, #0
 801030e:	60f8      	str	r0, [r7, #12]
 8010310:	60b9      	str	r1, [r7, #8]
 8010312:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010314:	2300      	movs	r3, #0
 8010316:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	68ba      	ldr	r2, [r7, #8]
 801031c:	68f9      	ldr	r1, [r7, #12]
 801031e:	4806      	ldr	r0, [pc, #24]	; (8010338 <BSP_SD_WriteBlocks_DMA+0x30>)
 8010320:	f7f9 ff36 	bl	800a190 <HAL_SD_WriteBlocks_DMA>
 8010324:	4603      	mov	r3, r0
 8010326:	2b00      	cmp	r3, #0
 8010328:	d001      	beq.n	801032e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801032a:	2301      	movs	r3, #1
 801032c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801032e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010330:	4618      	mov	r0, r3
 8010332:	3718      	adds	r7, #24
 8010334:	46bd      	mov	sp, r7
 8010336:	bd80      	pop	{r7, pc}
 8010338:	24000440 	.word	0x24000440

0801033c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 801033c:	b580      	push	{r7, lr}
 801033e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010340:	4805      	ldr	r0, [pc, #20]	; (8010358 <BSP_SD_GetCardState+0x1c>)
 8010342:	f7fa fd23 	bl	800ad8c <HAL_SD_GetCardState>
 8010346:	4603      	mov	r3, r0
 8010348:	2b04      	cmp	r3, #4
 801034a:	bf14      	ite	ne
 801034c:	2301      	movne	r3, #1
 801034e:	2300      	moveq	r3, #0
 8010350:	b2db      	uxtb	r3, r3
}
 8010352:	4618      	mov	r0, r3
 8010354:	bd80      	pop	{r7, pc}
 8010356:	bf00      	nop
 8010358:	24000440 	.word	0x24000440

0801035c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 801035c:	b580      	push	{r7, lr}
 801035e:	b082      	sub	sp, #8
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8010364:	6879      	ldr	r1, [r7, #4]
 8010366:	4803      	ldr	r0, [pc, #12]	; (8010374 <BSP_SD_GetCardInfo+0x18>)
 8010368:	f7fa fbd4 	bl	800ab14 <HAL_SD_GetCardInfo>
}
 801036c:	bf00      	nop
 801036e:	3708      	adds	r7, #8
 8010370:	46bd      	mov	sp, r7
 8010372:	bd80      	pop	{r7, pc}
 8010374:	24000440 	.word	0x24000440

08010378 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010378:	b580      	push	{r7, lr}
 801037a:	b082      	sub	sp, #8
 801037c:	af00      	add	r7, sp, #0
 801037e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010380:	f000 f984 	bl	801068c <BSP_SD_WriteCpltCallback>
}
 8010384:	bf00      	nop
 8010386:	3708      	adds	r7, #8
 8010388:	46bd      	mov	sp, r7
 801038a:	bd80      	pop	{r7, pc}

0801038c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 801038c:	b580      	push	{r7, lr}
 801038e:	b082      	sub	sp, #8
 8010390:	af00      	add	r7, sp, #0
 8010392:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010394:	f000 f986 	bl	80106a4 <BSP_SD_ReadCpltCallback>
}
 8010398:	bf00      	nop
 801039a:	3708      	adds	r7, #8
 801039c:	46bd      	mov	sp, r7
 801039e:	bd80      	pop	{r7, pc}

080103a0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80103a0:	b480      	push	{r7}
 80103a2:	b083      	sub	sp, #12
 80103a4:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80103a6:	2301      	movs	r3, #1
 80103a8:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 80103aa:	79fb      	ldrb	r3, [r7, #7]
 80103ac:	b2db      	uxtb	r3, r3
}
 80103ae:	4618      	mov	r0, r3
 80103b0:	370c      	adds	r7, #12
 80103b2:	46bd      	mov	sp, r7
 80103b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103b8:	4770      	bx	lr

080103ba <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 80103ba:	b580      	push	{r7, lr}
 80103bc:	b084      	sub	sp, #16
 80103be:	af00      	add	r7, sp, #0
 80103c0:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 80103c2:	f7f1 fbdd 	bl	8001b80 <HAL_GetTick>
 80103c6:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 80103c8:	e006      	b.n	80103d8 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80103ca:	f7ff ffb7 	bl	801033c <BSP_SD_GetCardState>
 80103ce:	4603      	mov	r3, r0
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d101      	bne.n	80103d8 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80103d4:	2300      	movs	r3, #0
 80103d6:	e009      	b.n	80103ec <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 80103d8:	f7f1 fbd2 	bl	8001b80 <HAL_GetTick>
 80103dc:	4602      	mov	r2, r0
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	1ad3      	subs	r3, r2, r3
 80103e2:	687a      	ldr	r2, [r7, #4]
 80103e4:	429a      	cmp	r2, r3
 80103e6:	d8f0      	bhi.n	80103ca <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80103e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80103ec:	4618      	mov	r0, r3
 80103ee:	3710      	adds	r7, #16
 80103f0:	46bd      	mov	sp, r7
 80103f2:	bd80      	pop	{r7, pc}

080103f4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b082      	sub	sp, #8
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	4603      	mov	r3, r0
 80103fc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80103fe:	4b0b      	ldr	r3, [pc, #44]	; (801042c <SD_CheckStatus+0x38>)
 8010400:	2201      	movs	r2, #1
 8010402:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8010404:	f7ff ff9a 	bl	801033c <BSP_SD_GetCardState>
 8010408:	4603      	mov	r3, r0
 801040a:	2b00      	cmp	r3, #0
 801040c:	d107      	bne.n	801041e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 801040e:	4b07      	ldr	r3, [pc, #28]	; (801042c <SD_CheckStatus+0x38>)
 8010410:	781b      	ldrb	r3, [r3, #0]
 8010412:	b2db      	uxtb	r3, r3
 8010414:	f023 0301 	bic.w	r3, r3, #1
 8010418:	b2da      	uxtb	r2, r3
 801041a:	4b04      	ldr	r3, [pc, #16]	; (801042c <SD_CheckStatus+0x38>)
 801041c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 801041e:	4b03      	ldr	r3, [pc, #12]	; (801042c <SD_CheckStatus+0x38>)
 8010420:	781b      	ldrb	r3, [r3, #0]
 8010422:	b2db      	uxtb	r3, r3
}
 8010424:	4618      	mov	r0, r3
 8010426:	3708      	adds	r7, #8
 8010428:	46bd      	mov	sp, r7
 801042a:	bd80      	pop	{r7, pc}
 801042c:	24000011 	.word	0x24000011

08010430 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b082      	sub	sp, #8
 8010434:	af00      	add	r7, sp, #0
 8010436:	4603      	mov	r3, r0
 8010438:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 801043a:	f7ff ff25 	bl	8010288 <BSP_SD_Init>
 801043e:	4603      	mov	r3, r0
 8010440:	2b00      	cmp	r3, #0
 8010442:	d107      	bne.n	8010454 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8010444:	79fb      	ldrb	r3, [r7, #7]
 8010446:	4618      	mov	r0, r3
 8010448:	f7ff ffd4 	bl	80103f4 <SD_CheckStatus>
 801044c:	4603      	mov	r3, r0
 801044e:	461a      	mov	r2, r3
 8010450:	4b04      	ldr	r3, [pc, #16]	; (8010464 <SD_initialize+0x34>)
 8010452:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8010454:	4b03      	ldr	r3, [pc, #12]	; (8010464 <SD_initialize+0x34>)
 8010456:	781b      	ldrb	r3, [r3, #0]
 8010458:	b2db      	uxtb	r3, r3
}
 801045a:	4618      	mov	r0, r3
 801045c:	3708      	adds	r7, #8
 801045e:	46bd      	mov	sp, r7
 8010460:	bd80      	pop	{r7, pc}
 8010462:	bf00      	nop
 8010464:	24000011 	.word	0x24000011

08010468 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010468:	b580      	push	{r7, lr}
 801046a:	b082      	sub	sp, #8
 801046c:	af00      	add	r7, sp, #0
 801046e:	4603      	mov	r3, r0
 8010470:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8010472:	79fb      	ldrb	r3, [r7, #7]
 8010474:	4618      	mov	r0, r3
 8010476:	f7ff ffbd 	bl	80103f4 <SD_CheckStatus>
 801047a:	4603      	mov	r3, r0
}
 801047c:	4618      	mov	r0, r3
 801047e:	3708      	adds	r7, #8
 8010480:	46bd      	mov	sp, r7
 8010482:	bd80      	pop	{r7, pc}

08010484 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010484:	b580      	push	{r7, lr}
 8010486:	b086      	sub	sp, #24
 8010488:	af00      	add	r7, sp, #0
 801048a:	60b9      	str	r1, [r7, #8]
 801048c:	607a      	str	r2, [r7, #4]
 801048e:	603b      	str	r3, [r7, #0]
 8010490:	4603      	mov	r3, r0
 8010492:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010494:	2301      	movs	r3, #1
 8010496:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010498:	f247 5030 	movw	r0, #30000	; 0x7530
 801049c:	f7ff ff8d 	bl	80103ba <SD_CheckStatusWithTimeout>
 80104a0:	4603      	mov	r3, r0
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	da01      	bge.n	80104aa <SD_read+0x26>
  {
    return res;
 80104a6:	7dfb      	ldrb	r3, [r7, #23]
 80104a8:	e03b      	b.n	8010522 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80104aa:	683a      	ldr	r2, [r7, #0]
 80104ac:	6879      	ldr	r1, [r7, #4]
 80104ae:	68b8      	ldr	r0, [r7, #8]
 80104b0:	f7ff ff10 	bl	80102d4 <BSP_SD_ReadBlocks_DMA>
 80104b4:	4603      	mov	r3, r0
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d132      	bne.n	8010520 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 80104ba:	4b1c      	ldr	r3, [pc, #112]	; (801052c <SD_read+0xa8>)
 80104bc:	2200      	movs	r2, #0
 80104be:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 80104c0:	f7f1 fb5e 	bl	8001b80 <HAL_GetTick>
 80104c4:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80104c6:	bf00      	nop
 80104c8:	4b18      	ldr	r3, [pc, #96]	; (801052c <SD_read+0xa8>)
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d108      	bne.n	80104e2 <SD_read+0x5e>
 80104d0:	f7f1 fb56 	bl	8001b80 <HAL_GetTick>
 80104d4:	4602      	mov	r2, r0
 80104d6:	693b      	ldr	r3, [r7, #16]
 80104d8:	1ad3      	subs	r3, r2, r3
 80104da:	f247 522f 	movw	r2, #29999	; 0x752f
 80104de:	4293      	cmp	r3, r2
 80104e0:	d9f2      	bls.n	80104c8 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 80104e2:	4b12      	ldr	r3, [pc, #72]	; (801052c <SD_read+0xa8>)
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d102      	bne.n	80104f0 <SD_read+0x6c>
      {
        res = RES_ERROR;
 80104ea:	2301      	movs	r3, #1
 80104ec:	75fb      	strb	r3, [r7, #23]
 80104ee:	e017      	b.n	8010520 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80104f0:	4b0e      	ldr	r3, [pc, #56]	; (801052c <SD_read+0xa8>)
 80104f2:	2200      	movs	r2, #0
 80104f4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80104f6:	f7f1 fb43 	bl	8001b80 <HAL_GetTick>
 80104fa:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80104fc:	e007      	b.n	801050e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80104fe:	f7ff ff1d 	bl	801033c <BSP_SD_GetCardState>
 8010502:	4603      	mov	r3, r0
 8010504:	2b00      	cmp	r3, #0
 8010506:	d102      	bne.n	801050e <SD_read+0x8a>
          {
            res = RES_OK;
 8010508:	2300      	movs	r3, #0
 801050a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 801050c:	e008      	b.n	8010520 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801050e:	f7f1 fb37 	bl	8001b80 <HAL_GetTick>
 8010512:	4602      	mov	r2, r0
 8010514:	693b      	ldr	r3, [r7, #16]
 8010516:	1ad3      	subs	r3, r2, r3
 8010518:	f247 522f 	movw	r2, #29999	; 0x752f
 801051c:	4293      	cmp	r3, r2
 801051e:	d9ee      	bls.n	80104fe <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8010520:	7dfb      	ldrb	r3, [r7, #23]
}
 8010522:	4618      	mov	r0, r3
 8010524:	3718      	adds	r7, #24
 8010526:	46bd      	mov	sp, r7
 8010528:	bd80      	pop	{r7, pc}
 801052a:	bf00      	nop
 801052c:	2400037c 	.word	0x2400037c

08010530 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010530:	b580      	push	{r7, lr}
 8010532:	b086      	sub	sp, #24
 8010534:	af00      	add	r7, sp, #0
 8010536:	60b9      	str	r1, [r7, #8]
 8010538:	607a      	str	r2, [r7, #4]
 801053a:	603b      	str	r3, [r7, #0]
 801053c:	4603      	mov	r3, r0
 801053e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010540:	2301      	movs	r3, #1
 8010542:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8010544:	4b24      	ldr	r3, [pc, #144]	; (80105d8 <SD_write+0xa8>)
 8010546:	2200      	movs	r2, #0
 8010548:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 801054a:	f247 5030 	movw	r0, #30000	; 0x7530
 801054e:	f7ff ff34 	bl	80103ba <SD_CheckStatusWithTimeout>
 8010552:	4603      	mov	r3, r0
 8010554:	2b00      	cmp	r3, #0
 8010556:	da01      	bge.n	801055c <SD_write+0x2c>
  {
    return res;
 8010558:	7dfb      	ldrb	r3, [r7, #23]
 801055a:	e038      	b.n	80105ce <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 801055c:	683a      	ldr	r2, [r7, #0]
 801055e:	6879      	ldr	r1, [r7, #4]
 8010560:	68b8      	ldr	r0, [r7, #8]
 8010562:	f7ff fed1 	bl	8010308 <BSP_SD_WriteBlocks_DMA>
 8010566:	4603      	mov	r3, r0
 8010568:	2b00      	cmp	r3, #0
 801056a:	d12f      	bne.n	80105cc <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 801056c:	f7f1 fb08 	bl	8001b80 <HAL_GetTick>
 8010570:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010572:	bf00      	nop
 8010574:	4b18      	ldr	r3, [pc, #96]	; (80105d8 <SD_write+0xa8>)
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d108      	bne.n	801058e <SD_write+0x5e>
 801057c:	f7f1 fb00 	bl	8001b80 <HAL_GetTick>
 8010580:	4602      	mov	r2, r0
 8010582:	693b      	ldr	r3, [r7, #16]
 8010584:	1ad3      	subs	r3, r2, r3
 8010586:	f247 522f 	movw	r2, #29999	; 0x752f
 801058a:	4293      	cmp	r3, r2
 801058c:	d9f2      	bls.n	8010574 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 801058e:	4b12      	ldr	r3, [pc, #72]	; (80105d8 <SD_write+0xa8>)
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d102      	bne.n	801059c <SD_write+0x6c>
      {
        res = RES_ERROR;
 8010596:	2301      	movs	r3, #1
 8010598:	75fb      	strb	r3, [r7, #23]
 801059a:	e017      	b.n	80105cc <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 801059c:	4b0e      	ldr	r3, [pc, #56]	; (80105d8 <SD_write+0xa8>)
 801059e:	2200      	movs	r2, #0
 80105a0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80105a2:	f7f1 faed 	bl	8001b80 <HAL_GetTick>
 80105a6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80105a8:	e007      	b.n	80105ba <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80105aa:	f7ff fec7 	bl	801033c <BSP_SD_GetCardState>
 80105ae:	4603      	mov	r3, r0
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d102      	bne.n	80105ba <SD_write+0x8a>
          {
            res = RES_OK;
 80105b4:	2300      	movs	r3, #0
 80105b6:	75fb      	strb	r3, [r7, #23]
            break;
 80105b8:	e008      	b.n	80105cc <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80105ba:	f7f1 fae1 	bl	8001b80 <HAL_GetTick>
 80105be:	4602      	mov	r2, r0
 80105c0:	693b      	ldr	r3, [r7, #16]
 80105c2:	1ad3      	subs	r3, r2, r3
 80105c4:	f247 522f 	movw	r2, #29999	; 0x752f
 80105c8:	4293      	cmp	r3, r2
 80105ca:	d9ee      	bls.n	80105aa <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 80105cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80105ce:	4618      	mov	r0, r3
 80105d0:	3718      	adds	r7, #24
 80105d2:	46bd      	mov	sp, r7
 80105d4:	bd80      	pop	{r7, pc}
 80105d6:	bf00      	nop
 80105d8:	24000378 	.word	0x24000378

080105dc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b08c      	sub	sp, #48	; 0x30
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	4603      	mov	r3, r0
 80105e4:	603a      	str	r2, [r7, #0]
 80105e6:	71fb      	strb	r3, [r7, #7]
 80105e8:	460b      	mov	r3, r1
 80105ea:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80105ec:	2301      	movs	r3, #1
 80105ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80105f2:	4b25      	ldr	r3, [pc, #148]	; (8010688 <SD_ioctl+0xac>)
 80105f4:	781b      	ldrb	r3, [r3, #0]
 80105f6:	b2db      	uxtb	r3, r3
 80105f8:	f003 0301 	and.w	r3, r3, #1
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d001      	beq.n	8010604 <SD_ioctl+0x28>
 8010600:	2303      	movs	r3, #3
 8010602:	e03c      	b.n	801067e <SD_ioctl+0xa2>

  switch (cmd)
 8010604:	79bb      	ldrb	r3, [r7, #6]
 8010606:	2b03      	cmp	r3, #3
 8010608:	d834      	bhi.n	8010674 <SD_ioctl+0x98>
 801060a:	a201      	add	r2, pc, #4	; (adr r2, 8010610 <SD_ioctl+0x34>)
 801060c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010610:	08010621 	.word	0x08010621
 8010614:	08010629 	.word	0x08010629
 8010618:	08010641 	.word	0x08010641
 801061c:	0801065b 	.word	0x0801065b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8010620:	2300      	movs	r3, #0
 8010622:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010626:	e028      	b.n	801067a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8010628:	f107 0308 	add.w	r3, r7, #8
 801062c:	4618      	mov	r0, r3
 801062e:	f7ff fe95 	bl	801035c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8010632:	6a3a      	ldr	r2, [r7, #32]
 8010634:	683b      	ldr	r3, [r7, #0]
 8010636:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8010638:	2300      	movs	r3, #0
 801063a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801063e:	e01c      	b.n	801067a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8010640:	f107 0308 	add.w	r3, r7, #8
 8010644:	4618      	mov	r0, r3
 8010646:	f7ff fe89 	bl	801035c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801064a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801064c:	b29a      	uxth	r2, r3
 801064e:	683b      	ldr	r3, [r7, #0]
 8010650:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8010652:	2300      	movs	r3, #0
 8010654:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010658:	e00f      	b.n	801067a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801065a:	f107 0308 	add.w	r3, r7, #8
 801065e:	4618      	mov	r0, r3
 8010660:	f7ff fe7c 	bl	801035c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8010664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010666:	0a5a      	lsrs	r2, r3, #9
 8010668:	683b      	ldr	r3, [r7, #0]
 801066a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 801066c:	2300      	movs	r3, #0
 801066e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8010672:	e002      	b.n	801067a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8010674:	2304      	movs	r3, #4
 8010676:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 801067a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801067e:	4618      	mov	r0, r3
 8010680:	3730      	adds	r7, #48	; 0x30
 8010682:	46bd      	mov	sp, r7
 8010684:	bd80      	pop	{r7, pc}
 8010686:	bf00      	nop
 8010688:	24000011 	.word	0x24000011

0801068c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 801068c:	b480      	push	{r7}
 801068e:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8010690:	4b03      	ldr	r3, [pc, #12]	; (80106a0 <BSP_SD_WriteCpltCallback+0x14>)
 8010692:	2201      	movs	r2, #1
 8010694:	601a      	str	r2, [r3, #0]
}
 8010696:	bf00      	nop
 8010698:	46bd      	mov	sp, r7
 801069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069e:	4770      	bx	lr
 80106a0:	24000378 	.word	0x24000378

080106a4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80106a4:	b480      	push	{r7}
 80106a6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80106a8:	4b03      	ldr	r3, [pc, #12]	; (80106b8 <BSP_SD_ReadCpltCallback+0x14>)
 80106aa:	2201      	movs	r2, #1
 80106ac:	601a      	str	r2, [r3, #0]
}
 80106ae:	bf00      	nop
 80106b0:	46bd      	mov	sp, r7
 80106b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b6:	4770      	bx	lr
 80106b8:	2400037c 	.word	0x2400037c

080106bc <RCInit>:


#include "rc.h"

void RCInit(RCFilter *filt, float fc, float dt)
{
 80106bc:	b480      	push	{r7}
 80106be:	b087      	sub	sp, #28
 80106c0:	af00      	add	r7, sp, #0
 80106c2:	60f8      	str	r0, [r7, #12]
 80106c4:	ed87 0a02 	vstr	s0, [r7, #8]
 80106c8:	edc7 0a01 	vstr	s1, [r7, #4]
  // Compute equivalent RC constant from fc.
  float RC = 1.0f / (6.28318530718f  * fc);
 80106cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80106d0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8010734 <RCInit+0x78>
 80106d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80106d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80106dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80106e0:	edc7 7a05 	vstr	s15, [r7, #20]

  // Precompute filter coefficients for first order low-pass filter
  filt->coeff[0] =  dt / (dt + RC);
 80106e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80106e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80106ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80106f0:	edd7 6a01 	vldr	s13, [r7, #4]
 80106f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	edc3 7a00 	vstr	s15, [r3]
  filt->coeff[1] = RC / (dt + RC);
 80106fe:	ed97 7a01 	vldr	s14, [r7, #4]
 8010702:	edd7 7a05 	vldr	s15, [r7, #20]
 8010706:	ee37 7a27 	vadd.f32	s14, s14, s15
 801070a:	edd7 6a05 	vldr	s13, [r7, #20]
 801070e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	edc3 7a01 	vstr	s15, [r3, #4]

  filt->output[0] = 0.0f;
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	f04f 0200 	mov.w	r2, #0
 801071e:	609a      	str	r2, [r3, #8]
  filt->output[1] = 0.0f;
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	f04f 0200 	mov.w	r2, #0
 8010726:	60da      	str	r2, [r3, #12]
}
 8010728:	bf00      	nop
 801072a:	371c      	adds	r7, #28
 801072c:	46bd      	mov	sp, r7
 801072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010732:	4770      	bx	lr
 8010734:	40c90fdb 	.word	0x40c90fdb

08010738 <RCUpdate>:
float RCUpdate(RCFilter *filt, float input)
{
 8010738:	b480      	push	{r7}
 801073a:	b083      	sub	sp, #12
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
 8010740:	ed87 0a00 	vstr	s0, [r7]

  // SHift output samples  // set current output sample to prev sample
  filt->output[1] = filt->output[0];
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	689a      	ldr	r2, [r3, #8]
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	60da      	str	r2, [r3, #12]

  // Compute new output sample

filt->output[0] = filt->coeff[0] * input + filt->coeff[1] * filt->output[1];
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	ed93 7a00 	vldr	s14, [r3]
 8010752:	edd7 7a00 	vldr	s15, [r7]
 8010756:	ee27 7a27 	vmul.f32	s14, s14, s15
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	edd3 6a01 	vldr	s13, [r3, #4]
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	edd3 7a03 	vldr	s15, [r3, #12]
 8010766:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801076a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	edc3 7a02 	vstr	s15, [r3, #8]
  // Return filtered sample

return filt->output[0];
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	689b      	ldr	r3, [r3, #8]
 8010778:	ee07 3a90 	vmov	s15, r3

}
 801077c:	eeb0 0a67 	vmov.f32	s0, s15
 8010780:	370c      	adds	r7, #12
 8010782:	46bd      	mov	sp, r7
 8010784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010788:	4770      	bx	lr

0801078a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801078a:	b580      	push	{r7, lr}
 801078c:	b084      	sub	sp, #16
 801078e:	af00      	add	r7, sp, #0
 8010790:	6078      	str	r0, [r7, #4]
 8010792:	460b      	mov	r3, r1
 8010794:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8010796:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801079a:	f002 fa1b 	bl	8012bd4 <malloc>
 801079e:	4603      	mov	r3, r0
 80107a0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d105      	bne.n	80107b4 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	2200      	movs	r2, #0
 80107ac:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80107b0:	2302      	movs	r3, #2
 80107b2:	e066      	b.n	8010882 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	68fa      	ldr	r2, [r7, #12]
 80107b8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	7c1b      	ldrb	r3, [r3, #16]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d119      	bne.n	80107f8 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80107c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80107c8:	2202      	movs	r2, #2
 80107ca:	2181      	movs	r1, #129	; 0x81
 80107cc:	6878      	ldr	r0, [r7, #4]
 80107ce:	f002 f888 	bl	80128e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	2201      	movs	r2, #1
 80107d6:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80107d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80107dc:	2202      	movs	r2, #2
 80107de:	2101      	movs	r1, #1
 80107e0:	6878      	ldr	r0, [r7, #4]
 80107e2:	f002 f87e 	bl	80128e2 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	2201      	movs	r2, #1
 80107ea:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	2210      	movs	r2, #16
 80107f2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80107f6:	e016      	b.n	8010826 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80107f8:	2340      	movs	r3, #64	; 0x40
 80107fa:	2202      	movs	r2, #2
 80107fc:	2181      	movs	r1, #129	; 0x81
 80107fe:	6878      	ldr	r0, [r7, #4]
 8010800:	f002 f86f 	bl	80128e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	2201      	movs	r2, #1
 8010808:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 801080a:	2340      	movs	r3, #64	; 0x40
 801080c:	2202      	movs	r2, #2
 801080e:	2101      	movs	r1, #1
 8010810:	6878      	ldr	r0, [r7, #4]
 8010812:	f002 f866 	bl	80128e2 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	2201      	movs	r2, #1
 801081a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	2210      	movs	r2, #16
 8010822:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8010826:	2308      	movs	r3, #8
 8010828:	2203      	movs	r2, #3
 801082a:	2182      	movs	r1, #130	; 0x82
 801082c:	6878      	ldr	r0, [r7, #4]
 801082e:	f002 f858 	bl	80128e2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	2201      	movs	r2, #1
 8010836:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	2200      	movs	r2, #0
 8010848:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	2200      	movs	r2, #0
 8010850:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	7c1b      	ldrb	r3, [r3, #16]
 8010858:	2b00      	cmp	r3, #0
 801085a:	d109      	bne.n	8010870 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010862:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010866:	2101      	movs	r1, #1
 8010868:	6878      	ldr	r0, [r7, #4]
 801086a:	f002 f929 	bl	8012ac0 <USBD_LL_PrepareReceive>
 801086e:	e007      	b.n	8010880 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010876:	2340      	movs	r3, #64	; 0x40
 8010878:	2101      	movs	r1, #1
 801087a:	6878      	ldr	r0, [r7, #4]
 801087c:	f002 f920 	bl	8012ac0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010880:	2300      	movs	r3, #0
}
 8010882:	4618      	mov	r0, r3
 8010884:	3710      	adds	r7, #16
 8010886:	46bd      	mov	sp, r7
 8010888:	bd80      	pop	{r7, pc}

0801088a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801088a:	b580      	push	{r7, lr}
 801088c:	b084      	sub	sp, #16
 801088e:	af00      	add	r7, sp, #0
 8010890:	6078      	str	r0, [r7, #4]
 8010892:	460b      	mov	r3, r1
 8010894:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8010896:	2300      	movs	r3, #0
 8010898:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 801089a:	2181      	movs	r1, #129	; 0x81
 801089c:	6878      	ldr	r0, [r7, #4]
 801089e:	f002 f846 	bl	801292e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	2200      	movs	r2, #0
 80108a6:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80108a8:	2101      	movs	r1, #1
 80108aa:	6878      	ldr	r0, [r7, #4]
 80108ac:	f002 f83f 	bl	801292e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	2200      	movs	r2, #0
 80108b4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80108b8:	2182      	movs	r1, #130	; 0x82
 80108ba:	6878      	ldr	r0, [r7, #4]
 80108bc:	f002 f837 	bl	801292e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	2200      	movs	r2, #0
 80108c4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	2200      	movs	r2, #0
 80108cc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d00e      	beq.n	80108f8 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80108e0:	685b      	ldr	r3, [r3, #4]
 80108e2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80108ea:	4618      	mov	r0, r3
 80108ec:	f002 f97a 	bl	8012be4 <free>
    pdev->pClassData = NULL;
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	2200      	movs	r2, #0
 80108f4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 80108f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80108fa:	4618      	mov	r0, r3
 80108fc:	3710      	adds	r7, #16
 80108fe:	46bd      	mov	sp, r7
 8010900:	bd80      	pop	{r7, pc}
	...

08010904 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8010904:	b580      	push	{r7, lr}
 8010906:	b086      	sub	sp, #24
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
 801090c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010914:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8010916:	2300      	movs	r3, #0
 8010918:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 801091a:	2300      	movs	r3, #0
 801091c:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 801091e:	2300      	movs	r3, #0
 8010920:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010922:	683b      	ldr	r3, [r7, #0]
 8010924:	781b      	ldrb	r3, [r3, #0]
 8010926:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801092a:	2b00      	cmp	r3, #0
 801092c:	d03a      	beq.n	80109a4 <USBD_CDC_Setup+0xa0>
 801092e:	2b20      	cmp	r3, #32
 8010930:	f040 809a 	bne.w	8010a68 <USBD_CDC_Setup+0x164>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8010934:	683b      	ldr	r3, [r7, #0]
 8010936:	88db      	ldrh	r3, [r3, #6]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d029      	beq.n	8010990 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 801093c:	683b      	ldr	r3, [r7, #0]
 801093e:	781b      	ldrb	r3, [r3, #0]
 8010940:	b25b      	sxtb	r3, r3
 8010942:	2b00      	cmp	r3, #0
 8010944:	da11      	bge.n	801096a <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801094c:	689b      	ldr	r3, [r3, #8]
 801094e:	683a      	ldr	r2, [r7, #0]
 8010950:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8010952:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010954:	683a      	ldr	r2, [r7, #0]
 8010956:	88d2      	ldrh	r2, [r2, #6]
 8010958:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 801095a:	6939      	ldr	r1, [r7, #16]
 801095c:	683b      	ldr	r3, [r7, #0]
 801095e:	88db      	ldrh	r3, [r3, #6]
 8010960:	461a      	mov	r2, r3
 8010962:	6878      	ldr	r0, [r7, #4]
 8010964:	f001 fabf 	bl	8011ee6 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8010968:	e085      	b.n	8010a76 <USBD_CDC_Setup+0x172>
        hcdc->CmdOpCode = req->bRequest;
 801096a:	683b      	ldr	r3, [r7, #0]
 801096c:	785a      	ldrb	r2, [r3, #1]
 801096e:	693b      	ldr	r3, [r7, #16]
 8010970:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8010974:	683b      	ldr	r3, [r7, #0]
 8010976:	88db      	ldrh	r3, [r3, #6]
 8010978:	b2da      	uxtb	r2, r3
 801097a:	693b      	ldr	r3, [r7, #16]
 801097c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8010980:	6939      	ldr	r1, [r7, #16]
 8010982:	683b      	ldr	r3, [r7, #0]
 8010984:	88db      	ldrh	r3, [r3, #6]
 8010986:	461a      	mov	r2, r3
 8010988:	6878      	ldr	r0, [r7, #4]
 801098a:	f001 fad8 	bl	8011f3e <USBD_CtlPrepareRx>
    break;
 801098e:	e072      	b.n	8010a76 <USBD_CDC_Setup+0x172>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010996:	689b      	ldr	r3, [r3, #8]
 8010998:	683a      	ldr	r2, [r7, #0]
 801099a:	7850      	ldrb	r0, [r2, #1]
 801099c:	2200      	movs	r2, #0
 801099e:	6839      	ldr	r1, [r7, #0]
 80109a0:	4798      	blx	r3
    break;
 80109a2:	e068      	b.n	8010a76 <USBD_CDC_Setup+0x172>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80109a4:	683b      	ldr	r3, [r7, #0]
 80109a6:	785b      	ldrb	r3, [r3, #1]
 80109a8:	2b0b      	cmp	r3, #11
 80109aa:	d852      	bhi.n	8010a52 <USBD_CDC_Setup+0x14e>
 80109ac:	a201      	add	r2, pc, #4	; (adr r2, 80109b4 <USBD_CDC_Setup+0xb0>)
 80109ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109b2:	bf00      	nop
 80109b4:	080109e5 	.word	0x080109e5
 80109b8:	08010a61 	.word	0x08010a61
 80109bc:	08010a53 	.word	0x08010a53
 80109c0:	08010a53 	.word	0x08010a53
 80109c4:	08010a53 	.word	0x08010a53
 80109c8:	08010a53 	.word	0x08010a53
 80109cc:	08010a53 	.word	0x08010a53
 80109d0:	08010a53 	.word	0x08010a53
 80109d4:	08010a53 	.word	0x08010a53
 80109d8:	08010a53 	.word	0x08010a53
 80109dc:	08010a0f 	.word	0x08010a0f
 80109e0:	08010a39 	.word	0x08010a39
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80109ea:	b2db      	uxtb	r3, r3
 80109ec:	2b03      	cmp	r3, #3
 80109ee:	d107      	bne.n	8010a00 <USBD_CDC_Setup+0xfc>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80109f0:	f107 030c 	add.w	r3, r7, #12
 80109f4:	2202      	movs	r2, #2
 80109f6:	4619      	mov	r1, r3
 80109f8:	6878      	ldr	r0, [r7, #4]
 80109fa:	f001 fa74 	bl	8011ee6 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80109fe:	e032      	b.n	8010a66 <USBD_CDC_Setup+0x162>
        USBD_CtlError(pdev, req);
 8010a00:	6839      	ldr	r1, [r7, #0]
 8010a02:	6878      	ldr	r0, [r7, #4]
 8010a04:	f001 f9fe 	bl	8011e04 <USBD_CtlError>
        ret = USBD_FAIL;
 8010a08:	2303      	movs	r3, #3
 8010a0a:	75fb      	strb	r3, [r7, #23]
      break;
 8010a0c:	e02b      	b.n	8010a66 <USBD_CDC_Setup+0x162>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010a14:	b2db      	uxtb	r3, r3
 8010a16:	2b03      	cmp	r3, #3
 8010a18:	d107      	bne.n	8010a2a <USBD_CDC_Setup+0x126>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8010a1a:	f107 030f 	add.w	r3, r7, #15
 8010a1e:	2201      	movs	r2, #1
 8010a20:	4619      	mov	r1, r3
 8010a22:	6878      	ldr	r0, [r7, #4]
 8010a24:	f001 fa5f 	bl	8011ee6 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8010a28:	e01d      	b.n	8010a66 <USBD_CDC_Setup+0x162>
        USBD_CtlError(pdev, req);
 8010a2a:	6839      	ldr	r1, [r7, #0]
 8010a2c:	6878      	ldr	r0, [r7, #4]
 8010a2e:	f001 f9e9 	bl	8011e04 <USBD_CtlError>
        ret = USBD_FAIL;
 8010a32:	2303      	movs	r3, #3
 8010a34:	75fb      	strb	r3, [r7, #23]
      break;
 8010a36:	e016      	b.n	8010a66 <USBD_CDC_Setup+0x162>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010a3e:	b2db      	uxtb	r3, r3
 8010a40:	2b03      	cmp	r3, #3
 8010a42:	d00f      	beq.n	8010a64 <USBD_CDC_Setup+0x160>
      {
        USBD_CtlError(pdev, req);
 8010a44:	6839      	ldr	r1, [r7, #0]
 8010a46:	6878      	ldr	r0, [r7, #4]
 8010a48:	f001 f9dc 	bl	8011e04 <USBD_CtlError>
        ret = USBD_FAIL;
 8010a4c:	2303      	movs	r3, #3
 8010a4e:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8010a50:	e008      	b.n	8010a64 <USBD_CDC_Setup+0x160>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8010a52:	6839      	ldr	r1, [r7, #0]
 8010a54:	6878      	ldr	r0, [r7, #4]
 8010a56:	f001 f9d5 	bl	8011e04 <USBD_CtlError>
      ret = USBD_FAIL;
 8010a5a:	2303      	movs	r3, #3
 8010a5c:	75fb      	strb	r3, [r7, #23]
      break;
 8010a5e:	e002      	b.n	8010a66 <USBD_CDC_Setup+0x162>
      break;
 8010a60:	bf00      	nop
 8010a62:	e008      	b.n	8010a76 <USBD_CDC_Setup+0x172>
      break;
 8010a64:	bf00      	nop
    }
    break;
 8010a66:	e006      	b.n	8010a76 <USBD_CDC_Setup+0x172>

  default:
    USBD_CtlError(pdev, req);
 8010a68:	6839      	ldr	r1, [r7, #0]
 8010a6a:	6878      	ldr	r0, [r7, #4]
 8010a6c:	f001 f9ca 	bl	8011e04 <USBD_CtlError>
    ret = USBD_FAIL;
 8010a70:	2303      	movs	r3, #3
 8010a72:	75fb      	strb	r3, [r7, #23]
    break;
 8010a74:	bf00      	nop
  }

  return (uint8_t)ret;
 8010a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a78:	4618      	mov	r0, r3
 8010a7a:	3718      	adds	r7, #24
 8010a7c:	46bd      	mov	sp, r7
 8010a7e:	bd80      	pop	{r7, pc}

08010a80 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010a80:	b580      	push	{r7, lr}
 8010a82:	b084      	sub	sp, #16
 8010a84:	af00      	add	r7, sp, #0
 8010a86:	6078      	str	r0, [r7, #4]
 8010a88:	460b      	mov	r3, r1
 8010a8a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010a92:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d101      	bne.n	8010aa2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010a9e:	2303      	movs	r3, #3
 8010aa0:	e049      	b.n	8010b36 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010aa8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010aaa:	78fa      	ldrb	r2, [r7, #3]
 8010aac:	6879      	ldr	r1, [r7, #4]
 8010aae:	4613      	mov	r3, r2
 8010ab0:	009b      	lsls	r3, r3, #2
 8010ab2:	4413      	add	r3, r2
 8010ab4:	009b      	lsls	r3, r3, #2
 8010ab6:	440b      	add	r3, r1
 8010ab8:	3318      	adds	r3, #24
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d029      	beq.n	8010b14 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8010ac0:	78fa      	ldrb	r2, [r7, #3]
 8010ac2:	6879      	ldr	r1, [r7, #4]
 8010ac4:	4613      	mov	r3, r2
 8010ac6:	009b      	lsls	r3, r3, #2
 8010ac8:	4413      	add	r3, r2
 8010aca:	009b      	lsls	r3, r3, #2
 8010acc:	440b      	add	r3, r1
 8010ace:	3318      	adds	r3, #24
 8010ad0:	681a      	ldr	r2, [r3, #0]
 8010ad2:	78f9      	ldrb	r1, [r7, #3]
 8010ad4:	68f8      	ldr	r0, [r7, #12]
 8010ad6:	460b      	mov	r3, r1
 8010ad8:	00db      	lsls	r3, r3, #3
 8010ada:	1a5b      	subs	r3, r3, r1
 8010adc:	009b      	lsls	r3, r3, #2
 8010ade:	4403      	add	r3, r0
 8010ae0:	3344      	adds	r3, #68	; 0x44
 8010ae2:	681b      	ldr	r3, [r3, #0]
 8010ae4:	fbb2 f1f3 	udiv	r1, r2, r3
 8010ae8:	fb03 f301 	mul.w	r3, r3, r1
 8010aec:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d110      	bne.n	8010b14 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8010af2:	78fa      	ldrb	r2, [r7, #3]
 8010af4:	6879      	ldr	r1, [r7, #4]
 8010af6:	4613      	mov	r3, r2
 8010af8:	009b      	lsls	r3, r3, #2
 8010afa:	4413      	add	r3, r2
 8010afc:	009b      	lsls	r3, r3, #2
 8010afe:	440b      	add	r3, r1
 8010b00:	3318      	adds	r3, #24
 8010b02:	2200      	movs	r2, #0
 8010b04:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8010b06:	78f9      	ldrb	r1, [r7, #3]
 8010b08:	2300      	movs	r3, #0
 8010b0a:	2200      	movs	r2, #0
 8010b0c:	6878      	ldr	r0, [r7, #4]
 8010b0e:	f001 ffb6 	bl	8012a7e <USBD_LL_Transmit>
 8010b12:	e00f      	b.n	8010b34 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8010b14:	68bb      	ldr	r3, [r7, #8]
 8010b16:	2200      	movs	r2, #0
 8010b18:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010b22:	691b      	ldr	r3, [r3, #16]
 8010b24:	68ba      	ldr	r2, [r7, #8]
 8010b26:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8010b2a:	68ba      	ldr	r2, [r7, #8]
 8010b2c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8010b30:	78fa      	ldrb	r2, [r7, #3]
 8010b32:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8010b34:	2300      	movs	r3, #0
}
 8010b36:	4618      	mov	r0, r3
 8010b38:	3710      	adds	r7, #16
 8010b3a:	46bd      	mov	sp, r7
 8010b3c:	bd80      	pop	{r7, pc}

08010b3e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010b3e:	b580      	push	{r7, lr}
 8010b40:	b084      	sub	sp, #16
 8010b42:	af00      	add	r7, sp, #0
 8010b44:	6078      	str	r0, [r7, #4]
 8010b46:	460b      	mov	r3, r1
 8010b48:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010b50:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d101      	bne.n	8010b60 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010b5c:	2303      	movs	r3, #3
 8010b5e:	e015      	b.n	8010b8c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010b60:	78fb      	ldrb	r3, [r7, #3]
 8010b62:	4619      	mov	r1, r3
 8010b64:	6878      	ldr	r0, [r7, #4]
 8010b66:	f001 ffcc 	bl	8012b02 <USBD_LL_GetRxDataSize>
 8010b6a:	4602      	mov	r2, r0
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010b78:	68db      	ldr	r3, [r3, #12]
 8010b7a:	68fa      	ldr	r2, [r7, #12]
 8010b7c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8010b80:	68fa      	ldr	r2, [r7, #12]
 8010b82:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8010b86:	4611      	mov	r1, r2
 8010b88:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8010b8a:	2300      	movs	r3, #0
}
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	3710      	adds	r7, #16
 8010b90:	46bd      	mov	sp, r7
 8010b92:	bd80      	pop	{r7, pc}

08010b94 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8010b94:	b580      	push	{r7, lr}
 8010b96:	b084      	sub	sp, #16
 8010b98:	af00      	add	r7, sp, #0
 8010b9a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010ba2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d015      	beq.n	8010bda <USBD_CDC_EP0_RxReady+0x46>
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010bb4:	2bff      	cmp	r3, #255	; 0xff
 8010bb6:	d010      	beq.n	8010bda <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010bbe:	689b      	ldr	r3, [r3, #8]
 8010bc0:	68fa      	ldr	r2, [r7, #12]
 8010bc2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8010bc6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8010bc8:	68fa      	ldr	r2, [r7, #12]
 8010bca:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010bce:	b292      	uxth	r2, r2
 8010bd0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	22ff      	movs	r2, #255	; 0xff
 8010bd6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8010bda:	2300      	movs	r3, #0
}
 8010bdc:	4618      	mov	r0, r3
 8010bde:	3710      	adds	r7, #16
 8010be0:	46bd      	mov	sp, r7
 8010be2:	bd80      	pop	{r7, pc}

08010be4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8010be4:	b480      	push	{r7}
 8010be6:	b083      	sub	sp, #12
 8010be8:	af00      	add	r7, sp, #0
 8010bea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	2243      	movs	r2, #67	; 0x43
 8010bf0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8010bf2:	4b03      	ldr	r3, [pc, #12]	; (8010c00 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	370c      	adds	r7, #12
 8010bf8:	46bd      	mov	sp, r7
 8010bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bfe:	4770      	bx	lr
 8010c00:	2400009c 	.word	0x2400009c

08010c04 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8010c04:	b480      	push	{r7}
 8010c06:	b083      	sub	sp, #12
 8010c08:	af00      	add	r7, sp, #0
 8010c0a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	2243      	movs	r2, #67	; 0x43
 8010c10:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8010c12:	4b03      	ldr	r3, [pc, #12]	; (8010c20 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8010c14:	4618      	mov	r0, r3
 8010c16:	370c      	adds	r7, #12
 8010c18:	46bd      	mov	sp, r7
 8010c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c1e:	4770      	bx	lr
 8010c20:	24000058 	.word	0x24000058

08010c24 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8010c24:	b480      	push	{r7}
 8010c26:	b083      	sub	sp, #12
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	2243      	movs	r2, #67	; 0x43
 8010c30:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8010c32:	4b03      	ldr	r3, [pc, #12]	; (8010c40 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8010c34:	4618      	mov	r0, r3
 8010c36:	370c      	adds	r7, #12
 8010c38:	46bd      	mov	sp, r7
 8010c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c3e:	4770      	bx	lr
 8010c40:	240000e0 	.word	0x240000e0

08010c44 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8010c44:	b480      	push	{r7}
 8010c46:	b083      	sub	sp, #12
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	220a      	movs	r2, #10
 8010c50:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8010c52:	4b03      	ldr	r3, [pc, #12]	; (8010c60 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010c54:	4618      	mov	r0, r3
 8010c56:	370c      	adds	r7, #12
 8010c58:	46bd      	mov	sp, r7
 8010c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c5e:	4770      	bx	lr
 8010c60:	24000014 	.word	0x24000014

08010c64 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8010c64:	b480      	push	{r7}
 8010c66:	b083      	sub	sp, #12
 8010c68:	af00      	add	r7, sp, #0
 8010c6a:	6078      	str	r0, [r7, #4]
 8010c6c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8010c6e:	683b      	ldr	r3, [r7, #0]
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d101      	bne.n	8010c78 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010c74:	2303      	movs	r3, #3
 8010c76:	e004      	b.n	8010c82 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	683a      	ldr	r2, [r7, #0]
 8010c7c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8010c80:	2300      	movs	r3, #0
}
 8010c82:	4618      	mov	r0, r3
 8010c84:	370c      	adds	r7, #12
 8010c86:	46bd      	mov	sp, r7
 8010c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8c:	4770      	bx	lr

08010c8e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8010c8e:	b480      	push	{r7}
 8010c90:	b087      	sub	sp, #28
 8010c92:	af00      	add	r7, sp, #0
 8010c94:	60f8      	str	r0, [r7, #12]
 8010c96:	60b9      	str	r1, [r7, #8]
 8010c98:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010ca0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8010ca2:	697b      	ldr	r3, [r7, #20]
 8010ca4:	68ba      	ldr	r2, [r7, #8]
 8010ca6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8010caa:	697b      	ldr	r3, [r7, #20]
 8010cac:	687a      	ldr	r2, [r7, #4]
 8010cae:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8010cb2:	2300      	movs	r3, #0
}
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	371c      	adds	r7, #28
 8010cb8:	46bd      	mov	sp, r7
 8010cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cbe:	4770      	bx	lr

08010cc0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8010cc0:	b480      	push	{r7}
 8010cc2:	b085      	sub	sp, #20
 8010cc4:	af00      	add	r7, sp, #0
 8010cc6:	6078      	str	r0, [r7, #4]
 8010cc8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010cd0:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	683a      	ldr	r2, [r7, #0]
 8010cd6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8010cda:	2300      	movs	r3, #0
}
 8010cdc:	4618      	mov	r0, r3
 8010cde:	3714      	adds	r7, #20
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce6:	4770      	bx	lr

08010ce8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b084      	sub	sp, #16
 8010cec:	af00      	add	r7, sp, #0
 8010cee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010cf6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8010cf8:	2301      	movs	r3, #1
 8010cfa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d101      	bne.n	8010d0a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010d06:	2303      	movs	r3, #3
 8010d08:	e01a      	b.n	8010d40 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8010d0a:	68bb      	ldr	r3, [r7, #8]
 8010d0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d114      	bne.n	8010d3e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8010d14:	68bb      	ldr	r3, [r7, #8]
 8010d16:	2201      	movs	r2, #1
 8010d18:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8010d1c:	68bb      	ldr	r3, [r7, #8]
 8010d1e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8010d26:	68bb      	ldr	r3, [r7, #8]
 8010d28:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8010d2c:	68bb      	ldr	r3, [r7, #8]
 8010d2e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010d32:	2181      	movs	r1, #129	; 0x81
 8010d34:	6878      	ldr	r0, [r7, #4]
 8010d36:	f001 fea2 	bl	8012a7e <USBD_LL_Transmit>

    ret = USBD_OK;
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8010d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d40:	4618      	mov	r0, r3
 8010d42:	3710      	adds	r7, #16
 8010d44:	46bd      	mov	sp, r7
 8010d46:	bd80      	pop	{r7, pc}

08010d48 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8010d48:	b580      	push	{r7, lr}
 8010d4a:	b084      	sub	sp, #16
 8010d4c:	af00      	add	r7, sp, #0
 8010d4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010d56:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d101      	bne.n	8010d66 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8010d62:	2303      	movs	r3, #3
 8010d64:	e016      	b.n	8010d94 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	7c1b      	ldrb	r3, [r3, #16]
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d109      	bne.n	8010d82 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010d74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010d78:	2101      	movs	r1, #1
 8010d7a:	6878      	ldr	r0, [r7, #4]
 8010d7c:	f001 fea0 	bl	8012ac0 <USBD_LL_PrepareReceive>
 8010d80:	e007      	b.n	8010d92 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010d88:	2340      	movs	r3, #64	; 0x40
 8010d8a:	2101      	movs	r1, #1
 8010d8c:	6878      	ldr	r0, [r7, #4]
 8010d8e:	f001 fe97 	bl	8012ac0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010d92:	2300      	movs	r3, #0
}
 8010d94:	4618      	mov	r0, r3
 8010d96:	3710      	adds	r7, #16
 8010d98:	46bd      	mov	sp, r7
 8010d9a:	bd80      	pop	{r7, pc}

08010d9c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010d9c:	b580      	push	{r7, lr}
 8010d9e:	b086      	sub	sp, #24
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	60f8      	str	r0, [r7, #12]
 8010da4:	60b9      	str	r1, [r7, #8]
 8010da6:	4613      	mov	r3, r2
 8010da8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d101      	bne.n	8010db4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8010db0:	2303      	movs	r3, #3
 8010db2:	e025      	b.n	8010e00 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d003      	beq.n	8010dc6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8010dbe:	68fb      	ldr	r3, [r7, #12]
 8010dc0:	2200      	movs	r2, #0
 8010dc2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d003      	beq.n	8010dd8 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	2200      	movs	r2, #0
 8010dd4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010dd8:	68bb      	ldr	r3, [r7, #8]
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d003      	beq.n	8010de6 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	68ba      	ldr	r2, [r7, #8]
 8010de2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	2201      	movs	r2, #1
 8010dea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8010dee:	68fb      	ldr	r3, [r7, #12]
 8010df0:	79fa      	ldrb	r2, [r7, #7]
 8010df2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010df4:	68f8      	ldr	r0, [r7, #12]
 8010df6:	f001 fd09 	bl	801280c <USBD_LL_Init>
 8010dfa:	4603      	mov	r3, r0
 8010dfc:	75fb      	strb	r3, [r7, #23]

  return ret;
 8010dfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e00:	4618      	mov	r0, r3
 8010e02:	3718      	adds	r7, #24
 8010e04:	46bd      	mov	sp, r7
 8010e06:	bd80      	pop	{r7, pc}

08010e08 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010e08:	b580      	push	{r7, lr}
 8010e0a:	b084      	sub	sp, #16
 8010e0c:	af00      	add	r7, sp, #0
 8010e0e:	6078      	str	r0, [r7, #4]
 8010e10:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010e12:	2300      	movs	r3, #0
 8010e14:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010e16:	683b      	ldr	r3, [r7, #0]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d101      	bne.n	8010e20 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8010e1c:	2303      	movs	r3, #3
 8010e1e:	e010      	b.n	8010e42 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	683a      	ldr	r2, [r7, #0]
 8010e24:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e30:	f107 020e 	add.w	r2, r7, #14
 8010e34:	4610      	mov	r0, r2
 8010e36:	4798      	blx	r3
 8010e38:	4602      	mov	r2, r0
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8010e40:	2300      	movs	r3, #0
}
 8010e42:	4618      	mov	r0, r3
 8010e44:	3710      	adds	r7, #16
 8010e46:	46bd      	mov	sp, r7
 8010e48:	bd80      	pop	{r7, pc}

08010e4a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8010e4a:	b580      	push	{r7, lr}
 8010e4c:	b082      	sub	sp, #8
 8010e4e:	af00      	add	r7, sp, #0
 8010e50:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010e52:	6878      	ldr	r0, [r7, #4]
 8010e54:	f001 fd2a 	bl	80128ac <USBD_LL_Start>
 8010e58:	4603      	mov	r3, r0
}
 8010e5a:	4618      	mov	r0, r3
 8010e5c:	3708      	adds	r7, #8
 8010e5e:	46bd      	mov	sp, r7
 8010e60:	bd80      	pop	{r7, pc}

08010e62 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8010e62:	b480      	push	{r7}
 8010e64:	b083      	sub	sp, #12
 8010e66:	af00      	add	r7, sp, #0
 8010e68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010e6a:	2300      	movs	r3, #0
}
 8010e6c:	4618      	mov	r0, r3
 8010e6e:	370c      	adds	r7, #12
 8010e70:	46bd      	mov	sp, r7
 8010e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e76:	4770      	bx	lr

08010e78 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010e78:	b580      	push	{r7, lr}
 8010e7a:	b084      	sub	sp, #16
 8010e7c:	af00      	add	r7, sp, #0
 8010e7e:	6078      	str	r0, [r7, #4]
 8010e80:	460b      	mov	r3, r1
 8010e82:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8010e84:	2303      	movs	r3, #3
 8010e86:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d009      	beq.n	8010ea6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	78fa      	ldrb	r2, [r7, #3]
 8010e9c:	4611      	mov	r1, r2
 8010e9e:	6878      	ldr	r0, [r7, #4]
 8010ea0:	4798      	blx	r3
 8010ea2:	4603      	mov	r3, r0
 8010ea4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8010ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ea8:	4618      	mov	r0, r3
 8010eaa:	3710      	adds	r7, #16
 8010eac:	46bd      	mov	sp, r7
 8010eae:	bd80      	pop	{r7, pc}

08010eb0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	b082      	sub	sp, #8
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	6078      	str	r0, [r7, #4]
 8010eb8:	460b      	mov	r3, r1
 8010eba:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d007      	beq.n	8010ed6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010ecc:	685b      	ldr	r3, [r3, #4]
 8010ece:	78fa      	ldrb	r2, [r7, #3]
 8010ed0:	4611      	mov	r1, r2
 8010ed2:	6878      	ldr	r0, [r7, #4]
 8010ed4:	4798      	blx	r3
  }

  return USBD_OK;
 8010ed6:	2300      	movs	r3, #0
}
 8010ed8:	4618      	mov	r0, r3
 8010eda:	3708      	adds	r7, #8
 8010edc:	46bd      	mov	sp, r7
 8010ede:	bd80      	pop	{r7, pc}

08010ee0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010ee0:	b580      	push	{r7, lr}
 8010ee2:	b084      	sub	sp, #16
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
 8010ee8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8010ef0:	6839      	ldr	r1, [r7, #0]
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	f000 ff4c 	bl	8011d90 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	2201      	movs	r2, #1
 8010efc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8010f06:	461a      	mov	r2, r3
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8010f14:	f003 031f 	and.w	r3, r3, #31
 8010f18:	2b02      	cmp	r3, #2
 8010f1a:	d01a      	beq.n	8010f52 <USBD_LL_SetupStage+0x72>
 8010f1c:	2b02      	cmp	r3, #2
 8010f1e:	d822      	bhi.n	8010f66 <USBD_LL_SetupStage+0x86>
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d002      	beq.n	8010f2a <USBD_LL_SetupStage+0x4a>
 8010f24:	2b01      	cmp	r3, #1
 8010f26:	d00a      	beq.n	8010f3e <USBD_LL_SetupStage+0x5e>
 8010f28:	e01d      	b.n	8010f66 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8010f30:	4619      	mov	r1, r3
 8010f32:	6878      	ldr	r0, [r7, #4]
 8010f34:	f000 fa20 	bl	8011378 <USBD_StdDevReq>
 8010f38:	4603      	mov	r3, r0
 8010f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8010f3c:	e020      	b.n	8010f80 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8010f44:	4619      	mov	r1, r3
 8010f46:	6878      	ldr	r0, [r7, #4]
 8010f48:	f000 fa84 	bl	8011454 <USBD_StdItfReq>
 8010f4c:	4603      	mov	r3, r0
 8010f4e:	73fb      	strb	r3, [r7, #15]
      break;
 8010f50:	e016      	b.n	8010f80 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8010f58:	4619      	mov	r1, r3
 8010f5a:	6878      	ldr	r0, [r7, #4]
 8010f5c:	f000 fac3 	bl	80114e6 <USBD_StdEPReq>
 8010f60:	4603      	mov	r3, r0
 8010f62:	73fb      	strb	r3, [r7, #15]
      break;
 8010f64:	e00c      	b.n	8010f80 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8010f6c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8010f70:	b2db      	uxtb	r3, r3
 8010f72:	4619      	mov	r1, r3
 8010f74:	6878      	ldr	r0, [r7, #4]
 8010f76:	f001 fcf9 	bl	801296c <USBD_LL_StallEP>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	73fb      	strb	r3, [r7, #15]
      break;
 8010f7e:	bf00      	nop
  }

  return ret;
 8010f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f82:	4618      	mov	r0, r3
 8010f84:	3710      	adds	r7, #16
 8010f86:	46bd      	mov	sp, r7
 8010f88:	bd80      	pop	{r7, pc}

08010f8a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010f8a:	b580      	push	{r7, lr}
 8010f8c:	b086      	sub	sp, #24
 8010f8e:	af00      	add	r7, sp, #0
 8010f90:	60f8      	str	r0, [r7, #12]
 8010f92:	460b      	mov	r3, r1
 8010f94:	607a      	str	r2, [r7, #4]
 8010f96:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010f98:	7afb      	ldrb	r3, [r7, #11]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d138      	bne.n	8011010 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8010fa4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8010fac:	2b03      	cmp	r3, #3
 8010fae:	d14c      	bne.n	801104a <USBD_LL_DataOutStage+0xc0>
    {
      if (pep->rem_length > pep->maxpacket)
 8010fb0:	693b      	ldr	r3, [r7, #16]
 8010fb2:	689a      	ldr	r2, [r3, #8]
 8010fb4:	693b      	ldr	r3, [r7, #16]
 8010fb6:	68db      	ldr	r3, [r3, #12]
 8010fb8:	429a      	cmp	r2, r3
 8010fba:	d913      	bls.n	8010fe4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010fbc:	693b      	ldr	r3, [r7, #16]
 8010fbe:	689a      	ldr	r2, [r3, #8]
 8010fc0:	693b      	ldr	r3, [r7, #16]
 8010fc2:	68db      	ldr	r3, [r3, #12]
 8010fc4:	1ad2      	subs	r2, r2, r3
 8010fc6:	693b      	ldr	r3, [r7, #16]
 8010fc8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010fca:	693b      	ldr	r3, [r7, #16]
 8010fcc:	68da      	ldr	r2, [r3, #12]
 8010fce:	693b      	ldr	r3, [r7, #16]
 8010fd0:	689b      	ldr	r3, [r3, #8]
 8010fd2:	4293      	cmp	r3, r2
 8010fd4:	bf28      	it	cs
 8010fd6:	4613      	movcs	r3, r2
 8010fd8:	461a      	mov	r2, r3
 8010fda:	6879      	ldr	r1, [r7, #4]
 8010fdc:	68f8      	ldr	r0, [r7, #12]
 8010fde:	f000 ffcb 	bl	8011f78 <USBD_CtlContinueRx>
 8010fe2:	e032      	b.n	801104a <USBD_LL_DataOutStage+0xc0>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010fea:	691b      	ldr	r3, [r3, #16]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d00b      	beq.n	8011008 <USBD_LL_DataOutStage+0x7e>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010ff6:	b2db      	uxtb	r3, r3
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8010ff8:	2b03      	cmp	r3, #3
 8010ffa:	d105      	bne.n	8011008 <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011002:	691b      	ldr	r3, [r3, #16]
 8011004:	68f8      	ldr	r0, [r7, #12]
 8011006:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8011008:	68f8      	ldr	r0, [r7, #12]
 801100a:	f000 ffc6 	bl	8011f9a <USBD_CtlSendStatus>
 801100e:	e01c      	b.n	801104a <USBD_LL_DataOutStage+0xc0>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8011010:	68fb      	ldr	r3, [r7, #12]
 8011012:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011016:	699b      	ldr	r3, [r3, #24]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d014      	beq.n	8011046 <USBD_LL_DataOutStage+0xbc>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011022:	b2db      	uxtb	r3, r3
  else if ((pdev->pClass->DataOut != NULL) &&
 8011024:	2b03      	cmp	r3, #3
 8011026:	d10e      	bne.n	8011046 <USBD_LL_DataOutStage+0xbc>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801102e:	699b      	ldr	r3, [r3, #24]
 8011030:	7afa      	ldrb	r2, [r7, #11]
 8011032:	4611      	mov	r1, r2
 8011034:	68f8      	ldr	r0, [r7, #12]
 8011036:	4798      	blx	r3
 8011038:	4603      	mov	r3, r0
 801103a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 801103c:	7dfb      	ldrb	r3, [r7, #23]
 801103e:	2b00      	cmp	r3, #0
 8011040:	d003      	beq.n	801104a <USBD_LL_DataOutStage+0xc0>
    {
      return ret;
 8011042:	7dfb      	ldrb	r3, [r7, #23]
 8011044:	e002      	b.n	801104c <USBD_LL_DataOutStage+0xc2>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8011046:	2303      	movs	r3, #3
 8011048:	e000      	b.n	801104c <USBD_LL_DataOutStage+0xc2>
  }

  return USBD_OK;
 801104a:	2300      	movs	r3, #0
}
 801104c:	4618      	mov	r0, r3
 801104e:	3718      	adds	r7, #24
 8011050:	46bd      	mov	sp, r7
 8011052:	bd80      	pop	{r7, pc}

08011054 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8011054:	b580      	push	{r7, lr}
 8011056:	b086      	sub	sp, #24
 8011058:	af00      	add	r7, sp, #0
 801105a:	60f8      	str	r0, [r7, #12]
 801105c:	460b      	mov	r3, r1
 801105e:	607a      	str	r2, [r7, #4]
 8011060:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011062:	7afb      	ldrb	r3, [r7, #11]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d16b      	bne.n	8011140 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	3314      	adds	r3, #20
 801106c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011074:	2b02      	cmp	r3, #2
 8011076:	d156      	bne.n	8011126 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8011078:	693b      	ldr	r3, [r7, #16]
 801107a:	689a      	ldr	r2, [r3, #8]
 801107c:	693b      	ldr	r3, [r7, #16]
 801107e:	68db      	ldr	r3, [r3, #12]
 8011080:	429a      	cmp	r2, r3
 8011082:	d914      	bls.n	80110ae <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011084:	693b      	ldr	r3, [r7, #16]
 8011086:	689a      	ldr	r2, [r3, #8]
 8011088:	693b      	ldr	r3, [r7, #16]
 801108a:	68db      	ldr	r3, [r3, #12]
 801108c:	1ad2      	subs	r2, r2, r3
 801108e:	693b      	ldr	r3, [r7, #16]
 8011090:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8011092:	693b      	ldr	r3, [r7, #16]
 8011094:	689b      	ldr	r3, [r3, #8]
 8011096:	461a      	mov	r2, r3
 8011098:	6879      	ldr	r1, [r7, #4]
 801109a:	68f8      	ldr	r0, [r7, #12]
 801109c:	f000 ff3e 	bl	8011f1c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80110a0:	2300      	movs	r3, #0
 80110a2:	2200      	movs	r2, #0
 80110a4:	2100      	movs	r1, #0
 80110a6:	68f8      	ldr	r0, [r7, #12]
 80110a8:	f001 fd0a 	bl	8012ac0 <USBD_LL_PrepareReceive>
 80110ac:	e03b      	b.n	8011126 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80110ae:	693b      	ldr	r3, [r7, #16]
 80110b0:	68da      	ldr	r2, [r3, #12]
 80110b2:	693b      	ldr	r3, [r7, #16]
 80110b4:	689b      	ldr	r3, [r3, #8]
 80110b6:	429a      	cmp	r2, r3
 80110b8:	d11c      	bne.n	80110f4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80110ba:	693b      	ldr	r3, [r7, #16]
 80110bc:	685a      	ldr	r2, [r3, #4]
 80110be:	693b      	ldr	r3, [r7, #16]
 80110c0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80110c2:	429a      	cmp	r2, r3
 80110c4:	d316      	bcc.n	80110f4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80110c6:	693b      	ldr	r3, [r7, #16]
 80110c8:	685a      	ldr	r2, [r3, #4]
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80110d0:	429a      	cmp	r2, r3
 80110d2:	d20f      	bcs.n	80110f4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80110d4:	2200      	movs	r2, #0
 80110d6:	2100      	movs	r1, #0
 80110d8:	68f8      	ldr	r0, [r7, #12]
 80110da:	f000 ff1f 	bl	8011f1c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	2200      	movs	r2, #0
 80110e2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80110e6:	2300      	movs	r3, #0
 80110e8:	2200      	movs	r2, #0
 80110ea:	2100      	movs	r1, #0
 80110ec:	68f8      	ldr	r0, [r7, #12]
 80110ee:	f001 fce7 	bl	8012ac0 <USBD_LL_PrepareReceive>
 80110f2:	e018      	b.n	8011126 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80110fa:	68db      	ldr	r3, [r3, #12]
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d00b      	beq.n	8011118 <USBD_LL_DataInStage+0xc4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011106:	b2db      	uxtb	r3, r3
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8011108:	2b03      	cmp	r3, #3
 801110a:	d105      	bne.n	8011118 <USBD_LL_DataInStage+0xc4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011112:	68db      	ldr	r3, [r3, #12]
 8011114:	68f8      	ldr	r0, [r7, #12]
 8011116:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011118:	2180      	movs	r1, #128	; 0x80
 801111a:	68f8      	ldr	r0, [r7, #12]
 801111c:	f001 fc26 	bl	801296c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011120:	68f8      	ldr	r0, [r7, #12]
 8011122:	f000 ff4d 	bl	8011fc0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 801112c:	2b01      	cmp	r3, #1
 801112e:	d124      	bne.n	801117a <USBD_LL_DataInStage+0x126>
    {
      (void)USBD_RunTestMode(pdev);
 8011130:	68f8      	ldr	r0, [r7, #12]
 8011132:	f7ff fe96 	bl	8010e62 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011136:	68fb      	ldr	r3, [r7, #12]
 8011138:	2200      	movs	r2, #0
 801113a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 801113e:	e01c      	b.n	801117a <USBD_LL_DataInStage+0x126>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011146:	695b      	ldr	r3, [r3, #20]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d014      	beq.n	8011176 <USBD_LL_DataInStage+0x122>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011152:	b2db      	uxtb	r3, r3
  else if ((pdev->pClass->DataIn != NULL) &&
 8011154:	2b03      	cmp	r3, #3
 8011156:	d10e      	bne.n	8011176 <USBD_LL_DataInStage+0x122>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801115e:	695b      	ldr	r3, [r3, #20]
 8011160:	7afa      	ldrb	r2, [r7, #11]
 8011162:	4611      	mov	r1, r2
 8011164:	68f8      	ldr	r0, [r7, #12]
 8011166:	4798      	blx	r3
 8011168:	4603      	mov	r3, r0
 801116a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 801116c:	7dfb      	ldrb	r3, [r7, #23]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d003      	beq.n	801117a <USBD_LL_DataInStage+0x126>
    {
      return ret;
 8011172:	7dfb      	ldrb	r3, [r7, #23]
 8011174:	e002      	b.n	801117c <USBD_LL_DataInStage+0x128>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8011176:	2303      	movs	r3, #3
 8011178:	e000      	b.n	801117c <USBD_LL_DataInStage+0x128>
  }

  return USBD_OK;
 801117a:	2300      	movs	r3, #0
}
 801117c:	4618      	mov	r0, r3
 801117e:	3718      	adds	r7, #24
 8011180:	46bd      	mov	sp, r7
 8011182:	bd80      	pop	{r7, pc}

08011184 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011184:	b580      	push	{r7, lr}
 8011186:	b082      	sub	sp, #8
 8011188:	af00      	add	r7, sp, #0
 801118a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	2201      	movs	r2, #1
 8011190:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	2200      	movs	r2, #0
 8011198:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	2200      	movs	r2, #0
 80111a0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	2200      	movs	r2, #0
 80111a6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d009      	beq.n	80111c8 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80111ba:	685b      	ldr	r3, [r3, #4]
 80111bc:	687a      	ldr	r2, [r7, #4]
 80111be:	6852      	ldr	r2, [r2, #4]
 80111c0:	b2d2      	uxtb	r2, r2
 80111c2:	4611      	mov	r1, r2
 80111c4:	6878      	ldr	r0, [r7, #4]
 80111c6:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80111c8:	2340      	movs	r3, #64	; 0x40
 80111ca:	2200      	movs	r2, #0
 80111cc:	2100      	movs	r1, #0
 80111ce:	6878      	ldr	r0, [r7, #4]
 80111d0:	f001 fb87 	bl	80128e2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	2201      	movs	r2, #1
 80111d8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	2240      	movs	r2, #64	; 0x40
 80111e0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80111e4:	2340      	movs	r3, #64	; 0x40
 80111e6:	2200      	movs	r2, #0
 80111e8:	2180      	movs	r1, #128	; 0x80
 80111ea:	6878      	ldr	r0, [r7, #4]
 80111ec:	f001 fb79 	bl	80128e2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	2201      	movs	r2, #1
 80111f4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	2240      	movs	r2, #64	; 0x40
 80111fa:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80111fc:	2300      	movs	r3, #0
}
 80111fe:	4618      	mov	r0, r3
 8011200:	3708      	adds	r7, #8
 8011202:	46bd      	mov	sp, r7
 8011204:	bd80      	pop	{r7, pc}

08011206 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011206:	b480      	push	{r7}
 8011208:	b083      	sub	sp, #12
 801120a:	af00      	add	r7, sp, #0
 801120c:	6078      	str	r0, [r7, #4]
 801120e:	460b      	mov	r3, r1
 8011210:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	78fa      	ldrb	r2, [r7, #3]
 8011216:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011218:	2300      	movs	r3, #0
}
 801121a:	4618      	mov	r0, r3
 801121c:	370c      	adds	r7, #12
 801121e:	46bd      	mov	sp, r7
 8011220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011224:	4770      	bx	lr

08011226 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011226:	b480      	push	{r7}
 8011228:	b083      	sub	sp, #12
 801122a:	af00      	add	r7, sp, #0
 801122c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011234:	b2da      	uxtb	r2, r3
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	2204      	movs	r2, #4
 8011240:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8011244:	2300      	movs	r3, #0
}
 8011246:	4618      	mov	r0, r3
 8011248:	370c      	adds	r7, #12
 801124a:	46bd      	mov	sp, r7
 801124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011250:	4770      	bx	lr

08011252 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011252:	b480      	push	{r7}
 8011254:	b083      	sub	sp, #12
 8011256:	af00      	add	r7, sp, #0
 8011258:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011260:	b2db      	uxtb	r3, r3
 8011262:	2b04      	cmp	r3, #4
 8011264:	d106      	bne.n	8011274 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 801126c:	b2da      	uxtb	r2, r3
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8011274:	2300      	movs	r3, #0
}
 8011276:	4618      	mov	r0, r3
 8011278:	370c      	adds	r7, #12
 801127a:	46bd      	mov	sp, r7
 801127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011280:	4770      	bx	lr

08011282 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011282:	b580      	push	{r7, lr}
 8011284:	b082      	sub	sp, #8
 8011286:	af00      	add	r7, sp, #0
 8011288:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011290:	b2db      	uxtb	r3, r3
 8011292:	2b03      	cmp	r3, #3
 8011294:	d10b      	bne.n	80112ae <USBD_LL_SOF+0x2c>
  {
    if (pdev->pClass->SOF != NULL)
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801129c:	69db      	ldr	r3, [r3, #28]
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d005      	beq.n	80112ae <USBD_LL_SOF+0x2c>
    {
      pdev->pClass->SOF(pdev);
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80112a8:	69db      	ldr	r3, [r3, #28]
 80112aa:	6878      	ldr	r0, [r7, #4]
 80112ac:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80112ae:	2300      	movs	r3, #0
}
 80112b0:	4618      	mov	r0, r3
 80112b2:	3708      	adds	r7, #8
 80112b4:	46bd      	mov	sp, r7
 80112b6:	bd80      	pop	{r7, pc}

080112b8 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80112b8:	b480      	push	{r7}
 80112ba:	b083      	sub	sp, #12
 80112bc:	af00      	add	r7, sp, #0
 80112be:	6078      	str	r0, [r7, #4]
 80112c0:	460b      	mov	r3, r1
 80112c2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80112c4:	2300      	movs	r3, #0
}
 80112c6:	4618      	mov	r0, r3
 80112c8:	370c      	adds	r7, #12
 80112ca:	46bd      	mov	sp, r7
 80112cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d0:	4770      	bx	lr

080112d2 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80112d2:	b480      	push	{r7}
 80112d4:	b083      	sub	sp, #12
 80112d6:	af00      	add	r7, sp, #0
 80112d8:	6078      	str	r0, [r7, #4]
 80112da:	460b      	mov	r3, r1
 80112dc:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80112de:	2300      	movs	r3, #0
}
 80112e0:	4618      	mov	r0, r3
 80112e2:	370c      	adds	r7, #12
 80112e4:	46bd      	mov	sp, r7
 80112e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ea:	4770      	bx	lr

080112ec <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80112ec:	b480      	push	{r7}
 80112ee:	b083      	sub	sp, #12
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80112f4:	2300      	movs	r3, #0
}
 80112f6:	4618      	mov	r0, r3
 80112f8:	370c      	adds	r7, #12
 80112fa:	46bd      	mov	sp, r7
 80112fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011300:	4770      	bx	lr

08011302 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8011302:	b580      	push	{r7, lr}
 8011304:	b082      	sub	sp, #8
 8011306:	af00      	add	r7, sp, #0
 8011308:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	2201      	movs	r2, #1
 801130e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011318:	2b00      	cmp	r3, #0
 801131a:	d009      	beq.n	8011330 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011322:	685b      	ldr	r3, [r3, #4]
 8011324:	687a      	ldr	r2, [r7, #4]
 8011326:	6852      	ldr	r2, [r2, #4]
 8011328:	b2d2      	uxtb	r2, r2
 801132a:	4611      	mov	r1, r2
 801132c:	6878      	ldr	r0, [r7, #4]
 801132e:	4798      	blx	r3
  }

  return USBD_OK;
 8011330:	2300      	movs	r3, #0
}
 8011332:	4618      	mov	r0, r3
 8011334:	3708      	adds	r7, #8
 8011336:	46bd      	mov	sp, r7
 8011338:	bd80      	pop	{r7, pc}

0801133a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801133a:	b480      	push	{r7}
 801133c:	b087      	sub	sp, #28
 801133e:	af00      	add	r7, sp, #0
 8011340:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011346:	697b      	ldr	r3, [r7, #20]
 8011348:	781b      	ldrb	r3, [r3, #0]
 801134a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801134c:	697b      	ldr	r3, [r7, #20]
 801134e:	3301      	adds	r3, #1
 8011350:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011352:	697b      	ldr	r3, [r7, #20]
 8011354:	781b      	ldrb	r3, [r3, #0]
 8011356:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011358:	8a3b      	ldrh	r3, [r7, #16]
 801135a:	021b      	lsls	r3, r3, #8
 801135c:	b21a      	sxth	r2, r3
 801135e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011362:	4313      	orrs	r3, r2
 8011364:	b21b      	sxth	r3, r3
 8011366:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011368:	89fb      	ldrh	r3, [r7, #14]
}
 801136a:	4618      	mov	r0, r3
 801136c:	371c      	adds	r7, #28
 801136e:	46bd      	mov	sp, r7
 8011370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011374:	4770      	bx	lr
	...

08011378 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011378:	b580      	push	{r7, lr}
 801137a:	b084      	sub	sp, #16
 801137c:	af00      	add	r7, sp, #0
 801137e:	6078      	str	r0, [r7, #4]
 8011380:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011382:	2300      	movs	r3, #0
 8011384:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011386:	683b      	ldr	r3, [r7, #0]
 8011388:	781b      	ldrb	r3, [r3, #0]
 801138a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801138e:	2b40      	cmp	r3, #64	; 0x40
 8011390:	d005      	beq.n	801139e <USBD_StdDevReq+0x26>
 8011392:	2b40      	cmp	r3, #64	; 0x40
 8011394:	d853      	bhi.n	801143e <USBD_StdDevReq+0xc6>
 8011396:	2b00      	cmp	r3, #0
 8011398:	d00b      	beq.n	80113b2 <USBD_StdDevReq+0x3a>
 801139a:	2b20      	cmp	r3, #32
 801139c:	d14f      	bne.n	801143e <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80113a4:	689b      	ldr	r3, [r3, #8]
 80113a6:	6839      	ldr	r1, [r7, #0]
 80113a8:	6878      	ldr	r0, [r7, #4]
 80113aa:	4798      	blx	r3
 80113ac:	4603      	mov	r3, r0
 80113ae:	73fb      	strb	r3, [r7, #15]
    break;
 80113b0:	e04a      	b.n	8011448 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80113b2:	683b      	ldr	r3, [r7, #0]
 80113b4:	785b      	ldrb	r3, [r3, #1]
 80113b6:	2b09      	cmp	r3, #9
 80113b8:	d83b      	bhi.n	8011432 <USBD_StdDevReq+0xba>
 80113ba:	a201      	add	r2, pc, #4	; (adr r2, 80113c0 <USBD_StdDevReq+0x48>)
 80113bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113c0:	08011415 	.word	0x08011415
 80113c4:	08011429 	.word	0x08011429
 80113c8:	08011433 	.word	0x08011433
 80113cc:	0801141f 	.word	0x0801141f
 80113d0:	08011433 	.word	0x08011433
 80113d4:	080113f3 	.word	0x080113f3
 80113d8:	080113e9 	.word	0x080113e9
 80113dc:	08011433 	.word	0x08011433
 80113e0:	0801140b 	.word	0x0801140b
 80113e4:	080113fd 	.word	0x080113fd
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 80113e8:	6839      	ldr	r1, [r7, #0]
 80113ea:	6878      	ldr	r0, [r7, #4]
 80113ec:	f000 f9dc 	bl	80117a8 <USBD_GetDescriptor>
      break;
 80113f0:	e024      	b.n	801143c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 80113f2:	6839      	ldr	r1, [r7, #0]
 80113f4:	6878      	ldr	r0, [r7, #4]
 80113f6:	f000 fb41 	bl	8011a7c <USBD_SetAddress>
      break;
 80113fa:	e01f      	b.n	801143c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 80113fc:	6839      	ldr	r1, [r7, #0]
 80113fe:	6878      	ldr	r0, [r7, #4]
 8011400:	f000 fb80 	bl	8011b04 <USBD_SetConfig>
 8011404:	4603      	mov	r3, r0
 8011406:	73fb      	strb	r3, [r7, #15]
      break;
 8011408:	e018      	b.n	801143c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 801140a:	6839      	ldr	r1, [r7, #0]
 801140c:	6878      	ldr	r0, [r7, #4]
 801140e:	f000 fc1f 	bl	8011c50 <USBD_GetConfig>
      break;
 8011412:	e013      	b.n	801143c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8011414:	6839      	ldr	r1, [r7, #0]
 8011416:	6878      	ldr	r0, [r7, #4]
 8011418:	f000 fc50 	bl	8011cbc <USBD_GetStatus>
      break;
 801141c:	e00e      	b.n	801143c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 801141e:	6839      	ldr	r1, [r7, #0]
 8011420:	6878      	ldr	r0, [r7, #4]
 8011422:	f000 fc7f 	bl	8011d24 <USBD_SetFeature>
      break;
 8011426:	e009      	b.n	801143c <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8011428:	6839      	ldr	r1, [r7, #0]
 801142a:	6878      	ldr	r0, [r7, #4]
 801142c:	f000 fc8e 	bl	8011d4c <USBD_ClrFeature>
      break;
 8011430:	e004      	b.n	801143c <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8011432:	6839      	ldr	r1, [r7, #0]
 8011434:	6878      	ldr	r0, [r7, #4]
 8011436:	f000 fce5 	bl	8011e04 <USBD_CtlError>
      break;
 801143a:	bf00      	nop
    }
    break;
 801143c:	e004      	b.n	8011448 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 801143e:	6839      	ldr	r1, [r7, #0]
 8011440:	6878      	ldr	r0, [r7, #4]
 8011442:	f000 fcdf 	bl	8011e04 <USBD_CtlError>
    break;
 8011446:	bf00      	nop
  }

  return ret;
 8011448:	7bfb      	ldrb	r3, [r7, #15]
}
 801144a:	4618      	mov	r0, r3
 801144c:	3710      	adds	r7, #16
 801144e:	46bd      	mov	sp, r7
 8011450:	bd80      	pop	{r7, pc}
 8011452:	bf00      	nop

08011454 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011454:	b580      	push	{r7, lr}
 8011456:	b084      	sub	sp, #16
 8011458:	af00      	add	r7, sp, #0
 801145a:	6078      	str	r0, [r7, #4]
 801145c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801145e:	2300      	movs	r3, #0
 8011460:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011462:	683b      	ldr	r3, [r7, #0]
 8011464:	781b      	ldrb	r3, [r3, #0]
 8011466:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801146a:	2b40      	cmp	r3, #64	; 0x40
 801146c:	d005      	beq.n	801147a <USBD_StdItfReq+0x26>
 801146e:	2b40      	cmp	r3, #64	; 0x40
 8011470:	d82f      	bhi.n	80114d2 <USBD_StdItfReq+0x7e>
 8011472:	2b00      	cmp	r3, #0
 8011474:	d001      	beq.n	801147a <USBD_StdItfReq+0x26>
 8011476:	2b20      	cmp	r3, #32
 8011478:	d12b      	bne.n	80114d2 <USBD_StdItfReq+0x7e>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011480:	b2db      	uxtb	r3, r3
 8011482:	3b01      	subs	r3, #1
 8011484:	2b02      	cmp	r3, #2
 8011486:	d81d      	bhi.n	80114c4 <USBD_StdItfReq+0x70>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011488:	683b      	ldr	r3, [r7, #0]
 801148a:	889b      	ldrh	r3, [r3, #4]
 801148c:	b2db      	uxtb	r3, r3
 801148e:	2b01      	cmp	r3, #1
 8011490:	d813      	bhi.n	80114ba <USBD_StdItfReq+0x66>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011498:	689b      	ldr	r3, [r3, #8]
 801149a:	6839      	ldr	r1, [r7, #0]
 801149c:	6878      	ldr	r0, [r7, #4]
 801149e:	4798      	blx	r3
 80114a0:	4603      	mov	r3, r0
 80114a2:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80114a4:	683b      	ldr	r3, [r7, #0]
 80114a6:	88db      	ldrh	r3, [r3, #6]
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d110      	bne.n	80114ce <USBD_StdItfReq+0x7a>
 80114ac:	7bfb      	ldrb	r3, [r7, #15]
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d10d      	bne.n	80114ce <USBD_StdItfReq+0x7a>
        {
          (void)USBD_CtlSendStatus(pdev);
 80114b2:	6878      	ldr	r0, [r7, #4]
 80114b4:	f000 fd71 	bl	8011f9a <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 80114b8:	e009      	b.n	80114ce <USBD_StdItfReq+0x7a>
        USBD_CtlError(pdev, req);
 80114ba:	6839      	ldr	r1, [r7, #0]
 80114bc:	6878      	ldr	r0, [r7, #4]
 80114be:	f000 fca1 	bl	8011e04 <USBD_CtlError>
      break;
 80114c2:	e004      	b.n	80114ce <USBD_StdItfReq+0x7a>

    default:
      USBD_CtlError(pdev, req);
 80114c4:	6839      	ldr	r1, [r7, #0]
 80114c6:	6878      	ldr	r0, [r7, #4]
 80114c8:	f000 fc9c 	bl	8011e04 <USBD_CtlError>
      break;
 80114cc:	e000      	b.n	80114d0 <USBD_StdItfReq+0x7c>
      break;
 80114ce:	bf00      	nop
    }
    break;
 80114d0:	e004      	b.n	80114dc <USBD_StdItfReq+0x88>

  default:
    USBD_CtlError(pdev, req);
 80114d2:	6839      	ldr	r1, [r7, #0]
 80114d4:	6878      	ldr	r0, [r7, #4]
 80114d6:	f000 fc95 	bl	8011e04 <USBD_CtlError>
    break;
 80114da:	bf00      	nop
  }

  return ret;
 80114dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80114de:	4618      	mov	r0, r3
 80114e0:	3710      	adds	r7, #16
 80114e2:	46bd      	mov	sp, r7
 80114e4:	bd80      	pop	{r7, pc}

080114e6 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114e6:	b580      	push	{r7, lr}
 80114e8:	b084      	sub	sp, #16
 80114ea:	af00      	add	r7, sp, #0
 80114ec:	6078      	str	r0, [r7, #4]
 80114ee:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80114f0:	2300      	movs	r3, #0
 80114f2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80114f4:	683b      	ldr	r3, [r7, #0]
 80114f6:	889b      	ldrh	r3, [r3, #4]
 80114f8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80114fa:	683b      	ldr	r3, [r7, #0]
 80114fc:	781b      	ldrb	r3, [r3, #0]
 80114fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011502:	2b40      	cmp	r3, #64	; 0x40
 8011504:	d007      	beq.n	8011516 <USBD_StdEPReq+0x30>
 8011506:	2b40      	cmp	r3, #64	; 0x40
 8011508:	f200 8143 	bhi.w	8011792 <USBD_StdEPReq+0x2ac>
 801150c:	2b00      	cmp	r3, #0
 801150e:	d00c      	beq.n	801152a <USBD_StdEPReq+0x44>
 8011510:	2b20      	cmp	r3, #32
 8011512:	f040 813e 	bne.w	8011792 <USBD_StdEPReq+0x2ac>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801151c:	689b      	ldr	r3, [r3, #8]
 801151e:	6839      	ldr	r1, [r7, #0]
 8011520:	6878      	ldr	r0, [r7, #4]
 8011522:	4798      	blx	r3
 8011524:	4603      	mov	r3, r0
 8011526:	73fb      	strb	r3, [r7, #15]
    break;
 8011528:	e138      	b.n	801179c <USBD_StdEPReq+0x2b6>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 801152a:	683b      	ldr	r3, [r7, #0]
 801152c:	785b      	ldrb	r3, [r3, #1]
 801152e:	2b03      	cmp	r3, #3
 8011530:	d007      	beq.n	8011542 <USBD_StdEPReq+0x5c>
 8011532:	2b03      	cmp	r3, #3
 8011534:	f300 8127 	bgt.w	8011786 <USBD_StdEPReq+0x2a0>
 8011538:	2b00      	cmp	r3, #0
 801153a:	d07d      	beq.n	8011638 <USBD_StdEPReq+0x152>
 801153c:	2b01      	cmp	r3, #1
 801153e:	d03c      	beq.n	80115ba <USBD_StdEPReq+0xd4>
 8011540:	e121      	b.n	8011786 <USBD_StdEPReq+0x2a0>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011548:	b2db      	uxtb	r3, r3
 801154a:	2b02      	cmp	r3, #2
 801154c:	d002      	beq.n	8011554 <USBD_StdEPReq+0x6e>
 801154e:	2b03      	cmp	r3, #3
 8011550:	d016      	beq.n	8011580 <USBD_StdEPReq+0x9a>
 8011552:	e02c      	b.n	80115ae <USBD_StdEPReq+0xc8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011554:	7bbb      	ldrb	r3, [r7, #14]
 8011556:	2b00      	cmp	r3, #0
 8011558:	d00d      	beq.n	8011576 <USBD_StdEPReq+0x90>
 801155a:	7bbb      	ldrb	r3, [r7, #14]
 801155c:	2b80      	cmp	r3, #128	; 0x80
 801155e:	d00a      	beq.n	8011576 <USBD_StdEPReq+0x90>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8011560:	7bbb      	ldrb	r3, [r7, #14]
 8011562:	4619      	mov	r1, r3
 8011564:	6878      	ldr	r0, [r7, #4]
 8011566:	f001 fa01 	bl	801296c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801156a:	2180      	movs	r1, #128	; 0x80
 801156c:	6878      	ldr	r0, [r7, #4]
 801156e:	f001 f9fd 	bl	801296c <USBD_LL_StallEP>
 8011572:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8011574:	e020      	b.n	80115b8 <USBD_StdEPReq+0xd2>
          USBD_CtlError(pdev, req);
 8011576:	6839      	ldr	r1, [r7, #0]
 8011578:	6878      	ldr	r0, [r7, #4]
 801157a:	f000 fc43 	bl	8011e04 <USBD_CtlError>
        break;
 801157e:	e01b      	b.n	80115b8 <USBD_StdEPReq+0xd2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8011580:	683b      	ldr	r3, [r7, #0]
 8011582:	885b      	ldrh	r3, [r3, #2]
 8011584:	2b00      	cmp	r3, #0
 8011586:	d10e      	bne.n	80115a6 <USBD_StdEPReq+0xc0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011588:	7bbb      	ldrb	r3, [r7, #14]
 801158a:	2b00      	cmp	r3, #0
 801158c:	d00b      	beq.n	80115a6 <USBD_StdEPReq+0xc0>
 801158e:	7bbb      	ldrb	r3, [r7, #14]
 8011590:	2b80      	cmp	r3, #128	; 0x80
 8011592:	d008      	beq.n	80115a6 <USBD_StdEPReq+0xc0>
 8011594:	683b      	ldr	r3, [r7, #0]
 8011596:	88db      	ldrh	r3, [r3, #6]
 8011598:	2b00      	cmp	r3, #0
 801159a:	d104      	bne.n	80115a6 <USBD_StdEPReq+0xc0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 801159c:	7bbb      	ldrb	r3, [r7, #14]
 801159e:	4619      	mov	r1, r3
 80115a0:	6878      	ldr	r0, [r7, #4]
 80115a2:	f001 f9e3 	bl	801296c <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 80115a6:	6878      	ldr	r0, [r7, #4]
 80115a8:	f000 fcf7 	bl	8011f9a <USBD_CtlSendStatus>

        break;
 80115ac:	e004      	b.n	80115b8 <USBD_StdEPReq+0xd2>

      default:
        USBD_CtlError(pdev, req);
 80115ae:	6839      	ldr	r1, [r7, #0]
 80115b0:	6878      	ldr	r0, [r7, #4]
 80115b2:	f000 fc27 	bl	8011e04 <USBD_CtlError>
        break;
 80115b6:	bf00      	nop
      }
      break;
 80115b8:	e0ea      	b.n	8011790 <USBD_StdEPReq+0x2aa>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80115c0:	b2db      	uxtb	r3, r3
 80115c2:	2b02      	cmp	r3, #2
 80115c4:	d002      	beq.n	80115cc <USBD_StdEPReq+0xe6>
 80115c6:	2b03      	cmp	r3, #3
 80115c8:	d016      	beq.n	80115f8 <USBD_StdEPReq+0x112>
 80115ca:	e02e      	b.n	801162a <USBD_StdEPReq+0x144>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80115cc:	7bbb      	ldrb	r3, [r7, #14]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d00d      	beq.n	80115ee <USBD_StdEPReq+0x108>
 80115d2:	7bbb      	ldrb	r3, [r7, #14]
 80115d4:	2b80      	cmp	r3, #128	; 0x80
 80115d6:	d00a      	beq.n	80115ee <USBD_StdEPReq+0x108>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80115d8:	7bbb      	ldrb	r3, [r7, #14]
 80115da:	4619      	mov	r1, r3
 80115dc:	6878      	ldr	r0, [r7, #4]
 80115de:	f001 f9c5 	bl	801296c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80115e2:	2180      	movs	r1, #128	; 0x80
 80115e4:	6878      	ldr	r0, [r7, #4]
 80115e6:	f001 f9c1 	bl	801296c <USBD_LL_StallEP>
 80115ea:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80115ec:	e023      	b.n	8011636 <USBD_StdEPReq+0x150>
          USBD_CtlError(pdev, req);
 80115ee:	6839      	ldr	r1, [r7, #0]
 80115f0:	6878      	ldr	r0, [r7, #4]
 80115f2:	f000 fc07 	bl	8011e04 <USBD_CtlError>
        break;
 80115f6:	e01e      	b.n	8011636 <USBD_StdEPReq+0x150>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80115f8:	683b      	ldr	r3, [r7, #0]
 80115fa:	885b      	ldrh	r3, [r3, #2]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d119      	bne.n	8011634 <USBD_StdEPReq+0x14e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8011600:	7bbb      	ldrb	r3, [r7, #14]
 8011602:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011606:	2b00      	cmp	r3, #0
 8011608:	d004      	beq.n	8011614 <USBD_StdEPReq+0x12e>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801160a:	7bbb      	ldrb	r3, [r7, #14]
 801160c:	4619      	mov	r1, r3
 801160e:	6878      	ldr	r0, [r7, #4]
 8011610:	f001 f9cb 	bl	80129aa <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8011614:	6878      	ldr	r0, [r7, #4]
 8011616:	f000 fcc0 	bl	8011f9a <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011620:	689b      	ldr	r3, [r3, #8]
 8011622:	6839      	ldr	r1, [r7, #0]
 8011624:	6878      	ldr	r0, [r7, #4]
 8011626:	4798      	blx	r3
        }
        break;
 8011628:	e004      	b.n	8011634 <USBD_StdEPReq+0x14e>

      default:
        USBD_CtlError(pdev, req);
 801162a:	6839      	ldr	r1, [r7, #0]
 801162c:	6878      	ldr	r0, [r7, #4]
 801162e:	f000 fbe9 	bl	8011e04 <USBD_CtlError>
        break;
 8011632:	e000      	b.n	8011636 <USBD_StdEPReq+0x150>
        break;
 8011634:	bf00      	nop
      }
      break;
 8011636:	e0ab      	b.n	8011790 <USBD_StdEPReq+0x2aa>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801163e:	b2db      	uxtb	r3, r3
 8011640:	2b02      	cmp	r3, #2
 8011642:	d002      	beq.n	801164a <USBD_StdEPReq+0x164>
 8011644:	2b03      	cmp	r3, #3
 8011646:	d032      	beq.n	80116ae <USBD_StdEPReq+0x1c8>
 8011648:	e097      	b.n	801177a <USBD_StdEPReq+0x294>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801164a:	7bbb      	ldrb	r3, [r7, #14]
 801164c:	2b00      	cmp	r3, #0
 801164e:	d007      	beq.n	8011660 <USBD_StdEPReq+0x17a>
 8011650:	7bbb      	ldrb	r3, [r7, #14]
 8011652:	2b80      	cmp	r3, #128	; 0x80
 8011654:	d004      	beq.n	8011660 <USBD_StdEPReq+0x17a>
        {
          USBD_CtlError(pdev, req);
 8011656:	6839      	ldr	r1, [r7, #0]
 8011658:	6878      	ldr	r0, [r7, #4]
 801165a:	f000 fbd3 	bl	8011e04 <USBD_CtlError>
          break;
 801165e:	e091      	b.n	8011784 <USBD_StdEPReq+0x29e>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011660:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011664:	2b00      	cmp	r3, #0
 8011666:	da0b      	bge.n	8011680 <USBD_StdEPReq+0x19a>
 8011668:	7bbb      	ldrb	r3, [r7, #14]
 801166a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801166e:	4613      	mov	r3, r2
 8011670:	009b      	lsls	r3, r3, #2
 8011672:	4413      	add	r3, r2
 8011674:	009b      	lsls	r3, r3, #2
 8011676:	3310      	adds	r3, #16
 8011678:	687a      	ldr	r2, [r7, #4]
 801167a:	4413      	add	r3, r2
 801167c:	3304      	adds	r3, #4
 801167e:	e00b      	b.n	8011698 <USBD_StdEPReq+0x1b2>
              &pdev->ep_out[ep_addr & 0x7FU];
 8011680:	7bbb      	ldrb	r3, [r7, #14]
 8011682:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011686:	4613      	mov	r3, r2
 8011688:	009b      	lsls	r3, r3, #2
 801168a:	4413      	add	r3, r2
 801168c:	009b      	lsls	r3, r3, #2
 801168e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011692:	687a      	ldr	r2, [r7, #4]
 8011694:	4413      	add	r3, r2
 8011696:	3304      	adds	r3, #4
 8011698:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 801169a:	68bb      	ldr	r3, [r7, #8]
 801169c:	2200      	movs	r2, #0
 801169e:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80116a0:	68bb      	ldr	r3, [r7, #8]
 80116a2:	2202      	movs	r2, #2
 80116a4:	4619      	mov	r1, r3
 80116a6:	6878      	ldr	r0, [r7, #4]
 80116a8:	f000 fc1d 	bl	8011ee6 <USBD_CtlSendData>
        break;
 80116ac:	e06a      	b.n	8011784 <USBD_StdEPReq+0x29e>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 80116ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	da11      	bge.n	80116da <USBD_StdEPReq+0x1f4>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80116b6:	7bbb      	ldrb	r3, [r7, #14]
 80116b8:	f003 020f 	and.w	r2, r3, #15
 80116bc:	6879      	ldr	r1, [r7, #4]
 80116be:	4613      	mov	r3, r2
 80116c0:	009b      	lsls	r3, r3, #2
 80116c2:	4413      	add	r3, r2
 80116c4:	009b      	lsls	r3, r3, #2
 80116c6:	440b      	add	r3, r1
 80116c8:	3324      	adds	r3, #36	; 0x24
 80116ca:	881b      	ldrh	r3, [r3, #0]
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d117      	bne.n	8011700 <USBD_StdEPReq+0x21a>
          {
            USBD_CtlError(pdev, req);
 80116d0:	6839      	ldr	r1, [r7, #0]
 80116d2:	6878      	ldr	r0, [r7, #4]
 80116d4:	f000 fb96 	bl	8011e04 <USBD_CtlError>
            break;
 80116d8:	e054      	b.n	8011784 <USBD_StdEPReq+0x29e>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80116da:	7bbb      	ldrb	r3, [r7, #14]
 80116dc:	f003 020f 	and.w	r2, r3, #15
 80116e0:	6879      	ldr	r1, [r7, #4]
 80116e2:	4613      	mov	r3, r2
 80116e4:	009b      	lsls	r3, r3, #2
 80116e6:	4413      	add	r3, r2
 80116e8:	009b      	lsls	r3, r3, #2
 80116ea:	440b      	add	r3, r1
 80116ec:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80116f0:	881b      	ldrh	r3, [r3, #0]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d104      	bne.n	8011700 <USBD_StdEPReq+0x21a>
          {
            USBD_CtlError(pdev, req);
 80116f6:	6839      	ldr	r1, [r7, #0]
 80116f8:	6878      	ldr	r0, [r7, #4]
 80116fa:	f000 fb83 	bl	8011e04 <USBD_CtlError>
            break;
 80116fe:	e041      	b.n	8011784 <USBD_StdEPReq+0x29e>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011700:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011704:	2b00      	cmp	r3, #0
 8011706:	da0b      	bge.n	8011720 <USBD_StdEPReq+0x23a>
 8011708:	7bbb      	ldrb	r3, [r7, #14]
 801170a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801170e:	4613      	mov	r3, r2
 8011710:	009b      	lsls	r3, r3, #2
 8011712:	4413      	add	r3, r2
 8011714:	009b      	lsls	r3, r3, #2
 8011716:	3310      	adds	r3, #16
 8011718:	687a      	ldr	r2, [r7, #4]
 801171a:	4413      	add	r3, r2
 801171c:	3304      	adds	r3, #4
 801171e:	e00b      	b.n	8011738 <USBD_StdEPReq+0x252>
              &pdev->ep_out[ep_addr & 0x7FU];
 8011720:	7bbb      	ldrb	r3, [r7, #14]
 8011722:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011726:	4613      	mov	r3, r2
 8011728:	009b      	lsls	r3, r3, #2
 801172a:	4413      	add	r3, r2
 801172c:	009b      	lsls	r3, r3, #2
 801172e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011732:	687a      	ldr	r2, [r7, #4]
 8011734:	4413      	add	r3, r2
 8011736:	3304      	adds	r3, #4
 8011738:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801173a:	7bbb      	ldrb	r3, [r7, #14]
 801173c:	2b00      	cmp	r3, #0
 801173e:	d002      	beq.n	8011746 <USBD_StdEPReq+0x260>
 8011740:	7bbb      	ldrb	r3, [r7, #14]
 8011742:	2b80      	cmp	r3, #128	; 0x80
 8011744:	d103      	bne.n	801174e <USBD_StdEPReq+0x268>
          {
            pep->status = 0x0000U;
 8011746:	68bb      	ldr	r3, [r7, #8]
 8011748:	2200      	movs	r2, #0
 801174a:	601a      	str	r2, [r3, #0]
 801174c:	e00e      	b.n	801176c <USBD_StdEPReq+0x286>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801174e:	7bbb      	ldrb	r3, [r7, #14]
 8011750:	4619      	mov	r1, r3
 8011752:	6878      	ldr	r0, [r7, #4]
 8011754:	f001 f948 	bl	80129e8 <USBD_LL_IsStallEP>
 8011758:	4603      	mov	r3, r0
 801175a:	2b00      	cmp	r3, #0
 801175c:	d003      	beq.n	8011766 <USBD_StdEPReq+0x280>
          {
            pep->status = 0x0001U;
 801175e:	68bb      	ldr	r3, [r7, #8]
 8011760:	2201      	movs	r2, #1
 8011762:	601a      	str	r2, [r3, #0]
 8011764:	e002      	b.n	801176c <USBD_StdEPReq+0x286>
          }
          else
          {
            pep->status = 0x0000U;
 8011766:	68bb      	ldr	r3, [r7, #8]
 8011768:	2200      	movs	r2, #0
 801176a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801176c:	68bb      	ldr	r3, [r7, #8]
 801176e:	2202      	movs	r2, #2
 8011770:	4619      	mov	r1, r3
 8011772:	6878      	ldr	r0, [r7, #4]
 8011774:	f000 fbb7 	bl	8011ee6 <USBD_CtlSendData>
          break;
 8011778:	e004      	b.n	8011784 <USBD_StdEPReq+0x29e>

      default:
        USBD_CtlError(pdev, req);
 801177a:	6839      	ldr	r1, [r7, #0]
 801177c:	6878      	ldr	r0, [r7, #4]
 801177e:	f000 fb41 	bl	8011e04 <USBD_CtlError>
        break;
 8011782:	bf00      	nop
      }
      break;
 8011784:	e004      	b.n	8011790 <USBD_StdEPReq+0x2aa>

    default:
      USBD_CtlError(pdev, req);
 8011786:	6839      	ldr	r1, [r7, #0]
 8011788:	6878      	ldr	r0, [r7, #4]
 801178a:	f000 fb3b 	bl	8011e04 <USBD_CtlError>
      break;
 801178e:	bf00      	nop
    }
    break;
 8011790:	e004      	b.n	801179c <USBD_StdEPReq+0x2b6>

  default:
    USBD_CtlError(pdev, req);
 8011792:	6839      	ldr	r1, [r7, #0]
 8011794:	6878      	ldr	r0, [r7, #4]
 8011796:	f000 fb35 	bl	8011e04 <USBD_CtlError>
    break;
 801179a:	bf00      	nop
  }

  return ret;
 801179c:	7bfb      	ldrb	r3, [r7, #15]
}
 801179e:	4618      	mov	r0, r3
 80117a0:	3710      	adds	r7, #16
 80117a2:	46bd      	mov	sp, r7
 80117a4:	bd80      	pop	{r7, pc}
	...

080117a8 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b084      	sub	sp, #16
 80117ac:	af00      	add	r7, sp, #0
 80117ae:	6078      	str	r0, [r7, #4]
 80117b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80117b2:	2300      	movs	r3, #0
 80117b4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80117b6:	2300      	movs	r3, #0
 80117b8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80117ba:	2300      	movs	r3, #0
 80117bc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80117be:	683b      	ldr	r3, [r7, #0]
 80117c0:	885b      	ldrh	r3, [r3, #2]
 80117c2:	0a1b      	lsrs	r3, r3, #8
 80117c4:	b29b      	uxth	r3, r3
 80117c6:	3b01      	subs	r3, #1
 80117c8:	2b06      	cmp	r3, #6
 80117ca:	f200 8128 	bhi.w	8011a1e <USBD_GetDescriptor+0x276>
 80117ce:	a201      	add	r2, pc, #4	; (adr r2, 80117d4 <USBD_GetDescriptor+0x2c>)
 80117d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117d4:	080117f1 	.word	0x080117f1
 80117d8:	08011809 	.word	0x08011809
 80117dc:	08011849 	.word	0x08011849
 80117e0:	08011a1f 	.word	0x08011a1f
 80117e4:	08011a1f 	.word	0x08011a1f
 80117e8:	080119bf 	.word	0x080119bf
 80117ec:	080119eb 	.word	0x080119eb
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	687a      	ldr	r2, [r7, #4]
 80117fa:	7c12      	ldrb	r2, [r2, #16]
 80117fc:	f107 0108 	add.w	r1, r7, #8
 8011800:	4610      	mov	r0, r2
 8011802:	4798      	blx	r3
 8011804:	60f8      	str	r0, [r7, #12]
    break;
 8011806:	e112      	b.n	8011a2e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	7c1b      	ldrb	r3, [r3, #16]
 801180c:	2b00      	cmp	r3, #0
 801180e:	d10d      	bne.n	801182c <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011818:	f107 0208 	add.w	r2, r7, #8
 801181c:	4610      	mov	r0, r2
 801181e:	4798      	blx	r3
 8011820:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	3301      	adds	r3, #1
 8011826:	2202      	movs	r2, #2
 8011828:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 801182a:	e100      	b.n	8011a2e <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011834:	f107 0208 	add.w	r2, r7, #8
 8011838:	4610      	mov	r0, r2
 801183a:	4798      	blx	r3
 801183c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	3301      	adds	r3, #1
 8011842:	2202      	movs	r2, #2
 8011844:	701a      	strb	r2, [r3, #0]
    break;
 8011846:	e0f2      	b.n	8011a2e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	885b      	ldrh	r3, [r3, #2]
 801184c:	b2db      	uxtb	r3, r3
 801184e:	2b05      	cmp	r3, #5
 8011850:	f200 80ac 	bhi.w	80119ac <USBD_GetDescriptor+0x204>
 8011854:	a201      	add	r2, pc, #4	; (adr r2, 801185c <USBD_GetDescriptor+0xb4>)
 8011856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801185a:	bf00      	nop
 801185c:	08011875 	.word	0x08011875
 8011860:	080118a9 	.word	0x080118a9
 8011864:	080118dd 	.word	0x080118dd
 8011868:	08011911 	.word	0x08011911
 801186c:	08011945 	.word	0x08011945
 8011870:	08011979 	.word	0x08011979
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801187a:	685b      	ldr	r3, [r3, #4]
 801187c:	2b00      	cmp	r3, #0
 801187e:	d00b      	beq.n	8011898 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011886:	685b      	ldr	r3, [r3, #4]
 8011888:	687a      	ldr	r2, [r7, #4]
 801188a:	7c12      	ldrb	r2, [r2, #16]
 801188c:	f107 0108 	add.w	r1, r7, #8
 8011890:	4610      	mov	r0, r2
 8011892:	4798      	blx	r3
 8011894:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011896:	e091      	b.n	80119bc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011898:	6839      	ldr	r1, [r7, #0]
 801189a:	6878      	ldr	r0, [r7, #4]
 801189c:	f000 fab2 	bl	8011e04 <USBD_CtlError>
        err++;
 80118a0:	7afb      	ldrb	r3, [r7, #11]
 80118a2:	3301      	adds	r3, #1
 80118a4:	72fb      	strb	r3, [r7, #11]
      break;
 80118a6:	e089      	b.n	80119bc <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80118ae:	689b      	ldr	r3, [r3, #8]
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d00b      	beq.n	80118cc <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80118ba:	689b      	ldr	r3, [r3, #8]
 80118bc:	687a      	ldr	r2, [r7, #4]
 80118be:	7c12      	ldrb	r2, [r2, #16]
 80118c0:	f107 0108 	add.w	r1, r7, #8
 80118c4:	4610      	mov	r0, r2
 80118c6:	4798      	blx	r3
 80118c8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80118ca:	e077      	b.n	80119bc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80118cc:	6839      	ldr	r1, [r7, #0]
 80118ce:	6878      	ldr	r0, [r7, #4]
 80118d0:	f000 fa98 	bl	8011e04 <USBD_CtlError>
        err++;
 80118d4:	7afb      	ldrb	r3, [r7, #11]
 80118d6:	3301      	adds	r3, #1
 80118d8:	72fb      	strb	r3, [r7, #11]
      break;
 80118da:	e06f      	b.n	80119bc <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80118e2:	68db      	ldr	r3, [r3, #12]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d00b      	beq.n	8011900 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80118ee:	68db      	ldr	r3, [r3, #12]
 80118f0:	687a      	ldr	r2, [r7, #4]
 80118f2:	7c12      	ldrb	r2, [r2, #16]
 80118f4:	f107 0108 	add.w	r1, r7, #8
 80118f8:	4610      	mov	r0, r2
 80118fa:	4798      	blx	r3
 80118fc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80118fe:	e05d      	b.n	80119bc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011900:	6839      	ldr	r1, [r7, #0]
 8011902:	6878      	ldr	r0, [r7, #4]
 8011904:	f000 fa7e 	bl	8011e04 <USBD_CtlError>
        err++;
 8011908:	7afb      	ldrb	r3, [r7, #11]
 801190a:	3301      	adds	r3, #1
 801190c:	72fb      	strb	r3, [r7, #11]
      break;
 801190e:	e055      	b.n	80119bc <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011916:	691b      	ldr	r3, [r3, #16]
 8011918:	2b00      	cmp	r3, #0
 801191a:	d00b      	beq.n	8011934 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011922:	691b      	ldr	r3, [r3, #16]
 8011924:	687a      	ldr	r2, [r7, #4]
 8011926:	7c12      	ldrb	r2, [r2, #16]
 8011928:	f107 0108 	add.w	r1, r7, #8
 801192c:	4610      	mov	r0, r2
 801192e:	4798      	blx	r3
 8011930:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011932:	e043      	b.n	80119bc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011934:	6839      	ldr	r1, [r7, #0]
 8011936:	6878      	ldr	r0, [r7, #4]
 8011938:	f000 fa64 	bl	8011e04 <USBD_CtlError>
        err++;
 801193c:	7afb      	ldrb	r3, [r7, #11]
 801193e:	3301      	adds	r3, #1
 8011940:	72fb      	strb	r3, [r7, #11]
      break;
 8011942:	e03b      	b.n	80119bc <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801194a:	695b      	ldr	r3, [r3, #20]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d00b      	beq.n	8011968 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011956:	695b      	ldr	r3, [r3, #20]
 8011958:	687a      	ldr	r2, [r7, #4]
 801195a:	7c12      	ldrb	r2, [r2, #16]
 801195c:	f107 0108 	add.w	r1, r7, #8
 8011960:	4610      	mov	r0, r2
 8011962:	4798      	blx	r3
 8011964:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011966:	e029      	b.n	80119bc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011968:	6839      	ldr	r1, [r7, #0]
 801196a:	6878      	ldr	r0, [r7, #4]
 801196c:	f000 fa4a 	bl	8011e04 <USBD_CtlError>
        err++;
 8011970:	7afb      	ldrb	r3, [r7, #11]
 8011972:	3301      	adds	r3, #1
 8011974:	72fb      	strb	r3, [r7, #11]
      break;
 8011976:	e021      	b.n	80119bc <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801197e:	699b      	ldr	r3, [r3, #24]
 8011980:	2b00      	cmp	r3, #0
 8011982:	d00b      	beq.n	801199c <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801198a:	699b      	ldr	r3, [r3, #24]
 801198c:	687a      	ldr	r2, [r7, #4]
 801198e:	7c12      	ldrb	r2, [r2, #16]
 8011990:	f107 0108 	add.w	r1, r7, #8
 8011994:	4610      	mov	r0, r2
 8011996:	4798      	blx	r3
 8011998:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801199a:	e00f      	b.n	80119bc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 801199c:	6839      	ldr	r1, [r7, #0]
 801199e:	6878      	ldr	r0, [r7, #4]
 80119a0:	f000 fa30 	bl	8011e04 <USBD_CtlError>
        err++;
 80119a4:	7afb      	ldrb	r3, [r7, #11]
 80119a6:	3301      	adds	r3, #1
 80119a8:	72fb      	strb	r3, [r7, #11]
      break;
 80119aa:	e007      	b.n	80119bc <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 80119ac:	6839      	ldr	r1, [r7, #0]
 80119ae:	6878      	ldr	r0, [r7, #4]
 80119b0:	f000 fa28 	bl	8011e04 <USBD_CtlError>
      err++;
 80119b4:	7afb      	ldrb	r3, [r7, #11]
 80119b6:	3301      	adds	r3, #1
 80119b8:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 80119ba:	bf00      	nop
    }
    break;
 80119bc:	e037      	b.n	8011a2e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	7c1b      	ldrb	r3, [r3, #16]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d109      	bne.n	80119da <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80119ce:	f107 0208 	add.w	r2, r7, #8
 80119d2:	4610      	mov	r0, r2
 80119d4:	4798      	blx	r3
 80119d6:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80119d8:	e029      	b.n	8011a2e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80119da:	6839      	ldr	r1, [r7, #0]
 80119dc:	6878      	ldr	r0, [r7, #4]
 80119de:	f000 fa11 	bl	8011e04 <USBD_CtlError>
      err++;
 80119e2:	7afb      	ldrb	r3, [r7, #11]
 80119e4:	3301      	adds	r3, #1
 80119e6:	72fb      	strb	r3, [r7, #11]
    break;
 80119e8:	e021      	b.n	8011a2e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	7c1b      	ldrb	r3, [r3, #16]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d10d      	bne.n	8011a0e <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80119fa:	f107 0208 	add.w	r2, r7, #8
 80119fe:	4610      	mov	r0, r2
 8011a00:	4798      	blx	r3
 8011a02:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	3301      	adds	r3, #1
 8011a08:	2207      	movs	r2, #7
 8011a0a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8011a0c:	e00f      	b.n	8011a2e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8011a0e:	6839      	ldr	r1, [r7, #0]
 8011a10:	6878      	ldr	r0, [r7, #4]
 8011a12:	f000 f9f7 	bl	8011e04 <USBD_CtlError>
      err++;
 8011a16:	7afb      	ldrb	r3, [r7, #11]
 8011a18:	3301      	adds	r3, #1
 8011a1a:	72fb      	strb	r3, [r7, #11]
    break;
 8011a1c:	e007      	b.n	8011a2e <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8011a1e:	6839      	ldr	r1, [r7, #0]
 8011a20:	6878      	ldr	r0, [r7, #4]
 8011a22:	f000 f9ef 	bl	8011e04 <USBD_CtlError>
    err++;
 8011a26:	7afb      	ldrb	r3, [r7, #11]
 8011a28:	3301      	adds	r3, #1
 8011a2a:	72fb      	strb	r3, [r7, #11]
    break;
 8011a2c:	bf00      	nop
  }

  if (err != 0U)
 8011a2e:	7afb      	ldrb	r3, [r7, #11]
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d11e      	bne.n	8011a72 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8011a34:	683b      	ldr	r3, [r7, #0]
 8011a36:	88db      	ldrh	r3, [r3, #6]
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d016      	beq.n	8011a6a <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8011a3c:	893b      	ldrh	r3, [r7, #8]
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d00e      	beq.n	8011a60 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8011a42:	683b      	ldr	r3, [r7, #0]
 8011a44:	88da      	ldrh	r2, [r3, #6]
 8011a46:	893b      	ldrh	r3, [r7, #8]
 8011a48:	4293      	cmp	r3, r2
 8011a4a:	bf28      	it	cs
 8011a4c:	4613      	movcs	r3, r2
 8011a4e:	b29b      	uxth	r3, r3
 8011a50:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8011a52:	893b      	ldrh	r3, [r7, #8]
 8011a54:	461a      	mov	r2, r3
 8011a56:	68f9      	ldr	r1, [r7, #12]
 8011a58:	6878      	ldr	r0, [r7, #4]
 8011a5a:	f000 fa44 	bl	8011ee6 <USBD_CtlSendData>
 8011a5e:	e009      	b.n	8011a74 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8011a60:	6839      	ldr	r1, [r7, #0]
 8011a62:	6878      	ldr	r0, [r7, #4]
 8011a64:	f000 f9ce 	bl	8011e04 <USBD_CtlError>
 8011a68:	e004      	b.n	8011a74 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8011a6a:	6878      	ldr	r0, [r7, #4]
 8011a6c:	f000 fa95 	bl	8011f9a <USBD_CtlSendStatus>
 8011a70:	e000      	b.n	8011a74 <USBD_GetDescriptor+0x2cc>
    return;
 8011a72:	bf00      	nop
    }
  }
}
 8011a74:	3710      	adds	r7, #16
 8011a76:	46bd      	mov	sp, r7
 8011a78:	bd80      	pop	{r7, pc}
 8011a7a:	bf00      	nop

08011a7c <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011a7c:	b580      	push	{r7, lr}
 8011a7e:	b084      	sub	sp, #16
 8011a80:	af00      	add	r7, sp, #0
 8011a82:	6078      	str	r0, [r7, #4]
 8011a84:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011a86:	683b      	ldr	r3, [r7, #0]
 8011a88:	889b      	ldrh	r3, [r3, #4]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d131      	bne.n	8011af2 <USBD_SetAddress+0x76>
 8011a8e:	683b      	ldr	r3, [r7, #0]
 8011a90:	88db      	ldrh	r3, [r3, #6]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d12d      	bne.n	8011af2 <USBD_SetAddress+0x76>
 8011a96:	683b      	ldr	r3, [r7, #0]
 8011a98:	885b      	ldrh	r3, [r3, #2]
 8011a9a:	2b7f      	cmp	r3, #127	; 0x7f
 8011a9c:	d829      	bhi.n	8011af2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8011a9e:	683b      	ldr	r3, [r7, #0]
 8011aa0:	885b      	ldrh	r3, [r3, #2]
 8011aa2:	b2db      	uxtb	r3, r3
 8011aa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011aa8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011ab0:	b2db      	uxtb	r3, r3
 8011ab2:	2b03      	cmp	r3, #3
 8011ab4:	d104      	bne.n	8011ac0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8011ab6:	6839      	ldr	r1, [r7, #0]
 8011ab8:	6878      	ldr	r0, [r7, #4]
 8011aba:	f000 f9a3 	bl	8011e04 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011abe:	e01d      	b.n	8011afc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	7bfa      	ldrb	r2, [r7, #15]
 8011ac4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011ac8:	7bfb      	ldrb	r3, [r7, #15]
 8011aca:	4619      	mov	r1, r3
 8011acc:	6878      	ldr	r0, [r7, #4]
 8011ace:	f000 ffb7 	bl	8012a40 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8011ad2:	6878      	ldr	r0, [r7, #4]
 8011ad4:	f000 fa61 	bl	8011f9a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011ad8:	7bfb      	ldrb	r3, [r7, #15]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d004      	beq.n	8011ae8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2202      	movs	r2, #2
 8011ae2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ae6:	e009      	b.n	8011afc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	2201      	movs	r2, #1
 8011aec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011af0:	e004      	b.n	8011afc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8011af2:	6839      	ldr	r1, [r7, #0]
 8011af4:	6878      	ldr	r0, [r7, #4]
 8011af6:	f000 f985 	bl	8011e04 <USBD_CtlError>
  }
}
 8011afa:	bf00      	nop
 8011afc:	bf00      	nop
 8011afe:	3710      	adds	r7, #16
 8011b00:	46bd      	mov	sp, r7
 8011b02:	bd80      	pop	{r7, pc}

08011b04 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	b084      	sub	sp, #16
 8011b08:	af00      	add	r7, sp, #0
 8011b0a:	6078      	str	r0, [r7, #4]
 8011b0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011b0e:	2300      	movs	r3, #0
 8011b10:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8011b12:	683b      	ldr	r3, [r7, #0]
 8011b14:	885b      	ldrh	r3, [r3, #2]
 8011b16:	b2da      	uxtb	r2, r3
 8011b18:	4b4c      	ldr	r3, [pc, #304]	; (8011c4c <USBD_SetConfig+0x148>)
 8011b1a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011b1c:	4b4b      	ldr	r3, [pc, #300]	; (8011c4c <USBD_SetConfig+0x148>)
 8011b1e:	781b      	ldrb	r3, [r3, #0]
 8011b20:	2b01      	cmp	r3, #1
 8011b22:	d905      	bls.n	8011b30 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011b24:	6839      	ldr	r1, [r7, #0]
 8011b26:	6878      	ldr	r0, [r7, #4]
 8011b28:	f000 f96c 	bl	8011e04 <USBD_CtlError>
    return USBD_FAIL;
 8011b2c:	2303      	movs	r3, #3
 8011b2e:	e088      	b.n	8011c42 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011b36:	b2db      	uxtb	r3, r3
 8011b38:	2b02      	cmp	r3, #2
 8011b3a:	d002      	beq.n	8011b42 <USBD_SetConfig+0x3e>
 8011b3c:	2b03      	cmp	r3, #3
 8011b3e:	d025      	beq.n	8011b8c <USBD_SetConfig+0x88>
 8011b40:	e071      	b.n	8011c26 <USBD_SetConfig+0x122>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8011b42:	4b42      	ldr	r3, [pc, #264]	; (8011c4c <USBD_SetConfig+0x148>)
 8011b44:	781b      	ldrb	r3, [r3, #0]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d01c      	beq.n	8011b84 <USBD_SetConfig+0x80>
    {
      pdev->dev_config = cfgidx;
 8011b4a:	4b40      	ldr	r3, [pc, #256]	; (8011c4c <USBD_SetConfig+0x148>)
 8011b4c:	781b      	ldrb	r3, [r3, #0]
 8011b4e:	461a      	mov	r2, r3
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8011b54:	4b3d      	ldr	r3, [pc, #244]	; (8011c4c <USBD_SetConfig+0x148>)
 8011b56:	781b      	ldrb	r3, [r3, #0]
 8011b58:	4619      	mov	r1, r3
 8011b5a:	6878      	ldr	r0, [r7, #4]
 8011b5c:	f7ff f98c 	bl	8010e78 <USBD_SetClassConfig>
 8011b60:	4603      	mov	r3, r0
 8011b62:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8011b64:	7bfb      	ldrb	r3, [r7, #15]
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d004      	beq.n	8011b74 <USBD_SetConfig+0x70>
      {
        USBD_CtlError(pdev, req);
 8011b6a:	6839      	ldr	r1, [r7, #0]
 8011b6c:	6878      	ldr	r0, [r7, #4]
 8011b6e:	f000 f949 	bl	8011e04 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8011b72:	e065      	b.n	8011c40 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8011b74:	6878      	ldr	r0, [r7, #4]
 8011b76:	f000 fa10 	bl	8011f9a <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	2203      	movs	r2, #3
 8011b7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8011b82:	e05d      	b.n	8011c40 <USBD_SetConfig+0x13c>
      (void)USBD_CtlSendStatus(pdev);
 8011b84:	6878      	ldr	r0, [r7, #4]
 8011b86:	f000 fa08 	bl	8011f9a <USBD_CtlSendStatus>
    break;
 8011b8a:	e059      	b.n	8011c40 <USBD_SetConfig+0x13c>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8011b8c:	4b2f      	ldr	r3, [pc, #188]	; (8011c4c <USBD_SetConfig+0x148>)
 8011b8e:	781b      	ldrb	r3, [r3, #0]
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d112      	bne.n	8011bba <USBD_SetConfig+0xb6>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	2202      	movs	r2, #2
 8011b98:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8011b9c:	4b2b      	ldr	r3, [pc, #172]	; (8011c4c <USBD_SetConfig+0x148>)
 8011b9e:	781b      	ldrb	r3, [r3, #0]
 8011ba0:	461a      	mov	r2, r3
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011ba6:	4b29      	ldr	r3, [pc, #164]	; (8011c4c <USBD_SetConfig+0x148>)
 8011ba8:	781b      	ldrb	r3, [r3, #0]
 8011baa:	4619      	mov	r1, r3
 8011bac:	6878      	ldr	r0, [r7, #4]
 8011bae:	f7ff f97f 	bl	8010eb0 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8011bb2:	6878      	ldr	r0, [r7, #4]
 8011bb4:	f000 f9f1 	bl	8011f9a <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8011bb8:	e042      	b.n	8011c40 <USBD_SetConfig+0x13c>
    else if (cfgidx != pdev->dev_config)
 8011bba:	4b24      	ldr	r3, [pc, #144]	; (8011c4c <USBD_SetConfig+0x148>)
 8011bbc:	781b      	ldrb	r3, [r3, #0]
 8011bbe:	461a      	mov	r2, r3
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	685b      	ldr	r3, [r3, #4]
 8011bc4:	429a      	cmp	r2, r3
 8011bc6:	d02a      	beq.n	8011c1e <USBD_SetConfig+0x11a>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	685b      	ldr	r3, [r3, #4]
 8011bcc:	b2db      	uxtb	r3, r3
 8011bce:	4619      	mov	r1, r3
 8011bd0:	6878      	ldr	r0, [r7, #4]
 8011bd2:	f7ff f96d 	bl	8010eb0 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8011bd6:	4b1d      	ldr	r3, [pc, #116]	; (8011c4c <USBD_SetConfig+0x148>)
 8011bd8:	781b      	ldrb	r3, [r3, #0]
 8011bda:	461a      	mov	r2, r3
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8011be0:	4b1a      	ldr	r3, [pc, #104]	; (8011c4c <USBD_SetConfig+0x148>)
 8011be2:	781b      	ldrb	r3, [r3, #0]
 8011be4:	4619      	mov	r1, r3
 8011be6:	6878      	ldr	r0, [r7, #4]
 8011be8:	f7ff f946 	bl	8010e78 <USBD_SetClassConfig>
 8011bec:	4603      	mov	r3, r0
 8011bee:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8011bf0:	7bfb      	ldrb	r3, [r7, #15]
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d00f      	beq.n	8011c16 <USBD_SetConfig+0x112>
        USBD_CtlError(pdev, req);
 8011bf6:	6839      	ldr	r1, [r7, #0]
 8011bf8:	6878      	ldr	r0, [r7, #4]
 8011bfa:	f000 f903 	bl	8011e04 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	685b      	ldr	r3, [r3, #4]
 8011c02:	b2db      	uxtb	r3, r3
 8011c04:	4619      	mov	r1, r3
 8011c06:	6878      	ldr	r0, [r7, #4]
 8011c08:	f7ff f952 	bl	8010eb0 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	2202      	movs	r2, #2
 8011c10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8011c14:	e014      	b.n	8011c40 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8011c16:	6878      	ldr	r0, [r7, #4]
 8011c18:	f000 f9bf 	bl	8011f9a <USBD_CtlSendStatus>
    break;
 8011c1c:	e010      	b.n	8011c40 <USBD_SetConfig+0x13c>
      (void)USBD_CtlSendStatus(pdev);
 8011c1e:	6878      	ldr	r0, [r7, #4]
 8011c20:	f000 f9bb 	bl	8011f9a <USBD_CtlSendStatus>
    break;
 8011c24:	e00c      	b.n	8011c40 <USBD_SetConfig+0x13c>

  default:
    USBD_CtlError(pdev, req);
 8011c26:	6839      	ldr	r1, [r7, #0]
 8011c28:	6878      	ldr	r0, [r7, #4]
 8011c2a:	f000 f8eb 	bl	8011e04 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011c2e:	4b07      	ldr	r3, [pc, #28]	; (8011c4c <USBD_SetConfig+0x148>)
 8011c30:	781b      	ldrb	r3, [r3, #0]
 8011c32:	4619      	mov	r1, r3
 8011c34:	6878      	ldr	r0, [r7, #4]
 8011c36:	f7ff f93b 	bl	8010eb0 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8011c3a:	2303      	movs	r3, #3
 8011c3c:	73fb      	strb	r3, [r7, #15]
    break;
 8011c3e:	bf00      	nop
  }

  return ret;
 8011c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c42:	4618      	mov	r0, r3
 8011c44:	3710      	adds	r7, #16
 8011c46:	46bd      	mov	sp, r7
 8011c48:	bd80      	pop	{r7, pc}
 8011c4a:	bf00      	nop
 8011c4c:	24000380 	.word	0x24000380

08011c50 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011c50:	b580      	push	{r7, lr}
 8011c52:	b082      	sub	sp, #8
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	6078      	str	r0, [r7, #4]
 8011c58:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8011c5a:	683b      	ldr	r3, [r7, #0]
 8011c5c:	88db      	ldrh	r3, [r3, #6]
 8011c5e:	2b01      	cmp	r3, #1
 8011c60:	d004      	beq.n	8011c6c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8011c62:	6839      	ldr	r1, [r7, #0]
 8011c64:	6878      	ldr	r0, [r7, #4]
 8011c66:	f000 f8cd 	bl	8011e04 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8011c6a:	e023      	b.n	8011cb4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011c72:	b2db      	uxtb	r3, r3
 8011c74:	2b02      	cmp	r3, #2
 8011c76:	dc02      	bgt.n	8011c7e <USBD_GetConfig+0x2e>
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	dc03      	bgt.n	8011c84 <USBD_GetConfig+0x34>
 8011c7c:	e015      	b.n	8011caa <USBD_GetConfig+0x5a>
 8011c7e:	2b03      	cmp	r3, #3
 8011c80:	d00b      	beq.n	8011c9a <USBD_GetConfig+0x4a>
 8011c82:	e012      	b.n	8011caa <USBD_GetConfig+0x5a>
      pdev->dev_default_config = 0U;
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	2200      	movs	r2, #0
 8011c88:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	3308      	adds	r3, #8
 8011c8e:	2201      	movs	r2, #1
 8011c90:	4619      	mov	r1, r3
 8011c92:	6878      	ldr	r0, [r7, #4]
 8011c94:	f000 f927 	bl	8011ee6 <USBD_CtlSendData>
      break;
 8011c98:	e00c      	b.n	8011cb4 <USBD_GetConfig+0x64>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	3304      	adds	r3, #4
 8011c9e:	2201      	movs	r2, #1
 8011ca0:	4619      	mov	r1, r3
 8011ca2:	6878      	ldr	r0, [r7, #4]
 8011ca4:	f000 f91f 	bl	8011ee6 <USBD_CtlSendData>
      break;
 8011ca8:	e004      	b.n	8011cb4 <USBD_GetConfig+0x64>
      USBD_CtlError(pdev, req);
 8011caa:	6839      	ldr	r1, [r7, #0]
 8011cac:	6878      	ldr	r0, [r7, #4]
 8011cae:	f000 f8a9 	bl	8011e04 <USBD_CtlError>
      break;
 8011cb2:	bf00      	nop
}
 8011cb4:	bf00      	nop
 8011cb6:	3708      	adds	r7, #8
 8011cb8:	46bd      	mov	sp, r7
 8011cba:	bd80      	pop	{r7, pc}

08011cbc <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011cbc:	b580      	push	{r7, lr}
 8011cbe:	b082      	sub	sp, #8
 8011cc0:	af00      	add	r7, sp, #0
 8011cc2:	6078      	str	r0, [r7, #4]
 8011cc4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011ccc:	b2db      	uxtb	r3, r3
 8011cce:	3b01      	subs	r3, #1
 8011cd0:	2b02      	cmp	r3, #2
 8011cd2:	d81e      	bhi.n	8011d12 <USBD_GetStatus+0x56>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8011cd4:	683b      	ldr	r3, [r7, #0]
 8011cd6:	88db      	ldrh	r3, [r3, #6]
 8011cd8:	2b02      	cmp	r3, #2
 8011cda:	d004      	beq.n	8011ce6 <USBD_GetStatus+0x2a>
    {
      USBD_CtlError(pdev, req);
 8011cdc:	6839      	ldr	r1, [r7, #0]
 8011cde:	6878      	ldr	r0, [r7, #4]
 8011ce0:	f000 f890 	bl	8011e04 <USBD_CtlError>
      break;
 8011ce4:	e01a      	b.n	8011d1c <USBD_GetStatus+0x60>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	2201      	movs	r2, #1
 8011cea:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d005      	beq.n	8011d02 <USBD_GetStatus+0x46>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	68db      	ldr	r3, [r3, #12]
 8011cfa:	f043 0202 	orr.w	r2, r3, #2
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	330c      	adds	r3, #12
 8011d06:	2202      	movs	r2, #2
 8011d08:	4619      	mov	r1, r3
 8011d0a:	6878      	ldr	r0, [r7, #4]
 8011d0c:	f000 f8eb 	bl	8011ee6 <USBD_CtlSendData>
    break;
 8011d10:	e004      	b.n	8011d1c <USBD_GetStatus+0x60>

  default:
    USBD_CtlError(pdev, req);
 8011d12:	6839      	ldr	r1, [r7, #0]
 8011d14:	6878      	ldr	r0, [r7, #4]
 8011d16:	f000 f875 	bl	8011e04 <USBD_CtlError>
    break;
 8011d1a:	bf00      	nop
  }
}
 8011d1c:	bf00      	nop
 8011d1e:	3708      	adds	r7, #8
 8011d20:	46bd      	mov	sp, r7
 8011d22:	bd80      	pop	{r7, pc}

08011d24 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011d24:	b580      	push	{r7, lr}
 8011d26:	b082      	sub	sp, #8
 8011d28:	af00      	add	r7, sp, #0
 8011d2a:	6078      	str	r0, [r7, #4]
 8011d2c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011d2e:	683b      	ldr	r3, [r7, #0]
 8011d30:	885b      	ldrh	r3, [r3, #2]
 8011d32:	2b01      	cmp	r3, #1
 8011d34:	d106      	bne.n	8011d44 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	2201      	movs	r2, #1
 8011d3a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011d3e:	6878      	ldr	r0, [r7, #4]
 8011d40:	f000 f92b 	bl	8011f9a <USBD_CtlSendStatus>
  }
}
 8011d44:	bf00      	nop
 8011d46:	3708      	adds	r7, #8
 8011d48:	46bd      	mov	sp, r7
 8011d4a:	bd80      	pop	{r7, pc}

08011d4c <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011d4c:	b580      	push	{r7, lr}
 8011d4e:	b082      	sub	sp, #8
 8011d50:	af00      	add	r7, sp, #0
 8011d52:	6078      	str	r0, [r7, #4]
 8011d54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011d5c:	b2db      	uxtb	r3, r3
 8011d5e:	3b01      	subs	r3, #1
 8011d60:	2b02      	cmp	r3, #2
 8011d62:	d80b      	bhi.n	8011d7c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011d64:	683b      	ldr	r3, [r7, #0]
 8011d66:	885b      	ldrh	r3, [r3, #2]
 8011d68:	2b01      	cmp	r3, #1
 8011d6a:	d10c      	bne.n	8011d86 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	2200      	movs	r2, #0
 8011d70:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011d74:	6878      	ldr	r0, [r7, #4]
 8011d76:	f000 f910 	bl	8011f9a <USBD_CtlSendStatus>
      }
      break;
 8011d7a:	e004      	b.n	8011d86 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8011d7c:	6839      	ldr	r1, [r7, #0]
 8011d7e:	6878      	ldr	r0, [r7, #4]
 8011d80:	f000 f840 	bl	8011e04 <USBD_CtlError>
      break;
 8011d84:	e000      	b.n	8011d88 <USBD_ClrFeature+0x3c>
      break;
 8011d86:	bf00      	nop
  }
}
 8011d88:	bf00      	nop
 8011d8a:	3708      	adds	r7, #8
 8011d8c:	46bd      	mov	sp, r7
 8011d8e:	bd80      	pop	{r7, pc}

08011d90 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011d90:	b580      	push	{r7, lr}
 8011d92:	b084      	sub	sp, #16
 8011d94:	af00      	add	r7, sp, #0
 8011d96:	6078      	str	r0, [r7, #4]
 8011d98:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011d9a:	683b      	ldr	r3, [r7, #0]
 8011d9c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	781a      	ldrb	r2, [r3, #0]
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011da6:	68fb      	ldr	r3, [r7, #12]
 8011da8:	3301      	adds	r3, #1
 8011daa:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011dac:	68fb      	ldr	r3, [r7, #12]
 8011dae:	781a      	ldrb	r2, [r3, #0]
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	3301      	adds	r3, #1
 8011db8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011dba:	68f8      	ldr	r0, [r7, #12]
 8011dbc:	f7ff fabd 	bl	801133a <SWAPBYTE>
 8011dc0:	4603      	mov	r3, r0
 8011dc2:	461a      	mov	r2, r3
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	3301      	adds	r3, #1
 8011dcc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011dce:	68fb      	ldr	r3, [r7, #12]
 8011dd0:	3301      	adds	r3, #1
 8011dd2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011dd4:	68f8      	ldr	r0, [r7, #12]
 8011dd6:	f7ff fab0 	bl	801133a <SWAPBYTE>
 8011dda:	4603      	mov	r3, r0
 8011ddc:	461a      	mov	r2, r3
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	3301      	adds	r3, #1
 8011de6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	3301      	adds	r3, #1
 8011dec:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011dee:	68f8      	ldr	r0, [r7, #12]
 8011df0:	f7ff faa3 	bl	801133a <SWAPBYTE>
 8011df4:	4603      	mov	r3, r0
 8011df6:	461a      	mov	r2, r3
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	80da      	strh	r2, [r3, #6]
}
 8011dfc:	bf00      	nop
 8011dfe:	3710      	adds	r7, #16
 8011e00:	46bd      	mov	sp, r7
 8011e02:	bd80      	pop	{r7, pc}

08011e04 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011e04:	b580      	push	{r7, lr}
 8011e06:	b082      	sub	sp, #8
 8011e08:	af00      	add	r7, sp, #0
 8011e0a:	6078      	str	r0, [r7, #4]
 8011e0c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8011e0e:	2180      	movs	r1, #128	; 0x80
 8011e10:	6878      	ldr	r0, [r7, #4]
 8011e12:	f000 fdab 	bl	801296c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011e16:	2100      	movs	r1, #0
 8011e18:	6878      	ldr	r0, [r7, #4]
 8011e1a:	f000 fda7 	bl	801296c <USBD_LL_StallEP>
}
 8011e1e:	bf00      	nop
 8011e20:	3708      	adds	r7, #8
 8011e22:	46bd      	mov	sp, r7
 8011e24:	bd80      	pop	{r7, pc}

08011e26 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011e26:	b580      	push	{r7, lr}
 8011e28:	b086      	sub	sp, #24
 8011e2a:	af00      	add	r7, sp, #0
 8011e2c:	60f8      	str	r0, [r7, #12]
 8011e2e:	60b9      	str	r1, [r7, #8]
 8011e30:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011e32:	2300      	movs	r3, #0
 8011e34:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d036      	beq.n	8011eaa <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8011e40:	6938      	ldr	r0, [r7, #16]
 8011e42:	f000 f836 	bl	8011eb2 <USBD_GetLen>
 8011e46:	4603      	mov	r3, r0
 8011e48:	3301      	adds	r3, #1
 8011e4a:	b29b      	uxth	r3, r3
 8011e4c:	005b      	lsls	r3, r3, #1
 8011e4e:	b29a      	uxth	r2, r3
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011e54:	7dfb      	ldrb	r3, [r7, #23]
 8011e56:	68ba      	ldr	r2, [r7, #8]
 8011e58:	4413      	add	r3, r2
 8011e5a:	687a      	ldr	r2, [r7, #4]
 8011e5c:	7812      	ldrb	r2, [r2, #0]
 8011e5e:	701a      	strb	r2, [r3, #0]
  idx++;
 8011e60:	7dfb      	ldrb	r3, [r7, #23]
 8011e62:	3301      	adds	r3, #1
 8011e64:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011e66:	7dfb      	ldrb	r3, [r7, #23]
 8011e68:	68ba      	ldr	r2, [r7, #8]
 8011e6a:	4413      	add	r3, r2
 8011e6c:	2203      	movs	r2, #3
 8011e6e:	701a      	strb	r2, [r3, #0]
  idx++;
 8011e70:	7dfb      	ldrb	r3, [r7, #23]
 8011e72:	3301      	adds	r3, #1
 8011e74:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011e76:	e013      	b.n	8011ea0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8011e78:	7dfb      	ldrb	r3, [r7, #23]
 8011e7a:	68ba      	ldr	r2, [r7, #8]
 8011e7c:	4413      	add	r3, r2
 8011e7e:	693a      	ldr	r2, [r7, #16]
 8011e80:	7812      	ldrb	r2, [r2, #0]
 8011e82:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011e84:	693b      	ldr	r3, [r7, #16]
 8011e86:	3301      	adds	r3, #1
 8011e88:	613b      	str	r3, [r7, #16]
    idx++;
 8011e8a:	7dfb      	ldrb	r3, [r7, #23]
 8011e8c:	3301      	adds	r3, #1
 8011e8e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011e90:	7dfb      	ldrb	r3, [r7, #23]
 8011e92:	68ba      	ldr	r2, [r7, #8]
 8011e94:	4413      	add	r3, r2
 8011e96:	2200      	movs	r2, #0
 8011e98:	701a      	strb	r2, [r3, #0]
    idx++;
 8011e9a:	7dfb      	ldrb	r3, [r7, #23]
 8011e9c:	3301      	adds	r3, #1
 8011e9e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011ea0:	693b      	ldr	r3, [r7, #16]
 8011ea2:	781b      	ldrb	r3, [r3, #0]
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d1e7      	bne.n	8011e78 <USBD_GetString+0x52>
 8011ea8:	e000      	b.n	8011eac <USBD_GetString+0x86>
    return;
 8011eaa:	bf00      	nop
  }
}
 8011eac:	3718      	adds	r7, #24
 8011eae:	46bd      	mov	sp, r7
 8011eb0:	bd80      	pop	{r7, pc}

08011eb2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011eb2:	b480      	push	{r7}
 8011eb4:	b085      	sub	sp, #20
 8011eb6:	af00      	add	r7, sp, #0
 8011eb8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011eba:	2300      	movs	r3, #0
 8011ebc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011ec2:	e005      	b.n	8011ed0 <USBD_GetLen+0x1e>
  {
    len++;
 8011ec4:	7bfb      	ldrb	r3, [r7, #15]
 8011ec6:	3301      	adds	r3, #1
 8011ec8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011eca:	68bb      	ldr	r3, [r7, #8]
 8011ecc:	3301      	adds	r3, #1
 8011ece:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011ed0:	68bb      	ldr	r3, [r7, #8]
 8011ed2:	781b      	ldrb	r3, [r3, #0]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d1f5      	bne.n	8011ec4 <USBD_GetLen+0x12>
  }

  return len;
 8011ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011eda:	4618      	mov	r0, r3
 8011edc:	3714      	adds	r7, #20
 8011ede:	46bd      	mov	sp, r7
 8011ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ee4:	4770      	bx	lr

08011ee6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011ee6:	b580      	push	{r7, lr}
 8011ee8:	b084      	sub	sp, #16
 8011eea:	af00      	add	r7, sp, #0
 8011eec:	60f8      	str	r0, [r7, #12]
 8011eee:	60b9      	str	r1, [r7, #8]
 8011ef0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	2202      	movs	r2, #2
 8011ef6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	687a      	ldr	r2, [r7, #4]
 8011efe:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	687a      	ldr	r2, [r7, #4]
 8011f04:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	68ba      	ldr	r2, [r7, #8]
 8011f0a:	2100      	movs	r1, #0
 8011f0c:	68f8      	ldr	r0, [r7, #12]
 8011f0e:	f000 fdb6 	bl	8012a7e <USBD_LL_Transmit>

  return USBD_OK;
 8011f12:	2300      	movs	r3, #0
}
 8011f14:	4618      	mov	r0, r3
 8011f16:	3710      	adds	r7, #16
 8011f18:	46bd      	mov	sp, r7
 8011f1a:	bd80      	pop	{r7, pc}

08011f1c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011f1c:	b580      	push	{r7, lr}
 8011f1e:	b084      	sub	sp, #16
 8011f20:	af00      	add	r7, sp, #0
 8011f22:	60f8      	str	r0, [r7, #12]
 8011f24:	60b9      	str	r1, [r7, #8]
 8011f26:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	68ba      	ldr	r2, [r7, #8]
 8011f2c:	2100      	movs	r1, #0
 8011f2e:	68f8      	ldr	r0, [r7, #12]
 8011f30:	f000 fda5 	bl	8012a7e <USBD_LL_Transmit>

  return USBD_OK;
 8011f34:	2300      	movs	r3, #0
}
 8011f36:	4618      	mov	r0, r3
 8011f38:	3710      	adds	r7, #16
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bd80      	pop	{r7, pc}

08011f3e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8011f3e:	b580      	push	{r7, lr}
 8011f40:	b084      	sub	sp, #16
 8011f42:	af00      	add	r7, sp, #0
 8011f44:	60f8      	str	r0, [r7, #12]
 8011f46:	60b9      	str	r1, [r7, #8]
 8011f48:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	2203      	movs	r2, #3
 8011f4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	687a      	ldr	r2, [r7, #4]
 8011f56:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	687a      	ldr	r2, [r7, #4]
 8011f5e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	68ba      	ldr	r2, [r7, #8]
 8011f66:	2100      	movs	r1, #0
 8011f68:	68f8      	ldr	r0, [r7, #12]
 8011f6a:	f000 fda9 	bl	8012ac0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011f6e:	2300      	movs	r3, #0
}
 8011f70:	4618      	mov	r0, r3
 8011f72:	3710      	adds	r7, #16
 8011f74:	46bd      	mov	sp, r7
 8011f76:	bd80      	pop	{r7, pc}

08011f78 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011f78:	b580      	push	{r7, lr}
 8011f7a:	b084      	sub	sp, #16
 8011f7c:	af00      	add	r7, sp, #0
 8011f7e:	60f8      	str	r0, [r7, #12]
 8011f80:	60b9      	str	r1, [r7, #8]
 8011f82:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	68ba      	ldr	r2, [r7, #8]
 8011f88:	2100      	movs	r1, #0
 8011f8a:	68f8      	ldr	r0, [r7, #12]
 8011f8c:	f000 fd98 	bl	8012ac0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011f90:	2300      	movs	r3, #0
}
 8011f92:	4618      	mov	r0, r3
 8011f94:	3710      	adds	r7, #16
 8011f96:	46bd      	mov	sp, r7
 8011f98:	bd80      	pop	{r7, pc}

08011f9a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011f9a:	b580      	push	{r7, lr}
 8011f9c:	b082      	sub	sp, #8
 8011f9e:	af00      	add	r7, sp, #0
 8011fa0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	2204      	movs	r2, #4
 8011fa6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011faa:	2300      	movs	r3, #0
 8011fac:	2200      	movs	r2, #0
 8011fae:	2100      	movs	r1, #0
 8011fb0:	6878      	ldr	r0, [r7, #4]
 8011fb2:	f000 fd64 	bl	8012a7e <USBD_LL_Transmit>

  return USBD_OK;
 8011fb6:	2300      	movs	r3, #0
}
 8011fb8:	4618      	mov	r0, r3
 8011fba:	3708      	adds	r7, #8
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bd80      	pop	{r7, pc}

08011fc0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011fc0:	b580      	push	{r7, lr}
 8011fc2:	b082      	sub	sp, #8
 8011fc4:	af00      	add	r7, sp, #0
 8011fc6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	2205      	movs	r2, #5
 8011fcc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	2200      	movs	r2, #0
 8011fd4:	2100      	movs	r1, #0
 8011fd6:	6878      	ldr	r0, [r7, #4]
 8011fd8:	f000 fd72 	bl	8012ac0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011fdc:	2300      	movs	r3, #0
}
 8011fde:	4618      	mov	r0, r3
 8011fe0:	3708      	adds	r7, #8
 8011fe2:	46bd      	mov	sp, r7
 8011fe4:	bd80      	pop	{r7, pc}
	...

08011fe8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011fe8:	b480      	push	{r7}
 8011fea:	b087      	sub	sp, #28
 8011fec:	af00      	add	r7, sp, #0
 8011fee:	60f8      	str	r0, [r7, #12]
 8011ff0:	60b9      	str	r1, [r7, #8]
 8011ff2:	4613      	mov	r3, r2
 8011ff4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011ff6:	2301      	movs	r3, #1
 8011ff8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011ffa:	2300      	movs	r3, #0
 8011ffc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011ffe:	4b1f      	ldr	r3, [pc, #124]	; (801207c <FATFS_LinkDriverEx+0x94>)
 8012000:	7a5b      	ldrb	r3, [r3, #9]
 8012002:	b2db      	uxtb	r3, r3
 8012004:	2b00      	cmp	r3, #0
 8012006:	d131      	bne.n	801206c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012008:	4b1c      	ldr	r3, [pc, #112]	; (801207c <FATFS_LinkDriverEx+0x94>)
 801200a:	7a5b      	ldrb	r3, [r3, #9]
 801200c:	b2db      	uxtb	r3, r3
 801200e:	461a      	mov	r2, r3
 8012010:	4b1a      	ldr	r3, [pc, #104]	; (801207c <FATFS_LinkDriverEx+0x94>)
 8012012:	2100      	movs	r1, #0
 8012014:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012016:	4b19      	ldr	r3, [pc, #100]	; (801207c <FATFS_LinkDriverEx+0x94>)
 8012018:	7a5b      	ldrb	r3, [r3, #9]
 801201a:	b2db      	uxtb	r3, r3
 801201c:	4a17      	ldr	r2, [pc, #92]	; (801207c <FATFS_LinkDriverEx+0x94>)
 801201e:	009b      	lsls	r3, r3, #2
 8012020:	4413      	add	r3, r2
 8012022:	68fa      	ldr	r2, [r7, #12]
 8012024:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8012026:	4b15      	ldr	r3, [pc, #84]	; (801207c <FATFS_LinkDriverEx+0x94>)
 8012028:	7a5b      	ldrb	r3, [r3, #9]
 801202a:	b2db      	uxtb	r3, r3
 801202c:	461a      	mov	r2, r3
 801202e:	4b13      	ldr	r3, [pc, #76]	; (801207c <FATFS_LinkDriverEx+0x94>)
 8012030:	4413      	add	r3, r2
 8012032:	79fa      	ldrb	r2, [r7, #7]
 8012034:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8012036:	4b11      	ldr	r3, [pc, #68]	; (801207c <FATFS_LinkDriverEx+0x94>)
 8012038:	7a5b      	ldrb	r3, [r3, #9]
 801203a:	b2db      	uxtb	r3, r3
 801203c:	1c5a      	adds	r2, r3, #1
 801203e:	b2d1      	uxtb	r1, r2
 8012040:	4a0e      	ldr	r2, [pc, #56]	; (801207c <FATFS_LinkDriverEx+0x94>)
 8012042:	7251      	strb	r1, [r2, #9]
 8012044:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8012046:	7dbb      	ldrb	r3, [r7, #22]
 8012048:	3330      	adds	r3, #48	; 0x30
 801204a:	b2da      	uxtb	r2, r3
 801204c:	68bb      	ldr	r3, [r7, #8]
 801204e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8012050:	68bb      	ldr	r3, [r7, #8]
 8012052:	3301      	adds	r3, #1
 8012054:	223a      	movs	r2, #58	; 0x3a
 8012056:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012058:	68bb      	ldr	r3, [r7, #8]
 801205a:	3302      	adds	r3, #2
 801205c:	222f      	movs	r2, #47	; 0x2f
 801205e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8012060:	68bb      	ldr	r3, [r7, #8]
 8012062:	3303      	adds	r3, #3
 8012064:	2200      	movs	r2, #0
 8012066:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8012068:	2300      	movs	r3, #0
 801206a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801206c:	7dfb      	ldrb	r3, [r7, #23]
}
 801206e:	4618      	mov	r0, r3
 8012070:	371c      	adds	r7, #28
 8012072:	46bd      	mov	sp, r7
 8012074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012078:	4770      	bx	lr
 801207a:	bf00      	nop
 801207c:	24000384 	.word	0x24000384

08012080 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8012080:	b580      	push	{r7, lr}
 8012082:	b082      	sub	sp, #8
 8012084:	af00      	add	r7, sp, #0
 8012086:	6078      	str	r0, [r7, #4]
 8012088:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801208a:	2200      	movs	r2, #0
 801208c:	6839      	ldr	r1, [r7, #0]
 801208e:	6878      	ldr	r0, [r7, #4]
 8012090:	f7ff ffaa 	bl	8011fe8 <FATFS_LinkDriverEx>
 8012094:	4603      	mov	r3, r0
}
 8012096:	4618      	mov	r0, r3
 8012098:	3708      	adds	r7, #8
 801209a:	46bd      	mov	sp, r7
 801209c:	bd80      	pop	{r7, pc}
	...

080120a0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80120a0:	b580      	push	{r7, lr}
 80120a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80120a4:	2200      	movs	r2, #0
 80120a6:	4913      	ldr	r1, [pc, #76]	; (80120f4 <MX_USB_DEVICE_Init+0x54>)
 80120a8:	4813      	ldr	r0, [pc, #76]	; (80120f8 <MX_USB_DEVICE_Init+0x58>)
 80120aa:	f7fe fe77 	bl	8010d9c <USBD_Init>
 80120ae:	4603      	mov	r3, r0
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d001      	beq.n	80120b8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80120b4:	f7ee ff30 	bl	8000f18 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80120b8:	4910      	ldr	r1, [pc, #64]	; (80120fc <MX_USB_DEVICE_Init+0x5c>)
 80120ba:	480f      	ldr	r0, [pc, #60]	; (80120f8 <MX_USB_DEVICE_Init+0x58>)
 80120bc:	f7fe fea4 	bl	8010e08 <USBD_RegisterClass>
 80120c0:	4603      	mov	r3, r0
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d001      	beq.n	80120ca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80120c6:	f7ee ff27 	bl	8000f18 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80120ca:	490d      	ldr	r1, [pc, #52]	; (8012100 <MX_USB_DEVICE_Init+0x60>)
 80120cc:	480a      	ldr	r0, [pc, #40]	; (80120f8 <MX_USB_DEVICE_Init+0x58>)
 80120ce:	f7fe fdc9 	bl	8010c64 <USBD_CDC_RegisterInterface>
 80120d2:	4603      	mov	r3, r0
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d001      	beq.n	80120dc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80120d8:	f7ee ff1e 	bl	8000f18 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80120dc:	4806      	ldr	r0, [pc, #24]	; (80120f8 <MX_USB_DEVICE_Init+0x58>)
 80120de:	f7fe feb4 	bl	8010e4a <USBD_Start>
 80120e2:	4603      	mov	r3, r0
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	d001      	beq.n	80120ec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80120e8:	f7ee ff16 	bl	8000f18 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80120ec:	f7f4 fd1c 	bl	8006b28 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80120f0:	bf00      	nop
 80120f2:	bd80      	pop	{r7, pc}
 80120f4:	24000138 	.word	0x24000138
 80120f8:	24002788 	.word	0x24002788
 80120fc:	24000020 	.word	0x24000020
 8012100:	24000124 	.word	0x24000124

08012104 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8012104:	b580      	push	{r7, lr}
 8012106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012108:	2200      	movs	r2, #0
 801210a:	4905      	ldr	r1, [pc, #20]	; (8012120 <CDC_Init_FS+0x1c>)
 801210c:	4805      	ldr	r0, [pc, #20]	; (8012124 <CDC_Init_FS+0x20>)
 801210e:	f7fe fdbe 	bl	8010c8e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8012112:	4905      	ldr	r1, [pc, #20]	; (8012128 <CDC_Init_FS+0x24>)
 8012114:	4803      	ldr	r0, [pc, #12]	; (8012124 <CDC_Init_FS+0x20>)
 8012116:	f7fe fdd3 	bl	8010cc0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801211a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801211c:	4618      	mov	r0, r3
 801211e:	bd80      	pop	{r7, pc}
 8012120:	24003258 	.word	0x24003258
 8012124:	24002788 	.word	0x24002788
 8012128:	24002a58 	.word	0x24002a58

0801212c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801212c:	b480      	push	{r7}
 801212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012130:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8012132:	4618      	mov	r0, r3
 8012134:	46bd      	mov	sp, r7
 8012136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801213a:	4770      	bx	lr

0801213c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801213c:	b480      	push	{r7}
 801213e:	b083      	sub	sp, #12
 8012140:	af00      	add	r7, sp, #0
 8012142:	4603      	mov	r3, r0
 8012144:	6039      	str	r1, [r7, #0]
 8012146:	71fb      	strb	r3, [r7, #7]
 8012148:	4613      	mov	r3, r2
 801214a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801214c:	79fb      	ldrb	r3, [r7, #7]
 801214e:	2b23      	cmp	r3, #35	; 0x23
 8012150:	f200 808c 	bhi.w	801226c <CDC_Control_FS+0x130>
 8012154:	a201      	add	r2, pc, #4	; (adr r2, 801215c <CDC_Control_FS+0x20>)
 8012156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801215a:	bf00      	nop
 801215c:	0801226d 	.word	0x0801226d
 8012160:	0801226d 	.word	0x0801226d
 8012164:	0801226d 	.word	0x0801226d
 8012168:	0801226d 	.word	0x0801226d
 801216c:	0801226d 	.word	0x0801226d
 8012170:	0801226d 	.word	0x0801226d
 8012174:	0801226d 	.word	0x0801226d
 8012178:	0801226d 	.word	0x0801226d
 801217c:	0801226d 	.word	0x0801226d
 8012180:	0801226d 	.word	0x0801226d
 8012184:	0801226d 	.word	0x0801226d
 8012188:	0801226d 	.word	0x0801226d
 801218c:	0801226d 	.word	0x0801226d
 8012190:	0801226d 	.word	0x0801226d
 8012194:	0801226d 	.word	0x0801226d
 8012198:	0801226d 	.word	0x0801226d
 801219c:	0801226d 	.word	0x0801226d
 80121a0:	0801226d 	.word	0x0801226d
 80121a4:	0801226d 	.word	0x0801226d
 80121a8:	0801226d 	.word	0x0801226d
 80121ac:	0801226d 	.word	0x0801226d
 80121b0:	0801226d 	.word	0x0801226d
 80121b4:	0801226d 	.word	0x0801226d
 80121b8:	0801226d 	.word	0x0801226d
 80121bc:	0801226d 	.word	0x0801226d
 80121c0:	0801226d 	.word	0x0801226d
 80121c4:	0801226d 	.word	0x0801226d
 80121c8:	0801226d 	.word	0x0801226d
 80121cc:	0801226d 	.word	0x0801226d
 80121d0:	0801226d 	.word	0x0801226d
 80121d4:	0801226d 	.word	0x0801226d
 80121d8:	0801226d 	.word	0x0801226d
 80121dc:	080121ed 	.word	0x080121ed
 80121e0:	08012227 	.word	0x08012227
 80121e4:	0801226d 	.word	0x0801226d
 80121e8:	0801226d 	.word	0x0801226d
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
      tempbuf[0]=pbuf[0];
 80121ec:	683b      	ldr	r3, [r7, #0]
 80121ee:	781a      	ldrb	r2, [r3, #0]
 80121f0:	4b22      	ldr	r3, [pc, #136]	; (801227c <CDC_Control_FS+0x140>)
 80121f2:	701a      	strb	r2, [r3, #0]
      tempbuf[1]=pbuf[1];
 80121f4:	683b      	ldr	r3, [r7, #0]
 80121f6:	785a      	ldrb	r2, [r3, #1]
 80121f8:	4b20      	ldr	r3, [pc, #128]	; (801227c <CDC_Control_FS+0x140>)
 80121fa:	705a      	strb	r2, [r3, #1]
      tempbuf[2]=pbuf[2];
 80121fc:	683b      	ldr	r3, [r7, #0]
 80121fe:	789a      	ldrb	r2, [r3, #2]
 8012200:	4b1e      	ldr	r3, [pc, #120]	; (801227c <CDC_Control_FS+0x140>)
 8012202:	709a      	strb	r2, [r3, #2]
      tempbuf[3]=pbuf[3];
 8012204:	683b      	ldr	r3, [r7, #0]
 8012206:	78da      	ldrb	r2, [r3, #3]
 8012208:	4b1c      	ldr	r3, [pc, #112]	; (801227c <CDC_Control_FS+0x140>)
 801220a:	70da      	strb	r2, [r3, #3]
      tempbuf[4]=pbuf[4];
 801220c:	683b      	ldr	r3, [r7, #0]
 801220e:	791a      	ldrb	r2, [r3, #4]
 8012210:	4b1a      	ldr	r3, [pc, #104]	; (801227c <CDC_Control_FS+0x140>)
 8012212:	711a      	strb	r2, [r3, #4]
      tempbuf[5]=pbuf[5];
 8012214:	683b      	ldr	r3, [r7, #0]
 8012216:	795a      	ldrb	r2, [r3, #5]
 8012218:	4b18      	ldr	r3, [pc, #96]	; (801227c <CDC_Control_FS+0x140>)
 801221a:	715a      	strb	r2, [r3, #5]
      tempbuf[6]=pbuf[6];
 801221c:	683b      	ldr	r3, [r7, #0]
 801221e:	799a      	ldrb	r2, [r3, #6]
 8012220:	4b16      	ldr	r3, [pc, #88]	; (801227c <CDC_Control_FS+0x140>)
 8012222:	719a      	strb	r2, [r3, #6]

    break;
 8012224:	e023      	b.n	801226e <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
      pbuf[0]=tempbuf[0];
 8012226:	4b15      	ldr	r3, [pc, #84]	; (801227c <CDC_Control_FS+0x140>)
 8012228:	781a      	ldrb	r2, [r3, #0]
 801222a:	683b      	ldr	r3, [r7, #0]
 801222c:	701a      	strb	r2, [r3, #0]
      pbuf[1]=tempbuf[1];
 801222e:	683b      	ldr	r3, [r7, #0]
 8012230:	3301      	adds	r3, #1
 8012232:	4a12      	ldr	r2, [pc, #72]	; (801227c <CDC_Control_FS+0x140>)
 8012234:	7852      	ldrb	r2, [r2, #1]
 8012236:	701a      	strb	r2, [r3, #0]
      pbuf[2]=tempbuf[2];
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	3302      	adds	r3, #2
 801223c:	4a0f      	ldr	r2, [pc, #60]	; (801227c <CDC_Control_FS+0x140>)
 801223e:	7892      	ldrb	r2, [r2, #2]
 8012240:	701a      	strb	r2, [r3, #0]
      pbuf[3]=tempbuf[3];
 8012242:	683b      	ldr	r3, [r7, #0]
 8012244:	3303      	adds	r3, #3
 8012246:	4a0d      	ldr	r2, [pc, #52]	; (801227c <CDC_Control_FS+0x140>)
 8012248:	78d2      	ldrb	r2, [r2, #3]
 801224a:	701a      	strb	r2, [r3, #0]
      pbuf[4]=tempbuf[4];
 801224c:	683b      	ldr	r3, [r7, #0]
 801224e:	3304      	adds	r3, #4
 8012250:	4a0a      	ldr	r2, [pc, #40]	; (801227c <CDC_Control_FS+0x140>)
 8012252:	7912      	ldrb	r2, [r2, #4]
 8012254:	701a      	strb	r2, [r3, #0]
      pbuf[5]=tempbuf[5];
 8012256:	683b      	ldr	r3, [r7, #0]
 8012258:	3305      	adds	r3, #5
 801225a:	4a08      	ldr	r2, [pc, #32]	; (801227c <CDC_Control_FS+0x140>)
 801225c:	7952      	ldrb	r2, [r2, #5]
 801225e:	701a      	strb	r2, [r3, #0]
      pbuf[6]=tempbuf[6];
 8012260:	683b      	ldr	r3, [r7, #0]
 8012262:	3306      	adds	r3, #6
 8012264:	4a05      	ldr	r2, [pc, #20]	; (801227c <CDC_Control_FS+0x140>)
 8012266:	7992      	ldrb	r2, [r2, #6]
 8012268:	701a      	strb	r2, [r3, #0]

    break;
 801226a:	e000      	b.n	801226e <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801226c:	bf00      	nop
  }

  return (USBD_OK);
 801226e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012270:	4618      	mov	r0, r3
 8012272:	370c      	adds	r7, #12
 8012274:	46bd      	mov	sp, r7
 8012276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801227a:	4770      	bx	lr
 801227c:	24003a58 	.word	0x24003a58

08012280 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8012280:	b580      	push	{r7, lr}
 8012282:	b084      	sub	sp, #16
 8012284:	af00      	add	r7, sp, #0
 8012286:	6078      	str	r0, [r7, #4]
 8012288:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801228a:	6879      	ldr	r1, [r7, #4]
 801228c:	4809      	ldr	r0, [pc, #36]	; (80122b4 <CDC_Receive_FS+0x34>)
 801228e:	f7fe fd17 	bl	8010cc0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012292:	4808      	ldr	r0, [pc, #32]	; (80122b4 <CDC_Receive_FS+0x34>)
 8012294:	f7fe fd58 	bl	8010d48 <USBD_CDC_ReceivePacket>
  uint16_t len = *Len;
 8012298:	683b      	ldr	r3, [r7, #0]
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	81fb      	strh	r3, [r7, #14]
  CDC_Transmit_FS(Buf, len);
 801229e:	89fb      	ldrh	r3, [r7, #14]
 80122a0:	4619      	mov	r1, r3
 80122a2:	6878      	ldr	r0, [r7, #4]
 80122a4:	f000 f808 	bl	80122b8 <CDC_Transmit_FS>
  return (USBD_OK);
 80122a8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80122aa:	4618      	mov	r0, r3
 80122ac:	3710      	adds	r7, #16
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}
 80122b2:	bf00      	nop
 80122b4:	24002788 	.word	0x24002788

080122b8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80122b8:	b580      	push	{r7, lr}
 80122ba:	b084      	sub	sp, #16
 80122bc:	af00      	add	r7, sp, #0
 80122be:	6078      	str	r0, [r7, #4]
 80122c0:	460b      	mov	r3, r1
 80122c2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80122c4:	2300      	movs	r3, #0
 80122c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80122c8:	4b0d      	ldr	r3, [pc, #52]	; (8012300 <CDC_Transmit_FS+0x48>)
 80122ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80122ce:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80122d0:	68bb      	ldr	r3, [r7, #8]
 80122d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d001      	beq.n	80122de <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80122da:	2301      	movs	r3, #1
 80122dc:	e00b      	b.n	80122f6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80122de:	887b      	ldrh	r3, [r7, #2]
 80122e0:	461a      	mov	r2, r3
 80122e2:	6879      	ldr	r1, [r7, #4]
 80122e4:	4806      	ldr	r0, [pc, #24]	; (8012300 <CDC_Transmit_FS+0x48>)
 80122e6:	f7fe fcd2 	bl	8010c8e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80122ea:	4805      	ldr	r0, [pc, #20]	; (8012300 <CDC_Transmit_FS+0x48>)
 80122ec:	f7fe fcfc 	bl	8010ce8 <USBD_CDC_TransmitPacket>
 80122f0:	4603      	mov	r3, r0
 80122f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80122f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80122f6:	4618      	mov	r0, r3
 80122f8:	3710      	adds	r7, #16
 80122fa:	46bd      	mov	sp, r7
 80122fc:	bd80      	pop	{r7, pc}
 80122fe:	bf00      	nop
 8012300:	24002788 	.word	0x24002788

08012304 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012304:	b480      	push	{r7}
 8012306:	b087      	sub	sp, #28
 8012308:	af00      	add	r7, sp, #0
 801230a:	60f8      	str	r0, [r7, #12]
 801230c:	60b9      	str	r1, [r7, #8]
 801230e:	4613      	mov	r3, r2
 8012310:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8012312:	2300      	movs	r3, #0
 8012314:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012316:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801231a:	4618      	mov	r0, r3
 801231c:	371c      	adds	r7, #28
 801231e:	46bd      	mov	sp, r7
 8012320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012324:	4770      	bx	lr
	...

08012328 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012328:	b480      	push	{r7}
 801232a:	b083      	sub	sp, #12
 801232c:	af00      	add	r7, sp, #0
 801232e:	4603      	mov	r3, r0
 8012330:	6039      	str	r1, [r7, #0]
 8012332:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012334:	683b      	ldr	r3, [r7, #0]
 8012336:	2212      	movs	r2, #18
 8012338:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801233a:	4b03      	ldr	r3, [pc, #12]	; (8012348 <USBD_FS_DeviceDescriptor+0x20>)
}
 801233c:	4618      	mov	r0, r3
 801233e:	370c      	adds	r7, #12
 8012340:	46bd      	mov	sp, r7
 8012342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012346:	4770      	bx	lr
 8012348:	24000154 	.word	0x24000154

0801234c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801234c:	b480      	push	{r7}
 801234e:	b083      	sub	sp, #12
 8012350:	af00      	add	r7, sp, #0
 8012352:	4603      	mov	r3, r0
 8012354:	6039      	str	r1, [r7, #0]
 8012356:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012358:	683b      	ldr	r3, [r7, #0]
 801235a:	2204      	movs	r2, #4
 801235c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801235e:	4b03      	ldr	r3, [pc, #12]	; (801236c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012360:	4618      	mov	r0, r3
 8012362:	370c      	adds	r7, #12
 8012364:	46bd      	mov	sp, r7
 8012366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801236a:	4770      	bx	lr
 801236c:	24000168 	.word	0x24000168

08012370 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012370:	b580      	push	{r7, lr}
 8012372:	b082      	sub	sp, #8
 8012374:	af00      	add	r7, sp, #0
 8012376:	4603      	mov	r3, r0
 8012378:	6039      	str	r1, [r7, #0]
 801237a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801237c:	79fb      	ldrb	r3, [r7, #7]
 801237e:	2b00      	cmp	r3, #0
 8012380:	d105      	bne.n	801238e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012382:	683a      	ldr	r2, [r7, #0]
 8012384:	4907      	ldr	r1, [pc, #28]	; (80123a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8012386:	4808      	ldr	r0, [pc, #32]	; (80123a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8012388:	f7ff fd4d 	bl	8011e26 <USBD_GetString>
 801238c:	e004      	b.n	8012398 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801238e:	683a      	ldr	r2, [r7, #0]
 8012390:	4904      	ldr	r1, [pc, #16]	; (80123a4 <USBD_FS_ProductStrDescriptor+0x34>)
 8012392:	4805      	ldr	r0, [pc, #20]	; (80123a8 <USBD_FS_ProductStrDescriptor+0x38>)
 8012394:	f7ff fd47 	bl	8011e26 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012398:	4b02      	ldr	r3, [pc, #8]	; (80123a4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801239a:	4618      	mov	r0, r3
 801239c:	3708      	adds	r7, #8
 801239e:	46bd      	mov	sp, r7
 80123a0:	bd80      	pop	{r7, pc}
 80123a2:	bf00      	nop
 80123a4:	24003a60 	.word	0x24003a60
 80123a8:	08015820 	.word	0x08015820

080123ac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80123ac:	b580      	push	{r7, lr}
 80123ae:	b082      	sub	sp, #8
 80123b0:	af00      	add	r7, sp, #0
 80123b2:	4603      	mov	r3, r0
 80123b4:	6039      	str	r1, [r7, #0]
 80123b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80123b8:	683a      	ldr	r2, [r7, #0]
 80123ba:	4904      	ldr	r1, [pc, #16]	; (80123cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80123bc:	4804      	ldr	r0, [pc, #16]	; (80123d0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80123be:	f7ff fd32 	bl	8011e26 <USBD_GetString>
  return USBD_StrDesc;
 80123c2:	4b02      	ldr	r3, [pc, #8]	; (80123cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80123c4:	4618      	mov	r0, r3
 80123c6:	3708      	adds	r7, #8
 80123c8:	46bd      	mov	sp, r7
 80123ca:	bd80      	pop	{r7, pc}
 80123cc:	24003a60 	.word	0x24003a60
 80123d0:	08015838 	.word	0x08015838

080123d4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80123d4:	b580      	push	{r7, lr}
 80123d6:	b082      	sub	sp, #8
 80123d8:	af00      	add	r7, sp, #0
 80123da:	4603      	mov	r3, r0
 80123dc:	6039      	str	r1, [r7, #0]
 80123de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80123e0:	683b      	ldr	r3, [r7, #0]
 80123e2:	221a      	movs	r2, #26
 80123e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80123e6:	f000 f843 	bl	8012470 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80123ea:	4b02      	ldr	r3, [pc, #8]	; (80123f4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80123ec:	4618      	mov	r0, r3
 80123ee:	3708      	adds	r7, #8
 80123f0:	46bd      	mov	sp, r7
 80123f2:	bd80      	pop	{r7, pc}
 80123f4:	2400016c 	.word	0x2400016c

080123f8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80123f8:	b580      	push	{r7, lr}
 80123fa:	b082      	sub	sp, #8
 80123fc:	af00      	add	r7, sp, #0
 80123fe:	4603      	mov	r3, r0
 8012400:	6039      	str	r1, [r7, #0]
 8012402:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012404:	79fb      	ldrb	r3, [r7, #7]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d105      	bne.n	8012416 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801240a:	683a      	ldr	r2, [r7, #0]
 801240c:	4907      	ldr	r1, [pc, #28]	; (801242c <USBD_FS_ConfigStrDescriptor+0x34>)
 801240e:	4808      	ldr	r0, [pc, #32]	; (8012430 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012410:	f7ff fd09 	bl	8011e26 <USBD_GetString>
 8012414:	e004      	b.n	8012420 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012416:	683a      	ldr	r2, [r7, #0]
 8012418:	4904      	ldr	r1, [pc, #16]	; (801242c <USBD_FS_ConfigStrDescriptor+0x34>)
 801241a:	4805      	ldr	r0, [pc, #20]	; (8012430 <USBD_FS_ConfigStrDescriptor+0x38>)
 801241c:	f7ff fd03 	bl	8011e26 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012420:	4b02      	ldr	r3, [pc, #8]	; (801242c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012422:	4618      	mov	r0, r3
 8012424:	3708      	adds	r7, #8
 8012426:	46bd      	mov	sp, r7
 8012428:	bd80      	pop	{r7, pc}
 801242a:	bf00      	nop
 801242c:	24003a60 	.word	0x24003a60
 8012430:	0801584c 	.word	0x0801584c

08012434 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012434:	b580      	push	{r7, lr}
 8012436:	b082      	sub	sp, #8
 8012438:	af00      	add	r7, sp, #0
 801243a:	4603      	mov	r3, r0
 801243c:	6039      	str	r1, [r7, #0]
 801243e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012440:	79fb      	ldrb	r3, [r7, #7]
 8012442:	2b00      	cmp	r3, #0
 8012444:	d105      	bne.n	8012452 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012446:	683a      	ldr	r2, [r7, #0]
 8012448:	4907      	ldr	r1, [pc, #28]	; (8012468 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801244a:	4808      	ldr	r0, [pc, #32]	; (801246c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801244c:	f7ff fceb 	bl	8011e26 <USBD_GetString>
 8012450:	e004      	b.n	801245c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012452:	683a      	ldr	r2, [r7, #0]
 8012454:	4904      	ldr	r1, [pc, #16]	; (8012468 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012456:	4805      	ldr	r0, [pc, #20]	; (801246c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012458:	f7ff fce5 	bl	8011e26 <USBD_GetString>
  }
  return USBD_StrDesc;
 801245c:	4b02      	ldr	r3, [pc, #8]	; (8012468 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801245e:	4618      	mov	r0, r3
 8012460:	3708      	adds	r7, #8
 8012462:	46bd      	mov	sp, r7
 8012464:	bd80      	pop	{r7, pc}
 8012466:	bf00      	nop
 8012468:	24003a60 	.word	0x24003a60
 801246c:	08015858 	.word	0x08015858

08012470 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012470:	b580      	push	{r7, lr}
 8012472:	b084      	sub	sp, #16
 8012474:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012476:	4b0f      	ldr	r3, [pc, #60]	; (80124b4 <Get_SerialNum+0x44>)
 8012478:	681b      	ldr	r3, [r3, #0]
 801247a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801247c:	4b0e      	ldr	r3, [pc, #56]	; (80124b8 <Get_SerialNum+0x48>)
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012482:	4b0e      	ldr	r3, [pc, #56]	; (80124bc <Get_SerialNum+0x4c>)
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012488:	68fa      	ldr	r2, [r7, #12]
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	4413      	add	r3, r2
 801248e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	2b00      	cmp	r3, #0
 8012494:	d009      	beq.n	80124aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012496:	2208      	movs	r2, #8
 8012498:	4909      	ldr	r1, [pc, #36]	; (80124c0 <Get_SerialNum+0x50>)
 801249a:	68f8      	ldr	r0, [r7, #12]
 801249c:	f000 f814 	bl	80124c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80124a0:	2204      	movs	r2, #4
 80124a2:	4908      	ldr	r1, [pc, #32]	; (80124c4 <Get_SerialNum+0x54>)
 80124a4:	68b8      	ldr	r0, [r7, #8]
 80124a6:	f000 f80f 	bl	80124c8 <IntToUnicode>
  }
}
 80124aa:	bf00      	nop
 80124ac:	3710      	adds	r7, #16
 80124ae:	46bd      	mov	sp, r7
 80124b0:	bd80      	pop	{r7, pc}
 80124b2:	bf00      	nop
 80124b4:	1ff1e800 	.word	0x1ff1e800
 80124b8:	1ff1e804 	.word	0x1ff1e804
 80124bc:	1ff1e808 	.word	0x1ff1e808
 80124c0:	2400016e 	.word	0x2400016e
 80124c4:	2400017e 	.word	0x2400017e

080124c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80124c8:	b480      	push	{r7}
 80124ca:	b087      	sub	sp, #28
 80124cc:	af00      	add	r7, sp, #0
 80124ce:	60f8      	str	r0, [r7, #12]
 80124d0:	60b9      	str	r1, [r7, #8]
 80124d2:	4613      	mov	r3, r2
 80124d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80124d6:	2300      	movs	r3, #0
 80124d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80124da:	2300      	movs	r3, #0
 80124dc:	75fb      	strb	r3, [r7, #23]
 80124de:	e027      	b.n	8012530 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	0f1b      	lsrs	r3, r3, #28
 80124e4:	2b09      	cmp	r3, #9
 80124e6:	d80b      	bhi.n	8012500 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80124e8:	68fb      	ldr	r3, [r7, #12]
 80124ea:	0f1b      	lsrs	r3, r3, #28
 80124ec:	b2da      	uxtb	r2, r3
 80124ee:	7dfb      	ldrb	r3, [r7, #23]
 80124f0:	005b      	lsls	r3, r3, #1
 80124f2:	4619      	mov	r1, r3
 80124f4:	68bb      	ldr	r3, [r7, #8]
 80124f6:	440b      	add	r3, r1
 80124f8:	3230      	adds	r2, #48	; 0x30
 80124fa:	b2d2      	uxtb	r2, r2
 80124fc:	701a      	strb	r2, [r3, #0]
 80124fe:	e00a      	b.n	8012516 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	0f1b      	lsrs	r3, r3, #28
 8012504:	b2da      	uxtb	r2, r3
 8012506:	7dfb      	ldrb	r3, [r7, #23]
 8012508:	005b      	lsls	r3, r3, #1
 801250a:	4619      	mov	r1, r3
 801250c:	68bb      	ldr	r3, [r7, #8]
 801250e:	440b      	add	r3, r1
 8012510:	3237      	adds	r2, #55	; 0x37
 8012512:	b2d2      	uxtb	r2, r2
 8012514:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	011b      	lsls	r3, r3, #4
 801251a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801251c:	7dfb      	ldrb	r3, [r7, #23]
 801251e:	005b      	lsls	r3, r3, #1
 8012520:	3301      	adds	r3, #1
 8012522:	68ba      	ldr	r2, [r7, #8]
 8012524:	4413      	add	r3, r2
 8012526:	2200      	movs	r2, #0
 8012528:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801252a:	7dfb      	ldrb	r3, [r7, #23]
 801252c:	3301      	adds	r3, #1
 801252e:	75fb      	strb	r3, [r7, #23]
 8012530:	7dfa      	ldrb	r2, [r7, #23]
 8012532:	79fb      	ldrb	r3, [r7, #7]
 8012534:	429a      	cmp	r2, r3
 8012536:	d3d3      	bcc.n	80124e0 <IntToUnicode+0x18>
  }
}
 8012538:	bf00      	nop
 801253a:	bf00      	nop
 801253c:	371c      	adds	r7, #28
 801253e:	46bd      	mov	sp, r7
 8012540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012544:	4770      	bx	lr
	...

08012548 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012548:	b580      	push	{r7, lr}
 801254a:	b0b8      	sub	sp, #224	; 0xe0
 801254c:	af00      	add	r7, sp, #0
 801254e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012550:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8012554:	2200      	movs	r2, #0
 8012556:	601a      	str	r2, [r3, #0]
 8012558:	605a      	str	r2, [r3, #4]
 801255a:	609a      	str	r2, [r3, #8]
 801255c:	60da      	str	r2, [r3, #12]
 801255e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8012560:	f107 0310 	add.w	r3, r7, #16
 8012564:	22bc      	movs	r2, #188	; 0xbc
 8012566:	2100      	movs	r1, #0
 8012568:	4618      	mov	r0, r3
 801256a:	f000 fb43 	bl	8012bf4 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	4a2a      	ldr	r2, [pc, #168]	; (801261c <HAL_PCD_MspInit+0xd4>)
 8012574:	4293      	cmp	r3, r2
 8012576:	d14c      	bne.n	8012612 <HAL_PCD_MspInit+0xca>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

     /* USER CODE END SPI1_MspInit 0 */
     /** Initializes the peripherals clock
     */
       PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8012578:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801257c:	613b      	str	r3, [r7, #16]
      PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801257e:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8012582:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
          if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8012586:	f107 0310 	add.w	r3, r7, #16
 801258a:	4618      	mov	r0, r3
 801258c:	f7f5 faba 	bl	8007b04 <HAL_RCCEx_PeriphCLKConfig>
 8012590:	4603      	mov	r3, r0
 8012592:	2b00      	cmp	r3, #0
 8012594:	d001      	beq.n	801259a <HAL_PCD_MspInit+0x52>
          {
            Error_Handler();
 8012596:	f7ee fcbf 	bl	8000f18 <Error_Handler>
          }
  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801259a:	4b21      	ldr	r3, [pc, #132]	; (8012620 <HAL_PCD_MspInit+0xd8>)
 801259c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80125a0:	4a1f      	ldr	r2, [pc, #124]	; (8012620 <HAL_PCD_MspInit+0xd8>)
 80125a2:	f043 0301 	orr.w	r3, r3, #1
 80125a6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80125aa:	4b1d      	ldr	r3, [pc, #116]	; (8012620 <HAL_PCD_MspInit+0xd8>)
 80125ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80125b0:	f003 0301 	and.w	r3, r3, #1
 80125b4:	60fb      	str	r3, [r7, #12]
 80125b6:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80125b8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80125bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80125c0:	2302      	movs	r3, #2
 80125c2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80125c6:	2300      	movs	r3, #0
 80125c8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80125cc:	2300      	movs	r3, #0
 80125ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80125d2:	230a      	movs	r3, #10
 80125d4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80125d8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80125dc:	4619      	mov	r1, r3
 80125de:	4811      	ldr	r0, [pc, #68]	; (8012624 <HAL_PCD_MspInit+0xdc>)
 80125e0:	f7f1 fec8 	bl	8004374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80125e4:	4b0e      	ldr	r3, [pc, #56]	; (8012620 <HAL_PCD_MspInit+0xd8>)
 80125e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80125ea:	4a0d      	ldr	r2, [pc, #52]	; (8012620 <HAL_PCD_MspInit+0xd8>)
 80125ec:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80125f0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80125f4:	4b0a      	ldr	r3, [pc, #40]	; (8012620 <HAL_PCD_MspInit+0xd8>)
 80125f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80125fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80125fe:	60bb      	str	r3, [r7, #8]
 8012600:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8012602:	2200      	movs	r2, #0
 8012604:	2100      	movs	r1, #0
 8012606:	2065      	movs	r0, #101	; 0x65
 8012608:	f7ef fbd1 	bl	8001dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801260c:	2065      	movs	r0, #101	; 0x65
 801260e:	f7ef fbe8 	bl	8001de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012612:	bf00      	nop
 8012614:	37e0      	adds	r7, #224	; 0xe0
 8012616:	46bd      	mov	sp, r7
 8012618:	bd80      	pop	{r7, pc}
 801261a:	bf00      	nop
 801261c:	40080000 	.word	0x40080000
 8012620:	58024400 	.word	0x58024400
 8012624:	58020000 	.word	0x58020000

08012628 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012628:	b580      	push	{r7, lr}
 801262a:	b082      	sub	sp, #8
 801262c:	af00      	add	r7, sp, #0
 801262e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 801263c:	4619      	mov	r1, r3
 801263e:	4610      	mov	r0, r2
 8012640:	f7fe fc4e 	bl	8010ee0 <USBD_LL_SetupStage>
}
 8012644:	bf00      	nop
 8012646:	3708      	adds	r7, #8
 8012648:	46bd      	mov	sp, r7
 801264a:	bd80      	pop	{r7, pc}

0801264c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801264c:	b580      	push	{r7, lr}
 801264e:	b082      	sub	sp, #8
 8012650:	af00      	add	r7, sp, #0
 8012652:	6078      	str	r0, [r7, #4]
 8012654:	460b      	mov	r3, r1
 8012656:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801265e:	78fa      	ldrb	r2, [r7, #3]
 8012660:	6879      	ldr	r1, [r7, #4]
 8012662:	4613      	mov	r3, r2
 8012664:	00db      	lsls	r3, r3, #3
 8012666:	1a9b      	subs	r3, r3, r2
 8012668:	009b      	lsls	r3, r3, #2
 801266a:	440b      	add	r3, r1
 801266c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8012670:	681a      	ldr	r2, [r3, #0]
 8012672:	78fb      	ldrb	r3, [r7, #3]
 8012674:	4619      	mov	r1, r3
 8012676:	f7fe fc88 	bl	8010f8a <USBD_LL_DataOutStage>
}
 801267a:	bf00      	nop
 801267c:	3708      	adds	r7, #8
 801267e:	46bd      	mov	sp, r7
 8012680:	bd80      	pop	{r7, pc}

08012682 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012682:	b580      	push	{r7, lr}
 8012684:	b082      	sub	sp, #8
 8012686:	af00      	add	r7, sp, #0
 8012688:	6078      	str	r0, [r7, #4]
 801268a:	460b      	mov	r3, r1
 801268c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8012694:	78fa      	ldrb	r2, [r7, #3]
 8012696:	6879      	ldr	r1, [r7, #4]
 8012698:	4613      	mov	r3, r2
 801269a:	00db      	lsls	r3, r3, #3
 801269c:	1a9b      	subs	r3, r3, r2
 801269e:	009b      	lsls	r3, r3, #2
 80126a0:	440b      	add	r3, r1
 80126a2:	3348      	adds	r3, #72	; 0x48
 80126a4:	681a      	ldr	r2, [r3, #0]
 80126a6:	78fb      	ldrb	r3, [r7, #3]
 80126a8:	4619      	mov	r1, r3
 80126aa:	f7fe fcd3 	bl	8011054 <USBD_LL_DataInStage>
}
 80126ae:	bf00      	nop
 80126b0:	3708      	adds	r7, #8
 80126b2:	46bd      	mov	sp, r7
 80126b4:	bd80      	pop	{r7, pc}

080126b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80126b6:	b580      	push	{r7, lr}
 80126b8:	b082      	sub	sp, #8
 80126ba:	af00      	add	r7, sp, #0
 80126bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80126c4:	4618      	mov	r0, r3
 80126c6:	f7fe fddc 	bl	8011282 <USBD_LL_SOF>
}
 80126ca:	bf00      	nop
 80126cc:	3708      	adds	r7, #8
 80126ce:	46bd      	mov	sp, r7
 80126d0:	bd80      	pop	{r7, pc}

080126d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80126d2:	b580      	push	{r7, lr}
 80126d4:	b084      	sub	sp, #16
 80126d6:	af00      	add	r7, sp, #0
 80126d8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80126da:	2301      	movs	r3, #1
 80126dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	68db      	ldr	r3, [r3, #12]
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d102      	bne.n	80126ec <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80126e6:	2300      	movs	r3, #0
 80126e8:	73fb      	strb	r3, [r7, #15]
 80126ea:	e008      	b.n	80126fe <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	68db      	ldr	r3, [r3, #12]
 80126f0:	2b02      	cmp	r3, #2
 80126f2:	d102      	bne.n	80126fa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80126f4:	2301      	movs	r3, #1
 80126f6:	73fb      	strb	r3, [r7, #15]
 80126f8:	e001      	b.n	80126fe <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80126fa:	f7ee fc0d 	bl	8000f18 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012704:	7bfa      	ldrb	r2, [r7, #15]
 8012706:	4611      	mov	r1, r2
 8012708:	4618      	mov	r0, r3
 801270a:	f7fe fd7c 	bl	8011206 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012714:	4618      	mov	r0, r3
 8012716:	f7fe fd35 	bl	8011184 <USBD_LL_Reset>
}
 801271a:	bf00      	nop
 801271c:	3710      	adds	r7, #16
 801271e:	46bd      	mov	sp, r7
 8012720:	bd80      	pop	{r7, pc}
	...

08012724 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012724:	b580      	push	{r7, lr}
 8012726:	b082      	sub	sp, #8
 8012728:	af00      	add	r7, sp, #0
 801272a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012732:	4618      	mov	r0, r3
 8012734:	f7fe fd77 	bl	8011226 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	681b      	ldr	r3, [r3, #0]
 801273c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	687a      	ldr	r2, [r7, #4]
 8012744:	6812      	ldr	r2, [r2, #0]
 8012746:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801274a:	f043 0301 	orr.w	r3, r3, #1
 801274e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	6a1b      	ldr	r3, [r3, #32]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d005      	beq.n	8012764 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012758:	4b04      	ldr	r3, [pc, #16]	; (801276c <HAL_PCD_SuspendCallback+0x48>)
 801275a:	691b      	ldr	r3, [r3, #16]
 801275c:	4a03      	ldr	r2, [pc, #12]	; (801276c <HAL_PCD_SuspendCallback+0x48>)
 801275e:	f043 0306 	orr.w	r3, r3, #6
 8012762:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012764:	bf00      	nop
 8012766:	3708      	adds	r7, #8
 8012768:	46bd      	mov	sp, r7
 801276a:	bd80      	pop	{r7, pc}
 801276c:	e000ed00 	.word	0xe000ed00

08012770 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012770:	b580      	push	{r7, lr}
 8012772:	b082      	sub	sp, #8
 8012774:	af00      	add	r7, sp, #0
 8012776:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801277e:	4618      	mov	r0, r3
 8012780:	f7fe fd67 	bl	8011252 <USBD_LL_Resume>
}
 8012784:	bf00      	nop
 8012786:	3708      	adds	r7, #8
 8012788:	46bd      	mov	sp, r7
 801278a:	bd80      	pop	{r7, pc}

0801278c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801278c:	b580      	push	{r7, lr}
 801278e:	b082      	sub	sp, #8
 8012790:	af00      	add	r7, sp, #0
 8012792:	6078      	str	r0, [r7, #4]
 8012794:	460b      	mov	r3, r1
 8012796:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801279e:	78fa      	ldrb	r2, [r7, #3]
 80127a0:	4611      	mov	r1, r2
 80127a2:	4618      	mov	r0, r3
 80127a4:	f7fe fd95 	bl	80112d2 <USBD_LL_IsoOUTIncomplete>
}
 80127a8:	bf00      	nop
 80127aa:	3708      	adds	r7, #8
 80127ac:	46bd      	mov	sp, r7
 80127ae:	bd80      	pop	{r7, pc}

080127b0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80127b0:	b580      	push	{r7, lr}
 80127b2:	b082      	sub	sp, #8
 80127b4:	af00      	add	r7, sp, #0
 80127b6:	6078      	str	r0, [r7, #4]
 80127b8:	460b      	mov	r3, r1
 80127ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80127c2:	78fa      	ldrb	r2, [r7, #3]
 80127c4:	4611      	mov	r1, r2
 80127c6:	4618      	mov	r0, r3
 80127c8:	f7fe fd76 	bl	80112b8 <USBD_LL_IsoINIncomplete>
}
 80127cc:	bf00      	nop
 80127ce:	3708      	adds	r7, #8
 80127d0:	46bd      	mov	sp, r7
 80127d2:	bd80      	pop	{r7, pc}

080127d4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80127d4:	b580      	push	{r7, lr}
 80127d6:	b082      	sub	sp, #8
 80127d8:	af00      	add	r7, sp, #0
 80127da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80127e2:	4618      	mov	r0, r3
 80127e4:	f7fe fd82 	bl	80112ec <USBD_LL_DevConnected>
}
 80127e8:	bf00      	nop
 80127ea:	3708      	adds	r7, #8
 80127ec:	46bd      	mov	sp, r7
 80127ee:	bd80      	pop	{r7, pc}

080127f0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80127f0:	b580      	push	{r7, lr}
 80127f2:	b082      	sub	sp, #8
 80127f4:	af00      	add	r7, sp, #0
 80127f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80127fe:	4618      	mov	r0, r3
 8012800:	f7fe fd7f 	bl	8011302 <USBD_LL_DevDisconnected>
}
 8012804:	bf00      	nop
 8012806:	3708      	adds	r7, #8
 8012808:	46bd      	mov	sp, r7
 801280a:	bd80      	pop	{r7, pc}

0801280c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801280c:	b580      	push	{r7, lr}
 801280e:	b082      	sub	sp, #8
 8012810:	af00      	add	r7, sp, #0
 8012812:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	781b      	ldrb	r3, [r3, #0]
 8012818:	2b00      	cmp	r3, #0
 801281a:	d13e      	bne.n	801289a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 801281c:	4a21      	ldr	r2, [pc, #132]	; (80128a4 <USBD_LL_Init+0x98>)
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	4a1f      	ldr	r2, [pc, #124]	; (80128a4 <USBD_LL_Init+0x98>)
 8012828:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801282c:	4b1d      	ldr	r3, [pc, #116]	; (80128a4 <USBD_LL_Init+0x98>)
 801282e:	4a1e      	ldr	r2, [pc, #120]	; (80128a8 <USBD_LL_Init+0x9c>)
 8012830:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8012832:	4b1c      	ldr	r3, [pc, #112]	; (80128a4 <USBD_LL_Init+0x98>)
 8012834:	2209      	movs	r2, #9
 8012836:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8012838:	4b1a      	ldr	r3, [pc, #104]	; (80128a4 <USBD_LL_Init+0x98>)
 801283a:	2202      	movs	r2, #2
 801283c:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801283e:	4b19      	ldr	r3, [pc, #100]	; (80128a4 <USBD_LL_Init+0x98>)
 8012840:	2200      	movs	r2, #0
 8012842:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8012844:	4b17      	ldr	r3, [pc, #92]	; (80128a4 <USBD_LL_Init+0x98>)
 8012846:	2202      	movs	r2, #2
 8012848:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801284a:	4b16      	ldr	r3, [pc, #88]	; (80128a4 <USBD_LL_Init+0x98>)
 801284c:	2200      	movs	r2, #0
 801284e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8012850:	4b14      	ldr	r3, [pc, #80]	; (80128a4 <USBD_LL_Init+0x98>)
 8012852:	2200      	movs	r2, #0
 8012854:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8012856:	4b13      	ldr	r3, [pc, #76]	; (80128a4 <USBD_LL_Init+0x98>)
 8012858:	2200      	movs	r2, #0
 801285a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 801285c:	4b11      	ldr	r3, [pc, #68]	; (80128a4 <USBD_LL_Init+0x98>)
 801285e:	2200      	movs	r2, #0
 8012860:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8012862:	4b10      	ldr	r3, [pc, #64]	; (80128a4 <USBD_LL_Init+0x98>)
 8012864:	2200      	movs	r2, #0
 8012866:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8012868:	4b0e      	ldr	r3, [pc, #56]	; (80128a4 <USBD_LL_Init+0x98>)
 801286a:	2200      	movs	r2, #0
 801286c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801286e:	480d      	ldr	r0, [pc, #52]	; (80128a4 <USBD_LL_Init+0x98>)
 8012870:	f7f2 ff24 	bl	80056bc <HAL_PCD_Init>
 8012874:	4603      	mov	r3, r0
 8012876:	2b00      	cmp	r3, #0
 8012878:	d001      	beq.n	801287e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801287a:	f7ee fb4d 	bl	8000f18 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801287e:	2180      	movs	r1, #128	; 0x80
 8012880:	4808      	ldr	r0, [pc, #32]	; (80128a4 <USBD_LL_Init+0x98>)
 8012882:	f7f4 f8b6 	bl	80069f2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8012886:	2240      	movs	r2, #64	; 0x40
 8012888:	2100      	movs	r1, #0
 801288a:	4806      	ldr	r0, [pc, #24]	; (80128a4 <USBD_LL_Init+0x98>)
 801288c:	f7f4 f86a 	bl	8006964 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8012890:	2280      	movs	r2, #128	; 0x80
 8012892:	2101      	movs	r1, #1
 8012894:	4803      	ldr	r0, [pc, #12]	; (80128a4 <USBD_LL_Init+0x98>)
 8012896:	f7f4 f865 	bl	8006964 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801289a:	2300      	movs	r3, #0
}
 801289c:	4618      	mov	r0, r3
 801289e:	3708      	adds	r7, #8
 80128a0:	46bd      	mov	sp, r7
 80128a2:	bd80      	pop	{r7, pc}
 80128a4:	24003c60 	.word	0x24003c60
 80128a8:	40080000 	.word	0x40080000

080128ac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80128ac:	b580      	push	{r7, lr}
 80128ae:	b084      	sub	sp, #16
 80128b0:	af00      	add	r7, sp, #0
 80128b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80128b4:	2300      	movs	r3, #0
 80128b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80128b8:	2300      	movs	r3, #0
 80128ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80128c2:	4618      	mov	r0, r3
 80128c4:	f7f3 f81e 	bl	8005904 <HAL_PCD_Start>
 80128c8:	4603      	mov	r3, r0
 80128ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80128cc:	7bfb      	ldrb	r3, [r7, #15]
 80128ce:	4618      	mov	r0, r3
 80128d0:	f000 f92a 	bl	8012b28 <USBD_Get_USB_Status>
 80128d4:	4603      	mov	r3, r0
 80128d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80128d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80128da:	4618      	mov	r0, r3
 80128dc:	3710      	adds	r7, #16
 80128de:	46bd      	mov	sp, r7
 80128e0:	bd80      	pop	{r7, pc}

080128e2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80128e2:	b580      	push	{r7, lr}
 80128e4:	b084      	sub	sp, #16
 80128e6:	af00      	add	r7, sp, #0
 80128e8:	6078      	str	r0, [r7, #4]
 80128ea:	4608      	mov	r0, r1
 80128ec:	4611      	mov	r1, r2
 80128ee:	461a      	mov	r2, r3
 80128f0:	4603      	mov	r3, r0
 80128f2:	70fb      	strb	r3, [r7, #3]
 80128f4:	460b      	mov	r3, r1
 80128f6:	70bb      	strb	r3, [r7, #2]
 80128f8:	4613      	mov	r3, r2
 80128fa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80128fc:	2300      	movs	r3, #0
 80128fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012900:	2300      	movs	r3, #0
 8012902:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801290a:	78bb      	ldrb	r3, [r7, #2]
 801290c:	883a      	ldrh	r2, [r7, #0]
 801290e:	78f9      	ldrb	r1, [r7, #3]
 8012910:	f7f3 fc2f 	bl	8006172 <HAL_PCD_EP_Open>
 8012914:	4603      	mov	r3, r0
 8012916:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012918:	7bfb      	ldrb	r3, [r7, #15]
 801291a:	4618      	mov	r0, r3
 801291c:	f000 f904 	bl	8012b28 <USBD_Get_USB_Status>
 8012920:	4603      	mov	r3, r0
 8012922:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012924:	7bbb      	ldrb	r3, [r7, #14]
}
 8012926:	4618      	mov	r0, r3
 8012928:	3710      	adds	r7, #16
 801292a:	46bd      	mov	sp, r7
 801292c:	bd80      	pop	{r7, pc}

0801292e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801292e:	b580      	push	{r7, lr}
 8012930:	b084      	sub	sp, #16
 8012932:	af00      	add	r7, sp, #0
 8012934:	6078      	str	r0, [r7, #4]
 8012936:	460b      	mov	r3, r1
 8012938:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801293a:	2300      	movs	r3, #0
 801293c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801293e:	2300      	movs	r3, #0
 8012940:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012948:	78fa      	ldrb	r2, [r7, #3]
 801294a:	4611      	mov	r1, r2
 801294c:	4618      	mov	r0, r3
 801294e:	f7f3 fc78 	bl	8006242 <HAL_PCD_EP_Close>
 8012952:	4603      	mov	r3, r0
 8012954:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012956:	7bfb      	ldrb	r3, [r7, #15]
 8012958:	4618      	mov	r0, r3
 801295a:	f000 f8e5 	bl	8012b28 <USBD_Get_USB_Status>
 801295e:	4603      	mov	r3, r0
 8012960:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012962:	7bbb      	ldrb	r3, [r7, #14]
}
 8012964:	4618      	mov	r0, r3
 8012966:	3710      	adds	r7, #16
 8012968:	46bd      	mov	sp, r7
 801296a:	bd80      	pop	{r7, pc}

0801296c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801296c:	b580      	push	{r7, lr}
 801296e:	b084      	sub	sp, #16
 8012970:	af00      	add	r7, sp, #0
 8012972:	6078      	str	r0, [r7, #4]
 8012974:	460b      	mov	r3, r1
 8012976:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012978:	2300      	movs	r3, #0
 801297a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801297c:	2300      	movs	r3, #0
 801297e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012986:	78fa      	ldrb	r2, [r7, #3]
 8012988:	4611      	mov	r1, r2
 801298a:	4618      	mov	r0, r3
 801298c:	f7f3 fd50 	bl	8006430 <HAL_PCD_EP_SetStall>
 8012990:	4603      	mov	r3, r0
 8012992:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012994:	7bfb      	ldrb	r3, [r7, #15]
 8012996:	4618      	mov	r0, r3
 8012998:	f000 f8c6 	bl	8012b28 <USBD_Get_USB_Status>
 801299c:	4603      	mov	r3, r0
 801299e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80129a0:	7bbb      	ldrb	r3, [r7, #14]
}
 80129a2:	4618      	mov	r0, r3
 80129a4:	3710      	adds	r7, #16
 80129a6:	46bd      	mov	sp, r7
 80129a8:	bd80      	pop	{r7, pc}

080129aa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80129aa:	b580      	push	{r7, lr}
 80129ac:	b084      	sub	sp, #16
 80129ae:	af00      	add	r7, sp, #0
 80129b0:	6078      	str	r0, [r7, #4]
 80129b2:	460b      	mov	r3, r1
 80129b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80129b6:	2300      	movs	r3, #0
 80129b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80129ba:	2300      	movs	r3, #0
 80129bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80129c4:	78fa      	ldrb	r2, [r7, #3]
 80129c6:	4611      	mov	r1, r2
 80129c8:	4618      	mov	r0, r3
 80129ca:	f7f3 fd95 	bl	80064f8 <HAL_PCD_EP_ClrStall>
 80129ce:	4603      	mov	r3, r0
 80129d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80129d2:	7bfb      	ldrb	r3, [r7, #15]
 80129d4:	4618      	mov	r0, r3
 80129d6:	f000 f8a7 	bl	8012b28 <USBD_Get_USB_Status>
 80129da:	4603      	mov	r3, r0
 80129dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80129de:	7bbb      	ldrb	r3, [r7, #14]
}
 80129e0:	4618      	mov	r0, r3
 80129e2:	3710      	adds	r7, #16
 80129e4:	46bd      	mov	sp, r7
 80129e6:	bd80      	pop	{r7, pc}

080129e8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80129e8:	b480      	push	{r7}
 80129ea:	b085      	sub	sp, #20
 80129ec:	af00      	add	r7, sp, #0
 80129ee:	6078      	str	r0, [r7, #4]
 80129f0:	460b      	mov	r3, r1
 80129f2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80129fa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80129fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012a00:	2b00      	cmp	r3, #0
 8012a02:	da0b      	bge.n	8012a1c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8012a04:	78fb      	ldrb	r3, [r7, #3]
 8012a06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012a0a:	68f9      	ldr	r1, [r7, #12]
 8012a0c:	4613      	mov	r3, r2
 8012a0e:	00db      	lsls	r3, r3, #3
 8012a10:	1a9b      	subs	r3, r3, r2
 8012a12:	009b      	lsls	r3, r3, #2
 8012a14:	440b      	add	r3, r1
 8012a16:	333e      	adds	r3, #62	; 0x3e
 8012a18:	781b      	ldrb	r3, [r3, #0]
 8012a1a:	e00b      	b.n	8012a34 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012a1c:	78fb      	ldrb	r3, [r7, #3]
 8012a1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012a22:	68f9      	ldr	r1, [r7, #12]
 8012a24:	4613      	mov	r3, r2
 8012a26:	00db      	lsls	r3, r3, #3
 8012a28:	1a9b      	subs	r3, r3, r2
 8012a2a:	009b      	lsls	r3, r3, #2
 8012a2c:	440b      	add	r3, r1
 8012a2e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012a32:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012a34:	4618      	mov	r0, r3
 8012a36:	3714      	adds	r7, #20
 8012a38:	46bd      	mov	sp, r7
 8012a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a3e:	4770      	bx	lr

08012a40 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012a40:	b580      	push	{r7, lr}
 8012a42:	b084      	sub	sp, #16
 8012a44:	af00      	add	r7, sp, #0
 8012a46:	6078      	str	r0, [r7, #4]
 8012a48:	460b      	mov	r3, r1
 8012a4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012a50:	2300      	movs	r3, #0
 8012a52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012a5a:	78fa      	ldrb	r2, [r7, #3]
 8012a5c:	4611      	mov	r1, r2
 8012a5e:	4618      	mov	r0, r3
 8012a60:	f7f3 fb62 	bl	8006128 <HAL_PCD_SetAddress>
 8012a64:	4603      	mov	r3, r0
 8012a66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012a68:	7bfb      	ldrb	r3, [r7, #15]
 8012a6a:	4618      	mov	r0, r3
 8012a6c:	f000 f85c 	bl	8012b28 <USBD_Get_USB_Status>
 8012a70:	4603      	mov	r3, r0
 8012a72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012a74:	7bbb      	ldrb	r3, [r7, #14]
}
 8012a76:	4618      	mov	r0, r3
 8012a78:	3710      	adds	r7, #16
 8012a7a:	46bd      	mov	sp, r7
 8012a7c:	bd80      	pop	{r7, pc}

08012a7e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012a7e:	b580      	push	{r7, lr}
 8012a80:	b086      	sub	sp, #24
 8012a82:	af00      	add	r7, sp, #0
 8012a84:	60f8      	str	r0, [r7, #12]
 8012a86:	607a      	str	r2, [r7, #4]
 8012a88:	603b      	str	r3, [r7, #0]
 8012a8a:	460b      	mov	r3, r1
 8012a8c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012a8e:	2300      	movs	r3, #0
 8012a90:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012a92:	2300      	movs	r3, #0
 8012a94:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012a9c:	7af9      	ldrb	r1, [r7, #11]
 8012a9e:	683b      	ldr	r3, [r7, #0]
 8012aa0:	687a      	ldr	r2, [r7, #4]
 8012aa2:	f7f3 fc7b 	bl	800639c <HAL_PCD_EP_Transmit>
 8012aa6:	4603      	mov	r3, r0
 8012aa8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012aaa:	7dfb      	ldrb	r3, [r7, #23]
 8012aac:	4618      	mov	r0, r3
 8012aae:	f000 f83b 	bl	8012b28 <USBD_Get_USB_Status>
 8012ab2:	4603      	mov	r3, r0
 8012ab4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012ab6:	7dbb      	ldrb	r3, [r7, #22]
}
 8012ab8:	4618      	mov	r0, r3
 8012aba:	3718      	adds	r7, #24
 8012abc:	46bd      	mov	sp, r7
 8012abe:	bd80      	pop	{r7, pc}

08012ac0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012ac0:	b580      	push	{r7, lr}
 8012ac2:	b086      	sub	sp, #24
 8012ac4:	af00      	add	r7, sp, #0
 8012ac6:	60f8      	str	r0, [r7, #12]
 8012ac8:	607a      	str	r2, [r7, #4]
 8012aca:	603b      	str	r3, [r7, #0]
 8012acc:	460b      	mov	r3, r1
 8012ace:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012ad0:	2300      	movs	r3, #0
 8012ad2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012ad4:	2300      	movs	r3, #0
 8012ad6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012ad8:	68fb      	ldr	r3, [r7, #12]
 8012ada:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012ade:	7af9      	ldrb	r1, [r7, #11]
 8012ae0:	683b      	ldr	r3, [r7, #0]
 8012ae2:	687a      	ldr	r2, [r7, #4]
 8012ae4:	f7f3 fbf7 	bl	80062d6 <HAL_PCD_EP_Receive>
 8012ae8:	4603      	mov	r3, r0
 8012aea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012aec:	7dfb      	ldrb	r3, [r7, #23]
 8012aee:	4618      	mov	r0, r3
 8012af0:	f000 f81a 	bl	8012b28 <USBD_Get_USB_Status>
 8012af4:	4603      	mov	r3, r0
 8012af6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012af8:	7dbb      	ldrb	r3, [r7, #22]
}
 8012afa:	4618      	mov	r0, r3
 8012afc:	3718      	adds	r7, #24
 8012afe:	46bd      	mov	sp, r7
 8012b00:	bd80      	pop	{r7, pc}

08012b02 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012b02:	b580      	push	{r7, lr}
 8012b04:	b082      	sub	sp, #8
 8012b06:	af00      	add	r7, sp, #0
 8012b08:	6078      	str	r0, [r7, #4]
 8012b0a:	460b      	mov	r3, r1
 8012b0c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012b14:	78fa      	ldrb	r2, [r7, #3]
 8012b16:	4611      	mov	r1, r2
 8012b18:	4618      	mov	r0, r3
 8012b1a:	f7f3 fc27 	bl	800636c <HAL_PCD_EP_GetRxCount>
 8012b1e:	4603      	mov	r3, r0
}
 8012b20:	4618      	mov	r0, r3
 8012b22:	3708      	adds	r7, #8
 8012b24:	46bd      	mov	sp, r7
 8012b26:	bd80      	pop	{r7, pc}

08012b28 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012b28:	b480      	push	{r7}
 8012b2a:	b085      	sub	sp, #20
 8012b2c:	af00      	add	r7, sp, #0
 8012b2e:	4603      	mov	r3, r0
 8012b30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012b32:	2300      	movs	r3, #0
 8012b34:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012b36:	79fb      	ldrb	r3, [r7, #7]
 8012b38:	2b03      	cmp	r3, #3
 8012b3a:	d817      	bhi.n	8012b6c <USBD_Get_USB_Status+0x44>
 8012b3c:	a201      	add	r2, pc, #4	; (adr r2, 8012b44 <USBD_Get_USB_Status+0x1c>)
 8012b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b42:	bf00      	nop
 8012b44:	08012b55 	.word	0x08012b55
 8012b48:	08012b5b 	.word	0x08012b5b
 8012b4c:	08012b61 	.word	0x08012b61
 8012b50:	08012b67 	.word	0x08012b67
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012b54:	2300      	movs	r3, #0
 8012b56:	73fb      	strb	r3, [r7, #15]
    break;
 8012b58:	e00b      	b.n	8012b72 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012b5a:	2303      	movs	r3, #3
 8012b5c:	73fb      	strb	r3, [r7, #15]
    break;
 8012b5e:	e008      	b.n	8012b72 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012b60:	2301      	movs	r3, #1
 8012b62:	73fb      	strb	r3, [r7, #15]
    break;
 8012b64:	e005      	b.n	8012b72 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012b66:	2303      	movs	r3, #3
 8012b68:	73fb      	strb	r3, [r7, #15]
    break;
 8012b6a:	e002      	b.n	8012b72 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012b6c:	2303      	movs	r3, #3
 8012b6e:	73fb      	strb	r3, [r7, #15]
    break;
 8012b70:	bf00      	nop
  }
  return usb_status;
 8012b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b74:	4618      	mov	r0, r3
 8012b76:	3714      	adds	r7, #20
 8012b78:	46bd      	mov	sp, r7
 8012b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b7e:	4770      	bx	lr

08012b80 <__errno>:
 8012b80:	4b01      	ldr	r3, [pc, #4]	; (8012b88 <__errno+0x8>)
 8012b82:	6818      	ldr	r0, [r3, #0]
 8012b84:	4770      	bx	lr
 8012b86:	bf00      	nop
 8012b88:	24000188 	.word	0x24000188

08012b8c <__libc_init_array>:
 8012b8c:	b570      	push	{r4, r5, r6, lr}
 8012b8e:	4d0d      	ldr	r5, [pc, #52]	; (8012bc4 <__libc_init_array+0x38>)
 8012b90:	4c0d      	ldr	r4, [pc, #52]	; (8012bc8 <__libc_init_array+0x3c>)
 8012b92:	1b64      	subs	r4, r4, r5
 8012b94:	10a4      	asrs	r4, r4, #2
 8012b96:	2600      	movs	r6, #0
 8012b98:	42a6      	cmp	r6, r4
 8012b9a:	d109      	bne.n	8012bb0 <__libc_init_array+0x24>
 8012b9c:	4d0b      	ldr	r5, [pc, #44]	; (8012bcc <__libc_init_array+0x40>)
 8012b9e:	4c0c      	ldr	r4, [pc, #48]	; (8012bd0 <__libc_init_array+0x44>)
 8012ba0:	f002 fe2a 	bl	80157f8 <_init>
 8012ba4:	1b64      	subs	r4, r4, r5
 8012ba6:	10a4      	asrs	r4, r4, #2
 8012ba8:	2600      	movs	r6, #0
 8012baa:	42a6      	cmp	r6, r4
 8012bac:	d105      	bne.n	8012bba <__libc_init_array+0x2e>
 8012bae:	bd70      	pop	{r4, r5, r6, pc}
 8012bb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8012bb4:	4798      	blx	r3
 8012bb6:	3601      	adds	r6, #1
 8012bb8:	e7ee      	b.n	8012b98 <__libc_init_array+0xc>
 8012bba:	f855 3b04 	ldr.w	r3, [r5], #4
 8012bbe:	4798      	blx	r3
 8012bc0:	3601      	adds	r6, #1
 8012bc2:	e7f2      	b.n	8012baa <__libc_init_array+0x1e>
 8012bc4:	08015ca4 	.word	0x08015ca4
 8012bc8:	08015ca4 	.word	0x08015ca4
 8012bcc:	08015ca4 	.word	0x08015ca4
 8012bd0:	08015ca8 	.word	0x08015ca8

08012bd4 <malloc>:
 8012bd4:	4b02      	ldr	r3, [pc, #8]	; (8012be0 <malloc+0xc>)
 8012bd6:	4601      	mov	r1, r0
 8012bd8:	6818      	ldr	r0, [r3, #0]
 8012bda:	f000 b863 	b.w	8012ca4 <_malloc_r>
 8012bde:	bf00      	nop
 8012be0:	24000188 	.word	0x24000188

08012be4 <free>:
 8012be4:	4b02      	ldr	r3, [pc, #8]	; (8012bf0 <free+0xc>)
 8012be6:	4601      	mov	r1, r0
 8012be8:	6818      	ldr	r0, [r3, #0]
 8012bea:	f000 b80b 	b.w	8012c04 <_free_r>
 8012bee:	bf00      	nop
 8012bf0:	24000188 	.word	0x24000188

08012bf4 <memset>:
 8012bf4:	4402      	add	r2, r0
 8012bf6:	4603      	mov	r3, r0
 8012bf8:	4293      	cmp	r3, r2
 8012bfa:	d100      	bne.n	8012bfe <memset+0xa>
 8012bfc:	4770      	bx	lr
 8012bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8012c02:	e7f9      	b.n	8012bf8 <memset+0x4>

08012c04 <_free_r>:
 8012c04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012c06:	2900      	cmp	r1, #0
 8012c08:	d048      	beq.n	8012c9c <_free_r+0x98>
 8012c0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012c0e:	9001      	str	r0, [sp, #4]
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	f1a1 0404 	sub.w	r4, r1, #4
 8012c16:	bfb8      	it	lt
 8012c18:	18e4      	addlt	r4, r4, r3
 8012c1a:	f001 fb31 	bl	8014280 <__malloc_lock>
 8012c1e:	4a20      	ldr	r2, [pc, #128]	; (8012ca0 <_free_r+0x9c>)
 8012c20:	9801      	ldr	r0, [sp, #4]
 8012c22:	6813      	ldr	r3, [r2, #0]
 8012c24:	4615      	mov	r5, r2
 8012c26:	b933      	cbnz	r3, 8012c36 <_free_r+0x32>
 8012c28:	6063      	str	r3, [r4, #4]
 8012c2a:	6014      	str	r4, [r2, #0]
 8012c2c:	b003      	add	sp, #12
 8012c2e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012c32:	f001 bb2b 	b.w	801428c <__malloc_unlock>
 8012c36:	42a3      	cmp	r3, r4
 8012c38:	d90b      	bls.n	8012c52 <_free_r+0x4e>
 8012c3a:	6821      	ldr	r1, [r4, #0]
 8012c3c:	1862      	adds	r2, r4, r1
 8012c3e:	4293      	cmp	r3, r2
 8012c40:	bf04      	itt	eq
 8012c42:	681a      	ldreq	r2, [r3, #0]
 8012c44:	685b      	ldreq	r3, [r3, #4]
 8012c46:	6063      	str	r3, [r4, #4]
 8012c48:	bf04      	itt	eq
 8012c4a:	1852      	addeq	r2, r2, r1
 8012c4c:	6022      	streq	r2, [r4, #0]
 8012c4e:	602c      	str	r4, [r5, #0]
 8012c50:	e7ec      	b.n	8012c2c <_free_r+0x28>
 8012c52:	461a      	mov	r2, r3
 8012c54:	685b      	ldr	r3, [r3, #4]
 8012c56:	b10b      	cbz	r3, 8012c5c <_free_r+0x58>
 8012c58:	42a3      	cmp	r3, r4
 8012c5a:	d9fa      	bls.n	8012c52 <_free_r+0x4e>
 8012c5c:	6811      	ldr	r1, [r2, #0]
 8012c5e:	1855      	adds	r5, r2, r1
 8012c60:	42a5      	cmp	r5, r4
 8012c62:	d10b      	bne.n	8012c7c <_free_r+0x78>
 8012c64:	6824      	ldr	r4, [r4, #0]
 8012c66:	4421      	add	r1, r4
 8012c68:	1854      	adds	r4, r2, r1
 8012c6a:	42a3      	cmp	r3, r4
 8012c6c:	6011      	str	r1, [r2, #0]
 8012c6e:	d1dd      	bne.n	8012c2c <_free_r+0x28>
 8012c70:	681c      	ldr	r4, [r3, #0]
 8012c72:	685b      	ldr	r3, [r3, #4]
 8012c74:	6053      	str	r3, [r2, #4]
 8012c76:	4421      	add	r1, r4
 8012c78:	6011      	str	r1, [r2, #0]
 8012c7a:	e7d7      	b.n	8012c2c <_free_r+0x28>
 8012c7c:	d902      	bls.n	8012c84 <_free_r+0x80>
 8012c7e:	230c      	movs	r3, #12
 8012c80:	6003      	str	r3, [r0, #0]
 8012c82:	e7d3      	b.n	8012c2c <_free_r+0x28>
 8012c84:	6825      	ldr	r5, [r4, #0]
 8012c86:	1961      	adds	r1, r4, r5
 8012c88:	428b      	cmp	r3, r1
 8012c8a:	bf04      	itt	eq
 8012c8c:	6819      	ldreq	r1, [r3, #0]
 8012c8e:	685b      	ldreq	r3, [r3, #4]
 8012c90:	6063      	str	r3, [r4, #4]
 8012c92:	bf04      	itt	eq
 8012c94:	1949      	addeq	r1, r1, r5
 8012c96:	6021      	streq	r1, [r4, #0]
 8012c98:	6054      	str	r4, [r2, #4]
 8012c9a:	e7c7      	b.n	8012c2c <_free_r+0x28>
 8012c9c:	b003      	add	sp, #12
 8012c9e:	bd30      	pop	{r4, r5, pc}
 8012ca0:	24000390 	.word	0x24000390

08012ca4 <_malloc_r>:
 8012ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ca6:	1ccd      	adds	r5, r1, #3
 8012ca8:	f025 0503 	bic.w	r5, r5, #3
 8012cac:	3508      	adds	r5, #8
 8012cae:	2d0c      	cmp	r5, #12
 8012cb0:	bf38      	it	cc
 8012cb2:	250c      	movcc	r5, #12
 8012cb4:	2d00      	cmp	r5, #0
 8012cb6:	4606      	mov	r6, r0
 8012cb8:	db01      	blt.n	8012cbe <_malloc_r+0x1a>
 8012cba:	42a9      	cmp	r1, r5
 8012cbc:	d903      	bls.n	8012cc6 <_malloc_r+0x22>
 8012cbe:	230c      	movs	r3, #12
 8012cc0:	6033      	str	r3, [r6, #0]
 8012cc2:	2000      	movs	r0, #0
 8012cc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012cc6:	f001 fadb 	bl	8014280 <__malloc_lock>
 8012cca:	4921      	ldr	r1, [pc, #132]	; (8012d50 <_malloc_r+0xac>)
 8012ccc:	680a      	ldr	r2, [r1, #0]
 8012cce:	4614      	mov	r4, r2
 8012cd0:	b99c      	cbnz	r4, 8012cfa <_malloc_r+0x56>
 8012cd2:	4f20      	ldr	r7, [pc, #128]	; (8012d54 <_malloc_r+0xb0>)
 8012cd4:	683b      	ldr	r3, [r7, #0]
 8012cd6:	b923      	cbnz	r3, 8012ce2 <_malloc_r+0x3e>
 8012cd8:	4621      	mov	r1, r4
 8012cda:	4630      	mov	r0, r6
 8012cdc:	f000 fc7e 	bl	80135dc <_sbrk_r>
 8012ce0:	6038      	str	r0, [r7, #0]
 8012ce2:	4629      	mov	r1, r5
 8012ce4:	4630      	mov	r0, r6
 8012ce6:	f000 fc79 	bl	80135dc <_sbrk_r>
 8012cea:	1c43      	adds	r3, r0, #1
 8012cec:	d123      	bne.n	8012d36 <_malloc_r+0x92>
 8012cee:	230c      	movs	r3, #12
 8012cf0:	6033      	str	r3, [r6, #0]
 8012cf2:	4630      	mov	r0, r6
 8012cf4:	f001 faca 	bl	801428c <__malloc_unlock>
 8012cf8:	e7e3      	b.n	8012cc2 <_malloc_r+0x1e>
 8012cfa:	6823      	ldr	r3, [r4, #0]
 8012cfc:	1b5b      	subs	r3, r3, r5
 8012cfe:	d417      	bmi.n	8012d30 <_malloc_r+0x8c>
 8012d00:	2b0b      	cmp	r3, #11
 8012d02:	d903      	bls.n	8012d0c <_malloc_r+0x68>
 8012d04:	6023      	str	r3, [r4, #0]
 8012d06:	441c      	add	r4, r3
 8012d08:	6025      	str	r5, [r4, #0]
 8012d0a:	e004      	b.n	8012d16 <_malloc_r+0x72>
 8012d0c:	6863      	ldr	r3, [r4, #4]
 8012d0e:	42a2      	cmp	r2, r4
 8012d10:	bf0c      	ite	eq
 8012d12:	600b      	streq	r3, [r1, #0]
 8012d14:	6053      	strne	r3, [r2, #4]
 8012d16:	4630      	mov	r0, r6
 8012d18:	f001 fab8 	bl	801428c <__malloc_unlock>
 8012d1c:	f104 000b 	add.w	r0, r4, #11
 8012d20:	1d23      	adds	r3, r4, #4
 8012d22:	f020 0007 	bic.w	r0, r0, #7
 8012d26:	1ac2      	subs	r2, r0, r3
 8012d28:	d0cc      	beq.n	8012cc4 <_malloc_r+0x20>
 8012d2a:	1a1b      	subs	r3, r3, r0
 8012d2c:	50a3      	str	r3, [r4, r2]
 8012d2e:	e7c9      	b.n	8012cc4 <_malloc_r+0x20>
 8012d30:	4622      	mov	r2, r4
 8012d32:	6864      	ldr	r4, [r4, #4]
 8012d34:	e7cc      	b.n	8012cd0 <_malloc_r+0x2c>
 8012d36:	1cc4      	adds	r4, r0, #3
 8012d38:	f024 0403 	bic.w	r4, r4, #3
 8012d3c:	42a0      	cmp	r0, r4
 8012d3e:	d0e3      	beq.n	8012d08 <_malloc_r+0x64>
 8012d40:	1a21      	subs	r1, r4, r0
 8012d42:	4630      	mov	r0, r6
 8012d44:	f000 fc4a 	bl	80135dc <_sbrk_r>
 8012d48:	3001      	adds	r0, #1
 8012d4a:	d1dd      	bne.n	8012d08 <_malloc_r+0x64>
 8012d4c:	e7cf      	b.n	8012cee <_malloc_r+0x4a>
 8012d4e:	bf00      	nop
 8012d50:	24000390 	.word	0x24000390
 8012d54:	24000394 	.word	0x24000394

08012d58 <__cvt>:
 8012d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012d5a:	ed2d 8b02 	vpush	{d8}
 8012d5e:	eeb0 8b40 	vmov.f64	d8, d0
 8012d62:	b085      	sub	sp, #20
 8012d64:	4617      	mov	r7, r2
 8012d66:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8012d68:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8012d6a:	ee18 2a90 	vmov	r2, s17
 8012d6e:	f025 0520 	bic.w	r5, r5, #32
 8012d72:	2a00      	cmp	r2, #0
 8012d74:	bfb6      	itet	lt
 8012d76:	222d      	movlt	r2, #45	; 0x2d
 8012d78:	2200      	movge	r2, #0
 8012d7a:	eeb1 8b40 	vneglt.f64	d8, d0
 8012d7e:	2d46      	cmp	r5, #70	; 0x46
 8012d80:	460c      	mov	r4, r1
 8012d82:	701a      	strb	r2, [r3, #0]
 8012d84:	d004      	beq.n	8012d90 <__cvt+0x38>
 8012d86:	2d45      	cmp	r5, #69	; 0x45
 8012d88:	d100      	bne.n	8012d8c <__cvt+0x34>
 8012d8a:	3401      	adds	r4, #1
 8012d8c:	2102      	movs	r1, #2
 8012d8e:	e000      	b.n	8012d92 <__cvt+0x3a>
 8012d90:	2103      	movs	r1, #3
 8012d92:	ab03      	add	r3, sp, #12
 8012d94:	9301      	str	r3, [sp, #4]
 8012d96:	ab02      	add	r3, sp, #8
 8012d98:	9300      	str	r3, [sp, #0]
 8012d9a:	4622      	mov	r2, r4
 8012d9c:	4633      	mov	r3, r6
 8012d9e:	eeb0 0b48 	vmov.f64	d0, d8
 8012da2:	f000 fcd9 	bl	8013758 <_dtoa_r>
 8012da6:	2d47      	cmp	r5, #71	; 0x47
 8012da8:	d109      	bne.n	8012dbe <__cvt+0x66>
 8012daa:	07fb      	lsls	r3, r7, #31
 8012dac:	d407      	bmi.n	8012dbe <__cvt+0x66>
 8012dae:	9b03      	ldr	r3, [sp, #12]
 8012db0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012db2:	1a1b      	subs	r3, r3, r0
 8012db4:	6013      	str	r3, [r2, #0]
 8012db6:	b005      	add	sp, #20
 8012db8:	ecbd 8b02 	vpop	{d8}
 8012dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012dbe:	2d46      	cmp	r5, #70	; 0x46
 8012dc0:	eb00 0204 	add.w	r2, r0, r4
 8012dc4:	d10c      	bne.n	8012de0 <__cvt+0x88>
 8012dc6:	7803      	ldrb	r3, [r0, #0]
 8012dc8:	2b30      	cmp	r3, #48	; 0x30
 8012dca:	d107      	bne.n	8012ddc <__cvt+0x84>
 8012dcc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dd4:	bf1c      	itt	ne
 8012dd6:	f1c4 0401 	rsbne	r4, r4, #1
 8012dda:	6034      	strne	r4, [r6, #0]
 8012ddc:	6833      	ldr	r3, [r6, #0]
 8012dde:	441a      	add	r2, r3
 8012de0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012de8:	bf08      	it	eq
 8012dea:	9203      	streq	r2, [sp, #12]
 8012dec:	2130      	movs	r1, #48	; 0x30
 8012dee:	9b03      	ldr	r3, [sp, #12]
 8012df0:	4293      	cmp	r3, r2
 8012df2:	d2dc      	bcs.n	8012dae <__cvt+0x56>
 8012df4:	1c5c      	adds	r4, r3, #1
 8012df6:	9403      	str	r4, [sp, #12]
 8012df8:	7019      	strb	r1, [r3, #0]
 8012dfa:	e7f8      	b.n	8012dee <__cvt+0x96>

08012dfc <__exponent>:
 8012dfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012dfe:	4603      	mov	r3, r0
 8012e00:	2900      	cmp	r1, #0
 8012e02:	bfb8      	it	lt
 8012e04:	4249      	neglt	r1, r1
 8012e06:	f803 2b02 	strb.w	r2, [r3], #2
 8012e0a:	bfb4      	ite	lt
 8012e0c:	222d      	movlt	r2, #45	; 0x2d
 8012e0e:	222b      	movge	r2, #43	; 0x2b
 8012e10:	2909      	cmp	r1, #9
 8012e12:	7042      	strb	r2, [r0, #1]
 8012e14:	dd2a      	ble.n	8012e6c <__exponent+0x70>
 8012e16:	f10d 0407 	add.w	r4, sp, #7
 8012e1a:	46a4      	mov	ip, r4
 8012e1c:	270a      	movs	r7, #10
 8012e1e:	46a6      	mov	lr, r4
 8012e20:	460a      	mov	r2, r1
 8012e22:	fb91 f6f7 	sdiv	r6, r1, r7
 8012e26:	fb07 1516 	mls	r5, r7, r6, r1
 8012e2a:	3530      	adds	r5, #48	; 0x30
 8012e2c:	2a63      	cmp	r2, #99	; 0x63
 8012e2e:	f104 34ff 	add.w	r4, r4, #4294967295
 8012e32:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8012e36:	4631      	mov	r1, r6
 8012e38:	dcf1      	bgt.n	8012e1e <__exponent+0x22>
 8012e3a:	3130      	adds	r1, #48	; 0x30
 8012e3c:	f1ae 0502 	sub.w	r5, lr, #2
 8012e40:	f804 1c01 	strb.w	r1, [r4, #-1]
 8012e44:	1c44      	adds	r4, r0, #1
 8012e46:	4629      	mov	r1, r5
 8012e48:	4561      	cmp	r1, ip
 8012e4a:	d30a      	bcc.n	8012e62 <__exponent+0x66>
 8012e4c:	f10d 0209 	add.w	r2, sp, #9
 8012e50:	eba2 020e 	sub.w	r2, r2, lr
 8012e54:	4565      	cmp	r5, ip
 8012e56:	bf88      	it	hi
 8012e58:	2200      	movhi	r2, #0
 8012e5a:	4413      	add	r3, r2
 8012e5c:	1a18      	subs	r0, r3, r0
 8012e5e:	b003      	add	sp, #12
 8012e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012e66:	f804 2f01 	strb.w	r2, [r4, #1]!
 8012e6a:	e7ed      	b.n	8012e48 <__exponent+0x4c>
 8012e6c:	2330      	movs	r3, #48	; 0x30
 8012e6e:	3130      	adds	r1, #48	; 0x30
 8012e70:	7083      	strb	r3, [r0, #2]
 8012e72:	70c1      	strb	r1, [r0, #3]
 8012e74:	1d03      	adds	r3, r0, #4
 8012e76:	e7f1      	b.n	8012e5c <__exponent+0x60>

08012e78 <_printf_float>:
 8012e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e7c:	b08b      	sub	sp, #44	; 0x2c
 8012e7e:	460c      	mov	r4, r1
 8012e80:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8012e84:	4616      	mov	r6, r2
 8012e86:	461f      	mov	r7, r3
 8012e88:	4605      	mov	r5, r0
 8012e8a:	f001 f9e7 	bl	801425c <_localeconv_r>
 8012e8e:	f8d0 b000 	ldr.w	fp, [r0]
 8012e92:	4658      	mov	r0, fp
 8012e94:	f7ed fa24 	bl	80002e0 <strlen>
 8012e98:	2300      	movs	r3, #0
 8012e9a:	9308      	str	r3, [sp, #32]
 8012e9c:	f8d8 3000 	ldr.w	r3, [r8]
 8012ea0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8012ea4:	6822      	ldr	r2, [r4, #0]
 8012ea6:	3307      	adds	r3, #7
 8012ea8:	f023 0307 	bic.w	r3, r3, #7
 8012eac:	f103 0108 	add.w	r1, r3, #8
 8012eb0:	f8c8 1000 	str.w	r1, [r8]
 8012eb4:	4682      	mov	sl, r0
 8012eb6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012eba:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8012ebe:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8013120 <_printf_float+0x2a8>
 8012ec2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8012ec6:	eeb0 6bc0 	vabs.f64	d6, d0
 8012eca:	eeb4 6b47 	vcmp.f64	d6, d7
 8012ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ed2:	dd24      	ble.n	8012f1e <_printf_float+0xa6>
 8012ed4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012edc:	d502      	bpl.n	8012ee4 <_printf_float+0x6c>
 8012ede:	232d      	movs	r3, #45	; 0x2d
 8012ee0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012ee4:	4b90      	ldr	r3, [pc, #576]	; (8013128 <_printf_float+0x2b0>)
 8012ee6:	4891      	ldr	r0, [pc, #580]	; (801312c <_printf_float+0x2b4>)
 8012ee8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8012eec:	bf94      	ite	ls
 8012eee:	4698      	movls	r8, r3
 8012ef0:	4680      	movhi	r8, r0
 8012ef2:	2303      	movs	r3, #3
 8012ef4:	6123      	str	r3, [r4, #16]
 8012ef6:	f022 0204 	bic.w	r2, r2, #4
 8012efa:	2300      	movs	r3, #0
 8012efc:	6022      	str	r2, [r4, #0]
 8012efe:	9304      	str	r3, [sp, #16]
 8012f00:	9700      	str	r7, [sp, #0]
 8012f02:	4633      	mov	r3, r6
 8012f04:	aa09      	add	r2, sp, #36	; 0x24
 8012f06:	4621      	mov	r1, r4
 8012f08:	4628      	mov	r0, r5
 8012f0a:	f000 f9d3 	bl	80132b4 <_printf_common>
 8012f0e:	3001      	adds	r0, #1
 8012f10:	f040 808a 	bne.w	8013028 <_printf_float+0x1b0>
 8012f14:	f04f 30ff 	mov.w	r0, #4294967295
 8012f18:	b00b      	add	sp, #44	; 0x2c
 8012f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f1e:	eeb4 0b40 	vcmp.f64	d0, d0
 8012f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f26:	d709      	bvc.n	8012f3c <_printf_float+0xc4>
 8012f28:	ee10 3a90 	vmov	r3, s1
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	bfbc      	itt	lt
 8012f30:	232d      	movlt	r3, #45	; 0x2d
 8012f32:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8012f36:	487e      	ldr	r0, [pc, #504]	; (8013130 <_printf_float+0x2b8>)
 8012f38:	4b7e      	ldr	r3, [pc, #504]	; (8013134 <_printf_float+0x2bc>)
 8012f3a:	e7d5      	b.n	8012ee8 <_printf_float+0x70>
 8012f3c:	6863      	ldr	r3, [r4, #4]
 8012f3e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8012f42:	9104      	str	r1, [sp, #16]
 8012f44:	1c59      	adds	r1, r3, #1
 8012f46:	d13c      	bne.n	8012fc2 <_printf_float+0x14a>
 8012f48:	2306      	movs	r3, #6
 8012f4a:	6063      	str	r3, [r4, #4]
 8012f4c:	2300      	movs	r3, #0
 8012f4e:	9303      	str	r3, [sp, #12]
 8012f50:	ab08      	add	r3, sp, #32
 8012f52:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8012f56:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8012f5a:	ab07      	add	r3, sp, #28
 8012f5c:	6861      	ldr	r1, [r4, #4]
 8012f5e:	9300      	str	r3, [sp, #0]
 8012f60:	6022      	str	r2, [r4, #0]
 8012f62:	f10d 031b 	add.w	r3, sp, #27
 8012f66:	4628      	mov	r0, r5
 8012f68:	f7ff fef6 	bl	8012d58 <__cvt>
 8012f6c:	9b04      	ldr	r3, [sp, #16]
 8012f6e:	9907      	ldr	r1, [sp, #28]
 8012f70:	2b47      	cmp	r3, #71	; 0x47
 8012f72:	4680      	mov	r8, r0
 8012f74:	d108      	bne.n	8012f88 <_printf_float+0x110>
 8012f76:	1cc8      	adds	r0, r1, #3
 8012f78:	db02      	blt.n	8012f80 <_printf_float+0x108>
 8012f7a:	6863      	ldr	r3, [r4, #4]
 8012f7c:	4299      	cmp	r1, r3
 8012f7e:	dd41      	ble.n	8013004 <_printf_float+0x18c>
 8012f80:	f1a9 0902 	sub.w	r9, r9, #2
 8012f84:	fa5f f989 	uxtb.w	r9, r9
 8012f88:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8012f8c:	d820      	bhi.n	8012fd0 <_printf_float+0x158>
 8012f8e:	3901      	subs	r1, #1
 8012f90:	464a      	mov	r2, r9
 8012f92:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012f96:	9107      	str	r1, [sp, #28]
 8012f98:	f7ff ff30 	bl	8012dfc <__exponent>
 8012f9c:	9a08      	ldr	r2, [sp, #32]
 8012f9e:	9004      	str	r0, [sp, #16]
 8012fa0:	1813      	adds	r3, r2, r0
 8012fa2:	2a01      	cmp	r2, #1
 8012fa4:	6123      	str	r3, [r4, #16]
 8012fa6:	dc02      	bgt.n	8012fae <_printf_float+0x136>
 8012fa8:	6822      	ldr	r2, [r4, #0]
 8012faa:	07d2      	lsls	r2, r2, #31
 8012fac:	d501      	bpl.n	8012fb2 <_printf_float+0x13a>
 8012fae:	3301      	adds	r3, #1
 8012fb0:	6123      	str	r3, [r4, #16]
 8012fb2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d0a2      	beq.n	8012f00 <_printf_float+0x88>
 8012fba:	232d      	movs	r3, #45	; 0x2d
 8012fbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012fc0:	e79e      	b.n	8012f00 <_printf_float+0x88>
 8012fc2:	9904      	ldr	r1, [sp, #16]
 8012fc4:	2947      	cmp	r1, #71	; 0x47
 8012fc6:	d1c1      	bne.n	8012f4c <_printf_float+0xd4>
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	d1bf      	bne.n	8012f4c <_printf_float+0xd4>
 8012fcc:	2301      	movs	r3, #1
 8012fce:	e7bc      	b.n	8012f4a <_printf_float+0xd2>
 8012fd0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8012fd4:	d118      	bne.n	8013008 <_printf_float+0x190>
 8012fd6:	2900      	cmp	r1, #0
 8012fd8:	6863      	ldr	r3, [r4, #4]
 8012fda:	dd0b      	ble.n	8012ff4 <_printf_float+0x17c>
 8012fdc:	6121      	str	r1, [r4, #16]
 8012fde:	b913      	cbnz	r3, 8012fe6 <_printf_float+0x16e>
 8012fe0:	6822      	ldr	r2, [r4, #0]
 8012fe2:	07d0      	lsls	r0, r2, #31
 8012fe4:	d502      	bpl.n	8012fec <_printf_float+0x174>
 8012fe6:	3301      	adds	r3, #1
 8012fe8:	440b      	add	r3, r1
 8012fea:	6123      	str	r3, [r4, #16]
 8012fec:	2300      	movs	r3, #0
 8012fee:	65a1      	str	r1, [r4, #88]	; 0x58
 8012ff0:	9304      	str	r3, [sp, #16]
 8012ff2:	e7de      	b.n	8012fb2 <_printf_float+0x13a>
 8012ff4:	b913      	cbnz	r3, 8012ffc <_printf_float+0x184>
 8012ff6:	6822      	ldr	r2, [r4, #0]
 8012ff8:	07d2      	lsls	r2, r2, #31
 8012ffa:	d501      	bpl.n	8013000 <_printf_float+0x188>
 8012ffc:	3302      	adds	r3, #2
 8012ffe:	e7f4      	b.n	8012fea <_printf_float+0x172>
 8013000:	2301      	movs	r3, #1
 8013002:	e7f2      	b.n	8012fea <_printf_float+0x172>
 8013004:	f04f 0967 	mov.w	r9, #103	; 0x67
 8013008:	9b08      	ldr	r3, [sp, #32]
 801300a:	4299      	cmp	r1, r3
 801300c:	db05      	blt.n	801301a <_printf_float+0x1a2>
 801300e:	6823      	ldr	r3, [r4, #0]
 8013010:	6121      	str	r1, [r4, #16]
 8013012:	07d8      	lsls	r0, r3, #31
 8013014:	d5ea      	bpl.n	8012fec <_printf_float+0x174>
 8013016:	1c4b      	adds	r3, r1, #1
 8013018:	e7e7      	b.n	8012fea <_printf_float+0x172>
 801301a:	2900      	cmp	r1, #0
 801301c:	bfd4      	ite	le
 801301e:	f1c1 0202 	rsble	r2, r1, #2
 8013022:	2201      	movgt	r2, #1
 8013024:	4413      	add	r3, r2
 8013026:	e7e0      	b.n	8012fea <_printf_float+0x172>
 8013028:	6823      	ldr	r3, [r4, #0]
 801302a:	055a      	lsls	r2, r3, #21
 801302c:	d407      	bmi.n	801303e <_printf_float+0x1c6>
 801302e:	6923      	ldr	r3, [r4, #16]
 8013030:	4642      	mov	r2, r8
 8013032:	4631      	mov	r1, r6
 8013034:	4628      	mov	r0, r5
 8013036:	47b8      	blx	r7
 8013038:	3001      	adds	r0, #1
 801303a:	d12a      	bne.n	8013092 <_printf_float+0x21a>
 801303c:	e76a      	b.n	8012f14 <_printf_float+0x9c>
 801303e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8013042:	f240 80e2 	bls.w	801320a <_printf_float+0x392>
 8013046:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801304a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801304e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013052:	d133      	bne.n	80130bc <_printf_float+0x244>
 8013054:	4a38      	ldr	r2, [pc, #224]	; (8013138 <_printf_float+0x2c0>)
 8013056:	2301      	movs	r3, #1
 8013058:	4631      	mov	r1, r6
 801305a:	4628      	mov	r0, r5
 801305c:	47b8      	blx	r7
 801305e:	3001      	adds	r0, #1
 8013060:	f43f af58 	beq.w	8012f14 <_printf_float+0x9c>
 8013064:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8013068:	429a      	cmp	r2, r3
 801306a:	db02      	blt.n	8013072 <_printf_float+0x1fa>
 801306c:	6823      	ldr	r3, [r4, #0]
 801306e:	07d8      	lsls	r0, r3, #31
 8013070:	d50f      	bpl.n	8013092 <_printf_float+0x21a>
 8013072:	4653      	mov	r3, sl
 8013074:	465a      	mov	r2, fp
 8013076:	4631      	mov	r1, r6
 8013078:	4628      	mov	r0, r5
 801307a:	47b8      	blx	r7
 801307c:	3001      	adds	r0, #1
 801307e:	f43f af49 	beq.w	8012f14 <_printf_float+0x9c>
 8013082:	f04f 0800 	mov.w	r8, #0
 8013086:	f104 091a 	add.w	r9, r4, #26
 801308a:	9b08      	ldr	r3, [sp, #32]
 801308c:	3b01      	subs	r3, #1
 801308e:	4543      	cmp	r3, r8
 8013090:	dc09      	bgt.n	80130a6 <_printf_float+0x22e>
 8013092:	6823      	ldr	r3, [r4, #0]
 8013094:	079b      	lsls	r3, r3, #30
 8013096:	f100 8108 	bmi.w	80132aa <_printf_float+0x432>
 801309a:	68e0      	ldr	r0, [r4, #12]
 801309c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801309e:	4298      	cmp	r0, r3
 80130a0:	bfb8      	it	lt
 80130a2:	4618      	movlt	r0, r3
 80130a4:	e738      	b.n	8012f18 <_printf_float+0xa0>
 80130a6:	2301      	movs	r3, #1
 80130a8:	464a      	mov	r2, r9
 80130aa:	4631      	mov	r1, r6
 80130ac:	4628      	mov	r0, r5
 80130ae:	47b8      	blx	r7
 80130b0:	3001      	adds	r0, #1
 80130b2:	f43f af2f 	beq.w	8012f14 <_printf_float+0x9c>
 80130b6:	f108 0801 	add.w	r8, r8, #1
 80130ba:	e7e6      	b.n	801308a <_printf_float+0x212>
 80130bc:	9b07      	ldr	r3, [sp, #28]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	dc3c      	bgt.n	801313c <_printf_float+0x2c4>
 80130c2:	4a1d      	ldr	r2, [pc, #116]	; (8013138 <_printf_float+0x2c0>)
 80130c4:	2301      	movs	r3, #1
 80130c6:	4631      	mov	r1, r6
 80130c8:	4628      	mov	r0, r5
 80130ca:	47b8      	blx	r7
 80130cc:	3001      	adds	r0, #1
 80130ce:	f43f af21 	beq.w	8012f14 <_printf_float+0x9c>
 80130d2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80130d6:	4313      	orrs	r3, r2
 80130d8:	d102      	bne.n	80130e0 <_printf_float+0x268>
 80130da:	6823      	ldr	r3, [r4, #0]
 80130dc:	07d9      	lsls	r1, r3, #31
 80130de:	d5d8      	bpl.n	8013092 <_printf_float+0x21a>
 80130e0:	4653      	mov	r3, sl
 80130e2:	465a      	mov	r2, fp
 80130e4:	4631      	mov	r1, r6
 80130e6:	4628      	mov	r0, r5
 80130e8:	47b8      	blx	r7
 80130ea:	3001      	adds	r0, #1
 80130ec:	f43f af12 	beq.w	8012f14 <_printf_float+0x9c>
 80130f0:	f04f 0900 	mov.w	r9, #0
 80130f4:	f104 0a1a 	add.w	sl, r4, #26
 80130f8:	9b07      	ldr	r3, [sp, #28]
 80130fa:	425b      	negs	r3, r3
 80130fc:	454b      	cmp	r3, r9
 80130fe:	dc01      	bgt.n	8013104 <_printf_float+0x28c>
 8013100:	9b08      	ldr	r3, [sp, #32]
 8013102:	e795      	b.n	8013030 <_printf_float+0x1b8>
 8013104:	2301      	movs	r3, #1
 8013106:	4652      	mov	r2, sl
 8013108:	4631      	mov	r1, r6
 801310a:	4628      	mov	r0, r5
 801310c:	47b8      	blx	r7
 801310e:	3001      	adds	r0, #1
 8013110:	f43f af00 	beq.w	8012f14 <_printf_float+0x9c>
 8013114:	f109 0901 	add.w	r9, r9, #1
 8013118:	e7ee      	b.n	80130f8 <_printf_float+0x280>
 801311a:	bf00      	nop
 801311c:	f3af 8000 	nop.w
 8013120:	ffffffff 	.word	0xffffffff
 8013124:	7fefffff 	.word	0x7fefffff
 8013128:	080158c0 	.word	0x080158c0
 801312c:	080158c4 	.word	0x080158c4
 8013130:	080158cc 	.word	0x080158cc
 8013134:	080158c8 	.word	0x080158c8
 8013138:	080158d0 	.word	0x080158d0
 801313c:	9a08      	ldr	r2, [sp, #32]
 801313e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013140:	429a      	cmp	r2, r3
 8013142:	bfa8      	it	ge
 8013144:	461a      	movge	r2, r3
 8013146:	2a00      	cmp	r2, #0
 8013148:	4691      	mov	r9, r2
 801314a:	dc38      	bgt.n	80131be <_printf_float+0x346>
 801314c:	2300      	movs	r3, #0
 801314e:	9305      	str	r3, [sp, #20]
 8013150:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013154:	f104 021a 	add.w	r2, r4, #26
 8013158:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801315a:	9905      	ldr	r1, [sp, #20]
 801315c:	9304      	str	r3, [sp, #16]
 801315e:	eba3 0309 	sub.w	r3, r3, r9
 8013162:	428b      	cmp	r3, r1
 8013164:	dc33      	bgt.n	80131ce <_printf_float+0x356>
 8013166:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801316a:	429a      	cmp	r2, r3
 801316c:	db3c      	blt.n	80131e8 <_printf_float+0x370>
 801316e:	6823      	ldr	r3, [r4, #0]
 8013170:	07da      	lsls	r2, r3, #31
 8013172:	d439      	bmi.n	80131e8 <_printf_float+0x370>
 8013174:	9a08      	ldr	r2, [sp, #32]
 8013176:	9b04      	ldr	r3, [sp, #16]
 8013178:	9907      	ldr	r1, [sp, #28]
 801317a:	1ad3      	subs	r3, r2, r3
 801317c:	eba2 0901 	sub.w	r9, r2, r1
 8013180:	4599      	cmp	r9, r3
 8013182:	bfa8      	it	ge
 8013184:	4699      	movge	r9, r3
 8013186:	f1b9 0f00 	cmp.w	r9, #0
 801318a:	dc35      	bgt.n	80131f8 <_printf_float+0x380>
 801318c:	f04f 0800 	mov.w	r8, #0
 8013190:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013194:	f104 0a1a 	add.w	sl, r4, #26
 8013198:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801319c:	1a9b      	subs	r3, r3, r2
 801319e:	eba3 0309 	sub.w	r3, r3, r9
 80131a2:	4543      	cmp	r3, r8
 80131a4:	f77f af75 	ble.w	8013092 <_printf_float+0x21a>
 80131a8:	2301      	movs	r3, #1
 80131aa:	4652      	mov	r2, sl
 80131ac:	4631      	mov	r1, r6
 80131ae:	4628      	mov	r0, r5
 80131b0:	47b8      	blx	r7
 80131b2:	3001      	adds	r0, #1
 80131b4:	f43f aeae 	beq.w	8012f14 <_printf_float+0x9c>
 80131b8:	f108 0801 	add.w	r8, r8, #1
 80131bc:	e7ec      	b.n	8013198 <_printf_float+0x320>
 80131be:	4613      	mov	r3, r2
 80131c0:	4631      	mov	r1, r6
 80131c2:	4642      	mov	r2, r8
 80131c4:	4628      	mov	r0, r5
 80131c6:	47b8      	blx	r7
 80131c8:	3001      	adds	r0, #1
 80131ca:	d1bf      	bne.n	801314c <_printf_float+0x2d4>
 80131cc:	e6a2      	b.n	8012f14 <_printf_float+0x9c>
 80131ce:	2301      	movs	r3, #1
 80131d0:	4631      	mov	r1, r6
 80131d2:	4628      	mov	r0, r5
 80131d4:	9204      	str	r2, [sp, #16]
 80131d6:	47b8      	blx	r7
 80131d8:	3001      	adds	r0, #1
 80131da:	f43f ae9b 	beq.w	8012f14 <_printf_float+0x9c>
 80131de:	9b05      	ldr	r3, [sp, #20]
 80131e0:	9a04      	ldr	r2, [sp, #16]
 80131e2:	3301      	adds	r3, #1
 80131e4:	9305      	str	r3, [sp, #20]
 80131e6:	e7b7      	b.n	8013158 <_printf_float+0x2e0>
 80131e8:	4653      	mov	r3, sl
 80131ea:	465a      	mov	r2, fp
 80131ec:	4631      	mov	r1, r6
 80131ee:	4628      	mov	r0, r5
 80131f0:	47b8      	blx	r7
 80131f2:	3001      	adds	r0, #1
 80131f4:	d1be      	bne.n	8013174 <_printf_float+0x2fc>
 80131f6:	e68d      	b.n	8012f14 <_printf_float+0x9c>
 80131f8:	9a04      	ldr	r2, [sp, #16]
 80131fa:	464b      	mov	r3, r9
 80131fc:	4442      	add	r2, r8
 80131fe:	4631      	mov	r1, r6
 8013200:	4628      	mov	r0, r5
 8013202:	47b8      	blx	r7
 8013204:	3001      	adds	r0, #1
 8013206:	d1c1      	bne.n	801318c <_printf_float+0x314>
 8013208:	e684      	b.n	8012f14 <_printf_float+0x9c>
 801320a:	9a08      	ldr	r2, [sp, #32]
 801320c:	2a01      	cmp	r2, #1
 801320e:	dc01      	bgt.n	8013214 <_printf_float+0x39c>
 8013210:	07db      	lsls	r3, r3, #31
 8013212:	d537      	bpl.n	8013284 <_printf_float+0x40c>
 8013214:	2301      	movs	r3, #1
 8013216:	4642      	mov	r2, r8
 8013218:	4631      	mov	r1, r6
 801321a:	4628      	mov	r0, r5
 801321c:	47b8      	blx	r7
 801321e:	3001      	adds	r0, #1
 8013220:	f43f ae78 	beq.w	8012f14 <_printf_float+0x9c>
 8013224:	4653      	mov	r3, sl
 8013226:	465a      	mov	r2, fp
 8013228:	4631      	mov	r1, r6
 801322a:	4628      	mov	r0, r5
 801322c:	47b8      	blx	r7
 801322e:	3001      	adds	r0, #1
 8013230:	f43f ae70 	beq.w	8012f14 <_printf_float+0x9c>
 8013234:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8013238:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801323c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013240:	d01b      	beq.n	801327a <_printf_float+0x402>
 8013242:	9b08      	ldr	r3, [sp, #32]
 8013244:	f108 0201 	add.w	r2, r8, #1
 8013248:	3b01      	subs	r3, #1
 801324a:	4631      	mov	r1, r6
 801324c:	4628      	mov	r0, r5
 801324e:	47b8      	blx	r7
 8013250:	3001      	adds	r0, #1
 8013252:	d10e      	bne.n	8013272 <_printf_float+0x3fa>
 8013254:	e65e      	b.n	8012f14 <_printf_float+0x9c>
 8013256:	2301      	movs	r3, #1
 8013258:	464a      	mov	r2, r9
 801325a:	4631      	mov	r1, r6
 801325c:	4628      	mov	r0, r5
 801325e:	47b8      	blx	r7
 8013260:	3001      	adds	r0, #1
 8013262:	f43f ae57 	beq.w	8012f14 <_printf_float+0x9c>
 8013266:	f108 0801 	add.w	r8, r8, #1
 801326a:	9b08      	ldr	r3, [sp, #32]
 801326c:	3b01      	subs	r3, #1
 801326e:	4543      	cmp	r3, r8
 8013270:	dcf1      	bgt.n	8013256 <_printf_float+0x3de>
 8013272:	9b04      	ldr	r3, [sp, #16]
 8013274:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013278:	e6db      	b.n	8013032 <_printf_float+0x1ba>
 801327a:	f04f 0800 	mov.w	r8, #0
 801327e:	f104 091a 	add.w	r9, r4, #26
 8013282:	e7f2      	b.n	801326a <_printf_float+0x3f2>
 8013284:	2301      	movs	r3, #1
 8013286:	4642      	mov	r2, r8
 8013288:	e7df      	b.n	801324a <_printf_float+0x3d2>
 801328a:	2301      	movs	r3, #1
 801328c:	464a      	mov	r2, r9
 801328e:	4631      	mov	r1, r6
 8013290:	4628      	mov	r0, r5
 8013292:	47b8      	blx	r7
 8013294:	3001      	adds	r0, #1
 8013296:	f43f ae3d 	beq.w	8012f14 <_printf_float+0x9c>
 801329a:	f108 0801 	add.w	r8, r8, #1
 801329e:	68e3      	ldr	r3, [r4, #12]
 80132a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80132a2:	1a5b      	subs	r3, r3, r1
 80132a4:	4543      	cmp	r3, r8
 80132a6:	dcf0      	bgt.n	801328a <_printf_float+0x412>
 80132a8:	e6f7      	b.n	801309a <_printf_float+0x222>
 80132aa:	f04f 0800 	mov.w	r8, #0
 80132ae:	f104 0919 	add.w	r9, r4, #25
 80132b2:	e7f4      	b.n	801329e <_printf_float+0x426>

080132b4 <_printf_common>:
 80132b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80132b8:	4616      	mov	r6, r2
 80132ba:	4699      	mov	r9, r3
 80132bc:	688a      	ldr	r2, [r1, #8]
 80132be:	690b      	ldr	r3, [r1, #16]
 80132c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80132c4:	4293      	cmp	r3, r2
 80132c6:	bfb8      	it	lt
 80132c8:	4613      	movlt	r3, r2
 80132ca:	6033      	str	r3, [r6, #0]
 80132cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80132d0:	4607      	mov	r7, r0
 80132d2:	460c      	mov	r4, r1
 80132d4:	b10a      	cbz	r2, 80132da <_printf_common+0x26>
 80132d6:	3301      	adds	r3, #1
 80132d8:	6033      	str	r3, [r6, #0]
 80132da:	6823      	ldr	r3, [r4, #0]
 80132dc:	0699      	lsls	r1, r3, #26
 80132de:	bf42      	ittt	mi
 80132e0:	6833      	ldrmi	r3, [r6, #0]
 80132e2:	3302      	addmi	r3, #2
 80132e4:	6033      	strmi	r3, [r6, #0]
 80132e6:	6825      	ldr	r5, [r4, #0]
 80132e8:	f015 0506 	ands.w	r5, r5, #6
 80132ec:	d106      	bne.n	80132fc <_printf_common+0x48>
 80132ee:	f104 0a19 	add.w	sl, r4, #25
 80132f2:	68e3      	ldr	r3, [r4, #12]
 80132f4:	6832      	ldr	r2, [r6, #0]
 80132f6:	1a9b      	subs	r3, r3, r2
 80132f8:	42ab      	cmp	r3, r5
 80132fa:	dc26      	bgt.n	801334a <_printf_common+0x96>
 80132fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013300:	1e13      	subs	r3, r2, #0
 8013302:	6822      	ldr	r2, [r4, #0]
 8013304:	bf18      	it	ne
 8013306:	2301      	movne	r3, #1
 8013308:	0692      	lsls	r2, r2, #26
 801330a:	d42b      	bmi.n	8013364 <_printf_common+0xb0>
 801330c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013310:	4649      	mov	r1, r9
 8013312:	4638      	mov	r0, r7
 8013314:	47c0      	blx	r8
 8013316:	3001      	adds	r0, #1
 8013318:	d01e      	beq.n	8013358 <_printf_common+0xa4>
 801331a:	6823      	ldr	r3, [r4, #0]
 801331c:	68e5      	ldr	r5, [r4, #12]
 801331e:	6832      	ldr	r2, [r6, #0]
 8013320:	f003 0306 	and.w	r3, r3, #6
 8013324:	2b04      	cmp	r3, #4
 8013326:	bf08      	it	eq
 8013328:	1aad      	subeq	r5, r5, r2
 801332a:	68a3      	ldr	r3, [r4, #8]
 801332c:	6922      	ldr	r2, [r4, #16]
 801332e:	bf0c      	ite	eq
 8013330:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013334:	2500      	movne	r5, #0
 8013336:	4293      	cmp	r3, r2
 8013338:	bfc4      	itt	gt
 801333a:	1a9b      	subgt	r3, r3, r2
 801333c:	18ed      	addgt	r5, r5, r3
 801333e:	2600      	movs	r6, #0
 8013340:	341a      	adds	r4, #26
 8013342:	42b5      	cmp	r5, r6
 8013344:	d11a      	bne.n	801337c <_printf_common+0xc8>
 8013346:	2000      	movs	r0, #0
 8013348:	e008      	b.n	801335c <_printf_common+0xa8>
 801334a:	2301      	movs	r3, #1
 801334c:	4652      	mov	r2, sl
 801334e:	4649      	mov	r1, r9
 8013350:	4638      	mov	r0, r7
 8013352:	47c0      	blx	r8
 8013354:	3001      	adds	r0, #1
 8013356:	d103      	bne.n	8013360 <_printf_common+0xac>
 8013358:	f04f 30ff 	mov.w	r0, #4294967295
 801335c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013360:	3501      	adds	r5, #1
 8013362:	e7c6      	b.n	80132f2 <_printf_common+0x3e>
 8013364:	18e1      	adds	r1, r4, r3
 8013366:	1c5a      	adds	r2, r3, #1
 8013368:	2030      	movs	r0, #48	; 0x30
 801336a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801336e:	4422      	add	r2, r4
 8013370:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013374:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013378:	3302      	adds	r3, #2
 801337a:	e7c7      	b.n	801330c <_printf_common+0x58>
 801337c:	2301      	movs	r3, #1
 801337e:	4622      	mov	r2, r4
 8013380:	4649      	mov	r1, r9
 8013382:	4638      	mov	r0, r7
 8013384:	47c0      	blx	r8
 8013386:	3001      	adds	r0, #1
 8013388:	d0e6      	beq.n	8013358 <_printf_common+0xa4>
 801338a:	3601      	adds	r6, #1
 801338c:	e7d9      	b.n	8013342 <_printf_common+0x8e>
	...

08013390 <_printf_i>:
 8013390:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013394:	460c      	mov	r4, r1
 8013396:	4691      	mov	r9, r2
 8013398:	7e27      	ldrb	r7, [r4, #24]
 801339a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801339c:	2f78      	cmp	r7, #120	; 0x78
 801339e:	4680      	mov	r8, r0
 80133a0:	469a      	mov	sl, r3
 80133a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80133a6:	d807      	bhi.n	80133b8 <_printf_i+0x28>
 80133a8:	2f62      	cmp	r7, #98	; 0x62
 80133aa:	d80a      	bhi.n	80133c2 <_printf_i+0x32>
 80133ac:	2f00      	cmp	r7, #0
 80133ae:	f000 80d8 	beq.w	8013562 <_printf_i+0x1d2>
 80133b2:	2f58      	cmp	r7, #88	; 0x58
 80133b4:	f000 80a3 	beq.w	80134fe <_printf_i+0x16e>
 80133b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80133bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80133c0:	e03a      	b.n	8013438 <_printf_i+0xa8>
 80133c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80133c6:	2b15      	cmp	r3, #21
 80133c8:	d8f6      	bhi.n	80133b8 <_printf_i+0x28>
 80133ca:	a001      	add	r0, pc, #4	; (adr r0, 80133d0 <_printf_i+0x40>)
 80133cc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80133d0:	08013429 	.word	0x08013429
 80133d4:	0801343d 	.word	0x0801343d
 80133d8:	080133b9 	.word	0x080133b9
 80133dc:	080133b9 	.word	0x080133b9
 80133e0:	080133b9 	.word	0x080133b9
 80133e4:	080133b9 	.word	0x080133b9
 80133e8:	0801343d 	.word	0x0801343d
 80133ec:	080133b9 	.word	0x080133b9
 80133f0:	080133b9 	.word	0x080133b9
 80133f4:	080133b9 	.word	0x080133b9
 80133f8:	080133b9 	.word	0x080133b9
 80133fc:	08013549 	.word	0x08013549
 8013400:	0801346d 	.word	0x0801346d
 8013404:	0801352b 	.word	0x0801352b
 8013408:	080133b9 	.word	0x080133b9
 801340c:	080133b9 	.word	0x080133b9
 8013410:	0801356b 	.word	0x0801356b
 8013414:	080133b9 	.word	0x080133b9
 8013418:	0801346d 	.word	0x0801346d
 801341c:	080133b9 	.word	0x080133b9
 8013420:	080133b9 	.word	0x080133b9
 8013424:	08013533 	.word	0x08013533
 8013428:	680b      	ldr	r3, [r1, #0]
 801342a:	1d1a      	adds	r2, r3, #4
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	600a      	str	r2, [r1, #0]
 8013430:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8013434:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013438:	2301      	movs	r3, #1
 801343a:	e0a3      	b.n	8013584 <_printf_i+0x1f4>
 801343c:	6825      	ldr	r5, [r4, #0]
 801343e:	6808      	ldr	r0, [r1, #0]
 8013440:	062e      	lsls	r6, r5, #24
 8013442:	f100 0304 	add.w	r3, r0, #4
 8013446:	d50a      	bpl.n	801345e <_printf_i+0xce>
 8013448:	6805      	ldr	r5, [r0, #0]
 801344a:	600b      	str	r3, [r1, #0]
 801344c:	2d00      	cmp	r5, #0
 801344e:	da03      	bge.n	8013458 <_printf_i+0xc8>
 8013450:	232d      	movs	r3, #45	; 0x2d
 8013452:	426d      	negs	r5, r5
 8013454:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013458:	485e      	ldr	r0, [pc, #376]	; (80135d4 <_printf_i+0x244>)
 801345a:	230a      	movs	r3, #10
 801345c:	e019      	b.n	8013492 <_printf_i+0x102>
 801345e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8013462:	6805      	ldr	r5, [r0, #0]
 8013464:	600b      	str	r3, [r1, #0]
 8013466:	bf18      	it	ne
 8013468:	b22d      	sxthne	r5, r5
 801346a:	e7ef      	b.n	801344c <_printf_i+0xbc>
 801346c:	680b      	ldr	r3, [r1, #0]
 801346e:	6825      	ldr	r5, [r4, #0]
 8013470:	1d18      	adds	r0, r3, #4
 8013472:	6008      	str	r0, [r1, #0]
 8013474:	0628      	lsls	r0, r5, #24
 8013476:	d501      	bpl.n	801347c <_printf_i+0xec>
 8013478:	681d      	ldr	r5, [r3, #0]
 801347a:	e002      	b.n	8013482 <_printf_i+0xf2>
 801347c:	0669      	lsls	r1, r5, #25
 801347e:	d5fb      	bpl.n	8013478 <_printf_i+0xe8>
 8013480:	881d      	ldrh	r5, [r3, #0]
 8013482:	4854      	ldr	r0, [pc, #336]	; (80135d4 <_printf_i+0x244>)
 8013484:	2f6f      	cmp	r7, #111	; 0x6f
 8013486:	bf0c      	ite	eq
 8013488:	2308      	moveq	r3, #8
 801348a:	230a      	movne	r3, #10
 801348c:	2100      	movs	r1, #0
 801348e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013492:	6866      	ldr	r6, [r4, #4]
 8013494:	60a6      	str	r6, [r4, #8]
 8013496:	2e00      	cmp	r6, #0
 8013498:	bfa2      	ittt	ge
 801349a:	6821      	ldrge	r1, [r4, #0]
 801349c:	f021 0104 	bicge.w	r1, r1, #4
 80134a0:	6021      	strge	r1, [r4, #0]
 80134a2:	b90d      	cbnz	r5, 80134a8 <_printf_i+0x118>
 80134a4:	2e00      	cmp	r6, #0
 80134a6:	d04d      	beq.n	8013544 <_printf_i+0x1b4>
 80134a8:	4616      	mov	r6, r2
 80134aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80134ae:	fb03 5711 	mls	r7, r3, r1, r5
 80134b2:	5dc7      	ldrb	r7, [r0, r7]
 80134b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80134b8:	462f      	mov	r7, r5
 80134ba:	42bb      	cmp	r3, r7
 80134bc:	460d      	mov	r5, r1
 80134be:	d9f4      	bls.n	80134aa <_printf_i+0x11a>
 80134c0:	2b08      	cmp	r3, #8
 80134c2:	d10b      	bne.n	80134dc <_printf_i+0x14c>
 80134c4:	6823      	ldr	r3, [r4, #0]
 80134c6:	07df      	lsls	r7, r3, #31
 80134c8:	d508      	bpl.n	80134dc <_printf_i+0x14c>
 80134ca:	6923      	ldr	r3, [r4, #16]
 80134cc:	6861      	ldr	r1, [r4, #4]
 80134ce:	4299      	cmp	r1, r3
 80134d0:	bfde      	ittt	le
 80134d2:	2330      	movle	r3, #48	; 0x30
 80134d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80134d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80134dc:	1b92      	subs	r2, r2, r6
 80134de:	6122      	str	r2, [r4, #16]
 80134e0:	f8cd a000 	str.w	sl, [sp]
 80134e4:	464b      	mov	r3, r9
 80134e6:	aa03      	add	r2, sp, #12
 80134e8:	4621      	mov	r1, r4
 80134ea:	4640      	mov	r0, r8
 80134ec:	f7ff fee2 	bl	80132b4 <_printf_common>
 80134f0:	3001      	adds	r0, #1
 80134f2:	d14c      	bne.n	801358e <_printf_i+0x1fe>
 80134f4:	f04f 30ff 	mov.w	r0, #4294967295
 80134f8:	b004      	add	sp, #16
 80134fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80134fe:	4835      	ldr	r0, [pc, #212]	; (80135d4 <_printf_i+0x244>)
 8013500:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8013504:	6823      	ldr	r3, [r4, #0]
 8013506:	680e      	ldr	r6, [r1, #0]
 8013508:	061f      	lsls	r7, r3, #24
 801350a:	f856 5b04 	ldr.w	r5, [r6], #4
 801350e:	600e      	str	r6, [r1, #0]
 8013510:	d514      	bpl.n	801353c <_printf_i+0x1ac>
 8013512:	07d9      	lsls	r1, r3, #31
 8013514:	bf44      	itt	mi
 8013516:	f043 0320 	orrmi.w	r3, r3, #32
 801351a:	6023      	strmi	r3, [r4, #0]
 801351c:	b91d      	cbnz	r5, 8013526 <_printf_i+0x196>
 801351e:	6823      	ldr	r3, [r4, #0]
 8013520:	f023 0320 	bic.w	r3, r3, #32
 8013524:	6023      	str	r3, [r4, #0]
 8013526:	2310      	movs	r3, #16
 8013528:	e7b0      	b.n	801348c <_printf_i+0xfc>
 801352a:	6823      	ldr	r3, [r4, #0]
 801352c:	f043 0320 	orr.w	r3, r3, #32
 8013530:	6023      	str	r3, [r4, #0]
 8013532:	2378      	movs	r3, #120	; 0x78
 8013534:	4828      	ldr	r0, [pc, #160]	; (80135d8 <_printf_i+0x248>)
 8013536:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801353a:	e7e3      	b.n	8013504 <_printf_i+0x174>
 801353c:	065e      	lsls	r6, r3, #25
 801353e:	bf48      	it	mi
 8013540:	b2ad      	uxthmi	r5, r5
 8013542:	e7e6      	b.n	8013512 <_printf_i+0x182>
 8013544:	4616      	mov	r6, r2
 8013546:	e7bb      	b.n	80134c0 <_printf_i+0x130>
 8013548:	680b      	ldr	r3, [r1, #0]
 801354a:	6826      	ldr	r6, [r4, #0]
 801354c:	6960      	ldr	r0, [r4, #20]
 801354e:	1d1d      	adds	r5, r3, #4
 8013550:	600d      	str	r5, [r1, #0]
 8013552:	0635      	lsls	r5, r6, #24
 8013554:	681b      	ldr	r3, [r3, #0]
 8013556:	d501      	bpl.n	801355c <_printf_i+0x1cc>
 8013558:	6018      	str	r0, [r3, #0]
 801355a:	e002      	b.n	8013562 <_printf_i+0x1d2>
 801355c:	0671      	lsls	r1, r6, #25
 801355e:	d5fb      	bpl.n	8013558 <_printf_i+0x1c8>
 8013560:	8018      	strh	r0, [r3, #0]
 8013562:	2300      	movs	r3, #0
 8013564:	6123      	str	r3, [r4, #16]
 8013566:	4616      	mov	r6, r2
 8013568:	e7ba      	b.n	80134e0 <_printf_i+0x150>
 801356a:	680b      	ldr	r3, [r1, #0]
 801356c:	1d1a      	adds	r2, r3, #4
 801356e:	600a      	str	r2, [r1, #0]
 8013570:	681e      	ldr	r6, [r3, #0]
 8013572:	6862      	ldr	r2, [r4, #4]
 8013574:	2100      	movs	r1, #0
 8013576:	4630      	mov	r0, r6
 8013578:	f7ec feba 	bl	80002f0 <memchr>
 801357c:	b108      	cbz	r0, 8013582 <_printf_i+0x1f2>
 801357e:	1b80      	subs	r0, r0, r6
 8013580:	6060      	str	r0, [r4, #4]
 8013582:	6863      	ldr	r3, [r4, #4]
 8013584:	6123      	str	r3, [r4, #16]
 8013586:	2300      	movs	r3, #0
 8013588:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801358c:	e7a8      	b.n	80134e0 <_printf_i+0x150>
 801358e:	6923      	ldr	r3, [r4, #16]
 8013590:	4632      	mov	r2, r6
 8013592:	4649      	mov	r1, r9
 8013594:	4640      	mov	r0, r8
 8013596:	47d0      	blx	sl
 8013598:	3001      	adds	r0, #1
 801359a:	d0ab      	beq.n	80134f4 <_printf_i+0x164>
 801359c:	6823      	ldr	r3, [r4, #0]
 801359e:	079b      	lsls	r3, r3, #30
 80135a0:	d413      	bmi.n	80135ca <_printf_i+0x23a>
 80135a2:	68e0      	ldr	r0, [r4, #12]
 80135a4:	9b03      	ldr	r3, [sp, #12]
 80135a6:	4298      	cmp	r0, r3
 80135a8:	bfb8      	it	lt
 80135aa:	4618      	movlt	r0, r3
 80135ac:	e7a4      	b.n	80134f8 <_printf_i+0x168>
 80135ae:	2301      	movs	r3, #1
 80135b0:	4632      	mov	r2, r6
 80135b2:	4649      	mov	r1, r9
 80135b4:	4640      	mov	r0, r8
 80135b6:	47d0      	blx	sl
 80135b8:	3001      	adds	r0, #1
 80135ba:	d09b      	beq.n	80134f4 <_printf_i+0x164>
 80135bc:	3501      	adds	r5, #1
 80135be:	68e3      	ldr	r3, [r4, #12]
 80135c0:	9903      	ldr	r1, [sp, #12]
 80135c2:	1a5b      	subs	r3, r3, r1
 80135c4:	42ab      	cmp	r3, r5
 80135c6:	dcf2      	bgt.n	80135ae <_printf_i+0x21e>
 80135c8:	e7eb      	b.n	80135a2 <_printf_i+0x212>
 80135ca:	2500      	movs	r5, #0
 80135cc:	f104 0619 	add.w	r6, r4, #25
 80135d0:	e7f5      	b.n	80135be <_printf_i+0x22e>
 80135d2:	bf00      	nop
 80135d4:	080158d2 	.word	0x080158d2
 80135d8:	080158e3 	.word	0x080158e3

080135dc <_sbrk_r>:
 80135dc:	b538      	push	{r3, r4, r5, lr}
 80135de:	4d06      	ldr	r5, [pc, #24]	; (80135f8 <_sbrk_r+0x1c>)
 80135e0:	2300      	movs	r3, #0
 80135e2:	4604      	mov	r4, r0
 80135e4:	4608      	mov	r0, r1
 80135e6:	602b      	str	r3, [r5, #0]
 80135e8:	f7ed fe7c 	bl	80012e4 <_sbrk>
 80135ec:	1c43      	adds	r3, r0, #1
 80135ee:	d102      	bne.n	80135f6 <_sbrk_r+0x1a>
 80135f0:	682b      	ldr	r3, [r5, #0]
 80135f2:	b103      	cbz	r3, 80135f6 <_sbrk_r+0x1a>
 80135f4:	6023      	str	r3, [r4, #0]
 80135f6:	bd38      	pop	{r3, r4, r5, pc}
 80135f8:	24004068 	.word	0x24004068

080135fc <siprintf>:
 80135fc:	b40e      	push	{r1, r2, r3}
 80135fe:	b500      	push	{lr}
 8013600:	b09c      	sub	sp, #112	; 0x70
 8013602:	ab1d      	add	r3, sp, #116	; 0x74
 8013604:	9002      	str	r0, [sp, #8]
 8013606:	9006      	str	r0, [sp, #24]
 8013608:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801360c:	4809      	ldr	r0, [pc, #36]	; (8013634 <siprintf+0x38>)
 801360e:	9107      	str	r1, [sp, #28]
 8013610:	9104      	str	r1, [sp, #16]
 8013612:	4909      	ldr	r1, [pc, #36]	; (8013638 <siprintf+0x3c>)
 8013614:	f853 2b04 	ldr.w	r2, [r3], #4
 8013618:	9105      	str	r1, [sp, #20]
 801361a:	6800      	ldr	r0, [r0, #0]
 801361c:	9301      	str	r3, [sp, #4]
 801361e:	a902      	add	r1, sp, #8
 8013620:	f001 fa22 	bl	8014a68 <_svfiprintf_r>
 8013624:	9b02      	ldr	r3, [sp, #8]
 8013626:	2200      	movs	r2, #0
 8013628:	701a      	strb	r2, [r3, #0]
 801362a:	b01c      	add	sp, #112	; 0x70
 801362c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013630:	b003      	add	sp, #12
 8013632:	4770      	bx	lr
 8013634:	24000188 	.word	0x24000188
 8013638:	ffff0208 	.word	0xffff0208

0801363c <quorem>:
 801363c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013640:	6903      	ldr	r3, [r0, #16]
 8013642:	690c      	ldr	r4, [r1, #16]
 8013644:	42a3      	cmp	r3, r4
 8013646:	4607      	mov	r7, r0
 8013648:	f2c0 8081 	blt.w	801374e <quorem+0x112>
 801364c:	3c01      	subs	r4, #1
 801364e:	f101 0814 	add.w	r8, r1, #20
 8013652:	f100 0514 	add.w	r5, r0, #20
 8013656:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801365a:	9301      	str	r3, [sp, #4]
 801365c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013660:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013664:	3301      	adds	r3, #1
 8013666:	429a      	cmp	r2, r3
 8013668:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801366c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013670:	fbb2 f6f3 	udiv	r6, r2, r3
 8013674:	d331      	bcc.n	80136da <quorem+0x9e>
 8013676:	f04f 0e00 	mov.w	lr, #0
 801367a:	4640      	mov	r0, r8
 801367c:	46ac      	mov	ip, r5
 801367e:	46f2      	mov	sl, lr
 8013680:	f850 2b04 	ldr.w	r2, [r0], #4
 8013684:	b293      	uxth	r3, r2
 8013686:	fb06 e303 	mla	r3, r6, r3, lr
 801368a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801368e:	b29b      	uxth	r3, r3
 8013690:	ebaa 0303 	sub.w	r3, sl, r3
 8013694:	0c12      	lsrs	r2, r2, #16
 8013696:	f8dc a000 	ldr.w	sl, [ip]
 801369a:	fb06 e202 	mla	r2, r6, r2, lr
 801369e:	fa13 f38a 	uxtah	r3, r3, sl
 80136a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80136a6:	fa1f fa82 	uxth.w	sl, r2
 80136aa:	f8dc 2000 	ldr.w	r2, [ip]
 80136ae:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80136b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80136b6:	b29b      	uxth	r3, r3
 80136b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80136bc:	4581      	cmp	r9, r0
 80136be:	f84c 3b04 	str.w	r3, [ip], #4
 80136c2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80136c6:	d2db      	bcs.n	8013680 <quorem+0x44>
 80136c8:	f855 300b 	ldr.w	r3, [r5, fp]
 80136cc:	b92b      	cbnz	r3, 80136da <quorem+0x9e>
 80136ce:	9b01      	ldr	r3, [sp, #4]
 80136d0:	3b04      	subs	r3, #4
 80136d2:	429d      	cmp	r5, r3
 80136d4:	461a      	mov	r2, r3
 80136d6:	d32e      	bcc.n	8013736 <quorem+0xfa>
 80136d8:	613c      	str	r4, [r7, #16]
 80136da:	4638      	mov	r0, r7
 80136dc:	f001 f85a 	bl	8014794 <__mcmp>
 80136e0:	2800      	cmp	r0, #0
 80136e2:	db24      	blt.n	801372e <quorem+0xf2>
 80136e4:	3601      	adds	r6, #1
 80136e6:	4628      	mov	r0, r5
 80136e8:	f04f 0c00 	mov.w	ip, #0
 80136ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80136f0:	f8d0 e000 	ldr.w	lr, [r0]
 80136f4:	b293      	uxth	r3, r2
 80136f6:	ebac 0303 	sub.w	r3, ip, r3
 80136fa:	0c12      	lsrs	r2, r2, #16
 80136fc:	fa13 f38e 	uxtah	r3, r3, lr
 8013700:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013704:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013708:	b29b      	uxth	r3, r3
 801370a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801370e:	45c1      	cmp	r9, r8
 8013710:	f840 3b04 	str.w	r3, [r0], #4
 8013714:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013718:	d2e8      	bcs.n	80136ec <quorem+0xb0>
 801371a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801371e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013722:	b922      	cbnz	r2, 801372e <quorem+0xf2>
 8013724:	3b04      	subs	r3, #4
 8013726:	429d      	cmp	r5, r3
 8013728:	461a      	mov	r2, r3
 801372a:	d30a      	bcc.n	8013742 <quorem+0x106>
 801372c:	613c      	str	r4, [r7, #16]
 801372e:	4630      	mov	r0, r6
 8013730:	b003      	add	sp, #12
 8013732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013736:	6812      	ldr	r2, [r2, #0]
 8013738:	3b04      	subs	r3, #4
 801373a:	2a00      	cmp	r2, #0
 801373c:	d1cc      	bne.n	80136d8 <quorem+0x9c>
 801373e:	3c01      	subs	r4, #1
 8013740:	e7c7      	b.n	80136d2 <quorem+0x96>
 8013742:	6812      	ldr	r2, [r2, #0]
 8013744:	3b04      	subs	r3, #4
 8013746:	2a00      	cmp	r2, #0
 8013748:	d1f0      	bne.n	801372c <quorem+0xf0>
 801374a:	3c01      	subs	r4, #1
 801374c:	e7eb      	b.n	8013726 <quorem+0xea>
 801374e:	2000      	movs	r0, #0
 8013750:	e7ee      	b.n	8013730 <quorem+0xf4>
 8013752:	0000      	movs	r0, r0
 8013754:	0000      	movs	r0, r0
	...

08013758 <_dtoa_r>:
 8013758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801375c:	ec59 8b10 	vmov	r8, r9, d0
 8013760:	b095      	sub	sp, #84	; 0x54
 8013762:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013764:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8013766:	9107      	str	r1, [sp, #28]
 8013768:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801376c:	4606      	mov	r6, r0
 801376e:	9209      	str	r2, [sp, #36]	; 0x24
 8013770:	9310      	str	r3, [sp, #64]	; 0x40
 8013772:	b975      	cbnz	r5, 8013792 <_dtoa_r+0x3a>
 8013774:	2010      	movs	r0, #16
 8013776:	f7ff fa2d 	bl	8012bd4 <malloc>
 801377a:	4602      	mov	r2, r0
 801377c:	6270      	str	r0, [r6, #36]	; 0x24
 801377e:	b920      	cbnz	r0, 801378a <_dtoa_r+0x32>
 8013780:	4bab      	ldr	r3, [pc, #684]	; (8013a30 <_dtoa_r+0x2d8>)
 8013782:	21ea      	movs	r1, #234	; 0xea
 8013784:	48ab      	ldr	r0, [pc, #684]	; (8013a34 <_dtoa_r+0x2dc>)
 8013786:	f001 fa6f 	bl	8014c68 <__assert_func>
 801378a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801378e:	6005      	str	r5, [r0, #0]
 8013790:	60c5      	str	r5, [r0, #12]
 8013792:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8013794:	6819      	ldr	r1, [r3, #0]
 8013796:	b151      	cbz	r1, 80137ae <_dtoa_r+0x56>
 8013798:	685a      	ldr	r2, [r3, #4]
 801379a:	604a      	str	r2, [r1, #4]
 801379c:	2301      	movs	r3, #1
 801379e:	4093      	lsls	r3, r2
 80137a0:	608b      	str	r3, [r1, #8]
 80137a2:	4630      	mov	r0, r6
 80137a4:	f000 fdb8 	bl	8014318 <_Bfree>
 80137a8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80137aa:	2200      	movs	r2, #0
 80137ac:	601a      	str	r2, [r3, #0]
 80137ae:	f1b9 0300 	subs.w	r3, r9, #0
 80137b2:	bfbb      	ittet	lt
 80137b4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80137b8:	9303      	strlt	r3, [sp, #12]
 80137ba:	2300      	movge	r3, #0
 80137bc:	2201      	movlt	r2, #1
 80137be:	bfac      	ite	ge
 80137c0:	6023      	strge	r3, [r4, #0]
 80137c2:	6022      	strlt	r2, [r4, #0]
 80137c4:	4b9c      	ldr	r3, [pc, #624]	; (8013a38 <_dtoa_r+0x2e0>)
 80137c6:	9c03      	ldr	r4, [sp, #12]
 80137c8:	43a3      	bics	r3, r4
 80137ca:	d11a      	bne.n	8013802 <_dtoa_r+0xaa>
 80137cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80137ce:	f242 730f 	movw	r3, #9999	; 0x270f
 80137d2:	6013      	str	r3, [r2, #0]
 80137d4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80137d8:	ea53 0308 	orrs.w	r3, r3, r8
 80137dc:	f000 8512 	beq.w	8014204 <_dtoa_r+0xaac>
 80137e0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80137e2:	b953      	cbnz	r3, 80137fa <_dtoa_r+0xa2>
 80137e4:	4b95      	ldr	r3, [pc, #596]	; (8013a3c <_dtoa_r+0x2e4>)
 80137e6:	e01f      	b.n	8013828 <_dtoa_r+0xd0>
 80137e8:	4b95      	ldr	r3, [pc, #596]	; (8013a40 <_dtoa_r+0x2e8>)
 80137ea:	9300      	str	r3, [sp, #0]
 80137ec:	3308      	adds	r3, #8
 80137ee:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80137f0:	6013      	str	r3, [r2, #0]
 80137f2:	9800      	ldr	r0, [sp, #0]
 80137f4:	b015      	add	sp, #84	; 0x54
 80137f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137fa:	4b90      	ldr	r3, [pc, #576]	; (8013a3c <_dtoa_r+0x2e4>)
 80137fc:	9300      	str	r3, [sp, #0]
 80137fe:	3303      	adds	r3, #3
 8013800:	e7f5      	b.n	80137ee <_dtoa_r+0x96>
 8013802:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013806:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801380a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801380e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8013812:	d10b      	bne.n	801382c <_dtoa_r+0xd4>
 8013814:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013816:	2301      	movs	r3, #1
 8013818:	6013      	str	r3, [r2, #0]
 801381a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801381c:	2b00      	cmp	r3, #0
 801381e:	f000 84ee 	beq.w	80141fe <_dtoa_r+0xaa6>
 8013822:	4888      	ldr	r0, [pc, #544]	; (8013a44 <_dtoa_r+0x2ec>)
 8013824:	6018      	str	r0, [r3, #0]
 8013826:	1e43      	subs	r3, r0, #1
 8013828:	9300      	str	r3, [sp, #0]
 801382a:	e7e2      	b.n	80137f2 <_dtoa_r+0x9a>
 801382c:	a913      	add	r1, sp, #76	; 0x4c
 801382e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8013832:	aa12      	add	r2, sp, #72	; 0x48
 8013834:	4630      	mov	r0, r6
 8013836:	f001 f851 	bl	80148dc <__d2b>
 801383a:	f3c4 510a 	ubfx	r1, r4, #20, #11
 801383e:	4605      	mov	r5, r0
 8013840:	9812      	ldr	r0, [sp, #72]	; 0x48
 8013842:	2900      	cmp	r1, #0
 8013844:	d047      	beq.n	80138d6 <_dtoa_r+0x17e>
 8013846:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8013848:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801384c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013850:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8013854:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8013858:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801385c:	2400      	movs	r4, #0
 801385e:	ec43 2b16 	vmov	d6, r2, r3
 8013862:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8013866:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8013a18 <_dtoa_r+0x2c0>
 801386a:	ee36 7b47 	vsub.f64	d7, d6, d7
 801386e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8013a20 <_dtoa_r+0x2c8>
 8013872:	eea7 6b05 	vfma.f64	d6, d7, d5
 8013876:	eeb0 7b46 	vmov.f64	d7, d6
 801387a:	ee06 1a90 	vmov	s13, r1
 801387e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8013882:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8013a28 <_dtoa_r+0x2d0>
 8013886:	eea5 7b06 	vfma.f64	d7, d5, d6
 801388a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801388e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8013892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013896:	ee16 ba90 	vmov	fp, s13
 801389a:	9411      	str	r4, [sp, #68]	; 0x44
 801389c:	d508      	bpl.n	80138b0 <_dtoa_r+0x158>
 801389e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80138a2:	eeb4 6b47 	vcmp.f64	d6, d7
 80138a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138aa:	bf18      	it	ne
 80138ac:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80138b0:	f1bb 0f16 	cmp.w	fp, #22
 80138b4:	d832      	bhi.n	801391c <_dtoa_r+0x1c4>
 80138b6:	4b64      	ldr	r3, [pc, #400]	; (8013a48 <_dtoa_r+0x2f0>)
 80138b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80138bc:	ed93 7b00 	vldr	d7, [r3]
 80138c0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80138c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80138c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138cc:	d501      	bpl.n	80138d2 <_dtoa_r+0x17a>
 80138ce:	f10b 3bff 	add.w	fp, fp, #4294967295
 80138d2:	2300      	movs	r3, #0
 80138d4:	e023      	b.n	801391e <_dtoa_r+0x1c6>
 80138d6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80138d8:	4401      	add	r1, r0
 80138da:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80138de:	2b20      	cmp	r3, #32
 80138e0:	bfc3      	ittte	gt
 80138e2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80138e6:	fa04 f303 	lslgt.w	r3, r4, r3
 80138ea:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80138ee:	f1c3 0320 	rsble	r3, r3, #32
 80138f2:	bfc6      	itte	gt
 80138f4:	fa28 f804 	lsrgt.w	r8, r8, r4
 80138f8:	ea43 0308 	orrgt.w	r3, r3, r8
 80138fc:	fa08 f303 	lslle.w	r3, r8, r3
 8013900:	ee07 3a90 	vmov	s15, r3
 8013904:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8013908:	3901      	subs	r1, #1
 801390a:	ed8d 7b00 	vstr	d7, [sp]
 801390e:	9c01      	ldr	r4, [sp, #4]
 8013910:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013914:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8013918:	2401      	movs	r4, #1
 801391a:	e7a0      	b.n	801385e <_dtoa_r+0x106>
 801391c:	2301      	movs	r3, #1
 801391e:	930f      	str	r3, [sp, #60]	; 0x3c
 8013920:	1a43      	subs	r3, r0, r1
 8013922:	1e5a      	subs	r2, r3, #1
 8013924:	bf45      	ittet	mi
 8013926:	f1c3 0301 	rsbmi	r3, r3, #1
 801392a:	9305      	strmi	r3, [sp, #20]
 801392c:	2300      	movpl	r3, #0
 801392e:	2300      	movmi	r3, #0
 8013930:	9206      	str	r2, [sp, #24]
 8013932:	bf54      	ite	pl
 8013934:	9305      	strpl	r3, [sp, #20]
 8013936:	9306      	strmi	r3, [sp, #24]
 8013938:	f1bb 0f00 	cmp.w	fp, #0
 801393c:	db18      	blt.n	8013970 <_dtoa_r+0x218>
 801393e:	9b06      	ldr	r3, [sp, #24]
 8013940:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8013944:	445b      	add	r3, fp
 8013946:	9306      	str	r3, [sp, #24]
 8013948:	2300      	movs	r3, #0
 801394a:	9a07      	ldr	r2, [sp, #28]
 801394c:	2a09      	cmp	r2, #9
 801394e:	d849      	bhi.n	80139e4 <_dtoa_r+0x28c>
 8013950:	2a05      	cmp	r2, #5
 8013952:	bfc4      	itt	gt
 8013954:	3a04      	subgt	r2, #4
 8013956:	9207      	strgt	r2, [sp, #28]
 8013958:	9a07      	ldr	r2, [sp, #28]
 801395a:	f1a2 0202 	sub.w	r2, r2, #2
 801395e:	bfcc      	ite	gt
 8013960:	2400      	movgt	r4, #0
 8013962:	2401      	movle	r4, #1
 8013964:	2a03      	cmp	r2, #3
 8013966:	d848      	bhi.n	80139fa <_dtoa_r+0x2a2>
 8013968:	e8df f002 	tbb	[pc, r2]
 801396c:	3a2c2e0b 	.word	0x3a2c2e0b
 8013970:	9b05      	ldr	r3, [sp, #20]
 8013972:	2200      	movs	r2, #0
 8013974:	eba3 030b 	sub.w	r3, r3, fp
 8013978:	9305      	str	r3, [sp, #20]
 801397a:	920e      	str	r2, [sp, #56]	; 0x38
 801397c:	f1cb 0300 	rsb	r3, fp, #0
 8013980:	e7e3      	b.n	801394a <_dtoa_r+0x1f2>
 8013982:	2200      	movs	r2, #0
 8013984:	9208      	str	r2, [sp, #32]
 8013986:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013988:	2a00      	cmp	r2, #0
 801398a:	dc39      	bgt.n	8013a00 <_dtoa_r+0x2a8>
 801398c:	f04f 0a01 	mov.w	sl, #1
 8013990:	46d1      	mov	r9, sl
 8013992:	4652      	mov	r2, sl
 8013994:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8013998:	6a77      	ldr	r7, [r6, #36]	; 0x24
 801399a:	2100      	movs	r1, #0
 801399c:	6079      	str	r1, [r7, #4]
 801399e:	2004      	movs	r0, #4
 80139a0:	f100 0c14 	add.w	ip, r0, #20
 80139a4:	4594      	cmp	ip, r2
 80139a6:	6879      	ldr	r1, [r7, #4]
 80139a8:	d92f      	bls.n	8013a0a <_dtoa_r+0x2b2>
 80139aa:	4630      	mov	r0, r6
 80139ac:	930c      	str	r3, [sp, #48]	; 0x30
 80139ae:	f000 fc73 	bl	8014298 <_Balloc>
 80139b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80139b4:	9000      	str	r0, [sp, #0]
 80139b6:	4602      	mov	r2, r0
 80139b8:	2800      	cmp	r0, #0
 80139ba:	d149      	bne.n	8013a50 <_dtoa_r+0x2f8>
 80139bc:	4b23      	ldr	r3, [pc, #140]	; (8013a4c <_dtoa_r+0x2f4>)
 80139be:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80139c2:	e6df      	b.n	8013784 <_dtoa_r+0x2c>
 80139c4:	2201      	movs	r2, #1
 80139c6:	e7dd      	b.n	8013984 <_dtoa_r+0x22c>
 80139c8:	2200      	movs	r2, #0
 80139ca:	9208      	str	r2, [sp, #32]
 80139cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80139ce:	eb0b 0a02 	add.w	sl, fp, r2
 80139d2:	f10a 0901 	add.w	r9, sl, #1
 80139d6:	464a      	mov	r2, r9
 80139d8:	2a01      	cmp	r2, #1
 80139da:	bfb8      	it	lt
 80139dc:	2201      	movlt	r2, #1
 80139de:	e7db      	b.n	8013998 <_dtoa_r+0x240>
 80139e0:	2201      	movs	r2, #1
 80139e2:	e7f2      	b.n	80139ca <_dtoa_r+0x272>
 80139e4:	2401      	movs	r4, #1
 80139e6:	2200      	movs	r2, #0
 80139e8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80139ec:	f04f 3aff 	mov.w	sl, #4294967295
 80139f0:	2100      	movs	r1, #0
 80139f2:	46d1      	mov	r9, sl
 80139f4:	2212      	movs	r2, #18
 80139f6:	9109      	str	r1, [sp, #36]	; 0x24
 80139f8:	e7ce      	b.n	8013998 <_dtoa_r+0x240>
 80139fa:	2201      	movs	r2, #1
 80139fc:	9208      	str	r2, [sp, #32]
 80139fe:	e7f5      	b.n	80139ec <_dtoa_r+0x294>
 8013a00:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8013a04:	46d1      	mov	r9, sl
 8013a06:	4652      	mov	r2, sl
 8013a08:	e7c6      	b.n	8013998 <_dtoa_r+0x240>
 8013a0a:	3101      	adds	r1, #1
 8013a0c:	6079      	str	r1, [r7, #4]
 8013a0e:	0040      	lsls	r0, r0, #1
 8013a10:	e7c6      	b.n	80139a0 <_dtoa_r+0x248>
 8013a12:	bf00      	nop
 8013a14:	f3af 8000 	nop.w
 8013a18:	636f4361 	.word	0x636f4361
 8013a1c:	3fd287a7 	.word	0x3fd287a7
 8013a20:	8b60c8b3 	.word	0x8b60c8b3
 8013a24:	3fc68a28 	.word	0x3fc68a28
 8013a28:	509f79fb 	.word	0x509f79fb
 8013a2c:	3fd34413 	.word	0x3fd34413
 8013a30:	08015901 	.word	0x08015901
 8013a34:	08015918 	.word	0x08015918
 8013a38:	7ff00000 	.word	0x7ff00000
 8013a3c:	080158fd 	.word	0x080158fd
 8013a40:	080158f4 	.word	0x080158f4
 8013a44:	080158d1 	.word	0x080158d1
 8013a48:	08015a10 	.word	0x08015a10
 8013a4c:	08015977 	.word	0x08015977
 8013a50:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8013a52:	9900      	ldr	r1, [sp, #0]
 8013a54:	6011      	str	r1, [r2, #0]
 8013a56:	f1b9 0f0e 	cmp.w	r9, #14
 8013a5a:	d872      	bhi.n	8013b42 <_dtoa_r+0x3ea>
 8013a5c:	2c00      	cmp	r4, #0
 8013a5e:	d070      	beq.n	8013b42 <_dtoa_r+0x3ea>
 8013a60:	f1bb 0f00 	cmp.w	fp, #0
 8013a64:	f340 80a6 	ble.w	8013bb4 <_dtoa_r+0x45c>
 8013a68:	49ca      	ldr	r1, [pc, #808]	; (8013d94 <_dtoa_r+0x63c>)
 8013a6a:	f00b 020f 	and.w	r2, fp, #15
 8013a6e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8013a72:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8013a76:	ed92 7b00 	vldr	d7, [r2]
 8013a7a:	ea4f 112b 	mov.w	r1, fp, asr #4
 8013a7e:	f000 808d 	beq.w	8013b9c <_dtoa_r+0x444>
 8013a82:	4ac5      	ldr	r2, [pc, #788]	; (8013d98 <_dtoa_r+0x640>)
 8013a84:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8013a88:	ed92 6b08 	vldr	d6, [r2, #32]
 8013a8c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8013a90:	ed8d 6b02 	vstr	d6, [sp, #8]
 8013a94:	f001 010f 	and.w	r1, r1, #15
 8013a98:	2203      	movs	r2, #3
 8013a9a:	48bf      	ldr	r0, [pc, #764]	; (8013d98 <_dtoa_r+0x640>)
 8013a9c:	2900      	cmp	r1, #0
 8013a9e:	d17f      	bne.n	8013ba0 <_dtoa_r+0x448>
 8013aa0:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013aa4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8013aa8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013aac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013aae:	2900      	cmp	r1, #0
 8013ab0:	f000 80b2 	beq.w	8013c18 <_dtoa_r+0x4c0>
 8013ab4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8013ab8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013abc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ac4:	f140 80a8 	bpl.w	8013c18 <_dtoa_r+0x4c0>
 8013ac8:	f1b9 0f00 	cmp.w	r9, #0
 8013acc:	f000 80a4 	beq.w	8013c18 <_dtoa_r+0x4c0>
 8013ad0:	f1ba 0f00 	cmp.w	sl, #0
 8013ad4:	dd31      	ble.n	8013b3a <_dtoa_r+0x3e2>
 8013ad6:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8013ada:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013ade:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013ae2:	f10b 37ff 	add.w	r7, fp, #4294967295
 8013ae6:	3201      	adds	r2, #1
 8013ae8:	4650      	mov	r0, sl
 8013aea:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013aee:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8013af2:	ee07 2a90 	vmov	s15, r2
 8013af6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8013afa:	eea7 5b06 	vfma.f64	d5, d7, d6
 8013afe:	ed8d 5b02 	vstr	d5, [sp, #8]
 8013b02:	9c03      	ldr	r4, [sp, #12]
 8013b04:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8013b08:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8013b0c:	2800      	cmp	r0, #0
 8013b0e:	f040 8086 	bne.w	8013c1e <_dtoa_r+0x4c6>
 8013b12:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8013b16:	ee36 6b47 	vsub.f64	d6, d6, d7
 8013b1a:	ec42 1b17 	vmov	d7, r1, r2
 8013b1e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b26:	f300 8272 	bgt.w	801400e <_dtoa_r+0x8b6>
 8013b2a:	eeb1 7b47 	vneg.f64	d7, d7
 8013b2e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b36:	f100 8267 	bmi.w	8014008 <_dtoa_r+0x8b0>
 8013b3a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8013b3e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8013b42:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8013b44:	2a00      	cmp	r2, #0
 8013b46:	f2c0 8129 	blt.w	8013d9c <_dtoa_r+0x644>
 8013b4a:	f1bb 0f0e 	cmp.w	fp, #14
 8013b4e:	f300 8125 	bgt.w	8013d9c <_dtoa_r+0x644>
 8013b52:	4b90      	ldr	r3, [pc, #576]	; (8013d94 <_dtoa_r+0x63c>)
 8013b54:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8013b58:	ed93 6b00 	vldr	d6, [r3]
 8013b5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	f280 80c3 	bge.w	8013cea <_dtoa_r+0x592>
 8013b64:	f1b9 0f00 	cmp.w	r9, #0
 8013b68:	f300 80bf 	bgt.w	8013cea <_dtoa_r+0x592>
 8013b6c:	f040 824c 	bne.w	8014008 <_dtoa_r+0x8b0>
 8013b70:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8013b74:	ee26 6b07 	vmul.f64	d6, d6, d7
 8013b78:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013b7c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b84:	464c      	mov	r4, r9
 8013b86:	464f      	mov	r7, r9
 8013b88:	f280 8222 	bge.w	8013fd0 <_dtoa_r+0x878>
 8013b8c:	f8dd 8000 	ldr.w	r8, [sp]
 8013b90:	2331      	movs	r3, #49	; 0x31
 8013b92:	f808 3b01 	strb.w	r3, [r8], #1
 8013b96:	f10b 0b01 	add.w	fp, fp, #1
 8013b9a:	e21e      	b.n	8013fda <_dtoa_r+0x882>
 8013b9c:	2202      	movs	r2, #2
 8013b9e:	e77c      	b.n	8013a9a <_dtoa_r+0x342>
 8013ba0:	07cc      	lsls	r4, r1, #31
 8013ba2:	d504      	bpl.n	8013bae <_dtoa_r+0x456>
 8013ba4:	ed90 6b00 	vldr	d6, [r0]
 8013ba8:	3201      	adds	r2, #1
 8013baa:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013bae:	1049      	asrs	r1, r1, #1
 8013bb0:	3008      	adds	r0, #8
 8013bb2:	e773      	b.n	8013a9c <_dtoa_r+0x344>
 8013bb4:	d02e      	beq.n	8013c14 <_dtoa_r+0x4bc>
 8013bb6:	f1cb 0100 	rsb	r1, fp, #0
 8013bba:	4a76      	ldr	r2, [pc, #472]	; (8013d94 <_dtoa_r+0x63c>)
 8013bbc:	f001 000f 	and.w	r0, r1, #15
 8013bc0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8013bc4:	ed92 7b00 	vldr	d7, [r2]
 8013bc8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8013bcc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8013bd0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8013bd4:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8013bd8:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8013bdc:	486e      	ldr	r0, [pc, #440]	; (8013d98 <_dtoa_r+0x640>)
 8013bde:	1109      	asrs	r1, r1, #4
 8013be0:	2400      	movs	r4, #0
 8013be2:	2202      	movs	r2, #2
 8013be4:	b939      	cbnz	r1, 8013bf6 <_dtoa_r+0x49e>
 8013be6:	2c00      	cmp	r4, #0
 8013be8:	f43f af60 	beq.w	8013aac <_dtoa_r+0x354>
 8013bec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8013bf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013bf4:	e75a      	b.n	8013aac <_dtoa_r+0x354>
 8013bf6:	07cf      	lsls	r7, r1, #31
 8013bf8:	d509      	bpl.n	8013c0e <_dtoa_r+0x4b6>
 8013bfa:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8013bfe:	ed90 7b00 	vldr	d7, [r0]
 8013c02:	ee26 7b07 	vmul.f64	d7, d6, d7
 8013c06:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8013c0a:	3201      	adds	r2, #1
 8013c0c:	2401      	movs	r4, #1
 8013c0e:	1049      	asrs	r1, r1, #1
 8013c10:	3008      	adds	r0, #8
 8013c12:	e7e7      	b.n	8013be4 <_dtoa_r+0x48c>
 8013c14:	2202      	movs	r2, #2
 8013c16:	e749      	b.n	8013aac <_dtoa_r+0x354>
 8013c18:	465f      	mov	r7, fp
 8013c1a:	4648      	mov	r0, r9
 8013c1c:	e765      	b.n	8013aea <_dtoa_r+0x392>
 8013c1e:	ec42 1b17 	vmov	d7, r1, r2
 8013c22:	4a5c      	ldr	r2, [pc, #368]	; (8013d94 <_dtoa_r+0x63c>)
 8013c24:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8013c28:	ed12 4b02 	vldr	d4, [r2, #-8]
 8013c2c:	9a00      	ldr	r2, [sp, #0]
 8013c2e:	1814      	adds	r4, r2, r0
 8013c30:	9a08      	ldr	r2, [sp, #32]
 8013c32:	b352      	cbz	r2, 8013c8a <_dtoa_r+0x532>
 8013c34:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8013c38:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8013c3c:	f8dd 8000 	ldr.w	r8, [sp]
 8013c40:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8013c44:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8013c48:	ee35 7b47 	vsub.f64	d7, d5, d7
 8013c4c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013c50:	ee14 2a90 	vmov	r2, s9
 8013c54:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013c58:	3230      	adds	r2, #48	; 0x30
 8013c5a:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013c5e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c66:	f808 2b01 	strb.w	r2, [r8], #1
 8013c6a:	d439      	bmi.n	8013ce0 <_dtoa_r+0x588>
 8013c6c:	ee32 5b46 	vsub.f64	d5, d2, d6
 8013c70:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8013c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c78:	d472      	bmi.n	8013d60 <_dtoa_r+0x608>
 8013c7a:	45a0      	cmp	r8, r4
 8013c7c:	f43f af5d 	beq.w	8013b3a <_dtoa_r+0x3e2>
 8013c80:	ee27 7b03 	vmul.f64	d7, d7, d3
 8013c84:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013c88:	e7e0      	b.n	8013c4c <_dtoa_r+0x4f4>
 8013c8a:	f8dd 8000 	ldr.w	r8, [sp]
 8013c8e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013c92:	4621      	mov	r1, r4
 8013c94:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8013c98:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013c9c:	ee14 2a90 	vmov	r2, s9
 8013ca0:	3230      	adds	r2, #48	; 0x30
 8013ca2:	f808 2b01 	strb.w	r2, [r8], #1
 8013ca6:	45a0      	cmp	r8, r4
 8013ca8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013cac:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013cb0:	d118      	bne.n	8013ce4 <_dtoa_r+0x58c>
 8013cb2:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8013cb6:	ee37 4b05 	vadd.f64	d4, d7, d5
 8013cba:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8013cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013cc2:	dc4d      	bgt.n	8013d60 <_dtoa_r+0x608>
 8013cc4:	ee35 7b47 	vsub.f64	d7, d5, d7
 8013cc8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013cd0:	f57f af33 	bpl.w	8013b3a <_dtoa_r+0x3e2>
 8013cd4:	4688      	mov	r8, r1
 8013cd6:	3901      	subs	r1, #1
 8013cd8:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8013cdc:	2b30      	cmp	r3, #48	; 0x30
 8013cde:	d0f9      	beq.n	8013cd4 <_dtoa_r+0x57c>
 8013ce0:	46bb      	mov	fp, r7
 8013ce2:	e02a      	b.n	8013d3a <_dtoa_r+0x5e2>
 8013ce4:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013ce8:	e7d6      	b.n	8013c98 <_dtoa_r+0x540>
 8013cea:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013cee:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8013cf2:	f8dd 8000 	ldr.w	r8, [sp]
 8013cf6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8013cfa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8013cfe:	ee15 3a10 	vmov	r3, s10
 8013d02:	3330      	adds	r3, #48	; 0x30
 8013d04:	f808 3b01 	strb.w	r3, [r8], #1
 8013d08:	9b00      	ldr	r3, [sp, #0]
 8013d0a:	eba8 0303 	sub.w	r3, r8, r3
 8013d0e:	4599      	cmp	r9, r3
 8013d10:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013d14:	eea3 7b46 	vfms.f64	d7, d3, d6
 8013d18:	d133      	bne.n	8013d82 <_dtoa_r+0x62a>
 8013d1a:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013d1e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d26:	dc1a      	bgt.n	8013d5e <_dtoa_r+0x606>
 8013d28:	eeb4 7b46 	vcmp.f64	d7, d6
 8013d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d30:	d103      	bne.n	8013d3a <_dtoa_r+0x5e2>
 8013d32:	ee15 3a10 	vmov	r3, s10
 8013d36:	07d9      	lsls	r1, r3, #31
 8013d38:	d411      	bmi.n	8013d5e <_dtoa_r+0x606>
 8013d3a:	4629      	mov	r1, r5
 8013d3c:	4630      	mov	r0, r6
 8013d3e:	f000 faeb 	bl	8014318 <_Bfree>
 8013d42:	2300      	movs	r3, #0
 8013d44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013d46:	f888 3000 	strb.w	r3, [r8]
 8013d4a:	f10b 0301 	add.w	r3, fp, #1
 8013d4e:	6013      	str	r3, [r2, #0]
 8013d50:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	f43f ad4d 	beq.w	80137f2 <_dtoa_r+0x9a>
 8013d58:	f8c3 8000 	str.w	r8, [r3]
 8013d5c:	e549      	b.n	80137f2 <_dtoa_r+0x9a>
 8013d5e:	465f      	mov	r7, fp
 8013d60:	4643      	mov	r3, r8
 8013d62:	4698      	mov	r8, r3
 8013d64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013d68:	2a39      	cmp	r2, #57	; 0x39
 8013d6a:	d106      	bne.n	8013d7a <_dtoa_r+0x622>
 8013d6c:	9a00      	ldr	r2, [sp, #0]
 8013d6e:	429a      	cmp	r2, r3
 8013d70:	d1f7      	bne.n	8013d62 <_dtoa_r+0x60a>
 8013d72:	9900      	ldr	r1, [sp, #0]
 8013d74:	2230      	movs	r2, #48	; 0x30
 8013d76:	3701      	adds	r7, #1
 8013d78:	700a      	strb	r2, [r1, #0]
 8013d7a:	781a      	ldrb	r2, [r3, #0]
 8013d7c:	3201      	adds	r2, #1
 8013d7e:	701a      	strb	r2, [r3, #0]
 8013d80:	e7ae      	b.n	8013ce0 <_dtoa_r+0x588>
 8013d82:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013d86:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d8e:	d1b2      	bne.n	8013cf6 <_dtoa_r+0x59e>
 8013d90:	e7d3      	b.n	8013d3a <_dtoa_r+0x5e2>
 8013d92:	bf00      	nop
 8013d94:	08015a10 	.word	0x08015a10
 8013d98:	080159e8 	.word	0x080159e8
 8013d9c:	9908      	ldr	r1, [sp, #32]
 8013d9e:	2900      	cmp	r1, #0
 8013da0:	f000 80d1 	beq.w	8013f46 <_dtoa_r+0x7ee>
 8013da4:	9907      	ldr	r1, [sp, #28]
 8013da6:	2901      	cmp	r1, #1
 8013da8:	f300 80b4 	bgt.w	8013f14 <_dtoa_r+0x7bc>
 8013dac:	9911      	ldr	r1, [sp, #68]	; 0x44
 8013dae:	2900      	cmp	r1, #0
 8013db0:	f000 80ac 	beq.w	8013f0c <_dtoa_r+0x7b4>
 8013db4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013db8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8013dbc:	461c      	mov	r4, r3
 8013dbe:	930a      	str	r3, [sp, #40]	; 0x28
 8013dc0:	9b05      	ldr	r3, [sp, #20]
 8013dc2:	4413      	add	r3, r2
 8013dc4:	9305      	str	r3, [sp, #20]
 8013dc6:	9b06      	ldr	r3, [sp, #24]
 8013dc8:	2101      	movs	r1, #1
 8013dca:	4413      	add	r3, r2
 8013dcc:	4630      	mov	r0, r6
 8013dce:	9306      	str	r3, [sp, #24]
 8013dd0:	f000 fb5e 	bl	8014490 <__i2b>
 8013dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013dd6:	4607      	mov	r7, r0
 8013dd8:	f1b8 0f00 	cmp.w	r8, #0
 8013ddc:	dd0d      	ble.n	8013dfa <_dtoa_r+0x6a2>
 8013dde:	9a06      	ldr	r2, [sp, #24]
 8013de0:	2a00      	cmp	r2, #0
 8013de2:	dd0a      	ble.n	8013dfa <_dtoa_r+0x6a2>
 8013de4:	4542      	cmp	r2, r8
 8013de6:	9905      	ldr	r1, [sp, #20]
 8013de8:	bfa8      	it	ge
 8013dea:	4642      	movge	r2, r8
 8013dec:	1a89      	subs	r1, r1, r2
 8013dee:	9105      	str	r1, [sp, #20]
 8013df0:	9906      	ldr	r1, [sp, #24]
 8013df2:	eba8 0802 	sub.w	r8, r8, r2
 8013df6:	1a8a      	subs	r2, r1, r2
 8013df8:	9206      	str	r2, [sp, #24]
 8013dfa:	b303      	cbz	r3, 8013e3e <_dtoa_r+0x6e6>
 8013dfc:	9a08      	ldr	r2, [sp, #32]
 8013dfe:	2a00      	cmp	r2, #0
 8013e00:	f000 80a6 	beq.w	8013f50 <_dtoa_r+0x7f8>
 8013e04:	2c00      	cmp	r4, #0
 8013e06:	dd13      	ble.n	8013e30 <_dtoa_r+0x6d8>
 8013e08:	4639      	mov	r1, r7
 8013e0a:	4622      	mov	r2, r4
 8013e0c:	4630      	mov	r0, r6
 8013e0e:	930c      	str	r3, [sp, #48]	; 0x30
 8013e10:	f000 fbfa 	bl	8014608 <__pow5mult>
 8013e14:	462a      	mov	r2, r5
 8013e16:	4601      	mov	r1, r0
 8013e18:	4607      	mov	r7, r0
 8013e1a:	4630      	mov	r0, r6
 8013e1c:	f000 fb4e 	bl	80144bc <__multiply>
 8013e20:	4629      	mov	r1, r5
 8013e22:	900a      	str	r0, [sp, #40]	; 0x28
 8013e24:	4630      	mov	r0, r6
 8013e26:	f000 fa77 	bl	8014318 <_Bfree>
 8013e2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013e2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013e2e:	4615      	mov	r5, r2
 8013e30:	1b1a      	subs	r2, r3, r4
 8013e32:	d004      	beq.n	8013e3e <_dtoa_r+0x6e6>
 8013e34:	4629      	mov	r1, r5
 8013e36:	4630      	mov	r0, r6
 8013e38:	f000 fbe6 	bl	8014608 <__pow5mult>
 8013e3c:	4605      	mov	r5, r0
 8013e3e:	2101      	movs	r1, #1
 8013e40:	4630      	mov	r0, r6
 8013e42:	f000 fb25 	bl	8014490 <__i2b>
 8013e46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	4604      	mov	r4, r0
 8013e4c:	f340 8082 	ble.w	8013f54 <_dtoa_r+0x7fc>
 8013e50:	461a      	mov	r2, r3
 8013e52:	4601      	mov	r1, r0
 8013e54:	4630      	mov	r0, r6
 8013e56:	f000 fbd7 	bl	8014608 <__pow5mult>
 8013e5a:	9b07      	ldr	r3, [sp, #28]
 8013e5c:	2b01      	cmp	r3, #1
 8013e5e:	4604      	mov	r4, r0
 8013e60:	dd7b      	ble.n	8013f5a <_dtoa_r+0x802>
 8013e62:	2300      	movs	r3, #0
 8013e64:	930a      	str	r3, [sp, #40]	; 0x28
 8013e66:	6922      	ldr	r2, [r4, #16]
 8013e68:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8013e6c:	6910      	ldr	r0, [r2, #16]
 8013e6e:	f000 fabf 	bl	80143f0 <__hi0bits>
 8013e72:	f1c0 0020 	rsb	r0, r0, #32
 8013e76:	9b06      	ldr	r3, [sp, #24]
 8013e78:	4418      	add	r0, r3
 8013e7a:	f010 001f 	ands.w	r0, r0, #31
 8013e7e:	f000 808d 	beq.w	8013f9c <_dtoa_r+0x844>
 8013e82:	f1c0 0220 	rsb	r2, r0, #32
 8013e86:	2a04      	cmp	r2, #4
 8013e88:	f340 8086 	ble.w	8013f98 <_dtoa_r+0x840>
 8013e8c:	f1c0 001c 	rsb	r0, r0, #28
 8013e90:	9b05      	ldr	r3, [sp, #20]
 8013e92:	4403      	add	r3, r0
 8013e94:	9305      	str	r3, [sp, #20]
 8013e96:	9b06      	ldr	r3, [sp, #24]
 8013e98:	4403      	add	r3, r0
 8013e9a:	4480      	add	r8, r0
 8013e9c:	9306      	str	r3, [sp, #24]
 8013e9e:	9b05      	ldr	r3, [sp, #20]
 8013ea0:	2b00      	cmp	r3, #0
 8013ea2:	dd05      	ble.n	8013eb0 <_dtoa_r+0x758>
 8013ea4:	4629      	mov	r1, r5
 8013ea6:	461a      	mov	r2, r3
 8013ea8:	4630      	mov	r0, r6
 8013eaa:	f000 fc07 	bl	80146bc <__lshift>
 8013eae:	4605      	mov	r5, r0
 8013eb0:	9b06      	ldr	r3, [sp, #24]
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	dd05      	ble.n	8013ec2 <_dtoa_r+0x76a>
 8013eb6:	4621      	mov	r1, r4
 8013eb8:	461a      	mov	r2, r3
 8013eba:	4630      	mov	r0, r6
 8013ebc:	f000 fbfe 	bl	80146bc <__lshift>
 8013ec0:	4604      	mov	r4, r0
 8013ec2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d06b      	beq.n	8013fa0 <_dtoa_r+0x848>
 8013ec8:	4621      	mov	r1, r4
 8013eca:	4628      	mov	r0, r5
 8013ecc:	f000 fc62 	bl	8014794 <__mcmp>
 8013ed0:	2800      	cmp	r0, #0
 8013ed2:	da65      	bge.n	8013fa0 <_dtoa_r+0x848>
 8013ed4:	2300      	movs	r3, #0
 8013ed6:	4629      	mov	r1, r5
 8013ed8:	220a      	movs	r2, #10
 8013eda:	4630      	mov	r0, r6
 8013edc:	f000 fa3e 	bl	801435c <__multadd>
 8013ee0:	9b08      	ldr	r3, [sp, #32]
 8013ee2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013ee6:	4605      	mov	r5, r0
 8013ee8:	2b00      	cmp	r3, #0
 8013eea:	f000 8192 	beq.w	8014212 <_dtoa_r+0xaba>
 8013eee:	4639      	mov	r1, r7
 8013ef0:	2300      	movs	r3, #0
 8013ef2:	220a      	movs	r2, #10
 8013ef4:	4630      	mov	r0, r6
 8013ef6:	f000 fa31 	bl	801435c <__multadd>
 8013efa:	f1ba 0f00 	cmp.w	sl, #0
 8013efe:	4607      	mov	r7, r0
 8013f00:	f300 808e 	bgt.w	8014020 <_dtoa_r+0x8c8>
 8013f04:	9b07      	ldr	r3, [sp, #28]
 8013f06:	2b02      	cmp	r3, #2
 8013f08:	dc51      	bgt.n	8013fae <_dtoa_r+0x856>
 8013f0a:	e089      	b.n	8014020 <_dtoa_r+0x8c8>
 8013f0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013f0e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013f12:	e751      	b.n	8013db8 <_dtoa_r+0x660>
 8013f14:	f109 34ff 	add.w	r4, r9, #4294967295
 8013f18:	42a3      	cmp	r3, r4
 8013f1a:	bfbf      	itttt	lt
 8013f1c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8013f1e:	1ae3      	sublt	r3, r4, r3
 8013f20:	18d2      	addlt	r2, r2, r3
 8013f22:	4613      	movlt	r3, r2
 8013f24:	bfb7      	itett	lt
 8013f26:	930e      	strlt	r3, [sp, #56]	; 0x38
 8013f28:	1b1c      	subge	r4, r3, r4
 8013f2a:	4623      	movlt	r3, r4
 8013f2c:	2400      	movlt	r4, #0
 8013f2e:	f1b9 0f00 	cmp.w	r9, #0
 8013f32:	bfb5      	itete	lt
 8013f34:	9a05      	ldrlt	r2, [sp, #20]
 8013f36:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8013f3a:	eba2 0809 	sublt.w	r8, r2, r9
 8013f3e:	464a      	movge	r2, r9
 8013f40:	bfb8      	it	lt
 8013f42:	2200      	movlt	r2, #0
 8013f44:	e73b      	b.n	8013dbe <_dtoa_r+0x666>
 8013f46:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8013f4a:	9f08      	ldr	r7, [sp, #32]
 8013f4c:	461c      	mov	r4, r3
 8013f4e:	e743      	b.n	8013dd8 <_dtoa_r+0x680>
 8013f50:	461a      	mov	r2, r3
 8013f52:	e76f      	b.n	8013e34 <_dtoa_r+0x6dc>
 8013f54:	9b07      	ldr	r3, [sp, #28]
 8013f56:	2b01      	cmp	r3, #1
 8013f58:	dc18      	bgt.n	8013f8c <_dtoa_r+0x834>
 8013f5a:	9b02      	ldr	r3, [sp, #8]
 8013f5c:	b9b3      	cbnz	r3, 8013f8c <_dtoa_r+0x834>
 8013f5e:	9b03      	ldr	r3, [sp, #12]
 8013f60:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8013f64:	b9a2      	cbnz	r2, 8013f90 <_dtoa_r+0x838>
 8013f66:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8013f6a:	0d12      	lsrs	r2, r2, #20
 8013f6c:	0512      	lsls	r2, r2, #20
 8013f6e:	b18a      	cbz	r2, 8013f94 <_dtoa_r+0x83c>
 8013f70:	9b05      	ldr	r3, [sp, #20]
 8013f72:	3301      	adds	r3, #1
 8013f74:	9305      	str	r3, [sp, #20]
 8013f76:	9b06      	ldr	r3, [sp, #24]
 8013f78:	3301      	adds	r3, #1
 8013f7a:	9306      	str	r3, [sp, #24]
 8013f7c:	2301      	movs	r3, #1
 8013f7e:	930a      	str	r3, [sp, #40]	; 0x28
 8013f80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013f82:	2b00      	cmp	r3, #0
 8013f84:	f47f af6f 	bne.w	8013e66 <_dtoa_r+0x70e>
 8013f88:	2001      	movs	r0, #1
 8013f8a:	e774      	b.n	8013e76 <_dtoa_r+0x71e>
 8013f8c:	2300      	movs	r3, #0
 8013f8e:	e7f6      	b.n	8013f7e <_dtoa_r+0x826>
 8013f90:	9b02      	ldr	r3, [sp, #8]
 8013f92:	e7f4      	b.n	8013f7e <_dtoa_r+0x826>
 8013f94:	920a      	str	r2, [sp, #40]	; 0x28
 8013f96:	e7f3      	b.n	8013f80 <_dtoa_r+0x828>
 8013f98:	d081      	beq.n	8013e9e <_dtoa_r+0x746>
 8013f9a:	4610      	mov	r0, r2
 8013f9c:	301c      	adds	r0, #28
 8013f9e:	e777      	b.n	8013e90 <_dtoa_r+0x738>
 8013fa0:	f1b9 0f00 	cmp.w	r9, #0
 8013fa4:	dc37      	bgt.n	8014016 <_dtoa_r+0x8be>
 8013fa6:	9b07      	ldr	r3, [sp, #28]
 8013fa8:	2b02      	cmp	r3, #2
 8013faa:	dd34      	ble.n	8014016 <_dtoa_r+0x8be>
 8013fac:	46ca      	mov	sl, r9
 8013fae:	f1ba 0f00 	cmp.w	sl, #0
 8013fb2:	d10d      	bne.n	8013fd0 <_dtoa_r+0x878>
 8013fb4:	4621      	mov	r1, r4
 8013fb6:	4653      	mov	r3, sl
 8013fb8:	2205      	movs	r2, #5
 8013fba:	4630      	mov	r0, r6
 8013fbc:	f000 f9ce 	bl	801435c <__multadd>
 8013fc0:	4601      	mov	r1, r0
 8013fc2:	4604      	mov	r4, r0
 8013fc4:	4628      	mov	r0, r5
 8013fc6:	f000 fbe5 	bl	8014794 <__mcmp>
 8013fca:	2800      	cmp	r0, #0
 8013fcc:	f73f adde 	bgt.w	8013b8c <_dtoa_r+0x434>
 8013fd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013fd2:	f8dd 8000 	ldr.w	r8, [sp]
 8013fd6:	ea6f 0b03 	mvn.w	fp, r3
 8013fda:	f04f 0900 	mov.w	r9, #0
 8013fde:	4621      	mov	r1, r4
 8013fe0:	4630      	mov	r0, r6
 8013fe2:	f000 f999 	bl	8014318 <_Bfree>
 8013fe6:	2f00      	cmp	r7, #0
 8013fe8:	f43f aea7 	beq.w	8013d3a <_dtoa_r+0x5e2>
 8013fec:	f1b9 0f00 	cmp.w	r9, #0
 8013ff0:	d005      	beq.n	8013ffe <_dtoa_r+0x8a6>
 8013ff2:	45b9      	cmp	r9, r7
 8013ff4:	d003      	beq.n	8013ffe <_dtoa_r+0x8a6>
 8013ff6:	4649      	mov	r1, r9
 8013ff8:	4630      	mov	r0, r6
 8013ffa:	f000 f98d 	bl	8014318 <_Bfree>
 8013ffe:	4639      	mov	r1, r7
 8014000:	4630      	mov	r0, r6
 8014002:	f000 f989 	bl	8014318 <_Bfree>
 8014006:	e698      	b.n	8013d3a <_dtoa_r+0x5e2>
 8014008:	2400      	movs	r4, #0
 801400a:	4627      	mov	r7, r4
 801400c:	e7e0      	b.n	8013fd0 <_dtoa_r+0x878>
 801400e:	46bb      	mov	fp, r7
 8014010:	4604      	mov	r4, r0
 8014012:	4607      	mov	r7, r0
 8014014:	e5ba      	b.n	8013b8c <_dtoa_r+0x434>
 8014016:	9b08      	ldr	r3, [sp, #32]
 8014018:	46ca      	mov	sl, r9
 801401a:	2b00      	cmp	r3, #0
 801401c:	f000 8100 	beq.w	8014220 <_dtoa_r+0xac8>
 8014020:	f1b8 0f00 	cmp.w	r8, #0
 8014024:	dd05      	ble.n	8014032 <_dtoa_r+0x8da>
 8014026:	4639      	mov	r1, r7
 8014028:	4642      	mov	r2, r8
 801402a:	4630      	mov	r0, r6
 801402c:	f000 fb46 	bl	80146bc <__lshift>
 8014030:	4607      	mov	r7, r0
 8014032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014034:	2b00      	cmp	r3, #0
 8014036:	d05d      	beq.n	80140f4 <_dtoa_r+0x99c>
 8014038:	6879      	ldr	r1, [r7, #4]
 801403a:	4630      	mov	r0, r6
 801403c:	f000 f92c 	bl	8014298 <_Balloc>
 8014040:	4680      	mov	r8, r0
 8014042:	b928      	cbnz	r0, 8014050 <_dtoa_r+0x8f8>
 8014044:	4b82      	ldr	r3, [pc, #520]	; (8014250 <_dtoa_r+0xaf8>)
 8014046:	4602      	mov	r2, r0
 8014048:	f240 21ea 	movw	r1, #746	; 0x2ea
 801404c:	f7ff bb9a 	b.w	8013784 <_dtoa_r+0x2c>
 8014050:	693a      	ldr	r2, [r7, #16]
 8014052:	3202      	adds	r2, #2
 8014054:	0092      	lsls	r2, r2, #2
 8014056:	f107 010c 	add.w	r1, r7, #12
 801405a:	300c      	adds	r0, #12
 801405c:	f000 f902 	bl	8014264 <memcpy>
 8014060:	2201      	movs	r2, #1
 8014062:	4641      	mov	r1, r8
 8014064:	4630      	mov	r0, r6
 8014066:	f000 fb29 	bl	80146bc <__lshift>
 801406a:	9b00      	ldr	r3, [sp, #0]
 801406c:	3301      	adds	r3, #1
 801406e:	9305      	str	r3, [sp, #20]
 8014070:	9b00      	ldr	r3, [sp, #0]
 8014072:	4453      	add	r3, sl
 8014074:	9309      	str	r3, [sp, #36]	; 0x24
 8014076:	9b02      	ldr	r3, [sp, #8]
 8014078:	f003 0301 	and.w	r3, r3, #1
 801407c:	46b9      	mov	r9, r7
 801407e:	9308      	str	r3, [sp, #32]
 8014080:	4607      	mov	r7, r0
 8014082:	9b05      	ldr	r3, [sp, #20]
 8014084:	4621      	mov	r1, r4
 8014086:	3b01      	subs	r3, #1
 8014088:	4628      	mov	r0, r5
 801408a:	9302      	str	r3, [sp, #8]
 801408c:	f7ff fad6 	bl	801363c <quorem>
 8014090:	4603      	mov	r3, r0
 8014092:	3330      	adds	r3, #48	; 0x30
 8014094:	9006      	str	r0, [sp, #24]
 8014096:	4649      	mov	r1, r9
 8014098:	4628      	mov	r0, r5
 801409a:	930a      	str	r3, [sp, #40]	; 0x28
 801409c:	f000 fb7a 	bl	8014794 <__mcmp>
 80140a0:	463a      	mov	r2, r7
 80140a2:	4682      	mov	sl, r0
 80140a4:	4621      	mov	r1, r4
 80140a6:	4630      	mov	r0, r6
 80140a8:	f000 fb90 	bl	80147cc <__mdiff>
 80140ac:	68c2      	ldr	r2, [r0, #12]
 80140ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80140b0:	4680      	mov	r8, r0
 80140b2:	bb0a      	cbnz	r2, 80140f8 <_dtoa_r+0x9a0>
 80140b4:	4601      	mov	r1, r0
 80140b6:	4628      	mov	r0, r5
 80140b8:	f000 fb6c 	bl	8014794 <__mcmp>
 80140bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80140be:	4602      	mov	r2, r0
 80140c0:	4641      	mov	r1, r8
 80140c2:	4630      	mov	r0, r6
 80140c4:	920e      	str	r2, [sp, #56]	; 0x38
 80140c6:	930a      	str	r3, [sp, #40]	; 0x28
 80140c8:	f000 f926 	bl	8014318 <_Bfree>
 80140cc:	9b07      	ldr	r3, [sp, #28]
 80140ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80140d0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80140d4:	ea43 0102 	orr.w	r1, r3, r2
 80140d8:	9b08      	ldr	r3, [sp, #32]
 80140da:	430b      	orrs	r3, r1
 80140dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80140de:	d10d      	bne.n	80140fc <_dtoa_r+0x9a4>
 80140e0:	2b39      	cmp	r3, #57	; 0x39
 80140e2:	d029      	beq.n	8014138 <_dtoa_r+0x9e0>
 80140e4:	f1ba 0f00 	cmp.w	sl, #0
 80140e8:	dd01      	ble.n	80140ee <_dtoa_r+0x996>
 80140ea:	9b06      	ldr	r3, [sp, #24]
 80140ec:	3331      	adds	r3, #49	; 0x31
 80140ee:	9a02      	ldr	r2, [sp, #8]
 80140f0:	7013      	strb	r3, [r2, #0]
 80140f2:	e774      	b.n	8013fde <_dtoa_r+0x886>
 80140f4:	4638      	mov	r0, r7
 80140f6:	e7b8      	b.n	801406a <_dtoa_r+0x912>
 80140f8:	2201      	movs	r2, #1
 80140fa:	e7e1      	b.n	80140c0 <_dtoa_r+0x968>
 80140fc:	f1ba 0f00 	cmp.w	sl, #0
 8014100:	db06      	blt.n	8014110 <_dtoa_r+0x9b8>
 8014102:	9907      	ldr	r1, [sp, #28]
 8014104:	ea41 0a0a 	orr.w	sl, r1, sl
 8014108:	9908      	ldr	r1, [sp, #32]
 801410a:	ea5a 0101 	orrs.w	r1, sl, r1
 801410e:	d120      	bne.n	8014152 <_dtoa_r+0x9fa>
 8014110:	2a00      	cmp	r2, #0
 8014112:	ddec      	ble.n	80140ee <_dtoa_r+0x996>
 8014114:	4629      	mov	r1, r5
 8014116:	2201      	movs	r2, #1
 8014118:	4630      	mov	r0, r6
 801411a:	9305      	str	r3, [sp, #20]
 801411c:	f000 face 	bl	80146bc <__lshift>
 8014120:	4621      	mov	r1, r4
 8014122:	4605      	mov	r5, r0
 8014124:	f000 fb36 	bl	8014794 <__mcmp>
 8014128:	2800      	cmp	r0, #0
 801412a:	9b05      	ldr	r3, [sp, #20]
 801412c:	dc02      	bgt.n	8014134 <_dtoa_r+0x9dc>
 801412e:	d1de      	bne.n	80140ee <_dtoa_r+0x996>
 8014130:	07da      	lsls	r2, r3, #31
 8014132:	d5dc      	bpl.n	80140ee <_dtoa_r+0x996>
 8014134:	2b39      	cmp	r3, #57	; 0x39
 8014136:	d1d8      	bne.n	80140ea <_dtoa_r+0x992>
 8014138:	9a02      	ldr	r2, [sp, #8]
 801413a:	2339      	movs	r3, #57	; 0x39
 801413c:	7013      	strb	r3, [r2, #0]
 801413e:	4643      	mov	r3, r8
 8014140:	4698      	mov	r8, r3
 8014142:	3b01      	subs	r3, #1
 8014144:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8014148:	2a39      	cmp	r2, #57	; 0x39
 801414a:	d051      	beq.n	80141f0 <_dtoa_r+0xa98>
 801414c:	3201      	adds	r2, #1
 801414e:	701a      	strb	r2, [r3, #0]
 8014150:	e745      	b.n	8013fde <_dtoa_r+0x886>
 8014152:	2a00      	cmp	r2, #0
 8014154:	dd03      	ble.n	801415e <_dtoa_r+0xa06>
 8014156:	2b39      	cmp	r3, #57	; 0x39
 8014158:	d0ee      	beq.n	8014138 <_dtoa_r+0x9e0>
 801415a:	3301      	adds	r3, #1
 801415c:	e7c7      	b.n	80140ee <_dtoa_r+0x996>
 801415e:	9a05      	ldr	r2, [sp, #20]
 8014160:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014162:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014166:	428a      	cmp	r2, r1
 8014168:	d02b      	beq.n	80141c2 <_dtoa_r+0xa6a>
 801416a:	4629      	mov	r1, r5
 801416c:	2300      	movs	r3, #0
 801416e:	220a      	movs	r2, #10
 8014170:	4630      	mov	r0, r6
 8014172:	f000 f8f3 	bl	801435c <__multadd>
 8014176:	45b9      	cmp	r9, r7
 8014178:	4605      	mov	r5, r0
 801417a:	f04f 0300 	mov.w	r3, #0
 801417e:	f04f 020a 	mov.w	r2, #10
 8014182:	4649      	mov	r1, r9
 8014184:	4630      	mov	r0, r6
 8014186:	d107      	bne.n	8014198 <_dtoa_r+0xa40>
 8014188:	f000 f8e8 	bl	801435c <__multadd>
 801418c:	4681      	mov	r9, r0
 801418e:	4607      	mov	r7, r0
 8014190:	9b05      	ldr	r3, [sp, #20]
 8014192:	3301      	adds	r3, #1
 8014194:	9305      	str	r3, [sp, #20]
 8014196:	e774      	b.n	8014082 <_dtoa_r+0x92a>
 8014198:	f000 f8e0 	bl	801435c <__multadd>
 801419c:	4639      	mov	r1, r7
 801419e:	4681      	mov	r9, r0
 80141a0:	2300      	movs	r3, #0
 80141a2:	220a      	movs	r2, #10
 80141a4:	4630      	mov	r0, r6
 80141a6:	f000 f8d9 	bl	801435c <__multadd>
 80141aa:	4607      	mov	r7, r0
 80141ac:	e7f0      	b.n	8014190 <_dtoa_r+0xa38>
 80141ae:	f1ba 0f00 	cmp.w	sl, #0
 80141b2:	9a00      	ldr	r2, [sp, #0]
 80141b4:	bfcc      	ite	gt
 80141b6:	46d0      	movgt	r8, sl
 80141b8:	f04f 0801 	movle.w	r8, #1
 80141bc:	4490      	add	r8, r2
 80141be:	f04f 0900 	mov.w	r9, #0
 80141c2:	4629      	mov	r1, r5
 80141c4:	2201      	movs	r2, #1
 80141c6:	4630      	mov	r0, r6
 80141c8:	9302      	str	r3, [sp, #8]
 80141ca:	f000 fa77 	bl	80146bc <__lshift>
 80141ce:	4621      	mov	r1, r4
 80141d0:	4605      	mov	r5, r0
 80141d2:	f000 fadf 	bl	8014794 <__mcmp>
 80141d6:	2800      	cmp	r0, #0
 80141d8:	dcb1      	bgt.n	801413e <_dtoa_r+0x9e6>
 80141da:	d102      	bne.n	80141e2 <_dtoa_r+0xa8a>
 80141dc:	9b02      	ldr	r3, [sp, #8]
 80141de:	07db      	lsls	r3, r3, #31
 80141e0:	d4ad      	bmi.n	801413e <_dtoa_r+0x9e6>
 80141e2:	4643      	mov	r3, r8
 80141e4:	4698      	mov	r8, r3
 80141e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80141ea:	2a30      	cmp	r2, #48	; 0x30
 80141ec:	d0fa      	beq.n	80141e4 <_dtoa_r+0xa8c>
 80141ee:	e6f6      	b.n	8013fde <_dtoa_r+0x886>
 80141f0:	9a00      	ldr	r2, [sp, #0]
 80141f2:	429a      	cmp	r2, r3
 80141f4:	d1a4      	bne.n	8014140 <_dtoa_r+0x9e8>
 80141f6:	f10b 0b01 	add.w	fp, fp, #1
 80141fa:	2331      	movs	r3, #49	; 0x31
 80141fc:	e778      	b.n	80140f0 <_dtoa_r+0x998>
 80141fe:	4b15      	ldr	r3, [pc, #84]	; (8014254 <_dtoa_r+0xafc>)
 8014200:	f7ff bb12 	b.w	8013828 <_dtoa_r+0xd0>
 8014204:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014206:	2b00      	cmp	r3, #0
 8014208:	f47f aaee 	bne.w	80137e8 <_dtoa_r+0x90>
 801420c:	4b12      	ldr	r3, [pc, #72]	; (8014258 <_dtoa_r+0xb00>)
 801420e:	f7ff bb0b 	b.w	8013828 <_dtoa_r+0xd0>
 8014212:	f1ba 0f00 	cmp.w	sl, #0
 8014216:	dc03      	bgt.n	8014220 <_dtoa_r+0xac8>
 8014218:	9b07      	ldr	r3, [sp, #28]
 801421a:	2b02      	cmp	r3, #2
 801421c:	f73f aec7 	bgt.w	8013fae <_dtoa_r+0x856>
 8014220:	f8dd 8000 	ldr.w	r8, [sp]
 8014224:	4621      	mov	r1, r4
 8014226:	4628      	mov	r0, r5
 8014228:	f7ff fa08 	bl	801363c <quorem>
 801422c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8014230:	f808 3b01 	strb.w	r3, [r8], #1
 8014234:	9a00      	ldr	r2, [sp, #0]
 8014236:	eba8 0202 	sub.w	r2, r8, r2
 801423a:	4592      	cmp	sl, r2
 801423c:	ddb7      	ble.n	80141ae <_dtoa_r+0xa56>
 801423e:	4629      	mov	r1, r5
 8014240:	2300      	movs	r3, #0
 8014242:	220a      	movs	r2, #10
 8014244:	4630      	mov	r0, r6
 8014246:	f000 f889 	bl	801435c <__multadd>
 801424a:	4605      	mov	r5, r0
 801424c:	e7ea      	b.n	8014224 <_dtoa_r+0xacc>
 801424e:	bf00      	nop
 8014250:	08015977 	.word	0x08015977
 8014254:	080158d0 	.word	0x080158d0
 8014258:	080158f4 	.word	0x080158f4

0801425c <_localeconv_r>:
 801425c:	4800      	ldr	r0, [pc, #0]	; (8014260 <_localeconv_r+0x4>)
 801425e:	4770      	bx	lr
 8014260:	240002dc 	.word	0x240002dc

08014264 <memcpy>:
 8014264:	440a      	add	r2, r1
 8014266:	4291      	cmp	r1, r2
 8014268:	f100 33ff 	add.w	r3, r0, #4294967295
 801426c:	d100      	bne.n	8014270 <memcpy+0xc>
 801426e:	4770      	bx	lr
 8014270:	b510      	push	{r4, lr}
 8014272:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014276:	f803 4f01 	strb.w	r4, [r3, #1]!
 801427a:	4291      	cmp	r1, r2
 801427c:	d1f9      	bne.n	8014272 <memcpy+0xe>
 801427e:	bd10      	pop	{r4, pc}

08014280 <__malloc_lock>:
 8014280:	4801      	ldr	r0, [pc, #4]	; (8014288 <__malloc_lock+0x8>)
 8014282:	f000 bd22 	b.w	8014cca <__retarget_lock_acquire_recursive>
 8014286:	bf00      	nop
 8014288:	24004070 	.word	0x24004070

0801428c <__malloc_unlock>:
 801428c:	4801      	ldr	r0, [pc, #4]	; (8014294 <__malloc_unlock+0x8>)
 801428e:	f000 bd1d 	b.w	8014ccc <__retarget_lock_release_recursive>
 8014292:	bf00      	nop
 8014294:	24004070 	.word	0x24004070

08014298 <_Balloc>:
 8014298:	b570      	push	{r4, r5, r6, lr}
 801429a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801429c:	4604      	mov	r4, r0
 801429e:	460d      	mov	r5, r1
 80142a0:	b976      	cbnz	r6, 80142c0 <_Balloc+0x28>
 80142a2:	2010      	movs	r0, #16
 80142a4:	f7fe fc96 	bl	8012bd4 <malloc>
 80142a8:	4602      	mov	r2, r0
 80142aa:	6260      	str	r0, [r4, #36]	; 0x24
 80142ac:	b920      	cbnz	r0, 80142b8 <_Balloc+0x20>
 80142ae:	4b18      	ldr	r3, [pc, #96]	; (8014310 <_Balloc+0x78>)
 80142b0:	4818      	ldr	r0, [pc, #96]	; (8014314 <_Balloc+0x7c>)
 80142b2:	2166      	movs	r1, #102	; 0x66
 80142b4:	f000 fcd8 	bl	8014c68 <__assert_func>
 80142b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80142bc:	6006      	str	r6, [r0, #0]
 80142be:	60c6      	str	r6, [r0, #12]
 80142c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80142c2:	68f3      	ldr	r3, [r6, #12]
 80142c4:	b183      	cbz	r3, 80142e8 <_Balloc+0x50>
 80142c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80142c8:	68db      	ldr	r3, [r3, #12]
 80142ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80142ce:	b9b8      	cbnz	r0, 8014300 <_Balloc+0x68>
 80142d0:	2101      	movs	r1, #1
 80142d2:	fa01 f605 	lsl.w	r6, r1, r5
 80142d6:	1d72      	adds	r2, r6, #5
 80142d8:	0092      	lsls	r2, r2, #2
 80142da:	4620      	mov	r0, r4
 80142dc:	f000 fb5a 	bl	8014994 <_calloc_r>
 80142e0:	b160      	cbz	r0, 80142fc <_Balloc+0x64>
 80142e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80142e6:	e00e      	b.n	8014306 <_Balloc+0x6e>
 80142e8:	2221      	movs	r2, #33	; 0x21
 80142ea:	2104      	movs	r1, #4
 80142ec:	4620      	mov	r0, r4
 80142ee:	f000 fb51 	bl	8014994 <_calloc_r>
 80142f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80142f4:	60f0      	str	r0, [r6, #12]
 80142f6:	68db      	ldr	r3, [r3, #12]
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d1e4      	bne.n	80142c6 <_Balloc+0x2e>
 80142fc:	2000      	movs	r0, #0
 80142fe:	bd70      	pop	{r4, r5, r6, pc}
 8014300:	6802      	ldr	r2, [r0, #0]
 8014302:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014306:	2300      	movs	r3, #0
 8014308:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801430c:	e7f7      	b.n	80142fe <_Balloc+0x66>
 801430e:	bf00      	nop
 8014310:	08015901 	.word	0x08015901
 8014314:	08015988 	.word	0x08015988

08014318 <_Bfree>:
 8014318:	b570      	push	{r4, r5, r6, lr}
 801431a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801431c:	4605      	mov	r5, r0
 801431e:	460c      	mov	r4, r1
 8014320:	b976      	cbnz	r6, 8014340 <_Bfree+0x28>
 8014322:	2010      	movs	r0, #16
 8014324:	f7fe fc56 	bl	8012bd4 <malloc>
 8014328:	4602      	mov	r2, r0
 801432a:	6268      	str	r0, [r5, #36]	; 0x24
 801432c:	b920      	cbnz	r0, 8014338 <_Bfree+0x20>
 801432e:	4b09      	ldr	r3, [pc, #36]	; (8014354 <_Bfree+0x3c>)
 8014330:	4809      	ldr	r0, [pc, #36]	; (8014358 <_Bfree+0x40>)
 8014332:	218a      	movs	r1, #138	; 0x8a
 8014334:	f000 fc98 	bl	8014c68 <__assert_func>
 8014338:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801433c:	6006      	str	r6, [r0, #0]
 801433e:	60c6      	str	r6, [r0, #12]
 8014340:	b13c      	cbz	r4, 8014352 <_Bfree+0x3a>
 8014342:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8014344:	6862      	ldr	r2, [r4, #4]
 8014346:	68db      	ldr	r3, [r3, #12]
 8014348:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801434c:	6021      	str	r1, [r4, #0]
 801434e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014352:	bd70      	pop	{r4, r5, r6, pc}
 8014354:	08015901 	.word	0x08015901
 8014358:	08015988 	.word	0x08015988

0801435c <__multadd>:
 801435c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014360:	690e      	ldr	r6, [r1, #16]
 8014362:	4607      	mov	r7, r0
 8014364:	4698      	mov	r8, r3
 8014366:	460c      	mov	r4, r1
 8014368:	f101 0014 	add.w	r0, r1, #20
 801436c:	2300      	movs	r3, #0
 801436e:	6805      	ldr	r5, [r0, #0]
 8014370:	b2a9      	uxth	r1, r5
 8014372:	fb02 8101 	mla	r1, r2, r1, r8
 8014376:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801437a:	0c2d      	lsrs	r5, r5, #16
 801437c:	fb02 c505 	mla	r5, r2, r5, ip
 8014380:	b289      	uxth	r1, r1
 8014382:	3301      	adds	r3, #1
 8014384:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8014388:	429e      	cmp	r6, r3
 801438a:	f840 1b04 	str.w	r1, [r0], #4
 801438e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8014392:	dcec      	bgt.n	801436e <__multadd+0x12>
 8014394:	f1b8 0f00 	cmp.w	r8, #0
 8014398:	d022      	beq.n	80143e0 <__multadd+0x84>
 801439a:	68a3      	ldr	r3, [r4, #8]
 801439c:	42b3      	cmp	r3, r6
 801439e:	dc19      	bgt.n	80143d4 <__multadd+0x78>
 80143a0:	6861      	ldr	r1, [r4, #4]
 80143a2:	4638      	mov	r0, r7
 80143a4:	3101      	adds	r1, #1
 80143a6:	f7ff ff77 	bl	8014298 <_Balloc>
 80143aa:	4605      	mov	r5, r0
 80143ac:	b928      	cbnz	r0, 80143ba <__multadd+0x5e>
 80143ae:	4602      	mov	r2, r0
 80143b0:	4b0d      	ldr	r3, [pc, #52]	; (80143e8 <__multadd+0x8c>)
 80143b2:	480e      	ldr	r0, [pc, #56]	; (80143ec <__multadd+0x90>)
 80143b4:	21b5      	movs	r1, #181	; 0xb5
 80143b6:	f000 fc57 	bl	8014c68 <__assert_func>
 80143ba:	6922      	ldr	r2, [r4, #16]
 80143bc:	3202      	adds	r2, #2
 80143be:	f104 010c 	add.w	r1, r4, #12
 80143c2:	0092      	lsls	r2, r2, #2
 80143c4:	300c      	adds	r0, #12
 80143c6:	f7ff ff4d 	bl	8014264 <memcpy>
 80143ca:	4621      	mov	r1, r4
 80143cc:	4638      	mov	r0, r7
 80143ce:	f7ff ffa3 	bl	8014318 <_Bfree>
 80143d2:	462c      	mov	r4, r5
 80143d4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80143d8:	3601      	adds	r6, #1
 80143da:	f8c3 8014 	str.w	r8, [r3, #20]
 80143de:	6126      	str	r6, [r4, #16]
 80143e0:	4620      	mov	r0, r4
 80143e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143e6:	bf00      	nop
 80143e8:	08015977 	.word	0x08015977
 80143ec:	08015988 	.word	0x08015988

080143f0 <__hi0bits>:
 80143f0:	0c03      	lsrs	r3, r0, #16
 80143f2:	041b      	lsls	r3, r3, #16
 80143f4:	b9d3      	cbnz	r3, 801442c <__hi0bits+0x3c>
 80143f6:	0400      	lsls	r0, r0, #16
 80143f8:	2310      	movs	r3, #16
 80143fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80143fe:	bf04      	itt	eq
 8014400:	0200      	lsleq	r0, r0, #8
 8014402:	3308      	addeq	r3, #8
 8014404:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8014408:	bf04      	itt	eq
 801440a:	0100      	lsleq	r0, r0, #4
 801440c:	3304      	addeq	r3, #4
 801440e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8014412:	bf04      	itt	eq
 8014414:	0080      	lsleq	r0, r0, #2
 8014416:	3302      	addeq	r3, #2
 8014418:	2800      	cmp	r0, #0
 801441a:	db05      	blt.n	8014428 <__hi0bits+0x38>
 801441c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8014420:	f103 0301 	add.w	r3, r3, #1
 8014424:	bf08      	it	eq
 8014426:	2320      	moveq	r3, #32
 8014428:	4618      	mov	r0, r3
 801442a:	4770      	bx	lr
 801442c:	2300      	movs	r3, #0
 801442e:	e7e4      	b.n	80143fa <__hi0bits+0xa>

08014430 <__lo0bits>:
 8014430:	6803      	ldr	r3, [r0, #0]
 8014432:	f013 0207 	ands.w	r2, r3, #7
 8014436:	4601      	mov	r1, r0
 8014438:	d00b      	beq.n	8014452 <__lo0bits+0x22>
 801443a:	07da      	lsls	r2, r3, #31
 801443c:	d424      	bmi.n	8014488 <__lo0bits+0x58>
 801443e:	0798      	lsls	r0, r3, #30
 8014440:	bf49      	itett	mi
 8014442:	085b      	lsrmi	r3, r3, #1
 8014444:	089b      	lsrpl	r3, r3, #2
 8014446:	2001      	movmi	r0, #1
 8014448:	600b      	strmi	r3, [r1, #0]
 801444a:	bf5c      	itt	pl
 801444c:	600b      	strpl	r3, [r1, #0]
 801444e:	2002      	movpl	r0, #2
 8014450:	4770      	bx	lr
 8014452:	b298      	uxth	r0, r3
 8014454:	b9b0      	cbnz	r0, 8014484 <__lo0bits+0x54>
 8014456:	0c1b      	lsrs	r3, r3, #16
 8014458:	2010      	movs	r0, #16
 801445a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801445e:	bf04      	itt	eq
 8014460:	0a1b      	lsreq	r3, r3, #8
 8014462:	3008      	addeq	r0, #8
 8014464:	071a      	lsls	r2, r3, #28
 8014466:	bf04      	itt	eq
 8014468:	091b      	lsreq	r3, r3, #4
 801446a:	3004      	addeq	r0, #4
 801446c:	079a      	lsls	r2, r3, #30
 801446e:	bf04      	itt	eq
 8014470:	089b      	lsreq	r3, r3, #2
 8014472:	3002      	addeq	r0, #2
 8014474:	07da      	lsls	r2, r3, #31
 8014476:	d403      	bmi.n	8014480 <__lo0bits+0x50>
 8014478:	085b      	lsrs	r3, r3, #1
 801447a:	f100 0001 	add.w	r0, r0, #1
 801447e:	d005      	beq.n	801448c <__lo0bits+0x5c>
 8014480:	600b      	str	r3, [r1, #0]
 8014482:	4770      	bx	lr
 8014484:	4610      	mov	r0, r2
 8014486:	e7e8      	b.n	801445a <__lo0bits+0x2a>
 8014488:	2000      	movs	r0, #0
 801448a:	4770      	bx	lr
 801448c:	2020      	movs	r0, #32
 801448e:	4770      	bx	lr

08014490 <__i2b>:
 8014490:	b510      	push	{r4, lr}
 8014492:	460c      	mov	r4, r1
 8014494:	2101      	movs	r1, #1
 8014496:	f7ff feff 	bl	8014298 <_Balloc>
 801449a:	4602      	mov	r2, r0
 801449c:	b928      	cbnz	r0, 80144aa <__i2b+0x1a>
 801449e:	4b05      	ldr	r3, [pc, #20]	; (80144b4 <__i2b+0x24>)
 80144a0:	4805      	ldr	r0, [pc, #20]	; (80144b8 <__i2b+0x28>)
 80144a2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80144a6:	f000 fbdf 	bl	8014c68 <__assert_func>
 80144aa:	2301      	movs	r3, #1
 80144ac:	6144      	str	r4, [r0, #20]
 80144ae:	6103      	str	r3, [r0, #16]
 80144b0:	bd10      	pop	{r4, pc}
 80144b2:	bf00      	nop
 80144b4:	08015977 	.word	0x08015977
 80144b8:	08015988 	.word	0x08015988

080144bc <__multiply>:
 80144bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144c0:	4614      	mov	r4, r2
 80144c2:	690a      	ldr	r2, [r1, #16]
 80144c4:	6923      	ldr	r3, [r4, #16]
 80144c6:	429a      	cmp	r2, r3
 80144c8:	bfb8      	it	lt
 80144ca:	460b      	movlt	r3, r1
 80144cc:	460d      	mov	r5, r1
 80144ce:	bfbc      	itt	lt
 80144d0:	4625      	movlt	r5, r4
 80144d2:	461c      	movlt	r4, r3
 80144d4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80144d8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80144dc:	68ab      	ldr	r3, [r5, #8]
 80144de:	6869      	ldr	r1, [r5, #4]
 80144e0:	eb0a 0709 	add.w	r7, sl, r9
 80144e4:	42bb      	cmp	r3, r7
 80144e6:	b085      	sub	sp, #20
 80144e8:	bfb8      	it	lt
 80144ea:	3101      	addlt	r1, #1
 80144ec:	f7ff fed4 	bl	8014298 <_Balloc>
 80144f0:	b930      	cbnz	r0, 8014500 <__multiply+0x44>
 80144f2:	4602      	mov	r2, r0
 80144f4:	4b42      	ldr	r3, [pc, #264]	; (8014600 <__multiply+0x144>)
 80144f6:	4843      	ldr	r0, [pc, #268]	; (8014604 <__multiply+0x148>)
 80144f8:	f240 115d 	movw	r1, #349	; 0x15d
 80144fc:	f000 fbb4 	bl	8014c68 <__assert_func>
 8014500:	f100 0614 	add.w	r6, r0, #20
 8014504:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8014508:	4633      	mov	r3, r6
 801450a:	2200      	movs	r2, #0
 801450c:	4543      	cmp	r3, r8
 801450e:	d31e      	bcc.n	801454e <__multiply+0x92>
 8014510:	f105 0c14 	add.w	ip, r5, #20
 8014514:	f104 0314 	add.w	r3, r4, #20
 8014518:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801451c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8014520:	9202      	str	r2, [sp, #8]
 8014522:	ebac 0205 	sub.w	r2, ip, r5
 8014526:	3a15      	subs	r2, #21
 8014528:	f022 0203 	bic.w	r2, r2, #3
 801452c:	3204      	adds	r2, #4
 801452e:	f105 0115 	add.w	r1, r5, #21
 8014532:	458c      	cmp	ip, r1
 8014534:	bf38      	it	cc
 8014536:	2204      	movcc	r2, #4
 8014538:	9201      	str	r2, [sp, #4]
 801453a:	9a02      	ldr	r2, [sp, #8]
 801453c:	9303      	str	r3, [sp, #12]
 801453e:	429a      	cmp	r2, r3
 8014540:	d808      	bhi.n	8014554 <__multiply+0x98>
 8014542:	2f00      	cmp	r7, #0
 8014544:	dc55      	bgt.n	80145f2 <__multiply+0x136>
 8014546:	6107      	str	r7, [r0, #16]
 8014548:	b005      	add	sp, #20
 801454a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801454e:	f843 2b04 	str.w	r2, [r3], #4
 8014552:	e7db      	b.n	801450c <__multiply+0x50>
 8014554:	f8b3 a000 	ldrh.w	sl, [r3]
 8014558:	f1ba 0f00 	cmp.w	sl, #0
 801455c:	d020      	beq.n	80145a0 <__multiply+0xe4>
 801455e:	f105 0e14 	add.w	lr, r5, #20
 8014562:	46b1      	mov	r9, r6
 8014564:	2200      	movs	r2, #0
 8014566:	f85e 4b04 	ldr.w	r4, [lr], #4
 801456a:	f8d9 b000 	ldr.w	fp, [r9]
 801456e:	b2a1      	uxth	r1, r4
 8014570:	fa1f fb8b 	uxth.w	fp, fp
 8014574:	fb0a b101 	mla	r1, sl, r1, fp
 8014578:	4411      	add	r1, r2
 801457a:	f8d9 2000 	ldr.w	r2, [r9]
 801457e:	0c24      	lsrs	r4, r4, #16
 8014580:	0c12      	lsrs	r2, r2, #16
 8014582:	fb0a 2404 	mla	r4, sl, r4, r2
 8014586:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801458a:	b289      	uxth	r1, r1
 801458c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8014590:	45f4      	cmp	ip, lr
 8014592:	f849 1b04 	str.w	r1, [r9], #4
 8014596:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801459a:	d8e4      	bhi.n	8014566 <__multiply+0xaa>
 801459c:	9901      	ldr	r1, [sp, #4]
 801459e:	5072      	str	r2, [r6, r1]
 80145a0:	9a03      	ldr	r2, [sp, #12]
 80145a2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80145a6:	3304      	adds	r3, #4
 80145a8:	f1b9 0f00 	cmp.w	r9, #0
 80145ac:	d01f      	beq.n	80145ee <__multiply+0x132>
 80145ae:	6834      	ldr	r4, [r6, #0]
 80145b0:	f105 0114 	add.w	r1, r5, #20
 80145b4:	46b6      	mov	lr, r6
 80145b6:	f04f 0a00 	mov.w	sl, #0
 80145ba:	880a      	ldrh	r2, [r1, #0]
 80145bc:	f8be b002 	ldrh.w	fp, [lr, #2]
 80145c0:	fb09 b202 	mla	r2, r9, r2, fp
 80145c4:	4492      	add	sl, r2
 80145c6:	b2a4      	uxth	r4, r4
 80145c8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80145cc:	f84e 4b04 	str.w	r4, [lr], #4
 80145d0:	f851 4b04 	ldr.w	r4, [r1], #4
 80145d4:	f8be 2000 	ldrh.w	r2, [lr]
 80145d8:	0c24      	lsrs	r4, r4, #16
 80145da:	fb09 2404 	mla	r4, r9, r4, r2
 80145de:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80145e2:	458c      	cmp	ip, r1
 80145e4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80145e8:	d8e7      	bhi.n	80145ba <__multiply+0xfe>
 80145ea:	9a01      	ldr	r2, [sp, #4]
 80145ec:	50b4      	str	r4, [r6, r2]
 80145ee:	3604      	adds	r6, #4
 80145f0:	e7a3      	b.n	801453a <__multiply+0x7e>
 80145f2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80145f6:	2b00      	cmp	r3, #0
 80145f8:	d1a5      	bne.n	8014546 <__multiply+0x8a>
 80145fa:	3f01      	subs	r7, #1
 80145fc:	e7a1      	b.n	8014542 <__multiply+0x86>
 80145fe:	bf00      	nop
 8014600:	08015977 	.word	0x08015977
 8014604:	08015988 	.word	0x08015988

08014608 <__pow5mult>:
 8014608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801460c:	4615      	mov	r5, r2
 801460e:	f012 0203 	ands.w	r2, r2, #3
 8014612:	4606      	mov	r6, r0
 8014614:	460f      	mov	r7, r1
 8014616:	d007      	beq.n	8014628 <__pow5mult+0x20>
 8014618:	4c25      	ldr	r4, [pc, #148]	; (80146b0 <__pow5mult+0xa8>)
 801461a:	3a01      	subs	r2, #1
 801461c:	2300      	movs	r3, #0
 801461e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014622:	f7ff fe9b 	bl	801435c <__multadd>
 8014626:	4607      	mov	r7, r0
 8014628:	10ad      	asrs	r5, r5, #2
 801462a:	d03d      	beq.n	80146a8 <__pow5mult+0xa0>
 801462c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801462e:	b97c      	cbnz	r4, 8014650 <__pow5mult+0x48>
 8014630:	2010      	movs	r0, #16
 8014632:	f7fe facf 	bl	8012bd4 <malloc>
 8014636:	4602      	mov	r2, r0
 8014638:	6270      	str	r0, [r6, #36]	; 0x24
 801463a:	b928      	cbnz	r0, 8014648 <__pow5mult+0x40>
 801463c:	4b1d      	ldr	r3, [pc, #116]	; (80146b4 <__pow5mult+0xac>)
 801463e:	481e      	ldr	r0, [pc, #120]	; (80146b8 <__pow5mult+0xb0>)
 8014640:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8014644:	f000 fb10 	bl	8014c68 <__assert_func>
 8014648:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801464c:	6004      	str	r4, [r0, #0]
 801464e:	60c4      	str	r4, [r0, #12]
 8014650:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014654:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014658:	b94c      	cbnz	r4, 801466e <__pow5mult+0x66>
 801465a:	f240 2171 	movw	r1, #625	; 0x271
 801465e:	4630      	mov	r0, r6
 8014660:	f7ff ff16 	bl	8014490 <__i2b>
 8014664:	2300      	movs	r3, #0
 8014666:	f8c8 0008 	str.w	r0, [r8, #8]
 801466a:	4604      	mov	r4, r0
 801466c:	6003      	str	r3, [r0, #0]
 801466e:	f04f 0900 	mov.w	r9, #0
 8014672:	07eb      	lsls	r3, r5, #31
 8014674:	d50a      	bpl.n	801468c <__pow5mult+0x84>
 8014676:	4639      	mov	r1, r7
 8014678:	4622      	mov	r2, r4
 801467a:	4630      	mov	r0, r6
 801467c:	f7ff ff1e 	bl	80144bc <__multiply>
 8014680:	4639      	mov	r1, r7
 8014682:	4680      	mov	r8, r0
 8014684:	4630      	mov	r0, r6
 8014686:	f7ff fe47 	bl	8014318 <_Bfree>
 801468a:	4647      	mov	r7, r8
 801468c:	106d      	asrs	r5, r5, #1
 801468e:	d00b      	beq.n	80146a8 <__pow5mult+0xa0>
 8014690:	6820      	ldr	r0, [r4, #0]
 8014692:	b938      	cbnz	r0, 80146a4 <__pow5mult+0x9c>
 8014694:	4622      	mov	r2, r4
 8014696:	4621      	mov	r1, r4
 8014698:	4630      	mov	r0, r6
 801469a:	f7ff ff0f 	bl	80144bc <__multiply>
 801469e:	6020      	str	r0, [r4, #0]
 80146a0:	f8c0 9000 	str.w	r9, [r0]
 80146a4:	4604      	mov	r4, r0
 80146a6:	e7e4      	b.n	8014672 <__pow5mult+0x6a>
 80146a8:	4638      	mov	r0, r7
 80146aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80146ae:	bf00      	nop
 80146b0:	08015ad8 	.word	0x08015ad8
 80146b4:	08015901 	.word	0x08015901
 80146b8:	08015988 	.word	0x08015988

080146bc <__lshift>:
 80146bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80146c0:	460c      	mov	r4, r1
 80146c2:	6849      	ldr	r1, [r1, #4]
 80146c4:	6923      	ldr	r3, [r4, #16]
 80146c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80146ca:	68a3      	ldr	r3, [r4, #8]
 80146cc:	4607      	mov	r7, r0
 80146ce:	4691      	mov	r9, r2
 80146d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80146d4:	f108 0601 	add.w	r6, r8, #1
 80146d8:	42b3      	cmp	r3, r6
 80146da:	db0b      	blt.n	80146f4 <__lshift+0x38>
 80146dc:	4638      	mov	r0, r7
 80146de:	f7ff fddb 	bl	8014298 <_Balloc>
 80146e2:	4605      	mov	r5, r0
 80146e4:	b948      	cbnz	r0, 80146fa <__lshift+0x3e>
 80146e6:	4602      	mov	r2, r0
 80146e8:	4b28      	ldr	r3, [pc, #160]	; (801478c <__lshift+0xd0>)
 80146ea:	4829      	ldr	r0, [pc, #164]	; (8014790 <__lshift+0xd4>)
 80146ec:	f240 11d9 	movw	r1, #473	; 0x1d9
 80146f0:	f000 faba 	bl	8014c68 <__assert_func>
 80146f4:	3101      	adds	r1, #1
 80146f6:	005b      	lsls	r3, r3, #1
 80146f8:	e7ee      	b.n	80146d8 <__lshift+0x1c>
 80146fa:	2300      	movs	r3, #0
 80146fc:	f100 0114 	add.w	r1, r0, #20
 8014700:	f100 0210 	add.w	r2, r0, #16
 8014704:	4618      	mov	r0, r3
 8014706:	4553      	cmp	r3, sl
 8014708:	db33      	blt.n	8014772 <__lshift+0xb6>
 801470a:	6920      	ldr	r0, [r4, #16]
 801470c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014710:	f104 0314 	add.w	r3, r4, #20
 8014714:	f019 091f 	ands.w	r9, r9, #31
 8014718:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801471c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014720:	d02b      	beq.n	801477a <__lshift+0xbe>
 8014722:	f1c9 0e20 	rsb	lr, r9, #32
 8014726:	468a      	mov	sl, r1
 8014728:	2200      	movs	r2, #0
 801472a:	6818      	ldr	r0, [r3, #0]
 801472c:	fa00 f009 	lsl.w	r0, r0, r9
 8014730:	4302      	orrs	r2, r0
 8014732:	f84a 2b04 	str.w	r2, [sl], #4
 8014736:	f853 2b04 	ldr.w	r2, [r3], #4
 801473a:	459c      	cmp	ip, r3
 801473c:	fa22 f20e 	lsr.w	r2, r2, lr
 8014740:	d8f3      	bhi.n	801472a <__lshift+0x6e>
 8014742:	ebac 0304 	sub.w	r3, ip, r4
 8014746:	3b15      	subs	r3, #21
 8014748:	f023 0303 	bic.w	r3, r3, #3
 801474c:	3304      	adds	r3, #4
 801474e:	f104 0015 	add.w	r0, r4, #21
 8014752:	4584      	cmp	ip, r0
 8014754:	bf38      	it	cc
 8014756:	2304      	movcc	r3, #4
 8014758:	50ca      	str	r2, [r1, r3]
 801475a:	b10a      	cbz	r2, 8014760 <__lshift+0xa4>
 801475c:	f108 0602 	add.w	r6, r8, #2
 8014760:	3e01      	subs	r6, #1
 8014762:	4638      	mov	r0, r7
 8014764:	612e      	str	r6, [r5, #16]
 8014766:	4621      	mov	r1, r4
 8014768:	f7ff fdd6 	bl	8014318 <_Bfree>
 801476c:	4628      	mov	r0, r5
 801476e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014772:	f842 0f04 	str.w	r0, [r2, #4]!
 8014776:	3301      	adds	r3, #1
 8014778:	e7c5      	b.n	8014706 <__lshift+0x4a>
 801477a:	3904      	subs	r1, #4
 801477c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014780:	f841 2f04 	str.w	r2, [r1, #4]!
 8014784:	459c      	cmp	ip, r3
 8014786:	d8f9      	bhi.n	801477c <__lshift+0xc0>
 8014788:	e7ea      	b.n	8014760 <__lshift+0xa4>
 801478a:	bf00      	nop
 801478c:	08015977 	.word	0x08015977
 8014790:	08015988 	.word	0x08015988

08014794 <__mcmp>:
 8014794:	b530      	push	{r4, r5, lr}
 8014796:	6902      	ldr	r2, [r0, #16]
 8014798:	690c      	ldr	r4, [r1, #16]
 801479a:	1b12      	subs	r2, r2, r4
 801479c:	d10e      	bne.n	80147bc <__mcmp+0x28>
 801479e:	f100 0314 	add.w	r3, r0, #20
 80147a2:	3114      	adds	r1, #20
 80147a4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80147a8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80147ac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80147b0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80147b4:	42a5      	cmp	r5, r4
 80147b6:	d003      	beq.n	80147c0 <__mcmp+0x2c>
 80147b8:	d305      	bcc.n	80147c6 <__mcmp+0x32>
 80147ba:	2201      	movs	r2, #1
 80147bc:	4610      	mov	r0, r2
 80147be:	bd30      	pop	{r4, r5, pc}
 80147c0:	4283      	cmp	r3, r0
 80147c2:	d3f3      	bcc.n	80147ac <__mcmp+0x18>
 80147c4:	e7fa      	b.n	80147bc <__mcmp+0x28>
 80147c6:	f04f 32ff 	mov.w	r2, #4294967295
 80147ca:	e7f7      	b.n	80147bc <__mcmp+0x28>

080147cc <__mdiff>:
 80147cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147d0:	460c      	mov	r4, r1
 80147d2:	4606      	mov	r6, r0
 80147d4:	4611      	mov	r1, r2
 80147d6:	4620      	mov	r0, r4
 80147d8:	4617      	mov	r7, r2
 80147da:	f7ff ffdb 	bl	8014794 <__mcmp>
 80147de:	1e05      	subs	r5, r0, #0
 80147e0:	d110      	bne.n	8014804 <__mdiff+0x38>
 80147e2:	4629      	mov	r1, r5
 80147e4:	4630      	mov	r0, r6
 80147e6:	f7ff fd57 	bl	8014298 <_Balloc>
 80147ea:	b930      	cbnz	r0, 80147fa <__mdiff+0x2e>
 80147ec:	4b39      	ldr	r3, [pc, #228]	; (80148d4 <__mdiff+0x108>)
 80147ee:	4602      	mov	r2, r0
 80147f0:	f240 2132 	movw	r1, #562	; 0x232
 80147f4:	4838      	ldr	r0, [pc, #224]	; (80148d8 <__mdiff+0x10c>)
 80147f6:	f000 fa37 	bl	8014c68 <__assert_func>
 80147fa:	2301      	movs	r3, #1
 80147fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014800:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014804:	bfa4      	itt	ge
 8014806:	463b      	movge	r3, r7
 8014808:	4627      	movge	r7, r4
 801480a:	4630      	mov	r0, r6
 801480c:	6879      	ldr	r1, [r7, #4]
 801480e:	bfa6      	itte	ge
 8014810:	461c      	movge	r4, r3
 8014812:	2500      	movge	r5, #0
 8014814:	2501      	movlt	r5, #1
 8014816:	f7ff fd3f 	bl	8014298 <_Balloc>
 801481a:	b920      	cbnz	r0, 8014826 <__mdiff+0x5a>
 801481c:	4b2d      	ldr	r3, [pc, #180]	; (80148d4 <__mdiff+0x108>)
 801481e:	4602      	mov	r2, r0
 8014820:	f44f 7110 	mov.w	r1, #576	; 0x240
 8014824:	e7e6      	b.n	80147f4 <__mdiff+0x28>
 8014826:	693e      	ldr	r6, [r7, #16]
 8014828:	60c5      	str	r5, [r0, #12]
 801482a:	6925      	ldr	r5, [r4, #16]
 801482c:	f107 0114 	add.w	r1, r7, #20
 8014830:	f104 0914 	add.w	r9, r4, #20
 8014834:	f100 0e14 	add.w	lr, r0, #20
 8014838:	f107 0210 	add.w	r2, r7, #16
 801483c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8014840:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8014844:	46f2      	mov	sl, lr
 8014846:	2700      	movs	r7, #0
 8014848:	f859 3b04 	ldr.w	r3, [r9], #4
 801484c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8014850:	fa1f f883 	uxth.w	r8, r3
 8014854:	fa17 f78b 	uxtah	r7, r7, fp
 8014858:	0c1b      	lsrs	r3, r3, #16
 801485a:	eba7 0808 	sub.w	r8, r7, r8
 801485e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8014862:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8014866:	fa1f f888 	uxth.w	r8, r8
 801486a:	141f      	asrs	r7, r3, #16
 801486c:	454d      	cmp	r5, r9
 801486e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8014872:	f84a 3b04 	str.w	r3, [sl], #4
 8014876:	d8e7      	bhi.n	8014848 <__mdiff+0x7c>
 8014878:	1b2b      	subs	r3, r5, r4
 801487a:	3b15      	subs	r3, #21
 801487c:	f023 0303 	bic.w	r3, r3, #3
 8014880:	3304      	adds	r3, #4
 8014882:	3415      	adds	r4, #21
 8014884:	42a5      	cmp	r5, r4
 8014886:	bf38      	it	cc
 8014888:	2304      	movcc	r3, #4
 801488a:	4419      	add	r1, r3
 801488c:	4473      	add	r3, lr
 801488e:	469e      	mov	lr, r3
 8014890:	460d      	mov	r5, r1
 8014892:	4565      	cmp	r5, ip
 8014894:	d30e      	bcc.n	80148b4 <__mdiff+0xe8>
 8014896:	f10c 0203 	add.w	r2, ip, #3
 801489a:	1a52      	subs	r2, r2, r1
 801489c:	f022 0203 	bic.w	r2, r2, #3
 80148a0:	3903      	subs	r1, #3
 80148a2:	458c      	cmp	ip, r1
 80148a4:	bf38      	it	cc
 80148a6:	2200      	movcc	r2, #0
 80148a8:	441a      	add	r2, r3
 80148aa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80148ae:	b17b      	cbz	r3, 80148d0 <__mdiff+0x104>
 80148b0:	6106      	str	r6, [r0, #16]
 80148b2:	e7a5      	b.n	8014800 <__mdiff+0x34>
 80148b4:	f855 8b04 	ldr.w	r8, [r5], #4
 80148b8:	fa17 f488 	uxtah	r4, r7, r8
 80148bc:	1422      	asrs	r2, r4, #16
 80148be:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80148c2:	b2a4      	uxth	r4, r4
 80148c4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80148c8:	f84e 4b04 	str.w	r4, [lr], #4
 80148cc:	1417      	asrs	r7, r2, #16
 80148ce:	e7e0      	b.n	8014892 <__mdiff+0xc6>
 80148d0:	3e01      	subs	r6, #1
 80148d2:	e7ea      	b.n	80148aa <__mdiff+0xde>
 80148d4:	08015977 	.word	0x08015977
 80148d8:	08015988 	.word	0x08015988

080148dc <__d2b>:
 80148dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80148e0:	4689      	mov	r9, r1
 80148e2:	2101      	movs	r1, #1
 80148e4:	ec57 6b10 	vmov	r6, r7, d0
 80148e8:	4690      	mov	r8, r2
 80148ea:	f7ff fcd5 	bl	8014298 <_Balloc>
 80148ee:	4604      	mov	r4, r0
 80148f0:	b930      	cbnz	r0, 8014900 <__d2b+0x24>
 80148f2:	4602      	mov	r2, r0
 80148f4:	4b25      	ldr	r3, [pc, #148]	; (801498c <__d2b+0xb0>)
 80148f6:	4826      	ldr	r0, [pc, #152]	; (8014990 <__d2b+0xb4>)
 80148f8:	f240 310a 	movw	r1, #778	; 0x30a
 80148fc:	f000 f9b4 	bl	8014c68 <__assert_func>
 8014900:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8014904:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014908:	bb35      	cbnz	r5, 8014958 <__d2b+0x7c>
 801490a:	2e00      	cmp	r6, #0
 801490c:	9301      	str	r3, [sp, #4]
 801490e:	d028      	beq.n	8014962 <__d2b+0x86>
 8014910:	4668      	mov	r0, sp
 8014912:	9600      	str	r6, [sp, #0]
 8014914:	f7ff fd8c 	bl	8014430 <__lo0bits>
 8014918:	9900      	ldr	r1, [sp, #0]
 801491a:	b300      	cbz	r0, 801495e <__d2b+0x82>
 801491c:	9a01      	ldr	r2, [sp, #4]
 801491e:	f1c0 0320 	rsb	r3, r0, #32
 8014922:	fa02 f303 	lsl.w	r3, r2, r3
 8014926:	430b      	orrs	r3, r1
 8014928:	40c2      	lsrs	r2, r0
 801492a:	6163      	str	r3, [r4, #20]
 801492c:	9201      	str	r2, [sp, #4]
 801492e:	9b01      	ldr	r3, [sp, #4]
 8014930:	61a3      	str	r3, [r4, #24]
 8014932:	2b00      	cmp	r3, #0
 8014934:	bf14      	ite	ne
 8014936:	2202      	movne	r2, #2
 8014938:	2201      	moveq	r2, #1
 801493a:	6122      	str	r2, [r4, #16]
 801493c:	b1d5      	cbz	r5, 8014974 <__d2b+0x98>
 801493e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8014942:	4405      	add	r5, r0
 8014944:	f8c9 5000 	str.w	r5, [r9]
 8014948:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801494c:	f8c8 0000 	str.w	r0, [r8]
 8014950:	4620      	mov	r0, r4
 8014952:	b003      	add	sp, #12
 8014954:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014958:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801495c:	e7d5      	b.n	801490a <__d2b+0x2e>
 801495e:	6161      	str	r1, [r4, #20]
 8014960:	e7e5      	b.n	801492e <__d2b+0x52>
 8014962:	a801      	add	r0, sp, #4
 8014964:	f7ff fd64 	bl	8014430 <__lo0bits>
 8014968:	9b01      	ldr	r3, [sp, #4]
 801496a:	6163      	str	r3, [r4, #20]
 801496c:	2201      	movs	r2, #1
 801496e:	6122      	str	r2, [r4, #16]
 8014970:	3020      	adds	r0, #32
 8014972:	e7e3      	b.n	801493c <__d2b+0x60>
 8014974:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014978:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801497c:	f8c9 0000 	str.w	r0, [r9]
 8014980:	6918      	ldr	r0, [r3, #16]
 8014982:	f7ff fd35 	bl	80143f0 <__hi0bits>
 8014986:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801498a:	e7df      	b.n	801494c <__d2b+0x70>
 801498c:	08015977 	.word	0x08015977
 8014990:	08015988 	.word	0x08015988

08014994 <_calloc_r>:
 8014994:	b513      	push	{r0, r1, r4, lr}
 8014996:	434a      	muls	r2, r1
 8014998:	4611      	mov	r1, r2
 801499a:	9201      	str	r2, [sp, #4]
 801499c:	f7fe f982 	bl	8012ca4 <_malloc_r>
 80149a0:	4604      	mov	r4, r0
 80149a2:	b118      	cbz	r0, 80149ac <_calloc_r+0x18>
 80149a4:	9a01      	ldr	r2, [sp, #4]
 80149a6:	2100      	movs	r1, #0
 80149a8:	f7fe f924 	bl	8012bf4 <memset>
 80149ac:	4620      	mov	r0, r4
 80149ae:	b002      	add	sp, #8
 80149b0:	bd10      	pop	{r4, pc}

080149b2 <__ssputs_r>:
 80149b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80149b6:	688e      	ldr	r6, [r1, #8]
 80149b8:	429e      	cmp	r6, r3
 80149ba:	4682      	mov	sl, r0
 80149bc:	460c      	mov	r4, r1
 80149be:	4690      	mov	r8, r2
 80149c0:	461f      	mov	r7, r3
 80149c2:	d838      	bhi.n	8014a36 <__ssputs_r+0x84>
 80149c4:	898a      	ldrh	r2, [r1, #12]
 80149c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80149ca:	d032      	beq.n	8014a32 <__ssputs_r+0x80>
 80149cc:	6825      	ldr	r5, [r4, #0]
 80149ce:	6909      	ldr	r1, [r1, #16]
 80149d0:	eba5 0901 	sub.w	r9, r5, r1
 80149d4:	6965      	ldr	r5, [r4, #20]
 80149d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80149da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80149de:	3301      	adds	r3, #1
 80149e0:	444b      	add	r3, r9
 80149e2:	106d      	asrs	r5, r5, #1
 80149e4:	429d      	cmp	r5, r3
 80149e6:	bf38      	it	cc
 80149e8:	461d      	movcc	r5, r3
 80149ea:	0553      	lsls	r3, r2, #21
 80149ec:	d531      	bpl.n	8014a52 <__ssputs_r+0xa0>
 80149ee:	4629      	mov	r1, r5
 80149f0:	f7fe f958 	bl	8012ca4 <_malloc_r>
 80149f4:	4606      	mov	r6, r0
 80149f6:	b950      	cbnz	r0, 8014a0e <__ssputs_r+0x5c>
 80149f8:	230c      	movs	r3, #12
 80149fa:	f8ca 3000 	str.w	r3, [sl]
 80149fe:	89a3      	ldrh	r3, [r4, #12]
 8014a00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014a04:	81a3      	strh	r3, [r4, #12]
 8014a06:	f04f 30ff 	mov.w	r0, #4294967295
 8014a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a0e:	6921      	ldr	r1, [r4, #16]
 8014a10:	464a      	mov	r2, r9
 8014a12:	f7ff fc27 	bl	8014264 <memcpy>
 8014a16:	89a3      	ldrh	r3, [r4, #12]
 8014a18:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014a20:	81a3      	strh	r3, [r4, #12]
 8014a22:	6126      	str	r6, [r4, #16]
 8014a24:	6165      	str	r5, [r4, #20]
 8014a26:	444e      	add	r6, r9
 8014a28:	eba5 0509 	sub.w	r5, r5, r9
 8014a2c:	6026      	str	r6, [r4, #0]
 8014a2e:	60a5      	str	r5, [r4, #8]
 8014a30:	463e      	mov	r6, r7
 8014a32:	42be      	cmp	r6, r7
 8014a34:	d900      	bls.n	8014a38 <__ssputs_r+0x86>
 8014a36:	463e      	mov	r6, r7
 8014a38:	4632      	mov	r2, r6
 8014a3a:	6820      	ldr	r0, [r4, #0]
 8014a3c:	4641      	mov	r1, r8
 8014a3e:	f000 f958 	bl	8014cf2 <memmove>
 8014a42:	68a3      	ldr	r3, [r4, #8]
 8014a44:	6822      	ldr	r2, [r4, #0]
 8014a46:	1b9b      	subs	r3, r3, r6
 8014a48:	4432      	add	r2, r6
 8014a4a:	60a3      	str	r3, [r4, #8]
 8014a4c:	6022      	str	r2, [r4, #0]
 8014a4e:	2000      	movs	r0, #0
 8014a50:	e7db      	b.n	8014a0a <__ssputs_r+0x58>
 8014a52:	462a      	mov	r2, r5
 8014a54:	f000 f967 	bl	8014d26 <_realloc_r>
 8014a58:	4606      	mov	r6, r0
 8014a5a:	2800      	cmp	r0, #0
 8014a5c:	d1e1      	bne.n	8014a22 <__ssputs_r+0x70>
 8014a5e:	6921      	ldr	r1, [r4, #16]
 8014a60:	4650      	mov	r0, sl
 8014a62:	f7fe f8cf 	bl	8012c04 <_free_r>
 8014a66:	e7c7      	b.n	80149f8 <__ssputs_r+0x46>

08014a68 <_svfiprintf_r>:
 8014a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a6c:	4698      	mov	r8, r3
 8014a6e:	898b      	ldrh	r3, [r1, #12]
 8014a70:	061b      	lsls	r3, r3, #24
 8014a72:	b09d      	sub	sp, #116	; 0x74
 8014a74:	4607      	mov	r7, r0
 8014a76:	460d      	mov	r5, r1
 8014a78:	4614      	mov	r4, r2
 8014a7a:	d50e      	bpl.n	8014a9a <_svfiprintf_r+0x32>
 8014a7c:	690b      	ldr	r3, [r1, #16]
 8014a7e:	b963      	cbnz	r3, 8014a9a <_svfiprintf_r+0x32>
 8014a80:	2140      	movs	r1, #64	; 0x40
 8014a82:	f7fe f90f 	bl	8012ca4 <_malloc_r>
 8014a86:	6028      	str	r0, [r5, #0]
 8014a88:	6128      	str	r0, [r5, #16]
 8014a8a:	b920      	cbnz	r0, 8014a96 <_svfiprintf_r+0x2e>
 8014a8c:	230c      	movs	r3, #12
 8014a8e:	603b      	str	r3, [r7, #0]
 8014a90:	f04f 30ff 	mov.w	r0, #4294967295
 8014a94:	e0d1      	b.n	8014c3a <_svfiprintf_r+0x1d2>
 8014a96:	2340      	movs	r3, #64	; 0x40
 8014a98:	616b      	str	r3, [r5, #20]
 8014a9a:	2300      	movs	r3, #0
 8014a9c:	9309      	str	r3, [sp, #36]	; 0x24
 8014a9e:	2320      	movs	r3, #32
 8014aa0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014aa4:	f8cd 800c 	str.w	r8, [sp, #12]
 8014aa8:	2330      	movs	r3, #48	; 0x30
 8014aaa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8014c54 <_svfiprintf_r+0x1ec>
 8014aae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014ab2:	f04f 0901 	mov.w	r9, #1
 8014ab6:	4623      	mov	r3, r4
 8014ab8:	469a      	mov	sl, r3
 8014aba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014abe:	b10a      	cbz	r2, 8014ac4 <_svfiprintf_r+0x5c>
 8014ac0:	2a25      	cmp	r2, #37	; 0x25
 8014ac2:	d1f9      	bne.n	8014ab8 <_svfiprintf_r+0x50>
 8014ac4:	ebba 0b04 	subs.w	fp, sl, r4
 8014ac8:	d00b      	beq.n	8014ae2 <_svfiprintf_r+0x7a>
 8014aca:	465b      	mov	r3, fp
 8014acc:	4622      	mov	r2, r4
 8014ace:	4629      	mov	r1, r5
 8014ad0:	4638      	mov	r0, r7
 8014ad2:	f7ff ff6e 	bl	80149b2 <__ssputs_r>
 8014ad6:	3001      	adds	r0, #1
 8014ad8:	f000 80aa 	beq.w	8014c30 <_svfiprintf_r+0x1c8>
 8014adc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014ade:	445a      	add	r2, fp
 8014ae0:	9209      	str	r2, [sp, #36]	; 0x24
 8014ae2:	f89a 3000 	ldrb.w	r3, [sl]
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	f000 80a2 	beq.w	8014c30 <_svfiprintf_r+0x1c8>
 8014aec:	2300      	movs	r3, #0
 8014aee:	f04f 32ff 	mov.w	r2, #4294967295
 8014af2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014af6:	f10a 0a01 	add.w	sl, sl, #1
 8014afa:	9304      	str	r3, [sp, #16]
 8014afc:	9307      	str	r3, [sp, #28]
 8014afe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014b02:	931a      	str	r3, [sp, #104]	; 0x68
 8014b04:	4654      	mov	r4, sl
 8014b06:	2205      	movs	r2, #5
 8014b08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b0c:	4851      	ldr	r0, [pc, #324]	; (8014c54 <_svfiprintf_r+0x1ec>)
 8014b0e:	f7eb fbef 	bl	80002f0 <memchr>
 8014b12:	9a04      	ldr	r2, [sp, #16]
 8014b14:	b9d8      	cbnz	r0, 8014b4e <_svfiprintf_r+0xe6>
 8014b16:	06d0      	lsls	r0, r2, #27
 8014b18:	bf44      	itt	mi
 8014b1a:	2320      	movmi	r3, #32
 8014b1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014b20:	0711      	lsls	r1, r2, #28
 8014b22:	bf44      	itt	mi
 8014b24:	232b      	movmi	r3, #43	; 0x2b
 8014b26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014b2a:	f89a 3000 	ldrb.w	r3, [sl]
 8014b2e:	2b2a      	cmp	r3, #42	; 0x2a
 8014b30:	d015      	beq.n	8014b5e <_svfiprintf_r+0xf6>
 8014b32:	9a07      	ldr	r2, [sp, #28]
 8014b34:	4654      	mov	r4, sl
 8014b36:	2000      	movs	r0, #0
 8014b38:	f04f 0c0a 	mov.w	ip, #10
 8014b3c:	4621      	mov	r1, r4
 8014b3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014b42:	3b30      	subs	r3, #48	; 0x30
 8014b44:	2b09      	cmp	r3, #9
 8014b46:	d94e      	bls.n	8014be6 <_svfiprintf_r+0x17e>
 8014b48:	b1b0      	cbz	r0, 8014b78 <_svfiprintf_r+0x110>
 8014b4a:	9207      	str	r2, [sp, #28]
 8014b4c:	e014      	b.n	8014b78 <_svfiprintf_r+0x110>
 8014b4e:	eba0 0308 	sub.w	r3, r0, r8
 8014b52:	fa09 f303 	lsl.w	r3, r9, r3
 8014b56:	4313      	orrs	r3, r2
 8014b58:	9304      	str	r3, [sp, #16]
 8014b5a:	46a2      	mov	sl, r4
 8014b5c:	e7d2      	b.n	8014b04 <_svfiprintf_r+0x9c>
 8014b5e:	9b03      	ldr	r3, [sp, #12]
 8014b60:	1d19      	adds	r1, r3, #4
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	9103      	str	r1, [sp, #12]
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	bfbb      	ittet	lt
 8014b6a:	425b      	neglt	r3, r3
 8014b6c:	f042 0202 	orrlt.w	r2, r2, #2
 8014b70:	9307      	strge	r3, [sp, #28]
 8014b72:	9307      	strlt	r3, [sp, #28]
 8014b74:	bfb8      	it	lt
 8014b76:	9204      	strlt	r2, [sp, #16]
 8014b78:	7823      	ldrb	r3, [r4, #0]
 8014b7a:	2b2e      	cmp	r3, #46	; 0x2e
 8014b7c:	d10c      	bne.n	8014b98 <_svfiprintf_r+0x130>
 8014b7e:	7863      	ldrb	r3, [r4, #1]
 8014b80:	2b2a      	cmp	r3, #42	; 0x2a
 8014b82:	d135      	bne.n	8014bf0 <_svfiprintf_r+0x188>
 8014b84:	9b03      	ldr	r3, [sp, #12]
 8014b86:	1d1a      	adds	r2, r3, #4
 8014b88:	681b      	ldr	r3, [r3, #0]
 8014b8a:	9203      	str	r2, [sp, #12]
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	bfb8      	it	lt
 8014b90:	f04f 33ff 	movlt.w	r3, #4294967295
 8014b94:	3402      	adds	r4, #2
 8014b96:	9305      	str	r3, [sp, #20]
 8014b98:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8014c64 <_svfiprintf_r+0x1fc>
 8014b9c:	7821      	ldrb	r1, [r4, #0]
 8014b9e:	2203      	movs	r2, #3
 8014ba0:	4650      	mov	r0, sl
 8014ba2:	f7eb fba5 	bl	80002f0 <memchr>
 8014ba6:	b140      	cbz	r0, 8014bba <_svfiprintf_r+0x152>
 8014ba8:	2340      	movs	r3, #64	; 0x40
 8014baa:	eba0 000a 	sub.w	r0, r0, sl
 8014bae:	fa03 f000 	lsl.w	r0, r3, r0
 8014bb2:	9b04      	ldr	r3, [sp, #16]
 8014bb4:	4303      	orrs	r3, r0
 8014bb6:	3401      	adds	r4, #1
 8014bb8:	9304      	str	r3, [sp, #16]
 8014bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014bbe:	4826      	ldr	r0, [pc, #152]	; (8014c58 <_svfiprintf_r+0x1f0>)
 8014bc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014bc4:	2206      	movs	r2, #6
 8014bc6:	f7eb fb93 	bl	80002f0 <memchr>
 8014bca:	2800      	cmp	r0, #0
 8014bcc:	d038      	beq.n	8014c40 <_svfiprintf_r+0x1d8>
 8014bce:	4b23      	ldr	r3, [pc, #140]	; (8014c5c <_svfiprintf_r+0x1f4>)
 8014bd0:	bb1b      	cbnz	r3, 8014c1a <_svfiprintf_r+0x1b2>
 8014bd2:	9b03      	ldr	r3, [sp, #12]
 8014bd4:	3307      	adds	r3, #7
 8014bd6:	f023 0307 	bic.w	r3, r3, #7
 8014bda:	3308      	adds	r3, #8
 8014bdc:	9303      	str	r3, [sp, #12]
 8014bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014be0:	4433      	add	r3, r6
 8014be2:	9309      	str	r3, [sp, #36]	; 0x24
 8014be4:	e767      	b.n	8014ab6 <_svfiprintf_r+0x4e>
 8014be6:	fb0c 3202 	mla	r2, ip, r2, r3
 8014bea:	460c      	mov	r4, r1
 8014bec:	2001      	movs	r0, #1
 8014bee:	e7a5      	b.n	8014b3c <_svfiprintf_r+0xd4>
 8014bf0:	2300      	movs	r3, #0
 8014bf2:	3401      	adds	r4, #1
 8014bf4:	9305      	str	r3, [sp, #20]
 8014bf6:	4619      	mov	r1, r3
 8014bf8:	f04f 0c0a 	mov.w	ip, #10
 8014bfc:	4620      	mov	r0, r4
 8014bfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014c02:	3a30      	subs	r2, #48	; 0x30
 8014c04:	2a09      	cmp	r2, #9
 8014c06:	d903      	bls.n	8014c10 <_svfiprintf_r+0x1a8>
 8014c08:	2b00      	cmp	r3, #0
 8014c0a:	d0c5      	beq.n	8014b98 <_svfiprintf_r+0x130>
 8014c0c:	9105      	str	r1, [sp, #20]
 8014c0e:	e7c3      	b.n	8014b98 <_svfiprintf_r+0x130>
 8014c10:	fb0c 2101 	mla	r1, ip, r1, r2
 8014c14:	4604      	mov	r4, r0
 8014c16:	2301      	movs	r3, #1
 8014c18:	e7f0      	b.n	8014bfc <_svfiprintf_r+0x194>
 8014c1a:	ab03      	add	r3, sp, #12
 8014c1c:	9300      	str	r3, [sp, #0]
 8014c1e:	462a      	mov	r2, r5
 8014c20:	4b0f      	ldr	r3, [pc, #60]	; (8014c60 <_svfiprintf_r+0x1f8>)
 8014c22:	a904      	add	r1, sp, #16
 8014c24:	4638      	mov	r0, r7
 8014c26:	f7fe f927 	bl	8012e78 <_printf_float>
 8014c2a:	1c42      	adds	r2, r0, #1
 8014c2c:	4606      	mov	r6, r0
 8014c2e:	d1d6      	bne.n	8014bde <_svfiprintf_r+0x176>
 8014c30:	89ab      	ldrh	r3, [r5, #12]
 8014c32:	065b      	lsls	r3, r3, #25
 8014c34:	f53f af2c 	bmi.w	8014a90 <_svfiprintf_r+0x28>
 8014c38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014c3a:	b01d      	add	sp, #116	; 0x74
 8014c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c40:	ab03      	add	r3, sp, #12
 8014c42:	9300      	str	r3, [sp, #0]
 8014c44:	462a      	mov	r2, r5
 8014c46:	4b06      	ldr	r3, [pc, #24]	; (8014c60 <_svfiprintf_r+0x1f8>)
 8014c48:	a904      	add	r1, sp, #16
 8014c4a:	4638      	mov	r0, r7
 8014c4c:	f7fe fba0 	bl	8013390 <_printf_i>
 8014c50:	e7eb      	b.n	8014c2a <_svfiprintf_r+0x1c2>
 8014c52:	bf00      	nop
 8014c54:	08015ae4 	.word	0x08015ae4
 8014c58:	08015aee 	.word	0x08015aee
 8014c5c:	08012e79 	.word	0x08012e79
 8014c60:	080149b3 	.word	0x080149b3
 8014c64:	08015aea 	.word	0x08015aea

08014c68 <__assert_func>:
 8014c68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014c6a:	4614      	mov	r4, r2
 8014c6c:	461a      	mov	r2, r3
 8014c6e:	4b09      	ldr	r3, [pc, #36]	; (8014c94 <__assert_func+0x2c>)
 8014c70:	681b      	ldr	r3, [r3, #0]
 8014c72:	4605      	mov	r5, r0
 8014c74:	68d8      	ldr	r0, [r3, #12]
 8014c76:	b14c      	cbz	r4, 8014c8c <__assert_func+0x24>
 8014c78:	4b07      	ldr	r3, [pc, #28]	; (8014c98 <__assert_func+0x30>)
 8014c7a:	9100      	str	r1, [sp, #0]
 8014c7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014c80:	4906      	ldr	r1, [pc, #24]	; (8014c9c <__assert_func+0x34>)
 8014c82:	462b      	mov	r3, r5
 8014c84:	f000 f80e 	bl	8014ca4 <fiprintf>
 8014c88:	f000 fa9a 	bl	80151c0 <abort>
 8014c8c:	4b04      	ldr	r3, [pc, #16]	; (8014ca0 <__assert_func+0x38>)
 8014c8e:	461c      	mov	r4, r3
 8014c90:	e7f3      	b.n	8014c7a <__assert_func+0x12>
 8014c92:	bf00      	nop
 8014c94:	24000188 	.word	0x24000188
 8014c98:	08015af5 	.word	0x08015af5
 8014c9c:	08015b02 	.word	0x08015b02
 8014ca0:	08015b30 	.word	0x08015b30

08014ca4 <fiprintf>:
 8014ca4:	b40e      	push	{r1, r2, r3}
 8014ca6:	b503      	push	{r0, r1, lr}
 8014ca8:	4601      	mov	r1, r0
 8014caa:	ab03      	add	r3, sp, #12
 8014cac:	4805      	ldr	r0, [pc, #20]	; (8014cc4 <fiprintf+0x20>)
 8014cae:	f853 2b04 	ldr.w	r2, [r3], #4
 8014cb2:	6800      	ldr	r0, [r0, #0]
 8014cb4:	9301      	str	r3, [sp, #4]
 8014cb6:	f000 f885 	bl	8014dc4 <_vfiprintf_r>
 8014cba:	b002      	add	sp, #8
 8014cbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8014cc0:	b003      	add	sp, #12
 8014cc2:	4770      	bx	lr
 8014cc4:	24000188 	.word	0x24000188

08014cc8 <__retarget_lock_init_recursive>:
 8014cc8:	4770      	bx	lr

08014cca <__retarget_lock_acquire_recursive>:
 8014cca:	4770      	bx	lr

08014ccc <__retarget_lock_release_recursive>:
 8014ccc:	4770      	bx	lr

08014cce <__ascii_mbtowc>:
 8014cce:	b082      	sub	sp, #8
 8014cd0:	b901      	cbnz	r1, 8014cd4 <__ascii_mbtowc+0x6>
 8014cd2:	a901      	add	r1, sp, #4
 8014cd4:	b142      	cbz	r2, 8014ce8 <__ascii_mbtowc+0x1a>
 8014cd6:	b14b      	cbz	r3, 8014cec <__ascii_mbtowc+0x1e>
 8014cd8:	7813      	ldrb	r3, [r2, #0]
 8014cda:	600b      	str	r3, [r1, #0]
 8014cdc:	7812      	ldrb	r2, [r2, #0]
 8014cde:	1e10      	subs	r0, r2, #0
 8014ce0:	bf18      	it	ne
 8014ce2:	2001      	movne	r0, #1
 8014ce4:	b002      	add	sp, #8
 8014ce6:	4770      	bx	lr
 8014ce8:	4610      	mov	r0, r2
 8014cea:	e7fb      	b.n	8014ce4 <__ascii_mbtowc+0x16>
 8014cec:	f06f 0001 	mvn.w	r0, #1
 8014cf0:	e7f8      	b.n	8014ce4 <__ascii_mbtowc+0x16>

08014cf2 <memmove>:
 8014cf2:	4288      	cmp	r0, r1
 8014cf4:	b510      	push	{r4, lr}
 8014cf6:	eb01 0402 	add.w	r4, r1, r2
 8014cfa:	d902      	bls.n	8014d02 <memmove+0x10>
 8014cfc:	4284      	cmp	r4, r0
 8014cfe:	4623      	mov	r3, r4
 8014d00:	d807      	bhi.n	8014d12 <memmove+0x20>
 8014d02:	1e43      	subs	r3, r0, #1
 8014d04:	42a1      	cmp	r1, r4
 8014d06:	d008      	beq.n	8014d1a <memmove+0x28>
 8014d08:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014d0c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014d10:	e7f8      	b.n	8014d04 <memmove+0x12>
 8014d12:	4402      	add	r2, r0
 8014d14:	4601      	mov	r1, r0
 8014d16:	428a      	cmp	r2, r1
 8014d18:	d100      	bne.n	8014d1c <memmove+0x2a>
 8014d1a:	bd10      	pop	{r4, pc}
 8014d1c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014d20:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014d24:	e7f7      	b.n	8014d16 <memmove+0x24>

08014d26 <_realloc_r>:
 8014d26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d28:	4607      	mov	r7, r0
 8014d2a:	4614      	mov	r4, r2
 8014d2c:	460e      	mov	r6, r1
 8014d2e:	b921      	cbnz	r1, 8014d3a <_realloc_r+0x14>
 8014d30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014d34:	4611      	mov	r1, r2
 8014d36:	f7fd bfb5 	b.w	8012ca4 <_malloc_r>
 8014d3a:	b922      	cbnz	r2, 8014d46 <_realloc_r+0x20>
 8014d3c:	f7fd ff62 	bl	8012c04 <_free_r>
 8014d40:	4625      	mov	r5, r4
 8014d42:	4628      	mov	r0, r5
 8014d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014d46:	f000 fc5f 	bl	8015608 <_malloc_usable_size_r>
 8014d4a:	42a0      	cmp	r0, r4
 8014d4c:	d20f      	bcs.n	8014d6e <_realloc_r+0x48>
 8014d4e:	4621      	mov	r1, r4
 8014d50:	4638      	mov	r0, r7
 8014d52:	f7fd ffa7 	bl	8012ca4 <_malloc_r>
 8014d56:	4605      	mov	r5, r0
 8014d58:	2800      	cmp	r0, #0
 8014d5a:	d0f2      	beq.n	8014d42 <_realloc_r+0x1c>
 8014d5c:	4631      	mov	r1, r6
 8014d5e:	4622      	mov	r2, r4
 8014d60:	f7ff fa80 	bl	8014264 <memcpy>
 8014d64:	4631      	mov	r1, r6
 8014d66:	4638      	mov	r0, r7
 8014d68:	f7fd ff4c 	bl	8012c04 <_free_r>
 8014d6c:	e7e9      	b.n	8014d42 <_realloc_r+0x1c>
 8014d6e:	4635      	mov	r5, r6
 8014d70:	e7e7      	b.n	8014d42 <_realloc_r+0x1c>

08014d72 <__sfputc_r>:
 8014d72:	6893      	ldr	r3, [r2, #8]
 8014d74:	3b01      	subs	r3, #1
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	b410      	push	{r4}
 8014d7a:	6093      	str	r3, [r2, #8]
 8014d7c:	da08      	bge.n	8014d90 <__sfputc_r+0x1e>
 8014d7e:	6994      	ldr	r4, [r2, #24]
 8014d80:	42a3      	cmp	r3, r4
 8014d82:	db01      	blt.n	8014d88 <__sfputc_r+0x16>
 8014d84:	290a      	cmp	r1, #10
 8014d86:	d103      	bne.n	8014d90 <__sfputc_r+0x1e>
 8014d88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d8c:	f000 b94a 	b.w	8015024 <__swbuf_r>
 8014d90:	6813      	ldr	r3, [r2, #0]
 8014d92:	1c58      	adds	r0, r3, #1
 8014d94:	6010      	str	r0, [r2, #0]
 8014d96:	7019      	strb	r1, [r3, #0]
 8014d98:	4608      	mov	r0, r1
 8014d9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d9e:	4770      	bx	lr

08014da0 <__sfputs_r>:
 8014da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014da2:	4606      	mov	r6, r0
 8014da4:	460f      	mov	r7, r1
 8014da6:	4614      	mov	r4, r2
 8014da8:	18d5      	adds	r5, r2, r3
 8014daa:	42ac      	cmp	r4, r5
 8014dac:	d101      	bne.n	8014db2 <__sfputs_r+0x12>
 8014dae:	2000      	movs	r0, #0
 8014db0:	e007      	b.n	8014dc2 <__sfputs_r+0x22>
 8014db2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014db6:	463a      	mov	r2, r7
 8014db8:	4630      	mov	r0, r6
 8014dba:	f7ff ffda 	bl	8014d72 <__sfputc_r>
 8014dbe:	1c43      	adds	r3, r0, #1
 8014dc0:	d1f3      	bne.n	8014daa <__sfputs_r+0xa>
 8014dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014dc4 <_vfiprintf_r>:
 8014dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dc8:	460d      	mov	r5, r1
 8014dca:	b09d      	sub	sp, #116	; 0x74
 8014dcc:	4614      	mov	r4, r2
 8014dce:	4698      	mov	r8, r3
 8014dd0:	4606      	mov	r6, r0
 8014dd2:	b118      	cbz	r0, 8014ddc <_vfiprintf_r+0x18>
 8014dd4:	6983      	ldr	r3, [r0, #24]
 8014dd6:	b90b      	cbnz	r3, 8014ddc <_vfiprintf_r+0x18>
 8014dd8:	f000 fb14 	bl	8015404 <__sinit>
 8014ddc:	4b89      	ldr	r3, [pc, #548]	; (8015004 <_vfiprintf_r+0x240>)
 8014dde:	429d      	cmp	r5, r3
 8014de0:	d11b      	bne.n	8014e1a <_vfiprintf_r+0x56>
 8014de2:	6875      	ldr	r5, [r6, #4]
 8014de4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014de6:	07d9      	lsls	r1, r3, #31
 8014de8:	d405      	bmi.n	8014df6 <_vfiprintf_r+0x32>
 8014dea:	89ab      	ldrh	r3, [r5, #12]
 8014dec:	059a      	lsls	r2, r3, #22
 8014dee:	d402      	bmi.n	8014df6 <_vfiprintf_r+0x32>
 8014df0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014df2:	f7ff ff6a 	bl	8014cca <__retarget_lock_acquire_recursive>
 8014df6:	89ab      	ldrh	r3, [r5, #12]
 8014df8:	071b      	lsls	r3, r3, #28
 8014dfa:	d501      	bpl.n	8014e00 <_vfiprintf_r+0x3c>
 8014dfc:	692b      	ldr	r3, [r5, #16]
 8014dfe:	b9eb      	cbnz	r3, 8014e3c <_vfiprintf_r+0x78>
 8014e00:	4629      	mov	r1, r5
 8014e02:	4630      	mov	r0, r6
 8014e04:	f000 f96e 	bl	80150e4 <__swsetup_r>
 8014e08:	b1c0      	cbz	r0, 8014e3c <_vfiprintf_r+0x78>
 8014e0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014e0c:	07dc      	lsls	r4, r3, #31
 8014e0e:	d50e      	bpl.n	8014e2e <_vfiprintf_r+0x6a>
 8014e10:	f04f 30ff 	mov.w	r0, #4294967295
 8014e14:	b01d      	add	sp, #116	; 0x74
 8014e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e1a:	4b7b      	ldr	r3, [pc, #492]	; (8015008 <_vfiprintf_r+0x244>)
 8014e1c:	429d      	cmp	r5, r3
 8014e1e:	d101      	bne.n	8014e24 <_vfiprintf_r+0x60>
 8014e20:	68b5      	ldr	r5, [r6, #8]
 8014e22:	e7df      	b.n	8014de4 <_vfiprintf_r+0x20>
 8014e24:	4b79      	ldr	r3, [pc, #484]	; (801500c <_vfiprintf_r+0x248>)
 8014e26:	429d      	cmp	r5, r3
 8014e28:	bf08      	it	eq
 8014e2a:	68f5      	ldreq	r5, [r6, #12]
 8014e2c:	e7da      	b.n	8014de4 <_vfiprintf_r+0x20>
 8014e2e:	89ab      	ldrh	r3, [r5, #12]
 8014e30:	0598      	lsls	r0, r3, #22
 8014e32:	d4ed      	bmi.n	8014e10 <_vfiprintf_r+0x4c>
 8014e34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014e36:	f7ff ff49 	bl	8014ccc <__retarget_lock_release_recursive>
 8014e3a:	e7e9      	b.n	8014e10 <_vfiprintf_r+0x4c>
 8014e3c:	2300      	movs	r3, #0
 8014e3e:	9309      	str	r3, [sp, #36]	; 0x24
 8014e40:	2320      	movs	r3, #32
 8014e42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014e46:	f8cd 800c 	str.w	r8, [sp, #12]
 8014e4a:	2330      	movs	r3, #48	; 0x30
 8014e4c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8015010 <_vfiprintf_r+0x24c>
 8014e50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014e54:	f04f 0901 	mov.w	r9, #1
 8014e58:	4623      	mov	r3, r4
 8014e5a:	469a      	mov	sl, r3
 8014e5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014e60:	b10a      	cbz	r2, 8014e66 <_vfiprintf_r+0xa2>
 8014e62:	2a25      	cmp	r2, #37	; 0x25
 8014e64:	d1f9      	bne.n	8014e5a <_vfiprintf_r+0x96>
 8014e66:	ebba 0b04 	subs.w	fp, sl, r4
 8014e6a:	d00b      	beq.n	8014e84 <_vfiprintf_r+0xc0>
 8014e6c:	465b      	mov	r3, fp
 8014e6e:	4622      	mov	r2, r4
 8014e70:	4629      	mov	r1, r5
 8014e72:	4630      	mov	r0, r6
 8014e74:	f7ff ff94 	bl	8014da0 <__sfputs_r>
 8014e78:	3001      	adds	r0, #1
 8014e7a:	f000 80aa 	beq.w	8014fd2 <_vfiprintf_r+0x20e>
 8014e7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014e80:	445a      	add	r2, fp
 8014e82:	9209      	str	r2, [sp, #36]	; 0x24
 8014e84:	f89a 3000 	ldrb.w	r3, [sl]
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	f000 80a2 	beq.w	8014fd2 <_vfiprintf_r+0x20e>
 8014e8e:	2300      	movs	r3, #0
 8014e90:	f04f 32ff 	mov.w	r2, #4294967295
 8014e94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014e98:	f10a 0a01 	add.w	sl, sl, #1
 8014e9c:	9304      	str	r3, [sp, #16]
 8014e9e:	9307      	str	r3, [sp, #28]
 8014ea0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014ea4:	931a      	str	r3, [sp, #104]	; 0x68
 8014ea6:	4654      	mov	r4, sl
 8014ea8:	2205      	movs	r2, #5
 8014eaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014eae:	4858      	ldr	r0, [pc, #352]	; (8015010 <_vfiprintf_r+0x24c>)
 8014eb0:	f7eb fa1e 	bl	80002f0 <memchr>
 8014eb4:	9a04      	ldr	r2, [sp, #16]
 8014eb6:	b9d8      	cbnz	r0, 8014ef0 <_vfiprintf_r+0x12c>
 8014eb8:	06d1      	lsls	r1, r2, #27
 8014eba:	bf44      	itt	mi
 8014ebc:	2320      	movmi	r3, #32
 8014ebe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014ec2:	0713      	lsls	r3, r2, #28
 8014ec4:	bf44      	itt	mi
 8014ec6:	232b      	movmi	r3, #43	; 0x2b
 8014ec8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014ecc:	f89a 3000 	ldrb.w	r3, [sl]
 8014ed0:	2b2a      	cmp	r3, #42	; 0x2a
 8014ed2:	d015      	beq.n	8014f00 <_vfiprintf_r+0x13c>
 8014ed4:	9a07      	ldr	r2, [sp, #28]
 8014ed6:	4654      	mov	r4, sl
 8014ed8:	2000      	movs	r0, #0
 8014eda:	f04f 0c0a 	mov.w	ip, #10
 8014ede:	4621      	mov	r1, r4
 8014ee0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014ee4:	3b30      	subs	r3, #48	; 0x30
 8014ee6:	2b09      	cmp	r3, #9
 8014ee8:	d94e      	bls.n	8014f88 <_vfiprintf_r+0x1c4>
 8014eea:	b1b0      	cbz	r0, 8014f1a <_vfiprintf_r+0x156>
 8014eec:	9207      	str	r2, [sp, #28]
 8014eee:	e014      	b.n	8014f1a <_vfiprintf_r+0x156>
 8014ef0:	eba0 0308 	sub.w	r3, r0, r8
 8014ef4:	fa09 f303 	lsl.w	r3, r9, r3
 8014ef8:	4313      	orrs	r3, r2
 8014efa:	9304      	str	r3, [sp, #16]
 8014efc:	46a2      	mov	sl, r4
 8014efe:	e7d2      	b.n	8014ea6 <_vfiprintf_r+0xe2>
 8014f00:	9b03      	ldr	r3, [sp, #12]
 8014f02:	1d19      	adds	r1, r3, #4
 8014f04:	681b      	ldr	r3, [r3, #0]
 8014f06:	9103      	str	r1, [sp, #12]
 8014f08:	2b00      	cmp	r3, #0
 8014f0a:	bfbb      	ittet	lt
 8014f0c:	425b      	neglt	r3, r3
 8014f0e:	f042 0202 	orrlt.w	r2, r2, #2
 8014f12:	9307      	strge	r3, [sp, #28]
 8014f14:	9307      	strlt	r3, [sp, #28]
 8014f16:	bfb8      	it	lt
 8014f18:	9204      	strlt	r2, [sp, #16]
 8014f1a:	7823      	ldrb	r3, [r4, #0]
 8014f1c:	2b2e      	cmp	r3, #46	; 0x2e
 8014f1e:	d10c      	bne.n	8014f3a <_vfiprintf_r+0x176>
 8014f20:	7863      	ldrb	r3, [r4, #1]
 8014f22:	2b2a      	cmp	r3, #42	; 0x2a
 8014f24:	d135      	bne.n	8014f92 <_vfiprintf_r+0x1ce>
 8014f26:	9b03      	ldr	r3, [sp, #12]
 8014f28:	1d1a      	adds	r2, r3, #4
 8014f2a:	681b      	ldr	r3, [r3, #0]
 8014f2c:	9203      	str	r2, [sp, #12]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	bfb8      	it	lt
 8014f32:	f04f 33ff 	movlt.w	r3, #4294967295
 8014f36:	3402      	adds	r4, #2
 8014f38:	9305      	str	r3, [sp, #20]
 8014f3a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8015020 <_vfiprintf_r+0x25c>
 8014f3e:	7821      	ldrb	r1, [r4, #0]
 8014f40:	2203      	movs	r2, #3
 8014f42:	4650      	mov	r0, sl
 8014f44:	f7eb f9d4 	bl	80002f0 <memchr>
 8014f48:	b140      	cbz	r0, 8014f5c <_vfiprintf_r+0x198>
 8014f4a:	2340      	movs	r3, #64	; 0x40
 8014f4c:	eba0 000a 	sub.w	r0, r0, sl
 8014f50:	fa03 f000 	lsl.w	r0, r3, r0
 8014f54:	9b04      	ldr	r3, [sp, #16]
 8014f56:	4303      	orrs	r3, r0
 8014f58:	3401      	adds	r4, #1
 8014f5a:	9304      	str	r3, [sp, #16]
 8014f5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f60:	482c      	ldr	r0, [pc, #176]	; (8015014 <_vfiprintf_r+0x250>)
 8014f62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014f66:	2206      	movs	r2, #6
 8014f68:	f7eb f9c2 	bl	80002f0 <memchr>
 8014f6c:	2800      	cmp	r0, #0
 8014f6e:	d03f      	beq.n	8014ff0 <_vfiprintf_r+0x22c>
 8014f70:	4b29      	ldr	r3, [pc, #164]	; (8015018 <_vfiprintf_r+0x254>)
 8014f72:	bb1b      	cbnz	r3, 8014fbc <_vfiprintf_r+0x1f8>
 8014f74:	9b03      	ldr	r3, [sp, #12]
 8014f76:	3307      	adds	r3, #7
 8014f78:	f023 0307 	bic.w	r3, r3, #7
 8014f7c:	3308      	adds	r3, #8
 8014f7e:	9303      	str	r3, [sp, #12]
 8014f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f82:	443b      	add	r3, r7
 8014f84:	9309      	str	r3, [sp, #36]	; 0x24
 8014f86:	e767      	b.n	8014e58 <_vfiprintf_r+0x94>
 8014f88:	fb0c 3202 	mla	r2, ip, r2, r3
 8014f8c:	460c      	mov	r4, r1
 8014f8e:	2001      	movs	r0, #1
 8014f90:	e7a5      	b.n	8014ede <_vfiprintf_r+0x11a>
 8014f92:	2300      	movs	r3, #0
 8014f94:	3401      	adds	r4, #1
 8014f96:	9305      	str	r3, [sp, #20]
 8014f98:	4619      	mov	r1, r3
 8014f9a:	f04f 0c0a 	mov.w	ip, #10
 8014f9e:	4620      	mov	r0, r4
 8014fa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014fa4:	3a30      	subs	r2, #48	; 0x30
 8014fa6:	2a09      	cmp	r2, #9
 8014fa8:	d903      	bls.n	8014fb2 <_vfiprintf_r+0x1ee>
 8014faa:	2b00      	cmp	r3, #0
 8014fac:	d0c5      	beq.n	8014f3a <_vfiprintf_r+0x176>
 8014fae:	9105      	str	r1, [sp, #20]
 8014fb0:	e7c3      	b.n	8014f3a <_vfiprintf_r+0x176>
 8014fb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8014fb6:	4604      	mov	r4, r0
 8014fb8:	2301      	movs	r3, #1
 8014fba:	e7f0      	b.n	8014f9e <_vfiprintf_r+0x1da>
 8014fbc:	ab03      	add	r3, sp, #12
 8014fbe:	9300      	str	r3, [sp, #0]
 8014fc0:	462a      	mov	r2, r5
 8014fc2:	4b16      	ldr	r3, [pc, #88]	; (801501c <_vfiprintf_r+0x258>)
 8014fc4:	a904      	add	r1, sp, #16
 8014fc6:	4630      	mov	r0, r6
 8014fc8:	f7fd ff56 	bl	8012e78 <_printf_float>
 8014fcc:	4607      	mov	r7, r0
 8014fce:	1c78      	adds	r0, r7, #1
 8014fd0:	d1d6      	bne.n	8014f80 <_vfiprintf_r+0x1bc>
 8014fd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014fd4:	07d9      	lsls	r1, r3, #31
 8014fd6:	d405      	bmi.n	8014fe4 <_vfiprintf_r+0x220>
 8014fd8:	89ab      	ldrh	r3, [r5, #12]
 8014fda:	059a      	lsls	r2, r3, #22
 8014fdc:	d402      	bmi.n	8014fe4 <_vfiprintf_r+0x220>
 8014fde:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014fe0:	f7ff fe74 	bl	8014ccc <__retarget_lock_release_recursive>
 8014fe4:	89ab      	ldrh	r3, [r5, #12]
 8014fe6:	065b      	lsls	r3, r3, #25
 8014fe8:	f53f af12 	bmi.w	8014e10 <_vfiprintf_r+0x4c>
 8014fec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014fee:	e711      	b.n	8014e14 <_vfiprintf_r+0x50>
 8014ff0:	ab03      	add	r3, sp, #12
 8014ff2:	9300      	str	r3, [sp, #0]
 8014ff4:	462a      	mov	r2, r5
 8014ff6:	4b09      	ldr	r3, [pc, #36]	; (801501c <_vfiprintf_r+0x258>)
 8014ff8:	a904      	add	r1, sp, #16
 8014ffa:	4630      	mov	r0, r6
 8014ffc:	f7fe f9c8 	bl	8013390 <_printf_i>
 8015000:	e7e4      	b.n	8014fcc <_vfiprintf_r+0x208>
 8015002:	bf00      	nop
 8015004:	08015c5c 	.word	0x08015c5c
 8015008:	08015c7c 	.word	0x08015c7c
 801500c:	08015c3c 	.word	0x08015c3c
 8015010:	08015ae4 	.word	0x08015ae4
 8015014:	08015aee 	.word	0x08015aee
 8015018:	08012e79 	.word	0x08012e79
 801501c:	08014da1 	.word	0x08014da1
 8015020:	08015aea 	.word	0x08015aea

08015024 <__swbuf_r>:
 8015024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015026:	460e      	mov	r6, r1
 8015028:	4614      	mov	r4, r2
 801502a:	4605      	mov	r5, r0
 801502c:	b118      	cbz	r0, 8015036 <__swbuf_r+0x12>
 801502e:	6983      	ldr	r3, [r0, #24]
 8015030:	b90b      	cbnz	r3, 8015036 <__swbuf_r+0x12>
 8015032:	f000 f9e7 	bl	8015404 <__sinit>
 8015036:	4b21      	ldr	r3, [pc, #132]	; (80150bc <__swbuf_r+0x98>)
 8015038:	429c      	cmp	r4, r3
 801503a:	d12b      	bne.n	8015094 <__swbuf_r+0x70>
 801503c:	686c      	ldr	r4, [r5, #4]
 801503e:	69a3      	ldr	r3, [r4, #24]
 8015040:	60a3      	str	r3, [r4, #8]
 8015042:	89a3      	ldrh	r3, [r4, #12]
 8015044:	071a      	lsls	r2, r3, #28
 8015046:	d52f      	bpl.n	80150a8 <__swbuf_r+0x84>
 8015048:	6923      	ldr	r3, [r4, #16]
 801504a:	b36b      	cbz	r3, 80150a8 <__swbuf_r+0x84>
 801504c:	6923      	ldr	r3, [r4, #16]
 801504e:	6820      	ldr	r0, [r4, #0]
 8015050:	1ac0      	subs	r0, r0, r3
 8015052:	6963      	ldr	r3, [r4, #20]
 8015054:	b2f6      	uxtb	r6, r6
 8015056:	4283      	cmp	r3, r0
 8015058:	4637      	mov	r7, r6
 801505a:	dc04      	bgt.n	8015066 <__swbuf_r+0x42>
 801505c:	4621      	mov	r1, r4
 801505e:	4628      	mov	r0, r5
 8015060:	f000 f93c 	bl	80152dc <_fflush_r>
 8015064:	bb30      	cbnz	r0, 80150b4 <__swbuf_r+0x90>
 8015066:	68a3      	ldr	r3, [r4, #8]
 8015068:	3b01      	subs	r3, #1
 801506a:	60a3      	str	r3, [r4, #8]
 801506c:	6823      	ldr	r3, [r4, #0]
 801506e:	1c5a      	adds	r2, r3, #1
 8015070:	6022      	str	r2, [r4, #0]
 8015072:	701e      	strb	r6, [r3, #0]
 8015074:	6963      	ldr	r3, [r4, #20]
 8015076:	3001      	adds	r0, #1
 8015078:	4283      	cmp	r3, r0
 801507a:	d004      	beq.n	8015086 <__swbuf_r+0x62>
 801507c:	89a3      	ldrh	r3, [r4, #12]
 801507e:	07db      	lsls	r3, r3, #31
 8015080:	d506      	bpl.n	8015090 <__swbuf_r+0x6c>
 8015082:	2e0a      	cmp	r6, #10
 8015084:	d104      	bne.n	8015090 <__swbuf_r+0x6c>
 8015086:	4621      	mov	r1, r4
 8015088:	4628      	mov	r0, r5
 801508a:	f000 f927 	bl	80152dc <_fflush_r>
 801508e:	b988      	cbnz	r0, 80150b4 <__swbuf_r+0x90>
 8015090:	4638      	mov	r0, r7
 8015092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015094:	4b0a      	ldr	r3, [pc, #40]	; (80150c0 <__swbuf_r+0x9c>)
 8015096:	429c      	cmp	r4, r3
 8015098:	d101      	bne.n	801509e <__swbuf_r+0x7a>
 801509a:	68ac      	ldr	r4, [r5, #8]
 801509c:	e7cf      	b.n	801503e <__swbuf_r+0x1a>
 801509e:	4b09      	ldr	r3, [pc, #36]	; (80150c4 <__swbuf_r+0xa0>)
 80150a0:	429c      	cmp	r4, r3
 80150a2:	bf08      	it	eq
 80150a4:	68ec      	ldreq	r4, [r5, #12]
 80150a6:	e7ca      	b.n	801503e <__swbuf_r+0x1a>
 80150a8:	4621      	mov	r1, r4
 80150aa:	4628      	mov	r0, r5
 80150ac:	f000 f81a 	bl	80150e4 <__swsetup_r>
 80150b0:	2800      	cmp	r0, #0
 80150b2:	d0cb      	beq.n	801504c <__swbuf_r+0x28>
 80150b4:	f04f 37ff 	mov.w	r7, #4294967295
 80150b8:	e7ea      	b.n	8015090 <__swbuf_r+0x6c>
 80150ba:	bf00      	nop
 80150bc:	08015c5c 	.word	0x08015c5c
 80150c0:	08015c7c 	.word	0x08015c7c
 80150c4:	08015c3c 	.word	0x08015c3c

080150c8 <__ascii_wctomb>:
 80150c8:	b149      	cbz	r1, 80150de <__ascii_wctomb+0x16>
 80150ca:	2aff      	cmp	r2, #255	; 0xff
 80150cc:	bf85      	ittet	hi
 80150ce:	238a      	movhi	r3, #138	; 0x8a
 80150d0:	6003      	strhi	r3, [r0, #0]
 80150d2:	700a      	strbls	r2, [r1, #0]
 80150d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80150d8:	bf98      	it	ls
 80150da:	2001      	movls	r0, #1
 80150dc:	4770      	bx	lr
 80150de:	4608      	mov	r0, r1
 80150e0:	4770      	bx	lr
	...

080150e4 <__swsetup_r>:
 80150e4:	4b32      	ldr	r3, [pc, #200]	; (80151b0 <__swsetup_r+0xcc>)
 80150e6:	b570      	push	{r4, r5, r6, lr}
 80150e8:	681d      	ldr	r5, [r3, #0]
 80150ea:	4606      	mov	r6, r0
 80150ec:	460c      	mov	r4, r1
 80150ee:	b125      	cbz	r5, 80150fa <__swsetup_r+0x16>
 80150f0:	69ab      	ldr	r3, [r5, #24]
 80150f2:	b913      	cbnz	r3, 80150fa <__swsetup_r+0x16>
 80150f4:	4628      	mov	r0, r5
 80150f6:	f000 f985 	bl	8015404 <__sinit>
 80150fa:	4b2e      	ldr	r3, [pc, #184]	; (80151b4 <__swsetup_r+0xd0>)
 80150fc:	429c      	cmp	r4, r3
 80150fe:	d10f      	bne.n	8015120 <__swsetup_r+0x3c>
 8015100:	686c      	ldr	r4, [r5, #4]
 8015102:	89a3      	ldrh	r3, [r4, #12]
 8015104:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015108:	0719      	lsls	r1, r3, #28
 801510a:	d42c      	bmi.n	8015166 <__swsetup_r+0x82>
 801510c:	06dd      	lsls	r5, r3, #27
 801510e:	d411      	bmi.n	8015134 <__swsetup_r+0x50>
 8015110:	2309      	movs	r3, #9
 8015112:	6033      	str	r3, [r6, #0]
 8015114:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8015118:	81a3      	strh	r3, [r4, #12]
 801511a:	f04f 30ff 	mov.w	r0, #4294967295
 801511e:	e03e      	b.n	801519e <__swsetup_r+0xba>
 8015120:	4b25      	ldr	r3, [pc, #148]	; (80151b8 <__swsetup_r+0xd4>)
 8015122:	429c      	cmp	r4, r3
 8015124:	d101      	bne.n	801512a <__swsetup_r+0x46>
 8015126:	68ac      	ldr	r4, [r5, #8]
 8015128:	e7eb      	b.n	8015102 <__swsetup_r+0x1e>
 801512a:	4b24      	ldr	r3, [pc, #144]	; (80151bc <__swsetup_r+0xd8>)
 801512c:	429c      	cmp	r4, r3
 801512e:	bf08      	it	eq
 8015130:	68ec      	ldreq	r4, [r5, #12]
 8015132:	e7e6      	b.n	8015102 <__swsetup_r+0x1e>
 8015134:	0758      	lsls	r0, r3, #29
 8015136:	d512      	bpl.n	801515e <__swsetup_r+0x7a>
 8015138:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801513a:	b141      	cbz	r1, 801514e <__swsetup_r+0x6a>
 801513c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015140:	4299      	cmp	r1, r3
 8015142:	d002      	beq.n	801514a <__swsetup_r+0x66>
 8015144:	4630      	mov	r0, r6
 8015146:	f7fd fd5d 	bl	8012c04 <_free_r>
 801514a:	2300      	movs	r3, #0
 801514c:	6363      	str	r3, [r4, #52]	; 0x34
 801514e:	89a3      	ldrh	r3, [r4, #12]
 8015150:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015154:	81a3      	strh	r3, [r4, #12]
 8015156:	2300      	movs	r3, #0
 8015158:	6063      	str	r3, [r4, #4]
 801515a:	6923      	ldr	r3, [r4, #16]
 801515c:	6023      	str	r3, [r4, #0]
 801515e:	89a3      	ldrh	r3, [r4, #12]
 8015160:	f043 0308 	orr.w	r3, r3, #8
 8015164:	81a3      	strh	r3, [r4, #12]
 8015166:	6923      	ldr	r3, [r4, #16]
 8015168:	b94b      	cbnz	r3, 801517e <__swsetup_r+0x9a>
 801516a:	89a3      	ldrh	r3, [r4, #12]
 801516c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015170:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015174:	d003      	beq.n	801517e <__swsetup_r+0x9a>
 8015176:	4621      	mov	r1, r4
 8015178:	4630      	mov	r0, r6
 801517a:	f000 fa05 	bl	8015588 <__smakebuf_r>
 801517e:	89a0      	ldrh	r0, [r4, #12]
 8015180:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015184:	f010 0301 	ands.w	r3, r0, #1
 8015188:	d00a      	beq.n	80151a0 <__swsetup_r+0xbc>
 801518a:	2300      	movs	r3, #0
 801518c:	60a3      	str	r3, [r4, #8]
 801518e:	6963      	ldr	r3, [r4, #20]
 8015190:	425b      	negs	r3, r3
 8015192:	61a3      	str	r3, [r4, #24]
 8015194:	6923      	ldr	r3, [r4, #16]
 8015196:	b943      	cbnz	r3, 80151aa <__swsetup_r+0xc6>
 8015198:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801519c:	d1ba      	bne.n	8015114 <__swsetup_r+0x30>
 801519e:	bd70      	pop	{r4, r5, r6, pc}
 80151a0:	0781      	lsls	r1, r0, #30
 80151a2:	bf58      	it	pl
 80151a4:	6963      	ldrpl	r3, [r4, #20]
 80151a6:	60a3      	str	r3, [r4, #8]
 80151a8:	e7f4      	b.n	8015194 <__swsetup_r+0xb0>
 80151aa:	2000      	movs	r0, #0
 80151ac:	e7f7      	b.n	801519e <__swsetup_r+0xba>
 80151ae:	bf00      	nop
 80151b0:	24000188 	.word	0x24000188
 80151b4:	08015c5c 	.word	0x08015c5c
 80151b8:	08015c7c 	.word	0x08015c7c
 80151bc:	08015c3c 	.word	0x08015c3c

080151c0 <abort>:
 80151c0:	b508      	push	{r3, lr}
 80151c2:	2006      	movs	r0, #6
 80151c4:	f000 fa50 	bl	8015668 <raise>
 80151c8:	2001      	movs	r0, #1
 80151ca:	f7ec f813 	bl	80011f4 <_exit>
	...

080151d0 <__sflush_r>:
 80151d0:	898a      	ldrh	r2, [r1, #12]
 80151d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151d6:	4605      	mov	r5, r0
 80151d8:	0710      	lsls	r0, r2, #28
 80151da:	460c      	mov	r4, r1
 80151dc:	d458      	bmi.n	8015290 <__sflush_r+0xc0>
 80151de:	684b      	ldr	r3, [r1, #4]
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	dc05      	bgt.n	80151f0 <__sflush_r+0x20>
 80151e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	dc02      	bgt.n	80151f0 <__sflush_r+0x20>
 80151ea:	2000      	movs	r0, #0
 80151ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80151f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80151f2:	2e00      	cmp	r6, #0
 80151f4:	d0f9      	beq.n	80151ea <__sflush_r+0x1a>
 80151f6:	2300      	movs	r3, #0
 80151f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80151fc:	682f      	ldr	r7, [r5, #0]
 80151fe:	602b      	str	r3, [r5, #0]
 8015200:	d032      	beq.n	8015268 <__sflush_r+0x98>
 8015202:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015204:	89a3      	ldrh	r3, [r4, #12]
 8015206:	075a      	lsls	r2, r3, #29
 8015208:	d505      	bpl.n	8015216 <__sflush_r+0x46>
 801520a:	6863      	ldr	r3, [r4, #4]
 801520c:	1ac0      	subs	r0, r0, r3
 801520e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015210:	b10b      	cbz	r3, 8015216 <__sflush_r+0x46>
 8015212:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015214:	1ac0      	subs	r0, r0, r3
 8015216:	2300      	movs	r3, #0
 8015218:	4602      	mov	r2, r0
 801521a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801521c:	6a21      	ldr	r1, [r4, #32]
 801521e:	4628      	mov	r0, r5
 8015220:	47b0      	blx	r6
 8015222:	1c43      	adds	r3, r0, #1
 8015224:	89a3      	ldrh	r3, [r4, #12]
 8015226:	d106      	bne.n	8015236 <__sflush_r+0x66>
 8015228:	6829      	ldr	r1, [r5, #0]
 801522a:	291d      	cmp	r1, #29
 801522c:	d82c      	bhi.n	8015288 <__sflush_r+0xb8>
 801522e:	4a2a      	ldr	r2, [pc, #168]	; (80152d8 <__sflush_r+0x108>)
 8015230:	40ca      	lsrs	r2, r1
 8015232:	07d6      	lsls	r6, r2, #31
 8015234:	d528      	bpl.n	8015288 <__sflush_r+0xb8>
 8015236:	2200      	movs	r2, #0
 8015238:	6062      	str	r2, [r4, #4]
 801523a:	04d9      	lsls	r1, r3, #19
 801523c:	6922      	ldr	r2, [r4, #16]
 801523e:	6022      	str	r2, [r4, #0]
 8015240:	d504      	bpl.n	801524c <__sflush_r+0x7c>
 8015242:	1c42      	adds	r2, r0, #1
 8015244:	d101      	bne.n	801524a <__sflush_r+0x7a>
 8015246:	682b      	ldr	r3, [r5, #0]
 8015248:	b903      	cbnz	r3, 801524c <__sflush_r+0x7c>
 801524a:	6560      	str	r0, [r4, #84]	; 0x54
 801524c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801524e:	602f      	str	r7, [r5, #0]
 8015250:	2900      	cmp	r1, #0
 8015252:	d0ca      	beq.n	80151ea <__sflush_r+0x1a>
 8015254:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015258:	4299      	cmp	r1, r3
 801525a:	d002      	beq.n	8015262 <__sflush_r+0x92>
 801525c:	4628      	mov	r0, r5
 801525e:	f7fd fcd1 	bl	8012c04 <_free_r>
 8015262:	2000      	movs	r0, #0
 8015264:	6360      	str	r0, [r4, #52]	; 0x34
 8015266:	e7c1      	b.n	80151ec <__sflush_r+0x1c>
 8015268:	6a21      	ldr	r1, [r4, #32]
 801526a:	2301      	movs	r3, #1
 801526c:	4628      	mov	r0, r5
 801526e:	47b0      	blx	r6
 8015270:	1c41      	adds	r1, r0, #1
 8015272:	d1c7      	bne.n	8015204 <__sflush_r+0x34>
 8015274:	682b      	ldr	r3, [r5, #0]
 8015276:	2b00      	cmp	r3, #0
 8015278:	d0c4      	beq.n	8015204 <__sflush_r+0x34>
 801527a:	2b1d      	cmp	r3, #29
 801527c:	d001      	beq.n	8015282 <__sflush_r+0xb2>
 801527e:	2b16      	cmp	r3, #22
 8015280:	d101      	bne.n	8015286 <__sflush_r+0xb6>
 8015282:	602f      	str	r7, [r5, #0]
 8015284:	e7b1      	b.n	80151ea <__sflush_r+0x1a>
 8015286:	89a3      	ldrh	r3, [r4, #12]
 8015288:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801528c:	81a3      	strh	r3, [r4, #12]
 801528e:	e7ad      	b.n	80151ec <__sflush_r+0x1c>
 8015290:	690f      	ldr	r7, [r1, #16]
 8015292:	2f00      	cmp	r7, #0
 8015294:	d0a9      	beq.n	80151ea <__sflush_r+0x1a>
 8015296:	0793      	lsls	r3, r2, #30
 8015298:	680e      	ldr	r6, [r1, #0]
 801529a:	bf08      	it	eq
 801529c:	694b      	ldreq	r3, [r1, #20]
 801529e:	600f      	str	r7, [r1, #0]
 80152a0:	bf18      	it	ne
 80152a2:	2300      	movne	r3, #0
 80152a4:	eba6 0807 	sub.w	r8, r6, r7
 80152a8:	608b      	str	r3, [r1, #8]
 80152aa:	f1b8 0f00 	cmp.w	r8, #0
 80152ae:	dd9c      	ble.n	80151ea <__sflush_r+0x1a>
 80152b0:	6a21      	ldr	r1, [r4, #32]
 80152b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80152b4:	4643      	mov	r3, r8
 80152b6:	463a      	mov	r2, r7
 80152b8:	4628      	mov	r0, r5
 80152ba:	47b0      	blx	r6
 80152bc:	2800      	cmp	r0, #0
 80152be:	dc06      	bgt.n	80152ce <__sflush_r+0xfe>
 80152c0:	89a3      	ldrh	r3, [r4, #12]
 80152c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80152c6:	81a3      	strh	r3, [r4, #12]
 80152c8:	f04f 30ff 	mov.w	r0, #4294967295
 80152cc:	e78e      	b.n	80151ec <__sflush_r+0x1c>
 80152ce:	4407      	add	r7, r0
 80152d0:	eba8 0800 	sub.w	r8, r8, r0
 80152d4:	e7e9      	b.n	80152aa <__sflush_r+0xda>
 80152d6:	bf00      	nop
 80152d8:	20400001 	.word	0x20400001

080152dc <_fflush_r>:
 80152dc:	b538      	push	{r3, r4, r5, lr}
 80152de:	690b      	ldr	r3, [r1, #16]
 80152e0:	4605      	mov	r5, r0
 80152e2:	460c      	mov	r4, r1
 80152e4:	b913      	cbnz	r3, 80152ec <_fflush_r+0x10>
 80152e6:	2500      	movs	r5, #0
 80152e8:	4628      	mov	r0, r5
 80152ea:	bd38      	pop	{r3, r4, r5, pc}
 80152ec:	b118      	cbz	r0, 80152f6 <_fflush_r+0x1a>
 80152ee:	6983      	ldr	r3, [r0, #24]
 80152f0:	b90b      	cbnz	r3, 80152f6 <_fflush_r+0x1a>
 80152f2:	f000 f887 	bl	8015404 <__sinit>
 80152f6:	4b14      	ldr	r3, [pc, #80]	; (8015348 <_fflush_r+0x6c>)
 80152f8:	429c      	cmp	r4, r3
 80152fa:	d11b      	bne.n	8015334 <_fflush_r+0x58>
 80152fc:	686c      	ldr	r4, [r5, #4]
 80152fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015302:	2b00      	cmp	r3, #0
 8015304:	d0ef      	beq.n	80152e6 <_fflush_r+0xa>
 8015306:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8015308:	07d0      	lsls	r0, r2, #31
 801530a:	d404      	bmi.n	8015316 <_fflush_r+0x3a>
 801530c:	0599      	lsls	r1, r3, #22
 801530e:	d402      	bmi.n	8015316 <_fflush_r+0x3a>
 8015310:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015312:	f7ff fcda 	bl	8014cca <__retarget_lock_acquire_recursive>
 8015316:	4628      	mov	r0, r5
 8015318:	4621      	mov	r1, r4
 801531a:	f7ff ff59 	bl	80151d0 <__sflush_r>
 801531e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015320:	07da      	lsls	r2, r3, #31
 8015322:	4605      	mov	r5, r0
 8015324:	d4e0      	bmi.n	80152e8 <_fflush_r+0xc>
 8015326:	89a3      	ldrh	r3, [r4, #12]
 8015328:	059b      	lsls	r3, r3, #22
 801532a:	d4dd      	bmi.n	80152e8 <_fflush_r+0xc>
 801532c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801532e:	f7ff fccd 	bl	8014ccc <__retarget_lock_release_recursive>
 8015332:	e7d9      	b.n	80152e8 <_fflush_r+0xc>
 8015334:	4b05      	ldr	r3, [pc, #20]	; (801534c <_fflush_r+0x70>)
 8015336:	429c      	cmp	r4, r3
 8015338:	d101      	bne.n	801533e <_fflush_r+0x62>
 801533a:	68ac      	ldr	r4, [r5, #8]
 801533c:	e7df      	b.n	80152fe <_fflush_r+0x22>
 801533e:	4b04      	ldr	r3, [pc, #16]	; (8015350 <_fflush_r+0x74>)
 8015340:	429c      	cmp	r4, r3
 8015342:	bf08      	it	eq
 8015344:	68ec      	ldreq	r4, [r5, #12]
 8015346:	e7da      	b.n	80152fe <_fflush_r+0x22>
 8015348:	08015c5c 	.word	0x08015c5c
 801534c:	08015c7c 	.word	0x08015c7c
 8015350:	08015c3c 	.word	0x08015c3c

08015354 <std>:
 8015354:	2300      	movs	r3, #0
 8015356:	b510      	push	{r4, lr}
 8015358:	4604      	mov	r4, r0
 801535a:	e9c0 3300 	strd	r3, r3, [r0]
 801535e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015362:	6083      	str	r3, [r0, #8]
 8015364:	8181      	strh	r1, [r0, #12]
 8015366:	6643      	str	r3, [r0, #100]	; 0x64
 8015368:	81c2      	strh	r2, [r0, #14]
 801536a:	6183      	str	r3, [r0, #24]
 801536c:	4619      	mov	r1, r3
 801536e:	2208      	movs	r2, #8
 8015370:	305c      	adds	r0, #92	; 0x5c
 8015372:	f7fd fc3f 	bl	8012bf4 <memset>
 8015376:	4b05      	ldr	r3, [pc, #20]	; (801538c <std+0x38>)
 8015378:	6263      	str	r3, [r4, #36]	; 0x24
 801537a:	4b05      	ldr	r3, [pc, #20]	; (8015390 <std+0x3c>)
 801537c:	62a3      	str	r3, [r4, #40]	; 0x28
 801537e:	4b05      	ldr	r3, [pc, #20]	; (8015394 <std+0x40>)
 8015380:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015382:	4b05      	ldr	r3, [pc, #20]	; (8015398 <std+0x44>)
 8015384:	6224      	str	r4, [r4, #32]
 8015386:	6323      	str	r3, [r4, #48]	; 0x30
 8015388:	bd10      	pop	{r4, pc}
 801538a:	bf00      	nop
 801538c:	080156a1 	.word	0x080156a1
 8015390:	080156c3 	.word	0x080156c3
 8015394:	080156fb 	.word	0x080156fb
 8015398:	0801571f 	.word	0x0801571f

0801539c <_cleanup_r>:
 801539c:	4901      	ldr	r1, [pc, #4]	; (80153a4 <_cleanup_r+0x8>)
 801539e:	f000 b8af 	b.w	8015500 <_fwalk_reent>
 80153a2:	bf00      	nop
 80153a4:	080152dd 	.word	0x080152dd

080153a8 <__sfmoreglue>:
 80153a8:	b570      	push	{r4, r5, r6, lr}
 80153aa:	1e4a      	subs	r2, r1, #1
 80153ac:	2568      	movs	r5, #104	; 0x68
 80153ae:	4355      	muls	r5, r2
 80153b0:	460e      	mov	r6, r1
 80153b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80153b6:	f7fd fc75 	bl	8012ca4 <_malloc_r>
 80153ba:	4604      	mov	r4, r0
 80153bc:	b140      	cbz	r0, 80153d0 <__sfmoreglue+0x28>
 80153be:	2100      	movs	r1, #0
 80153c0:	e9c0 1600 	strd	r1, r6, [r0]
 80153c4:	300c      	adds	r0, #12
 80153c6:	60a0      	str	r0, [r4, #8]
 80153c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80153cc:	f7fd fc12 	bl	8012bf4 <memset>
 80153d0:	4620      	mov	r0, r4
 80153d2:	bd70      	pop	{r4, r5, r6, pc}

080153d4 <__sfp_lock_acquire>:
 80153d4:	4801      	ldr	r0, [pc, #4]	; (80153dc <__sfp_lock_acquire+0x8>)
 80153d6:	f7ff bc78 	b.w	8014cca <__retarget_lock_acquire_recursive>
 80153da:	bf00      	nop
 80153dc:	24004074 	.word	0x24004074

080153e0 <__sfp_lock_release>:
 80153e0:	4801      	ldr	r0, [pc, #4]	; (80153e8 <__sfp_lock_release+0x8>)
 80153e2:	f7ff bc73 	b.w	8014ccc <__retarget_lock_release_recursive>
 80153e6:	bf00      	nop
 80153e8:	24004074 	.word	0x24004074

080153ec <__sinit_lock_acquire>:
 80153ec:	4801      	ldr	r0, [pc, #4]	; (80153f4 <__sinit_lock_acquire+0x8>)
 80153ee:	f7ff bc6c 	b.w	8014cca <__retarget_lock_acquire_recursive>
 80153f2:	bf00      	nop
 80153f4:	2400406f 	.word	0x2400406f

080153f8 <__sinit_lock_release>:
 80153f8:	4801      	ldr	r0, [pc, #4]	; (8015400 <__sinit_lock_release+0x8>)
 80153fa:	f7ff bc67 	b.w	8014ccc <__retarget_lock_release_recursive>
 80153fe:	bf00      	nop
 8015400:	2400406f 	.word	0x2400406f

08015404 <__sinit>:
 8015404:	b510      	push	{r4, lr}
 8015406:	4604      	mov	r4, r0
 8015408:	f7ff fff0 	bl	80153ec <__sinit_lock_acquire>
 801540c:	69a3      	ldr	r3, [r4, #24]
 801540e:	b11b      	cbz	r3, 8015418 <__sinit+0x14>
 8015410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015414:	f7ff bff0 	b.w	80153f8 <__sinit_lock_release>
 8015418:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801541c:	6523      	str	r3, [r4, #80]	; 0x50
 801541e:	4b13      	ldr	r3, [pc, #76]	; (801546c <__sinit+0x68>)
 8015420:	4a13      	ldr	r2, [pc, #76]	; (8015470 <__sinit+0x6c>)
 8015422:	681b      	ldr	r3, [r3, #0]
 8015424:	62a2      	str	r2, [r4, #40]	; 0x28
 8015426:	42a3      	cmp	r3, r4
 8015428:	bf04      	itt	eq
 801542a:	2301      	moveq	r3, #1
 801542c:	61a3      	streq	r3, [r4, #24]
 801542e:	4620      	mov	r0, r4
 8015430:	f000 f820 	bl	8015474 <__sfp>
 8015434:	6060      	str	r0, [r4, #4]
 8015436:	4620      	mov	r0, r4
 8015438:	f000 f81c 	bl	8015474 <__sfp>
 801543c:	60a0      	str	r0, [r4, #8]
 801543e:	4620      	mov	r0, r4
 8015440:	f000 f818 	bl	8015474 <__sfp>
 8015444:	2200      	movs	r2, #0
 8015446:	60e0      	str	r0, [r4, #12]
 8015448:	2104      	movs	r1, #4
 801544a:	6860      	ldr	r0, [r4, #4]
 801544c:	f7ff ff82 	bl	8015354 <std>
 8015450:	68a0      	ldr	r0, [r4, #8]
 8015452:	2201      	movs	r2, #1
 8015454:	2109      	movs	r1, #9
 8015456:	f7ff ff7d 	bl	8015354 <std>
 801545a:	68e0      	ldr	r0, [r4, #12]
 801545c:	2202      	movs	r2, #2
 801545e:	2112      	movs	r1, #18
 8015460:	f7ff ff78 	bl	8015354 <std>
 8015464:	2301      	movs	r3, #1
 8015466:	61a3      	str	r3, [r4, #24]
 8015468:	e7d2      	b.n	8015410 <__sinit+0xc>
 801546a:	bf00      	nop
 801546c:	080158bc 	.word	0x080158bc
 8015470:	0801539d 	.word	0x0801539d

08015474 <__sfp>:
 8015474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015476:	4607      	mov	r7, r0
 8015478:	f7ff ffac 	bl	80153d4 <__sfp_lock_acquire>
 801547c:	4b1e      	ldr	r3, [pc, #120]	; (80154f8 <__sfp+0x84>)
 801547e:	681e      	ldr	r6, [r3, #0]
 8015480:	69b3      	ldr	r3, [r6, #24]
 8015482:	b913      	cbnz	r3, 801548a <__sfp+0x16>
 8015484:	4630      	mov	r0, r6
 8015486:	f7ff ffbd 	bl	8015404 <__sinit>
 801548a:	3648      	adds	r6, #72	; 0x48
 801548c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015490:	3b01      	subs	r3, #1
 8015492:	d503      	bpl.n	801549c <__sfp+0x28>
 8015494:	6833      	ldr	r3, [r6, #0]
 8015496:	b30b      	cbz	r3, 80154dc <__sfp+0x68>
 8015498:	6836      	ldr	r6, [r6, #0]
 801549a:	e7f7      	b.n	801548c <__sfp+0x18>
 801549c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80154a0:	b9d5      	cbnz	r5, 80154d8 <__sfp+0x64>
 80154a2:	4b16      	ldr	r3, [pc, #88]	; (80154fc <__sfp+0x88>)
 80154a4:	60e3      	str	r3, [r4, #12]
 80154a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80154aa:	6665      	str	r5, [r4, #100]	; 0x64
 80154ac:	f7ff fc0c 	bl	8014cc8 <__retarget_lock_init_recursive>
 80154b0:	f7ff ff96 	bl	80153e0 <__sfp_lock_release>
 80154b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80154b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80154bc:	6025      	str	r5, [r4, #0]
 80154be:	61a5      	str	r5, [r4, #24]
 80154c0:	2208      	movs	r2, #8
 80154c2:	4629      	mov	r1, r5
 80154c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80154c8:	f7fd fb94 	bl	8012bf4 <memset>
 80154cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80154d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80154d4:	4620      	mov	r0, r4
 80154d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80154d8:	3468      	adds	r4, #104	; 0x68
 80154da:	e7d9      	b.n	8015490 <__sfp+0x1c>
 80154dc:	2104      	movs	r1, #4
 80154de:	4638      	mov	r0, r7
 80154e0:	f7ff ff62 	bl	80153a8 <__sfmoreglue>
 80154e4:	4604      	mov	r4, r0
 80154e6:	6030      	str	r0, [r6, #0]
 80154e8:	2800      	cmp	r0, #0
 80154ea:	d1d5      	bne.n	8015498 <__sfp+0x24>
 80154ec:	f7ff ff78 	bl	80153e0 <__sfp_lock_release>
 80154f0:	230c      	movs	r3, #12
 80154f2:	603b      	str	r3, [r7, #0]
 80154f4:	e7ee      	b.n	80154d4 <__sfp+0x60>
 80154f6:	bf00      	nop
 80154f8:	080158bc 	.word	0x080158bc
 80154fc:	ffff0001 	.word	0xffff0001

08015500 <_fwalk_reent>:
 8015500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015504:	4606      	mov	r6, r0
 8015506:	4688      	mov	r8, r1
 8015508:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801550c:	2700      	movs	r7, #0
 801550e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015512:	f1b9 0901 	subs.w	r9, r9, #1
 8015516:	d505      	bpl.n	8015524 <_fwalk_reent+0x24>
 8015518:	6824      	ldr	r4, [r4, #0]
 801551a:	2c00      	cmp	r4, #0
 801551c:	d1f7      	bne.n	801550e <_fwalk_reent+0xe>
 801551e:	4638      	mov	r0, r7
 8015520:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015524:	89ab      	ldrh	r3, [r5, #12]
 8015526:	2b01      	cmp	r3, #1
 8015528:	d907      	bls.n	801553a <_fwalk_reent+0x3a>
 801552a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801552e:	3301      	adds	r3, #1
 8015530:	d003      	beq.n	801553a <_fwalk_reent+0x3a>
 8015532:	4629      	mov	r1, r5
 8015534:	4630      	mov	r0, r6
 8015536:	47c0      	blx	r8
 8015538:	4307      	orrs	r7, r0
 801553a:	3568      	adds	r5, #104	; 0x68
 801553c:	e7e9      	b.n	8015512 <_fwalk_reent+0x12>

0801553e <__swhatbuf_r>:
 801553e:	b570      	push	{r4, r5, r6, lr}
 8015540:	460e      	mov	r6, r1
 8015542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015546:	2900      	cmp	r1, #0
 8015548:	b096      	sub	sp, #88	; 0x58
 801554a:	4614      	mov	r4, r2
 801554c:	461d      	mov	r5, r3
 801554e:	da07      	bge.n	8015560 <__swhatbuf_r+0x22>
 8015550:	2300      	movs	r3, #0
 8015552:	602b      	str	r3, [r5, #0]
 8015554:	89b3      	ldrh	r3, [r6, #12]
 8015556:	061a      	lsls	r2, r3, #24
 8015558:	d410      	bmi.n	801557c <__swhatbuf_r+0x3e>
 801555a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801555e:	e00e      	b.n	801557e <__swhatbuf_r+0x40>
 8015560:	466a      	mov	r2, sp
 8015562:	f000 f903 	bl	801576c <_fstat_r>
 8015566:	2800      	cmp	r0, #0
 8015568:	dbf2      	blt.n	8015550 <__swhatbuf_r+0x12>
 801556a:	9a01      	ldr	r2, [sp, #4]
 801556c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015570:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015574:	425a      	negs	r2, r3
 8015576:	415a      	adcs	r2, r3
 8015578:	602a      	str	r2, [r5, #0]
 801557a:	e7ee      	b.n	801555a <__swhatbuf_r+0x1c>
 801557c:	2340      	movs	r3, #64	; 0x40
 801557e:	2000      	movs	r0, #0
 8015580:	6023      	str	r3, [r4, #0]
 8015582:	b016      	add	sp, #88	; 0x58
 8015584:	bd70      	pop	{r4, r5, r6, pc}
	...

08015588 <__smakebuf_r>:
 8015588:	898b      	ldrh	r3, [r1, #12]
 801558a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801558c:	079d      	lsls	r5, r3, #30
 801558e:	4606      	mov	r6, r0
 8015590:	460c      	mov	r4, r1
 8015592:	d507      	bpl.n	80155a4 <__smakebuf_r+0x1c>
 8015594:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015598:	6023      	str	r3, [r4, #0]
 801559a:	6123      	str	r3, [r4, #16]
 801559c:	2301      	movs	r3, #1
 801559e:	6163      	str	r3, [r4, #20]
 80155a0:	b002      	add	sp, #8
 80155a2:	bd70      	pop	{r4, r5, r6, pc}
 80155a4:	ab01      	add	r3, sp, #4
 80155a6:	466a      	mov	r2, sp
 80155a8:	f7ff ffc9 	bl	801553e <__swhatbuf_r>
 80155ac:	9900      	ldr	r1, [sp, #0]
 80155ae:	4605      	mov	r5, r0
 80155b0:	4630      	mov	r0, r6
 80155b2:	f7fd fb77 	bl	8012ca4 <_malloc_r>
 80155b6:	b948      	cbnz	r0, 80155cc <__smakebuf_r+0x44>
 80155b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80155bc:	059a      	lsls	r2, r3, #22
 80155be:	d4ef      	bmi.n	80155a0 <__smakebuf_r+0x18>
 80155c0:	f023 0303 	bic.w	r3, r3, #3
 80155c4:	f043 0302 	orr.w	r3, r3, #2
 80155c8:	81a3      	strh	r3, [r4, #12]
 80155ca:	e7e3      	b.n	8015594 <__smakebuf_r+0xc>
 80155cc:	4b0d      	ldr	r3, [pc, #52]	; (8015604 <__smakebuf_r+0x7c>)
 80155ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80155d0:	89a3      	ldrh	r3, [r4, #12]
 80155d2:	6020      	str	r0, [r4, #0]
 80155d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80155d8:	81a3      	strh	r3, [r4, #12]
 80155da:	9b00      	ldr	r3, [sp, #0]
 80155dc:	6163      	str	r3, [r4, #20]
 80155de:	9b01      	ldr	r3, [sp, #4]
 80155e0:	6120      	str	r0, [r4, #16]
 80155e2:	b15b      	cbz	r3, 80155fc <__smakebuf_r+0x74>
 80155e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80155e8:	4630      	mov	r0, r6
 80155ea:	f000 f8d1 	bl	8015790 <_isatty_r>
 80155ee:	b128      	cbz	r0, 80155fc <__smakebuf_r+0x74>
 80155f0:	89a3      	ldrh	r3, [r4, #12]
 80155f2:	f023 0303 	bic.w	r3, r3, #3
 80155f6:	f043 0301 	orr.w	r3, r3, #1
 80155fa:	81a3      	strh	r3, [r4, #12]
 80155fc:	89a0      	ldrh	r0, [r4, #12]
 80155fe:	4305      	orrs	r5, r0
 8015600:	81a5      	strh	r5, [r4, #12]
 8015602:	e7cd      	b.n	80155a0 <__smakebuf_r+0x18>
 8015604:	0801539d 	.word	0x0801539d

08015608 <_malloc_usable_size_r>:
 8015608:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801560c:	1f18      	subs	r0, r3, #4
 801560e:	2b00      	cmp	r3, #0
 8015610:	bfbc      	itt	lt
 8015612:	580b      	ldrlt	r3, [r1, r0]
 8015614:	18c0      	addlt	r0, r0, r3
 8015616:	4770      	bx	lr

08015618 <_raise_r>:
 8015618:	291f      	cmp	r1, #31
 801561a:	b538      	push	{r3, r4, r5, lr}
 801561c:	4604      	mov	r4, r0
 801561e:	460d      	mov	r5, r1
 8015620:	d904      	bls.n	801562c <_raise_r+0x14>
 8015622:	2316      	movs	r3, #22
 8015624:	6003      	str	r3, [r0, #0]
 8015626:	f04f 30ff 	mov.w	r0, #4294967295
 801562a:	bd38      	pop	{r3, r4, r5, pc}
 801562c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801562e:	b112      	cbz	r2, 8015636 <_raise_r+0x1e>
 8015630:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015634:	b94b      	cbnz	r3, 801564a <_raise_r+0x32>
 8015636:	4620      	mov	r0, r4
 8015638:	f000 f830 	bl	801569c <_getpid_r>
 801563c:	462a      	mov	r2, r5
 801563e:	4601      	mov	r1, r0
 8015640:	4620      	mov	r0, r4
 8015642:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015646:	f000 b817 	b.w	8015678 <_kill_r>
 801564a:	2b01      	cmp	r3, #1
 801564c:	d00a      	beq.n	8015664 <_raise_r+0x4c>
 801564e:	1c59      	adds	r1, r3, #1
 8015650:	d103      	bne.n	801565a <_raise_r+0x42>
 8015652:	2316      	movs	r3, #22
 8015654:	6003      	str	r3, [r0, #0]
 8015656:	2001      	movs	r0, #1
 8015658:	e7e7      	b.n	801562a <_raise_r+0x12>
 801565a:	2400      	movs	r4, #0
 801565c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015660:	4628      	mov	r0, r5
 8015662:	4798      	blx	r3
 8015664:	2000      	movs	r0, #0
 8015666:	e7e0      	b.n	801562a <_raise_r+0x12>

08015668 <raise>:
 8015668:	4b02      	ldr	r3, [pc, #8]	; (8015674 <raise+0xc>)
 801566a:	4601      	mov	r1, r0
 801566c:	6818      	ldr	r0, [r3, #0]
 801566e:	f7ff bfd3 	b.w	8015618 <_raise_r>
 8015672:	bf00      	nop
 8015674:	24000188 	.word	0x24000188

08015678 <_kill_r>:
 8015678:	b538      	push	{r3, r4, r5, lr}
 801567a:	4d07      	ldr	r5, [pc, #28]	; (8015698 <_kill_r+0x20>)
 801567c:	2300      	movs	r3, #0
 801567e:	4604      	mov	r4, r0
 8015680:	4608      	mov	r0, r1
 8015682:	4611      	mov	r1, r2
 8015684:	602b      	str	r3, [r5, #0]
 8015686:	f7eb fda5 	bl	80011d4 <_kill>
 801568a:	1c43      	adds	r3, r0, #1
 801568c:	d102      	bne.n	8015694 <_kill_r+0x1c>
 801568e:	682b      	ldr	r3, [r5, #0]
 8015690:	b103      	cbz	r3, 8015694 <_kill_r+0x1c>
 8015692:	6023      	str	r3, [r4, #0]
 8015694:	bd38      	pop	{r3, r4, r5, pc}
 8015696:	bf00      	nop
 8015698:	24004068 	.word	0x24004068

0801569c <_getpid_r>:
 801569c:	f7eb bd92 	b.w	80011c4 <_getpid>

080156a0 <__sread>:
 80156a0:	b510      	push	{r4, lr}
 80156a2:	460c      	mov	r4, r1
 80156a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80156a8:	f000 f894 	bl	80157d4 <_read_r>
 80156ac:	2800      	cmp	r0, #0
 80156ae:	bfab      	itete	ge
 80156b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80156b2:	89a3      	ldrhlt	r3, [r4, #12]
 80156b4:	181b      	addge	r3, r3, r0
 80156b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80156ba:	bfac      	ite	ge
 80156bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80156be:	81a3      	strhlt	r3, [r4, #12]
 80156c0:	bd10      	pop	{r4, pc}

080156c2 <__swrite>:
 80156c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156c6:	461f      	mov	r7, r3
 80156c8:	898b      	ldrh	r3, [r1, #12]
 80156ca:	05db      	lsls	r3, r3, #23
 80156cc:	4605      	mov	r5, r0
 80156ce:	460c      	mov	r4, r1
 80156d0:	4616      	mov	r6, r2
 80156d2:	d505      	bpl.n	80156e0 <__swrite+0x1e>
 80156d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80156d8:	2302      	movs	r3, #2
 80156da:	2200      	movs	r2, #0
 80156dc:	f000 f868 	bl	80157b0 <_lseek_r>
 80156e0:	89a3      	ldrh	r3, [r4, #12]
 80156e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80156e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80156ea:	81a3      	strh	r3, [r4, #12]
 80156ec:	4632      	mov	r2, r6
 80156ee:	463b      	mov	r3, r7
 80156f0:	4628      	mov	r0, r5
 80156f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80156f6:	f000 b817 	b.w	8015728 <_write_r>

080156fa <__sseek>:
 80156fa:	b510      	push	{r4, lr}
 80156fc:	460c      	mov	r4, r1
 80156fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015702:	f000 f855 	bl	80157b0 <_lseek_r>
 8015706:	1c43      	adds	r3, r0, #1
 8015708:	89a3      	ldrh	r3, [r4, #12]
 801570a:	bf15      	itete	ne
 801570c:	6560      	strne	r0, [r4, #84]	; 0x54
 801570e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015712:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015716:	81a3      	strheq	r3, [r4, #12]
 8015718:	bf18      	it	ne
 801571a:	81a3      	strhne	r3, [r4, #12]
 801571c:	bd10      	pop	{r4, pc}

0801571e <__sclose>:
 801571e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015722:	f000 b813 	b.w	801574c <_close_r>
	...

08015728 <_write_r>:
 8015728:	b538      	push	{r3, r4, r5, lr}
 801572a:	4d07      	ldr	r5, [pc, #28]	; (8015748 <_write_r+0x20>)
 801572c:	4604      	mov	r4, r0
 801572e:	4608      	mov	r0, r1
 8015730:	4611      	mov	r1, r2
 8015732:	2200      	movs	r2, #0
 8015734:	602a      	str	r2, [r5, #0]
 8015736:	461a      	mov	r2, r3
 8015738:	f7eb fd83 	bl	8001242 <_write>
 801573c:	1c43      	adds	r3, r0, #1
 801573e:	d102      	bne.n	8015746 <_write_r+0x1e>
 8015740:	682b      	ldr	r3, [r5, #0]
 8015742:	b103      	cbz	r3, 8015746 <_write_r+0x1e>
 8015744:	6023      	str	r3, [r4, #0]
 8015746:	bd38      	pop	{r3, r4, r5, pc}
 8015748:	24004068 	.word	0x24004068

0801574c <_close_r>:
 801574c:	b538      	push	{r3, r4, r5, lr}
 801574e:	4d06      	ldr	r5, [pc, #24]	; (8015768 <_close_r+0x1c>)
 8015750:	2300      	movs	r3, #0
 8015752:	4604      	mov	r4, r0
 8015754:	4608      	mov	r0, r1
 8015756:	602b      	str	r3, [r5, #0]
 8015758:	f7eb fd8f 	bl	800127a <_close>
 801575c:	1c43      	adds	r3, r0, #1
 801575e:	d102      	bne.n	8015766 <_close_r+0x1a>
 8015760:	682b      	ldr	r3, [r5, #0]
 8015762:	b103      	cbz	r3, 8015766 <_close_r+0x1a>
 8015764:	6023      	str	r3, [r4, #0]
 8015766:	bd38      	pop	{r3, r4, r5, pc}
 8015768:	24004068 	.word	0x24004068

0801576c <_fstat_r>:
 801576c:	b538      	push	{r3, r4, r5, lr}
 801576e:	4d07      	ldr	r5, [pc, #28]	; (801578c <_fstat_r+0x20>)
 8015770:	2300      	movs	r3, #0
 8015772:	4604      	mov	r4, r0
 8015774:	4608      	mov	r0, r1
 8015776:	4611      	mov	r1, r2
 8015778:	602b      	str	r3, [r5, #0]
 801577a:	f7eb fd8a 	bl	8001292 <_fstat>
 801577e:	1c43      	adds	r3, r0, #1
 8015780:	d102      	bne.n	8015788 <_fstat_r+0x1c>
 8015782:	682b      	ldr	r3, [r5, #0]
 8015784:	b103      	cbz	r3, 8015788 <_fstat_r+0x1c>
 8015786:	6023      	str	r3, [r4, #0]
 8015788:	bd38      	pop	{r3, r4, r5, pc}
 801578a:	bf00      	nop
 801578c:	24004068 	.word	0x24004068

08015790 <_isatty_r>:
 8015790:	b538      	push	{r3, r4, r5, lr}
 8015792:	4d06      	ldr	r5, [pc, #24]	; (80157ac <_isatty_r+0x1c>)
 8015794:	2300      	movs	r3, #0
 8015796:	4604      	mov	r4, r0
 8015798:	4608      	mov	r0, r1
 801579a:	602b      	str	r3, [r5, #0]
 801579c:	f7eb fd89 	bl	80012b2 <_isatty>
 80157a0:	1c43      	adds	r3, r0, #1
 80157a2:	d102      	bne.n	80157aa <_isatty_r+0x1a>
 80157a4:	682b      	ldr	r3, [r5, #0]
 80157a6:	b103      	cbz	r3, 80157aa <_isatty_r+0x1a>
 80157a8:	6023      	str	r3, [r4, #0]
 80157aa:	bd38      	pop	{r3, r4, r5, pc}
 80157ac:	24004068 	.word	0x24004068

080157b0 <_lseek_r>:
 80157b0:	b538      	push	{r3, r4, r5, lr}
 80157b2:	4d07      	ldr	r5, [pc, #28]	; (80157d0 <_lseek_r+0x20>)
 80157b4:	4604      	mov	r4, r0
 80157b6:	4608      	mov	r0, r1
 80157b8:	4611      	mov	r1, r2
 80157ba:	2200      	movs	r2, #0
 80157bc:	602a      	str	r2, [r5, #0]
 80157be:	461a      	mov	r2, r3
 80157c0:	f7eb fd82 	bl	80012c8 <_lseek>
 80157c4:	1c43      	adds	r3, r0, #1
 80157c6:	d102      	bne.n	80157ce <_lseek_r+0x1e>
 80157c8:	682b      	ldr	r3, [r5, #0]
 80157ca:	b103      	cbz	r3, 80157ce <_lseek_r+0x1e>
 80157cc:	6023      	str	r3, [r4, #0]
 80157ce:	bd38      	pop	{r3, r4, r5, pc}
 80157d0:	24004068 	.word	0x24004068

080157d4 <_read_r>:
 80157d4:	b538      	push	{r3, r4, r5, lr}
 80157d6:	4d07      	ldr	r5, [pc, #28]	; (80157f4 <_read_r+0x20>)
 80157d8:	4604      	mov	r4, r0
 80157da:	4608      	mov	r0, r1
 80157dc:	4611      	mov	r1, r2
 80157de:	2200      	movs	r2, #0
 80157e0:	602a      	str	r2, [r5, #0]
 80157e2:	461a      	mov	r2, r3
 80157e4:	f7eb fd10 	bl	8001208 <_read>
 80157e8:	1c43      	adds	r3, r0, #1
 80157ea:	d102      	bne.n	80157f2 <_read_r+0x1e>
 80157ec:	682b      	ldr	r3, [r5, #0]
 80157ee:	b103      	cbz	r3, 80157f2 <_read_r+0x1e>
 80157f0:	6023      	str	r3, [r4, #0]
 80157f2:	bd38      	pop	{r3, r4, r5, pc}
 80157f4:	24004068 	.word	0x24004068

080157f8 <_init>:
 80157f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157fa:	bf00      	nop
 80157fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80157fe:	bc08      	pop	{r3}
 8015800:	469e      	mov	lr, r3
 8015802:	4770      	bx	lr

08015804 <_fini>:
 8015804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015806:	bf00      	nop
 8015808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801580a:	bc08      	pop	{r3}
 801580c:	469e      	mov	lr, r3
 801580e:	4770      	bx	lr
