package app

// pcb_route_critical.go — the P7.0 critical-net-first flow as ONE command
// (issue #127). The design-flow ladder says: power gets COPPER AREA first
// (planes on 4-layer, pours on 2-layer), differential pairs get routed
// deterministically and LOCKED, and only the remaining ordinary signals go to
// the auto-route tier. That flow used to be hand-assembled from power-planes /
// manual pcb line / track-lock commands — so it got skipped (#43 R2).
//
//	easyeda pcb route-critical            # power → diff → lock
//	easyeda pcb route-critical --dry-run  # plan + pair identification only
//	easyeda pcb track-lock --net USB_DP,USB_DM        # standalone lock
//
// Diff pairs come from TWO sources, deduplicated:
//   - the circuit-block library's `signals` maps (type=diff_pair — USB_D 90Ω,
//     RS485_AB 120Ω …): declarative, carries impedance + length_match;
//   - a conservative name-pattern scan of the LIVE nets (X_DP/X_DM, X_P/X_N,
//     X+/X−) for boards without block provenance.
//
// v1 scope: pairs are routed with the existing short-route planner (same-layer
// L-hops, 45° corners, obstacle-aware) net-by-net, then MEASURED — total length
// per side, skew vs the pair's budget (block length_match_mm, default 5 mil).
// Out-of-budget skew is REPORTED loudly, not serpentine-tuned (the pairs this
// project routes are connector→chip short runs where "成对、尽量短、≤5mil skew"
// is the spec — issue #127). True coupled/serpentine routing stays on the
// roadmap.

import (
	"encoding/json"
	"fmt"
	"io"
	"math"
	"os"
	"sort"
	"strings"

	"github.com/spf13/cobra"
	"github.com/zhoushoujianwork/easyeda-agent/internal/blocks"
	"github.com/zhoushoujianwork/easyeda-agent/internal/spec"
)

// ── diff-pair identification ────────────────────────────────────────────────

type rcDiffPair struct {
	Name         string  `json:"name"`
	NetP         string  `json:"netP"`
	NetN         string  `json:"netN"`
	Source       string  `json:"source"` // "block:<id>" | "name-pattern"
	ImpedanceOhm float64 `json:"impedanceOhm,omitempty"`
	SkewLimitMil float64 `json:"skewLimitMil"`
}

const rcDefaultSkewMil = 5.0
const milPerMM = 39.3701

// rcPairSuffixes are the conservative name-pattern transforms: a net ending in
// the P-form pairs with the same stem ending in the N-form. Longest first so
// "_DP" wins over "P".
var rcPairSuffixes = []struct{ p, n string }{
	{"_DP", "_DM"},
	{"DP", "DM"},
	{"_P", "_N"},
	{"D+", "D-"},
	{"+", "-"},
}

// identifyDiffPairsByName pattern-pairs the live net list. Case-insensitive;
// returns pairs with the ORIGINAL net spellings.
func identifyDiffPairsByName(liveNets []string) []rcDiffPair {
	byUpper := map[string]string{}
	for _, n := range liveNets {
		byUpper[strings.ToUpper(n)] = n
	}
	seen := map[string]bool{}
	var out []rcDiffPair
	var uppers []string
	for u := range byUpper {
		uppers = append(uppers, u)
	}
	sort.Strings(uppers) // deterministic
	for _, u := range uppers {
		for _, sfx := range rcPairSuffixes {
			if !strings.HasSuffix(u, sfx.p) {
				continue
			}
			stem := strings.TrimSuffix(u, sfx.p)
			partner := stem + sfx.n
			if pn, ok := byUpper[partner]; ok {
				key := u + "|" + partner
				if seen[key] {
					break
				}
				seen[key] = true
				name := strings.Trim(stem, "_")
				if name == "" {
					name = byUpper[u] + "/" + pn
				}
				out = append(out, rcDiffPair{
					Name: name, NetP: byUpper[u], NetN: pn,
					Source: "name-pattern", SkewLimitMil: rcDefaultSkewMil,
				})
				break
			}
		}
	}
	return out
}

// identifyDiffPairsFromBlocks resolves the block library's diff_pair signal
// declarations against the live nets. A 2-net group pairs directly (RS485 A/B);
// a larger group (USB hub DN1_DP…DN4_DM) pairs by the name patterns within it.
func identifyDiffPairsFromBlocks(liveNets []string) []rcDiffPair {
	byUpper := map[string]string{}
	for _, n := range liveNets {
		byUpper[strings.ToUpper(n)] = n
	}
	all, err := blocks.Load()
	if err != nil {
		return nil
	}
	var out []rcDiffPair
	for _, b := range all {
		var doc struct {
			Signals map[string]struct {
				Nets          []string `json:"nets"`
				Type          string   `json:"type"`
				ImpedanceOhm  float64  `json:"impedance_ohm"`
				LengthMatchMM float64  `json:"length_match_mm"`
			} `json:"signals"`
		}
		if json.Unmarshal(b.Raw, &doc) != nil {
			continue
		}
		var sigNames []string
		for name := range doc.Signals {
			sigNames = append(sigNames, name)
		}
		sort.Strings(sigNames) // deterministic
		for _, sigName := range sigNames {
			sig := doc.Signals[sigName]
			if sig.Type != "diff_pair" {
				continue
			}
			// Resolve declared names against live nets.
			var live []string
			for _, n := range sig.Nets {
				if ln, ok := byUpper[strings.ToUpper(strings.TrimSpace(n))]; ok {
					live = append(live, ln)
				}
			}
			skew := rcDefaultSkewMil
			if sig.LengthMatchMM > 0 {
				skew = sig.LengthMatchMM * milPerMM
			}
			emit := func(p, n string) {
				out = append(out, rcDiffPair{
					Name: sigName, NetP: p, NetN: n,
					Source: "block:" + b.ID, ImpedanceOhm: sig.ImpedanceOhm, SkewLimitMil: skew,
				})
			}
			if len(live) == 2 {
				emit(live[0], live[1])
				continue
			}
			if len(live) > 2 {
				// Pair within the group by the P/N suffix patterns.
				for _, sub := range identifyDiffPairsByName(live) {
					out = append(out, rcDiffPair{
						Name: sigName + ":" + sub.Name, NetP: sub.NetP, NetN: sub.NetN,
						Source: "block:" + b.ID, ImpedanceOhm: sig.ImpedanceOhm, SkewLimitMil: skew,
					})
				}
			}
		}
	}
	return out
}

// identifyDiffPairs merges the block-informed and name-pattern sources; the
// block source wins on metadata (impedance / skew budget) when both find the
// same net pair.
func identifyDiffPairs(liveNets []string) []rcDiffPair {
	pairKey := func(p rcDiffPair) string {
		a, b := strings.ToUpper(p.NetP), strings.ToUpper(p.NetN)
		if a > b {
			a, b = b, a
		}
		return a + "|" + b
	}
	seen := map[string]bool{}
	var out []rcDiffPair
	for _, p := range identifyDiffPairsFromBlocks(liveNets) {
		if k := pairKey(p); !seen[k] {
			seen[k] = true
			out = append(out, p)
		}
	}
	for _, p := range identifyDiffPairsByName(liveNets) {
		if k := pairKey(p); !seen[k] {
			seen[k] = true
			out = append(out, p)
		}
	}
	return out
}

// ── pair routing + measurement ──────────────────────────────────────────────

type rcPairResult struct {
	rcDiffPair
	Status     string   `json:"status"` // routed | already-routed | partial | unroutable
	Segments   int      `json:"segments"`
	LenPMil    float64  `json:"lenPMil"`
	LenNMil    float64  `json:"lenNMil"`
	SkewMil    float64  `json:"skewMil"`
	WithinSkew bool     `json:"withinSkew"`
	Diags      []string `json:"diags,omitempty"`
	Segs       []rtSeg  `json:"-"`
	Vias       []rtVia  `json:"-"`
	Notes      []string `json:"notes,omitempty"`
}

func rtSegLen(s rtSeg) float64 { return math.Hypot(s.X2-s.X1, s.Y2-s.Y1) }

// planPairRoute routes ONE pair with the short-route planner by masking every
// other net as already-routed. Returns the plan + per-net lengths.
func planPairRoute(comps []apComp, pair rcDiffPair, routed map[string]bool, opt rtOptions) rcPairResult {
	res := rcPairResult{rcDiffPair: pair}
	mask := map[string]bool{}
	for k, v := range routed {
		mask[k] = v
	}
	// Collect every live net from pads; mark all but the pair as routed so the
	// planner touches ONLY these two nets.
	want := map[string]bool{strings.ToUpper(pair.NetP): true, strings.ToUpper(pair.NetN): true}
	for _, c := range comps {
		for _, p := range c.pads {
			n := strings.TrimSpace(p.net)
			if n == "" || want[strings.ToUpper(n)] {
				continue
			}
			mask[n] = true
		}
	}
	if routed[pair.NetP] || routed[pair.NetN] {
		res.Status = "already-routed"
		return res
	}
	segs, vias, diags := planShortRoutes(comps, mask, opt)
	res.Segs, res.Vias = segs, vias
	res.Segments = len(segs)
	for _, s := range segs {
		switch strings.ToUpper(s.Net) {
		case strings.ToUpper(pair.NetP):
			res.LenPMil += rtSegLen(s)
		case strings.ToUpper(pair.NetN):
			res.LenNMil += rtSegLen(s)
		}
	}
	for _, d := range diags {
		res.Diags = append(res.Diags, fmt.Sprintf("%s: %s", d.Net, d.Reason))
	}
	res.SkewMil = math.Abs(res.LenPMil - res.LenNMil)
	res.WithinSkew = res.SkewMil <= pair.SkewLimitMil
	switch {
	case res.LenPMil > 0 && res.LenNMil > 0:
		res.Status = "routed"
	case res.LenPMil > 0 || res.LenNMil > 0:
		res.Status = "partial"
	default:
		res.Status = "unroutable"
	}
	if !res.WithinSkew && res.Status == "routed" {
		res.Notes = append(res.Notes, fmt.Sprintf(
			"skew %.1fmil exceeds the %.1fmil budget — shorten the longer side or equalize by hand (v1 does not serpentine-tune)",
			res.SkewMil, res.SkewLimitMil))
	}
	res.LenPMil, res.LenNMil, res.SkewMil = round1(res.LenPMil), round1(res.LenNMil), round1(res.SkewMil)
	return res
}

// ── commands ────────────────────────────────────────────────────────────────

func splitCSVList(items []string) []string {
	var out []string
	for _, s := range items {
		for _, p := range strings.Split(s, ",") {
			if p = strings.TrimSpace(p); p != "" {
				out = append(out, p)
			}
		}
	}
	return out
}

// newPcbRouteCriticalCmd builds `pcb route-critical` — the P7.0 orchestrator.
func newPcbRouteCriticalCmd(cfg *appConfig, window *string, stdout, stderr io.Writer) *cobra.Command {
	var (
		skipPower, skipDiff, noLock, dryRun bool
		allowStackupChange                  bool
		forceReason, forceUnsafeReason      string
		specPath                            string
	)
	c := &cobra.Command{
		Use:   "route-critical",
		Short: "P7.0 critical nets first: power copper → diff pairs routed+measured → locked (issue #127)",
		Long: `One command for the design-flow P7.0 ladder — the two net classes an
auto-router handles worst are done deterministically FIRST, then locked:

  1. power   4+ copper layers → 'pcb power-planes' (inner GND plane + power layer)
             2 layers         → 'pcb power-pour'   (GND both sides + local rail pours)
  2. diff    pairs identified from the circuit-block signals maps (USB_D 90Ω,
             RS485_AB 120Ω … with their length_match budgets) plus a conservative
             name-pattern scan (X_DP/X_DM, X_P/X_N, X+/X−); each pair routed with
             45° corners on its pads' layer, lengths measured, skew checked
             against the pair's budget (default 5mil) — out-of-budget is REPORTED,
             not silently accepted (v1 does not serpentine-tune);
  3. lock    'pcb.track.lock' on every routed pair net, so the later auto-route /
             rip-up tier cannot destroy the guaranteed copper.

Then hand the REST to the normal tier (route-short / user-clicked native
auto-route per the P7 ladder). Same stage gate as route-short; --dry-run plans
and identifies without mutating.`,
		Example: `  easyeda pcb route-critical --project ceshi --dry-run
  easyeda pcb route-critical --project ceshi
  easyeda pcb route-critical --project ceshi --skip-power   # pairs only`,
		Args: cobra.NoArgs,
		RunE: func(cmd *cobra.Command, args []string) error {
			// S0 spec 的 stackup.layers(若有)是本次运行的层数**权威**。先读,
			// 读不动就早死,别等到板子已经被前面的步骤写过。
			declared := 0
			if specPath != "" {
				raw, rerr := os.ReadFile(specPath)
				if rerr != nil {
					return fmt.Errorf("read spec: %w", rerr)
				}
				s0, perr := spec.Parse(raw)
				if perr != nil {
					return perr
				}
				if s0.Stackup != nil {
					declared = s0.Stackup.Layers
				}
			}
			// ADR-0004 Decision 4: dry-run 必须纯计算 —— 机械保证,Mutates 派发直接被拒。
			if dryRun {
				defer setDispatchDryRun(true)()
			}
			if !dryRun {
				if err := gateRouteCommand(cfg, *window, "route-critical", forceReason, forceUnsafeReason, stderr); err != nil {
					return err
				}
			}
			out := map[string]any{"ok": true, "dryRun": dryRun}

			// ── 1. power ───────────────────────────────────────────────────
			// powerWrote 记「第 1 步真的往板上写了铜吗」—— 第 2 步那批读要不要带
			// 写后回读放行位,完全由它决定(见下面 rcAfterPower 的注释)。
			powerWrote := false
			if skipPower {
				out["power"] = "skipped (--skip-power)"
			} else {
				copper, copperSrc := copperLayerCount(cfg, *window, stderr)
				out["copperLayerCount"] = copper
				out["copperLayerCountSource"] = copperSrc
				// spec 说了算:S0 的 stackup.layers 是**人写下的意图**,活板与它不
				// 一致时 route-critical 不改板 —— 它是布线命令,不是叠层命令(T-11)。
				if declared > 0 {
					out["copperLayerCountDeclared"] = declared
					if declared != copper {
						return fmt.Errorf(
							"stackup conflict: spec declares %d copper layer(s) but the board reads %d (%s).\n"+
								"route-critical routes, it does not re-stack a board. Fix one of the two first:\n"+
								"  board  → easyeda pcb stackup set --layers %d   (changes the PCB!)\n"+
								"  spec   → set stackup.layers to %d in %s",
							declared, copper, copperSrc, declared, copper, specPath)
					}
					copperSrc = "spec (confirmed against " + copperSrc + ")"
				}
				if copper >= 4 {
					out["power"] = fmt.Sprintf("power-planes (%d-layer, from %s)", copper, copperSrc)
					if err := runPowerPlanes(cfg, *window, 15, 16, true, dryRun, allowStackupChange, stderr, stderr); err != nil {
						return fmt.Errorf("power step (power-planes): %w", err)
					}
				} else {
					out["power"] = fmt.Sprintf("power-pour (%d-layer, from %s)", copper, copperSrc)
					if err := runPowerPour(cfg, *window, "both", "pour", railMargin, 0, true, true, dryRun, stderr, stderr); err != nil {
						return fmt.Errorf("power step (power-pour): %w", err)
					}
				}
				powerWrote = !dryRun
			}

			// rcAfterPower 是第 2 步各处读的**条件**放行理由(stale_read_optin.go)。
			//
			// 为什么是条件的:第 1 步的两条配方都以 pcb.pour.rebuild 收尾,而
			// rebuild 会**清掉** STALE_READ 门(daemon/stalereads.go pcbStaleClears)
			// —— 所以顺风路径上第 2 步本来就读得到。但 rebuild 只是 best-effort:
			// power-planes 里它失败只打一行警告,power-pour 里 created==0 干脆不调用。
			// 那两条岔路上门是关着的,而第 2 步是**整块**被拦(components.list 一失败
			// 就 return err),整条命令死在自己刚写的铜上。
			//
			// 为什么不无条件放行:--skip-power / --dry-run 时第 1 步一个字节都没写,
			// 此刻若还带着放行位,读到的就不是「本命令刚写下的东西」,而是把一块**开跑
			// 前就脏**的板子的旧状态放进来当规划输入 —— 那正是铁律 5 要防的。
			// 空理由 = staleReadOptIn 原样返回 cfg = 不放行。
			rcAfterPower := func(what string) string {
				if !powerWrote {
					return ""
				}
				return "route-critical 写后回读:电源步刚画完铜,差分规划要看含它在内的板面 · " + what
			}

			// ── 2. diff pairs ──────────────────────────────────────────────
			var pairResults []rcPairResult
			var lockNets []string
			if skipDiff {
				out["diff"] = "skipped (--skip-diff)"
			} else {
				res, err := requestAction(staleReadOptIn(cfg, rcAfterPower("引脚网表")),
					"pcb.components.list", *window, map[string]any{"includePads": true})
				if err != nil {
					if isStaleRead(err) {
						return fmt.Errorf("%w —— %s", err, staleReadNextStep("route-critical 差分步的引脚读"))
					}
					return err
				}
				comps := parseApComps(res.Result)
				liveNets := map[string]bool{}
				for _, c := range comps {
					for _, p := range c.pads {
						if n := strings.TrimSpace(p.net); n != "" {
							liveNets[n] = true
						}
					}
				}
				var netList []string
				for n := range liveNets {
					netList = append(netList, n)
				}
				sort.Strings(netList)
				pairs := identifyDiffPairs(netList)

				routed := map[string]bool{}
				if lr, err := requestAction(staleReadOptIn(cfg, rcAfterPower("已布网统计")),
					"pcb.line.list", *window, nil); err == nil {
					routed = parseRoutedNets(lr.Result)
				}
				rules := fetchPcbRules(staleReadOptIn(cfg, rcAfterPower("线宽/间距规则")), *window)
				opt := defaultRtOptions()
				opt.signalWidth = rules.clampWidth(rules.trackWidthMil)
				opt.netClassWidths = netClassWidthTable(rules)
				opt.corner = "45"      // chamfered corners — diff-pair hygiene
				opt.multilayer = false // pairs stay on their pads' layer (vias hurt the pair)
				opt.skipPower = true
				opt.avoid = true
				opt.clearance = rules.clearanceMil
				// 障碍集三读同样条件放行:差分对必须绕开电源步刚画的缝合过孔/桩线,
				// 拿 reload 前的旧障碍集规划 = 直接压在自己刚画的铜上。
				if bt, err := fetchPcbTracks(staleReadOptIn(cfg, rcAfterPower("走线障碍集")), *window); err == nil {
					for _, t := range bt {
						opt.existing = append(opt.existing, rtSeg{Net: t.Net, X1: t.X1, Y1: t.Y1, X2: t.X2, Y2: t.Y2, Layer: t.Layer, Width: t.Width})
					}
				}
				if bv, err := fetchPcbVias(staleReadOptIn(cfg, rcAfterPower("过孔障碍集")), *window); err == nil {
					for _, v := range bv {
						opt.existingVias = append(opt.existingVias, obVia{net: v.Net, x: v.X, y: v.Y, r: v.Dia / 2})
					}
				}
				if sl, err := fetchPcbSlots(staleReadOptIn(cfg, rcAfterPower("板面开槽")), *window); err == nil {
					opt.slots = sl
				}

				drawnTotal := 0
				var failures []map[string]any
				for _, pair := range pairs {
					pr := planPairRoute(comps, pair, routed, opt)
					if !dryRun && pr.Status != "already-routed" {
						for _, s := range pr.Segs {
							payload := map[string]any{"startX": s.X1, "startY": s.Y1, "endX": s.X2, "endY": s.Y2, "net": s.Net, "layer": s.Layer}
							if s.Width > 0 {
								payload["lineWidth"] = s.Width
							}
							if _, err := requestAction(cfg, "pcb.line.create", *window, payload); err != nil {
								failures = append(failures, map[string]any{"net": s.Net, "error": err.Error()})
								continue
							}
							drawnTotal++
						}
					}
					if pr.Status == "routed" || pr.Status == "already-routed" || pr.Status == "partial" {
						lockNets = append(lockNets, pair.NetP, pair.NetN)
					}
					// The plan payload (Segs) stays out of the JSON; the summary carries the verdict.
					pairResults = append(pairResults, pr)
				}
				out["diffPairs"] = pairResults
				out["diffSegmentsDrawn"] = drawnTotal
				if len(failures) > 0 {
					out["diffFailures"] = failures
				}
				if len(pairs) == 0 {
					out["diff"] = "no diff pairs identified (blocks signals + name patterns)"
				}
			}

			// ── 3. lock ────────────────────────────────────────────────────
			if noLock || dryRun || len(lockNets) == 0 {
				if noLock {
					out["lock"] = "skipped (--no-lock)"
				} else if len(lockNets) == 0 {
					out["lock"] = "nothing to lock"
				} else {
					out["lock"] = "skipped (dry-run)"
				}
			} else {
				lres, err := requestAction(cfg, "pcb.track.lock", *window, map[string]any{"net": dedupeStrings(lockNets), "locked": true})
				if err != nil {
					fmt.Fprintf(stderr, "warning: lock step failed: %v — lock by hand: pcb track-lock --net %s\n", err, strings.Join(dedupeStrings(lockNets), ","))
					out["lock"] = "FAILED: " + err.Error()
				} else {
					out["lock"] = lres.Result
					out["lockedNets"] = dedupeStrings(lockNets)
				}
			}

			fmt.Fprintln(stderr, "next: the REMAINING ordinary signals go to the normal tier — sparse: `pcb route-short`; dense: ask the user to click native auto-route (P7 ladder)")
			enc := json.NewEncoder(stdout)
			enc.SetIndent("", "  ")
			return enc.Encode(out)
		},
	}
	c.Flags().BoolVar(&skipPower, "skip-power", false, "skip the power copper step")
	c.Flags().BoolVar(&skipDiff, "skip-diff", false, "skip the diff-pair step")
	c.Flags().BoolVar(&noLock, "no-lock", false, "do not lock the routed pair nets")
	c.Flags().BoolVar(&dryRun, "dry-run", false, "plan + identify without mutating")
	c.Flags().StringVar(&forceReason, "force", "", "bypass SOFT gate gaps only (audited, per-run) — same tiering as route-short (#132)")
	c.Flags().StringVar(&forceUnsafeReason, "force-unsafe", "", "bypass EVERYTHING incl. an unconfirmed skeleton (audited, per-run)")
	c.Flags().StringVar(&specPath, "spec", "", "S0 spec JSON — its stackup.layers is AUTHORITATIVE: when the live board\n"+
		"disagrees the command refuses instead of re-stacking the board")
	c.Flags().BoolVar(&allowStackupChange, "allow-stackup-change", false,
		"permit the power step to CHANGE the board's copper layer count (pcb stackup set).\n"+
			"Off by default: route-critical routes, it does not re-stack a board (T-11)")
	return c
}

func dedupeStrings(in []string) []string {
	seen := map[string]bool{}
	var out []string
	for _, s := range in {
		if s == "" || seen[s] {
			continue
		}
		seen[s] = true
		out = append(out, s)
	}
	sort.Strings(out)
	return out
}

// copperLayerTypes 是 pcb.layers.list 里算「铜层」的 type 值。
//
// 实测(EasyEDA Pro 3.2.135,2 层板)的 type 取值与 @jlceda/pro-api-types 的
// EPCB_LayerType 枚举**不一致**:外层不叫 SIGNAL 而是 TOP / BOTTOM,只有内层
// Inner1..Inner32 才叫 SIGNAL(内电层是 PLANE)。四个值都收下,才既算得到外层、
// 又不漏掉内层。
var copperLayerTypes = map[string]bool{"TOP": true, "BOTTOM": true, "SIGNAL": true, "PLANE": true}

// copperLayerCountFromResult 从一份 pcb.layers.list 的 result 里读出**已启用**的
// 铜层数,并说明这个数字的出处。ok=false 表示这份 result 里没有可信证据。
//
// 优先用平台自己的 copperLayerCount 字段(连接器直接转发
// eda.pcb_Layer.getTheNumberOfCopperLayers()),它就是叠层对话框里的那个数。
// 读不到时才退回数 layers[]:只数 copperLayerTypes 里的 type,且 layerStatus 必须
// 不是 0(EPCB_LayerStatus.NOT_USED,即「不使用」)。
//
// 这个 layerStatus 过滤是 T-11 的根。实测 2 层板的 pcb.layers.list 回 260 条 layer,
// 其中 Inner1..Inner32 全是 type=SIGNAL、layerStatus=0(未启用),而真正的两层铜是
// type=TOP / BOTTOM。老实现只数 SIGNAL|PLANE 又不看 layerStatus,于是**任何**板子
// 都数出 32 —— 一块 2 层板被判成 >=4 层,走进 power-planes,而 power-planes 头一件
// 事就是 pcb.stackup.set{count:4},把一块已下单的 2 层板改成了 4 层。
func copperLayerCountFromResult(result map[string]any) (int, string, bool) {
	if v, ok := asFloatOK(result["copperLayerCount"]); ok && v >= 2 {
		return int(v), "pcb.layers.list.copperLayerCount", true
	}
	raw, _ := result["layers"].([]any)
	n := 0
	for _, ri := range raw {
		m, ok := ri.(map[string]any)
		if !ok {
			continue
		}
		if !copperLayerTypes[strings.ToUpper(asString(m["type"]))] {
			continue
		}
		// 缺 layerStatus 时按「启用」算 —— 只有明确的 NOT_USED(0) 才排除。
		if st, ok := asFloatOK(m["layerStatus"]); ok && st == 0 {
			continue
		}
		n++
	}
	if n < 2 {
		return 0, "", false
	}
	return n, "pcb.layers.list.layers[] (enabled copper)", true
}

// copperLayerCount 读活板的已启用铜层数,返回层数与它的出处(出处进回执,让
// 「为什么走了这条电源分支」事后可复查);读不到时按 2 层降级。
//
// 这个「读不到就当 2 层」的兜底在 STALE_READ 门下变得危险:板子若在本命令开跑前
// 就脏(上一条命令写完没 reload),这一读会被门拒掉,于是一块 4 层板被静默当成 2
// 层 —— 走的是 power-pour 而不是 power-planes,两条电源轨挤同一层,正是内电层要
// 解决的那个冲突。**这一读按设计不放行**(它是命令入口的规划读,不是写后回读),
// 所以唯一负责任的做法是把兜底说出来,别让分档决策静默走偏。
func copperLayerCount(cfg *appConfig, window string, stderr io.Writer) (int, string) {
	res, err := requestAction(cfg, "pcb.layers.list", window, nil)
	if err != nil {
		if isStaleRead(err) {
			fmt.Fprintf(stderr, "⚠ route-critical: 读不到叠层 —— %s\n   现在按 2 层降级(将走 power-pour 而不是 power-planes);若这是 4 层板,先 reload 再重跑\n",
				staleReadNextStep("route-critical 的叠层入口读"))
		} else {
			fmt.Fprintf(stderr, "⚠ route-critical: 读不到叠层(%v)—— 按 2 层降级(将走 power-pour 而不是 power-planes)\n", err)
		}
		return 2, "unreadable — fell back to 2"
	}
	n, src, ok := copperLayerCountFromResult(res.Result)
	if !ok {
		fmt.Fprintln(stderr, "⚠ route-critical: pcb.layers.list 里没有可信的铜层证据 —— 按 2 层降级(将走 power-pour)")
		return 2, "no copper evidence — fell back to 2"
	}
	return n, src
}

// currentCopperLayerCount 是 copperLayerCount 的静默版:同一份证据、同一套判据,
// 但不写 stderr —— 给「决定要不要改板」这种非入口读用(pcb_powerplanes.go)。
func currentCopperLayerCount(cfg *appConfig, window string) (int, string, bool) {
	res, err := requestAction(cfg, "pcb.layers.list", window, nil)
	if err != nil {
		return 0, "", false
	}
	return copperLayerCountFromResult(res.Result)
}
