
lte_mac_module.ko:     file format elf32-powerpc


Disassembly of section .text:

00000000 <__fsm_tm_stop>:
	pB->tm_state = FSM_TM_STOP;
	pB->evQ = 0;
	hrtimer_init(&pB->timer, CLOCK_MONOTONIC, HRTIMER_MODE_ABS); 
}
static void __fsm_tm_stop()
{
       0:	94 21 ff f0 	stwu    r1,-16(r1)
       4:	7c 08 02 a6 	mflr    r0
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	pB->tm_state = FSM_TM_STOP;
       8:	3d 20 00 00 	lis     r9,0
	pB->tm_state = FSM_TM_STOP;
	pB->evQ = 0;
	hrtimer_init(&pB->timer, CLOCK_MONOTONIC, HRTIMER_MODE_ABS); 
}
static void __fsm_tm_stop()
{
       c:	90 01 00 14 	stw     r0,20(r1)
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	pB->tm_state = FSM_TM_STOP;
      10:	39 29 00 00 	addi    r9,r9,0
      14:	38 00 00 00 	li      r0,0
      18:	90 09 02 28 	stw     r0,552(r9)
	hrtimer_try_to_cancel(&pB->timer);
      1c:	38 69 02 30 	addi    r3,r9,560
      20:	48 00 00 01 	bl      20 <__fsm_tm_stop+0x20>
}
      24:	80 01 00 14 	lwz     r0,20(r1)
      28:	38 21 00 10 	addi    r1,r1,16
      2c:	7c 08 03 a6 	mtlr    r0
      30:	4e 80 00 20 	blr

00000034 <__fsm_skb_netrx>:
{
	fsm_pkt_destroy(pkptr);
}

static void __fsm_skb_netrx(unsigned long data)
{
      34:	94 21 ff e0 	stwu    r1,-32(r1)
      38:	7c 08 02 a6 	mflr    r0
      3c:	bf 81 00 10 	stmw    r28,16(r1)
      40:	3f a0 00 00 	lis     r29,0
      44:	3b bd 00 00 	addi    r29,r29,0
      48:	90 01 00 24 	stw     r0,36(r1)
      4c:	3b fd 02 b8 	addi    r31,r29,696
      50:	48 00 00 20 	b       70 <__fsm_skb_netrx+0x3c>
		spin_unlock_irqrestore(&fsm_core.rx_queue_lock, flags);
		break;
		}
	else
		{
		pkptr = skb_dequeue(fsm_core.rx_queue);
      54:	48 00 00 01 	bl      54 <__fsm_skb_netrx+0x20>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
      58:	7f 84 e3 78 	mr      r4,r28
      5c:	7c 7e 1b 78 	mr      r30,r3
      60:	7f e3 fb 78 	mr      r3,r31
      64:	48 00 00 01 	bl      64 <__fsm_skb_netrx+0x30>
		spin_unlock_irqrestore(&fsm_core.rx_queue_lock, flags);
		NETIF_RX(pkptr);
      68:	7f c3 f3 78 	mr      r3,r30
      6c:	48 00 00 01 	bl      6c <__fsm_skb_netrx+0x38>
	unsigned long flags;


	while(1)
	{
	spin_lock_irqsave(&fsm_core.rx_queue_lock, flags);
      70:	7f e3 fb 78 	mr      r3,r31
      74:	48 00 00 01 	bl      74 <__fsm_skb_netrx+0x40>
	if(skb_queue_empty(fsm_core.rx_queue))
      78:	81 3d 02 9c 	lwz     r9,668(r29)
	unsigned long flags;


	while(1)
	{
	spin_lock_irqsave(&fsm_core.rx_queue_lock, flags);
      7c:	7c 7c 1b 78 	mr      r28,r3
	if(skb_queue_empty(fsm_core.rx_queue))
      80:	80 09 00 00 	lwz     r0,0(r9)
		spin_unlock_irqrestore(&fsm_core.rx_queue_lock, flags);
		break;
		}
	else
		{
		pkptr = skb_dequeue(fsm_core.rx_queue);
      84:	7d 23 4b 78 	mr      r3,r9


	while(1)
	{
	spin_lock_irqsave(&fsm_core.rx_queue_lock, flags);
	if(skb_queue_empty(fsm_core.rx_queue))
      88:	7f 80 48 00 	cmpw    cr7,r0,r9
      8c:	40 9e ff c8 	bne+    cr7,54 <__fsm_skb_netrx+0x20>
      90:	7f e3 fb 78 	mr      r3,r31
      94:	7f 84 e3 78 	mr      r4,r28
      98:	48 00 00 01 	bl      98 <__fsm_skb_netrx+0x64>
		NETIF_RX(pkptr);
		}
	}
//	fsm_printf("__fsm_skb_netrx() packet receive\n");
	return;
}
      9c:	80 01 00 24 	lwz     r0,36(r1)
      a0:	bb 81 00 10 	lmw     r28,16(r1)
      a4:	38 21 00 20 	addi    r1,r1,32
      a8:	7c 08 03 a6 	mtlr    r0
      ac:	4e 80 00 20 	blr

000000b0 <__fsm_skb_xmit>:

static void __fsm_skb_xmit(unsigned long data)
{
      b0:	94 21 ff e0 	stwu    r1,-32(r1)
      b4:	7c 08 02 a6 	mflr    r0
      b8:	bf 81 00 10 	stmw    r28,16(r1)
      bc:	3f a0 00 00 	lis     r29,0
      c0:	3b bd 00 00 	addi    r29,r29,0
      c4:	90 01 00 24 	stw     r0,36(r1)
      c8:	3b fd 02 b0 	addi    r31,r29,688
      cc:	48 00 00 20 	b       ec <__fsm_skb_xmit+0x3c>
		spin_unlock_irqrestore(&fsm_core.tx_queue_lock, flags);
		break;
		}
	else
		{
		pkptr = skb_dequeue(fsm_core.tx_queue);
      d0:	48 00 00 01 	bl      d0 <__fsm_skb_xmit+0x20>
      d4:	7f 84 e3 78 	mr      r4,r28
      d8:	7c 7e 1b 78 	mr      r30,r3
      dc:	7f e3 fb 78 	mr      r3,r31
      e0:	48 00 00 01 	bl      e0 <__fsm_skb_xmit+0x30>
		spin_unlock_irqrestore(&fsm_core.tx_queue_lock, flags);
//		fsm_octets_print(pkptr->data, pkptr->len);
		DEV_QUEUE_XMIT(pkptr);
      e4:	7f c3 f3 78 	mr      r3,r30
      e8:	48 00 00 01 	bl      e8 <__fsm_skb_xmit+0x38>
{
	FSM_PKT* pkptr;
	unsigned long flags;
	while(1)
	{
	spin_lock_irqsave(&fsm_core.tx_queue_lock, flags);
      ec:	7f e3 fb 78 	mr      r3,r31
      f0:	48 00 00 01 	bl      f0 <__fsm_skb_xmit+0x40>
	if(skb_queue_empty(fsm_core.tx_queue))
      f4:	81 3d 02 98 	lwz     r9,664(r29)
{
	FSM_PKT* pkptr;
	unsigned long flags;
	while(1)
	{
	spin_lock_irqsave(&fsm_core.tx_queue_lock, flags);
      f8:	7c 7c 1b 78 	mr      r28,r3
	if(skb_queue_empty(fsm_core.tx_queue))
      fc:	80 09 00 00 	lwz     r0,0(r9)
		spin_unlock_irqrestore(&fsm_core.tx_queue_lock, flags);
		break;
		}
	else
		{
		pkptr = skb_dequeue(fsm_core.tx_queue);
     100:	7d 23 4b 78 	mr      r3,r9
	FSM_PKT* pkptr;
	unsigned long flags;
	while(1)
	{
	spin_lock_irqsave(&fsm_core.tx_queue_lock, flags);
	if(skb_queue_empty(fsm_core.tx_queue))
     104:	7f 80 48 00 	cmpw    cr7,r0,r9
     108:	40 9e ff c8 	bne+    cr7,d0 <__fsm_skb_xmit+0x20>
     10c:	7f e3 fb 78 	mr      r3,r31
     110:	7f 84 e3 78 	mr      r4,r28
     114:	48 00 00 01 	bl      114 <__fsm_skb_xmit+0x64>
		DEV_QUEUE_XMIT(pkptr);
		}
	}
//	fsm_printf("__fsm_skb_xmit() packet send\n");
	return;
}
     118:	80 01 00 24 	lwz     r0,36(r1)
     11c:	bb 81 00 10 	lmw     r28,16(r1)
     120:	38 21 00 20 	addi    r1,r1,32
     124:	7c 08 03 a6 	mtlr    r0
     128:	4e 80 00 20 	blr

0000012c <__fsm_skb_pending_xmit>:
//	fsm_pkt_destroy(pkptr);
	return;
}

static void __fsm_skb_pending_xmit(FSM_PKT* pkptr, NETDEV* dev, u16 protocol)
{
     12c:	94 21 ff e0 	stwu    r1,-32(r1)
     130:	7c 08 02 a6 	mflr    r0
     134:	bf 81 00 10 	stmw    r28,16(r1)
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
     138:	3f e0 00 00 	lis     r31,0
     13c:	3b ff 00 00 	addi    r31,r31,0
     140:	90 01 00 24 	stw     r0,36(r1)
     144:	3b bf 02 b0 	addi    r29,r31,688
     148:	7c 7e 1b 78 	mr      r30,r3
	SKBUFF* skb;
	unsigned long flags;
	skb = (SKBUFF*)pkptr;
	skb->dev = dev;
	skb->protocol = protocol;
     14c:	b0 a3 00 66 	sth     r5,102(r3)
static void __fsm_skb_pending_xmit(FSM_PKT* pkptr, NETDEV* dev, u16 protocol)
{
	SKBUFF* skb;
	unsigned long flags;
	skb = (SKBUFF*)pkptr;
	skb->dev = dev;
     150:	90 83 00 14 	stw     r4,20(r3)
	skb->protocol = protocol;
	spin_lock_irqsave(&fsm_core.tx_queue_lock, flags);
     154:	7f a3 eb 78 	mr      r3,r29
     158:	48 00 00 01 	bl      158 <__fsm_skb_pending_xmit+0x2c>
	skb_queue_tail(fsm_core.tx_queue, pkptr);
     15c:	7f c4 f3 78 	mr      r4,r30
	SKBUFF* skb;
	unsigned long flags;
	skb = (SKBUFF*)pkptr;
	skb->dev = dev;
	skb->protocol = protocol;
	spin_lock_irqsave(&fsm_core.tx_queue_lock, flags);
     160:	7c 7c 1b 78 	mr      r28,r3
	skb_queue_tail(fsm_core.tx_queue, pkptr);
     164:	80 7f 02 98 	lwz     r3,664(r31)
     168:	48 00 00 01 	bl      168 <__fsm_skb_pending_xmit+0x3c>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
     16c:	7f a3 eb 78 	mr      r3,r29
     170:	7f 84 e3 78 	mr      r4,r28
     174:	48 00 00 01 	bl      174 <__fsm_skb_pending_xmit+0x48>
	spin_unlock_irqrestore(&fsm_core.tx_queue_lock, flags);
	tasklet_schedule(fsm_core.tx_tsklt);
     178:	80 7f 02 a0 	lwz     r3,672(r31)
	: "r" (mask), "r" (p)				\
	: "cc", "memory");				\
	return (old & mask);				\
}

DEFINE_TESTOP(test_and_set_bits, or, PPC_RELEASE_BARRIER,
     17c:	38 00 00 01 	li      r0,1

extern void __tasklet_schedule(struct tasklet_struct *t);

static inline void tasklet_schedule(struct tasklet_struct *t)
{
	if (!test_and_set_bit(TASKLET_STATE_SCHED, &t->state))
     180:	39 23 00 04 	addi    r9,r3,4
     184:	7c 00 04 ac 	sync    
     188:	7d 60 48 28 	lwarx   r11,0,r9
     18c:	7d 6a 03 78 	or      r10,r11,r0
     190:	7d 40 49 2d 	stwcx.  r10,0,r9
     194:	40 a2 ff f4 	bne-    188 <__fsm_skb_pending_xmit+0x5c>
     198:	4c 00 01 2c 	isync
     19c:	71 60 00 01 	andi.   r0,r11,1
     1a0:	40 a2 00 08 	bne+    1a8 <__fsm_skb_pending_xmit+0x7c>
		__tasklet_schedule(t);
     1a4:	48 00 00 01 	bl      1a4 <__fsm_skb_pending_xmit+0x78>
//	fsm_pkt_destroy(pkptr);
	return;
}
     1a8:	80 01 00 24 	lwz     r0,36(r1)
     1ac:	bb 81 00 10 	lmw     r28,16(r1)
     1b0:	38 21 00 20 	addi    r1,r1,32
     1b4:	7c 08 03 a6 	mtlr    r0
     1b8:	4e 80 00 20 	blr

000001bc <__fsm_skb_pending_netrx>:
	SKBUFF* skb;
	unsigned long flags;
	skb = (SKBUFF*)pkptr;
	skb->protocol = protocol;
	skb->dev = dev;
	if(skb->protocol == htons(ETH_P_IP))
     1bc:	2f 85 08 00 	cmpwi   cr7,r5,2048
	fsm_core.ioctrl_cmd = INVALIDE;
	return;
}

static void __fsm_skb_pending_netrx(FSM_PKT* pkptr, NETDEV* dev, u16 protocol)
{
     1c0:	94 21 ff e0 	stwu    r1,-32(r1)
     1c4:	7c 08 02 a6 	mflr    r0
     1c8:	bf 81 00 10 	stmw    r28,16(r1)
     1cc:	7c 7f 1b 78 	mr      r31,r3
     1d0:	90 01 00 24 	stw     r0,36(r1)
	SKBUFF* skb;
	unsigned long flags;
	skb = (SKBUFF*)pkptr;
	skb->protocol = protocol;
     1d4:	b0 a3 00 66 	sth     r5,102(r3)
	skb->dev = dev;
     1d8:	90 83 00 14 	stw     r4,20(r3)
	if(skb->protocol == htons(ETH_P_IP))
     1dc:	41 9e 00 78 	beq-    cr7,254 <__fsm_skb_pending_netrx+0x98>
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
     1e0:	3f c0 00 00 	lis     r30,0
     1e4:	3b de 00 00 	addi    r30,r30,0
     1e8:	3b be 02 b8 	addi    r29,r30,696
	{
		skb->ip_summed = CHECKSUM_UNNECESSARY;
	}
	spin_lock_irqsave(&fsm_core.rx_queue_lock, flags);
     1ec:	7f a3 eb 78 	mr      r3,r29
     1f0:	48 00 00 01 	bl      1f0 <__fsm_skb_pending_netrx+0x34>
	skb_queue_tail(fsm_core.rx_queue, pkptr);
     1f4:	7f e4 fb 78 	mr      r4,r31
	skb->dev = dev;
	if(skb->protocol == htons(ETH_P_IP))
	{
		skb->ip_summed = CHECKSUM_UNNECESSARY;
	}
	spin_lock_irqsave(&fsm_core.rx_queue_lock, flags);
     1f8:	7c 7c 1b 78 	mr      r28,r3
	skb_queue_tail(fsm_core.rx_queue, pkptr);
     1fc:	80 7e 02 9c 	lwz     r3,668(r30)
     200:	48 00 00 01 	bl      200 <__fsm_skb_pending_netrx+0x44>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
     204:	7f a3 eb 78 	mr      r3,r29
     208:	7f 84 e3 78 	mr      r4,r28
     20c:	48 00 00 01 	bl      20c <__fsm_skb_pending_netrx+0x50>
	spin_unlock_irqrestore(&fsm_core.rx_queue_lock, flags);
	tasklet_schedule(fsm_core.rx_tsklt);
     210:	80 7e 02 a4 	lwz     r3,676(r30)
     214:	38 00 00 01 	li      r0,1

extern void __tasklet_schedule(struct tasklet_struct *t);

static inline void tasklet_schedule(struct tasklet_struct *t)
{
	if (!test_and_set_bit(TASKLET_STATE_SCHED, &t->state))
     218:	39 23 00 04 	addi    r9,r3,4
     21c:	7c 00 04 ac 	sync    
     220:	7d 60 48 28 	lwarx   r11,0,r9
     224:	7d 6a 03 78 	or      r10,r11,r0
     228:	7d 40 49 2d 	stwcx.  r10,0,r9
     22c:	40 a2 ff f4 	bne-    220 <__fsm_skb_pending_netrx+0x64>
     230:	4c 00 01 2c 	isync
     234:	71 60 00 01 	andi.   r0,r11,1
     238:	40 a2 00 08 	bne+    240 <__fsm_skb_pending_netrx+0x84>
		__tasklet_schedule(t);
     23c:	48 00 00 01 	bl      23c <__fsm_skb_pending_netrx+0x80>
//	fsm_pkt_destroy(pkptr);
	return;
}
     240:	80 01 00 24 	lwz     r0,36(r1)
     244:	bb 81 00 10 	lmw     r28,16(r1)
     248:	38 21 00 20 	addi    r1,r1,32
     24c:	7c 08 03 a6 	mtlr    r0
     250:	4e 80 00 20 	blr
	skb = (SKBUFF*)pkptr;
	skb->protocol = protocol;
	skb->dev = dev;
	if(skb->protocol == htons(ETH_P_IP))
	{
		skb->ip_summed = CHECKSUM_UNNECESSARY;
     254:	80 03 00 64 	lwz     r0,100(r3)
     258:	39 20 00 01 	li      r9,1
     25c:	51 20 e0 86 	rlwimi  r0,r9,28,2,3
     260:	90 03 00 64 	stw     r0,100(r3)
     264:	4b ff ff 7c 	b       1e0 <__fsm_skb_pending_netrx+0x24>

00000268 <__fsm_tm_restart>:
	spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);
	return FSM_EXEC_FAIL;
}

static void __fsm_tm_restart()
{
     268:	94 21 ff e0 	stwu    r1,-32(r1)
     26c:	7c 08 02 a6 	mflr    r0
     270:	bf c1 00 18 	stmw    r30,24(r1)
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	if(!(pB->evQ))
     274:	3f e0 00 00 	lis     r31,0
     278:	3b ff 00 00 	addi    r31,r31,0
	spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);
	return FSM_EXEC_FAIL;
}

static void __fsm_tm_restart()
{
     27c:	90 01 00 24 	stw     r0,36(r1)
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	if(!(pB->evQ))
     280:	81 3f 02 60 	lwz     r9,608(r31)
     284:	2f 89 00 00 	cmpwi   cr7,r9,0
     288:	41 9e 00 c4 	beq-    cr7,34c <__fsm_tm_restart+0xe4>
	{
		pB->tm_state = FSM_TM_STOP;
		return;
	}
	if(pB->tm_state == FSM_TM_STOP)
     28c:	80 1f 02 28 	lwz     r0,552(r31)
     290:	2f 80 00 00 	cmpwi   cr7,r0,0
     294:	41 9e 00 20 	beq-    cr7,2b4 <__fsm_tm_restart+0x4c>
	{	
		pB->timer.function = __fsm_tm_expire;
		hrtimer_start(&pB->timer, pB->evQ->expire, HRTIMER_MODE_ABS);
		pB->tm_state = FSM_TM_RUN;
	}
	else if(pB->tm_state == FSM_TM_RUN)
     298:	2f 80 00 01 	cmpwi   cr7,r0,1
     29c:	41 9e 00 60 	beq-    cr7,2fc <__fsm_tm_restart+0x94>
	{	
		hrtimer_cancel(&pB->timer);
		pB->timer.function = __fsm_tm_expire;
		hrtimer_start(&pB->timer, pB->evQ->expire, HRTIMER_MODE_ABS);
	}
}
     2a0:	80 01 00 24 	lwz     r0,36(r1)
     2a4:	bb c1 00 18 	lmw     r30,24(r1)
     2a8:	38 21 00 20 	addi    r1,r1,32
     2ac:	7c 08 03 a6 	mtlr    r0
     2b0:	4e 80 00 20 	blr
		pB->tm_state = FSM_TM_STOP;
		return;
	}
	if(pB->tm_state == FSM_TM_STOP)
	{	
		pB->timer.function = __fsm_tm_expire;
     2b4:	3d 60 00 00 	lis     r11,0
     2b8:	38 0b 0a 2c 	addi    r0,r11,2604
     2bc:	90 1f 02 50 	stw     r0,592(r31)
		hrtimer_start(&pB->timer, pB->evQ->expire, HRTIMER_MODE_ABS);
     2c0:	7c 24 0b 78 	mr      r4,r1
     2c4:	38 7f 02 30 	addi    r3,r31,560
     2c8:	81 49 00 0c 	lwz     r10,12(r9)
     2cc:	38 a0 00 00 	li      r5,0
     2d0:	81 29 00 08 	lwz     r9,8(r9)
     2d4:	95 24 00 08 	stwu    r9,8(r4)
     2d8:	91 44 00 04 	stw     r10,4(r4)
     2dc:	48 00 00 01 	bl      2dc <__fsm_tm_restart+0x74>
		pB->tm_state = FSM_TM_RUN;
     2e0:	38 00 00 01 	li      r0,1
     2e4:	90 1f 02 28 	stw     r0,552(r31)
	{	
		hrtimer_cancel(&pB->timer);
		pB->timer.function = __fsm_tm_expire;
		hrtimer_start(&pB->timer, pB->evQ->expire, HRTIMER_MODE_ABS);
	}
}
     2e8:	80 01 00 24 	lwz     r0,36(r1)
     2ec:	bb c1 00 18 	lmw     r30,24(r1)
     2f0:	38 21 00 20 	addi    r1,r1,32
     2f4:	7c 08 03 a6 	mtlr    r0
     2f8:	4e 80 00 20 	blr
		hrtimer_start(&pB->timer, pB->evQ->expire, HRTIMER_MODE_ABS);
		pB->tm_state = FSM_TM_RUN;
	}
	else if(pB->tm_state == FSM_TM_RUN)
	{	
		hrtimer_cancel(&pB->timer);
     2fc:	3b df 02 30 	addi    r30,r31,560
     300:	7f c3 f3 78 	mr      r3,r30
     304:	48 00 00 01 	bl      304 <__fsm_tm_restart+0x9c>
		pB->timer.function = __fsm_tm_expire;
     308:	3d 20 00 00 	lis     r9,0
     30c:	38 09 0a 2c 	addi    r0,r9,2604
		hrtimer_start(&pB->timer, pB->evQ->expire, HRTIMER_MODE_ABS);
     310:	81 3f 02 60 	lwz     r9,608(r31)
		pB->tm_state = FSM_TM_RUN;
	}
	else if(pB->tm_state == FSM_TM_RUN)
	{	
		hrtimer_cancel(&pB->timer);
		pB->timer.function = __fsm_tm_expire;
     314:	90 1f 02 50 	stw     r0,592(r31)
		hrtimer_start(&pB->timer, pB->evQ->expire, HRTIMER_MODE_ABS);
     318:	7c 24 0b 78 	mr      r4,r1
     31c:	7f c3 f3 78 	mr      r3,r30
     320:	81 49 00 0c 	lwz     r10,12(r9)
     324:	38 a0 00 00 	li      r5,0
     328:	81 29 00 08 	lwz     r9,8(r9)
     32c:	95 24 00 08 	stwu    r9,8(r4)
     330:	91 44 00 04 	stw     r10,4(r4)
     334:	48 00 00 01 	bl      334 <__fsm_tm_restart+0xcc>
	}
}
     338:	80 01 00 24 	lwz     r0,36(r1)
     33c:	bb c1 00 18 	lmw     r30,24(r1)
     340:	38 21 00 20 	addi    r1,r1,32
     344:	7c 08 03 a6 	mtlr    r0
     348:	4e 80 00 20 	blr
{
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	if(!(pB->evQ))
	{
		pB->tm_state = FSM_TM_STOP;
     34c:	91 3f 02 28 	stw     r9,552(r31)
	{	
		hrtimer_cancel(&pB->timer);
		pB->timer.function = __fsm_tm_expire;
		hrtimer_start(&pB->timer, pB->evQ->expire, HRTIMER_MODE_ABS);
	}
}
     350:	80 01 00 24 	lwz     r0,36(r1)
     354:	bb c1 00 18 	lmw     r30,24(r1)
     358:	38 21 00 20 	addi    r1,r1,32
     35c:	7c 08 03 a6 	mtlr    r0
     360:	4e 80 00 20 	blr

00000364 <__fsm_do_ioctl>:


static void __fsm_do_ioctl(unsigned long data)
{
     364:	94 21 ff e0 	stwu    r1,-32(r1)
     368:	7c 08 02 a6 	mflr    r0
     36c:	bf 41 00 08 	stmw    r26,8(r1)
 * list_empty - tests whether a list is empty
 * @head: the list to test.
 */
static inline int list_empty(const struct list_head *head)
{
	return head->next == head;
     370:	3f 80 00 00 	lis     r28,0
     374:	3b 9c 00 00 	addi    r28,r28,0
     378:	90 01 00 24 	stw     r0,36(r1)
     37c:	7f 9d e3 78 	mr      r29,r28
     380:	87 fd 02 c0 	lwzu    r31,704(r29)
	struct evioctl* ev_ptr;
	unsigned long flags;
	while(!list_empty(&fsm_core.do_ioctl_list))
     384:	7f 9f e8 00 	cmpw    cr7,r31,r29
     388:	41 9e 00 7c 	beq-    cr7,404 <__fsm_do_ioctl+0xa0>
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
     38c:	3f 40 00 10 	lis     r26,16
	entry->prev = LIST_POISON2;
     390:	3f 60 00 20 	lis     r27,32
     394:	3b dc 02 d0 	addi    r30,r28,720
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
     398:	63 5a 01 00 	ori     r26,r26,256
	entry->prev = LIST_POISON2;
     39c:	63 7b 02 00 	ori     r27,r27,512
	{
		ev_ptr = list_first_entry(&fsm_core.do_ioctl_list, struct evioctl, list_node);
		ev_ptr->dev->netdev_ops->ndo_do_ioctl(ev_ptr->dev, (struct ifreq*)&ev_ptr->ifr, IOCKERNEL);
     3a0:	80 7f ff f0 	lwz     r3,-16(r31)
     3a4:	38 a0 00 00 	li      r5,0
     3a8:	38 9f ff f4 	addi    r4,r31,-12
     3ac:	81 23 00 b4 	lwz     r9,180(r3)
     3b0:	60 a5 89 f0 	ori     r5,r5,35312
     3b4:	80 09 00 2c 	lwz     r0,44(r9)
     3b8:	7c 09 03 a6 	mtctr   r0
     3bc:	4e 80 04 21 	bctrl
		spin_lock_irqsave(&fsm_core.ioctl_list_lock, flags);
     3c0:	7f c3 f3 78 	mr      r3,r30
     3c4:	48 00 00 01 	bl      3c4 <__fsm_do_ioctl+0x60>
 * in an undefined state.
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
     3c8:	81 3f 00 04 	lwz     r9,4(r31)
     3cc:	81 7f 00 00 	lwz     r11,0(r31)
     3d0:	7c 64 1b 78 	mr      r4,r3
     3d4:	7f c3 f3 78 	mr      r3,r30
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
     3d8:	91 2b 00 04 	stw     r9,4(r11)
	prev->next = next;
     3dc:	91 69 00 00 	stw     r11,0(r9)
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
     3e0:	93 5f 00 00 	stw     r26,0(r31)
	entry->prev = LIST_POISON2;
     3e4:	93 7f 00 04 	stw     r27,4(r31)
{
	struct evioctl* ev_ptr;
	unsigned long flags;
	while(!list_empty(&fsm_core.do_ioctl_list))
	{
		ev_ptr = list_first_entry(&fsm_core.do_ioctl_list, struct evioctl, list_node);
     3e8:	3b ff ff f0 	addi    r31,r31,-16
     3ec:	48 00 00 01 	bl      3ec <__fsm_do_ioctl+0x88>
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
     3f0:	7f e3 fb 78 	mr      r3,r31
     3f4:	48 00 00 01 	bl      3f4 <__fsm_do_ioctl+0x90>
 * list_empty - tests whether a list is empty
 * @head: the list to test.
 */
static inline int list_empty(const struct list_head *head)
{
	return head->next == head;
     3f8:	83 fc 02 c0 	lwz     r31,704(r28)

static void __fsm_do_ioctl(unsigned long data)
{
	struct evioctl* ev_ptr;
	unsigned long flags;
	while(!list_empty(&fsm_core.do_ioctl_list))
     3fc:	7f 9f e8 00 	cmpw    cr7,r31,r29
     400:	40 9e ff a0 	bne+    cr7,3a0 <__fsm_do_ioctl+0x3c>
		list_del(&ev_ptr->list_node);
		spin_unlock_irqrestore(&fsm_core.ioctl_list_lock, flags);
		//fsm_mem_free(ev_ptr->ifr.buffer);
		fsm_mem_free(ev_ptr);
	}
}
     404:	80 01 00 24 	lwz     r0,36(r1)
     408:	bb 41 00 08 	lmw     r26,8(r1)
     40c:	38 21 00 20 	addi    r1,r1,32
     410:	7c 08 03 a6 	mtlr    r0
     414:	4e 80 00 20 	blr

00000418 <__fsm_skb_send_null>:
//	fsm_pkt_destroy(pkptr);
	return;
}

static void __fsm_skb_send_null(FSM_PKT* pkptr, NETDEV* dev, u16 protocol)
{
     418:	94 21 ff f0 	stwu    r1,-16(r1)
     41c:	7c 08 02 a6 	mflr    r0
     420:	90 01 00 14 	stw     r0,20(r1)
	return pkptr_new;
}

void fsm_pkt_destroy(FSM_PKT* pkptr)
{
	KFREE_SKB(pkptr);
     424:	48 00 00 01 	bl      424 <__fsm_skb_send_null+0xc>
}

static void __fsm_skb_send_null(FSM_PKT* pkptr, NETDEV* dev, u16 protocol)
{
	fsm_pkt_destroy(pkptr);
}
     428:	80 01 00 14 	lwz     r0,20(r1)
     42c:	38 21 00 10 	addi    r1,r1,16
     430:	7c 08 03 a6 	mtlr    r0
     434:	4e 80 00 20 	blr

00000438 <__fsm_core_self_drive>:
		fsm_mem_free(tmev_ptr);
	}
}

static void __fsm_core_self_drive(u32 evtype, u32 code, FSM_PKT* pkptr, int src_id, int dst_id, void* buffer, u32 ioctrl_cmd)		
{
     438:	94 21 ff f0 	stwu    r1,-16(r1)
     43c:	7c 08 02 a6 	mflr    r0
	fsm_core.current_fsm = dst_id;
	fsm_core.current_state_ptr = &FSM[dst_id]->_fsm_current_block;
     440:	39 67 00 98 	addi    r11,r7,152
		fsm_mem_free(tmev_ptr);
	}
}

static void __fsm_core_self_drive(u32 evtype, u32 code, FSM_PKT* pkptr, int src_id, int dst_id, void* buffer, u32 ioctrl_cmd)		
{
     444:	bf c1 00 08 	stmw    r30,8(r1)
	fsm_core.current_fsm = dst_id;
     448:	3f c0 00 00 	lis     r30,0
     44c:	3b fe 00 00 	addi    r31,r30,0
		fsm_mem_free(tmev_ptr);
	}
}

static void __fsm_core_self_drive(u32 evtype, u32 code, FSM_PKT* pkptr, int src_id, int dst_id, void* buffer, u32 ioctrl_cmd)		
{
     450:	90 01 00 14 	stw     r0,20(r1)
	fsm_core.current_fsm = dst_id;
	fsm_core.current_state_ptr = &FSM[dst_id]->_fsm_current_block;
     454:	55 6b 10 3a 	rlwinm  r11,r11,2,0,29
     458:	7d 7f 5a 14 	add     r11,r31,r11
	}
}

static void __fsm_core_self_drive(u32 evtype, u32 code, FSM_PKT* pkptr, int src_id, int dst_id, void* buffer, u32 ioctrl_cmd)		
{
	fsm_core.current_fsm = dst_id;
     45c:	90 fe 00 00 	stw     r7,0(r30)
	fsm_core.current_state_ptr = &FSM[dst_id]->_fsm_current_block;
     460:	81 6b 00 0c 	lwz     r11,12(r11)
	fsm_core.evtype = evtype;
     464:	90 7f 00 10 	stw     r3,16(r31)
}

static void __fsm_core_self_drive(u32 evtype, u32 code, FSM_PKT* pkptr, int src_id, int dst_id, void* buffer, u32 ioctrl_cmd)		
{
	fsm_core.current_fsm = dst_id;
	fsm_core.current_state_ptr = &FSM[dst_id]->_fsm_current_block;
     468:	39 4b 00 8c 	addi    r10,r11,140
	fsm_core.evtype = evtype;
	fsm_core.code = code;
	fsm_core.pkptr = pkptr;
	fsm_core.src = src_id;
	FSM_SV_PTR = FSM[dst_id]->fsm_sv_ptr;
     46c:	80 0b 00 88 	lwz     r0,136(r11)
	fsm_core.buffer = buffer;
     470:	91 1f 02 88 	stw     r8,648(r31)
	fsm_core.ioctrl_cmd = ioctrl_cmd;
     474:	91 3f 02 8c 	stw     r9,652(r31)
	fsm_core.fsm_drive = FSM[dst_id]->fsm_main;
     478:	81 2b 00 84 	lwz     r9,132(r11)
}

static void __fsm_core_self_drive(u32 evtype, u32 code, FSM_PKT* pkptr, int src_id, int dst_id, void* buffer, u32 ioctrl_cmd)		
{
	fsm_core.current_fsm = dst_id;
	fsm_core.current_state_ptr = &FSM[dst_id]->_fsm_current_block;
     47c:	91 5f 00 04 	stw     r10,4(r31)
	fsm_core.src = src_id;
	FSM_SV_PTR = FSM[dst_id]->fsm_sv_ptr;
	fsm_core.buffer = buffer;
	fsm_core.ioctrl_cmd = ioctrl_cmd;
	fsm_core.fsm_drive = FSM[dst_id]->fsm_main;
	fsm_core.fsm_drive();
     480:	7d 29 03 a6 	mtctr   r9
static void __fsm_core_self_drive(u32 evtype, u32 code, FSM_PKT* pkptr, int src_id, int dst_id, void* buffer, u32 ioctrl_cmd)		
{
	fsm_core.current_fsm = dst_id;
	fsm_core.current_state_ptr = &FSM[dst_id]->_fsm_current_block;
	fsm_core.evtype = evtype;
	fsm_core.code = code;
     484:	90 9f 00 14 	stw     r4,20(r31)
	fsm_core.pkptr = pkptr;
     488:	90 bf 00 0c 	stw     r5,12(r31)
	fsm_core.src = src_id;
     48c:	90 df 00 18 	stw     r6,24(r31)
	FSM_SV_PTR = FSM[dst_id]->fsm_sv_ptr;
     490:	90 1f 00 1c 	stw     r0,28(r31)
	fsm_core.buffer = buffer;
	fsm_core.ioctrl_cmd = ioctrl_cmd;
	fsm_core.fsm_drive = FSM[dst_id]->fsm_main;
     494:	91 3f 00 20 	stw     r9,32(r31)
	fsm_core.fsm_drive();
     498:	4e 80 04 21 	bctrl

/* ------------------internal functions-------------------------------*/
static void __fsm_ev_flush()
{
	
	if(fsm_core.pkptr)
     49c:	80 7f 00 0c 	lwz     r3,12(r31)
     4a0:	2f 83 00 00 	cmpwi   cr7,r3,0
     4a4:	41 9e 00 08 	beq-    cr7,4ac <__fsm_core_self_drive+0x74>
	return pkptr_new;
}

void fsm_pkt_destroy(FSM_PKT* pkptr)
{
	KFREE_SKB(pkptr);
     4a8:	48 00 00 01 	bl      4a8 <__fsm_core_self_drive+0x70>
		}
//	if(fsm_core.buffer && !(fsm_ev_type()==FSM_EV_TYPE_CORE && fsm_ev_code()==FSM_EV_IOCTRL && fsm_ev_src()==USER_SPACE))
//		{
//		fsm_mem_free(fsm_core.buffer);
//		}
	if(fsm_core.buffer)
     4ac:	80 7f 02 88 	lwz     r3,648(r31)
     4b0:	2f 83 00 00 	cmpwi   cr7,r3,0
     4b4:	41 9e 00 08 	beq-    cr7,4bc <__fsm_core_self_drive+0x84>
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
     4b8:	48 00 00 01 	bl      4b8 <__fsm_core_self_drive+0x80>
	if(fsm_core.buffer)
		{
		fsm_data_destroy(fsm_core.buffer);
		}
	fsm_core.current_fsm = -1;
	fsm_core.current_state_ptr = NULL;
     4bc:	38 00 00 00 	li      r0,0
     4c0:	90 1f 00 04 	stw     r0,4(r31)
//		}
	if(fsm_core.buffer)
		{
		fsm_data_destroy(fsm_core.buffer);
		}
	fsm_core.current_fsm = -1;
     4c4:	39 20 ff ff 	li      r9,-1
	fsm_core.current_state_ptr = NULL;
	fsm_core.pkptr = NULL;
     4c8:	90 1f 00 0c 	stw     r0,12(r31)
	fsm_core.evtype = INVALIDE;
     4cc:	90 1f 00 10 	stw     r0,16(r31)
	fsm_core.code = INVALIDE;
     4d0:	90 1f 00 14 	stw     r0,20(r31)
	fsm_core.src = INVALIDE;
     4d4:	90 1f 00 18 	stw     r0,24(r31)
	FSM_SV_PTR = NULL;
     4d8:	90 1f 00 1c 	stw     r0,28(r31)
	fsm_core.fsm_drive = NULL;
     4dc:	90 1f 00 20 	stw     r0,32(r31)
	fsm_core.buffer = NULL;
     4e0:	90 1f 02 88 	stw     r0,648(r31)
	fsm_core.ioctrl_cmd = INVALIDE;
     4e4:	90 1f 02 8c 	stw     r0,652(r31)
	fsm_core.buffer = buffer;
	fsm_core.ioctrl_cmd = ioctrl_cmd;
	fsm_core.fsm_drive = FSM[dst_id]->fsm_main;
	fsm_core.fsm_drive();
	__fsm_ev_flush();
}
     4e8:	80 01 00 14 	lwz     r0,20(r1)
//		}
	if(fsm_core.buffer)
		{
		fsm_data_destroy(fsm_core.buffer);
		}
	fsm_core.current_fsm = -1;
     4ec:	91 3e 00 00 	stw     r9,0(r30)
	fsm_core.buffer = buffer;
	fsm_core.ioctrl_cmd = ioctrl_cmd;
	fsm_core.fsm_drive = FSM[dst_id]->fsm_main;
	fsm_core.fsm_drive();
	__fsm_ev_flush();
}
     4f0:	7c 08 03 a6 	mtlr    r0
     4f4:	bb c1 00 08 	lmw     r30,8(r1)
     4f8:	38 21 00 10 	addi    r1,r1,16
     4fc:	4e 80 00 20 	blr

00000500 <__fsm_pending_expev>:
//	fsm_printf("__fsm_skb_xmit() packet send\n");
	return;
}

static void __fsm_pending_expev(unsigned long data)
{
     500:	94 21 ff d0 	stwu    r1,-48(r1)
     504:	7c 08 02 a6 	mflr    r0
     508:	be e1 00 0c 	stmw    r23,12(r1)
     50c:	3f a0 00 00 	lis     r29,0
     510:	3b bd 00 00 	addi    r29,r29,0
     514:	90 01 00 34 	stw     r0,52(r1)
     518:	7f b9 eb 78 	mr      r25,r29
     51c:	87 d9 02 c8 	lwzu    r30,712(r25)
	struct tmev* tmev_ptr;
	__tmEvent* pE;
	unsigned long flags, flags2;
	while(!list_empty(&fsm_core.exp_ev_list))
     520:	7f 9e c8 00 	cmpw    cr7,r30,r25
     524:	41 9e 00 ac 	beq-    cr7,5d0 <__fsm_pending_expev+0xd0>
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
     528:	3e e0 00 10 	lis     r23,16
	entry->prev = LIST_POISON2;
     52c:	3f 00 00 20 	lis     r24,32
     530:	3b 7d 02 90 	addi    r27,r29,656
     534:	3b 9d 02 d8 	addi    r28,r29,728
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
     538:	62 f7 01 00 	ori     r23,r23,256
	entry->prev = LIST_POISON2;
     53c:	63 18 02 00 	ori     r24,r24,512
	{
		tmev_ptr = list_first_entry(&fsm_core.exp_ev_list, struct tmev, list_node);
		pE = tmev_ptr->pE;
     540:	83 fe ff fc 	lwz     r31,-4(r30)
		if(spin_is_locked(&fsm_core.lock))
		{
			fsm_printf("dead lock-_fsm_pending_expev fsm_core.lock\n");
//			return;
		}
		spin_lock_irqsave(&fsm_core.lock, flags2);
     544:	7f 63 db 78 	mr      r3,r27
	raw_spin_unlock_wait(&lock->rlock);
}

static inline int spin_is_locked(spinlock_t *lock)
{
	return raw_spin_is_locked(&lock->rlock);
     548:	80 1d 02 90 	lwz     r0,656(r29)
     54c:	48 00 00 01 	bl      54c <__fsm_pending_expev+0x4c>
     550:	7c 7a 1b 78 	mr      r26,r3
		__fsm_core_self_drive(pE->type,pE->code,pE->pkptr,pE->src_id,pE->dst_id,pE->buffer,INVALIDE); 
     554:	80 bf 00 1c 	lwz     r5,28(r31)
     558:	80 df 00 24 	lwz     r6,36(r31)
     55c:	39 20 00 00 	li      r9,0
     560:	80 ff 00 20 	lwz     r7,32(r31)
     564:	81 1f 00 28 	lwz     r8,40(r31)
     568:	80 7f 00 18 	lwz     r3,24(r31)
     56c:	80 9f 00 14 	lwz     r4,20(r31)
     570:	4b ff fe c9 	bl      438 <__fsm_core_self_drive>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
     574:	7f 44 d3 78 	mr      r4,r26
     578:	7f 63 db 78 	mr      r3,r27
     57c:	48 00 00 01 	bl      57c <__fsm_pending_expev+0x7c>
		if(spin_is_locked(&fsm_core.expev_list_lock))
		{
			fsm_printf("dead lock-_fsm_pending_expev fsm_core.expev_list_lock\n");
//			return;
		} 
		spin_lock_irqsave(&fsm_core.expev_list_lock, flags);
     580:	7f 83 e3 78 	mr      r3,r28
	raw_spin_unlock_wait(&lock->rlock);
}

static inline int spin_is_locked(spinlock_t *lock)
{
	return raw_spin_is_locked(&lock->rlock);
     584:	80 1d 02 d8 	lwz     r0,728(r29)
     588:	48 00 00 01 	bl      588 <__fsm_pending_expev+0x88>
 * in an undefined state.
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
     58c:	81 3e 00 04 	lwz     r9,4(r30)
     590:	7c 64 1b 78 	mr      r4,r3
     594:	81 7e 00 00 	lwz     r11,0(r30)
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
     598:	7f 83 e3 78 	mr      r3,r28
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
     59c:	91 2b 00 04 	stw     r9,4(r11)
	prev->next = next;
     5a0:	91 69 00 00 	stw     r11,0(r9)
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
     5a4:	92 fe 00 00 	stw     r23,0(r30)
	entry->prev = LIST_POISON2;
     5a8:	93 1e 00 04 	stw     r24,4(r30)
	struct tmev* tmev_ptr;
	__tmEvent* pE;
	unsigned long flags, flags2;
	while(!list_empty(&fsm_core.exp_ev_list))
	{
		tmev_ptr = list_first_entry(&fsm_core.exp_ev_list, struct tmev, list_node);
     5ac:	3b de ff fc 	addi    r30,r30,-4
     5b0:	48 00 00 01 	bl      5b0 <__fsm_pending_expev+0xb0>
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
     5b4:	7f e3 fb 78 	mr      r3,r31
     5b8:	48 00 00 01 	bl      5b8 <__fsm_pending_expev+0xb8>
     5bc:	7f c3 f3 78 	mr      r3,r30
     5c0:	48 00 00 01 	bl      5c0 <__fsm_pending_expev+0xc0>
 * list_empty - tests whether a list is empty
 * @head: the list to test.
 */
static inline int list_empty(const struct list_head *head)
{
	return head->next == head;
     5c4:	83 dd 02 c8 	lwz     r30,712(r29)
static void __fsm_pending_expev(unsigned long data)
{
	struct tmev* tmev_ptr;
	__tmEvent* pE;
	unsigned long flags, flags2;
	while(!list_empty(&fsm_core.exp_ev_list))
     5c8:	7f 9e c8 00 	cmpw    cr7,r30,r25
     5cc:	40 9e ff 74 	bne+    cr7,540 <__fsm_pending_expev+0x40>
		list_del(&tmev_ptr->list_node);
		spin_unlock_irqrestore(&fsm_core.expev_list_lock, flags);
		fsm_mem_free(pE);
		fsm_mem_free(tmev_ptr);
	}
}
     5d0:	80 01 00 34 	lwz     r0,52(r1)
     5d4:	ba e1 00 0c 	lmw     r23,12(r1)
     5d8:	38 21 00 30 	addi    r1,r1,48
     5dc:	7c 08 03 a6 	mtlr    r0
     5e0:	4e 80 00 20 	blr

000005e4 <fsm_ev_type>:
/* ---------------------utilities for state machine-----------------------------*/

/* Return information of event.	*/
u32 fsm_ev_type()
{
	return fsm_core.evtype;
     5e4:	3d 20 00 00 	lis     r9,0
}
     5e8:	80 69 00 10 	lwz     r3,16(r9)
     5ec:	4e 80 00 20 	blr

000005f0 <fsm_ev_code>:

u32 fsm_ev_code()
{
	return fsm_core.code;
     5f0:	3d 20 00 00 	lis     r9,0
}
     5f4:	80 69 00 14 	lwz     r3,20(r9)
     5f8:	4e 80 00 20 	blr

000005fc <fsm_ev_src>:

int fsm_ev_src()
{
	return fsm_core.src;
     5fc:	3d 20 00 00 	lis     r9,0
}
     600:	80 69 00 18 	lwz     r3,24(r9)
     604:	4e 80 00 20 	blr

00000608 <fsm_ev_ioctrl_cmd>:

u32 fsm_ev_ioctrl_cmd()
{
	return fsm_core.ioctrl_cmd;
     608:	3d 20 00 00 	lis     r9,0
}
     60c:	80 69 02 8c 	lwz     r3,652(r9)
     610:	4e 80 00 20 	blr

00000614 <fsm_sv_ptr_get>:

/* FSM information get */
void* fsm_sv_ptr_get()
{
	return fsm_core.fsm_sv_ptr;
     614:	3d 20 00 00 	lis     r9,0
}
     618:	80 69 00 1c 	lwz     r3,28(r9)
     61c:	4e 80 00 20 	blr

00000620 <fsm_current_state_ptr_get>:

int* fsm_current_state_ptr_get()
{
	return fsm_core.current_state_ptr;
     620:	3d 20 00 00 	lis     r9,0
}
     624:	80 69 00 04 	lwz     r3,4(r9)
     628:	4e 80 00 20 	blr

0000062c <fsm_dev_get>:

void* fsm_dev_get()
{
	return fsm_core.dev;
     62c:	3d 20 00 00 	lis     r9,0
}
     630:	80 69 02 84 	lwz     r3,644(r9)
     634:	4e 80 00 20 	blr

00000638 <fsm_get_id_by_name>:

int fsm_get_id_by_name(const char* name)
{
     638:	94 21 ff e0 	stwu    r1,-32(r1)
     63c:	7c 08 02 a6 	mflr    r0
     640:	bf 81 00 10 	stmw    r28,16(r1)
		if(strcmp(FSM[i]->name, name) == 0)
			{
			return FSM[i]->id;
			}
		}
	return -1;
     644:	3f a0 00 00 	lis     r29,0
     648:	3b bd 00 00 	addi    r29,r29,0
{
	return fsm_core.dev;
}

int fsm_get_id_by_name(const char* name)
{
     64c:	90 01 00 24 	stw     r0,36(r1)
		if(strcmp(FSM[i]->name, name) == 0)
			{
			return FSM[i]->id;
			}
		}
	return -1;
     650:	3b fd 02 68 	addi    r31,r29,616
{
	return fsm_core.dev;
}

int fsm_get_id_by_name(const char* name)
{
     654:	7c 7c 1b 78 	mr      r28,r3
void* fsm_dev_get()
{
	return fsm_core.dev;
}

int fsm_get_id_by_name(const char* name)
     658:	3b bd 02 80 	addi    r29,r29,640
{
	int i;
	for(i=0; i< MAX_FSM; ++i)
		{
		if(strcmp(FSM[i]->name, name) == 0)
     65c:	87 df 00 04 	lwzu    r30,4(r31)
     660:	7f 84 e3 78 	mr      r4,r28
     664:	7f c3 f3 78 	mr      r3,r30
     668:	48 00 00 01 	bl      668 <fsm_get_id_by_name+0x30>
}

int fsm_get_id_by_name(const char* name)
{
	int i;
	for(i=0; i< MAX_FSM; ++i)
     66c:	7f 1f e8 00 	cmpw    cr6,r31,r29
		{
		if(strcmp(FSM[i]->name, name) == 0)
     670:	2f 83 00 00 	cmpwi   cr7,r3,0
     674:	41 9e 00 20 	beq-    cr7,694 <fsm_get_id_by_name+0x5c>
}

int fsm_get_id_by_name(const char* name)
{
	int i;
	for(i=0; i< MAX_FSM; ++i)
     678:	40 9a ff e4 	bne+    cr6,65c <fsm_get_id_by_name+0x24>
			{
			return FSM[i]->id;
			}
		}
	return -1;
}
     67c:	80 01 00 24 	lwz     r0,36(r1)
		if(strcmp(FSM[i]->name, name) == 0)
			{
			return FSM[i]->id;
			}
		}
	return -1;
     680:	38 60 ff ff 	li      r3,-1
}
     684:	bb 81 00 10 	lmw     r28,16(r1)
     688:	38 21 00 20 	addi    r1,r1,32
     68c:	7c 08 03 a6 	mtlr    r0
     690:	4e 80 00 20 	blr
     694:	80 01 00 24 	lwz     r0,36(r1)
	int i;
	for(i=0; i< MAX_FSM; ++i)
		{
		if(strcmp(FSM[i]->name, name) == 0)
			{
			return FSM[i]->id;
     698:	80 7e 00 80 	lwz     r3,128(r30)
			}
		}
	return -1;
}
     69c:	7c 08 03 a6 	mtlr    r0
     6a0:	bb 81 00 10 	lmw     r28,16(r1)
     6a4:	38 21 00 20 	addi    r1,r1,32
     6a8:	4e 80 00 20 	blr

000006ac <fsm_get_name_by_id>:

void fsm_get_name_by_id(int id, char* name)
{
     6ac:	94 21 ff f0 	stwu    r1,-16(r1)
     6b0:	7c 08 02 a6 	mflr    r0
     6b4:	3d 20 00 00 	lis     r9,0
     6b8:	90 01 00 14 	stw     r0,20(r1)
			}
		}
	return -1;
}

void fsm_get_name_by_id(int id, char* name)
     6bc:	38 00 00 06 	li      r0,6
     6c0:	7c 09 03 a6 	mtctr   r0
{
     6c4:	39 29 00 00 	addi    r9,r9,0
     6c8:	93 e1 00 0c 	stw     r31,12(r1)
     6cc:	39 29 02 68 	addi    r9,r9,616
     6d0:	7c 9f 23 78 	mr      r31,r4
	int i;
	for(i=0; i< MAX_FSM; ++i)
		{
		if(FSM[i]->id == id)
     6d4:	84 89 00 04 	lwzu    r4,4(r9)
     6d8:	80 04 00 80 	lwz     r0,128(r4)
     6dc:	7f 80 18 00 	cmpw    cr7,r0,r3
     6e0:	41 9e 00 24 	beq-    cr7,704 <fsm_get_name_by_id+0x58>
}

void fsm_get_name_by_id(int id, char* name)
{
	int i;
	for(i=0; i< MAX_FSM; ++i)
     6e4:	42 00 ff f0 	bdnz+   6d4 <fsm_get_name_by_id+0x28>
			{
			strcpy(name, FSM[i]->name);
			break;
			}
		}
	*name ='\0';
     6e8:	38 00 00 00 	li      r0,0
     6ec:	98 1f 00 00 	stb     r0,0(r31)
}
     6f0:	80 01 00 14 	lwz     r0,20(r1)
     6f4:	83 e1 00 0c 	lwz     r31,12(r1)
     6f8:	38 21 00 10 	addi    r1,r1,16
     6fc:	7c 08 03 a6 	mtlr    r0
     700:	4e 80 00 20 	blr
	int i;
	for(i=0; i< MAX_FSM; ++i)
		{
		if(FSM[i]->id == id)
			{
			strcpy(name, FSM[i]->name);
     704:	7f e3 fb 78 	mr      r3,r31
     708:	48 00 00 01 	bl      708 <fsm_get_name_by_id+0x5c>
			break;
			}
		}
	*name ='\0';
     70c:	38 00 00 00 	li      r0,0
     710:	98 1f 00 00 	stb     r0,0(r31)
}
     714:	80 01 00 14 	lwz     r0,20(r1)
     718:	83 e1 00 0c 	lwz     r31,12(r1)
     71c:	38 21 00 10 	addi    r1,r1,16
     720:	7c 08 03 a6 	mtlr    r0
     724:	4e 80 00 20 	blr

00000728 <fsm_intf_addr_get>:

void* fsm_intf_addr_get(int strm_id)
{
	if(INTF[strm_id].valid == DEV_INTF_REQ)
     728:	38 63 00 02 	addi    r3,r3,2
     72c:	3d 20 00 00 	lis     r9,0
     730:	54 63 20 36 	rlwinm  r3,r3,4,0,27
     734:	39 29 00 00 	addi    r9,r9,0
     738:	7d 29 1a 14 	add     r9,r9,r3
     73c:	80 09 00 04 	lwz     r0,4(r9)
		return INTF[strm_id].dev->dev_addr;
	else
		return NULL;
     740:	38 60 00 00 	li      r3,0
	*name ='\0';
}

void* fsm_intf_addr_get(int strm_id)
{
	if(INTF[strm_id].valid == DEV_INTF_REQ)
     744:	2f 80 00 01 	cmpwi   cr7,r0,1
     748:	4c be 00 20 	bnelr+  cr7
		return INTF[strm_id].dev->dev_addr;
     74c:	81 29 00 0c 	lwz     r9,12(r9)
     750:	80 69 01 48 	lwz     r3,328(r9)
	else
		return NULL;
}
     754:	4e 80 00 20 	blr

00000758 <fsm_self_addr_get>:
	
u8* fsm_self_addr_get()
{
	NETDEV* dev;
	dev = (NETDEV*)fsm_core.dev; 
     758:	3d 20 00 00 	lis     r9,0
	return (u8*)dev->dev_addr;
     75c:	81 29 02 84 	lwz     r9,644(r9)
}
     760:	80 69 01 48 	lwz     r3,328(r9)
     764:	4e 80 00 20 	blr

00000768 <fsm_data_get>:


void* fsm_data_get()
{
	void* buffer;
	buffer = fsm_core.buffer;
     768:	3d 20 00 00 	lis     r9,0
     76c:	39 29 00 00 	addi    r9,r9,0
	fsm_core.buffer = NULL;
     770:	38 00 00 00 	li      r0,0


void* fsm_data_get()
{
	void* buffer;
	buffer = fsm_core.buffer;
     774:	80 69 02 88 	lwz     r3,648(r9)
	fsm_core.buffer = NULL;
     778:	90 09 02 88 	stw     r0,648(r9)
	return buffer;
}
     77c:	4e 80 00 20 	blr

00000780 <fsm_data_destroy>:

void fsm_data_destroy(void* data_ptr)
{
     780:	94 21 ff f0 	stwu    r1,-16(r1)
     784:	7c 08 02 a6 	mflr    r0
     788:	90 01 00 14 	stw     r0,20(r1)
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
     78c:	48 00 00 01 	bl      78c <fsm_data_destroy+0xc>

void fsm_data_destroy(void* data_ptr)
{
	fsm_mem_free(data_ptr);
	//freenum++;
}
     790:	80 01 00 14 	lwz     r0,20(r1)
     794:	38 21 00 10 	addi    r1,r1,16
     798:	7c 08 03 a6 	mtlr    r0
     79c:	4e 80 00 20 	blr

000007a0 <fsm_pkt_get>:
/* Packet operation */

FSM_PKT* fsm_pkt_get()
{
	FSM_PKT* ptr;
	ptr = fsm_core.pkptr;
     7a0:	3d 20 00 00 	lis     r9,0
     7a4:	39 29 00 00 	addi    r9,r9,0
	fsm_core.pkptr = NULL;
     7a8:	38 00 00 00 	li      r0,0
/* Packet operation */

FSM_PKT* fsm_pkt_get()
{
	FSM_PKT* ptr;
	ptr = fsm_core.pkptr;
     7ac:	80 69 00 0c 	lwz     r3,12(r9)
	fsm_core.pkptr = NULL;
     7b0:	90 09 00 0c 	stw     r0,12(r9)
	return ptr;
}
     7b4:	4e 80 00 20 	blr

000007b8 <fsm_pkt_send>:

void fsm_pkt_send(FSM_PKT* pkptr, int oinf)
{
	if(oinf < MAX_INTF && INTF[oinf].valid)
     7b8:	2f 84 00 1f 	cmpwi   cr7,r4,31
	fsm_core.pkptr = NULL;
	return ptr;
}

void fsm_pkt_send(FSM_PKT* pkptr, int oinf)
{
     7bc:	94 21 ff f0 	stwu    r1,-16(r1)
     7c0:	7c 08 02 a6 	mflr    r0
     7c4:	7c 6b 1b 78 	mr      r11,r3
     7c8:	90 01 00 14 	stw     r0,20(r1)
	if(oinf < MAX_INTF && INTF[oinf].valid)
     7cc:	41 9d 00 4c 	bgt-    cr7,818 <fsm_pkt_send+0x60>
     7d0:	39 24 00 02 	addi    r9,r4,2
     7d4:	3d 40 00 00 	lis     r10,0
     7d8:	39 4a 00 00 	addi    r10,r10,0
     7dc:	55 29 20 36 	rlwinm  r9,r9,4,0,27
     7e0:	7d 2a 4a 14 	add     r9,r10,r9
     7e4:	80 09 00 04 	lwz     r0,4(r9)
     7e8:	2f 80 00 00 	cmpwi   cr7,r0,0
     7ec:	41 9e 00 2c 	beq-    cr7,818 <fsm_pkt_send+0x60>
	{
		if(INTF[oinf].valid == DEV_INTF_REQ)
     7f0:	2f 80 00 01 	cmpwi   cr7,r0,1
     7f4:	41 9e 00 3c 	beq-    cr7,830 <fsm_pkt_send+0x78>
			{
			INTF[oinf].send(pkptr, INTF[oinf].dev, INTF[oinf].proto);
			}
		else if(INTF[oinf].valid == DEV_INTF_IND)
     7f8:	2f 80 00 02 	cmpwi   cr7,r0,2
     7fc:	40 be 00 24 	bne+    cr7,820 <fsm_pkt_send+0x68>
			{
			INTF[oinf].send(pkptr, fsm_core.dev, INTF[oinf].proto);
     800:	80 09 00 10 	lwz     r0,16(r9)
     804:	80 8a 02 84 	lwz     r4,644(r10)
     808:	a0 a9 00 08 	lhz     r5,8(r9)
     80c:	7c 09 03 a6 	mtctr   r0
     810:	4e 80 04 21 	bctrl
     814:	48 00 00 0c 	b       820 <fsm_pkt_send+0x68>
	return pkptr_new;
}

void fsm_pkt_destroy(FSM_PKT* pkptr)
{
	KFREE_SKB(pkptr);
     818:	7d 63 5b 78 	mr      r3,r11
     81c:	48 00 00 01 	bl      81c <fsm_pkt_send+0x64>
	}
	else
	{
		fsm_pkt_destroy(pkptr);
	}
}
     820:	80 01 00 14 	lwz     r0,20(r1)
     824:	38 21 00 10 	addi    r1,r1,16
     828:	7c 08 03 a6 	mtlr    r0
     82c:	4e 80 00 20 	blr
{
	if(oinf < MAX_INTF && INTF[oinf].valid)
	{
		if(INTF[oinf].valid == DEV_INTF_REQ)
			{
			INTF[oinf].send(pkptr, INTF[oinf].dev, INTF[oinf].proto);
     830:	80 09 00 10 	lwz     r0,16(r9)
     834:	80 89 00 0c 	lwz     r4,12(r9)
     838:	a0 a9 00 08 	lhz     r5,8(r9)
     83c:	7c 09 03 a6 	mtctr   r0
     840:	4e 80 04 21 	bctrl
     844:	4b ff ff dc 	b       820 <fsm_pkt_send+0x68>

00000848 <fsm_pkt_create>:
		fsm_pkt_destroy(pkptr);
	}
}

FSM_PKT* fsm_pkt_create(unsigned int size)
{
     848:	94 21 ff f0 	stwu    r1,-16(r1)
     84c:	7c 08 02 a6 	mflr    r0
     850:	93 e1 00 0c 	stw     r31,12(r1)
     854:	90 01 00 14 	stw     r0,20(r1)
	FSM_PKT* pkptr;
	pkptr = (FSM_PKT*) ALLOC_SKB(size);
     858:	48 00 00 01 	bl      858 <fsm_pkt_create+0x10>
     85c:	7c 7f 1b 78 	mr      r31,r3
	fsm_mem_set(pkptr->head, 0, pkptr->end - pkptr->head);
     860:	80 bf 00 8c 	lwz     r5,140(r31)
	return FSM_MEM_CPY(dst_ptr,src_ptr,size);
}

void* fsm_mem_set(void* dst_ptr, const int val, size_t size)
{
	return FSM_MEM_SET(dst_ptr,val,size);
     864:	38 80 00 00 	li      r4,0

FSM_PKT* fsm_pkt_create(unsigned int size)
{
	FSM_PKT* pkptr;
	pkptr = (FSM_PKT*) ALLOC_SKB(size);
	fsm_mem_set(pkptr->head, 0, pkptr->end - pkptr->head);
     868:	80 63 00 90 	lwz     r3,144(r3)
	return FSM_MEM_CPY(dst_ptr,src_ptr,size);
}

void* fsm_mem_set(void* dst_ptr, const int val, size_t size)
{
	return FSM_MEM_SET(dst_ptr,val,size);
     86c:	7c a3 28 50 	subf    r5,r3,r5
     870:	48 00 00 01 	bl      870 <fsm_pkt_create+0x28>
{
	FSM_PKT* pkptr;
	pkptr = (FSM_PKT*) ALLOC_SKB(size);
	fsm_mem_set(pkptr->head, 0, pkptr->end - pkptr->head);
	return pkptr;
}
     874:	80 01 00 14 	lwz     r0,20(r1)
     878:	7f e3 fb 78 	mr      r3,r31
     87c:	83 e1 00 0c 	lwz     r31,12(r1)
     880:	7c 08 03 a6 	mtlr    r0
     884:	38 21 00 10 	addi    r1,r1,16
     888:	4e 80 00 20 	blr

0000088c <fsm_skb_realloc_headeroom>:


FSM_PKT* fsm_skb_realloc_headeroom(FSM_PKT* pkptr, unsigned int head_len)
{
     88c:	94 21 ff e0 	stwu    r1,-32(r1)
     890:	7c 08 02 a6 	mflr    r0
     894:	bf a1 00 14 	stmw    r29,20(r1)
     898:	7c 7f 1b 78 	mr      r31,r3
     89c:	90 01 00 24 	stw     r0,36(r1)
	FSM_PKT* pkptr_new;
	pkptr_new = SKB_REALLOC_HEADROOM(pkptr, head_len);
     8a0:	48 00 00 01 	bl      8a0 <fsm_skb_realloc_headeroom+0x14>
	if (unlikely(pkptr_new == NULL))
     8a4:	7c 7d 1b 79 	mr.     r29,r3
     8a8:	41 82 00 4c 	beq-    8f4 <fsm_skb_realloc_headeroom+0x68>
        {
        KFREE_SKB(pkptr);
        return NULL;
       	}
    if(pkptr->sk)
     8ac:	83 df 00 10 	lwz     r30,16(r31)
     8b0:	2f 9e 00 00 	cmpwi   cr7,r30,0
     8b4:	41 9e 00 40 	beq-    cr7,8f4 <fsm_skb_realloc_headeroom+0x68>
 *	destructor function and make the @skb unowned. The buffer continues
 *	to exist but is no longer charged to its former owner.
 */
static inline void skb_orphan(struct sk_buff *skb)
{
	if (skb->destructor)
     8b8:	80 1d 00 68 	lwz     r0,104(r29)
     8bc:	2f 80 00 00 	cmpwi   cr7,r0,0
     8c0:	41 9e 00 0c 	beq-    cr7,8cc <fsm_skb_realloc_headeroom+0x40>
		skb->destructor(skb);
     8c4:	7c 09 03 a6 	mtctr   r0
     8c8:	4e 80 04 21 	bctrl

static inline void skb_set_owner_w(struct sk_buff *skb, struct sock *sk)
{
	skb_orphan(skb);
	skb->sk = sk;
	skb->destructor = sock_wfree;
     8cc:	3d 60 00 00 	lis     r11,0
 */

static inline void skb_set_owner_w(struct sk_buff *skb, struct sock *sk)
{
	skb_orphan(skb);
	skb->sk = sk;
     8d0:	93 dd 00 10 	stw     r30,16(r29)
	skb->destructor = sock_wfree;
     8d4:	38 0b 00 00 	addi    r0,r11,0
     8d8:	90 1d 00 68 	stw     r0,104(r29)
	/*
	 * We used to take a refcount on sk, but following operation
	 * is enough to guarantee sk_free() wont free this sock until
	 * all in-flight packets are completed
	 */
	atomic_add(skb->truesize, &sk->sk_wmem_alloc);
     8dc:	39 3e 00 78 	addi    r9,r30,120
     8e0:	80 1d 00 98 	lwz     r0,152(r29)

static __inline__ void atomic_add(int a, atomic_t *v)
{
	int t;

	__asm__ __volatile__(
     8e4:	7d 60 48 28 	lwarx   r11,0,r9
     8e8:	7d 60 5a 14 	add     r11,r0,r11
     8ec:	7d 60 49 2d 	stwcx.  r11,0,r9
     8f0:	40 a2 ff f4 	bne-    8e4 <fsm_skb_realloc_headeroom+0x58>
        {
        SKB_SET_OWNER_W(pkptr_new, pkptr->sk); 
	}
	KFREE_SKB(pkptr);
     8f4:	7f e3 fb 78 	mr      r3,r31
     8f8:	48 00 00 01 	bl      8f8 <fsm_skb_realloc_headeroom+0x6c>
	return pkptr_new;
}
     8fc:	80 01 00 24 	lwz     r0,36(r1)
     900:	7f a3 eb 78 	mr      r3,r29
     904:	bb a1 00 14 	lmw     r29,20(r1)
     908:	7c 08 03 a6 	mtlr    r0
     90c:	38 21 00 20 	addi    r1,r1,32
     910:	4e 80 00 20 	blr

00000914 <fsm_pkt_destroy>:

void fsm_pkt_destroy(FSM_PKT* pkptr)
{
     914:	94 21 ff f0 	stwu    r1,-16(r1)
     918:	7c 08 02 a6 	mflr    r0
     91c:	90 01 00 14 	stw     r0,20(r1)
	KFREE_SKB(pkptr);
     920:	48 00 00 01 	bl      920 <fsm_pkt_destroy+0xc>
}
     924:	80 01 00 14 	lwz     r0,20(r1)
     928:	38 21 00 10 	addi    r1,r1,16
     92c:	7c 08 03 a6 	mtlr    r0
     930:	4e 80 00 20 	blr

00000934 <fsm_pkt_duplicate>:

FSM_PKT* fsm_pkt_duplicate(FSM_PKT* pkptr)
{
     934:	94 21 ff f0 	stwu    r1,-16(r1)
     938:	7c 08 02 a6 	mflr    r0
	return SKB_COPY(pkptr, GFP_ATOMIC);
     93c:	38 80 00 20 	li      r4,32
{
	KFREE_SKB(pkptr);
}

FSM_PKT* fsm_pkt_duplicate(FSM_PKT* pkptr)
{
     940:	90 01 00 14 	stw     r0,20(r1)
	return SKB_COPY(pkptr, GFP_ATOMIC);
     944:	48 00 00 01 	bl      944 <fsm_pkt_duplicate+0x10>
}
     948:	80 01 00 14 	lwz     r0,20(r1)
     94c:	38 21 00 10 	addi    r1,r1,16
     950:	7c 08 03 a6 	mtlr    r0
     954:	4e 80 00 20 	blr

00000958 <fsm_skb_put>:

u8* fsm_skb_put(FSM_PKT* pkptr, int len)
{	
     958:	94 21 ff f0 	stwu    r1,-16(r1)
     95c:	7c 08 02 a6 	mflr    r0
     960:	90 01 00 14 	stw     r0,20(r1)
	return (u8*)SKB_PUT(pkptr, len);
     964:	48 00 00 01 	bl      964 <fsm_skb_put+0xc>
}
     968:	80 01 00 14 	lwz     r0,20(r1)
     96c:	38 21 00 10 	addi    r1,r1,16
     970:	7c 08 03 a6 	mtlr    r0
     974:	4e 80 00 20 	blr

00000978 <fsm_skb_push>:

u8* fsm_skb_push(FSM_PKT* pkptr, int len)
{
     978:	94 21 ff f0 	stwu    r1,-16(r1)
     97c:	7c 08 02 a6 	mflr    r0
     980:	90 01 00 14 	stw     r0,20(r1)
	return SKB_PUSH(pkptr, len);
     984:	48 00 00 01 	bl      984 <fsm_skb_push+0xc>
}
     988:	80 01 00 14 	lwz     r0,20(r1)
     98c:	38 21 00 10 	addi    r1,r1,16
     990:	7c 08 03 a6 	mtlr    r0
     994:	4e 80 00 20 	blr

00000998 <fsm_skb_pull>:

u8* fsm_skb_pull(FSM_PKT* pkptr, int len)
{
     998:	7c 69 1b 78 	mr      r9,r3
	//return SKB_PULL(pkptr, len);
	pkptr->data += len;
     99c:	80 63 00 94 	lwz     r3,148(r3)
	pkptr->len -= len;
     9a0:	80 09 00 50 	lwz     r0,80(r9)
}

u8* fsm_skb_pull(FSM_PKT* pkptr, int len)
{
	//return SKB_PULL(pkptr, len);
	pkptr->data += len;
     9a4:	7c 63 22 14 	add     r3,r3,r4
	pkptr->len -= len;
     9a8:	7c 84 00 50 	subf    r4,r4,r0
}

u8* fsm_skb_pull(FSM_PKT* pkptr, int len)
{
	//return SKB_PULL(pkptr, len);
	pkptr->data += len;
     9ac:	90 69 00 94 	stw     r3,148(r9)
	pkptr->len -= len;
     9b0:	90 89 00 50 	stw     r4,80(r9)
	return (u8 *)pkptr->data;
}
     9b4:	4e 80 00 20 	blr

000009b8 <fsm_skb_reserve>:
 *	Increase the headroom of an empty &sk_buff by reducing the tail
 *	room. This is only allowed for an empty buffer.
 */
static inline void skb_reserve(struct sk_buff *skb, int len)
{
	skb->data += len;
     9b8:	81 23 00 94 	lwz     r9,148(r3)
	skb->tail += len;
     9bc:	80 03 00 88 	lwz     r0,136(r3)
 *	Increase the headroom of an empty &sk_buff by reducing the tail
 *	room. This is only allowed for an empty buffer.
 */
static inline void skb_reserve(struct sk_buff *skb, int len)
{
	skb->data += len;
     9c0:	7d 29 22 14 	add     r9,r9,r4
	skb->tail += len;
     9c4:	7c 00 22 14 	add     r0,r0,r4
 *	Increase the headroom of an empty &sk_buff by reducing the tail
 *	room. This is only allowed for an empty buffer.
 */
static inline void skb_reserve(struct sk_buff *skb, int len)
{
	skb->data += len;
     9c8:	91 23 00 94 	stw     r9,148(r3)
	skb->tail += len;
     9cc:	90 03 00 88 	stw     r0,136(r3)

void fsm_skb_reserve(FSM_PKT* pkptr , int len)
{
	SKB_RESERVE(pkptr, len);
}
     9d0:	4e 80 00 20 	blr

000009d4 <fsm_skb_tailroom>:
 *
 *	Return the number of bytes of free space at the tail of an sk_buff
 */
static inline int skb_tailroom(const struct sk_buff *skb)
{
	return skb_is_nonlinear(skb) ? 0 : skb->end - skb->tail;
     9d4:	80 03 00 54 	lwz     r0,84(r3)

int fsm_skb_tailroom(FSM_PKT* pkptr)
{
     9d8:	7c 69 1b 78 	mr      r9,r3
     9dc:	38 60 00 00 	li      r3,0
     9e0:	2f 80 00 00 	cmpwi   cr7,r0,0
     9e4:	4c 9e 00 20 	bnelr   cr7
     9e8:	80 69 00 8c 	lwz     r3,140(r9)
     9ec:	80 09 00 88 	lwz     r0,136(r9)
     9f0:	7c 60 18 50 	subf    r3,r0,r3
	return SKB_TAILROOM(pkptr);
}
     9f4:	4e 80 00 20 	blr

000009f8 <fsm_skb_headroom>:
 *
 *	Return the number of bytes of free space at the head of an &sk_buff.
 */
static inline unsigned int skb_headroom(const struct sk_buff *skb)
{
	return skb->data - skb->head;
     9f8:	81 23 00 94 	lwz     r9,148(r3)
     9fc:	80 03 00 90 	lwz     r0,144(r3)

int fsm_skb_headroom(FSM_PKT* pkptr)
{
	return SKB_HEADROOM(pkptr);
}
     a00:	7c 60 48 50 	subf    r3,r0,r9
     a04:	4e 80 00 20 	blr

00000a08 <fsm_mem_alloc>:

/* Memory operation */
void* fsm_mem_alloc(size_t size)
{
     a08:	94 21 ff f0 	stwu    r1,-16(r1)
     a0c:	7c 08 02 a6 	mflr    r0
			trace_kmalloc(_THIS_IP_, ret, size, s->size, flags);

			return ret;
		}
	}
	return __kmalloc(size, flags);
     a10:	38 80 00 20 	li      r4,32
     a14:	90 01 00 14 	stw     r0,20(r1)
     a18:	48 00 00 01 	bl      a18 <fsm_mem_alloc+0x10>
	void* ptr;
	ptr = FSM_MEM_ALLOC(size);
	//mallocnum++;
	return ptr;
}
     a1c:	80 01 00 14 	lwz     r0,20(r1)
     a20:	38 21 00 10 	addi    r1,r1,16
     a24:	7c 08 03 a6 	mtlr    r0
     a28:	4e 80 00 20 	blr

00000a2c <__fsm_tm_expire>:
	}
	spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);
}

static enum hrtimer_restart __fsm_tm_expire(struct hrtimer *timer)
{
     a2c:	94 21 ff d0 	stwu    r1,-48(r1)
     a30:	7c 08 02 a6 	mflr    r0
     a34:	bf 21 00 14 	stmw    r25,20(r1)
	unsigned long flags;
//	fsm_printf("fsm_tm_expire\n");

	pB = TMBLOCK_PTR;
	cur_time = ktime_get();
	pB->tm_state = FSM_TM_EXPIRE;
     a38:	3f e0 00 00 	lis     r31,0
	struct tmev* tmev_ptr;
	unsigned long flags;
//	fsm_printf("fsm_tm_expire\n");

	pB = TMBLOCK_PTR;
	cur_time = ktime_get();
     a3c:	38 61 00 08 	addi    r3,r1,8
	pB->tm_state = FSM_TM_EXPIRE;
     a40:	3b ff 00 00 	addi    r31,r31,0
	}
	spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);
}

static enum hrtimer_restart __fsm_tm_expire(struct hrtimer *timer)
{
     a44:	90 01 00 34 	stw     r0,52(r1)
	struct tmev* tmev_ptr;
	unsigned long flags;
//	fsm_printf("fsm_tm_expire\n");

	pB = TMBLOCK_PTR;
	cur_time = ktime_get();
     a48:	48 00 00 01 	bl      a48 <__fsm_tm_expire+0x1c>
	pB->tm_state = FSM_TM_EXPIRE;
	if(spin_is_locked(&fsm_core.tmev_list_lock))	
	{
		fsm_printf("dead lock\n");
		return HRTIMER_NORESTART;
     a4c:	38 60 00 00 	li      r3,0
	raw_spin_unlock_wait(&lock->rlock);
}

static inline int spin_is_locked(spinlock_t *lock)
{
	return raw_spin_is_locked(&lock->rlock);
     a50:	80 1f 02 e0 	lwz     r0,736(r31)
	struct tmev* tmev_ptr;
	unsigned long flags;
//	fsm_printf("fsm_tm_expire\n");

	pB = TMBLOCK_PTR;
	cur_time = ktime_get();
     a54:	83 a1 00 08 	lwz     r29,8(r1)
	pB->tm_state = FSM_TM_EXPIRE;
	if(spin_is_locked(&fsm_core.tmev_list_lock))	
     a58:	2f 80 00 00 	cmpwi   cr7,r0,0
	struct tmev* tmev_ptr;
	unsigned long flags;
//	fsm_printf("fsm_tm_expire\n");

	pB = TMBLOCK_PTR;
	cur_time = ktime_get();
     a5c:	83 c1 00 0c 	lwz     r30,12(r1)
	pB->tm_state = FSM_TM_EXPIRE;
     a60:	38 00 00 02 	li      r0,2
     a64:	90 1f 02 28 	stw     r0,552(r31)
	if(spin_is_locked(&fsm_core.tmev_list_lock))	
     a68:	41 9e 00 18 	beq-    cr7,a80 <__fsm_tm_expire+0x54>
	{
		pB->tm_state = FSM_TM_STOP;
		return HRTIMER_NORESTART;	
	}
	
}
     a6c:	80 01 00 34 	lwz     r0,52(r1)
     a70:	bb 21 00 14 	lmw     r25,20(r1)
     a74:	38 21 00 30 	addi    r1,r1,48
     a78:	7c 08 03 a6 	mtlr    r0
     a7c:	4e 80 00 20 	blr
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
     a80:	3b 5f 02 e0 	addi    r26,r31,736
		return HRTIMER_NORESTART;
	}	
	/* No matter whether core is busy or idle, the expired timing event is pended to prevent the possible nested interruption. */
//	if(spin_is_locked(&fsm_core.lock))
//	{
		spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
     a84:	7f 43 d3 78 	mr      r3,r26
     a88:	48 00 00 01 	bl      a88 <__fsm_tm_expire+0x5c>
		while(pB->evQ && !LATE_TIME(cur_time, pB->evQ->expire))
     a8c:	83 9f 02 60 	lwz     r28,608(r31)
		return HRTIMER_NORESTART;
	}	
	/* No matter whether core is busy or idle, the expired timing event is pended to prevent the possible nested interruption. */
//	if(spin_is_locked(&fsm_core.lock))
//	{
		spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
     a90:	7c 79 1b 78 	mr      r25,r3
		while(pB->evQ && !LATE_TIME(cur_time, pB->evQ->expire))
     a94:	2f 9c 00 00 	cmpwi   cr7,r28,0
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
	new->next = next;
     a98:	3b 7f 02 c8 	addi    r27,r31,712
     a9c:	40 be 00 48 	bne+    cr7,ae4 <__fsm_tm_expire+0xb8>
     aa0:	48 00 00 7c 	b       b1c <__fsm_tm_expire+0xf0>
     aa4:	2f 89 00 00 	cmpwi   cr7,r9,0
     aa8:	41 9d 00 74 	bgt-    cr7,b1c <__fsm_tm_expire+0xf0>
     aac:	41 9e 00 ec 	beq-    cr7,b98 <__fsm_tm_expire+0x16c>
		{
			pE = pB->evQ;
			pB->evQ = pE->pNext;
     ab0:	80 1c 00 00 	lwz     r0,0(r28)
     ab4:	90 1f 02 60 	stw     r0,608(r31)
			tmev_ptr = (struct tmev*)fsm_mem_alloc(sizeof(struct tmev));
     ab8:	48 00 00 01 	bl      ab8 <__fsm_tm_expire+0x8c>
			tmev_ptr->pE = pE;
     abc:	93 83 00 00 	stw     r28,0(r3)
			list_add_tail(&tmev_ptr->list_node, &fsm_core.exp_ev_list);
     ac0:	38 03 00 04 	addi    r0,r3,4
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
     ac4:	81 3f 02 cc 	lwz     r9,716(r31)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
     ac8:	90 1f 02 cc 	stw     r0,716(r31)
	new->next = next;
     acc:	93 63 00 04 	stw     r27,4(r3)
	new->prev = prev;
     ad0:	91 23 00 08 	stw     r9,8(r3)
	prev->next = new;
     ad4:	90 09 00 00 	stw     r0,0(r9)
	}	
	/* No matter whether core is busy or idle, the expired timing event is pended to prevent the possible nested interruption. */
//	if(spin_is_locked(&fsm_core.lock))
//	{
		spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
		while(pB->evQ && !LATE_TIME(cur_time, pB->evQ->expire))
     ad8:	83 9f 02 60 	lwz     r28,608(r31)
     adc:	2f 9c 00 00 	cmpwi   cr7,r28,0
     ae0:	41 9e 00 3c 	beq-    cr7,b1c <__fsm_tm_expire+0xf0>
 */
static inline ktime_t ktime_sub(const ktime_t lhs, const ktime_t rhs)
{
	ktime_t res;

	res.tv64 = lhs.tv64 - rhs.tv64;
     ae4:	81 3c 00 08 	lwz     r9,8(r28)
		{
			pE = pB->evQ;
			pB->evQ = pE->pNext;
			tmev_ptr = (struct tmev*)fsm_mem_alloc(sizeof(struct tmev));
     ae8:	38 60 00 0c 	li      r3,12
     aec:	81 5c 00 0c 	lwz     r10,12(r28)
     af0:	7d 5e 50 10 	subfc   r10,r30,r10
     af4:	7d 3d 49 10 	subfe   r9,r29,r9
	if (res.tv.nsec < 0)
     af8:	7d 4b 53 79 	mr.     r11,r10
     afc:	40 80 ff a8 	bge+    aa4 <__fsm_tm_expire+0x78>
		res.tv.nsec += NSEC_PER_SEC;
     b00:	7d 20 4b 78 	mr      r0,r9
     b04:	7c 09 03 78 	mr      r9,r0
	}	
	/* No matter whether core is busy or idle, the expired timing event is pended to prevent the possible nested interruption. */
//	if(spin_is_locked(&fsm_core.lock))
//	{
		spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
		while(pB->evQ && !LATE_TIME(cur_time, pB->evQ->expire))
     b08:	2f 89 00 00 	cmpwi   cr7,r9,0
     b0c:	3d 6b 3b 9b 	addis   r11,r11,15259
     b10:	39 6b ca 00 	addi    r11,r11,-13824
     b14:	7d 6a 5b 78 	mr      r10,r11
     b18:	40 9d ff 94 	ble+    cr7,aac <__fsm_tm_expire+0x80>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
     b1c:	7f 43 d3 78 	mr      r3,r26
     b20:	7f 24 cb 78 	mr      r4,r25
     b24:	48 00 00 01 	bl      b24 <__fsm_tm_expire+0xf8>
			tmev_ptr = (struct tmev*)fsm_mem_alloc(sizeof(struct tmev));
			tmev_ptr->pE = pE;
			list_add_tail(&tmev_ptr->list_node, &fsm_core.exp_ev_list);
		}
		spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);		
		tasklet_schedule(fsm_core.exp_ev_tsklt);
     b28:	80 7f 02 ac 	lwz     r3,684(r31)
     b2c:	38 00 00 01 	li      r0,1

extern void __tasklet_schedule(struct tasklet_struct *t);

static inline void tasklet_schedule(struct tasklet_struct *t)
{
	if (!test_and_set_bit(TASKLET_STATE_SCHED, &t->state))
     b30:	39 23 00 04 	addi    r9,r3,4
     b34:	7c 00 04 ac 	sync    
     b38:	7d 60 48 28 	lwarx   r11,0,r9
     b3c:	7d 6a 03 78 	or      r10,r11,r0
     b40:	7d 40 49 2d 	stwcx.  r10,0,r9
     b44:	40 a2 ff f4 	bne-    b38 <__fsm_tm_expire+0x10c>
     b48:	4c 00 01 2c 	isync
     b4c:	71 60 00 01 	andi.   r0,r11,1
     b50:	41 82 00 54 	beq-    ba4 <__fsm_tm_expire+0x178>
//	fsm_printf("ready to unlock\n");
		spin_unlock_bh(&fsm_core.lock);
//	fsm_printf("unlock_bh\n");
	}
*/
	if(pB->evQ)
     b54:	81 3f 02 60 	lwz     r9,608(r31)
     b58:	2f 89 00 00 	cmpwi   cr7,r9,0
     b5c:	41 9e 00 50 	beq-    cr7,bac <__fsm_tm_expire+0x180>
     b60:	81 49 00 0c 	lwz     r10,12(r9)
        {	
		hrtimer_set_expires(&pB->timer, pB->evQ->expire);
		pB->tm_state = FSM_TM_RUN;	
     b64:	38 00 00 01 	li      r0,1
//	fsm_printf("ready to unlock\n");
		spin_unlock_bh(&fsm_core.lock);
//	fsm_printf("unlock_bh\n");
	}
*/
	if(pB->evQ)
     b68:	81 29 00 08 	lwz     r9,8(r9)
        {	
		hrtimer_set_expires(&pB->timer, pB->evQ->expire);
		pB->tm_state = FSM_TM_RUN;	
		return HRTIMER_RESTART;
     b6c:	38 60 00 01 	li      r3,1
#endif
};

static inline void hrtimer_set_expires(struct hrtimer *timer, ktime_t time)
{
	timer->_expires = time;
     b70:	91 5f 02 44 	stw     r10,580(r31)
     b74:	91 3f 02 40 	stw     r9,576(r31)
	timer->_softexpires = time;
     b78:	91 3f 02 48 	stw     r9,584(r31)
     b7c:	91 5f 02 4c 	stw     r10,588(r31)
	}
*/
	if(pB->evQ)
        {	
		hrtimer_set_expires(&pB->timer, pB->evQ->expire);
		pB->tm_state = FSM_TM_RUN;	
     b80:	90 1f 02 28 	stw     r0,552(r31)
	{
		pB->tm_state = FSM_TM_STOP;
		return HRTIMER_NORESTART;	
	}
	
}
     b84:	80 01 00 34 	lwz     r0,52(r1)
     b88:	bb 21 00 14 	lmw     r25,20(r1)
     b8c:	38 21 00 30 	addi    r1,r1,48
     b90:	7c 08 03 a6 	mtlr    r0
     b94:	4e 80 00 20 	blr
	}	
	/* No matter whether core is busy or idle, the expired timing event is pended to prevent the possible nested interruption. */
//	if(spin_is_locked(&fsm_core.lock))
//	{
		spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
		while(pB->evQ && !LATE_TIME(cur_time, pB->evQ->expire))
     b98:	2f 8a 00 00 	cmpwi   cr7,r10,0
     b9c:	41 9e ff 14 	beq+    cr7,ab0 <__fsm_tm_expire+0x84>
     ba0:	4b ff ff 7c 	b       b1c <__fsm_tm_expire+0xf0>
		__tasklet_schedule(t);
     ba4:	48 00 00 01 	bl      ba4 <__fsm_tm_expire+0x178>
     ba8:	4b ff ff ac 	b       b54 <__fsm_tm_expire+0x128>
		pB->tm_state = FSM_TM_RUN;	
		return HRTIMER_RESTART;
	}
	else
	{
		pB->tm_state = FSM_TM_STOP;
     bac:	91 3f 02 28 	stw     r9,552(r31)
		return HRTIMER_NORESTART;	
     bb0:	38 60 00 00 	li      r3,0
     bb4:	4b ff fe b8 	b       a6c <__fsm_tm_expire+0x40>

00000bb8 <__fsm_tm_ev_add.clone.4>:
	pE->pNext = p0;
	p1->pNext = pE;
	spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);	
}

static evHandle __fsm_tm_ev_add(unsigned int delay, u32 type, u32 code, FSM_PKT* pkptr, int src, int dst, void* buffer)		// delay should be in 10us base
     bb8:	94 21 ff c0 	stwu    r1,-64(r1)
     bbc:	7c 08 02 a6 	mflr    r0
     bc0:	bf 01 00 20 	stmw    r24,32(r1)
     bc4:	7c 7e 1b 78 	mr      r30,r3
{
	__tmEvent* pE;
	pE = (__tmEvent*)fsm_mem_alloc(sizeof(__tmEvent));
     bc8:	38 60 00 30 	li      r3,48
	pE->pNext = p0;
	p1->pNext = pE;
	spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);	
}

static evHandle __fsm_tm_ev_add(unsigned int delay, u32 type, u32 code, FSM_PKT* pkptr, int src, int dst, void* buffer)		// delay should be in 10us base
     bcc:	90 01 00 44 	stw     r0,68(r1)
     bd0:	7c 9d 23 78 	mr      r29,r4
     bd4:	7c bb 2b 78 	mr      r27,r5
     bd8:	7c da 33 78 	mr      r26,r6
     bdc:	7c f9 3b 78 	mr      r25,r7
     be0:	7d 18 43 78 	mr      r24,r8
{
	__tmEvent* pE;
	pE = (__tmEvent*)fsm_mem_alloc(sizeof(__tmEvent));
     be4:	48 00 00 01 	bl      be4 <__fsm_tm_ev_add.clone.4+0x2c>
	if(pE)
     be8:	7c 7c 1b 79 	mr.     r28,r3
		else
			pE->expire = ktime_add_us(ktime_get(), 10 * delay);
		__fsm_tm_ev_insert(pE);
		return EVHANDLE(pE);
	}
	return 0;
     bec:	38 60 00 00 	li      r3,0

static evHandle __fsm_tm_ev_add(unsigned int delay, u32 type, u32 code, FSM_PKT* pkptr, int src, int dst, void* buffer)		// delay should be in 10us base
{
	__tmEvent* pE;
	pE = (__tmEvent*)fsm_mem_alloc(sizeof(__tmEvent));
	if(pE)
     bf0:	41 82 01 2c 	beq-    d1c <__fsm_tm_ev_add.clone.4+0x164>
		pE->delay = delay;
		pE->pkptr = pkptr;
		pE->src_id =src;
		pE->dst_id = dst;
		pE->buffer = buffer;
		if(delay == 0)
     bf4:	2f 9e 00 00 	cmpwi   cr7,r30,0
	__tmEvent* pE;
	pE = (__tmEvent*)fsm_mem_alloc(sizeof(__tmEvent));
	if(pE)
	{
		pE->evmask = EVMASK;
		pE->pNext = 0;
     bf8:	90 7c 00 00 	stw     r3,0(r28)
{
	__tmEvent* pE;
	pE = (__tmEvent*)fsm_mem_alloc(sizeof(__tmEvent));
	if(pE)
	{
		pE->evmask = EVMASK;
     bfc:	3c 00 04 0f 	lis     r0,1039
     c00:	60 00 96 d6 	ori     r0,r0,38614
		pE->pNext = 0;
		pE->type = type;
     c04:	93 bc 00 18 	stw     r29,24(r28)
{
	__tmEvent* pE;
	pE = (__tmEvent*)fsm_mem_alloc(sizeof(__tmEvent));
	if(pE)
	{
		pE->evmask = EVMASK;
     c08:	90 1c 00 04 	stw     r0,4(r28)
		pE->pNext = 0;
		pE->type = type;
		pE->code = code;
     c0c:	93 7c 00 14 	stw     r27,20(r28)
		pE->delay = delay;
     c10:	93 dc 00 10 	stw     r30,16(r28)
		pE->pkptr = pkptr;
     c14:	90 7c 00 1c 	stw     r3,28(r28)
		pE->src_id =src;
     c18:	93 5c 00 24 	stw     r26,36(r28)
		pE->dst_id = dst;
     c1c:	93 3c 00 20 	stw     r25,32(r28)
		pE->buffer = buffer;
     c20:	93 1c 00 28 	stw     r24,40(r28)
		if(delay == 0)
     c24:	41 9e 01 0c 	beq-    cr7,d30 <__fsm_tm_ev_add.clone.4+0x178>
			pE->expire = ktime_add_us(ktime_get(), 10);
		else
			pE->expire = ktime_add_us(ktime_get(), 10 * delay);
     c28:	38 61 00 08 	addi    r3,r1,8
     c2c:	48 00 00 01 	bl      c2c <__fsm_tm_ev_add.clone.4+0x74>
       return ktime_to_us(ktime_sub(later, earlier));
}

static inline ktime_t ktime_add_us(const ktime_t kt, const u64 usec)
{
	return ktime_add_ns(kt, usec * 1000);
     c30:	1c fe 00 0a 	mulli   r7,r30,10
     c34:	54 ec 10 3a 	rlwinm  r12,r7,2,0,29
     c38:	54 eb 17 be 	rlwinm  r11,r7,2,30,31
     c3c:	55 80 2e fe 	rlwinm  r0,r12,5,27,31
     c40:	55 68 28 34 	rlwinm  r8,r11,5,0,26
     c44:	7c 08 43 78 	or      r8,r0,r8
     c48:	80 01 00 08 	lwz     r0,8(r1)
     c4c:	55 89 28 34 	rlwinm  r9,r12,5,0,26
     c50:	7c ac 48 10 	subfc   r5,r12,r9
     c54:	7c 8b 41 10 	subfe   r4,r11,r8
     c58:	90 01 00 10 	stw     r0,16(r1)
     c5c:	38 c0 00 00 	li      r6,0
     c60:	7c aa 2b 78 	mr      r10,r5
     c64:	7c 89 23 78 	mr      r9,r4
     c68:	7d 4a 38 14 	addc    r10,r10,r7
     c6c:	7d 29 31 14 	adde    r9,r9,r6
     c70:	55 45 1f 7e 	rlwinm  r5,r10,3,29,31
     c74:	55 20 18 38 	rlwinm  r0,r9,3,0,28
     c78:	38 61 00 08 	addi    r3,r1,8
     c7c:	38 81 00 10 	addi    r4,r1,16
     c80:	7c a5 03 78 	or      r5,r5,r0
     c84:	55 46 18 38 	rlwinm  r6,r10,3,0,28
     c88:	80 01 00 0c 	lwz     r0,12(r1)
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
     c8c:	3f c0 00 00 	lis     r30,0
     c90:	3b de 00 00 	addi    r30,r30,0
     c94:	90 01 00 14 	stw     r0,20(r1)
     c98:	48 00 00 01 	bl      c98 <__fsm_tm_ev_add.clone.4+0xe0>
     c9c:	3b be 02 e0 	addi    r29,r30,736
     ca0:	81 21 00 08 	lwz     r9,8(r1)
	__tmEvent* p0;
	__tmEvent* p1;
	__tmBlock* pB;
	unsigned long flags;
	pB = TMBLOCK_PTR;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
     ca4:	7f a3 eb 78 	mr      r3,r29
     ca8:	81 41 00 0c 	lwz     r10,12(r1)
		pE->dst_id = dst;
		pE->buffer = buffer;
		if(delay == 0)
			pE->expire = ktime_add_us(ktime_get(), 10);
		else
			pE->expire = ktime_add_us(ktime_get(), 10 * delay);
     cac:	91 3c 00 08 	stw     r9,8(r28)
     cb0:	91 5c 00 0c 	stw     r10,12(r28)
	__tmEvent* p0;
	__tmEvent* p1;
	__tmBlock* pB;
	unsigned long flags;
	pB = TMBLOCK_PTR;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
     cb4:	48 00 00 01 	bl      cb4 <__fsm_tm_ev_add.clone.4+0xfc>
	if(!pB->evQ || LATE_TIME(pE->expire,pB->evQ->expire))
     cb8:	81 7e 02 60 	lwz     r11,608(r30)
	__tmEvent* p0;
	__tmEvent* p1;
	__tmBlock* pB;
	unsigned long flags;
	pB = TMBLOCK_PTR;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
     cbc:	7c 64 1b 78 	mr      r4,r3
	if(!pB->evQ || LATE_TIME(pE->expire,pB->evQ->expire))
     cc0:	2f 8b 00 00 	cmpwi   cr7,r11,0
     cc4:	41 9e 00 2c 	beq-    cr7,cf0 <__fsm_tm_ev_add.clone.4+0x138>
     cc8:	80 eb 00 08 	lwz     r7,8(r11)
     ccc:	81 0b 00 0c 	lwz     r8,12(r11)
     cd0:	80 bc 00 08 	lwz     r5,8(r28)
     cd4:	80 dc 00 0c 	lwz     r6,12(r28)
 */
static inline ktime_t ktime_sub(const ktime_t lhs, const ktime_t rhs)
{
	ktime_t res;

	res.tv64 = lhs.tv64 - rhs.tv64;
     cd8:	7d 46 40 10 	subfc   r10,r6,r8
     cdc:	7d 25 39 10 	subfe   r9,r5,r7
	if (res.tv.nsec < 0)
     ce0:	7d 43 53 79 	mr.     r3,r10
     ce4:	41 80 01 0c 	blt-    df0 <__fsm_tm_ev_add.clone.4+0x238>
     ce8:	2f 89 00 00 	cmpwi   cr7,r9,0
     cec:	40 9d 00 68 	ble-    cr7,d54 <__fsm_tm_ev_add.clone.4+0x19c>
	{
		pE->pNext = pB->evQ;
     cf0:	91 7c 00 00 	stw     r11,0(r28)
		pB->evQ = pE;
		if(pB->tm_state != FSM_TM_EXPIRE)
     cf4:	80 1e 02 28 	lwz     r0,552(r30)
	pB = TMBLOCK_PTR;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
	if(!pB->evQ || LATE_TIME(pE->expire,pB->evQ->expire))
	{
		pE->pNext = pB->evQ;
		pB->evQ = pE;
     cf8:	93 9e 02 60 	stw     r28,608(r30)
		if(pB->tm_state != FSM_TM_EXPIRE)
     cfc:	2f 80 00 02 	cmpwi   cr7,r0,2
     d00:	41 9e 00 10 	beq-    cr7,d10 <__fsm_tm_ev_add.clone.4+0x158>
		{
			__fsm_tm_restart();
     d04:	90 81 00 18 	stw     r4,24(r1)
     d08:	4b ff f5 61 	bl      268 <__fsm_tm_restart>
     d0c:	80 81 00 18 	lwz     r4,24(r1)
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
     d10:	7f a3 eb 78 	mr      r3,r29
     d14:	48 00 00 01 	bl      d14 <__fsm_tm_ev_add.clone.4+0x15c>
		if(delay == 0)
			pE->expire = ktime_add_us(ktime_get(), 10);
		else
			pE->expire = ktime_add_us(ktime_get(), 10 * delay);
		__fsm_tm_ev_insert(pE);
		return EVHANDLE(pE);
     d18:	7f 83 e3 78 	mr      r3,r28
	}
	return 0;
}
     d1c:	80 01 00 44 	lwz     r0,68(r1)
     d20:	bb 01 00 20 	lmw     r24,32(r1)
     d24:	38 21 00 40 	addi    r1,r1,64
     d28:	7c 08 03 a6 	mtlr    r0
     d2c:	4e 80 00 20 	blr
		pE->pkptr = pkptr;
		pE->src_id =src;
		pE->dst_id = dst;
		pE->buffer = buffer;
		if(delay == 0)
			pE->expire = ktime_add_us(ktime_get(), 10);
     d30:	38 61 00 08 	addi    r3,r1,8
     d34:	48 00 00 01 	bl      d34 <__fsm_tm_ev_add.clone.4+0x17c>
       return ktime_to_us(ktime_sub(later, earlier));
}

static inline ktime_t ktime_add_us(const ktime_t kt, const u64 usec)
{
	return ktime_add_ns(kt, usec * 1000);
     d38:	80 01 00 08 	lwz     r0,8(r1)
     d3c:	38 61 00 08 	addi    r3,r1,8
     d40:	38 81 00 10 	addi    r4,r1,16
     d44:	90 01 00 10 	stw     r0,16(r1)
     d48:	38 a0 00 00 	li      r5,0
     d4c:	38 c0 27 10 	li      r6,10000
     d50:	4b ff ff 38 	b       c88 <__fsm_tm_ev_add.clone.4+0xd0>
	__tmEvent* p1;
	__tmBlock* pB;
	unsigned long flags;
	pB = TMBLOCK_PTR;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
	if(!pB->evQ || LATE_TIME(pE->expire,pB->evQ->expire))
     d54:	40 9e 00 48 	bne-    cr7,d9c <__fsm_tm_ev_add.clone.4+0x1e4>
     d58:	2f 8a 00 00 	cmpwi   cr7,r10,0
     d5c:	40 9e ff 94 	bne+    cr7,cf0 <__fsm_tm_ev_add.clone.4+0x138>
     d60:	48 00 00 3c 	b       d9c <__fsm_tm_ev_add.clone.4+0x1e4>
{
	ktime_t res;

	res.tv64 = lhs.tv64 - rhs.tv64;
	if (res.tv.nsec < 0)
		res.tv.nsec += NSEC_PER_SEC;
     d64:	7d 20 4b 78 	mr      r0,r9
     d68:	7c 09 03 78 	mr      r9,r0
		}
		spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);
		return;
	}
	p0 = pB->evQ;
	while(p0 && (LATE_TIME(p0->expire,pE->expire)||ktime_equal(p0->expire, pE->expire)))
     d6c:	2f 89 00 00 	cmpwi   cr7,r9,0
     d70:	3c 63 3b 9b 	addis   r3,r3,15259
     d74:	38 63 ca 00 	addi    r3,r3,-13824
     d78:	7c 6a 1b 78 	mr      r10,r3
     d7c:	40 9d 00 38 	ble-    cr7,db4 <__fsm_tm_ev_add.clone.4+0x1fc>
	{
		p1 = p0;
		p0 = p0->pNext;
     d80:	81 2b 00 00 	lwz     r9,0(r11)
		}
		spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);
		return;
	}
	p0 = pB->evQ;
	while(p0 && (LATE_TIME(p0->expire,pE->expire)||ktime_equal(p0->expire, pE->expire)))
     d84:	7d 7f 5b 78 	mr      r31,r11
     d88:	2f 89 00 00 	cmpwi   cr7,r9,0
     d8c:	41 9e 00 4c 	beq-    cr7,dd8 <__fsm_tm_ev_add.clone.4+0x220>
     d90:	80 e9 00 08 	lwz     r7,8(r9)
     d94:	7d 2b 4b 78 	mr      r11,r9
     d98:	81 09 00 0c 	lwz     r8,12(r9)
 */
static inline ktime_t ktime_sub(const ktime_t lhs, const ktime_t rhs)
{
	ktime_t res;

	res.tv64 = lhs.tv64 - rhs.tv64;
     d9c:	7d 48 30 10 	subfc   r10,r8,r6
     da0:	7d 27 29 10 	subfe   r9,r7,r5
	if (res.tv.nsec < 0)
     da4:	7d 43 53 79 	mr.     r3,r10
     da8:	41 a0 ff bc 	blt-    d64 <__fsm_tm_ev_add.clone.4+0x1ac>
     dac:	2f 89 00 00 	cmpwi   cr7,r9,0
     db0:	41 9d ff d0 	bgt+    cr7,d80 <__fsm_tm_ev_add.clone.4+0x1c8>
     db4:	2c 0a 00 00 	cmpwi   r10,0
     db8:	7f 05 38 00 	cmpw    cr6,r5,r7
     dbc:	7c 86 40 00 	cmpw    cr1,r6,r8
     dc0:	40 9e 00 08 	bne-    cr7,dc8 <__fsm_tm_ev_add.clone.4+0x210>
     dc4:	40 82 ff bc 	bne+    d80 <__fsm_tm_ev_add.clone.4+0x1c8>
     dc8:	40 9a 00 08 	bne-    cr6,dd0 <__fsm_tm_ev_add.clone.4+0x218>
     dcc:	41 86 ff b4 	beq+    cr1,d80 <__fsm_tm_ev_add.clone.4+0x1c8>
     dd0:	7d 69 5b 78 	mr      r9,r11
     dd4:	7f eb fb 78 	mr      r11,r31
	{
		p1 = p0;
		p0 = p0->pNext;
	}
	pE->pNext = p0;
     dd8:	91 3c 00 00 	stw     r9,0(r28)
     ddc:	7f a3 eb 78 	mr      r3,r29
	p1->pNext = pE;
     de0:	93 8b 00 00 	stw     r28,0(r11)
     de4:	48 00 00 01 	bl      de4 <__fsm_tm_ev_add.clone.4+0x22c>
		if(delay == 0)
			pE->expire = ktime_add_us(ktime_get(), 10);
		else
			pE->expire = ktime_add_us(ktime_get(), 10 * delay);
		__fsm_tm_ev_insert(pE);
		return EVHANDLE(pE);
     de8:	7f 83 e3 78 	mr      r3,r28
     dec:	4b ff ff 30 	b       d1c <__fsm_tm_ev_add.clone.4+0x164>
		res.tv.nsec += NSEC_PER_SEC;
     df0:	3c 63 3b 9b 	addis   r3,r3,15259
     df4:	7d 20 4b 78 	mr      r0,r9
     df8:	38 63 ca 00 	addi    r3,r3,-13824
     dfc:	7c 09 03 78 	mr      r9,r0
     e00:	7c 6a 1b 78 	mr      r10,r3
     e04:	4b ff fe e4 	b       ce8 <__fsm_tm_ev_add.clone.4+0x130>

00000e08 <fsm_mem_free>:
	//mallocnum++;
	return ptr;
}

void fsm_mem_free(void* ptr)
{
     e08:	94 21 ff f0 	stwu    r1,-16(r1)
     e0c:	7c 08 02 a6 	mflr    r0
     e10:	90 01 00 14 	stw     r0,20(r1)
	FSM_MEM_FREE(ptr);
     e14:	48 00 00 01 	bl      e14 <fsm_mem_free+0xc>
}
     e18:	80 01 00 14 	lwz     r0,20(r1)
     e1c:	38 21 00 10 	addi    r1,r1,16
     e20:	7c 08 03 a6 	mtlr    r0
     e24:	4e 80 00 20 	blr

00000e28 <fsm_mem_cpy>:

void* fsm_mem_cpy(void* dst_ptr, const void* src_ptr, size_t size)
{
     e28:	94 21 ff f0 	stwu    r1,-16(r1)
     e2c:	7c 08 02 a6 	mflr    r0
     e30:	90 01 00 14 	stw     r0,20(r1)
	return FSM_MEM_CPY(dst_ptr,src_ptr,size);
     e34:	48 00 00 01 	bl      e34 <fsm_mem_cpy+0xc>
}
     e38:	80 01 00 14 	lwz     r0,20(r1)
     e3c:	38 21 00 10 	addi    r1,r1,16
     e40:	7c 08 03 a6 	mtlr    r0
     e44:	4e 80 00 20 	blr

00000e48 <fsm_mem_set>:

void* fsm_mem_set(void* dst_ptr, const int val, size_t size)
{
     e48:	94 21 ff f0 	stwu    r1,-16(r1)
     e4c:	7c 08 02 a6 	mflr    r0
     e50:	90 01 00 14 	stw     r0,20(r1)
	return FSM_MEM_SET(dst_ptr,val,size);
     e54:	48 00 00 01 	bl      e54 <fsm_mem_set+0xc>
}
     e58:	80 01 00 14 	lwz     r0,20(r1)
     e5c:	38 21 00 10 	addi    r1,r1,16
     e60:	7c 08 03 a6 	mtlr    r0
     e64:	4e 80 00 20 	blr

00000e68 <fsm_mem_cmp>:

int fsm_mem_cmp(const void* dst_ptr, const void* src_ptr, size_t size)
{
     e68:	94 21 ff f0 	stwu    r1,-16(r1)
     e6c:	7c 08 02 a6 	mflr    r0
     e70:	90 01 00 14 	stw     r0,20(r1)
	return FSM_MEM_CMP(dst_ptr,src_ptr,size);
     e74:	48 00 00 01 	bl      e74 <fsm_mem_cmp+0xc>
}
     e78:	80 01 00 14 	lwz     r0,20(r1)
     e7c:	38 21 00 10 	addi    r1,r1,16
     e80:	7c 08 03 a6 	mtlr    r0
     e84:	4e 80 00 20 	blr

00000e88 <fsm_printf>:
	print_len = VPRINTK(fmt,args);
	va_end(args);
	return print_len;
	
	return 0;
}
     e88:	38 60 00 00 	li      r3,0
     e8c:	4e 80 00 20 	blr

00000e90 <fsm_octets_print>:
		}
	}
	fsm_printf("\n");
	fsm_printf("=====================================================\n");
	return num;
}
     e90:	38 60 00 00 	li      r3,0
     e94:	4e 80 00 20 	blr

00000e98 <fsm_htons>:

/* Endianness */
u16 fsm_htons(u16 val)
{
	return HTONS(val);
}
     e98:	4e 80 00 20 	blr

00000e9c <fsm_htonl>:

u32 fsm_htonl(u32 val)
{
	return HTONL(val);
}
     e9c:	4e 80 00 20 	blr

00000ea0 <fsm_ntohs>:

u16 fsm_ntohs(u16 val)
{
	return NTOHS(val);
}
     ea0:	4e 80 00 20 	blr

00000ea4 <fsm_ntohl>:

u32 fsm_ntohl(u32 val)
{
	return NTOHL(val);
}
     ea4:	4e 80 00 20 	blr

00000ea8 <fsm_schedule_self>:

/*  Event scheduling operation */
evHandle fsm_schedule_self(unsigned int delay, u32 code)
{
	return 	__fsm_tm_ev_add(delay, FSM_EV_TYPE_SELF, code, NULL, fsm_core.current_fsm, fsm_core.current_fsm, NULL);
     ea8:	3d 20 00 00 	lis     r9,0
     eac:	80 c9 00 00 	lwz     r6,0(r9)
	return NTOHL(val);
}

/*  Event scheduling operation */
evHandle fsm_schedule_self(unsigned int delay, u32 code)
{
     eb0:	7c 85 23 78 	mr      r5,r4
	return 	__fsm_tm_ev_add(delay, FSM_EV_TYPE_SELF, code, NULL, fsm_core.current_fsm, fsm_core.current_fsm, NULL);
     eb4:	39 00 00 00 	li      r8,0
     eb8:	38 80 00 03 	li      r4,3
     ebc:	7c c7 33 78 	mr      r7,r6
     ec0:	4b ff fc f8 	b       bb8 <__fsm_tm_ev_add.clone.4>

00000ec4 <fsm_schedule_exfsm>:
}

evHandle fsm_schedule_exfsm(unsigned int delay, u32 code, int dst_id)
{
	return 	__fsm_tm_ev_add(delay, FSM_EV_TYPE_EXFSM, code, NULL, fsm_core.current_fsm, dst_id, NULL);
     ec4:	3d 20 00 00 	lis     r9,0
{
	return 	__fsm_tm_ev_add(delay, FSM_EV_TYPE_SELF, code, NULL, fsm_core.current_fsm, fsm_core.current_fsm, NULL);
}

evHandle fsm_schedule_exfsm(unsigned int delay, u32 code, int dst_id)
{
     ec8:	7c 80 23 78 	mr      r0,r4
	return 	__fsm_tm_ev_add(delay, FSM_EV_TYPE_EXFSM, code, NULL, fsm_core.current_fsm, dst_id, NULL);
     ecc:	80 c9 00 00 	lwz     r6,0(r9)
{
	return 	__fsm_tm_ev_add(delay, FSM_EV_TYPE_SELF, code, NULL, fsm_core.current_fsm, fsm_core.current_fsm, NULL);
}

evHandle fsm_schedule_exfsm(unsigned int delay, u32 code, int dst_id)
{
     ed0:	7c a7 2b 78 	mr      r7,r5
	return 	__fsm_tm_ev_add(delay, FSM_EV_TYPE_EXFSM, code, NULL, fsm_core.current_fsm, dst_id, NULL);
     ed4:	38 80 00 04 	li      r4,4
     ed8:	7c 05 03 78 	mr      r5,r0
     edc:	39 00 00 00 	li      r8,0
     ee0:	4b ff fc d8 	b       bb8 <__fsm_tm_ev_add.clone.4>

00000ee4 <fsm_post_msg>:
}

evHandle fsm_post_msg(u32 code , void* msg_ptr, int dst_id, size_t size)
{
     ee4:	94 21 ff e0 	stwu    r1,-32(r1)
     ee8:	7c 08 02 a6 	mflr    r0
     eec:	bf 81 00 10 	stmw    r28,16(r1)
     ef0:	7c 7d 1b 78 	mr      r29,r3
	void* buffer;
	buffer = fsm_mem_alloc(size);
     ef4:	7c c3 33 78 	mr      r3,r6
{
	return 	__fsm_tm_ev_add(delay, FSM_EV_TYPE_EXFSM, code, NULL, fsm_core.current_fsm, dst_id, NULL);
}

evHandle fsm_post_msg(u32 code , void* msg_ptr, int dst_id, size_t size)
{
     ef8:	7c dc 33 78 	mr      r28,r6
     efc:	90 01 00 24 	stw     r0,36(r1)
     f00:	7c be 2b 78 	mr      r30,r5
	void* buffer;
	buffer = fsm_mem_alloc(size);
     f04:	90 81 00 08 	stw     r4,8(r1)
     f08:	48 00 00 01 	bl      f08 <fsm_post_msg+0x24>
	FSM_MEM_FREE(ptr);
}

void* fsm_mem_cpy(void* dst_ptr, const void* src_ptr, size_t size)
{
	return FSM_MEM_CPY(dst_ptr,src_ptr,size);
     f0c:	7f 85 e3 78 	mr      r5,r28
     f10:	80 81 00 08 	lwz     r4,8(r1)
}

evHandle fsm_post_msg(u32 code , void* msg_ptr, int dst_id, size_t size)
{
	void* buffer;
	buffer = fsm_mem_alloc(size);
     f14:	7c 7f 1b 78 	mr      r31,r3
	FSM_MEM_FREE(ptr);
}

void* fsm_mem_cpy(void* dst_ptr, const void* src_ptr, size_t size)
{
	return FSM_MEM_CPY(dst_ptr,src_ptr,size);
     f18:	48 00 00 01 	bl      f18 <fsm_post_msg+0x34>
{
	void* buffer;
	buffer = fsm_mem_alloc(size);
	fsm_mem_cpy(buffer, msg_ptr, size);
	return	__fsm_tm_ev_add(0, FSM_EV_TYPE_MSG, code, NULL, fsm_core.current_fsm, dst_id, buffer);
}
     f1c:	80 01 00 24 	lwz     r0,36(r1)
evHandle fsm_post_msg(u32 code , void* msg_ptr, int dst_id, size_t size)
{
	void* buffer;
	buffer = fsm_mem_alloc(size);
	fsm_mem_cpy(buffer, msg_ptr, size);
	return	__fsm_tm_ev_add(0, FSM_EV_TYPE_MSG, code, NULL, fsm_core.current_fsm, dst_id, buffer);
     f20:	3d 20 00 00 	lis     r9,0
}
     f24:	7c 08 03 a6 	mtlr    r0
evHandle fsm_post_msg(u32 code , void* msg_ptr, int dst_id, size_t size)
{
	void* buffer;
	buffer = fsm_mem_alloc(size);
	fsm_mem_cpy(buffer, msg_ptr, size);
	return	__fsm_tm_ev_add(0, FSM_EV_TYPE_MSG, code, NULL, fsm_core.current_fsm, dst_id, buffer);
     f28:	80 c9 00 00 	lwz     r6,0(r9)
     f2c:	7f a5 eb 78 	mr      r5,r29
     f30:	7f c7 f3 78 	mr      r7,r30
     f34:	7f e8 fb 78 	mr      r8,r31
}
     f38:	bb 81 00 10 	lmw     r28,16(r1)
evHandle fsm_post_msg(u32 code , void* msg_ptr, int dst_id, size_t size)
{
	void* buffer;
	buffer = fsm_mem_alloc(size);
	fsm_mem_cpy(buffer, msg_ptr, size);
	return	__fsm_tm_ev_add(0, FSM_EV_TYPE_MSG, code, NULL, fsm_core.current_fsm, dst_id, buffer);
     f3c:	38 60 00 00 	li      r3,0
     f40:	38 80 00 06 	li      r4,6
}
     f44:	38 21 00 20 	addi    r1,r1,32
evHandle fsm_post_msg(u32 code , void* msg_ptr, int dst_id, size_t size)
{
	void* buffer;
	buffer = fsm_mem_alloc(size);
	fsm_mem_cpy(buffer, msg_ptr, size);
	return	__fsm_tm_ev_add(0, FSM_EV_TYPE_MSG, code, NULL, fsm_core.current_fsm, dst_id, buffer);
     f48:	4b ff fc 70 	b       bb8 <__fsm_tm_ev_add.clone.4>

00000f4c <fsm_schedule_cancel>:
}

int fsm_schedule_cancel(evHandle eh)
{
     f4c:	94 21 ff e0 	stwu    r1,-32(r1)
     f50:	7c 08 02 a6 	mflr    r0
     f54:	bf 81 00 10 	stmw    r28,16(r1)
     f58:	7c 7f 1b 78 	mr      r31,r3
     f5c:	90 01 00 24 	stw     r0,36(r1)
{
	__tmEvent* p0;
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	unsigned long flags;
	if(pE->evmask != EVMASK)
     f60:	3c 00 04 0f 	lis     r0,1039
     f64:	60 00 96 d6 	ori     r0,r0,38614
     f68:	81 23 00 04 	lwz     r9,4(r3)
		return FSM_EXEC_FAIL;
     f6c:	38 60 ff ff 	li      r3,-1
{
	__tmEvent* p0;
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	unsigned long flags;
	if(pE->evmask != EVMASK)
     f70:	7f 89 00 00 	cmpw    cr7,r9,r0
     f74:	41 9e 00 18 	beq-    cr7,f8c <fsm_schedule_cancel+0x40>
}

int fsm_schedule_cancel(evHandle eh)
{
	return __fsm_tm_ev_rmv((__tmEvent*)eh);
}
     f78:	80 01 00 24 	lwz     r0,36(r1)
     f7c:	bb 81 00 10 	lmw     r28,16(r1)
     f80:	38 21 00 20 	addi    r1,r1,32
     f84:	7c 08 03 a6 	mtlr    r0
     f88:	4e 80 00 20 	blr
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	unsigned long flags;
	if(pE->evmask != EVMASK)
		return FSM_EXEC_FAIL;
	if(!pB->evQ)
     f8c:	3f c0 00 00 	lis     r30,0
     f90:	3b de 00 00 	addi    r30,r30,0
     f94:	80 1e 02 60 	lwz     r0,608(r30)
     f98:	2f 80 00 00 	cmpwi   cr7,r0,0
     f9c:	41 be ff dc 	beq-    cr7,f78 <fsm_schedule_cancel+0x2c>
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
     fa0:	3b be 02 e0 	addi    r29,r30,736
		return FSM_EXEC_FAIL;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
     fa4:	7f a3 eb 78 	mr      r3,r29
     fa8:	48 00 00 01 	bl      fa8 <fsm_schedule_cancel+0x5c>
	if(EVHANDLE(pE) == EVHANDLE(pB->evQ))
     fac:	81 3e 02 60 	lwz     r9,608(r30)
	unsigned long flags;
	if(pE->evmask != EVMASK)
		return FSM_EXEC_FAIL;
	if(!pB->evQ)
		return FSM_EXEC_FAIL;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
     fb0:	7c 7c 1b 78 	mr      r28,r3
	if(EVHANDLE(pE) == EVHANDLE(pB->evQ))
     fb4:	7f 9f 48 00 	cmpw    cr7,r31,r9
     fb8:	40 be 00 10 	bne+    cr7,fc8 <fsm_schedule_cancel+0x7c>
     fbc:	48 00 00 54 	b       1010 <fsm_schedule_cancel+0xc4>
		}
		spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);
		return FSM_EXEC_SUCC;
	}
	p0= pB->evQ;
	while(p0->pNext && (EVHANDLE(pE) != EVHANDLE(p0->pNext)))
     fc0:	41 9a 00 2c 	beq-    cr6,fec <fsm_schedule_cancel+0xa0>
     fc4:	7c 09 03 78 	mr      r9,r0
     fc8:	80 09 00 00 	lwz     r0,0(r9)
     fcc:	2f 80 00 00 	cmpwi   cr7,r0,0
     fd0:	7f 1f 00 00 	cmpw    cr6,r31,r0
     fd4:	40 9e ff ec 	bne+    cr7,fc0 <fsm_schedule_cancel+0x74>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
     fd8:	7f a3 eb 78 	mr      r3,r29
     fdc:	7f 84 e3 78 	mr      r4,r28
     fe0:	48 00 00 01 	bl      fe0 <fsm_schedule_cancel+0x94>
		fsm_mem_free(pE);
		spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);
		return FSM_EXEC_SUCC;
	}
	spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);
	return FSM_EXEC_FAIL;
     fe4:	38 60 ff ff 	li      r3,-1
     fe8:	4b ff ff 90 	b       f78 <fsm_schedule_cancel+0x2c>
	p0= pB->evQ;
	while(p0->pNext && (EVHANDLE(pE) != EVHANDLE(p0->pNext)))
		p0 = p0->pNext;
	if(p0->pNext)
	{
		p0->pNext = pE->pNext;
     fec:	80 1f 00 00 	lwz     r0,0(r31)
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
     ff0:	7f e3 fb 78 	mr      r3,r31
	p0= pB->evQ;
	while(p0->pNext && (EVHANDLE(pE) != EVHANDLE(p0->pNext)))
		p0 = p0->pNext;
	if(p0->pNext)
	{
		p0->pNext = pE->pNext;
     ff4:	90 09 00 00 	stw     r0,0(r9)
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
     ff8:	48 00 00 01 	bl      ff8 <fsm_schedule_cancel+0xac>
     ffc:	7f a3 eb 78 	mr      r3,r29
    1000:	7f 84 e3 78 	mr      r4,r28
    1004:	48 00 00 01 	bl      1004 <fsm_schedule_cancel+0xb8>
	if(p0->pNext)
	{
		p0->pNext = pE->pNext;
		fsm_mem_free(pE);
		spin_unlock_irqrestore(&fsm_core.tmev_list_lock, flags);
		return FSM_EXEC_SUCC;
    1008:	38 60 00 00 	li      r3,0
    100c:	4b ff ff 6c 	b       f78 <fsm_schedule_cancel+0x2c>
		return FSM_EXEC_FAIL;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
	if(EVHANDLE(pE) == EVHANDLE(pB->evQ))
	{
		pB->evQ = pB->evQ->pNext;
		if(pB->tm_state != FSM_TM_EXPIRE)
    1010:	81 3e 02 28 	lwz     r9,552(r30)
	if(!pB->evQ)
		return FSM_EXEC_FAIL;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
	if(EVHANDLE(pE) == EVHANDLE(pB->evQ))
	{
		pB->evQ = pB->evQ->pNext;
    1014:	80 1f 00 00 	lwz     r0,0(r31)
		if(pB->tm_state != FSM_TM_EXPIRE)
    1018:	2f 89 00 02 	cmpwi   cr7,r9,2
	if(!pB->evQ)
		return FSM_EXEC_FAIL;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
	if(EVHANDLE(pE) == EVHANDLE(pB->evQ))
	{
		pB->evQ = pB->evQ->pNext;
    101c:	90 1e 02 60 	stw     r0,608(r30)
		if(pB->tm_state != FSM_TM_EXPIRE)
    1020:	41 9e 00 08 	beq-    cr7,1028 <fsm_schedule_cancel+0xdc>
		{
			__fsm_tm_restart();
    1024:	4b ff f2 45 	bl      268 <__fsm_tm_restart>
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
    1028:	7f e3 fb 78 	mr      r3,r31
    102c:	48 00 00 01 	bl      102c <fsm_schedule_cancel+0xe0>
		if(pB->tm_state != FSM_TM_EXPIRE)
		{
			__fsm_tm_restart();
		}
		fsm_mem_free(pE);
		if(!pB->evQ)
    1030:	80 1e 02 60 	lwz     r0,608(r30)
    1034:	2f 80 00 00 	cmpwi   cr7,r0,0
    1038:	40 9e ff c4 	bne+    cr7,ffc <fsm_schedule_cancel+0xb0>
		{
			__fsm_tm_stop();
    103c:	4b ff ef c5 	bl      0 <__fsm_tm_stop>
    1040:	4b ff ff bc 	b       ffc <fsm_schedule_cancel+0xb0>

00001044 <fsm_do_ioctrl>:
	fsm_mem_free(ifr_ptr);
	return result;
}*/

int fsm_do_ioctrl(int strm_id, u32 cmd, void* data_ptr, size_t size)
{
    1044:	94 21 ff e0 	stwu    r1,-32(r1)
    1048:	7c 08 02 a6 	mflr    r0
	NETDEV*	 dev;
	struct evioctl* ev_ptr;
	dev = fsm_core.__intf[strm_id].dev;
    104c:	39 23 00 02 	addi    r9,r3,2
	fsm_mem_free(ifr_ptr);
	return result;
}*/

int fsm_do_ioctrl(int strm_id, u32 cmd, void* data_ptr, size_t size)
{
    1050:	bf 41 00 08 	stmw    r26,8(r1)
	NETDEV*	 dev;
	struct evioctl* ev_ptr;
	dev = fsm_core.__intf[strm_id].dev;
    1054:	3f e0 00 00 	lis     r31,0
    1058:	3b ff 00 00 	addi    r31,r31,0
	fsm_mem_free(ifr_ptr);
	return result;
}*/

int fsm_do_ioctrl(int strm_id, u32 cmd, void* data_ptr, size_t size)
{
    105c:	90 01 00 24 	stw     r0,36(r1)
	NETDEV*	 dev;
	struct evioctl* ev_ptr;
	dev = fsm_core.__intf[strm_id].dev;
    1060:	55 29 20 36 	rlwinm  r9,r9,4,0,27
	fsm_mem_free(ifr_ptr);
	return result;
}*/

int fsm_do_ioctrl(int strm_id, u32 cmd, void* data_ptr, size_t size)
{
    1064:	7c bd 2b 78 	mr      r29,r5
	NETDEV*	 dev;
	struct evioctl* ev_ptr;
	dev = fsm_core.__intf[strm_id].dev;
    1068:	7d 3f 4a 14 	add     r9,r31,r9
	ev_ptr = (struct evioctl*)fsm_mem_alloc(sizeof(struct evioctl));
    106c:	38 60 00 18 	li      r3,24

int fsm_do_ioctrl(int strm_id, u32 cmd, void* data_ptr, size_t size)
{
	NETDEV*	 dev;
	struct evioctl* ev_ptr;
	dev = fsm_core.__intf[strm_id].dev;
    1070:	83 49 00 0c 	lwz     r26,12(r9)
	fsm_mem_free(ifr_ptr);
	return result;
}*/

int fsm_do_ioctrl(int strm_id, u32 cmd, void* data_ptr, size_t size)
{
    1074:	7c 9b 23 78 	mr      r27,r4
    1078:	7c dc 33 78 	mr      r28,r6
	NETDEV*	 dev;
	struct evioctl* ev_ptr;
	dev = fsm_core.__intf[strm_id].dev;
	ev_ptr = (struct evioctl*)fsm_mem_alloc(sizeof(struct evioctl));
    107c:	48 00 00 01 	bl      107c <fsm_do_ioctrl+0x38>
	ev_ptr->dev =dev;
	ev_ptr->ifr.cmd = cmd;
	ev_ptr->ifr.size = size;
	if(data_ptr != NULL && size > 0)
    1080:	2f 9d 00 00 	cmpwi   cr7,r29,0
{
	NETDEV*	 dev;
	struct evioctl* ev_ptr;
	dev = fsm_core.__intf[strm_id].dev;
	ev_ptr = (struct evioctl*)fsm_mem_alloc(sizeof(struct evioctl));
	ev_ptr->dev =dev;
    1084:	93 43 00 00 	stw     r26,0(r3)
int fsm_do_ioctrl(int strm_id, u32 cmd, void* data_ptr, size_t size)
{
	NETDEV*	 dev;
	struct evioctl* ev_ptr;
	dev = fsm_core.__intf[strm_id].dev;
	ev_ptr = (struct evioctl*)fsm_mem_alloc(sizeof(struct evioctl));
    1088:	7c 7e 1b 78 	mr      r30,r3
	ev_ptr->dev =dev;
	ev_ptr->ifr.cmd = cmd;
    108c:	93 63 00 04 	stw     r27,4(r3)
	ev_ptr->ifr.size = size;
    1090:	93 83 00 08 	stw     r28,8(r3)
	if(data_ptr != NULL && size > 0)
    1094:	41 9e 00 0c 	beq-    cr7,10a0 <fsm_do_ioctrl+0x5c>
    1098:	2f 9c 00 00 	cmpwi   cr7,r28,0
    109c:	40 9e 00 84 	bne-    cr7,1120 <fsm_do_ioctrl+0xdc>
		ev_ptr->ifr.buffer = fsm_mem_alloc(size);
		fsm_mem_cpy(ev_ptr->ifr.buffer, data_ptr, size);
		}
	else
		{
		ev_ptr->ifr.buffer = NULL;
    10a0:	38 00 00 00 	li      r0,0
    10a4:	90 1e 00 0c 	stw     r0,12(r30)
	raw_spin_lock_init(&(_lock)->rlock);		\
} while (0)

static inline void spin_lock(spinlock_t *lock)
{
	raw_spin_lock(&lock->rlock);
    10a8:	3b bf 02 d0 	addi    r29,r31,720
    10ac:	7f a3 eb 78 	mr      r3,r29
    10b0:	48 00 00 01 	bl      10b0 <fsm_do_ioctrl+0x6c>
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    10b4:	81 3f 02 c4 	lwz     r9,708(r31)
		}
	spin_lock(&fsm_core.ioctl_list_lock);
	list_add_tail(&ev_ptr->list_node, &fsm_core.do_ioctl_list);
    10b8:	38 1e 00 10 	addi    r0,r30,16
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
	new->next = next;
    10bc:	39 7f 02 c0 	addi    r11,r31,704
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    10c0:	90 1f 02 c4 	stw     r0,708(r31)
	raw_spin_lock_irqsave_nested(spinlock_check(lock), flags, subclass); \
} while (0)

static inline void spin_unlock(spinlock_t *lock)
{
	raw_spin_unlock(&lock->rlock);
    10c4:	7f a3 eb 78 	mr      r3,r29
	new->next = next;
	new->prev = prev;
    10c8:	91 3e 00 14 	stw     r9,20(r30)
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
	new->next = next;
    10cc:	91 7e 00 10 	stw     r11,16(r30)
	new->prev = prev;
	prev->next = new;
    10d0:	90 09 00 00 	stw     r0,0(r9)
    10d4:	48 00 00 01 	bl      10d4 <fsm_do_ioctrl+0x90>
	spin_unlock(&fsm_core.ioctl_list_lock);
	tasklet_schedule(fsm_core.do_ioctl_tsklt);
    10d8:	80 7f 02 a8 	lwz     r3,680(r31)
    10dc:	38 00 00 01 	li      r0,1

extern void __tasklet_schedule(struct tasklet_struct *t);

static inline void tasklet_schedule(struct tasklet_struct *t)
{
	if (!test_and_set_bit(TASKLET_STATE_SCHED, &t->state))
    10e0:	39 23 00 04 	addi    r9,r3,4
    10e4:	7c 00 04 ac 	sync    
    10e8:	7d 60 48 28 	lwarx   r11,0,r9
    10ec:	7d 6a 03 78 	or      r10,r11,r0
    10f0:	7d 40 49 2d 	stwcx.  r10,0,r9
    10f4:	40 a2 ff f4 	bne-    10e8 <fsm_do_ioctrl+0xa4>
    10f8:	4c 00 01 2c 	isync
    10fc:	71 60 00 01 	andi.   r0,r11,1
    1100:	40 a2 00 08 	bne+    1108 <fsm_do_ioctrl+0xc4>
		__tasklet_schedule(t);
    1104:	48 00 00 01 	bl      1104 <fsm_do_ioctrl+0xc0>
	return 1;
}
    1108:	80 01 00 24 	lwz     r0,36(r1)
    110c:	38 60 00 01 	li      r3,1
    1110:	bb 41 00 08 	lmw     r26,8(r1)
    1114:	38 21 00 20 	addi    r1,r1,32
    1118:	7c 08 03 a6 	mtlr    r0
    111c:	4e 80 00 20 	blr
	ev_ptr->dev =dev;
	ev_ptr->ifr.cmd = cmd;
	ev_ptr->ifr.size = size;
	if(data_ptr != NULL && size > 0)
		{
		ev_ptr->ifr.buffer = fsm_mem_alloc(size);
    1120:	7f 83 e3 78 	mr      r3,r28
    1124:	48 00 00 01 	bl      1124 <fsm_do_ioctrl+0xe0>
	FSM_MEM_FREE(ptr);
}

void* fsm_mem_cpy(void* dst_ptr, const void* src_ptr, size_t size)
{
	return FSM_MEM_CPY(dst_ptr,src_ptr,size);
    1128:	7f a4 eb 78 	mr      r4,r29
	ev_ptr->dev =dev;
	ev_ptr->ifr.cmd = cmd;
	ev_ptr->ifr.size = size;
	if(data_ptr != NULL && size > 0)
		{
		ev_ptr->ifr.buffer = fsm_mem_alloc(size);
    112c:	90 7e 00 0c 	stw     r3,12(r30)
	FSM_MEM_FREE(ptr);
}

void* fsm_mem_cpy(void* dst_ptr, const void* src_ptr, size_t size)
{
	return FSM_MEM_CPY(dst_ptr,src_ptr,size);
    1130:	7f 85 e3 78 	mr      r5,r28
    1134:	48 00 00 01 	bl      1134 <fsm_do_ioctrl+0xf0>
    1138:	4b ff ff 70 	b       10a8 <fsm_do_ioctrl+0x64>

0000113c <fsm_ioctrl_arrival>:
	return 1;
}


int fsm_ioctrl_arrival(struct ifreq *ifr, int cmd)
{ 
    113c:	94 21 ff d0 	stwu    r1,-48(r1)
    1140:	7c 08 02 a6 	mflr    r0
    1144:	90 01 00 34 	stw     r0,52(r1)
	struct kifreq* kifr_ptr;	
	struct ifreq* uifr_ptr; 
	struct kifreq kifr;
	void* buffer = NULL;
	unsigned long flags2;
	if(cmd == IOCKERNEL)	
    1148:	38 00 00 00 	li      r0,0
    114c:	60 00 89 f0 	ori     r0,r0,35312
    1150:	7f 84 00 00 	cmpw    cr7,r4,r0
	return 1;
}


int fsm_ioctrl_arrival(struct ifreq *ifr, int cmd)
{ 
    1154:	bf 61 00 1c 	stmw    r27,28(r1)
    1158:	7c 7f 1b 78 	mr      r31,r3
	struct kifreq* kifr_ptr;	
	struct ifreq* uifr_ptr; 
	struct kifreq kifr;
	void* buffer = NULL;
	unsigned long flags2;
	if(cmd == IOCKERNEL)	
    115c:	41 9e 01 c4 	beq-    cr7,1320 <fsm_ioctrl_arrival+0x1e4>
//			}
		spin_lock_irqsave(&fsm_core.lock, flags2);
		__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_IOCTRL,NULL, KERNEL_MODULE,MAIN_PORT,kifr_ptr->buffer,kifr_ptr->cmd);
		spin_unlock_irqrestore(&fsm_core.lock, flags2);
		}	
	else if(cmd == IOCUSER)	
    1160:	6c 80 ff ff 	xoris   r0,r4,65535
    1164:	2f 80 89 f1 	cmpwi   cr7,r0,-30223
    1168:	41 9e 00 1c 	beq-    cr7,1184 <fsm_ioctrl_arrival+0x48>
			}		
		copy_to_user(uifr_ptr->ifr_ifru.ifru_data, kifr_ptr, sizeof(struct kifreq));
		}
	
	return 1;
}
    116c:	80 01 00 34 	lwz     r0,52(r1)
    1170:	38 60 00 01 	li      r3,1
    1174:	bb 61 00 1c 	lmw     r27,28(r1)
    1178:	38 21 00 30 	addi    r1,r1,48
    117c:	7c 08 03 a6 	mtlr    r0
    1180:	4e 80 00 20 	blr
		spin_unlock_irqrestore(&fsm_core.lock, flags2);
		}	
	else if(cmd == IOCUSER)	
		{		
		uifr_ptr = ifr;		
		copy_from_user(&kifr, uifr_ptr->ifr_ifru.ifru_data, sizeof(struct kifreq)); 	
    1184:	80 83 00 10 	lwz     r4,16(r3)
static inline unsigned long copy_from_user(void *to,
		const void __user *from, unsigned long n)
{
	unsigned long over;

	if (access_ok(VERIFY_READ, from, n))
    1188:	80 02 02 3c 	lwz     r0,572(r2)
    118c:	7f 84 00 40 	cmplw   cr7,r4,r0
    1190:	41 9d 01 00 	bgt-    cr7,1290 <fsm_ioctrl_arrival+0x154>
    1194:	7c 04 00 50 	subf    r0,r4,r0
    1198:	2b 80 00 0a 	cmplwi  cr7,r0,10
    119c:	40 9d 00 f4 	ble-    cr7,1290 <fsm_ioctrl_arrival+0x154>
		return __copy_tofrom_user((__force void __user *)to, from, n);
    11a0:	38 61 00 08 	addi    r3,r1,8
    11a4:	38 a0 00 0c 	li      r5,12
    11a8:	48 00 00 01 	bl      11a8 <fsm_ioctrl_arrival+0x6c>
		kifr_ptr = &kifr;		
		if(kifr_ptr->buffer)		
    11ac:	80 01 00 10 	lwz     r0,16(r1)
    11b0:	2f 80 00 00 	cmpwi   cr7,r0,0
    11b4:	41 9e 01 e0 	beq-    cr7,1394 <fsm_ioctrl_arrival+0x258>
			{			
			buffer = fsm_mem_alloc(kifr_ptr->size); 		
    11b8:	80 61 00 0c 	lwz     r3,12(r1)
    11bc:	48 00 00 01 	bl      11bc <fsm_ioctrl_arrival+0x80>
			copy_from_user(buffer, kifr_ptr->buffer, kifr_ptr->size);	
    11c0:	80 81 00 10 	lwz     r4,16(r1)
static inline unsigned long copy_from_user(void *to,
		const void __user *from, unsigned long n)
{
	unsigned long over;

	if (access_ok(VERIFY_READ, from, n))
    11c4:	80 02 02 3c 	lwz     r0,572(r2)
		uifr_ptr = ifr;		
		copy_from_user(&kifr, uifr_ptr->ifr_ifru.ifru_data, sizeof(struct kifreq)); 	
		kifr_ptr = &kifr;		
		if(kifr_ptr->buffer)		
			{			
			buffer = fsm_mem_alloc(kifr_ptr->size); 		
    11c8:	7c 7d 1b 78 	mr      r29,r3
			copy_from_user(buffer, kifr_ptr->buffer, kifr_ptr->size);	
    11cc:	80 a1 00 0c 	lwz     r5,12(r1)
    11d0:	7f 84 00 40 	cmplw   cr7,r4,r0
    11d4:	40 9d 00 e0 	ble-    cr7,12b4 <fsm_ioctrl_arrival+0x178>
		return __copy_tofrom_user((__force void __user *)to, from, n);
	if ((unsigned long)from < TASK_SIZE) {
    11d8:	3c 00 bf ff 	lis     r0,-16385
    11dc:	60 00 ff ff 	ori     r0,r0,65535
    11e0:	7f 84 00 40 	cmplw   cr7,r4,r0
    11e4:	40 9d 01 9c 	ble-    cr7,1380 <fsm_ioctrl_arrival+0x244>
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
    11e8:	3f 60 00 00 	lis     r27,0
    11ec:	3b 7b 00 00 	addi    r27,r27,0
    11f0:	3b db 02 90 	addi    r30,r27,656
			spin_lock_irqsave(&fsm_core.lock, flags2);
    11f4:	7f c3 f3 78 	mr      r3,r30
    11f8:	48 00 00 01 	bl      11f8 <fsm_ioctrl_arrival+0xbc>
			__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_IOCTRL,NULL, USER_SPACE, MAIN_PORT,buffer,kifr_ptr->cmd);
    11fc:	80 fb 02 68 	lwz     r7,616(r27)
    1200:	81 21 00 08 	lwz     r9,8(r1)
    1204:	38 a0 00 00 	li      r5,0
		kifr_ptr = &kifr;		
		if(kifr_ptr->buffer)		
			{			
			buffer = fsm_mem_alloc(kifr_ptr->size); 		
			copy_from_user(buffer, kifr_ptr->buffer, kifr_ptr->size);	
			spin_lock_irqsave(&fsm_core.lock, flags2);
    1208:	7c 7c 1b 78 	mr      r28,r3
			__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_IOCTRL,NULL, USER_SPACE, MAIN_PORT,buffer,kifr_ptr->cmd);
    120c:	38 c0 00 01 	li      r6,1
    1210:	7f a8 eb 78 	mr      r8,r29
    1214:	38 60 00 05 	li      r3,5
    1218:	38 80 00 02 	li      r4,2
    121c:	4b ff f2 1d 	bl      438 <__fsm_core_self_drive>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
    1220:	7f c3 f3 78 	mr      r3,r30
    1224:	7f 84 e3 78 	mr      r4,r28
    1228:	48 00 00 01 	bl      1228 <fsm_ioctrl_arrival+0xec>
			spin_unlock_irqrestore(&fsm_core.lock, flags2);
			copy_to_user(kifr_ptr->buffer, buffer, kifr_ptr->size); 		
    122c:	80 61 00 10 	lwz     r3,16(r1)
static inline unsigned long copy_to_user(void __user *to,
		const void *from, unsigned long n)
{
	unsigned long over;

	if (access_ok(VERIFY_WRITE, to, n))
    1230:	80 02 02 3c 	lwz     r0,572(r2)
    1234:	80 a1 00 0c 	lwz     r5,12(r1)
    1238:	7f 83 00 40 	cmplw   cr7,r3,r0
    123c:	41 9d 00 1c 	bgt-    cr7,1258 <fsm_ioctrl_arrival+0x11c>
    1240:	2f 85 00 00 	cmpwi   cr7,r5,0
    1244:	41 9e 00 94 	beq-    cr7,12d8 <fsm_ioctrl_arrival+0x19c>
    1248:	39 65 ff ff 	addi    r11,r5,-1
    124c:	7d 23 00 50 	subf    r9,r3,r0
    1250:	7f 8b 48 40 	cmplw   cr7,r11,r9
    1254:	40 9d 00 84 	ble-    cr7,12d8 <fsm_ioctrl_arrival+0x19c>
		return __copy_tofrom_user(to, (__force void __user *)from, n);
	if ((unsigned long)to < TASK_SIZE) {
    1258:	3d 20 bf ff 	lis     r9,-16385
    125c:	61 29 ff ff 	ori     r9,r9,65535
    1260:	7f 83 48 40 	cmplw   cr7,r3,r9
    1264:	40 9d 01 04 	ble-    cr7,1368 <fsm_ioctrl_arrival+0x22c>
			{
			spin_lock_irqsave(&fsm_core.lock, flags2);			
			__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_IOCTRL,NULL, USER_SPACE, MAIN_PORT,NULL,kifr_ptr->cmd);
			spin_unlock_irqrestore(&fsm_core.lock, flags2);		
			}		
		copy_to_user(uifr_ptr->ifr_ifru.ifru_data, kifr_ptr, sizeof(struct kifreq));
    1268:	80 7f 00 10 	lwz     r3,16(r31)
static inline unsigned long copy_to_user(void __user *to,
		const void *from, unsigned long n)
{
	unsigned long over;

	if (access_ok(VERIFY_WRITE, to, n))
    126c:	7f 80 18 40 	cmplw   cr7,r0,r3
    1270:	41 9c 00 78 	blt-    cr7,12e8 <fsm_ioctrl_arrival+0x1ac>
    1274:	7c 03 00 50 	subf    r0,r3,r0
    1278:	2b 80 00 0a 	cmplwi  cr7,r0,10
    127c:	40 9d 00 6c 	ble-    cr7,12e8 <fsm_ioctrl_arrival+0x1ac>
		return __copy_tofrom_user(to, (__force void __user *)from, n);
    1280:	38 81 00 08 	addi    r4,r1,8
    1284:	38 a0 00 0c 	li      r5,12
    1288:	48 00 00 01 	bl      1288 <fsm_ioctrl_arrival+0x14c>
    128c:	4b ff fe e0 	b       116c <fsm_ioctrl_arrival+0x30>
{
	unsigned long over;

	if (access_ok(VERIFY_READ, from, n))
		return __copy_tofrom_user((__force void __user *)to, from, n);
	if ((unsigned long)from < TASK_SIZE) {
    1290:	3c 00 bf ff 	lis     r0,-16385
    1294:	60 00 ff ff 	ori     r0,r0,65535
    1298:	7f 84 00 40 	cmplw   cr7,r4,r0
    129c:	41 9d ff 10 	bgt+    cr7,11ac <fsm_ioctrl_arrival+0x70>
		over = (unsigned long)from + n - TASK_SIZE;
		return __copy_tofrom_user((__force void __user *)to, from,
    12a0:	3c a0 c0 00 	lis     r5,-16384
    12a4:	38 61 00 08 	addi    r3,r1,8
    12a8:	7c a4 28 50 	subf    r5,r4,r5
    12ac:	48 00 00 01 	bl      12ac <fsm_ioctrl_arrival+0x170>
    12b0:	4b ff fe fc 	b       11ac <fsm_ioctrl_arrival+0x70>
static inline unsigned long copy_from_user(void *to,
		const void __user *from, unsigned long n)
{
	unsigned long over;

	if (access_ok(VERIFY_READ, from, n))
    12b4:	2f 85 00 00 	cmpwi   cr7,r5,0
    12b8:	41 9e 00 14 	beq-    cr7,12cc <fsm_ioctrl_arrival+0x190>
    12bc:	39 25 ff ff 	addi    r9,r5,-1
    12c0:	7c 04 00 50 	subf    r0,r4,r0
    12c4:	7f 89 00 40 	cmplw   cr7,r9,r0
    12c8:	41 bd ff 10 	bgt-    cr7,11d8 <fsm_ioctrl_arrival+0x9c>
		return __copy_tofrom_user((__force void __user *)to, from, n);
    12cc:	7f a3 eb 78 	mr      r3,r29
    12d0:	48 00 00 01 	bl      12d0 <fsm_ioctrl_arrival+0x194>
    12d4:	4b ff ff 14 	b       11e8 <fsm_ioctrl_arrival+0xac>
		const void *from, unsigned long n)
{
	unsigned long over;

	if (access_ok(VERIFY_WRITE, to, n))
		return __copy_tofrom_user(to, (__force void __user *)from, n);
    12d8:	7f a4 eb 78 	mr      r4,r29
    12dc:	48 00 00 01 	bl      12dc <fsm_ioctrl_arrival+0x1a0>
    12e0:	80 02 02 3c 	lwz     r0,572(r2)
    12e4:	4b ff ff 84 	b       1268 <fsm_ioctrl_arrival+0x12c>
	if ((unsigned long)to < TASK_SIZE) {
    12e8:	3c 00 bf ff 	lis     r0,-16385
    12ec:	60 00 ff ff 	ori     r0,r0,65535
    12f0:	7f 83 00 40 	cmplw   cr7,r3,r0
    12f4:	41 9d fe 78 	bgt+    cr7,116c <fsm_ioctrl_arrival+0x30>
		over = (unsigned long)to + n - TASK_SIZE;
		return __copy_tofrom_user(to, (__force void __user *)from,
    12f8:	3c a0 c0 00 	lis     r5,-16384
    12fc:	38 81 00 08 	addi    r4,r1,8
    1300:	7c a3 28 50 	subf    r5,r3,r5
    1304:	48 00 00 01 	bl      1304 <fsm_ioctrl_arrival+0x1c8>
		}
	
	return 1;
}
    1308:	80 01 00 34 	lwz     r0,52(r1)
    130c:	38 60 00 01 	li      r3,1
    1310:	bb 61 00 1c 	lmw     r27,28(r1)
    1314:	7c 08 03 a6 	mtlr    r0
    1318:	38 21 00 30 	addi    r1,r1,48
    131c:	4e 80 00 20 	blr
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
    1320:	3f 80 00 00 	lis     r28,0
    1324:	3b 9c 00 00 	addi    r28,r28,0
    1328:	3b dc 02 90 	addi    r30,r28,656
//		if(kifr_ptr->buffer)
//			{
//			buffer = fsm_mem_alloc(kifr_ptr->size);
//			fsm_mem_cpy(buffer, kifr_ptr->buffer, kifr_ptr->size);
//			}
		spin_lock_irqsave(&fsm_core.lock, flags2);
    132c:	7f c3 f3 78 	mr      r3,r30
    1330:	48 00 00 01 	bl      1330 <fsm_ioctrl_arrival+0x1f4>
		__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_IOCTRL,NULL, KERNEL_MODULE,MAIN_PORT,kifr_ptr->buffer,kifr_ptr->cmd);
    1334:	80 fc 02 68 	lwz     r7,616(r28)
    1338:	81 1f 00 08 	lwz     r8,8(r31)
//		if(kifr_ptr->buffer)
//			{
//			buffer = fsm_mem_alloc(kifr_ptr->size);
//			fsm_mem_cpy(buffer, kifr_ptr->buffer, kifr_ptr->size);
//			}
		spin_lock_irqsave(&fsm_core.lock, flags2);
    133c:	7c 7d 1b 78 	mr      r29,r3
		__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_IOCTRL,NULL, KERNEL_MODULE,MAIN_PORT,kifr_ptr->buffer,kifr_ptr->cmd);
    1340:	81 3f 00 00 	lwz     r9,0(r31)
    1344:	38 a0 00 00 	li      r5,0
    1348:	38 c0 00 00 	li      r6,0
    134c:	38 60 00 05 	li      r3,5
    1350:	38 80 00 02 	li      r4,2
    1354:	4b ff f0 e5 	bl      438 <__fsm_core_self_drive>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
    1358:	7f c3 f3 78 	mr      r3,r30
    135c:	7f a4 eb 78 	mr      r4,r29
    1360:	48 00 00 01 	bl      1360 <fsm_ioctrl_arrival+0x224>
    1364:	4b ff fe 08 	b       116c <fsm_ioctrl_arrival+0x30>
    1368:	3c a0 c0 00 	lis     r5,-16384
    136c:	7f a4 eb 78 	mr      r4,r29
    1370:	7c a3 28 50 	subf    r5,r3,r5
    1374:	48 00 00 01 	bl      1374 <fsm_ioctrl_arrival+0x238>
    1378:	80 02 02 3c 	lwz     r0,572(r2)
    137c:	4b ff fe ec 	b       1268 <fsm_ioctrl_arrival+0x12c>

	if (access_ok(VERIFY_READ, from, n))
		return __copy_tofrom_user((__force void __user *)to, from, n);
	if ((unsigned long)from < TASK_SIZE) {
		over = (unsigned long)from + n - TASK_SIZE;
		return __copy_tofrom_user((__force void __user *)to, from,
    1380:	3c a0 c0 00 	lis     r5,-16384
    1384:	7f a3 eb 78 	mr      r3,r29
    1388:	7c a4 28 50 	subf    r5,r4,r5
    138c:	48 00 00 01 	bl      138c <fsm_ioctrl_arrival+0x250>
    1390:	4b ff fe 58 	b       11e8 <fsm_ioctrl_arrival+0xac>
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
    1394:	3f 80 00 00 	lis     r28,0
    1398:	3b 9c 00 00 	addi    r28,r28,0
    139c:	3b dc 02 90 	addi    r30,r28,656
			copy_to_user(kifr_ptr->buffer, buffer, kifr_ptr->size); 		
//			fsm_mem_free(buffer);		
			}		
		else		
			{
			spin_lock_irqsave(&fsm_core.lock, flags2);			
    13a0:	7f c3 f3 78 	mr      r3,r30
    13a4:	48 00 00 01 	bl      13a4 <fsm_ioctrl_arrival+0x268>
			__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_IOCTRL,NULL, USER_SPACE, MAIN_PORT,NULL,kifr_ptr->cmd);
    13a8:	80 fc 02 68 	lwz     r7,616(r28)
    13ac:	81 21 00 08 	lwz     r9,8(r1)
			copy_to_user(kifr_ptr->buffer, buffer, kifr_ptr->size); 		
//			fsm_mem_free(buffer);		
			}		
		else		
			{
			spin_lock_irqsave(&fsm_core.lock, flags2);			
    13b0:	7c 7d 1b 78 	mr      r29,r3
			__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_IOCTRL,NULL, USER_SPACE, MAIN_PORT,NULL,kifr_ptr->cmd);
    13b4:	38 a0 00 00 	li      r5,0
    13b8:	38 c0 00 01 	li      r6,1
    13bc:	39 00 00 00 	li      r8,0
    13c0:	38 60 00 05 	li      r3,5
    13c4:	38 80 00 02 	li      r4,2
    13c8:	4b ff f0 71 	bl      438 <__fsm_core_self_drive>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
    13cc:	7f c3 f3 78 	mr      r3,r30
    13d0:	7f a4 eb 78 	mr      r4,r29
    13d4:	48 00 00 01 	bl      13d4 <fsm_ioctrl_arrival+0x298>
    13d8:	80 02 02 3c 	lwz     r0,572(r2)
    13dc:	4b ff fe 8c 	b       1268 <fsm_ioctrl_arrival+0x12c>

000013e0 <fsm_get_curtime>:



/* Time get */
u32 fsm_get_curtime()
{
    13e0:	94 21 ff f0 	stwu    r1,-16(r1)
    13e4:	7c 08 02 a6 	mflr    r0
	ktime_t	ktime;
	struct timeval cur_time;
	u32 ctm;
	ktime = ktime_get();
    13e8:	38 61 00 08 	addi    r3,r1,8



/* Time get */
u32 fsm_get_curtime()
{
    13ec:	90 01 00 14 	stw     r0,20(r1)
	ktime_t	ktime;
	struct timeval cur_time;
	u32 ctm;
	ktime = ktime_get();
    13f0:	48 00 00 01 	bl      13f0 <fsm_get_curtime+0x10>
 */
static inline struct timeval ktime_to_timeval(const ktime_t kt)
{
	return (struct timeval) {
		.tv_sec = (time_t) kt.tv.sec,
		.tv_usec = (suseconds_t) (kt.tv.nsec / NSEC_PER_USEC) };
    13f4:	3c 60 10 62 	lis     r3,4194
    13f8:	80 01 00 08 	lwz     r0,8(r1)
    13fc:	60 63 4d d3 	ori     r3,r3,19923
    1400:	81 21 00 0c 	lwz     r9,12(r1)
	cur_time = ktime_to_timeval(ktime);
	ctm = cur_time.tv_sec * 1000000 + cur_time.tv_usec;
    1404:	54 0a 40 2e 	rlwinm  r10,r0,8,0,23
    1408:	54 0b 18 38 	rlwinm  r11,r0,3,0,28
    140c:	7d 6b 50 50 	subf    r11,r11,r10
    1410:	7c 69 18 96 	mulhw   r3,r9,r3
    1414:	55 6a 30 32 	rlwinm  r10,r11,6,0,25
    1418:	7d 6b 50 50 	subf    r11,r11,r10
    141c:	7c 63 36 70 	srawi   r3,r3,6
    1420:	7d 29 fe 70 	srawi   r9,r9,31
    1424:	7c 0b 02 14 	add     r0,r11,r0
    1428:	54 00 30 32 	rlwinm  r0,r0,6,0,25
    142c:	7c 69 18 50 	subf    r3,r9,r3
    1430:	7c 63 02 14 	add     r3,r3,r0
	ctm = ctm/10;
	return ctm;
}
    1434:	80 01 00 14 	lwz     r0,20(r1)
	struct timeval cur_time;
	u32 ctm;
	ktime = ktime_get();
	cur_time = ktime_to_timeval(ktime);
	ctm = cur_time.tv_sec * 1000000 + cur_time.tv_usec;
	ctm = ctm/10;
    1438:	3d 40 cc cc 	lis     r10,-13108
    143c:	61 4a cc cd 	ori     r10,r10,52429
	return ctm;
}
    1440:	7c 08 03 a6 	mtlr    r0
	struct timeval cur_time;
	u32 ctm;
	ktime = ktime_get();
	cur_time = ktime_to_timeval(ktime);
	ctm = cur_time.tv_sec * 1000000 + cur_time.tv_usec;
	ctm = ctm/10;
    1444:	7c 63 50 16 	mulhwu  r3,r3,r10
	return ctm;
}
    1448:	38 21 00 10 	addi    r1,r1,16
    144c:	54 63 e8 fe 	rlwinm  r3,r3,29,3,31
    1450:	4e 80 00 20 	blr

00001454 <fsm_get_random_bytes>:


/* Random bytes get*/
void fsm_get_random_bytes(void *buf, int nbytes)
{
    1454:	94 21 ff f0 	stwu    r1,-16(r1)
    1458:	7c 08 02 a6 	mflr    r0
    145c:	90 01 00 14 	stw     r0,20(r1)
	GET_RANDOM_BYTES(buf, nbytes);
    1460:	48 00 00 01 	bl      1460 <fsm_get_random_bytes+0xc>
}
    1464:	80 01 00 14 	lwz     r0,20(r1)
    1468:	38 21 00 10 	addi    r1,r1,16
    146c:	7c 08 03 a6 	mtlr    r0
    1470:	4e 80 00 20 	blr

00001474 <fsm_core_create>:


/* FSM core operations */

void fsm_core_create(void* dev)
{
    1474:	94 21 ff f0 	stwu    r1,-16(r1)
	FSM_SV_PTR = NULL;
	fsm_core.fsm_drive = NULL;
	MAIN_PORT = -1;
	for(i = 0; i < MAX_INTF; i++)
	{
		INTF[i].valid = 0;
    1478:	38 e0 00 20 	li      r7,32
/* FSM core operations */

void fsm_core_create(void* dev)
{
	int i;
	fsm_core.current_fsm = -1;
    147c:	3d 20 00 00 	lis     r9,0


/* FSM core operations */

void fsm_core_create(void* dev)
{
    1480:	7c 08 02 a6 	mflr    r0
	FSM_SV_PTR = NULL;
	fsm_core.fsm_drive = NULL;
	MAIN_PORT = -1;
	for(i = 0; i < MAX_INTF; i++)
	{
		INTF[i].valid = 0;
    1484:	7c e9 03 a6 	mtctr   r7


/* FSM core operations */

void fsm_core_create(void* dev)
{
    1488:	93 e1 00 0c 	stw     r31,12(r1)
	int i;
	fsm_core.current_fsm = -1;
	fsm_core.current_state_ptr = NULL;
    148c:	39 40 00 00 	li      r10,0
/* FSM core operations */

void fsm_core_create(void* dev)
{
	int i;
	fsm_core.current_fsm = -1;
    1490:	3b e9 00 00 	addi    r31,r9,0


/* FSM core operations */

void fsm_core_create(void* dev)
{
    1494:	90 01 00 14 	stw     r0,20(r1)
	int i;
	fsm_core.current_fsm = -1;
    1498:	39 00 ff ff 	li      r8,-1
    149c:	3d 60 00 00 	lis     r11,0
	fsm_core.current_state_ptr = NULL;
    14a0:	91 5f 00 04 	stw     r10,4(r31)
    14a4:	39 6b 04 18 	addi    r11,r11,1048
	fsm_core.state = CORE_CLOSED;
    14a8:	91 5f 00 08 	stw     r10,8(r31)
	FSM_SV_PTR = NULL;
	fsm_core.fsm_drive = NULL;
	MAIN_PORT = -1;
	for(i = 0; i < MAX_INTF; i++)
	{
		INTF[i].valid = 0;
    14ac:	38 00 00 00 	li      r0,0
{
	int i;
	fsm_core.current_fsm = -1;
	fsm_core.current_state_ptr = NULL;
	fsm_core.state = CORE_CLOSED;
	fsm_core.pkptr = 0;
    14b0:	91 5f 00 0c 	stw     r10,12(r31)
	fsm_core.evtype = 0;
    14b4:	91 5f 00 10 	stw     r10,16(r31)
	fsm_core.code = 0;
    14b8:	91 5f 00 14 	stw     r10,20(r31)
	fsm_core.src = 0;
    14bc:	91 5f 00 18 	stw     r10,24(r31)
	fsm_core.dev = dev;
    14c0:	90 7f 02 84 	stw     r3,644(r31)
	FSM_SV_PTR = NULL;
    14c4:	91 5f 00 1c 	stw     r10,28(r31)
	fsm_core.fsm_drive = NULL;
    14c8:	91 5f 00 20 	stw     r10,32(r31)
	MAIN_PORT = -1;
    14cc:	91 1f 02 68 	stw     r8,616(r31)
/* FSM core operations */

void fsm_core_create(void* dev)
{
	int i;
	fsm_core.current_fsm = -1;
    14d0:	91 09 00 00 	stw     r8,0(r9)
	fsm_core.code = 0;
	fsm_core.src = 0;
	fsm_core.dev = dev;
	FSM_SV_PTR = NULL;
	fsm_core.fsm_drive = NULL;
	MAIN_PORT = -1;
    14d4:	39 3f 00 24 	addi    r9,r31,36
	for(i = 0; i < MAX_INTF; i++)
	{
		INTF[i].valid = 0;
    14d8:	90 09 00 00 	stw     r0,0(r9)
		INTF[i].proto = 0;
    14dc:	b0 09 00 04 	sth     r0,4(r9)
		INTF[i].dev	= 0;
    14e0:	90 09 00 08 	stw     r0,8(r9)
		INTF[i].send = __fsm_skb_send_null;
    14e4:	91 69 00 0c 	stw     r11,12(r9)
    14e8:	39 29 00 10 	addi    r9,r9,16
	fsm_core.src = 0;
	fsm_core.dev = dev;
	FSM_SV_PTR = NULL;
	fsm_core.fsm_drive = NULL;
	MAIN_PORT = -1;
	for(i = 0; i < MAX_INTF; i++)
    14ec:	42 00 ff ec 	bdnz+   14d8 <fsm_core_create+0x64>
	{
		FSM[i] = NULL;
	}
	fsm_core.buffer = NULL;
	fsm_core.ioctrl_cmd = 0;
	spin_lock_init(&fsm_core.lock);
    14f0:	3d 20 00 00 	lis     r9,0
    14f4:	39 29 00 00 	addi    r9,r9,0
    14f8:	81 49 00 04 	lwz     r10,4(r9)
	fsm_core.tx_queue = (struct sk_buff_head*)fsm_mem_alloc(sizeof(struct sk_buff_head));
    14fc:	38 60 00 14 	li      r3,20
	{
		FSM[i] = NULL;
	}
	fsm_core.buffer = NULL;
	fsm_core.ioctrl_cmd = 0;
	spin_lock_init(&fsm_core.lock);
    1500:	81 29 00 00 	lwz     r9,0(r9)
		INTF[i].dev	= 0;
		INTF[i].send = __fsm_skb_send_null;
	}
	for(i = 0; i < MAX_FSM; ++i)
	{
		FSM[i] = NULL;
    1504:	90 1f 02 6c 	stw     r0,620(r31)
    1508:	90 1f 02 70 	stw     r0,624(r31)
    150c:	90 1f 02 74 	stw     r0,628(r31)
    1510:	90 1f 02 78 	stw     r0,632(r31)
    1514:	90 1f 02 7c 	stw     r0,636(r31)
    1518:	90 1f 02 80 	stw     r0,640(r31)
	}
	fsm_core.buffer = NULL;
    151c:	90 1f 02 88 	stw     r0,648(r31)
	fsm_core.ioctrl_cmd = 0;
    1520:	90 1f 02 8c 	stw     r0,652(r31)
	spin_lock_init(&fsm_core.lock);
    1524:	91 3f 02 90 	stw     r9,656(r31)
    1528:	91 5f 02 94 	stw     r10,660(r31)
	fsm_core.tx_queue = (struct sk_buff_head*)fsm_mem_alloc(sizeof(struct sk_buff_head));
    152c:	48 00 00 01 	bl      152c <fsm_core_create+0xb8>
    1530:	90 7f 02 98 	stw     r3,664(r31)
	fsm_core.rx_queue = (struct sk_buff_head*)fsm_mem_alloc(sizeof(struct sk_buff_head));
    1534:	38 60 00 14 	li      r3,20
    1538:	48 00 00 01 	bl      1538 <fsm_core_create+0xc4>
    153c:	90 7f 02 9c 	stw     r3,668(r31)
	fsm_core.tx_tsklt = (struct tasklet_struct*)fsm_mem_alloc(sizeof(struct tasklet_struct));
    1540:	38 60 00 14 	li      r3,20
    1544:	48 00 00 01 	bl      1544 <fsm_core_create+0xd0>
    1548:	90 7f 02 a0 	stw     r3,672(r31)
	fsm_core.rx_tsklt = (struct tasklet_struct*)fsm_mem_alloc(sizeof(struct tasklet_struct));
    154c:	38 60 00 14 	li      r3,20
    1550:	48 00 00 01 	bl      1550 <fsm_core_create+0xdc>
    1554:	90 7f 02 a4 	stw     r3,676(r31)
	fsm_core.do_ioctl_tsklt = (struct tasklet_struct*)fsm_mem_alloc(sizeof(struct tasklet_struct));
    1558:	38 60 00 14 	li      r3,20
    155c:	48 00 00 01 	bl      155c <fsm_core_create+0xe8>
    1560:	90 7f 02 a8 	stw     r3,680(r31)
	fsm_core.exp_ev_tsklt = (struct tasklet_struct*)fsm_mem_alloc(sizeof(struct tasklet_struct));
    1564:	38 60 00 14 	li      r3,20
    1568:	48 00 00 01 	bl      1568 <fsm_core_create+0xf4>
    156c:	90 7f 02 ac 	stw     r3,684(r31)
	return; 
}
    1570:	80 01 00 14 	lwz     r0,20(r1)
    1574:	83 e1 00 0c 	lwz     r31,12(r1)
    1578:	38 21 00 10 	addi    r1,r1,16
    157c:	7c 08 03 a6 	mtlr    r0
    1580:	4e 80 00 20 	blr

00001584 <fsm_core_intf_set>:
//proto is the protocol of upperlayer of the data stream 
//dev name is the destination of the data stream
void fsm_core_intf_set(int index, u32 type, u16 proto, const char* dev_name)
{
	NETDEV *dev = NULL;
	switch(type)
    1584:	2f 84 00 01 	cmpwi   cr7,r4,1
}

//proto is the protocol of upperlayer of the data stream 
//dev name is the destination of the data stream
void fsm_core_intf_set(int index, u32 type, u16 proto, const char* dev_name)
{
    1588:	94 21 ff e0 	stwu    r1,-32(r1)
    158c:	7c 08 02 a6 	mflr    r0
    1590:	93 e1 00 1c 	stw     r31,28(r1)
    1594:	7c 7f 1b 78 	mr      r31,r3
    1598:	90 01 00 24 	stw     r0,36(r1)
	NETDEV *dev = NULL;
	switch(type)
    159c:	41 9e 00 c4 	beq-    cr7,1660 <fsm_core_intf_set+0xdc>
    15a0:	2b 84 00 01 	cmplwi  cr7,r4,1
    15a4:	41 9c 00 30 	blt-    cr7,15d4 <fsm_core_intf_set+0x50>
    15a8:	2f 84 00 02 	cmpwi   cr7,r4,2
    15ac:	41 9e 00 54 	beq-    cr7,1600 <fsm_core_intf_set+0x7c>
		INTF[index].proto = htons(proto);
		INTF[index].dev = dev;
		INTF[index].send = __fsm_skb_pending_xmit;
		break;
	}
	if(proto == 0 && dev_name == 0)
    15b0:	2f 85 00 00 	cmpwi   cr7,r5,0
    15b4:	40 9e 00 0c 	bne-    cr7,15c0 <fsm_core_intf_set+0x3c>
    15b8:	2f 86 00 00 	cmpwi   cr7,r6,0
    15bc:	41 9e 01 04 	beq-    cr7,16c0 <fsm_core_intf_set+0x13c>
		{
		INTF[index].valid = DEV_INTF_NULL;
		INTF[index].send = __fsm_skb_send_null;
		}
	return;
}
    15c0:	80 01 00 24 	lwz     r0,36(r1)
    15c4:	83 e1 00 1c 	lwz     r31,28(r1)
    15c8:	38 21 00 20 	addi    r1,r1,32
    15cc:	7c 08 03 a6 	mtlr    r0
    15d0:	4e 80 00 20 	blr
{
	NETDEV *dev = NULL;
	switch(type)
	{
	case DEV_INTF_NULL:
		INTF[index].valid = DEV_INTF_NULL;
    15d4:	38 03 00 02 	addi    r0,r3,2
    15d8:	3d 20 00 00 	lis     r9,0
    15dc:	54 00 20 36 	rlwinm  r0,r0,4,0,27
    15e0:	39 29 00 00 	addi    r9,r9,0
    15e4:	7d 29 02 14 	add     r9,r9,r0
		INTF[index].send = __fsm_skb_send_null;
    15e8:	3d 60 00 00 	lis     r11,0
{
	NETDEV *dev = NULL;
	switch(type)
	{
	case DEV_INTF_NULL:
		INTF[index].valid = DEV_INTF_NULL;
    15ec:	38 00 00 00 	li      r0,0
    15f0:	90 09 00 04 	stw     r0,4(r9)
		INTF[index].send = __fsm_skb_send_null;
    15f4:	38 0b 04 18 	addi    r0,r11,1048
    15f8:	90 09 00 10 	stw     r0,16(r9)
		break;
    15fc:	4b ff ff b4 	b       15b0 <fsm_core_intf_set+0x2c>
	case DEV_INTF_IND:
		if(dev_name)
    1600:	2f 86 00 00 	cmpwi   cr7,r6,0

//proto is the protocol of upperlayer of the data stream 
//dev name is the destination of the data stream
void fsm_core_intf_set(int index, u32 type, u16 proto, const char* dev_name)
{
	NETDEV *dev = NULL;
    1604:	38 60 00 00 	li      r3,0
	case DEV_INTF_NULL:
		INTF[index].valid = DEV_INTF_NULL;
		INTF[index].send = __fsm_skb_send_null;
		break;
	case DEV_INTF_IND:
		if(dev_name)
    1608:	41 9e 00 24 	beq-    cr7,162c <fsm_core_intf_set+0xa8>
			dev = DEV_GET_BY_NAME(dev_name);
    160c:	3c 60 00 00 	lis     r3,0
    1610:	90 a1 00 08 	stw     r5,8(r1)
    1614:	7c c4 33 78 	mr      r4,r6
    1618:	38 63 00 00 	addi    r3,r3,0
    161c:	90 c1 00 0c 	stw     r6,12(r1)
    1620:	48 00 00 01 	bl      1620 <fsm_core_intf_set+0x9c>
    1624:	80 c1 00 0c 	lwz     r6,12(r1)
    1628:	80 a1 00 08 	lwz     r5,8(r1)
		INTF[index].valid = DEV_INTF_IND;
    162c:	38 1f 00 02 	addi    r0,r31,2
    1630:	3d 20 00 00 	lis     r9,0
    1634:	54 00 20 36 	rlwinm  r0,r0,4,0,27
    1638:	39 29 00 00 	addi    r9,r9,0
    163c:	7d 29 02 14 	add     r9,r9,r0
		INTF[index].proto = htons(proto);
		INTF[index].dev = dev;
		INTF[index].send = __fsm_skb_pending_netrx;
    1640:	3d 60 00 00 	lis     r11,0
		break;
	case DEV_INTF_IND:
		if(dev_name)
			dev = DEV_GET_BY_NAME(dev_name);
		INTF[index].valid = DEV_INTF_IND;
		INTF[index].proto = htons(proto);
    1644:	b0 a9 00 08 	sth     r5,8(r9)
		INTF[index].send = __fsm_skb_send_null;
		break;
	case DEV_INTF_IND:
		if(dev_name)
			dev = DEV_GET_BY_NAME(dev_name);
		INTF[index].valid = DEV_INTF_IND;
    1648:	38 00 00 02 	li      r0,2
    164c:	90 09 00 04 	stw     r0,4(r9)
		INTF[index].proto = htons(proto);
		INTF[index].dev = dev;
		INTF[index].send = __fsm_skb_pending_netrx;
    1650:	38 0b 01 bc 	addi    r0,r11,444
	case DEV_INTF_IND:
		if(dev_name)
			dev = DEV_GET_BY_NAME(dev_name);
		INTF[index].valid = DEV_INTF_IND;
		INTF[index].proto = htons(proto);
		INTF[index].dev = dev;
    1654:	90 69 00 0c 	stw     r3,12(r9)
		INTF[index].send = __fsm_skb_pending_netrx;
    1658:	90 09 00 10 	stw     r0,16(r9)
		break;
    165c:	4b ff ff 54 	b       15b0 <fsm_core_intf_set+0x2c>
	case DEV_INTF_REQ:
		if(dev_name)
    1660:	2f 86 00 00 	cmpwi   cr7,r6,0

//proto is the protocol of upperlayer of the data stream 
//dev name is the destination of the data stream
void fsm_core_intf_set(int index, u32 type, u16 proto, const char* dev_name)
{
	NETDEV *dev = NULL;
    1664:	38 60 00 00 	li      r3,0
		INTF[index].proto = htons(proto);
		INTF[index].dev = dev;
		INTF[index].send = __fsm_skb_pending_netrx;
		break;
	case DEV_INTF_REQ:
		if(dev_name)
    1668:	41 9e 00 24 	beq-    cr7,168c <fsm_core_intf_set+0x108>
			dev = DEV_GET_BY_NAME(dev_name);
    166c:	3c 60 00 00 	lis     r3,0
    1670:	90 a1 00 08 	stw     r5,8(r1)
    1674:	7c c4 33 78 	mr      r4,r6
    1678:	38 63 00 00 	addi    r3,r3,0
    167c:	90 c1 00 0c 	stw     r6,12(r1)
    1680:	48 00 00 01 	bl      1680 <fsm_core_intf_set+0xfc>
    1684:	80 c1 00 0c 	lwz     r6,12(r1)
    1688:	80 a1 00 08 	lwz     r5,8(r1)
		INTF[index].valid = DEV_INTF_REQ;
    168c:	38 1f 00 02 	addi    r0,r31,2
    1690:	3d 20 00 00 	lis     r9,0
    1694:	54 00 20 36 	rlwinm  r0,r0,4,0,27
    1698:	39 29 00 00 	addi    r9,r9,0
    169c:	7d 29 02 14 	add     r9,r9,r0
		INTF[index].proto = htons(proto);
		INTF[index].dev = dev;
		INTF[index].send = __fsm_skb_pending_xmit;
    16a0:	3d 60 00 00 	lis     r11,0
		break;
	case DEV_INTF_REQ:
		if(dev_name)
			dev = DEV_GET_BY_NAME(dev_name);
		INTF[index].valid = DEV_INTF_REQ;
		INTF[index].proto = htons(proto);
    16a4:	b0 a9 00 08 	sth     r5,8(r9)
		INTF[index].send = __fsm_skb_pending_netrx;
		break;
	case DEV_INTF_REQ:
		if(dev_name)
			dev = DEV_GET_BY_NAME(dev_name);
		INTF[index].valid = DEV_INTF_REQ;
    16a8:	38 00 00 01 	li      r0,1
    16ac:	90 09 00 04 	stw     r0,4(r9)
		INTF[index].proto = htons(proto);
		INTF[index].dev = dev;
		INTF[index].send = __fsm_skb_pending_xmit;
    16b0:	38 0b 01 2c 	addi    r0,r11,300
	case DEV_INTF_REQ:
		if(dev_name)
			dev = DEV_GET_BY_NAME(dev_name);
		INTF[index].valid = DEV_INTF_REQ;
		INTF[index].proto = htons(proto);
		INTF[index].dev = dev;
    16b4:	90 69 00 0c 	stw     r3,12(r9)
		INTF[index].send = __fsm_skb_pending_xmit;
    16b8:	90 09 00 10 	stw     r0,16(r9)
		break;
    16bc:	4b ff fe f4 	b       15b0 <fsm_core_intf_set+0x2c>
	}
	if(proto == 0 && dev_name == 0)
		{
		INTF[index].valid = DEV_INTF_NULL;
    16c0:	3b ff 00 02 	addi    r31,r31,2
    16c4:	57 e0 20 36 	rlwinm  r0,r31,4,0,27
    16c8:	3f e0 00 00 	lis     r31,0
    16cc:	3b ff 00 00 	addi    r31,r31,0
		INTF[index].send = __fsm_skb_send_null;
    16d0:	3d 20 00 00 	lis     r9,0
		INTF[index].send = __fsm_skb_pending_xmit;
		break;
	}
	if(proto == 0 && dev_name == 0)
		{
		INTF[index].valid = DEV_INTF_NULL;
    16d4:	7f ff 02 14 	add     r31,r31,r0
		INTF[index].send = __fsm_skb_send_null;
    16d8:	38 09 04 18 	addi    r0,r9,1048
		INTF[index].send = __fsm_skb_pending_xmit;
		break;
	}
	if(proto == 0 && dev_name == 0)
		{
		INTF[index].valid = DEV_INTF_NULL;
    16dc:	90 df 00 04 	stw     r6,4(r31)
		INTF[index].send = __fsm_skb_send_null;
    16e0:	90 1f 00 10 	stw     r0,16(r31)
		}
	return;
}
    16e4:	80 01 00 24 	lwz     r0,36(r1)
    16e8:	83 e1 00 1c 	lwz     r31,28(r1)
    16ec:	38 21 00 20 	addi    r1,r1,32
    16f0:	7c 08 03 a6 	mtlr    r0
    16f4:	4e 80 00 20 	blr

000016f8 <fsm_core_open>:


int fsm_core_open()
{
    16f8:	94 21 ff e0 	stwu    r1,-32(r1)
    16fc:	7c 08 02 a6 	mflr    r0
    1700:	bf 61 00 0c 	stmw    r27,12(r1)
	unsigned long flags;
	if(fsm_core.state == CORE_CLOSED)
    1704:	3f e0 00 00 	lis     r31,0
    1708:	3b ff 00 00 	addi    r31,r31,0
	return;
}


int fsm_core_open()
{
    170c:	90 01 00 24 	stw     r0,36(r1)
	unsigned long flags;
	if(fsm_core.state == CORE_CLOSED)
    1710:	83 9f 00 08 	lwz     r28,8(r31)
    1714:	2f 9c 00 00 	cmpwi   cr7,r28,0
    1718:	40 be 01 58 	bne+    cr7,1870 <fsm_core_open+0x178>
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
    171c:	3b df 02 90 	addi    r30,r31,656
 * network layer or drivers should need annotation to consolidate the
 * main types of usage into 3 classes.
 */
static inline void skb_queue_head_init(struct sk_buff_head *list)
{
	spin_lock_init(&list->lock);
    1720:	3f 60 00 00 	lis     r27,0
    1724:	3b 7b 00 00 	addi    r27,r27,0
	{
	fsm_printf("core is opening.\n");
	spin_lock_irqsave(&fsm_core.lock, flags);
    1728:	7f c3 f3 78 	mr      r3,r30
    172c:	48 00 00 01 	bl      172c <fsm_core_open+0x34>
    1730:	81 9b 00 04 	lwz     r12,4(r27)
    1734:	81 7b 00 00 	lwz     r11,0(r27)
    1738:	7c 7d 1b 78 	mr      r29,r3
	//Initialize queues
	skb_queue_head_init(fsm_core.tx_queue);
    173c:	81 3f 02 98 	lwz     r9,664(r31)
	skb_queue_head_init(fsm_core.rx_queue);
	spin_lock_init(&fsm_core.tx_queue_lock);
	spin_lock_init(&fsm_core.rx_queue_lock);
	//Initialize tasklets
	tasklet_init(fsm_core.tx_tsklt, __fsm_skb_xmit, 0);
    1740:	3c 80 00 00 	lis     r4,0
    1744:	38 84 00 b0 	addi    r4,r4,176
    1748:	91 89 00 10 	stw     r12,16(r9)
    174c:	38 a0 00 00 	li      r5,0
    1750:	91 69 00 0c 	stw     r11,12(r9)
 *	the spinlock.  It can also be used for on-stack sk_buff_head
 *	objects where the spinlock is known to not be used.
 */
static inline void __skb_queue_head_init(struct sk_buff_head *list)
{
	list->prev = list->next = (struct sk_buff *)list;
    1754:	91 29 00 00 	stw     r9,0(r9)
    1758:	91 29 00 04 	stw     r9,4(r9)
	list->qlen = 0;
    175c:	93 89 00 08 	stw     r28,8(r9)
	{
	fsm_printf("core is opening.\n");
	spin_lock_irqsave(&fsm_core.lock, flags);
	//Initialize queues
	skb_queue_head_init(fsm_core.tx_queue);
	skb_queue_head_init(fsm_core.rx_queue);
    1760:	81 7f 02 9c 	lwz     r11,668(r31)
 * network layer or drivers should need annotation to consolidate the
 * main types of usage into 3 classes.
 */
static inline void skb_queue_head_init(struct sk_buff_head *list)
{
	spin_lock_init(&list->lock);
    1764:	81 3b 00 00 	lwz     r9,0(r27)
    1768:	81 5b 00 04 	lwz     r10,4(r27)
 *	the spinlock.  It can also be used for on-stack sk_buff_head
 *	objects where the spinlock is known to not be used.
 */
static inline void __skb_queue_head_init(struct sk_buff_head *list)
{
	list->prev = list->next = (struct sk_buff *)list;
    176c:	91 6b 00 00 	stw     r11,0(r11)
 * network layer or drivers should need annotation to consolidate the
 * main types of usage into 3 classes.
 */
static inline void skb_queue_head_init(struct sk_buff_head *list)
{
	spin_lock_init(&list->lock);
    1770:	91 2b 00 0c 	stw     r9,12(r11)
    1774:	91 4b 00 10 	stw     r10,16(r11)
 *	the spinlock.  It can also be used for on-stack sk_buff_head
 *	objects where the spinlock is known to not be used.
 */
static inline void __skb_queue_head_init(struct sk_buff_head *list)
{
	list->prev = list->next = (struct sk_buff *)list;
    1778:	91 6b 00 04 	stw     r11,4(r11)
	list->qlen = 0;
    177c:	93 8b 00 08 	stw     r28,8(r11)
	spin_lock_init(&fsm_core.tx_queue_lock);
    1780:	81 3b 00 00 	lwz     r9,0(r27)
    1784:	81 5b 00 04 	lwz     r10,4(r27)
	spin_lock_init(&fsm_core.rx_queue_lock);
	//Initialize tasklets
	tasklet_init(fsm_core.tx_tsklt, __fsm_skb_xmit, 0);
    1788:	80 7f 02 a0 	lwz     r3,672(r31)
	fsm_printf("core is opening.\n");
	spin_lock_irqsave(&fsm_core.lock, flags);
	//Initialize queues
	skb_queue_head_init(fsm_core.tx_queue);
	skb_queue_head_init(fsm_core.rx_queue);
	spin_lock_init(&fsm_core.tx_queue_lock);
    178c:	91 3f 02 b0 	stw     r9,688(r31)
    1790:	91 5f 02 b4 	stw     r10,692(r31)
	spin_lock_init(&fsm_core.rx_queue_lock);
    1794:	91 3f 02 b8 	stw     r9,696(r31)
    1798:	91 5f 02 bc 	stw     r10,700(r31)
	//Initialize tasklets
	tasklet_init(fsm_core.tx_tsklt, __fsm_skb_xmit, 0);
    179c:	48 00 00 01 	bl      179c <fsm_core_open+0xa4>
	tasklet_init(fsm_core.rx_tsklt, __fsm_skb_netrx, 0);
    17a0:	80 7f 02 a4 	lwz     r3,676(r31)
    17a4:	3c 80 00 00 	lis     r4,0
    17a8:	38 84 00 34 	addi    r4,r4,52
    17ac:	38 a0 00 00 	li      r5,0
    17b0:	48 00 00 01 	bl      17b0 <fsm_core_open+0xb8>
	spin_lock_init(&fsm_core.ioctl_list_lock);
    17b4:	81 3b 00 00 	lwz     r9,0(r27)
    17b8:	81 5b 00 04 	lwz     r10,4(r27)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    17bc:	38 1f 02 c0 	addi    r0,r31,704
	INIT_LIST_HEAD(&fsm_core.do_ioctl_list);
	tasklet_init(fsm_core.do_ioctl_tsklt, __fsm_do_ioctl, 0);
    17c0:	80 7f 02 a8 	lwz     r3,680(r31)
    17c4:	3c 80 00 00 	lis     r4,0
	spin_lock_init(&fsm_core.tx_queue_lock);
	spin_lock_init(&fsm_core.rx_queue_lock);
	//Initialize tasklets
	tasklet_init(fsm_core.tx_tsklt, __fsm_skb_xmit, 0);
	tasklet_init(fsm_core.rx_tsklt, __fsm_skb_netrx, 0);
	spin_lock_init(&fsm_core.ioctl_list_lock);
    17c8:	91 3f 02 d0 	stw     r9,720(r31)
	INIT_LIST_HEAD(&fsm_core.do_ioctl_list);
	tasklet_init(fsm_core.do_ioctl_tsklt, __fsm_do_ioctl, 0);
    17cc:	38 84 03 64 	addi    r4,r4,868
    17d0:	38 a0 00 00 	li      r5,0
	spin_lock_init(&fsm_core.tx_queue_lock);
	spin_lock_init(&fsm_core.rx_queue_lock);
	//Initialize tasklets
	tasklet_init(fsm_core.tx_tsklt, __fsm_skb_xmit, 0);
	tasklet_init(fsm_core.rx_tsklt, __fsm_skb_netrx, 0);
	spin_lock_init(&fsm_core.ioctl_list_lock);
    17d4:	91 5f 02 d4 	stw     r10,724(r31)
    17d8:	90 1f 02 c0 	stw     r0,704(r31)
	list->prev = list;
    17dc:	90 1f 02 c4 	stw     r0,708(r31)
	INIT_LIST_HEAD(&fsm_core.do_ioctl_list);
	tasklet_init(fsm_core.do_ioctl_tsklt, __fsm_do_ioctl, 0);
    17e0:	48 00 00 01 	bl      17e0 <fsm_core_open+0xe8>
	spin_lock_init(&fsm_core.expev_list_lock);
    17e4:	81 3b 00 00 	lwz     r9,0(r27)
    17e8:	81 5b 00 04 	lwz     r10,4(r27)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    17ec:	38 1f 02 c8 	addi    r0,r31,712
    17f0:	90 1f 02 c8 	stw     r0,712(r31)
	INIT_LIST_HEAD(&fsm_core.exp_ev_list);
	tasklet_init(fsm_core.exp_ev_tsklt, __fsm_pending_expev, 0);
    17f4:	3c 80 00 00 	lis     r4,0
    17f8:	38 84 05 00 	addi    r4,r4,1280
	list->prev = list;
    17fc:	90 1f 02 cc 	stw     r0,716(r31)
    1800:	38 a0 00 00 	li      r5,0
    1804:	80 7f 02 ac 	lwz     r3,684(r31)
	tasklet_init(fsm_core.tx_tsklt, __fsm_skb_xmit, 0);
	tasklet_init(fsm_core.rx_tsklt, __fsm_skb_netrx, 0);
	spin_lock_init(&fsm_core.ioctl_list_lock);
	INIT_LIST_HEAD(&fsm_core.do_ioctl_list);
	tasklet_init(fsm_core.do_ioctl_tsklt, __fsm_do_ioctl, 0);
	spin_lock_init(&fsm_core.expev_list_lock);
    1808:	91 3f 02 d8 	stw     r9,728(r31)
    180c:	91 5f 02 dc 	stw     r10,732(r31)
	INIT_LIST_HEAD(&fsm_core.exp_ev_list);
	tasklet_init(fsm_core.exp_ev_tsklt, __fsm_pending_expev, 0);
    1810:	48 00 00 01 	bl      1810 <fsm_core_open+0x118>
	spin_lock_init(&fsm_core.tmev_list_lock);
    1814:	81 3b 00 00 	lwz     r9,0(r27)
    1818:	81 5b 00 04 	lwz     r10,4(r27)
{
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	pB->tm_state = FSM_TM_STOP;
	pB->evQ = 0;
	hrtimer_init(&pB->timer, CLOCK_MONOTONIC, HRTIMER_MODE_ABS); 
    181c:	38 7f 02 30 	addi    r3,r31,560
	INIT_LIST_HEAD(&fsm_core.do_ioctl_list);
	tasklet_init(fsm_core.do_ioctl_tsklt, __fsm_do_ioctl, 0);
	spin_lock_init(&fsm_core.expev_list_lock);
	INIT_LIST_HEAD(&fsm_core.exp_ev_list);
	tasklet_init(fsm_core.exp_ev_tsklt, __fsm_pending_expev, 0);
	spin_lock_init(&fsm_core.tmev_list_lock);
    1820:	91 3f 02 e0 	stw     r9,736(r31)
{
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	pB->tm_state = FSM_TM_STOP;
	pB->evQ = 0;
	hrtimer_init(&pB->timer, CLOCK_MONOTONIC, HRTIMER_MODE_ABS); 
    1824:	38 80 00 01 	li      r4,1
    1828:	38 a0 00 00 	li      r5,0
	INIT_LIST_HEAD(&fsm_core.do_ioctl_list);
	tasklet_init(fsm_core.do_ioctl_tsklt, __fsm_do_ioctl, 0);
	spin_lock_init(&fsm_core.expev_list_lock);
	INIT_LIST_HEAD(&fsm_core.exp_ev_list);
	tasklet_init(fsm_core.exp_ev_tsklt, __fsm_pending_expev, 0);
	spin_lock_init(&fsm_core.tmev_list_lock);
    182c:	91 5f 02 e4 	stw     r10,740(r31)

static void __fsm_tm_init()
{
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	pB->tm_state = FSM_TM_STOP;
    1830:	93 9f 02 28 	stw     r28,552(r31)
	pB->evQ = 0;
    1834:	93 9f 02 60 	stw     r28,608(r31)
	hrtimer_init(&pB->timer, CLOCK_MONOTONIC, HRTIMER_MODE_ABS); 
    1838:	48 00 00 01 	bl      1838 <fsm_core_open+0x140>
	spin_lock_init(&fsm_core.expev_list_lock);
	INIT_LIST_HEAD(&fsm_core.exp_ev_list);
	tasklet_init(fsm_core.exp_ev_tsklt, __fsm_pending_expev, 0);
	spin_lock_init(&fsm_core.tmev_list_lock);
	__fsm_tm_init();
	fsm_core.state = CORE_OPENED;
    183c:	38 00 00 01 	li      r0,1
	__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_CORE_OPEN,NULL,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
    1840:	80 ff 02 68 	lwz     r7,616(r31)
    1844:	38 60 00 05 	li      r3,5
	spin_lock_init(&fsm_core.expev_list_lock);
	INIT_LIST_HEAD(&fsm_core.exp_ev_list);
	tasklet_init(fsm_core.exp_ev_tsklt, __fsm_pending_expev, 0);
	spin_lock_init(&fsm_core.tmev_list_lock);
	__fsm_tm_init();
	fsm_core.state = CORE_OPENED;
    1848:	90 1f 00 08 	stw     r0,8(r31)
	__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_CORE_OPEN,NULL,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
    184c:	38 80 00 00 	li      r4,0
    1850:	38 a0 00 00 	li      r5,0
    1854:	38 c0 00 00 	li      r6,0
    1858:	39 00 00 00 	li      r8,0
    185c:	39 20 00 00 	li      r9,0
    1860:	4b ff eb d9 	bl      438 <__fsm_core_self_drive>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
    1864:	7f c3 f3 78 	mr      r3,r30
    1868:	7f a4 eb 78 	mr      r4,r29
    186c:	48 00 00 01 	bl      186c <fsm_core_open+0x174>
	spin_unlock_irqrestore(&fsm_core.lock, flags);
	fsm_printf("core has opened.\n");
	}
	return FSM_EXEC_SUCC;
}
    1870:	80 01 00 24 	lwz     r0,36(r1)
    1874:	38 60 00 00 	li      r3,0
    1878:	bb 61 00 0c 	lmw     r27,12(r1)
    187c:	38 21 00 20 	addi    r1,r1,32
    1880:	7c 08 03 a6 	mtlr    r0
    1884:	4e 80 00 20 	blr

00001888 <fsm_core_close>:

int fsm_core_close()
{
    1888:	94 21 ff d0 	stwu    r1,-48(r1)
    188c:	7c 08 02 a6 	mflr    r0
    1890:	be c1 00 08 	stmw    r22,8(r1)
	struct evioctl *ev_ptr, *tmp_ptr;
	struct tmev *tmev_ptr, *tmev_tmp_ptr;
	int i;
	unsigned long flags, flags2;
	if(fsm_core.state == CORE_CLOSED)
    1894:	3f e0 00 00 	lis     r31,0
    1898:	3b ff 00 00 	addi    r31,r31,0
	}
	return FSM_EXEC_SUCC;
}

int fsm_core_close()
{
    189c:	90 01 00 34 	stw     r0,52(r1)
	struct evioctl *ev_ptr, *tmp_ptr;
	struct tmev *tmev_ptr, *tmev_tmp_ptr;
	int i;
	unsigned long flags, flags2;
	if(fsm_core.state == CORE_CLOSED)
    18a0:	80 1f 00 08 	lwz     r0,8(r31)
    18a4:	2f 80 00 00 	cmpwi   cr7,r0,0
    18a8:	40 9e 00 1c 	bne-    cr7,18c4 <fsm_core_close+0x3c>
		INTF[i].send = __fsm_skb_send_null;
	}
	fsm_printf("core has closed.\n");
	spin_unlock_irqrestore(&fsm_core.lock , flags2);
	return FSM_EXEC_SUCC;
}
    18ac:	80 01 00 34 	lwz     r0,52(r1)
    18b0:	38 60 00 00 	li      r3,0
    18b4:	ba c1 00 08 	lmw     r22,8(r1)
    18b8:	38 21 00 30 	addi    r1,r1,48
    18bc:	7c 08 03 a6 	mtlr    r0
    18c0:	4e 80 00 20 	blr
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
    18c4:	3b df 02 90 	addi    r30,r31,656
	struct tmev *tmev_ptr, *tmev_tmp_ptr;
	int i;
	unsigned long flags, flags2;
	if(fsm_core.state == CORE_CLOSED)
		return FSM_EXEC_SUCC;
	spin_lock_irqsave(&fsm_core.lock, flags2);
    18c8:	7f c3 f3 78 	mr      r3,r30
    18cc:	48 00 00 01 	bl      18cc <fsm_core_close+0x44>
	fsm_printf("core is closing.\n");
	__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_CORE_CLOSE,NULL,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
    18d0:	80 ff 02 68 	lwz     r7,616(r31)
    18d4:	38 80 00 01 	li      r4,1
    18d8:	38 a0 00 00 	li      r5,0
    18dc:	38 c0 00 00 	li      r6,0
    18e0:	39 00 00 00 	li      r8,0
    18e4:	39 20 00 00 	li      r9,0
	struct tmev *tmev_ptr, *tmev_tmp_ptr;
	int i;
	unsigned long flags, flags2;
	if(fsm_core.state == CORE_CLOSED)
		return FSM_EXEC_SUCC;
	spin_lock_irqsave(&fsm_core.lock, flags2);
    18e8:	7c 7d 1b 78 	mr      r29,r3
	fsm_printf("core is closing.\n");
	__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_CORE_CLOSE,NULL,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
    18ec:	38 60 00 05 	li      r3,5
    18f0:	4b ff eb 49 	bl      438 <__fsm_core_self_drive>
    18f4:	3b 9f 02 e0 	addi    r28,r31,736
	__fsm_tm_stop();
    18f8:	4b ff e7 09 	bl      0 <__fsm_tm_stop>
{
	__tmEvent* pE;
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	unsigned long flags;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
    18fc:	7f 83 e3 78 	mr      r3,r28
    1900:	48 00 00 01 	bl      1900 <fsm_core_close+0x78>
    1904:	7c 7b 1b 78 	mr      r27,r3
	while(pB->evQ)
    1908:	80 7f 02 60 	lwz     r3,608(r31)
    190c:	2f 83 00 00 	cmpwi   cr7,r3,0
    1910:	41 9e 00 1c 	beq-    cr7,192c <fsm_core_close+0xa4>
	{
		pE = pB->evQ;
		pB->evQ = pE->pNext;
    1914:	80 03 00 00 	lwz     r0,0(r3)
    1918:	90 1f 02 60 	stw     r0,608(r31)
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
    191c:	48 00 00 01 	bl      191c <fsm_core_close+0x94>
	__tmEvent* pE;
	__tmBlock* pB;
	pB = TMBLOCK_PTR;
	unsigned long flags;
	spin_lock_irqsave(&fsm_core.tmev_list_lock, flags);
	while(pB->evQ)
    1920:	80 7f 02 60 	lwz     r3,608(r31)
    1924:	2f 83 00 00 	cmpwi   cr7,r3,0
    1928:	40 9e ff ec 	bne+    cr7,1914 <fsm_core_close+0x8c>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
    192c:	7f 64 db 78 	mr      r4,r27
    1930:	7f 83 e3 78 	mr      r3,r28
    1934:	48 00 00 01 	bl      1934 <fsm_core_close+0xac>
	fsm_printf("core is closing.\n");
	__fsm_core_self_drive(FSM_EV_TYPE_CORE,FSM_EV_CORE_CLOSE,NULL,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
	__fsm_tm_stop();
	__fsm_tm_flush();
	//Cancel tasklets
	tasklet_kill(fsm_core.tx_tsklt);
    1938:	80 7f 02 a0 	lwz     r3,672(r31)
    193c:	48 00 00 01 	bl      193c <fsm_core_close+0xb4>
	tasklet_kill(fsm_core.rx_tsklt);
    1940:	80 7f 02 a4 	lwz     r3,676(r31)
    1944:	48 00 00 01 	bl      1944 <fsm_core_close+0xbc>
	tasklet_kill(fsm_core.do_ioctl_tsklt);
    1948:	80 7f 02 a8 	lwz     r3,680(r31)
    194c:	48 00 00 01 	bl      194c <fsm_core_close+0xc4>
	tasklet_kill(fsm_core.exp_ev_tsklt);	
    1950:	80 7f 02 ac 	lwz     r3,684(r31)
    1954:	48 00 00 01 	bl      1954 <fsm_core_close+0xcc>
	//Flush queues;
	while(!skb_queue_empty(fsm_core.tx_queue))
    1958:	80 7f 02 98 	lwz     r3,664(r31)
    195c:	80 03 00 00 	lwz     r0,0(r3)
    1960:	7f 80 18 00 	cmpw    cr7,r0,r3
    1964:	41 9e 00 34 	beq-    cr7,1998 <fsm_core_close+0x110>
	{
	fsm_pkt_destroy(skb_dequeue(fsm_core.tx_queue));
    1968:	48 00 00 01 	bl      1968 <fsm_core_close+0xe0>
	return pkptr_new;
}

void fsm_pkt_destroy(FSM_PKT* pkptr)
{
	KFREE_SKB(pkptr);
    196c:	48 00 00 01 	bl      196c <fsm_core_close+0xe4>
	tasklet_kill(fsm_core.tx_tsklt);
	tasklet_kill(fsm_core.rx_tsklt);
	tasklet_kill(fsm_core.do_ioctl_tsklt);
	tasklet_kill(fsm_core.exp_ev_tsklt);	
	//Flush queues;
	while(!skb_queue_empty(fsm_core.tx_queue))
    1970:	80 7f 02 98 	lwz     r3,664(r31)
    1974:	80 03 00 00 	lwz     r0,0(r3)
    1978:	7f 80 18 00 	cmpw    cr7,r0,r3
    197c:	40 9e ff ec 	bne+    cr7,1968 <fsm_core_close+0xe0>
	{
	fsm_pkt_destroy(skb_dequeue(fsm_core.tx_queue));
	}
	while(!skb_queue_empty(fsm_core.rx_queue))
    1980:	80 7f 02 9c 	lwz     r3,668(r31)
    1984:	80 03 00 00 	lwz     r0,0(r3)
    1988:	7f 80 18 00 	cmpw    cr7,r0,r3
    198c:	41 9e 00 1c 	beq-    cr7,19a8 <fsm_core_close+0x120>
	{
	fsm_pkt_destroy(skb_dequeue(fsm_core.rx_queue));
    1990:	48 00 00 01 	bl      1990 <fsm_core_close+0x108>
	return pkptr_new;
}

void fsm_pkt_destroy(FSM_PKT* pkptr)
{
	KFREE_SKB(pkptr);
    1994:	48 00 00 01 	bl      1994 <fsm_core_close+0x10c>
	//Flush queues;
	while(!skb_queue_empty(fsm_core.tx_queue))
	{
	fsm_pkt_destroy(skb_dequeue(fsm_core.tx_queue));
	}
	while(!skb_queue_empty(fsm_core.rx_queue))
    1998:	80 7f 02 9c 	lwz     r3,668(r31)
    199c:	80 03 00 00 	lwz     r0,0(r3)
    19a0:	7f 80 18 00 	cmpw    cr7,r0,r3
    19a4:	40 9e ff ec 	bne+    cr7,1990 <fsm_core_close+0x108>
 * list_empty - tests whether a list is empty
 * @head: the list to test.
 */
static inline int list_empty(const struct list_head *head)
{
	return head->next == head;
    19a8:	7f f9 fb 78 	mr      r25,r31
    19ac:	87 99 02 c0 	lwzu    r28,704(r25)
	{
	fsm_pkt_destroy(skb_dequeue(fsm_core.rx_queue));
	}
	if(!list_empty(&fsm_core.do_ioctl_list))
    19b0:	7f 9c c8 00 	cmpw    cr7,r28,r25
    19b4:	41 9e 00 8c 	beq-    cr7,1a40 <fsm_core_close+0x1b8>
	{
		list_for_each_entry_safe(ev_ptr, tmp_ptr, &fsm_core.do_ioctl_list, list_node)
    19b8:	83 7c 00 00 	lwz     r27,0(r28)
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
    19bc:	3e e0 00 10 	lis     r23,16
	entry->prev = LIST_POISON2;
    19c0:	3f 00 00 20 	lis     r24,32
    19c4:	3b 9c ff f0 	addi    r28,r28,-16
    19c8:	3b 7b ff f0 	addi    r27,r27,-16
    19cc:	3b 59 00 10 	addi    r26,r25,16
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
    19d0:	62 f7 01 00 	ori     r23,r23,256
	entry->prev = LIST_POISON2;
    19d4:	63 18 02 00 	ori     r24,r24,512
			spin_lock_irqsave(&fsm_core.ioctl_list_lock, flags);
			list_del(&ev_ptr->list_node);
			spin_unlock_irqrestore(&fsm_core.ioctl_list_lock, flags);
			fsm_mem_free(ev_ptr->ifr.buffer);
			fsm_mem_free(ev_ptr);
			if(list_empty(&fsm_core.do_ioctl_list))
    19d8:	7f 36 cb 78 	mr      r22,r25
    19dc:	48 00 00 14 	b       19f0 <fsm_core_close+0x168>
	{
	fsm_pkt_destroy(skb_dequeue(fsm_core.rx_queue));
	}
	if(!list_empty(&fsm_core.do_ioctl_list))
	{
		list_for_each_entry_safe(ev_ptr, tmp_ptr, &fsm_core.do_ioctl_list, list_node)
    19e0:	87 69 00 10 	lwzu    r27,16(r9)
    19e4:	7f 89 b0 00 	cmpw    cr7,r9,r22
    19e8:	3b 7b ff f0 	addi    r27,r27,-16
    19ec:	41 9e 00 54 	beq-    cr7,1a40 <fsm_core_close+0x1b8>
		{
			spin_lock_irqsave(&fsm_core.ioctl_list_lock, flags);
    19f0:	7f 43 d3 78 	mr      r3,r26
    19f4:	48 00 00 01 	bl      19f4 <fsm_core_close+0x16c>
 * in an undefined state.
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    19f8:	81 3c 00 14 	lwz     r9,20(r28)
    19fc:	81 7c 00 10 	lwz     r11,16(r28)
    1a00:	7c 64 1b 78 	mr      r4,r3
    1a04:	7f 43 d3 78 	mr      r3,r26
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    1a08:	91 2b 00 04 	stw     r9,4(r11)
	prev->next = next;
    1a0c:	91 69 00 00 	stw     r11,0(r9)
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
    1a10:	92 fc 00 10 	stw     r23,16(r28)
	entry->prev = LIST_POISON2;
    1a14:	93 1c 00 14 	stw     r24,20(r28)
    1a18:	48 00 00 01 	bl      1a18 <fsm_core_close+0x190>
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
    1a1c:	80 7c 00 0c 	lwz     r3,12(r28)
    1a20:	48 00 00 01 	bl      1a20 <fsm_core_close+0x198>
    1a24:	7f 83 e3 78 	mr      r3,r28
    1a28:	48 00 00 01 	bl      1a28 <fsm_core_close+0x1a0>
			spin_lock_irqsave(&fsm_core.ioctl_list_lock, flags);
			list_del(&ev_ptr->list_node);
			spin_unlock_irqrestore(&fsm_core.ioctl_list_lock, flags);
			fsm_mem_free(ev_ptr->ifr.buffer);
			fsm_mem_free(ev_ptr);
			if(list_empty(&fsm_core.do_ioctl_list))
    1a2c:	80 1f 02 c0 	lwz     r0,704(r31)
	{
	fsm_pkt_destroy(skb_dequeue(fsm_core.rx_queue));
	}
	if(!list_empty(&fsm_core.do_ioctl_list))
	{
		list_for_each_entry_safe(ev_ptr, tmp_ptr, &fsm_core.do_ioctl_list, list_node)
    1a30:	7f 69 db 78 	mr      r9,r27
			spin_lock_irqsave(&fsm_core.ioctl_list_lock, flags);
			list_del(&ev_ptr->list_node);
			spin_unlock_irqrestore(&fsm_core.ioctl_list_lock, flags);
			fsm_mem_free(ev_ptr->ifr.buffer);
			fsm_mem_free(ev_ptr);
			if(list_empty(&fsm_core.do_ioctl_list))
    1a34:	7f 80 c8 00 	cmpw    cr7,r0,r25
	{
	fsm_pkt_destroy(skb_dequeue(fsm_core.rx_queue));
	}
	if(!list_empty(&fsm_core.do_ioctl_list))
	{
		list_for_each_entry_safe(ev_ptr, tmp_ptr, &fsm_core.do_ioctl_list, list_node)
    1a38:	7f 7c db 78 	mr      r28,r27
			spin_lock_irqsave(&fsm_core.ioctl_list_lock, flags);
			list_del(&ev_ptr->list_node);
			spin_unlock_irqrestore(&fsm_core.ioctl_list_lock, flags);
			fsm_mem_free(ev_ptr->ifr.buffer);
			fsm_mem_free(ev_ptr);
			if(list_empty(&fsm_core.do_ioctl_list))
    1a3c:	40 9e ff a4 	bne+    cr7,19e0 <fsm_core_close+0x158>
 * list_empty - tests whether a list is empty
 * @head: the list to test.
 */
static inline int list_empty(const struct list_head *head)
{
	return head->next == head;
    1a40:	7f f9 fb 78 	mr      r25,r31
    1a44:	87 99 02 c8 	lwzu    r28,712(r25)
				break;
		}
	}
	if(!list_empty(&fsm_core.exp_ev_list))
    1a48:	7f 9c c8 00 	cmpw    cr7,r28,r25
    1a4c:	41 9e 00 8c 	beq-    cr7,1ad8 <fsm_core_close+0x250>
	{
		list_for_each_entry_safe(tmev_ptr, tmev_tmp_ptr, &fsm_core.exp_ev_list, list_node)
    1a50:	83 7c 00 00 	lwz     r27,0(r28)
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
    1a54:	3e e0 00 10 	lis     r23,16
	entry->prev = LIST_POISON2;
    1a58:	3f 00 00 20 	lis     r24,32
    1a5c:	3b 9c ff fc 	addi    r28,r28,-4
    1a60:	3b 7b ff fc 	addi    r27,r27,-4
    1a64:	3b 59 00 10 	addi    r26,r25,16
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
    1a68:	62 f7 01 00 	ori     r23,r23,256
	entry->prev = LIST_POISON2;
    1a6c:	63 18 02 00 	ori     r24,r24,512
			spin_lock_irqsave(&fsm_core.expev_list_lock, flags);
			list_del(&tmev_ptr->list_node);
			spin_unlock_irqrestore(&fsm_core.expev_list_lock, flags);
			fsm_mem_free(tmev_ptr->pE);
			fsm_mem_free(tmev_ptr);
			if(list_empty(&fsm_core.exp_ev_list))
    1a70:	7f 36 cb 78 	mr      r22,r25
    1a74:	48 00 00 14 	b       1a88 <fsm_core_close+0x200>
				break;
		}
	}
	if(!list_empty(&fsm_core.exp_ev_list))
	{
		list_for_each_entry_safe(tmev_ptr, tmev_tmp_ptr, &fsm_core.exp_ev_list, list_node)
    1a78:	87 69 00 04 	lwzu    r27,4(r9)
    1a7c:	7f 89 b0 00 	cmpw    cr7,r9,r22
    1a80:	3b 7b ff fc 	addi    r27,r27,-4
    1a84:	41 9e 00 54 	beq-    cr7,1ad8 <fsm_core_close+0x250>
		{
			spin_lock_irqsave(&fsm_core.expev_list_lock, flags);
    1a88:	7f 43 d3 78 	mr      r3,r26
    1a8c:	48 00 00 01 	bl      1a8c <fsm_core_close+0x204>
 * in an undefined state.
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    1a90:	81 3c 00 08 	lwz     r9,8(r28)
    1a94:	81 7c 00 04 	lwz     r11,4(r28)
    1a98:	7c 64 1b 78 	mr      r4,r3
    1a9c:	7f 43 d3 78 	mr      r3,r26
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    1aa0:	91 2b 00 04 	stw     r9,4(r11)
	prev->next = next;
    1aa4:	91 69 00 00 	stw     r11,0(r9)
 */
#ifndef CONFIG_DEBUG_LIST
static inline void list_del(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
	entry->next = LIST_POISON1;
    1aa8:	92 fc 00 04 	stw     r23,4(r28)
	entry->prev = LIST_POISON2;
    1aac:	93 1c 00 08 	stw     r24,8(r28)
    1ab0:	48 00 00 01 	bl      1ab0 <fsm_core_close+0x228>
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
    1ab4:	80 7c 00 00 	lwz     r3,0(r28)
    1ab8:	48 00 00 01 	bl      1ab8 <fsm_core_close+0x230>
    1abc:	7f 83 e3 78 	mr      r3,r28
    1ac0:	48 00 00 01 	bl      1ac0 <fsm_core_close+0x238>
			spin_lock_irqsave(&fsm_core.expev_list_lock, flags);
			list_del(&tmev_ptr->list_node);
			spin_unlock_irqrestore(&fsm_core.expev_list_lock, flags);
			fsm_mem_free(tmev_ptr->pE);
			fsm_mem_free(tmev_ptr);
			if(list_empty(&fsm_core.exp_ev_list))
    1ac4:	80 1f 02 c8 	lwz     r0,712(r31)
				break;
		}
	}
	if(!list_empty(&fsm_core.exp_ev_list))
	{
		list_for_each_entry_safe(tmev_ptr, tmev_tmp_ptr, &fsm_core.exp_ev_list, list_node)
    1ac8:	7f 69 db 78 	mr      r9,r27
			spin_lock_irqsave(&fsm_core.expev_list_lock, flags);
			list_del(&tmev_ptr->list_node);
			spin_unlock_irqrestore(&fsm_core.expev_list_lock, flags);
			fsm_mem_free(tmev_ptr->pE);
			fsm_mem_free(tmev_ptr);
			if(list_empty(&fsm_core.exp_ev_list))
    1acc:	7f 80 c8 00 	cmpw    cr7,r0,r25
				break;
		}
	}
	if(!list_empty(&fsm_core.exp_ev_list))
	{
		list_for_each_entry_safe(tmev_ptr, tmev_tmp_ptr, &fsm_core.exp_ev_list, list_node)
    1ad0:	7f 7c db 78 	mr      r28,r27
			spin_lock_irqsave(&fsm_core.expev_list_lock, flags);
			list_del(&tmev_ptr->list_node);
			spin_unlock_irqrestore(&fsm_core.expev_list_lock, flags);
			fsm_mem_free(tmev_ptr->pE);
			fsm_mem_free(tmev_ptr);
			if(list_empty(&fsm_core.exp_ev_list))
    1ad4:	40 9e ff a4 	bne+    cr7,1a78 <fsm_core_close+0x1f0>
				break;
		}
	}	
	fsm_core.state = CORE_CLOSED;
    1ad8:	38 00 00 00 	li      r0,0
    1adc:	90 1f 00 08 	stw     r0,8(r31)
	fsm_printf("core has opened.\n");
	}
	return FSM_EXEC_SUCC;
}

int fsm_core_close()
    1ae0:	38 00 00 20 	li      r0,32
    1ae4:	7c 09 03 a6 	mtctr   r0
			fsm_mem_free(tmev_ptr);
			if(list_empty(&fsm_core.exp_ev_list))
				break;
		}
	}	
	fsm_core.state = CORE_CLOSED;
    1ae8:	39 7f 00 2c 	addi    r11,r31,44
	for(i = 0; i < MAX_INTF; i++)
	{
		if(INTF[i].dev)
    1aec:	81 2b 00 00 	lwz     r9,0(r11)
    1af0:	2f 89 00 00 	cmpwi   cr7,r9,0
 *
 * Release reference to device to allow it to be freed.
 */
static inline void dev_put(struct net_device *dev)
{
	atomic_dec(&dev->refcnt);
    1af4:	38 09 02 40 	addi    r0,r9,576
    1af8:	41 9e 00 14 	beq-    cr7,1b0c <fsm_core_close+0x284>

static __inline__ void atomic_dec(atomic_t *v)
{
	int t;

	__asm__ __volatile__(
    1afc:	7d 40 00 28 	lwarx   r10,0,r0
    1b00:	31 4a ff ff 	addic   r10,r10,-1
    1b04:	7d 40 01 2d 	stwcx.  r10,0,r0
    1b08:	40 a2 ff f4 	bne-    1afc <fsm_core_close+0x274>
    1b0c:	39 6b 00 10 	addi    r11,r11,16
			if(list_empty(&fsm_core.exp_ev_list))
				break;
		}
	}	
	fsm_core.state = CORE_CLOSED;
	for(i = 0; i < MAX_INTF; i++)
    1b10:	42 00 ff dc 	bdnz+   1aec <fsm_core_close+0x264>
			dev_put(INTF[i].dev);
		}	
	}
	for(i = 0; i < MAX_INTF; i++)
	{
		INTF[i].valid = 0;
    1b14:	39 60 00 20 	li      r11,32
    1b18:	7d 69 03 a6 	mtctr   r11
    1b1c:	3d 20 00 00 	lis     r9,0
			if(list_empty(&fsm_core.exp_ev_list))
				break;
		}
	}	
	fsm_core.state = CORE_CLOSED;
	for(i = 0; i < MAX_INTF; i++)
    1b20:	3b ff 00 24 	addi    r31,r31,36
    1b24:	39 29 04 18 	addi    r9,r9,1048
			dev_put(INTF[i].dev);
		}	
	}
	for(i = 0; i < MAX_INTF; i++)
	{
		INTF[i].valid = 0;
    1b28:	38 00 00 00 	li      r0,0
    1b2c:	90 1f 00 00 	stw     r0,0(r31)
		INTF[i].proto = 0;
    1b30:	b0 1f 00 04 	sth     r0,4(r31)
		INTF[i].dev	= 0;
    1b34:	90 1f 00 08 	stw     r0,8(r31)
		INTF[i].send = __fsm_skb_send_null;
    1b38:	91 3f 00 0c 	stw     r9,12(r31)
    1b3c:	3b ff 00 10 	addi    r31,r31,16
		if(INTF[i].dev)
		{
			dev_put(INTF[i].dev);
		}	
	}
	for(i = 0; i < MAX_INTF; i++)
    1b40:	42 00 ff ec 	bdnz+   1b2c <fsm_core_close+0x2a4>
    1b44:	7f c3 f3 78 	mr      r3,r30
    1b48:	7f a4 eb 78 	mr      r4,r29
    1b4c:	48 00 00 01 	bl      1b4c <fsm_core_close+0x2c4>
		INTF[i].send = __fsm_skb_send_null;
	}
	fsm_printf("core has closed.\n");
	spin_unlock_irqrestore(&fsm_core.lock , flags2);
	return FSM_EXEC_SUCC;
}
    1b50:	80 01 00 34 	lwz     r0,52(r1)
    1b54:	38 60 00 00 	li      r3,0
    1b58:	ba c1 00 08 	lmw     r22,8(r1)
    1b5c:	7c 08 03 a6 	mtlr    r0
    1b60:	38 21 00 30 	addi    r1,r1,48
    1b64:	4e 80 00 20 	blr

00001b68 <fsm_core_pkt_drive>:


int fsm_core_pkt_drive(FSM_PKT* pkptr, u32 type)
{ 
	unsigned long flags2;
	if(type == RXTX_PKT_IND)
    1b68:	2f 84 00 01 	cmpwi   cr7,r4,1
}



int fsm_core_pkt_drive(FSM_PKT* pkptr, u32 type)
{ 
    1b6c:	94 21 ff e0 	stwu    r1,-32(r1)
    1b70:	7c 08 02 a6 	mflr    r0
    1b74:	bf 81 00 10 	stmw    r28,16(r1)
    1b78:	7c 7d 1b 78 	mr      r29,r3
    1b7c:	90 01 00 24 	stw     r0,36(r1)
	unsigned long flags2;
	if(type == RXTX_PKT_IND)
    1b80:	41 9e 00 80 	beq-    cr7,1c00 <fsm_core_pkt_drive+0x98>
	{
		spin_lock_irqsave(&fsm_core.lock, flags2);
		__fsm_core_self_drive(FSM_EV_TYPE_PKT_IND,INVALIDE,pkptr,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
		spin_unlock_irqrestore(&fsm_core.lock ,flags2);
	}
	if(type == RXTX_PKT_REQ)
    1b84:	2f 84 00 00 	cmpwi   cr7,r4,0
    1b88:	41 9e 00 1c 	beq-    cr7,1ba4 <fsm_core_pkt_drive+0x3c>
		__fsm_core_self_drive(FSM_EV_TYPE_PKT_REQ,INVALIDE,pkptr,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
		spin_unlock_irqrestore(&fsm_core.lock , flags2);

	}
	return FSM_EXEC_SUCC;
}
    1b8c:	80 01 00 24 	lwz     r0,36(r1)
    1b90:	38 60 00 00 	li      r3,0
    1b94:	bb 81 00 10 	lmw     r28,16(r1)
    1b98:	38 21 00 20 	addi    r1,r1,32
    1b9c:	7c 08 03 a6 	mtlr    r0
    1ba0:	4e 80 00 20 	blr
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
    1ba4:	3f 80 00 00 	lis     r28,0
    1ba8:	3b 9c 00 00 	addi    r28,r28,0
    1bac:	3b fc 02 90 	addi    r31,r28,656
		if(irqs_disabled())
		{
		fsm_printf("irq is disabled!\n");
		}
		fsm_printf("send packet\n");*/
		spin_lock_irqsave(&fsm_core.lock, flags2);
    1bb0:	7f e3 fb 78 	mr      r3,r31
    1bb4:	48 00 00 01 	bl      1bb4 <fsm_core_pkt_drive+0x4c>
		__fsm_core_self_drive(FSM_EV_TYPE_PKT_REQ,INVALIDE,pkptr,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
    1bb8:	80 fc 02 68 	lwz     r7,616(r28)
		if(irqs_disabled())
		{
		fsm_printf("irq is disabled!\n");
		}
		fsm_printf("send packet\n");*/
		spin_lock_irqsave(&fsm_core.lock, flags2);
    1bbc:	7c 7e 1b 78 	mr      r30,r3
		__fsm_core_self_drive(FSM_EV_TYPE_PKT_REQ,INVALIDE,pkptr,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
    1bc0:	7f a5 eb 78 	mr      r5,r29
    1bc4:	38 60 00 01 	li      r3,1
    1bc8:	38 80 00 00 	li      r4,0
    1bcc:	38 c0 00 00 	li      r6,0
    1bd0:	39 00 00 00 	li      r8,0
    1bd4:	39 20 00 00 	li      r9,0
    1bd8:	4b ff e8 61 	bl      438 <__fsm_core_self_drive>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
    1bdc:	7f e3 fb 78 	mr      r3,r31
    1be0:	7f c4 f3 78 	mr      r4,r30
    1be4:	48 00 00 01 	bl      1be4 <fsm_core_pkt_drive+0x7c>
		spin_unlock_irqrestore(&fsm_core.lock , flags2);

	}
	return FSM_EXEC_SUCC;
}
    1be8:	80 01 00 24 	lwz     r0,36(r1)
    1bec:	38 60 00 00 	li      r3,0
    1bf0:	bb 81 00 10 	lmw     r28,16(r1)
    1bf4:	7c 08 03 a6 	mtlr    r0
    1bf8:	38 21 00 20 	addi    r1,r1,32
    1bfc:	4e 80 00 20 	blr
 * Map the spin_lock functions to the raw variants for PREEMPT_RT=n
 */

static inline raw_spinlock_t *spinlock_check(spinlock_t *lock)
{
	return &lock->rlock;
    1c00:	3f 80 00 00 	lis     r28,0
    1c04:	3b 9c 00 00 	addi    r28,r28,0
    1c08:	3b fc 02 90 	addi    r31,r28,656
int fsm_core_pkt_drive(FSM_PKT* pkptr, u32 type)
{ 
	unsigned long flags2;
	if(type == RXTX_PKT_IND)
	{
		spin_lock_irqsave(&fsm_core.lock, flags2);
    1c0c:	7f e3 fb 78 	mr      r3,r31
    1c10:	48 00 00 01 	bl      1c10 <fsm_core_pkt_drive+0xa8>
		__fsm_core_self_drive(FSM_EV_TYPE_PKT_IND,INVALIDE,pkptr,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
    1c14:	80 fc 02 68 	lwz     r7,616(r28)
int fsm_core_pkt_drive(FSM_PKT* pkptr, u32 type)
{ 
	unsigned long flags2;
	if(type == RXTX_PKT_IND)
	{
		spin_lock_irqsave(&fsm_core.lock, flags2);
    1c18:	7c 7e 1b 78 	mr      r30,r3
		__fsm_core_self_drive(FSM_EV_TYPE_PKT_IND,INVALIDE,pkptr,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
    1c1c:	7f a5 eb 78 	mr      r5,r29
    1c20:	38 c0 00 00 	li      r6,0
    1c24:	39 00 00 00 	li      r8,0
    1c28:	39 20 00 00 	li      r9,0
    1c2c:	38 60 00 02 	li      r3,2
    1c30:	38 80 00 00 	li      r4,0
    1c34:	4b ff e8 05 	bl      438 <__fsm_core_self_drive>
	raw_spin_unlock_irq(&lock->rlock);
}

static inline void spin_unlock_irqrestore(spinlock_t *lock, unsigned long flags)
{
	raw_spin_unlock_irqrestore(&lock->rlock, flags);
    1c38:	7f e3 fb 78 	mr      r3,r31
    1c3c:	7f c4 f3 78 	mr      r4,r30
    1c40:	48 00 00 01 	bl      1c40 <fsm_core_pkt_drive+0xd8>
		__fsm_core_self_drive(FSM_EV_TYPE_PKT_REQ,INVALIDE,pkptr,KERNEL_MODULE,MAIN_PORT,NULL,INVALIDE);
		spin_unlock_irqrestore(&fsm_core.lock , flags2);

	}
	return FSM_EXEC_SUCC;
}
    1c44:	80 01 00 24 	lwz     r0,36(r1)
    1c48:	38 60 00 00 	li      r3,0
    1c4c:	bb 81 00 10 	lmw     r28,16(r1)
    1c50:	7c 08 03 a6 	mtlr    r0
    1c54:	38 21 00 20 	addi    r1,r1,32
    1c58:	4e 80 00 20 	blr

00001c5c <fsm_create_register>:

/* FSM operations */
int fsm_create_register(const char* name, void (*fsm_main), void* fsm_sv_ptr)
{
    1c5c:	94 21 ff d0 	stwu    r1,-48(r1)
    1c60:	7c 08 02 a6 	mflr    r0
    1c64:	90 01 00 34 	stw     r0,52(r1)
	int i;
	for(i=0; i < MAX_FSM; ++i)
    1c68:	38 00 00 06 	li      r0,6
    1c6c:	7c 09 03 a6 	mtctr   r0
	return FSM_EXEC_SUCC;
}

/* FSM operations */
int fsm_create_register(const char* name, void (*fsm_main), void* fsm_sv_ptr)
{
    1c70:	bf 61 00 1c 	stmw    r27,28(r1)
			FSM[i]->fsm_sv_ptr = fsm_sv_ptr;
			FSM[i]->_fsm_current_block = 0;
			return i;
			}
		}
	return -1;
    1c74:	3f e0 00 00 	lis     r31,0
    1c78:	3b ff 00 00 	addi    r31,r31,0
	return FSM_EXEC_SUCC;
}

/* FSM operations */
int fsm_create_register(const char* name, void (*fsm_main), void* fsm_sv_ptr)
{
    1c7c:	7c 7d 1b 78 	mr      r29,r3
    1c80:	7c 9e 23 78 	mr      r30,r4
			FSM[i]->fsm_sv_ptr = fsm_sv_ptr;
			FSM[i]->_fsm_current_block = 0;
			return i;
			}
		}
	return -1;
    1c84:	39 3f 02 68 	addi    r9,r31,616

/* FSM operations */
int fsm_create_register(const char* name, void (*fsm_main), void* fsm_sv_ptr)
{
	int i;
	for(i=0; i < MAX_FSM; ++i)
    1c88:	3b 80 00 00 	li      r28,0
		{
		if(FSM[i] == NULL)
    1c8c:	87 69 00 04 	lwzu    r27,4(r9)
    1c90:	2f 9b 00 00 	cmpwi   cr7,r27,0
    1c94:	41 9e 00 28 	beq-    cr7,1cbc <fsm_create_register+0x60>

/* FSM operations */
int fsm_create_register(const char* name, void (*fsm_main), void* fsm_sv_ptr)
{
	int i;
	for(i=0; i < MAX_FSM; ++i)
    1c98:	3b 9c 00 01 	addi    r28,r28,1
    1c9c:	42 00 ff f0 	bdnz+   1c8c <fsm_create_register+0x30>
			FSM[i]->_fsm_current_block = 0;
			return i;
			}
		}
	return -1;
}
    1ca0:	80 01 00 34 	lwz     r0,52(r1)
			FSM[i]->fsm_sv_ptr = fsm_sv_ptr;
			FSM[i]->_fsm_current_block = 0;
			return i;
			}
		}
	return -1;
    1ca4:	3b 80 ff ff 	li      r28,-1
}
    1ca8:	7f 83 e3 78 	mr      r3,r28
    1cac:	bb 61 00 1c 	lmw     r27,28(r1)
    1cb0:	7c 08 03 a6 	mtlr    r0
    1cb4:	38 21 00 30 	addi    r1,r1,48
    1cb8:	4e 80 00 20 	blr
	int i;
	for(i=0; i < MAX_FSM; ++i)
		{
		if(FSM[i] == NULL)
			{
			FSM[i] = (FSM_SPEC*)fsm_mem_alloc(sizeof(FSM_SPEC));
    1cbc:	38 60 00 90 	li      r3,144
    1cc0:	90 a1 00 08 	stw     r5,8(r1)
    1cc4:	48 00 00 01 	bl      1cc4 <fsm_create_register+0x68>
    1cc8:	38 1c 00 98 	addi    r0,r28,152
    1ccc:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
    1cd0:	7f ff 02 14 	add     r31,r31,r0
    1cd4:	90 7f 00 0c 	stw     r3,12(r31)
			FSM[i]->fsm_main = fsm_main;
			FSM[i]->id = i;
			strcpy(FSM[i]->name, name);
    1cd8:	7f a4 eb 78 	mr      r4,r29
	for(i=0; i < MAX_FSM; ++i)
		{
		if(FSM[i] == NULL)
			{
			FSM[i] = (FSM_SPEC*)fsm_mem_alloc(sizeof(FSM_SPEC));
			FSM[i]->fsm_main = fsm_main;
    1cdc:	93 c3 00 84 	stw     r30,132(r3)
			FSM[i]->id = i;
    1ce0:	81 3f 00 0c 	lwz     r9,12(r31)
    1ce4:	93 89 00 80 	stw     r28,128(r9)
			strcpy(FSM[i]->name, name);
    1ce8:	80 7f 00 0c 	lwz     r3,12(r31)
    1cec:	48 00 00 01 	bl      1cec <fsm_create_register+0x90>
			FSM[i]->fsm_sv_ptr = fsm_sv_ptr;
    1cf0:	81 3f 00 0c 	lwz     r9,12(r31)
    1cf4:	80 a1 00 08 	lwz     r5,8(r1)
			FSM[i]->_fsm_current_block = 0;
			return i;
			}
		}
	return -1;
}
    1cf8:	7f 83 e3 78 	mr      r3,r28
			{
			FSM[i] = (FSM_SPEC*)fsm_mem_alloc(sizeof(FSM_SPEC));
			FSM[i]->fsm_main = fsm_main;
			FSM[i]->id = i;
			strcpy(FSM[i]->name, name);
			FSM[i]->fsm_sv_ptr = fsm_sv_ptr;
    1cfc:	90 a9 00 88 	stw     r5,136(r9)
			FSM[i]->_fsm_current_block = 0;
    1d00:	81 3f 00 0c 	lwz     r9,12(r31)
    1d04:	93 69 00 8c 	stw     r27,140(r9)
			return i;
			}
		}
	return -1;
}
    1d08:	80 01 00 34 	lwz     r0,52(r1)
    1d0c:	bb 61 00 1c 	lmw     r27,28(r1)
    1d10:	38 21 00 30 	addi    r1,r1,48
    1d14:	7c 08 03 a6 	mtlr    r0
    1d18:	4e 80 00 20 	blr

00001d1c <fsm_unregister_destroy>:

void fsm_unregister_destroy(int id)
{
    1d1c:	94 21 ff f0 	stwu    r1,-16(r1)
    1d20:	7c 08 02 a6 	mflr    r0
	if(FSM[id]!=NULL)
    1d24:	38 63 00 98 	addi    r3,r3,152
		}
	return -1;
}

void fsm_unregister_destroy(int id)
{
    1d28:	93 e1 00 0c 	stw     r31,12(r1)
	if(FSM[id]!=NULL)
    1d2c:	3f e0 00 00 	lis     r31,0
    1d30:	54 63 10 3a 	rlwinm  r3,r3,2,0,29
		}
	return -1;
}

void fsm_unregister_destroy(int id)
{
    1d34:	90 01 00 14 	stw     r0,20(r1)
	if(FSM[id]!=NULL)
    1d38:	3b ff 00 00 	addi    r31,r31,0
    1d3c:	7f ff 1a 14 	add     r31,r31,r3
    1d40:	80 7f 00 0c 	lwz     r3,12(r31)
    1d44:	2f 83 00 00 	cmpwi   cr7,r3,0
    1d48:	41 9e 00 10 	beq-    cr7,1d58 <fsm_unregister_destroy+0x3c>
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
    1d4c:	48 00 00 01 	bl      1d4c <fsm_unregister_destroy+0x30>
void fsm_unregister_destroy(int id)
{
	if(FSM[id]!=NULL)
	{
		fsm_mem_free(FSM[id]);
		FSM[id] = NULL;
    1d50:	38 00 00 00 	li      r0,0
    1d54:	90 1f 00 0c 	stw     r0,12(r31)
	}
}
    1d58:	80 01 00 14 	lwz     r0,20(r1)
    1d5c:	83 e1 00 0c 	lwz     r31,12(r1)
    1d60:	38 21 00 10 	addi    r1,r1,16
    1d64:	7c 08 03 a6 	mtlr    r0
    1d68:	4e 80 00 20 	blr

00001d6c <fsm_core_destroy>:
	return; 
}

		
void fsm_core_destroy()
{
    1d6c:	94 21 ff f0 	stwu    r1,-16(r1)
    1d70:	7c 08 02 a6 	mflr    r0
    1d74:	bf c1 00 08 	stmw    r30,8(r1)
	int i;
	if(fsm_core.state != CORE_CLOSED)
    1d78:	3f c0 00 00 	lis     r30,0
    1d7c:	3b de 00 00 	addi    r30,r30,0
	return; 
}

		
void fsm_core_destroy()
{
    1d80:	90 01 00 14 	stw     r0,20(r1)
	int i;
	if(fsm_core.state != CORE_CLOSED)
    1d84:	80 1e 00 08 	lwz     r0,8(r30)
    1d88:	2f 80 00 00 	cmpwi   cr7,r0,0
    1d8c:	40 9e 00 60 	bne-    cr7,1dec <fsm_core_destroy+0x80>
	return; 
}

		
void fsm_core_destroy()
{
    1d90:	3b e0 00 00 	li      r31,0
	int i;
	if(fsm_core.state != CORE_CLOSED)
		fsm_core_close();
	for(i = 0; i < MAX_FSM; i++)
	{
		fsm_unregister_destroy(i);
    1d94:	7f e3 fb 78 	mr      r3,r31
    1d98:	48 00 00 01 	bl      1d98 <fsm_core_destroy+0x2c>
void fsm_core_destroy()
{
	int i;
	if(fsm_core.state != CORE_CLOSED)
		fsm_core_close();
	for(i = 0; i < MAX_FSM; i++)
    1d9c:	2f 9f 00 05 	cmpwi   cr7,r31,5
    1da0:	3b ff 00 01 	addi    r31,r31,1
    1da4:	40 9e ff f0 	bne+    cr7,1d94 <fsm_core_destroy+0x28>
	return ptr;
}

void fsm_mem_free(void* ptr)
{
	FSM_MEM_FREE(ptr);
    1da8:	80 7e 02 98 	lwz     r3,664(r30)
    1dac:	48 00 00 01 	bl      1dac <fsm_core_destroy+0x40>
    1db0:	80 7e 02 9c 	lwz     r3,668(r30)
    1db4:	48 00 00 01 	bl      1db4 <fsm_core_destroy+0x48>
    1db8:	80 7e 02 a0 	lwz     r3,672(r30)
    1dbc:	48 00 00 01 	bl      1dbc <fsm_core_destroy+0x50>
    1dc0:	80 7e 02 a4 	lwz     r3,676(r30)
    1dc4:	48 00 00 01 	bl      1dc4 <fsm_core_destroy+0x58>
    1dc8:	80 7e 02 a8 	lwz     r3,680(r30)
    1dcc:	48 00 00 01 	bl      1dcc <fsm_core_destroy+0x60>
    1dd0:	80 7e 02 ac 	lwz     r3,684(r30)
    1dd4:	48 00 00 01 	bl      1dd4 <fsm_core_destroy+0x68>
	fsm_mem_free(fsm_core.tx_tsklt);
	fsm_mem_free(fsm_core.rx_tsklt);
	fsm_mem_free(fsm_core.do_ioctl_tsklt);
	fsm_mem_free(fsm_core.exp_ev_tsklt);
	return;
}
    1dd8:	80 01 00 14 	lwz     r0,20(r1)
    1ddc:	bb c1 00 08 	lmw     r30,8(r1)
    1de0:	38 21 00 10 	addi    r1,r1,16
    1de4:	7c 08 03 a6 	mtlr    r0
    1de8:	4e 80 00 20 	blr
		
void fsm_core_destroy()
{
	int i;
	if(fsm_core.state != CORE_CLOSED)
		fsm_core_close();
    1dec:	48 00 00 01 	bl      1dec <fsm_core_destroy+0x80>
    1df0:	4b ff ff a0 	b       1d90 <fsm_core_destroy+0x24>

00001df4 <fsm_mainport_bind>:
	}
}

void fsm_mainport_bind(int id)
{
	fsm_core.main_port = id;
    1df4:	3d 20 00 00 	lis     r9,0
    1df8:	90 69 02 68 	stw     r3,616(r9)
}
    1dfc:	4e 80 00 20 	blr

00001e00 <__fsm_dev_set_config>:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_set_config(struct net_device *dev, struct ifmap *p_ifmap)
{
	return 0;
}
    1e00:	38 60 00 00 	li      r3,0
    1e04:	4e 80 00 20 	blr

00001e08 <__fsm_dev_get_stats>:
struct net_device_stats* __fsm_dev_get_stats(struct net_device *dev)
{
	fsm_priv* priv;
	priv = (fsm_priv*)netdev_priv(dev);
	return &(priv->stats);            
}
    1e08:	38 63 03 80 	addi    r3,r3,896
    1e0c:	4e 80 00 20 	blr

00001e10 <__fsm_dev_tx_timeout>:
 ** Modified Date: 
 ******************************************************************************/
void __fsm_dev_tx_timeout(struct net_device *dev)
{  
	return;   
}
    1e10:	4e 80 00 20 	blr

00001e14 <__fsm_dev_ioctl>:
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
{
    1e14:	94 21 ff f0 	stwu    r1,-16(r1)
    1e18:	7c 08 02 a6 	mflr    r0
	fsm_ioctrl_arrival(ifr,cmd);
    1e1c:	7c 83 23 78 	mr      r3,r4
    1e20:	7c a4 2b 78 	mr      r4,r5
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
{
    1e24:	90 01 00 14 	stw     r0,20(r1)
	fsm_ioctrl_arrival(ifr,cmd);
    1e28:	48 00 00 01 	bl      1e28 <__fsm_dev_ioctl+0x14>
	return 0;
}
    1e2c:	38 60 00 00 	li      r3,0
    1e30:	80 01 00 14 	lwz     r0,20(r1)
    1e34:	38 21 00 10 	addi    r1,r1,16
    1e38:	7c 08 03 a6 	mtlr    r0
    1e3c:	4e 80 00 20 	blr

00001e40 <__fsm_dev_tx>:
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_tx(struct sk_buff *skb, struct net_device *dev)
{ 
    1e40:	94 21 ff f0 	stwu    r1,-16(r1)
    1e44:	7c 08 02 a6 	mflr    r0
	fsm_core_pkt_drive(skb, RXTX_PKT_REQ);	
    1e48:	38 80 00 00 	li      r4,0
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_tx(struct sk_buff *skb, struct net_device *dev)
{ 
    1e4c:	90 01 00 14 	stw     r0,20(r1)
	fsm_core_pkt_drive(skb, RXTX_PKT_REQ);	
    1e50:	48 00 00 01 	bl      1e50 <__fsm_dev_tx+0x10>
	return 0;    
}	
    1e54:	38 60 00 00 	li      r3,0
    1e58:	80 01 00 14 	lwz     r0,20(r1)
    1e5c:	38 21 00 10 	addi    r1,r1,16
    1e60:	7c 08 03 a6 	mtlr    r0
    1e64:	4e 80 00 20 	blr

00001e68 <__fsm_dev_recv>:
 **-------------------------------------- ------system--------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_recv(struct sk_buff *skb ,struct net_device *dev1, struct packet_type *pktype, struct net_device *dev2)
{  
    1e68:	94 21 ff f0 	stwu    r1,-16(r1)
    1e6c:	7c 08 02 a6 	mflr    r0
	fsm_core_pkt_drive(skb, RXTX_PKT_IND);
    1e70:	38 80 00 01 	li      r4,1
 **-------------------------------------- ------system--------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_recv(struct sk_buff *skb ,struct net_device *dev1, struct packet_type *pktype, struct net_device *dev2)
{  
    1e74:	90 01 00 14 	stw     r0,20(r1)
	fsm_core_pkt_drive(skb, RXTX_PKT_IND);
    1e78:	48 00 00 01 	bl      1e78 <__fsm_dev_recv+0x10>
	return 0;            
}
    1e7c:	38 60 00 00 	li      r3,0
    1e80:	80 01 00 14 	lwz     r0,20(r1)
    1e84:	38 21 00 10 	addi    r1,r1,16
    1e88:	7c 08 03 a6 	mtlr    r0
    1e8c:	4e 80 00 20 	blr

00001e90 <__fsm_dev_stop>:
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_stop(struct net_device *dev)
{  
    1e90:	94 21 ff f0 	stwu    r1,-16(r1)
    1e94:	7c 08 02 a6 	mflr    r0
    1e98:	93 e1 00 0c 	stw     r31,12(r1)
    1e9c:	7c 7f 1b 78 	mr      r31,r3
    1ea0:	90 01 00 14 	stw     r0,20(r1)
         
    /*-----------------now we need to register the special protocol_type */
	fsm_core_close();
    1ea4:	48 00 00 01 	bl      1ea4 <__fsm_dev_stop+0x14>
	dev_remove_pack(&pk_t);
    1ea8:	3c 60 00 00 	lis     r3,0
    1eac:	38 63 00 00 	addi    r3,r3,0
    1eb0:	48 00 00 01 	bl      1eb0 <__fsm_dev_stop+0x20>
	}
}

static inline void netif_tx_stop_queue(struct netdev_queue *dev_queue)
{
	set_bit(__QUEUE_STATE_XOFF, &dev_queue->state);
    1eb4:	81 3f 02 00 	lwz     r9,512(r31)
	: "=&r" (old), "+m" (*p)		\
	: "r" (mask), "r" (p)			\
	: "cc", "memory");			\
}

DEFINE_BITOP(set_bits, or, "", "")
    1eb8:	38 00 00 01 	li      r0,1
    1ebc:	39 69 00 08 	addi    r11,r9,8
    1ec0:	7d 40 58 28 	lwarx   r10,0,r11
    1ec4:	7d 4a 03 78 	or      r10,r10,r0
    1ec8:	7d 40 59 2d 	stwcx.  r10,0,r11
    1ecc:	40 a2 ff f4 	bne-    1ec0 <__fsm_dev_stop+0x30>
	netif_stop_queue(dev);
	return 0;    
}
    1ed0:	80 01 00 14 	lwz     r0,20(r1)
    1ed4:	38 60 00 00 	li      r3,0
    1ed8:	83 e1 00 0c 	lwz     r31,12(r1)
    1edc:	38 21 00 10 	addi    r1,r1,16
    1ee0:	7c 08 03 a6 	mtlr    r0
    1ee4:	4e 80 00 20 	blr

00001ee8 <__fsm_dev_open>:
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_open(struct net_device *dev)
{
    1ee8:	94 21 ff f0 	stwu    r1,-16(r1)
    1eec:	7c 08 02 a6 	mflr    r0
    /*-----------------now we need to register the special protocol_type */
	fsm_core_intf_set(STRM_TO_RLC, DEV_INTF_IND, DEV_PROTO_RLC, "LTE_RLC0");
    1ef0:	38 a0 00 00 	li      r5,0
    1ef4:	3c c0 00 00 	lis     r6,0
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_open(struct net_device *dev)
{
    1ef8:	93 e1 00 0c 	stw     r31,12(r1)
    /*-----------------now we need to register the special protocol_type */
	fsm_core_intf_set(STRM_TO_RLC, DEV_INTF_IND, DEV_PROTO_RLC, "LTE_RLC0");
    1efc:	60 a5 f4 f6 	ori     r5,r5,62710
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_open(struct net_device *dev)
{
    1f00:	7c 7f 1b 78 	mr      r31,r3
    1f04:	90 01 00 14 	stw     r0,20(r1)
    /*-----------------now we need to register the special protocol_type */
	fsm_core_intf_set(STRM_TO_RLC, DEV_INTF_IND, DEV_PROTO_RLC, "LTE_RLC0");
    1f08:	38 c6 00 00 	addi    r6,r6,0
    1f0c:	38 60 00 01 	li      r3,1
    1f10:	38 80 00 02 	li      r4,2
    1f14:	48 00 00 01 	bl      1f14 <__fsm_dev_open+0x2c>
	
	fsm_core_intf_set(STRM_TO_IPADP, DEV_INTF_IND, DEV_PROTO_IPADP, "LTE_IPADP0");
    1f18:	38 a0 00 00 	li      r5,0
    1f1c:	3c c0 00 00 	lis     r6,0
    1f20:	60 a5 f4 f9 	ori     r5,r5,62713
    1f24:	38 c6 00 0c 	addi    r6,r6,12
    1f28:	38 60 00 07 	li      r3,7
    1f2c:	38 80 00 02 	li      r4,2
    1f30:	48 00 00 01 	bl      1f30 <__fsm_dev_open+0x48>

	fsm_core_intf_set(STRM_TO_SRIO, DEV_INTF_REQ, DEV_PROTO_MAC, "LTE_SRIO0");
    1f34:	38 a0 00 00 	li      r5,0
    1f38:	3c c0 00 00 	lis     r6,0
    1f3c:	60 a5 f4 f4 	ori     r5,r5,62708
    1f40:	38 c6 00 18 	addi    r6,r6,24
    1f44:	38 60 00 03 	li      r3,3
    1f48:	38 80 00 01 	li      r4,1
    1f4c:	48 00 00 01 	bl      1f4c <__fsm_dev_open+0x64>
	fsm_core_intf_set(STRM_TO_RRC,DEV_INTF_IND,DEV_PROTO_RRC,"LTE_RRC0");
    1f50:	38 a0 00 00 	li      r5,0
    1f54:	3c c0 00 00 	lis     r6,0
    1f58:	38 80 00 02 	li      r4,2
    1f5c:	60 a5 f4 f8 	ori     r5,r5,62712
    1f60:	38 c6 00 24 	addi    r6,r6,36
    1f64:	38 60 00 05 	li      r3,5
    1f68:	48 00 00 01 	bl      1f68 <__fsm_dev_open+0x80>
	dev_add_pack(&pk_t); 
    1f6c:	3c 60 00 00 	lis     r3,0
    1f70:	38 63 00 00 	addi    r3,r3,0
    1f74:	48 00 00 01 	bl      1f74 <__fsm_dev_open+0x8c>
		netif_schedule_queue(netdev_get_tx_queue(dev, i));
}

static inline void netif_tx_start_queue(struct netdev_queue *dev_queue)
{
	clear_bit(__QUEUE_STATE_XOFF, &dev_queue->state);
    1f78:	81 3f 02 00 	lwz     r9,512(r31)
DEFINE_BITOP(clear_bits, andc, "", "")
    1f7c:	38 00 00 01 	li      r0,1
    1f80:	39 69 00 08 	addi    r11,r9,8
    1f84:	7d 40 58 28 	lwarx   r10,0,r11
    1f88:	7d 4a 00 78 	andc    r10,r10,r0
    1f8c:	7d 40 59 2d 	stwcx.  r10,0,r11
    1f90:	40 a2 ff f4 	bne-    1f84 <__fsm_dev_open+0x9c>
	netif_start_queue(dev);   
	fsm_core_open();	 
    1f94:	48 00 00 01 	bl      1f94 <__fsm_dev_open+0xac>
	return 0;    
}
    1f98:	80 01 00 14 	lwz     r0,20(r1)
    1f9c:	38 60 00 00 	li      r3,0
    1fa0:	83 e1 00 0c 	lwz     r31,12(r1)
    1fa4:	7c 08 03 a6 	mtlr    r0
    1fa8:	38 21 00 10 	addi    r1,r1,16
    1fac:	4e 80 00 20 	blr

00001fb0 <dev_init>:
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
void dev_init(struct net_device *dev)
{
    1fb0:	94 21 ff f0 	stwu    r1,-16(r1)
    1fb4:	7c 08 02 a6 	mflr    r0
    1fb8:	bf c1 00 08 	stmw    r30,8(r1)
	fsm_priv* priv;
	int fsm_id;
	ASSERT(dev);
    1fbc:	7c 7f 1b 79 	mr.     r31,r3
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
void dev_init(struct net_device *dev)
{
    1fc0:	90 01 00 14 	stw     r0,20(r1)
	fsm_priv* priv;
	int fsm_id;
	ASSERT(dev);
    1fc4:	41 82 00 b4 	beq-    2078 <dev_init+0xc8>
		dev->tx_queue_len = 128;   	/* the queue length */   
    1fc8:	39 60 00 80 	li      r11,128
		dev->addr_len = 0;
		dev->hard_header_len = 0;
		dev->netdev_ops = &fsm_netdev_ops;
		dev->watchdog_timeo = 1000;  				/* the time unit is jiffy */
		dev->flags = IFF_BROADCAST | IFF_MULTICAST | IFF_NOARP;
		dev->features |= 4;//NETIF_F_NO_CSUM;
    1fcc:	81 3f 00 4c 	lwz     r9,76(r31)
void dev_init(struct net_device *dev)
{
	fsm_priv* priv;
	int fsm_id;
	ASSERT(dev);
		dev->tx_queue_len = 128;   	/* the queue length */   
    1fd0:	91 7f 02 10 	stw     r11,528(r31)
		dev->mtu = MTU;		/* now we do not fragmentate the packet */
    1fd4:	39 60 05 dc 	li      r11,1500
		dev->header_ops = NULL;   	/* cancle eth_header function for not building ethnet mac header */ 
    1fd8:	38 00 00 00 	li      r0,0
{
	fsm_priv* priv;
	int fsm_id;
	ASSERT(dev);
		dev->tx_queue_len = 128;   	/* the queue length */   
		dev->mtu = MTU;		/* now we do not fragmentate the packet */
    1fdc:	91 7f 00 cc 	stw     r11,204(r31)
		dev->header_ops = NULL;   	/* cancle eth_header function for not building ethnet mac header */ 
		dev->addr_len = 0;
		dev->hard_header_len = 0;
		dev->netdev_ops = &fsm_netdev_ops;
    1fe0:	3d 60 00 00 	lis     r11,0
    1fe4:	39 6b 00 00 	addi    r11,r11,0
	fsm_priv* priv;
	int fsm_id;
	ASSERT(dev);
		dev->tx_queue_len = 128;   	/* the queue length */   
		dev->mtu = MTU;		/* now we do not fragmentate the packet */
		dev->header_ops = NULL;   	/* cancle eth_header function for not building ethnet mac header */ 
    1fe8:	90 1f 00 bc 	stw     r0,188(r31)
		dev->addr_len = 0;
		dev->hard_header_len = 0;
		dev->netdev_ops = &fsm_netdev_ops;
		dev->watchdog_timeo = 1000;  				/* the time unit is jiffy */
		dev->flags = IFF_BROADCAST | IFF_MULTICAST | IFF_NOARP;
		dev->features |= 4;//NETIF_F_NO_CSUM;
    1fec:	61 29 00 04 	ori     r9,r9,4
 *
 * Get network device private data
 */
static inline void *netdev_priv(const struct net_device *dev)
{
	return (char *)dev + ALIGN(sizeof(struct net_device), NETDEV_ALIGN);
    1ff0:	3b df 03 80 	addi    r30,r31,896
	int fsm_id;
	ASSERT(dev);
		dev->tx_queue_len = 128;   	/* the queue length */   
		dev->mtu = MTU;		/* now we do not fragmentate the packet */
		dev->header_ops = NULL;   	/* cancle eth_header function for not building ethnet mac header */ 
		dev->addr_len = 0;
    1ff4:	98 1f 00 fc 	stb     r0,252(r31)
		dev->netdev_ops = &fsm_netdev_ops;
		dev->watchdog_timeo = 1000;  				/* the time unit is jiffy */
		dev->flags = IFF_BROADCAST | IFF_MULTICAST | IFF_NOARP;
		dev->features |= 4;//NETIF_F_NO_CSUM;
	priv = (fsm_priv*)netdev_priv(dev);
	fsm_mem_set(priv,0,sizeof(fsm_priv));
    1ff8:	38 80 00 00 	li      r4,0
    1ffc:	38 a0 00 60 	li      r5,96
	ASSERT(dev);
		dev->tx_queue_len = 128;   	/* the queue length */   
		dev->mtu = MTU;		/* now we do not fragmentate the packet */
		dev->header_ops = NULL;   	/* cancle eth_header function for not building ethnet mac header */ 
		dev->addr_len = 0;
		dev->hard_header_len = 0;
    2000:	b0 1f 00 d2 	sth     r0,210(r31)
		dev->netdev_ops = &fsm_netdev_ops;
    2004:	38 0b 00 0c 	addi    r0,r11,12
		dev->watchdog_timeo = 1000;  				/* the time unit is jiffy */
		dev->flags = IFF_BROADCAST | IFF_MULTICAST | IFF_NOARP;
		dev->features |= 4;//NETIF_F_NO_CSUM;
	priv = (fsm_priv*)netdev_priv(dev);
	fsm_mem_set(priv,0,sizeof(fsm_priv));
    2008:	7f c3 f3 78 	mr      r3,r30
		dev->tx_queue_len = 128;   	/* the queue length */   
		dev->mtu = MTU;		/* now we do not fragmentate the packet */
		dev->header_ops = NULL;   	/* cancle eth_header function for not building ethnet mac header */ 
		dev->addr_len = 0;
		dev->hard_header_len = 0;
		dev->netdev_ops = &fsm_netdev_ops;
    200c:	90 1f 00 b4 	stw     r0,180(r31)
		dev->watchdog_timeo = 1000;  				/* the time unit is jiffy */
    2010:	38 00 03 e8 	li      r0,1000
    2014:	90 1f 02 20 	stw     r0,544(r31)
		dev->flags = IFF_BROADCAST | IFF_MULTICAST | IFF_NOARP;
    2018:	38 00 10 82 	li      r0,4226
    201c:	90 1f 00 c0 	stw     r0,192(r31)
		dev->features |= 4;//NETIF_F_NO_CSUM;
    2020:	91 3f 00 4c 	stw     r9,76(r31)
	priv = (fsm_priv*)netdev_priv(dev);
	fsm_mem_set(priv,0,sizeof(fsm_priv));
    2024:	48 00 00 01 	bl      2024 <dev_init+0x74>
	fsm_core_create(dev);
    2028:	7f e3 fb 78 	mr      r3,r31
    202c:	48 00 00 01 	bl      202c <dev_init+0x7c>
	priv->sv_ptr = fsm_mem_alloc(sizeof(SV_TYPE_NAME));
    2030:	38 60 02 14 	li      r3,532
    2034:	48 00 00 01 	bl      2034 <dev_init+0x84>
	fsm_mem_set(priv->sv_ptr, 0, sizeof(SV_TYPE_NAME));
    2038:	38 80 00 00 	li      r4,0
		dev->flags = IFF_BROADCAST | IFF_MULTICAST | IFF_NOARP;
		dev->features |= 4;//NETIF_F_NO_CSUM;
	priv = (fsm_priv*)netdev_priv(dev);
	fsm_mem_set(priv,0,sizeof(fsm_priv));
	fsm_core_create(dev);
	priv->sv_ptr = fsm_mem_alloc(sizeof(SV_TYPE_NAME));
    203c:	90 7f 03 dc 	stw     r3,988(r31)
	fsm_mem_set(priv->sv_ptr, 0, sizeof(SV_TYPE_NAME));
    2040:	38 a0 02 14 	li      r5,532
    2044:	48 00 00 01 	bl      2044 <dev_init+0x94>
/*-----------------------------------FSM creation---------------------------*/
	fsm_id = fsm_create_register("lte_mac_fsm", mac_main, priv->sv_ptr);
    2048:	80 bf 03 dc 	lwz     r5,988(r31)
    204c:	3c 80 00 00 	lis     r4,0
    2050:	3c 60 00 00 	lis     r3,0
    2054:	38 84 00 00 	addi    r4,r4,0
    2058:	38 63 00 58 	addi    r3,r3,88
    205c:	48 00 00 01 	bl      205c <dev_init+0xac>
	fsm_mainport_bind(fsm_id);
    2060:	48 00 00 01 	bl      2060 <dev_init+0xb0>
/*--------------------------------------------------------------------------*/
	return;
}
    2064:	80 01 00 14 	lwz     r0,20(r1)
    2068:	bb c1 00 08 	lmw     r30,8(r1)
    206c:	38 21 00 10 	addi    r1,r1,16
    2070:	7c 08 03 a6 	mtlr    r0
    2074:	4e 80 00 20 	blr
 ******************************************************************************/
void dev_init(struct net_device *dev)
{
	fsm_priv* priv;
	int fsm_id;
	ASSERT(dev);
    2078:	3c 80 00 00 	lis     r4,0
    207c:	3c 60 00 00 	lis     r3,0
    2080:	38 84 00 00 	addi    r4,r4,0
    2084:	38 63 00 30 	addi    r3,r3,48
    2088:	48 00 00 01 	bl      2088 <dev_init+0xd8>
    208c:	48 00 00 01 	bl      208c <dev_init+0xdc>
    2090:	4b ff ff d4 	b       2064 <dev_init+0xb4>

00002094 <__fsm_dev_create>:
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_create(void)
{   
    2094:	94 21 ff e0 	stwu    r1,-32(r1)
    2098:	7c 08 02 a6 	mflr    r0
	fsm_priv *priv;
	const char  *name = "LTE_MAC%d";
	char dev_addr[6] = MAC_ADDR;
    209c:	3d 60 00 00 	lis     r11,0
    20a0:	39 6b 00 00 	addi    r11,r11,0
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_create(void)
{   
    20a4:	90 01 00 24 	stw     r0,36(r1)
	fsm_priv *priv;
	const char  *name = "LTE_MAC%d";
	char dev_addr[6] = MAC_ADDR;
	NETDEV *dev = NULL;
	dev = alloc_netdev(sizeof(fsm_priv), name, dev_init);
    20a8:	3c 80 00 00 	lis     r4,0
 ******************************************************************************/
int __fsm_dev_create(void)
{   
	fsm_priv *priv;
	const char  *name = "LTE_MAC%d";
	char dev_addr[6] = MAC_ADDR;
    20ac:	a0 0b 00 70 	lhz     r0,112(r11)
	NETDEV *dev = NULL;
	dev = alloc_netdev(sizeof(fsm_priv), name, dev_init);
    20b0:	3c a0 00 00 	lis     r5,0
 ******************************************************************************/
int __fsm_dev_create(void)
{   
	fsm_priv *priv;
	const char  *name = "LTE_MAC%d";
	char dev_addr[6] = MAC_ADDR;
    20b4:	81 2b 00 6c 	lwz     r9,108(r11)
	NETDEV *dev = NULL;
	dev = alloc_netdev(sizeof(fsm_priv), name, dev_init);
    20b8:	38 60 00 60 	li      r3,96
    20bc:	38 84 00 64 	addi    r4,r4,100
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
int __fsm_dev_create(void)
{   
    20c0:	93 e1 00 1c 	stw     r31,28(r1)
	fsm_priv *priv;
	const char  *name = "LTE_MAC%d";
	char dev_addr[6] = MAC_ADDR;
	NETDEV *dev = NULL;
	dev = alloc_netdev(sizeof(fsm_priv), name, dev_init);
    20c4:	38 a5 00 00 	addi    r5,r5,0
    20c8:	38 c0 00 01 	li      r6,1
 ******************************************************************************/
int __fsm_dev_create(void)
{   
	fsm_priv *priv;
	const char  *name = "LTE_MAC%d";
	char dev_addr[6] = MAC_ADDR;
    20cc:	b0 01 00 0c 	sth     r0,12(r1)
    20d0:	91 21 00 08 	stw     r9,8(r1)
	NETDEV *dev = NULL;
	dev = alloc_netdev(sizeof(fsm_priv), name, dev_init);
    20d4:	48 00 00 01 	bl      20d4 <__fsm_dev_create+0x40>
	if (dev == NULL)   /* allocation error */
    20d8:	7c 7f 1b 79 	mr.     r31,r3
		{
			return -2;
    20dc:	38 00 ff fe 	li      r0,-2
	fsm_priv *priv;
	const char  *name = "LTE_MAC%d";
	char dev_addr[6] = MAC_ADDR;
	NETDEV *dev = NULL;
	dev = alloc_netdev(sizeof(fsm_priv), name, dev_init);
	if (dev == NULL)   /* allocation error */
    20e0:	40 82 00 1c 	bne-    20fc <__fsm_dev_create+0x68>
			free_netdev(dev);   /* release the struct net_device */
			dev = NULL;               
			return -1;
		}
 	return 0;       
}
    20e4:	7c 03 03 78 	mr      r3,r0
    20e8:	80 01 00 24 	lwz     r0,36(r1)
    20ec:	83 e1 00 1c 	lwz     r31,28(r1)
    20f0:	38 21 00 20 	addi    r1,r1,32
    20f4:	7c 08 03 a6 	mtlr    r0
    20f8:	4e 80 00 20 	blr
			return -2;
		}
	memcpy(dev->dev_addr, &dev_addr, 6);       
   	/* ---------ADD some private data into the net_device struct */
    priv = netdev_priv(dev);
    if (priv == NULL)
    20fc:	2f 9f fc 80 	cmpwi   cr7,r31,-896
	dev = alloc_netdev(sizeof(fsm_priv), name, dev_init);
	if (dev == NULL)   /* allocation error */
		{
			return -2;
		}
	memcpy(dev->dev_addr, &dev_addr, 6);       
    2100:	81 3f 01 48 	lwz     r9,328(r31)
    2104:	a1 61 00 0c 	lhz     r11,12(r1)
    2108:	81 41 00 08 	lwz     r10,8(r1)
    210c:	b1 69 00 04 	sth     r11,4(r9)
    2110:	91 49 00 00 	stw     r10,0(r9)
   	/* ---------ADD some private data into the net_device struct */
    priv = netdev_priv(dev);
    if (priv == NULL)
    2114:	41 be ff d0 	beq-    cr7,20e4 <__fsm_dev_create+0x50>
    	{                
			return -2;                   
    	}
   	 /* register the net device */    
   	if (register_netdev(dev))    /* register error */
    2118:	48 00 00 01 	bl      2118 <__fsm_dev_create+0x84>
		{
			free_netdev(dev);   /* release the struct net_device */
			dev = NULL;               
			return -1;
		}
 	return 0;       
    211c:	38 00 00 00 	li      r0,0
    if (priv == NULL)
    	{                
			return -2;                   
    	}
   	 /* register the net device */    
   	if (register_netdev(dev))    /* register error */
    2120:	2f 83 00 00 	cmpwi   cr7,r3,0
    2124:	41 9e ff c0 	beq+    cr7,20e4 <__fsm_dev_create+0x50>
		{
			free_netdev(dev);   /* release the struct net_device */
    2128:	7f e3 fb 78 	mr      r3,r31
    212c:	48 00 00 01 	bl      212c <__fsm_dev_create+0x98>
			dev = NULL;               
			return -1;
    2130:	38 00 ff ff 	li      r0,-1
    2134:	4b ff ff b0 	b       20e4 <__fsm_dev_create+0x50>

00002138 <__fsm_dev_destroy>:
 **-------------------------------------- --------------------
 ** Modified by:
 ** Modified Date: 
 ******************************************************************************/
void __fsm_dev_destroy(void)
{
    2138:	94 21 ff f0 	stwu    r1,-16(r1)
    213c:	7c 08 02 a6 	mflr    r0
    2140:	93 e1 00 0c 	stw     r31,12(r1)
    2144:	90 01 00 14 	stw     r0,20(r1)
	NETDEV* dev;
	fsm_priv* priv;
	dev = (NETDEV*)fsm_dev_get();
    2148:	48 00 00 01 	bl      2148 <__fsm_dev_destroy+0x10>
    214c:	7c 7f 1b 78 	mr      r31,r3
	fsm_core_destroy();
    2150:	48 00 00 01 	bl      2150 <__fsm_dev_destroy+0x18>
	priv = netdev_priv(dev);
	fsm_mem_free(priv->sv_ptr);
    2154:	80 7f 03 dc 	lwz     r3,988(r31)
    2158:	48 00 00 01 	bl      2158 <__fsm_dev_destroy+0x20>
	unregister_netdev(dev);
    215c:	7f e3 fb 78 	mr      r3,r31
    2160:	48 00 00 01 	bl      2160 <__fsm_dev_destroy+0x28>
	free_netdev(dev);
    2164:	7f e3 fb 78 	mr      r3,r31
    2168:	48 00 00 01 	bl      2168 <__fsm_dev_destroy+0x30>
}   
    216c:	80 01 00 14 	lwz     r0,20(r1)
    2170:	83 e1 00 0c 	lwz     r31,12(r1)
    2174:	38 21 00 10 	addi    r1,r1,16
    2178:	7c 08 03 a6 	mtlr    r0
    217c:	4e 80 00 20 	blr

00002180 <MACCETA_handle>:
//HQ
/**
 * @function: deal with Timing Advance control element
 * @param ta_index: Timing Advance Command
 */
void MACCETA_handle(unsigned char ta_index) {   
    2180:	94 21 ff f0 	stwu    r1,-16(r1)
    2184:	7c 08 02 a6 	mflr    r0
    2188:	bf c1 00 08 	stmw    r30,8(r1)
    218c:	7c 7e 1b 78 	mr      r30,r3
    2190:	90 01 00 14 	stw     r0,20(r1)
	FIN(MACCETA_handle());
	//fsm_printf("[HEXI]RUN TA TIMER:%d\n",ta_index);

    SV_PTR_GET(mac_sv);
    2194:	48 00 00 01 	bl      2194 <MACCETA_handle+0x14>
    2198:	7c 7f 1b 78 	mr      r31,r3
    if(SV(TATimer.flag)==true)
    219c:	88 03 01 68 	lbz     r0,360(r3)
    21a0:	2f 80 00 00 	cmpwi   cr7,r0,0
    21a4:	41 be 00 0c 	beq+    cr7,21b0 <MACCETA_handle+0x30>
        fsm_schedule_cancel(SV(TATimer.timer_sign));
    21a8:	80 63 01 64 	lwz     r3,356(r3)
    21ac:	48 00 00 01 	bl      21ac <MACCETA_handle+0x2c>
	//SV(TATimer.time_value)=(ta_index-31)*16+SV(TATimer.time_value);//
	
	SV(TA_value)=(ta_index-31)*16+SV(TA_value);//LHL 20141021
    21b0:	a1 3f 00 22 	lhz     r9,34(r31)
    21b4:	3b de ff e1 	addi    r30,r30,-31
	SV(TATimer.time_value)=SV(TA_Periodic_time);
    21b8:	80 1f 00 24 	lwz     r0,36(r31)
    SV_PTR_GET(mac_sv);
    if(SV(TATimer.flag)==true)
        fsm_schedule_cancel(SV(TATimer.timer_sign));
	//SV(TATimer.time_value)=(ta_index-31)*16+SV(TATimer.time_value);//
	
	SV(TA_value)=(ta_index-31)*16+SV(TA_value);//LHL 20141021
    21bc:	57 de 20 36 	rlwinm  r30,r30,4,0,27
    21c0:	7f de 4a 14 	add     r30,r30,r9
	SV(TATimer.time_value)=SV(TA_Periodic_time);
    21c4:	90 1f 01 60 	stw     r0,352(r31)
	SV(TATimer.timer_sign)=fsm_schedule_self(SV(TATimer.time_value)*100,TimeAlignmentTimer_Expire);
    21c8:	1c 60 00 64 	mulli   r3,r0,100
    SV_PTR_GET(mac_sv);
    if(SV(TATimer.flag)==true)
        fsm_schedule_cancel(SV(TATimer.timer_sign));
	//SV(TATimer.time_value)=(ta_index-31)*16+SV(TATimer.time_value);//
	
	SV(TA_value)=(ta_index-31)*16+SV(TA_value);//LHL 20141021
    21cc:	b3 df 00 22 	sth     r30,34(r31)
	SV(TATimer.time_value)=SV(TA_Periodic_time);
	SV(TATimer.timer_sign)=fsm_schedule_self(SV(TATimer.time_value)*100,TimeAlignmentTimer_Expire);
    21d0:	38 80 00 0b 	li      r4,11
    21d4:	48 00 00 01 	bl      21d4 <MACCETA_handle+0x54>
	SV(TATimer.flag)=true;
    21d8:	38 00 00 01 	li      r0,1
        fsm_schedule_cancel(SV(TATimer.timer_sign));
	//SV(TATimer.time_value)=(ta_index-31)*16+SV(TATimer.time_value);//
	
	SV(TA_value)=(ta_index-31)*16+SV(TA_value);//LHL 20141021
	SV(TATimer.time_value)=SV(TA_Periodic_time);
	SV(TATimer.timer_sign)=fsm_schedule_self(SV(TATimer.time_value)*100,TimeAlignmentTimer_Expire);
    21dc:	90 7f 01 64 	stw     r3,356(r31)
	SV(TATimer.flag)=true;
    21e0:	98 1f 01 68 	stb     r0,360(r31)
		
FOUT;
}
    21e4:	80 01 00 14 	lwz     r0,20(r1)
    21e8:	bb c1 00 08 	lmw     r30,8(r1)
    21ec:	38 21 00 10 	addi    r1,r1,16
    21f0:	7c 08 03 a6 	mtlr    r0
    21f4:	4e 80 00 20 	blr

000021f8 <decomplexRarPdu>:
/**
 * @function: decomplex the RAR PDU to get the MAC RAR that belongs to the user
 * @param skb: the sk_buff that contains the RAR PDU
 * @return: is there MAC RAR in the RAR PDU that belongs to the user
 */
bool decomplexRarPdu(FSM_PKT *skb){		//RAR SDU	//RAR
    21f8:	94 21 ff a0 	stwu    r1,-96(r1)
    21fc:	7c 08 02 a6 	mflr    r0
    2200:	be 01 00 20 	stmw    r16,32(r1)
    2204:	7c 7b 1b 78 	mr      r27,r3
	bool continue_flag=false;	//
	u32 len=sizeof(MAC_RAR_subhead_withbi);	//
	u32 typ_flag=0;		//20140626
	u32 m_tb_size=0;	//TB SIZE
	bool return_value=false;	// RAR
	MAC_RAR_subhead_withbi *bi_subhead=(MAC_RAR_subhead_withbi*)fsm_mem_alloc(sizeof(MAC_RAR_subhead_withbi));	//20140430
    2208:	38 60 00 01 	li      r3,1
/**
 * @function: decomplex the RAR PDU to get the MAC RAR that belongs to the user
 * @param skb: the sk_buff that contains the RAR PDU
 * @return: is there MAC RAR in the RAR PDU that belongs to the user
 */
bool decomplexRarPdu(FSM_PKT *skb){		//RAR SDU	//RAR
    220c:	90 01 00 64 	stw     r0,100(r1)
	bool continue_flag=false;	//
	u32 len=sizeof(MAC_RAR_subhead_withbi);	//
	u32 typ_flag=0;		//20140626
	u32 m_tb_size=0;	//TB SIZE
	bool return_value=false;	// RAR
	MAC_RAR_subhead_withbi *bi_subhead=(MAC_RAR_subhead_withbi*)fsm_mem_alloc(sizeof(MAC_RAR_subhead_withbi));	//20140430
    2210:	48 00 00 01 	bl      2210 <decomplexRarPdu+0x18>
    2214:	7c 73 1b 78 	mr      r19,r3
	MAC_RAR_subhead *rar_subhead=(MAC_RAR_subhead*)fsm_mem_alloc(sizeof(MAC_RAR_subhead));	//20140430
    2218:	38 60 00 01 	li      r3,1
    221c:	48 00 00 01 	bl      221c <decomplexRarPdu+0x24>
    2220:	7c 7d 1b 78 	mr      r29,r3
	MAC_RAR_sdu *rar_sdu=(MAC_RAR_sdu*)fsm_mem_alloc(sizeof(MAC_RAR_sdu));	//20140430
    2224:	38 60 00 06 	li      r3,6
    2228:	48 00 00 01 	bl      2228 <decomplexRarPdu+0x30>
    222c:	7c 76 1b 78 	mr      r22,r3
	RAR_ULgrant *rar_ulgrant=(RAR_ULgrant*)fsm_mem_alloc(sizeof(RAR_ULgrant));	//20141111modified
    2230:	38 60 00 04 	li      r3,4
    2234:	48 00 00 01 	bl      2234 <decomplexRarPdu+0x3c>
    2238:	7c 72 1b 78 	mr      r18,r3
	PHYadaptertoMAC_IciMsg *phy_ici=(PHYadaptertoMAC_IciMsg*)fsm_mem_alloc(sizeof(PHYadaptertoMAC_IciMsg));
    223c:	38 60 00 07 	li      r3,7
    2240:	48 00 00 01 	bl      2240 <decomplexRarPdu+0x48>
    2244:	7c 71 1b 78 	mr      r17,r3

	SV_PTR_GET(mac_sv);
    2248:	48 00 00 01 	bl      2248 <decomplexRarPdu+0x50>
    224c:	7c 78 1b 78 	mr      r24,r3
	
	fsm_mem_set(bi_subhead,0,sizeof(MAC_RAR_subhead_withbi));	//20140430
    2250:	38 80 00 00 	li      r4,0
    2254:	38 a0 00 01 	li      r5,1
    2258:	7e 63 9b 78 	mr      r3,r19
    225c:	48 00 00 01 	bl      225c <decomplexRarPdu+0x64>
	fsm_mem_set(rar_subhead,0,sizeof(MAC_RAR_subhead));	//20140430
    2260:	38 80 00 00 	li      r4,0
    2264:	38 a0 00 01 	li      r5,1
    2268:	7f a3 eb 78 	mr      r3,r29
    226c:	48 00 00 01 	bl      226c <decomplexRarPdu+0x74>
	fsm_mem_set(rar_sdu,0,sizeof(MAC_RAR_sdu));	//20140430
    2270:	38 80 00 00 	li      r4,0
    2274:	38 a0 00 06 	li      r5,6
    2278:	7e c3 b3 78 	mr      r3,r22
    227c:	48 00 00 01 	bl      227c <decomplexRarPdu+0x84>
	fsm_mem_set(rar_ulgrant,0,sizeof(RAR_ULgrant));	//20141111modified
    2280:	38 80 00 00 	li      r4,0
    2284:	38 a0 00 04 	li      r5,4
    2288:	7e 43 93 78 	mr      r3,r18
    228c:	48 00 00 01 	bl      228c <decomplexRarPdu+0x94>
	fsm_mem_set(phy_ici,0,sizeof(PHYadaptertoMAC_IciMsg));
    2290:	38 80 00 00 	li      r4,0
    2294:	38 a0 00 07 	li      r5,7
    2298:	7e 23 8b 78 	mr      r3,r17
    229c:	48 00 00 01 	bl      229c <decomplexRarPdu+0xa4>
		fsm_printf("%c,",*((char *)skb->data+offset));
	}
	fsm_printf("\n");*/
	//fsm_octets_print(newskb->data,4);
	
	fsm_mem_cpy(bi_subhead,skb->data+from_len,len);	//T//20140626datatype
    22a0:	80 9b 00 94 	lwz     r4,148(r27)
    22a4:	7e 63 9b 78 	mr      r3,r19
    22a8:	38 84 00 01 	addi    r4,r4,1
    22ac:	38 a0 00 01 	li      r5,1
    22b0:	48 00 00 01 	bl      22b0 <decomplexRarPdu+0xb8>
	//fsm_printf("[MAC RAR]BI SUBHEAD:%c:\n",bi_subhead->m_e_t_r_r_bi+65);
	
	typ_flag=bi_subhead->m_e_t_r_r_bi>>6;	//20140626
    22b4:	88 13 00 00 	lbz     r0,0(r19)
	if(typ_flag==0||typ_flag==2){		//BI
    22b8:	54 09 d1 bf 	rlwinm. r9,r0,26,6,31
    22bc:	41 82 01 70 	beq-    242c <decomplexRarPdu+0x234>
    22c0:	2f 89 00 02 	cmpwi   cr7,r9,2
			continue_flag=true;
		}
	}
	else{
		continue_flag=true;
		head_len=1;
    22c4:	3b 40 00 01 	li      r26,1
	
	fsm_mem_cpy(bi_subhead,skb->data+from_len,len);	//T//20140626datatype
	//fsm_printf("[MAC RAR]BI SUBHEAD:%c:\n",bi_subhead->m_e_t_r_r_bi+65);
	
	typ_flag=bi_subhead->m_e_t_r_r_bi>>6;	//20140626
	if(typ_flag==0||typ_flag==2){		//BI
    22c8:	41 9e 01 64 	beq-    cr7,242c <decomplexRarPdu+0x234>
			continue_flag=true;
		}
	}
	else{
		continue_flag=true;
		head_len=1;
    22cc:	7f 5f d3 78 	mr      r31,r26
    22d0:	3b c0 00 00 	li      r30,0
	}
	while (continue_flag){
		sdu_numb++;
		len=sizeof(MAC_RAR_subhead);
		fsm_mem_cpy(rar_subhead,skb->data+from_len,len);	//
    22d4:	80 9b 00 94 	lwz     r4,148(r27)
    22d8:	7f a3 eb 78 	mr      r3,r29
    22dc:	38 a0 00 01 	li      r5,1
    22e0:	7c 84 fa 14 	add     r4,r4,r31
    22e4:	48 00 00 01 	bl      22e4 <decomplexRarPdu+0xec>
		from_len=from_len+sizeof(MAC_RAR_subhead);
		c_flag=rar_subhead->m_e_t_rapid>>7;
    22e8:	88 1d 00 00 	lbz     r0,0(r29)
	else{
		continue_flag=true;
		head_len=1;
	}
	while (continue_flag){
		sdu_numb++;
    22ec:	3b de 00 01 	addi    r30,r30,1
		len=sizeof(MAC_RAR_subhead);
		fsm_mem_cpy(rar_subhead,skb->data+from_len,len);	//
		from_len=from_len+sizeof(MAC_RAR_subhead);
		c_flag=rar_subhead->m_e_t_rapid>>7;
		if(c_flag!=1)
    22f0:	54 09 c9 ff 	rlwinm. r9,r0,25,7,31
	}
	while (continue_flag){
		sdu_numb++;
		len=sizeof(MAC_RAR_subhead);
		fsm_mem_cpy(rar_subhead,skb->data+from_len,len);	//
		from_len=from_len+sizeof(MAC_RAR_subhead);
    22f4:	3b ff 00 01 	addi    r31,r31,1
		c_flag=rar_subhead->m_e_t_rapid>>7;
		if(c_flag!=1)
    22f8:	40 a2 ff dc 	bne-    22d4 <decomplexRarPdu+0xdc>
			continue_flag=false;
	}

	fsm_printf("[HEXI]RAR SDU NUMBER AND THE OFFSET:%d %d\n",sdu_numb,from_len);
    22fc:	3c 60 00 00 	lis     r3,0
    2300:	38 63 00 00 	addi    r3,r3,0
    2304:	7f c4 f3 78 	mr      r4,r30
    2308:	7f e5 fb 78 	mr      r5,r31
    230c:	48 00 00 01 	bl      230c <decomplexRarPdu+0x114>

	while(sdu_numb>m_cnt){//?????????????????????????????????????????????????????
    2310:	2f 9e 00 00 	cmpwi   cr7,r30,0
	u32 from_len=sizeof(char);//
	bool continue_flag=false;	//
	u32 len=sizeof(MAC_RAR_subhead_withbi);	//
	u32 typ_flag=0;		//20140626
	u32 m_tb_size=0;	//TB SIZE
	bool return_value=false;	// RAR
    2314:	3b 80 00 00 	li      r28,0
			continue_flag=false;
	}

	fsm_printf("[HEXI]RAR SDU NUMBER AND THE OFFSET:%d %d\n",sdu_numb,from_len);

	while(sdu_numb>m_cnt){//?????????????????????????????????????????????????????
    2318:	41 9e 01 3c 	beq-    cr7,2454 <decomplexRarPdu+0x25c>
    231c:	3e a0 00 00 	lis     r21,0
    2320:	3e e0 00 00 	lis     r23,0
    2324:	3e 80 00 00 	lis     r20,0
    2328:	3b 20 00 00 	li      r25,0
    232c:	3a b5 00 2c 	addi    r21,r21,44
    2330:	3a f7 00 40 	addi    r23,r23,64
    2334:	3a 94 00 5c 	addi    r20,r20,92
    2338:	48 00 00 2c 	b       2364 <decomplexRarPdu+0x16c>
		from_len=from_len+len;
		/**************************/
		if(SV(rar_failed_num)==0)//
		{
			//fsm_printf("[HEXI]SV(rar_failed_num)==0!\n");
			my_id=SV(RA_info.ra_PreambleIndex);	//TEMPORY 
    233c:	8a 18 00 04 	lbz     r16,4(r24)
			SV(rar_failed_num)=SV(rar_failed_num)-1;
			my_id=99;//
		}
		/*********************************/
		//my_id=25;
		fsm_printf("[HEXI]rapid_in_subhead:%d\n",rapid_in_subhead);
    2340:	48 00 00 01 	bl      2340 <decomplexRarPdu+0x148>
		fsm_printf("[HEXI]my_id:%d\n",my_id);
    2344:	7e 83 a3 78 	mr      r3,r20
    2348:	7e 04 83 78 	mr      r4,r16
    234c:	48 00 00 01 	bl      234c <decomplexRarPdu+0x154>
		if(rapid_in_subhead==my_id){	//RAR
    2350:	7f 90 e0 00 	cmpw    cr7,r16,r28
    2354:	41 9e 01 48 	beq-    cr7,249c <decomplexRarPdu+0x2a4>
			fsm_printf("[MAC][decomplex]m_tb_size:%d\n",m_tb_size);
			SV(UL_resource_info).m_tbsize=m_tb_size;		
			SV(UL_resource_info).resource_flag=true;		//the member is not addded yet
			break;
		}
		m_cnt++;
    2358:	3b 39 00 01 	addi    r25,r25,1
			continue_flag=false;
	}

	fsm_printf("[HEXI]RAR SDU NUMBER AND THE OFFSET:%d %d\n",sdu_numb,from_len);

	while(sdu_numb>m_cnt){//?????????????????????????????????????????????????????
    235c:	7f 9e c8 40 	cmplw   cr7,r30,r25
    2360:	40 9d 00 88 	ble-    cr7,23e8 <decomplexRarPdu+0x1f0>
		len=sizeof(MAC_RAR_subhead);
		fsm_mem_cpy(rar_subhead,skb->data+head_len,len);	//
    2364:	80 9b 00 94 	lwz     r4,148(r27)
    2368:	38 a0 00 01 	li      r5,1
    236c:	7f a3 eb 78 	mr      r3,r29
    2370:	7c 84 d2 14 	add     r4,r4,r26
    2374:	48 00 00 01 	bl      2374 <decomplexRarPdu+0x17c>
		head_len=head_len+len;
		rapid_in_subhead=(rar_subhead->m_e_t_rapid)&63;
    2378:	8b 9d 00 00 	lbz     r28,0(r29)
		fsm_printf("[MAC RAR]RAPID:%d\n",rapid_in_subhead);
    237c:	7e a3 ab 78 	mr      r3,r21

	while(sdu_numb>m_cnt){//?????????????????????????????????????????????????????
		len=sizeof(MAC_RAR_subhead);
		fsm_mem_cpy(rar_subhead,skb->data+head_len,len);	//
		head_len=head_len+len;
		rapid_in_subhead=(rar_subhead->m_e_t_rapid)&63;
    2380:	57 9c 06 be 	clrlwi  r28,r28,26
		fsm_printf("[MAC RAR]RAPID:%d\n",rapid_in_subhead);
    2384:	7f 84 e3 78 	mr      r4,r28
    2388:	48 00 00 01 	bl      2388 <decomplexRarPdu+0x190>

		len=sizeof(MAC_RAR_sdu);
		fsm_mem_cpy(rar_sdu,skb->data+from_len,len);		//SDU
    238c:	80 9b 00 94 	lwz     r4,148(r27)
    2390:	38 a0 00 06 	li      r5,6
    2394:	7c 84 fa 14 	add     r4,r4,r31
    2398:	7e c3 b3 78 	mr      r3,r22
    239c:	48 00 00 01 	bl      239c <decomplexRarPdu+0x1a4>

		//fsm_printf("[HEXI]T_C_RNTI IN ALL RARS:%d\n",rar_sdu->m_tcrnti);
		
		from_len=from_len+len;
		/**************************/
		if(SV(rar_failed_num)==0)//
    23a0:	81 38 01 fc 	lwz     r9,508(r24)
			SV(rar_failed_num)=SV(rar_failed_num)-1;
			my_id=99;//
		}
		/*********************************/
		//my_id=25;
		fsm_printf("[HEXI]rapid_in_subhead:%d\n",rapid_in_subhead);
    23a4:	7e e3 bb 78 	mr      r3,r23

		//fsm_printf("[HEXI]T_C_RNTI IN ALL RARS:%d\n",rar_sdu->m_tcrnti);
		
		from_len=from_len+len;
		/**************************/
		if(SV(rar_failed_num)==0)//
    23a8:	2f 89 00 00 	cmpwi   cr7,r9,0
			SV(rar_failed_num)=SV(rar_failed_num)-1;
			my_id=99;//
		}
		/*********************************/
		//my_id=25;
		fsm_printf("[HEXI]rapid_in_subhead:%d\n",rapid_in_subhead);
    23ac:	7f 84 e3 78 	mr      r4,r28
			my_id=SV(RA_info.ra_PreambleIndex);	//TEMPORY 
			
		}
		else
		{
			SV(rar_failed_num)=SV(rar_failed_num)-1;
    23b0:	39 29 ff ff 	addi    r9,r9,-1
	fsm_printf("[HEXI]RAR SDU NUMBER AND THE OFFSET:%d %d\n",sdu_numb,from_len);

	while(sdu_numb>m_cnt){//?????????????????????????????????????????????????????
		len=sizeof(MAC_RAR_subhead);
		fsm_mem_cpy(rar_subhead,skb->data+head_len,len);	//
		head_len=head_len+len;
    23b4:	3b 5a 00 01 	addi    r26,r26,1
		len=sizeof(MAC_RAR_sdu);
		fsm_mem_cpy(rar_sdu,skb->data+from_len,len);		//SDU

		//fsm_printf("[HEXI]T_C_RNTI IN ALL RARS:%d\n",rar_sdu->m_tcrnti);
		
		from_len=from_len+len;
    23b8:	3b ff 00 06 	addi    r31,r31,6
		/**************************/
		if(SV(rar_failed_num)==0)//
    23bc:	41 be ff 80 	beq-    cr7,233c <decomplexRarPdu+0x144>
			my_id=SV(RA_info.ra_PreambleIndex);	//TEMPORY 
			
		}
		else
		{
			SV(rar_failed_num)=SV(rar_failed_num)-1;
    23c0:	91 38 01 fc 	stw     r9,508(r24)
			my_id=99;//
		}
		/*********************************/
		//my_id=25;
		fsm_printf("[HEXI]rapid_in_subhead:%d\n",rapid_in_subhead);
    23c4:	7f 84 e3 78 	mr      r4,r28
    23c8:	7e e3 bb 78 	mr      r3,r23
    23cc:	48 00 00 01 	bl      23cc <decomplexRarPdu+0x1d4>
			fsm_printf("[MAC][decomplex]m_tb_size:%d\n",m_tb_size);
			SV(UL_resource_info).m_tbsize=m_tb_size;		
			SV(UL_resource_info).resource_flag=true;		//the member is not addded yet
			break;
		}
		m_cnt++;
    23d0:	3b 39 00 01 	addi    r25,r25,1
			my_id=99;//
		}
		/*********************************/
		//my_id=25;
		fsm_printf("[HEXI]rapid_in_subhead:%d\n",rapid_in_subhead);
		fsm_printf("[HEXI]my_id:%d\n",my_id);
    23d4:	7e 83 a3 78 	mr      r3,r20
    23d8:	38 80 00 63 	li      r4,99
    23dc:	48 00 00 01 	bl      23dc <decomplexRarPdu+0x1e4>
			continue_flag=false;
	}

	fsm_printf("[HEXI]RAR SDU NUMBER AND THE OFFSET:%d %d\n",sdu_numb,from_len);

	while(sdu_numb>m_cnt){//?????????????????????????????????????????????????????
    23e0:	7f 9e c8 40 	cmplw   cr7,r30,r25
    23e4:	41 9d ff 80 	bgt+    cr7,2364 <decomplexRarPdu+0x16c>
			SV(UL_resource_info).resource_flag=true;		//the member is not addded yet
			break;
		}
		m_cnt++;
	}
	fsm_mem_free(bi_subhead);
    23e8:	7e 63 9b 78 	mr      r3,r19
    23ec:	48 00 00 01 	bl      23ec <decomplexRarPdu+0x1f4>
	fsm_mem_free(rar_subhead);
    23f0:	7f a3 eb 78 	mr      r3,r29
    23f4:	48 00 00 01 	bl      23f4 <decomplexRarPdu+0x1fc>
	fsm_mem_free(rar_sdu);
    23f8:	7e c3 b3 78 	mr      r3,r22
    23fc:	48 00 00 01 	bl      23fc <decomplexRarPdu+0x204>
	fsm_mem_free(rar_ulgrant);	//20141111modified
    2400:	7e 43 93 78 	mr      r3,r18
    2404:	48 00 00 01 	bl      2404 <decomplexRarPdu+0x20c>
	fsm_mem_free(phy_ici);
    2408:	7e 23 8b 78 	mr      r3,r17
    240c:	48 00 00 01 	bl      240c <decomplexRarPdu+0x214>
	FRET(return_value);
}
    2410:	80 01 00 64 	lwz     r0,100(r1)
	u32 from_len=sizeof(char);//
	bool continue_flag=false;	//
	u32 len=sizeof(MAC_RAR_subhead_withbi);	//
	u32 typ_flag=0;		//20140626
	u32 m_tb_size=0;	//TB SIZE
	bool return_value=false;	// RAR
    2414:	3b 80 00 00 	li      r28,0
	fsm_mem_free(rar_subhead);
	fsm_mem_free(rar_sdu);
	fsm_mem_free(rar_ulgrant);	//20141111modified
	fsm_mem_free(phy_ici);
	FRET(return_value);
}
    2418:	7c 08 03 a6 	mtlr    r0
    241c:	7f 83 e3 78 	mr      r3,r28
    2420:	ba 01 00 20 	lmw     r16,32(r1)
    2424:	38 21 00 60 	addi    r1,r1,96
    2428:	4e 80 00 20 	blr
		c_flag=bi_subhead->m_e_t_r_r_bi>>7;
		bi=(bi_subhead->m_e_t_r_r_bi)&15;
		SV(backoff_index)=bi;
		from_len=from_len+len;
		head_len=from_len;
		if(c_flag==1){		//
    242c:	54 09 c9 ff 	rlwinm. r9,r0,25,7,31
	//fsm_printf("[MAC RAR]BI SUBHEAD:%c:\n",bi_subhead->m_e_t_r_r_bi+65);
	
	typ_flag=bi_subhead->m_e_t_r_r_bi>>6;	//20140626
	if(typ_flag==0||typ_flag==2){		//BI
		c_flag=bi_subhead->m_e_t_r_r_bi>>7;
		bi=(bi_subhead->m_e_t_r_r_bi)&15;
    2430:	54 00 07 3e 	clrlwi  r0,r0,28
		SV(backoff_index)=bi;
    2434:	90 18 00 1c 	stw     r0,28(r24)
		from_len=from_len+len;
		head_len=from_len;
		if(c_flag==1){		//
    2438:	40 82 00 5c 	bne-    2494 <decomplexRarPdu+0x29c>
		c_flag=rar_subhead->m_e_t_rapid>>7;
		if(c_flag!=1)
			continue_flag=false;
	}

	fsm_printf("[HEXI]RAR SDU NUMBER AND THE OFFSET:%d %d\n",sdu_numb,from_len);
    243c:	3c 60 00 00 	lis     r3,0
    2440:	38 63 00 00 	addi    r3,r3,0
    2444:	38 80 00 00 	li      r4,0
    2448:	38 a0 00 02 	li      r5,2
    244c:	48 00 00 01 	bl      244c <decomplexRarPdu+0x254>
	u32 from_len=sizeof(char);//
	bool continue_flag=false;	//
	u32 len=sizeof(MAC_RAR_subhead_withbi);	//
	u32 typ_flag=0;		//20140626
	u32 m_tb_size=0;	//TB SIZE
	bool return_value=false;	// RAR
    2450:	3b 80 00 00 	li      r28,0
			SV(UL_resource_info).resource_flag=true;		//the member is not addded yet
			break;
		}
		m_cnt++;
	}
	fsm_mem_free(bi_subhead);
    2454:	7e 63 9b 78 	mr      r3,r19
    2458:	48 00 00 01 	bl      2458 <decomplexRarPdu+0x260>
	fsm_mem_free(rar_subhead);
    245c:	7f a3 eb 78 	mr      r3,r29
    2460:	48 00 00 01 	bl      2460 <decomplexRarPdu+0x268>
	fsm_mem_free(rar_sdu);
    2464:	7e c3 b3 78 	mr      r3,r22
    2468:	48 00 00 01 	bl      2468 <decomplexRarPdu+0x270>
	fsm_mem_free(rar_ulgrant);	//20141111modified
    246c:	7e 43 93 78 	mr      r3,r18
    2470:	48 00 00 01 	bl      2470 <decomplexRarPdu+0x278>
	fsm_mem_free(phy_ici);
    2474:	7e 23 8b 78 	mr      r3,r17
    2478:	48 00 00 01 	bl      2478 <decomplexRarPdu+0x280>
	FRET(return_value);
}
    247c:	80 01 00 64 	lwz     r0,100(r1)
    2480:	7f 83 e3 78 	mr      r3,r28
    2484:	ba 01 00 20 	lmw     r16,32(r1)
    2488:	7c 08 03 a6 	mtlr    r0
    248c:	38 21 00 60 	addi    r1,r1,96
    2490:	4e 80 00 20 	blr
	if(typ_flag==0||typ_flag==2){		//BI
		c_flag=bi_subhead->m_e_t_r_r_bi>>7;
		bi=(bi_subhead->m_e_t_r_r_bi)&15;
		SV(backoff_index)=bi;
		from_len=from_len+len;
		head_len=from_len;
    2494:	3b 40 00 02 	li      r26,2
    2498:	4b ff fe 34 	b       22cc <decomplexRarPdu+0xd4>
		//my_id=25;
		fsm_printf("[HEXI]rapid_in_subhead:%d\n",rapid_in_subhead);
		fsm_printf("[HEXI]my_id:%d\n",my_id);
		if(rapid_in_subhead==my_id){	//RAR
			return_value=true;
			SV(T_C_RNTI)=rar_sdu->m_tcrnti;
    249c:	a0 96 00 04 	lhz     r4,4(r22)
			fsm_printf("[HEXI]T_C_RNTI IN RAR:%d\n",SV(T_C_RNTI));
    24a0:	3c 60 00 00 	lis     r3,0
    24a4:	38 63 00 6c 	addi    r3,r3,108
		//my_id=25;
		fsm_printf("[HEXI]rapid_in_subhead:%d\n",rapid_in_subhead);
		fsm_printf("[HEXI]my_id:%d\n",my_id);
		if(rapid_in_subhead==my_id){	//RAR
			return_value=true;
			SV(T_C_RNTI)=rar_sdu->m_tcrnti;
    24a8:	b0 98 00 02 	sth     r4,2(r24)
		/*********************************/
		//my_id=25;
		fsm_printf("[HEXI]rapid_in_subhead:%d\n",rapid_in_subhead);
		fsm_printf("[HEXI]my_id:%d\n",my_id);
		if(rapid_in_subhead==my_id){	//RAR
			return_value=true;
    24ac:	3b 80 00 01 	li      r28,1
			SV(T_C_RNTI)=rar_sdu->m_tcrnti;
			fsm_printf("[HEXI]T_C_RNTI IN RAR:%d\n",SV(T_C_RNTI));
    24b0:	48 00 00 01 	bl      24b0 <decomplexRarPdu+0x2b8>
			
			tadvance=(rar_sdu->m_r_ta)&127;
    24b4:	89 36 00 00 	lbz     r9,0(r22)
			tadvance=tadvance<<4;
			tadvance=tadvance+(rar_sdu->m_ta_ulgrant>>4);
    24b8:	88 16 00 01 	lbz     r0,1(r22)
			SV(TA_fromRAR)=tadvance;//modified by HQ 20140502			
			//SV(TA_value)=tadvance*16;//LHL 20141021,TA*16TS,TS
			//fsm_printf("TA_fromRAR is %d ms \n",SV(TA_value));//testing code 
			ul_grant=rar_sdu->m_ta_ulgrant<<4;
			ul_grant=ul_grant<<12;
			ul_grant=ul_grant+rar_sdu->m_ulgrant;
    24bc:	7c 24 0b 78 	mr      r4,r1
			return_value=true;
			SV(T_C_RNTI)=rar_sdu->m_tcrnti;
			fsm_printf("[HEXI]T_C_RNTI IN RAR:%d\n",SV(T_C_RNTI));
			
			tadvance=(rar_sdu->m_r_ta)&127;
			tadvance=tadvance<<4;
    24c0:	55 29 25 76 	rlwinm  r9,r9,4,21,27
			tadvance=tadvance+(rar_sdu->m_ta_ulgrant>>4);
    24c4:	54 00 e1 3e 	rlwinm  r0,r0,28,4,31
    24c8:	7c 09 02 14 	add     r0,r9,r0
			SV(TA_fromRAR)=tadvance;//modified by HQ 20140502			
    24cc:	b0 18 00 20 	sth     r0,32(r24)
			//fsm_printf("TA_fromRAR is %d ms \n",SV(TA_value));//testing code 
			ul_grant=rar_sdu->m_ta_ulgrant<<4;
			ul_grant=ul_grant<<12;
			ul_grant=ul_grant+rar_sdu->m_ulgrant;
			//ul_grant=ul_grant<<12;
			fsm_mem_cpy(rar_ulgrant,&ul_grant,sizeof(u32));
    24d0:	38 a0 00 04 	li      r5,4
    24d4:	7e 43 93 78 	mr      r3,r18
			tadvance=tadvance<<4;
			tadvance=tadvance+(rar_sdu->m_ta_ulgrant>>4);
			SV(TA_fromRAR)=tadvance;//modified by HQ 20140502			
			//SV(TA_value)=tadvance*16;//LHL 20141021,TA*16TS,TS
			//fsm_printf("TA_fromRAR is %d ms \n",SV(TA_value));//testing code 
			ul_grant=rar_sdu->m_ta_ulgrant<<4;
    24d8:	88 16 00 01 	lbz     r0,1(r22)
			ul_grant=ul_grant<<12;
    24dc:	54 00 80 1e 	rlwinm  r0,r0,16,0,15
    24e0:	90 01 00 08 	stw     r0,8(r1)
			ul_grant=ul_grant+rar_sdu->m_ulgrant;
    24e4:	a1 36 00 02 	lhz     r9,2(r22)
    24e8:	7c 00 4a 14 	add     r0,r0,r9
    24ec:	94 04 00 08 	stwu    r0,8(r4)
			//ul_grant=ul_grant<<12;
			fsm_mem_cpy(rar_ulgrant,&ul_grant,sizeof(u32));
    24f0:	48 00 00 01 	bl      24f0 <decomplexRarPdu+0x2f8>
			//m_tb_size=DoReceiveRARULgrant_Tbsize(ul_grant);	//make		//20140428 

			SV(recv_frame).frameNo=phy_ici->frameNo;	//add on 11,17.2014
    24f4:	a0 11 00 03 	lhz     r0,3(r17)
			SV(recv_frame).subframeNo=phy_ici->subframeNo;	//add on 11,17.2014

			m_tb_size=DoReceiveRARULgrant_Tbsize(rar_ulgrant);
    24f8:	7e 43 93 78 	mr      r3,r18
			ul_grant=ul_grant+rar_sdu->m_ulgrant;
			//ul_grant=ul_grant<<12;
			fsm_mem_cpy(rar_ulgrant,&ul_grant,sizeof(u32));
			//m_tb_size=DoReceiveRARULgrant_Tbsize(ul_grant);	//make		//20140428 

			SV(recv_frame).frameNo=phy_ici->frameNo;	//add on 11,17.2014
    24fc:	b0 18 00 0a 	sth     r0,10(r24)
			SV(recv_frame).subframeNo=phy_ici->subframeNo;	//add on 11,17.2014
    2500:	a0 11 00 05 	lhz     r0,5(r17)
    2504:	b0 18 00 0c 	sth     r0,12(r24)

			m_tb_size=DoReceiveRARULgrant_Tbsize(rar_ulgrant);
    2508:	48 00 00 01 	bl      2508 <decomplexRarPdu+0x310>
    250c:	7c 7f 1b 78 	mr      r31,r3
			fsm_printf("[MAC][decomplex]m_tb_size:%d\n",m_tb_size);
    2510:	3c 60 00 00 	lis     r3,0
    2514:	7f e4 fb 78 	mr      r4,r31
    2518:	38 63 00 88 	addi    r3,r3,136
    251c:	48 00 00 01 	bl      251c <decomplexRarPdu+0x324>
			SV(UL_resource_info).m_tbsize=m_tb_size;		
			SV(UL_resource_info).resource_flag=true;		//the member is not addded yet
    2520:	38 00 00 01 	li      r0,1
    2524:	98 18 00 28 	stb     r0,40(r24)
			break;
		}
		m_cnt++;
	}
	fsm_mem_free(bi_subhead);
    2528:	7e 63 9b 78 	mr      r3,r19
			SV(recv_frame).frameNo=phy_ici->frameNo;	//add on 11,17.2014
			SV(recv_frame).subframeNo=phy_ici->subframeNo;	//add on 11,17.2014

			m_tb_size=DoReceiveRARULgrant_Tbsize(rar_ulgrant);
			fsm_printf("[MAC][decomplex]m_tb_size:%d\n",m_tb_size);
			SV(UL_resource_info).m_tbsize=m_tb_size;		
    252c:	93 f8 00 2c 	stw     r31,44(r24)
			SV(UL_resource_info).resource_flag=true;		//the member is not addded yet
			break;
		}
		m_cnt++;
	}
	fsm_mem_free(bi_subhead);
    2530:	48 00 00 01 	bl      2530 <decomplexRarPdu+0x338>
	fsm_mem_free(rar_subhead);
    2534:	7f a3 eb 78 	mr      r3,r29
    2538:	48 00 00 01 	bl      2538 <decomplexRarPdu+0x340>
	fsm_mem_free(rar_sdu);
    253c:	7e c3 b3 78 	mr      r3,r22
    2540:	48 00 00 01 	bl      2540 <decomplexRarPdu+0x348>
	fsm_mem_free(rar_ulgrant);	//20141111modified
    2544:	7e 43 93 78 	mr      r3,r18
    2548:	48 00 00 01 	bl      2548 <decomplexRarPdu+0x350>
	fsm_mem_free(phy_ici);
    254c:	7e 23 8b 78 	mr      r3,r17
    2550:	48 00 00 01 	bl      2550 <decomplexRarPdu+0x358>
	FRET(return_value);
}
    2554:	80 01 00 64 	lwz     r0,100(r1)
    2558:	7f 83 e3 78 	mr      r3,r28
    255c:	ba 01 00 20 	lmw     r16,32(r1)
    2560:	7c 08 03 a6 	mtlr    r0
    2564:	38 21 00 60 	addi    r1,r1,96
    2568:	4e 80 00 20 	blr

0000256c <lteMacCEC_rntiSend>:
/**
 * @function: fill in the C_RNTI control element
 * @param m_crnti: the structure of C_RNTI control element
 * @return: is there C_RNTI control element to send
 */
bool lteMacCEC_rntiSend(MAC_CE_Crnti *m_crnti){	//c-rnti
    256c:	94 21 ff e0 	stwu    r1,-32(r1)
    2570:	7c 08 02 a6 	mflr    r0
    2574:	bf a1 00 14 	stmw    r29,20(r1)
    2578:	7c 7d 1b 78 	mr      r29,r3
	FIN(lteMacCEC_rntiSend());

	u32 tag_pos;
	SV_PTR_GET(mac_sv);
	
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
    257c:	3b e0 00 00 	li      r31,0
/**
 * @function: fill in the C_RNTI control element
 * @param m_crnti: the structure of C_RNTI control element
 * @return: is there C_RNTI control element to send
 */
bool lteMacCEC_rntiSend(MAC_CE_Crnti *m_crnti){	//c-rnti
    2580:	90 01 00 24 	stw     r0,36(r1)
	FIN(lteMacCEC_rntiSend());

	u32 tag_pos;
	SV_PTR_GET(mac_sv);
    2584:	48 00 00 01 	bl      2584 <lteMacCEC_rntiSend+0x18>
	
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
    2588:	38 00 00 08 	li      r0,8
    258c:	7c 09 03 a6 	mtctr   r0
 */
bool lteMacCEC_rntiSend(MAC_CE_Crnti *m_crnti){	//c-rnti
	FIN(lteMacCEC_rntiSend());

	u32 tag_pos;
	SV_PTR_GET(mac_sv);
    2590:	7c 7e 1b 78 	mr      r30,r3
    2594:	7c 69 1b 78 	mr      r9,r3
	
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
		if(SV(MAC_CE_Tags[tag_pos]).LCID==C_RNTI_LCID){
    2598:	88 09 01 a5 	lbz     r0,421(r9)
	FIN(lteMacCEC_rntiSend());

	u32 tag_pos;
	SV_PTR_GET(mac_sv);
	
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
    259c:	39 29 00 08 	addi    r9,r9,8
		if(SV(MAC_CE_Tags[tag_pos]).LCID==C_RNTI_LCID){
    25a0:	2f 80 00 1b 	cmpwi   cr7,r0,27
    25a4:	41 9e 00 24 	beq-    cr7,25c8 <lteMacCEC_rntiSend+0x5c>
	FIN(lteMacCEC_rntiSend());

	u32 tag_pos;
	SV_PTR_GET(mac_sv);
	
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
    25a8:	3b ff 00 01 	addi    r31,r31,1
    25ac:	42 00 ff ec 	bdnz+   2598 <lteMacCEC_rntiSend+0x2c>
			FRET(SV(MAC_CE_Tags[tag_pos]).addinPDU_flag);
		}
	}
	
	FRET(false);
}
    25b0:	80 01 00 24 	lwz     r0,36(r1)
			
			FRET(SV(MAC_CE_Tags[tag_pos]).addinPDU_flag);
		}
	}
	
	FRET(false);
    25b4:	38 60 00 00 	li      r3,0
}
    25b8:	bb a1 00 14 	lmw     r29,20(r1)
    25bc:	38 21 00 20 	addi    r1,r1,32
    25c0:	7c 08 03 a6 	mtlr    r0
    25c4:	4e 80 00 20 	blr
	
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
		if(SV(MAC_CE_Tags[tag_pos]).LCID==C_RNTI_LCID){
			fsm_printf("[HEXI]C_RNTI CONTROL ELEMENT FOUND!\n");

			m_crnti->m_crnti=*((u16*)(SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr));
    25c8:	3b ff 00 34 	addi    r31,r31,52
    25cc:	57 ff 18 38 	rlwinm  r31,r31,3,0,28
	u32 tag_pos;
	SV_PTR_GET(mac_sv);
	
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
		if(SV(MAC_CE_Tags[tag_pos]).LCID==C_RNTI_LCID){
			fsm_printf("[HEXI]C_RNTI CONTROL ELEMENT FOUND!\n");
    25d0:	3c 60 00 00 	lis     r3,0

			m_crnti->m_crnti=*((u16*)(SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr));
    25d4:	7f de fa 14 	add     r30,r30,r31
	u32 tag_pos;
	SV_PTR_GET(mac_sv);
	
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
		if(SV(MAC_CE_Tags[tag_pos]).LCID==C_RNTI_LCID){
			fsm_printf("[HEXI]C_RNTI CONTROL ELEMENT FOUND!\n");
    25d8:	38 63 00 a8 	addi    r3,r3,168
    25dc:	48 00 00 01 	bl      25dc <lteMacCEC_rntiSend+0x70>

			m_crnti->m_crnti=*((u16*)(SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr));
    25e0:	81 3e 00 08 	lwz     r9,8(r30)
    25e4:	a0 09 00 00 	lhz     r0,0(r9)
    25e8:	b0 1d 00 00 	sth     r0,0(r29)
			FRET(SV(MAC_CE_Tags[tag_pos]).addinPDU_flag);
		}
	}
	
	FRET(false);
}
    25ec:	80 01 00 24 	lwz     r0,36(r1)

			m_crnti->m_crnti=*((u16*)(SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr));
			
			//fsm_printf("[MAC CRNTI]RNTI IN SV:%d\n",SV(C_RNTI));
			
			FRET(SV(MAC_CE_Tags[tag_pos]).addinPDU_flag);
    25f0:	88 7e 00 04 	lbz     r3,4(r30)
		}
	}
	
	FRET(false);
}
    25f4:	7c 08 03 a6 	mtlr    r0
    25f8:	bb a1 00 14 	lmw     r29,20(r1)
    25fc:	38 21 00 20 	addi    r1,r1,32
    2600:	4e 80 00 20 	blr

00002604 <lteMacCEPhSend>:
/**
 * @function: fill in the Power Headroom control element
 * @param m_power_headroom: the structure of Power Headroom control element
 * @return: is there Power Headroom control element tfsm_printf("[HEXI]UE ID AND ESTABLUSHMENT CAUSE AND THE OFFSET:%d,%d,%d\n",(m_rrc_request->ue_Identity.s_TMSI.mmec+m_rrc_request->ue_Identity.s_TMSI.m_TMSI),m_rrc_request->establishmentCause,offset);o send
 */
bool lteMacCEPhSend(MAC_CE_power_headroom *m_power_headroom){		//
    2604:	7c 08 02 a6 	mflr    r0
    2608:	94 21 ff f0 	stwu    r1,-16(r1)
    260c:	90 01 00 14 	stw     r0,20(r1)
	FIN(lteMacCEPhSend(MAC_CE_power_headroom *m_power_headroom));
	
	u32 tag_pos;

	SV_PTR_GET(mac_sv);
    2610:	48 00 00 01 	bl      2610 <lteMacCEPhSend+0xc>
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
    2614:	38 00 00 08 	li      r0,8
    2618:	7c 09 03 a6 	mtctr   r0
bool lteMacCEPhSend(MAC_CE_power_headroom *m_power_headroom){		//
	FIN(lteMacCEPhSend(MAC_CE_power_headroom *m_power_headroom));
	
	u32 tag_pos;

	SV_PTR_GET(mac_sv);
    261c:	7c 69 1b 78 	mr      r9,r3
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
    2620:	39 60 00 00 	li      r11,0
		if(SV(MAC_CE_Tags[tag_pos]).LCID==PHR_LCID){
    2624:	88 09 01 a5 	lbz     r0,421(r9)
	FIN(lteMacCEPhSend(MAC_CE_power_headroom *m_power_headroom));
	
	u32 tag_pos;

	SV_PTR_GET(mac_sv);
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
    2628:	39 29 00 08 	addi    r9,r9,8
		if(SV(MAC_CE_Tags[tag_pos]).LCID==PHR_LCID){
    262c:	2f 80 00 1a 	cmpwi   cr7,r0,26
    2630:	41 9e 00 20 	beq-    cr7,2650 <lteMacCEPhSend+0x4c>
	FIN(lteMacCEPhSend(MAC_CE_power_headroom *m_power_headroom));
	
	u32 tag_pos;

	SV_PTR_GET(mac_sv);
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
    2634:	39 6b 00 01 	addi    r11,r11,1
    2638:	42 00 ff ec 	bdnz+   2624 <lteMacCEPhSend+0x20>

			FRET(SV(MAC_CE_Tags[tag_pos]).addinPDU_flag);
		}
	}
	FRET(false);
}
    263c:	80 01 00 14 	lwz     r0,20(r1)
			m_power_headroom=(MAC_CE_power_headroom*)(SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr);

			FRET(SV(MAC_CE_Tags[tag_pos]).addinPDU_flag);
		}
	}
	FRET(false);
    2640:	38 60 00 00 	li      r3,0
}
    2644:	38 21 00 10 	addi    r1,r1,16
    2648:	7c 08 03 a6 	mtlr    r0
    264c:	4e 80 00 20 	blr
    2650:	80 01 00 14 	lwz     r0,20(r1)
	SV_PTR_GET(mac_sv);
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
		if(SV(MAC_CE_Tags[tag_pos]).LCID==PHR_LCID){
			m_power_headroom=(MAC_CE_power_headroom*)(SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr);

			FRET(SV(MAC_CE_Tags[tag_pos]).addinPDU_flag);
    2654:	39 6b 00 34 	addi    r11,r11,52
    2658:	55 6b 18 38 	rlwinm  r11,r11,3,0,28
		}
	}
	FRET(false);
}
    265c:	7c 08 03 a6 	mtlr    r0
	SV_PTR_GET(mac_sv);
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){
		if(SV(MAC_CE_Tags[tag_pos]).LCID==PHR_LCID){
			m_power_headroom=(MAC_CE_power_headroom*)(SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr);

			FRET(SV(MAC_CE_Tags[tag_pos]).addinPDU_flag);
    2660:	7c 63 5a 14 	add     r3,r3,r11
    2664:	88 63 00 04 	lbz     r3,4(r3)
		}
	}
	FRET(false);
}
    2668:	38 21 00 10 	addi    r1,r1,16
    266c:	4e 80 00 20 	blr

00002670 <lteMacCcchSend>:
 * @function: find the PDU transport in the CCCH and back it up
 * @param skb: the sk_buff contains MAC PDU from RLC layer
 * @param ici_len
 * @return
 */
u32 lteMacCcchSend(FSM_PKT *skb,u32 ici_len){		//CCCH//20140430
    2670:	94 21 ff d0 	stwu    r1,-48(r1)
    2674:	7c 08 02 a6 	mflr    r0
    2678:	be c1 00 08 	stmw    r22,8(r1)
    267c:	7c 7c 1b 78 	mr      r28,r3

	u32 len=0,lcid=-1,from_len=0,sdu_len=0,offset=0,f_domain=-1,skb_len=0;
	long contention_resolution;
	u32 continue_flag=1;
	u32 ccch_or_not = 1;//HQ modified 20140709 
	RRCConnectionRequest *m_rrc_request=(RRCConnectionRequest *)fsm_mem_alloc(sizeof(RRCConnectionRequest));	//20140430
    2680:	38 60 00 0a 	li      r3,10
 * @function: find the PDU transport in the CCCH and back it up
 * @param skb: the sk_buff contains MAC PDU from RLC layer
 * @param ici_len
 * @return
 */
u32 lteMacCcchSend(FSM_PKT *skb,u32 ici_len){		//CCCH//20140430
    2684:	90 01 00 34 	stw     r0,52(r1)
    2688:	7c 9b 23 78 	mr      r27,r4

	u32 len=0,lcid=-1,from_len=0,sdu_len=0,offset=0,f_domain=-1,skb_len=0;
	long contention_resolution;
	u32 continue_flag=1;
	u32 ccch_or_not = 1;//HQ modified 20140709 
	RRCConnectionRequest *m_rrc_request=(RRCConnectionRequest *)fsm_mem_alloc(sizeof(RRCConnectionRequest));	//20140430
    268c:	48 00 00 01 	bl      268c <lteMacCcchSend+0x1c>
    2690:	7c 78 1b 78 	mr      r24,r3
	MAC_SDU_subhead_7bit *m_7bit_subhead=(MAC_SDU_subhead_7bit*)fsm_mem_alloc(sizeof(fsm_mem_alloc));	//20140430
    2694:	38 60 00 01 	li      r3,1
    2698:	48 00 00 01 	bl      2698 <lteMacCcchSend+0x28>
    269c:	7c 7f 1b 78 	mr      r31,r3
	MAC_SDU_subhead_15bit *m_15bit_subhead=(MAC_SDU_subhead_15bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_15bit));	//20140430
    26a0:	38 60 00 03 	li      r3,3
    26a4:	48 00 00 01 	bl      26a4 <lteMacCcchSend+0x34>
    26a8:	7c 7a 1b 78 	mr      r26,r3
	//Ccch_Msg *m_ccch_msg=(UL_CCCH_Message*)fsm_mem_alloc(sizeof(UL_CCCH_Message));
	
	SV_PTR_GET(mac_sv);
    26ac:	48 00 00 01 	bl      26ac <lteMacCcchSend+0x3c>
    26b0:	7c 79 1b 78 	mr      r25,r3
	
	fsm_mem_set(m_rrc_request,0,sizeof(RRCConnectionRequest));	//20140430
    26b4:	38 80 00 00 	li      r4,0
    26b8:	38 a0 00 0a 	li      r5,10
    26bc:	7f 03 c3 78 	mr      r3,r24
    26c0:	48 00 00 01 	bl      26c0 <lteMacCcchSend+0x50>
	fsm_mem_set(m_7bit_subhead,0,sizeof(MAC_SDU_subhead_7bit));	//20140430
    26c4:	38 80 00 00 	li      r4,0
    26c8:	38 a0 00 02 	li      r5,2
    26cc:	7f e3 fb 78 	mr      r3,r31
    26d0:	48 00 00 01 	bl      26d0 <lteMacCcchSend+0x60>
	fsm_mem_set(m_15bit_subhead,0,sizeof(MAC_SDU_subhead_15bit));
    26d4:	38 80 00 00 	li      r4,0
    26d8:	38 a0 00 03 	li      r5,3
    26dc:	7f 43 d3 78 	mr      r3,r26
    26e0:	48 00 00 01 	bl      26e0 <lteMacCcchSend+0x70>
	//fsm_mem_set(m_ccch_msg,0,sizeof(UL_CCCH_Message));
	len=sizeof(MAC_SDU_subhead_7bit);
	fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
    26e4:	80 9c 00 90 	lwz     r4,144(r28)
    26e8:	38 a0 00 02 	li      r5,2
    26ec:	7c 84 da 14 	add     r4,r4,r27
    26f0:	7f e3 fb 78 	mr      r3,r31
    26f4:	48 00 00 01 	bl      26f4 <lteMacCcchSend+0x84>
	continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
    26f8:	8b df 00 00 	lbz     r30,0(r31)
	lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
	f_domain=m_7bit_subhead->m_f_l>>7;
    26fc:	8b bf 00 01 	lbz     r29,1(r31)
	fsm_printf("[MAC CCCHSNED]CONTINUE FLAG:%d;LCID:%d;DATA TYPE FROM CCCH:%d\n",continue_flag,lcid,f_domain);
    2700:	3c 60 00 00 	lis     r3,0
	fsm_mem_set(m_7bit_subhead,0,sizeof(MAC_SDU_subhead_7bit));	//20140430
	fsm_mem_set(m_15bit_subhead,0,sizeof(MAC_SDU_subhead_15bit));
	//fsm_mem_set(m_ccch_msg,0,sizeof(UL_CCCH_Message));
	len=sizeof(MAC_SDU_subhead_7bit);
	fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
	continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
    2704:	57 d7 d9 7e 	rlwinm  r23,r30,27,5,31
	lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
	f_domain=m_7bit_subhead->m_f_l>>7;
    2708:	57 bd c9 fe 	rlwinm  r29,r29,25,7,31
	fsm_mem_set(m_15bit_subhead,0,sizeof(MAC_SDU_subhead_15bit));
	//fsm_mem_set(m_ccch_msg,0,sizeof(UL_CCCH_Message));
	len=sizeof(MAC_SDU_subhead_7bit);
	fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
	continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
	lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
    270c:	57 de 06 fe 	clrlwi  r30,r30,27
	f_domain=m_7bit_subhead->m_f_l>>7;
	fsm_printf("[MAC CCCHSNED]CONTINUE FLAG:%d;LCID:%d;DATA TYPE FROM CCCH:%d\n",continue_flag,lcid,f_domain);
    2710:	38 63 00 d0 	addi    r3,r3,208
    2714:	7e e4 bb 78 	mr      r4,r23
    2718:	7f c5 f3 78 	mr      r5,r30
    271c:	7f a6 eb 78 	mr      r6,r29
    2720:	48 00 00 01 	bl      2720 <lteMacCcchSend+0xb0>
	}
	fsm_printf("\n");*/
	//offset=sizeof(u32);	//I don't know why
	offset=0;
	
	while(continue_flag==1){
    2724:	2f 97 00 01 	cmpwi   cr7,r23,1
    2728:	40 9e 02 60 	bne-    cr7,2988 <lteMacCcchSend+0x318>
		if(lcid==0){								//ccch
    272c:	2f 9e 00 00 	cmpwi   cr7,r30,0
    2730:	3a c0 00 00 	li      r22,0
    2734:	3a e0 00 00 	li      r23,0
    2738:	40 be 00 54 	bne+    cr7,278c <lteMacCcchSend+0x11c>
    273c:	48 00 00 e4 	b       2820 <lteMacCcchSend+0x1b0>
			offset=offset+sdu_len;

			}
			else{		//7bit		//20140430
				from_len=from_len+len;
				sdu_len=(m_7bit_subhead->m_f_l)&127;
    2740:	88 1f 00 01 	lbz     r0,1(r31)
			sdu_len=sdu_len+m_15bit_subhead->m_l;
			offset=offset+sdu_len;

			}
			else{		//7bit		//20140430
				from_len=from_len+len;
    2744:	3a f7 00 02 	addi    r23,r23,2
				sdu_len=(m_7bit_subhead->m_f_l)&127;
				offset=offset+sdu_len;
			}
		len=sizeof(MAC_SDU_subhead_7bit);
		fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
    2748:	80 9c 00 90 	lwz     r4,144(r28)
    274c:	7f e3 fb 78 	mr      r3,r31
			offset=offset+sdu_len;

			}
			else{		//7bit		//20140430
				from_len=from_len+len;
				sdu_len=(m_7bit_subhead->m_f_l)&127;
    2750:	54 00 06 7e 	clrlwi  r0,r0,25
				offset=offset+sdu_len;
    2754:	7e d6 02 14 	add     r22,r22,r0
			}
		len=sizeof(MAC_SDU_subhead_7bit);
		fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
    2758:	7c 17 da 14 	add     r0,r23,r27
    275c:	7c 84 02 14 	add     r4,r4,r0
    2760:	38 a0 00 02 	li      r5,2
    2764:	48 00 00 01 	bl      2764 <lteMacCcchSend+0xf4>
		continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
    2768:	8b df 00 00 	lbz     r30,0(r31)
		lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
		f_domain=m_7bit_subhead->m_f_l>>7;
    276c:	8b bf 00 01 	lbz     r29,1(r31)
	}
	fsm_printf("\n");*/
	//offset=sizeof(u32);	//I don't know why
	offset=0;
	
	while(continue_flag==1){
    2770:	57 c0 d9 7e 	rlwinm  r0,r30,27,5,31
    2774:	2f 80 00 01 	cmpwi   cr7,r0,1
				offset=offset+sdu_len;
			}
		len=sizeof(MAC_SDU_subhead_7bit);
		fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
		continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
		lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
    2778:	57 de 06 fe 	clrlwi  r30,r30,27
	fsm_printf("\n");*/
	//offset=sizeof(u32);	//I don't know why
	offset=0;
	
	while(continue_flag==1){
		if(lcid==0){								//ccch
    277c:	2f 1e 00 00 	cmpwi   cr6,r30,0
			}
		len=sizeof(MAC_SDU_subhead_7bit);
		fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
		continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
		lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
		f_domain=m_7bit_subhead->m_f_l>>7;
    2780:	57 bd c9 fe 	rlwinm  r29,r29,25,7,31
	}
	fsm_printf("\n");*/
	//offset=sizeof(u32);	//I don't know why
	offset=0;
	
	while(continue_flag==1){
    2784:	40 9e 00 60 	bne-    cr7,27e4 <lteMacCcchSend+0x174>
		if(lcid==0){								//ccch
    2788:	41 9a 00 9c 	beq-    cr6,2824 <lteMacCcchSend+0x1b4>
			fsm_skb_put(SV(msg3_buf_ptr),skb_len);
			fsm_mem_cpy(SV(msg3_buf_ptr)->data,skb->data,skb_len);
			//20140708 adition end  by HEXI */
			break;
		}
		if(f_domain==1){	//15bit		20140430
    278c:	2f 9d 00 01 	cmpwi   cr7,r29,1
    2790:	40 9e ff b0 	bne+    cr7,2740 <lteMacCcchSend+0xd0>
			len=sizeof(MAC_SDU_subhead_15bit);
			from_len=from_len+len;
			sdu_len=(m_15bit_subhead->m_f_l)&127;
    2794:	88 1a 00 01 	lbz     r0,1(r26)
			//20140708 adition end  by HEXI */
			break;
		}
		if(f_domain==1){	//15bit		20140430
			len=sizeof(MAC_SDU_subhead_15bit);
			from_len=from_len+len;
    2798:	3a f7 00 03 	addi    r23,r23,3
			sdu_len=(m_15bit_subhead->m_f_l)&127;
			sdu_len=sdu_len<<8;
			sdu_len=sdu_len+m_15bit_subhead->m_l;
    279c:	89 3a 00 02 	lbz     r9,2(r26)
				from_len=from_len+len;
				sdu_len=(m_7bit_subhead->m_f_l)&127;
				offset=offset+sdu_len;
			}
		len=sizeof(MAC_SDU_subhead_7bit);
		fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
    27a0:	7f e3 fb 78 	mr      r3,r31
		}
		if(f_domain==1){	//15bit		20140430
			len=sizeof(MAC_SDU_subhead_15bit);
			from_len=from_len+len;
			sdu_len=(m_15bit_subhead->m_f_l)&127;
			sdu_len=sdu_len<<8;
    27a4:	54 00 44 6e 	rlwinm  r0,r0,8,17,23
				from_len=from_len+len;
				sdu_len=(m_7bit_subhead->m_f_l)&127;
				offset=offset+sdu_len;
			}
		len=sizeof(MAC_SDU_subhead_7bit);
		fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
    27a8:	80 9c 00 90 	lwz     r4,144(r28)
		if(f_domain==1){	//15bit		20140430
			len=sizeof(MAC_SDU_subhead_15bit);
			from_len=from_len+len;
			sdu_len=(m_15bit_subhead->m_f_l)&127;
			sdu_len=sdu_len<<8;
			sdu_len=sdu_len+m_15bit_subhead->m_l;
    27ac:	7c 00 4a 14 	add     r0,r0,r9
			offset=offset+sdu_len;
    27b0:	7e d6 02 14 	add     r22,r22,r0
				from_len=from_len+len;
				sdu_len=(m_7bit_subhead->m_f_l)&127;
				offset=offset+sdu_len;
			}
		len=sizeof(MAC_SDU_subhead_7bit);
		fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
    27b4:	7c 17 da 14 	add     r0,r23,r27
    27b8:	7c 84 02 14 	add     r4,r4,r0
    27bc:	38 a0 00 02 	li      r5,2
    27c0:	48 00 00 01 	bl      27c0 <lteMacCcchSend+0x150>
		continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
    27c4:	8b df 00 00 	lbz     r30,0(r31)
		lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
		f_domain=m_7bit_subhead->m_f_l>>7;
    27c8:	8b bf 00 01 	lbz     r29,1(r31)
	}
	fsm_printf("\n");*/
	//offset=sizeof(u32);	//I don't know why
	offset=0;
	
	while(continue_flag==1){
    27cc:	57 c0 d9 7e 	rlwinm  r0,r30,27,5,31
    27d0:	2f 80 00 01 	cmpwi   cr7,r0,1
				offset=offset+sdu_len;
			}
		len=sizeof(MAC_SDU_subhead_7bit);
		fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
		continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
		lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
    27d4:	57 de 06 fe 	clrlwi  r30,r30,27
	fsm_printf("\n");*/
	//offset=sizeof(u32);	//I don't know why
	offset=0;
	
	while(continue_flag==1){
		if(lcid==0){								//ccch
    27d8:	2f 1e 00 00 	cmpwi   cr6,r30,0
			}
		len=sizeof(MAC_SDU_subhead_7bit);
		fsm_mem_cpy(m_7bit_subhead,skb->head+ici_len+from_len,len);
		continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
		lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
		f_domain=m_7bit_subhead->m_f_l>>7;
    27dc:	57 bd c9 fe 	rlwinm  r29,r29,25,7,31
	}
	fsm_printf("\n");*/
	//offset=sizeof(u32);	//I don't know why
	offset=0;
	
	while(continue_flag==1){
    27e0:	41 9e ff a8 	beq+    cr7,2788 <lteMacCcchSend+0x118>
		continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
		lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
		f_domain=m_7bit_subhead->m_f_l>>7;
		
	}
		if(lcid==0){								//ccch
    27e4:	2f 9e 00 00 	cmpwi   cr7,r30,0
	FIN(lteMacCcchSend());

	u32 len=0,lcid=-1,from_len=0,sdu_len=0,offset=0,f_domain=-1,skb_len=0;
	long contention_resolution;
	u32 continue_flag=1;
	u32 ccch_or_not = 1;//HQ modified 20140709 
    27e8:	3b c0 00 01 	li      r30,1
		continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
		lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
		f_domain=m_7bit_subhead->m_f_l>>7;
		
	}
		if(lcid==0){								//ccch
    27ec:	41 9e 01 a4 	beq-    cr7,2990 <lteMacCcchSend+0x320>
			skb_len = skb->tail - skb->data;
			fsm_skb_put(SV(msg3_buf_ptr),skb_len);
			fsm_mem_cpy(SV(msg3_buf_ptr)->data,skb->data,skb_len);
			//20140708 adition end  by HEXI */
		}
	fsm_mem_free(m_rrc_request);
    27f0:	7f 03 c3 78 	mr      r3,r24
    27f4:	48 00 00 01 	bl      27f4 <lteMacCcchSend+0x184>
	fsm_mem_free(m_7bit_subhead);
    27f8:	7f e3 fb 78 	mr      r3,r31
    27fc:	48 00 00 01 	bl      27fc <lteMacCcchSend+0x18c>
	fsm_mem_free(m_15bit_subhead);
    2800:	7f 43 d3 78 	mr      r3,r26
    2804:	48 00 00 01 	bl      2804 <lteMacCcchSend+0x194>
	FRET(ccch_or_not);
		//FRET(0);
}
    2808:	80 01 00 34 	lwz     r0,52(r1)
    280c:	7f c3 f3 78 	mr      r3,r30
    2810:	ba c1 00 08 	lmw     r22,8(r1)
    2814:	7c 08 03 a6 	mtlr    r0
    2818:	38 21 00 30 	addi    r1,r1,48
    281c:	4e 80 00 20 	blr
	/*for(i=0;i<4;i++){
		fsm_printf("%c,",*(skb->data+i));
	}
	fsm_printf("\n");*/
	//offset=sizeof(u32);	//I don't know why
	offset=0;
    2820:	3a c0 00 00 	li      r22,0
	while(continue_flag==1){
		if(lcid==0){								//ccch
		    //fsm_printf("There are two SDU from CCCH ,error \n");//testing code
		    ccch_or_not = 0;//CCCH 
			len=sizeof(RRCConnectionRequest);
			fsm_mem_cpy(m_rrc_request,skb->data+offset,len);
    2824:	80 9c 00 94 	lwz     r4,148(r28)
    2828:	38 a0 00 0a 	li      r5,10
    282c:	7f 03 c3 78 	mr      r3,r24
    2830:	7c 84 b2 14 	add     r4,r4,r22
    2834:	48 00 00 01 	bl      2834 <lteMacCcchSend+0x1c4>
			/*
			SV(m_temp_cr)->m_part_1=(m_rrc_request->ue_Identity)&0x0000ffff;
			SV(m_temp_cr)->m_part_2=(m_rrc_request->ue_Identity&0x000f0000)>>32;
			*/
			len=sizeof(SV(m_temp_cr)->m_part_1);
			fsm_mem_cpy(&(SV(m_temp_cr)->m_part_1),&(m_rrc_request->ue_Identity),len+1);
    2838:	3b b8 00 01 	addi    r29,r24,1
    283c:	80 79 01 a0 	lwz     r3,416(r25)
    2840:	38 a0 00 05 	li      r5,5
    2844:	7f a4 eb 78 	mr      r4,r29
    2848:	48 00 00 01 	bl      2848 <lteMacCcchSend+0x1d8>
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_1=%d\n",SV(m_temp_cr)->m_part_1);
    284c:	81 39 01 a0 	lwz     r9,416(r25)
    2850:	3f 60 00 00 	lis     r27,0
    2854:	80 89 00 00 	lwz     r4,0(r9)
    2858:	3b 7b 01 10 	addi    r27,r27,272
    285c:	7f 63 db 78 	mr      r3,r27
    2860:	48 00 00 01 	bl      2860 <lteMacCcchSend+0x1f0>
			
			fsm_mem_cpy(&(SV(m_temp_cr)->m_part_2),&(m_rrc_request->ue_Identity),1);
    2864:	80 79 01 a0 	lwz     r3,416(r25)
    2868:	7f a4 eb 78 	mr      r4,r29
    286c:	38 a0 00 01 	li      r5,1
    2870:	38 63 00 04 	addi    r3,r3,4
    2874:	48 00 00 01 	bl      2874 <lteMacCcchSend+0x204>
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_2=%d\n",SV(m_temp_cr)->m_part_2);
    2878:	81 39 01 a0 	lwz     r9,416(r25)
    287c:	3f c0 00 00 	lis     r30,0
    2880:	a0 89 00 04 	lhz     r4,4(r9)
    2884:	3b de 01 34 	addi    r30,r30,308
    2888:	7f c3 f3 78 	mr      r3,r30
    288c:	48 00 00 01 	bl      288c <lteMacCcchSend+0x21c>
			
			SV(m_temp_cr)->m_part_2=SV(m_temp_cr)->m_part_2+(m_rrc_request->establishmentCause&0x000f)<<8;	//establishmentCause8m_part_2
    2890:	81 39 01 a0 	lwz     r9,416(r25)
    2894:	80 18 00 06 	lwz     r0,6(r24)
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_2=%d\n",SV(m_temp_cr)->m_part_2);
    2898:	7f c3 f3 78 	mr      r3,r30
			
			fsm_mem_cpy(&(SV(m_temp_cr)->m_part_2),&(m_rrc_request->ue_Identity),1);
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_2=%d\n",SV(m_temp_cr)->m_part_2);
			
			SV(m_temp_cr)->m_part_2=SV(m_temp_cr)->m_part_2+(m_rrc_request->establishmentCause&0x000f)<<8;	//establishmentCause8m_part_2
    289c:	a1 69 00 04 	lhz     r11,4(r9)
    28a0:	54 00 07 3e 	clrlwi  r0,r0,28
    28a4:	7c 00 5a 14 	add     r0,r0,r11
    28a8:	54 00 40 2e 	rlwinm  r0,r0,8,0,23
    28ac:	b0 09 00 04 	sth     r0,4(r9)
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_2=%d\n",SV(m_temp_cr)->m_part_2);
    28b0:	81 39 01 a0 	lwz     r9,416(r25)
    28b4:	a0 89 00 04 	lhz     r4,4(r9)
    28b8:	48 00 00 01 	bl      28b8 <lteMacCcchSend+0x248>
	}
		if(lcid==0){								//ccch
		    //fsm_printf("This SDU is from CCCH ");//testing code
		    ccch_or_not = 0;//CCCH 
			len=sizeof(RRCConnectionRequest);
			fsm_mem_cpy(m_rrc_request,skb->data+offset,len);
    28bc:	80 9c 00 94 	lwz     r4,148(r28)
    28c0:	38 a0 00 0a 	li      r5,10
    28c4:	7f 03 c3 78 	mr      r3,r24
    28c8:	7c 84 b2 14 	add     r4,r4,r22
    28cc:	48 00 00 01 	bl      28cc <lteMacCcchSend+0x25c>
			//fsm_printf("[HEXI]UE ID AND ESTABLUSHMENT CAUSE AND THE OFFSET:%d,%d,%d\n",(m_rrc_request->ue_Identity.s_TMSI.mmec+m_rrc_request->ue_Identity.s_TMSI.m_TMSI),m_rrc_request->establishmentCause,offset);

			//SV(m_temp_cr)->m_part_1=(m_rrc_request->ue_Identity.randomValue)&0x0000ffff;	//randomValue32
			//SV(m_temp_cr)->m_part_2=(m_rrc_request->ue_Identity.randomValue&0x000f0000)>>32;	//randomValue33~40
			len=sizeof(SV(m_temp_cr)->m_part_1);
			fsm_mem_cpy(&(SV(m_temp_cr)->m_part_1),&(m_rrc_request->ue_Identity),len+1);
    28d0:	80 79 01 a0 	lwz     r3,416(r25)
    28d4:	38 a0 00 05 	li      r5,5
    28d8:	7f a4 eb 78 	mr      r4,r29
    28dc:	48 00 00 01 	bl      28dc <lteMacCcchSend+0x26c>
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_1=%d\n",SV(m_temp_cr)->m_part_1);
    28e0:	81 39 01 a0 	lwz     r9,416(r25)
    28e4:	7f 63 db 78 	mr      r3,r27
    28e8:	80 89 00 00 	lwz     r4,0(r9)
    28ec:	48 00 00 01 	bl      28ec <lteMacCcchSend+0x27c>
			
			fsm_mem_set(&(SV(m_temp_cr)->m_part_2),0,sizeof(u16));
    28f0:	80 79 01 a0 	lwz     r3,416(r25)
    28f4:	38 80 00 00 	li      r4,0
    28f8:	38 a0 00 02 	li      r5,2
    28fc:	38 63 00 04 	addi    r3,r3,4
    2900:	48 00 00 01 	bl      2900 <lteMacCcchSend+0x290>
			fsm_mem_cpy(&(SV(m_temp_cr)->m_part_2),&(m_rrc_request->ue_Identity),1);
    2904:	80 79 01 a0 	lwz     r3,416(r25)
    2908:	38 a0 00 01 	li      r5,1
    290c:	7f a4 eb 78 	mr      r4,r29
    2910:	38 63 00 04 	addi    r3,r3,4
    2914:	48 00 00 01 	bl      2914 <lteMacCcchSend+0x2a4>
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_2=%d\n",SV(m_temp_cr)->m_part_2);
    2918:	81 39 01 a0 	lwz     r9,416(r25)
    291c:	7f c3 f3 78 	mr      r3,r30
    2920:	a0 89 00 04 	lhz     r4,4(r9)
    2924:	48 00 00 01 	bl      2924 <lteMacCcchSend+0x2b4>
			
			SV(m_temp_cr)->m_part_2=SV(m_temp_cr)->m_part_2+(m_rrc_request->establishmentCause&0x000f)<<8;	//establishmentCause8m_part_2
    2928:	81 39 01 a0 	lwz     r9,416(r25)
    292c:	80 18 00 06 	lwz     r0,6(r24)
			//fsm_printf("[MAC CCCHSEND]%d\n",m_rrc_request->establishmentCause);
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_2=%d\n",SV(m_temp_cr)->m_part_2);
    2930:	7f c3 f3 78 	mr      r3,r30
			fsm_mem_set(&(SV(m_temp_cr)->m_part_2),0,sizeof(u16));
			fsm_mem_cpy(&(SV(m_temp_cr)->m_part_2),&(m_rrc_request->ue_Identity),1);
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_2=%d\n",SV(m_temp_cr)->m_part_2);
			
			SV(m_temp_cr)->m_part_2=SV(m_temp_cr)->m_part_2+(m_rrc_request->establishmentCause&0x000f)<<8;	//establishmentCause8m_part_2
    2934:	a1 69 00 04 	lhz     r11,4(r9)
		f_domain=m_7bit_subhead->m_f_l>>7;
		
	}
		if(lcid==0){								//ccch
		    //fsm_printf("This SDU is from CCCH ");//testing code
		    ccch_or_not = 0;//CCCH 
    2938:	3b c0 00 00 	li      r30,0
			fsm_mem_set(&(SV(m_temp_cr)->m_part_2),0,sizeof(u16));
			fsm_mem_cpy(&(SV(m_temp_cr)->m_part_2),&(m_rrc_request->ue_Identity),1);
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_2=%d\n",SV(m_temp_cr)->m_part_2);
			
			SV(m_temp_cr)->m_part_2=SV(m_temp_cr)->m_part_2+(m_rrc_request->establishmentCause&0x000f)<<8;	//establishmentCause8m_part_2
    293c:	54 00 07 3e 	clrlwi  r0,r0,28
    2940:	7c 00 5a 14 	add     r0,r0,r11
    2944:	54 00 40 2e 	rlwinm  r0,r0,8,0,23
    2948:	b0 09 00 04 	sth     r0,4(r9)
			//fsm_printf("[MAC CCCHSEND]%d\n",m_rrc_request->establishmentCause);
			
			fsm_printf("[HEXI]SV(m_temp_cr)->m_part_2=%d\n",SV(m_temp_cr)->m_part_2);
    294c:	81 39 01 a0 	lwz     r9,416(r25)
    2950:	a0 89 00 04 	lhz     r4,4(r9)
    2954:	48 00 00 01 	bl      2954 <lteMacCcchSend+0x2e4>
			skb_len = skb->tail - skb->data;
			fsm_skb_put(SV(msg3_buf_ptr),skb_len);
			fsm_mem_cpy(SV(msg3_buf_ptr)->data,skb->data,skb_len);
			//20140708 adition end  by HEXI */
		}
	fsm_mem_free(m_rrc_request);
    2958:	7f 03 c3 78 	mr      r3,r24
    295c:	48 00 00 01 	bl      295c <lteMacCcchSend+0x2ec>
	fsm_mem_free(m_7bit_subhead);
    2960:	7f e3 fb 78 	mr      r3,r31
    2964:	48 00 00 01 	bl      2964 <lteMacCcchSend+0x2f4>
	fsm_mem_free(m_15bit_subhead);
    2968:	7f 43 d3 78 	mr      r3,r26
    296c:	48 00 00 01 	bl      296c <lteMacCcchSend+0x2fc>
	FRET(ccch_or_not);
		//FRET(0);
}
    2970:	80 01 00 34 	lwz     r0,52(r1)
    2974:	7f c3 f3 78 	mr      r3,r30
    2978:	ba c1 00 08 	lmw     r22,8(r1)
    297c:	7c 08 03 a6 	mtlr    r0
    2980:	38 21 00 30 	addi    r1,r1,48
    2984:	4e 80 00 20 	blr
	/*for(i=0;i<4;i++){
		fsm_printf("%c,",*(skb->data+i));
	}
	fsm_printf("\n");*/
	//offset=sizeof(u32);	//I don't know why
	offset=0;
    2988:	3a c0 00 00 	li      r22,0
    298c:	4b ff fe 58 	b       27e4 <lteMacCcchSend+0x174>
    2990:	3f 60 00 00 	lis     r27,0
    2994:	3f c0 00 00 	lis     r30,0
    2998:	3b b8 00 01 	addi    r29,r24,1
    299c:	3b 7b 01 10 	addi    r27,r27,272
    29a0:	3b de 01 34 	addi    r30,r30,308
    29a4:	4b ff ff 18 	b       28bc <lteMacCcchSend+0x24c>

000029a8 <setMACtoRLC_IciMsg>:
 * @function: fill in the ICI from MAC to RLC
 * @param ici_msg: the structure of the ICI
 * @param pbch: the channel that carries the PDU
 * @param lcid: identity of the logical channel
 */
void setMACtoRLC_IciMsg(MACtoRLC_IciMsg *ici_msg,PBCH pbch,u32 lcid){	//20140430 MACtoRLC_IciMsg
    29a8:	94 21 ff e0 	stwu    r1,-32(r1)
    29ac:	7c 08 02 a6 	mflr    r0
    29b0:	bf a1 00 14 	stmw    r29,20(r1)
    29b4:	7c 7f 1b 78 	mr      r31,r3
    29b8:	7c 9e 23 78 	mr      r30,r4
    29bc:	7c bd 2b 78 	mr      r29,r5
    29c0:	90 01 00 24 	stw     r0,36(r1)
	FIN(setMACtoRLC_IciMsg());

	SV_PTR_GET(mac_sv);
    29c4:	48 00 00 01 	bl      29c4 <setMACtoRLC_IciMsg+0x1c>
	ici_msg->lcid=lcid;
    29c8:	9b bf 00 06 	stb     r29,6(r31)
	ici_msg->pbch=pbch;
    29cc:	93 df 00 02 	stw     r30,2(r31)
	ici_msg->rnti=SV(C_RNTI);	
    29d0:	a0 03 00 00 	lhz     r0,0(r3)
    29d4:	b0 1f 00 00 	sth     r0,0(r31)
	FOUT;
}
    29d8:	80 01 00 24 	lwz     r0,36(r1)
    29dc:	bb a1 00 14 	lmw     r29,20(r1)
    29e0:	38 21 00 20 	addi    r1,r1,32
    29e4:	7c 08 03 a6 	mtlr    r0
    29e8:	4e 80 00 20 	blr

000029ec <setMACtoPHY_IciMsg>:
	SV(sys_frame).subframeNo=0;
		
	//
	FOUT;
}*/
void setMACtoPHY_IciMsg( MACtoPHYadapter_IciMsg *ici_msg,u32 tcid,u16 rnti){	//20140430 MACtoRLC_IciMsg
    29ec:	94 21 ff e0 	stwu    r1,-32(r1)
    29f0:	7c 08 02 a6 	mflr    r0
    29f4:	bf a1 00 14 	stmw    r29,20(r1)
    29f8:	7c be 2b 78 	mr      r30,r5
    29fc:	7c 7f 1b 78 	mr      r31,r3
    2a00:	7c 9d 23 78 	mr      r29,r4
    2a04:	90 01 00 24 	stw     r0,36(r1)
	FIN(setMACtoRLC_IciMsg());
	SV_PTR_GET(mac_sv);
    2a08:	48 00 00 01 	bl      2a08 <setMACtoPHY_IciMsg+0x1c>
	ici_msg->tcid=tcid;
	ici_msg->rnti=rnti==0?(SV(C_RNTI)==0?SV(T_C_RNTI):SV(C_RNTI)):rnti;
    2a0c:	2f 9e 00 00 	cmpwi   cr7,r30,0
	FOUT;
}*/
void setMACtoPHY_IciMsg( MACtoPHYadapter_IciMsg *ici_msg,u32 tcid,u16 rnti){	//20140430 MACtoRLC_IciMsg
	FIN(setMACtoRLC_IciMsg());
	SV_PTR_GET(mac_sv);
	ici_msg->tcid=tcid;
    2a10:	9b bf 00 06 	stb     r29,6(r31)
	ici_msg->rnti=rnti==0?(SV(C_RNTI)==0?SV(T_C_RNTI):SV(C_RNTI)):rnti;
    2a14:	40 9e 00 14 	bne-    cr7,2a28 <setMACtoPHY_IciMsg+0x3c>
    2a18:	a3 c3 00 00 	lhz     r30,0(r3)
    2a1c:	2f 9e 00 00 	cmpwi   cr7,r30,0
    2a20:	40 9e 00 08 	bne-    cr7,2a28 <setMACtoPHY_IciMsg+0x3c>
    2a24:	a3 c3 00 02 	lhz     r30,2(r3)
    2a28:	b3 df 00 04 	sth     r30,4(r31)

	ici_msg->frameNo=SV(sys_frame).frameNo;
	ici_msg->subframeNo=SV(sys_frame).subframeNo;
	SV(sys_frame).frameNo=0;
    2a2c:	38 00 00 00 	li      r0,0
	FIN(setMACtoRLC_IciMsg());
	SV_PTR_GET(mac_sv);
	ici_msg->tcid=tcid;
	ici_msg->rnti=rnti==0?(SV(C_RNTI)==0?SV(T_C_RNTI):SV(C_RNTI)):rnti;

	ici_msg->frameNo=SV(sys_frame).frameNo;
    2a30:	a1 23 00 06 	lhz     r9,6(r3)
    2a34:	b1 3f 00 00 	sth     r9,0(r31)
	ici_msg->subframeNo=SV(sys_frame).subframeNo;
    2a38:	a1 23 00 08 	lhz     r9,8(r3)
    2a3c:	b1 3f 00 02 	sth     r9,2(r31)
	SV(sys_frame).frameNo=0;
    2a40:	b0 03 00 06 	sth     r0,6(r3)
	SV(sys_frame).subframeNo=0;
    2a44:	b0 03 00 08 	sth     r0,8(r3)
		
	//
	FOUT;
}
    2a48:	80 01 00 24 	lwz     r0,36(r1)
    2a4c:	bb a1 00 14 	lmw     r29,20(r1)
    2a50:	38 21 00 20 	addi    r1,r1,32
    2a54:	7c 08 03 a6 	mtlr    r0
    2a58:	4e 80 00 20 	blr

00002a5c <lteMacCEBSRSend>:
 * @param shortbsr_buffer_size: indicate the buffer size if there is a short BSR control element to send
 * @param longbsr_buf_sizes: indicate each buffer size of the four logical channel groups if there is a long BSR control element to send
 * @param size_of_longbsr: total size of the long BSR
 * @return 0 if none BSR need be sent;1 if a short BSR needs to be sent;>1 if a long BSR need be sent
 */
u32 lteMacCEBSRSend(u32 *lcg_id,u32 *shortbsr_buffer_size,u32 longbsr_buf_sizes[],u32 size_of_longbsr){//01BSR1BSR//BSR
    2a5c:	94 21 ff e0 	stwu    r1,-32(r1)
    2a60:	7c 08 02 a6 	mflr    r0
    2a64:	bf 61 00 0c 	stmw    r27,12(r1)
    2a68:	7c 7e 1b 78 	mr      r30,r3
	
	u32 lcg_numb=0;
	u32 len=sizeof(MacCeListElement_s);  

	//unsigned char regular_flag=SEND_REGULAR_BSR,period_flag=SEND_PERIODIC_BSR;	//provided bt Liu Hanli.It is for judging which BSR is to send.However I can judge whiout them.I wonder if I'm right.
	MacCeListElement_s *m_bsr_infor=(MacCeListElement_s*)fsm_mem_alloc(sizeof(MacCeListElement_s));	//20140430
    2a6c:	38 60 00 1a 	li      r3,26
 * @param shortbsr_buffer_size: indicate the buffer size if there is a short BSR control element to send
 * @param longbsr_buf_sizes: indicate each buffer size of the four logical channel groups if there is a long BSR control element to send
 * @param size_of_longbsr: total size of the long BSR
 * @return 0 if none BSR need be sent;1 if a short BSR needs to be sent;>1 if a long BSR need be sent
 */
u32 lteMacCEBSRSend(u32 *lcg_id,u32 *shortbsr_buffer_size,u32 longbsr_buf_sizes[],u32 size_of_longbsr){//01BSR1BSR//BSR
    2a70:	90 01 00 24 	stw     r0,36(r1)
    2a74:	7c 9b 23 78 	mr      r27,r4
    2a78:	7c bc 2b 78 	mr      r28,r5
	
	u32 lcg_numb=0;
	u32 len=sizeof(MacCeListElement_s);  

	//unsigned char regular_flag=SEND_REGULAR_BSR,period_flag=SEND_PERIODIC_BSR;	//provided bt Liu Hanli.It is for judging which BSR is to send.However I can judge whiout them.I wonder if I'm right.
	MacCeListElement_s *m_bsr_infor=(MacCeListElement_s*)fsm_mem_alloc(sizeof(MacCeListElement_s));	//20140430
    2a7c:	48 00 00 01 	bl      2a7c <lteMacCEBSRSend+0x20>
    2a80:	7c 7f 1b 78 	mr      r31,r3
	SV_PTR_GET(mac_sv);
    2a84:	48 00 00 01 	bl      2a84 <lteMacCEBSRSend+0x28>
    2a88:	7c 7d 1b 78 	mr      r29,r3

	fsm_mem_set(m_bsr_infor,0,sizeof(MacCeListElement_s));	//20140430
    2a8c:	38 80 00 00 	li      r4,0
    2a90:	7f e3 fb 78 	mr      r3,r31
    2a94:	38 a0 00 1a 	li      r5,26
    2a98:	48 00 00 01 	bl      2a98 <lteMacCEBSRSend+0x3c>
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){		//BSR
    2a9c:	38 00 00 08 	li      r0,8
    2aa0:	7c 09 03 a6 	mtctr   r0

	//unsigned char regular_flag=SEND_REGULAR_BSR,period_flag=SEND_PERIODIC_BSR;	//provided bt Liu Hanli.It is for judging which BSR is to send.However I can judge whiout them.I wonder if I'm right.
	MacCeListElement_s *m_bsr_infor=(MacCeListElement_s*)fsm_mem_alloc(sizeof(MacCeListElement_s));	//20140430
	SV_PTR_GET(mac_sv);

	fsm_mem_set(m_bsr_infor,0,sizeof(MacCeListElement_s));	//20140430
    2aa4:	7f a9 eb 78 	mr      r9,r29
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){		//BSR
    2aa8:	39 60 00 00 	li      r11,0

		//fsm_printf("[BSR_SEND]LCID IN BSR DETECT:%d\n",SV(MAC_CE_Tags[tag_pos]).LCID);

		if(SV(MAC_CE_Tags[tag_pos]).LCID==SHORT_BSR){	//BSR
    2aac:	88 09 01 a5 	lbz     r0,421(r9)
	//unsigned char regular_flag=SEND_REGULAR_BSR,period_flag=SEND_PERIODIC_BSR;	//provided bt Liu Hanli.It is for judging which BSR is to send.However I can judge whiout them.I wonder if I'm right.
	MacCeListElement_s *m_bsr_infor=(MacCeListElement_s*)fsm_mem_alloc(sizeof(MacCeListElement_s));	//20140430
	SV_PTR_GET(mac_sv);

	fsm_mem_set(m_bsr_infor,0,sizeof(MacCeListElement_s));	//20140430
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){		//BSR
    2ab0:	39 29 00 08 	addi    r9,r9,8

		//fsm_printf("[BSR_SEND]LCID IN BSR DETECT:%d\n",SV(MAC_CE_Tags[tag_pos]).LCID);

		if(SV(MAC_CE_Tags[tag_pos]).LCID==SHORT_BSR){	//BSR
    2ab4:	2f 80 00 1d 	cmpwi   cr7,r0,29
					*lcg_id=0;
			}
			fsm_mem_free(m_bsr_infor);
			FRET(lcg_numb);
		}
		else if(SV(MAC_CE_Tags[tag_pos]).LCID==LONG_BSR){
    2ab8:	2f 00 00 1e 	cmpwi   cr6,r0,30
	fsm_mem_set(m_bsr_infor,0,sizeof(MacCeListElement_s));	//20140430
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){		//BSR

		//fsm_printf("[BSR_SEND]LCID IN BSR DETECT:%d\n",SV(MAC_CE_Tags[tag_pos]).LCID);

		if(SV(MAC_CE_Tags[tag_pos]).LCID==SHORT_BSR){	//BSR
    2abc:	41 9e 00 34 	beq-    cr7,2af0 <lteMacCEBSRSend+0x94>
					*lcg_id=0;
			}
			fsm_mem_free(m_bsr_infor);
			FRET(lcg_numb);
		}
		else if(SV(MAC_CE_Tags[tag_pos]).LCID==LONG_BSR){
    2ac0:	41 9a 00 cc 	beq-    cr6,2b8c <lteMacCEBSRSend+0x130>
	//unsigned char regular_flag=SEND_REGULAR_BSR,period_flag=SEND_PERIODIC_BSR;	//provided bt Liu Hanli.It is for judging which BSR is to send.However I can judge whiout them.I wonder if I'm right.
	MacCeListElement_s *m_bsr_infor=(MacCeListElement_s*)fsm_mem_alloc(sizeof(MacCeListElement_s));	//20140430
	SV_PTR_GET(mac_sv);

	fsm_mem_set(m_bsr_infor,0,sizeof(MacCeListElement_s));	//20140430
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){		//BSR
    2ac4:	39 6b 00 01 	addi    r11,r11,1
    2ac8:	42 00 ff e4 	bdnz+   2aac <lteMacCEBSRSend+0x50>
			*shortbsr_buffer_size=0;		//BSR
			fsm_mem_free(m_bsr_infor);
			FRET(lcg_numb);
		}
	}
	fsm_mem_free(m_bsr_infor);
    2acc:	7f e3 fb 78 	mr      r3,r31
    2ad0:	48 00 00 01 	bl      2ad0 <lteMacCEBSRSend+0x74>
	FRET(0);
}
    2ad4:	80 01 00 24 	lwz     r0,36(r1)
			fsm_mem_free(m_bsr_infor);
			FRET(lcg_numb);
		}
	}
	fsm_mem_free(m_bsr_infor);
	FRET(0);
    2ad8:	3b a0 00 00 	li      r29,0
}
    2adc:	7c 08 03 a6 	mtlr    r0
    2ae0:	7f a3 eb 78 	mr      r3,r29
    2ae4:	bb 61 00 0c 	lmw     r27,12(r1)
    2ae8:	38 21 00 20 	addi    r1,r1,32
    2aec:	4e 80 00 20 	blr
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++){		//BSR

		//fsm_printf("[BSR_SEND]LCID IN BSR DETECT:%d\n",SV(MAC_CE_Tags[tag_pos]).LCID);

		if(SV(MAC_CE_Tags[tag_pos]).LCID==SHORT_BSR){	//BSR
		    fsm_mem_cpy(m_bsr_infor, SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr,len);
    2af0:	39 6b 00 34 	addi    r11,r11,52
    2af4:	55 6b 18 38 	rlwinm  r11,r11,3,0,28
    2af8:	7f bd 5a 14 	add     r29,r29,r11
    2afc:	80 9d 00 08 	lwz     r4,8(r29)
    2b00:	7f e3 fb 78 	mr      r3,r31
    2b04:	38 a0 00 1a 	li      r5,26
    2b08:	48 00 00 01 	bl      2b08 <lteMacCEBSRSend+0xac>
		//	memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);//201405012 
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
    2b0c:	80 1f 00 06 	lwz     r0,6(r31)
    2b10:	39 20 00 00 	li      r9,0
    2b14:	90 1b 00 00 	stw     r0,0(r27)
					longbsr_buf_sizes[lcg_pos]=m_bsr_infor->m_bufferStatus[lcg_pos];
				}
				else
					longbsr_buf_sizes[lcg_pos]=0;
				if(lcg_numb>1)
					*lcg_id=0;
    2b18:	38 00 00 04 	li      r0,4
    2b1c:	7c 09 03 a6 	mtctr   r0
u32 lteMacCEBSRSend(u32 *lcg_id,u32 *shortbsr_buffer_size,u32 longbsr_buf_sizes[],u32 size_of_longbsr){//01BSR1BSR//BSR
        FIN(lteMacCEBSRSend());  
		//bool beak_flag=false;
	u32 tag_pos,lcg_pos;
	
	u32 lcg_numb=0;
    2b20:	3b a0 00 00 	li      r29,0

		if(SV(MAC_CE_Tags[tag_pos]).LCID==SHORT_BSR){	//BSR
		    fsm_mem_cpy(m_bsr_infor, SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr,len);
		//	memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);//201405012 
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
			for(lcg_pos=0;lcg_pos<LCG_SIZE;lcg_pos++){
    2b24:	39 60 00 00 	li      r11,0
					longbsr_buf_sizes[lcg_pos]=m_bsr_infor->m_bufferStatus[lcg_pos];
				}
				else
					longbsr_buf_sizes[lcg_pos]=0;
				if(lcg_numb>1)
					*lcg_id=0;
    2b28:	39 00 00 00 	li      r8,0
 * @param shortbsr_buffer_size: indicate the buffer size if there is a short BSR control element to send
 * @param longbsr_buf_sizes: indicate each buffer size of the four logical channel groups if there is a long BSR control element to send
 * @param size_of_longbsr: total size of the long BSR
 * @return 0 if none BSR need be sent;1 if a short BSR needs to be sent;>1 if a long BSR need be sent
 */
u32 lteMacCEBSRSend(u32 *lcg_id,u32 *shortbsr_buffer_size,u32 longbsr_buf_sizes[],u32 size_of_longbsr){//01BSR1BSR//BSR
    2b2c:	7d 5f 4a 14 	add     r10,r31,r9
		if(SV(MAC_CE_Tags[tag_pos]).LCID==SHORT_BSR){	//BSR
		    fsm_mem_cpy(m_bsr_infor, SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr,len);
		//	memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);//201405012 
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
			for(lcg_pos=0;lcg_pos<LCG_SIZE;lcg_pos++){
				if(m_bsr_infor->m_bufferStatus[lcg_pos]!=0){	//ID
    2b30:	80 0a 00 0a 	lwz     r0,10(r10)
    2b34:	2f 80 00 00 	cmpwi   cr7,r0,0
    2b38:	41 9e 00 4c 	beq-    cr7,2b84 <lteMacCEBSRSend+0x128>
					lcg_numb++;
					*lcg_id=lcg_pos;
    2b3c:	91 7e 00 00 	stw     r11,0(r30)
		    fsm_mem_cpy(m_bsr_infor, SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr,len);
		//	memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);//201405012 
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
			for(lcg_pos=0;lcg_pos<LCG_SIZE;lcg_pos++){
				if(m_bsr_infor->m_bufferStatus[lcg_pos]!=0){	//ID
					lcg_numb++;
    2b40:	3b bd 00 01 	addi    r29,r29,1
					*lcg_id=lcg_pos;
					longbsr_buf_sizes[lcg_pos]=m_bsr_infor->m_bufferStatus[lcg_pos];
    2b44:	80 0a 00 0a 	lwz     r0,10(r10)
    2b48:	7c 1c 49 2e 	stwx    r0,r28,r9
				}
				else
					longbsr_buf_sizes[lcg_pos]=0;
				if(lcg_numb>1)
    2b4c:	2b 9d 00 01 	cmplwi  cr7,r29,1

		if(SV(MAC_CE_Tags[tag_pos]).LCID==SHORT_BSR){	//BSR
		    fsm_mem_cpy(m_bsr_infor, SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr,len);
		//	memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);//201405012 
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
			for(lcg_pos=0;lcg_pos<LCG_SIZE;lcg_pos++){
    2b50:	39 6b 00 01 	addi    r11,r11,1
    2b54:	39 29 00 04 	addi    r9,r9,4
					*lcg_id=lcg_pos;
					longbsr_buf_sizes[lcg_pos]=m_bsr_infor->m_bufferStatus[lcg_pos];
				}
				else
					longbsr_buf_sizes[lcg_pos]=0;
				if(lcg_numb>1)
    2b58:	40 9d 00 08 	ble-    cr7,2b60 <lteMacCEBSRSend+0x104>
					*lcg_id=0;
    2b5c:	91 1e 00 00 	stw     r8,0(r30)

		if(SV(MAC_CE_Tags[tag_pos]).LCID==SHORT_BSR){	//BSR
		    fsm_mem_cpy(m_bsr_infor, SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr,len);
		//	memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);//201405012 
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
			for(lcg_pos=0;lcg_pos<LCG_SIZE;lcg_pos++){
    2b60:	42 00 ff cc 	bdnz+   2b2c <lteMacCEBSRSend+0xd0>
					longbsr_buf_sizes[lcg_pos]=0;
				if(lcg_numb>1)
					*lcg_id=0;
			}
			*shortbsr_buffer_size=0;		//BSR
			fsm_mem_free(m_bsr_infor);
    2b64:	7f e3 fb 78 	mr      r3,r31
    2b68:	48 00 00 01 	bl      2b68 <lteMacCEBSRSend+0x10c>
			FRET(lcg_numb);
		}
	}
	fsm_mem_free(m_bsr_infor);
	FRET(0);
}
    2b6c:	80 01 00 24 	lwz     r0,36(r1)
    2b70:	7f a3 eb 78 	mr      r3,r29
    2b74:	bb 61 00 0c 	lmw     r27,12(r1)
    2b78:	7c 08 03 a6 	mtlr    r0
    2b7c:	38 21 00 20 	addi    r1,r1,32
    2b80:	4e 80 00 20 	blr
					lcg_numb++;
					*lcg_id=lcg_pos;
					longbsr_buf_sizes[lcg_pos]=m_bsr_infor->m_bufferStatus[lcg_pos];
				}
				else
					longbsr_buf_sizes[lcg_pos]=0;
    2b84:	7c 1c 49 2e 	stwx    r0,r28,r9
    2b88:	4b ff ff c4 	b       2b4c <lteMacCEBSRSend+0xf0>
			}
			fsm_mem_free(m_bsr_infor);
			FRET(lcg_numb);
		}
		else if(SV(MAC_CE_Tags[tag_pos]).LCID==LONG_BSR){
			 fsm_mem_cpy(m_bsr_infor, SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr,len);
    2b8c:	39 6b 00 34 	addi    r11,r11,52
    2b90:	55 6b 18 38 	rlwinm  r11,r11,3,0,28
    2b94:	7f bd 5a 14 	add     r29,r29,r11
    2b98:	80 9d 00 08 	lwz     r4,8(r29)
    2b9c:	7f e3 fb 78 	mr      r3,r31
    2ba0:	38 a0 00 1a 	li      r5,26
    2ba4:	48 00 00 01 	bl      2ba4 <lteMacCEBSRSend+0x148>
			//memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
    2ba8:	80 1f 00 06 	lwz     r0,6(r31)
    2bac:	39 20 00 00 	li      r9,0
    2bb0:	90 1b 00 00 	stw     r0,0(r27)
					longbsr_buf_sizes[lcg_pos]=m_bsr_infor->m_bufferStatus[lcg_pos];
				}
				else
					longbsr_buf_sizes[lcg_pos]=0;
				if(lcg_numb>1)
					*lcg_id=0;
    2bb4:	38 00 00 04 	li      r0,4
    2bb8:	7c 09 03 a6 	mtctr   r0
u32 lteMacCEBSRSend(u32 *lcg_id,u32 *shortbsr_buffer_size,u32 longbsr_buf_sizes[],u32 size_of_longbsr){//01BSR1BSR//BSR
        FIN(lteMacCEBSRSend());  
		//bool beak_flag=false;
	u32 tag_pos,lcg_pos;
	
	u32 lcg_numb=0;
    2bbc:	3b a0 00 00 	li      r29,0
		}
		else if(SV(MAC_CE_Tags[tag_pos]).LCID==LONG_BSR){
			 fsm_mem_cpy(m_bsr_infor, SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr,len);
			//memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
			for(lcg_pos=0;lcg_pos<LCG_SIZE;lcg_pos++){
    2bc0:	39 60 00 00 	li      r11,0
					longbsr_buf_sizes[lcg_pos]=m_bsr_infor->m_bufferStatus[lcg_pos];
				}
				else
					longbsr_buf_sizes[lcg_pos]=0;
				if(lcg_numb>1)
					*lcg_id=0;
    2bc4:	39 00 00 00 	li      r8,0
 * @param shortbsr_buffer_size: indicate the buffer size if there is a short BSR control element to send
 * @param longbsr_buf_sizes: indicate each buffer size of the four logical channel groups if there is a long BSR control element to send
 * @param size_of_longbsr: total size of the long BSR
 * @return 0 if none BSR need be sent;1 if a short BSR needs to be sent;>1 if a long BSR need be sent
 */
u32 lteMacCEBSRSend(u32 *lcg_id,u32 *shortbsr_buffer_size,u32 longbsr_buf_sizes[],u32 size_of_longbsr){//01BSR1BSR//BSR
    2bc8:	7d 5f 4a 14 	add     r10,r31,r9
			//memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
			for(lcg_pos=0;lcg_pos<LCG_SIZE;lcg_pos++){
				//fsm_printf("[BSR_SEND]THE %dTH BUFFER STATUS is %d\n",lcg_pos,m_bsr_infor->m_bufferStatus[lcg_pos]);

				if(m_bsr_infor->m_bufferStatus[lcg_pos]!=0){
    2bcc:	80 0a 00 0a 	lwz     r0,10(r10)
    2bd0:	2f 80 00 00 	cmpwi   cr7,r0,0
    2bd4:	41 9e 00 38 	beq-    cr7,2c0c <lteMacCEBSRSend+0x1b0>
					lcg_numb++;
					*lcg_id=lcg_pos;
    2bd8:	91 7e 00 00 	stw     r11,0(r30)
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
			for(lcg_pos=0;lcg_pos<LCG_SIZE;lcg_pos++){
				//fsm_printf("[BSR_SEND]THE %dTH BUFFER STATUS is %d\n",lcg_pos,m_bsr_infor->m_bufferStatus[lcg_pos]);

				if(m_bsr_infor->m_bufferStatus[lcg_pos]!=0){
					lcg_numb++;
    2bdc:	3b bd 00 01 	addi    r29,r29,1
					*lcg_id=lcg_pos;
					longbsr_buf_sizes[lcg_pos]=m_bsr_infor->m_bufferStatus[lcg_pos];
    2be0:	80 0a 00 0a 	lwz     r0,10(r10)
    2be4:	7c 1c 49 2e 	stwx    r0,r28,r9
				}
				else
					longbsr_buf_sizes[lcg_pos]=0;
				if(lcg_numb>1)
    2be8:	2b 9d 00 01 	cmplwi  cr7,r29,1
		}
		else if(SV(MAC_CE_Tags[tag_pos]).LCID==LONG_BSR){
			 fsm_mem_cpy(m_bsr_infor, SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr,len);
			//memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
			for(lcg_pos=0;lcg_pos<LCG_SIZE;lcg_pos++){
    2bec:	39 6b 00 01 	addi    r11,r11,1
    2bf0:	39 29 00 04 	addi    r9,r9,4
					*lcg_id=lcg_pos;
					longbsr_buf_sizes[lcg_pos]=m_bsr_infor->m_bufferStatus[lcg_pos];
				}
				else
					longbsr_buf_sizes[lcg_pos]=0;
				if(lcg_numb>1)
    2bf4:	40 9d 00 08 	ble-    cr7,2bfc <lteMacCEBSRSend+0x1a0>
					*lcg_id=0;
    2bf8:	91 1e 00 00 	stw     r8,0(r30)
		}
		else if(SV(MAC_CE_Tags[tag_pos]).LCID==LONG_BSR){
			 fsm_mem_cpy(m_bsr_infor, SV(MAC_CE_Tags[tag_pos]).MAC_CE_ptr,len);
			//memcpy(m_bsr_infor,&SV(MAC_CE_Tags[i]),len);
			*shortbsr_buffer_size=m_bsr_infor->m_TotalLcgData;
			for(lcg_pos=0;lcg_pos<LCG_SIZE;lcg_pos++){
    2bfc:	42 00 ff cc 	bdnz+   2bc8 <lteMacCEBSRSend+0x16c>
				else
					longbsr_buf_sizes[lcg_pos]=0;
				if(lcg_numb>1)
					*lcg_id=0;
			}
			*shortbsr_buffer_size=0;		//BSR
    2c00:	38 00 00 00 	li      r0,0
    2c04:	90 1b 00 00 	stw     r0,0(r27)
    2c08:	4b ff ff 5c 	b       2b64 <lteMacCEBSRSend+0x108>
					lcg_numb++;
					*lcg_id=lcg_pos;
					longbsr_buf_sizes[lcg_pos]=m_bsr_infor->m_bufferStatus[lcg_pos];
				}
				else
					longbsr_buf_sizes[lcg_pos]=0;
    2c0c:	7c 1c 49 2e 	stwx    r0,r28,r9
    2c10:	4b ff ff d8 	b       2be8 <lteMacCEBSRSend+0x18c>

00002c14 <lteMacGetDlHeadLength>:
/**
 * @function: calculate the length of the head of the downlink MAC PDU
 * @param skb: the sk_buff contains the PDU from SRIO layer
 * @return: the length of the head
 */
u32 lteMacGetDlHeadLength(FSM_PKT *skb){	//
    2c14:	94 21 ff d0 	stwu    r1,-48(r1)
    2c18:	7c 08 02 a6 	mflr    r0
    2c1c:	bf 21 00 14 	stmw    r25,20(r1)
    2c20:	7c 7c 1b 78 	mr      r28,r3
	FIN(lteMacGetDlHeadLength());

	u32 m_e,m_lcid,m_f;

	u32 last_len=0,subhead_7bit_len=0,subhead_15bit_len=0,from_len=1;	//20140626//type
	MAC_SDU_subhead_15bit *m_15bit_subhead=(MAC_SDU_subhead_15bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_15bit));	//20140430
    2c24:	38 60 00 03 	li      r3,3
/**
 * @function: calculate the length of the head of the downlink MAC PDU
 * @param skb: the sk_buff contains the PDU from SRIO layer
 * @return: the length of the head
 */
u32 lteMacGetDlHeadLength(FSM_PKT *skb){	//
    2c28:	90 01 00 34 	stw     r0,52(r1)
	FIN(lteMacGetDlHeadLength());

	u32 m_e,m_lcid,m_f;

	u32 last_len=0,subhead_7bit_len=0,subhead_15bit_len=0,from_len=1;	//20140626//type
	MAC_SDU_subhead_15bit *m_15bit_subhead=(MAC_SDU_subhead_15bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_15bit));	//20140430
    2c2c:	48 00 00 01 	bl      2c2c <lteMacGetDlHeadLength+0x18>
    2c30:	7c 79 1b 78 	mr      r25,r3
	MAC_SDU_subhead_last *fixed_subhead=(MAC_SDU_subhead_last*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_last));	//20140430
    2c34:	38 60 00 01 	li      r3,1
    2c38:	48 00 00 01 	bl      2c38 <lteMacGetDlHeadLength+0x24>
    2c3c:	7c 7d 1b 78 	mr      r29,r3
	MAC_SDU_subhead_7bit *m_7bit_subhead=(MAC_SDU_subhead_7bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_7bit));	//20140430
    2c40:	38 60 00 02 	li      r3,2
    2c44:	48 00 00 01 	bl      2c44 <lteMacGetDlHeadLength+0x30>

	fsm_mem_set(m_15bit_subhead,0,sizeof(MAC_SDU_subhead_15bit));	//20140430
    2c48:	38 80 00 00 	li      r4,0
	u32 m_e,m_lcid,m_f;

	u32 last_len=0,subhead_7bit_len=0,subhead_15bit_len=0,from_len=1;	//20140626//type
	MAC_SDU_subhead_15bit *m_15bit_subhead=(MAC_SDU_subhead_15bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_15bit));	//20140430
	MAC_SDU_subhead_last *fixed_subhead=(MAC_SDU_subhead_last*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_last));	//20140430
	MAC_SDU_subhead_7bit *m_7bit_subhead=(MAC_SDU_subhead_7bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_7bit));	//20140430
    2c4c:	7c 7a 1b 78 	mr      r26,r3

	fsm_mem_set(m_15bit_subhead,0,sizeof(MAC_SDU_subhead_15bit));	//20140430
    2c50:	38 a0 00 03 	li      r5,3
    2c54:	7f 23 cb 78 	mr      r3,r25
    2c58:	48 00 00 01 	bl      2c58 <lteMacGetDlHeadLength+0x44>
	fsm_mem_set(fixed_subhead,0,sizeof(MAC_SDU_subhead_last));	//20140430
    2c5c:	38 80 00 00 	li      r4,0
    2c60:	38 a0 00 01 	li      r5,1
    2c64:	7f a3 eb 78 	mr      r3,r29
    2c68:	48 00 00 01 	bl      2c68 <lteMacGetDlHeadLength+0x54>
	fsm_mem_set(m_7bit_subhead,0,sizeof(MAC_SDU_subhead_7bit));	//20140430
    2c6c:	38 80 00 00 	li      r4,0
    2c70:	38 a0 00 02 	li      r5,2
    2c74:	7f 43 d3 78 	mr      r3,r26
    2c78:	48 00 00 01 	bl      2c78 <lteMacGetDlHeadLength+0x64>
	
	last_len=sizeof(MAC_SDU_subhead_last);
	subhead_7bit_len=sizeof(MAC_SDU_subhead_7bit);
	subhead_15bit_len=sizeof(MAC_SDU_subhead_15bit);
	fsm_mem_cpy(fixed_subhead,skb->data+from_len,last_len);	//20140626//type
    2c7c:	80 9c 00 94 	lwz     r4,148(r28)
    2c80:	7f a3 eb 78 	mr      r3,r29
    2c84:	38 84 00 01 	addi    r4,r4,1
    2c88:	38 a0 00 01 	li      r5,1
    2c8c:	48 00 00 01 	bl      2c8c <lteMacGetDlHeadLength+0x78>
	m_e=fixed_subhead->m_lcid_e_r_r>>5;
    2c90:	8b fd 00 00 	lbz     r31,0(r29)
	//20140626
	while(m_e==1){		//
    2c94:	57 e0 d9 7e 	rlwinm  r0,r31,27,5,31
    2c98:	2f 80 00 01 	cmpwi   cr7,r0,1
    2c9c:	40 9e 01 98 	bne-    cr7,2e34 <lteMacGetDlHeadLength+0x220>
    2ca0:	3f 60 00 00 	lis     r27,0
    2ca4:	3b c0 00 01 	li      r30,1
    2ca8:	3b 7b 01 58 	addi    r27,r27,344
    2cac:	48 00 00 54 	b       2d00 <lteMacGetDlHeadLength+0xec>
		m_lcid=(fixed_subhead->m_lcid_e_r_r)&31;
		
		fsm_printf("[HEXI]LCID IN GETTING HEAD LENGTH AND LENGTH OF HEAD:%d,%d\n",m_lcid,from_len);
		
		switch(m_lcid){
    2cb0:	2f 9f 00 1c 	cmpwi   cr7,r31,28
    2cb4:	41 9e 00 80 	beq-    cr7,2d34 <lteMacGetDlHeadLength+0x120>
			break;
		case CONTENTION_RESOLUTION_LCID :
			from_len=from_len+last_len;
			break;
		default:
			fsm_mem_cpy(m_7bit_subhead,skb->data+from_len,subhead_7bit_len);
    2cb8:	80 9c 00 94 	lwz     r4,148(r28)
    2cbc:	7f 43 d3 78 	mr      r3,r26
    2cc0:	38 a0 00 02 	li      r5,2
    2cc4:	7c 84 f2 14 	add     r4,r4,r30
    2cc8:	48 00 00 01 	bl      2cc8 <lteMacGetDlHeadLength+0xb4>
			m_f=m_7bit_subhead->m_f_l>>7;
    2ccc:	88 1a 00 01 	lbz     r0,1(r26)
			if(m_f==1){
    2cd0:	54 09 c9 ff 	rlwinm. r9,r0,25,7,31
    2cd4:	40 82 00 f0 	bne-    2dc4 <lteMacGetDlHeadLength+0x1b0>
				from_len=from_len+subhead_15bit_len;
			}
			else{
				from_len=from_len+subhead_7bit_len;
    2cd8:	3b de 00 02 	addi    r30,r30,2
			}
			break;
		}
		fsm_mem_cpy(fixed_subhead,skb->data+from_len,last_len);
    2cdc:	80 9c 00 94 	lwz     r4,148(r28)
    2ce0:	7f a3 eb 78 	mr      r3,r29
    2ce4:	38 a0 00 01 	li      r5,1
    2ce8:	7c 84 f2 14 	add     r4,r4,r30
    2cec:	48 00 00 01 	bl      2cec <lteMacGetDlHeadLength+0xd8>
		m_e=fixed_subhead->m_lcid_e_r_r>>5;		//20140626
    2cf0:	8b fd 00 00 	lbz     r31,0(r29)
	subhead_7bit_len=sizeof(MAC_SDU_subhead_7bit);
	subhead_15bit_len=sizeof(MAC_SDU_subhead_15bit);
	fsm_mem_cpy(fixed_subhead,skb->data+from_len,last_len);	//20140626//type
	m_e=fixed_subhead->m_lcid_e_r_r>>5;
	//20140626
	while(m_e==1){		//
    2cf4:	57 e0 d9 7e 	rlwinm  r0,r31,27,5,31
    2cf8:	2f 80 00 01 	cmpwi   cr7,r0,1
    2cfc:	40 9e 00 60 	bne-    cr7,2d5c <lteMacGetDlHeadLength+0x148>
		m_lcid=(fixed_subhead->m_lcid_e_r_r)&31;
    2d00:	57 ff 06 fe 	clrlwi  r31,r31,27
		
		fsm_printf("[HEXI]LCID IN GETTING HEAD LENGTH AND LENGTH OF HEAD:%d,%d\n",m_lcid,from_len);
    2d04:	7f 63 db 78 	mr      r3,r27
    2d08:	7f e4 fb 78 	mr      r4,r31
    2d0c:	7f c5 f3 78 	mr      r5,r30
    2d10:	48 00 00 01 	bl      2d10 <lteMacGetDlHeadLength+0xfc>
		
		switch(m_lcid){
    2d14:	2f 9f 00 1d 	cmpwi   cr7,r31,29
    2d18:	41 9e 00 1c 	beq-    cr7,2d34 <lteMacGetDlHeadLength+0x120>
    2d1c:	2b 9f 00 1d 	cmplwi  cr7,r31,29
    2d20:	40 bd ff 90 	ble-    cr7,2cb0 <lteMacGetDlHeadLength+0x9c>
    2d24:	2f 9f 00 1e 	cmpwi   cr7,r31,30
    2d28:	41 9e 00 0c 	beq-    cr7,2d34 <lteMacGetDlHeadLength+0x120>
    2d2c:	2f 9f 00 1f 	cmpwi   cr7,r31,31
    2d30:	40 9e ff 88 	bne+    cr7,2cb8 <lteMacGetDlHeadLength+0xa4>
			else{
				from_len=from_len+subhead_7bit_len;
			}
			break;
		}
		fsm_mem_cpy(fixed_subhead,skb->data+from_len,last_len);
    2d34:	80 9c 00 94 	lwz     r4,148(r28)
			break;
		case TIMING_ADVANCE_LCID :
			from_len=from_len+last_len;
			break;
		case CONTENTION_RESOLUTION_LCID :
			from_len=from_len+last_len;
    2d38:	3b de 00 01 	addi    r30,r30,1
			else{
				from_len=from_len+subhead_7bit_len;
			}
			break;
		}
		fsm_mem_cpy(fixed_subhead,skb->data+from_len,last_len);
    2d3c:	7f a3 eb 78 	mr      r3,r29
    2d40:	7c 84 f2 14 	add     r4,r4,r30
    2d44:	38 a0 00 01 	li      r5,1
    2d48:	48 00 00 01 	bl      2d48 <lteMacGetDlHeadLength+0x134>
		m_e=fixed_subhead->m_lcid_e_r_r>>5;		//20140626
    2d4c:	8b fd 00 00 	lbz     r31,0(r29)
	subhead_7bit_len=sizeof(MAC_SDU_subhead_7bit);
	subhead_15bit_len=sizeof(MAC_SDU_subhead_15bit);
	fsm_mem_cpy(fixed_subhead,skb->data+from_len,last_len);	//20140626//type
	m_e=fixed_subhead->m_lcid_e_r_r>>5;
	//20140626
	while(m_e==1){		//
    2d50:	57 e0 d9 7e 	rlwinm  r0,r31,27,5,31
    2d54:	2f 80 00 01 	cmpwi   cr7,r0,1
    2d58:	41 9e ff a8 	beq+    cr7,2d00 <lteMacGetDlHeadLength+0xec>
			break;
		}
		fsm_mem_cpy(fixed_subhead,skb->data+from_len,last_len);
		m_e=fixed_subhead->m_lcid_e_r_r>>5;		//20140626
	}
		m_lcid=(fixed_subhead->m_lcid_e_r_r)&31;
    2d5c:	57 ff 06 fe 	clrlwi  r31,r31,27
		
		fsm_printf("[HEXI]LCID IN GETTING HEAD LENGTH AND LENGTH OF HEAD:%d,%d\n",m_lcid,from_len);
    2d60:	7f 63 db 78 	mr      r3,r27
    2d64:	7f e4 fb 78 	mr      r4,r31
    2d68:	7f c5 f3 78 	mr      r5,r30
    2d6c:	48 00 00 01 	bl      2d6c <lteMacGetDlHeadLength+0x158>
		
	switch(m_lcid){		//while
    2d70:	2f 9f 00 1d 	cmpwi   cr7,r31,29
		break;
	case DRX_LCID :
		from_len=from_len+last_len;
		break;
	case TIMING_ADVANCE_LCID :
		from_len=from_len+last_len;
    2d74:	3b 7e 00 01 	addi    r27,r30,1
	}
		m_lcid=(fixed_subhead->m_lcid_e_r_r)&31;
		
		fsm_printf("[HEXI]LCID IN GETTING HEAD LENGTH AND LENGTH OF HEAD:%d,%d\n",m_lcid,from_len);
		
	switch(m_lcid){		//while
    2d78:	41 9e 00 1c 	beq-    cr7,2d94 <lteMacGetDlHeadLength+0x180>
    2d7c:	2b 9f 00 1d 	cmplwi  cr7,r31,29
    2d80:	40 9d 00 4c 	ble-    cr7,2dcc <lteMacGetDlHeadLength+0x1b8>
    2d84:	2f 9f 00 1e 	cmpwi   cr7,r31,30
    2d88:	41 9e 00 0c 	beq-    cr7,2d94 <lteMacGetDlHeadLength+0x180>
    2d8c:	2f 9f 00 1f 	cmpwi   cr7,r31,31
    2d90:	40 be 00 44 	bne+    cr7,2dd4 <lteMacGetDlHeadLength+0x1c0>
		
			from_len=from_len+subhead_7bit_len;
		}
		break;
	}
	fsm_mem_free(m_15bit_subhead);
    2d94:	7f 23 cb 78 	mr      r3,r25
    2d98:	48 00 00 01 	bl      2d98 <lteMacGetDlHeadLength+0x184>
	fsm_mem_free(fixed_subhead);
    2d9c:	7f a3 eb 78 	mr      r3,r29
    2da0:	48 00 00 01 	bl      2da0 <lteMacGetDlHeadLength+0x18c>
	fsm_mem_free(m_7bit_subhead);
    2da4:	7f 43 d3 78 	mr      r3,r26
    2da8:	48 00 00 01 	bl      2da8 <lteMacGetDlHeadLength+0x194>
	FRET(from_len);
}
    2dac:	80 01 00 34 	lwz     r0,52(r1)
    2db0:	7f 63 db 78 	mr      r3,r27
    2db4:	bb 21 00 14 	lmw     r25,20(r1)
    2db8:	7c 08 03 a6 	mtlr    r0
    2dbc:	38 21 00 30 	addi    r1,r1,48
    2dc0:	4e 80 00 20 	blr
			break;
		default:
			fsm_mem_cpy(m_7bit_subhead,skb->data+from_len,subhead_7bit_len);
			m_f=m_7bit_subhead->m_f_l>>7;
			if(m_f==1){
				from_len=from_len+subhead_15bit_len;
    2dc4:	3b de 00 03 	addi    r30,r30,3
    2dc8:	4b ff ff 14 	b       2cdc <lteMacGetDlHeadLength+0xc8>
	}
		m_lcid=(fixed_subhead->m_lcid_e_r_r)&31;
		
		fsm_printf("[HEXI]LCID IN GETTING HEAD LENGTH AND LENGTH OF HEAD:%d,%d\n",m_lcid,from_len);
		
	switch(m_lcid){		//while
    2dcc:	2f 9f 00 1c 	cmpwi   cr7,r31,28
    2dd0:	41 be ff c4 	beq-    cr7,2d94 <lteMacGetDlHeadLength+0x180>
		break;
	case CONTENTION_RESOLUTION_LCID :
		from_len=from_len+last_len;
		break;
	default:
		fsm_mem_cpy(m_7bit_subhead,skb->data+from_len,subhead_7bit_len);
    2dd4:	80 9c 00 94 	lwz     r4,148(r28)
    2dd8:	7f 43 d3 78 	mr      r3,r26
    2ddc:	38 a0 00 02 	li      r5,2
    2de0:	7c 84 f2 14 	add     r4,r4,r30
    2de4:	48 00 00 01 	bl      2de4 <lteMacGetDlHeadLength+0x1d0>
		m_f=m_7bit_subhead->m_f_l>>7;
    2de8:	88 1a 00 01 	lbz     r0,1(r26)
		if(m_f==1){
    2dec:	54 09 c9 ff 	rlwinm. r9,r0,25,7,31
    2df0:	40 82 00 54 	bne-    2e44 <lteMacGetDlHeadLength+0x230>
		
			from_len=from_len+subhead_15bit_len;
		}
		else{
			
			fsm_printf("[HEXI]COMPLEX 7 BIT SUBHEAD!\n");
    2df4:	3c 60 00 00 	lis     r3,0
    2df8:	38 63 01 b4 	addi    r3,r3,436
    2dfc:	48 00 00 01 	bl      2dfc <lteMacGetDlHeadLength+0x1e8>
		
			from_len=from_len+subhead_7bit_len;
		}
		break;
	}
	fsm_mem_free(m_15bit_subhead);
    2e00:	7f 23 cb 78 	mr      r3,r25
    2e04:	48 00 00 01 	bl      2e04 <lteMacGetDlHeadLength+0x1f0>
	fsm_mem_free(fixed_subhead);
    2e08:	7f a3 eb 78 	mr      r3,r29
    2e0c:	48 00 00 01 	bl      2e0c <lteMacGetDlHeadLength+0x1f8>
	fsm_mem_free(m_7bit_subhead);
    2e10:	7f 43 d3 78 	mr      r3,r26
    2e14:	48 00 00 01 	bl      2e14 <lteMacGetDlHeadLength+0x200>
	FRET(from_len);
}
    2e18:	80 01 00 34 	lwz     r0,52(r1)
		}
		else{
			
			fsm_printf("[HEXI]COMPLEX 7 BIT SUBHEAD!\n");
		
			from_len=from_len+subhead_7bit_len;
    2e1c:	3b 7e 00 02 	addi    r27,r30,2
	}
	fsm_mem_free(m_15bit_subhead);
	fsm_mem_free(fixed_subhead);
	fsm_mem_free(m_7bit_subhead);
	FRET(from_len);
}
    2e20:	7c 08 03 a6 	mtlr    r0
    2e24:	7f 63 db 78 	mr      r3,r27
    2e28:	bb 21 00 14 	lmw     r25,20(r1)
    2e2c:	38 21 00 30 	addi    r1,r1,48
    2e30:	4e 80 00 20 	blr
    2e34:	3f 60 00 00 	lis     r27,0
u32 lteMacGetDlHeadLength(FSM_PKT *skb){	//
	FIN(lteMacGetDlHeadLength());

	u32 m_e,m_lcid,m_f;

	u32 last_len=0,subhead_7bit_len=0,subhead_15bit_len=0,from_len=1;	//20140626//type
    2e38:	3b c0 00 01 	li      r30,1
    2e3c:	3b 7b 01 58 	addi    r27,r27,344
    2e40:	4b ff ff 1c 	b       2d5c <lteMacGetDlHeadLength+0x148>
	default:
		fsm_mem_cpy(m_7bit_subhead,skb->data+from_len,subhead_7bit_len);
		m_f=m_7bit_subhead->m_f_l>>7;
		if(m_f==1){
			
			fsm_printf("[HEXI]COMPLEX 15 BIT SUBHEAD!\n");
    2e44:	3c 60 00 00 	lis     r3,0
    2e48:	38 63 01 94 	addi    r3,r3,404
    2e4c:	48 00 00 01 	bl      2e4c <lteMacGetDlHeadLength+0x238>
		
			from_len=from_len+subhead_15bit_len;
    2e50:	3b 7e 00 03 	addi    r27,r30,3
    2e54:	4b ff ff 40 	b       2d94 <lteMacGetDlHeadLength+0x180>

00002e58 <Pdcch_c_rnti>:
/**
 * @function: exclude the information in PCH, BCCH in the decomplexing to offer the result whether the MSG4 is successful
 * @param c_rnti: rnti in the PHY-T-MAC-ICI
 */

void Pdcch_c_rnti(unsigned short c_rnti){//PCH,BCCHMSG4
    2e58:	94 21 ff f0 	stwu    r1,-16(r1)
    2e5c:	7c 08 02 a6 	mflr    r0
    2e60:	93 e1 00 0c 	stw     r31,12(r1)
    2e64:	7c 7f 1b 78 	mr      r31,r3
    2e68:	90 01 00 14 	stw     r0,20(r1)
	FIN(Pdcch_c_rnti(unsigned short c_rnti));
	SV_PTR_GET(mac_sv);
    2e6c:	48 00 00 01 	bl      2e6c <Pdcch_c_rnti+0x14>
	if(SV(sendmsg3)==1){//msg3
    2e70:	80 03 01 ec 	lwz     r0,492(r3)
    2e74:	2f 80 00 01 	cmpwi   cr7,r0,1
    2e78:	41 9e 00 20 	beq-    cr7,2e98 <Pdcch_c_rnti+0x40>
			fsm_schedule_self(0, ContentionResolution_Fail );//3
			//fsm_printf("UE MAC Pdcch_c_rnti:Contention Resolution fail\n");
		}
	}
	else
		SV(pdcch_rnti)=0;
    2e7c:	38 00 00 00 	li      r0,0
    2e80:	90 03 01 f0 	stw     r0,496(r3)
	FOUT;
}
    2e84:	80 01 00 14 	lwz     r0,20(r1)
    2e88:	83 e1 00 0c 	lwz     r31,12(r1)
    2e8c:	38 21 00 10 	addi    r1,r1,16
    2e90:	7c 08 03 a6 	mtlr    r0
    2e94:	4e 80 00 20 	blr

void Pdcch_c_rnti(unsigned short c_rnti){//PCH,BCCHMSG4
	FIN(Pdcch_c_rnti(unsigned short c_rnti));
	SV_PTR_GET(mac_sv);
	if(SV(sendmsg3)==1){//msg3
		if((c_rnti==SV(C_RNTI)) && SV(C_RNTI)!=0)//PDCCHC_RNTI
    2e98:	a1 23 00 00 	lhz     r9,0(r3)
    2e9c:	7f 89 f8 00 	cmpw    cr7,r9,r31
    2ea0:	41 9e 00 24 	beq-    cr7,2ec4 <Pdcch_c_rnti+0x6c>
			{
				fsm_schedule_self(0, Contention_Success );//3//3GPPP121 	
				//fsm_printf("UE MAC Pdcch_c_rnti:Contention Resolution successfully\n");
			}				
		}
		else if ((c_rnti !=SV(C_RNTI)) && SV(C_RNTI)!=0){//PDCCHCRNTI
    2ea4:	2f 89 00 00 	cmpwi   cr7,r9,0
    2ea8:	41 9e ff dc 	beq+    cr7,2e84 <Pdcch_c_rnti+0x2c>
			SV(pdcch_rnti)=0;//0
    2eac:	38 00 00 00 	li      r0,0
    2eb0:	90 03 01 f0 	stw     r0,496(r3)
			fsm_schedule_self(0, ContentionResolution_Fail );//3
    2eb4:	38 80 00 05 	li      r4,5
    2eb8:	38 60 00 00 	li      r3,0
    2ebc:	48 00 00 01 	bl      2ebc <Pdcch_c_rnti+0x64>
    2ec0:	4b ff ff c4 	b       2e84 <Pdcch_c_rnti+0x2c>

void Pdcch_c_rnti(unsigned short c_rnti){//PCH,BCCHMSG4
	FIN(Pdcch_c_rnti(unsigned short c_rnti));
	SV_PTR_GET(mac_sv);
	if(SV(sendmsg3)==1){//msg3
		if((c_rnti==SV(C_RNTI)) && SV(C_RNTI)!=0)//PDCCHC_RNTI
    2ec4:	2f 89 00 00 	cmpwi   cr7,r9,0
    2ec8:	41 be ff bc 	beq-    cr7,2e84 <Pdcch_c_rnti+0x2c>
		{
			SV(pdcch_rnti)=1;//1
			//if((SV(RA_Type.ra_type)==1) &&SV(CRTimer.flag)==true)//PDCCH
			if(SV(CRTimer.flag)==true)	//test,for struct RA_Type in the last row is unkown
    2ecc:	89 23 01 74 	lbz     r9,372(r3)
	FIN(Pdcch_c_rnti(unsigned short c_rnti));
	SV_PTR_GET(mac_sv);
	if(SV(sendmsg3)==1){//msg3
		if((c_rnti==SV(C_RNTI)) && SV(C_RNTI)!=0)//PDCCHC_RNTI
		{
			SV(pdcch_rnti)=1;//1
    2ed0:	90 03 01 f0 	stw     r0,496(r3)
			//if((SV(RA_Type.ra_type)==1) &&SV(CRTimer.flag)==true)//PDCCH
			if(SV(CRTimer.flag)==true)	//test,for struct RA_Type in the last row is unkown
    2ed4:	2f 89 00 00 	cmpwi   cr7,r9,0
    2ed8:	41 9e ff ac 	beq+    cr7,2e84 <Pdcch_c_rnti+0x2c>
			{
				fsm_schedule_self(0, Contention_Success );//3//3GPPP121 	
    2edc:	38 80 00 06 	li      r4,6
    2ee0:	38 60 00 00 	li      r3,0
    2ee4:	48 00 00 01 	bl      2ee4 <Pdcch_c_rnti+0x8c>
    2ee8:	4b ff ff 9c 	b       2e84 <Pdcch_c_rnti+0x2c>

00002eec <decomplexUeDataPdu>:

/**
 * @function: decomplex MAC SDU,along with MAC control elements, into MAC PDU
 * @param skb: the sk_buff contains the data of the SDU from RLC layer
 */
void decomplexUeDataPdu(FSM_PKT *skb){		//  
    2eec:	94 21 ff a0 	stwu    r1,-96(r1)
    2ef0:	7c 08 02 a6 	mflr    r0
    2ef4:	bd c1 00 18 	stmw    r14,24(r1)
    2ef8:	7c 7c 1b 78 	mr      r28,r3
	u32 len;	//,
	char m_type;	//type
	
	u32 continue_flag=1,padding_flag=0;	//padding
	u32 numb=0,from_len=0,head_len,sdu_len=0;	//;;;
	MAC_SDU_subhead_15bit *m_15bit_subhead=(MAC_SDU_subhead_15bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_15bit));	//20140430
    2efc:	38 60 00 03 	li      r3,3

/**
 * @function: decomplex MAC SDU,along with MAC control elements, into MAC PDU
 * @param skb: the sk_buff contains the data of the SDU from RLC layer
 */
void decomplexUeDataPdu(FSM_PKT *skb){		//  
    2f00:	90 01 00 64 	stw     r0,100(r1)
	u32 len;	//,
	char m_type;	//type
	
	u32 continue_flag=1,padding_flag=0;	//padding
	u32 numb=0,from_len=0,head_len,sdu_len=0;	//;;;
	MAC_SDU_subhead_15bit *m_15bit_subhead=(MAC_SDU_subhead_15bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_15bit));	//20140430
    2f04:	48 00 00 01 	bl      2f04 <decomplexUeDataPdu+0x18>
    2f08:	7c 77 1b 78 	mr      r23,r3
	MAC_SDU_subhead_last *m_fixed_subhead=(MAC_SDU_subhead_last*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_last));	//20140430
    2f0c:	38 60 00 01 	li      r3,1
    2f10:	48 00 00 01 	bl      2f10 <decomplexUeDataPdu+0x24>
    2f14:	7c 78 1b 78 	mr      r24,r3
	MAC_SDU_subhead_7bit *m_7bit_subhead=(MAC_SDU_subhead_7bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_7bit));	//20140430
    2f18:	38 60 00 02 	li      r3,2
    2f1c:	48 00 00 01 	bl      2f1c <decomplexUeDataPdu+0x30>
    2f20:	7c 7a 1b 78 	mr      r26,r3
	MAC_SH_padding *m_padding_subhead=(MAC_SH_padding*)fsm_mem_alloc(sizeof(MAC_SH_padding));	//20140430
    2f24:	38 60 00 01 	li      r3,1
    2f28:	48 00 00 01 	bl      2f28 <decomplexUeDataPdu+0x3c>
    2f2c:	7c 7b 1b 78 	mr      r27,r3
	MAC_CE_content_resolution_identity *m_content_resolution=(MAC_CE_content_resolution_identity*)fsm_mem_alloc(sizeof(MAC_CE_content_resolution_identity));	//20140430
    2f30:	38 60 00 06 	li      r3,6
    2f34:	48 00 00 01 	bl      2f34 <decomplexUeDataPdu+0x48>
    2f38:	7c 76 1b 78 	mr      r22,r3
	MAC_CE_time_advance *m_time_advance=(MAC_CE_time_advance*)fsm_mem_alloc(sizeof(MAC_CE_time_advance));	//20140430
    2f3c:	38 60 00 01 	li      r3,1
    2f40:	48 00 00 01 	bl      2f40 <decomplexUeDataPdu+0x54>
    2f44:	7c 79 1b 78 	mr      r25,r3
	MACtoRLC_IciMsg *m_rlc_type2_icimsg=(MACtoRLC_IciMsg*)fsm_mem_alloc(sizeof(MACtoRLC_IciMsg));		//20140430	//20140430
    2f48:	38 60 00 07 	li      r3,7
    2f4c:	48 00 00 01 	bl      2f4c <decomplexUeDataPdu+0x60>
    2f50:	7c 7d 1b 78 	mr      r29,r3
	PHYadaptertoMAC_IciMsg *m_phy_ici=(PHYadaptertoMAC_IciMsg*)fsm_mem_alloc(sizeof(PHYadaptertoMAC_IciMsg));
    2f54:	38 60 00 07 	li      r3,7
    2f58:	48 00 00 01 	bl      2f58 <decomplexUeDataPdu+0x6c>
    2f5c:	7c 7f 1b 78 	mr      r31,r3

	SV_PTR_GET(mac_sv);
    2f60:	48 00 00 01 	bl      2f60 <decomplexUeDataPdu+0x74>
    2f64:	7c 7e 1b 78 	mr      r30,r3
	
	fsm_mem_set(m_15bit_subhead,0,sizeof(MAC_SDU_subhead_15bit));	//20140430
    2f68:	38 80 00 00 	li      r4,0
    2f6c:	38 a0 00 03 	li      r5,3
    2f70:	7e e3 bb 78 	mr      r3,r23
    2f74:	48 00 00 01 	bl      2f74 <decomplexUeDataPdu+0x88>
	fsm_mem_set(m_fixed_subhead,0,sizeof(MAC_SDU_subhead_last));	//20140430
    2f78:	38 80 00 00 	li      r4,0
    2f7c:	38 a0 00 01 	li      r5,1
    2f80:	7f 03 c3 78 	mr      r3,r24
    2f84:	48 00 00 01 	bl      2f84 <decomplexUeDataPdu+0x98>
	fsm_mem_set(m_7bit_subhead,0,sizeof(MAC_SDU_subhead_7bit));	//20140430
    2f88:	38 80 00 00 	li      r4,0
    2f8c:	38 a0 00 02 	li      r5,2
    2f90:	7f 43 d3 78 	mr      r3,r26
    2f94:	48 00 00 01 	bl      2f94 <decomplexUeDataPdu+0xa8>
	fsm_mem_set(m_content_resolution,0,sizeof(MAC_CE_content_resolution_identity));	//20140430
    2f98:	38 80 00 00 	li      r4,0
    2f9c:	38 a0 00 06 	li      r5,6
    2fa0:	7e c3 b3 78 	mr      r3,r22
    2fa4:	48 00 00 01 	bl      2fa4 <decomplexUeDataPdu+0xb8>
	fsm_mem_set(m_time_advance,0,sizeof(MAC_CE_time_advance));	//20140430
    2fa8:	38 80 00 00 	li      r4,0
    2fac:	38 a0 00 01 	li      r5,1
    2fb0:	7f 23 cb 78 	mr      r3,r25
    2fb4:	48 00 00 01 	bl      2fb4 <decomplexUeDataPdu+0xc8>
	fsm_mem_set(m_rlc_type2_icimsg,0,sizeof(MACtoRLC_IciMsg));	//20140430
    2fb8:	38 80 00 00 	li      r4,0
    2fbc:	38 a0 00 07 	li      r5,7
    2fc0:	7f a3 eb 78 	mr      r3,r29
    2fc4:	48 00 00 01 	bl      2fc4 <decomplexUeDataPdu+0xd8>
	fsm_mem_set(m_padding_subhead,0,sizeof(MAC_SH_padding));	//20140430
    2fc8:	38 80 00 00 	li      r4,0
    2fcc:	38 a0 00 01 	li      r5,1
    2fd0:	7f 63 db 78 	mr      r3,r27
    2fd4:	48 00 00 01 	bl      2fd4 <decomplexUeDataPdu+0xe8>
	fsm_mem_set(m_phy_ici,0,sizeof(PHYadaptertoMAC_IciMsg));
    2fd8:	38 80 00 00 	li      r4,0
    2fdc:	38 a0 00 07 	li      r5,7
    2fe0:	7f e3 fb 78 	mr      r3,r31
    2fe4:	48 00 00 01 	bl      2fe4 <decomplexUeDataPdu+0xf8>
    //PHYICI  HQ 20140502

	/*
	 * for test
	 */
	SV(pkt_num_downlink)=SV(pkt_num_downlink)+1;
    2fe8:	81 3e 02 10 	lwz     r9,528(r30)


	len=sizeof(PHYadaptertoMAC_IciMsg);
	fsm_mem_cpy(m_phy_ici,skb->head,len);
    2fec:	7f e3 fb 78 	mr      r3,r31
    //PHYICI  HQ 20140502

	/*
	 * for test
	 */
	SV(pkt_num_downlink)=SV(pkt_num_downlink)+1;
    2ff0:	38 09 00 01 	addi    r0,r9,1
    2ff4:	90 1e 02 10 	stw     r0,528(r30)


	len=sizeof(PHYadaptertoMAC_IciMsg);
	fsm_mem_cpy(m_phy_ici,skb->head,len);
    2ff8:	38 a0 00 07 	li      r5,7
    2ffc:	80 9c 00 90 	lwz     r4,144(r28)
    3000:	48 00 00 01 	bl      3000 <decomplexUeDataPdu+0x114>
	if(m_phy_ici->tcid==BCH){
    3004:	8a bf 00 00 	lbz     r21,0(r31)
    3008:	2f 95 00 01 	cmpwi   cr7,r21,1
    300c:	41 9e 03 44 	beq-    cr7,3350 <decomplexUeDataPdu+0x464>
		fsm_mem_free(m_rlc_type2_icimsg);
		fsm_mem_free(m_phy_ici);
		fsm_mem_free(m_fixed_subhead);
		FOUT;
	}
	if(m_phy_ici->tcid==PCH){
    3010:	2f 95 00 00 	cmpwi   cr7,r21,0
    3014:	41 9e 00 78 	beq-    cr7,308c <decomplexUeDataPdu+0x1a0>
		fsm_mem_free(m_rlc_type2_icimsg);
		fsm_mem_free(m_phy_ici);
		fsm_mem_free(m_fixed_subhead);
		FOUT;
	}
	if(m_phy_ici->tcid==DLSCH){
    3018:	2f 95 00 02 	cmpwi   cr7,r21,2
    301c:	41 9e 01 20 	beq-    cr7,313c <decomplexUeDataPdu+0x250>
	
	/*
	 * for test
	 */
	 else{
	 	SV(lost_pkt_num_downlink)=SV(lost_pkt_num_downlink)+1;
    3020:	81 3e 02 0c 	lwz     r9,524(r30)
    3024:	38 09 00 01 	addi    r0,r9,1
    3028:	90 1e 02 0c 	stw     r0,524(r30)
	 }
	
   	fsm_mem_free(m_15bit_subhead);
    302c:	7e e3 bb 78 	mr      r3,r23
    3030:	48 00 00 01 	bl      3030 <decomplexUeDataPdu+0x144>
   	fsm_mem_free(m_7bit_subhead);
    3034:	7f 43 d3 78 	mr      r3,r26
    3038:	48 00 00 01 	bl      3038 <decomplexUeDataPdu+0x14c>
   	fsm_mem_free(m_padding_subhead);
    303c:	7f 63 db 78 	mr      r3,r27
    3040:	48 00 00 01 	bl      3040 <decomplexUeDataPdu+0x154>
   	fsm_mem_free(m_content_resolution);
    3044:	7e c3 b3 78 	mr      r3,r22
    3048:	48 00 00 01 	bl      3048 <decomplexUeDataPdu+0x15c>
	fsm_mem_free(m_time_advance);
    304c:	7f 23 cb 78 	mr      r3,r25
    3050:	48 00 00 01 	bl      3050 <decomplexUeDataPdu+0x164>
   	fsm_mem_free(m_rlc_type2_icimsg);
    3054:	7f a3 eb 78 	mr      r3,r29
    3058:	48 00 00 01 	bl      3058 <decomplexUeDataPdu+0x16c>
   	fsm_mem_free(m_phy_ici);
    305c:	7f e3 fb 78 	mr      r3,r31
    3060:	48 00 00 01 	bl      3060 <decomplexUeDataPdu+0x174>
	fsm_mem_free(m_fixed_subhead);
    3064:	7f 03 c3 78 	mr      r3,r24
    3068:	48 00 00 01 	bl      3068 <decomplexUeDataPdu+0x17c>
   	fsm_printf("decomplex function done\n");//testing code
    306c:	3c 60 00 00 	lis     r3,0
    3070:	38 63 03 68 	addi    r3,r3,872
    3074:	48 00 00 01 	bl      3074 <decomplexUeDataPdu+0x188>
	FOUT;
}
    3078:	80 01 00 64 	lwz     r0,100(r1)
    307c:	b9 c1 00 18 	lmw     r14,24(r1)
    3080:	38 21 00 60 	addi    r1,r1,96
    3084:	7c 08 03 a6 	mtlr    r0
    3088:	4e 80 00 20 	blr
		fsm_mem_free(m_fixed_subhead);
		FOUT;
	}
	if(m_phy_ici->tcid==PCH){
		// 
		fsm_printf("recieve PCCH data packet\n");//testing code
    308c:	3c 60 00 00 	lis     r3,0
    3090:	38 63 02 14 	addi    r3,r3,532
    3094:	48 00 00 01 	bl      3094 <decomplexUeDataPdu+0x1a8>
 * @param lcid: identity of the logical channel
 */
void setMACtoRLC_IciMsg(MACtoRLC_IciMsg *ici_msg,PBCH pbch,u32 lcid){	//20140430 MACtoRLC_IciMsg
	FIN(setMACtoRLC_IciMsg());

	SV_PTR_GET(mac_sv);
    3098:	48 00 00 01 	bl      3098 <decomplexUeDataPdu+0x1ac>
	ici_msg->lcid=lcid;
    309c:	9a bd 00 06 	stb     r21,6(r29)
	if(m_phy_ici->tcid==PCH){
		// 
		fsm_printf("recieve PCCH data packet\n");//testing code
		setMACtoRLC_IciMsg(m_rlc_type2_icimsg,PCCH,0);
		len=sizeof(MACtoRLC_IciMsg);
		fsm_mem_cpy(skb->head,m_rlc_type2_icimsg,len);	//MAC TO RLCICISK_buff
    30a0:	38 a0 00 07 	li      r5,7
void setMACtoRLC_IciMsg(MACtoRLC_IciMsg *ici_msg,PBCH pbch,u32 lcid){	//20140430 MACtoRLC_IciMsg
	FIN(setMACtoRLC_IciMsg());

	SV_PTR_GET(mac_sv);
	ici_msg->lcid=lcid;
	ici_msg->pbch=pbch;
    30a4:	38 00 00 01 	li      r0,1
    30a8:	90 1d 00 02 	stw     r0,2(r29)
	if(m_phy_ici->tcid==PCH){
		// 
		fsm_printf("recieve PCCH data packet\n");//testing code
		setMACtoRLC_IciMsg(m_rlc_type2_icimsg,PCCH,0);
		len=sizeof(MACtoRLC_IciMsg);
		fsm_mem_cpy(skb->head,m_rlc_type2_icimsg,len);	//MAC TO RLCICISK_buff
    30ac:	7f a4 eb 78 	mr      r4,r29
	FIN(setMACtoRLC_IciMsg());

	SV_PTR_GET(mac_sv);
	ici_msg->lcid=lcid;
	ici_msg->pbch=pbch;
	ici_msg->rnti=SV(C_RNTI);	
    30b0:	a0 03 00 00 	lhz     r0,0(r3)
    30b4:	b0 1d 00 00 	sth     r0,0(r29)
	if(m_phy_ici->tcid==PCH){
		// 
		fsm_printf("recieve PCCH data packet\n");//testing code
		setMACtoRLC_IciMsg(m_rlc_type2_icimsg,PCCH,0);
		len=sizeof(MACtoRLC_IciMsg);
		fsm_mem_cpy(skb->head,m_rlc_type2_icimsg,len);	//MAC TO RLCICISK_buff
    30b8:	80 7c 00 90 	lwz     r3,144(r28)
    30bc:	48 00 00 01 	bl      30bc <decomplexUeDataPdu+0x1d0>
		//SK_BUFF 
		//fsm_pkt_send(skb,STRM_TO_RLC);

		fsm_pkt_send(newskb,STRM_TO_IPADP);
    30c0:	38 60 00 00 	li      r3,0
    30c4:	38 80 00 07 	li      r4,7
    30c8:	48 00 00 01 	bl      30c8 <decomplexUeDataPdu+0x1dc>

		fsm_printf("[HEXI] packet sent to rlc:len:%d\n",skb->len);
    30cc:	80 9c 00 50 	lwz     r4,80(r28)
    30d0:	3c 60 00 00 	lis     r3,0
    30d4:	38 63 01 f0 	addi    r3,r3,496
    30d8:	48 00 00 01 	bl      30d8 <decomplexUeDataPdu+0x1ec>
		fsm_octets_print(skb->data, skb->len);
    30dc:	80 9c 00 50 	lwz     r4,80(r28)
    30e0:	80 7c 00 94 	lwz     r3,148(r28)
    30e4:	48 00 00 01 	bl      30e4 <decomplexUeDataPdu+0x1f8>
								SV(lost_pkt_num_downlink)=SV(lost_pkt_num_downlink)+1;	//for test
				
								
								
								fsm_schedule_self(0, ContentionResolution_Fail);
								fsm_mem_free(m_15bit_subhead);
    30e8:	7e e3 bb 78 	mr      r3,r23
    30ec:	48 00 00 01 	bl      30ec <decomplexUeDataPdu+0x200>
		   						fsm_mem_free(m_7bit_subhead);
    30f0:	7f 43 d3 78 	mr      r3,r26
    30f4:	48 00 00 01 	bl      30f4 <decomplexUeDataPdu+0x208>
		   						fsm_mem_free(m_padding_subhead);
    30f8:	7f 63 db 78 	mr      r3,r27
    30fc:	48 00 00 01 	bl      30fc <decomplexUeDataPdu+0x210>
		   						fsm_mem_free(m_content_resolution);
    3100:	7e c3 b3 78 	mr      r3,r22
    3104:	48 00 00 01 	bl      3104 <decomplexUeDataPdu+0x218>
								fsm_mem_free(m_time_advance);
    3108:	7f 23 cb 78 	mr      r3,r25
    310c:	48 00 00 01 	bl      310c <decomplexUeDataPdu+0x220>
		   						fsm_mem_free(m_rlc_type2_icimsg);
    3110:	7f a3 eb 78 	mr      r3,r29
    3114:	48 00 00 01 	bl      3114 <decomplexUeDataPdu+0x228>
		   						fsm_mem_free(m_phy_ici);
    3118:	7f e3 fb 78 	mr      r3,r31
    311c:	48 00 00 01 	bl      311c <decomplexUeDataPdu+0x230>
								fsm_mem_free(m_fixed_subhead);
    3120:	7f 03 c3 78 	mr      r3,r24
    3124:	48 00 00 01 	bl      3124 <decomplexUeDataPdu+0x238>
   	fsm_mem_free(m_rlc_type2_icimsg);
   	fsm_mem_free(m_phy_ici);
	fsm_mem_free(m_fixed_subhead);
   	fsm_printf("decomplex function done\n");//testing code
	FOUT;
}
    3128:	80 01 00 64 	lwz     r0,100(r1)
    312c:	b9 c1 00 18 	lmw     r14,24(r1)
    3130:	38 21 00 60 	addi    r1,r1,96
    3134:	7c 08 03 a6 	mtlr    r0
    3138:	4e 80 00 20 	blr
		fsm_mem_free(m_phy_ici);
		fsm_mem_free(m_fixed_subhead);
		FOUT;
	}
	if(m_phy_ici->tcid==DLSCH){
		fsm_printf("recieve DLSCH data packet, \n");//testing code
    313c:	3c 60 00 00 	lis     r3,0
    3140:	38 63 02 30 	addi    r3,r3,560
    3144:	48 00 00 01 	bl      3144 <decomplexUeDataPdu+0x258>
		len=sizeof(char);
		head_len=lteMacGetDlHeadLength(skb);	//SDU
    3148:	7f 83 e3 78 	mr      r3,r28
    314c:	48 00 00 01 	bl      314c <decomplexUeDataPdu+0x260>
		
		//fsm_printf("[HEXI]LENGTH OF HEAD IN DECOMPLEX:%d\n",head_len);
		fsm_mem_cpy(&m_type,skb->data,len);//  HQ 20140502
    3150:	80 9c 00 94 	lwz     r4,148(r28)
    3154:	38 a0 00 01 	li      r5,1
		FOUT;
	}
	if(m_phy_ici->tcid==DLSCH){
		fsm_printf("recieve DLSCH data packet, \n");//testing code
		len=sizeof(char);
		head_len=lteMacGetDlHeadLength(skb);	//SDU
    3158:	7c 73 1b 78 	mr      r19,r3
		
		//fsm_printf("[HEXI]LENGTH OF HEAD IN DECOMPLEX:%d\n",head_len);
		fsm_mem_cpy(&m_type,skb->data,len);//  HQ 20140502
    315c:	38 61 00 08 	addi    r3,r1,8
    3160:	48 00 00 01 	bl      3160 <decomplexUeDataPdu+0x274>
		fsm_printf("[HEXI]TYPE IN DECOMPLEX:%c\n",(m_type+65));
    3164:	88 81 00 08 	lbz     r4,8(r1)
    3168:	3c 60 00 00 	lis     r3,0
    316c:	38 63 02 50 	addi    r3,r3,592
    3170:	38 84 00 41 	addi    r4,r4,65
    3174:	48 00 00 01 	bl      3174 <decomplexUeDataPdu+0x288>
		
		from_len=len;	//()
		if(m_type==RAR_PDU){	//TYPERAR PDU
    3178:	88 01 00 08 	lbz     r0,8(r1)
    317c:	2f 80 00 01 	cmpwi   cr7,r0,1
    3180:	41 9e 03 34 	beq-    cr7,34b4 <decomplexUeDataPdu+0x5c8>
			fsm_mem_free(m_fixed_subhead);
			FOUT; 
		//
		}

		if(m_type==DL_PDU){	//TYPEDL_PDU
    3184:	2f 80 00 02 	cmpwi   cr7,r0,2
    3188:	40 9e fe a4 	bne+    cr7,302c <decomplexUeDataPdu+0x140>
			Pdcch_c_rnti(m_phy_ici->rnti);
    318c:	a0 7f 00 01 	lhz     r3,1(r31)
    3190:	3e 20 00 00 	lis     r17,0
		
		//fsm_printf("[HEXI]LENGTH OF HEAD IN DECOMPLEX:%d\n",head_len);
		fsm_mem_cpy(&m_type,skb->data,len);//  HQ 20140502
		fsm_printf("[HEXI]TYPE IN DECOMPLEX:%c\n",(m_type+65));
		
		from_len=len;	//()
    3194:	3a 80 00 01 	li      r20,1
			FOUT; 
		//
		}

		if(m_type==DL_PDU){	//TYPEDL_PDU
			Pdcch_c_rnti(m_phy_ici->rnti);
    3198:	48 00 00 01 	bl      3198 <decomplexUeDataPdu+0x2ac>
	   		
			fsm_printf("recieve DL_PDU data packet\n");//testing code
    319c:	3c 60 00 00 	lis     r3,0
    31a0:	38 63 02 90 	addi    r3,r3,656
    31a4:	48 00 00 01 	bl      31a4 <decomplexUeDataPdu+0x2b8>
    31a8:	3a 31 02 ac 	addi    r17,r17,684
				switch(lcid){
					case CONTENTION_RESOLUTION_LCID:	//20140428 
						if(SV(CRTimer.flag)==true){  // 	
							fsm_schedule_cancel(SV(CRTimer.timer_sign));  //CR  HQ 20140424
							SV(CRTimer.flag)=false;				//20140626 warning!!!!!
							SV(CRTimer.timer_sign)=NULL;		//20140626//timer_sign
    31ac:	39 c0 00 00 	li      r14,0
	   		
			fsm_printf("recieve DL_PDU data packet\n");//testing code
			while(continue_flag==1)
			{
				len=sizeof(MAC_SH_padding);
				fsm_mem_cpy(m_padding_subhead,skb->data+from_len,len);	//m_padding_subhead
    31b0:	80 9c 00 94 	lwz     r4,148(r28)
    31b4:	38 a0 00 01 	li      r5,1
    31b8:	7f 63 db 78 	mr      r3,r27
    31bc:	7c 84 a2 14 	add     r4,r4,r20
    31c0:	48 00 00 01 	bl      31c0 <decomplexUeDataPdu+0x2d4>
				continue_flag=m_padding_subhead->m_lcid_e_r_r>>5;
    31c4:	8a 5b 00 00 	lbz     r18,0(r27)
				lcid=(m_padding_subhead->m_lcid_e_r_r)&31;
				numb++;
				fsm_printf("[UE MAC]lcid:%d\n",lcid);
    31c8:	7e 23 8b 78 	mr      r3,r17
			while(continue_flag==1)
			{
				len=sizeof(MAC_SH_padding);
				fsm_mem_cpy(m_padding_subhead,skb->data+from_len,len);	//m_padding_subhead
				continue_flag=m_padding_subhead->m_lcid_e_r_r>>5;
				lcid=(m_padding_subhead->m_lcid_e_r_r)&31;
    31cc:	56 55 06 fe 	clrlwi  r21,r18,27
				numb++;
				fsm_printf("[UE MAC]lcid:%d\n",lcid);
    31d0:	7e a4 ab 78 	mr      r4,r21
    31d4:	48 00 00 01 	bl      31d4 <decomplexUeDataPdu+0x2e8>
				switch(lcid){
    31d8:	2f 95 00 1d 	cmpwi   cr7,r21,29
			fsm_printf("recieve DL_PDU data packet\n");//testing code
			while(continue_flag==1)
			{
				len=sizeof(MAC_SH_padding);
				fsm_mem_cpy(m_padding_subhead,skb->data+from_len,len);	//m_padding_subhead
				continue_flag=m_padding_subhead->m_lcid_e_r_r>>5;
    31dc:	56 52 d9 7e 	rlwinm  r18,r18,27,5,31
				lcid=(m_padding_subhead->m_lcid_e_r_r)&31;
				numb++;
				fsm_printf("[UE MAC]lcid:%d\n",lcid);
				switch(lcid){
    31e0:	41 9e 02 94 	beq-    cr7,3474 <decomplexUeDataPdu+0x588>
    31e4:	2b 95 00 1d 	cmplwi  cr7,r21,29
    31e8:	41 9d 01 8c 	bgt-    cr7,3374 <decomplexUeDataPdu+0x488>
    31ec:	2f 95 00 1c 	cmpwi   cr7,r21,28
    31f0:	41 9e 01 a4 	beq-    cr7,3394 <decomplexUeDataPdu+0x4a8>
						break;
					
				}		
			}			
		
			if(lcid>=0&&lcid<11){
    31f4:	2b 95 00 0a 	cmplwi  cr7,r21,10
    31f8:	41 9d 03 30 	bgt-    cr7,3528 <decomplexUeDataPdu+0x63c>
    31fc:	3e 00 00 00 	lis     r16,0
    3200:	3a 10 01 f0 	addi    r16,r16,496
void setMACtoRLC_IciMsg(MACtoRLC_IciMsg *ici_msg,PBCH pbch,u32 lcid){	//20140430 MACtoRLC_IciMsg
	FIN(setMACtoRLC_IciMsg());

	SV_PTR_GET(mac_sv);
	ici_msg->lcid=lcid;
	ici_msg->pbch=pbch;
    3204:	3a 20 00 00 	li      r17,0
    3208:	48 00 00 94 	b       329c <decomplexUeDataPdu+0x3b0>
 * @param lcid: identity of the logical channel
 */
void setMACtoRLC_IciMsg(MACtoRLC_IciMsg *ici_msg,PBCH pbch,u32 lcid){	//20140430 MACtoRLC_IciMsg
	FIN(setMACtoRLC_IciMsg());

	SV_PTR_GET(mac_sv);
    320c:	48 00 00 01 	bl      320c <decomplexUeDataPdu+0x320>
	ici_msg->lcid=lcid;
    3210:	9b dd 00 06 	stb     r30,6(r29)
						fsm_printf("[HEXI] packet sent to rlc:len:%d\n",newskb->len);
						fsm_octets_print(newskb->data, newskb->len);
					}
					else{		//7bit		//20140430
						setMACtoRLC_IciMsg(m_rlc_type2_icimsg,0,lcid);
						from_len=from_len+len;
    3214:	3a 94 00 02 	addi    r20,r20,2
void setMACtoRLC_IciMsg(MACtoRLC_IciMsg *ici_msg,PBCH pbch,u32 lcid){	//20140430 MACtoRLC_IciMsg
	FIN(setMACtoRLC_IciMsg());

	SV_PTR_GET(mac_sv);
	ici_msg->lcid=lcid;
	ici_msg->pbch=pbch;
    3218:	92 3d 00 02 	stw     r17,2(r29)
	ici_msg->rnti=SV(C_RNTI);	
    321c:	a0 03 00 00 	lhz     r0,0(r3)
    3220:	b0 1d 00 00 	sth     r0,0(r29)
						fsm_octets_print(newskb->data, newskb->len);
					}
					else{		//7bit		//20140430
						setMACtoRLC_IciMsg(m_rlc_type2_icimsg,0,lcid);
						from_len=from_len+len;
						sdu_len=(m_7bit_subhead->m_f_l)&127;
    3224:	8a ba 00 01 	lbz     r21,1(r26)
    3228:	56 b5 06 7e 	clrlwi  r21,r21,25
						newskb=fsm_pkt_create(sdu_len+sizeof(MACtoRLC_IciMsg)+SKB_REDUN);	//20140626 //
    322c:	38 75 00 11 	addi    r3,r21,17
    3230:	48 00 00 01 	bl      3230 <decomplexUeDataPdu+0x344>
						fsm_skb_reserve(newskb,sdu_len);
    3234:	7e a4 ab 78 	mr      r4,r21
					}
					else{		//7bit		//20140430
						setMACtoRLC_IciMsg(m_rlc_type2_icimsg,0,lcid);
						from_len=from_len+len;
						sdu_len=(m_7bit_subhead->m_f_l)&127;
						newskb=fsm_pkt_create(sdu_len+sizeof(MACtoRLC_IciMsg)+SKB_REDUN);	//20140626 //
    3238:	7c 7e 1b 78 	mr      r30,r3
						fsm_skb_reserve(newskb,sdu_len);
    323c:	48 00 00 01 	bl      323c <decomplexUeDataPdu+0x350>
						//fsm_skb_put(newskb,sdu_len+sizeof(MACtoRLC_IciMsg));

						len=sizeof(MACtoRLC_IciMsg);
						fsm_mem_cpy(newskb->head,m_rlc_type2_icimsg,len);
    3240:	80 7e 00 90 	lwz     r3,144(r30)
    3244:	38 a0 00 07 	li      r5,7
    3248:	7f a4 eb 78 	mr      r4,r29
    324c:	48 00 00 01 	bl      324c <decomplexUeDataPdu+0x360>

						fsm_mem_cpy(fsm_skb_push(newskb,sdu_len),skb->data+head_len,sdu_len);
    3250:	7e a4 ab 78 	mr      r4,r21
    3254:	7f c3 f3 78 	mr      r3,r30
    3258:	48 00 00 01 	bl      3258 <decomplexUeDataPdu+0x36c>
    325c:	80 9c 00 94 	lwz     r4,148(r28)
    3260:	7e a5 ab 78 	mr      r5,r21
    3264:	7c 84 9a 14 	add     r4,r4,r19
    3268:	48 00 00 01 	bl      3268 <decomplexUeDataPdu+0x37c>
						//fsm_mem_cpy(newskb->data,skb->data+head_len,sdu_len);
						head_len=head_len+sdu_len;
						//fsm_pkt_send(newskb,STRM_TO_RLC);

						fsm_pkt_send(newskb,STRM_TO_IPADP);
    326c:	38 80 00 07 	li      r4,7
    3270:	7f c3 f3 78 	mr      r3,r30
    3274:	48 00 00 01 	bl      3274 <decomplexUeDataPdu+0x388>

						fsm_printf("[HEXI] packet sent to rlc:len:%d\n",newskb->len);
    3278:	80 9e 00 50 	lwz     r4,80(r30)
    327c:	7e 03 83 78 	mr      r3,r16
    3280:	48 00 00 01 	bl      3280 <decomplexUeDataPdu+0x394>
						fsm_octets_print(newskb->data, newskb->len);
    3284:	80 7e 00 94 	lwz     r3,148(r30)
    3288:	80 9e 00 50 	lwz     r4,80(r30)
						len=sizeof(MACtoRLC_IciMsg);
						fsm_mem_cpy(newskb->head,m_rlc_type2_icimsg,len);

						fsm_mem_cpy(fsm_skb_push(newskb,sdu_len),skb->data+head_len,sdu_len);
						//fsm_mem_cpy(newskb->data,skb->data+head_len,sdu_len);
						head_len=head_len+sdu_len;
    328c:	7e 73 aa 14 	add     r19,r19,r21
						//fsm_pkt_send(newskb,STRM_TO_RLC);

						fsm_pkt_send(newskb,STRM_TO_IPADP);

						fsm_printf("[HEXI] packet sent to rlc:len:%d\n",newskb->len);
						fsm_octets_print(newskb->data, newskb->len);
    3290:	48 00 00 01 	bl      3290 <decomplexUeDataPdu+0x3a4>
				}		
			}			
		
			if(lcid>=0&&lcid<11){
				continue_flag=1;
				while(continue_flag==1){
    3294:	2f 92 00 01 	cmpwi   cr7,r18,1
    3298:	40 be fd 94 	bne-    cr7,302c <decomplexUeDataPdu+0x140>
					len=sizeof(MAC_SDU_subhead_7bit);
					fsm_mem_cpy(m_7bit_subhead,skb->data+from_len,len);
    329c:	80 9c 00 94 	lwz     r4,148(r28)
    32a0:	38 a0 00 02 	li      r5,2
    32a4:	7f 43 d3 78 	mr      r3,r26
    32a8:	7c 84 a2 14 	add     r4,r4,r20
    32ac:	48 00 00 01 	bl      32ac <decomplexUeDataPdu+0x3c0>
					continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
					lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
					f_domain=m_7bit_subhead->m_f_l>>7;
    32b0:	88 1a 00 01 	lbz     r0,1(r26)
			if(lcid>=0&&lcid<11){
				continue_flag=1;
				while(continue_flag==1){
					len=sizeof(MAC_SDU_subhead_7bit);
					fsm_mem_cpy(m_7bit_subhead,skb->data+from_len,len);
					continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
    32b4:	8a 5a 00 00 	lbz     r18,0(r26)
					lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
					f_domain=m_7bit_subhead->m_f_l>>7;
					if(f_domain==1){	//15bit		20140430
    32b8:	54 09 c9 ff 	rlwinm. r9,r0,25,7,31
				continue_flag=1;
				while(continue_flag==1){
					len=sizeof(MAC_SDU_subhead_7bit);
					fsm_mem_cpy(m_7bit_subhead,skb->data+from_len,len);
					continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
					lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
    32bc:	56 5e 06 fe 	clrlwi  r30,r18,27
			if(lcid>=0&&lcid<11){
				continue_flag=1;
				while(continue_flag==1){
					len=sizeof(MAC_SDU_subhead_7bit);
					fsm_mem_cpy(m_7bit_subhead,skb->data+from_len,len);
					continue_flag=m_7bit_subhead->m_lcid_e_r_r>>5;
    32c0:	56 52 d9 7e 	rlwinm  r18,r18,27,5,31
					lcid=(m_7bit_subhead->m_lcid_e_r_r)&31;
					f_domain=m_7bit_subhead->m_f_l>>7;
					if(f_domain==1){	//15bit		20140430
    32c4:	41 82 ff 48 	beq+    320c <decomplexUeDataPdu+0x320>
						len=sizeof(MAC_SDU_subhead_15bit);
						fsm_mem_cpy(m_15bit_subhead,skb->data+from_len,len);
    32c8:	80 9c 00 94 	lwz     r4,148(r28)
    32cc:	38 a0 00 03 	li      r5,3
    32d0:	7e e3 bb 78 	mr      r3,r23
    32d4:	7c 84 a2 14 	add     r4,r4,r20
    32d8:	48 00 00 01 	bl      32d8 <decomplexUeDataPdu+0x3ec>
					
						setMACtoRLC_IciMsg(m_rlc_type2_icimsg,0,lcid);	//ICI	

						from_len=from_len+len;
    32dc:	3a 94 00 03 	addi    r20,r20,3
 * @param lcid: identity of the logical channel
 */
void setMACtoRLC_IciMsg(MACtoRLC_IciMsg *ici_msg,PBCH pbch,u32 lcid){	//20140430 MACtoRLC_IciMsg
	FIN(setMACtoRLC_IciMsg());

	SV_PTR_GET(mac_sv);
    32e0:	48 00 00 01 	bl      32e0 <decomplexUeDataPdu+0x3f4>
	ici_msg->lcid=lcid;
    32e4:	9b dd 00 06 	stb     r30,6(r29)
	ici_msg->pbch=pbch;
    32e8:	92 3d 00 02 	stw     r17,2(r29)
	ici_msg->rnti=SV(C_RNTI);	
    32ec:	a0 03 00 00 	lhz     r0,0(r3)
    32f0:	b0 1d 00 00 	sth     r0,0(r29)
					
						setMACtoRLC_IciMsg(m_rlc_type2_icimsg,0,lcid);	//ICI	

						from_len=from_len+len;

						sdu_len=(m_15bit_subhead->m_f_l)&127;
    32f4:	8a b7 00 01 	lbz     r21,1(r23)
						sdu_len=sdu_len<<8;
						sdu_len=sdu_len+m_15bit_subhead->m_l;
    32f8:	88 17 00 02 	lbz     r0,2(r23)
						setMACtoRLC_IciMsg(m_rlc_type2_icimsg,0,lcid);	//ICI	

						from_len=from_len+len;

						sdu_len=(m_15bit_subhead->m_f_l)&127;
						sdu_len=sdu_len<<8;
    32fc:	56 b5 44 6e 	rlwinm  r21,r21,8,17,23
						sdu_len=sdu_len+m_15bit_subhead->m_l;
    3300:	7e b5 02 14 	add     r21,r21,r0
						newskb=fsm_pkt_create(sdu_len+sizeof(MACtoRLC_IciMsg)+SKB_REDUN);	//20140626 //
    3304:	38 75 00 11 	addi    r3,r21,17
    3308:	48 00 00 01 	bl      3308 <decomplexUeDataPdu+0x41c>
						fsm_skb_reserve(newskb,sdu_len);
    330c:	7e a4 ab 78 	mr      r4,r21
						from_len=from_len+len;

						sdu_len=(m_15bit_subhead->m_f_l)&127;
						sdu_len=sdu_len<<8;
						sdu_len=sdu_len+m_15bit_subhead->m_l;
						newskb=fsm_pkt_create(sdu_len+sizeof(MACtoRLC_IciMsg)+SKB_REDUN);	//20140626 //
    3310:	7c 7e 1b 78 	mr      r30,r3
						fsm_skb_reserve(newskb,sdu_len);
    3314:	48 00 00 01 	bl      3314 <decomplexUeDataPdu+0x428>
						//fsm_skb_put(newskb,sdu_len+sizeof(MACtoRLC_IciMsg));

						len=sizeof(MACtoRLC_IciMsg);
						fsm_mem_cpy(newskb->head,m_rlc_type2_icimsg,len);	//
    3318:	80 7e 00 90 	lwz     r3,144(r30)
    331c:	38 a0 00 07 	li      r5,7
    3320:	7f a4 eb 78 	mr      r4,r29
    3324:	48 00 00 01 	bl      3324 <decomplexUeDataPdu+0x438>
						//fsm_mem_cpy(newskb->data,skb->data+head_len,sdu_len);
						fsm_mem_cpy(fsm_skb_push(newskb,sdu_len),skb->data+head_len,sdu_len);
    3328:	7e a4 ab 78 	mr      r4,r21
    332c:	7f c3 f3 78 	mr      r3,r30
    3330:	48 00 00 01 	bl      3330 <decomplexUeDataPdu+0x444>
    3334:	80 9c 00 94 	lwz     r4,148(r28)
    3338:	7e a5 ab 78 	mr      r5,r21
    333c:	7c 84 9a 14 	add     r4,r4,r19
    3340:	48 00 00 01 	bl      3340 <decomplexUeDataPdu+0x454>
						head_len=head_len+sdu_len;		//SDU
						//fsm_pkt_send(newskb,STRM_TO_RLC);
						
						fsm_pkt_send(newskb,STRM_TO_IPADP);
    3344:	7f c3 f3 78 	mr      r3,r30
    3348:	38 80 00 07 	li      r4,7
    334c:	4b ff ff 28 	b       3274 <decomplexUeDataPdu+0x388>

	len=sizeof(PHYadaptertoMAC_IciMsg);
	fsm_mem_cpy(m_phy_ici,skb->head,len);
	if(m_phy_ici->tcid==BCH){
		//PDU
		fsm_printf("recieve BCCH data packet\n");//testing code
    3350:	3c 60 00 00 	lis     r3,0
    3354:	38 63 01 d4 	addi    r3,r3,468
    3358:	48 00 00 01 	bl      3358 <decomplexUeDataPdu+0x46c>
 * @param lcid: identity of the logical channel
 */
void setMACtoRLC_IciMsg(MACtoRLC_IciMsg *ici_msg,PBCH pbch,u32 lcid){	//20140430 MACtoRLC_IciMsg
	FIN(setMACtoRLC_IciMsg());

	SV_PTR_GET(mac_sv);
    335c:	48 00 00 01 	bl      335c <decomplexUeDataPdu+0x470>
	ici_msg->lcid=lcid;
    3360:	38 00 00 00 	li      r0,0
    3364:	98 1d 00 06 	stb     r0,6(r29)
	if(m_phy_ici->tcid==BCH){
		//PDU
		fsm_printf("recieve BCCH data packet\n");//testing code
		setMACtoRLC_IciMsg(m_rlc_type2_icimsg,BCCH,0);
		len=sizeof(MACtoRLC_IciMsg);
		fsm_mem_cpy(skb->head,m_rlc_type2_icimsg,len);	//MAC TO RLCICISK_buff
    3368:	38 a0 00 07 	li      r5,7
void setMACtoRLC_IciMsg(MACtoRLC_IciMsg *ici_msg,PBCH pbch,u32 lcid){	//20140430 MACtoRLC_IciMsg
	FIN(setMACtoRLC_IciMsg());

	SV_PTR_GET(mac_sv);
	ici_msg->lcid=lcid;
	ici_msg->pbch=pbch;
    336c:	38 00 00 02 	li      r0,2
    3370:	4b ff fd 38 	b       30a8 <decomplexUeDataPdu+0x1bc>
				fsm_mem_cpy(m_padding_subhead,skb->data+from_len,len);	//m_padding_subhead
				continue_flag=m_padding_subhead->m_lcid_e_r_r>>5;
				lcid=(m_padding_subhead->m_lcid_e_r_r)&31;
				numb++;
				fsm_printf("[UE MAC]lcid:%d\n",lcid);
				switch(lcid){
    3374:	2f 95 00 1e 	cmpwi   cr7,r21,30
    3378:	41 9e 00 0c 	beq-    cr7,3384 <decomplexUeDataPdu+0x498>
    337c:	2f 95 00 1f 	cmpwi   cr7,r21,31
    3380:	40 9e fe 74 	bne+    cr7,31f4 <decomplexUeDataPdu+0x308>
					case DRX_LCID:
						from_len=from_len+len;
						break;
					case PADDING_LCID:
						padding_flag=1;
						from_len=from_len+len;
    3384:	3a 94 00 01 	addi    r20,r20,1

		if(m_type==DL_PDU){	//TYPEDL_PDU
			Pdcch_c_rnti(m_phy_ici->rnti);
	   		
			fsm_printf("recieve DL_PDU data packet\n");//testing code
			while(continue_flag==1)
    3388:	2f 92 00 01 	cmpwi   cr7,r18,1
    338c:	41 9e fe 24 	beq+    cr7,31b0 <decomplexUeDataPdu+0x2c4>
    3390:	4b ff fe 64 	b       31f4 <decomplexUeDataPdu+0x308>
				lcid=(m_padding_subhead->m_lcid_e_r_r)&31;
				numb++;
				fsm_printf("[UE MAC]lcid:%d\n",lcid);
				switch(lcid){
					case CONTENTION_RESOLUTION_LCID:	//20140428 
						if(SV(CRTimer.flag)==true){  // 	
    3394:	88 1e 01 74 	lbz     r0,372(r30)
    3398:	2f 80 00 00 	cmpwi   cr7,r0,0
    339c:	41 9e ff ec 	beq+    cr7,3388 <decomplexUeDataPdu+0x49c>
							fsm_schedule_cancel(SV(CRTimer.timer_sign));  //CR  HQ 20140424
    33a0:	80 7e 01 70 	lwz     r3,368(r30)
    33a4:	48 00 00 01 	bl      33a4 <decomplexUeDataPdu+0x4b8>
							SV(CRTimer.flag)=false;				//20140626 warning!!!!!
    33a8:	38 00 00 00 	li      r0,0
    33ac:	98 1e 01 74 	stb     r0,372(r30)
							SV(CRTimer.timer_sign)=NULL;		//20140626//timer_sign
							len=sizeof(MAC_SDU_subhead_last);
							fsm_mem_cpy(m_fixed_subhead,skb->data+from_len,len);	//
    33b0:	38 a0 00 01 	li      r5,1
    33b4:	7f 03 c3 78 	mr      r3,r24
				switch(lcid){
					case CONTENTION_RESOLUTION_LCID:	//20140428 
						if(SV(CRTimer.flag)==true){  // 	
							fsm_schedule_cancel(SV(CRTimer.timer_sign));  //CR  HQ 20140424
							SV(CRTimer.flag)=false;				//20140626 warning!!!!!
							SV(CRTimer.timer_sign)=NULL;		//20140626//timer_sign
    33b8:	91 de 01 70 	stw     r14,368(r30)
							len=sizeof(MAC_SDU_subhead_last);
							fsm_mem_cpy(m_fixed_subhead,skb->data+from_len,len);	//
    33bc:	80 9c 00 94 	lwz     r4,148(r28)
    33c0:	7c 84 a2 14 	add     r4,r4,r20
    33c4:	48 00 00 01 	bl      33c4 <decomplexUeDataPdu+0x4d8>
							fsm_printf("[HEXI]DECOMPLEX:OFFSET OF CONTENTIONRESOLUTION:%d\n",from_len);
    33c8:	3d 20 00 00 	lis     r9,0
    33cc:	80 69 00 00 	lwz     r3,0(r9)
    33d0:	7e 84 a3 78 	mr      r4,r20
    33d4:	48 00 00 01 	bl      33d4 <decomplexUeDataPdu+0x4e8>

							from_len=from_len+len;
							len=sizeof(MAC_CE_content_resolution_identity);
							
							fsm_printf("[HEXI]LENGTH OF HEAD IN DECOMPLEX DL_PDU:%d\n",head_len);
    33d8:	3d 20 00 00 	lis     r9,0
    33dc:	80 69 00 04 	lwz     r3,4(r9)
    33e0:	7e 64 9b 78 	mr      r4,r19
    33e4:	48 00 00 01 	bl      33e4 <decomplexUeDataPdu+0x4f8>
							
							fsm_mem_cpy(m_content_resolution,skb->data+head_len,len);	//SDU
    33e8:	80 9c 00 94 	lwz     r4,148(r28)
    33ec:	38 a0 00 06 	li      r5,6
    33f0:	7c 84 9a 14 	add     r4,r4,r19
    33f4:	7e c3 b3 78 	mr      r3,r22
    33f8:	48 00 00 01 	bl      33f8 <decomplexUeDataPdu+0x50c>
							part1=m_content_resolution->m_resolusion_identity_1;
							part2=m_content_resolution->m_resolusion_identity_2;

							fsm_printf("[MAC DECOMPLEX]PRAT1:%d,PART2:%d;ORIGINAL DATA:PART1:%d,PART2:%d\n",part1,part2,SV(m_temp_cr)->m_part_1,SV(m_temp_cr)->m_part_2);
    33fc:	81 3e 01 a0 	lwz     r9,416(r30)
							len=sizeof(MAC_CE_content_resolution_identity);
							
							fsm_printf("[HEXI]LENGTH OF HEAD IN DECOMPLEX DL_PDU:%d\n",head_len);
							
							fsm_mem_cpy(m_content_resolution,skb->data+head_len,len);	//SDU
							part1=m_content_resolution->m_resolusion_identity_1;
    3400:	81 f6 00 00 	lwz     r15,0(r22)
							part2=m_content_resolution->m_resolusion_identity_2;
    3404:	aa 16 00 04 	lha     r16,4(r22)

							fsm_printf("[MAC DECOMPLEX]PRAT1:%d,PART2:%d;ORIGINAL DATA:PART1:%d,PART2:%d\n",part1,part2,SV(m_temp_cr)->m_part_1,SV(m_temp_cr)->m_part_2);
    3408:	80 c9 00 00 	lwz     r6,0(r9)
    340c:	7d e4 7b 78 	mr      r4,r15
    3410:	a0 e9 00 04 	lhz     r7,4(r9)
    3414:	3d 20 00 00 	lis     r9,0
    3418:	80 69 00 08 	lwz     r3,8(r9)
    341c:	7e 05 83 78 	mr      r5,r16
    3420:	48 00 00 01 	bl      3420 <decomplexUeDataPdu+0x534>

							/**************************20150104*/
							if(SV(contention_failed_num)!=0)//
    3424:	81 3e 02 00 	lwz     r9,512(r30)
    3428:	2f 89 00 00 	cmpwi   cr7,r9,0
    342c:	41 9e 00 14 	beq-    cr7,3440 <decomplexUeDataPdu+0x554>
							{							
								SV(contention_failed_num)=SV(contention_failed_num)-1;
    3430:	39 29 ff ff 	addi    r9,r9,-1
    3434:	91 3e 02 00 	stw     r9,512(r30)
								part1=0;//
								part2=0;
    3438:	3a 00 00 00 	li      r16,0

							/**************************20150104*/
							if(SV(contention_failed_num)!=0)//
							{							
								SV(contention_failed_num)=SV(contention_failed_num)-1;
								part1=0;//
    343c:	39 e0 00 00 	li      r15,0
								part2=0;
							}
							/*********************************/

							if(part1==SV(m_temp_cr)->m_part_1&&part2==SV(m_temp_cr)->m_part_2){
    3440:	81 3e 01 a0 	lwz     r9,416(r30)
    3444:	80 09 00 00 	lwz     r0,0(r9)
    3448:	7f 80 78 00 	cmpw    cr7,r0,r15
    344c:	40 9e 00 f0 	bne-    cr7,353c <decomplexUeDataPdu+0x650>
    3450:	a0 09 00 04 	lhz     r0,4(r9)
    3454:	7f 90 00 00 	cmpw    cr7,r16,r0
    3458:	40 9e 00 e4 	bne-    cr7,353c <decomplexUeDataPdu+0x650>
							//	SV(contention_resolution_flag)=true;	//flag
								fsm_schedule_self(0, Contention_Success);
    345c:	38 60 00 00 	li      r3,0
    3460:	38 80 00 06 	li      r4,6
							SV(CRTimer.timer_sign)=NULL;		//20140626//timer_sign
							len=sizeof(MAC_SDU_subhead_last);
							fsm_mem_cpy(m_fixed_subhead,skb->data+from_len,len);	//
							fsm_printf("[HEXI]DECOMPLEX:OFFSET OF CONTENTIONRESOLUTION:%d\n",from_len);

							from_len=from_len+len;
    3464:	3a 94 00 01 	addi    r20,r20,1
							}
							/*********************************/

							if(part1==SV(m_temp_cr)->m_part_1&&part2==SV(m_temp_cr)->m_part_2){
							//	SV(contention_resolution_flag)=true;	//flag
								fsm_schedule_self(0, Contention_Success);
    3468:	48 00 00 01 	bl      3468 <decomplexUeDataPdu+0x57c>
		   						fsm_mem_free(m_rlc_type2_icimsg);
		   						fsm_mem_free(m_phy_ici);
								fsm_mem_free(m_fixed_subhead);
								FOUT; 
							}
							head_len=head_len+len;
    346c:	3a 73 00 06 	addi    r19,r19,6
    3470:	4b ff ff 18 	b       3388 <decomplexUeDataPdu+0x49c>
						}
						break;
					case TIMING_ADVANCE_LCID:
						len=sizeof(MAC_SDU_subhead_last);
						fsm_mem_cpy(m_fixed_subhead,skb->data+from_len,len);
    3474:	80 9c 00 94 	lwz     r4,148(r28)
    3478:	7f 03 c3 78 	mr      r3,r24
    347c:	38 a0 00 01 	li      r5,1
    3480:	7c 84 a2 14 	add     r4,r4,r20
    3484:	48 00 00 01 	bl      3484 <decomplexUeDataPdu+0x598>
						from_len=from_len+len;
						len=sizeof(MAC_CE_time_advance);
						fsm_mem_cpy(m_time_advance,skb->data+head_len,len);
    3488:	80 9c 00 94 	lwz     r4,148(r28)
    348c:	7f 23 cb 78 	mr      r3,r25
    3490:	7c 84 9a 14 	add     r4,r4,r19
    3494:	38 a0 00 01 	li      r5,1
    3498:	48 00 00 01 	bl      3498 <decomplexUeDataPdu+0x5ac>
						head_len=head_len+len;
						timing=(m_time_advance->m_r_r_command)&63;
    349c:	88 79 00 00 	lbz     r3,0(r25)
						}
						break;
					case TIMING_ADVANCE_LCID:
						len=sizeof(MAC_SDU_subhead_last);
						fsm_mem_cpy(m_fixed_subhead,skb->data+from_len,len);
						from_len=from_len+len;
    34a0:	3a 94 00 01 	addi    r20,r20,1
						len=sizeof(MAC_CE_time_advance);
						fsm_mem_cpy(m_time_advance,skb->data+head_len,len);
						head_len=head_len+len;
						timing=(m_time_advance->m_r_r_command)&63;

						MACCETA_handle(timing);
    34a4:	54 63 06 be 	clrlwi  r3,r3,26
						len=sizeof(MAC_SDU_subhead_last);
						fsm_mem_cpy(m_fixed_subhead,skb->data+from_len,len);
						from_len=from_len+len;
						len=sizeof(MAC_CE_time_advance);
						fsm_mem_cpy(m_time_advance,skb->data+head_len,len);
						head_len=head_len+len;
    34a8:	3a 73 00 01 	addi    r19,r19,1
						timing=(m_time_advance->m_r_r_command)&63;

						MACCETA_handle(timing);
    34ac:	48 00 00 01 	bl      34ac <decomplexUeDataPdu+0x5c0>
						break;
    34b0:	4b ff fe d8 	b       3388 <decomplexUeDataPdu+0x49c>
		
		from_len=len;	//()
		if(m_type==RAR_PDU){	//TYPERAR PDU
	    	// HQ 20140424
			//fsm_printf("is RAR PDU data packet\n");//testing code
			if(true==SV(WaitforRAresponseTimer.flag)){ //RAR  RAR  
    34b4:	88 1e 01 98 	lbz     r0,408(r30)
    34b8:	2f 80 00 00 	cmpwi   cr7,r0,0
    34bc:	40 9e 00 28 	bne-    cr7,34e4 <decomplexUeDataPdu+0x5f8>
					fsm_schedule_self(0,RandomAcc_Fail);

			}
			else { //RAR
			
				SV(lost_pkt_num_downlink)=SV(lost_pkt_num_downlink)+1;	//for test
    34c0:	81 3e 02 0c 	lwz     r9,524(r30)
    34c4:	38 09 00 01 	addi    r0,r9,1
    34c8:	90 1e 02 0c 	stw     r0,524(r30)
				
			}
			fsm_pkt_destroy(skb);//
    34cc:	7f 83 e3 78 	mr      r3,r28
    34d0:	48 00 00 01 	bl      34d0 <decomplexUeDataPdu+0x5e4>
			fsm_printf("decomplex for RAR function done\n");//testing code
    34d4:	3c 60 00 00 	lis     r3,0
    34d8:	38 63 02 6c 	addi    r3,r3,620
    34dc:	48 00 00 01 	bl      34dc <decomplexUeDataPdu+0x5f0>
    34e0:	4b ff fc 08 	b       30e8 <decomplexUeDataPdu+0x1fc>
		from_len=len;	//()
		if(m_type==RAR_PDU){	//TYPERAR PDU
	    	// HQ 20140424
			//fsm_printf("is RAR PDU data packet\n");//testing code
			if(true==SV(WaitforRAresponseTimer.flag)){ //RAR  RAR  
				fsm_schedule_cancel(SV(WaitforRAresponseTimer.timer_sign));
    34e4:	80 7e 01 94 	lwz     r3,404(r30)
    34e8:	48 00 00 01 	bl      34e8 <decomplexUeDataPdu+0x5fc>
				SV(WaitforRAresponseTimer.flag)=false;
    34ec:	38 00 00 00 	li      r0,0
    34f0:	98 1e 01 98 	stb     r0,408(r30)
				SV(WaitforRAresponseTimer.timer_sign)=NULL;	//20140626//timer_sign
    34f4:	38 00 00 00 	li      r0,0
		    
				if(decomplexRarPdu(skb)==true ) //RAR
    34f8:	7f 83 e3 78 	mr      r3,r28
	    	// HQ 20140424
			//fsm_printf("is RAR PDU data packet\n");//testing code
			if(true==SV(WaitforRAresponseTimer.flag)){ //RAR  RAR  
				fsm_schedule_cancel(SV(WaitforRAresponseTimer.timer_sign));
				SV(WaitforRAresponseTimer.flag)=false;
				SV(WaitforRAresponseTimer.timer_sign)=NULL;	//20140626//timer_sign
    34fc:	90 1e 01 94 	stw     r0,404(r30)
		    
				if(decomplexRarPdu(skb)==true ) //RAR
    3500:	48 00 00 01 	bl      3500 <decomplexUeDataPdu+0x614>
    3504:	2f 83 00 00 	cmpwi   cr7,r3,0
    3508:	41 9e 00 14 	beq-    cr7,351c <decomplexUeDataPdu+0x630>
					fsm_schedule_self(0,RARrev_Success);
    350c:	38 80 00 04 	li      r4,4
    3510:	38 60 00 00 	li      r3,0
    3514:	48 00 00 01 	bl      3514 <decomplexUeDataPdu+0x628>
    3518:	4b ff ff b4 	b       34cc <decomplexUeDataPdu+0x5e0>
				else 
					fsm_schedule_self(0,RandomAcc_Fail);
    351c:	38 80 00 03 	li      r4,3
    3520:	48 00 00 01 	bl      3520 <decomplexUeDataPdu+0x634>
    3524:	4b ff ff a8 	b       34cc <decomplexUeDataPdu+0x5e0>
			
			/*
			 * for test
			 */
			 else{
			 	SV(lost_pkt_num_downlink)=SV(lost_pkt_num_downlink)+1;
    3528:	80 1e 02 0c 	lwz     r0,524(r30)
			 	
			 	fsm_mem_free(m_15bit_subhead);
    352c:	7e e3 bb 78 	mr      r3,r23
			
			/*
			 * for test
			 */
			 else{
			 	SV(lost_pkt_num_downlink)=SV(lost_pkt_num_downlink)+1;
    3530:	30 00 00 01 	addic   r0,r0,1
    3534:	90 1e 02 0c 	stw     r0,524(r30)
    3538:	4b ff fa f8 	b       3030 <decomplexUeDataPdu+0x144>
							}
							else{
								// SV(contention_resolution_flag)=false; 
								
								
								SV(lost_pkt_num_downlink)=SV(lost_pkt_num_downlink)+1;	//for test
    353c:	80 1e 02 0c 	lwz     r0,524(r30)
				
								
								
								fsm_schedule_self(0, ContentionResolution_Fail);
    3540:	38 80 00 05 	li      r4,5
    3544:	38 60 00 00 	li      r3,0
							}
							else{
								// SV(contention_resolution_flag)=false; 
								
								
								SV(lost_pkt_num_downlink)=SV(lost_pkt_num_downlink)+1;	//for test
    3548:	30 00 00 01 	addic   r0,r0,1
    354c:	90 1e 02 0c 	stw     r0,524(r30)
				
								
								
								fsm_schedule_self(0, ContentionResolution_Fail);
    3550:	48 00 00 01 	bl      3550 <decomplexUeDataPdu+0x664>
    3554:	4b ff fb 94 	b       30e8 <decomplexUeDataPdu+0x1fc>

00003558 <clean_CE_tags>:
}	//ICI()
	
/**
 * @function: reset the MAC control element tags
 */
void clean_CE_tags(){	//
    3558:	94 21 ff f0 	stwu    r1,-16(r1)
    355c:	7c 08 02 a6 	mflr    r0
    3560:	bf c1 00 08 	stmw    r30,8(r1)
	u32 tag_pos=0;
	SV_PTR_GET(mac_sv);
    3564:	3b e0 00 00 	li      r31,0
}	//ICI()
	
/**
 * @function: reset the MAC control element tags
 */
void clean_CE_tags(){	//
    3568:	90 01 00 14 	stw     r0,20(r1)
	u32 tag_pos=0;
	SV_PTR_GET(mac_sv);
    356c:	48 00 00 01 	bl      356c <clean_CE_tags+0x14>
    3570:	3b c3 01 a4 	addi    r30,r3,420
	FIN(clean_CE_tags());
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++)
		fsm_mem_set(&SV(MAC_CE_Tags[tag_pos]),0, sizeof(MAC_controlelement_tag));
    3574:	7c 7e fa 14 	add     r3,r30,r31
    3578:	38 80 00 00 	li      r4,0
    357c:	38 a0 00 08 	li      r5,8
    3580:	48 00 00 01 	bl      3580 <clean_CE_tags+0x28>
 */
void clean_CE_tags(){	//
	u32 tag_pos=0;
	SV_PTR_GET(mac_sv);
	FIN(clean_CE_tags());
	for(tag_pos=0;tag_pos<MACCE_ARRAY_size;tag_pos++)
    3584:	2f 9f 00 38 	cmpwi   cr7,r31,56
    3588:	3b ff 00 08 	addi    r31,r31,8
    358c:	40 9e ff e8 	bne+    cr7,3574 <clean_CE_tags+0x1c>
		fsm_mem_set(&SV(MAC_CE_Tags[tag_pos]),0, sizeof(MAC_controlelement_tag));
	FOUT;
}
    3590:	80 01 00 14 	lwz     r0,20(r1)
    3594:	bb c1 00 08 	lmw     r30,8(r1)
    3598:	38 21 00 10 	addi    r1,r1,16
    359c:	7c 08 03 a6 	mtlr    r0
    35a0:	4e 80 00 20 	blr

000035a4 <complexUeMacPdu>:

/**
 * @functoin: complex MAC PDU into MAC SDU and MAC control elements, and deal with them
 * @param skb: the sk_buff contains MAC PDU from SRIO layer
 */
void complexUeMacPdu(FSM_PKT *skb){  //
    35a4:	94 21 ff 80 	stwu    r1,-128(r1)
    35a8:	7c 08 02 a6 	mflr    r0
    35ac:	7d 80 00 26 	mfcr    r12
    35b0:	bd c1 00 38 	stmw    r14,56(r1)
    35b4:	7c 7f 1b 78 	mr      r31,r3
	
	u32 len=0,from_len=0,total_len=0,left_len,head_len,f_flag=0,sdu_len,re_len=0;	//;;;
	u32 m_7bit_numb=0,m_15bit_numb=0;	//
	u32 longbsr_buf_sizes[LONG_BSR_SIZE]={0,0,0,0};	//BSRbuffer size
	bool crnti_flag=false, ph_flag=false,first_flag=true,con_flag=true;	//crnti; 
	MAC_SDU_subhead_last *m_fixed_subhead=(MAC_SDU_subhead_last*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_last));	//20140430
    35b8:	38 60 00 01 	li      r3,1

/**
 * @functoin: complex MAC PDU into MAC SDU and MAC control elements, and deal with them
 * @param skb: the sk_buff contains MAC PDU from SRIO layer
 */
void complexUeMacPdu(FSM_PKT *skb){  //
    35bc:	90 01 00 84 	stw     r0,132(r1)
	u32 bsr_flag;	//bsr
	u32 *lcg_id,*shortbsr_buf_size;	//IDBSRbuffer size
	
	u32 len=0,from_len=0,total_len=0,left_len,head_len,f_flag=0,sdu_len,re_len=0;	//;;;
	u32 m_7bit_numb=0,m_15bit_numb=0;	//
	u32 longbsr_buf_sizes[LONG_BSR_SIZE]={0,0,0,0};	//BSRbuffer size
    35c0:	38 00 00 00 	li      r0,0

/**
 * @functoin: complex MAC PDU into MAC SDU and MAC control elements, and deal with them
 * @param skb: the sk_buff contains MAC PDU from SRIO layer
 */
void complexUeMacPdu(FSM_PKT *skb){  //
    35c4:	91 81 00 34 	stw     r12,52(r1)
	u32 bsr_flag;	//bsr
	u32 *lcg_id,*shortbsr_buf_size;	//IDBSRbuffer size
	
	u32 len=0,from_len=0,total_len=0,left_len,head_len,f_flag=0,sdu_len,re_len=0;	//;;;
	u32 m_7bit_numb=0,m_15bit_numb=0;	//
	u32 longbsr_buf_sizes[LONG_BSR_SIZE]={0,0,0,0};	//BSRbuffer size
    35c8:	90 01 00 08 	stw     r0,8(r1)
    35cc:	90 01 00 0c 	stw     r0,12(r1)
    35d0:	90 01 00 10 	stw     r0,16(r1)
    35d4:	90 01 00 14 	stw     r0,20(r1)
	bool crnti_flag=false, ph_flag=false,first_flag=true,con_flag=true;	//crnti; 
	MAC_SDU_subhead_last *m_fixed_subhead=(MAC_SDU_subhead_last*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_last));	//20140430
    35d8:	48 00 00 01 	bl      35d8 <complexUeMacPdu+0x34>
    35dc:	7c 7d 1b 78 	mr      r29,r3
	MAC_SDU_subhead_7bit *m_7bit_subhead=(MAC_SDU_subhead_7bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_7bit));	//20140430
    35e0:	38 60 00 02 	li      r3,2
    35e4:	48 00 00 01 	bl      35e4 <complexUeMacPdu+0x40>
    35e8:	7c 7a 1b 78 	mr      r26,r3
	MAC_SDU_subhead_15bit *m_15bit_subhead=(MAC_SDU_subhead_15bit*)fsm_mem_alloc(sizeof(MAC_SDU_subhead_15bit));	//20140430
    35ec:	38 60 00 03 	li      r3,3
    35f0:	48 00 00 01 	bl      35f0 <complexUeMacPdu+0x4c>
    35f4:	7c 74 1b 78 	mr      r20,r3
	MAC_CE_Crnti *m_crnti=(MAC_CE_Crnti*)fsm_mem_alloc(sizeof(MAC_CE_Crnti));	//20140430
    35f8:	38 60 00 02 	li      r3,2
    35fc:	48 00 00 01 	bl      35fc <complexUeMacPdu+0x58>
    3600:	7c 77 1b 78 	mr      r23,r3
	MAC_CE_power_headroom *m_power_headroom=(MAC_CE_power_headroom*)fsm_mem_alloc(sizeof(MAC_CE_power_headroom));	//20140430
    3604:	38 60 00 01 	li      r3,1
    3608:	48 00 00 01 	bl      3608 <complexUeMacPdu+0x64>
    360c:	7c 78 1b 78 	mr      r24,r3
	MAC_CE_shortBSR *m_short_bsr=(MAC_CE_shortBSR*)fsm_mem_alloc(sizeof(MAC_CE_shortBSR));	//20140430
    3610:	38 60 00 01 	li      r3,1
    3614:	48 00 00 01 	bl      3614 <complexUeMacPdu+0x70>
    3618:	7c 76 1b 78 	mr      r22,r3
	MAC_CE_longBSR *m_long_bsr=(MAC_CE_longBSR*)fsm_mem_alloc(sizeof(MAC_CE_longBSR));	//20140430
    361c:	38 60 00 03 	li      r3,3
    3620:	48 00 00 01 	bl      3620 <complexUeMacPdu+0x7c>
    3624:	7c 79 1b 78 	mr      r25,r3
	RLCtoMAC_IciMsg *m_rlc_type1_ici=(RLCtoMAC_IciMsg*)fsm_mem_alloc(sizeof(RLCtoMAC_IciMsg));	//20140430	//20140430
    3628:	38 60 00 04 	li      r3,4
    362c:	48 00 00 01 	bl      362c <complexUeMacPdu+0x88>
    3630:	7c 7e 1b 78 	mr      r30,r3
	MACtoPHYadapter_IciMsg *m_phy_ici=(MACtoPHYadapter_IciMsg*)fsm_mem_alloc(sizeof(MACtoPHYadapter_IciMsg));//20140506 HQ
    3634:	38 60 00 07 	li      r3,7
    3638:	48 00 00 01 	bl      3638 <complexUeMacPdu+0x94>
    363c:	7c 7b 1b 78 	mr      r27,r3
	MacCeListElement_s *m_bsr_infor=(MacCeListElement_s*)fsm_mem_alloc(sizeof(MacCeListElement_s));	//20140430
    3640:	38 60 00 1a 	li      r3,26
    3644:	48 00 00 01 	bl      3644 <complexUeMacPdu+0xa0>
    3648:	7c 75 1b 78 	mr      r21,r3
	void *head_backup;
	SV_PTR_GET(mac_sv);
    364c:	48 00 00 01 	bl      364c <complexUeMacPdu+0xa8>
    3650:	7c 7c 1b 78 	mr      r28,r3

	lcg_id=(u32*)fsm_mem_alloc(sizeof(u32));
    3654:	38 60 00 04 	li      r3,4
    3658:	48 00 00 01 	bl      3658 <complexUeMacPdu+0xb4>
    365c:	7c 72 1b 78 	mr      r18,r3
	shortbsr_buf_size=(u32*)fsm_mem_alloc(sizeof(u32));
    3660:	38 60 00 04 	li      r3,4
    3664:	48 00 00 01 	bl      3664 <complexUeMacPdu+0xc0>
	fsm_mem_set(m_fixed_subhead,0,sizeof(MAC_SDU_subhead_last));	//20140430
    3668:	38 80 00 00 	li      r4,0
    366c:	38 a0 00 01 	li      r5,1
	MacCeListElement_s *m_bsr_infor=(MacCeListElement_s*)fsm_mem_alloc(sizeof(MacCeListElement_s));	//20140430
	void *head_backup;
	SV_PTR_GET(mac_sv);

	lcg_id=(u32*)fsm_mem_alloc(sizeof(u32));
	shortbsr_buf_size=(u32*)fsm_mem_alloc(sizeof(u32));
    3670:	7c 73 1b 78 	mr      r19,r3
	fsm_mem_set(m_fixed_subhead,0,sizeof(MAC_SDU_subhead_last));	//20140430
    3674:	7f a3 eb 78 	mr      r3,r29
    3678:	48 00 00 01 	bl      3678 <complexUeMacPdu+0xd4>
	fsm_mem_set(m_7bit_subhead,0,sizeof(MAC_SDU_subhead_7bit));		//20140430
    367c:	38 80 00 00 	li      r4,0
    3680:	38 a0 00 02 	li      r5,2
    3684:	7f 43 d3 78 	mr      r3,r26
    3688:	48 00 00 01 	bl      3688 <complexUeMacPdu+0xe4>
	fsm_mem_set(m_15bit_subhead,0,sizeof(MAC_SDU_subhead_15bit));		//20140430
    368c:	38 80 00 00 	li      r4,0
    3690:	38 a0 00 03 	li      r5,3
    3694:	7e 83 a3 78 	mr      r3,r20
    3698:	48 00 00 01 	bl      3698 <complexUeMacPdu+0xf4>
	fsm_mem_set(m_crnti,0,sizeof(MAC_CE_Crnti));		//20140430
    369c:	38 80 00 00 	li      r4,0
    36a0:	38 a0 00 02 	li      r5,2
    36a4:	7e e3 bb 78 	mr      r3,r23
    36a8:	48 00 00 01 	bl      36a8 <complexUeMacPdu+0x104>
	fsm_mem_set(m_power_headroom,0,sizeof(MAC_CE_power_headroom));//20140430
    36ac:	38 80 00 00 	li      r4,0
    36b0:	38 a0 00 01 	li      r5,1
    36b4:	7f 03 c3 78 	mr      r3,r24
    36b8:	48 00 00 01 	bl      36b8 <complexUeMacPdu+0x114>
	fsm_mem_set(m_short_bsr,0,sizeof(MAC_CE_shortBSR));		//20140430
    36bc:	38 80 00 00 	li      r4,0
    36c0:	38 a0 00 01 	li      r5,1
    36c4:	7e c3 b3 78 	mr      r3,r22
    36c8:	48 00 00 01 	bl      36c8 <complexUeMacPdu+0x124>
	fsm_mem_set(m_long_bsr,0,sizeof(MAC_CE_longBSR));		//20140430
    36cc:	38 80 00 00 	li      r4,0
    36d0:	38 a0 00 03 	li      r5,3
    36d4:	7f 23 cb 78 	mr      r3,r25
    36d8:	48 00 00 01 	bl      36d8 <complexUeMacPdu+0x134>
	//fsm_mem_set(m_rlc_type2_ici,0,sizeof(RLC_MAC_IciMsgPB));		//20140430
	fsm_mem_set(m_rlc_type1_ici,0,sizeof(RLCtoMAC_IciMsg));		//20140430
    36dc:	38 80 00 00 	li      r4,0
    36e0:	38 a0 00 04 	li      r5,4
    36e4:	7f c3 f3 78 	mr      r3,r30
    36e8:	48 00 00 01 	bl      36e8 <complexUeMacPdu+0x144>
	fsm_mem_set(m_bsr_infor,0,sizeof(MacCeListElement_s));	//20140430
    36ec:	38 80 00 00 	li      r4,0
    36f0:	38 a0 00 1a 	li      r5,26
    36f4:	7e a3 ab 78 	mr      r3,r21
    36f8:	48 00 00 01 	bl      36f8 <complexUeMacPdu+0x154>
	fsm_mem_set(m_phy_ici,0,sizeof(MACtoPHYadapter_IciMsg)); //20140506
    36fc:	38 80 00 00 	li      r4,0
    3700:	38 a0 00 07 	li      r5,7
    3704:	7f 63 db 78 	mr      r3,r27
    3708:	48 00 00 01 	bl      3708 <complexUeMacPdu+0x164>
 *
 *	Return the number of bytes of free space at the head of an &sk_buff.
 */
static inline unsigned int skb_headroom(const struct sk_buff *skb)
{
	return skb->data - skb->head;
    370c:	80 1f 00 90 	lwz     r0,144(r31)
    3710:	82 1f 00 94 	lwz     r16,148(r31)
    3714:	7e 00 80 50 	subf    r16,r0,r16
	re_len=skb_headroom(skb);
	head_backup=fsm_mem_alloc(SKB_REDUN+re_len);
    3718:	38 70 00 0a 	addi    r3,r16,10
    371c:	48 00 00 01 	bl      371c <complexUeMacPdu+0x178>
	fsm_mem_cpy(head_backup,skb->head,re_len);
    3720:	80 9f 00 90 	lwz     r4,144(r31)
    3724:	7e 05 83 78 	mr      r5,r16
	//fsm_mem_set(m_rlc_type2_ici,0,sizeof(RLC_MAC_IciMsgPB));		//20140430
	fsm_mem_set(m_rlc_type1_ici,0,sizeof(RLCtoMAC_IciMsg));		//20140430
	fsm_mem_set(m_bsr_infor,0,sizeof(MacCeListElement_s));	//20140430
	fsm_mem_set(m_phy_ici,0,sizeof(MACtoPHYadapter_IciMsg)); //20140506
	re_len=skb_headroom(skb);
	head_backup=fsm_mem_alloc(SKB_REDUN+re_len);
    3728:	7c 71 1b 78 	mr      r17,r3
	fsm_mem_cpy(head_backup,skb->head,re_len);
    372c:	48 00 00 01 	bl      372c <complexUeMacPdu+0x188>
	
	
	/*
	 * for test
	 */
	SV(pkt_num_uplink)=SV(pkt_num_uplink)+1;
    3730:	81 3c 02 08 	lwz     r9,520(r28)

	len=sizeof(RLCtoMAC_IciMsg);
	fsm_mem_cpy(m_rlc_type1_ici,skb->head,len);
    3734:	38 a0 00 04 	li      r5,4
    3738:	7f c3 f3 78 	mr      r3,r30
	
	
	/*
	 * for test
	 */
	SV(pkt_num_uplink)=SV(pkt_num_uplink)+1;
    373c:	38 09 00 01 	addi    r0,r9,1
    3740:	90 1c 02 08 	stw     r0,520(r28)

	len=sizeof(RLCtoMAC_IciMsg);
	fsm_mem_cpy(m_rlc_type1_ici,skb->head,len);
    3744:	80 9f 00 90 	lwz     r4,144(r31)
    3748:	48 00 00 01 	bl      3748 <complexUeMacPdu+0x1a4>
	rnti_to_ici=m_rlc_type1_ici->rnti;	//20150120 hexi
	if(skb->data==skb->tail){	//SDU,
    374c:	80 1f 00 94 	lwz     r0,148(r31)
    3750:	81 3f 00 88 	lwz     r9,136(r31)
	}
	else
		e=1;	//20131110modified

	total_len=SV(Tbsize_Complex);
	fsm_printf("[COMPLEX]TBSIZE:%d\n",SV(Tbsize_Complex));	
    3754:	3c 60 00 00 	lis     r3,0
    3758:	80 9c 01 f4 	lwz     r4,500(r28)
    375c:	38 63 03 84 	addi    r3,r3,900
	SV(pkt_num_uplink)=SV(pkt_num_uplink)+1;

	len=sizeof(RLCtoMAC_IciMsg);
	fsm_mem_cpy(m_rlc_type1_ici,skb->head,len);
	rnti_to_ici=m_rlc_type1_ici->rnti;	//20150120 hexi
	if(skb->data==skb->tail){	//SDU,
    3760:	90 01 00 1c 	stw     r0,28(r1)
    3764:	91 21 00 20 	stw     r9,32(r1)
	 */
	SV(pkt_num_uplink)=SV(pkt_num_uplink)+1;

	len=sizeof(RLCtoMAC_IciMsg);
	fsm_mem_cpy(m_rlc_type1_ici,skb->head,len);
	rnti_to_ici=m_rlc_type1_ici->rnti;	//20150120 hexi
    3768:	a1 de 00 00 	lhz     r14,0(r30)
	}
	else
		e=1;	//20131110modified

	total_len=SV(Tbsize_Complex);
	fsm_printf("[COMPLEX]TBSIZE:%d\n",SV(Tbsize_Complex));	
    376c:	48 00 00 01 	bl      376c <complexUeMacPdu+0x1c8>
		len=sizeof(RLCtoMAC_IciMsg);
		lteMacCcchSend(skb,len);//ccch	20140430
	}
*/       
	
	if((skb->tail-skb->data)+m_rlc_type1_ici->len>left_len){
    3770:	a0 1e 00 02 	lhz     r0,2(r30)
    3774:	81 7f 00 88 	lwz     r11,136(r31)
    3778:	81 3f 00 94 	lwz     r9,148(r31)
    377c:	7c 0b 02 14 	add     r0,r11,r0
    3780:	7c 09 00 50 	subf    r0,r9,r0
    3784:	2b 80 05 fa 	cmplwi  cr7,r0,1530
    3788:	41 9d 03 a0 	bgt-    cr7,3b28 <complexUeMacPdu+0x584>
		fsm_printf("complex function done by error!\n");//testing code 
		FOUT;
	}
	

	crnti_flag=lteMacCEC_rntiSend(m_crnti); 	//for test
    378c:	7e e3 bb 78 	mr      r3,r23
    3790:	48 00 00 01 	bl      3790 <complexUeMacPdu+0x1ec>
    3794:	7c 60 1b 78 	mr      r0,r3
	ph_flag=lteMacCEPhSend(m_power_headroom);
	bsr_flag=lteMacCEBSRSend(lcg_id,shortbsr_buf_size,longbsr_buf_sizes,LONG_BSR_SIZE);//bsr_flag bsr bsr

	if(crnti_flag){
    3798:	2d 80 00 00 	cmpwi   cr3,r0,0
		FOUT;
	}
	

	crnti_flag=lteMacCEC_rntiSend(m_crnti); 	//for test
	ph_flag=lteMacCEPhSend(m_power_headroom);
    379c:	7f 03 c3 78 	mr      r3,r24
    37a0:	48 00 00 01 	bl      37a0 <complexUeMacPdu+0x1fc>
	bsr_flag=lteMacCEBSRSend(lcg_id,shortbsr_buf_size,longbsr_buf_sizes,LONG_BSR_SIZE);//bsr_flag bsr bsr
    37a4:	7e 64 9b 78 	mr      r4,r19
		FOUT;
	}
	

	crnti_flag=lteMacCEC_rntiSend(m_crnti); 	//for test
	ph_flag=lteMacCEPhSend(m_power_headroom);
    37a8:	7c 60 1b 78 	mr      r0,r3
	bsr_flag=lteMacCEBSRSend(lcg_id,shortbsr_buf_size,longbsr_buf_sizes,LONG_BSR_SIZE);//bsr_flag bsr bsr
    37ac:	38 a1 00 08 	addi    r5,r1,8
    37b0:	90 01 00 24 	stw     r0,36(r1)
    37b4:	7e 43 93 78 	mr      r3,r18
    37b8:	38 c0 00 04 	li      r6,4
    37bc:	48 00 00 01 	bl      37bc <complexUeMacPdu+0x218>

	if(crnti_flag){
    37c0:	80 01 00 24 	lwz     r0,36(r1)
	}
	

	crnti_flag=lteMacCEC_rntiSend(m_crnti); 	//for test
	ph_flag=lteMacCEPhSend(m_power_headroom);
	bsr_flag=lteMacCEBSRSend(lcg_id,shortbsr_buf_size,longbsr_buf_sizes,LONG_BSR_SIZE);//bsr_flag bsr bsr
    37c4:	7c 6f 1b 78 	mr      r15,r3

	if(crnti_flag){
    37c8:	40 8e 03 54 	bne-    cr3,3b1c <complexUeMacPdu+0x578>
	fsm_mem_set(m_bsr_infor,0,sizeof(MacCeListElement_s));	//20140430
	fsm_mem_set(m_phy_ici,0,sizeof(MACtoPHYadapter_IciMsg)); //20140506
	re_len=skb_headroom(skb);
	head_backup=fsm_mem_alloc(SKB_REDUN+re_len);
	fsm_mem_cpy(head_backup,skb->head,re_len);
	re_len=0;
    37cc:	39 60 00 00 	li      r11,0
 * @functoin: complex MAC PDU into MAC SDU and MAC control elements, and deal with them
 * @param skb: the sk_buff contains MAC PDU from SRIO layer
 */
void complexUeMacPdu(FSM_PKT *skb){  //
	FIN(complexUeMacPdu());
	u32 i,test_len=0;	//
    37d0:	3a 00 00 00 	li      r16,0
			con_flag=false;
		}
		
		//re_len=re_len+sizeof(MAC_CE_Crnti)+sizeof(MAC_SDU_subhead_last);
	}
	if(ph_flag){
    37d4:	2d 00 00 00 	cmpwi   cr2,r0,0
    37d8:	41 8a 00 08 	beq-    cr2,37e0 <complexUeMacPdu+0x23c>
		//fsm_printf("[COMPLEX]POWER HEADROOM CONTROL ELEMENT FOUND!\n");			

		len=sizeof(MAC_CE_power_headroom)+sizeof(MAC_SDU_subhead_last);
		if(left_len>=len&&con_flag){
			re_len=re_len+len;
    37dc:	39 6b 00 02 	addi    r11,r11,2
			ph_flag=false;
			con_flag=false;
		}
		//re_len=re_len+sizeof(MAC_CE_power_headroom)+sizeof(MAC_SDU_subhead_last);
	}
	if(bsr_flag==1){
    37e0:	2f 8f 00 01 	cmpwi   cr7,r15,1
    37e4:	7c 00 00 26 	mfcr    r0
    37e8:	54 00 e0 06 	rlwinm  r0,r0,28,0,3
    37ec:	90 01 00 18 	stw     r0,24(r1)
    37f0:	41 9e 04 34 	beq-    cr7,3c24 <complexUeMacPdu+0x680>
		//re_len=re_len+sizeof(MAC_CE_shortBSR)+sizeof(MAC_SDU_subhead_last);
	}

	//fsm_printf("[COMPLEX]LEFT LENGTH BEFORE LONG BSR:%d\n",left_len);

	if(bsr_flag>1){
    37f4:	2b 8f 00 01 	cmplwi  cr7,r15,1
    37f8:	40 9d 00 20 	ble-    cr7,3818 <complexUeMacPdu+0x274>
	
		test_len++;
	
		if(con_flag)
			fsm_printf("[COMPLEX]LONG BSR CONTROL ELEMENT FOUND!\n");
    37fc:	3c 60 00 00 	lis     r3,0
    3800:	91 61 00 24 	stw     r11,36(r1)
    3804:	38 63 03 bc 	addi    r3,r3,956
    3808:	48 00 00 01 	bl      3808 <complexUeMacPdu+0x264>
		len=sizeof(MAC_CE_longBSR)+sizeof(MAC_SDU_subhead_last);
		if(left_len>=len&&con_flag){

			//fsm_printf("[HEXI]:ENOUGH ROOM TO CONTAIN BSR!\n");

			re_len=re_len+len;
    380c:	81 61 00 24 	lwz     r11,36(r1)

	//fsm_printf("[COMPLEX]LEFT LENGTH BEFORE LONG BSR:%d\n",left_len);

	if(bsr_flag>1){
	
		test_len++;
    3810:	3a 10 00 01 	addi    r16,r16,1
		len=sizeof(MAC_CE_longBSR)+sizeof(MAC_SDU_subhead_last);
		if(left_len>=len&&con_flag){

			//fsm_printf("[HEXI]:ENOUGH ROOM TO CONTAIN BSR!\n");

			re_len=re_len+len;
    3814:	39 6b 00 04 	addi    r11,r11,4
			con_flag=false;
		}
		//re_len=re_len+sizeof(MAC_CE_longBSR)+sizeof(MAC_SDU_subhead_last);
	}
	//re_len;(skb->data-skb->head)(sizeof(MACtoPHYadapter_IciMsg)-sizeof(RLCtoMAC_IciMsg))ICI
	re_len=re_len+skb->data-skb->head+sizeof(MACtoPHYadapter_IciMsg)-sizeof(RLCtoMAC_IciMsg);
    3818:	81 3f 00 94 	lwz     r9,148(r31)
	fsm_mem_cpy(m_fixed_subhead,skb->head+sizeof(RLCtoMAC_IciMsg),sizeof(MAC_SDU_subhead_last));
	fsm_mem_cpy(&test_ici,skb->head,sizeof(RLCtoMAC_IciMsg));
	test_lcid=m_fixed_subhead->m_lcid_e_r_r&31;
	test_rnti=test_ici.rnti;
	fsm_printf("[HEXI]LCID AND RNTI OF CCCH BEFORE REALLOC:%d %d\n",test_lcid,test_rnti);*/
	skb=fsm_skb_realloc_headeroom(skb,re_len);
    381c:	7f e3 fb 78 	mr      r3,r31
			con_flag=false;
		}
		//re_len=re_len+sizeof(MAC_CE_longBSR)+sizeof(MAC_SDU_subhead_last);
	}
	//re_len;(skb->data-skb->head)(sizeof(MACtoPHYadapter_IciMsg)-sizeof(RLCtoMAC_IciMsg))ICI
	re_len=re_len+skb->data-skb->head+sizeof(MACtoPHYadapter_IciMsg)-sizeof(RLCtoMAC_IciMsg);
    3820:	80 1f 00 90 	lwz     r0,144(r31)
    3824:	7d 29 5a 14 	add     r9,r9,r11
    3828:	7d 20 48 50 	subf    r9,r0,r9
    382c:	39 29 00 03 	addi    r9,r9,3
	fsm_mem_cpy(m_fixed_subhead,skb->head+sizeof(RLCtoMAC_IciMsg),sizeof(MAC_SDU_subhead_last));
	fsm_mem_cpy(&test_ici,skb->head,sizeof(RLCtoMAC_IciMsg));
	test_lcid=m_fixed_subhead->m_lcid_e_r_r&31;
	test_rnti=test_ici.rnti;
	fsm_printf("[HEXI]LCID AND RNTI OF CCCH BEFORE REALLOC:%d %d\n",test_lcid,test_rnti);*/
	skb=fsm_skb_realloc_headeroom(skb,re_len);
    3830:	7d 24 4b 78 	mr      r4,r9
    3834:	91 21 00 24 	stw     r9,36(r1)
    3838:	48 00 00 01 	bl      3838 <complexUeMacPdu+0x294>
	fsm_mem_cpy(&test_ici,(char*)head_backup,sizeof(RLCtoMAC_IciMsg));
	test_lcid=m_fixed_subhead->m_lcid_e_r_r&31;
	test_rnti=test_ici.rnti;
	fsm_printf("[HEXI]LCID AND RNTI OF CCCH AFTER REALLOC:%d %d\n",test_lcid,test_rnti);*/

	fsm_printf("[COMPLEX]THE LENGTH SHOULD BE RESERVED:%d,HEADROOM OF SK_BUFF:%d,DATAROOM OF SK_BUFF:%d\n",re_len,skb->data-skb->head,skb->tail-skb->data);
    383c:	80 03 00 94 	lwz     r0,148(r3)
	fsm_mem_cpy(m_fixed_subhead,skb->head+sizeof(RLCtoMAC_IciMsg),sizeof(MAC_SDU_subhead_last));
	fsm_mem_cpy(&test_ici,skb->head,sizeof(RLCtoMAC_IciMsg));
	test_lcid=m_fixed_subhead->m_lcid_e_r_r&31;
	test_rnti=test_ici.rnti;
	fsm_printf("[HEXI]LCID AND RNTI OF CCCH BEFORE REALLOC:%d %d\n",test_lcid,test_rnti);*/
	skb=fsm_skb_realloc_headeroom(skb,re_len);
    3840:	7c 7f 1b 78 	mr      r31,r3
	fsm_mem_cpy(&test_ici,(char*)head_backup,sizeof(RLCtoMAC_IciMsg));
	test_lcid=m_fixed_subhead->m_lcid_e_r_r&31;
	test_rnti=test_ici.rnti;
	fsm_printf("[HEXI]LCID AND RNTI OF CCCH AFTER REALLOC:%d %d\n",test_lcid,test_rnti);*/

	fsm_printf("[COMPLEX]THE LENGTH SHOULD BE RESERVED:%d,HEADROOM OF SK_BUFF:%d,DATAROOM OF SK_BUFF:%d\n",re_len,skb->data-skb->head,skb->tail-skb->data);
    3844:	80 a3 00 90 	lwz     r5,144(r3)
    3848:	80 c3 00 88 	lwz     r6,136(r3)
    384c:	3c 60 00 00 	lis     r3,0
    3850:	81 21 00 24 	lwz     r9,36(r1)
    3854:	38 63 03 e8 	addi    r3,r3,1000
    3858:	7c a5 00 50 	subf    r5,r5,r0
    385c:	7d 24 4b 78 	mr      r4,r9
    3860:	7c c0 30 50 	subf    r6,r0,r6
    3864:	48 00 00 01 	bl      3864 <complexUeMacPdu+0x2c0>
     // HQ 20140502		
	if(ph_flag){	//
    3868:	40 8a 03 68 	bne-    cr2,3bd0 <complexUeMacPdu+0x62c>
		
		fsm_printf("[MAC COMPLEX]CRNTI IN COMPLEX:%d\n",m_crnti->m_crnti);
		
		//fsm_printf("[HEXI]LENGTH OF THE DATAROOM AFTER ADDING C-RNTI:%d\n",(skb->tail-skb->data));
	}*/
	if(bsr_flag!=0){	//BSR
    386c:	2e 0f 00 00 	cmpwi   cr4,r15,0
    3870:	41 92 00 7c 	beq-    cr4,38ec <complexUeMacPdu+0x348>

		if(bsr_flag==1){
    3874:	81 21 00 18 	lwz     r9,24(r1)
    3878:	55 29 20 3e 	rotlwi  r9,r9,4
    387c:	7d 20 11 20 	mtcrf   1,r9
    3880:	55 29 e0 3e 	rotlwi  r9,r9,28
    3884:	41 9e 03 ac 	beq-    cr7,3c30 <complexUeMacPdu+0x68c>
			//20140626

			//fsm_printf("PUT IN THE LONG BSR CE!\n");

			m_long_bsr->m_buffersize1=longbsr_buf_sizes[0];
			m_long_bsr->m_buffersize1=m_long_bsr->m_buffersize1<<2;
    3888:	80 01 00 08 	lwz     r0,8(r1)
			m_long_bsr->m_buffersize2=m_long_bsr->m_buffersize2+longbsr_buf_sizes[3];
			//
			//fsm_printf("[COMPLEX]BSR VALUE:%c,%d\n",m_long_bsr->m_buffersize1+65,m_long_bsr->m_buffersize2);

			len=sizeof(MAC_CE_longBSR);
			fsm_mem_cpy(fsm_skb_push(skb,len),m_long_bsr,len);	//BSR
    388c:	38 80 00 03 	li      r4,3
    3890:	7f e3 fb 78 	mr      r3,r31
			//20140626

			//fsm_printf("PUT IN THE LONG BSR CE!\n");

			m_long_bsr->m_buffersize1=longbsr_buf_sizes[0];
			m_long_bsr->m_buffersize1=m_long_bsr->m_buffersize1<<2;
    3894:	54 00 16 3a 	rlwinm  r0,r0,2,24,29
    3898:	98 19 00 00 	stb     r0,0(r25)
			m_long_bsr->m_buffersize1=m_long_bsr->m_buffersize1+(longbsr_buf_sizes[1]&48)>>4;	//buffersize255
    389c:	81 21 00 0c 	lwz     r9,12(r1)
    38a0:	55 29 06 b6 	rlwinm  r9,r9,0,26,27
    38a4:	7c 00 4a 14 	add     r0,r0,r9
    38a8:	54 00 e1 3e 	rlwinm  r0,r0,28,4,31
    38ac:	98 19 00 00 	stb     r0,0(r25)
			m_long_bsr->m_buffersize2=(longbsr_buf_sizes[1]&15);
    38b0:	80 01 00 0c 	lwz     r0,12(r1)
			m_long_bsr->m_buffersize2=m_long_bsr->m_buffersize2<<6;
    38b4:	54 00 35 b2 	rlwinm  r0,r0,6,22,25
    38b8:	b0 19 00 01 	sth     r0,1(r25)
			m_long_bsr->m_buffersize2=m_long_bsr->m_buffersize2+longbsr_buf_sizes[2];
    38bc:	81 21 00 10 	lwz     r9,16(r1)
    38c0:	7c 00 4a 14 	add     r0,r0,r9
			m_long_bsr->m_buffersize2=m_long_bsr->m_buffersize2<<6;
    38c4:	54 00 34 32 	rlwinm  r0,r0,6,16,25
    38c8:	b0 19 00 01 	sth     r0,1(r25)
			m_long_bsr->m_buffersize2=m_long_bsr->m_buffersize2+longbsr_buf_sizes[3];
    38cc:	81 21 00 14 	lwz     r9,20(r1)
    38d0:	7c 00 4a 14 	add     r0,r0,r9
    38d4:	b0 19 00 01 	sth     r0,1(r25)
			//
			//fsm_printf("[COMPLEX]BSR VALUE:%c,%d\n",m_long_bsr->m_buffersize1+65,m_long_bsr->m_buffersize2);

			len=sizeof(MAC_CE_longBSR);
			fsm_mem_cpy(fsm_skb_push(skb,len),m_long_bsr,len);	//BSR
    38d8:	48 00 00 01 	bl      38d8 <complexUeMacPdu+0x334>
    38dc:	7f 24 cb 78 	mr      r4,r25
    38e0:	38 a0 00 03 	li      r5,3
    38e4:	48 00 00 01 	bl      38e4 <complexUeMacPdu+0x340>
			}
			SV(RetxBSRTimer).time_value = SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.retxBSR_Timer)*100;
			SV(RetxBSRTimer).timer_sign = fsm_schedule_self(SV(RetxBSRTimer).time_value,RexBSRTimer_Expire );
			SV(RetxBSRTimer).flag = true; */			
		}
		Free_Bsr_Info();		//20140428  //LHLBSR
    38e8:	48 00 00 01 	bl      38e8 <complexUeMacPdu+0x344>
	}
	//fsm_printf("[HEXI]LENGTH OF THE DATAROOM AFTER ADDING CONTROL SUBHEAD:%d\n",(skb->tail-skb->data));
	
	if(crnti_flag){
    38ec:	40 8e 03 08 	bne-    cr3,3bf4 <complexUeMacPdu+0x650>
	}

	len=sizeof(RLCtoMAC_IciMsg);
	head_len=m_rlc_type1_ici->len;
	
	fsm_mem_cpy(m_7bit_subhead,skb->head+len,sizeof(MAC_SDU_subhead_7bit));
    38f0:	80 9f 00 90 	lwz     r4,144(r31)
    38f4:	38 a0 00 02 	li      r5,2
    38f8:	7f 43 d3 78 	mr      r3,r26
		
		//fsm_printf("[HEXI]LENGTH OF THE DATAROOM AFTER ADDING C-RNTI:%d\n",(skb->tail-skb->data));
	}

	len=sizeof(RLCtoMAC_IciMsg);
	head_len=m_rlc_type1_ici->len;
    38fc:	a1 fe 00 02 	lhz     r15,2(r30)
	
	fsm_mem_cpy(m_7bit_subhead,skb->head+len,sizeof(MAC_SDU_subhead_7bit));
    3900:	38 84 00 04 	addi    r4,r4,4
    3904:	48 00 00 01 	bl      3904 <complexUeMacPdu+0x360>
	m_7bit_subhead->m_f_l=m_7bit_subhead->m_f_l>>7;
    3908:	88 9a 00 01 	lbz     r4,1(r26)
	fsm_printf("THE TYPE OF SDU:%d\n",m_7bit_subhead->m_f_l);
    390c:	3c 60 00 00 	lis     r3,0

	len=sizeof(RLCtoMAC_IciMsg);
	head_len=m_rlc_type1_ici->len;
	
	fsm_mem_cpy(m_7bit_subhead,skb->head+len,sizeof(MAC_SDU_subhead_7bit));
	m_7bit_subhead->m_f_l=m_7bit_subhead->m_f_l>>7;
    3910:	54 84 c9 fe 	rlwinm  r4,r4,25,7,31
    3914:	98 9a 00 01 	stb     r4,1(r26)
	fsm_printf("THE TYPE OF SDU:%d\n",m_7bit_subhead->m_f_l);
    3918:	38 63 04 68 	addi    r3,r3,1128
	
	
	test_len+=head_len;
    391c:	7e 10 7a 14 	add     r16,r16,r15
	len=sizeof(RLCtoMAC_IciMsg);
	head_len=m_rlc_type1_ici->len;
	
	fsm_mem_cpy(m_7bit_subhead,skb->head+len,sizeof(MAC_SDU_subhead_7bit));
	m_7bit_subhead->m_f_l=m_7bit_subhead->m_f_l>>7;
	fsm_printf("THE TYPE OF SDU:%d\n",m_7bit_subhead->m_f_l);
    3920:	48 00 00 01 	bl      3920 <complexUeMacPdu+0x37c>
	
	
	test_len+=head_len;
	//fsm_printf("[COMPLEX]THE ORIGINAL LENGTH AND LENGTH OF THE HEADS:%d,%d\n",m_rlc_type1_ici->len,head_len);
	//fsm_printf("[HEXI]LENGTH OF THE DATAROOM AFTER ADDING SDU SUBHEAD:%d\n",(skb->tail-skb->data));
	fsm_skb_push(skb,head_len);		
    3924:	7d e4 7b 78 	mr      r4,r15
    3928:	7f e3 fb 78 	mr      r3,r31
    392c:	48 00 00 01 	bl      392c <complexUeMacPdu+0x388>
	fsm_mem_cpy(skb->data,(u8*)head_backup+len,head_len);	//SDUdata 	//for test
    3930:	80 7f 00 94 	lwz     r3,148(r31)
    3934:	38 91 00 04 	addi    r4,r17,4
    3938:	7d e5 7b 78 	mr      r5,r15
    393c:	48 00 00 01 	bl      393c <complexUeMacPdu+0x398>

	/*fsm_mem_cpy(m_fixed_subhead,skb->data,sizeof(MAC_SDU_subhead_last));
	test_lcid=m_fixed_subhead->m_lcid_e_r_r&31;
	fsm_printf("[HEXI]LCID OF CCCH:%d\n",test_lcid);*/
	
	if(bsr_flag!=0){
    3940:	41 92 02 88 	beq-    cr4,3bc8 <complexUeMacPdu+0x624>

	len=sizeof(RLCtoMAC_IciMsg);
	fsm_mem_cpy(m_rlc_type1_ici,skb->head,len);
	rnti_to_ici=m_rlc_type1_ici->rnti;	//20150120 hexi
	if(skb->data==skb->tail){	//SDU,
		e=0;
    3944:	81 21 00 1c 	lwz     r9,28(r1)
    3948:	81 61 00 20 	lwz     r11,32(r1)
    394c:	7d 20 5a 78 	xor     r0,r9,r11
	test_lcid=m_fixed_subhead->m_lcid_e_r_r&31;
	fsm_printf("[HEXI]LCID OF CCCH:%d\n",test_lcid);*/
	
	if(bsr_flag!=0){
		first_flag=false;	//
		if(bsr_flag==1){
    3950:	81 21 00 18 	lwz     r9,24(r1)

	len=sizeof(RLCtoMAC_IciMsg);
	fsm_mem_cpy(m_rlc_type1_ici,skb->head,len);
	rnti_to_ici=m_rlc_type1_ici->rnti;	//20150120 hexi
	if(skb->data==skb->tail){	//SDU,
		e=0;
    3954:	7c 00 00 34 	cntlzw  r0,r0
	test_lcid=m_fixed_subhead->m_lcid_e_r_r&31;
	fsm_printf("[HEXI]LCID OF CCCH:%d\n",test_lcid);*/
	
	if(bsr_flag!=0){
		first_flag=false;	//
		if(bsr_flag==1){
    3958:	55 29 20 3e 	rotlwi  r9,r9,4
    395c:	7d 20 11 20 	mtcrf   1,r9
    3960:	55 29 e0 3e 	rotlwi  r9,r9,28

	len=sizeof(RLCtoMAC_IciMsg);
	fsm_mem_cpy(m_rlc_type1_ici,skb->head,len);
	rnti_to_ici=m_rlc_type1_ici->rnti;	//20150120 hexi
	if(skb->data==skb->tail){	//SDU,
		e=0;
    3964:	54 00 d9 7e 	rlwinm  r0,r0,27,5,31
    3968:	68 00 00 01 	xori    r0,r0,1
	test_lcid=m_fixed_subhead->m_lcid_e_r_r&31;
	fsm_printf("[HEXI]LCID OF CCCH:%d\n",test_lcid);*/
	
	if(bsr_flag!=0){
		first_flag=false;	//
		if(bsr_flag==1){
    396c:	41 9e 02 fc 	beq-    cr7,3c68 <complexUeMacPdu+0x6c4>
			
			//fsm_printf("PUT IN THE LONG BSR HEAD!\n");


			lcid=LONG_BSR;
			m_fixed_subhead->m_lcid_e_r_r=e<<5;
    3970:	54 09 28 34 	rlwinm  r9,r0,5,0,26
			m_fixed_subhead->m_lcid_e_r_r=m_fixed_subhead->m_lcid_e_r_r+lcid;
    3974:	38 09 00 1e 	addi    r0,r9,30
    3978:	98 1d 00 00 	stb     r0,0(r29)
			len=sizeof(MAC_SDU_subhead_last);
			fsm_mem_cpy(fsm_skb_push(skb,len),m_fixed_subhead,len);		//
    397c:	38 80 00 01 	li      r4,1
    3980:	7f e3 fb 78 	mr      r3,r31
    3984:	48 00 00 01 	bl      3984 <complexUeMacPdu+0x3e0>
    3988:	7f a4 eb 78 	mr      r4,r29
    398c:	38 a0 00 01 	li      r5,1
    3990:	48 00 00 01 	bl      3990 <complexUeMacPdu+0x3ec>
	/*fsm_mem_cpy(m_fixed_subhead,skb->data,sizeof(MAC_SDU_subhead_last));
	test_lcid=m_fixed_subhead->m_lcid_e_r_r&31;
	fsm_printf("[HEXI]LCID OF CCCH:%d\n",test_lcid);*/
	
	if(bsr_flag!=0){
		first_flag=false;	//
    3994:	39 e0 00 00 	li      r15,0
			len=sizeof(MAC_SDU_subhead_last);
			fsm_mem_cpy(fsm_skb_push(skb,len),m_fixed_subhead,len);		//
			head_len=head_len+len;
		}
	}
	fsm_mem_set(m_fixed_subhead,0,sizeof(MAC_SDU_subhead_last));	//20140430
    3998:	7f a3 eb 78 	mr      r3,r29
    399c:	38 80 00 00 	li      r4,0
    39a0:	38 a0 00 01 	li      r5,1
    39a4:	48 00 00 01 	bl      39a4 <complexUeMacPdu+0x400>
	if(crnti_flag){
    39a8:	41 8e 00 30 	beq-    cr3,39d8 <complexUeMacPdu+0x434>
		lcid=27;
		if(first_flag==false){
			e=1;
    39ac:	69 ef 00 01 	xori    r15,r15,1
		}
		else{
			e=0;
			first_flag=false;
		}
		m_fixed_subhead->m_lcid_e_r_r=e<<5;
    39b0:	55 ef 28 34 	rlwinm  r15,r15,5,0,26
		m_fixed_subhead->m_lcid_e_r_r=m_fixed_subhead->m_lcid_e_r_r+lcid;
    39b4:	39 ef 00 1b 	addi    r15,r15,27
    39b8:	99 fd 00 00 	stb     r15,0(r29)
		len=sizeof(MAC_SDU_subhead_last);
		fsm_mem_cpy(fsm_skb_push(skb,len),m_fixed_subhead,len);		//
    39bc:	38 80 00 01 	li      r4,1
    39c0:	7f e3 fb 78 	mr      r3,r31
    39c4:	48 00 00 01 	bl      39c4 <complexUeMacPdu+0x420>
    39c8:	7f a4 eb 78 	mr      r4,r29
    39cc:	38 a0 00 01 	li      r5,1
    39d0:	48 00 00 01 	bl      39d0 <complexUeMacPdu+0x42c>
    39d4:	39 e0 00 00 	li      r15,0
		head_len=head_len+len;
	}
	fsm_mem_set(m_fixed_subhead,0,sizeof(MAC_SDU_subhead_last));	//20140430
    39d8:	7f a3 eb 78 	mr      r3,r29
    39dc:	38 80 00 00 	li      r4,0
    39e0:	38 a0 00 01 	li      r5,1
    39e4:	48 00 00 01 	bl      39e4 <complexUeMacPdu+0x440>
	if(ph_flag){
    39e8:	41 8a 00 2c 	beq-    cr2,3a14 <complexUeMacPdu+0x470>
		lcid=26;
		if(first_flag==false){
			e=1;
    39ec:	69 ef 00 01 	xori    r15,r15,1
		}
		else{
			e=0;
			first_flag=false;
		}
		m_fixed_subhead->m_lcid_e_r_r=(e<<5);
    39f0:	55 ef 28 34 	rlwinm  r15,r15,5,0,26
		m_fixed_subhead->m_lcid_e_r_r=m_fixed_subhead->m_lcid_e_r_r+lcid;
    39f4:	39 ef 00 1a 	addi    r15,r15,26
    39f8:	99 fd 00 00 	stb     r15,0(r29)
		len=sizeof(MAC_SDU_subhead_last);
		fsm_mem_cpy(fsm_skb_push(skb,len),m_fixed_subhead,len);		//
    39fc:	38 80 00 01 	li      r4,1
    3a00:	7f e3 fb 78 	mr      r3,r31
    3a04:	48 00 00 01 	bl      3a04 <complexUeMacPdu+0x460>
    3a08:	7f a4 eb 78 	mr      r4,r29
    3a0c:	38 a0 00 01 	li      r5,1
    3a10:	48 00 00 01 	bl      3a10 <complexUeMacPdu+0x46c>
		
		//fsm_printf("[COMPLEX]PH SUBHED:%c\n",m_fixed_subhead->m_lcid_e_r_r+10);
	}
	//fsm_printf("[HEXI]LENGTH OF THE DATAROOM AFTER ADDING CONTROL ELEMENTS:%d\n",(skb->tail-skb->data));
	
    	setMACtoPHY_IciMsg(m_phy_ici, DLSCH, rnti_to_ici);//MACtoPHYICI //20140506 HQ
    3a14:	7f 63 db 78 	mr      r3,r27
    3a18:	7d c5 73 78 	mr      r5,r14
    3a1c:	38 80 00 02 	li      r4,2
    3a20:	48 00 00 01 	bl      3a20 <complexUeMacPdu+0x47c>
    	fsm_printf("\n[COMPLEX]RNTI TO PHY:%d;RNTI IN RLC:%d\n",m_phy_ici->rnti,m_rlc_type1_ici->rnti);//testing code 
    3a24:	a0 9b 00 04 	lhz     r4,4(r27)
    3a28:	a0 be 00 00 	lhz     r5,0(r30)
    3a2c:	3c 60 00 00 	lis     r3,0
    3a30:	38 63 04 7c 	addi    r3,r3,1148
    3a34:	48 00 00 01 	bl      3a34 <complexUeMacPdu+0x490>
    	fsm_mem_cpy(skb->head,m_phy_ici,sizeof(MACtoPHYadapter_IciMsg));//ICIsk_buf//20140506 HQ
    3a38:	80 7f 00 90 	lwz     r3,144(r31)
    3a3c:	38 a0 00 07 	li      r5,7
    3a40:	7f 64 db 78 	mr      r4,r27
    3a44:	48 00 00 01 	bl      3a44 <complexUeMacPdu+0x4a0>
    	
    	fsm_printf("[HEXI]TEST_LEN=%d\n",test_len);
    3a48:	3c 60 00 00 	lis     r3,0
    3a4c:	7e 04 83 78 	mr      r4,r16
    3a50:	38 63 04 a8 	addi    r3,r3,1192
    3a54:	48 00 00 01 	bl      3a54 <complexUeMacPdu+0x4b0>
    		fsm_printf("%c ",*(skb->data+i)+65);
    	}*/
    	
    	//fsm_octets_print(skb->data,7);
    	
	fsm_pkt_send(skb,STRM_TO_SRIO);		//20140428 
    3a58:	7f e3 fb 78 	mr      r3,r31
    3a5c:	38 80 00 03 	li      r4,3
    3a60:	48 00 00 01 	bl      3a60 <complexUeMacPdu+0x4bc>
	fsm_printf("[HEXI] packet sent to srio:len:%d\n",skb->len);
    3a64:	80 9f 00 50 	lwz     r4,80(r31)
    3a68:	3c 60 00 00 	lis     r3,0
    3a6c:	38 63 04 bc 	addi    r3,r3,1212
    3a70:	48 00 00 01 	bl      3a70 <complexUeMacPdu+0x4cc>
	fsm_octets_print(skb->data, skb->len);
    3a74:	80 9f 00 50 	lwz     r4,80(r31)
    3a78:	80 7f 00 94 	lwz     r3,148(r31)
    3a7c:	48 00 00 01 	bl      3a7c <complexUeMacPdu+0x4d8>

	SV(Tbsize_Complex)=0;
    3a80:	38 00 00 00 	li      r0,0
    3a84:	90 1c 01 f4 	stw     r0,500(r28)

	fsm_mem_free(lcg_id);
    3a88:	7e 43 93 78 	mr      r3,r18
    3a8c:	48 00 00 01 	bl      3a8c <complexUeMacPdu+0x4e8>
	fsm_mem_free(shortbsr_buf_size);
    3a90:	7e 63 9b 78 	mr      r3,r19
    3a94:	48 00 00 01 	bl      3a94 <complexUeMacPdu+0x4f0>
	fsm_mem_free(m_fixed_subhead);
    3a98:	7f a3 eb 78 	mr      r3,r29
    3a9c:	48 00 00 01 	bl      3a9c <complexUeMacPdu+0x4f8>
	fsm_mem_free(m_7bit_subhead);
    3aa0:	7f 43 d3 78 	mr      r3,r26
    3aa4:	48 00 00 01 	bl      3aa4 <complexUeMacPdu+0x500>
	fsm_mem_free(m_15bit_subhead);
    3aa8:	7e 83 a3 78 	mr      r3,r20
    3aac:	48 00 00 01 	bl      3aac <complexUeMacPdu+0x508>
	fsm_mem_free(m_crnti);
    3ab0:	7e e3 bb 78 	mr      r3,r23
    3ab4:	48 00 00 01 	bl      3ab4 <complexUeMacPdu+0x510>
	fsm_mem_free(m_power_headroom);
    3ab8:	7f 03 c3 78 	mr      r3,r24
    3abc:	48 00 00 01 	bl      3abc <complexUeMacPdu+0x518>
	fsm_mem_free(m_short_bsr);
    3ac0:	7e c3 b3 78 	mr      r3,r22
    3ac4:	48 00 00 01 	bl      3ac4 <complexUeMacPdu+0x520>
	fsm_mem_free(m_long_bsr);
    3ac8:	7f 23 cb 78 	mr      r3,r25
    3acc:	48 00 00 01 	bl      3acc <complexUeMacPdu+0x528>
	fsm_mem_free(m_rlc_type1_ici);
    3ad0:	7f c3 f3 78 	mr      r3,r30
    3ad4:	48 00 00 01 	bl      3ad4 <complexUeMacPdu+0x530>
	fsm_mem_free(m_phy_ici);
    3ad8:	7f 63 db 78 	mr      r3,r27
    3adc:	48 00 00 01 	bl      3adc <complexUeMacPdu+0x538>
	fsm_mem_free(m_bsr_infor);
    3ae0:	7e a3 ab 78 	mr      r3,r21
    3ae4:	48 00 00 01 	bl      3ae4 <complexUeMacPdu+0x540>
	fsm_mem_free(head_backup);
    3ae8:	7e 23 8b 78 	mr      r3,r17
    3aec:	48 00 00 01 	bl      3aec <complexUeMacPdu+0x548>
	clean_CE_tags();// modified by HQ 20140512 
    3af0:	48 00 00 01 	bl      3af0 <complexUeMacPdu+0x54c>
	fsm_printf("complex function done\n");//testing code 
    3af4:	3c 60 00 00 	lis     r3,0
    3af8:	38 63 04 e0 	addi    r3,r3,1248
    3afc:	48 00 00 01 	bl      3afc <complexUeMacPdu+0x558>
	from_len++;
}
fsm_printf("\n");*/

	FOUT;
}	//ICI()
    3b00:	80 01 00 84 	lwz     r0,132(r1)
    3b04:	81 81 00 34 	lwz     r12,52(r1)
    3b08:	7c 08 03 a6 	mtlr    r0
    3b0c:	b9 c1 00 38 	lmw     r14,56(r1)
    3b10:	7d 83 81 20 	mtcrf   56,r12
    3b14:	38 21 00 80 	addi    r1,r1,128
    3b18:	4e 80 00 20 	blr
		//fsm_printf("[COMPLEX]C_RNTI CONTROL ELEMENT FOUND!\n");			

		test_len++;
		len=sizeof(MAC_CE_Crnti)+sizeof(MAC_SDU_subhead_last);
		if(left_len>=len&&con_flag){
			re_len=re_len+len;
    3b1c:	39 60 00 03 	li      r11,3
	bsr_flag=lteMacCEBSRSend(lcg_id,shortbsr_buf_size,longbsr_buf_sizes,LONG_BSR_SIZE);//bsr_flag bsr bsr

	if(crnti_flag){
		//fsm_printf("[COMPLEX]C_RNTI CONTROL ELEMENT FOUND!\n");			

		test_len++;
    3b20:	3a 00 00 01 	li      r16,1
    3b24:	4b ff fc b0 	b       37d4 <complexUeMacPdu+0x230>
		lteMacCcchSend(skb,len);//ccch	20140430
	}
*/       
	
	if((skb->tail-skb->data)+m_rlc_type1_ici->len>left_len){
		SV(lost_pkt_num_uplink)=SV(lost_pkt_num_uplink)+1;
    3b28:	81 3c 02 04 	lwz     r9,516(r28)
		fsm_mem_free(lcg_id);
    3b2c:	7e 43 93 78 	mr      r3,r18
		lteMacCcchSend(skb,len);//ccch	20140430
	}
*/       
	
	if((skb->tail-skb->data)+m_rlc_type1_ici->len>left_len){
		SV(lost_pkt_num_uplink)=SV(lost_pkt_num_uplink)+1;
    3b30:	38 09 00 01 	addi    r0,r9,1
    3b34:	90 1c 02 04 	stw     r0,516(r28)
		fsm_mem_free(lcg_id);
    3b38:	48 00 00 01 	bl      3b38 <complexUeMacPdu+0x594>
		fsm_mem_free(shortbsr_buf_size);
    3b3c:	7e 63 9b 78 	mr      r3,r19
    3b40:	48 00 00 01 	bl      3b40 <complexUeMacPdu+0x59c>
		fsm_mem_free(m_fixed_subhead);
    3b44:	7f a3 eb 78 	mr      r3,r29
    3b48:	48 00 00 01 	bl      3b48 <complexUeMacPdu+0x5a4>
		fsm_mem_free(m_7bit_subhead);
    3b4c:	7f 43 d3 78 	mr      r3,r26
    3b50:	48 00 00 01 	bl      3b50 <complexUeMacPdu+0x5ac>
		fsm_mem_free(m_15bit_subhead);
    3b54:	7e 83 a3 78 	mr      r3,r20
    3b58:	48 00 00 01 	bl      3b58 <complexUeMacPdu+0x5b4>
		fsm_mem_free(m_crnti);
    3b5c:	7e e3 bb 78 	mr      r3,r23
    3b60:	48 00 00 01 	bl      3b60 <complexUeMacPdu+0x5bc>
		fsm_mem_free(m_power_headroom);
    3b64:	7f 03 c3 78 	mr      r3,r24
    3b68:	48 00 00 01 	bl      3b68 <complexUeMacPdu+0x5c4>
		fsm_mem_free(m_short_bsr);
    3b6c:	7e c3 b3 78 	mr      r3,r22
    3b70:	48 00 00 01 	bl      3b70 <complexUeMacPdu+0x5cc>
		fsm_mem_free(m_long_bsr);
    3b74:	7f 23 cb 78 	mr      r3,r25
    3b78:	48 00 00 01 	bl      3b78 <complexUeMacPdu+0x5d4>
		fsm_mem_free(m_rlc_type1_ici);
    3b7c:	7f c3 f3 78 	mr      r3,r30
    3b80:	48 00 00 01 	bl      3b80 <complexUeMacPdu+0x5dc>
		fsm_mem_free(m_phy_ici);
    3b84:	7f 63 db 78 	mr      r3,r27
    3b88:	48 00 00 01 	bl      3b88 <complexUeMacPdu+0x5e4>
		fsm_mem_free(m_bsr_infor);
    3b8c:	7e a3 ab 78 	mr      r3,r21
    3b90:	48 00 00 01 	bl      3b90 <complexUeMacPdu+0x5ec>
		fsm_mem_free(head_backup);
    3b94:	7e 23 8b 78 	mr      r3,r17
    3b98:	48 00 00 01 	bl      3b98 <complexUeMacPdu+0x5f4>
		clean_CE_tags();// modified by HQ 20140512 
    3b9c:	48 00 00 01 	bl      3b9c <complexUeMacPdu+0x5f8>
		fsm_printf("complex function done by error!\n");//testing code 
    3ba0:	3c 60 00 00 	lis     r3,0
    3ba4:	38 63 03 98 	addi    r3,r3,920
    3ba8:	48 00 00 01 	bl      3ba8 <complexUeMacPdu+0x604>
	from_len++;
}
fsm_printf("\n");*/

	FOUT;
}	//ICI()
    3bac:	80 01 00 84 	lwz     r0,132(r1)
    3bb0:	81 81 00 34 	lwz     r12,52(r1)
    3bb4:	7c 08 03 a6 	mtlr    r0
    3bb8:	b9 c1 00 38 	lmw     r14,56(r1)
    3bbc:	7d 83 81 20 	mtcrf   56,r12
    3bc0:	38 21 00 80 	addi    r1,r1,128
    3bc4:	4e 80 00 20 	blr
	u32 *lcg_id,*shortbsr_buf_size;	//IDBSRbuffer size
	
	u32 len=0,from_len=0,total_len=0,left_len,head_len,f_flag=0,sdu_len,re_len=0;	//;;;
	u32 m_7bit_numb=0,m_15bit_numb=0;	//
	u32 longbsr_buf_sizes[LONG_BSR_SIZE]={0,0,0,0};	//BSRbuffer size
	bool crnti_flag=false, ph_flag=false,first_flag=true,con_flag=true;	//crnti; 
    3bc8:	39 e0 00 01 	li      r15,1
    3bcc:	4b ff fd cc 	b       3998 <complexUeMacPdu+0x3f4>

	fsm_printf("[COMPLEX]THE LENGTH SHOULD BE RESERVED:%d,HEADROOM OF SK_BUFF:%d,DATAROOM OF SK_BUFF:%d\n",re_len,skb->data-skb->head,skb->tail-skb->data);
     // HQ 20140502		
	if(ph_flag){	//
		len=sizeof(MAC_CE_power_headroom);
		m_power_headroom->m_r_r_ph=1;	//FOR TEST
    3bd0:	38 00 00 01 	li      r0,1
    3bd4:	98 18 00 00 	stb     r0,0(r24)
		fsm_mem_cpy(fsm_skb_push(skb,len),m_power_headroom,len);	//NEWSDU
    3bd8:	7f e3 fb 78 	mr      r3,r31
    3bdc:	38 80 00 01 	li      r4,1
    3be0:	48 00 00 01 	bl      3be0 <complexUeMacPdu+0x63c>
    3be4:	7f 04 c3 78 	mr      r4,r24
    3be8:	38 a0 00 01 	li      r5,1
    3bec:	48 00 00 01 	bl      3bec <complexUeMacPdu+0x648>
    3bf0:	4b ff fc 7c 	b       386c <complexUeMacPdu+0x2c8>
	}
	//fsm_printf("[HEXI]LENGTH OF THE DATAROOM AFTER ADDING CONTROL SUBHEAD:%d\n",(skb->tail-skb->data));
	
	if(crnti_flag){
		len=sizeof(MAC_CE_Crnti);
		fsm_mem_cpy(fsm_skb_push(skb,len),m_crnti,len);	//NEWSDU
    3bf4:	7f e3 fb 78 	mr      r3,r31
    3bf8:	38 80 00 02 	li      r4,2
    3bfc:	48 00 00 01 	bl      3bfc <complexUeMacPdu+0x658>
    3c00:	7e e4 bb 78 	mr      r4,r23
    3c04:	38 a0 00 02 	li      r5,2
    3c08:	48 00 00 01 	bl      3c08 <complexUeMacPdu+0x664>
		rnti_to_ici=SV(T_C_RNTI);
		fsm_printf("[MAC COMPLEX]CRNTI IN COMPLEX:%d\n",m_crnti->m_crnti);
    3c0c:	a0 97 00 00 	lhz     r4,0(r23)
    3c10:	3c 60 00 00 	lis     r3,0
	//fsm_printf("[HEXI]LENGTH OF THE DATAROOM AFTER ADDING CONTROL SUBHEAD:%d\n",(skb->tail-skb->data));
	
	if(crnti_flag){
		len=sizeof(MAC_CE_Crnti);
		fsm_mem_cpy(fsm_skb_push(skb,len),m_crnti,len);	//NEWSDU
		rnti_to_ici=SV(T_C_RNTI);
    3c14:	a1 dc 00 02 	lhz     r14,2(r28)
		fsm_printf("[MAC COMPLEX]CRNTI IN COMPLEX:%d\n",m_crnti->m_crnti);
    3c18:	38 63 04 44 	addi    r3,r3,1092
    3c1c:	48 00 00 01 	bl      3c1c <complexUeMacPdu+0x678>
    3c20:	4b ff fc d0 	b       38f0 <complexUeMacPdu+0x34c>
		//re_len=re_len+sizeof(MAC_CE_power_headroom)+sizeof(MAC_SDU_subhead_last);
	}
	if(bsr_flag==1){
		//fsm_printf("[COMPLEX]SHORT BSR CONTROL ELEMENT FOUND!\n");			

		test_len++;
    3c24:	3a 10 00 01 	addi    r16,r16,1

		len=sizeof(MAC_CE_shortBSR)+sizeof(MAC_SDU_subhead_last);
		if(left_len>=len&&con_flag){
			re_len=re_len+len;
    3c28:	39 6b 00 02 	addi    r11,r11,2
    3c2c:	4b ff fb ec 	b       3818 <complexUeMacPdu+0x274>
		//fsm_printf("[HEXI]LENGTH OF THE DATAROOM AFTER ADDING C-RNTI:%d\n",(skb->tail-skb->data));
	}*/
	if(bsr_flag!=0){	//BSR

		if(bsr_flag==1){
			m_short_bsr->m_lcgid_buffersize=*lcg_id;
    3c30:	80 12 00 00 	lwz     r0,0(r18)
			m_short_bsr->m_lcgid_buffersize=m_short_bsr->m_lcgid_buffersize<<6;
			m_short_bsr->m_lcgid_buffersize=m_short_bsr->m_lcgid_buffersize+(*shortbsr_buf_size);
			len=sizeof(MAC_CE_shortBSR);
			fsm_mem_cpy(fsm_skb_push(skb,len),m_short_bsr,len);	//BSR
    3c34:	7f e3 fb 78 	mr      r3,r31
    3c38:	38 80 00 01 	li      r4,1
	}*/
	if(bsr_flag!=0){	//BSR

		if(bsr_flag==1){
			m_short_bsr->m_lcgid_buffersize=*lcg_id;
			m_short_bsr->m_lcgid_buffersize=m_short_bsr->m_lcgid_buffersize<<6;
    3c3c:	54 00 36 32 	rlwinm  r0,r0,6,24,25
    3c40:	98 16 00 00 	stb     r0,0(r22)
			m_short_bsr->m_lcgid_buffersize=m_short_bsr->m_lcgid_buffersize+(*shortbsr_buf_size);
    3c44:	81 33 00 00 	lwz     r9,0(r19)
    3c48:	7c 00 4a 14 	add     r0,r0,r9
    3c4c:	98 16 00 00 	stb     r0,0(r22)
			len=sizeof(MAC_CE_shortBSR);
			fsm_mem_cpy(fsm_skb_push(skb,len),m_short_bsr,len);	//BSR
    3c50:	48 00 00 01 	bl      3c50 <complexUeMacPdu+0x6ac>
    3c54:	7e c4 b3 78 	mr      r4,r22
    3c58:	38 a0 00 01 	li      r5,1
    3c5c:	48 00 00 01 	bl      3c5c <complexUeMacPdu+0x6b8>
			}
			SV(RetxBSRTimer).time_value = SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.retxBSR_Timer)*100;
			SV(RetxBSRTimer).timer_sign = fsm_schedule_self(SV(RetxBSRTimer).time_value,RexBSRTimer_Expire );
			SV(RetxBSRTimer).flag = true; */			
		}
		Free_Bsr_Info();		//20140428  //LHLBSR
    3c60:	48 00 00 01 	bl      3c60 <complexUeMacPdu+0x6bc>
    3c64:	4b ff fc 88 	b       38ec <complexUeMacPdu+0x348>
	
	if(bsr_flag!=0){
		first_flag=false;	//
		if(bsr_flag==1){
			lcid=SHORT_BSR;
			m_fixed_subhead->m_lcid_e_r_r=e<<5;
    3c68:	54 09 28 34 	rlwinm  r9,r0,5,0,26
			m_fixed_subhead->m_lcid_e_r_r=m_fixed_subhead->m_lcid_e_r_r+lcid;
    3c6c:	38 09 00 1d 	addi    r0,r9,29
    3c70:	4b ff fd 08 	b       3978 <complexUeMacPdu+0x3d4>

00003c74 <Init_Uemac_Scheduler>:
->output:
->Special:
*******************************
*/
void Init_Uemac_Scheduler(void)
{
    3c74:	94 21 ff f0 	stwu    r1,-16(r1)
    3c78:	7c 08 02 a6 	mflr    r0
    3c7c:	93 e1 00 0c 	stw     r31,12(r1)
    3c80:	90 01 00 14 	stw     r0,20(r1)
	FIN(Init_Uemac_Scheduler(void));
	SV_PTR_GET(mac_sv);
    3c84:	48 00 00 01 	bl      3c84 <Init_Uemac_Scheduler+0x10>
    3c88:	7c 7f 1b 78 	mr      r31,r3
	SV(LCGZeroToData)=false;
    3c8c:	38 00 00 00 	li      r0,0
    3c90:	98 03 01 58 	stb     r0,344(r3)
	SV(m_freshUlBsr)=false;
	//SV(ALLOCATION_RESOURCE_BSR_INFO)=false;
	SV(DATA_WAIT_ALLOCATION)=false;

	SV(bsr)=(MacBufferStatus_BSR_Info *)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
    3c94:	38 60 00 1a 	li      r3,26
void Init_Uemac_Scheduler(void)
{
	FIN(Init_Uemac_Scheduler(void));
	SV_PTR_GET(mac_sv);
	SV(LCGZeroToData)=false;
	SV(m_freshUlBsr)=false;
    3c98:	98 1f 01 59 	stb     r0,345(r31)
	//SV(ALLOCATION_RESOURCE_BSR_INFO)=false;
	SV(DATA_WAIT_ALLOCATION)=false;
    3c9c:	98 1f 01 5a 	stb     r0,346(r31)

	SV(bsr)=(MacBufferStatus_BSR_Info *)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
    3ca0:	48 00 00 01 	bl      3ca0 <Init_Uemac_Scheduler+0x2c>
	fsm_mem_set(SV(bsr),0,sizeof(MacBufferStatus_BSR_Info));
    3ca4:	38 80 00 00 	li      r4,0
	SV(LCGZeroToData)=false;
	SV(m_freshUlBsr)=false;
	//SV(ALLOCATION_RESOURCE_BSR_INFO)=false;
	SV(DATA_WAIT_ALLOCATION)=false;

	SV(bsr)=(MacBufferStatus_BSR_Info *)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
    3ca8:	90 7f 01 54 	stw     r3,340(r31)
	fsm_mem_set(SV(bsr),0,sizeof(MacBufferStatus_BSR_Info));
    3cac:	38 a0 00 1a 	li      r5,26
    3cb0:	48 00 00 01 	bl      3cb0 <Init_Uemac_Scheduler+0x3c>
	SV(Periodicbsr)=NULL;
    3cb4:	38 00 00 00 	li      r0,0
    3cb8:	90 1f 01 50 	stw     r0,336(r31)
	SV(Regularbsr)=NULL;
	SV(MacBuffer_RLC)=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
    3cbc:	38 60 00 0d 	li      r3,13
	SV(DATA_WAIT_ALLOCATION)=false;

	SV(bsr)=(MacBufferStatus_BSR_Info *)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
	fsm_mem_set(SV(bsr),0,sizeof(MacBufferStatus_BSR_Info));
	SV(Periodicbsr)=NULL;
	SV(Regularbsr)=NULL;
    3cc0:	90 1f 01 4c 	stw     r0,332(r31)
	SV(MacBuffer_RLC)=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
    3cc4:	48 00 00 01 	bl      3cc4 <Init_Uemac_Scheduler+0x50>
    3cc8:	90 7f 01 48 	stw     r3,328(r31)
	SV(LogicalChannel_Bj)=(LogicalChannelBj *)fsm_mem_alloc(sizeof(LogicalChannelBj));
    3ccc:	38 60 00 0d 	li      r3,13
    3cd0:	48 00 00 01 	bl      3cd0 <Init_Uemac_Scheduler+0x5c>
    3cd4:	90 7f 01 44 	stw     r3,324(r31)
	SV(LogicalChannel_Config)=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo));
    3cd8:	38 60 00 19 	li      r3,25
    3cdc:	48 00 00 01 	bl      3cdc <Init_Uemac_Scheduler+0x68>
	INIT_LIST_HEAD(&(SV(MacBuffer_RLC)->list));
    3ce0:	81 3f 01 48 	lwz     r9,328(r31)
	fsm_mem_set(SV(bsr),0,sizeof(MacBufferStatus_BSR_Info));
	SV(Periodicbsr)=NULL;
	SV(Regularbsr)=NULL;
	SV(MacBuffer_RLC)=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
	SV(LogicalChannel_Bj)=(LogicalChannelBj *)fsm_mem_alloc(sizeof(LogicalChannelBj));
	SV(LogicalChannel_Config)=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo));
    3ce4:	90 7f 01 40 	stw     r3,320(r31)
	INIT_LIST_HEAD(&(SV(MacBuffer_RLC)->list));
    3ce8:	38 09 00 05 	addi    r0,r9,5
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    3cec:	90 09 00 05 	stw     r0,5(r9)
	list->prev = list;
    3cf0:	90 09 00 09 	stw     r0,9(r9)
	INIT_LIST_HEAD(&(SV(LogicalChannel_Bj)->list));
    3cf4:	81 3f 01 44 	lwz     r9,324(r31)
    3cf8:	38 09 00 05 	addi    r0,r9,5
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    3cfc:	90 09 00 05 	stw     r0,5(r9)
	list->prev = list;
    3d00:	90 09 00 09 	stw     r0,9(r9)
	INIT_LIST_HEAD(&(SV(LogicalChannel_Config)->list));
    3d04:	81 3f 01 40 	lwz     r9,320(r31)
    3d08:	38 09 00 11 	addi    r0,r9,17
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    3d0c:	90 09 00 11 	stw     r0,17(r9)
	list->prev = list;
    3d10:	90 09 00 15 	stw     r0,21(r9)
	FOUT;
}
    3d14:	80 01 00 14 	lwz     r0,20(r1)
    3d18:	83 e1 00 0c 	lwz     r31,12(r1)
    3d1c:	38 21 00 10 	addi    r1,r1,16
    3d20:	7c 08 03 a6 	mtlr    r0
    3d24:	4e 80 00 20 	blr

00003d28 <RlcRequest_arraytolist>:
->Output:RlcBufferRequest 
->Special:
*******************************
*/
RlcBufferRequest * RlcRequest_arraytolist(RLC_Request *rlc_request_array,u32 num)//num
{
    3d28:	94 21 ff d0 	stwu    r1,-48(r1)
    3d2c:	7c 08 02 a6 	mflr    r0
    3d30:	be c1 00 08 	stmw    r22,8(r1)
    3d34:	7c 99 23 78 	mr      r25,r4
    3d38:	7c 7e 1b 78 	mr      r30,r3
    3d3c:	90 01 00 34 	stw     r0,52(r1)
	LogicalChannelConfigInfo *temp_lcc_info;
	u8 lcid;
	u32 flag;

	FIN(RlcRequest_arraytolist(RLC_Request *rlc_request_array,u32 num));
	SV_PTR_GET(mac_sv);
    3d40:	48 00 00 01 	bl      3d40 <RlcRequest_arraytolist+0x18>
    3d44:	7c 7a 1b 78 	mr      r26,r3
	rlcrequest=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    3d48:	38 60 00 1b 	li      r3,27
    3d4c:	48 00 00 01 	bl      3d4c <RlcRequest_arraytolist+0x24>
	/*while(rlcrequest==0)//
	{
		rlcrequest=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(rlcrequest->list));
	for(i=0;i<num;i++)
    3d50:	2f 99 00 00 	cmpwi   cr7,r25,0
	rlcrequest=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	/*while(rlcrequest==0)//
	{
		rlcrequest=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(rlcrequest->list));
    3d54:	3b 03 00 13 	addi    r24,r3,19
	u8 lcid;
	u32 flag;

	FIN(RlcRequest_arraytolist(RLC_Request *rlc_request_array,u32 num));
	SV_PTR_GET(mac_sv);
	rlcrequest=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    3d58:	7c 7b 1b 78 	mr      r27,r3
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    3d5c:	93 03 00 13 	stw     r24,19(r3)
	list->prev = list;
    3d60:	93 03 00 17 	stw     r24,23(r3)
	/*while(rlcrequest==0)//
	{
		rlcrequest=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(rlcrequest->list));
	for(i=0;i<num;i++)
    3d64:	41 9e 00 d8 	beq-    cr7,3e3c <RlcRequest_arraytolist+0x114>
					flag=1;
					break;
				}
				else
				{
					fsm_printf("[UEMAC][RLCreq_tolist]:lc_group error ,maybe it's rrc's mistake\n");
    3d68:	3e e0 00 00 	lis     r23,0
			rlcrequest_temp->statusPduSize=rlc_request_array[i].statusPduSize;
			rlcrequest_temp->statusPduHeader=rlc_request_array[i].statusPduHeader;
			list_add_tail(&(rlcrequest_temp->list), &(rlcrequest->list));
		}
		else
			fsm_printf("[UEMAC][RLCreq_tolist]:rlc request and lc_config error\n");
    3d6c:	3e c0 00 00 	lis     r22,0
	/*while(rlcrequest==0)//
	{
		rlcrequest=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(rlcrequest->list));
	for(i=0;i<num;i++)
    3d70:	3b 80 00 00 	li      r28,0
					flag=1;
					break;
				}
				else
				{
					fsm_printf("[UEMAC][RLCreq_tolist]:lc_group error ,maybe it's rrc's mistake\n");
    3d74:	3a f7 00 00 	addi    r23,r23,0
			rlcrequest_temp->statusPduSize=rlc_request_array[i].statusPduSize;
			rlcrequest_temp->statusPduHeader=rlc_request_array[i].statusPduHeader;
			list_add_tail(&(rlcrequest_temp->list), &(rlcrequest->list));
		}
		else
			fsm_printf("[UEMAC][RLCreq_tolist]:rlc request and lc_config error\n");
    3d78:	3a d6 00 44 	addi    r22,r22,68
	for(i=0;i<num;i++)
	{
		lcid=rlc_request_array[i].lcid;
		temp_lcc_info=NULL;
		flag=0;
		list_for_each_entry(temp_lcc_info, &(SV(LogicalChannel_Config)->list),list)//
    3d7c:	81 7a 01 40 	lwz     r11,320(r26)
		rlcrequest=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(rlcrequest->list));
	for(i=0;i<num;i++)
	{
		lcid=rlc_request_array[i].lcid;
    3d80:	8b be 00 02 	lbz     r29,2(r30)
		temp_lcc_info=NULL;
		flag=0;
		list_for_each_entry(temp_lcc_info, &(SV(LogicalChannel_Config)->list),list)//
    3d84:	83 eb 00 11 	lwz     r31,17(r11)
    3d88:	3b ff ff ef 	addi    r31,r31,-17
    3d8c:	81 3f 00 11 	lwz     r9,17(r31)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    3d90:	2f 89 00 00 	cmpwi   cr7,r9,0
    3d94:	41 9e 00 08 	beq-    cr7,3d9c <RlcRequest_arraytolist+0x74>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    3d98:	7c 00 4a 2c 	dcbt    r0,r9
    3d9c:	7f 9f 58 00 	cmpw    cr7,r31,r11
    3da0:	41 9e 00 d0 	beq-    cr7,3e70 <RlcRequest_arraytolist+0x148>
		{
			if(lcid==temp_lcc_info->lcid)
    3da4:	88 1f 00 00 	lbz     r0,0(r31)
    3da8:	7f 80 e8 00 	cmpw    cr7,r0,r29
    3dac:	41 9e 00 0c 	beq-    cr7,3db8 <RlcRequest_arraytolist+0x90>
	for(i=0;i<num;i++)
	{
		lcid=rlc_request_array[i].lcid;
		temp_lcc_info=NULL;
		flag=0;
		list_for_each_entry(temp_lcc_info, &(SV(LogicalChannel_Config)->list),list)//
    3db0:	3b e9 ff ef 	addi    r31,r9,-17
    3db4:	4b ff ff d8 	b       3d8c <RlcRequest_arraytolist+0x64>
		{
			if(lcid==temp_lcc_info->lcid)
			{
				if(temp_lcc_info->logicalChannelGroup>=0 && temp_lcc_info->logicalChannelGroup<4)
    3db8:	80 1f 00 0d 	lwz     r0,13(r31)
    3dbc:	2b 80 00 03 	cmplwi  cr7,r0,3
    3dc0:	41 9d 00 98 	bgt-    cr7,3e58 <RlcRequest_arraytolist+0x130>
				}
			}
		}
		if(flag==1)//requestMAC 
		{		
			rlcrequest_temp=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    3dc4:	38 60 00 1b 	li      r3,27
    3dc8:	48 00 00 01 	bl      3dc8 <RlcRequest_arraytolist+0xa0>
			/*while(rlcrequest_temp==0)//
			{
				rlcrequest_temp=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
			}*/
			INIT_LIST_HEAD(&(rlcrequest_temp->list));
    3dcc:	38 03 00 13 	addi    r0,r3,19
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    3dd0:	90 03 00 13 	stw     r0,19(r3)
	list->prev = list;
    3dd4:	90 03 00 17 	stw     r0,23(r3)
			rlcrequest_temp->rnti=rlc_request_array[i].rnti;
    3dd8:	a1 3e 00 00 	lhz     r9,0(r30)
    3ddc:	b1 23 00 00 	sth     r9,0(r3)
			rlcrequest_temp->lcid=rlc_request_array[i].lcid;
    3de0:	89 3e 00 02 	lbz     r9,2(r30)
    3de4:	99 23 00 02 	stb     r9,2(r3)
			rlcrequest_temp->txQueueSize=rlc_request_array[i].txQueueSize;
    3de8:	81 3e 00 03 	lwz     r9,3(r30)
    3dec:	91 23 00 03 	stw     r9,3(r3)
			rlcrequest_temp->txQueueHeader=rlc_request_array[i].txQueueHeader;
    3df0:	a1 3e 00 07 	lhz     r9,7(r30)
    3df4:	b1 23 00 07 	sth     r9,7(r3)
			rlcrequest_temp->retxQueueSize=rlc_request_array[i].retxQueueSize;
    3df8:	81 3e 00 09 	lwz     r9,9(r30)
    3dfc:	91 23 00 09 	stw     r9,9(r3)
			rlcrequest_temp->retxQueueHeader=rlc_request_array[i].retxQueueHeader;
    3e00:	a1 3e 00 0d 	lhz     r9,13(r30)
    3e04:	b1 23 00 0d 	sth     r9,13(r3)
			rlcrequest_temp->statusPduSize=rlc_request_array[i].statusPduSize;
    3e08:	a1 3e 00 0f 	lhz     r9,15(r30)
    3e0c:	b1 23 00 0f 	sth     r9,15(r3)
			rlcrequest_temp->statusPduHeader=rlc_request_array[i].statusPduHeader;
    3e10:	a1 3e 00 11 	lhz     r9,17(r30)
    3e14:	b1 23 00 11 	sth     r9,17(r3)
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    3e18:	81 3b 00 17 	lwz     r9,23(r27)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    3e1c:	90 1b 00 17 	stw     r0,23(r27)
	new->next = next;
    3e20:	93 03 00 13 	stw     r24,19(r3)
	new->prev = prev;
    3e24:	91 23 00 17 	stw     r9,23(r3)
	prev->next = new;
    3e28:	90 09 00 00 	stw     r0,0(r9)
	/*while(rlcrequest==0)//
	{
		rlcrequest=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(rlcrequest->list));
	for(i=0;i<num;i++)
    3e2c:	3b 9c 00 01 	addi    r28,r28,1
    3e30:	7f 99 e0 40 	cmplw   cr7,r25,r28
    3e34:	3b de 00 13 	addi    r30,r30,19
    3e38:	41 9d ff 44 	bgt+    cr7,3d7c <RlcRequest_arraytolist+0x54>
			list_add_tail(&(rlcrequest_temp->list), &(rlcrequest->list));
		}
		else
			fsm_printf("[UEMAC][RLCreq_tolist]:rlc request and lc_config error\n");
	}
	SV(Rlc_Request_Num)=num;
    3e3c:	93 3a 01 5c 	stw     r25,348(r26)
	FRET(rlcrequest);
}
    3e40:	7f 63 db 78 	mr      r3,r27
    3e44:	80 01 00 34 	lwz     r0,52(r1)
    3e48:	ba c1 00 08 	lmw     r22,8(r1)
    3e4c:	38 21 00 30 	addi    r1,r1,48
    3e50:	7c 08 03 a6 	mtlr    r0
    3e54:	4e 80 00 20 	blr
					flag=1;
					break;
				}
				else
				{
					fsm_printf("[UEMAC][RLCreq_tolist]:lc_group error ,maybe it's rrc's mistake\n");
    3e58:	7e e3 bb 78 	mr      r3,r23
    3e5c:	48 00 00 01 	bl      3e5c <RlcRequest_arraytolist+0x134>
    3e60:	81 3f 00 11 	lwz     r9,17(r31)
    3e64:	81 7a 01 40 	lwz     r11,320(r26)
	for(i=0;i<num;i++)
	{
		lcid=rlc_request_array[i].lcid;
		temp_lcc_info=NULL;
		flag=0;
		list_for_each_entry(temp_lcc_info, &(SV(LogicalChannel_Config)->list),list)//
    3e68:	3b e9 ff ef 	addi    r31,r9,-17
    3e6c:	4b ff ff 20 	b       3d8c <RlcRequest_arraytolist+0x64>
			rlcrequest_temp->statusPduSize=rlc_request_array[i].statusPduSize;
			rlcrequest_temp->statusPduHeader=rlc_request_array[i].statusPduHeader;
			list_add_tail(&(rlcrequest_temp->list), &(rlcrequest->list));
		}
		else
			fsm_printf("[UEMAC][RLCreq_tolist]:rlc request and lc_config error\n");
    3e70:	7e c3 b3 78 	mr      r3,r22
    3e74:	48 00 00 01 	bl      3e74 <RlcRequest_arraytolist+0x14c>
    3e78:	4b ff ff b4 	b       3e2c <RlcRequest_arraytolist+0x104>

00003e7c <RlcRequest_listtoarray>:
->Output:*num:IOCTLbufferRLC + void *: RLC 
->Special:
*******************************
*/
 void * RlcRequest_listtoarray( RlcBufferRequest *rlc_request,u32 *num)//numreport
{
    3e7c:	94 21 ff e0 	stwu    r1,-32(r1)
    3e80:	7c 08 02 a6 	mflr    r0
    3e84:	bf 81 00 10 	stmw    r28,16(r1)
    3e88:	7c 7f 1b 78 	mr      r31,r3
    3e8c:	7c 9e 23 78 	mr      r30,r4
    3e90:	90 01 00 24 	stw     r0,36(r1)
	void *rlc_report;
	u32 *temp_num;
	RLC_Request *rlc_report_temp;

	FIN(RlcRequest_listtoarray( RlcBufferRequest *rlc_request,int *num));
	SV_PTR_GET(mac_sv);
    3e94:	48 00 00 01 	bl      3e94 <RlcRequest_listtoarray+0x18>
	}*/
	pos=NULL,p=NULL,temp=NULL;
	i=0;

	rlc_report_temp=(RLC_Request *)(((u32 *)rlc_report)+1);//+1
	list_for_each_safe(pos,p,&(rlc_request->list))//
    3e98:	7f fd fb 78 	mr      r29,r31
	u32 *temp_num;
	RLC_Request *rlc_report_temp;

	FIN(RlcRequest_listtoarray( RlcBufferRequest *rlc_request,int *num));
	SV_PTR_GET(mac_sv);
	rlc_report=(void *)fsm_mem_alloc(sizeof(RLC_Request)*SV(Rlc_Request_Num)+sizeof(u32));//report
    3e9c:	80 63 01 5c 	lwz     r3,348(r3)
    3ea0:	1c 63 00 13 	mulli   r3,r3,19
    3ea4:	38 63 00 04 	addi    r3,r3,4
    3ea8:	48 00 00 01 	bl      3ea8 <RlcRequest_listtoarray+0x2c>
	}*/
	pos=NULL,p=NULL,temp=NULL;
	i=0;

	rlc_report_temp=(RLC_Request *)(((u32 *)rlc_report)+1);//+1
	list_for_each_safe(pos,p,&(rlc_request->list))//
    3eac:	85 1d 00 13 	lwzu    r8,19(r29)
	u32 *temp_num;
	RLC_Request *rlc_report_temp;

	FIN(RlcRequest_listtoarray( RlcBufferRequest *rlc_request,int *num));
	SV_PTR_GET(mac_sv);
	rlc_report=(void *)fsm_mem_alloc(sizeof(RLC_Request)*SV(Rlc_Request_Num)+sizeof(u32));//report
    3eb0:	7c 7c 1b 78 	mr      r28,r3
	}*/
	pos=NULL,p=NULL,temp=NULL;
	i=0;

	rlc_report_temp=(RLC_Request *)(((u32 *)rlc_report)+1);//+1
	list_for_each_safe(pos,p,&(rlc_request->list))//
    3eb4:	7f 88 e8 00 	cmpw    cr7,r8,r29
    3eb8:	81 48 00 00 	lwz     r10,0(r8)
    3ebc:	38 00 00 04 	li      r0,4
	/*while(rlc_report==0)//
	{
		rlc_report=(void *)fsm_mem_alloc(sizeof(RLC_Request)*SV(Rlc_Request_Num)+sizeof(int));
	}*/
	pos=NULL,p=NULL,temp=NULL;
	i=0;
    3ec0:	38 e0 00 00 	li      r7,0

	rlc_report_temp=(RLC_Request *)(((u32 *)rlc_report)+1);//+1
	list_for_each_safe(pos,p,&(rlc_request->list))//
    3ec4:	41 9e 00 6c 	beq-    cr7,3f30 <RlcRequest_listtoarray+0xb4>
    3ec8:	7c 69 1b 78 	mr      r9,r3
	{
		temp=list_entry(pos,RlcBufferRequest,list);
		rlc_report_temp[i].rnti=temp->rnti;
    3ecc:	a0 08 ff ed 	lhz     r0,-19(r8)
	i=0;

	rlc_report_temp=(RLC_Request *)(((u32 *)rlc_report)+1);//+1
	list_for_each_safe(pos,p,&(rlc_request->list))//
	{
		temp=list_entry(pos,RlcBufferRequest,list);
    3ed0:	39 68 ff ed 	addi    r11,r8,-19
	}*/
	pos=NULL,p=NULL,temp=NULL;
	i=0;

	rlc_report_temp=(RLC_Request *)(((u32 *)rlc_report)+1);//+1
	list_for_each_safe(pos,p,&(rlc_request->list))//
    3ed4:	7f 9d 50 00 	cmpw    cr7,r29,r10
	{
		temp=list_entry(pos,RlcBufferRequest,list);
		rlc_report_temp[i].rnti=temp->rnti;
    3ed8:	b0 09 00 04 	sth     r0,4(r9)
		rlc_report_temp[i].txQueueHeader=temp->txQueueHeader;
		rlc_report_temp[i].retxQueueSize=temp->retxQueueSize;
		rlc_report_temp[i].retxQueueHeader=temp->retxQueueHeader;
		rlc_report_temp[i].statusPduSize=temp->statusPduSize;
		rlc_report_temp[i].statusPduHeader=temp->statusPduHeader;
		i++;
    3edc:	38 e7 00 01 	addi    r7,r7,1
	rlc_report_temp=(RLC_Request *)(((u32 *)rlc_report)+1);//+1
	list_for_each_safe(pos,p,&(rlc_request->list))//
	{
		temp=list_entry(pos,RlcBufferRequest,list);
		rlc_report_temp[i].rnti=temp->rnti;
		rlc_report_temp[i].lcid=temp->lcid;
    3ee0:	88 08 ff ef 	lbz     r0,-17(r8)
	}*/
	pos=NULL,p=NULL,temp=NULL;
	i=0;

	rlc_report_temp=(RLC_Request *)(((u32 *)rlc_report)+1);//+1
	list_for_each_safe(pos,p,&(rlc_request->list))//
    3ee4:	7d 48 53 78 	mr      r8,r10
	{
		temp=list_entry(pos,RlcBufferRequest,list);
		rlc_report_temp[i].rnti=temp->rnti;
		rlc_report_temp[i].lcid=temp->lcid;
    3ee8:	98 09 00 06 	stb     r0,6(r9)
		rlc_report_temp[i].txQueueSize=temp->txQueueSize;
    3eec:	80 0b 00 03 	lwz     r0,3(r11)
    3ef0:	90 09 00 07 	stw     r0,7(r9)
		rlc_report_temp[i].txQueueHeader=temp->txQueueHeader;
    3ef4:	a0 0b 00 07 	lhz     r0,7(r11)
    3ef8:	b0 09 00 0b 	sth     r0,11(r9)
		rlc_report_temp[i].retxQueueSize=temp->retxQueueSize;
    3efc:	80 0b 00 09 	lwz     r0,9(r11)
    3f00:	90 09 00 0d 	stw     r0,13(r9)
		rlc_report_temp[i].retxQueueHeader=temp->retxQueueHeader;
    3f04:	a0 0b 00 0d 	lhz     r0,13(r11)
    3f08:	b0 09 00 11 	sth     r0,17(r9)
		rlc_report_temp[i].statusPduSize=temp->statusPduSize;
    3f0c:	a0 0b 00 0f 	lhz     r0,15(r11)
    3f10:	b0 09 00 13 	sth     r0,19(r9)
		rlc_report_temp[i].statusPduHeader=temp->statusPduHeader;
    3f14:	a0 0b 00 11 	lhz     r0,17(r11)
    3f18:	b0 09 00 15 	sth     r0,21(r9)
	}*/
	pos=NULL,p=NULL,temp=NULL;
	i=0;

	rlc_report_temp=(RLC_Request *)(((u32 *)rlc_report)+1);//+1
	list_for_each_safe(pos,p,&(rlc_request->list))//
    3f1c:	39 29 00 13 	addi    r9,r9,19
    3f20:	81 4a 00 00 	lwz     r10,0(r10)
    3f24:	40 9e ff a8 	bne+    cr7,3ecc <RlcRequest_listtoarray+0x50>
    3f28:	1d 27 00 13 	mulli   r9,r7,19
    3f2c:	38 09 00 04 	addi    r0,r9,4
		rlc_report_temp[i].statusPduSize=temp->statusPduSize;
		rlc_report_temp[i].statusPduHeader=temp->statusPduHeader;
		i++;
	}
	temp_num=(u32 *)rlc_report;
	*temp_num=i;//report()
    3f30:	90 fc 00 00 	stw     r7,0(r28)
	*num=sizeof(RLC_Request)*i+sizeof(u32);//RLC report
    3f34:	90 1e 00 00 	stw     r0,0(r30)
	pos=NULL,p=NULL,temp=NULL;
	list_for_each_safe(pos,p,&(rlc_request->list))//
    3f38:	81 7f 00 13 	lwz     r11,19(r31)
    3f3c:	7f 9d 58 00 	cmpw    cr7,r29,r11
    3f40:	83 cb 00 00 	lwz     r30,0(r11)
    3f44:	41 9e 00 3c 	beq-    cr7,3f80 <RlcRequest_listtoarray+0x104>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    3f48:	81 4b 00 04 	lwz     r10,4(r11)
	{
		temp=list_entry(pos,RlcBufferRequest,list);
    3f4c:	39 2b ff ed 	addi    r9,r11,-19
    3f50:	81 0b 00 00 	lwz     r8,0(r11)
		list_del_init(&(temp->list));
		fsm_mem_free(temp);//
    3f54:	7d 23 4b 78 	mr      r3,r9
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    3f58:	91 48 00 04 	stw     r10,4(r8)
	prev->next = next;
    3f5c:	91 0a 00 00 	stw     r8,0(r10)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    3f60:	91 6b 00 00 	stw     r11,0(r11)
	list->prev = list;
    3f64:	91 6b 00 04 	stw     r11,4(r11)
    3f68:	48 00 00 01 	bl      3f68 <RlcRequest_listtoarray+0xec>
	}
	temp_num=(u32 *)rlc_report;
	*temp_num=i;//report()
	*num=sizeof(RLC_Request)*i+sizeof(u32);//RLC report
	pos=NULL,p=NULL,temp=NULL;
	list_for_each_safe(pos,p,&(rlc_request->list))//
    3f6c:	7f 9e e8 00 	cmpw    cr7,r30,r29
    3f70:	80 1e 00 00 	lwz     r0,0(r30)
    3f74:	7f cb f3 78 	mr      r11,r30
    3f78:	7c 1e 03 78 	mr      r30,r0
    3f7c:	40 9e ff cc 	bne+    cr7,3f48 <RlcRequest_listtoarray+0xcc>
	{
		temp=list_entry(pos,RlcBufferRequest,list);
		list_del_init(&(temp->list));
		fsm_mem_free(temp);//
	}
	fsm_mem_free(rlc_request);
    3f80:	7f e3 fb 78 	mr      r3,r31
    3f84:	48 00 00 01 	bl      3f84 <RlcRequest_listtoarray+0x108>
	FRET(rlc_report);
}
    3f88:	80 01 00 24 	lwz     r0,36(r1)
    3f8c:	7f 83 e3 78 	mr      r3,r28
    3f90:	bb 81 00 10 	lmw     r28,16(r1)
    3f94:	7c 08 03 a6 	mtlr    r0
    3f98:	38 21 00 20 	addi    r1,r1,32
    3f9c:	4e 80 00 20 	blr

00003fa0 <Rlc_MacRequest_copy>:
->Output:RLC_Request
->Special:
*******************************
*/
RLC_Request* Rlc_MacRequest_copy(RlcBufferRequest *temp)
{
    3fa0:	94 21 ff f0 	stwu    r1,-16(r1)
    3fa4:	7c 08 02 a6 	mflr    r0
    3fa8:	93 e1 00 0c 	stw     r31,12(r1)
    3fac:	7c 7f 1b 78 	mr      r31,r3
	FIN(Rlc_MacRequest_copy(RlcBufferRequest *temp));
	RLC_Request *copy=(RLC_Request *)fsm_mem_alloc(sizeof(RLC_Request));
    3fb0:	38 60 00 13 	li      r3,19
->Output:RLC_Request
->Special:
*******************************
*/
RLC_Request* Rlc_MacRequest_copy(RlcBufferRequest *temp)
{
    3fb4:	90 01 00 14 	stw     r0,20(r1)
	FIN(Rlc_MacRequest_copy(RlcBufferRequest *temp));
	RLC_Request *copy=(RLC_Request *)fsm_mem_alloc(sizeof(RLC_Request));
    3fb8:	48 00 00 01 	bl      3fb8 <Rlc_MacRequest_copy+0x18>
	/*while(copy==0)//
	{
		copy=(RLC_Request *)fsm_mem_alloc(sizeof(RLC_Request));
	}*/
	copy->lcid=temp->lcid;
    3fbc:	88 1f 00 02 	lbz     r0,2(r31)
    3fc0:	98 03 00 02 	stb     r0,2(r3)
	copy->retxQueueHeader=temp->retxQueueHeader;
    3fc4:	a0 1f 00 0d 	lhz     r0,13(r31)
    3fc8:	b0 03 00 0d 	sth     r0,13(r3)
	copy->retxQueueSize=temp->retxQueueSize;
    3fcc:	80 1f 00 09 	lwz     r0,9(r31)
    3fd0:	90 03 00 09 	stw     r0,9(r3)
	copy->rnti=temp->rnti;
    3fd4:	a0 1f 00 00 	lhz     r0,0(r31)
    3fd8:	b0 03 00 00 	sth     r0,0(r3)
	copy->statusPduHeader=temp->statusPduHeader;
    3fdc:	a0 1f 00 11 	lhz     r0,17(r31)
    3fe0:	b0 03 00 11 	sth     r0,17(r3)
	copy->statusPduSize=temp->statusPduSize;
    3fe4:	a0 1f 00 0f 	lhz     r0,15(r31)
    3fe8:	b0 03 00 0f 	sth     r0,15(r3)
	copy->txQueueHeader=temp->txQueueHeader;
    3fec:	a0 1f 00 07 	lhz     r0,7(r31)
    3ff0:	b0 03 00 07 	sth     r0,7(r3)
	copy->txQueueSize=temp->txQueueSize;
    3ff4:	80 1f 00 03 	lwz     r0,3(r31)
    3ff8:	90 03 00 03 	stw     r0,3(r3)
	FRET(copy);
}
    3ffc:	80 01 00 14 	lwz     r0,20(r1)
    4000:	83 e1 00 0c 	lwz     r31,12(r1)
    4004:	38 21 00 10 	addi    r1,r1,16
    4008:	7c 08 03 a6 	mtlr    r0
    400c:	4e 80 00 20 	blr

00004010 <LogicalChannel_ConfigInfo_copy>:
->Output:LogicalChannelConfigInfo:MAC
->Special:
*******************************
*/
LogicalChannelConfigInfo* LogicalChannel_ConfigInfo_copy(MAC_LogicalChannelConfig_IoctrlMsg *temp)
{
    4010:	94 21 ff f0 	stwu    r1,-16(r1)
    4014:	7c 08 02 a6 	mflr    r0
    4018:	93 e1 00 0c 	stw     r31,12(r1)
    401c:	7c 7f 1b 78 	mr      r31,r3
	FIN(LogicalChannel_ConfigInfo_copy(MAC_LogicalChannelConfig_IoctrlMsg *temp));
	LogicalChannelConfigInfo *copy=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo));
    4020:	38 60 00 19 	li      r3,25
->Output:LogicalChannelConfigInfo:MAC
->Special:
*******************************
*/
LogicalChannelConfigInfo* LogicalChannel_ConfigInfo_copy(MAC_LogicalChannelConfig_IoctrlMsg *temp)
{
    4024:	90 01 00 14 	stw     r0,20(r1)
	FIN(LogicalChannel_ConfigInfo_copy(MAC_LogicalChannelConfig_IoctrlMsg *temp));
	LogicalChannelConfigInfo *copy=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo));
    4028:	48 00 00 01 	bl      4028 <LogicalChannel_ConfigInfo_copy+0x18>
	/*while(copy==0)//
	{
		copy=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo));
	}*/
	INIT_LIST_HEAD(&(copy->list));
    402c:	38 03 00 11 	addi    r0,r3,17
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    4030:	90 03 00 11 	stw     r0,17(r3)
	list->prev = list;
    4034:	90 03 00 15 	stw     r0,21(r3)
	copy->lcid=temp->logicalChannelIdentity;
    4038:	80 1f 00 00 	lwz     r0,0(r31)
    403c:	98 03 00 00 	stb     r0,0(r3)
	copy->priority=(temp->logicalChannelConfig).ul_SpecificParameters.priority;
    4040:	80 1f 00 05 	lwz     r0,5(r31)
    4044:	90 03 00 01 	stw     r0,1(r3)
	copy->prioritizedBitRateKbps=(temp->logicalChannelConfig).ul_SpecificParameters.prioritisedBitRate;
    4048:	80 1f 00 09 	lwz     r0,9(r31)
    404c:	90 03 00 05 	stw     r0,5(r3)
	copy->bucketSizeDurationMs=(temp->logicalChannelConfig).ul_SpecificParameters.bucketSizeDuration;
    4050:	80 1f 00 0d 	lwz     r0,13(r31)
    4054:	90 03 00 09 	stw     r0,9(r3)
	copy->logicalChannelGroup=(temp->logicalChannelConfig).ul_SpecificParameters.logicalChannelGroup;
    4058:	80 1f 00 11 	lwz     r0,17(r31)
    405c:	90 03 00 0d 	stw     r0,13(r3)
	FRET(copy);
}
    4060:	80 01 00 14 	lwz     r0,20(r1)
    4064:	83 e1 00 0c 	lwz     r31,12(r1)
    4068:	38 21 00 10 	addi    r1,r1,16
    406c:	7c 08 03 a6 	mtlr    r0
    4070:	4e 80 00 20 	blr

00004074 <Mac_RlcRequest_copy>:
->Output:RlcBufferRequest:MACRLC request
->Special:
*******************************
*/
RlcBufferRequest* Mac_RlcRequest_copy(RLC_Request *temp)//RlcBufferRequest
{
    4074:	94 21 ff f0 	stwu    r1,-16(r1)
    4078:	7c 08 02 a6 	mflr    r0
    407c:	93 e1 00 0c 	stw     r31,12(r1)
    4080:	7c 7f 1b 78 	mr      r31,r3
	FIN(Mac_RlcRequest_copy(RLC_Request *temp));
	RlcBufferRequest *copy=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    4084:	38 60 00 1b 	li      r3,27
->Output:RlcBufferRequest:MACRLC request
->Special:
*******************************
*/
RlcBufferRequest* Mac_RlcRequest_copy(RLC_Request *temp)//RlcBufferRequest
{
    4088:	90 01 00 14 	stw     r0,20(r1)
	FIN(Mac_RlcRequest_copy(RLC_Request *temp));
	RlcBufferRequest *copy=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    408c:	48 00 00 01 	bl      408c <Mac_RlcRequest_copy+0x18>
	/*while(copy==0)//
	{
		copy=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(copy->list));
    4090:	38 03 00 13 	addi    r0,r3,19
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    4094:	90 03 00 13 	stw     r0,19(r3)
	list->prev = list;
    4098:	90 03 00 17 	stw     r0,23(r3)
	copy->lcid=temp->lcid;
    409c:	88 1f 00 02 	lbz     r0,2(r31)
    40a0:	98 03 00 02 	stb     r0,2(r3)
	copy->retxQueueHeader=temp->retxQueueHeader;
    40a4:	a0 1f 00 0d 	lhz     r0,13(r31)
    40a8:	b0 03 00 0d 	sth     r0,13(r3)
	copy->retxQueueSize=temp->retxQueueSize;
    40ac:	80 1f 00 09 	lwz     r0,9(r31)
    40b0:	90 03 00 09 	stw     r0,9(r3)
	copy->rnti=temp->rnti;
    40b4:	a0 1f 00 00 	lhz     r0,0(r31)
    40b8:	b0 03 00 00 	sth     r0,0(r3)
	copy->statusPduHeader=temp->statusPduHeader;
    40bc:	a0 1f 00 11 	lhz     r0,17(r31)
    40c0:	b0 03 00 11 	sth     r0,17(r3)
	copy->statusPduSize=temp->statusPduSize;
    40c4:	a0 1f 00 0f 	lhz     r0,15(r31)
    40c8:	b0 03 00 0f 	sth     r0,15(r3)
	copy->txQueueHeader=temp->txQueueHeader;
    40cc:	a0 1f 00 07 	lhz     r0,7(r31)
    40d0:	b0 03 00 07 	sth     r0,7(r3)
	copy->txQueueSize=temp->txQueueSize;
    40d4:	80 1f 00 03 	lwz     r0,3(r31)
    40d8:	90 03 00 03 	stw     r0,3(r3)
	FRET(copy);
}
    40dc:	80 01 00 14 	lwz     r0,20(r1)
    40e0:	83 e1 00 0c 	lwz     r31,12(r1)
    40e4:	38 21 00 10 	addi    r1,r1,16
    40e8:	7c 08 03 a6 	mtlr    r0
    40ec:	4e 80 00 20 	blr

000040f0 <Mac_MacRequest_copy>:
->Output:RLC_Request *
->Special:
*******************************
*/
RLC_Request* Mac_MacRequest_copy(RLC_Request *temp)//RlcBufferRequest
{
    40f0:	94 21 ff f0 	stwu    r1,-16(r1)
    40f4:	7c 08 02 a6 	mflr    r0
    40f8:	93 e1 00 0c 	stw     r31,12(r1)
    40fc:	7c 7f 1b 78 	mr      r31,r3
	FIN(Mac_MacRequest_copy(RLC_Request *temp));
	RLC_Request *copy=(RLC_Request *)fsm_mem_alloc(sizeof(RLC_Request));
    4100:	38 60 00 13 	li      r3,19
->Output:RLC_Request *
->Special:
*******************************
*/
RLC_Request* Mac_MacRequest_copy(RLC_Request *temp)//RlcBufferRequest
{
    4104:	90 01 00 14 	stw     r0,20(r1)
	FIN(Mac_MacRequest_copy(RLC_Request *temp));
	RLC_Request *copy=(RLC_Request *)fsm_mem_alloc(sizeof(RLC_Request));
    4108:	48 00 00 01 	bl      4108 <Mac_MacRequest_copy+0x18>
	/*while(copy==0)//
	{
		copy=(RLC_Request *)fsm_mem_alloc(sizeof(RLC_Request));
	}*/
	copy->lcid=temp->lcid;
    410c:	88 1f 00 02 	lbz     r0,2(r31)
    4110:	98 03 00 02 	stb     r0,2(r3)
	copy->retxQueueHeader=temp->retxQueueHeader;
    4114:	a0 1f 00 0d 	lhz     r0,13(r31)
    4118:	b0 03 00 0d 	sth     r0,13(r3)
	copy->retxQueueSize=temp->retxQueueSize;
    411c:	80 1f 00 09 	lwz     r0,9(r31)
    4120:	90 03 00 09 	stw     r0,9(r3)
	copy->rnti=temp->rnti;
    4124:	a0 1f 00 00 	lhz     r0,0(r31)
    4128:	b0 03 00 00 	sth     r0,0(r3)
	copy->statusPduHeader=temp->statusPduHeader;
    412c:	a0 1f 00 11 	lhz     r0,17(r31)
    4130:	b0 03 00 11 	sth     r0,17(r3)
	copy->statusPduSize=temp->statusPduSize;
    4134:	a0 1f 00 0f 	lhz     r0,15(r31)
    4138:	b0 03 00 0f 	sth     r0,15(r3)
	copy->txQueueHeader=temp->txQueueHeader;
    413c:	a0 1f 00 07 	lhz     r0,7(r31)
    4140:	b0 03 00 07 	sth     r0,7(r3)
	copy->txQueueSize=temp->txQueueSize;
    4144:	80 1f 00 03 	lwz     r0,3(r31)
    4148:	90 03 00 03 	stw     r0,3(r3)
	FRET(copy);
}
    414c:	80 01 00 14 	lwz     r0,20(r1)
    4150:	83 e1 00 0c 	lwz     r31,12(r1)
    4154:	38 21 00 10 	addi    r1,r1,16
    4158:	7c 08 03 a6 	mtlr    r0
    415c:	4e 80 00 20 	blr

00004160 <MacBufferStatus_BSR_Info_copy>:
->Output:MacBufferStatus_BSR_Info *
->Special:
*******************************
*/
MacBufferStatus_BSR_Info* MacBufferStatus_BSR_Info_copy(void)//BSR
{
    4160:	94 21 ff f0 	stwu    r1,-16(r1)
    4164:	7c 08 02 a6 	mflr    r0
    4168:	93 e1 00 0c 	stw     r31,12(r1)
    416c:	90 01 00 14 	stw     r0,20(r1)
	FIN(MacBufferStatus_BSR_Info_copy(void));
	SV_PTR_GET(mac_sv);
    4170:	48 00 00 01 	bl      4170 <MacBufferStatus_BSR_Info_copy+0x10>
    4174:	7c 7f 1b 78 	mr      r31,r3
	u32 j=0;
	MacBufferStatus_BSR_Info* copy=(MacBufferStatus_BSR_Info*)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
    4178:	38 60 00 1a 	li      r3,26
    417c:	48 00 00 01 	bl      417c <MacBufferStatus_BSR_Info_copy+0x1c>
	/*while(copy==0)//
	{
		copy=(MacBufferStatus_BSR_Info*)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
	}*/
	copy->m_lcgnum=SV(bsr)->m_lcgnum;
    4180:	81 3f 01 54 	lwz     r9,340(r31)
->Input:SV(bsr) :bsr
->Output:MacBufferStatus_BSR_Info *
->Special:
*******************************
*/
MacBufferStatus_BSR_Info* MacBufferStatus_BSR_Info_copy(void)//BSR
    4184:	39 63 ff fc 	addi    r11,r3,-4
	MacBufferStatus_BSR_Info* copy=(MacBufferStatus_BSR_Info*)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
	/*while(copy==0)//
	{
		copy=(MacBufferStatus_BSR_Info*)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
	}*/
	copy->m_lcgnum=SV(bsr)->m_lcgnum;
    4188:	80 09 00 02 	lwz     r0,2(r9)
	copy->m_rnti=SV(bsr)->m_rnti;
	copy->m_TotalLcgData=SV(bsr)->m_TotalLcgData;
	for(j=0;j<LCG;j++)
    418c:	39 20 00 00 	li      r9,0
	MacBufferStatus_BSR_Info* copy=(MacBufferStatus_BSR_Info*)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
	/*while(copy==0)//
	{
		copy=(MacBufferStatus_BSR_Info*)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
	}*/
	copy->m_lcgnum=SV(bsr)->m_lcgnum;
    4190:	90 03 00 02 	stw     r0,2(r3)
	copy->m_rnti=SV(bsr)->m_rnti;
	copy->m_TotalLcgData=SV(bsr)->m_TotalLcgData;
	for(j=0;j<LCG;j++)
    4194:	38 00 00 04 	li      r0,4
    4198:	7c 09 03 a6 	mtctr   r0
	/*while(copy==0)//
	{
		copy=(MacBufferStatus_BSR_Info*)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
	}*/
	copy->m_lcgnum=SV(bsr)->m_lcgnum;
	copy->m_rnti=SV(bsr)->m_rnti;
    419c:	81 5f 01 54 	lwz     r10,340(r31)
    41a0:	a0 0a 00 00 	lhz     r0,0(r10)
    41a4:	b0 03 00 00 	sth     r0,0(r3)
	copy->m_TotalLcgData=SV(bsr)->m_TotalLcgData;
    41a8:	81 5f 01 54 	lwz     r10,340(r31)
    41ac:	80 0a 00 06 	lwz     r0,6(r10)
    41b0:	90 03 00 06 	stw     r0,6(r3)
	for(j=0;j<LCG;j++)
		copy->m_bufferStatus[j]=SV(bsr)->m_bufferStatus[j];
    41b4:	81 5f 01 54 	lwz     r10,340(r31)
    41b8:	55 20 10 3a 	rlwinm  r0,r9,2,0,29
	{
		copy=(MacBufferStatus_BSR_Info*)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
	}*/
	copy->m_lcgnum=SV(bsr)->m_lcgnum;
	copy->m_rnti=SV(bsr)->m_rnti;
	copy->m_TotalLcgData=SV(bsr)->m_TotalLcgData;
    41bc:	39 6b 00 04 	addi    r11,r11,4
	for(j=0;j<LCG;j++)
		copy->m_bufferStatus[j]=SV(bsr)->m_bufferStatus[j];
    41c0:	7d 4a 02 14 	add     r10,r10,r0
    41c4:	80 0a 00 0a 	lwz     r0,10(r10)
		copy=(MacBufferStatus_BSR_Info*)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
	}*/
	copy->m_lcgnum=SV(bsr)->m_lcgnum;
	copy->m_rnti=SV(bsr)->m_rnti;
	copy->m_TotalLcgData=SV(bsr)->m_TotalLcgData;
	for(j=0;j<LCG;j++)
    41c8:	39 29 00 01 	addi    r9,r9,1
		copy->m_bufferStatus[j]=SV(bsr)->m_bufferStatus[j];
    41cc:	90 0b 00 0a 	stw     r0,10(r11)
		copy=(MacBufferStatus_BSR_Info*)fsm_mem_alloc(sizeof(MacBufferStatus_BSR_Info));
	}*/
	copy->m_lcgnum=SV(bsr)->m_lcgnum;
	copy->m_rnti=SV(bsr)->m_rnti;
	copy->m_TotalLcgData=SV(bsr)->m_TotalLcgData;
	for(j=0;j<LCG;j++)
    41d0:	42 00 ff e4 	bdnz+   41b4 <MacBufferStatus_BSR_Info_copy+0x54>
		copy->m_bufferStatus[j]=SV(bsr)->m_bufferStatus[j];
	FRET(copy);
}
    41d4:	80 01 00 14 	lwz     r0,20(r1)
    41d8:	83 e1 00 0c 	lwz     r31,12(r1)
    41dc:	38 21 00 10 	addi    r1,r1,16
    41e0:	7c 08 03 a6 	mtlr    r0
    41e4:	4e 80 00 20 	blr

000041e8 <FlushBj>:
->Output:SV(LogicalChannel_Config)lcbj
->Special:lcbjMAX_BJ/8+1:
*******************************
*/
void FlushBj(void)
{
    41e8:	94 21 ff f0 	stwu    r1,-16(r1)
    41ec:	7c 08 02 a6 	mflr    r0
    41f0:	90 01 00 14 	stw     r0,20(r1)
	LogicalChannelConfigInfo *temp_Logical_Channel_Config;
	u8 temp_Bj_lcid,temp_lcc_lcid,BucketSize;
	FIN(FlushBj(void));
	SV_PTR_GET(mac_sv);
    41f4:	48 00 00 01 	bl      41f4 <FlushBj+0xc>
			temp_lcc_lcid=temp_Logical_Channel_Config->lcid;
			if(temp_lcc_lcid==temp_Bj_lcid)
			{
				if((temp_Logical_Channel_Config->prioritizedBitRateKbps)==infinity)//
				{
					temp->lcbj=MAX_BJ/8+1;//1
    41f8:	38 80 7d 01 	li      r4,32001
{
	LogicalChannelConfigInfo *temp_Logical_Channel_Config;
	u8 temp_Bj_lcid,temp_lcc_lcid,BucketSize;
	FIN(FlushBj(void));
	SV_PTR_GET(mac_sv);
	LogicalChannelBj *head_Bj=SV(LogicalChannel_Bj),*temp=NULL;	
    41fc:	80 a3 01 44 	lwz     r5,324(r3)
	bool flag_tail=false;

	list_for_each_entry(temp, &head_Bj->list,list)//
    4200:	80 e5 00 05 	lwz     r7,5(r5)
    4204:	38 e7 ff fb 	addi    r7,r7,-5
    4208:	80 c7 00 05 	lwz     r6,5(r7)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    420c:	2f 86 00 00 	cmpwi   cr7,r6,0
    4210:	41 9e 00 08 	beq-    cr7,4218 <FlushBj+0x30>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    4214:	7c 00 32 2c 	dcbt    r0,r6
    4218:	7f 87 28 00 	cmpw    cr7,r7,r5
    421c:	41 9e 00 9c 	beq-    cr7,42b8 <FlushBj+0xd0>
	{
		temp_Bj_lcid=temp->lcid;
		flag_tail=false;
		temp_Logical_Channel_Config=NULL;
		list_for_each_entry(temp_Logical_Channel_Config, &(SV(LogicalChannel_Config)->list),list)//
    4220:	81 43 01 40 	lwz     r10,320(r3)
	LogicalChannelBj *head_Bj=SV(LogicalChannel_Bj),*temp=NULL;	
	bool flag_tail=false;

	list_for_each_entry(temp, &head_Bj->list,list)//
	{
		temp_Bj_lcid=temp->lcid;
    4224:	89 07 00 00 	lbz     r8,0(r7)
		flag_tail=false;
		temp_Logical_Channel_Config=NULL;
		list_for_each_entry(temp_Logical_Channel_Config, &(SV(LogicalChannel_Config)->list),list)//
    4228:	81 2a 00 11 	lwz     r9,17(r10)
    422c:	39 29 ff ef 	addi    r9,r9,-17
    4230:	48 00 00 14 	b       4244 <FlushBj+0x5c>
		{
			temp_lcc_lcid=temp_Logical_Channel_Config->lcid;
			if(temp_lcc_lcid==temp_Bj_lcid)
    4234:	88 09 00 00 	lbz     r0,0(r9)
    4238:	7f 80 40 00 	cmpw    cr7,r0,r8
    423c:	41 9e 00 28 	beq-    cr7,4264 <FlushBj+0x7c>
	list_for_each_entry(temp, &head_Bj->list,list)//
	{
		temp_Bj_lcid=temp->lcid;
		flag_tail=false;
		temp_Logical_Channel_Config=NULL;
		list_for_each_entry(temp_Logical_Channel_Config, &(SV(LogicalChannel_Config)->list),list)//
    4240:	39 2b ff ef 	addi    r9,r11,-17
    4244:	81 69 00 11 	lwz     r11,17(r9)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    4248:	2f 8b 00 00 	cmpwi   cr7,r11,0
    424c:	41 9e 00 08 	beq-    cr7,4254 <FlushBj+0x6c>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    4250:	7c 00 5a 2c 	dcbt    r0,r11
    4254:	7f 89 50 00 	cmpw    cr7,r9,r10
    4258:	40 9e ff dc 	bne+    cr7,4234 <FlushBj+0x4c>
	FIN(FlushBj(void));
	SV_PTR_GET(mac_sv);
	LogicalChannelBj *head_Bj=SV(LogicalChannel_Bj),*temp=NULL;	
	bool flag_tail=false;

	list_for_each_entry(temp, &head_Bj->list,list)//
    425c:	38 e6 ff fb 	addi    r7,r6,-5
    4260:	4b ff ff a8 	b       4208 <FlushBj+0x20>
		list_for_each_entry(temp_Logical_Channel_Config, &(SV(LogicalChannel_Config)->list),list)//
		{
			temp_lcc_lcid=temp_Logical_Channel_Config->lcid;
			if(temp_lcc_lcid==temp_Bj_lcid)
			{
				if((temp_Logical_Channel_Config->prioritizedBitRateKbps)==infinity)//
    4264:	80 09 00 05 	lwz     r0,5(r9)
    4268:	2f 80 ff ff 	cmpwi   cr7,r0,-1
    426c:	41 9e 00 40 	beq-    cr7,42ac <FlushBj+0xc4>
					temp->lcbj=MAX_BJ/8+1;//1
					flag_tail=true;
				}
				else
				{
					BucketSize=(temp_Logical_Channel_Config->prioritizedBitRateKbps)*(temp_Logical_Channel_Config->bucketSizeDurationMs)/8;
    4270:	81 29 00 09 	lwz     r9,9(r9)
					if(temp->lcbj < BucketSize)
    4274:	81 67 00 01 	lwz     r11,1(r7)
					temp->lcbj=MAX_BJ/8+1;//1
					flag_tail=true;
				}
				else
				{
					BucketSize=(temp_Logical_Channel_Config->prioritizedBitRateKbps)*(temp_Logical_Channel_Config->bucketSizeDurationMs)/8;
    4278:	7d 20 49 d6 	mullw   r9,r0,r9
					if(temp->lcbj < BucketSize)
    427c:	55 29 ee 3e 	rlwinm  r9,r9,29,24,31
    4280:	7f 8b 48 40 	cmplw   cr7,r11,r9
    4284:	40 9c 00 1c 	bge-    cr7,42a0 <FlushBj+0xb8>
						temp->lcbj=temp->lcbj+(temp_Logical_Channel_Config->prioritizedBitRateKbps)*TTI/8;//8byte
    4288:	7c 00 1e 70 	srawi   r0,r0,3
    428c:	7c 00 01 94 	addze   r0,r0
    4290:	7d 60 5a 14 	add     r11,r0,r11
    4294:	91 67 00 01 	stw     r11,1(r7)
	FIN(FlushBj(void));
	SV_PTR_GET(mac_sv);
	LogicalChannelBj *head_Bj=SV(LogicalChannel_Bj),*temp=NULL;	
	bool flag_tail=false;

	list_for_each_entry(temp, &head_Bj->list,list)//
    4298:	38 e6 ff fb 	addi    r7,r6,-5
    429c:	4b ff ff 6c 	b       4208 <FlushBj+0x20>
				{
					BucketSize=(temp_Logical_Channel_Config->prioritizedBitRateKbps)*(temp_Logical_Channel_Config->bucketSizeDurationMs)/8;
					if(temp->lcbj < BucketSize)
						temp->lcbj=temp->lcbj+(temp_Logical_Channel_Config->prioritizedBitRateKbps)*TTI/8;//8byte
					else
						temp->lcbj=BucketSize;
    42a0:	91 27 00 01 	stw     r9,1(r7)
	FIN(FlushBj(void));
	SV_PTR_GET(mac_sv);
	LogicalChannelBj *head_Bj=SV(LogicalChannel_Bj),*temp=NULL;	
	bool flag_tail=false;

	list_for_each_entry(temp, &head_Bj->list,list)//
    42a4:	38 e6 ff fb 	addi    r7,r6,-5
    42a8:	4b ff ff 60 	b       4208 <FlushBj+0x20>
			temp_lcc_lcid=temp_Logical_Channel_Config->lcid;
			if(temp_lcc_lcid==temp_Bj_lcid)
			{
				if((temp_Logical_Channel_Config->prioritizedBitRateKbps)==infinity)//
				{
					temp->lcbj=MAX_BJ/8+1;//1
    42ac:	90 87 00 01 	stw     r4,1(r7)
	FIN(FlushBj(void));
	SV_PTR_GET(mac_sv);
	LogicalChannelBj *head_Bj=SV(LogicalChannel_Bj),*temp=NULL;	
	bool flag_tail=false;

	list_for_each_entry(temp, &head_Bj->list,list)//
    42b0:	38 e6 ff fb 	addi    r7,r6,-5
    42b4:	4b ff ff 54 	b       4208 <FlushBj+0x20>
		if(flag_tail==false)
			//fsm_printf("[UEMAC][FlushBj]FlushBj ERROR");//LogicalChannelConfigLogicalChannelConfigBj
		flag_tail=false;
	}
	FOUT;
}
    42b8:	80 01 00 14 	lwz     r0,20(r1)
    42bc:	38 21 00 10 	addi    r1,r1,16
    42c0:	7c 08 03 a6 	mtlr    r0
    42c4:	4e 80 00 20 	blr

000042c8 <BufferSize2BsrSize>:
u32 BufferSize2BsrSize(u32 buffersize)
{
	FIN(BufferSize2BsrSize(u32 buffersize));
	u32 i=0;

	for(i=0;i<BSRTABLEINDEX-1;i++)
    42c8:	38 00 00 3f 	li      r0,63
    42cc:	7c 09 03 a6 	mtctr   r0
		if(BufferSizeLevelBsrTable[i]< buffersize && BufferSizeLevelBsrTable[i+1]>= buffersize)
			FRET(i+1);
		if(i== BSRTABLEINDEX-2)
			FRET(BSRTABLEINDEX-1);
	}
	FRET(-1);
    42d0:	3d 60 00 00 	lis     r11,0
    42d4:	39 6b 00 48 	addi    r11,r11,72
    42d8:	39 6b ff fc 	addi    r11,r11,-4
u32 BufferSize2BsrSize(u32 buffersize)
{
	FIN(BufferSize2BsrSize(u32 buffersize));
	u32 i=0;

	for(i=0;i<BSRTABLEINDEX-1;i++)
    42dc:	39 20 00 00 	li      r9,0
	{
		if (BufferSizeLevelBsrTable[i]==buffersize)
    42e0:	84 0b 00 04 	lwzu    r0,4(r11)
			FRET(i);
		if(BufferSizeLevelBsrTable[i]< buffersize && BufferSizeLevelBsrTable[i+1]>= buffersize)
			FRET(i+1);
		if(i== BSRTABLEINDEX-2)
    42e4:	2c 89 00 3e 	cmpwi   cr1,r9,62
	FIN(BufferSize2BsrSize(u32 buffersize));
	u32 i=0;

	for(i=0;i<BSRTABLEINDEX-1;i++)
	{
		if (BufferSizeLevelBsrTable[i]==buffersize)
    42e8:	7f 80 18 00 	cmpw    cr7,r0,r3
			FRET(i);
		if(BufferSizeLevelBsrTable[i]< buffersize && BufferSizeLevelBsrTable[i+1]>= buffersize)
    42ec:	7f 00 18 40 	cmplw   cr6,r0,r3
	FIN(BufferSize2BsrSize(u32 buffersize));
	u32 i=0;

	for(i=0;i<BSRTABLEINDEX-1;i++)
	{
		if (BufferSizeLevelBsrTable[i]==buffersize)
    42f0:	41 9e 00 18 	beq-    cr7,4308 <BufferSize2BsrSize+0x40>
			FRET(i);
		if(BufferSizeLevelBsrTable[i]< buffersize && BufferSizeLevelBsrTable[i+1]>= buffersize)
    42f4:	41 98 00 1c 	blt-    cr6,4310 <BufferSize2BsrSize+0x48>
			FRET(i+1);
		if(i== BSRTABLEINDEX-2)
    42f8:	41 86 00 34 	beq-    cr1,432c <BufferSize2BsrSize+0x64>
u32 BufferSize2BsrSize(u32 buffersize)
{
	FIN(BufferSize2BsrSize(u32 buffersize));
	u32 i=0;

	for(i=0;i<BSRTABLEINDEX-1;i++)
    42fc:	39 29 00 01 	addi    r9,r9,1
    4300:	42 00 ff e0 	bdnz+   42e0 <BufferSize2BsrSize+0x18>
		if(BufferSizeLevelBsrTable[i]< buffersize && BufferSizeLevelBsrTable[i+1]>= buffersize)
			FRET(i+1);
		if(i== BSRTABLEINDEX-2)
			FRET(BSRTABLEINDEX-1);
	}
	FRET(-1);
    4304:	39 20 ff ff 	li      r9,-1
}
    4308:	7d 23 4b 78 	mr      r3,r9
    430c:	4e 80 00 20 	blr

	for(i=0;i<BSRTABLEINDEX-1;i++)
	{
		if (BufferSizeLevelBsrTable[i]==buffersize)
			FRET(i);
		if(BufferSizeLevelBsrTable[i]< buffersize && BufferSizeLevelBsrTable[i+1]>= buffersize)
    4310:	80 0b 00 04 	lwz     r0,4(r11)
    4314:	39 49 00 01 	addi    r10,r9,1
    4318:	7f 83 00 40 	cmplw   cr7,r3,r0
    431c:	41 9d ff dc 	bgt+    cr7,42f8 <BufferSize2BsrSize+0x30>
			FRET(i+1);
    4320:	7d 49 53 78 	mr      r9,r10
		if(i== BSRTABLEINDEX-2)
			FRET(BSRTABLEINDEX-1);
	}
	FRET(-1);
}
    4324:	7d 23 4b 78 	mr      r3,r9
    4328:	4e 80 00 20 	blr
		if (BufferSizeLevelBsrTable[i]==buffersize)
			FRET(i);
		if(BufferSizeLevelBsrTable[i]< buffersize && BufferSizeLevelBsrTable[i+1]>= buffersize)
			FRET(i+1);
		if(i== BSRTABLEINDEX-2)
			FRET(BSRTABLEINDEX-1);
    432c:	39 20 00 3f 	li      r9,63
	}
	FRET(-1);
}
    4330:	7d 23 4b 78 	mr      r3,r9
    4334:	4e 80 00 20 	blr

00004338 <RefreshBufferStatusForBSR>:
->Output:SV(bsr)
->Special:
*******************************
*/
void RefreshBufferStatusForBSR(void)
{
    4338:	94 21 ff d0 	stwu    r1,-48(r1)
    433c:	7c 08 02 a6 	mflr    r0
    4340:	bf 81 00 20 	stmw    r28,32(r1)
	LogicalChannelConfigInfo *temp_lcc_info=NULL;
	MacBufferStatus *temp=NULL;
	struct list_head *pos1=NULL,*p1=NULL;
	struct list_head *pos=NULL,*p=NULL;
	u32 queue[LCG]={0,0,0,0};//LCG
    4344:	3b e0 00 00 	li      r31,0
->Output:SV(bsr)
->Special:
*******************************
*/
void RefreshBufferStatusForBSR(void)
{
    4348:	90 01 00 34 	stw     r0,52(r1)
	LogicalChannelConfigInfo *temp_lcc_info=NULL;
	MacBufferStatus *temp=NULL;
	struct list_head *pos1=NULL,*p1=NULL;
	struct list_head *pos=NULL,*p=NULL;
	u32 queue[LCG]={0,0,0,0};//LCG
    434c:	93 e1 00 08 	stw     r31,8(r1)
    4350:	93 e1 00 0c 	stw     r31,12(r1)
    4354:	93 e1 00 10 	stw     r31,16(r1)
    4358:	93 e1 00 14 	stw     r31,20(r1)
	u32 logicalchannelgroup;
	u32 i;
	bool flag_find=false;

	FIN(RefreshBufferStatusForBSR(void));
	SV_PTR_GET(mac_sv);
    435c:	48 00 00 01 	bl      435c <RefreshBufferStatusForBSR+0x24>
    4360:	7c 7e 1b 78 	mr      r30,r3
/*    if (SV(C_RNTI) == 0)//UE
    {
      printk(KERN_INFO"MAC not initialized, BSR deferred\n");
      FOUT;
    }*/
	if(list_empty(&(SV(MacBuffer_RLC)->list)))//MAC0
    4364:	81 23 01 48 	lwz     r9,328(r3)
    4368:	80 09 00 05 	lwz     r0,5(r9)
    436c:	39 29 00 05 	addi    r9,r9,5
    4370:	7f 80 48 00 	cmpw    cr7,r0,r9
    4374:	41 9e 01 98 	beq-    cr7,450c <RefreshBufferStatusForBSR+0x1d4>
	{
		SV(bsr)->m_lcgnum=0;
		//printk(KERN_INFO"No BSR report to transmit\n");
		FOUT;
	}	
	SV(bsr)->m_rnti=SV(C_RNTI);//
    4378:	81 23 01 54 	lwz     r9,340(r3)
    437c:	a0 03 00 00 	lhz     r0,0(r3)
    4380:	b0 09 00 00 	sth     r0,0(r9)
	SV(bsr)->m_lcgnum=0;
    4384:	81 23 01 54 	lwz     r9,340(r3)
    4388:	93 e9 00 02 	stw     r31,2(r9)
	SV(bsr)->m_TotalLcgData=0;		
    438c:	81 23 01 54 	lwz     r9,340(r3)
    4390:	93 e9 00 06 	stw     r31,6(r9)
	//list_for_each_entry(temp, &(SV(MacBuffer_RLC)->list),list)//
	list_for_each_safe(pos1,p1,(&(SV(MacBuffer_RLC)->list)))
    4394:	80 c3 01 48 	lwz     r6,328(r3)
    4398:	7c c9 33 78 	mr      r9,r6
    439c:	85 49 00 05 	lwzu    r10,5(r9)
    43a0:	7f 8a 48 00 	cmpw    cr7,r10,r9
    43a4:	83 ea 00 00 	lwz     r31,0(r10)
    43a8:	41 9e 00 a8 	beq-    cr7,4450 <RefreshBufferStatusForBSR+0x118>
					break;
				}
			}
			else
			{
				fsm_printf("[UEMAC][refreshBSR]:lc_group error\n");
    43ac:	3f 80 00 00 	lis     r28,0
    43b0:	3b 9c 00 7c 	addi    r28,r28,124
			if(temp_lcc_info->logicalChannelGroup>=0 && temp_lcc_info->logicalChannelGroup<4)
			{
				if(temp->lcid==temp_lcc_info->lcid)
				{
					logicalchannelgroup=temp_lcc_info->logicalChannelGroup;
					queue[logicalchannelgroup] =queue[logicalchannelgroup] + temp->RlcRequestparams->retxQueueHeader + temp->RlcRequestparams->retxQueueSize + temp->RlcRequestparams->statusPduHeader \
    43b4:	3b a1 00 08 	addi    r29,r1,8
	{
		temp=list_entry(pos1,MacBufferStatus,list);
		temp_lcc_info=NULL;
		pos=NULL;p=NULL;
		//fsm_printf("[UEMAC][refreshBSR]:temp:lcid:%d\n",temp->lcid);
		list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))
    43b8:	81 1e 01 40 	lwz     r8,320(r30)
    43bc:	85 68 00 11 	lwzu    r11,17(r8)
    43c0:	7f 8b 40 00 	cmpw    cr7,r11,r8
    43c4:	81 2b 00 00 	lwz     r9,0(r11)
    43c8:	41 9e 00 50 	beq-    cr7,4418 <RefreshBufferStatusForBSR+0xe0>
		//  list_for_each_entry(temp_lcc_info, &(SV(LogicalChannel_Config)->list),list)//
		{
			temp_lcc_info=list_entry(pos,LogicalChannelConfigInfo,list);
			//fsm_printf("MAC: temp_lcc_info:lcid:%d\n",temp_lcc_info->lcid);
			//fsm_printf("MAC: temp_lcc_info:logicalChannelGroup:%d\n",temp_lcc_info->logicalChannelGroup);
			if(temp_lcc_info->logicalChannelGroup>=0 && temp_lcc_info->logicalChannelGroup<4)
    43cc:	80 0b ff fc 	lwz     r0,-4(r11)
    43d0:	2b 80 00 03 	cmplwi  cr7,r0,3
    43d4:	41 9d 00 60 	bgt-    cr7,4434 <RefreshBufferStatusForBSR+0xfc>
			{
				if(temp->lcid==temp_lcc_info->lcid)
    43d8:	88 ea ff fb 	lbz     r7,-5(r10)
	SV(bsr)->m_lcgnum=0;
	SV(bsr)->m_TotalLcgData=0;		
	//list_for_each_entry(temp, &(SV(MacBuffer_RLC)->list),list)//
	list_for_each_safe(pos1,p1,(&(SV(MacBuffer_RLC)->list)))
	{
		temp=list_entry(pos1,MacBufferStatus,list);
    43dc:	38 aa ff fb 	addi    r5,r10,-5
			temp_lcc_info=list_entry(pos,LogicalChannelConfigInfo,list);
			//fsm_printf("MAC: temp_lcc_info:lcid:%d\n",temp_lcc_info->lcid);
			//fsm_printf("MAC: temp_lcc_info:logicalChannelGroup:%d\n",temp_lcc_info->logicalChannelGroup);
			if(temp_lcc_info->logicalChannelGroup>=0 && temp_lcc_info->logicalChannelGroup<4)
			{
				if(temp->lcid==temp_lcc_info->lcid)
    43e0:	89 6b ff ef 	lbz     r11,-17(r11)
    43e4:	7f 8b 38 00 	cmpw    cr7,r11,r7
    43e8:	40 be 00 24 	bne+    cr7,440c <RefreshBufferStatusForBSR+0xd4>
    43ec:	48 00 00 d8 	b       44c4 <RefreshBufferStatusForBSR+0x18c>
		//  list_for_each_entry(temp_lcc_info, &(SV(LogicalChannel_Config)->list),list)//
		{
			temp_lcc_info=list_entry(pos,LogicalChannelConfigInfo,list);
			//fsm_printf("MAC: temp_lcc_info:lcid:%d\n",temp_lcc_info->lcid);
			//fsm_printf("MAC: temp_lcc_info:logicalChannelGroup:%d\n",temp_lcc_info->logicalChannelGroup);
			if(temp_lcc_info->logicalChannelGroup>=0 && temp_lcc_info->logicalChannelGroup<4)
    43f0:	80 09 ff fc 	lwz     r0,-4(r9)
    43f4:	2b 80 00 03 	cmplwi  cr7,r0,3
    43f8:	41 9d 00 3c 	bgt-    cr7,4434 <RefreshBufferStatusForBSR+0xfc>
			{
				if(temp->lcid==temp_lcc_info->lcid)
    43fc:	89 49 ff ef 	lbz     r10,-17(r9)
	{
		temp=list_entry(pos1,MacBufferStatus,list);
		temp_lcc_info=NULL;
		pos=NULL;p=NULL;
		//fsm_printf("[UEMAC][refreshBSR]:temp:lcid:%d\n",temp->lcid);
		list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))
    4400:	7d 69 5b 78 	mr      r9,r11
			temp_lcc_info=list_entry(pos,LogicalChannelConfigInfo,list);
			//fsm_printf("MAC: temp_lcc_info:lcid:%d\n",temp_lcc_info->lcid);
			//fsm_printf("MAC: temp_lcc_info:logicalChannelGroup:%d\n",temp_lcc_info->logicalChannelGroup);
			if(temp_lcc_info->logicalChannelGroup>=0 && temp_lcc_info->logicalChannelGroup<4)
			{
				if(temp->lcid==temp_lcc_info->lcid)
    4404:	7f 8a 38 00 	cmpw    cr7,r10,r7
    4408:	41 9e 00 bc 	beq-    cr7,44c4 <RefreshBufferStatusForBSR+0x18c>
	{
		temp=list_entry(pos1,MacBufferStatus,list);
		temp_lcc_info=NULL;
		pos=NULL;p=NULL;
		//fsm_printf("[UEMAC][refreshBSR]:temp:lcid:%d\n",temp->lcid);
		list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))
    440c:	7f 88 48 00 	cmpw    cr7,r8,r9
    4410:	81 69 00 00 	lwz     r11,0(r9)
    4414:	40 9e ff dc 	bne+    cr7,43f0 <RefreshBufferStatusForBSR+0xb8>
	}	
	SV(bsr)->m_rnti=SV(C_RNTI);//
	SV(bsr)->m_lcgnum=0;
	SV(bsr)->m_TotalLcgData=0;		
	//list_for_each_entry(temp, &(SV(MacBuffer_RLC)->list),list)//
	list_for_each_safe(pos1,p1,(&(SV(MacBuffer_RLC)->list)))
    4418:	38 06 00 05 	addi    r0,r6,5
    441c:	7f 9f 00 00 	cmpw    cr7,r31,r0
    4420:	80 1f 00 00 	lwz     r0,0(r31)
    4424:	41 9e 00 2c 	beq-    cr7,4450 <RefreshBufferStatusForBSR+0x118>
    4428:	7f ea fb 78 	mr      r10,r31
    442c:	7c 1f 03 78 	mr      r31,r0
    4430:	4b ff ff 88 	b       43b8 <RefreshBufferStatusForBSR+0x80>
					break;
				}
			}
			else
			{
				fsm_printf("[UEMAC][refreshBSR]:lc_group error\n");
    4434:	7f 83 e3 78 	mr      r3,r28
    4438:	48 00 00 01 	bl      4438 <RefreshBufferStatusForBSR+0x100>
    443c:	80 de 01 48 	lwz     r6,328(r30)
	}	
	SV(bsr)->m_rnti=SV(C_RNTI);//
	SV(bsr)->m_lcgnum=0;
	SV(bsr)->m_TotalLcgData=0;		
	//list_for_each_entry(temp, &(SV(MacBuffer_RLC)->list),list)//
	list_for_each_safe(pos1,p1,(&(SV(MacBuffer_RLC)->list)))
    4440:	38 06 00 05 	addi    r0,r6,5
    4444:	7f 9f 00 00 	cmpw    cr7,r31,r0
    4448:	80 1f 00 00 	lwz     r0,0(r31)
    444c:	40 9e ff dc 	bne+    cr7,4428 <RefreshBufferStatusForBSR+0xf0>
		
		if(flag_find==false)
			//fsm_printf("[UEMAC][refreshBSR]LogicalChannel_Config and  MacBuffer_RLC find ERROR\n");//LogicalChannelConfiglMacBuffer_RLC
		flag_find=false;
	}
	for(i=0;i<LCG;i++)
    4450:	3b a1 00 04 	addi    r29,r1,4
	{
		temp=list_entry(pos1,MacBufferStatus,list);
		temp_lcc_info=NULL;
		pos=NULL;p=NULL;
		//fsm_printf("[UEMAC][refreshBSR]:temp:lcid:%d\n",temp->lcid);
		list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))
    4454:	3b e0 00 00 	li      r31,0
			//fsm_printf("[UEMAC][refreshBSR]LogicalChannel_Config and  MacBuffer_RLC find ERROR\n");//LogicalChannelConfiglMacBuffer_RLC
		flag_find=false;
	}
	for(i=0;i<LCG;i++)
	{
		SV(bsr)->m_TotalLcgData=SV(bsr)->m_TotalLcgData+queue[i];
    4458:	81 3e 01 54 	lwz     r9,340(r30)
    445c:	84 1d 00 04 	lwzu    r0,4(r29)
    4460:	81 69 00 06 	lwz     r11,6(r9)
		SV(bsr)->m_bufferStatus[i]= BufferSize2BsrSize(queue[i]);//
    4464:	7c 03 03 78 	mr      r3,r0
			//fsm_printf("[UEMAC][refreshBSR]LogicalChannel_Config and  MacBuffer_RLC find ERROR\n");//LogicalChannelConfiglMacBuffer_RLC
		flag_find=false;
	}
	for(i=0;i<LCG;i++)
	{
		SV(bsr)->m_TotalLcgData=SV(bsr)->m_TotalLcgData+queue[i];
    4468:	7c 0b 02 14 	add     r0,r11,r0
    446c:	90 09 00 06 	stw     r0,6(r9)
		SV(bsr)->m_bufferStatus[i]= BufferSize2BsrSize(queue[i]);//
    4470:	48 00 00 01 	bl      4470 <RefreshBufferStatusForBSR+0x138>
    4474:	81 3e 01 54 	lwz     r9,340(r30)
    4478:	57 e0 10 3a 	rlwinm  r0,r31,2,0,29
    447c:	7d 29 02 14 	add     r9,r9,r0
    4480:	90 69 00 0a 	stw     r3,10(r9)
		
		if(flag_find==false)
			//fsm_printf("[UEMAC][refreshBSR]LogicalChannel_Config and  MacBuffer_RLC find ERROR\n");//LogicalChannelConfiglMacBuffer_RLC
		flag_find=false;
	}
	for(i=0;i<LCG;i++)
    4484:	2f 9f 00 03 	cmpwi   cr7,r31,3
    4488:	3b ff 00 01 	addi    r31,r31,1
	{
		SV(bsr)->m_TotalLcgData=SV(bsr)->m_TotalLcgData+queue[i];
		SV(bsr)->m_bufferStatus[i]= BufferSize2BsrSize(queue[i]);//
		if((SV(bsr)->m_bufferStatus[i])!=0)
    448c:	81 3e 01 54 	lwz     r9,340(r30)
    4490:	7d 69 02 14 	add     r11,r9,r0
    4494:	80 0b 00 0a 	lwz     r0,10(r11)
    4498:	2f 00 00 00 	cmpwi   cr6,r0,0
    449c:	41 9a 00 10 	beq-    cr6,44ac <RefreshBufferStatusForBSR+0x174>
			SV(bsr)->m_lcgnum++;
    44a0:	81 69 00 02 	lwz     r11,2(r9)
    44a4:	38 0b 00 01 	addi    r0,r11,1
    44a8:	90 09 00 02 	stw     r0,2(r9)
		
		if(flag_find==false)
			//fsm_printf("[UEMAC][refreshBSR]LogicalChannel_Config and  MacBuffer_RLC find ERROR\n");//LogicalChannelConfiglMacBuffer_RLC
		flag_find=false;
	}
	for(i=0;i<LCG;i++)
    44ac:	40 9e ff ac 	bne+    cr7,4458 <RefreshBufferStatusForBSR+0x120>
		SV(bsr)->m_TotalLcgData=SV(bsr)->m_TotalLcgData+queue[i];
		SV(bsr)->m_bufferStatus[i]= BufferSize2BsrSize(queue[i]);//
		if((SV(bsr)->m_bufferStatus[i])!=0)
			SV(bsr)->m_lcgnum++;
	}
}
    44b0:	80 01 00 34 	lwz     r0,52(r1)
    44b4:	bb 81 00 20 	lmw     r28,32(r1)
    44b8:	38 21 00 30 	addi    r1,r1,48
    44bc:	7c 08 03 a6 	mtlr    r0
    44c0:	4e 80 00 20 	blr
			if(temp_lcc_info->logicalChannelGroup>=0 && temp_lcc_info->logicalChannelGroup<4)
			{
				if(temp->lcid==temp_lcc_info->lcid)
				{
					logicalchannelgroup=temp_lcc_info->logicalChannelGroup;
					queue[logicalchannelgroup] =queue[logicalchannelgroup] + temp->RlcRequestparams->retxQueueHeader + temp->RlcRequestparams->retxQueueSize + temp->RlcRequestparams->statusPduHeader \
    44c4:	81 25 00 01 	lwz     r9,1(r5)
    44c8:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
    44cc:	81 09 00 09 	lwz     r8,9(r9)
    44d0:	80 e9 00 03 	lwz     r7,3(r9)
    44d4:	a1 49 00 0d 	lhz     r10,13(r9)
    44d8:	a1 69 00 11 	lhz     r11,17(r9)
    44dc:	7c e7 42 14 	add     r7,r7,r8
    44e0:	7c e7 52 14 	add     r7,r7,r10
					+ temp->RlcRequestparams->statusPduSize + temp->RlcRequestparams->txQueueHeader + temp->RlcRequestparams->txQueueSize;
    44e4:	a1 09 00 0f 	lhz     r8,15(r9)
    44e8:	a1 49 00 07 	lhz     r10,7(r9)
			if(temp_lcc_info->logicalChannelGroup>=0 && temp_lcc_info->logicalChannelGroup<4)
			{
				if(temp->lcid==temp_lcc_info->lcid)
				{
					logicalchannelgroup=temp_lcc_info->logicalChannelGroup;
					queue[logicalchannelgroup] =queue[logicalchannelgroup] + temp->RlcRequestparams->retxQueueHeader + temp->RlcRequestparams->retxQueueSize + temp->RlcRequestparams->statusPduHeader \
    44ec:	7d 27 5a 14 	add     r9,r7,r11
					+ temp->RlcRequestparams->statusPduSize + temp->RlcRequestparams->txQueueHeader + temp->RlcRequestparams->txQueueSize;
    44f0:	7d 29 42 14 	add     r9,r9,r8
    44f4:	7d 7d 00 2e 	lwzx    r11,r29,r0
    44f8:	7d 29 52 14 	add     r9,r9,r10
    44fc:	7d 29 5a 14 	add     r9,r9,r11
			if(temp_lcc_info->logicalChannelGroup>=0 && temp_lcc_info->logicalChannelGroup<4)
			{
				if(temp->lcid==temp_lcc_info->lcid)
				{
					logicalchannelgroup=temp_lcc_info->logicalChannelGroup;
					queue[logicalchannelgroup] =queue[logicalchannelgroup] + temp->RlcRequestparams->retxQueueHeader + temp->RlcRequestparams->retxQueueSize + temp->RlcRequestparams->statusPduHeader \
    4500:	7d 3d 01 2e 	stwx    r9,r29,r0
    4504:	80 de 01 48 	lwz     r6,328(r30)
					+ temp->RlcRequestparams->statusPduSize + temp->RlcRequestparams->txQueueHeader + temp->RlcRequestparams->txQueueSize;
					flag_find=true;
					break;
    4508:	4b ff ff 10 	b       4418 <RefreshBufferStatusForBSR+0xe0>
      printk(KERN_INFO"MAC not initialized, BSR deferred\n");
      FOUT;
    }*/
	if(list_empty(&(SV(MacBuffer_RLC)->list)))//MAC0
	{
		SV(bsr)->m_lcgnum=0;
    450c:	81 23 01 54 	lwz     r9,340(r3)
    4510:	93 e9 00 02 	stw     r31,2(r9)
		SV(bsr)->m_TotalLcgData=SV(bsr)->m_TotalLcgData+queue[i];
		SV(bsr)->m_bufferStatus[i]= BufferSize2BsrSize(queue[i]);//
		if((SV(bsr)->m_bufferStatus[i])!=0)
			SV(bsr)->m_lcgnum++;
	}
}
    4514:	80 01 00 34 	lwz     r0,52(r1)
    4518:	bb 81 00 20 	lmw     r28,32(r1)
    451c:	38 21 00 30 	addi    r1,r1,48
    4520:	7c 08 03 a6 	mtlr    r0
    4524:	4e 80 00 20 	blr

00004528 <GetTBsize_Allocation>:
->Output:
->Special:
*******************************
*/
u32 GetTBsize_Allocation(u32 tbsize)
{
    4528:	94 21 ff f0 	stwu    r1,-16(r1)
    452c:	7c 08 02 a6 	mflr    r0
    4530:	bf c1 00 08 	stmw    r30,8(r1)
    4534:	7c 7f 1b 78 	mr      r31,r3
	FIN(GetTBsize_Allocation(u32 tbsize));
	SV_PTR_GET(mac_sv);
	RefreshBufferStatusForBSR();
	//SV(ALLOCATION_RESOURCE_BSR_INFO)=false;
	if((tbsize/8) < (SV(bsr)->m_TotalLcgData)) //BSR
    4538:	57 ff e8 fe 	rlwinm  r31,r31,29,3,31
->Output:
->Special:
*******************************
*/
u32 GetTBsize_Allocation(u32 tbsize)
{
    453c:	90 01 00 14 	stw     r0,20(r1)
	FIN(GetTBsize_Allocation(u32 tbsize));
	SV_PTR_GET(mac_sv);
    4540:	48 00 00 01 	bl      4540 <GetTBsize_Allocation+0x18>
    4544:	7c 7e 1b 78 	mr      r30,r3
	RefreshBufferStatusForBSR();
    4548:	48 00 00 01 	bl      4548 <GetTBsize_Allocation+0x20>
	//SV(ALLOCATION_RESOURCE_BSR_INFO)=false;
	if((tbsize/8) < (SV(bsr)->m_TotalLcgData)) //BSR
    454c:	81 3e 01 54 	lwz     r9,340(r30)
    4550:	80 09 00 06 	lwz     r0,6(r9)
    4554:	7f 9f 00 40 	cmplw   cr7,r31,r0
    4558:	41 9c 00 24 	blt-    cr7,457c <GetTBsize_Allocation+0x54>
		FRET(((tbsize/8)-MAC_BSR_CTL_LENGTH));
	}
	else
	{
		//SV(ALLOCATION_RESOURCE_BSR_INFO)=false; //BSR
		SV(m_freshUlBsr)=false;
    455c:	38 00 00 00 	li      r0,0
    4560:	98 1e 01 59 	stb     r0,345(r30)
		FRET((tbsize)/8);
	}
}
    4564:	7f e3 fb 78 	mr      r3,r31
    4568:	80 01 00 14 	lwz     r0,20(r1)
    456c:	bb c1 00 08 	lmw     r30,8(r1)
    4570:	38 21 00 10 	addi    r1,r1,16
    4574:	7c 08 03 a6 	mtlr    r0
    4578:	4e 80 00 20 	blr
    457c:	80 01 00 14 	lwz     r0,20(r1)
	RefreshBufferStatusForBSR();
	//SV(ALLOCATION_RESOURCE_BSR_INFO)=false;
	if((tbsize/8) < (SV(bsr)->m_TotalLcgData)) //BSR
	{
		//SV(ALLOCATION_RESOURCE_BSR_INFO)=true;
		FRET(((tbsize/8)-MAC_BSR_CTL_LENGTH));
    4580:	3b ff ff fc 	addi    r31,r31,-4
	{
		//SV(ALLOCATION_RESOURCE_BSR_INFO)=false; //BSR
		SV(m_freshUlBsr)=false;
		FRET((tbsize)/8);
	}
}
    4584:	7f e3 fb 78 	mr      r3,r31
    4588:	bb c1 00 08 	lmw     r30,8(r1)
    458c:	7c 08 03 a6 	mtlr    r0
    4590:	38 21 00 10 	addi    r1,r1,16
    4594:	4e 80 00 20 	blr

00004598 <DoRefreshRLCBuffserRequest>:
->Output:SV(MacBuffer_RLC) :MAC
->Special:
*******************************
*/
void DoRefreshRLCBuffserRequest (RlcBufferRequest* params)	//
{
    4598:	94 21 ff d0 	stwu    r1,-48(r1)
    459c:	7c 08 02 a6 	mflr    r0
    45a0:	be e1 00 0c 	stmw    r23,12(r1)
    45a4:	7c 77 1b 78 	mr      r23,r3
    45a8:	90 01 00 34 	stw     r0,52(r1)
	struct list_head *pos,*p;
	u8 temp_lcid,temp_mac_bufferstatus_lcid;
	FIN(DoRefreshRLCBuffserRequest(RlcBufferRequest* params));
	
	SV_PTR_GET(mac_sv);
    45ac:	48 00 00 01 	bl      45ac <DoRefreshRLCBuffserRequest+0x14>
    45b0:	7c 7b 1b 78 	mr      r27,r3
	MacBufferStatus *temp_mac_bufferstatus=NULL;
	MacBufferStatus *temp_mac_findno=NULL;	
	bool flag=false;

	//int length_rlc_request=0;
	RefreshBufferStatusForBSR();
    45b4:	48 00 00 01 	bl      45b4 <DoRefreshRLCBuffserRequest+0x1c>
	if (SV(bsr)->m_lcgnum==0)
    45b8:	81 3b 01 54 	lwz     r9,340(r27)
    45bc:	80 09 00 02 	lwz     r0,2(r9)
    45c0:	2f 80 00 00 	cmpwi   cr7,r0,0
    45c4:	40 9e 00 0c 	bne-    cr7,45d0 <DoRefreshRLCBuffserRequest+0x38>
		SV(LCGZeroToData)=true;
    45c8:	38 00 00 01 	li      r0,1
    45cc:	98 1b 01 58 	stb     r0,344(r27)
	SV(DATA_WAIT_ALLOCATION)=true;
    45d0:	38 00 00 01 	li      r0,1
    45d4:	98 1b 01 5a 	stb     r0,346(r27)
	list_for_each_safe(pos,p,&(RLChead->list))//
    45d8:	7e fa bb 78 	mr      r26,r23
    45dc:	87 9a 00 13 	lwzu    r28,19(r26)
    45e0:	7f 9c d0 00 	cmpw    cr7,r28,r26
    45e4:	83 bc 00 00 	lwz     r29,0(r28)
    45e8:	41 9e 01 10 	beq-    cr7,46f8 <DoRefreshRLCBuffserRequest+0x160>
			temp_mac_findno->lcid=temp_lcid;
			temp_mac_findno->RlcRequestparams=Rlc_MacRequest_copy(temp);
			list_add_tail(&(temp_mac_findno->list), &(SV(MacBuffer_RLC)->list));
		}
		flag=false;
		SV(m_freshUlBsr)=true;
    45ec:	3b 00 00 01 	li      r24,1
	{
		temp=list_entry(pos,RlcBufferRequest,list);
		temp_lcid=temp->lcid;
		//length_rlc_request++;
		temp_mac_bufferstatus=NULL;
		list_for_each_entry(temp_mac_bufferstatus, &(SV(MacBuffer_RLC)->list),list)//
    45f0:	81 7b 01 48 	lwz     r11,328(r27)
	if (SV(bsr)->m_lcgnum==0)
		SV(LCGZeroToData)=true;
	SV(DATA_WAIT_ALLOCATION)=true;
	list_for_each_safe(pos,p,&(RLChead->list))//
	{
		temp=list_entry(pos,RlcBufferRequest,list);
    45f4:	3b 9c ff ed 	addi    r28,r28,-19
		temp_lcid=temp->lcid;
    45f8:	8b dc 00 02 	lbz     r30,2(r28)
		//length_rlc_request++;
		temp_mac_bufferstatus=NULL;
		list_for_each_entry(temp_mac_bufferstatus, &(SV(MacBuffer_RLC)->list),list)//
    45fc:	83 eb 00 05 	lwz     r31,5(r11)
    4600:	3b ff ff fb 	addi    r31,r31,-5
    4604:	48 00 00 14 	b       4618 <DoRefreshRLCBuffserRequest+0x80>
		{
			temp_mac_bufferstatus_lcid=temp_mac_bufferstatus->lcid;
			if(temp_lcid==temp_mac_bufferstatus_lcid)
    4608:	88 1f 00 00 	lbz     r0,0(r31)
    460c:	7f 80 f0 00 	cmpw    cr7,r0,r30
    4610:	41 9e 00 84 	beq-    cr7,4694 <DoRefreshRLCBuffserRequest+0xfc>
	{
		temp=list_entry(pos,RlcBufferRequest,list);
		temp_lcid=temp->lcid;
		//length_rlc_request++;
		temp_mac_bufferstatus=NULL;
		list_for_each_entry(temp_mac_bufferstatus, &(SV(MacBuffer_RLC)->list),list)//
    4614:	3b e9 ff fb 	addi    r31,r9,-5
    4618:	81 3f 00 05 	lwz     r9,5(r31)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    461c:	2f 89 00 00 	cmpwi   cr7,r9,0
    4620:	41 9e 00 08 	beq-    cr7,4628 <DoRefreshRLCBuffserRequest+0x90>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    4624:	7c 00 4a 2c 	dcbt    r0,r9
    4628:	7f 9f 58 00 	cmpw    cr7,r31,r11
    462c:	40 9e ff dc 	bne+    cr7,4608 <DoRefreshRLCBuffserRequest+0x70>
				break;
			}
		}
		if(flag==false)//
		{
			temp_mac_findno=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
    4630:	38 60 00 0d 	li      r3,13
    4634:	48 00 00 01 	bl      4634 <DoRefreshRLCBuffserRequest+0x9c>
			while(temp_mac_findno==0)//
    4638:	7c 7f 1b 79 	mr.     r31,r3
    463c:	41 82 ff f4 	beq+    4630 <DoRefreshRLCBuffserRequest+0x98>
			{
				temp_mac_findno=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
			}
			INIT_LIST_HEAD(&(temp_mac_findno->list));
    4640:	3b 3f 00 05 	addi    r25,r31,5
			temp_mac_findno->lcid=temp_lcid;
    4644:	9b df 00 00 	stb     r30,0(r31)
			temp_mac_findno->RlcRequestparams=Rlc_MacRequest_copy(temp);
    4648:	7f 83 e3 78 	mr      r3,r28
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    464c:	93 3f 00 05 	stw     r25,5(r31)
	list->prev = list;
    4650:	93 3f 00 09 	stw     r25,9(r31)
    4654:	48 00 00 01 	bl      4654 <DoRefreshRLCBuffserRequest+0xbc>
	//int length_rlc_request=0;
	RefreshBufferStatusForBSR();
	if (SV(bsr)->m_lcgnum==0)
		SV(LCGZeroToData)=true;
	SV(DATA_WAIT_ALLOCATION)=true;
	list_for_each_safe(pos,p,&(RLChead->list))//
    4658:	7f 9a e8 00 	cmpw    cr7,r26,r29
			{
				temp_mac_findno=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
			}
			INIT_LIST_HEAD(&(temp_mac_findno->list));
			temp_mac_findno->lcid=temp_lcid;
			temp_mac_findno->RlcRequestparams=Rlc_MacRequest_copy(temp);
    465c:	90 7f 00 01 	stw     r3,1(r31)
			list_add_tail(&(temp_mac_findno->list), &(SV(MacBuffer_RLC)->list));
    4660:	81 3b 01 48 	lwz     r9,328(r27)
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    4664:	81 69 00 09 	lwz     r11,9(r9)
    4668:	38 09 00 05 	addi    r0,r9,5
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    466c:	93 29 00 09 	stw     r25,9(r9)
	new->next = next;
    4670:	90 1f 00 05 	stw     r0,5(r31)
	new->prev = prev;
    4674:	91 7f 00 09 	stw     r11,9(r31)
	prev->next = new;
    4678:	93 2b 00 00 	stw     r25,0(r11)
		}
		flag=false;
		SV(m_freshUlBsr)=true;
    467c:	9b 1b 01 59 	stb     r24,345(r27)
	//int length_rlc_request=0;
	RefreshBufferStatusForBSR();
	if (SV(bsr)->m_lcgnum==0)
		SV(LCGZeroToData)=true;
	SV(DATA_WAIT_ALLOCATION)=true;
	list_for_each_safe(pos,p,&(RLChead->list))//
    4680:	80 1d 00 00 	lwz     r0,0(r29)
    4684:	41 9e 00 2c 	beq-    cr7,46b0 <DoRefreshRLCBuffserRequest+0x118>
    4688:	7f bc eb 78 	mr      r28,r29
    468c:	7c 1d 03 78 	mr      r29,r0
    4690:	4b ff ff 60 	b       45f0 <DoRefreshRLCBuffserRequest+0x58>
		list_for_each_entry(temp_mac_bufferstatus, &(SV(MacBuffer_RLC)->list),list)//
		{
			temp_mac_bufferstatus_lcid=temp_mac_bufferstatus->lcid;
			if(temp_lcid==temp_mac_bufferstatus_lcid)
			{
				temp_mac_bufferstatus->RlcRequestparams=Rlc_MacRequest_copy(temp);
    4694:	7f 83 e3 78 	mr      r3,r28
    4698:	48 00 00 01 	bl      4698 <DoRefreshRLCBuffserRequest+0x100>
	//int length_rlc_request=0;
	RefreshBufferStatusForBSR();
	if (SV(bsr)->m_lcgnum==0)
		SV(LCGZeroToData)=true;
	SV(DATA_WAIT_ALLOCATION)=true;
	list_for_each_safe(pos,p,&(RLChead->list))//
    469c:	7f 9a e8 00 	cmpw    cr7,r26,r29
		list_for_each_entry(temp_mac_bufferstatus, &(SV(MacBuffer_RLC)->list),list)//
		{
			temp_mac_bufferstatus_lcid=temp_mac_bufferstatus->lcid;
			if(temp_lcid==temp_mac_bufferstatus_lcid)
			{
				temp_mac_bufferstatus->RlcRequestparams=Rlc_MacRequest_copy(temp);
    46a0:	90 7f 00 01 	stw     r3,1(r31)
			temp_mac_findno->lcid=temp_lcid;
			temp_mac_findno->RlcRequestparams=Rlc_MacRequest_copy(temp);
			list_add_tail(&(temp_mac_findno->list), &(SV(MacBuffer_RLC)->list));
		}
		flag=false;
		SV(m_freshUlBsr)=true;
    46a4:	9b 1b 01 59 	stb     r24,345(r27)
	//int length_rlc_request=0;
	RefreshBufferStatusForBSR();
	if (SV(bsr)->m_lcgnum==0)
		SV(LCGZeroToData)=true;
	SV(DATA_WAIT_ALLOCATION)=true;
	list_for_each_safe(pos,p,&(RLChead->list))//
    46a8:	80 1d 00 00 	lwz     r0,0(r29)
    46ac:	40 9e ff dc 	bne+    cr7,4688 <DoRefreshRLCBuffserRequest+0xf0>
		}
		flag=false;
		SV(m_freshUlBsr)=true;
	}
	temp=NULL;
	list_for_each_safe(pos,p,&(RLChead->list))//
    46b0:	81 77 00 13 	lwz     r11,19(r23)
    46b4:	7f 8b d0 00 	cmpw    cr7,r11,r26
    46b8:	83 eb 00 00 	lwz     r31,0(r11)
    46bc:	41 9e 00 3c 	beq-    cr7,46f8 <DoRefreshRLCBuffserRequest+0x160>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    46c0:	81 4b 00 04 	lwz     r10,4(r11)
	{
		temp=list_entry(pos,RlcBufferRequest,list);
    46c4:	39 2b ff ed 	addi    r9,r11,-19
    46c8:	81 0b 00 00 	lwz     r8,0(r11)
		list_del_init(&(temp->list));
		fsm_mem_free(temp);
    46cc:	7d 23 4b 78 	mr      r3,r9
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    46d0:	91 48 00 04 	stw     r10,4(r8)
	prev->next = next;
    46d4:	91 0a 00 00 	stw     r8,0(r10)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    46d8:	91 6b 00 00 	stw     r11,0(r11)
	list->prev = list;
    46dc:	91 6b 00 04 	stw     r11,4(r11)
    46e0:	48 00 00 01 	bl      46e0 <DoRefreshRLCBuffserRequest+0x148>
		}
		flag=false;
		SV(m_freshUlBsr)=true;
	}
	temp=NULL;
	list_for_each_safe(pos,p,&(RLChead->list))//
    46e4:	7f 9f d0 00 	cmpw    cr7,r31,r26
    46e8:	80 1f 00 00 	lwz     r0,0(r31)
    46ec:	7f eb fb 78 	mr      r11,r31
    46f0:	7c 1f 03 78 	mr      r31,r0
    46f4:	40 9e ff cc 	bne+    cr7,46c0 <DoRefreshRLCBuffserRequest+0x128>
	{
		temp=list_entry(pos,RlcBufferRequest,list);
		list_del_init(&(temp->list));
		fsm_mem_free(temp);
	}
	fsm_mem_free(RLChead);
    46f8:	7e e3 bb 78 	mr      r3,r23
    46fc:	48 00 00 01 	bl      46fc <DoRefreshRLCBuffserRequest+0x164>
	FOUT;
}
    4700:	80 01 00 34 	lwz     r0,52(r1)
    4704:	ba e1 00 0c 	lmw     r23,12(r1)
    4708:	38 21 00 30 	addi    r1,r1,48
    470c:	7c 08 03 a6 	mtlr    r0
    4710:	4e 80 00 20 	blr

00004714 <LogicalChannel_ConfigInfo_Rank_Priority>:
->Output:LogicalChannelConfigInfo 
->Special:
*******************************
*/
LogicalChannelConfigInfo* LogicalChannel_ConfigInfo_Rank_Priority()
{
    4714:	94 21 ff e0 	stwu    r1,-32(r1)
    4718:	7c 08 02 a6 	mflr    r0
    471c:	bf 81 00 10 	stmw    r28,16(r1)
    4720:	90 01 00 24 	stw     r0,36(r1)
	FIN(LogicalChannel_ConfigInfo_Rank_Priority());
	SV_PTR_GET(mac_sv);
    4724:	48 00 00 01 	bl      4724 <LogicalChannel_ConfigInfo_Rank_Priority+0x10>
    4728:	7c 7c 1b 78 	mr      r28,r3
	LogicalChannelConfigInfo *lcc_info_priority=NULL,*temp=NULL,*temp_logicalChannel=NULL;

	lcc_info_priority=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo ));
    472c:	38 60 00 19 	li      r3,25
    4730:	48 00 00 01 	bl      4730 <LogicalChannel_ConfigInfo_Rank_Priority+0x1c>
	/*while(lcc_info_priority==0)//
	{
		lcc_info_priority=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo ));
	}*/
	INIT_LIST_HEAD(&(lcc_info_priority->list));
    4734:	3b a3 00 11 	addi    r29,r3,17
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    4738:	93 a3 00 11 	stw     r29,17(r3)
{
	FIN(LogicalChannel_ConfigInfo_Rank_Priority());
	SV_PTR_GET(mac_sv);
	LogicalChannelConfigInfo *lcc_info_priority=NULL,*temp=NULL,*temp_logicalChannel=NULL;

	lcc_info_priority=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo ));
    473c:	7c 7f 1b 78 	mr      r31,r3
	list->prev = list;
    4740:	93 a3 00 15 	stw     r29,21(r3)
	}*/
	INIT_LIST_HEAD(&(lcc_info_priority->list));
	LogicalChannelConfigInfo *next_node=NULL;
	LogicalChannelConfigInfo *temp_next=NULL;
	bool flag_add=false;
	list_for_each_entry(temp, &(SV(LogicalChannel_Config)->list),list)//
    4744:	81 3c 01 40 	lwz     r9,320(r28)
    4748:	83 c9 00 11 	lwz     r30,17(r9)
    474c:	3b de ff ef 	addi    r30,r30,-17
    4750:	80 1e 00 11 	lwz     r0,17(r30)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    4754:	2f 80 00 00 	cmpwi   cr7,r0,0
    4758:	41 9e 00 08 	beq-    cr7,4760 <LogicalChannel_ConfigInfo_Rank_Priority+0x4c>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    475c:	7c 00 02 2c 	dcbt    r0,r0
    4760:	7f 9e 48 00 	cmpw    cr7,r30,r9
    4764:	41 9e 00 bc 	beq-    cr7,4820 <LogicalChannel_ConfigInfo_Rank_Priority+0x10c>
	{
		next_node=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo ));
    4768:	38 60 00 19 	li      r3,25
    476c:	48 00 00 01 	bl      476c <LogicalChannel_ConfigInfo_Rank_Priority+0x58>
		/*while(next_node==0)//
		{
			next_node=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo ));
		}*/
		next_node->lcid=temp->lcid;
    4770:	88 1e 00 00 	lbz     r0,0(r30)
		next_node->priority=temp->priority;
		next_node->prioritizedBitRateKbps=temp->prioritizedBitRateKbps;
		next_node->bucketSizeDurationMs=temp->bucketSizeDurationMs;
		next_node->logicalChannelGroup=temp->logicalChannelGroup;
		INIT_LIST_HEAD(&(next_node->list));
    4774:	39 03 00 11 	addi    r8,r3,17
		next_node=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo ));
		/*while(next_node==0)//
		{
			next_node=(LogicalChannelConfigInfo *)fsm_mem_alloc(sizeof(LogicalChannelConfigInfo ));
		}*/
		next_node->lcid=temp->lcid;
    4778:	98 03 00 00 	stb     r0,0(r3)
		next_node->priority=temp->priority;
    477c:	81 5e 00 01 	lwz     r10,1(r30)
    4780:	91 43 00 01 	stw     r10,1(r3)
		next_node->prioritizedBitRateKbps=temp->prioritizedBitRateKbps;
    4784:	80 1e 00 05 	lwz     r0,5(r30)
    4788:	90 03 00 05 	stw     r0,5(r3)
		next_node->bucketSizeDurationMs=temp->bucketSizeDurationMs;
    478c:	80 1e 00 09 	lwz     r0,9(r30)
    4790:	90 03 00 09 	stw     r0,9(r3)
		next_node->logicalChannelGroup=temp->logicalChannelGroup;
    4794:	80 1e 00 0d 	lwz     r0,13(r30)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    4798:	91 03 00 11 	stw     r8,17(r3)
    479c:	90 03 00 0d 	stw     r0,13(r3)
	list->prev = list;
    47a0:	91 03 00 15 	stw     r8,21(r3)
 * list_empty - tests whether a list is empty
 * @head: the list to test.
 */
static inline int list_empty(const struct list_head *head)
{
	return head->next == head;
    47a4:	81 3f 00 11 	lwz     r9,17(r31)
		INIT_LIST_HEAD(&(next_node->list));
		/* if(next_node->prioritizedBitRateKbps==-1)//
			list_add(&(next_node->list), &(lcc_info_priority->list));//
		else
		{*/
			if (list_empty(&(lcc_info_priority->list)))
    47a8:	7f 9d 48 00 	cmpw    cr7,r29,r9
				list_add_tail(&(next_node->list), &(lcc_info_priority->list));
			else
			{
				flag_add=false;
				list_for_each_entry(temp_next, &(lcc_info_priority->list),list)//
    47ac:	39 29 ff ef 	addi    r9,r9,-17
		INIT_LIST_HEAD(&(next_node->list));
		/* if(next_node->prioritizedBitRateKbps==-1)//
			list_add(&(next_node->list), &(lcc_info_priority->list));//
		else
		{*/
			if (list_empty(&(lcc_info_priority->list)))
    47b0:	40 be 00 18 	bne+    cr7,47c8 <LogicalChannel_ConfigInfo_Rank_Priority+0xb4>
    47b4:	48 00 00 2c 	b       47e0 <LogicalChannel_ConfigInfo_Rank_Priority+0xcc>
				flag_add=false;
				list_for_each_entry(temp_next, &(lcc_info_priority->list),list)//
				{
					//  if(temp_next->prioritizedBitRateKbps==-1)
						//  continue;
					if ((next_node->priority) <= (temp_next->priority))
    47b8:	80 09 00 01 	lwz     r0,1(r9)
    47bc:	7f 8a 00 00 	cmpw    cr7,r10,r0
    47c0:	40 9d 00 44 	ble-    cr7,4804 <LogicalChannel_ConfigInfo_Rank_Priority+0xf0>
			if (list_empty(&(lcc_info_priority->list)))
				list_add_tail(&(next_node->list), &(lcc_info_priority->list));
			else
			{
				flag_add=false;
				list_for_each_entry(temp_next, &(lcc_info_priority->list),list)//
    47c4:	39 2b ff ef 	addi    r9,r11,-17
    47c8:	81 69 00 11 	lwz     r11,17(r9)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    47cc:	2f 8b 00 00 	cmpwi   cr7,r11,0
    47d0:	41 9e 00 08 	beq-    cr7,47d8 <LogicalChannel_ConfigInfo_Rank_Priority+0xc4>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    47d4:	7c 00 5a 2c 	dcbt    r0,r11
    47d8:	7f 89 f8 00 	cmpw    cr7,r9,r31
    47dc:	40 9e ff dc 	bne+    cr7,47b8 <LogicalChannel_ConfigInfo_Rank_Priority+0xa4>
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    47e0:	81 3f 00 15 	lwz     r9,21(r31)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    47e4:	91 1f 00 15 	stw     r8,21(r31)
	new->next = next;
    47e8:	93 a3 00 11 	stw     r29,17(r3)
	new->prev = prev;
    47ec:	91 23 00 15 	stw     r9,21(r3)
	prev->next = new;
    47f0:	91 09 00 00 	stw     r8,0(r9)
	}*/
	INIT_LIST_HEAD(&(lcc_info_priority->list));
	LogicalChannelConfigInfo *next_node=NULL;
	LogicalChannelConfigInfo *temp_next=NULL;
	bool flag_add=false;
	list_for_each_entry(temp, &(SV(LogicalChannel_Config)->list),list)//
    47f4:	83 de 00 11 	lwz     r30,17(r30)
    47f8:	81 3c 01 40 	lwz     r9,320(r28)
    47fc:	3b de ff ef 	addi    r30,r30,-17
    4800:	4b ff ff 50 	b       4750 <LogicalChannel_ConfigInfo_Rank_Priority+0x3c>
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    4804:	81 69 00 15 	lwz     r11,21(r9)
				{
					//  if(temp_next->prioritizedBitRateKbps==-1)
						//  continue;
					if ((next_node->priority) <= (temp_next->priority))
					{
						list_add_tail(&(next_node->list), &(temp_next->list));
    4808:	38 09 00 11 	addi    r0,r9,17
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    480c:	91 09 00 15 	stw     r8,21(r9)
	new->next = next;
    4810:	90 03 00 11 	stw     r0,17(r3)
	new->prev = prev;
    4814:	91 63 00 15 	stw     r11,21(r3)
	prev->next = new;
    4818:	91 0b 00 00 	stw     r8,0(r11)
    481c:	4b ff ff d8 	b       47f4 <LogicalChannel_ConfigInfo_Rank_Priority+0xe0>
					list_add_tail(&(next_node->list), &(lcc_info_priority->list));
			}

	}
	FRET(lcc_info_priority);
}
    4820:	80 01 00 24 	lwz     r0,36(r1)
    4824:	7f e3 fb 78 	mr      r3,r31
    4828:	bb 81 00 10 	lmw     r28,16(r1)
    482c:	38 21 00 20 	addi    r1,r1,32
    4830:	7c 08 03 a6 	mtlr    r0
    4834:	4e 80 00 20 	blr

00004838 <PrioritySort>:
->Output:MacBufferStatus *:SV(MacBuffer_RLC)
->Special:
*******************************
*/
MacBufferStatus* PrioritySort(void)
{
    4838:	94 21 ff d0 	stwu    r1,-48(r1)
    483c:	7c 08 02 a6 	mflr    r0
    4840:	bf 01 00 10 	stmw    r24,16(r1)
    4844:	90 01 00 34 	stw     r0,52(r1)
	u8 temp_Bj_lcid;
	MacBufferStatus *temp_node;
	struct list_head *pos,*p;

	FIN(PrioritySort(void));
	SV_PTR_GET(mac_sv);
    4848:	48 00 00 01 	bl      4848 <PrioritySort+0x10>
    484c:	7c 79 1b 78 	mr      r25,r3
	LogicalChannelConfigInfo *Priority_logicalChannel=NULL,*temp_logicalChannel=NULL;
	MacBufferStatus *PriorityMacBufferStatus=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus)),*temp_mbs=NULL;
    4850:	38 60 00 0d 	li      r3,13
    4854:	48 00 00 01 	bl      4854 <PrioritySort+0x1c>
	/*while(PriorityMacBufferStatus==0)//
	{
		PriorityMacBufferStatus=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
	}*/
	
	INIT_LIST_HEAD(&(PriorityMacBufferStatus->list));	
    4858:	3b 03 00 05 	addi    r24,r3,5
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    485c:	93 03 00 05 	stw     r24,5(r3)
	struct list_head *pos,*p;

	FIN(PrioritySort(void));
	SV_PTR_GET(mac_sv);
	LogicalChannelConfigInfo *Priority_logicalChannel=NULL,*temp_logicalChannel=NULL;
	MacBufferStatus *PriorityMacBufferStatus=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus)),*temp_mbs=NULL;
    4860:	7c 7a 1b 78 	mr      r26,r3
	list->prev = list;
    4864:	93 03 00 09 	stw     r24,9(r3)
	{
		PriorityMacBufferStatus=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
	}*/
	
	INIT_LIST_HEAD(&(PriorityMacBufferStatus->list));	
	Priority_logicalChannel=LogicalChannel_ConfigInfo_Rank_Priority();
    4868:	48 00 00 01 	bl      4868 <PrioritySort+0x30>
	list_for_each_entry(temp_logicalChannel, &(Priority_logicalChannel->list),list)//
    486c:	83 c3 00 11 	lwz     r30,17(r3)
	{
		PriorityMacBufferStatus=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
	}*/
	
	INIT_LIST_HEAD(&(PriorityMacBufferStatus->list));	
	Priority_logicalChannel=LogicalChannel_ConfigInfo_Rank_Priority();
    4870:	7c 7b 1b 78 	mr      r27,r3
	list_for_each_entry(temp_logicalChannel, &(Priority_logicalChannel->list),list)//
    4874:	3b de ff ef 	addi    r30,r30,-17
    4878:	81 1e 00 11 	lwz     r8,17(r30)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    487c:	2f 88 00 00 	cmpwi   cr7,r8,0
    4880:	41 9e 00 08 	beq-    cr7,4888 <PrioritySort+0x50>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    4884:	7c 00 42 2c 	dcbt    r0,r8
    4888:	7f 9e d8 00 	cmpw    cr7,r30,r27
    488c:	41 9e 00 94 	beq-    cr7,4920 <PrioritySort+0xe8>
	{
		temp_Bj_lcid=temp_logicalChannel->lcid;
		list_for_each_entry(temp_node, (&(SV(MacBuffer_RLC)->list)),list)//
    4890:	81 79 01 48 	lwz     r11,328(r25)
	
	INIT_LIST_HEAD(&(PriorityMacBufferStatus->list));	
	Priority_logicalChannel=LogicalChannel_ConfigInfo_Rank_Priority();
	list_for_each_entry(temp_logicalChannel, &(Priority_logicalChannel->list),list)//
	{
		temp_Bj_lcid=temp_logicalChannel->lcid;
    4894:	89 5e 00 00 	lbz     r10,0(r30)
		list_for_each_entry(temp_node, (&(SV(MacBuffer_RLC)->list)),list)//
    4898:	83 eb 00 05 	lwz     r31,5(r11)
    489c:	3b ff ff fb 	addi    r31,r31,-5
    48a0:	48 00 00 14 	b       48b4 <PrioritySort+0x7c>
		{
			if(temp_Bj_lcid==temp_node->lcid)
    48a4:	88 1f 00 00 	lbz     r0,0(r31)
    48a8:	7f 80 50 00 	cmpw    cr7,r0,r10
    48ac:	41 9e 00 28 	beq-    cr7,48d4 <PrioritySort+0x9c>
	INIT_LIST_HEAD(&(PriorityMacBufferStatus->list));	
	Priority_logicalChannel=LogicalChannel_ConfigInfo_Rank_Priority();
	list_for_each_entry(temp_logicalChannel, &(Priority_logicalChannel->list),list)//
	{
		temp_Bj_lcid=temp_logicalChannel->lcid;
		list_for_each_entry(temp_node, (&(SV(MacBuffer_RLC)->list)),list)//
    48b0:	3b e9 ff fb 	addi    r31,r9,-5
    48b4:	81 3f 00 05 	lwz     r9,5(r31)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    48b8:	2f 89 00 00 	cmpwi   cr7,r9,0
    48bc:	41 9e 00 08 	beq-    cr7,48c4 <PrioritySort+0x8c>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    48c0:	7c 00 4a 2c 	dcbt    r0,r9
    48c4:	7f 9f 58 00 	cmpw    cr7,r31,r11
    48c8:	40 9e ff dc 	bne+    cr7,48a4 <PrioritySort+0x6c>
		PriorityMacBufferStatus=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
	}*/
	
	INIT_LIST_HEAD(&(PriorityMacBufferStatus->list));	
	Priority_logicalChannel=LogicalChannel_ConfigInfo_Rank_Priority();
	list_for_each_entry(temp_logicalChannel, &(Priority_logicalChannel->list),list)//
    48cc:	3b c8 ff ef 	addi    r30,r8,-17
    48d0:	4b ff ff a8 	b       4878 <PrioritySort+0x40>
		temp_Bj_lcid=temp_logicalChannel->lcid;
		list_for_each_entry(temp_node, (&(SV(MacBuffer_RLC)->list)),list)//
		{
			if(temp_Bj_lcid==temp_node->lcid)
			{
				temp_mbs=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
    48d4:	38 60 00 0d 	li      r3,13
    48d8:	48 00 00 01 	bl      48d8 <PrioritySort+0xa0>
			/*while(temp_mbs==0)//
			{
				temp_mbs=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
				}*/
				INIT_LIST_HEAD(&(temp_mbs->list));
    48dc:	3b 83 00 05 	addi    r28,r3,5
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    48e0:	93 83 00 05 	stw     r28,5(r3)
		temp_Bj_lcid=temp_logicalChannel->lcid;
		list_for_each_entry(temp_node, (&(SV(MacBuffer_RLC)->list)),list)//
		{
			if(temp_Bj_lcid==temp_node->lcid)
			{
				temp_mbs=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
    48e4:	7c 7d 1b 78 	mr      r29,r3
	list->prev = list;
    48e8:	93 83 00 09 	stw     r28,9(r3)
			/*while(temp_mbs==0)//
			{
				temp_mbs=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
				}*/
				INIT_LIST_HEAD(&(temp_mbs->list));
				temp_mbs->lcid=temp_node->lcid;
    48ec:	88 1f 00 00 	lbz     r0,0(r31)
    48f0:	98 03 00 00 	stb     r0,0(r3)
				temp_mbs->RlcRequestparams=Mac_MacRequest_copy(temp_node->RlcRequestparams);
    48f4:	80 7f 00 01 	lwz     r3,1(r31)
    48f8:	48 00 00 01 	bl      48f8 <PrioritySort+0xc0>
    48fc:	90 7d 00 01 	stw     r3,1(r29)
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    4900:	81 3a 00 09 	lwz     r9,9(r26)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    4904:	93 9a 00 09 	stw     r28,9(r26)
	new->next = next;
    4908:	93 1d 00 05 	stw     r24,5(r29)
	new->prev = prev;
    490c:	91 3d 00 09 	stw     r9,9(r29)
	prev->next = new;
    4910:	93 89 00 00 	stw     r28,0(r9)
    4914:	81 1e 00 11 	lwz     r8,17(r30)
		PriorityMacBufferStatus=(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
	}*/
	
	INIT_LIST_HEAD(&(PriorityMacBufferStatus->list));	
	Priority_logicalChannel=LogicalChannel_ConfigInfo_Rank_Priority();
	list_for_each_entry(temp_logicalChannel, &(Priority_logicalChannel->list),list)//
    4918:	3b c8 ff ef 	addi    r30,r8,-17
    491c:	4b ff ff 5c 	b       4878 <PrioritySort+0x40>
				break;
			}
		}
	}
	temp_logicalChannel=NULL;
	list_for_each_safe(pos,p,&(Priority_logicalChannel->list))//
    4920:	7f 7e db 78 	mr      r30,r27
    4924:	85 7e 00 11 	lwzu    r11,17(r30)
    4928:	7f 8b f0 00 	cmpw    cr7,r11,r30
    492c:	83 eb 00 00 	lwz     r31,0(r11)
    4930:	41 9e 00 3c 	beq-    cr7,496c <PrioritySort+0x134>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    4934:	81 4b 00 04 	lwz     r10,4(r11)
	{
		temp_logicalChannel=list_entry(pos,LogicalChannelConfigInfo,list);
    4938:	39 2b ff ef 	addi    r9,r11,-17
    493c:	81 0b 00 00 	lwz     r8,0(r11)
		list_del_init(&(temp_logicalChannel->list));//
		fsm_mem_free(temp_logicalChannel);//
    4940:	7d 23 4b 78 	mr      r3,r9
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    4944:	91 48 00 04 	stw     r10,4(r8)
	prev->next = next;
    4948:	91 0a 00 00 	stw     r8,0(r10)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    494c:	91 6b 00 00 	stw     r11,0(r11)
	list->prev = list;
    4950:	91 6b 00 04 	stw     r11,4(r11)
    4954:	48 00 00 01 	bl      4954 <PrioritySort+0x11c>
				break;
			}
		}
	}
	temp_logicalChannel=NULL;
	list_for_each_safe(pos,p,&(Priority_logicalChannel->list))//
    4958:	7f 9f f0 00 	cmpw    cr7,r31,r30
    495c:	80 1f 00 00 	lwz     r0,0(r31)
    4960:	7f eb fb 78 	mr      r11,r31
    4964:	7c 1f 03 78 	mr      r31,r0
    4968:	40 9e ff cc 	bne+    cr7,4934 <PrioritySort+0xfc>
	{
		temp_logicalChannel=list_entry(pos,LogicalChannelConfigInfo,list);
		list_del_init(&(temp_logicalChannel->list));//
		fsm_mem_free(temp_logicalChannel);//
	}
	fsm_mem_free(Priority_logicalChannel);
    496c:	7f 63 db 78 	mr      r3,r27
    4970:	48 00 00 01 	bl      4970 <PrioritySort+0x138>
	FRET(PriorityMacBufferStatus);
}
    4974:	80 01 00 34 	lwz     r0,52(r1)
    4978:	7f 43 d3 78 	mr      r3,r26
    497c:	bb 01 00 10 	lmw     r24,16(r1)
    4980:	7c 08 03 a6 	mtlr    r0
    4984:	38 21 00 30 	addi    r1,r1,48
    4988:	4e 80 00 20 	blr

0000498c <DoProduceBsr_LCGZeroToData>:
->Output: SV(Regularbsr) :BSRSV(MAC_CE_Tags):
->Special:
*******************************
*/
void DoProduceBsr_LCGZeroToData(void)
{
    498c:	94 21 ff f0 	stwu    r1,-16(r1)
    4990:	7c 08 02 a6 	mflr    r0
    4994:	93 e1 00 0c 	stw     r31,12(r1)
    4998:	90 01 00 14 	stw     r0,20(r1)
	FIN(DoProduceBsr_LCGZeroToData(void));
	SV_PTR_GET(mac_sv);
    499c:	48 00 00 01 	bl      499c <DoProduceBsr_LCGZeroToData+0x10>
    49a0:	7c 7f 1b 78 	mr      r31,r3
	if(SV(LCGZeroToData) == true)
    49a4:	88 03 01 58 	lbz     r0,344(r3)
    49a8:	2f 80 00 00 	cmpwi   cr7,r0,0
    49ac:	40 9e 00 20 	bne-    cr7,49cc <DoProduceBsr_LCGZeroToData+0x40>
				SV(MAC_CE_Tags)[regular_shortBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
				//fsm_printf("[UEMAC][BSR]MAC BSR short:%d\n",SV(MAC_CE_Tags)[regular_shortBSR_CE].LCID);
			}
		}
	}
	SV(LCGZeroToData)=false;	
    49b0:	38 00 00 00 	li      r0,0
    49b4:	98 1f 01 58 	stb     r0,344(r31)
	FOUT;
}
    49b8:	80 01 00 14 	lwz     r0,20(r1)
    49bc:	83 e1 00 0c 	lwz     r31,12(r1)
    49c0:	38 21 00 10 	addi    r1,r1,16
    49c4:	7c 08 03 a6 	mtlr    r0
    49c8:	4e 80 00 20 	blr
{
	FIN(DoProduceBsr_LCGZeroToData(void));
	SV_PTR_GET(mac_sv);
	if(SV(LCGZeroToData) == true)
	{
		RefreshBufferStatusForBSR();
    49cc:	48 00 00 01 	bl      49cc <DoProduceBsr_LCGZeroToData+0x40>
		if (SV(bsr)!=NULL)
    49d0:	80 1f 01 54 	lwz     r0,340(r31)
    49d4:	2f 80 00 00 	cmpwi   cr7,r0,0
    49d8:	41 be ff d8 	beq-    cr7,49b0 <DoProduceBsr_LCGZeroToData+0x24>
		{
			//fsm_printf("[UEMAC][BSR]have BSR\n");
			if(SV(Regularbsr)!=NULL)
    49dc:	80 7f 01 4c 	lwz     r3,332(r31)
    49e0:	2f 83 00 00 	cmpwi   cr7,r3,0
    49e4:	41 9e 00 10 	beq-    cr7,49f4 <DoProduceBsr_LCGZeroToData+0x68>
			{
				fsm_mem_free(SV(Regularbsr));//Regularbsr
    49e8:	48 00 00 01 	bl      49e8 <DoProduceBsr_LCGZeroToData+0x5c>
				SV(Regularbsr)=NULL;
    49ec:	38 00 00 00 	li      r0,0
    49f0:	90 1f 01 4c 	stw     r0,332(r31)
			}
			SV(Regularbsr)=MacBufferStatus_BSR_Info_copy();//
    49f4:	48 00 00 01 	bl      49f4 <DoProduceBsr_LCGZeroToData+0x68>
    49f8:	90 7f 01 4c 	stw     r3,332(r31)
			if((SV(Regularbsr)->m_lcgnum) >1)
    49fc:	80 03 00 02 	lwz     r0,2(r3)
    4a00:	2b 80 00 01 	cmplwi  cr7,r0,1
    4a04:	40 9d 00 34 	ble-    cr7,4a38 <DoProduceBsr_LCGZeroToData+0xac>
			{
				SV(MAC_CE_Tags)[regular_longBSR_CE].addinPDU_flag=true;
    4a08:	38 00 00 01 	li      r0,1
				SV(MAC_CE_Tags)[regular_longBSR_CE].LCID=LONG_BSR_LCID;
				SV(MAC_CE_Tags)[regular_longBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
    4a0c:	90 7f 01 c8 	stw     r3,456(r31)
				SV(Regularbsr)=NULL;
			}
			SV(Regularbsr)=MacBufferStatus_BSR_Info_copy();//
			if((SV(Regularbsr)->m_lcgnum) >1)
			{
				SV(MAC_CE_Tags)[regular_longBSR_CE].addinPDU_flag=true;
    4a10:	98 1f 01 c4 	stb     r0,452(r31)
				SV(MAC_CE_Tags)[regular_longBSR_CE].LCID=LONG_BSR_LCID;
    4a14:	38 00 00 1e 	li      r0,30
    4a18:	98 1f 01 c5 	stb     r0,453(r31)
				SV(MAC_CE_Tags)[regular_shortBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
				//fsm_printf("[UEMAC][BSR]MAC BSR short:%d\n",SV(MAC_CE_Tags)[regular_shortBSR_CE].LCID);
			}
		}
	}
	SV(LCGZeroToData)=false;	
    4a1c:	38 00 00 00 	li      r0,0
    4a20:	98 1f 01 58 	stb     r0,344(r31)
	FOUT;
}
    4a24:	80 01 00 14 	lwz     r0,20(r1)
    4a28:	83 e1 00 0c 	lwz     r31,12(r1)
    4a2c:	38 21 00 10 	addi    r1,r1,16
    4a30:	7c 08 03 a6 	mtlr    r0
    4a34:	4e 80 00 20 	blr
				SV(MAC_CE_Tags)[regular_longBSR_CE].addinPDU_flag=true;
				SV(MAC_CE_Tags)[regular_longBSR_CE].LCID=LONG_BSR_LCID;
				SV(MAC_CE_Tags)[regular_longBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
				//fsm_printf("[UEMAC][BSR]MAC BSR long:%d\n",SV(MAC_CE_Tags)[regular_shortBSR_CE].LCID);
			}
			else if((SV(Regularbsr)->m_lcgnum) ==1)
    4a38:	2f 80 00 01 	cmpwi   cr7,r0,1
    4a3c:	40 9e ff 74 	bne+    cr7,49b0 <DoProduceBsr_LCGZeroToData+0x24>
			{
				SV(MAC_CE_Tags)[regular_shortBSR_CE].addinPDU_flag=true;
    4a40:	98 1f 01 bc 	stb     r0,444(r31)
				SV(MAC_CE_Tags)[regular_shortBSR_CE].LCID=SHORT_BSR_LCID;
    4a44:	38 00 00 1d 	li      r0,29
    4a48:	98 1f 01 bd 	stb     r0,445(r31)
				SV(MAC_CE_Tags)[regular_shortBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
    4a4c:	90 7f 01 c0 	stw     r3,448(r31)
    4a50:	4b ff ff 60 	b       49b0 <DoProduceBsr_LCGZeroToData+0x24>

00004a54 <DoProduceBsr_PeriodicBSRTimer>:
->Output: SV(Periodicbsr):BSRSV(MAC_CE_Tags):
->Special:
*******************************
*/
void DoProduceBsr_PeriodicBSRTimer(void)
{
    4a54:	94 21 ff f0 	stwu    r1,-16(r1)
    4a58:	7c 08 02 a6 	mflr    r0
    4a5c:	93 e1 00 0c 	stw     r31,12(r1)
    4a60:	90 01 00 14 	stw     r0,20(r1)
	FIN(DoProduceBsr_PeriodicBSRTimer(void));
	SV_PTR_GET(mac_sv);
    4a64:	48 00 00 01 	bl      4a64 <DoProduceBsr_PeriodicBSRTimer+0x10>
    4a68:	7c 7f 1b 78 	mr      r31,r3
	if(SV(m_freshUlBsr) ==true)// BSRNS31ms
    4a6c:	88 03 01 59 	lbz     r0,345(r3)
    4a70:	2f 80 00 00 	cmpwi   cr7,r0,0
    4a74:	40 9e 00 18 	bne-    cr7,4a8c <DoProduceBsr_PeriodicBSRTimer+0x38>
			}
		}
		SV(m_freshUlBsr)=false;
	}
	FOUT;
}
    4a78:	80 01 00 14 	lwz     r0,20(r1)
    4a7c:	83 e1 00 0c 	lwz     r31,12(r1)
    4a80:	38 21 00 10 	addi    r1,r1,16
    4a84:	7c 08 03 a6 	mtlr    r0
    4a88:	4e 80 00 20 	blr
{
	FIN(DoProduceBsr_PeriodicBSRTimer(void));
	SV_PTR_GET(mac_sv);
	if(SV(m_freshUlBsr) ==true)// BSRNS31ms
	{
		RefreshBufferStatusForBSR ();
    4a8c:	48 00 00 01 	bl      4a8c <DoProduceBsr_PeriodicBSRTimer+0x38>
		if (SV(bsr)!=NULL)
    4a90:	80 1f 01 54 	lwz     r0,340(r31)
    4a94:	2f 80 00 00 	cmpwi   cr7,r0,0
    4a98:	41 9e 00 3c 	beq-    cr7,4ad4 <DoProduceBsr_PeriodicBSRTimer+0x80>
		{
			if(SV(Periodicbsr)==NULL)
    4a9c:	80 7f 01 50 	lwz     r3,336(r31)
    4aa0:	2f 83 00 00 	cmpwi   cr7,r3,0
    4aa4:	41 9e 00 08 	beq-    cr7,4aac <DoProduceBsr_PeriodicBSRTimer+0x58>
				SV(Periodicbsr)=MacBufferStatus_BSR_Info_copy();
			else
			{
				fsm_mem_free(SV(Periodicbsr));//Regularbsr
    4aa8:	48 00 00 01 	bl      4aa8 <DoProduceBsr_PeriodicBSRTimer+0x54>
				SV(Periodicbsr)=MacBufferStatus_BSR_Info_copy();//
    4aac:	48 00 00 01 	bl      4aac <DoProduceBsr_PeriodicBSRTimer+0x58>
    4ab0:	90 7f 01 50 	stw     r3,336(r31)
			}
			// if(SV(ALLOCATION_RESOURCE_BSR_INFO)==true)
			// {
			if((SV(Periodicbsr)->m_lcgnum) >1)
    4ab4:	80 03 00 02 	lwz     r0,2(r3)
    4ab8:	2b 80 00 01 	cmplwi  cr7,r0,1
    4abc:	40 9d 00 34 	ble-    cr7,4af0 <DoProduceBsr_PeriodicBSRTimer+0x9c>
			{
				SV(MAC_CE_Tags)[period_longBSR_CE].addinPDU_flag=true;
    4ac0:	38 00 00 01 	li      r0,1
				SV(MAC_CE_Tags)[period_longBSR_CE].LCID=LONG_BSR_LCID;
				SV(MAC_CE_Tags)[period_longBSR_CE].MAC_CE_ptr=(void *)SV(Periodicbsr);
    4ac4:	90 7f 01 e0 	stw     r3,480(r31)
			}
			// if(SV(ALLOCATION_RESOURCE_BSR_INFO)==true)
			// {
			if((SV(Periodicbsr)->m_lcgnum) >1)
			{
				SV(MAC_CE_Tags)[period_longBSR_CE].addinPDU_flag=true;
    4ac8:	98 1f 01 dc 	stb     r0,476(r31)
				SV(MAC_CE_Tags)[period_longBSR_CE].LCID=LONG_BSR_LCID;
    4acc:	38 00 00 1e 	li      r0,30
    4ad0:	98 1f 01 dd 	stb     r0,477(r31)
				SV(MAC_CE_Tags)[period_shortBSR_CE].addinPDU_flag=true;
				SV(MAC_CE_Tags)[period_shortBSR_CE].LCID=SHORT_BSR_LCID;
				SV(MAC_CE_Tags)[period_shortBSR_CE].MAC_CE_ptr=(void *)SV(Periodicbsr);
			}
		}
		SV(m_freshUlBsr)=false;
    4ad4:	38 00 00 00 	li      r0,0
    4ad8:	98 1f 01 59 	stb     r0,345(r31)
	}
	FOUT;
}
    4adc:	80 01 00 14 	lwz     r0,20(r1)
    4ae0:	83 e1 00 0c 	lwz     r31,12(r1)
    4ae4:	38 21 00 10 	addi    r1,r1,16
    4ae8:	7c 08 03 a6 	mtlr    r0
    4aec:	4e 80 00 20 	blr
				SV(MAC_CE_Tags)[period_longBSR_CE].LCID=LONG_BSR_LCID;
				SV(MAC_CE_Tags)[period_longBSR_CE].MAC_CE_ptr=(void *)SV(Periodicbsr);
			}
			else
			{
				SV(MAC_CE_Tags)[period_shortBSR_CE].addinPDU_flag=true;
    4af0:	38 00 00 01 	li      r0,1
				SV(MAC_CE_Tags)[period_shortBSR_CE].LCID=SHORT_BSR_LCID;
				SV(MAC_CE_Tags)[period_shortBSR_CE].MAC_CE_ptr=(void *)SV(Periodicbsr);
    4af4:	90 7f 01 d8 	stw     r3,472(r31)
				SV(MAC_CE_Tags)[period_longBSR_CE].LCID=LONG_BSR_LCID;
				SV(MAC_CE_Tags)[period_longBSR_CE].MAC_CE_ptr=(void *)SV(Periodicbsr);
			}
			else
			{
				SV(MAC_CE_Tags)[period_shortBSR_CE].addinPDU_flag=true;
    4af8:	98 1f 01 d4 	stb     r0,468(r31)
				SV(MAC_CE_Tags)[period_shortBSR_CE].LCID=SHORT_BSR_LCID;
    4afc:	38 00 00 1d 	li      r0,29
    4b00:	98 1f 01 d5 	stb     r0,469(r31)
    4b04:	4b ff ff d0 	b       4ad4 <DoProduceBsr_PeriodicBSRTimer+0x80>

00004b08 <DoProduceBsr_RetxBSRTimer>:
->Output: SV(Regularbsr):BSRSV(MAC_CE_Tags):
->Special:
*******************************
*/
void DoProduceBsr_RetxBSRTimer(void)
{
    4b08:	94 21 ff f0 	stwu    r1,-16(r1)
    4b0c:	7c 08 02 a6 	mflr    r0
    4b10:	93 e1 00 0c 	stw     r31,12(r1)
    4b14:	90 01 00 14 	stw     r0,20(r1)
	FIN(DoProduceBsr_RetxBSRTimer(void));
	SV_PTR_GET(mac_sv);
    4b18:	48 00 00 01 	bl      4b18 <DoProduceBsr_RetxBSRTimer+0x10>
    4b1c:	7c 7f 1b 78 	mr      r31,r3
	if(list_empty((&(SV(MacBuffer_RLC)->list))))//BSRTTI BSR
    4b20:	81 23 01 48 	lwz     r9,328(r3)
    4b24:	80 09 00 05 	lwz     r0,5(r9)
    4b28:	39 29 00 05 	addi    r9,r9,5
    4b2c:	7f 80 48 00 	cmpw    cr7,r0,r9
    4b30:	41 9e 00 4c 	beq-    cr7,4b7c <DoProduceBsr_RetxBSRTimer+0x74>
	{
		FOUT;
	}
	RefreshBufferStatusForBSR ();
    4b34:	48 00 00 01 	bl      4b34 <DoProduceBsr_RetxBSRTimer+0x2c>
	if (SV(bsr)!=NULL)
    4b38:	80 1f 01 54 	lwz     r0,340(r31)
    4b3c:	2f 80 00 00 	cmpwi   cr7,r0,0
    4b40:	41 9e 00 3c 	beq-    cr7,4b7c <DoProduceBsr_RetxBSRTimer+0x74>
	{
		if(SV(Regularbsr)==NULL)//Regularbsr
    4b44:	80 7f 01 4c 	lwz     r3,332(r31)
    4b48:	2f 83 00 00 	cmpwi   cr7,r3,0
    4b4c:	41 9e 00 08 	beq-    cr7,4b54 <DoProduceBsr_RetxBSRTimer+0x4c>
			SV(Regularbsr)=MacBufferStatus_BSR_Info_copy();
		else
		{
			fsm_mem_free(SV(Regularbsr));//Regularbsr
    4b50:	48 00 00 01 	bl      4b50 <DoProduceBsr_RetxBSRTimer+0x48>
			SV(Regularbsr)=MacBufferStatus_BSR_Info_copy();//
    4b54:	48 00 00 01 	bl      4b54 <DoProduceBsr_RetxBSRTimer+0x4c>
    4b58:	90 7f 01 4c 	stw     r3,332(r31)
		}
		if((SV(Regularbsr)->m_lcgnum) >1)
    4b5c:	80 03 00 02 	lwz     r0,2(r3)
    4b60:	2b 80 00 01 	cmplwi  cr7,r0,1
    4b64:	40 9d 00 2c 	ble-    cr7,4b90 <DoProduceBsr_RetxBSRTimer+0x88>
		{
			SV(MAC_CE_Tags)[regular_longBSR_CE].addinPDU_flag=true;
    4b68:	38 00 00 01 	li      r0,1
			SV(MAC_CE_Tags)[regular_longBSR_CE].LCID=LONG_BSR_LCID;
			SV(MAC_CE_Tags)[regular_longBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
    4b6c:	90 7f 01 c8 	stw     r3,456(r31)
			fsm_mem_free(SV(Regularbsr));//Regularbsr
			SV(Regularbsr)=MacBufferStatus_BSR_Info_copy();//
		}
		if((SV(Regularbsr)->m_lcgnum) >1)
		{
			SV(MAC_CE_Tags)[regular_longBSR_CE].addinPDU_flag=true;
    4b70:	98 1f 01 c4 	stb     r0,452(r31)
			SV(MAC_CE_Tags)[regular_longBSR_CE].LCID=LONG_BSR_LCID;
    4b74:	38 00 00 1e 	li      r0,30
    4b78:	98 1f 01 c5 	stb     r0,453(r31)
			SV(MAC_CE_Tags)[regular_shortBSR_CE].LCID=SHORT_BSR_LCID;
			SV(MAC_CE_Tags)[regular_shortBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
		}
	}
	FOUT;
}
    4b7c:	80 01 00 14 	lwz     r0,20(r1)
    4b80:	83 e1 00 0c 	lwz     r31,12(r1)
    4b84:	38 21 00 10 	addi    r1,r1,16
    4b88:	7c 08 03 a6 	mtlr    r0
    4b8c:	4e 80 00 20 	blr
			SV(MAC_CE_Tags)[regular_longBSR_CE].LCID=LONG_BSR_LCID;
			SV(MAC_CE_Tags)[regular_longBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
		}
		else
		{
			SV(MAC_CE_Tags)[regular_shortBSR_CE].addinPDU_flag=true;
    4b90:	38 00 00 01 	li      r0,1
			SV(MAC_CE_Tags)[regular_shortBSR_CE].LCID=SHORT_BSR_LCID;
			SV(MAC_CE_Tags)[regular_shortBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
    4b94:	90 7f 01 c0 	stw     r3,448(r31)
			SV(MAC_CE_Tags)[regular_longBSR_CE].LCID=LONG_BSR_LCID;
			SV(MAC_CE_Tags)[regular_longBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
		}
		else
		{
			SV(MAC_CE_Tags)[regular_shortBSR_CE].addinPDU_flag=true;
    4b98:	98 1f 01 bc 	stb     r0,444(r31)
			SV(MAC_CE_Tags)[regular_shortBSR_CE].LCID=SHORT_BSR_LCID;
    4b9c:	38 00 00 1d 	li      r0,29
    4ba0:	98 1f 01 bd 	stb     r0,445(r31)
			SV(MAC_CE_Tags)[regular_shortBSR_CE].MAC_CE_ptr=(void *)SV(Regularbsr);
		}
	}
	FOUT;
}
    4ba4:	80 01 00 14 	lwz     r0,20(r1)
    4ba8:	83 e1 00 0c 	lwz     r31,12(r1)
    4bac:	38 21 00 10 	addi    r1,r1,16
    4bb0:	7c 08 03 a6 	mtlr    r0
    4bb4:	4e 80 00 20 	blr

00004bb8 <Free_Bsr_Info>:
->Output: 
->Special:
*******************************
*/
void Free_Bsr_Info(void)
{
    4bb8:	94 21 ff f0 	stwu    r1,-16(r1)
    4bbc:	7c 08 02 a6 	mflr    r0
    4bc0:	93 e1 00 0c 	stw     r31,12(r1)
    4bc4:	90 01 00 14 	stw     r0,20(r1)
	FIN(Free_Bsr_Info(void));
	SV_PTR_GET(mac_sv);
    4bc8:	48 00 00 01 	bl      4bc8 <Free_Bsr_Info+0x10>
    4bcc:	7c 7f 1b 78 	mr      r31,r3
	if(SV(Regularbsr)!=NULL)
    4bd0:	80 63 01 4c 	lwz     r3,332(r3)
    4bd4:	2f 83 00 00 	cmpwi   cr7,r3,0
    4bd8:	41 9e 00 10 	beq-    cr7,4be8 <Free_Bsr_Info+0x30>
	{
		fsm_mem_free(SV(Regularbsr));
    4bdc:	48 00 00 01 	bl      4bdc <Free_Bsr_Info+0x24>
		SV(Regularbsr)=NULL;
    4be0:	38 00 00 00 	li      r0,0
    4be4:	90 1f 01 4c 	stw     r0,332(r31)
	}
	if(SV(Periodicbsr)!=NULL)
    4be8:	80 7f 01 50 	lwz     r3,336(r31)
    4bec:	2f 83 00 00 	cmpwi   cr7,r3,0
    4bf0:	41 9e 00 10 	beq-    cr7,4c00 <Free_Bsr_Info+0x48>
	{
		fsm_mem_free(SV(Periodicbsr));
    4bf4:	48 00 00 01 	bl      4bf4 <Free_Bsr_Info+0x3c>
		SV(Periodicbsr)=NULL;
    4bf8:	38 00 00 00 	li      r0,0
    4bfc:	90 1f 01 50 	stw     r0,336(r31)
	}
	fsm_mem_set(SV(bsr),0,sizeof(MacBufferStatus_BSR_Info));
    4c00:	80 7f 01 54 	lwz     r3,340(r31)
    4c04:	38 80 00 00 	li      r4,0
    4c08:	38 a0 00 1a 	li      r5,26
    4c0c:	48 00 00 01 	bl      4c0c <Free_Bsr_Info+0x54>
	FOUT;
}
    4c10:	80 01 00 14 	lwz     r0,20(r1)
    4c14:	83 e1 00 0c 	lwz     r31,12(r1)
    4c18:	38 21 00 10 	addi    r1,r1,16
    4c1c:	7c 08 03 a6 	mtlr    r0
    4c20:	4e 80 00 20 	blr

00004c24 <Zero_LogicalChannel_Bj_Reset>:
->Output: SV(LogicalChannel_Bj)lcbj0
->Special:
*******************************
*/
void Zero_LogicalChannel_Bj_Reset()
{
    4c24:	94 21 ff f0 	stwu    r1,-16(r1)
    4c28:	7c 08 02 a6 	mflr    r0
    4c2c:	90 01 00 14 	stw     r0,20(r1)
	LogicalChannelBj *temp;
	struct list_head *pos=NULL,*p=NULL;	

	FIN(Zero_LogicalChannel_Bj_Reset());
	SV_PTR_GET(mac_sv);
    4c30:	48 00 00 01 	bl      4c30 <Zero_LogicalChannel_Bj_Reset+0xc>
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Bj)->list)))//
    4c34:	81 03 01 44 	lwz     r8,324(r3)
    4c38:	7d 09 43 78 	mr      r9,r8
    4c3c:	85 49 00 05 	lwzu    r10,5(r9)
    4c40:	7f 8a 48 00 	cmpw    cr7,r10,r9
    4c44:	81 2a 00 00 	lwz     r9,0(r10)
    4c48:	41 9e 00 38 	beq-    cr7,4c80 <Zero_LogicalChannel_Bj_Reset+0x5c>
	{
		temp=list_entry(pos,LogicalChannelBj,list);
		if(temp->lcbj!=(MAX_BJ/8+1))//
			temp->lcbj=0;//BJ0			
    4c4c:	38 e0 00 00 	li      r7,0
	FIN(Zero_LogicalChannel_Bj_Reset());
	SV_PTR_GET(mac_sv);
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Bj)->list)))//
	{
		temp=list_entry(pos,LogicalChannelBj,list);
		if(temp->lcbj!=(MAX_BJ/8+1))//
    4c50:	80 0a ff fc 	lwz     r0,-4(r10)

	FIN(Zero_LogicalChannel_Bj_Reset());
	SV_PTR_GET(mac_sv);
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Bj)->list)))//
	{
		temp=list_entry(pos,LogicalChannelBj,list);
    4c54:	39 6a ff fb 	addi    r11,r10,-5
	LogicalChannelBj *temp;
	struct list_head *pos=NULL,*p=NULL;	

	FIN(Zero_LogicalChannel_Bj_Reset());
	SV_PTR_GET(mac_sv);
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Bj)->list)))//
    4c58:	7d 2a 4b 78 	mr      r10,r9
	{
		temp=list_entry(pos,LogicalChannelBj,list);
		if(temp->lcbj!=(MAX_BJ/8+1))//
    4c5c:	2f 80 7d 01 	cmpwi   cr7,r0,32001
    4c60:	41 9e 00 0c 	beq-    cr7,4c6c <Zero_LogicalChannel_Bj_Reset+0x48>
			temp->lcbj=0;//BJ0			
    4c64:	90 eb 00 01 	stw     r7,1(r11)
    4c68:	81 03 01 44 	lwz     r8,324(r3)
	LogicalChannelBj *temp;
	struct list_head *pos=NULL,*p=NULL;	

	FIN(Zero_LogicalChannel_Bj_Reset());
	SV_PTR_GET(mac_sv);
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Bj)->list)))//
    4c6c:	39 68 00 05 	addi    r11,r8,5
    4c70:	80 09 00 00 	lwz     r0,0(r9)
    4c74:	7f 89 58 00 	cmpw    cr7,r9,r11
    4c78:	7c 09 03 78 	mr      r9,r0
    4c7c:	40 9e ff d4 	bne+    cr7,4c50 <Zero_LogicalChannel_Bj_Reset+0x2c>
		temp=list_entry(pos,LogicalChannelBj,list);
		if(temp->lcbj!=(MAX_BJ/8+1))//
			temp->lcbj=0;//BJ0			
	}
	FOUT;
}
    4c80:	80 01 00 14 	lwz     r0,20(r1)
    4c84:	38 21 00 10 	addi    r1,r1,16
    4c88:	7c 08 03 a6 	mtlr    r0
    4c8c:	4e 80 00 20 	blr

00004c90 <Init_LogicalChannel_ConfigInfo>:
->Output: SV(LogicalChannel_Bj)
->Special:
*******************************
*/
void Init_LogicalChannel_ConfigInfo(MAC_LogicalChannelConfig_IoctrlMsg *lc_info)
{
    4c90:	94 21 ff e0 	stwu    r1,-32(r1)
    4c94:	7c 08 02 a6 	mflr    r0
    4c98:	bf a1 00 14 	stmw    r29,20(r1)
    4c9c:	7c 7f 1b 78 	mr      r31,r3
    4ca0:	90 01 00 24 	stw     r0,36(r1)
	u8 temp_lc_config_lcid;
	FIN(Init_LogicalChannel_ConfigInfo(MAC_LogicalChannelConfig_IoctrlMsg *lc_info));
	SV_PTR_GET(mac_sv);
    4ca4:	48 00 00 01 	bl      4ca4 <Init_LogicalChannel_ConfigInfo+0x14>
    4ca8:	7c 7d 1b 78 	mr      r29,r3
	LogicalChannelConfigInfo *temp_lc_config=NULL;
	LogicalChannelConfigInfo *temp_add=NULL;
	LogicalChannelBj *temp_bj=NULL;
	u8 temp_lcid=lc_info->logicalChannelIdentity;
	
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))//
    4cac:	81 43 01 40 	lwz     r10,320(r3)
	bool flag=false;
	struct list_head *pos=NULL,*p=NULL;
	LogicalChannelConfigInfo *temp_lc_config=NULL;
	LogicalChannelConfigInfo *temp_add=NULL;
	LogicalChannelBj *temp_bj=NULL;
	u8 temp_lcid=lc_info->logicalChannelIdentity;
    4cb0:	89 1f 00 03 	lbz     r8,3(r31)
	
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))//
    4cb4:	85 6a 00 11 	lwzu    r11,17(r10)
    4cb8:	7f 8b 50 00 	cmpw    cr7,r11,r10
    4cbc:	81 2b 00 00 	lwz     r9,0(r11)
    4cc0:	40 be 00 10 	bne+    cr7,4cd0 <Init_LogicalChannel_ConfigInfo+0x40>
    4cc4:	48 00 00 64 	b       4d28 <Init_LogicalChannel_ConfigInfo+0x98>
    4cc8:	81 29 00 00 	lwz     r9,0(r9)
    4ccc:	41 9a 00 5c 	beq-    cr6,4d28 <Init_LogicalChannel_ConfigInfo+0x98>
	{
		temp_lc_config=list_entry(pos,LogicalChannelConfigInfo,list);
		temp_lc_config_lcid=temp_lc_config->lcid;
		if(temp_lcid==temp_lc_config_lcid)
    4cd0:	88 0b ff ef 	lbz     r0,-17(r11)
	LogicalChannelBj *temp_bj=NULL;
	u8 temp_lcid=lc_info->logicalChannelIdentity;
	
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))//
	{
		temp_lc_config=list_entry(pos,LogicalChannelConfigInfo,list);
    4cd4:	38 eb ff ef 	addi    r7,r11,-17
	LogicalChannelConfigInfo *temp_lc_config=NULL;
	LogicalChannelConfigInfo *temp_add=NULL;
	LogicalChannelBj *temp_bj=NULL;
	u8 temp_lcid=lc_info->logicalChannelIdentity;
	
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))//
    4cd8:	7f 0a 48 00 	cmpw    cr6,r10,r9
	{
		temp_lc_config=list_entry(pos,LogicalChannelConfigInfo,list);
		temp_lc_config_lcid=temp_lc_config->lcid;
		if(temp_lcid==temp_lc_config_lcid)
    4cdc:	7f 80 40 00 	cmpw    cr7,r0,r8
	LogicalChannelConfigInfo *temp_lc_config=NULL;
	LogicalChannelConfigInfo *temp_add=NULL;
	LogicalChannelBj *temp_bj=NULL;
	u8 temp_lcid=lc_info->logicalChannelIdentity;
	
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))//
    4ce0:	7d 2b 4b 78 	mr      r11,r9
	{
		temp_lc_config=list_entry(pos,LogicalChannelConfigInfo,list);
		temp_lc_config_lcid=temp_lc_config->lcid;
		if(temp_lcid==temp_lc_config_lcid)
    4ce4:	40 9e ff e4 	bne+    cr7,4cc8 <Init_LogicalChannel_ConfigInfo+0x38>
		{
			if((lc_info->logicalChannelConfig).haveUl_SpecificParameters==true)
    4ce8:	88 1f 00 04 	lbz     r0,4(r31)
    4cec:	2f 80 00 00 	cmpwi   cr7,r0,0
    4cf0:	41 9e ff d8 	beq+    cr7,4cc8 <Init_LogicalChannel_ConfigInfo+0x38>
			{
				temp_lc_config->priority=(lc_info->logicalChannelConfig).ul_SpecificParameters.priority;
    4cf4:	80 1f 00 05 	lwz     r0,5(r31)
    4cf8:	90 07 00 01 	stw     r0,1(r7)
				temp_lc_config->prioritizedBitRateKbps=(lc_info->logicalChannelConfig).ul_SpecificParameters.prioritisedBitRate;
    4cfc:	80 1f 00 09 	lwz     r0,9(r31)
    4d00:	90 07 00 05 	stw     r0,5(r7)
				temp_lc_config->bucketSizeDurationMs=(lc_info->logicalChannelConfig).ul_SpecificParameters.bucketSizeDuration;
    4d04:	80 1f 00 0d 	lwz     r0,13(r31)
    4d08:	90 07 00 09 	stw     r0,9(r7)
				temp_lc_config->logicalChannelGroup=(lc_info->logicalChannelConfig).ul_SpecificParameters.logicalChannelGroup;
    4d0c:	80 1f 00 11 	lwz     r0,17(r31)
    4d10:	90 07 00 0d 	stw     r0,13(r7)
			temp_bj->lcbj=0;
		list_add_tail(&(temp_bj->list), (&(SV(LogicalChannel_Bj)->list)));
	}
	// fsm_mem_free(lc_info);//modified 20140526 ,IOCTL IOCTL
	FOUT;
}
    4d14:	80 01 00 24 	lwz     r0,36(r1)
    4d18:	bb a1 00 14 	lmw     r29,20(r1)
    4d1c:	38 21 00 20 	addi    r1,r1,32
    4d20:	7c 08 03 a6 	mtlr    r0
    4d24:	4e 80 00 20 	blr
			}
		}
	}
	if(flag==false)
	{
		temp_add=LogicalChannel_ConfigInfo_copy(lc_info);
    4d28:	7f e3 fb 78 	mr      r3,r31
    4d2c:	48 00 00 01 	bl      4d2c <Init_LogicalChannel_ConfigInfo+0x9c>
		list_add_tail(&(temp_add->list), (&(SV(LogicalChannel_Config)->list)));
    4d30:	81 5d 01 40 	lwz     r10,320(r29)
    4d34:	38 03 00 11 	addi    r0,r3,17
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    4d38:	81 2a 00 15 	lwz     r9,21(r10)
			}
		}
	}
	if(flag==false)
	{
		temp_add=LogicalChannel_ConfigInfo_copy(lc_info);
    4d3c:	7c 7e 1b 78 	mr      r30,r3
		list_add_tail(&(temp_add->list), (&(SV(LogicalChannel_Config)->list)));
    4d40:	39 6a 00 11 	addi    r11,r10,17
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    4d44:	90 0a 00 15 	stw     r0,21(r10)
		temp_bj=(LogicalChannelBj *)fsm_mem_alloc(sizeof(LogicalChannelBj));
    4d48:	38 60 00 0d 	li      r3,13
	new->next = next;
	new->prev = prev;
    4d4c:	91 3e 00 15 	stw     r9,21(r30)
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
	new->next = next;
    4d50:	91 7e 00 11 	stw     r11,17(r30)
	new->prev = prev;
	prev->next = new;
    4d54:	90 09 00 00 	stw     r0,0(r9)
    4d58:	48 00 00 01 	bl      4d58 <Init_LogicalChannel_ConfigInfo+0xc8>
		/*while(temp_bj==0)//
		{
			temp_bj=(LogicalChannelBj *)fsm_mem_alloc(sizeof(LogicalChannelBj));
		}*/
		//fsm_mem_set(temp_bj,0,sizeof(LogicalChannelBj));
		INIT_LIST_HEAD(&(temp_bj->list));
    4d5c:	38 03 00 05 	addi    r0,r3,5
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    4d60:	90 03 00 05 	stw     r0,5(r3)
	list->prev = list;
    4d64:	90 03 00 09 	stw     r0,9(r3)
		temp_bj->lcid=lc_info->logicalChannelIdentity;
    4d68:	81 3f 00 00 	lwz     r9,0(r31)
    4d6c:	99 23 00 00 	stb     r9,0(r3)
		if((temp_add->prioritizedBitRateKbps)==infinity)
    4d70:	81 3e 00 05 	lwz     r9,5(r30)
    4d74:	2f 89 ff ff 	cmpwi   cr7,r9,-1
    4d78:	41 9e 00 3c 	beq-    cr7,4db4 <Init_LogicalChannel_ConfigInfo+0x124>
			temp_bj->lcbj=MAX_BJ/8+1;
		else
			temp_bj->lcbj=0;
    4d7c:	39 20 00 00 	li      r9,0
    4d80:	91 23 00 01 	stw     r9,1(r3)
		list_add_tail(&(temp_bj->list), (&(SV(LogicalChannel_Bj)->list)));
    4d84:	81 3d 01 44 	lwz     r9,324(r29)
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    4d88:	81 69 00 09 	lwz     r11,9(r9)
    4d8c:	39 49 00 05 	addi    r10,r9,5
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    4d90:	90 09 00 09 	stw     r0,9(r9)
	new->next = next;
    4d94:	91 43 00 05 	stw     r10,5(r3)
	new->prev = prev;
    4d98:	91 63 00 09 	stw     r11,9(r3)
	prev->next = new;
    4d9c:	90 0b 00 00 	stw     r0,0(r11)
	}
	// fsm_mem_free(lc_info);//modified 20140526 ,IOCTL IOCTL
	FOUT;
}
    4da0:	80 01 00 24 	lwz     r0,36(r1)
    4da4:	bb a1 00 14 	lmw     r29,20(r1)
    4da8:	38 21 00 20 	addi    r1,r1,32
    4dac:	7c 08 03 a6 	mtlr    r0
    4db0:	4e 80 00 20 	blr
		}*/
		//fsm_mem_set(temp_bj,0,sizeof(LogicalChannelBj));
		INIT_LIST_HEAD(&(temp_bj->list));
		temp_bj->lcid=lc_info->logicalChannelIdentity;
		if((temp_add->prioritizedBitRateKbps)==infinity)
			temp_bj->lcbj=MAX_BJ/8+1;
    4db4:	39 20 7d 01 	li      r9,32001
    4db8:	91 23 00 01 	stw     r9,1(r3)
    4dbc:	4b ff ff c8 	b       4d84 <Init_LogicalChannel_ConfigInfo+0xf4>

00004dc0 <leftresource_morethan_retxbuffer_eachlogicalchannel>:
*******************************
*/
void leftresource_morethan_retxbuffer_eachlogicalchannel(RlcBufferRequest *mac_rlc_report,RlcBufferRequest *temp_rlc_report,MacBufferStatus *temp_mac_buffer, LogicalChannelBj *temp_logicalchannel_bj,u32 retxlength,u32 txlength,u32 *res_length)
{
	FIN(leftresource_morethan_retxbuffer_eachlogicalchannel());
	temp_rlc_report->retxQueueHeader=temp_mac_buffer->RlcRequestparams->retxQueueHeader;
    4dc0:	81 65 00 01 	lwz     r11,1(r5)
    4dc4:	a0 0b 00 0d 	lhz     r0,13(r11)
    4dc8:	b0 04 00 0d 	sth     r0,13(r4)
	temp_rlc_report->retxQueueSize=temp_mac_buffer->RlcRequestparams->retxQueueSize;
    4dcc:	81 65 00 01 	lwz     r11,1(r5)
    4dd0:	80 0b 00 09 	lwz     r0,9(r11)
    4dd4:	90 04 00 09 	stw     r0,9(r4)
	*res_length=*res_length-retxlength;
    4dd8:	80 09 00 00 	lwz     r0,0(r9)
    4ddc:	7c 07 00 50 	subf    r0,r7,r0
    4de0:	90 09 00 00 	stw     r0,0(r9)
	temp_logicalchannel_bj->lcbj-=retxlength;
    4de4:	80 06 00 01 	lwz     r0,1(r6)
    4de8:	7c e7 00 50 	subf    r7,r7,r0
    4dec:	90 e6 00 01 	stw     r7,1(r6)
	//temp_mac_buffer->RlcRequestparams->retxQueueHeader=0;
	// temp_mac_buffer->RlcRequestparams->retxQueueSize=0;
	if(*res_length>=txlength)
    4df0:	80 09 00 00 	lwz     r0,0(r9)
    4df4:	7f 80 40 40 	cmplw   cr7,r0,r8
    4df8:	40 9c 00 c0 	bge-    cr7,4eb8 <leftresource_morethan_retxbuffer_eachlogicalchannel+0xf8>
		*res_length-=txlength;
		//  break;
	}
	else
	{
		if(*res_length>=(temp_mac_buffer->RlcRequestparams->txQueueHeader))//
    4dfc:	81 45 00 01 	lwz     r10,1(r5)
    4e00:	a1 6a 00 07 	lhz     r11,7(r10)
    4e04:	7f 80 58 40 	cmplw   cr7,r0,r11
    4e08:	40 9c 00 54 	bge-    cr7,4e5c <leftresource_morethan_retxbuffer_eachlogicalchannel+0x9c>
			// break;
		}
		else if(*res_length < (temp_mac_buffer->RlcRequestparams->txQueueHeader))//
		{
			
			if(*res_length>= (temp_mac_buffer->RlcRequestparams->txQueueSize))//
    4e0c:	81 6a 00 03 	lwz     r11,3(r10)
    4e10:	7f 80 58 40 	cmplw   cr7,r0,r11
    4e14:	40 9c 00 f4 	bge-    cr7,4f08 <leftresource_morethan_retxbuffer_eachlogicalchannel+0x148>
				list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
				//  break;
			}
			else//
			{
				temp_rlc_report->txQueueSize=*res_length;
    4e18:	90 04 00 03 	stw     r0,3(r4)
				temp_rlc_report->txQueueHeader=0;
    4e1c:	38 00 00 00 	li      r0,0
				temp_logicalchannel_bj->lcbj-=*res_length;
				//temp_mac_buffer->RlcRequestparams->txQueueSize-=res_length;
				*res_length=0;
				list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    4e20:	39 63 00 13 	addi    r11,r3,19
				//  break;
			}
			else//
			{
				temp_rlc_report->txQueueSize=*res_length;
				temp_rlc_report->txQueueHeader=0;
    4e24:	b0 04 00 07 	sth     r0,7(r4)
				temp_logicalchannel_bj->lcbj-=*res_length;
				//temp_mac_buffer->RlcRequestparams->txQueueSize-=res_length;
				*res_length=0;
				list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    4e28:	38 04 00 13 	addi    r0,r4,19
			}
			else//
			{
				temp_rlc_report->txQueueSize=*res_length;
				temp_rlc_report->txQueueHeader=0;
				temp_logicalchannel_bj->lcbj-=*res_length;
    4e2c:	81 06 00 01 	lwz     r8,1(r6)
    4e30:	81 49 00 00 	lwz     r10,0(r9)
    4e34:	7d 4a 40 50 	subf    r10,r10,r8
    4e38:	91 46 00 01 	stw     r10,1(r6)
				//temp_mac_buffer->RlcRequestparams->txQueueSize-=res_length;
				*res_length=0;
    4e3c:	39 40 00 00 	li      r10,0
    4e40:	91 49 00 00 	stw     r10,0(r9)
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    4e44:	81 23 00 17 	lwz     r9,23(r3)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    4e48:	90 03 00 17 	stw     r0,23(r3)
	new->next = next;
    4e4c:	91 64 00 13 	stw     r11,19(r4)
	new->prev = prev;
    4e50:	91 24 00 17 	stw     r9,23(r4)
	prev->next = new;
    4e54:	90 09 00 00 	stw     r0,0(r9)
    4e58:	4e 80 00 20 	blr
	}
	else
	{
		if(*res_length>=(temp_mac_buffer->RlcRequestparams->txQueueHeader))//
		{
			temp_rlc_report->txQueueHeader=temp_mac_buffer->RlcRequestparams->txQueueHeader;
    4e5c:	b1 64 00 07 	sth     r11,7(r4)
			*res_length=*res_length-(temp_mac_buffer->RlcRequestparams->txQueueHeader);
			temp_rlc_report->txQueueSize=*res_length;
			temp_logicalchannel_bj->lcbj-=(temp_mac_buffer->RlcRequestparams->txQueueHeader+temp_rlc_report->txQueueSize);
			// temp_mac_buffer->RlcRequestparams->txQueueHeader=0;
			// temp_mac_buffer->RlcRequestparams->txQueueSize-=res_length;
			list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    4e60:	39 44 00 13 	addi    r10,r4,19
	else
	{
		if(*res_length>=(temp_mac_buffer->RlcRequestparams->txQueueHeader))//
		{
			temp_rlc_report->txQueueHeader=temp_mac_buffer->RlcRequestparams->txQueueHeader;
			*res_length=*res_length-(temp_mac_buffer->RlcRequestparams->txQueueHeader);
    4e64:	81 05 00 01 	lwz     r8,1(r5)
    4e68:	81 69 00 00 	lwz     r11,0(r9)
    4e6c:	a0 08 00 07 	lhz     r0,7(r8)
			temp_rlc_report->txQueueSize=*res_length;
			temp_logicalchannel_bj->lcbj-=(temp_mac_buffer->RlcRequestparams->txQueueHeader+temp_rlc_report->txQueueSize);
			// temp_mac_buffer->RlcRequestparams->txQueueHeader=0;
			// temp_mac_buffer->RlcRequestparams->txQueueSize-=res_length;
			list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    4e70:	39 03 00 13 	addi    r8,r3,19
	else
	{
		if(*res_length>=(temp_mac_buffer->RlcRequestparams->txQueueHeader))//
		{
			temp_rlc_report->txQueueHeader=temp_mac_buffer->RlcRequestparams->txQueueHeader;
			*res_length=*res_length-(temp_mac_buffer->RlcRequestparams->txQueueHeader);
    4e74:	7c 00 58 50 	subf    r0,r0,r11
    4e78:	90 09 00 00 	stw     r0,0(r9)
			temp_rlc_report->txQueueSize=*res_length;
    4e7c:	90 04 00 03 	stw     r0,3(r4)
			temp_logicalchannel_bj->lcbj-=(temp_mac_buffer->RlcRequestparams->txQueueHeader+temp_rlc_report->txQueueSize);
    4e80:	81 65 00 01 	lwz     r11,1(r5)
    4e84:	80 e6 00 01 	lwz     r7,1(r6)
    4e88:	a1 6b 00 07 	lhz     r11,7(r11)
    4e8c:	7d 6b 38 50 	subf    r11,r11,r7
    4e90:	7c 00 58 50 	subf    r0,r0,r11
    4e94:	90 06 00 01 	stw     r0,1(r6)
			// temp_mac_buffer->RlcRequestparams->txQueueHeader=0;
			// temp_mac_buffer->RlcRequestparams->txQueueSize-=res_length;
			list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
			*res_length=0;
    4e98:	38 00 00 00 	li      r0,0
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    4e9c:	81 63 00 17 	lwz     r11,23(r3)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    4ea0:	91 43 00 17 	stw     r10,23(r3)
	new->next = next;
    4ea4:	91 04 00 13 	stw     r8,19(r4)
	new->prev = prev;
    4ea8:	91 64 00 17 	stw     r11,23(r4)
	prev->next = new;
    4eac:	91 4b 00 00 	stw     r10,0(r11)
    4eb0:	90 09 00 00 	stw     r0,0(r9)
    4eb4:	4e 80 00 20 	blr
	temp_logicalchannel_bj->lcbj-=retxlength;
	//temp_mac_buffer->RlcRequestparams->retxQueueHeader=0;
	// temp_mac_buffer->RlcRequestparams->retxQueueSize=0;
	if(*res_length>=txlength)
	{
		temp_rlc_report->txQueueHeader=temp_mac_buffer->RlcRequestparams->txQueueHeader;
    4eb8:	81 65 00 01 	lwz     r11,1(r5)
		temp_rlc_report->txQueueSize=temp_mac_buffer->RlcRequestparams->txQueueSize;
		temp_logicalchannel_bj->lcbj-=txlength;
		// temp_mac_buffer->RlcRequestparams->txQueueHeader=0;
		// temp_mac_buffer->RlcRequestparams->txQueueSize=0;
		list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    4ebc:	38 04 00 13 	addi    r0,r4,19
    4ec0:	39 43 00 13 	addi    r10,r3,19
	temp_logicalchannel_bj->lcbj-=retxlength;
	//temp_mac_buffer->RlcRequestparams->retxQueueHeader=0;
	// temp_mac_buffer->RlcRequestparams->retxQueueSize=0;
	if(*res_length>=txlength)
	{
		temp_rlc_report->txQueueHeader=temp_mac_buffer->RlcRequestparams->txQueueHeader;
    4ec4:	a1 6b 00 07 	lhz     r11,7(r11)
    4ec8:	b1 64 00 07 	sth     r11,7(r4)
		temp_rlc_report->txQueueSize=temp_mac_buffer->RlcRequestparams->txQueueSize;
    4ecc:	81 65 00 01 	lwz     r11,1(r5)
    4ed0:	81 6b 00 03 	lwz     r11,3(r11)
    4ed4:	91 64 00 03 	stw     r11,3(r4)
		temp_logicalchannel_bj->lcbj-=txlength;
    4ed8:	81 66 00 01 	lwz     r11,1(r6)
    4edc:	7d 68 58 50 	subf    r11,r8,r11
    4ee0:	91 66 00 01 	stw     r11,1(r6)
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    4ee4:	81 63 00 17 	lwz     r11,23(r3)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    4ee8:	90 03 00 17 	stw     r0,23(r3)
	new->next = next;
    4eec:	91 44 00 13 	stw     r10,19(r4)
	new->prev = prev;
    4ef0:	91 64 00 17 	stw     r11,23(r4)
	prev->next = new;
    4ef4:	90 0b 00 00 	stw     r0,0(r11)
		// temp_mac_buffer->RlcRequestparams->txQueueHeader=0;
		// temp_mac_buffer->RlcRequestparams->txQueueSize=0;
		list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
		*res_length-=txlength;
    4ef8:	80 09 00 00 	lwz     r0,0(r9)
    4efc:	7d 08 00 50 	subf    r8,r8,r0
    4f00:	91 09 00 00 	stw     r8,0(r9)
    4f04:	4e 80 00 20 	blr
		else if(*res_length < (temp_mac_buffer->RlcRequestparams->txQueueHeader))//
		{
			
			if(*res_length>= (temp_mac_buffer->RlcRequestparams->txQueueSize))//
			{
				temp_rlc_report->txQueueSize=temp_mac_buffer->RlcRequestparams->txQueueSize;
    4f08:	91 64 00 03 	stw     r11,3(r4)

				temp_logicalchannel_bj->lcbj-=*res_length;
				//  temp_mac_buffer->RlcRequestparams->txQueueHeader-=temp_rlc_report->txQueueHeader;
				// temp_mac_buffer->RlcRequestparams->txQueueSize=0;
				*res_length=0;
				list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    4f0c:	38 04 00 13 	addi    r0,r4,19
		{
			
			if(*res_length>= (temp_mac_buffer->RlcRequestparams->txQueueSize))//
			{
				temp_rlc_report->txQueueSize=temp_mac_buffer->RlcRequestparams->txQueueSize;
				temp_rlc_report->txQueueHeader=*res_length-(temp_mac_buffer->RlcRequestparams->txQueueSize);
    4f10:	81 65 00 01 	lwz     r11,1(r5)
    4f14:	81 49 00 00 	lwz     r10,0(r9)
    4f18:	81 6b 00 03 	lwz     r11,3(r11)
    4f1c:	7d 6b 50 50 	subf    r11,r11,r10
    4f20:	b1 64 00 07 	sth     r11,7(r4)

				temp_logicalchannel_bj->lcbj-=*res_length;
				//  temp_mac_buffer->RlcRequestparams->txQueueHeader-=temp_rlc_report->txQueueHeader;
				// temp_mac_buffer->RlcRequestparams->txQueueSize=0;
				*res_length=0;
				list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    4f24:	39 63 00 13 	addi    r11,r3,19
			if(*res_length>= (temp_mac_buffer->RlcRequestparams->txQueueSize))//
			{
				temp_rlc_report->txQueueSize=temp_mac_buffer->RlcRequestparams->txQueueSize;
				temp_rlc_report->txQueueHeader=*res_length-(temp_mac_buffer->RlcRequestparams->txQueueSize);

				temp_logicalchannel_bj->lcbj-=*res_length;
    4f28:	81 06 00 01 	lwz     r8,1(r6)
    4f2c:	81 49 00 00 	lwz     r10,0(r9)
    4f30:	4b ff ff 04 	b       4e34 <leftresource_morethan_retxbuffer_eachlogicalchannel+0x74>

00004f34 <leftresource_lessthan_retxbuffer_eachlogicalchannel>:
*******************************
*/
void leftresource_lessthan_retxbuffer_eachlogicalchannel(RlcBufferRequest *mac_rlc_report,RlcBufferRequest *temp_rlc_report,MacBufferStatus *temp_mac_buffer, LogicalChannelBj *temp_logicalchannel_bj,u32 retxlength,u32 txlength,u32 *res_length)
{
	FIN(leftresource_lessthan_retxbuffer_eachlogicalchannel());
	if(*res_length>=(temp_mac_buffer->RlcRequestparams->retxQueueHeader))//
    4f34:	81 65 00 01 	lwz     r11,1(r5)
    4f38:	80 09 00 00 	lwz     r0,0(r9)
    4f3c:	a1 4b 00 0d 	lhz     r10,13(r11)
    4f40:	7f 80 50 40 	cmplw   cr7,r0,r10
    4f44:	40 9c 00 5c 	bge-    cr7,4fa0 <leftresource_lessthan_retxbuffer_eachlogicalchannel+0x6c>
		*res_length=0;
		// break;
	}
	else if(*res_length < (temp_mac_buffer->RlcRequestparams-> retxQueueHeader))//
	{
		if(*res_length>= (temp_mac_buffer->RlcRequestparams->retxQueueSize))//
    4f48:	81 6b 00 09 	lwz     r11,9(r11)
    4f4c:	7f 80 58 40 	cmplw   cr7,r0,r11
    4f50:	40 9c 00 b4 	bge-    cr7,5004 <leftresource_lessthan_retxbuffer_eachlogicalchannel+0xd0>
			// break;
		}
		else//
		{
			temp_rlc_report->retxQueueSize=*res_length;
			temp_rlc_report->retxQueueHeader=0;
    4f54:	39 40 00 00 	li      r10,0
			list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
			// break;
		}
		else//
		{
			temp_rlc_report->retxQueueSize=*res_length;
    4f58:	90 04 00 09 	stw     r0,9(r4)
			temp_rlc_report->retxQueueHeader=0;
			temp_rlc_report->txQueueHeader=0;
			temp_rlc_report->txQueueSize=0;
    4f5c:	39 60 00 00 	li      r11,0
			// break;
		}
		else//
		{
			temp_rlc_report->retxQueueSize=*res_length;
			temp_rlc_report->retxQueueHeader=0;
    4f60:	b1 44 00 0d 	sth     r10,13(r4)
			temp_rlc_report->txQueueHeader=0;
			temp_rlc_report->txQueueSize=0;
			temp_logicalchannel_bj->lcbj-=*res_length;
			// temp_mac_buffer->RlcRequestparams->retxQueueSize-=res_length;
			*res_length=0;
			list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    4f64:	38 04 00 13 	addi    r0,r4,19
    4f68:	39 03 00 13 	addi    r8,r3,19
		}
		else//
		{
			temp_rlc_report->retxQueueSize=*res_length;
			temp_rlc_report->retxQueueHeader=0;
			temp_rlc_report->txQueueHeader=0;
    4f6c:	b1 44 00 07 	sth     r10,7(r4)
			temp_rlc_report->txQueueSize=0;
    4f70:	91 64 00 03 	stw     r11,3(r4)
			temp_logicalchannel_bj->lcbj-=*res_length;
    4f74:	81 49 00 00 	lwz     r10,0(r9)
    4f78:	80 e6 00 01 	lwz     r7,1(r6)
    4f7c:	7d 4a 38 50 	subf    r10,r10,r7
    4f80:	91 46 00 01 	stw     r10,1(r6)
			// temp_mac_buffer->RlcRequestparams->retxQueueSize-=res_length;
			*res_length=0;
    4f84:	91 69 00 00 	stw     r11,0(r9)
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    4f88:	81 23 00 17 	lwz     r9,23(r3)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    4f8c:	90 03 00 17 	stw     r0,23(r3)
	new->next = next;
    4f90:	91 04 00 13 	stw     r8,19(r4)
	new->prev = prev;
    4f94:	91 24 00 17 	stw     r9,23(r4)
	prev->next = new;
    4f98:	90 09 00 00 	stw     r0,0(r9)
    4f9c:	4e 80 00 20 	blr
void leftresource_lessthan_retxbuffer_eachlogicalchannel(RlcBufferRequest *mac_rlc_report,RlcBufferRequest *temp_rlc_report,MacBufferStatus *temp_mac_buffer, LogicalChannelBj *temp_logicalchannel_bj,u32 retxlength,u32 txlength,u32 *res_length)
{
	FIN(leftresource_lessthan_retxbuffer_eachlogicalchannel());
	if(*res_length>=(temp_mac_buffer->RlcRequestparams->retxQueueHeader))//
	{
		temp_logicalchannel_bj->lcbj-=*res_length;
    4fa0:	81 46 00 01 	lwz     r10,1(r6)
		temp_rlc_report->retxQueueHeader=temp_mac_buffer->RlcRequestparams->retxQueueHeader;
		*res_length=res_length-(temp_mac_buffer->RlcRequestparams->retxQueueHeader);
		temp_rlc_report->retxQueueSize=*res_length;
		temp_rlc_report->txQueueHeader=0;
		temp_rlc_report->txQueueSize=0;
    4fa4:	39 60 00 00 	li      r11,0
		// temp_mac_buffer->RlcRequestparams->retxQueueHeader=0;
		// temp_mac_buffer->RlcRequestparams->retxQueueSize-=res_length;
		list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    4fa8:	39 03 00 13 	addi    r8,r3,19
void leftresource_lessthan_retxbuffer_eachlogicalchannel(RlcBufferRequest *mac_rlc_report,RlcBufferRequest *temp_rlc_report,MacBufferStatus *temp_mac_buffer, LogicalChannelBj *temp_logicalchannel_bj,u32 retxlength,u32 txlength,u32 *res_length)
{
	FIN(leftresource_lessthan_retxbuffer_eachlogicalchannel());
	if(*res_length>=(temp_mac_buffer->RlcRequestparams->retxQueueHeader))//
	{
		temp_logicalchannel_bj->lcbj-=*res_length;
    4fac:	7c 00 50 50 	subf    r0,r0,r10
    4fb0:	90 06 00 01 	stw     r0,1(r6)
		temp_rlc_report->retxQueueSize=*res_length;
		temp_rlc_report->txQueueHeader=0;
		temp_rlc_report->txQueueSize=0;
		// temp_mac_buffer->RlcRequestparams->retxQueueHeader=0;
		// temp_mac_buffer->RlcRequestparams->retxQueueSize-=res_length;
		list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    4fb4:	38 04 00 13 	addi    r0,r4,19
{
	FIN(leftresource_lessthan_retxbuffer_eachlogicalchannel());
	if(*res_length>=(temp_mac_buffer->RlcRequestparams->retxQueueHeader))//
	{
		temp_logicalchannel_bj->lcbj-=*res_length;
		temp_rlc_report->retxQueueHeader=temp_mac_buffer->RlcRequestparams->retxQueueHeader;
    4fb8:	81 45 00 01 	lwz     r10,1(r5)
    4fbc:	a1 4a 00 0d 	lhz     r10,13(r10)
    4fc0:	b1 44 00 0d 	sth     r10,13(r4)
		*res_length=res_length-(temp_mac_buffer->RlcRequestparams->retxQueueHeader);
    4fc4:	81 45 00 01 	lwz     r10,1(r5)
    4fc8:	a1 4a 00 0d 	lhz     r10,13(r10)
    4fcc:	55 4a 10 3a 	rlwinm  r10,r10,2,0,29
    4fd0:	7d 4a 48 50 	subf    r10,r10,r9
    4fd4:	91 49 00 00 	stw     r10,0(r9)
		temp_rlc_report->retxQueueSize=*res_length;
    4fd8:	91 44 00 09 	stw     r10,9(r4)
		temp_rlc_report->txQueueHeader=0;
    4fdc:	39 40 00 00 	li      r10,0
    4fe0:	b1 44 00 07 	sth     r10,7(r4)
		temp_rlc_report->txQueueSize=0;
    4fe4:	91 64 00 03 	stw     r11,3(r4)
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    4fe8:	81 43 00 17 	lwz     r10,23(r3)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    4fec:	90 03 00 17 	stw     r0,23(r3)
	new->next = next;
    4ff0:	91 04 00 13 	stw     r8,19(r4)
	new->prev = prev;
    4ff4:	91 44 00 17 	stw     r10,23(r4)
	prev->next = new;
    4ff8:	90 0a 00 00 	stw     r0,0(r10)
		// temp_mac_buffer->RlcRequestparams->retxQueueHeader=0;
		// temp_mac_buffer->RlcRequestparams->retxQueueSize-=res_length;
		list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
		*res_length=0;
    4ffc:	91 69 00 00 	stw     r11,0(r9)
    5000:	4e 80 00 20 	blr
	}
	else if(*res_length < (temp_mac_buffer->RlcRequestparams-> retxQueueHeader))//
	{
		if(*res_length>= (temp_mac_buffer->RlcRequestparams->retxQueueSize))//
		{
			temp_rlc_report->retxQueueSize=temp_mac_buffer->RlcRequestparams->retxQueueSize;
    5004:	91 64 00 09 	stw     r11,9(r4)

			temp_logicalchannel_bj->lcbj-=*res_length;
			// temp_mac_buffer->RlcRequestparams->retxQueueHeader-=temp_rlc_report->retxQueueHeader;
			//temp_mac_buffer->RlcRequestparams->retxQueueSize=0;
			temp_rlc_report->txQueueHeader=0;
			temp_rlc_report->txQueueSize=0;
    5008:	39 60 00 00 	li      r11,0
	else if(*res_length < (temp_mac_buffer->RlcRequestparams-> retxQueueHeader))//
	{
		if(*res_length>= (temp_mac_buffer->RlcRequestparams->retxQueueSize))//
		{
			temp_rlc_report->retxQueueSize=temp_mac_buffer->RlcRequestparams->retxQueueSize;
			temp_rlc_report->retxQueueHeader=*res_length-(temp_mac_buffer->RlcRequestparams->retxQueueSize);
    500c:	81 05 00 01 	lwz     r8,1(r5)
    5010:	81 49 00 00 	lwz     r10,0(r9)
    5014:	80 08 00 09 	lwz     r0,9(r8)
    5018:	7c 00 50 50 	subf    r0,r0,r10
    501c:	b0 04 00 0d 	sth     r0,13(r4)
			// temp_mac_buffer->RlcRequestparams->retxQueueHeader-=temp_rlc_report->retxQueueHeader;
			//temp_mac_buffer->RlcRequestparams->retxQueueSize=0;
			temp_rlc_report->txQueueHeader=0;
			temp_rlc_report->txQueueSize=0;
			*res_length=0;
			list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    5020:	39 43 00 13 	addi    r10,r3,19
    5024:	38 04 00 13 	addi    r0,r4,19
		if(*res_length>= (temp_mac_buffer->RlcRequestparams->retxQueueSize))//
		{
			temp_rlc_report->retxQueueSize=temp_mac_buffer->RlcRequestparams->retxQueueSize;
			temp_rlc_report->retxQueueHeader=*res_length-(temp_mac_buffer->RlcRequestparams->retxQueueSize);

			temp_logicalchannel_bj->lcbj-=*res_length;
    5028:	81 09 00 00 	lwz     r8,0(r9)
    502c:	80 e6 00 01 	lwz     r7,1(r6)
    5030:	7d 08 38 50 	subf    r8,r8,r7
    5034:	91 06 00 01 	stw     r8,1(r6)
			// temp_mac_buffer->RlcRequestparams->retxQueueHeader-=temp_rlc_report->retxQueueHeader;
			//temp_mac_buffer->RlcRequestparams->retxQueueSize=0;
			temp_rlc_report->txQueueHeader=0;
    5038:	39 00 00 00 	li      r8,0
    503c:	b1 04 00 07 	sth     r8,7(r4)
			temp_rlc_report->txQueueSize=0;
    5040:	91 64 00 03 	stw     r11,3(r4)
			*res_length=0;
    5044:	91 69 00 00 	stw     r11,0(r9)
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    5048:	81 23 00 17 	lwz     r9,23(r3)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    504c:	90 03 00 17 	stw     r0,23(r3)
	new->next = next;
    5050:	91 44 00 13 	stw     r10,19(r4)
	new->prev = prev;
    5054:	91 24 00 17 	stw     r9,23(r4)
	prev->next = new;
    5058:	90 09 00 00 	stw     r0,0(r9)
    505c:	4e 80 00 20 	blr

00005060 <ResourceAllocation_logicalchannel_firstretxbuffer>:
->Output:*res_length
->Special:
*******************************
*/
void ResourceAllocation_logicalchannel_firstretxbuffer(RlcBufferRequest *mac_rlc_report,MacBufferStatus *temp_mac_buffer, LogicalChannelBj *temp_logicalchannel_bj,u32 retxlength,u32 txlength,u32 *res_length)
{
    5060:	94 21 ff d0 	stwu    r1,-48(r1)
    5064:	7c 08 02 a6 	mflr    r0
    5068:	bf 21 00 14 	stmw    r25,20(r1)
    506c:	7c 7b 1b 78 	mr      r27,r3
	FIN(ResourceAllocation_logicalchannel_firstretxbuffer);
	RlcBufferRequest *temp_rlc_report;
	
	temp_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    5070:	38 60 00 1b 	li      r3,27
->Output:*res_length
->Special:
*******************************
*/
void ResourceAllocation_logicalchannel_firstretxbuffer(RlcBufferRequest *mac_rlc_report,MacBufferStatus *temp_mac_buffer, LogicalChannelBj *temp_logicalchannel_bj,u32 retxlength,u32 txlength,u32 *res_length)
{
    5074:	7c 9f 23 78 	mr      r31,r4
    5078:	90 01 00 34 	stw     r0,52(r1)
    507c:	7c dd 33 78 	mr      r29,r6
    5080:	7d 1e 43 78 	mr      r30,r8
    5084:	7c bc 2b 78 	mr      r28,r5
    5088:	7c fa 3b 78 	mr      r26,r7
	FIN(ResourceAllocation_logicalchannel_firstretxbuffer);
	RlcBufferRequest *temp_rlc_report;
	
	temp_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    508c:	48 00 00 01 	bl      508c <ResourceAllocation_logicalchannel_firstretxbuffer+0x2c>
    5090:	7c 79 1b 78 	mr      r25,r3
	fsm_mem_set(temp_rlc_report,0,sizeof(RlcBufferRequest));
    5094:	38 80 00 00 	li      r4,0
    5098:	38 a0 00 1b 	li      r5,27
    509c:	48 00 00 01 	bl      509c <ResourceAllocation_logicalchannel_firstretxbuffer+0x3c>
	INIT_LIST_HEAD(&(temp_rlc_report->list));        
    50a0:	39 39 00 13 	addi    r9,r25,19
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    50a4:	91 39 00 13 	stw     r9,19(r25)
	temp_rlc_report->lcid=temp_mac_buffer->RlcRequestparams->lcid;
	temp_rlc_report->rnti=temp_mac_buffer->RlcRequestparams->rnti;
	temp_rlc_report->statusPduHeader=0;
    50a8:	38 00 00 00 	li      r0,0
	list->prev = list;
    50ac:	91 39 00 17 	stw     r9,23(r25)
	RlcBufferRequest *temp_rlc_report;
	
	temp_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	fsm_mem_set(temp_rlc_report,0,sizeof(RlcBufferRequest));
	INIT_LIST_HEAD(&(temp_rlc_report->list));        
	temp_rlc_report->lcid=temp_mac_buffer->RlcRequestparams->lcid;
    50b0:	81 3f 00 01 	lwz     r9,1(r31)
    50b4:	89 29 00 02 	lbz     r9,2(r9)
    50b8:	99 39 00 02 	stb     r9,2(r25)
	temp_rlc_report->rnti=temp_mac_buffer->RlcRequestparams->rnti;
    50bc:	81 3f 00 01 	lwz     r9,1(r31)
    50c0:	a1 29 00 00 	lhz     r9,0(r9)
	temp_rlc_report->statusPduHeader=0;
    50c4:	b0 19 00 11 	sth     r0,17(r25)
	
	temp_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	fsm_mem_set(temp_rlc_report,0,sizeof(RlcBufferRequest));
	INIT_LIST_HEAD(&(temp_rlc_report->list));        
	temp_rlc_report->lcid=temp_mac_buffer->RlcRequestparams->lcid;
	temp_rlc_report->rnti=temp_mac_buffer->RlcRequestparams->rnti;
    50c8:	b1 39 00 00 	sth     r9,0(r25)
	temp_rlc_report->statusPduHeader=0;
	temp_rlc_report->statusPduSize=0;//PDU
    50cc:	b0 19 00 0f 	sth     r0,15(r25)
	if(*res_length >= retxlength)
    50d0:	80 1e 00 00 	lwz     r0,0(r30)
    50d4:	7f 80 e8 40 	cmplw   cr7,r0,r29
    50d8:	40 9c 00 34 	bge-    cr7,510c <ResourceAllocation_logicalchannel_firstretxbuffer+0xac>
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
	}
	FOUT;
}
    50dc:	80 01 00 34 	lwz     r0,52(r1)
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
	}
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
    50e0:	7f 63 db 78 	mr      r3,r27
    50e4:	7f 24 cb 78 	mr      r4,r25
	}
	FOUT;
}
    50e8:	7c 08 03 a6 	mtlr    r0
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
	}
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
    50ec:	7f e5 fb 78 	mr      r5,r31
    50f0:	7f 86 e3 78 	mr      r6,r28
    50f4:	7f a7 eb 78 	mr      r7,r29
    50f8:	7f 48 d3 78 	mr      r8,r26
    50fc:	7f c9 f3 78 	mr      r9,r30
	}
	FOUT;
}
    5100:	bb 21 00 14 	lmw     r25,20(r1)
    5104:	38 21 00 30 	addi    r1,r1,48
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
	}
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
    5108:	48 00 00 00 	b       5108 <ResourceAllocation_logicalchannel_firstretxbuffer+0xa8>
	}
	FOUT;
}
    510c:	80 01 00 34 	lwz     r0,52(r1)
	temp_rlc_report->rnti=temp_mac_buffer->RlcRequestparams->rnti;
	temp_rlc_report->statusPduHeader=0;
	temp_rlc_report->statusPduSize=0;//PDU
	if(*res_length >= retxlength)
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
    5110:	7f 63 db 78 	mr      r3,r27
    5114:	7f 24 cb 78 	mr      r4,r25
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
	}
	FOUT;
}
    5118:	7c 08 03 a6 	mtlr    r0
	temp_rlc_report->rnti=temp_mac_buffer->RlcRequestparams->rnti;
	temp_rlc_report->statusPduHeader=0;
	temp_rlc_report->statusPduSize=0;//PDU
	if(*res_length >= retxlength)
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
    511c:	7f e5 fb 78 	mr      r5,r31
    5120:	7f 86 e3 78 	mr      r6,r28
    5124:	7f a7 eb 78 	mr      r7,r29
    5128:	7f 48 d3 78 	mr      r8,r26
    512c:	7f c9 f3 78 	mr      r9,r30
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
	}
	FOUT;
}
    5130:	bb 21 00 14 	lmw     r25,20(r1)
    5134:	38 21 00 30 	addi    r1,r1,48
	temp_rlc_report->rnti=temp_mac_buffer->RlcRequestparams->rnti;
	temp_rlc_report->statusPduHeader=0;
	temp_rlc_report->statusPduSize=0;//PDU
	if(*res_length >= retxlength)
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
    5138:	48 00 00 00 	b       5138 <ResourceAllocation_logicalchannel_firstretxbuffer+0xd8>

0000513c <ResourceAllocation_logicalchannel_firststatusbuffer>:
->Output:*res_length
->Special:
*******************************
*/
void ResourceAllocation_logicalchannel_firststatusbuffer(RlcBufferRequest *mac_rlc_report,MacBufferStatus *temp_mac_buffer, LogicalChannelBj *temp_logicalchannel_bj,u32 statuslength,u32 retxlength,u32 txlength,u32 *res_length)
{
    513c:	94 21 ff d0 	stwu    r1,-48(r1)
    5140:	7c 08 02 a6 	mflr    r0
    5144:	bf 01 00 10 	stmw    r24,16(r1)
    5148:	7c 7e 1b 78 	mr      r30,r3
	FIN(ResourceAllocation_logicalchannel_firststatusbuffer());
	RlcBufferRequest *temp_rlc_report;
	
	temp_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    514c:	38 60 00 1b 	li      r3,27
->Output:*res_length
->Special:
*******************************
*/
void ResourceAllocation_logicalchannel_firststatusbuffer(RlcBufferRequest *mac_rlc_report,MacBufferStatus *temp_mac_buffer, LogicalChannelBj *temp_logicalchannel_bj,u32 statuslength,u32 retxlength,u32 txlength,u32 *res_length)
{
    5150:	7c 9f 23 78 	mr      r31,r4
    5154:	90 01 00 34 	stw     r0,52(r1)
    5158:	7d 3d 4b 78 	mr      r29,r9
    515c:	7c da 33 78 	mr      r26,r6
    5160:	7c fb 3b 78 	mr      r27,r7
    5164:	7c bc 2b 78 	mr      r28,r5
    5168:	7d 19 43 78 	mr      r25,r8
	FIN(ResourceAllocation_logicalchannel_firststatusbuffer());
	RlcBufferRequest *temp_rlc_report;
	
	temp_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    516c:	48 00 00 01 	bl      516c <ResourceAllocation_logicalchannel_firststatusbuffer+0x30>
    5170:	7c 78 1b 78 	mr      r24,r3
	fsm_mem_set(temp_rlc_report,0,sizeof(RlcBufferRequest));
    5174:	38 80 00 00 	li      r4,0
    5178:	38 a0 00 1b 	li      r5,27
    517c:	48 00 00 01 	bl      517c <ResourceAllocation_logicalchannel_firststatusbuffer+0x40>
	INIT_LIST_HEAD(&(temp_rlc_report->list));
    5180:	38 18 00 13 	addi    r0,r24,19
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    5184:	90 18 00 13 	stw     r0,19(r24)
	list->prev = list;
    5188:	90 18 00 17 	stw     r0,23(r24)
	temp_rlc_report->lcid=temp_mac_buffer->RlcRequestparams->lcid;
    518c:	81 3f 00 01 	lwz     r9,1(r31)
    5190:	88 09 00 02 	lbz     r0,2(r9)
    5194:	98 18 00 02 	stb     r0,2(r24)
	temp_rlc_report->rnti=temp_mac_buffer->RlcRequestparams->rnti;
    5198:	81 3f 00 01 	lwz     r9,1(r31)
    519c:	a0 09 00 00 	lhz     r0,0(r9)
    51a0:	b0 18 00 00 	sth     r0,0(r24)
	temp_rlc_report->statusPduHeader=temp_mac_buffer->RlcRequestparams->statusPduHeader;
    51a4:	81 3f 00 01 	lwz     r9,1(r31)
    51a8:	a0 09 00 11 	lhz     r0,17(r9)
    51ac:	b0 18 00 11 	sth     r0,17(r24)
	temp_rlc_report->statusPduSize=temp_mac_buffer->RlcRequestparams->statusPduSize;
    51b0:	81 3f 00 01 	lwz     r9,1(r31)
    51b4:	a0 09 00 0f 	lhz     r0,15(r9)
    51b8:	b0 18 00 0f 	sth     r0,15(r24)
	*res_length=*res_length-statuslength;        
    51bc:	80 1d 00 00 	lwz     r0,0(r29)
    51c0:	7f 5a 00 50 	subf    r26,r26,r0
	if(*res_length >= retxlength)
    51c4:	7f 9a d8 40 	cmplw   cr7,r26,r27
	INIT_LIST_HEAD(&(temp_rlc_report->list));
	temp_rlc_report->lcid=temp_mac_buffer->RlcRequestparams->lcid;
	temp_rlc_report->rnti=temp_mac_buffer->RlcRequestparams->rnti;
	temp_rlc_report->statusPduHeader=temp_mac_buffer->RlcRequestparams->statusPduHeader;
	temp_rlc_report->statusPduSize=temp_mac_buffer->RlcRequestparams->statusPduSize;
	*res_length=*res_length-statuslength;        
    51c8:	93 5d 00 00 	stw     r26,0(r29)
	if(*res_length >= retxlength)
    51cc:	40 9c 00 34 	bge-    cr7,5200 <ResourceAllocation_logicalchannel_firststatusbuffer+0xc4>
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
	}
	FOUT;
}
    51d0:	80 01 00 34 	lwz     r0,52(r1)
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
	}
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
    51d4:	7f c3 f3 78 	mr      r3,r30
    51d8:	7f 04 c3 78 	mr      r4,r24
	}
	FOUT;
}
    51dc:	7c 08 03 a6 	mtlr    r0
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
	}
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
    51e0:	7f e5 fb 78 	mr      r5,r31
    51e4:	7f 86 e3 78 	mr      r6,r28
    51e8:	7f 67 db 78 	mr      r7,r27
    51ec:	7f 28 cb 78 	mr      r8,r25
    51f0:	7f a9 eb 78 	mr      r9,r29
	}
	FOUT;
}
    51f4:	bb 01 00 10 	lmw     r24,16(r1)
    51f8:	38 21 00 30 	addi    r1,r1,48
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
	}
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
    51fc:	48 00 00 00 	b       51fc <ResourceAllocation_logicalchannel_firststatusbuffer+0xc0>
	}
	FOUT;
}
    5200:	80 01 00 34 	lwz     r0,52(r1)
	temp_rlc_report->statusPduHeader=temp_mac_buffer->RlcRequestparams->statusPduHeader;
	temp_rlc_report->statusPduSize=temp_mac_buffer->RlcRequestparams->statusPduSize;
	*res_length=*res_length-statuslength;        
	if(*res_length >= retxlength)
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
    5204:	7f c3 f3 78 	mr      r3,r30
    5208:	7f 04 c3 78 	mr      r4,r24
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
	}
	FOUT;
}
    520c:	7c 08 03 a6 	mtlr    r0
	temp_rlc_report->statusPduHeader=temp_mac_buffer->RlcRequestparams->statusPduHeader;
	temp_rlc_report->statusPduSize=temp_mac_buffer->RlcRequestparams->statusPduSize;
	*res_length=*res_length-statuslength;        
	if(*res_length >= retxlength)
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
    5210:	7f e5 fb 78 	mr      r5,r31
    5214:	7f 86 e3 78 	mr      r6,r28
    5218:	7f 67 db 78 	mr      r7,r27
    521c:	7f 28 cb 78 	mr      r8,r25
    5220:	7f a9 eb 78 	mr      r9,r29
	else if(*res_length < retxlength)
	{
		leftresource_lessthan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength, txlength,res_length);
	}
	FOUT;
}
    5224:	bb 01 00 10 	lmw     r24,16(r1)
    5228:	38 21 00 30 	addi    r1,r1,48
	temp_rlc_report->statusPduHeader=temp_mac_buffer->RlcRequestparams->statusPduHeader;
	temp_rlc_report->statusPduSize=temp_mac_buffer->RlcRequestparams->statusPduSize;
	*res_length=*res_length-statuslength;        
	if(*res_length >= retxlength)
	{
		leftresource_morethan_retxbuffer_eachlogicalchannel(mac_rlc_report,temp_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,retxlength,txlength, res_length);
    522c:	48 00 00 00 	b       522c <ResourceAllocation_logicalchannel_firststatusbuffer+0xf0>

00005230 <ResourceAllocation_foreach_logicalchannel>:
->Output:mac_rlc_report:RLCreport
->Special:
*******************************
*/
void ResourceAllocation_foreach_logicalchannel(RlcBufferRequest *mac_rlc_report,MacBufferStatus *temp_mac_buffer, LogicalChannelBj *temp_logicalchannel_bj,u32 statuslength,u32 retxlength,u32 txlength,u32 *res_length)
{
    5230:	94 21 ff d0 	stwu    r1,-48(r1)
    5234:	7c 08 02 a6 	mflr    r0
    5238:	bf 01 00 10 	stmw    r24,16(r1)
    523c:	7c df 33 78 	mr      r31,r6
    5240:	7c fd 3b 78 	mr      r29,r7
    5244:	7d 3e 4b 78 	mr      r30,r9
    5248:	90 01 00 34 	stw     r0,52(r1)
    524c:	7d 1c 43 78 	mr      r28,r8
    5250:	7c 7b 1b 78 	mr      r27,r3
    5254:	7c 99 23 78 	mr      r25,r4
    5258:	7c ba 2b 78 	mr      r26,r5
	FIN(ResourceAllocation_foreach_logicalchannel());
	RlcBufferRequest *temp_rlc_report=NULL;
	
	SV_PTR_GET(mac_sv);	
    525c:	48 00 00 01 	bl      525c <ResourceAllocation_foreach_logicalchannel+0x2c>
	if(*res_length>=(statuslength+retxlength+txlength))//TBSize
    5260:	7f 1d fa 14 	add     r24,r29,r31
    5264:	80 1e 00 00 	lwz     r0,0(r30)
    5268:	7f 18 e2 14 	add     r24,r24,r28
    526c:	7f 80 c0 40 	cmplw   cr7,r0,r24
    5270:	40 9c 00 38 	bge-    cr7,52a8 <ResourceAllocation_foreach_logicalchannel+0x78>
		list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
		*res_length=*res_length-(statuslength+retxlength+txlength);
		temp_logicalchannel_bj->lcbj-=(statuslength+retxlength+txlength);	
		// break;
	}
	else if(*res_length>=statuslength)//PDU TBSizePDU
    5274:	7f 80 f8 40 	cmplw   cr7,r0,r31
    5278:	40 9c 00 80 	bge-    cr7,52f8 <ResourceAllocation_foreach_logicalchannel+0xc8>
	else if(*res_length <statuslength)//PDU TBSizePDU
	{
		ResourceAllocation_logicalchannel_firstretxbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,retxlength,txlength,res_length);
	}
	FOUT;
}
    527c:	80 01 00 34 	lwz     r0,52(r1)
	{
		ResourceAllocation_logicalchannel_firststatusbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,statuslength,retxlength,txlength,res_length);
	}
	else if(*res_length <statuslength)//PDU TBSizePDU
	{
		ResourceAllocation_logicalchannel_firstretxbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,retxlength,txlength,res_length);
    5280:	7f 63 db 78 	mr      r3,r27
    5284:	7f 24 cb 78 	mr      r4,r25
	}
	FOUT;
}
    5288:	7c 08 03 a6 	mtlr    r0
	{
		ResourceAllocation_logicalchannel_firststatusbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,statuslength,retxlength,txlength,res_length);
	}
	else if(*res_length <statuslength)//PDU TBSizePDU
	{
		ResourceAllocation_logicalchannel_firstretxbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,retxlength,txlength,res_length);
    528c:	7f 45 d3 78 	mr      r5,r26
    5290:	7f a6 eb 78 	mr      r6,r29
    5294:	7f 87 e3 78 	mr      r7,r28
    5298:	7f c8 f3 78 	mr      r8,r30
	}
	FOUT;
}
    529c:	bb 01 00 10 	lmw     r24,16(r1)
    52a0:	38 21 00 30 	addi    r1,r1,48
	{
		ResourceAllocation_logicalchannel_firststatusbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,statuslength,retxlength,txlength,res_length);
	}
	else if(*res_length <statuslength)//PDU TBSizePDU
	{
		ResourceAllocation_logicalchannel_firstretxbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,retxlength,txlength,res_length);
    52a4:	48 00 00 00 	b       52a4 <ResourceAllocation_foreach_logicalchannel+0x74>
	RlcBufferRequest *temp_rlc_report=NULL;
	
	SV_PTR_GET(mac_sv);	
	if(*res_length>=(statuslength+retxlength+txlength))//TBSize
	{
		temp_rlc_report=Mac_RlcRequest_copy(temp_mac_buffer->RlcRequestparams);
    52a8:	80 79 00 01 	lwz     r3,1(r25)
    52ac:	48 00 00 01 	bl      52ac <ResourceAllocation_foreach_logicalchannel+0x7c>
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    52b0:	81 3b 00 17 	lwz     r9,23(r27)
		list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    52b4:	38 03 00 13 	addi    r0,r3,19
    52b8:	39 7b 00 13 	addi    r11,r27,19
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    52bc:	90 1b 00 17 	stw     r0,23(r27)
	new->next = next;
    52c0:	91 63 00 13 	stw     r11,19(r3)
	new->prev = prev;
    52c4:	91 23 00 17 	stw     r9,23(r3)
	prev->next = new;
    52c8:	90 09 00 00 	stw     r0,0(r9)
		*res_length=*res_length-(statuslength+retxlength+txlength);
    52cc:	80 1e 00 00 	lwz     r0,0(r30)
    52d0:	7c 18 00 50 	subf    r0,r24,r0
    52d4:	90 1e 00 00 	stw     r0,0(r30)
		temp_logicalchannel_bj->lcbj-=(statuslength+retxlength+txlength);	
    52d8:	80 1a 00 01 	lwz     r0,1(r26)
    52dc:	7f 18 00 50 	subf    r24,r24,r0
    52e0:	93 1a 00 01 	stw     r24,1(r26)
	else if(*res_length <statuslength)//PDU TBSizePDU
	{
		ResourceAllocation_logicalchannel_firstretxbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,retxlength,txlength,res_length);
	}
	FOUT;
}
    52e4:	80 01 00 34 	lwz     r0,52(r1)
    52e8:	bb 01 00 10 	lmw     r24,16(r1)
    52ec:	38 21 00 30 	addi    r1,r1,48
    52f0:	7c 08 03 a6 	mtlr    r0
    52f4:	4e 80 00 20 	blr
    52f8:	80 01 00 34 	lwz     r0,52(r1)
		temp_logicalchannel_bj->lcbj-=(statuslength+retxlength+txlength);	
		// break;
	}
	else if(*res_length>=statuslength)//PDU TBSizePDU
	{
		ResourceAllocation_logicalchannel_firststatusbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,statuslength,retxlength,txlength,res_length);
    52fc:	7f 63 db 78 	mr      r3,r27
    5300:	7f 24 cb 78 	mr      r4,r25
	else if(*res_length <statuslength)//PDU TBSizePDU
	{
		ResourceAllocation_logicalchannel_firstretxbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,retxlength,txlength,res_length);
	}
	FOUT;
}
    5304:	7c 08 03 a6 	mtlr    r0
		temp_logicalchannel_bj->lcbj-=(statuslength+retxlength+txlength);	
		// break;
	}
	else if(*res_length>=statuslength)//PDU TBSizePDU
	{
		ResourceAllocation_logicalchannel_firststatusbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,statuslength,retxlength,txlength,res_length);
    5308:	7f 45 d3 78 	mr      r5,r26
    530c:	7f e6 fb 78 	mr      r6,r31
    5310:	7f a7 eb 78 	mr      r7,r29
    5314:	7f 88 e3 78 	mr      r8,r28
    5318:	7f c9 f3 78 	mr      r9,r30
	else if(*res_length <statuslength)//PDU TBSizePDU
	{
		ResourceAllocation_logicalchannel_firstretxbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,retxlength,txlength,res_length);
	}
	FOUT;
}
    531c:	bb 01 00 10 	lmw     r24,16(r1)
    5320:	38 21 00 30 	addi    r1,r1,48
		temp_logicalchannel_bj->lcbj-=(statuslength+retxlength+txlength);	
		// break;
	}
	else if(*res_length>=statuslength)//PDU TBSizePDU
	{
		ResourceAllocation_logicalchannel_firststatusbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,statuslength,retxlength,txlength,res_length);
    5324:	48 00 00 00 	b       5324 <ResourceAllocation_foreach_logicalchannel+0xf4>

00005328 <Delete_LogicalChannel_ConfigInfo>:
->Output:int *num:reportvoid *:RLC report
->Special:
*******************************
*/
void Delete_LogicalChannel_ConfigInfo(u16 lcid_delete)
{
    5328:	94 21 ff e0 	stwu    r1,-32(r1)
    532c:	7c 08 02 a6 	mflr    r0
    5330:	bf a1 00 14 	stmw    r29,20(r1)
    5334:	7c 7e 1b 78 	mr      r30,r3
    5338:	90 01 00 24 	stw     r0,36(r1)
	FIN(Delete_LogicalChannel_ConfigInfo(u16 lcid_delete));
	SV_PTR_GET(mac_sv);
    533c:	48 00 00 01 	bl      533c <Delete_LogicalChannel_ConfigInfo+0x14>
    5340:	7c 7d 1b 78 	mr      r29,r3
	LogicalChannelConfigInfo *temp_free=NULL;
	LogicalChannelBj *temp=NULL;
	struct list_head *pos=NULL,*p=NULL;

	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))
    5344:	81 43 01 40 	lwz     r10,320(r3)
    5348:	7d 4b 53 78 	mr      r11,r10
    534c:	85 2b 00 11 	lwzu    r9,17(r11)
    5350:	7f 89 58 00 	cmpw    cr7,r9,r11
    5354:	83 e9 00 00 	lwz     r31,0(r9)
    5358:	40 be 00 20 	bne+    cr7,5378 <Delete_LogicalChannel_ConfigInfo+0x50>
    535c:	48 00 00 68 	b       53c4 <Delete_LogicalChannel_ConfigInfo+0x9c>
    5360:	39 2a 00 11 	addi    r9,r10,17
    5364:	80 1f 00 00 	lwz     r0,0(r31)
    5368:	7f 9f 48 00 	cmpw    cr7,r31,r9
    536c:	7f e9 fb 78 	mr      r9,r31
    5370:	7c 1f 03 78 	mr      r31,r0
    5374:	41 9e 00 50 	beq-    cr7,53c4 <Delete_LogicalChannel_ConfigInfo+0x9c>
	{
		temp_free=list_entry(pos,LogicalChannelConfigInfo,list);
		if(temp_free->lcid==lcid_delete)
    5378:	88 09 ff ef 	lbz     r0,-17(r9)
	LogicalChannelBj *temp=NULL;
	struct list_head *pos=NULL,*p=NULL;

	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))
	{
		temp_free=list_entry(pos,LogicalChannelConfigInfo,list);
    537c:	39 69 ff ef 	addi    r11,r9,-17
		if(temp_free->lcid==lcid_delete)
    5380:	7f 80 f0 00 	cmpw    cr7,r0,r30
    5384:	40 9e ff dc 	bne+    cr7,5360 <Delete_LogicalChannel_ConfigInfo+0x38>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    5388:	81 49 00 04 	lwz     r10,4(r9)
		{
			list_del_init(&(temp_free->list));//delete a node of LogicalChannel_Config
			fsm_mem_free(temp_free);
    538c:	7d 63 5b 78 	mr      r3,r11
    5390:	81 09 00 00 	lwz     r8,0(r9)
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    5394:	91 48 00 04 	stw     r10,4(r8)
	prev->next = next;
    5398:	91 0a 00 00 	stw     r8,0(r10)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    539c:	91 29 00 00 	stw     r9,0(r9)
	list->prev = list;
    53a0:	91 29 00 04 	stw     r9,4(r9)
    53a4:	48 00 00 01 	bl      53a4 <Delete_LogicalChannel_ConfigInfo+0x7c>
    53a8:	81 5d 01 40 	lwz     r10,320(r29)
	SV_PTR_GET(mac_sv);
	LogicalChannelConfigInfo *temp_free=NULL;
	LogicalChannelBj *temp=NULL;
	struct list_head *pos=NULL,*p=NULL;

	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))
    53ac:	80 1f 00 00 	lwz     r0,0(r31)
    53b0:	39 2a 00 11 	addi    r9,r10,17
    53b4:	7f 9f 48 00 	cmpw    cr7,r31,r9
    53b8:	7f e9 fb 78 	mr      r9,r31
    53bc:	7c 1f 03 78 	mr      r31,r0
    53c0:	40 9e ff b8 	bne+    cr7,5378 <Delete_LogicalChannel_ConfigInfo+0x50>
			list_del_init(&(temp_free->list));//delete a node of LogicalChannel_Config
			fsm_mem_free(temp_free);
		}
	}
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Bj)->list)))
    53c4:	81 5d 01 44 	lwz     r10,324(r29)
    53c8:	7d 4b 53 78 	mr      r11,r10
    53cc:	85 2b 00 05 	lwzu    r9,5(r11)
    53d0:	7f 89 58 00 	cmpw    cr7,r9,r11
    53d4:	83 e9 00 00 	lwz     r31,0(r9)
    53d8:	40 be 00 20 	bne+    cr7,53f8 <Delete_LogicalChannel_ConfigInfo+0xd0>
    53dc:	48 00 00 68 	b       5444 <Delete_LogicalChannel_ConfigInfo+0x11c>
    53e0:	39 2a 00 05 	addi    r9,r10,5
    53e4:	80 1f 00 00 	lwz     r0,0(r31)
    53e8:	7f 9f 48 00 	cmpw    cr7,r31,r9
    53ec:	7f e9 fb 78 	mr      r9,r31
    53f0:	7c 1f 03 78 	mr      r31,r0
    53f4:	41 9e 00 50 	beq-    cr7,5444 <Delete_LogicalChannel_ConfigInfo+0x11c>
	{
		temp=list_entry(pos,LogicalChannelBj,list);
		if(temp->lcid==lcid_delete)
    53f8:	88 09 ff fb 	lbz     r0,-5(r9)
		}
	}
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Bj)->list)))
	{
		temp=list_entry(pos,LogicalChannelBj,list);
    53fc:	39 69 ff fb 	addi    r11,r9,-5
		if(temp->lcid==lcid_delete)
    5400:	7f 80 f0 00 	cmpw    cr7,r0,r30
    5404:	40 9e ff dc 	bne+    cr7,53e0 <Delete_LogicalChannel_ConfigInfo+0xb8>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    5408:	81 49 00 04 	lwz     r10,4(r9)
		{
			list_del_init(&(temp->list));//delete a node of LogicalChannel_Bj
			fsm_mem_free(temp);
    540c:	7d 63 5b 78 	mr      r3,r11
    5410:	81 09 00 00 	lwz     r8,0(r9)
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    5414:	91 48 00 04 	stw     r10,4(r8)
	prev->next = next;
    5418:	91 0a 00 00 	stw     r8,0(r10)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    541c:	91 29 00 00 	stw     r9,0(r9)
	list->prev = list;
    5420:	91 29 00 04 	stw     r9,4(r9)
    5424:	48 00 00 01 	bl      5424 <Delete_LogicalChannel_ConfigInfo+0xfc>
    5428:	81 5d 01 44 	lwz     r10,324(r29)
			list_del_init(&(temp_free->list));//delete a node of LogicalChannel_Config
			fsm_mem_free(temp_free);
		}
	}
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Bj)->list)))
    542c:	80 1f 00 00 	lwz     r0,0(r31)
    5430:	39 2a 00 05 	addi    r9,r10,5
    5434:	7f 9f 48 00 	cmpw    cr7,r31,r9
    5438:	7f e9 fb 78 	mr      r9,r31
    543c:	7c 1f 03 78 	mr      r31,r0
    5440:	40 9e ff b8 	bne+    cr7,53f8 <Delete_LogicalChannel_ConfigInfo+0xd0>
			list_del_init(&(temp->list));//delete a node of LogicalChannel_Bj
			fsm_mem_free(temp);
		}
	}
	FOUT;
}
    5444:	80 01 00 24 	lwz     r0,36(r1)
    5448:	bb a1 00 14 	lmw     r29,20(r1)
    544c:	38 21 00 20 	addi    r1,r1,32
    5450:	7c 08 03 a6 	mtlr    r0
    5454:	4e 80 00 20 	blr

00005458 <Empty_MACBuffer_Rlc>:
->Output:
->Special:
*******************************
*/
void Empty_MACBuffer_Rlc(void)
{
    5458:	94 21 ff e0 	stwu    r1,-32(r1)
    545c:	7c 08 02 a6 	mflr    r0
    5460:	bf 81 00 10 	stmw    r28,16(r1)
    5464:	90 01 00 24 	stw     r0,36(r1)
	FIN(Empty_MACBuffer_Rlc(void));
	SV_PTR_GET(mac_sv);
    5468:	48 00 00 01 	bl      5468 <Empty_MACBuffer_Rlc+0x10>
    546c:	7c 7c 1b 78 	mr      r28,r3
	struct list_head *pos=NULL,*p=NULL;
	MacBufferStatus *temp_free=NULL;

	list_for_each_safe(pos,p,(&(SV(MacBuffer_RLC)->list)))//
    5470:	81 23 01 48 	lwz     r9,328(r3)
    5474:	87 c9 00 05 	lwzu    r30,5(r9)
    5478:	7f 9e 48 00 	cmpw    cr7,r30,r9
    547c:	83 be 00 00 	lwz     r29,0(r30)
    5480:	41 9e 00 4c 	beq-    cr7,54cc <Empty_MACBuffer_Rlc+0x74>
	{
		temp_free=list_entry(pos,MacBufferStatus,list);
		fsm_mem_free(temp_free->RlcRequestparams);
    5484:	80 7e ff fc 	lwz     r3,-4(r30)
	struct list_head *pos=NULL,*p=NULL;
	MacBufferStatus *temp_free=NULL;

	list_for_each_safe(pos,p,(&(SV(MacBuffer_RLC)->list)))//
	{
		temp_free=list_entry(pos,MacBufferStatus,list);
    5488:	3b fe ff fb 	addi    r31,r30,-5
		fsm_mem_free(temp_free->RlcRequestparams);
    548c:	48 00 00 01 	bl      548c <Empty_MACBuffer_Rlc+0x34>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    5490:	81 3e 00 04 	lwz     r9,4(r30)
    5494:	81 7e 00 00 	lwz     r11,0(r30)
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
    5498:	7f e3 fb 78 	mr      r3,r31
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    549c:	91 2b 00 04 	stw     r9,4(r11)
	prev->next = next;
    54a0:	91 69 00 00 	stw     r11,0(r9)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    54a4:	93 de 00 00 	stw     r30,0(r30)
	list->prev = list;
    54a8:	93 de 00 04 	stw     r30,4(r30)
	FIN(Empty_MACBuffer_Rlc(void));
	SV_PTR_GET(mac_sv);
	struct list_head *pos=NULL,*p=NULL;
	MacBufferStatus *temp_free=NULL;

	list_for_each_safe(pos,p,(&(SV(MacBuffer_RLC)->list)))//
    54ac:	7f be eb 78 	mr      r30,r29
	{
		temp_free=list_entry(pos,MacBufferStatus,list);
		fsm_mem_free(temp_free->RlcRequestparams);
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
    54b0:	48 00 00 01 	bl      54b0 <Empty_MACBuffer_Rlc+0x58>
	FIN(Empty_MACBuffer_Rlc(void));
	SV_PTR_GET(mac_sv);
	struct list_head *pos=NULL,*p=NULL;
	MacBufferStatus *temp_free=NULL;

	list_for_each_safe(pos,p,(&(SV(MacBuffer_RLC)->list)))//
    54b4:	81 3c 01 48 	lwz     r9,328(r28)
    54b8:	80 1d 00 00 	lwz     r0,0(r29)
    54bc:	39 29 00 05 	addi    r9,r9,5
    54c0:	7f 9d 48 00 	cmpw    cr7,r29,r9
    54c4:	7c 1d 03 78 	mr      r29,r0
    54c8:	40 9e ff bc 	bne+    cr7,5484 <Empty_MACBuffer_Rlc+0x2c>
		fsm_mem_free(temp_free->RlcRequestparams);
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
	}	
	FOUT;
}
    54cc:	80 01 00 24 	lwz     r0,36(r1)
    54d0:	bb 81 00 10 	lmw     r28,16(r1)
    54d4:	38 21 00 20 	addi    r1,r1,32
    54d8:	7c 08 03 a6 	mtlr    r0
    54dc:	4e 80 00 20 	blr

000054e0 <ResourceAllocation_Algorithm>:
->Special:
*******************************
*/

void * ResourceAllocation_Algorithm(u32 resource_len,u32 *num)//numreport
{
    54e0:	94 21 ff b0 	stwu    r1,-80(r1)
    54e4:	7d 80 00 26 	mfcr    r12
    54e8:	7c 08 02 a6 	mflr    r0
    54ec:	be 41 00 18 	stmw    r18,24(r1)
    54f0:	7c 93 23 78 	mr      r19,r4
	temp_logicalchannel_bj=NULL;
	res_length=&resource_len;
	statuslength=0,retxlength=0,txlength=0;
	pos=NULL,p=NULL;
	priority_mac_buffer=PrioritySort();
	list_for_each_entry(temp_mac_buffer, &(priority_mac_buffer->list),list)//
    54f4:	7c 35 0b 78 	mr      r21,r1
->Special:
*******************************
*/

void * ResourceAllocation_Algorithm(u32 resource_len,u32 *num)//numreport
{
    54f8:	90 01 00 54 	stw     r0,84(r1)
		mac_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(mac_rlc_report->list));
	temp_logicalchannel_bj=NULL;
	res_length=&resource_len;
	statuslength=0,retxlength=0,txlength=0;
    54fc:	3b a0 00 00 	li      r29,0
    5500:	2e 1d 00 00 	cmpwi   cr4,r29,0
->Special:
*******************************
*/

void * ResourceAllocation_Algorithm(u32 resource_len,u32 *num)//numreport
{
    5504:	91 81 00 14 	stw     r12,20(r1)
		mac_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(mac_rlc_report->list));
	temp_logicalchannel_bj=NULL;
	res_length=&resource_len;
	statuslength=0,retxlength=0,txlength=0;
    5508:	3b 60 00 00 	li      r27,0
    550c:	3b 80 00 00 	li      r28,0
->Special:
*******************************
*/

void * ResourceAllocation_Algorithm(u32 resource_len,u32 *num)//numreport
{
    5510:	90 61 00 08 	stw     r3,8(r1)
	u32 *res_length;
	u32 statuslength,retxlength,txlength;
	struct list_head *pos,*p;

	FIN(ResourceAllocation_Algorithm(int resource_len));
	SV_PTR_GET(mac_sv);
    5514:	48 00 00 01 	bl      5514 <ResourceAllocation_Algorithm+0x34>
    5518:	7c 77 1b 78 	mr      r23,r3
	priority_mac_buffer=NULL;
	temp_mac_buffer=NULL;
	temp_free=NULL;
	temp_rlc_report=NULL;

	mac_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    551c:	38 60 00 1b 	li      r3,27
    5520:	48 00 00 01 	bl      5520 <ResourceAllocation_Algorithm+0x40>
	/*while(mac_rlc_report==0)//
	{
		mac_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(mac_rlc_report->list));
	temp_logicalchannel_bj=NULL;
    5524:	3b e0 00 00 	li      r31,0
	priority_mac_buffer=NULL;
	temp_mac_buffer=NULL;
	temp_free=NULL;
	temp_rlc_report=NULL;

	mac_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
    5528:	7c 76 1b 78 	mr      r22,r3
	lcbj_lessthan_zero =(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
    552c:	38 60 00 0d 	li      r3,13
    5530:	48 00 00 01 	bl      5530 <ResourceAllocation_Algorithm+0x50>
	INIT_LIST_HEAD(&(lcbj_lessthan_zero->list));
	/*while(mac_rlc_report==0)//
	{
		mac_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	}*/
	INIT_LIST_HEAD(&(mac_rlc_report->list));
    5534:	3a 96 00 13 	addi    r20,r22,19
	temp_free=NULL;
	temp_rlc_report=NULL;

	mac_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	lcbj_lessthan_zero =(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
	INIT_LIST_HEAD(&(lcbj_lessthan_zero->list));
    5538:	3b 23 00 05 	addi    r25,r3,5
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    553c:	93 23 00 05 	stw     r25,5(r3)
	temp_mac_buffer=NULL;
	temp_free=NULL;
	temp_rlc_report=NULL;

	mac_rlc_report=(RlcBufferRequest *)fsm_mem_alloc(sizeof(RlcBufferRequest));
	lcbj_lessthan_zero =(MacBufferStatus *)fsm_mem_alloc(sizeof(MacBufferStatus));
    5540:	7c 78 1b 78 	mr      r24,r3
					if(*res_length>=(statuslength+retxlength+txlength))//TBSize
					{
						temp_rlc_report=Mac_RlcRequest_copy(temp_mac_buffer->RlcRequestparams);
						temp_rlc_report->statusPduSize=temp_rlc_report->statusPduSize+*res_length-(statuslength+retxlength+txlength);//statusPduSize
						list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
						*res_length=0;//0
    5544:	3a 40 00 00 	li      r18,0
	list->prev = list;
    5548:	93 23 00 09 	stw     r25,9(r3)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    554c:	92 96 00 13 	stw     r20,19(r22)
	list->prev = list;
    5550:	92 96 00 17 	stw     r20,23(r22)
	INIT_LIST_HEAD(&(mac_rlc_report->list));
	temp_logicalchannel_bj=NULL;
	res_length=&resource_len;
	statuslength=0,retxlength=0,txlength=0;
	pos=NULL,p=NULL;
	priority_mac_buffer=PrioritySort();
    5554:	48 00 00 01 	bl      5554 <ResourceAllocation_Algorithm+0x74>
	list_for_each_entry(temp_mac_buffer, &(priority_mac_buffer->list),list)//
    5558:	84 f5 00 08 	lwzu    r7,8(r21)
    555c:	83 c3 00 05 	lwz     r30,5(r3)
	INIT_LIST_HEAD(&(mac_rlc_report->list));
	temp_logicalchannel_bj=NULL;
	res_length=&resource_len;
	statuslength=0,retxlength=0,txlength=0;
	pos=NULL,p=NULL;
	priority_mac_buffer=PrioritySort();
    5560:	7c 7a 1b 78 	mr      r26,r3
    5564:	2f 07 00 00 	cmpwi   cr6,r7,0
	list_for_each_entry(temp_mac_buffer, &(priority_mac_buffer->list),list)//
    5568:	3b de ff fb 	addi    r30,r30,-5
    556c:	81 1e 00 05 	lwz     r8,5(r30)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    5570:	2f 88 00 00 	cmpwi   cr7,r8,0
    5574:	41 9e 00 08 	beq-    cr7,557c <ResourceAllocation_Algorithm+0x9c>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    5578:	7c 00 42 2c 	dcbt    r0,r8
    557c:	7f 9e d0 00 	cmpw    cr7,r30,r26
    5580:	41 9e 01 f0 	beq-    cr7,5770 <ResourceAllocation_Algorithm+0x290>
	{
		temp_buffer_lcid=temp_mac_buffer->lcid;
    5584:	89 5e 00 00 	lbz     r10,0(r30)
		if(*res_length<=0)//
    5588:	41 9a 01 00 	beq-    cr6,5688 <ResourceAllocation_Algorithm+0x1a8>
			break;
		temp_logicalchannel_bj=NULL;
		list_for_each_entry(temp_logicalchannel_bj, (&(SV(LogicalChannel_Bj)->list)),list)//
    558c:	81 77 01 44 	lwz     r11,324(r23)
    5590:	83 eb 00 05 	lwz     r31,5(r11)
    5594:	3b ff ff fb 	addi    r31,r31,-5
    5598:	48 00 00 14 	b       55ac <ResourceAllocation_Algorithm+0xcc>
		{
			if(temp_buffer_lcid==(temp_logicalchannel_bj->lcid))
    559c:	88 1f 00 00 	lbz     r0,0(r31)
    55a0:	7f 80 50 00 	cmpw    cr7,r0,r10
    55a4:	41 9e 00 28 	beq-    cr7,55cc <ResourceAllocation_Algorithm+0xec>
	{
		temp_buffer_lcid=temp_mac_buffer->lcid;
		if(*res_length<=0)//
			break;
		temp_logicalchannel_bj=NULL;
		list_for_each_entry(temp_logicalchannel_bj, (&(SV(LogicalChannel_Bj)->list)),list)//
    55a8:	3b e9 ff fb 	addi    r31,r9,-5
    55ac:	81 3f 00 05 	lwz     r9,5(r31)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    55b0:	2f 89 00 00 	cmpwi   cr7,r9,0
    55b4:	41 9e 00 08 	beq-    cr7,55bc <ResourceAllocation_Algorithm+0xdc>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    55b8:	7c 00 4a 2c 	dcbt    r0,r9
    55bc:	7f 9f 58 00 	cmpw    cr7,r31,r11
    55c0:	40 9e ff dc 	bne+    cr7,559c <ResourceAllocation_Algorithm+0xbc>
	temp_logicalchannel_bj=NULL;
	res_length=&resource_len;
	statuslength=0,retxlength=0,txlength=0;
	pos=NULL,p=NULL;
	priority_mac_buffer=PrioritySort();
	list_for_each_entry(temp_mac_buffer, &(priority_mac_buffer->list),list)//
    55c4:	3b c8 ff fb 	addi    r30,r8,-5
    55c8:	4b ff ff a4 	b       556c <ResourceAllocation_Algorithm+0x8c>
			{
				// printk(KERN_INFO"lcid:%d  lcbj:%d\n",temp_buffer_lcid,temp_logicalchannel_bj->lcbj);
				statuslength=(temp_mac_buffer->RlcRequestparams->statusPduSize)+(temp_mac_buffer->RlcRequestparams->statusPduHeader);
				retxlength=(temp_mac_buffer->RlcRequestparams->retxQueueSize)+(temp_mac_buffer->RlcRequestparams->retxQueueHeader);
				txlength=(temp_mac_buffer->RlcRequestparams->txQueueSize)+(temp_mac_buffer->RlcRequestparams->txQueueHeader);
				if((temp_logicalchannel_bj->lcbj)==(MAX_BJ/8+1) &&(statuslength>0 || retxlength>0 ||txlength>0))//
    55cc:	80 1f 00 01 	lwz     r0,1(r31)
		list_for_each_entry(temp_logicalchannel_bj, (&(SV(LogicalChannel_Bj)->list)),list)//
		{
			if(temp_buffer_lcid==(temp_logicalchannel_bj->lcid))
			{
				// printk(KERN_INFO"lcid:%d  lcbj:%d\n",temp_buffer_lcid,temp_logicalchannel_bj->lcbj);
				statuslength=(temp_mac_buffer->RlcRequestparams->statusPduSize)+(temp_mac_buffer->RlcRequestparams->statusPduHeader);
    55d0:	80 7e 00 01 	lwz     r3,1(r30)
				retxlength=(temp_mac_buffer->RlcRequestparams->retxQueueSize)+(temp_mac_buffer->RlcRequestparams->retxQueueHeader);
				txlength=(temp_mac_buffer->RlcRequestparams->txQueueSize)+(temp_mac_buffer->RlcRequestparams->txQueueHeader);
				if((temp_logicalchannel_bj->lcbj)==(MAX_BJ/8+1) &&(statuslength>0 || retxlength>0 ||txlength>0))//
    55d4:	2f 80 7d 01 	cmpwi   cr7,r0,32001
		list_for_each_entry(temp_logicalchannel_bj, (&(SV(LogicalChannel_Bj)->list)),list)//
		{
			if(temp_buffer_lcid==(temp_logicalchannel_bj->lcid))
			{
				// printk(KERN_INFO"lcid:%d  lcbj:%d\n",temp_buffer_lcid,temp_logicalchannel_bj->lcbj);
				statuslength=(temp_mac_buffer->RlcRequestparams->statusPduSize)+(temp_mac_buffer->RlcRequestparams->statusPduHeader);
    55d8:	a3 83 00 11 	lhz     r28,17(r3)
    55dc:	a1 63 00 0f 	lhz     r11,15(r3)
				retxlength=(temp_mac_buffer->RlcRequestparams->retxQueueSize)+(temp_mac_buffer->RlcRequestparams->retxQueueHeader);
    55e0:	a3 63 00 0d 	lhz     r27,13(r3)
    55e4:	81 23 00 09 	lwz     r9,9(r3)
		list_for_each_entry(temp_logicalchannel_bj, (&(SV(LogicalChannel_Bj)->list)),list)//
		{
			if(temp_buffer_lcid==(temp_logicalchannel_bj->lcid))
			{
				// printk(KERN_INFO"lcid:%d  lcbj:%d\n",temp_buffer_lcid,temp_logicalchannel_bj->lcbj);
				statuslength=(temp_mac_buffer->RlcRequestparams->statusPduSize)+(temp_mac_buffer->RlcRequestparams->statusPduHeader);
    55e8:	7f 9c 5a 14 	add     r28,r28,r11
				retxlength=(temp_mac_buffer->RlcRequestparams->retxQueueSize)+(temp_mac_buffer->RlcRequestparams->retxQueueHeader);
				txlength=(temp_mac_buffer->RlcRequestparams->txQueueSize)+(temp_mac_buffer->RlcRequestparams->txQueueHeader);
    55ec:	a3 a3 00 07 	lhz     r29,7(r3)
    55f0:	80 03 00 03 	lwz     r0,3(r3)
		{
			if(temp_buffer_lcid==(temp_logicalchannel_bj->lcid))
			{
				// printk(KERN_INFO"lcid:%d  lcbj:%d\n",temp_buffer_lcid,temp_logicalchannel_bj->lcbj);
				statuslength=(temp_mac_buffer->RlcRequestparams->statusPduSize)+(temp_mac_buffer->RlcRequestparams->statusPduHeader);
				retxlength=(temp_mac_buffer->RlcRequestparams->retxQueueSize)+(temp_mac_buffer->RlcRequestparams->retxQueueHeader);
    55f4:	7f 7b 4a 14 	add     r27,r27,r9
				txlength=(temp_mac_buffer->RlcRequestparams->txQueueSize)+(temp_mac_buffer->RlcRequestparams->txQueueHeader);
    55f8:	7f bd 02 14 	add     r29,r29,r0
				if((temp_logicalchannel_bj->lcbj)==(MAX_BJ/8+1) &&(statuslength>0 || retxlength>0 ||txlength>0))//
    55fc:	40 9e 00 58 	bne-    cr7,5654 <ResourceAllocation_Algorithm+0x174>
    5600:	7f a0 db 78 	or      r0,r29,r27
    5604:	7c 09 e3 79 	or.     r9,r0,r28
    5608:	41 82 00 4c 	beq-    5654 <ResourceAllocation_Algorithm+0x174>
				{
					if(*res_length>=(statuslength+retxlength+txlength))//TBSize
    560c:	7c 1d da 14 	add     r0,r29,r27
    5610:	7c 00 e2 14 	add     r0,r0,r28
    5614:	7f 80 38 40 	cmplw   cr7,r0,r7
    5618:	40 9d 01 c0 	ble-    cr7,57d8 <ResourceAllocation_Algorithm+0x2f8>
						list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
						*res_length=0;//0
						//temp_logicalchannel_bj->lcbj-=(statuslength+retxlength+txlength);
						break;
					}
					else if(*res_length>=statuslength)//PDU
    561c:	7f 9c 38 40 	cmplw   cr7,r28,r7
    5620:	40 9d 02 08 	ble-    cr7,5828 <ResourceAllocation_Algorithm+0x348>
						ResourceAllocation_logicalchannel_firststatusbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,statuslength,retxlength,txlength,res_length);
						break;
					}
					else if(*res_length <statuslength)//PDU
					{
						ResourceAllocation_logicalchannel_firstretxbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,retxlength,txlength,res_length);
    5624:	7f c4 f3 78 	mr      r4,r30
    5628:	7f a7 eb 78 	mr      r7,r29
    562c:	7e a8 ab 78 	mr      r8,r21
    5630:	7e c3 b3 78 	mr      r3,r22
    5634:	7f e5 fb 78 	mr      r5,r31
    5638:	7f 66 db 78 	mr      r6,r27
    563c:	48 00 00 01 	bl      563c <ResourceAllocation_Algorithm+0x15c>
    5640:	80 e1 00 08 	lwz     r7,8(r1)
    5644:	81 1e 00 05 	lwz     r8,5(r30)
    5648:	2f 07 00 00 	cmpwi   cr6,r7,0
	temp_logicalchannel_bj=NULL;
	res_length=&resource_len;
	statuslength=0,retxlength=0,txlength=0;
	pos=NULL,p=NULL;
	priority_mac_buffer=PrioritySort();
	list_for_each_entry(temp_mac_buffer, &(priority_mac_buffer->list),list)//
    564c:	3b c8 ff fb 	addi    r30,r8,-5
    5650:	4b ff ff 1c 	b       556c <ResourceAllocation_Algorithm+0x8c>
						break;
					}
				}
				else if((temp_logicalchannel_bj->lcbj)>=0)
				{
					ResourceAllocation_foreach_logicalchannel(mac_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,statuslength,retxlength,txlength,res_length);
    5654:	7f c4 f3 78 	mr      r4,r30
    5658:	7f 67 db 78 	mr      r7,r27
    565c:	7f a8 eb 78 	mr      r8,r29
    5660:	7e c3 b3 78 	mr      r3,r22
    5664:	7f e5 fb 78 	mr      r5,r31
    5668:	7f 86 e3 78 	mr      r6,r28
    566c:	7e a9 ab 78 	mr      r9,r21
    5670:	48 00 00 01 	bl      5670 <ResourceAllocation_Algorithm+0x190>
    5674:	80 e1 00 08 	lwz     r7,8(r1)
    5678:	81 1e 00 05 	lwz     r8,5(r30)
    567c:	2f 07 00 00 	cmpwi   cr6,r7,0
	temp_logicalchannel_bj=NULL;
	res_length=&resource_len;
	statuslength=0,retxlength=0,txlength=0;
	pos=NULL,p=NULL;
	priority_mac_buffer=PrioritySort();
	list_for_each_entry(temp_mac_buffer, &(priority_mac_buffer->list),list)//
    5680:	3b c8 ff fb 	addi    r30,r8,-5
    5684:	4b ff fe e8 	b       556c <ResourceAllocation_Algorithm+0x8c>
			}
		}
	}
	report_array=RlcRequest_listtoarray(mac_rlc_report,num);    
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,&(priority_mac_buffer->list))//
    5688:	7f 5c d3 78 	mr      r28,r26
			{
				ResourceAllocation_foreach_logicalchannel(mac_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,statuslength,retxlength, txlength,res_length);
			}
		}
	}
	report_array=RlcRequest_listtoarray(mac_rlc_report,num);    
    568c:	7e c3 b3 78 	mr      r3,r22
    5690:	7e 64 9b 78 	mr      r4,r19
    5694:	48 00 00 01 	bl      5694 <ResourceAllocation_Algorithm+0x1b4>
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,&(priority_mac_buffer->list))//
    5698:	87 dc 00 05 	lwzu    r30,5(r28)
			{
				ResourceAllocation_foreach_logicalchannel(mac_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,statuslength,retxlength, txlength,res_length);
			}
		}
	}
	report_array=RlcRequest_listtoarray(mac_rlc_report,num);    
    569c:	7c 7b 1b 78 	mr      r27,r3
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,&(priority_mac_buffer->list))//
    56a0:	7f 9c f0 00 	cmpw    cr7,r28,r30
    56a4:	83 be 00 00 	lwz     r29,0(r30)
    56a8:	41 9e 00 44 	beq-    cr7,56ec <ResourceAllocation_Algorithm+0x20c>
	{
		temp_free=list_entry(pos,MacBufferStatus,list);
		fsm_mem_free(temp_free->RlcRequestparams);
    56ac:	80 7e ff fc 	lwz     r3,-4(r30)
	}
	report_array=RlcRequest_listtoarray(mac_rlc_report,num);    
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,&(priority_mac_buffer->list))//
	{
		temp_free=list_entry(pos,MacBufferStatus,list);
    56b0:	3b fe ff fb 	addi    r31,r30,-5
		fsm_mem_free(temp_free->RlcRequestparams);
    56b4:	48 00 00 01 	bl      56b4 <ResourceAllocation_Algorithm+0x1d4>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    56b8:	81 3e 00 04 	lwz     r9,4(r30)
    56bc:	81 7e 00 00 	lwz     r11,0(r30)
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
    56c0:	7f e3 fb 78 	mr      r3,r31
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    56c4:	91 2b 00 04 	stw     r9,4(r11)
	prev->next = next;
    56c8:	91 69 00 00 	stw     r11,0(r9)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    56cc:	93 de 00 00 	stw     r30,0(r30)
	list->prev = list;
    56d0:	93 de 00 04 	stw     r30,4(r30)
			}
		}
	}
	report_array=RlcRequest_listtoarray(mac_rlc_report,num);    
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,&(priority_mac_buffer->list))//
    56d4:	7f be eb 78 	mr      r30,r29
	{
		temp_free=list_entry(pos,MacBufferStatus,list);
		fsm_mem_free(temp_free->RlcRequestparams);
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
    56d8:	48 00 00 01 	bl      56d8 <ResourceAllocation_Algorithm+0x1f8>
			}
		}
	}
	report_array=RlcRequest_listtoarray(mac_rlc_report,num);    
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,&(priority_mac_buffer->list))//
    56dc:	7f 9c e8 00 	cmpw    cr7,r28,r29
    56e0:	80 1d 00 00 	lwz     r0,0(r29)
    56e4:	7c 1d 03 78 	mr      r29,r0
    56e8:	40 9e ff c4 	bne+    cr7,56ac <ResourceAllocation_Algorithm+0x1cc>
		temp_free=list_entry(pos,MacBufferStatus,list);
		fsm_mem_free(temp_free->RlcRequestparams);
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
	}
	fsm_mem_free(priority_mac_buffer);
    56ec:	7f 43 d3 78 	mr      r3,r26
    56f0:	48 00 00 01 	bl      56f0 <ResourceAllocation_Algorithm+0x210>
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,&(lcbj_lessthan_zero->list))//
    56f4:	83 d8 00 05 	lwz     r30,5(r24)
    56f8:	7f 99 f0 00 	cmpw    cr7,r25,r30
    56fc:	83 be 00 00 	lwz     r29,0(r30)
    5700:	41 9e 00 44 	beq-    cr7,5744 <ResourceAllocation_Algorithm+0x264>
	{
		temp_free=list_entry(pos,MacBufferStatus,list);
		fsm_mem_free(temp_free->RlcRequestparams);
    5704:	80 7e ff fc 	lwz     r3,-4(r30)
	}
	fsm_mem_free(priority_mac_buffer);
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,&(lcbj_lessthan_zero->list))//
	{
		temp_free=list_entry(pos,MacBufferStatus,list);
    5708:	3b fe ff fb 	addi    r31,r30,-5
		fsm_mem_free(temp_free->RlcRequestparams);
    570c:	48 00 00 01 	bl      570c <ResourceAllocation_Algorithm+0x22c>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    5710:	81 3e 00 04 	lwz     r9,4(r30)
    5714:	81 7e 00 00 	lwz     r11,0(r30)
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
    5718:	7f e3 fb 78 	mr      r3,r31
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    571c:	91 2b 00 04 	stw     r9,4(r11)
	prev->next = next;
    5720:	91 69 00 00 	stw     r11,0(r9)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    5724:	93 de 00 00 	stw     r30,0(r30)
	list->prev = list;
    5728:	93 de 00 04 	stw     r30,4(r30)
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
	}
	fsm_mem_free(priority_mac_buffer);
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,&(lcbj_lessthan_zero->list))//
    572c:	7f be eb 78 	mr      r30,r29
	{
		temp_free=list_entry(pos,MacBufferStatus,list);
		fsm_mem_free(temp_free->RlcRequestparams);
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
    5730:	48 00 00 01 	bl      5730 <ResourceAllocation_Algorithm+0x250>
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
	}
	fsm_mem_free(priority_mac_buffer);
	pos=NULL,p=NULL;
	list_for_each_safe(pos,p,&(lcbj_lessthan_zero->list))//
    5734:	7f 99 e8 00 	cmpw    cr7,r25,r29
    5738:	80 1d 00 00 	lwz     r0,0(r29)
    573c:	7c 1d 03 78 	mr      r29,r0
    5740:	40 9e ff c4 	bne+    cr7,5704 <ResourceAllocation_Algorithm+0x224>
		temp_free=list_entry(pos,MacBufferStatus,list);
		fsm_mem_free(temp_free->RlcRequestparams);
		list_del_init(&(temp_free->list));
		fsm_mem_free(temp_free);
	}
	fsm_mem_free(lcbj_lessthan_zero);
    5744:	7f 03 c3 78 	mr      r3,r24
    5748:	48 00 00 01 	bl      5748 <ResourceAllocation_Algorithm+0x268>
	Empty_MACBuffer_Rlc();//MacBufferStatus
    574c:	48 00 00 01 	bl      574c <ResourceAllocation_Algorithm+0x26c>
	FRET(report_array);
}
    5750:	80 01 00 54 	lwz     r0,84(r1)
    5754:	81 81 00 14 	lwz     r12,20(r1)
    5758:	7f 63 db 78 	mr      r3,r27
    575c:	7c 08 03 a6 	mtlr    r0
    5760:	ba 41 00 18 	lmw     r18,24(r1)
    5764:	7d 80 81 20 	mtcrf   8,r12
    5768:	38 21 00 50 	addi    r1,r1,80
    576c:	4e 80 00 20 	blr
				}			
				break;
			}
		}
	}
	if(*res_length>0)
    5770:	41 ba ff 18 	beq-    cr6,5688 <ResourceAllocation_Algorithm+0x1a8>
	{
		temp_mac_buffer=NULL;
		list_for_each_entry(temp_mac_buffer, &(lcbj_lessthan_zero->list),list)//
		{	
			if(statuslength>0 || retxlength>0 ||txlength>0)
    5774:	7f 60 e3 78 	or      r0,r27,r28
		}
	}
	if(*res_length>0)
	{
		temp_mac_buffer=NULL;
		list_for_each_entry(temp_mac_buffer, &(lcbj_lessthan_zero->list),list)//
    5778:	83 d8 00 05 	lwz     r30,5(r24)
		{	
			if(statuslength>0 || retxlength>0 ||txlength>0)
    577c:	7c 09 eb 78 	or      r9,r0,r29
    5780:	2e 09 00 00 	cmpwi   cr4,r9,0
		}
	}
	if(*res_length>0)
	{
		temp_mac_buffer=NULL;
		list_for_each_entry(temp_mac_buffer, &(lcbj_lessthan_zero->list),list)//
    5784:	3b de ff fb 	addi    r30,r30,-5
    5788:	81 3e 00 05 	lwz     r9,5(r30)
#define ARCH_HAS_PREFETCHW
#define ARCH_HAS_SPINLOCK_PREFETCH

static inline void prefetch(const void *x)
{
	if (unlikely(!x))
    578c:	2f 89 00 00 	cmpwi   cr7,r9,0
    5790:	41 9e 00 08 	beq-    cr7,5798 <ResourceAllocation_Algorithm+0x2b8>
		return;

	__asm__ __volatile__ ("dcbt 0,%0" : : "r" (x));
    5794:	7c 00 4a 2c 	dcbt    r0,r9
    5798:	7f 9e c0 00 	cmpw    cr7,r30,r24
    579c:	41 be fe ec 	beq-    cr7,5688 <ResourceAllocation_Algorithm+0x1a8>
		{	
			if(statuslength>0 || retxlength>0 ||txlength>0)
    57a0:	40 92 00 0c 	bne-    cr4,57ac <ResourceAllocation_Algorithm+0x2cc>
		}
	}
	if(*res_length>0)
	{
		temp_mac_buffer=NULL;
		list_for_each_entry(temp_mac_buffer, &(lcbj_lessthan_zero->list),list)//
    57a4:	3b c9 ff fb 	addi    r30,r9,-5
    57a8:	4b ff ff e0 	b       5788 <ResourceAllocation_Algorithm+0x2a8>
		{	
			if(statuslength>0 || retxlength>0 ||txlength>0)
			{
				ResourceAllocation_foreach_logicalchannel(mac_rlc_report,temp_mac_buffer, temp_logicalchannel_bj,statuslength,retxlength, txlength,res_length);
    57ac:	7f c4 f3 78 	mr      r4,r30
    57b0:	39 21 00 08 	addi    r9,r1,8
    57b4:	7e c3 b3 78 	mr      r3,r22
    57b8:	7f e5 fb 78 	mr      r5,r31
    57bc:	7f 86 e3 78 	mr      r6,r28
    57c0:	7f 67 db 78 	mr      r7,r27
    57c4:	7f a8 eb 78 	mr      r8,r29
    57c8:	48 00 00 01 	bl      57c8 <ResourceAllocation_Algorithm+0x2e8>
    57cc:	81 3e 00 05 	lwz     r9,5(r30)
		}
	}
	if(*res_length>0)
	{
		temp_mac_buffer=NULL;
		list_for_each_entry(temp_mac_buffer, &(lcbj_lessthan_zero->list),list)//
    57d0:	3b c9 ff fb 	addi    r30,r9,-5
    57d4:	4b ff ff b4 	b       5788 <ResourceAllocation_Algorithm+0x2a8>
				txlength=(temp_mac_buffer->RlcRequestparams->txQueueSize)+(temp_mac_buffer->RlcRequestparams->txQueueHeader);
				if((temp_logicalchannel_bj->lcbj)==(MAX_BJ/8+1) &&(statuslength>0 || retxlength>0 ||txlength>0))//
				{
					if(*res_length>=(statuslength+retxlength+txlength))//TBSize
					{
						temp_rlc_report=Mac_RlcRequest_copy(temp_mac_buffer->RlcRequestparams);
    57d8:	48 00 00 01 	bl      57d8 <ResourceAllocation_Algorithm+0x2f8>
						temp_rlc_report->statusPduSize=temp_rlc_report->statusPduSize+*res_length-(statuslength+retxlength+txlength);//statusPduSize
    57dc:	81 61 00 08 	lwz     r11,8(r1)
    57e0:	a1 23 00 0f 	lhz     r9,15(r3)
						list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
    57e4:	38 03 00 13 	addi    r0,r3,19
						*res_length=0;//0
						//temp_logicalchannel_bj->lcbj-=(statuslength+retxlength+txlength);
						break;
    57e8:	38 e0 00 00 	li      r7,0
    57ec:	4f 10 00 00 	mcrf    cr6,cr4
				if((temp_logicalchannel_bj->lcbj)==(MAX_BJ/8+1) &&(statuslength>0 || retxlength>0 ||txlength>0))//
				{
					if(*res_length>=(statuslength+retxlength+txlength))//TBSize
					{
						temp_rlc_report=Mac_RlcRequest_copy(temp_mac_buffer->RlcRequestparams);
						temp_rlc_report->statusPduSize=temp_rlc_report->statusPduSize+*res_length-(statuslength+retxlength+txlength);//statusPduSize
    57f0:	7d 2b 4a 14 	add     r9,r11,r9
    57f4:	7d 3d 48 50 	subf    r9,r29,r9
    57f8:	7d 3b 48 50 	subf    r9,r27,r9
    57fc:	7d 3c 48 50 	subf    r9,r28,r9
    5800:	b1 23 00 0f 	sth     r9,15(r3)
 * Insert a new entry before the specified head.
 * This is useful for implementing queues.
 */
static inline void list_add_tail(struct list_head *new, struct list_head *head)
{
	__list_add(new, head->prev, head);
    5804:	81 36 00 17 	lwz     r9,23(r22)
#ifndef CONFIG_DEBUG_LIST
static inline void __list_add(struct list_head *new,
			      struct list_head *prev,
			      struct list_head *next)
{
	next->prev = new;
    5808:	90 16 00 17 	stw     r0,23(r22)
	new->next = next;
    580c:	92 83 00 13 	stw     r20,19(r3)
	new->prev = prev;
    5810:	91 23 00 17 	stw     r9,23(r3)
	prev->next = new;
    5814:	90 09 00 00 	stw     r0,0(r9)
						list_add_tail(&(temp_rlc_report->list), &(mac_rlc_report->list));
						*res_length=0;//0
    5818:	81 1e 00 05 	lwz     r8,5(r30)
    581c:	92 41 00 08 	stw     r18,8(r1)
	temp_logicalchannel_bj=NULL;
	res_length=&resource_len;
	statuslength=0,retxlength=0,txlength=0;
	pos=NULL,p=NULL;
	priority_mac_buffer=PrioritySort();
	list_for_each_entry(temp_mac_buffer, &(priority_mac_buffer->list),list)//
    5820:	3b c8 ff fb 	addi    r30,r8,-5
    5824:	4b ff fd 48 	b       556c <ResourceAllocation_Algorithm+0x8c>
						//temp_logicalchannel_bj->lcbj-=(statuslength+retxlength+txlength);
						break;
					}
					else if(*res_length>=statuslength)//PDU
					{
						ResourceAllocation_logicalchannel_firststatusbuffer(mac_rlc_report,temp_mac_buffer,temp_logicalchannel_bj,statuslength,retxlength,txlength,res_length);
    5828:	7f c4 f3 78 	mr      r4,r30
    582c:	7f 67 db 78 	mr      r7,r27
    5830:	7f a8 eb 78 	mr      r8,r29
    5834:	7e c3 b3 78 	mr      r3,r22
    5838:	7f e5 fb 78 	mr      r5,r31
    583c:	7f 86 e3 78 	mr      r6,r28
    5840:	7e a9 ab 78 	mr      r9,r21
    5844:	48 00 00 01 	bl      5844 <ResourceAllocation_Algorithm+0x364>
    5848:	80 e1 00 08 	lwz     r7,8(r1)
    584c:	81 1e 00 05 	lwz     r8,5(r30)
    5850:	2f 07 00 00 	cmpwi   cr6,r7,0
	temp_logicalchannel_bj=NULL;
	res_length=&resource_len;
	statuslength=0,retxlength=0,txlength=0;
	pos=NULL,p=NULL;
	priority_mac_buffer=PrioritySort();
	list_for_each_entry(temp_mac_buffer, &(priority_mac_buffer->list),list)//
    5854:	3b c8 ff fb 	addi    r30,r8,-5
    5858:	4b ff fd 14 	b       556c <ResourceAllocation_Algorithm+0x8c>

0000585c <DoResourceAllocation>:
->Output: RLC report
->Special:
*******************************
*/
void DoResourceAllocation(u32 tb_size)//
{
    585c:	94 21 ff e0 	stwu    r1,-32(r1)
    5860:	7c 08 02 a6 	mflr    r0
    5864:	bf a1 00 14 	stmw    r29,20(r1)
    5868:	7c 7e 1b 78 	mr      r30,r3
	u32 num;
	u32 *rlc_report_num=(u32 *)fsm_mem_alloc(sizeof(u32));	
    586c:	38 60 00 04 	li      r3,4
->Output: RLC report
->Special:
*******************************
*/
void DoResourceAllocation(u32 tb_size)//
{
    5870:	90 01 00 24 	stw     r0,36(r1)
	u32 num;
	u32 *rlc_report_num=(u32 *)fsm_mem_alloc(sizeof(u32));	
    5874:	48 00 00 01 	bl      5874 <DoResourceAllocation+0x18>
    5878:	7c 7f 1b 78 	mr      r31,r3
	void *UEmac_Rlc_Report=NULL;
	RLC_Request *rlc_temp=NULL;

	FIN(DoResourceAllocation(u32 tb_size));
	SV_PTR_GET(mac_sv);
    587c:	48 00 00 01 	bl      587c <DoResourceAllocation+0x20>
    5880:	7c 7d 1b 78 	mr      r29,r3
	//RLC_Request *UEmac_Rlc_Report=NULL;//*temp_rlc=NULL;//UE MACRLC
	//SetFrameNo();???????????????????delay	
	UEmac_Rlc_Report=ResourceAllocation_Algorithm(tb_size,rlc_report_num);
    5884:	7f e4 fb 78 	mr      r4,r31
    5888:	7f c3 f3 78 	mr      r3,r30
    588c:	48 00 00 01 	bl      588c <DoResourceAllocation+0x30>
	SV(DATA_WAIT_ALLOCATION)=false;
    5890:	38 00 00 00 	li      r0,0
    5894:	98 1d 01 5a 	stb     r0,346(r29)
		printk(KERN_INFO" rlc_Report_retxQueueHeader:%d\n",rlc_temp[j].retxQueueHeader);
		printk(KERN_INFO" rlc_Report_statusPduSize:%d\n",rlc_temp[j].statusPduSize);
		printk(KERN_INFO" rlc_Report_statusPduHeader:%d\n",rlc_temp[j].statusPduHeader);
	}*/
	//fsm_printf("MAC :%d\n",sizeof(RLC_Request));
	fsm_do_ioctrl(STRM_TO_RLC,IOCCMD_MACtoRLC_datasend_Allow,UEmac_Rlc_Report,*rlc_report_num);//MACRLC
    5898:	7c 65 1b 78 	mr      r5,r3
    589c:	38 80 00 23 	li      r4,35
    58a0:	80 df 00 00 	lwz     r6,0(r31)

	FIN(DoResourceAllocation(u32 tb_size));
	SV_PTR_GET(mac_sv);
	//RLC_Request *UEmac_Rlc_Report=NULL;//*temp_rlc=NULL;//UE MACRLC
	//SetFrameNo();???????????????????delay	
	UEmac_Rlc_Report=ResourceAllocation_Algorithm(tb_size,rlc_report_num);
    58a4:	7c 7e 1b 78 	mr      r30,r3
		printk(KERN_INFO" rlc_Report_retxQueueHeader:%d\n",rlc_temp[j].retxQueueHeader);
		printk(KERN_INFO" rlc_Report_statusPduSize:%d\n",rlc_temp[j].statusPduSize);
		printk(KERN_INFO" rlc_Report_statusPduHeader:%d\n",rlc_temp[j].statusPduHeader);
	}*/
	//fsm_printf("MAC :%d\n",sizeof(RLC_Request));
	fsm_do_ioctrl(STRM_TO_RLC,IOCCMD_MACtoRLC_datasend_Allow,UEmac_Rlc_Report,*rlc_report_num);//MACRLC
    58a8:	38 60 00 01 	li      r3,1
    58ac:	48 00 00 01 	bl      58ac <DoResourceAllocation+0x50>
	fsm_printf("[UEMAC][SCHEDULER]SEND DATA ALLOW IOCTL\n");
    58b0:	3c 60 00 00 	lis     r3,0
    58b4:	38 63 00 a0 	addi    r3,r3,160
    58b8:	48 00 00 01 	bl      58b8 <DoResourceAllocation+0x5c>
	fsm_mem_free(UEmac_Rlc_Report);//report 
    58bc:	7f c3 f3 78 	mr      r3,r30
    58c0:	48 00 00 01 	bl      58c0 <DoResourceAllocation+0x64>
	fsm_mem_free(rlc_report_num);
    58c4:	7f e3 fb 78 	mr      r3,r31
    58c8:	48 00 00 01 	bl      58c8 <DoResourceAllocation+0x6c>
	FOUT;

}
    58cc:	80 01 00 24 	lwz     r0,36(r1)
    58d0:	bb a1 00 14 	lmw     r29,20(r1)
    58d4:	38 21 00 20 	addi    r1,r1,32
    58d8:	7c 08 03 a6 	mtlr    r0
    58dc:	4e 80 00 20 	blr

000058e0 <Free_Uemac_Scheduler_Resource>:
->Output:
->Special:
*******************************
*/
void Free_Uemac_Scheduler_Resource(void)
{
    58e0:	94 21 ff e0 	stwu    r1,-32(r1)
    58e4:	7c 08 02 a6 	mflr    r0
    58e8:	bf 81 00 10 	stmw    r28,16(r1)
    58ec:	90 01 00 24 	stw     r0,36(r1)
	struct list_head *pos,*p;
	MacBufferStatus *temp_rlc_free=NULL;
	LogicalChannelBj *temp_bj_free=NULL;
	LogicalChannelConfigInfo *temp_lcginfo_free=NULL;//

	SV_PTR_GET(mac_sv);
    58f0:	48 00 00 01 	bl      58f0 <Free_Uemac_Scheduler_Resource+0x10>
    58f4:	7c 7d 1b 78 	mr      r29,r3
	fsm_mem_free(SV(bsr));
    58f8:	80 63 01 54 	lwz     r3,340(r3)
    58fc:	48 00 00 01 	bl      58fc <Free_Uemac_Scheduler_Resource+0x1c>
	//fsm_mem_free(Frame_No_Allocation);
	if(SV(Regularbsr)!=NULL)
    5900:	80 7d 01 4c 	lwz     r3,332(r29)
    5904:	2f 83 00 00 	cmpwi   cr7,r3,0
    5908:	41 9e 00 10 	beq-    cr7,5918 <Free_Uemac_Scheduler_Resource+0x38>
	{
		fsm_mem_free(SV(Regularbsr));
    590c:	48 00 00 01 	bl      590c <Free_Uemac_Scheduler_Resource+0x2c>
		SV(Regularbsr)=NULL;
    5910:	38 00 00 00 	li      r0,0
    5914:	90 1d 01 4c 	stw     r0,332(r29)
	}
	if(SV(Periodicbsr)!=NULL)
    5918:	80 7d 01 50 	lwz     r3,336(r29)
    591c:	2f 83 00 00 	cmpwi   cr7,r3,0
    5920:	41 9e 00 10 	beq-    cr7,5930 <Free_Uemac_Scheduler_Resource+0x50>
	{
		fsm_mem_free(SV(Periodicbsr));
    5924:	48 00 00 01 	bl      5924 <Free_Uemac_Scheduler_Resource+0x44>
		SV(Periodicbsr)=NULL;
    5928:	38 00 00 00 	li      r0,0
    592c:	90 1d 01 50 	stw     r0,336(r29)
	}
	list_for_each_safe(pos,p,(&(SV(MacBuffer_RLC)->list)))//
    5930:	81 3d 01 48 	lwz     r9,328(r29)
    5934:	87 c9 00 05 	lwzu    r30,5(r9)
    5938:	7f 9e 48 00 	cmpw    cr7,r30,r9
    593c:	83 9e 00 00 	lwz     r28,0(r30)
    5940:	41 9e 00 4c 	beq-    cr7,598c <Free_Uemac_Scheduler_Resource+0xac>
	{
		temp_rlc_free=list_entry(pos,MacBufferStatus,list);
		fsm_mem_free(temp_rlc_free->RlcRequestparams);
    5944:	80 7e ff fc 	lwz     r3,-4(r30)
		fsm_mem_free(SV(Periodicbsr));
		SV(Periodicbsr)=NULL;
	}
	list_for_each_safe(pos,p,(&(SV(MacBuffer_RLC)->list)))//
	{
		temp_rlc_free=list_entry(pos,MacBufferStatus,list);
    5948:	3b fe ff fb 	addi    r31,r30,-5
		fsm_mem_free(temp_rlc_free->RlcRequestparams);
    594c:	48 00 00 01 	bl      594c <Free_Uemac_Scheduler_Resource+0x6c>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    5950:	81 3e 00 04 	lwz     r9,4(r30)
    5954:	81 7e 00 00 	lwz     r11,0(r30)
		list_del_init(&(temp_rlc_free->list));
		fsm_mem_free(temp_rlc_free);
    5958:	7f e3 fb 78 	mr      r3,r31
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    595c:	91 2b 00 04 	stw     r9,4(r11)
	prev->next = next;
    5960:	91 69 00 00 	stw     r11,0(r9)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    5964:	93 de 00 00 	stw     r30,0(r30)
	list->prev = list;
    5968:	93 de 00 04 	stw     r30,4(r30)
	if(SV(Periodicbsr)!=NULL)
	{
		fsm_mem_free(SV(Periodicbsr));
		SV(Periodicbsr)=NULL;
	}
	list_for_each_safe(pos,p,(&(SV(MacBuffer_RLC)->list)))//
    596c:	7f 9e e3 78 	mr      r30,r28
	{
		temp_rlc_free=list_entry(pos,MacBufferStatus,list);
		fsm_mem_free(temp_rlc_free->RlcRequestparams);
		list_del_init(&(temp_rlc_free->list));
		fsm_mem_free(temp_rlc_free);
    5970:	48 00 00 01 	bl      5970 <Free_Uemac_Scheduler_Resource+0x90>
	if(SV(Periodicbsr)!=NULL)
	{
		fsm_mem_free(SV(Periodicbsr));
		SV(Periodicbsr)=NULL;
	}
	list_for_each_safe(pos,p,(&(SV(MacBuffer_RLC)->list)))//
    5974:	81 3d 01 48 	lwz     r9,328(r29)
    5978:	80 1c 00 00 	lwz     r0,0(r28)
    597c:	39 29 00 05 	addi    r9,r9,5
    5980:	7f 9c 48 00 	cmpw    cr7,r28,r9
    5984:	7c 1c 03 78 	mr      r28,r0
    5988:	40 9e ff bc 	bne+    cr7,5944 <Free_Uemac_Scheduler_Resource+0x64>
		list_del_init(&(temp_rlc_free->list));
		fsm_mem_free(temp_rlc_free);
	}
	pos=NULL;
	p=NULL;
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Bj)->list)))//
    598c:	81 3d 01 44 	lwz     r9,324(r29)
    5990:	85 69 00 05 	lwzu    r11,5(r9)
    5994:	7f 8b 48 00 	cmpw    cr7,r11,r9
    5998:	83 eb 00 00 	lwz     r31,0(r11)
    599c:	41 9e 00 44 	beq-    cr7,59e0 <Free_Uemac_Scheduler_Resource+0x100>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    59a0:	81 4b 00 04 	lwz     r10,4(r11)
	{
		temp_bj_free=list_entry(pos,LogicalChannelBj,list);
    59a4:	39 2b ff fb 	addi    r9,r11,-5
    59a8:	81 0b 00 00 	lwz     r8,0(r11)
		list_del_init(&(temp_bj_free->list));
		fsm_mem_free(temp_bj_free);
    59ac:	7d 23 4b 78 	mr      r3,r9
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    59b0:	91 48 00 04 	stw     r10,4(r8)
	prev->next = next;
    59b4:	91 0a 00 00 	stw     r8,0(r10)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    59b8:	91 6b 00 00 	stw     r11,0(r11)
	list->prev = list;
    59bc:	91 6b 00 04 	stw     r11,4(r11)
    59c0:	48 00 00 01 	bl      59c0 <Free_Uemac_Scheduler_Resource+0xe0>
		list_del_init(&(temp_rlc_free->list));
		fsm_mem_free(temp_rlc_free);
	}
	pos=NULL;
	p=NULL;
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Bj)->list)))//
    59c4:	81 3d 01 44 	lwz     r9,324(r29)
    59c8:	80 1f 00 00 	lwz     r0,0(r31)
    59cc:	7f eb fb 78 	mr      r11,r31
    59d0:	39 29 00 05 	addi    r9,r9,5
    59d4:	7f 9f 48 00 	cmpw    cr7,r31,r9
    59d8:	7c 1f 03 78 	mr      r31,r0
    59dc:	40 9e ff c4 	bne+    cr7,59a0 <Free_Uemac_Scheduler_Resource+0xc0>
		list_del_init(&(temp_bj_free->list));
		fsm_mem_free(temp_bj_free);
	}
	pos=NULL;
	p=NULL;
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))//
    59e0:	81 3d 01 40 	lwz     r9,320(r29)
    59e4:	85 69 00 11 	lwzu    r11,17(r9)
    59e8:	7f 8b 48 00 	cmpw    cr7,r11,r9
    59ec:	83 eb 00 00 	lwz     r31,0(r11)
    59f0:	41 9e 00 44 	beq-    cr7,5a34 <Free_Uemac_Scheduler_Resource+0x154>
 * list_del_init - deletes entry from list and reinitialize it.
 * @entry: the element to delete from the list.
 */
static inline void list_del_init(struct list_head *entry)
{
	__list_del(entry->prev, entry->next);
    59f4:	81 4b 00 04 	lwz     r10,4(r11)
	{
		temp_lcginfo_free=list_entry(pos,LogicalChannelConfigInfo,list);
    59f8:	39 2b ff ef 	addi    r9,r11,-17
    59fc:	81 0b 00 00 	lwz     r8,0(r11)
		list_del_init(&(temp_lcginfo_free->list));
		fsm_mem_free(temp_lcginfo_free);
    5a00:	7d 23 4b 78 	mr      r3,r9
 * This is only for internal list manipulation where we know
 * the prev/next entries already!
 */
static inline void __list_del(struct list_head * prev, struct list_head * next)
{
	next->prev = prev;
    5a04:	91 48 00 04 	stw     r10,4(r8)
	prev->next = next;
    5a08:	91 0a 00 00 	stw     r8,0(r10)
#define LIST_HEAD(name) \
	struct list_head name = LIST_HEAD_INIT(name)

static inline void INIT_LIST_HEAD(struct list_head *list)
{
	list->next = list;
    5a0c:	91 6b 00 00 	stw     r11,0(r11)
	list->prev = list;
    5a10:	91 6b 00 04 	stw     r11,4(r11)
    5a14:	48 00 00 01 	bl      5a14 <Free_Uemac_Scheduler_Resource+0x134>
		list_del_init(&(temp_bj_free->list));
		fsm_mem_free(temp_bj_free);
	}
	pos=NULL;
	p=NULL;
	list_for_each_safe(pos,p,(&(SV(LogicalChannel_Config)->list)))//
    5a18:	81 3d 01 40 	lwz     r9,320(r29)
    5a1c:	80 1f 00 00 	lwz     r0,0(r31)
    5a20:	7f eb fb 78 	mr      r11,r31
    5a24:	39 29 00 11 	addi    r9,r9,17
    5a28:	7f 9f 48 00 	cmpw    cr7,r31,r9
    5a2c:	7c 1f 03 78 	mr      r31,r0
    5a30:	40 9e ff c4 	bne+    cr7,59f4 <Free_Uemac_Scheduler_Resource+0x114>
	{
		temp_lcginfo_free=list_entry(pos,LogicalChannelConfigInfo,list);
		list_del_init(&(temp_lcginfo_free->list));
		fsm_mem_free(temp_lcginfo_free);
	}
	fsm_mem_free(SV(MacBuffer_RLC));
    5a34:	80 7d 01 48 	lwz     r3,328(r29)
    5a38:	48 00 00 01 	bl      5a38 <Free_Uemac_Scheduler_Resource+0x158>
	fsm_mem_free(SV(LogicalChannel_Bj));
    5a3c:	80 7d 01 44 	lwz     r3,324(r29)
    5a40:	48 00 00 01 	bl      5a40 <Free_Uemac_Scheduler_Resource+0x160>
	fsm_mem_free(SV(LogicalChannel_Config));
    5a44:	80 7d 01 40 	lwz     r3,320(r29)
    5a48:	48 00 00 01 	bl      5a48 <Free_Uemac_Scheduler_Resource+0x168>
	
	FOUT;
}
    5a4c:	80 01 00 24 	lwz     r0,36(r1)
    5a50:	bb 81 00 10 	lmw     r28,16(r1)
    5a54:	38 21 00 20 	addi    r1,r1,32
    5a58:	7c 08 03 a6 	mtlr    r0
    5a5c:	4e 80 00 20 	blr

00005a60 <GetRbsize>:

	/*if(channel_bandwidth==1.4)//modified by lhl float
		rbsize=6;*/
	//else
	// {
	switch(channel_bandwidth)
    5a60:	38 63 ff fd 	addi    r3,r3,-3
->Output:
->Special:
*******************************
*/
u32 GetRbsize(u32  channel_bandwidth)
{
    5a64:	94 21 ff f0 	stwu    r1,-16(r1)

	/*if(channel_bandwidth==1.4)//modified by lhl float
		rbsize=6;*/
	//else
	// {
	switch(channel_bandwidth)
    5a68:	2b 83 00 11 	cmplwi  cr7,r3,17
->Output:
->Special:
*******************************
*/
u32 GetRbsize(u32  channel_bandwidth)
{
    5a6c:	7c 08 02 a6 	mflr    r0
    5a70:	90 01 00 14 	stw     r0,20(r1)

	/*if(channel_bandwidth==1.4)//modified by lhl float
		rbsize=6;*/
	//else
	// {
	switch(channel_bandwidth)
    5a74:	40 9d 00 24 	ble-    cr7,5a98 <GetRbsize+0x38>
		case 3   : rbsize=15;break;
		case 5   : rbsize=25;break;
		case 10  : rbsize=50;break;
		case 15  : rbsize=75;break;
		case 20  : rbsize=100;break;
		default  : fsm_printf("[UEMAC][getrbsize]6\n");break;
    5a78:	3c 60 00 00 	lis     r3,0
    5a7c:	38 63 00 cc 	addi    r3,r3,204
    5a80:	48 00 00 01 	bl      5a80 <GetRbsize+0x20>
	}
	//}
	FRET(rbsize);
}
    5a84:	80 01 00 14 	lwz     r0,20(r1)
		case 3   : rbsize=15;break;
		case 5   : rbsize=25;break;
		case 10  : rbsize=50;break;
		case 15  : rbsize=75;break;
		case 20  : rbsize=100;break;
		default  : fsm_printf("[UEMAC][getrbsize]6\n");break;
    5a88:	38 60 00 00 	li      r3,0
	}
	//}
	FRET(rbsize);
}
    5a8c:	7c 08 03 a6 	mtlr    r0
    5a90:	38 21 00 10 	addi    r1,r1,16
    5a94:	4e 80 00 20 	blr

	/*if(channel_bandwidth==1.4)//modified by lhl float
		rbsize=6;*/
	//else
	// {
	switch(channel_bandwidth)
    5a98:	3d 20 00 00 	lis     r9,0
    5a9c:	39 29 00 00 	addi    r9,r9,0
    5aa0:	54 63 10 3a 	rlwinm  r3,r3,2,0,29
    5aa4:	7c 09 18 2e 	lwzx    r0,r9,r3
    5aa8:	7d 20 4a 14 	add     r9,r0,r9
    5aac:	7d 29 03 a6 	mtctr   r9
    5ab0:	4e 80 04 20 	bctr
		case 20  : rbsize=100;break;
		default  : fsm_printf("[UEMAC][getrbsize]6\n");break;
	}
	//}
	FRET(rbsize);
}
    5ab4:	80 01 00 14 	lwz     r0,20(r1)
	{
		case 3   : rbsize=15;break;
		case 5   : rbsize=25;break;
		case 10  : rbsize=50;break;
		case 15  : rbsize=75;break;
		case 20  : rbsize=100;break;
    5ab8:	38 60 00 64 	li      r3,100
		default  : fsm_printf("[UEMAC][getrbsize]6\n");break;
	}
	//}
	FRET(rbsize);
}
    5abc:	38 21 00 10 	addi    r1,r1,16
    5ac0:	7c 08 03 a6 	mtlr    r0
    5ac4:	4e 80 00 20 	blr
    5ac8:	80 01 00 14 	lwz     r0,20(r1)

	/*if(channel_bandwidth==1.4)//modified by lhl float
		rbsize=6;*/
	//else
	// {
	switch(channel_bandwidth)
    5acc:	38 60 00 0f 	li      r3,15
		case 20  : rbsize=100;break;
		default  : fsm_printf("[UEMAC][getrbsize]6\n");break;
	}
	//}
	FRET(rbsize);
}
    5ad0:	38 21 00 10 	addi    r1,r1,16
    5ad4:	7c 08 03 a6 	mtlr    r0
    5ad8:	4e 80 00 20 	blr
    5adc:	80 01 00 14 	lwz     r0,20(r1)

	/*if(channel_bandwidth==1.4)//modified by lhl float
		rbsize=6;*/
	//else
	// {
	switch(channel_bandwidth)
    5ae0:	38 60 00 19 	li      r3,25
		case 20  : rbsize=100;break;
		default  : fsm_printf("[UEMAC][getrbsize]6\n");break;
	}
	//}
	FRET(rbsize);
}
    5ae4:	38 21 00 10 	addi    r1,r1,16
    5ae8:	7c 08 03 a6 	mtlr    r0
    5aec:	4e 80 00 20 	blr
    5af0:	80 01 00 14 	lwz     r0,20(r1)
	// {
	switch(channel_bandwidth)
	{
		case 3   : rbsize=15;break;
		case 5   : rbsize=25;break;
		case 10  : rbsize=50;break;
    5af4:	38 60 00 32 	li      r3,50
		case 20  : rbsize=100;break;
		default  : fsm_printf("[UEMAC][getrbsize]6\n");break;
	}
	//}
	FRET(rbsize);
}
    5af8:	38 21 00 10 	addi    r1,r1,16
    5afc:	7c 08 03 a6 	mtlr    r0
    5b00:	4e 80 00 20 	blr
    5b04:	80 01 00 14 	lwz     r0,20(r1)
	switch(channel_bandwidth)
	{
		case 3   : rbsize=15;break;
		case 5   : rbsize=25;break;
		case 10  : rbsize=50;break;
		case 15  : rbsize=75;break;
    5b08:	38 60 00 4b 	li      r3,75
		case 20  : rbsize=100;break;
		default  : fsm_printf("[UEMAC][getrbsize]6\n");break;
	}
	//}
	FRET(rbsize);
}
    5b0c:	38 21 00 10 	addi    r1,r1,16
    5b10:	7c 08 03 a6 	mtlr    r0
    5b14:	4e 80 00 20 	blr

00005b18 <DoReceiveULgrant_Tbsize>:
    //???????????????? delay
    FRET(TransportBlockSizeTable[RB_length-1][mcs]);
}*/

u32 DoReceiveULgrant_Tbsize(Regular_ULgrant receive_ulgrant)
{
    5b18:	94 21 ff e0 	stwu    r1,-32(r1)
    5b1c:	7c 08 02 a6 	mflr    r0
    5b20:	bf a1 00 14 	stmw    r29,20(r1)
    5b24:	90 01 00 24 	stw     r0,36(r1)
    5b28:	83 a3 00 00 	lwz     r29,0(r3)
    u16 temp_subframe;
    u16 temp_frame; 
    u16 tmp=0;
    u16 RB_length=0;
    u16 rb_number;
    SV_PTR_GET(mac_sv);
    5b2c:	48 00 00 01 	bl      5b2c <DoReceiveULgrant_Tbsize+0x14>
    5b30:	7c 7f 1b 78 	mr      r31,r3
    rb_number=GetRbsize(BANDWIDTH);
    5b34:	38 60 00 14 	li      r3,20
    5b38:	48 00 00 01 	bl      5b38 <DoReceiveULgrant_Tbsize+0x20>
}*/

u32 DoReceiveULgrant_Tbsize(Regular_ULgrant receive_ulgrant)
{
    FIN(DoReceiveULgrant_Tbsize(u32 receive_ulgrant));
    u16 RIV=receive_ulgrant.RIV;//(receive_ulgrant>>16)&(u32)(My_Pow(2,13)-1);
    5b3c:	57 be 7c fe 	rlwinm  r30,r29,15,19,31
    u16 temp_frame; 
    u16 tmp=0;
    u16 RB_length=0;
    u16 rb_number;
    SV_PTR_GET(mac_sv);
    rb_number=GetRbsize(BANDWIDTH);
    5b40:	54 63 04 3e 	clrlwi  r3,r3,16
    //tmp=My_Floor(RIV/rb_number)+RIV%rb_number;
    tmp=RIV/rb_number+RIV%rb_number;
    5b44:	7d 3e 1b 96 	divwu   r9,r30,r3
    5b48:	7c 09 19 d6 	mullw   r0,r9,r3
    5b4c:	55 29 04 3e 	clrlwi  r9,r9,16
    5b50:	7f c0 f0 50 	subf    r30,r0,r30
    5b54:	7f c9 f2 14 	add     r30,r9,r30
    if(tmp<rb_number)
    5b58:	57 de 04 3e 	clrlwi  r30,r30,16
    5b5c:	7f 83 f0 40 	cmplw   cr7,r3,r30

u32 DoReceiveULgrant_Tbsize(Regular_ULgrant receive_ulgrant)
{
    FIN(DoReceiveULgrant_Tbsize(u32 receive_ulgrant));
    u16 RIV=receive_ulgrant.RIV;//(receive_ulgrant>>16)&(u32)(My_Pow(2,13)-1);
    u16 mcs=receive_ulgrant.m_mcs;//20140725
    5b60:	57 bd a6 fe 	rlwinm  r29,r29,20,27,31
    u16 rb_number;
    SV_PTR_GET(mac_sv);
    rb_number=GetRbsize(BANDWIDTH);
    //tmp=My_Floor(RIV/rb_number)+RIV%rb_number;
    tmp=RIV/rb_number+RIV%rb_number;
    if(tmp<rb_number)
    5b64:	40 9d 00 64 	ble-    cr7,5bc8 <DoReceiveULgrant_Tbsize+0xb0>
        RB_length=RIV/rb_number+1;
    else
        //RB_length=rb_number-My_Floor(RIV/rb_number)+1;
        RB_length=rb_number-RIV/rb_number+1;//20140514modified by lhl float
    //???????????????? delay
	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
    5b68:	a1 7f 00 0c 	lhz     r11,12(r31)
	temp_frame=SV(recv_frame).frameNo;
	SV(recv_frame).subframeNo=0;//
    5b6c:	38 00 00 00 	li      r0,0
    SV_PTR_GET(mac_sv);
    rb_number=GetRbsize(BANDWIDTH);
    //tmp=My_Floor(RIV/rb_number)+RIV%rb_number;
    tmp=RIV/rb_number+RIV%rb_number;
    if(tmp<rb_number)
        RB_length=RIV/rb_number+1;
    5b70:	39 29 00 01 	addi    r9,r9,1
        //RB_length=rb_number-My_Floor(RIV/rb_number)+1;
        RB_length=rb_number-RIV/rb_number+1;//20140514modified by lhl float
    //???????????????? delay
	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
	temp_frame=SV(recv_frame).frameNo;
	SV(recv_frame).subframeNo=0;//
    5b74:	b0 1f 00 0c 	sth     r0,12(r31)
	if( (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME2)//2
	{
		SV(ue_schedule_frame.frameNo)=temp_frame;
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
	}
	else if( (SCHEDULE_ADVANCE+temp_subframe)>UL_SUBFRAME2 && (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME7)
    5b78:	39 4b 00 01 	addi    r10,r11,1
    5b7c:	2b 8a 00 04 	cmplwi  cr7,r10,4
    else
        //RB_length=rb_number-My_Floor(RIV/rb_number)+1;
        RB_length=rb_number-RIV/rb_number+1;//20140514modified by lhl float
    //???????????????? delay
	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
	temp_frame=SV(recv_frame).frameNo;
    5b80:	a1 5f 00 0a 	lhz     r10,10(r31)
	SV(recv_frame).subframeNo=0;//
	SV(recv_frame).frameNo=0;
    5b84:	b0 1f 00 0a 	sth     r0,10(r31)
	if( (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME2)//2
	{
		SV(ue_schedule_frame.frameNo)=temp_frame;
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
	}
	else if( (SCHEDULE_ADVANCE+temp_subframe)>UL_SUBFRAME2 && (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME7)
    5b88:	41 9d 00 6c 	bgt-    cr7,5bf4 <DoReceiveULgrant_Tbsize+0xdc>
	//27
	{
		SV(ue_schedule_frame.frameNo)=temp_frame;
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
    5b8c:	38 00 00 07 	li      r0,7
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
	}
	else if( (SCHEDULE_ADVANCE+temp_subframe)>UL_SUBFRAME2 && (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME7)
	//27
	{
		SV(ue_schedule_frame.frameNo)=temp_frame;
    5b90:	b1 5f 00 0e 	sth     r10,14(r31)
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
    5b94:	b0 1f 00 10 	sth     r0,16(r31)
	else//
	{
		//fsm_printf("[UE MAC][DoReceiveULgrant_Tbsize]error\n");
		FRET(0);
	}
    FRET(TransportBlockSizeTable[RB_length-1][mcs]);
    5b98:	39 29 ff ff 	addi    r9,r9,-1
    5b9c:	1d 29 00 1b 	mulli   r9,r9,27
    5ba0:	7f a9 ea 14 	add     r29,r9,r29
    5ba4:	3d 20 00 00 	lis     r9,0
    5ba8:	57 bd 10 3a 	rlwinm  r29,r29,2,0,29
    5bac:	39 29 01 48 	addi    r9,r9,328
    5bb0:	7c 69 e8 2e 	lwzx    r3,r9,r29
}
    5bb4:	80 01 00 24 	lwz     r0,36(r1)
    5bb8:	bb a1 00 14 	lmw     r29,20(r1)
    5bbc:	38 21 00 20 	addi    r1,r1,32
    5bc0:	7c 08 03 a6 	mtlr    r0
    5bc4:	4e 80 00 20 	blr
        RB_length=RIV/rb_number+1;
    else
        //RB_length=rb_number-My_Floor(RIV/rb_number)+1;
        RB_length=rb_number-RIV/rb_number+1;//20140514modified by lhl float
    //???????????????? delay
	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
    5bc8:	a1 7f 00 0c 	lhz     r11,12(r31)
    tmp=RIV/rb_number+RIV%rb_number;
    if(tmp<rb_number)
        RB_length=RIV/rb_number+1;
    else
        //RB_length=rb_number-My_Floor(RIV/rb_number)+1;
        RB_length=rb_number-RIV/rb_number+1;//20140514modified by lhl float
    5bcc:	38 63 00 01 	addi    r3,r3,1
    //???????????????? delay
	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
	temp_frame=SV(recv_frame).frameNo;
	SV(recv_frame).subframeNo=0;//
    5bd0:	38 00 00 00 	li      r0,0
	if( (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME2)//2
	{
		SV(ue_schedule_frame.frameNo)=temp_frame;
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
	}
	else if( (SCHEDULE_ADVANCE+temp_subframe)>UL_SUBFRAME2 && (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME7)
    5bd4:	39 4b 00 01 	addi    r10,r11,1
        //RB_length=rb_number-My_Floor(RIV/rb_number)+1;
        RB_length=rb_number-RIV/rb_number+1;//20140514modified by lhl float
    //???????????????? delay
	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
	temp_frame=SV(recv_frame).frameNo;
	SV(recv_frame).subframeNo=0;//
    5bd8:	b0 1f 00 0c 	sth     r0,12(r31)
	if( (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME2)//2
	{
		SV(ue_schedule_frame.frameNo)=temp_frame;
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
	}
	else if( (SCHEDULE_ADVANCE+temp_subframe)>UL_SUBFRAME2 && (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME7)
    5bdc:	2b 8a 00 04 	cmplwi  cr7,r10,4
    tmp=RIV/rb_number+RIV%rb_number;
    if(tmp<rb_number)
        RB_length=RIV/rb_number+1;
    else
        //RB_length=rb_number-My_Floor(RIV/rb_number)+1;
        RB_length=rb_number-RIV/rb_number+1;//20140514modified by lhl float
    5be0:	7d 29 18 50 	subf    r9,r9,r3
    //???????????????? delay
	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
	temp_frame=SV(recv_frame).frameNo;
    5be4:	a1 5f 00 0a 	lhz     r10,10(r31)
    tmp=RIV/rb_number+RIV%rb_number;
    if(tmp<rb_number)
        RB_length=RIV/rb_number+1;
    else
        //RB_length=rb_number-My_Floor(RIV/rb_number)+1;
        RB_length=rb_number-RIV/rb_number+1;//20140514modified by lhl float
    5be8:	55 29 04 3e 	clrlwi  r9,r9,16
    //???????????????? delay
	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
	temp_frame=SV(recv_frame).frameNo;
	SV(recv_frame).subframeNo=0;//
	SV(recv_frame).frameNo=0;
    5bec:	b0 1f 00 0a 	sth     r0,10(r31)
	if( (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME2)//2
	{
		SV(ue_schedule_frame.frameNo)=temp_frame;
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
	}
	else if( (SCHEDULE_ADVANCE+temp_subframe)>UL_SUBFRAME2 && (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME7)
    5bf0:	40 bd ff 9c 	ble-    cr7,5b8c <DoReceiveULgrant_Tbsize+0x74>
	//27
	{
		SV(ue_schedule_frame.frameNo)=temp_frame;
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
	}
	else if( (SCHEDULE_ADVANCE+temp_subframe)>UL_SUBFRAME7 && (SCHEDULE_ADVANCE+temp_subframe)<=9)
    5bf4:	38 0b ff fc 	addi    r0,r11,-4
    5bf8:	2b 80 00 01 	cmplwi  cr7,r0,1
    5bfc:	40 9d 00 34 	ble-    cr7,5c30 <DoReceiveULgrant_Tbsize+0x118>
    //???????????????? delay
	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
	temp_frame=SV(recv_frame).frameNo;
	SV(recv_frame).subframeNo=0;//
	SV(recv_frame).frameNo=0;
	if( (SCHEDULE_ADVANCE+temp_subframe)<=UL_SUBFRAME2)//2
    5c00:	39 6b 00 04 	addi    r11,r11,4
	//2
	{
		SV(ue_schedule_frame.frameNo)=temp_frame+1;
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
	}
	else if( (SCHEDULE_ADVANCE+temp_subframe)>9 &&  (SCHEDULE_ADVANCE+temp_subframe)%10<=2)
    5c04:	2f 8b 00 09 	cmpwi   cr7,r11,9
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
	}
	else//
	{
		//fsm_printf("[UE MAC][DoReceiveULgrant_Tbsize]error\n");
		FRET(0);
    5c08:	38 60 00 00 	li      r3,0
	//2
	{
		SV(ue_schedule_frame.frameNo)=temp_frame+1;
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
	}
	else if( (SCHEDULE_ADVANCE+temp_subframe)>9 &&  (SCHEDULE_ADVANCE+temp_subframe)%10<=2)
    5c0c:	40 bd ff a8 	ble-    cr7,5bb4 <DoReceiveULgrant_Tbsize+0x9c>
    5c10:	3c 00 66 66 	lis     r0,26214
    5c14:	60 00 66 67 	ori     r0,r0,26215
    5c18:	7c 0b 00 96 	mulhw   r0,r11,r0
    5c1c:	54 00 f0 be 	rlwinm  r0,r0,30,2,31
    5c20:	1c 00 00 0a 	mulli   r0,r0,10
    5c24:	7d 60 58 50 	subf    r11,r0,r11
    5c28:	2f 8b 00 02 	cmpwi   cr7,r11,2
    5c2c:	41 bd ff 88 	bgt-    cr7,5bb4 <DoReceiveULgrant_Tbsize+0x9c>
	//2
	{
		SV(ue_schedule_frame.frameNo)=temp_frame+1;
    5c30:	39 4a 00 01 	addi    r10,r10,1
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
    5c34:	38 00 00 02 	li      r0,2
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
	}
	else if( (SCHEDULE_ADVANCE+temp_subframe)>9 &&  (SCHEDULE_ADVANCE+temp_subframe)%10<=2)
	//2
	{
		SV(ue_schedule_frame.frameNo)=temp_frame+1;
    5c38:	b1 5f 00 0e 	sth     r10,14(r31)
		SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
    5c3c:	b0 1f 00 10 	sth     r0,16(r31)
    5c40:	4b ff ff 58 	b       5b98 <DoReceiveULgrant_Tbsize+0x80>

00005c44 <My_Pow>:
{
	int i;
	FIN(My_Pow(u32 num,u32 n));
	int powint=1;	

	for(i=1;i<=n;i++)
    5c44:	2c 04 00 00 	cmpwi   r4,0
->Output:numn
->Special:
*******************************
*/
u32 My_Pow(u32 num,u32 n)//numnn
{
    5c48:	7c 6b 1b 78 	mr      r11,r3
	int i;
	FIN(My_Pow(u32 num,u32 n));
	int powint=1;	

	for(i=1;i<=n;i++)
    5c4c:	38 60 00 01 	li      r3,1
    5c50:	4d 82 00 20 	beqlr   
    5c54:	38 00 00 01 	li      r0,1
    5c58:	39 20 00 01 	li      r9,1
    5c5c:	39 29 00 01 	addi    r9,r9,1
    5c60:	7f 84 48 40 	cmplw   cr7,r4,r9
		powint*=num;
    5c64:	7c 00 59 d6 	mullw   r0,r0,r11
{
	int i;
	FIN(My_Pow(u32 num,u32 n));
	int powint=1;	

	for(i=1;i<=n;i++)
    5c68:	40 9c ff f4 	bge+    cr7,5c5c <My_Pow+0x18>
    5c6c:	7c 03 03 78 	mr      r3,r0
		powint*=num;
	FRET(powint);
}
    5c70:	4e 80 00 20 	blr

00005c74 <My_Log2>:
	u32 ret;
	FIN(My_Log2(u32 rb));

	//double ret;
	ret=0;
	switch(rb)//20140514modified by lhl float
    5c74:	2f 83 00 19 	cmpwi   cr7,r3,25
->Output:log2(rb)
->Special:
*******************************
*/
u32 My_Log2(u32 rb)
{
    5c78:	7c 08 02 a6 	mflr    r0
    5c7c:	94 21 ff f0 	stwu    r1,-16(r1)
    5c80:	90 01 00 14 	stw     r0,20(r1)
    5c84:	7c 60 1b 78 	mr      r0,r3
	ret=0;
	switch(rb)//20140514modified by lhl float
	{
		case 6   : ret=4392 ;break;
		case 15  : ret=6907;break;
		case 25  : ret=8344;break;
    5c88:	38 60 20 98 	li      r3,8344
	u32 ret;
	FIN(My_Log2(u32 rb));

	//double ret;
	ret=0;
	switch(rb)//20140514modified by lhl float
    5c8c:	41 9e 00 34 	beq-    cr7,5cc0 <My_Log2+0x4c>
    5c90:	2b 80 00 19 	cmplwi  cr7,r0,25
    5c94:	40 9d 00 3c 	ble-    cr7,5cd0 <My_Log2+0x5c>
    5c98:	2f 80 00 4b 	cmpwi   cr7,r0,75
	{
		case 6   : ret=4392 ;break;
		case 15  : ret=6907;break;
		case 25  : ret=8344;break;
		case 75  : ret=11477;break;
    5c9c:	38 60 2c d5 	li      r3,11477
	u32 ret;
	FIN(My_Log2(u32 rb));

	//double ret;
	ret=0;
	switch(rb)//20140514modified by lhl float
    5ca0:	41 9e 00 20 	beq-    cr7,5cc0 <My_Log2+0x4c>
    5ca4:	2f 80 00 64 	cmpwi   cr7,r0,100
	{
		case 6   : ret=4392 ;break;
		case 15  : ret=6907;break;
		case 25  : ret=8344;break;
		case 75  : ret=11477;break;
		case 100 : ret=12302;break;
    5ca8:	38 60 30 0e 	li      r3,12302
	u32 ret;
	FIN(My_Log2(u32 rb));

	//double ret;
	ret=0;
	switch(rb)//20140514modified by lhl float
    5cac:	41 9e 00 14 	beq-    cr7,5cc0 <My_Log2+0x4c>
		case 6   : ret=4392 ;break;
		case 15  : ret=6907;break;
		case 25  : ret=8344;break;
		case 75  : ret=11477;break;
		case 100 : ret=12302;break;
		default  :fsm_printf("[UEMAC][my_log2]RB number error ");break;
    5cb0:	3c 60 00 00 	lis     r3,0
    5cb4:	38 63 01 00 	addi    r3,r3,256
    5cb8:	48 00 00 01 	bl      5cb8 <My_Log2+0x44>
{
	u32 ret;
	FIN(My_Log2(u32 rb));

	//double ret;
	ret=0;
    5cbc:	38 60 00 00 	li      r3,0
		case 75  : ret=11477;break;
		case 100 : ret=12302;break;
		default  :fsm_printf("[UEMAC][my_log2]RB number error ");break;
	}
	FRET(ret);
}//2
    5cc0:	80 01 00 14 	lwz     r0,20(r1)
    5cc4:	38 21 00 10 	addi    r1,r1,16
    5cc8:	7c 08 03 a6 	mtlr    r0
    5ccc:	4e 80 00 20 	blr
	u32 ret;
	FIN(My_Log2(u32 rb));

	//double ret;
	ret=0;
	switch(rb)//20140514modified by lhl float
    5cd0:	2f 80 00 06 	cmpwi   cr7,r0,6
	{
		case 6   : ret=4392 ;break;
    5cd4:	38 60 11 28 	li      r3,4392
	u32 ret;
	FIN(My_Log2(u32 rb));

	//double ret;
	ret=0;
	switch(rb)//20140514modified by lhl float
    5cd8:	41 be ff e8 	beq-    cr7,5cc0 <My_Log2+0x4c>
    5cdc:	2f 80 00 0f 	cmpwi   cr7,r0,15
	{
		case 6   : ret=4392 ;break;
		case 15  : ret=6907;break;
    5ce0:	38 60 1a fb 	li      r3,6907
	u32 ret;
	FIN(My_Log2(u32 rb));

	//double ret;
	ret=0;
	switch(rb)//20140514modified by lhl float
    5ce4:	41 be ff dc 	beq-    cr7,5cc0 <My_Log2+0x4c>
		case 6   : ret=4392 ;break;
		case 15  : ret=6907;break;
		case 25  : ret=8344;break;
		case 75  : ret=11477;break;
		case 100 : ret=12302;break;
		default  :fsm_printf("[UEMAC][my_log2]RB number error ");break;
    5ce8:	3c 60 00 00 	lis     r3,0
    5cec:	38 63 01 00 	addi    r3,r3,256
    5cf0:	48 00 00 01 	bl      5cf0 <My_Log2+0x7c>
{
	u32 ret;
	FIN(My_Log2(u32 rb));

	//double ret;
	ret=0;
    5cf4:	38 60 00 00 	li      r3,0
    5cf8:	4b ff ff c8 	b       5cc0 <My_Log2+0x4c>

00005cfc <DoReceiveRARULgrant_Tbsize>:
->Output:
->Special:
*******************************
*/
u32 DoReceiveRARULgrant_Tbsize(RAR_ULgrant *receive_rar_ulgrant)
{
    5cfc:	94 21 ff d0 	stwu    r1,-48(r1)
    5d00:	7c 08 02 a6 	mflr    r0
    5d04:	bf 01 00 10 	stmw    r24,16(r1)
    5d08:	7c 7f 1b 78 	mr      r31,r3
    5d0c:	90 01 00 34 	stw     r0,52(r1)
	u16 rb_number;
	u16 temp_log;

	FIN(DoReceiveRARULgrant_Tbsize(int receive_rar_ulgrant));
	SV_PTR_GET(mac_sv);
    5d10:	48 00 00 01 	bl      5d10 <DoReceiveRARULgrant_Tbsize+0x14>
    5d14:	7c 7d 1b 78 	mr      r29,r3
	u8 mcs=receive_rar_ulgrant->m_mcs;//20140725
    5d18:	89 3f 00 01 	lbz     r9,1(r31)
	u16 tmp=0;
	u16 RB_length=0;
	u16 temp_subframe;
    	u16 temp_frame; 
		
	rb_number=GetRbsize(BANDWIDTH);
    5d1c:	38 60 00 14 	li      r3,20
	u16 temp_log;

	FIN(DoReceiveRARULgrant_Tbsize(int receive_rar_ulgrant));
	SV_PTR_GET(mac_sv);
	u8 mcs=receive_rar_ulgrant->m_mcs;//20140725
	bool hopping=receive_rar_ulgrant->m_hoppingflag;
    5d20:	88 1f 00 00 	lbz     r0,0(r31)
	u16 rb_assignment=receive_rar_ulgrant->rb_assignment;//20140725
    5d24:	55 3b d9 7e 	rlwinm  r27,r9,27,5,31
	bool ulDelay=receive_rar_ulgrant->m_ulDelay;
    5d28:	8b 3f 00 02 	lbz     r25,2(r31)

	FIN(DoReceiveRARULgrant_Tbsize(int receive_rar_ulgrant));
	SV_PTR_GET(mac_sv);
	u8 mcs=receive_rar_ulgrant->m_mcs;//20140725
	bool hopping=receive_rar_ulgrant->m_hoppingflag;
	u16 rb_assignment=receive_rar_ulgrant->rb_assignment;//20140725
    5d2c:	54 0b 1d b8 	rlwinm  r11,r0,3,22,28
	u16 rb_number;
	u16 temp_log;

	FIN(DoReceiveRARULgrant_Tbsize(int receive_rar_ulgrant));
	SV_PTR_GET(mac_sv);
	u8 mcs=receive_rar_ulgrant->m_mcs;//20140725
    5d30:	55 3a ff 3e 	rlwinm  r26,r9,31,28,31
	bool hopping=receive_rar_ulgrant->m_hoppingflag;
    5d34:	54 1f c9 fe 	rlwinm  r31,r0,25,7,31
	u16 rb_assignment=receive_rar_ulgrant->rb_assignment;//20140725
    5d38:	7f 7b 5b 78 	or      r27,r27,r11
	u16 tmp=0;
	u16 RB_length=0;
	u16 temp_subframe;
    	u16 temp_frame; 
		
	rb_number=GetRbsize(BANDWIDTH);
    5d3c:	48 00 00 01 	bl      5d3c <DoReceiveRARULgrant_Tbsize+0x40>
    5d40:	54 7c 04 3e 	clrlwi  r28,r3,16
	if(rb_number<=44)
    5d44:	2b 9c 00 2c 	cmplwi  cr7,r28,44
	FIN(DoReceiveRARULgrant_Tbsize(int receive_rar_ulgrant));
	SV_PTR_GET(mac_sv);
	u8 mcs=receive_rar_ulgrant->m_mcs;//20140725
	bool hopping=receive_rar_ulgrant->m_hoppingflag;
	u16 rb_assignment=receive_rar_ulgrant->rb_assignment;//20140725
	bool ulDelay=receive_rar_ulgrant->m_ulDelay;
    5d48:	57 39 df fe 	rlwinm  r25,r25,27,31,31
	u16 RB_length=0;
	u16 temp_subframe;
    	u16 temp_frame; 
		
	rb_number=GetRbsize(BANDWIDTH);
	if(rb_number<=44)
    5d4c:	40 9d 01 b8 	ble-    cr7,5f04 <DoReceiveRARULgrant_Tbsize+0x208>
		positon=temp_log/1000+1;
		RAR_RIV=rb_assignment&(int)(My_Pow(2,positon)-1);
	}
	else
	{
		if((hopping==true)&&(rb_number>49))
    5d50:	2f 9f 00 00 	cmpwi   cr7,r31,0
    5d54:	40 9e 00 dc 	bne-    cr7,5e30 <DoReceiveRARULgrant_Tbsize+0x134>
			ulhopping_num=2;
		else if((hopping==true)&&(rb_number<=49))
			ulhopping_num=1;
		if(hopping==false)
			ulhopping_num=0;
		positon=((My_Log2(rb_number))/1000+1)-10;
    5d58:	7f 83 e3 78 	mr      r3,r28
    5d5c:	48 00 00 01 	bl      5d5c <DoReceiveRARULgrant_Tbsize+0x60>
		temp=(rb_assignment>>(10-ulhopping_num))&(int)(My_Pow(2,ulhopping_num)-1);
    5d60:	3b c0 00 0a 	li      r30,10
			ulhopping_num=2;
		else if((hopping==true)&&(rb_number<=49))
			ulhopping_num=1;
		if(hopping==false)
			ulhopping_num=0;
		positon=((My_Log2(rb_number))/1000+1)-10;
    5d64:	38 00 00 00 	li      r0,0
		temp=(rb_assignment>>(10-ulhopping_num))&(int)(My_Pow(2,ulhopping_num)-1);
    5d68:	39 20 00 01 	li      r9,1
    5d6c:	39 60 00 01 	li      r11,1
{
	int i;
	FIN(My_Pow(u32 num,u32 n));
	int powint=1;	

	for(i=1;i<=n;i++)
    5d70:	39 29 00 01 	addi    r9,r9,1
    5d74:	7f 89 f0 40 	cmplw   cr7,r9,r30
		powint*=num;
    5d78:	55 6b 08 3c 	rlwinm  r11,r11,1,0,30
{
	int i;
	FIN(My_Pow(u32 num,u32 n));
	int powint=1;	

	for(i=1;i<=n;i++)
    5d7c:	40 9d ff f4 	ble+    cr7,5d70 <DoReceiveRARULgrant_Tbsize+0x74>
    5d80:	39 6b ff ff 	addi    r11,r11,-1
    5d84:	7d 6b 07 34 	extsh   r11,r11
		if(hopping==false)
			ulhopping_num=0;
		positon=((My_Log2(rb_number))/1000+1)-10;
		temp=(rb_assignment>>(10-ulhopping_num))&(int)(My_Pow(2,ulhopping_num)-1);
		temp_move=rb_assignment&(int)(My_Pow(2,10-ulhopping_num)-1);
		RAR_RIV=temp_move | (temp<<(10-ulhopping_num+positon));//20141112 LHL
    5d88:	7d 7b d8 38 	and     r27,r11,r27
    5d8c:	7c 1b db 78 	or      r27,r0,r27
    5d90:	57 7b 04 3e 	clrlwi  r27,r27,16
    5d94:	7d 3b e3 96 	divwu   r9,r27,r28
    5d98:	7c 09 e1 d6 	mullw   r0,r9,r28
    5d9c:	7c 00 d8 50 	subf    r0,r0,r27
    5da0:	54 00 04 3e 	clrlwi  r0,r0,16
		//RAR_RIV=temp_move | (temp<<(10-ulhopping_num-positon));
	}
	//tmp=My_Floor(RAR_RIV/rb_number)+RAR_RIV%rb_number;
	tmp=RAR_RIV/rb_number+RAR_RIV%rb_number;//20140514modified by lhl float
    5da4:	55 29 04 3e 	clrlwi  r9,r9,16
    5da8:	7c 09 02 14 	add     r0,r9,r0
	if(tmp<rb_number)
    5dac:	54 00 04 3e 	clrlwi  r0,r0,16
    5db0:	7f 9c 00 40 	cmplw   cr7,r28,r0
    5db4:	40 9d 01 40 	ble-    cr7,5ef4 <DoReceiveRARULgrant_Tbsize+0x1f8>
		//RB_length=My_Floor(RAR_RIV/rb_number)+1;//20140514modified by lhl float
		RB_length=RAR_RIV/rb_number+1;//rb_lengthLCRB
    5db8:	39 29 00 01 	addi    r9,r9,1
    5dbc:	55 2b 04 3e 	clrlwi  r11,r9,16

	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
	temp_frame=SV(recv_frame).frameNo;
	SV(recv_frame).subframeNo=0;//
	SV(recv_frame).frameNo=0;
	if(ulDelay == true)//?????????????????????????????,delay
    5dc0:	2f 99 00 00 	cmpwi   cr7,r25,0
	else
		RB_length=rb_number-RAR_RIV/rb_number+1;
	//temp_subframe=SV(sys_frame.subframeNo);
	//temp_frame=SV(sys_frame.frameNo);

	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
    5dc4:	a1 3d 00 0c 	lhz     r9,12(r29)
	temp_frame=SV(recv_frame).frameNo;
	SV(recv_frame).subframeNo=0;//
    5dc8:	38 00 00 00 	li      r0,0
		RB_length=rb_number-RAR_RIV/rb_number+1;
	//temp_subframe=SV(sys_frame.subframeNo);
	//temp_frame=SV(sys_frame.frameNo);

	temp_subframe=SV(recv_frame).subframeNo;//ULGRNT
	temp_frame=SV(recv_frame).frameNo;
    5dcc:	a1 5d 00 0a 	lhz     r10,10(r29)
	SV(recv_frame).subframeNo=0;//
    5dd0:	b0 1d 00 0c 	sth     r0,12(r29)
	SV(recv_frame).frameNo=0;
    5dd4:	b0 1d 00 0a 	sth     r0,10(r29)
	if(ulDelay == true)//?????????????????????????????,delay
    5dd8:	41 9e 00 c8 	beq-    cr7,5ea0 <DoReceiveRARULgrant_Tbsize+0x1a4>
	{
		if(temp_subframe>=0 && temp_subframe<UL_SUBFRAME2)//0-2
    5ddc:	2b 89 00 01 	cmplwi  cr7,r9,1
    5de0:	40 9d 00 28 	ble-    cr7,5e08 <DoReceiveRARULgrant_Tbsize+0x10c>
		{
			SV(ue_schedule_frame.frameNo)=temp_frame;
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
		}
		else if(temp_subframe>=UL_SUBFRAME2 && temp_subframe<UL_SUBFRAME7)//27
    5de4:	38 09 ff fe 	addi    r0,r9,-2
    5de8:	54 00 04 3e 	clrlwi  r0,r0,16
    5dec:	2b 80 00 04 	cmplwi  cr7,r0,4
    5df0:	40 9d 00 d8 	ble-    cr7,5ec8 <DoReceiveRARULgrant_Tbsize+0x1cc>
		{
			SV(ue_schedule_frame.frameNo)=temp_frame+1;
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
		}
		else if(temp_subframe>=UL_SUBFRAME7 && temp_subframe<=9)//79
    5df4:	39 29 ff f9 	addi    r9,r9,-7
    5df8:	55 29 04 3e 	clrlwi  r9,r9,16
    5dfc:	2b 89 00 02 	cmplwi  cr7,r9,2
    5e00:	41 9d 00 14 	bgt-    cr7,5e14 <DoReceiveRARULgrant_Tbsize+0x118>
		{
			SV(ue_schedule_frame.frameNo)=temp_frame+1;
    5e04:	39 4a 00 01 	addi    r10,r10,1
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
    5e08:	38 00 00 07 	li      r0,7
			SV(ue_schedule_frame.frameNo)=temp_frame+1;
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
		}
		else if(temp_subframe>=UL_SUBFRAME7 && temp_subframe<=9)//79
		{
			SV(ue_schedule_frame.frameNo)=temp_frame+1;
    5e0c:	b1 5d 00 0e 	sth     r10,14(r29)
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
    5e10:	b0 1d 00 10 	sth     r0,16(r29)
			SV(ue_schedule_frame.frameNo)=temp_frame+1;
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
		}
	}
	FRET(SUB_CARRIER*OFDM*mcs*RB_length);
}
    5e14:	80 01 00 34 	lwz     r0,52(r1)
		{
			SV(ue_schedule_frame.frameNo)=temp_frame+1;
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
		}
	}
	FRET(SUB_CARRIER*OFDM*mcs*RB_length);
    5e18:	1c 7a 00 54 	mulli   r3,r26,84
}
    5e1c:	bb 01 00 10 	lmw     r24,16(r1)
    5e20:	7c 08 03 a6 	mtlr    r0
    5e24:	7c 63 59 d6 	mullw   r3,r3,r11
    5e28:	38 21 00 30 	addi    r1,r1,48
    5e2c:	4e 80 00 20 	blr
		positon=temp_log/1000+1;
		RAR_RIV=rb_assignment&(int)(My_Pow(2,positon)-1);
	}
	else
	{
		if((hopping==true)&&(rb_number>49))
    5e30:	2b 9c 00 31 	cmplwi  cr7,r28,49
    5e34:	41 9d 01 28 	bgt-    cr7,5f5c <DoReceiveRARULgrant_Tbsize+0x260>
    5e38:	3b 00 00 09 	li      r24,9
    5e3c:	3b c0 00 09 	li      r30,9
			ulhopping_num=2;
		else if((hopping==true)&&(rb_number<=49))
			ulhopping_num=1;
    5e40:	3b e0 00 01 	li      r31,1
		if(hopping==false)
			ulhopping_num=0;
		positon=((My_Log2(rb_number))/1000+1)-10;
    5e44:	7f 83 e3 78 	mr      r3,r28
    5e48:	48 00 00 01 	bl      5e48 <DoReceiveRARULgrant_Tbsize+0x14c>
    5e4c:	3c 00 10 62 	lis     r0,4194
    5e50:	60 00 4d d3 	ori     r0,r0,19923
    5e54:	7d 43 00 16 	mulhwu  r10,r3,r0
		temp=(rb_assignment>>(10-ulhopping_num))&(int)(My_Pow(2,ulhopping_num)-1);
    5e58:	39 20 00 01 	li      r9,1
			ulhopping_num=2;
		else if((hopping==true)&&(rb_number<=49))
			ulhopping_num=1;
		if(hopping==false)
			ulhopping_num=0;
		positon=((My_Log2(rb_number))/1000+1)-10;
    5e5c:	55 4a d1 be 	rlwinm  r10,r10,26,6,31
    5e60:	39 4a ff f7 	addi    r10,r10,-9
		temp=(rb_assignment>>(10-ulhopping_num))&(int)(My_Pow(2,ulhopping_num)-1);
    5e64:	7f 60 c6 30 	sraw    r0,r27,r24
			ulhopping_num=2;
		else if((hopping==true)&&(rb_number<=49))
			ulhopping_num=1;
		if(hopping==false)
			ulhopping_num=0;
		positon=((My_Log2(rb_number))/1000+1)-10;
    5e68:	55 4a 04 3e 	clrlwi  r10,r10,16
		temp=(rb_assignment>>(10-ulhopping_num))&(int)(My_Pow(2,ulhopping_num)-1);
    5e6c:	39 60 00 01 	li      r11,1
{
	int i;
	FIN(My_Pow(u32 num,u32 n));
	int powint=1;	

	for(i=1;i<=n;i++)
    5e70:	39 29 00 01 	addi    r9,r9,1
    5e74:	7f 9f 48 40 	cmplw   cr7,r31,r9
		powint*=num;
    5e78:	55 6b 08 3c 	rlwinm  r11,r11,1,0,30
{
	int i;
	FIN(My_Pow(u32 num,u32 n));
	int powint=1;	

	for(i=1;i<=n;i++)
    5e7c:	40 9c ff f4 	bge+    cr7,5e70 <DoReceiveRARULgrant_Tbsize+0x174>
    5e80:	39 6b ff ff 	addi    r11,r11,-1
    5e84:	23 ff 00 0a 	subfic  r31,r31,10
    5e88:	7d 60 00 38 	and     r0,r11,r0
    5e8c:	7f ff 52 14 	add     r31,r31,r10
    5e90:	54 00 04 3e 	clrlwi  r0,r0,16
    5e94:	7c 00 f8 30 	slw     r0,r0,r31
    5e98:	7c 00 07 34 	extsh   r0,r0
    5e9c:	4b ff fe cc 	b       5d68 <DoReceiveRARULgrant_Tbsize+0x6c>
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
		}
	}
	else
	{
		if(temp_subframe>=0 && temp_subframe<UL_SUBFRAME2)//0-2
    5ea0:	2b 89 00 01 	cmplwi  cr7,r9,1
    5ea4:	40 9d 00 28 	ble-    cr7,5ecc <DoReceiveRARULgrant_Tbsize+0x1d0>
		{
			SV(ue_schedule_frame.frameNo)=temp_frame;
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
		}
		else if(temp_subframe>=UL_SUBFRAME2 && temp_subframe<UL_SUBFRAME7)//27
    5ea8:	38 09 ff fe 	addi    r0,r9,-2
    5eac:	54 00 04 3e 	clrlwi  r0,r0,16
    5eb0:	2b 80 00 04 	cmplwi  cr7,r0,4
    5eb4:	40 bd ff 54 	ble-    cr7,5e08 <DoReceiveRARULgrant_Tbsize+0x10c>
		{
			SV(ue_schedule_frame.frameNo)=temp_frame;
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
		}
		else if(temp_subframe>=UL_SUBFRAME7 && temp_subframe<=9)//79
    5eb8:	39 29 ff f9 	addi    r9,r9,-7
    5ebc:	55 29 04 3e 	clrlwi  r9,r9,16
    5ec0:	2b 89 00 02 	cmplwi  cr7,r9,2
    5ec4:	41 bd ff 50 	bgt-    cr7,5e14 <DoReceiveRARULgrant_Tbsize+0x118>
		{
			SV(ue_schedule_frame.frameNo)=temp_frame+1;
    5ec8:	39 4a 00 01 	addi    r10,r10,1
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
    5ecc:	38 00 00 02 	li      r0,2
			SV(ue_schedule_frame.frameNo)=temp_frame;
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
		}
		else if(temp_subframe>=UL_SUBFRAME7 && temp_subframe<=9)//79
		{
			SV(ue_schedule_frame.frameNo)=temp_frame+1;
    5ed0:	b1 5d 00 0e 	sth     r10,14(r29)
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
		}
	}
	FRET(SUB_CARRIER*OFDM*mcs*RB_length);
    5ed4:	1c 7a 00 54 	mulli   r3,r26,84
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME7;
		}
		else if(temp_subframe>=UL_SUBFRAME7 && temp_subframe<=9)//79
		{
			SV(ue_schedule_frame.frameNo)=temp_frame+1;
			SV(ue_schedule_frame.subframeNo)=UL_SUBFRAME2;
    5ed8:	b0 1d 00 10 	sth     r0,16(r29)
		}
	}
	FRET(SUB_CARRIER*OFDM*mcs*RB_length);
}
    5edc:	7c 63 59 d6 	mullw   r3,r3,r11
    5ee0:	80 01 00 34 	lwz     r0,52(r1)
    5ee4:	bb 01 00 10 	lmw     r24,16(r1)
    5ee8:	38 21 00 30 	addi    r1,r1,48
    5eec:	7c 08 03 a6 	mtlr    r0
    5ef0:	4e 80 00 20 	blr
	tmp=RAR_RIV/rb_number+RAR_RIV%rb_number;//20140514modified by lhl float
	if(tmp<rb_number)
		//RB_length=My_Floor(RAR_RIV/rb_number)+1;//20140514modified by lhl float
		RB_length=RAR_RIV/rb_number+1;//rb_lengthLCRB
	else
		RB_length=rb_number-RAR_RIV/rb_number+1;
    5ef4:	3b 9c 00 01 	addi    r28,r28,1
    5ef8:	7d 29 e0 50 	subf    r9,r9,r28
    5efc:	55 2b 04 3e 	clrlwi  r11,r9,16
    5f00:	4b ff fe c0 	b       5dc0 <DoReceiveRARULgrant_Tbsize+0xc4>
		
	rb_number=GetRbsize(BANDWIDTH);
	if(rb_number<=44)
	{
		//positon=My_Ceil(My_Log2(rb_number));//20140514modified by lhl float
		temp_log=My_Log2(rb_number);
    5f04:	7f 83 e3 78 	mr      r3,r28
    5f08:	48 00 00 01 	bl      5f08 <DoReceiveRARULgrant_Tbsize+0x20c>
		positon=temp_log/1000+1;
    5f0c:	3c 00 10 62 	lis     r0,4194
    5f10:	60 00 4d d3 	ori     r0,r0,19923
    5f14:	54 6b 04 3e 	clrlwi  r11,r3,16
    5f18:	7d 6b 00 16 	mulhwu  r11,r11,r0
		RAR_RIV=rb_assignment&(int)(My_Pow(2,positon)-1);
    5f1c:	39 20 00 01 	li      r9,1
	rb_number=GetRbsize(BANDWIDTH);
	if(rb_number<=44)
	{
		//positon=My_Ceil(My_Log2(rb_number));//20140514modified by lhl float
		temp_log=My_Log2(rb_number);
		positon=temp_log/1000+1;
    5f20:	55 6b d1 be 	rlwinm  r11,r11,26,6,31
		RAR_RIV=rb_assignment&(int)(My_Pow(2,positon)-1);
    5f24:	38 0b 00 01 	addi    r0,r11,1
    5f28:	39 60 00 01 	li      r11,1
{
	int i;
	FIN(My_Pow(u32 num,u32 n));
	int powint=1;	

	for(i=1;i<=n;i++)
    5f2c:	39 29 00 01 	addi    r9,r9,1
    5f30:	7f 80 48 40 	cmplw   cr7,r0,r9
		powint*=num;
    5f34:	55 6b 08 3c 	rlwinm  r11,r11,1,0,30
{
	int i;
	FIN(My_Pow(u32 num,u32 n));
	int powint=1;	

	for(i=1;i<=n;i++)
    5f38:	40 9c ff f4 	bge+    cr7,5f2c <DoReceiveRARULgrant_Tbsize+0x230>
    5f3c:	39 6b ff ff 	addi    r11,r11,-1
    5f40:	7d 6b 07 34 	extsh   r11,r11
    5f44:	7d 7b d8 38 	and     r27,r11,r27
    5f48:	7d 3b e3 96 	divwu   r9,r27,r28
    5f4c:	7c 09 e1 d6 	mullw   r0,r9,r28
    5f50:	7c 00 d8 50 	subf    r0,r0,r27
    5f54:	54 00 04 3e 	clrlwi  r0,r0,16
    5f58:	4b ff fe 4c 	b       5da4 <DoReceiveRARULgrant_Tbsize+0xa8>
		positon=temp_log/1000+1;
		RAR_RIV=rb_assignment&(int)(My_Pow(2,positon)-1);
	}
	else
	{
		if((hopping==true)&&(rb_number>49))
    5f5c:	3b 00 00 08 	li      r24,8
    5f60:	3b c0 00 08 	li      r30,8
			ulhopping_num=2;
    5f64:	3b e0 00 02 	li      r31,2
    5f68:	4b ff fe dc 	b       5e44 <DoReceiveRARULgrant_Tbsize+0x148>

00005f6c <ue_mac_sv_close>:
->output:
->Special:
*******************************
*/
static void ue_mac_sv_close()
{
    5f6c:	94 21 ff f0 	stwu    r1,-16(r1)
    5f70:	7c 08 02 a6 	mflr    r0
    5f74:	93 e1 00 0c 	stw     r31,12(r1)
    5f78:	90 01 00 14 	stw     r0,20(r1)
	FIN(ue_mac_sv_close());
	SV_PTR_GET(mac_sv);
    5f7c:	48 00 00 01 	bl      5f7c <ue_mac_sv_close+0x10>
    5f80:	7c 7f 1b 78 	mr      r31,r3
	if(SV(m_temp_cr) != NULL)
    5f84:	80 63 01 a0 	lwz     r3,416(r3)
    5f88:	2f 83 00 00 	cmpwi   cr7,r3,0
    5f8c:	41 9e 00 10 	beq-    cr7,5f9c <ue_mac_sv_close+0x30>
	{
		fsm_mem_free(SV(m_temp_cr));
    5f90:	48 00 00 01 	bl      5f90 <ue_mac_sv_close+0x24>
		SV(m_temp_cr) = NULL;
    5f94:	38 00 00 00 	li      r0,0
    5f98:	90 1f 01 a0 	stw     r0,416(r31)
	}
	Free_Uemac_Scheduler_Resource();
    5f9c:	48 00 00 01 	bl      5f9c <ue_mac_sv_close+0x30>
	if(SV(msg3_buf_ptr)!=NULL)
    5fa0:	80 7f 01 e4 	lwz     r3,484(r31)
    5fa4:	2f 83 00 00 	cmpwi   cr7,r3,0
    5fa8:	41 9e 00 10 	beq-    cr7,5fb8 <ue_mac_sv_close+0x4c>
	{
		fsm_pkt_destroy(SV(msg3_buf_ptr));
    5fac:	48 00 00 01 	bl      5fac <ue_mac_sv_close+0x40>
		SV(msg3_buf_ptr)=NULL;
    5fb0:	38 00 00 00 	li      r0,0
    5fb4:	90 1f 01 e4 	stw     r0,484(r31)
	}
	FOUT;
}
    5fb8:	80 01 00 14 	lwz     r0,20(r1)
    5fbc:	83 e1 00 0c 	lwz     r31,12(r1)
    5fc0:	38 21 00 10 	addi    r1,r1,16
    5fc4:	7c 08 03 a6 	mtlr    r0
    5fc8:	4e 80 00 20 	blr

00005fcc <StartWaitingForRaResponse>:
->output:
->Special:
*******************************
*/
static void StartWaitingForRaResponse()
{
    5fcc:	94 21 ff f0 	stwu    r1,-16(r1)
    5fd0:	7c 08 02 a6 	mflr    r0
    5fd4:	93 e1 00 0c 	stw     r31,12(r1)
    5fd8:	90 01 00 14 	stw     r0,20(r1)
	FIN(StartWaitingForRaResponse());
	SV_PTR_GET(mac_sv);
    5fdc:	48 00 00 01 	bl      5fdc <StartWaitingForRaResponse+0x10>
    5fe0:	7c 7f 1b 78 	mr      r31,r3
	//modified by HQ
	SV(WaitforRAresponseTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.raResponseWindowSize);
    5fe4:	80 03 00 cc 	lwz     r0,204(r3)
    5fe8:	90 03 01 90 	stw     r0,400(r3)
	// 1subframe=1ms=100 (10us)
	fsm_printf("[UEMAC][wait_raresponse]run here,start WRAtimer\n");//testing code
    5fec:	3c 60 00 00 	lis     r3,0
    5ff0:	38 63 00 00 	addi    r3,r3,0
    5ff4:	48 00 00 01 	bl      5ff4 <StartWaitingForRaResponse+0x28>
	SV(WaitforRAresponseTimer.timer_sign) = fsm_schedule_self(SV(WaitforRAresponseTimer.time_value)*100, WaitforRAresponse_Expire );
    5ff8:	80 7f 01 90 	lwz     r3,400(r31)
    5ffc:	38 80 00 18 	li      r4,24
    6000:	1c 63 00 64 	mulli   r3,r3,100
    6004:	48 00 00 01 	bl      6004 <StartWaitingForRaResponse+0x38>
	//set up waitRaResponse_timer // //fsm_schdule_self()int *  timer // 
	SV(WaitforRAresponseTimer.flag)=true;
    6008:	38 00 00 01 	li      r0,1
	SV_PTR_GET(mac_sv);
	//modified by HQ
	SV(WaitforRAresponseTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.raResponseWindowSize);
	// 1subframe=1ms=100 (10us)
	fsm_printf("[UEMAC][wait_raresponse]run here,start WRAtimer\n");//testing code
	SV(WaitforRAresponseTimer.timer_sign) = fsm_schedule_self(SV(WaitforRAresponseTimer.time_value)*100, WaitforRAresponse_Expire );
    600c:	90 7f 01 94 	stw     r3,404(r31)
	//set up waitRaResponse_timer // //fsm_schdule_self()int *  timer // 
	SV(WaitforRAresponseTimer.flag)=true;
    6010:	98 1f 01 98 	stb     r0,408(r31)
	FOUT;
}
    6014:	80 01 00 14 	lwz     r0,20(r1)
    6018:	83 e1 00 0c 	lwz     r31,12(r1)
    601c:	38 21 00 10 	addi    r1,r1,16
    6020:	7c 08 03 a6 	mtlr    r0
    6024:	4e 80 00 20 	blr

00006028 <SendRaPreamble>:
->output:
->Special:
*******************************
*/
static void SendRaPreamble(RACH_ConfigDedicated *randomaccess_info)
{
    6028:	94 21 ff f0 	stwu    r1,-16(r1)
    602c:	7c 08 02 a6 	mflr    r0
    6030:	93 e1 00 0c 	stw     r31,12(r1)
    6034:	7c 7f 1b 78 	mr      r31,r3
	FIN(SendRaPreamble());
	//modified by HQ
	fsm_printf("[UEMAC][sendrapreamble]run here,start send RAP \n");//testing code
    6038:	3c 60 00 00 	lis     r3,0
    603c:	38 63 00 34 	addi    r3,r3,52
->output:
->Special:
*******************************
*/
static void SendRaPreamble(RACH_ConfigDedicated *randomaccess_info)
{
    6040:	90 01 00 14 	stw     r0,20(r1)
	FIN(SendRaPreamble());
	//modified by HQ
	fsm_printf("[UEMAC][sendrapreamble]run here,start send RAP \n");//testing code
    6044:	48 00 00 01 	bl      6044 <SendRaPreamble+0x1c>
	//fsm_octets_print(randomaccess_info,sizeof(RACH_ConfigDedicated));// for test
	fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_Preamble_Indicate, (void*)randomaccess_info , sizeof(randomaccess_info));
    6048:	7f e5 fb 78 	mr      r5,r31
    604c:	38 80 00 25 	li      r4,37
    6050:	38 c0 00 04 	li      r6,4
    6054:	38 60 00 03 	li      r3,3
    6058:	48 00 00 01 	bl      6058 <SendRaPreamble+0x30>
	//send the information of random access to PHYadapter
	fsm_mem_free(randomaccess_info);//20140722 modified by lhl IOCTL
    605c:	7f e3 fb 78 	mr      r3,r31
    6060:	48 00 00 01 	bl      6060 <SendRaPreamble+0x38>
	FOUT;
 }
    6064:	80 01 00 14 	lwz     r0,20(r1)
    6068:	83 e1 00 0c 	lwz     r31,12(r1)
    606c:	38 21 00 10 	addi    r1,r1,16
    6070:	7c 08 03 a6 	mtlr    r0
    6074:	4e 80 00 20 	blr

00006078 <ioctrl_handler>:
->output:
->Special:
*******************************
*/
static void ioctrl_handler()
{
    6078:	94 21 ff e0 	stwu    r1,-32(r1)
    607c:	7c 08 02 a6 	mflr    r0
    6080:	bf c1 00 18 	stmw    r30,24(r1)
    6084:	90 01 00 24 	stw     r0,36(r1)
	UEPHY_TO_MAC_ULgrant *tempulgrant;
	u32 rar_failed_times;//201501
	u32 contention_failed_times;//201501
	FIN(ioctrl_handler());

	SV_PTR_GET(mac_sv);
    6088:	48 00 00 01 	bl      6088 <ioctrl_handler+0x10>
    608c:	7c 7f 1b 78 	mr      r31,r3

	int cmd_value=fsm_ev_ioctrl_cmd();
    6090:	48 00 00 01 	bl      6090 <ioctrl_handler+0x18>

	switch(cmd_value)
    6094:	2b 83 00 72 	cmplwi  cr7,r3,114
    6098:	41 9d 00 68 	bgt-    cr7,6100 <ioctrl_handler+0x88>
    609c:	3d 20 00 00 	lis     r9,0
    60a0:	39 29 00 00 	addi    r9,r9,0
    60a4:	54 63 10 3a 	rlwinm  r3,r3,2,0,29
    60a8:	7c 09 18 2e 	lwzx    r0,r9,r3
    60ac:	7d 20 4a 14 	add     r9,r0,r9
    60b0:	7d 29 03 a6 	mtctr   r9
    60b4:	4e 80 04 20 	bctr
	FOUT;
}
static void test_print_pkt_num()
{
	FIN(test_print_pkt_num());
	SV_PTR_GET(mac_sv);
    60b8:	48 00 00 01 	bl      60b8 <ioctrl_handler+0x40>
    60bc:	7c 7f 1b 78 	mr      r31,r3
	printk("[UEMAC]uplink lost pkt num:%d\n",SV(lost_pkt_num_uplink));
    60c0:	80 83 02 04 	lwz     r4,516(r3)
    60c4:	3c 60 00 00 	lis     r3,0
    60c8:	38 63 02 ec 	addi    r3,r3,748
    60cc:	48 00 00 01 	bl      60cc <ioctrl_handler+0x54>
	printk("[UEMAC]uplink total pkt num:%d\n",SV(pkt_num_uplink));
    60d0:	80 9f 02 08 	lwz     r4,520(r31)
    60d4:	3c 60 00 00 	lis     r3,0
    60d8:	38 63 03 0c 	addi    r3,r3,780
    60dc:	48 00 00 01 	bl      60dc <ioctrl_handler+0x64>
	printk("[UEMAC]downlink lost pkt num:%d\n",SV(lost_pkt_num_downlink));
    60e0:	80 9f 02 0c 	lwz     r4,524(r31)
    60e4:	3c 60 00 00 	lis     r3,0
    60e8:	38 63 03 2c 	addi    r3,r3,812
    60ec:	48 00 00 01 	bl      60ec <ioctrl_handler+0x74>
	printk("[UEMAC]downlink total pkt num:%d\n",SV(pkt_num_downlink));
    60f0:	3c 60 00 00 	lis     r3,0
    60f4:	80 9f 02 10 	lwz     r4,528(r31)
    60f8:	38 63 03 50 	addi    r3,r3,848
    60fc:	48 00 00 01 	bl      60fc <ioctrl_handler+0x84>
			//fsm_printf("[LHL]DEFAULT CMD VALUE:%d\n",cmd_value); 
		break;
/**/
	}	
	FOUT;
}
    6100:	80 01 00 24 	lwz     r0,36(r1)
    6104:	bb c1 00 18 	lmw     r30,24(r1)
    6108:	38 21 00 20 	addi    r1,r1,32
    610c:	7c 08 03 a6 	mtlr    r0
    6110:	4e 80 00 20 	blr
		break;
		case IOCCMD_TEST_lostUL : //
			fsm_schedule_self(100,TimeAlignmentTimer_Expire);
		break;
		case TEST_RECV_SYS :  
			fsm_printf("[MAC][RECVSYS]\n");
    6114:	3c 60 00 00 	lis     r3,0
    6118:	38 63 00 68 	addi    r3,r3,104
    611c:	48 00 00 01 	bl      611c <ioctrl_handler+0xa4>
			fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_recv_sysinfo  , NULL, 0);
    6120:	38 80 00 26 	li      r4,38
    6124:	38 a0 00 00 	li      r5,0
    6128:	38 c0 00 00 	li      r6,0
    612c:	38 60 00 03 	li      r3,3
    6130:	48 00 00 01 	bl      6130 <ioctrl_handler+0xb8>
			//fsm_printf("[LHL]DEFAULT CMD VALUE:%d\n",cmd_value); 
		break;
/**/
	}	
	FOUT;
}
    6134:	80 01 00 24 	lwz     r0,36(r1)
    6138:	bb c1 00 18 	lmw     r30,24(r1)
    613c:	38 21 00 20 	addi    r1,r1,32
    6140:	7c 08 03 a6 	mtlr    r0
    6144:	4e 80 00 20 	blr
		case TEST_RECV_PADING://test code recv pading
			fsm_printf("[MAC][RECVPAG]\n");
			fsm_do_ioctrl(STRM_TO_SRIO, TEST_MACtoPHY_PADING , NULL, 0);
		break;
		case _IOCTLtoUEMAC_RAR_Failed:
			tempdata_ptr = fsm_data_get();
    6148:	48 00 00 01 	bl      6148 <ioctrl_handler+0xd0>
			rar_failed_times=*((u32 *)tempdata_ptr);
			SV(rar_failed_num)=rar_failed_times;
    614c:	80 03 00 00 	lwz     r0,0(r3)
    6150:	90 1f 01 fc 	stw     r0,508(r31)
			fsm_data_destroy(tempdata_ptr);
    6154:	48 00 00 01 	bl      6154 <ioctrl_handler+0xdc>
			//fsm_printf("[LHL]DEFAULT CMD VALUE:%d\n",cmd_value); 
		break;
/**/
	}	
	FOUT;
}
    6158:	80 01 00 24 	lwz     r0,36(r1)
    615c:	bb c1 00 18 	lmw     r30,24(r1)
    6160:	38 21 00 20 	addi    r1,r1,32
    6164:	7c 08 03 a6 	mtlr    r0
    6168:	4e 80 00 20 	blr
			rar_failed_times=*((u32 *)tempdata_ptr);
			SV(rar_failed_num)=rar_failed_times;
			fsm_data_destroy(tempdata_ptr);
		break;
		case _IOCTLtoUEMAC_Contention_Failed:
			tempdata_ptr = fsm_data_get();
    616c:	48 00 00 01 	bl      616c <ioctrl_handler+0xf4>
			contention_failed_times=*((u32 *)tempdata_ptr);
			SV(contention_failed_num)=contention_failed_times;
    6170:	80 03 00 00 	lwz     r0,0(r3)
    6174:	90 1f 02 00 	stw     r0,512(r31)
			fsm_data_destroy(tempdata_ptr);
    6178:	48 00 00 01 	bl      6178 <ioctrl_handler+0x100>
		break;
    617c:	4b ff ff 84 	b       6100 <ioctrl_handler+0x88>
			fsm_printf("[MAC][RECVSYS]\n");
			fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_recv_sysinfo  , NULL, 0);
			//ioctrlRNTI
		break;
		case IOCCMD_RRCtoMAC_stop_recv_sysinfo : 
			fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_stop_recv_sysinfo , NULL, 0); 
    6180:	38 80 00 27 	li      r4,39
    6184:	38 a0 00 00 	li      r5,0
    6188:	38 c0 00 00 	li      r6,0
    618c:	38 60 00 03 	li      r3,3
    6190:	48 00 00 01 	bl      6190 <ioctrl_handler+0x118>
			//ioctrl
		break ;
    6194:	4b ff ff 6c 	b       6100 <ioctrl_handler+0x88>
		case IOCCMD_RRCTOMAC_CONFIG_TAT : 
			fsm_printf("[UEMAC][RRCTOMAC_TA]rrctomac_taconfig\n");
    6198:	3c 60 00 00 	lis     r3,0
    619c:	38 63 00 78 	addi    r3,r3,120
    61a0:	48 00 00 01 	bl      61a0 <ioctrl_handler+0x128>
			//TATimer_config();//RRCTA 
		break;
    61a4:	4b ff ff 5c 	b       6100 <ioctrl_handler+0x88>
		case IOCCMD_RRCtoMAC_mainconfig :
			fsm_printf("[UEMAC][RRCTOMAC_mainconfig]rrctomac_mainconfig\n");
			ue_mac_main_config(); 
		break;
		case IOCCMD_RRCtoMAC_RACHcommonconfig : 
			fsm_printf("[UEMAC][RRCTOMAC_rachconfig]rrctomac_rachconfig\n");
    61a8:	3c 60 00 00 	lis     r3,0
    61ac:	38 63 00 d4 	addi    r3,r3,212
    61b0:	48 00 00 01 	bl      61b0 <ioctrl_handler+0x138>
*/
static void ue_mac_rach_config()
{
	void *tmpdata_ptr;	
	FIN(ue_mac_rach_config());
	SV_PTR_GET(mac_sv);
    61b4:	48 00 00 01 	bl      61b4 <ioctrl_handler+0x13c>
    61b8:	7c 7e 1b 78 	mr      r30,r3
	tmpdata_ptr = fsm_data_get();
    61bc:	48 00 00 01 	bl      61bc <ioctrl_handler+0x144>
    61c0:	7c 7f 1b 78 	mr      r31,r3
	//ioctrl
	SV(systemconfigInfo.RACHCommonConfigInfo) = *((struct RachConfigCommon*)tmpdata_ptr); 
    61c4:	7c 64 1b 78 	mr      r4,r3
    61c8:	38 a0 00 2c 	li      r5,44
    61cc:	38 7e 00 ac 	addi    r3,r30,172
    61d0:	48 00 00 01 	bl      61d0 <ioctrl_handler+0x158>
	//fsm_mem_cpy(&(SV(systemconfigInfo.RACHCommonConfigInfo)), tmpdata_ptr, sizeof(struct RachConfigCommon));
	//fsm_printf("[UEMAC][rach_config]maxHARQ_Msg3Tx :%d ",	SV(systemconfigInfo.RACHCommonConfigInfo.maxHARQ_Msg3Tx) );//testing code
	//fsm_printf("[UEMAC][rach_config]mac_ContentionResolutionTimer : %d \n",SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer));
	fsm_data_destroy(tmpdata_ptr);//
    61d4:	7f e3 fb 78 	mr      r3,r31
    61d8:	48 00 00 01 	bl      61d8 <ioctrl_handler+0x160>
    61dc:	4b ff ff 24 	b       6100 <ioctrl_handler+0x88>
		case IOCCMD_RRCtoMAC_LCconfig   : 
			fsm_printf("[UEMAC][RRCTOMAC_lcconfig]rrctomac_lcconfig\n");
			ue_mac_logCh_config();
		break;
		case IOCCMD_RRCTOMAC_CONFIG_BCCH : 
			fsm_printf("[UEMAC][RRCTOMAC_bcchconfig]rrctomac_bcchconfig\n");
    61e0:	3c 60 00 00 	lis     r3,0
    61e4:	38 63 01 38 	addi    r3,r3,312
    61e8:	48 00 00 01 	bl      61e8 <ioctrl_handler+0x170>
*/
static void ue_mac_BCCH_config()
{
	void *tmpdata_ptr;
	FIN(ue_mac_BCCH_config());
	SV_PTR_GET(mac_sv);
    61ec:	48 00 00 01 	bl      61ec <ioctrl_handler+0x174>
    61f0:	7c 7f 1b 78 	mr      r31,r3
	tmpdata_ptr = fsm_data_get();	
    61f4:	48 00 00 01 	bl      61f4 <ioctrl_handler+0x17c>
	SV(systemconfigInfo.BCCHConfigInfo)= *((struct BCCH_Config*)tmpdata_ptr);  //ioctrl 
    61f8:	80 03 00 00 	lwz     r0,0(r3)
    61fc:	90 1f 00 e0 	stw     r0,224(r31)
	fsm_data_destroy(tmpdata_ptr);//
    6200:	48 00 00 01 	bl      6200 <ioctrl_handler+0x188>
    6204:	4b ff fe fc 	b       6100 <ioctrl_handler+0x88>
		case IOCCMD_RRCTOMAC_CONFIG_BCCH : 
			fsm_printf("[UEMAC][RRCTOMAC_bcchconfig]rrctomac_bcchconfig\n");
			ue_mac_BCCH_config();
		break;
		case IOCCMD_RRCTOMAC_CONFIG_PCCH : 
			fsm_printf("[UEMAC][RRCTOMAC_pcchconfig]rrctomac_pcchconfig\n");
    6208:	3c 60 00 00 	lis     r3,0
    620c:	38 63 01 6c 	addi    r3,r3,364
    6210:	48 00 00 01 	bl      6210 <ioctrl_handler+0x198>
*/
static void ue_mac_PCCH_config()
{
	void *tmpdata_ptr;	
	FIN( ue_mac_PCCH_config());
	SV_PTR_GET(mac_sv);
    6214:	48 00 00 01 	bl      6214 <ioctrl_handler+0x19c>
    6218:	7c 7f 1b 78 	mr      r31,r3
	tmpdata_ptr = fsm_data_get();		
    621c:	48 00 00 01 	bl      621c <ioctrl_handler+0x1a4>
	SV(systemconfigInfo.PCCHConfigInfo) = *((struct PCCH_Config*)tmpdata_ptr);  //ioctrl
    6220:	81 23 00 00 	lwz     r9,0(r3)
    6224:	81 43 00 04 	lwz     r10,4(r3)
    6228:	91 3f 00 d8 	stw     r9,216(r31)
    622c:	91 5f 00 dc 	stw     r10,220(r31)
	fsm_data_destroy(tmpdata_ptr);//
    6230:	48 00 00 01 	bl      6230 <ioctrl_handler+0x1b8>
    6234:	4b ff fe cc 	b       6100 <ioctrl_handler+0x88>
		case IOCCMD_RRCTOMAC_CONFIG_TAT : 
			fsm_printf("[UEMAC][RRCTOMAC_TA]rrctomac_taconfig\n");
			//TATimer_config();//RRCTA 
		break;
		case IOCCMD_RRCtoMAC_mainconfig :
			fsm_printf("[UEMAC][RRCTOMAC_mainconfig]rrctomac_mainconfig\n");
    6238:	3c 60 00 00 	lis     r3,0
    623c:	38 63 00 a0 	addi    r3,r3,160
    6240:	48 00 00 01 	bl      6240 <ioctrl_handler+0x1c8>
*/
static void ue_mac_main_config()
{
	void *tmpdata_ptr;	
	FIN(ue_mac_main_config());
	SV_PTR_GET(mac_sv);
    6244:	48 00 00 01 	bl      6244 <ioctrl_handler+0x1cc>
    6248:	7c 7e 1b 78 	mr      r30,r3
	tmpdata_ptr = fsm_data_get();	
    624c:	48 00 00 01 	bl      624c <ioctrl_handler+0x1d4>
    6250:	7c 7f 1b 78 	mr      r31,r3
	SV(systemconfigInfo.MACMainConfigInfo) = *((struct MAC_MainConfig*)tmpdata_ptr); //ioctrl
    6254:	7c 64 1b 78 	mr      r4,r3
    6258:	38 a0 00 50 	li      r5,80
    625c:	38 7e 00 5c 	addi    r3,r30,92
    6260:	48 00 00 01 	bl      6260 <ioctrl_handler+0x1e8>
	fsm_data_destroy(tmpdata_ptr);//
    6264:	7f e3 fb 78 	mr      r3,r31
    6268:	48 00 00 01 	bl      6268 <ioctrl_handler+0x1f0>
    626c:	4b ff fe 94 	b       6100 <ioctrl_handler+0x88>
		break;
		case IOCCMD_PDCCHtoMAC_ULGRANT : //PHYPDCCHUL_grantDCI,MAC
		//MACul_grant 
		//MSG4
			
			tempdata_ptr = fsm_data_get();
    6270:	48 00 00 01 	bl      6270 <ioctrl_handler+0x1f8>
			tempulgrant=(UEPHY_TO_MAC_ULgrant *)tempdata_ptr;
			fsm_printf("[LHL]TEMP ULGRANT:%d\n",tempulgrant->ulgrant.RIV);
    6274:	88 03 00 06 	lbz     r0,6(r3)
		break;
		case IOCCMD_PDCCHtoMAC_ULGRANT : //PHYPDCCHUL_grantDCI,MAC
		//MACul_grant 
		//MSG4
			
			tempdata_ptr = fsm_data_get();
    6278:	7c 7e 1b 78 	mr      r30,r3
			tempulgrant=(UEPHY_TO_MAC_ULgrant *)tempdata_ptr;
			fsm_printf("[LHL]TEMP ULGRANT:%d\n",tempulgrant->ulgrant.RIV);
    627c:	88 83 00 07 	lbz     r4,7(r3)
    6280:	3c 60 00 00 	lis     r3,0
    6284:	54 00 3c f0 	rlwinm  r0,r0,7,19,24
    6288:	54 84 f8 7e 	rlwinm  r4,r4,31,1,31
    628c:	7c 84 03 78 	or      r4,r4,r0
    6290:	38 63 01 d0 	addi    r3,r3,464
    6294:	48 00 00 01 	bl      6294 <ioctrl_handler+0x21c>
			SV(recv_frame).frameNo=tempulgrant->frameNo;
    6298:	a1 3e 00 02 	lhz     r9,2(r30)
			SV(recv_frame).subframeNo=tempulgrant->subframeNo;
			if(tempulgrant->m_rnti == SV(C_RNTI))
    629c:	a0 1f 00 00 	lhz     r0,0(r31)
		//MSG4
			
			tempdata_ptr = fsm_data_get();
			tempulgrant=(UEPHY_TO_MAC_ULgrant *)tempdata_ptr;
			fsm_printf("[LHL]TEMP ULGRANT:%d\n",tempulgrant->ulgrant.RIV);
			SV(recv_frame).frameNo=tempulgrant->frameNo;
    62a0:	b1 3f 00 0a 	sth     r9,10(r31)
			SV(recv_frame).subframeNo=tempulgrant->subframeNo;
    62a4:	a1 3e 00 04 	lhz     r9,4(r30)
    62a8:	b1 3f 00 0c 	sth     r9,12(r31)
			if(tempulgrant->m_rnti == SV(C_RNTI))
    62ac:	a1 3e 00 00 	lhz     r9,0(r30)
    62b0:	7f 89 00 00 	cmpw    cr7,r9,r0
    62b4:	41 9e 01 f8 	beq-    cr7,64ac <ioctrl_handler+0x434>
				 SV(pdcch_rnti)=1;//PDCCHm_RNTI
			if(SV(C_RNTI) && SV(sendmsg3) && SV(pdcch_rnti) && (SV(ratype.ra_type)==2) )//3//3GPPP121
    62b8:	2f 80 00 00 	cmpwi   cr7,r0,0
    62bc:	41 9e 00 40 	beq-    cr7,62fc <ioctrl_handler+0x284>
    62c0:	80 1f 01 ec 	lwz     r0,492(r31)
    62c4:	2f 80 00 00 	cmpwi   cr7,r0,0
    62c8:	41 9e 00 34 	beq-    cr7,62fc <ioctrl_handler+0x284>
    62cc:	80 1f 01 f0 	lwz     r0,496(r31)
    62d0:	2f 80 00 00 	cmpwi   cr7,r0,0
    62d4:	41 9e 01 e4 	beq-    cr7,64b8 <ioctrl_handler+0x440>
    62d8:	80 1f 01 e8 	lwz     r0,488(r31)
    62dc:	2f 80 00 02 	cmpwi   cr7,r0,2
    62e0:	40 be 00 1c 	bne+    cr7,62fc <ioctrl_handler+0x284>
			{
				fsm_printf("[UEMAC][ioctl_handler]UE MAC ULGRANT:Contention Resolution successfully\n");
    62e4:	3c 60 00 00 	lis     r3,0
    62e8:	38 63 01 e8 	addi    r3,r3,488
    62ec:	48 00 00 01 	bl      62ec <ioctrl_handler+0x274>
				fsm_schedule_self(0, Contention_Success );
    62f0:	38 80 00 06 	li      r4,6
    62f4:	38 60 00 00 	li      r3,0
    62f8:	48 00 00 01 	bl      62f8 <ioctrl_handler+0x280>
			else if(SV(C_RNTI) && SV(sendmsg3) && !SV(pdcch_rnti) && (SV(ratype.ra_type)==2) )
			{
				fsm_printf("[UEMAC][ioctl_handler]UE MAC ULGRANT:Contention Resolution fail\n");
				fsm_schedule_self(0, ContentionResolution_Fail );
			}
			fsm_printf("[UEMAC][ioctl_handler]UE MAC RECV ULGRANT\n");
    62fc:	3c 60 00 00 	lis     r3,0
    6300:	38 63 02 78 	addi    r3,r3,632
    6304:	48 00 00 01 	bl      6304 <ioctrl_handler+0x28c>
			SV(UL_resource_info.m_tbsize) = DoReceiveULgrant_Tbsize(tempulgrant->ulgrant);
    6308:	80 1e 00 06 	lwz     r0,6(r30)
    630c:	7c 23 0b 78 	mr      r3,r1
    6310:	94 03 00 08 	stwu    r0,8(r3)
    6314:	48 00 00 01 	bl      6314 <ioctrl_handler+0x29c>
    6318:	7c 64 1b 78 	mr      r4,r3
    631c:	90 7f 00 2c 	stw     r3,44(r31)
			fsm_printf("[MAC][ioctrl_handler]SV(UL_resource_info.m_tbsize):%d\n",SV(UL_resource_info.m_tbsize));
    6320:	3c 60 00 00 	lis     r3,0
    6324:	38 63 02 a4 	addi    r3,r3,676
    6328:	48 00 00 01 	bl      6328 <ioctrl_handler+0x2b0>
			//SV(UL_resource_info.m_tbsize) = DoReceiveULgrant_Tbsize(*((int *)tempdata_ptr)); //UL_grant 
			// ul_grant retxBSR-Timer 36321-80c 5.4.5
			SV(UL_resource_info.resource_flag) = true;
    632c:	38 00 00 01 	li      r0,1
    6330:	98 1f 00 28 	stb     r0,40(r31)
			fsm_data_destroy(tempdata_ptr);
    6334:	7f c3 f3 78 	mr      r3,r30
    6338:	48 00 00 01 	bl      6338 <ioctrl_handler+0x2c0>
			if(SV(RetxBSRTimer.flag) == true && SV(RetxBSRTimer.timer_sign) != NULL)
    633c:	88 1f 01 80 	lbz     r0,384(r31)
    6340:	2f 80 00 00 	cmpwi   cr7,r0,0
    6344:	41 9e 00 14 	beq-    cr7,6358 <ioctrl_handler+0x2e0>
    6348:	80 7f 01 7c 	lwz     r3,380(r31)
    634c:	2f 83 00 00 	cmpwi   cr7,r3,0
    6350:	41 9e 00 08 	beq-    cr7,6358 <ioctrl_handler+0x2e0>
				fsm_schedule_cancel(SV(RetxBSRTimer.timer_sign));
    6354:	48 00 00 01 	bl      6354 <ioctrl_handler+0x2dc>
			SV(RetxBSRTimer.time_value)	= SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.retxBSR_Timer);
    6358:	80 7f 00 68 	lwz     r3,104(r31)
			SV(RetxBSRTimer.timer_sign) = fsm_schedule_self(SV(RetxBSRTimer.time_value), RexBSRTimer_Expire);
    635c:	38 80 00 0d 	li      r4,13
			// ul_grant retxBSR-Timer 36321-80c 5.4.5
			SV(UL_resource_info.resource_flag) = true;
			fsm_data_destroy(tempdata_ptr);
			if(SV(RetxBSRTimer.flag) == true && SV(RetxBSRTimer.timer_sign) != NULL)
				fsm_schedule_cancel(SV(RetxBSRTimer.timer_sign));
			SV(RetxBSRTimer.time_value)	= SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.retxBSR_Timer);
    6360:	90 7f 01 78 	stw     r3,376(r31)
			SV(RetxBSRTimer.timer_sign) = fsm_schedule_self(SV(RetxBSRTimer.time_value), RexBSRTimer_Expire);
    6364:	48 00 00 01 	bl      6364 <ioctrl_handler+0x2ec>
			SV(RetxBSRTimer.flag)= true;
    6368:	38 00 00 01 	li      r0,1
			SV(UL_resource_info.resource_flag) = true;
			fsm_data_destroy(tempdata_ptr);
			if(SV(RetxBSRTimer.flag) == true && SV(RetxBSRTimer.timer_sign) != NULL)
				fsm_schedule_cancel(SV(RetxBSRTimer.timer_sign));
			SV(RetxBSRTimer.time_value)	= SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.retxBSR_Timer);
			SV(RetxBSRTimer.timer_sign) = fsm_schedule_self(SV(RetxBSRTimer.time_value), RexBSRTimer_Expire);
    636c:	90 7f 01 7c 	stw     r3,380(r31)
			SV(RetxBSRTimer.flag)= true;
    6370:	98 1f 01 80 	stb     r0,384(r31)
		break;
    6374:	4b ff fd 8c 	b       6100 <ioctrl_handler+0x88>
		case IOCCMD_RRCTOMAC_CONFIG_PCCH : 
			fsm_printf("[UEMAC][RRCTOMAC_pcchconfig]rrctomac_pcchconfig\n");
			ue_mac_PCCH_config();
		break;
		case IOCCMD_RRCTOMAC_CONFIG_SPS  : 
			fsm_printf("[UEMAC][RRCTOMAC_spsconfig]rrctomac_spsconfig\n");
    6378:	3c 60 00 00 	lis     r3,0
    637c:	38 63 01 a0 	addi    r3,r3,416
    6380:	48 00 00 01 	bl      6380 <ioctrl_handler+0x308>
*/
static void ue_mac_SPS_Config()
{
	void *tmpdata_ptr;
	FIN(ue_mac_SPS_Config());
	SV_PTR_GET(mac_sv);
    6384:	48 00 00 01 	bl      6384 <ioctrl_handler+0x30c>
    6388:	7c 7e 1b 78 	mr      r30,r3
	tmpdata_ptr = fsm_data_get();
    638c:	48 00 00 01 	bl      638c <ioctrl_handler+0x314>
    6390:	7c 7f 1b 78 	mr      r31,r3
	SV(systemconfigInfo.SPSConfigInfo)= *((struct SPS_Config*)tmpdata_ptr); //ioctrl //
    6394:	7c 64 1b 78 	mr      r4,r3
    6398:	38 a0 00 44 	li      r5,68
    639c:	38 7e 00 e4 	addi    r3,r30,228
    63a0:	48 00 00 01 	bl      63a0 <ioctrl_handler+0x328>
	fsm_data_destroy(tmpdata_ptr);//
    63a4:	7f e3 fb 78 	mr      r3,r31
    63a8:	48 00 00 01 	bl      63a8 <ioctrl_handler+0x330>
    63ac:	4b ff fd 54 	b       6100 <ioctrl_handler+0x88>
		case IOCCMD_RRCtoMAC_RACHcommonconfig : 
			fsm_printf("[UEMAC][RRCTOMAC_rachconfig]rrctomac_rachconfig\n");
			ue_mac_rach_config();
		break;
		case IOCCMD_RRCtoMAC_LCconfig   : 
			fsm_printf("[UEMAC][RRCTOMAC_lcconfig]rrctomac_lcconfig\n");
    63b0:	3c 60 00 00 	lis     r3,0
    63b4:	38 63 01 08 	addi    r3,r3,264
    63b8:	48 00 00 01 	bl      63b8 <ioctrl_handler+0x340>
*/
static void ue_mac_logCh_config() //modified by HQ 20120506
{
	void *tmpdata_ptr;
	FIN(ue_mac_logCh_config());
	MAC_LogicalChannelConfig_IoctrlMsg *lc_configinfo=(MAC_LogicalChannelConfig_IoctrlMsg*)fsm_mem_alloc(sizeof(MAC_LogicalChannelConfig_IoctrlMsg));
    63bc:	38 60 00 15 	li      r3,21
    63c0:	48 00 00 01 	bl      63c0 <ioctrl_handler+0x348>
    63c4:	7c 7f 1b 78 	mr      r31,r3
	tmpdata_ptr = fsm_data_get();	
    63c8:	48 00 00 01 	bl      63c8 <ioctrl_handler+0x350>
    63cc:	7c 7e 1b 78 	mr      r30,r3
	fsm_mem_cpy(lc_configinfo, tmpdata_ptr, sizeof(MAC_LogicalChannelConfig_IoctrlMsg));// 
    63d0:	7f c4 f3 78 	mr      r4,r30
    63d4:	38 a0 00 15 	li      r5,21
    63d8:	7f e3 fb 78 	mr      r3,r31
    63dc:	48 00 00 01 	bl      63dc <ioctrl_handler+0x364>
	fsm_data_destroy(tmpdata_ptr);//
    63e0:	7f c3 f3 78 	mr      r3,r30
    63e4:	48 00 00 01 	bl      63e4 <ioctrl_handler+0x36c>
	Init_LogicalChannel_ConfigInfo(lc_configinfo);//lc_configinfo 20140506
    63e8:	7f e3 fb 78 	mr      r3,r31
    63ec:	48 00 00 01 	bl      63ec <ioctrl_handler+0x374>
	//fsm_printf("[UEMAC][logch_config]LCID:%d, ",lc_configinfo->logicalChannelIdentity);
	//fsm_printf("[UEMAC][logch_config]RRC TO MAC:LCGROUP:%d\n",lc_configinfo->logicalChannelConfig.ul_SpecificParameters.logicalChannelGroup);
	//fsm_printf("[UEMAC][logch_config]prioritisedBitRate: %d \n",lc_configinfo->logicalChannelConfig.ul_SpecificParameters.prioritisedBitRate);
	fsm_mem_free(lc_configinfo);	
    63f0:	7f e3 fb 78 	mr      r3,r31
    63f4:	48 00 00 01 	bl      63f4 <ioctrl_handler+0x37c>
    63f8:	4b ff fd 08 	b       6100 <ioctrl_handler+0x88>
*/
static void ue_mac_lc_release()
{
	void *tmpdata_ptr;
	FIN(ue_mac_lc_release());
	tmpdata_ptr = fsm_data_get();
    63fc:	48 00 00 01 	bl      63fc <ioctrl_handler+0x384>
    6400:	7c 7f 1b 78 	mr      r31,r3
	Delete_LogicalChannel_ConfigInfo(*((unsigned char *)tmpdata_ptr));
    6404:	88 63 00 00 	lbz     r3,0(r3)
    6408:	48 00 00 01 	bl      6408 <ioctrl_handler+0x390>
	fsm_data_destroy(tmpdata_ptr);
    640c:	7f e3 fb 78 	mr      r3,r31
    6410:	48 00 00 01 	bl      6410 <ioctrl_handler+0x398>
			ue_mac_SPS_Config();
		break;
		case IOCCMD_RRCtoMAC_LCrelease : 
			//release LC 
			ue_mac_lc_release();
		break;
    6414:	4b ff fc ec 	b       6100 <ioctrl_handler+0x88>
*/
static void handle_HARQ_feedback()
{
	void *tmpdata_ptr;	
	FIN(handle_HARQ_feedback());
	SV_PTR_GET(mac_sv);
    6418:	48 00 00 01 	bl      6418 <ioctrl_handler+0x3a0>
    641c:	7c 7f 1b 78 	mr      r31,r3
	HARQ_statu_parameters ACK_statu={0,true,0};
	tmpdata_ptr = fsm_data_get();
    6420:	48 00 00 01 	bl      6420 <ioctrl_handler+0x3a8>
	if( ((struct HARQ_feedback*)tmpdata_ptr)->HARQ_FEEDBACK == true )
    6424:	88 03 00 04 	lbz     r0,4(r3)
    6428:	2f 80 00 00 	cmpwi   cr7,r0,0
    642c:	41 be fd 28 	beq-    cr7,6154 <ioctrl_handler+0xdc>
	{
		SV(ULHARQ_status)[((HARQ_feedback*)tmpdata_ptr)->processID].avaiable_flag = true;
    6430:	81 23 00 00 	lwz     r9,0(r3)
    6434:	39 60 00 01 	li      r11,1
		SV(ULHARQ_status)[((HARQ_feedback*)tmpdata_ptr)->processID].HARQ_buffer_pointer = NULL;
    6438:	38 00 00 00 	li      r0,0
	SV_PTR_GET(mac_sv);
	HARQ_statu_parameters ACK_statu={0,true,0};
	tmpdata_ptr = fsm_data_get();
	if( ((struct HARQ_feedback*)tmpdata_ptr)->HARQ_FEEDBACK == true )
	{
		SV(ULHARQ_status)[((HARQ_feedback*)tmpdata_ptr)->processID].avaiable_flag = true;
    643c:	1d 29 00 14 	mulli   r9,r9,20
    6440:	7d 3f 4a 14 	add     r9,r31,r9
    6444:	99 69 00 38 	stb     r11,56(r9)
		SV(ULHARQ_status)[((HARQ_feedback*)tmpdata_ptr)->processID].HARQ_buffer_pointer = NULL;
    6448:	81 23 00 00 	lwz     r9,0(r3)
    644c:	1d 29 00 14 	mulli   r9,r9,20
    6450:	7d 3f 4a 14 	add     r9,r31,r9
    6454:	90 09 00 44 	stw     r0,68(r9)
		SV(ULHARQ_status)[((HARQ_feedback*)tmpdata_ptr)->processID].statu=ACK_statu;
    6458:	81 23 00 00 	lwz     r9,0(r3)
    645c:	1d 29 00 14 	mulli   r9,r9,20
    6460:	7f ff 4a 14 	add     r31,r31,r9
    6464:	b0 1f 00 3c 	sth     r0,60(r31)
    6468:	99 7f 00 3e 	stb     r11,62(r31)
    646c:	90 1f 00 40 	stw     r0,64(r31)
		break;
		case _IOCTLtoUEMAC_RAR_Failed:
			tempdata_ptr = fsm_data_get();
			rar_failed_times=*((u32 *)tempdata_ptr);
			SV(rar_failed_num)=rar_failed_times;
			fsm_data_destroy(tempdata_ptr);
    6470:	48 00 00 01 	bl      6470 <ioctrl_handler+0x3f8>
    6474:	4b ff fc e4 	b       6158 <ioctrl_handler+0xe0>
			SV(RetxBSRTimer.time_value)	= SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.retxBSR_Timer);
			SV(RetxBSRTimer.timer_sign) = fsm_schedule_self(SV(RetxBSRTimer.time_value), RexBSRTimer_Expire);
			SV(RetxBSRTimer.flag)= true;
		break;
		case IOCCMD_TEST_lostUL : //
			fsm_schedule_self(100,TimeAlignmentTimer_Expire);
    6478:	38 80 00 0b 	li      r4,11
    647c:	38 60 00 64 	li      r3,100
    6480:	48 00 00 01 	bl      6480 <ioctrl_handler+0x408>
		break;
    6484:	4b ff fc 7c 	b       6100 <ioctrl_handler+0x88>
			fsm_printf("[MAC][RECVSYS]\n");
			fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_recv_sysinfo  , NULL, 0);
		//ioctrlRNTI
		break;
		case TEST_RECV_PADING://test code recv pading
			fsm_printf("[MAC][RECVPAG]\n");
    6488:	3c 60 00 00 	lis     r3,0
    648c:	38 63 02 dc 	addi    r3,r3,732
    6490:	48 00 00 01 	bl      6490 <ioctrl_handler+0x418>
			fsm_do_ioctrl(STRM_TO_SRIO, TEST_MACtoPHY_PADING , NULL, 0);
    6494:	38 80 00 46 	li      r4,70
    6498:	38 a0 00 00 	li      r5,0
    649c:	38 c0 00 00 	li      r6,0
    64a0:	38 60 00 03 	li      r3,3
    64a4:	48 00 00 01 	bl      64a4 <ioctrl_handler+0x42c>
		break;
    64a8:	4b ff fc 58 	b       6100 <ioctrl_handler+0x88>
			tempulgrant=(UEPHY_TO_MAC_ULgrant *)tempdata_ptr;
			fsm_printf("[LHL]TEMP ULGRANT:%d\n",tempulgrant->ulgrant.RIV);
			SV(recv_frame).frameNo=tempulgrant->frameNo;
			SV(recv_frame).subframeNo=tempulgrant->subframeNo;
			if(tempulgrant->m_rnti == SV(C_RNTI))
				 SV(pdcch_rnti)=1;//PDCCHm_RNTI
    64ac:	39 20 00 01 	li      r9,1
    64b0:	91 3f 01 f0 	stw     r9,496(r31)
    64b4:	4b ff fe 04 	b       62b8 <ioctrl_handler+0x240>
			if(SV(C_RNTI) && SV(sendmsg3) && SV(pdcch_rnti) && (SV(ratype.ra_type)==2) )//3//3GPPP121
			{
				fsm_printf("[UEMAC][ioctl_handler]UE MAC ULGRANT:Contention Resolution successfully\n");
				fsm_schedule_self(0, Contention_Success );
			}
			else if(SV(C_RNTI) && SV(sendmsg3) && !SV(pdcch_rnti) && (SV(ratype.ra_type)==2) )
    64b8:	80 1f 01 e8 	lwz     r0,488(r31)
    64bc:	2f 80 00 02 	cmpwi   cr7,r0,2
    64c0:	40 9e fe 3c 	bne+    cr7,62fc <ioctrl_handler+0x284>
			{
				fsm_printf("[UEMAC][ioctl_handler]UE MAC ULGRANT:Contention Resolution fail\n");
    64c4:	3c 60 00 00 	lis     r3,0
    64c8:	38 63 02 34 	addi    r3,r3,564
    64cc:	48 00 00 01 	bl      64cc <ioctrl_handler+0x454>
				fsm_schedule_self(0, ContentionResolution_Fail );
    64d0:	38 80 00 05 	li      r4,5
    64d4:	38 60 00 00 	li      r3,0
    64d8:	48 00 00 01 	bl      64d8 <ioctrl_handler+0x460>
    64dc:	4b ff fe 20 	b       62fc <ioctrl_handler+0x284>

000064e0 <doStartContentionBasedRandomAccessProcedure>:
->output:
->Special:
*******************************
*/
static void doStartContentionBasedRandomAccessProcedure() //modified by HQ  20140419
{
    64e0:	94 21 ff d0 	stwu    r1,-48(r1)
    64e4:	7c 08 02 a6 	mflr    r0
    64e8:	bf a1 00 24 	stmw    r29,36(r1)
    64ec:	90 01 00 34 	stw     r0,52(r1)
	FIN(doStartContentionBasedRandomAccessProcedure());
	SV_PTR_GET(mac_sv);
    64f0:	48 00 00 01 	bl      64f0 <doStartContentionBasedRandomAccessProcedure+0x10>
    64f4:	7c 7f 1b 78 	mr      r31,r3
	RACH_ConfigDedicated *randomaccess_info=(RACH_ConfigDedicated *)fsm_mem_alloc(sizeof(RACH_ConfigDedicated));
    64f8:	38 60 00 02 	li      r3,2
    64fc:	48 00 00 01 	bl      64fc <doStartContentionBasedRandomAccessProcedure+0x1c>
	int mg3_buffer;
	//print_tran_info("[UEMAC][contention_ra]startCRA IDLE -> CRA");//testing code
	if(SV(PREAMBLE_TRANSMISSION_COUNTER )== 0)   //
    6500:	80 9f 00 14 	lwz     r4,20(r31)
*/
static void doStartContentionBasedRandomAccessProcedure() //modified by HQ  20140419
{
	FIN(doStartContentionBasedRandomAccessProcedure());
	SV_PTR_GET(mac_sv);
	RACH_ConfigDedicated *randomaccess_info=(RACH_ConfigDedicated *)fsm_mem_alloc(sizeof(RACH_ConfigDedicated));
    6504:	7c 7e 1b 78 	mr      r30,r3
	int mg3_buffer;
	//print_tran_info("[UEMAC][contention_ra]startCRA IDLE -> CRA");//testing code
	if(SV(PREAMBLE_TRANSMISSION_COUNTER )== 0)   //
    6508:	2f 84 00 00 	cmpwi   cr7,r4,0
    650c:	40 9e 00 14 	bne-    cr7,6520 <doStartContentionBasedRandomAccessProcedure+0x40>
	{ 
		SV(PREAMBLE_TRANSMISSION_COUNTER )=1; //PREAMBLE_TRANSMISSION_COUNTER1 
    6510:	38 00 00 01 	li      r0,1
		SV(backoff_index) = 0;  //UEbackoff0ms    
    6514:	90 9f 00 1c 	stw     r4,28(r31)
    6518:	38 80 00 01 	li      r4,1
	RACH_ConfigDedicated *randomaccess_info=(RACH_ConfigDedicated *)fsm_mem_alloc(sizeof(RACH_ConfigDedicated));
	int mg3_buffer;
	//print_tran_info("[UEMAC][contention_ra]startCRA IDLE -> CRA");//testing code
	if(SV(PREAMBLE_TRANSMISSION_COUNTER )== 0)   //
	{ 
		SV(PREAMBLE_TRANSMISSION_COUNTER )=1; //PREAMBLE_TRANSMISSION_COUNTER1 
    651c:	90 1f 00 14 	stw     r0,20(r31)
		SV(backoff_index) = 0;  //UEbackoff0ms    
		mg3_buffer=0;   //MSG3//
	}
	fsm_printf("[UEMAC][contention_ra]RA counter :%d\n",SV(PREAMBLE_TRANSMISSION_COUNTER ));//testing code
    6520:	3c 60 00 00 	lis     r3,0
    6524:	38 63 03 74 	addi    r3,r3,884
    6528:	48 00 00 01 	bl      6528 <doStartContentionBasedRandomAccessProcedure+0x48>
*******************************
*/
static u8 RandomlySelectRaPreamble()
{
	FIN(RandomlySelectRaPreamble());
	SV_PTR_GET(mac_sv);
    652c:	48 00 00 01 	bl      652c <doStartContentionBasedRandomAccessProcedure+0x4c>
	u8 raPreambleID;
	u8 NumberOfRA_Preambles=(SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles));
	fsm_get_random_bytes(&raPreambleID , sizeof(char));
    6530:	38 80 00 01 	li      r4,1
static u8 RandomlySelectRaPreamble()
{
	FIN(RandomlySelectRaPreamble());
	SV_PTR_GET(mac_sv);
	u8 raPreambleID;
	u8 NumberOfRA_Preambles=(SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles));
    6534:	8b a3 00 af 	lbz     r29,175(r3)
	fsm_get_random_bytes(&raPreambleID , sizeof(char));
    6538:	38 61 00 08 	addi    r3,r1,8
    653c:	48 00 00 01 	bl      653c <doStartContentionBasedRandomAccessProcedure+0x5c>
	raPreambleID = raPreambleID%NumberOfRA_Preambles;
    6540:	89 21 00 08 	lbz     r9,8(r1)
	
	/*for test*/
	//randomaccess_info->ra_PreambleIndex=2;//for test 20141103
	//SV(RA_info.ra_PreambleIndex)=randomaccess_info->ra_PreambleIndex;//for test20141103
	/*for test*/
	fsm_printf("[UEMAC][contention_ra]MAC ra_PreambleIndex:%d\n",SV(RA_info.ra_PreambleIndex));//test code
    6544:	3c 60 00 00 	lis     r3,0
	FIN(RandomlySelectRaPreamble());
	SV_PTR_GET(mac_sv);
	u8 raPreambleID;
	u8 NumberOfRA_Preambles=(SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles));
	fsm_get_random_bytes(&raPreambleID , sizeof(char));
	raPreambleID = raPreambleID%NumberOfRA_Preambles;
    6548:	7c 09 eb 96 	divwu   r0,r9,r29
    654c:	7c 00 e9 d6 	mullw   r0,r0,r29
	
	/*for test*/
	//randomaccess_info->ra_PreambleIndex=2;//for test 20141103
	//SV(RA_info.ra_PreambleIndex)=randomaccess_info->ra_PreambleIndex;//for test20141103
	/*for test*/
	fsm_printf("[UEMAC][contention_ra]MAC ra_PreambleIndex:%d\n",SV(RA_info.ra_PreambleIndex));//test code
    6550:	38 63 03 9c 	addi    r3,r3,924
	FIN(RandomlySelectRaPreamble());
	SV_PTR_GET(mac_sv);
	u8 raPreambleID;
	u8 NumberOfRA_Preambles=(SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles));
	fsm_get_random_bytes(&raPreambleID , sizeof(char));
	raPreambleID = raPreambleID%NumberOfRA_Preambles;
    6554:	7c 00 48 50 	subf    r0,r0,r9
    6558:	54 00 06 3e 	clrlwi  r0,r0,24
    655c:	98 01 00 08 	stb     r0,8(r1)
	
	/*for test*/
	//randomaccess_info->ra_PreambleIndex=2;//for test 20141103
	//SV(RA_info.ra_PreambleIndex)=randomaccess_info->ra_PreambleIndex;//for test20141103
	/*for test*/
	fsm_printf("[UEMAC][contention_ra]MAC ra_PreambleIndex:%d\n",SV(RA_info.ra_PreambleIndex));//test code
    6560:	7c 04 03 78 	mr      r4,r0
		SV(PREAMBLE_TRANSMISSION_COUNTER )=1; //PREAMBLE_TRANSMISSION_COUNTER1 
		SV(backoff_index) = 0;  //UEbackoff0ms    
		mg3_buffer=0;   //MSG3//
	}
	fsm_printf("[UEMAC][contention_ra]RA counter :%d\n",SV(PREAMBLE_TRANSMISSION_COUNTER ));//testing code
	randomaccess_info->ra_PreambleIndex=RandomlySelectRaPreamble();//rapreamble
    6564:	98 1e 00 00 	stb     r0,0(r30)
	SV(RA_info.ra_PreambleIndex)=randomaccess_info->ra_PreambleIndex;//rapid,RAR //HQ 20140506 
    6568:	98 1f 00 04 	stb     r0,4(r31)
	
	/*for test*/
	//randomaccess_info->ra_PreambleIndex=2;//for test 20141103
	//SV(RA_info.ra_PreambleIndex)=randomaccess_info->ra_PreambleIndex;//for test20141103
	/*for test*/
	fsm_printf("[UEMAC][contention_ra]MAC ra_PreambleIndex:%d\n",SV(RA_info.ra_PreambleIndex));//test code
    656c:	48 00 00 01 	bl      656c <doStartContentionBasedRandomAccessProcedure+0x8c>
	/*randomaccess_info->ra_PRACHMaskIndex=0;
	SV(RA_info.ra_PRACHMaskIndex)=randomaccess_info->ra_PRACHMaskIndex;*/
	SendRaPreamble(randomaccess_info);//
    6570:	7f c3 f3 78 	mr      r3,r30
    6574:	4b ff fa b5 	bl      6028 <SendRaPreamble>
	StartWaitingForRaResponse();//start waiting for the RAR
    6578:	4b ff fa 55 	bl      5fcc <StartWaitingForRaResponse>
	FOUT;
}
    657c:	80 01 00 34 	lwz     r0,52(r1)
    6580:	bb a1 00 24 	lmw     r29,36(r1)
    6584:	38 21 00 30 	addi    r1,r1,48
    6588:	7c 08 03 a6 	mtlr    r0
    658c:	4e 80 00 20 	blr

00006590 <reports_handler>:
->output:
->Special:
*******************************
*/
static void reports_handler()
{
    6590:	94 21 ff f0 	stwu    r1,-16(r1)
    6594:	7c 08 02 a6 	mflr    r0
    6598:	93 e1 00 0c 	stw     r31,12(r1)
    659c:	90 01 00 14 	stw     r0,20(r1)
	FIN(reports_handler());
	if(PeriodicBSRTimerExpire)
    65a0:	48 00 00 01 	bl      65a0 <reports_handler+0x10>
    65a4:	2f 83 00 03 	cmpwi   cr7,r3,3
    65a8:	41 9e 00 58 	beq-    cr7,6600 <reports_handler+0x70>
		handle_PeriodicBSRTimerExpire();
	if(RexBSRTimerExpire)
    65ac:	48 00 00 01 	bl      65ac <reports_handler+0x1c>
    65b0:	2f 83 00 03 	cmpwi   cr7,r3,3
    65b4:	41 9e 00 18 	beq-    cr7,65cc <reports_handler+0x3c>
		handle_RetxBSRTimerExpire();
	//PHR 
FOUT;
}
    65b8:	80 01 00 14 	lwz     r0,20(r1)
    65bc:	83 e1 00 0c 	lwz     r31,12(r1)
    65c0:	38 21 00 10 	addi    r1,r1,16
    65c4:	7c 08 03 a6 	mtlr    r0
    65c8:	4e 80 00 20 	blr
static void reports_handler()
{
	FIN(reports_handler());
	if(PeriodicBSRTimerExpire)
		handle_PeriodicBSRTimerExpire();
	if(RexBSRTimerExpire)
    65cc:	48 00 00 01 	bl      65cc <reports_handler+0x3c>
    65d0:	2f 83 00 0d 	cmpwi   cr7,r3,13
    65d4:	40 9e ff e4 	bne+    cr7,65b8 <reports_handler+0x28>
->Special:
*******************************
*/
static void handle_RetxBSRTimerExpire()
{
	SV_PTR_GET(mac_sv);
    65d8:	48 00 00 01 	bl      65d8 <reports_handler+0x48>
    65dc:	7c 7f 1b 78 	mr      r31,r3
	FIN(handle_RetxBSRTimerExpire());
	DoProduceBsr_RetxBSRTimer();
    65e0:	48 00 00 01 	bl      65e0 <reports_handler+0x50>
	SV(RetxBSRTimer.timer_sign) = NULL;
    65e4:	38 00 00 00 	li      r0,0
    65e8:	90 1f 01 7c 	stw     r0,380(r31)
	SV(RetxBSRTimer.flag) = false;	
	fsm_printf("[UEMAC][handle_retxbsrtimer]handle RetxBSRTimer expire\n");//testing code 
    65ec:	3c 60 00 00 	lis     r3,0
    65f0:	38 63 04 0c 	addi    r3,r3,1036
{
	SV_PTR_GET(mac_sv);
	FIN(handle_RetxBSRTimerExpire());
	DoProduceBsr_RetxBSRTimer();
	SV(RetxBSRTimer.timer_sign) = NULL;
	SV(RetxBSRTimer.flag) = false;	
    65f4:	98 1f 01 80 	stb     r0,384(r31)
	fsm_printf("[UEMAC][handle_retxbsrtimer]handle RetxBSRTimer expire\n");//testing code 
    65f8:	48 00 00 01 	bl      65f8 <reports_handler+0x68>
    65fc:	4b ff ff bc 	b       65b8 <reports_handler+0x28>
*******************************
*/
static void reports_handler()
{
	FIN(reports_handler());
	if(PeriodicBSRTimerExpire)
    6600:	48 00 00 01 	bl      6600 <reports_handler+0x70>
    6604:	2f 83 00 0c 	cmpwi   cr7,r3,12
    6608:	40 9e ff a4 	bne+    cr7,65ac <reports_handler+0x1c>
->Special:
*******************************
*/
static void handle_PeriodicBSRTimerExpire()
{
	SV_PTR_GET(mac_sv);
    660c:	48 00 00 01 	bl      660c <reports_handler+0x7c>
    6610:	7c 7f 1b 78 	mr      r31,r3
	FIN(handle_PeriodicBSRTimerExpire());
	DoProduceBsr_PeriodicBSRTimer();//periodic BSR
    6614:	48 00 00 01 	bl      6614 <reports_handler+0x84>
	SV(PeriodicBSRTimer).time_value = SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.periodicBSR_Timer)*100;
    6618:	80 7f 00 64 	lwz     r3,100(r31)
	SV(PeriodicBSRTimer).timer_sign = fsm_schedule_self(SV(PeriodicBSRTimer).time_value,PeriodicBSRTimer_Expire);
    661c:	38 80 00 0c 	li      r4,12
static void handle_PeriodicBSRTimerExpire()
{
	SV_PTR_GET(mac_sv);
	FIN(handle_PeriodicBSRTimerExpire());
	DoProduceBsr_PeriodicBSRTimer();//periodic BSR
	SV(PeriodicBSRTimer).time_value = SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.periodicBSR_Timer)*100;
    6620:	1c 63 00 64 	mulli   r3,r3,100
    6624:	90 7f 01 84 	stw     r3,388(r31)
	SV(PeriodicBSRTimer).timer_sign = fsm_schedule_self(SV(PeriodicBSRTimer).time_value,PeriodicBSRTimer_Expire);
    6628:	48 00 00 01 	bl      6628 <reports_handler+0x98>
	SV(PeriodicBSRTimer).flag = true;
    662c:	38 00 00 01 	li      r0,1
{
	SV_PTR_GET(mac_sv);
	FIN(handle_PeriodicBSRTimerExpire());
	DoProduceBsr_PeriodicBSRTimer();//periodic BSR
	SV(PeriodicBSRTimer).time_value = SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.periodicBSR_Timer)*100;
	SV(PeriodicBSRTimer).timer_sign = fsm_schedule_self(SV(PeriodicBSRTimer).time_value,PeriodicBSRTimer_Expire);
    6630:	90 7f 01 88 	stw     r3,392(r31)
	SV(PeriodicBSRTimer).flag = true;
	fsm_printf("[UEMAC][handle_periodicbsrtimer]handle PeriodicBSRTimer expire\n");//testing code 
    6634:	3c 60 00 00 	lis     r3,0
    6638:	38 63 03 cc 	addi    r3,r3,972
	SV_PTR_GET(mac_sv);
	FIN(handle_PeriodicBSRTimerExpire());
	DoProduceBsr_PeriodicBSRTimer();//periodic BSR
	SV(PeriodicBSRTimer).time_value = SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.periodicBSR_Timer)*100;
	SV(PeriodicBSRTimer).timer_sign = fsm_schedule_self(SV(PeriodicBSRTimer).time_value,PeriodicBSRTimer_Expire);
	SV(PeriodicBSRTimer).flag = true;
    663c:	98 1f 01 8c 	stb     r0,396(r31)
	fsm_printf("[UEMAC][handle_periodicbsrtimer]handle PeriodicBSRTimer expire\n");//testing code 
    6640:	48 00 00 01 	bl      6640 <reports_handler+0xb0>
    6644:	4b ff ff 68 	b       65ac <reports_handler+0x1c>

00006648 <send_msg3>:
->output:
->Special:
*******************************
*/
static void send_msg3() //defined by HQ 20140430  
{
    6648:	94 21 ff f0 	stwu    r1,-16(r1)
    664c:	7c 08 02 a6 	mflr    r0
    6650:	bf c1 00 08 	stmw    r30,8(r1)
    6654:	90 01 00 14 	stw     r0,20(r1)
	//: msg3CCCHSDU---->
	int	skb_len=0,len=0; 
	FSM_PKT *skb;
	FIN(send_msg3());

	SV_PTR_GET(mac_sv);
    6658:	48 00 00 01 	bl      6658 <send_msg3+0x10>
    665c:	7c 7f 1b 78 	mr      r31,r3
	//Msg3,CCCHRLCSDU  //RLCSDU
	//MAC PDU 
	//fsm_printf("[UEMAC][send_msg3]send msg3,SENDMSG3->CRA \n");
	skb = fsm_pkt_get();
    6660:	48 00 00 01 	bl      6660 <send_msg3+0x18>
    6664:	7c 7e 1b 78 	mr      r30,r3
	// fsm_pkt_destroy(fsm_pkt_get());
	// fsm_printf("in fact it was destroyed ");
	fsm_printf("[UE MAC]RA ALLOCATION RESULT:%d\n",SV(ra_allocation_res));
    6668:	80 9f 01 f8 	lwz     r4,504(r31)
    666c:	3c 60 00 00 	lis     r3,0
    6670:	38 63 04 44 	addi    r3,r3,1092
    6674:	48 00 00 01 	bl      6674 <send_msg3+0x2c>
	if(SV(ra_allocation_res)==1)//modified by lhl 20140725
    6678:	80 1f 01 f8 	lwz     r0,504(r31)
    667c:	2f 80 00 01 	cmpwi   cr7,r0,1
    6680:	41 9e 00 4c 	beq-    cr7,66cc <send_msg3+0x84>
	
		if(SV(Tbsize_Complex)!=0)
			SV(Tbsize_Complex)=0;//TBSIZE
		fsm_printf("[UEMAC][send_msg3]:this is the first time to do CRA \n");//testing code 
	}
	else if(SV(msg3_buf_ptr) != NULL && SV(ra_allocation_res)==2)  
    6684:	80 7f 01 e4 	lwz     r3,484(r31)
    6688:	2f 83 00 00 	cmpwi   cr7,r3,0
    668c:	41 9e 00 0c 	beq-    cr7,6698 <send_msg3+0x50>
    6690:	2f 80 00 02 	cmpwi   cr7,r0,2
    6694:	41 9e 00 ec 	beq-    cr7,6780 <send_msg3+0x138>
		fsm_printf("[UEMAC][send_msg3]:this isn't the first time to CRA \n");//testing code 
	}
	//testing code SRIO
	//  fsm_pkt_send(fsm_pkt_get(), STRM_TO_SRIO);
	//
	SV(CRTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer); //ms
    6698:	80 7f 00 d0 	lwz     r3,208(r31)
	//fsm_printf("[UEMAC][send_msg3]CRtimer value:%d\n",SV(CRTimer.time_value));
	SV(CRTimer.timer_sign)=fsm_schedule_self(SV(CRTimer.time_value)*100, CRTimer_Expire);//
    669c:	38 80 00 0f 	li      r4,15
		fsm_printf("[UEMAC][send_msg3]:this isn't the first time to CRA \n");//testing code 
	}
	//testing code SRIO
	//  fsm_pkt_send(fsm_pkt_get(), STRM_TO_SRIO);
	//
	SV(CRTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer); //ms
    66a0:	90 7f 01 6c 	stw     r3,364(r31)
	//fsm_printf("[UEMAC][send_msg3]CRtimer value:%d\n",SV(CRTimer.time_value));
	SV(CRTimer.timer_sign)=fsm_schedule_self(SV(CRTimer.time_value)*100, CRTimer_Expire);//
    66a4:	1c 63 00 64 	mulli   r3,r3,100
    66a8:	48 00 00 01 	bl      66a8 <send_msg3+0x60>
	SV(CRTimer.flag)=true;
    66ac:	38 00 00 01 	li      r0,1
	//testing code SRIO
	//  fsm_pkt_send(fsm_pkt_get(), STRM_TO_SRIO);
	//
	SV(CRTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer); //ms
	//fsm_printf("[UEMAC][send_msg3]CRtimer value:%d\n",SV(CRTimer.time_value));
	SV(CRTimer.timer_sign)=fsm_schedule_self(SV(CRTimer.time_value)*100, CRTimer_Expire);//
    66b0:	90 7f 01 70 	stw     r3,368(r31)
	SV(CRTimer.flag)=true;
    66b4:	98 1f 01 74 	stb     r0,372(r31)
	FOUT;
}
    66b8:	80 01 00 14 	lwz     r0,20(r1)
    66bc:	bb c1 00 08 	lmw     r30,8(r1)
    66c0:	38 21 00 10 	addi    r1,r1,16
    66c4:	7c 08 03 a6 	mtlr    r0
    66c8:	4e 80 00 20 	blr
		fsm_skb_reserve(SV(msg3_buf_ptr),skb_len);
		fsm_mem_cpy(SV(msg3_buf_ptr)->head,skb->head,skb_len);
		skb_len = skb->tail - skb->data;
		fsm_skb_put(SV(msg3_buf_ptr),skb_len);
		fsm_mem_cpy(SV(msg3_buf_ptr)->data,skb->data,skb_len);*/
		if(SV(msg3_buf_ptr)!=NULL)
    66cc:	80 7f 01 e4 	lwz     r3,484(r31)
    66d0:	2f 83 00 00 	cmpwi   cr7,r3,0
    66d4:	41 9e 00 08 	beq-    cr7,66dc <send_msg3+0x94>
			fsm_pkt_destroy(SV(msg3_buf_ptr));
    66d8:	48 00 00 01 	bl      66d8 <send_msg3+0x90>
		SV(msg3_buf_ptr)=skb;//3
    66dc:	93 df 01 e4 	stw     r30,484(r31)
		skb=fsm_pkt_duplicate(SV(msg3_buf_ptr));//20140729 lhl
    66e0:	7f c3 f3 78 	mr      r3,r30
    66e4:	48 00 00 01 	bl      66e4 <send_msg3+0x9c>
	
		//20140709 adition end  by HQ 	

		len=sizeof(RLCtoMAC_IciMsg);
		//lteMacCcchSend(skb,len)SDUccch0,SDU1	
		if(lteMacCcchSend(skb,len) && SV(C_RNTI)!= 0 ) //CCCH C_RNTI_MAC
    66e8:	38 80 00 04 	li      r4,4
		fsm_skb_put(SV(msg3_buf_ptr),skb_len);
		fsm_mem_cpy(SV(msg3_buf_ptr)->data,skb->data,skb_len);*/
		if(SV(msg3_buf_ptr)!=NULL)
			fsm_pkt_destroy(SV(msg3_buf_ptr));
		SV(msg3_buf_ptr)=skb;//3
		skb=fsm_pkt_duplicate(SV(msg3_buf_ptr));//20140729 lhl
    66ec:	7c 7e 1b 78 	mr      r30,r3
	
		//20140709 adition end  by HQ 	

		len=sizeof(RLCtoMAC_IciMsg);
		//lteMacCcchSend(skb,len)SDUccch0,SDU1	
		if(lteMacCcchSend(skb,len) && SV(C_RNTI)!= 0 ) //CCCH C_RNTI_MAC
    66f0:	48 00 00 01 	bl      66f0 <send_msg3+0xa8>
    66f4:	2f 83 00 00 	cmpwi   cr7,r3,0
    66f8:	41 9e 00 24 	beq-    cr7,671c <send_msg3+0xd4>
    66fc:	a0 1f 00 00 	lhz     r0,0(r31)
    6700:	2f 80 00 00 	cmpwi   cr7,r0,0
    6704:	41 9e 00 18 	beq-    cr7,671c <send_msg3+0xd4>
		{	
			//fsm_printf("[LHL]C_RNTI CONTROL ELEMENT!\n");
			SV(MAC_CE_Tags)[CRNTI_CE].addinPDU_flag=true;
    6708:	38 00 00 01 	li      r0,1
			//SV(MAC_CE_Tags)[CRNTI_CE].LCID=CCCH_LCID;
			SV(MAC_CE_Tags)[CRNTI_CE].LCID=C_RNTI_LCID;
			SV(MAC_CE_Tags)[CRNTI_CE].MAC_CE_ptr=(void *)&SV(C_RNTI);
    670c:	93 ff 01 b0 	stw     r31,432(r31)
		len=sizeof(RLCtoMAC_IciMsg);
		//lteMacCcchSend(skb,len)SDUccch0,SDU1	
		if(lteMacCcchSend(skb,len) && SV(C_RNTI)!= 0 ) //CCCH C_RNTI_MAC
		{	
			//fsm_printf("[LHL]C_RNTI CONTROL ELEMENT!\n");
			SV(MAC_CE_Tags)[CRNTI_CE].addinPDU_flag=true;
    6710:	98 1f 01 ac 	stb     r0,428(r31)
			//SV(MAC_CE_Tags)[CRNTI_CE].LCID=CCCH_LCID;
			SV(MAC_CE_Tags)[CRNTI_CE].LCID=C_RNTI_LCID;
    6714:	38 00 00 1b 	li      r0,27
    6718:	98 1f 01 ad 	stb     r0,429(r31)
			
			//fsm_printf("[MAC FSM]RNTI IN SV:%d\n",SV(C_RNTI));
			
			
		}
		SV(sendmsg3)=1;
    671c:	38 00 00 01 	li      r0,1
    6720:	90 1f 01 ec 	stw     r0,492(r31)
		complexUeMacPdu(skb);
    6724:	7f c3 f3 78 	mr      r3,r30
    6728:	48 00 00 01 	bl      6728 <send_msg3+0xe0>
		
	
		if(SV(Tbsize_Complex)!=0)
    672c:	80 1f 01 f4 	lwz     r0,500(r31)
    6730:	2f 80 00 00 	cmpwi   cr7,r0,0
    6734:	41 9e 00 0c 	beq-    cr7,6740 <send_msg3+0xf8>
			SV(Tbsize_Complex)=0;//TBSIZE
    6738:	38 00 00 00 	li      r0,0
    673c:	90 1f 01 f4 	stw     r0,500(r31)
		fsm_printf("[UEMAC][send_msg3]:this is the first time to do CRA \n");//testing code 
    6740:	3c 60 00 00 	lis     r3,0
    6744:	38 63 04 68 	addi    r3,r3,1128
    6748:	48 00 00 01 	bl      6748 <send_msg3+0x100>
		fsm_printf("[UEMAC][send_msg3]:this isn't the first time to CRA \n");//testing code 
	}
	//testing code SRIO
	//  fsm_pkt_send(fsm_pkt_get(), STRM_TO_SRIO);
	//
	SV(CRTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer); //ms
    674c:	80 7f 00 d0 	lwz     r3,208(r31)
	//fsm_printf("[UEMAC][send_msg3]CRtimer value:%d\n",SV(CRTimer.time_value));
	SV(CRTimer.timer_sign)=fsm_schedule_self(SV(CRTimer.time_value)*100, CRTimer_Expire);//
    6750:	38 80 00 0f 	li      r4,15
		fsm_printf("[UEMAC][send_msg3]:this isn't the first time to CRA \n");//testing code 
	}
	//testing code SRIO
	//  fsm_pkt_send(fsm_pkt_get(), STRM_TO_SRIO);
	//
	SV(CRTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer); //ms
    6754:	90 7f 01 6c 	stw     r3,364(r31)
	//fsm_printf("[UEMAC][send_msg3]CRtimer value:%d\n",SV(CRTimer.time_value));
	SV(CRTimer.timer_sign)=fsm_schedule_self(SV(CRTimer.time_value)*100, CRTimer_Expire);//
    6758:	1c 63 00 64 	mulli   r3,r3,100
    675c:	48 00 00 01 	bl      675c <send_msg3+0x114>
	SV(CRTimer.flag)=true;
    6760:	38 00 00 01 	li      r0,1
	//testing code SRIO
	//  fsm_pkt_send(fsm_pkt_get(), STRM_TO_SRIO);
	//
	SV(CRTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer); //ms
	//fsm_printf("[UEMAC][send_msg3]CRtimer value:%d\n",SV(CRTimer.time_value));
	SV(CRTimer.timer_sign)=fsm_schedule_self(SV(CRTimer.time_value)*100, CRTimer_Expire);//
    6764:	90 7f 01 70 	stw     r3,368(r31)
	SV(CRTimer.flag)=true;
    6768:	98 1f 01 74 	stb     r0,372(r31)
	FOUT;
}
    676c:	80 01 00 14 	lwz     r0,20(r1)
    6770:	bb c1 00 08 	lmw     r30,8(r1)
    6774:	38 21 00 10 	addi    r1,r1,16
    6778:	7c 08 03 a6 	mtlr    r0
    677c:	4e 80 00 20 	blr
		fsm_printf("[UEMAC][send_msg3]:this is the first time to do CRA \n");//testing code 
	}
	else if(SV(msg3_buf_ptr) != NULL && SV(ra_allocation_res)==2)  
	{
		len=sizeof(RLCtoMAC_IciMsg);
		skb=fsm_pkt_duplicate(SV(msg3_buf_ptr));//20140729 lhl
    6780:	48 00 00 01 	bl      6780 <send_msg3+0x138>
		//lteMacCcchSend(skb,len)SDUccch0,SDU1	
		if(lteMacCcchSend(skb,len) && SV(C_RNTI)!= 0 ) //CCCH C_RNTI_MAC
    6784:	38 80 00 04 	li      r4,4
		fsm_printf("[UEMAC][send_msg3]:this is the first time to do CRA \n");//testing code 
	}
	else if(SV(msg3_buf_ptr) != NULL && SV(ra_allocation_res)==2)  
	{
		len=sizeof(RLCtoMAC_IciMsg);
		skb=fsm_pkt_duplicate(SV(msg3_buf_ptr));//20140729 lhl
    6788:	7c 7e 1b 78 	mr      r30,r3
		//lteMacCcchSend(skb,len)SDUccch0,SDU1	
		if(lteMacCcchSend(skb,len) && SV(C_RNTI)!= 0 ) //CCCH C_RNTI_MAC
    678c:	48 00 00 01 	bl      678c <send_msg3+0x144>
    6790:	2f 83 00 00 	cmpwi   cr7,r3,0
    6794:	41 9e 00 10 	beq-    cr7,67a4 <send_msg3+0x15c>
    6798:	a0 1f 00 00 	lhz     r0,0(r31)
    679c:	2f 80 00 00 	cmpwi   cr7,r0,0
    67a0:	40 9e 00 68 	bne-    cr7,6808 <send_msg3+0x1c0>
			SV(MAC_CE_Tags)[CRNTI_CE].addinPDU_flag=true;
			//SV(MAC_CE_Tags)[CRNTI_CE].LCID=CCCH_LCID;
			SV(MAC_CE_Tags)[CRNTI_CE].LCID=C_RNTI_LCID;
			SV(MAC_CE_Tags)[CRNTI_CE].MAC_CE_ptr=(void *)&SV(C_RNTI);
		}
		SV(sendmsg3)=1;	
    67a4:	38 00 00 01 	li      r0,1
    67a8:	90 1f 01 ec 	stw     r0,492(r31)
		complexUeMacPdu(skb); 	
    67ac:	7f c3 f3 78 	mr      r3,r30
    67b0:	48 00 00 01 	bl      67b0 <send_msg3+0x168>
		if(SV(Tbsize_Complex)!=0)//?????????????????????????????
    67b4:	80 1f 01 f4 	lwz     r0,500(r31)
    67b8:	2f 80 00 00 	cmpwi   cr7,r0,0
    67bc:	41 9e 00 0c 	beq-    cr7,67c8 <send_msg3+0x180>
			SV(Tbsize_Complex)=0;//TBSIZE  ???
    67c0:	38 00 00 00 	li      r0,0
    67c4:	90 1f 01 f4 	stw     r0,500(r31)
		fsm_printf("[UEMAC][send_msg3]:this isn't the first time to CRA \n");//testing code 
    67c8:	3c 60 00 00 	lis     r3,0
    67cc:	38 63 04 a0 	addi    r3,r3,1184
    67d0:	48 00 00 01 	bl      67d0 <send_msg3+0x188>
	}
	//testing code SRIO
	//  fsm_pkt_send(fsm_pkt_get(), STRM_TO_SRIO);
	//
	SV(CRTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer); //ms
    67d4:	80 7f 00 d0 	lwz     r3,208(r31)
	//fsm_printf("[UEMAC][send_msg3]CRtimer value:%d\n",SV(CRTimer.time_value));
	SV(CRTimer.timer_sign)=fsm_schedule_self(SV(CRTimer.time_value)*100, CRTimer_Expire);//
    67d8:	38 80 00 0f 	li      r4,15
		fsm_printf("[UEMAC][send_msg3]:this isn't the first time to CRA \n");//testing code 
	}
	//testing code SRIO
	//  fsm_pkt_send(fsm_pkt_get(), STRM_TO_SRIO);
	//
	SV(CRTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer); //ms
    67dc:	90 7f 01 6c 	stw     r3,364(r31)
	//fsm_printf("[UEMAC][send_msg3]CRtimer value:%d\n",SV(CRTimer.time_value));
	SV(CRTimer.timer_sign)=fsm_schedule_self(SV(CRTimer.time_value)*100, CRTimer_Expire);//
    67e0:	1c 63 00 64 	mulli   r3,r3,100
    67e4:	48 00 00 01 	bl      67e4 <send_msg3+0x19c>
	SV(CRTimer.flag)=true;
    67e8:	38 00 00 01 	li      r0,1
	//testing code SRIO
	//  fsm_pkt_send(fsm_pkt_get(), STRM_TO_SRIO);
	//
	SV(CRTimer.time_value)=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer); //ms
	//fsm_printf("[UEMAC][send_msg3]CRtimer value:%d\n",SV(CRTimer.time_value));
	SV(CRTimer.timer_sign)=fsm_schedule_self(SV(CRTimer.time_value)*100, CRTimer_Expire);//
    67ec:	90 7f 01 70 	stw     r3,368(r31)
	SV(CRTimer.flag)=true;
    67f0:	98 1f 01 74 	stb     r0,372(r31)
	FOUT;
}
    67f4:	80 01 00 14 	lwz     r0,20(r1)
    67f8:	bb c1 00 08 	lmw     r30,8(r1)
    67fc:	38 21 00 10 	addi    r1,r1,16
    6800:	7c 08 03 a6 	mtlr    r0
    6804:	4e 80 00 20 	blr
		skb=fsm_pkt_duplicate(SV(msg3_buf_ptr));//20140729 lhl
		//lteMacCcchSend(skb,len)SDUccch0,SDU1	
		if(lteMacCcchSend(skb,len) && SV(C_RNTI)!= 0 ) //CCCH C_RNTI_MAC
		{
			//fsm_printf("[LHL]C_RNTI CONTROL ELEMENT!\n",SV(ra_allocation_res));
			SV(MAC_CE_Tags)[CRNTI_CE].addinPDU_flag=true;
    6808:	38 00 00 01 	li      r0,1
			//SV(MAC_CE_Tags)[CRNTI_CE].LCID=CCCH_LCID;
			SV(MAC_CE_Tags)[CRNTI_CE].LCID=C_RNTI_LCID;
			SV(MAC_CE_Tags)[CRNTI_CE].MAC_CE_ptr=(void *)&SV(C_RNTI);
    680c:	93 ff 01 b0 	stw     r31,432(r31)
		skb=fsm_pkt_duplicate(SV(msg3_buf_ptr));//20140729 lhl
		//lteMacCcchSend(skb,len)SDUccch0,SDU1	
		if(lteMacCcchSend(skb,len) && SV(C_RNTI)!= 0 ) //CCCH C_RNTI_MAC
		{
			//fsm_printf("[LHL]C_RNTI CONTROL ELEMENT!\n",SV(ra_allocation_res));
			SV(MAC_CE_Tags)[CRNTI_CE].addinPDU_flag=true;
    6810:	98 1f 01 ac 	stb     r0,428(r31)
			//SV(MAC_CE_Tags)[CRNTI_CE].LCID=CCCH_LCID;
			SV(MAC_CE_Tags)[CRNTI_CE].LCID=C_RNTI_LCID;
    6814:	38 00 00 1b 	li      r0,27
    6818:	98 1f 01 ad 	stb     r0,429(r31)
    681c:	4b ff ff 88 	b       67a4 <send_msg3+0x15c>

00006820 <print_tran_info>:
->output:
->Special:
*******************************
*/
void print_tran_info( const char *str)
{
    6820:	94 21 ff f0 	stwu    r1,-16(r1)
    6824:	7c 08 02 a6 	mflr    r0
    6828:	93 e1 00 0c 	stw     r31,12(r1)
    682c:	7c 7f 1b 78 	mr      r31,r3
    6830:	90 01 00 14 	stw     r0,20(r1)
	FIN( print_tran_info());
	int curtime=0;
	curtime=fsm_get_curtime();
    6834:	48 00 00 01 	bl      6834 <print_tran_info+0x14>
	//fsm_printf("[UEMAC][print_info]%d ",curtime);
	fsm_printf(str);
    6838:	7f e3 fb 78 	mr      r3,r31
    683c:	48 00 00 01 	bl      683c <print_tran_info+0x1c>
	fsm_printf("\n");
    6840:	3c 60 00 00 	lis     r3,0
    6844:	38 63 04 d8 	addi    r3,r3,1240
    6848:	48 00 00 01 	bl      6848 <print_tran_info+0x28>
	FOUT;
}
    684c:	80 01 00 14 	lwz     r0,20(r1)
    6850:	83 e1 00 0c 	lwz     r31,12(r1)
    6854:	38 21 00 10 	addi    r1,r1,16
    6858:	7c 08 03 a6 	mtlr    r0
    685c:	4e 80 00 20 	blr

00006860 <handle_timeAlignmentTimerExpire>:
->output:
->Special:
*******************************
*/
static void handle_timeAlignmentTimerExpire()
{
    6860:	94 21 ff f0 	stwu    r1,-16(r1)
    6864:	7c 08 02 a6 	mflr    r0
    6868:	90 01 00 14 	stw     r0,20(r1)
	FIN(handle_timeAlignmentTimerExpire());  
	SV_PTR_GET(mac_sv);
    686c:	48 00 00 01 	bl      686c <handle_timeAlignmentTimerExpire+0xc>
    6870:	7c 69 1b 78 	mr      r9,r3
	SV(TATimer.time_value)=0;
    6874:	38 00 00 00 	li      r0,0
    6878:	90 03 01 60 	stw     r0,352(r3)
	//fsm_do_ioctrl(STRM_TO_IP, IOCCMD_MACtoRRC_PUCCHSRS_release  , NULL , 0);  //RRCPUCCH/SRS
	//
	SV(UL_resource_info.resource_flag)=false;//
	SV(UL_resource_info.m_tbsize)=0;
											//??? 
	print_tran_info("[UEMAC][handle_tatimer]LostUL"); //testing code 
    687c:	3c 60 00 00 	lis     r3,0
    6880:	38 63 04 dc 	addi    r3,r3,1244
static void handle_timeAlignmentTimerExpire()
{
	FIN(handle_timeAlignmentTimerExpire());  
	SV_PTR_GET(mac_sv);
	SV(TATimer.time_value)=0;
	SV(TATimer.flag)=false;//
    6884:	98 09 01 68 	stb     r0,360(r9)
	SV(TATimer.timer_sign)=NULL;
    6888:	90 09 01 64 	stw     r0,356(r9)
	cleanharqBuff(); //HARQ
	//fsm_do_ioctrl(STRM_TO_IP, IOCCMD_MACtoRRC_PUCCHSRS_release  , NULL , 0);  //RRCPUCCH/SRS
	//
	SV(UL_resource_info.resource_flag)=false;//
    688c:	98 09 00 28 	stb     r0,40(r9)
	SV(UL_resource_info.m_tbsize)=0;
    6890:	90 09 00 2c 	stw     r0,44(r9)
											//??? 
	print_tran_info("[UEMAC][handle_tatimer]LostUL"); //testing code 
	FOUT;
}
    6894:	80 01 00 14 	lwz     r0,20(r1)
    6898:	38 21 00 10 	addi    r1,r1,16
    689c:	7c 08 03 a6 	mtlr    r0
	//fsm_do_ioctrl(STRM_TO_IP, IOCCMD_MACtoRRC_PUCCHSRS_release  , NULL , 0);  //RRCPUCCH/SRS
	//
	SV(UL_resource_info.resource_flag)=false;//
	SV(UL_resource_info.m_tbsize)=0;
											//??? 
	print_tran_info("[UEMAC][handle_tatimer]LostUL"); //testing code 
    68a0:	48 00 00 00 	b       68a0 <handle_timeAlignmentTimerExpire+0x40>

000068a4 <random_test>:
->output:
->Special:
*******************************
*/
void random_test()   //HQ 20140410 0-63
{
    68a4:	94 21 ff d0 	stwu    r1,-48(r1)
    68a8:	7c 08 02 a6 	mflr    r0
	FIN(random_test());
	u8 randNum[10];
	u32 i = 0;
	fsm_printf( "[UEMAC][ra_test]:Get some real random number.\n");
    68ac:	3c 60 00 00 	lis     r3,0
->output:
->Special:
*******************************
*/
void random_test()   //HQ 20140410 0-63
{
    68b0:	bf a1 00 24 	stmw    r29,36(r1)
	FIN(random_test());
	u8 randNum[10];
	u32 i = 0;
	fsm_printf( "[UEMAC][ra_test]:Get some real random number.\n");
    68b4:	38 63 04 fc 	addi    r3,r3,1276
    68b8:	3f c0 00 00 	lis     r30,0
->output:
->Special:
*******************************
*/
void random_test()   //HQ 20140410 0-63
{
    68bc:	90 01 00 34 	stw     r0,52(r1)
	FIN(random_test());
	u8 randNum[10];
	u32 i = 0;
	fsm_printf( "[UEMAC][ra_test]:Get some real random number.\n");
    68c0:	3b e1 00 08 	addi    r31,r1,8
    68c4:	48 00 00 01 	bl      68c4 <random_test+0x20>
->input:
->output:
->Special:
*******************************
*/
void random_test()   //HQ 20140410 0-63
    68c8:	3b a1 00 12 	addi    r29,r1,18
    68cc:	3b de 05 2c 	addi    r30,r30,1324
	u32 i = 0;
	fsm_printf( "[UEMAC][ra_test]:Get some real random number.\n");

	for (i=0; i<10; i++)
	{
		fsm_get_random_bytes(&randNum[i], sizeof(char));
    68d0:	7f e3 fb 78 	mr      r3,r31
    68d4:	38 80 00 01 	li      r4,1
    68d8:	48 00 00 01 	bl      68d8 <random_test+0x34>
		randNum[i]=randNum[i]%64;
    68dc:	88 9f 00 00 	lbz     r4,0(r31)
		fsm_printf("[UEMAC][ra_test]:We get random number: %d\n", randNum[i]);//testing code
    68e0:	7f c3 f3 78 	mr      r3,r30
	fsm_printf( "[UEMAC][ra_test]:Get some real random number.\n");

	for (i=0; i<10; i++)
	{
		fsm_get_random_bytes(&randNum[i], sizeof(char));
		randNum[i]=randNum[i]%64;
    68e4:	54 84 06 be 	clrlwi  r4,r4,26
    68e8:	98 9f 00 00 	stb     r4,0(r31)
		fsm_printf("[UEMAC][ra_test]:We get random number: %d\n", randNum[i]);//testing code
    68ec:	3b ff 00 01 	addi    r31,r31,1
    68f0:	48 00 00 01 	bl      68f0 <random_test+0x4c>
	FIN(random_test());
	u8 randNum[10];
	u32 i = 0;
	fsm_printf( "[UEMAC][ra_test]:Get some real random number.\n");

	for (i=0; i<10; i++)
    68f4:	7f 9f e8 00 	cmpw    cr7,r31,r29
    68f8:	40 9e ff d8 	bne+    cr7,68d0 <random_test+0x2c>
		fsm_get_random_bytes(&randNum[i], sizeof(char));
		randNum[i]=randNum[i]%64;
		fsm_printf("[UEMAC][ra_test]:We get random number: %d\n", randNum[i]);//testing code
	} 
	FOUT;
}
    68fc:	80 01 00 34 	lwz     r0,52(r1)
    6900:	bb a1 00 24 	lmw     r29,36(r1)
    6904:	38 21 00 30 	addi    r1,r1,48
    6908:	7c 08 03 a6 	mtlr    r0
    690c:	4e 80 00 20 	blr

00006910 <RA_RRCconfig_testingfun>:
->output:
->Special:
*******************************
*/
void RA_RRCconfig_testingfun() // RRC HQ 20140428 
{
    6910:	94 21 ff f0 	stwu    r1,-16(r1)
    6914:	7c 08 02 a6 	mflr    r0
    6918:	90 01 00 14 	stw     r0,20(r1)
	FIN(RA_RRCconfig_testingfun());
	SV_PTR_GET(mac_sv);
    691c:	48 00 00 01 	bl      691c <RA_RRCconfig_testingfun+0xc>
	SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles)= 64;
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax)=8;
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.raResponseWindowSize)=800000;//8; 800s
    6920:	3c 00 00 0c 	lis     r0,12
*******************************
*/
void RA_RRCconfig_testingfun() // RRC HQ 20140428 
{
	FIN(RA_RRCconfig_testingfun());
	SV_PTR_GET(mac_sv);
    6924:	7c 69 1b 78 	mr      r9,r3
	SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles)= 64;
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax)=8;
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.raResponseWindowSize)=800000;//8; 800s
    6928:	60 00 35 00 	ori     r0,r0,13568
*/
void RA_RRCconfig_testingfun() // RRC HQ 20140428 
{
	FIN(RA_RRCconfig_testingfun());
	SV_PTR_GET(mac_sv);
	SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles)= 64;
    692c:	39 60 00 40 	li      r11,64
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax)=8;
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.raResponseWindowSize)=800000;//8; 800s
    6930:	90 09 00 cc 	stw     r0,204(r9)
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer)=800000;// 800s;
    6934:	90 09 00 d0 	stw     r0,208(r9)
	SV(systemconfigInfo.RACHCommonConfigInfo.maxHARQ_Msg3Tx)=5;
    6938:	38 00 00 05 	li      r0,5
*/
void RA_RRCconfig_testingfun() // RRC HQ 20140428 
{
	FIN(RA_RRCconfig_testingfun());
	SV_PTR_GET(mac_sv);
	SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles)= 64;
    693c:	91 63 00 ac 	stw     r11,172(r3)
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax)=8;
    6940:	39 60 00 08 	li      r11,8
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.raResponseWindowSize)=800000;//8; 800s
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer)=800000;// 800s;
	SV(systemconfigInfo.RACHCommonConfigInfo.maxHARQ_Msg3Tx)=5;
	SV(backoff_index)= 2 ; 
	fsm_printf("[UEMAC][ra_rrcconfig]:RACH config have done \n");//testing code
    6944:	3c 60 00 00 	lis     r3,0
	SV_PTR_GET(mac_sv);
	SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles)= 64;
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax)=8;
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.raResponseWindowSize)=800000;//8; 800s
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer)=800000;// 800s;
	SV(systemconfigInfo.RACHCommonConfigInfo.maxHARQ_Msg3Tx)=5;
    6948:	90 09 00 d4 	stw     r0,212(r9)
	SV(backoff_index)= 2 ; 
    694c:	38 00 00 02 	li      r0,2
	fsm_printf("[UEMAC][ra_rrcconfig]:RACH config have done \n");//testing code
    6950:	38 63 05 58 	addi    r3,r3,1368
	SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles)= 64;
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax)=8;
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.raResponseWindowSize)=800000;//8; 800s
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer)=800000;// 800s;
	SV(systemconfigInfo.RACHCommonConfigInfo.maxHARQ_Msg3Tx)=5;
	SV(backoff_index)= 2 ; 
    6954:	90 09 00 1c 	stw     r0,28(r9)
void RA_RRCconfig_testingfun() // RRC HQ 20140428 
{
	FIN(RA_RRCconfig_testingfun());
	SV_PTR_GET(mac_sv);
	SV(systemconfigInfo.RACHCommonConfigInfo.preambleInfo.numberOfRA_Preambles)= 64;
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax)=8;
    6958:	91 69 00 c8 	stw     r11,200(r9)
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.raResponseWindowSize)=800000;//8; 800s
	SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.mac_ContentionResolutionTimer)=800000;// 800s;
	SV(systemconfigInfo.RACHCommonConfigInfo.maxHARQ_Msg3Tx)=5;
	SV(backoff_index)= 2 ; 
	fsm_printf("[UEMAC][ra_rrcconfig]:RACH config have done \n");//testing code
    695c:	48 00 00 01 	bl      695c <RA_RRCconfig_testingfun+0x4c>
	FOUT;
}
    6960:	80 01 00 14 	lwz     r0,20(r1)
    6964:	38 21 00 10 	addi    r1,r1,16
    6968:	7c 08 03 a6 	mtlr    r0
    696c:	4e 80 00 20 	blr

00006970 <testdoStartContentionBasedRandomAccessProcedure>:
*******************************
*/
void testdoStartContentionBasedRandomAccessProcedure()
{
	FIN(testdoStartContentionBasedRandomAccessProcedure());
	print_tran_info("IDLE -> CRA");
    6970:	3c 60 00 00 	lis     r3,0
    6974:	38 63 05 88 	addi    r3,r3,1416
    6978:	48 00 00 00 	b       6978 <testdoStartContentionBasedRandomAccessProcedure+0x8>

0000697c <testdoStartNonContentionBasedRandomAccessProcedure>:
*******************************
*/
void testdoStartNonContentionBasedRandomAccessProcedure() // 
{
	FIN(testdoStartNonContentionBasedRandomAccessProcedure());
	print_tran_info("IDLE -> NCRA");
    697c:	3c 60 00 00 	lis     r3,0
    6980:	38 63 05 94 	addi    r3,r3,1428
    6984:	48 00 00 00 	b       6984 <testdoStartNonContentionBasedRandomAccessProcedure+0x8>

00006988 <stop_WRAP_timer>:
->output:
->Special:
*******************************
*/
void stop_WRAP_timer()
{
    6988:	94 21 ff f0 	stwu    r1,-16(r1)
    698c:	7c 08 02 a6 	mflr    r0
    6990:	93 e1 00 0c 	stw     r31,12(r1)
    6994:	90 01 00 14 	stw     r0,20(r1)
	FIN(stop_WRAP_timer());
	SV_PTR_GET(mac_sv);
    6998:	48 00 00 01 	bl      6998 <stop_WRAP_timer+0x10>
    699c:	7c 7f 1b 78 	mr      r31,r3
	if(SV(WaitforRAresponseTimer.flag)==true)
    69a0:	88 03 01 98 	lbz     r0,408(r3)
    69a4:	2f 80 00 00 	cmpwi   cr7,r0,0
    69a8:	41 be 00 1c 	beq+    cr7,69c4 <stop_WRAP_timer+0x3c>
	{
		fsm_schedule_cancel(SV(WaitforRAresponseTimer.timer_sign));
    69ac:	80 63 01 94 	lwz     r3,404(r3)
    69b0:	48 00 00 01 	bl      69b0 <stop_WRAP_timer+0x28>
		SV(WaitforRAresponseTimer.flag)=false;
    69b4:	38 00 00 00 	li      r0,0
    69b8:	98 1f 01 98 	stb     r0,408(r31)
		SV(WaitforRAresponseTimer.timer_sign)=NULL;
    69bc:	38 00 00 00 	li      r0,0
    69c0:	90 1f 01 94 	stw     r0,404(r31)
	}
	FOUT;
}
    69c4:	80 01 00 14 	lwz     r0,20(r1)
    69c8:	83 e1 00 0c 	lwz     r31,12(r1)
    69cc:	38 21 00 10 	addi    r1,r1,16
    69d0:	7c 08 03 a6 	mtlr    r0
    69d4:	4e 80 00 20 	blr

000069d8 <NCRAtoCON_testingfun>:
->output:
->Special:
*******************************
*/
void NCRAtoCON_testingfun() 
{
    69d8:	94 21 ff f0 	stwu    r1,-16(r1)
    69dc:	7c 08 02 a6 	mflr    r0
	FIN(NCRAtoCON_testingfun());
	print_tran_info("NCRA -> CON");
    69e0:	3c 60 00 00 	lis     r3,0
    69e4:	38 63 05 a4 	addi    r3,r3,1444
->output:
->Special:
*******************************
*/
void NCRAtoCON_testingfun() 
{
    69e8:	90 01 00 14 	stw     r0,20(r1)
	FIN(NCRAtoCON_testingfun());
	print_tran_info("NCRA -> CON");
    69ec:	48 00 00 01 	bl      69ec <NCRAtoCON_testingfun+0x14>
	stop_WRAP_timer(); //RAR
	FOUT;
}
    69f0:	80 01 00 14 	lwz     r0,20(r1)
    69f4:	38 21 00 10 	addi    r1,r1,16
    69f8:	7c 08 03 a6 	mtlr    r0
*/
void NCRAtoCON_testingfun() 
{
	FIN(NCRAtoCON_testingfun());
	print_tran_info("NCRA -> CON");
	stop_WRAP_timer(); //RAR
    69fc:	48 00 00 00 	b       69fc <NCRAtoCON_testingfun+0x24>

00006a00 <stop_CR_timer>:
->output:
->Special:
*******************************
*/
void stop_CR_timer()
{
    6a00:	94 21 ff f0 	stwu    r1,-16(r1)
    6a04:	7c 08 02 a6 	mflr    r0
    6a08:	93 e1 00 0c 	stw     r31,12(r1)
    6a0c:	90 01 00 14 	stw     r0,20(r1)
	FIN(stop_CR_timer());
	SV_PTR_GET(mac_sv);
    6a10:	48 00 00 01 	bl      6a10 <stop_CR_timer+0x10>
    6a14:	7c 7f 1b 78 	mr      r31,r3
	if(SV(CRTimer.flag)==true)
    6a18:	88 03 01 74 	lbz     r0,372(r3)
    6a1c:	2f 80 00 00 	cmpwi   cr7,r0,0
    6a20:	41 be 00 1c 	beq+    cr7,6a3c <stop_CR_timer+0x3c>
	{
		fsm_schedule_cancel(SV(CRTimer.timer_sign));
    6a24:	80 63 01 70 	lwz     r3,368(r3)
    6a28:	48 00 00 01 	bl      6a28 <stop_CR_timer+0x28>
		SV(CRTimer.flag)=false;
    6a2c:	38 00 00 00 	li      r0,0
    6a30:	98 1f 01 74 	stb     r0,372(r31)
		SV(CRTimer.timer_sign)=NULL;
    6a34:	38 00 00 00 	li      r0,0
    6a38:	90 1f 01 70 	stw     r0,368(r31)
	}
	FOUT;
}
    6a3c:	80 01 00 14 	lwz     r0,20(r1)
    6a40:	83 e1 00 0c 	lwz     r31,12(r1)
    6a44:	38 21 00 10 	addi    r1,r1,16
    6a48:	7c 08 03 a6 	mtlr    r0
    6a4c:	4e 80 00 20 	blr

00006a50 <stop_TA_timer>:
->output:
->Special:
*******************************
*/
void stop_TA_timer()
{
    6a50:	94 21 ff f0 	stwu    r1,-16(r1)
    6a54:	7c 08 02 a6 	mflr    r0
    6a58:	93 e1 00 0c 	stw     r31,12(r1)
    6a5c:	90 01 00 14 	stw     r0,20(r1)
	FIN(stop_TA_timer());
	SV_PTR_GET(mac_sv);
    6a60:	48 00 00 01 	bl      6a60 <stop_TA_timer+0x10>
    6a64:	7c 7f 1b 78 	mr      r31,r3
	if(SV(TATimer.flag)==true)
    6a68:	88 03 01 68 	lbz     r0,360(r3)
    6a6c:	2f 80 00 00 	cmpwi   cr7,r0,0
    6a70:	41 be 00 1c 	beq+    cr7,6a8c <stop_TA_timer+0x3c>
	{
		fsm_schedule_cancel(SV(TATimer.timer_sign));
    6a74:	80 63 01 64 	lwz     r3,356(r3)
    6a78:	48 00 00 01 	bl      6a78 <stop_TA_timer+0x28>
		SV(TATimer.flag)=false;
    6a7c:	38 00 00 00 	li      r0,0
    6a80:	98 1f 01 68 	stb     r0,360(r31)
		SV(TATimer.timer_sign)=NULL;
    6a84:	38 00 00 00 	li      r0,0
    6a88:	90 1f 01 64 	stw     r0,356(r31)
	}
	FOUT;
}
    6a8c:	80 01 00 14 	lwz     r0,20(r1)
    6a90:	83 e1 00 0c 	lwz     r31,12(r1)
    6a94:	38 21 00 10 	addi    r1,r1,16
    6a98:	7c 08 03 a6 	mtlr    r0
    6a9c:	4e 80 00 20 	blr

00006aa0 <stop_RetxBSR_timer>:
->output:
->Special:
*******************************
*/
void stop_RetxBSR_timer()
{
    6aa0:	94 21 ff f0 	stwu    r1,-16(r1)
    6aa4:	7c 08 02 a6 	mflr    r0
    6aa8:	93 e1 00 0c 	stw     r31,12(r1)
    6aac:	90 01 00 14 	stw     r0,20(r1)
	FIN(stop_RetxBSR_timer());
	SV_PTR_GET(mac_sv);
    6ab0:	48 00 00 01 	bl      6ab0 <stop_RetxBSR_timer+0x10>
    6ab4:	7c 7f 1b 78 	mr      r31,r3
	if(SV(RetxBSRTimer.flag)==true)
    6ab8:	88 03 01 80 	lbz     r0,384(r3)
    6abc:	2f 80 00 00 	cmpwi   cr7,r0,0
    6ac0:	41 be 00 1c 	beq+    cr7,6adc <stop_RetxBSR_timer+0x3c>
	{
		fsm_schedule_cancel(SV(RetxBSRTimer.timer_sign));
    6ac4:	80 63 01 7c 	lwz     r3,380(r3)
    6ac8:	48 00 00 01 	bl      6ac8 <stop_RetxBSR_timer+0x28>
		SV(RetxBSRTimer.flag)=false;
    6acc:	38 00 00 00 	li      r0,0
    6ad0:	98 1f 01 80 	stb     r0,384(r31)
		SV(RetxBSRTimer.timer_sign)=NULL;
    6ad4:	38 00 00 00 	li      r0,0
    6ad8:	90 1f 01 7c 	stw     r0,380(r31)
	}
	FOUT;
}
    6adc:	80 01 00 14 	lwz     r0,20(r1)
    6ae0:	83 e1 00 0c 	lwz     r31,12(r1)
    6ae4:	38 21 00 10 	addi    r1,r1,16
    6ae8:	7c 08 03 a6 	mtlr    r0
    6aec:	4e 80 00 20 	blr

00006af0 <stop_PeriodicBSR_timer>:
->output:
->Special:
*******************************
*/
void stop_PeriodicBSR_timer()
{
    6af0:	94 21 ff f0 	stwu    r1,-16(r1)
    6af4:	7c 08 02 a6 	mflr    r0
    6af8:	93 e1 00 0c 	stw     r31,12(r1)
    6afc:	90 01 00 14 	stw     r0,20(r1)
	FIN(stop_PeriodicBSR_timer());
	SV_PTR_GET(mac_sv);
    6b00:	48 00 00 01 	bl      6b00 <stop_PeriodicBSR_timer+0x10>
    6b04:	7c 7f 1b 78 	mr      r31,r3
	if(SV(PeriodicBSRTimer.flag)==true)
    6b08:	88 03 01 8c 	lbz     r0,396(r3)
    6b0c:	2f 80 00 00 	cmpwi   cr7,r0,0
    6b10:	41 be 00 1c 	beq+    cr7,6b2c <stop_PeriodicBSR_timer+0x3c>
	{
		fsm_schedule_cancel(SV(PeriodicBSRTimer.timer_sign));
    6b14:	80 63 01 88 	lwz     r3,392(r3)
    6b18:	48 00 00 01 	bl      6b18 <stop_PeriodicBSR_timer+0x28>
		SV(PeriodicBSRTimer.flag)=false;
    6b1c:	38 00 00 00 	li      r0,0
    6b20:	98 1f 01 8c 	stb     r0,396(r31)
		SV(PeriodicBSRTimer.timer_sign)=NULL;
    6b24:	38 00 00 00 	li      r0,0
    6b28:	90 1f 01 88 	stw     r0,392(r31)
	}
	FOUT;
}
    6b2c:	80 01 00 14 	lwz     r0,20(r1)
    6b30:	83 e1 00 0c 	lwz     r31,12(r1)
    6b34:	38 21 00 10 	addi    r1,r1,16
    6b38:	7c 08 03 a6 	mtlr    r0
    6b3c:	4e 80 00 20 	blr

00006b40 <ue_mac_reset>:
->output:
->Special:
*******************************
*/
static void ue_mac_reset()//modified by LHL 20140717
{
    6b40:	94 21 ff f0 	stwu    r1,-16(r1)
    6b44:	7c 08 02 a6 	mflr    r0
    6b48:	93 e1 00 0c 	stw     r31,12(r1)
    6b4c:	90 01 00 14 	stw     r0,20(r1)
	FIN( ue_mac_reset());
	SV_PTR_GET(mac_sv);
    6b50:	48 00 00 01 	bl      6b50 <ue_mac_reset+0x10>
    6b54:	7c 7f 1b 78 	mr      r31,r3
	//initialize Bj for each logical channel to zero;BJ0 
	Zero_LogicalChannel_Bj_Reset();
    6b58:	48 00 00 01 	bl      6b58 <ue_mac_reset+0x18>
	//stop (if running) all timers; 
	stop_WRAP_timer();//WaitforRAresponseTimer
    6b5c:	48 00 00 01 	bl      6b5c <ue_mac_reset+0x1c>
	stop_CR_timer();//CR
    6b60:	48 00 00 01 	bl      6b60 <ue_mac_reset+0x20>
	stop_RetxBSR_timer();
    6b64:	48 00 00 01 	bl      6b64 <ue_mac_reset+0x24>
	//stop_TA_timer();
	stop_PeriodicBSR_timer();
    6b68:	48 00 00 01 	bl      6b68 <ue_mac_reset+0x28>
	
	//	set the NDIs for all uplink HARQ processes to the value 0;
	SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//	stop, if any, ongoing RACH procedure;
	SV(SR_COUNTER)= 0; 
	//	discard explicitly signalled ra-PreambleIndex and ra-PRACH-MaskIndex, if any;
	if(SV(ratype.ra_type)==1 ||SV(ratype.ra_type)==3)//RRCPDCCH
    6b6c:	81 3f 01 e8 	lwz     r9,488(r31)
	//stop_TA_timer();
	stop_PeriodicBSR_timer();
	//	consider timeAlignmentTimer as expired and perform the corresponding actions in subclause 5.2;
	
	//	set the NDIs for all uplink HARQ processes to the value 0;
	SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//	stop, if any, ongoing RACH procedure;
    6b70:	38 00 00 00 	li      r0,0
	SV(SR_COUNTER)= 0; 
	//	discard explicitly signalled ra-PreambleIndex and ra-PRACH-MaskIndex, if any;
	if(SV(ratype.ra_type)==1 ||SV(ratype.ra_type)==3)//RRCPDCCH
    6b74:	2f 89 00 01 	cmpwi   cr7,r9,1
	//stop_TA_timer();
	stop_PeriodicBSR_timer();
	//	consider timeAlignmentTimer as expired and perform the corresponding actions in subclause 5.2;
	
	//	set the NDIs for all uplink HARQ processes to the value 0;
	SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//	stop, if any, ongoing RACH procedure;
    6b78:	90 1f 00 14 	stw     r0,20(r31)
	SV(SR_COUNTER)= 0; 
    6b7c:	90 1f 00 18 	stw     r0,24(r31)
	//	discard explicitly signalled ra-PreambleIndex and ra-PRACH-MaskIndex, if any;
	if(SV(ratype.ra_type)==1 ||SV(ratype.ra_type)==3)//RRCPDCCH
    6b80:	41 9e 00 60 	beq-    cr7,6be0 <ue_mac_reset+0xa0>
    6b84:	2f 89 00 03 	cmpwi   cr7,r9,3
    6b88:	41 9e 00 58 	beq-    cr7,6be0 <ue_mac_reset+0xa0>
	{
		SV(RA_info.ra_PreambleIndex)=0;//
		SV(RA_info.ra_PRACHMaskIndex)=0;
	}
	//	flush Msg3 buffer;
	if(SV(msg3_buf_ptr)!=NULL)
    6b8c:	80 7f 01 e4 	lwz     r3,484(r31)
    6b90:	2f 83 00 00 	cmpwi   cr7,r3,0
    6b94:	41 9e 00 10 	beq-    cr7,6ba4 <ue_mac_reset+0x64>
	{
		fsm_pkt_destroy(SV(msg3_buf_ptr));	
    6b98:	48 00 00 01 	bl      6b98 <ue_mac_reset+0x58>
		SV(msg3_buf_ptr) = NULL; 
    6b9c:	38 00 00 00 	li      r0,0
    6ba0:	90 1f 01 e4 	stw     r0,484(r31)
	}
	//	cancel, if any, triggered Scheduling Request procedure;
	Free_Bsr_Info();//	cancel, if any, triggered Buffer Status Reporting procedure;
    6ba4:	48 00 00 01 	bl      6ba4 <ue_mac_reset+0x64>
	Empty_MACBuffer_Rlc();//RLC 
    6ba8:	48 00 00 01 	bl      6ba8 <ue_mac_reset+0x68>
	//	cancel, if any, triggered Power Headroom Reporting procedure;
	//	flush the soft buffers for all DL HARQ processes;
	//	for each DL HARQ process, consider the next received transmission for a TB as the very first transmission;
	SV(T_C_RNTI) = 0; //	release, if any, Temporary C-RNTI.
	if(SV(m_temp_cr) != NULL)
    6bac:	80 7f 01 a0 	lwz     r3,416(r31)
	Free_Bsr_Info();//	cancel, if any, triggered Buffer Status Reporting procedure;
	Empty_MACBuffer_Rlc();//RLC 
	//	cancel, if any, triggered Power Headroom Reporting procedure;
	//	flush the soft buffers for all DL HARQ processes;
	//	for each DL HARQ process, consider the next received transmission for a TB as the very first transmission;
	SV(T_C_RNTI) = 0; //	release, if any, Temporary C-RNTI.
    6bb0:	38 00 00 00 	li      r0,0
	if(SV(m_temp_cr) != NULL)
    6bb4:	2f 83 00 00 	cmpwi   cr7,r3,0
	Free_Bsr_Info();//	cancel, if any, triggered Buffer Status Reporting procedure;
	Empty_MACBuffer_Rlc();//RLC 
	//	cancel, if any, triggered Power Headroom Reporting procedure;
	//	flush the soft buffers for all DL HARQ processes;
	//	for each DL HARQ process, consider the next received transmission for a TB as the very first transmission;
	SV(T_C_RNTI) = 0; //	release, if any, Temporary C-RNTI.
    6bb8:	b0 1f 00 02 	sth     r0,2(r31)
	if(SV(m_temp_cr) != NULL)
    6bbc:	41 9e 00 10 	beq-    cr7,6bcc <ue_mac_reset+0x8c>
	{
		fsm_mem_free(SV(m_temp_cr));
    6bc0:	48 00 00 01 	bl      6bc0 <ue_mac_reset+0x80>
		SV(m_temp_cr) = NULL;
    6bc4:	38 00 00 00 	li      r0,0
    6bc8:	90 1f 01 a0 	stw     r0,416(r31)
	}
	FOUT;
}
    6bcc:	80 01 00 14 	lwz     r0,20(r1)
    6bd0:	83 e1 00 0c 	lwz     r31,12(r1)
    6bd4:	38 21 00 10 	addi    r1,r1,16
    6bd8:	7c 08 03 a6 	mtlr    r0
    6bdc:	4e 80 00 20 	blr
	SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//	stop, if any, ongoing RACH procedure;
	SV(SR_COUNTER)= 0; 
	//	discard explicitly signalled ra-PreambleIndex and ra-PRACH-MaskIndex, if any;
	if(SV(ratype.ra_type)==1 ||SV(ratype.ra_type)==3)//RRCPDCCH
	{
		SV(RA_info.ra_PreambleIndex)=0;//
    6be0:	38 00 00 00 	li      r0,0
    6be4:	98 1f 00 04 	stb     r0,4(r31)
		SV(RA_info.ra_PRACHMaskIndex)=0;
    6be8:	98 1f 00 05 	stb     r0,5(r31)
    6bec:	4b ff ff a0 	b       6b8c <ue_mac_reset+0x4c>

00006bf0 <mac_main>:
->output:
->Special:
*******************************
*/
void mac_main()
{
    6bf0:	94 21 ff c0 	stwu    r1,-64(r1)
    6bf4:	7c 08 02 a6 	mflr    r0
    6bf8:	be e1 00 1c 	stmw    r23,28(r1)
    6bfc:	90 01 00 44 	stw     r0,68(r1)
	FSM_ENTER(mac_main);
    6c00:	48 00 00 01 	bl      6c00 <mac_main+0x10>
    6c04:	7c 7f 1b 78 	mr      r31,r3
	FSM_BLOCK_SWITCH
    6c08:	80 03 00 00 	lwz     r0,0(r3)
    6c0c:	2b 80 00 0b 	cmplwi  cr7,r0,11
    6c10:	40 9d 00 20 	ble-    cr7,6c30 <mac_main+0x40>
				FSM_CASE_TRANSIT(2, ST_IDLE,ue_mac_reset(), "CON -> IDLE")
				FSM_CASE_DEFAULT(ST_CON,con_default_handler() , "CON -> CON")	//transit to CON state	by default.
			}
		}
	}
	FSM_EXIT(0)
    6c14:	38 00 00 00 	li      r0,0
    6c18:	90 03 00 00 	stw     r0,0(r3)
}
    6c1c:	80 01 00 44 	lwz     r0,68(r1)
    6c20:	ba e1 00 1c 	lmw     r23,28(r1)
    6c24:	38 21 00 40 	addi    r1,r1,64
    6c28:	7c 08 03 a6 	mtlr    r0
    6c2c:	4e 80 00 20 	blr
*******************************
*/
void mac_main()
{
	FSM_ENTER(mac_main);
	FSM_BLOCK_SWITCH
    6c30:	3d 20 00 00 	lis     r9,0
    6c34:	39 29 01 cc 	addi    r9,r9,460
    6c38:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
    6c3c:	7c 09 00 2e 	lwzx    r0,r9,r0
    6c40:	7d 20 4a 14 	add     r9,r0,r9
    6c44:	7d 29 03 a6 	mtctr   r9
    6c48:	4e 80 04 20 	bctr
    6c4c:	3f c0 00 00 	lis     r30,0
    6c50:	3f 60 00 00 	lis     r27,0
    6c54:	3b de 00 00 	addi    r30,r30,0
    6c58:	3b 7b 05 f8 	addi    r27,r27,1528
	{
		FSM_STATE_FORCED(ST_INIT, "INIT", ue_mac_sv_init(), )
		{
			FSM_TRANSIT_FORCE(ST_IDLE, , "default", "", "INIT -> IDLE");
		}
		FSM_STATE_UNFORCED(ST_IDLE, "IDLE", , )
    6c5c:	38 00 00 03 	li      r0,3
    6c60:	93 7e 00 04 	stw     r27,4(r30)
    6c64:	90 1f 00 00 	stw     r0,0(r31)
				FSM_CASE_DEFAULT(ST_CON,con_default_handler() , "CON -> CON")	//transit to CON state	by default.
			}
		}
	}
	FSM_EXIT(0)
}
    6c68:	80 01 00 44 	lwz     r0,68(r1)
    6c6c:	ba e1 00 1c 	lmw     r23,28(r1)
    6c70:	38 21 00 40 	addi    r1,r1,64
    6c74:	7c 08 03 a6 	mtlr    r0
    6c78:	4e 80 00 20 	blr
	{
		FSM_STATE_FORCED(ST_INIT, "INIT", ue_mac_sv_init(), )
		{
			FSM_TRANSIT_FORCE(ST_IDLE, , "default", "", "INIT -> IDLE");
		}
		FSM_STATE_UNFORCED(ST_IDLE, "IDLE", , )
    6c7c:	3f c0 00 00 	lis     r30,0
    6c80:	3f 60 00 00 	lis     r27,0
    6c84:	3b de 00 00 	addi    r30,r30,0
    6c88:	3b 7b 05 f8 	addi    r27,r27,1528
    6c8c:	93 7e 00 04 	stw     r27,4(r30)
		{
			FSM_COND_TEST_IN("IDLE")				
				FSM_TEST_COND(START_C_RANDOM_ACCESS)
    6c90:	48 00 00 01 	bl      6c90 <mac_main+0xa0>
    6c94:	2f 83 00 03 	cmpwi   cr7,r3,3
		{
			FSM_TRANSIT_FORCE(ST_IDLE, , "default", "", "INIT -> IDLE");
		}
		FSM_STATE_UNFORCED(ST_IDLE, "IDLE", , )
		{
			FSM_COND_TEST_IN("IDLE")				
    6c98:	3b 40 ff ff 	li      r26,-1
    6c9c:	3b a0 00 00 	li      r29,0
				FSM_TEST_COND(START_C_RANDOM_ACCESS)
    6ca0:	41 9e 0e 80 	beq-    cr7,7b20 <mac_main+0xf30>
				FSM_TEST_COND(START_NC_RANDOM_ACCESS)
    6ca4:	48 00 00 01 	bl      6ca4 <mac_main+0xb4>
    6ca8:	2f 83 00 03 	cmpwi   cr7,r3,3
    6cac:	41 9e 0f 54 	beq-    cr7,7c00 <mac_main+0x1010>
				FSM_TEST_COND(MAC_RESET)
    6cb0:	48 00 00 01 	bl      6cb0 <mac_main+0xc0>
    6cb4:	2f 83 00 05 	cmpwi   cr7,r3,5
    6cb8:	41 9e 0f 24 	beq-    cr7,7bdc <mac_main+0xfec>
			FSM_COND_TEST_OUT("IDLE")
    6cbc:	2f 9d 00 01 	cmpwi   cr7,r29,1
    6cc0:	40 9d 06 ac 	ble-    cr7,736c <mac_main+0x77c>
    6cc4:	3c 60 00 00 	lis     r3,0
    6cc8:	3c a0 00 00 	lis     r5,0
    6ccc:	38 63 06 00 	addi    r3,r3,1536
    6cd0:	7f 64 db 78 	mr      r4,r27
    6cd4:	38 a5 06 14 	addi    r5,r5,1556
    6cd8:	48 00 00 01 	bl      6cd8 <mac_main+0xe8>
			{
				FSM_CASE_TRANSIT(0, ST_CRA, doStartContentionBasedRandomAccessProcedure(), "IDLE -> CRA")
				FSM_CASE_TRANSIT(1, ST_NCRA, doStartNonContentionBasedRandomAccessProcedure(), "IDLE -> NCRA")
				//FSM_CASE_TRANSIT(2, ST_IDLE, print_tran_info("reset IDLE -> IDLE"), "IDLE -> IDLE")
				FSM_CASE_TRANSIT(2, ST_IDLE, ue_mac_reset(), "IDLE -> IDLE")
				FSM_CASE_DEFAULT(ST_IDLE,idle_default_handler() , "IDLE->IDLE")	//transit to idle state	by default.
    6cdc:	3d 20 00 00 	lis     r9,0
    6ce0:	38 09 06 94 	addi    r0,r9,1684
    6ce4:	90 1e 00 04 	stw     r0,4(r30)
	RLC_Request rlc_request_array[1];
	char *tmpdata_ptr;
	int tmpdata;
	FSM_PKT* pkptr;//test
	FIN(idle_default_handler());
	SV_PTR_GET(mac_sv);
    6ce8:	48 00 00 01 	bl      6ce8 <mac_main+0xf8>
    6cec:	7c 7d 1b 78 	mr      r29,r3
	print_tran_info("[UEMAC][idle_default]MAC idle_default_handler");//testing code 
    6cf0:	3c 60 00 00 	lis     r3,0
    6cf4:	38 63 06 a0 	addi    r3,r3,1696
    6cf8:	48 00 00 01 	bl      6cf8 <mac_main+0x108>
	if(MAC_CLOSE)
    6cfc:	48 00 00 01 	bl      6cfc <mac_main+0x10c>
    6d00:	2f 83 00 05 	cmpwi   cr7,r3,5
    6d04:	41 9e 13 80 	beq-    cr7,8084 <mac_main+0x1494>
	{
		print_tran_info("[UEMAC][idle_default]MAC FSM is closed ");//testing code
		ue_mac_sv_close();
	}
	if(MAC_PK_FROM_LOWER)
    6d08:	48 00 00 01 	bl      6d08 <mac_main+0x118>
    6d0c:	2f 83 00 02 	cmpwi   cr7,r3,2
    6d10:	41 9e 13 38 	beq-    cr7,8048 <mac_main+0x1458>
			decomplexUeDataPdu(fsm_pkt_get()); 
		}
		else
			decomplexUeDataPdu(fsm_pkt_get()); //SRIO? 20140701
	}
	if(MAC_PK_FROM_UPPER )
    6d14:	48 00 00 01 	bl      6d14 <mac_main+0x124>
    6d18:	2f 83 00 01 	cmpwi   cr7,r3,1
    6d1c:	41 9e 12 f4 	beq-    cr7,8010 <mac_main+0x1420>
			complexUeMacPdu(fsm_pkt_get());
			if(SV(Tbsize_Complex)!=0)
				SV(Tbsize_Complex)=0;//TBSIZE
		}
	}
	if(TimeAlignmentTimerExpire)
    6d20:	48 00 00 01 	bl      6d20 <mac_main+0x130>
    6d24:	2f 83 00 03 	cmpwi   cr7,r3,3
    6d28:	41 9e 12 d4 	beq-    cr7,7ffc <mac_main+0x140c>
	{
		handle_timeAlignmentTimerExpire();
	}
	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
    6d2c:	48 00 00 01 	bl      6d2c <mac_main+0x13c>
    6d30:	2f 83 00 03 	cmpwi   cr7,r3,3
    6d34:	41 9e 12 64 	beq-    cr7,7f98 <mac_main+0x13a8>
	{
		FlushBj();
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
	}
	if(IOCTRL_ARRIVAL)
    6d38:	48 00 00 01 	bl      6d38 <mac_main+0x148>
    6d3c:	2f 83 00 05 	cmpwi   cr7,r3,5
    6d40:	41 9e 07 80 	beq-    cr7,74c0 <mac_main+0x8d0>
			default:
				ioctrl_handler();
			break;
		}
	}
	reports_handler();//BSR PHR 
    6d44:	4b ff f8 4d 	bl      6590 <reports_handler>
			{
				FSM_CASE_TRANSIT(0, ST_CRA, doStartContentionBasedRandomAccessProcedure(), "IDLE -> CRA")
				FSM_CASE_TRANSIT(1, ST_NCRA, doStartNonContentionBasedRandomAccessProcedure(), "IDLE -> NCRA")
				//FSM_CASE_TRANSIT(2, ST_IDLE, print_tran_info("reset IDLE -> IDLE"), "IDLE -> IDLE")
				FSM_CASE_TRANSIT(2, ST_IDLE, ue_mac_reset(), "IDLE -> IDLE")
				FSM_CASE_DEFAULT(ST_IDLE,idle_default_handler() , "IDLE->IDLE")	//transit to idle state	by default.
    6d48:	4b ff ff 14 	b       6c5c <mac_main+0x6c>
			}
		}
		FSM_STATE_UNFORCED(ST_CRA,"CRA", ,)
    6d4c:	3f c0 00 00 	lis     r30,0
    6d50:	3f a0 00 00 	lis     r29,0
    6d54:	3b de 00 00 	addi    r30,r30,0
    6d58:	3b bd 09 e4 	addi    r29,r29,2532
    6d5c:	93 be 00 04 	stw     r29,4(r30)
		{
			FSM_COND_TEST_IN("CRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    6d60:	48 00 00 01 	bl      6d60 <mac_main+0x170>
    6d64:	2f 83 00 03 	cmpwi   cr7,r3,3
				FSM_CASE_DEFAULT(ST_IDLE,idle_default_handler() , "IDLE->IDLE")	//transit to idle state	by default.
			}
		}
		FSM_STATE_UNFORCED(ST_CRA,"CRA", ,)
		{
			FSM_COND_TEST_IN("CRA")
    6d68:	3b 60 ff ff 	li      r27,-1
    6d6c:	3b 80 00 00 	li      r28,0
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    6d70:	41 9e 0e 4c 	beq-    cr7,7bbc <mac_main+0xfcc>
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
    6d74:	48 00 00 01 	bl      6d74 <mac_main+0x184>
    6d78:	2f 83 00 03 	cmpwi   cr7,r3,3
    6d7c:	41 9e 0b 8c 	beq-    cr7,7908 <mac_main+0xd18>
    6d80:	48 00 00 01 	bl      6d80 <mac_main+0x190>
    6d84:	2f 83 00 03 	cmpwi   cr7,r3,3
    6d88:	41 9e 0b 98 	beq-    cr7,7920 <mac_main+0xd30>
    6d8c:	48 00 00 01 	bl      6d8c <mac_main+0x19c>
    6d90:	2f 83 00 05 	cmpwi   cr7,r3,5
    6d94:	41 9e 0f 7c 	beq-    cr7,7d10 <mac_main+0x1120>
				FSM_TEST_COND(RARREV_SUCCESS)
    6d98:	48 00 00 01 	bl      6d98 <mac_main+0x1a8>
    6d9c:	2f 83 00 03 	cmpwi   cr7,r3,3
    6da0:	41 9e 0b 50 	beq-    cr7,78f0 <mac_main+0xd00>
    6da4:	48 00 00 01 	bl      6da4 <mac_main+0x1b4>
    6da8:	2f 83 00 05 	cmpwi   cr7,r3,5
    6dac:	41 9e 0f 2c 	beq-    cr7,7cd8 <mac_main+0x10e8>
				FSM_TEST_COND(CONTENTION_FAIL )
    6db0:	48 00 00 01 	bl      6db0 <mac_main+0x1c0>
    6db4:	2f 83 00 03 	cmpwi   cr7,r3,3
    6db8:	41 9e 0b 20 	beq-    cr7,78d8 <mac_main+0xce8>
    6dbc:	48 00 00 01 	bl      6dbc <mac_main+0x1cc>
    6dc0:	2f 83 00 03 	cmpwi   cr7,r3,3
    6dc4:	41 9e 0b 6c 	beq-    cr7,7930 <mac_main+0xd40>
    6dc8:	48 00 00 01 	bl      6dc8 <mac_main+0x1d8>
    6dcc:	2f 83 00 05 	cmpwi   cr7,r3,5
    6dd0:	41 9e 0f 5c 	beq-    cr7,7d2c <mac_main+0x113c>
				FSM_TEST_COND(CONTENTION_SUCCESS)
    6dd4:	48 00 00 01 	bl      6dd4 <mac_main+0x1e4>
    6dd8:	2f 83 00 03 	cmpwi   cr7,r3,3
    6ddc:	41 9e 0a e4 	beq-    cr7,78c0 <mac_main+0xcd0>
    6de0:	48 00 00 01 	bl      6de0 <mac_main+0x1f0>
    6de4:	2f 83 00 05 	cmpwi   cr7,r3,5
    6de8:	41 9e 0e d4 	beq-    cr7,7cbc <mac_main+0x10cc>
				FSM_TEST_COND(MAC_RESET)
    6dec:	48 00 00 01 	bl      6dec <mac_main+0x1fc>
    6df0:	2f 83 00 05 	cmpwi   cr7,r3,5
    6df4:	41 9e 0e a4 	beq-    cr7,7c98 <mac_main+0x10a8>
			FSM_COND_TEST_OUT("CRA")
    6df8:	2f 9c 00 01 	cmpwi   cr7,r28,1
    6dfc:	40 9d 05 ac 	ble-    cr7,73a8 <mac_main+0x7b8>
    6e00:	3c 60 00 00 	lis     r3,0
    6e04:	3c a0 00 00 	lis     r5,0
    6e08:	38 63 06 00 	addi    r3,r3,1536
    6e0c:	7f a4 eb 78 	mr      r4,r29
    6e10:	38 a5 06 14 	addi    r5,r5,1556
    6e14:	48 00 00 01 	bl      6e14 <mac_main+0x224>
				FSM_CASE_TRANSIT(2, ST_SENDMSG3 , waitsending_msg3(), "CRA -> SENDMSG3")
				FSM_CASE_TRANSIT(3, ST_IDLE, ContentionFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(4, ST_CON , cra_success() , "CRA -> CON")
				//FSM_CASE_TRANSIT(4, ST_IDLE, print_tran_info("reset CRA -> IDLE"), "CRA -> IDLE")
				FSM_CASE_TRANSIT(5, ST_IDLE, ue_mac_reset(), "CRA -> IDLE")
				FSM_CASE_DEFAULT(ST_CRA,cra_default_handler() , "CRA->CRA")	//transit to CRA state	by default.
    6e18:	3d 20 00 00 	lis     r9,0
    6e1c:	38 09 0c 84 	addi    r0,r9,3204
    6e20:	90 1e 00 04 	stw     r0,4(r30)
static void cra_default_handler()
{
	void *tmpdata_ptr;
	u32 tmpdata;
	FIN(cra_default_handler());
	SV_PTR_GET(mac_sv);
    6e24:	48 00 00 01 	bl      6e24 <mac_main+0x234>
    6e28:	7c 7c 1b 78 	mr      r28,r3
	print_tran_info("[UEMAC][cra_default]cra default ");//testing code
    6e2c:	3c 60 00 00 	lis     r3,0
    6e30:	38 63 0c 90 	addi    r3,r3,3216
    6e34:	48 00 00 01 	bl      6e34 <mac_main+0x244>
	if(SV(sendmsg3)==1 && SV(C_RNTI)!=0)
    6e38:	80 1c 01 ec 	lwz     r0,492(r28)
    6e3c:	2f 80 00 01 	cmpwi   cr7,r0,1
    6e40:	41 9e 10 74 	beq-    cr7,7eb4 <mac_main+0x12c4>
		fsm_schedule_self(0, Contention_Success );//TEST  	
	if(MAC_CLOSE)
    6e44:	48 00 00 01 	bl      6e44 <mac_main+0x254>
    6e48:	2f 83 00 05 	cmpwi   cr7,r3,5
    6e4c:	41 9e 13 58 	beq-    cr7,81a4 <mac_main+0x15b4>
	{
		print_tran_info("[UEMAC][cra_default]MAC FSM is closed "); //testing code
		ue_mac_sv_close();
	}
	if(MAC_PK_FROM_LOWER)
    6e50:	48 00 00 01 	bl      6e50 <mac_main+0x260>
    6e54:	2f 83 00 02 	cmpwi   cr7,r3,2
    6e58:	41 9e 13 9c 	beq-    cr7,81f4 <mac_main+0x1604>
		//HQ make note 20140710
		//DL_SCH PDU
		//PHYRNTIUEC_RNTI()  		
		decomplexUeDataPdu(fsm_pkt_get());
	}
	if(MAC_PK_FROM_UPPER)
    6e5c:	48 00 00 01 	bl      6e5c <mac_main+0x26c>
    6e60:	2f 83 00 01 	cmpwi   cr7,r3,1
    6e64:	41 9e 13 78 	beq-    cr7,81dc <mac_main+0x15ec>
	{
		fsm_pkt_destroy(fsm_pkt_get());
		fsm_printf("[UEMAC][cra_default]receive packet from RLC,error! \n");
	}
	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
    6e68:	48 00 00 01 	bl      6e68 <mac_main+0x278>
    6e6c:	2f 83 00 03 	cmpwi   cr7,r3,3
    6e70:	41 9e 13 90 	beq-    cr7,8200 <mac_main+0x1610>
	{
		FlushBj();
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
	}
	if(IOCTRL_ARRIVAL)
    6e74:	48 00 00 01 	bl      6e74 <mac_main+0x284>
    6e78:	2f 83 00 05 	cmpwi   cr7,r3,5
    6e7c:	40 be 04 a0 	bne+    cr7,731c <mac_main+0x72c>
    6e80:	48 00 00 01 	bl      6e80 <mac_main+0x290>
    6e84:	2f 83 00 02 	cmpwi   cr7,r3,2
    6e88:	40 be 04 94 	bne+    cr7,731c <mac_main+0x72c>
	{
		switch(fsm_ev_ioctrl_cmd())
    6e8c:	48 00 00 01 	bl      6e8c <mac_main+0x29c>
    6e90:	2f 83 00 0b 	cmpwi   cr7,r3,11
    6e94:	41 9e 14 40 	beq-    cr7,82d4 <mac_main+0x16e4>
					tmpdata_ptr = (char *)fsm_data_get();
					fsm_data_destroy((void *)tmpdata_ptr);//
				}				
			break;
			default:
				ioctrl_handler();//ioctrl
    6e98:	4b ff f1 e1 	bl      6078 <ioctrl_handler>
				FSM_CASE_TRANSIT(2, ST_SENDMSG3 , waitsending_msg3(), "CRA -> SENDMSG3")
				FSM_CASE_TRANSIT(3, ST_IDLE, ContentionFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(4, ST_CON , cra_success() , "CRA -> CON")
				//FSM_CASE_TRANSIT(4, ST_IDLE, print_tran_info("reset CRA -> IDLE"), "CRA -> IDLE")
				FSM_CASE_TRANSIT(5, ST_IDLE, ue_mac_reset(), "CRA -> IDLE")
				FSM_CASE_DEFAULT(ST_CRA,cra_default_handler() , "CRA->CRA")	//transit to CRA state	by default.
    6e9c:	48 00 04 80 	b       731c <mac_main+0x72c>
				//FSM_CASE_TRANSIT(1, ST_IDLE, print_tran_info("reset SENDMSG3 -> IDLE"), "SENDMSG3 -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "SENDMSG3 -> IDLE")
				FSM_CASE_DEFAULT(ST_SENDMSG3,sendmsg3_default_handler() , "SENDMSG3->SENDMSG3")	//transit to SENDMSG3 state	by default.
			}
		}		
		FSM_STATE_UNFORCED(ST_NCRA,"NCRA", , )
    6ea0:	3f c0 00 00 	lis     r30,0
    6ea4:	3f a0 00 00 	lis     r29,0
    6ea8:	3b de 00 00 	addi    r30,r30,0
    6eac:	3b bd 0d cc 	addi    r29,r29,3532
    6eb0:	93 be 00 04 	stw     r29,4(r30)
		{
			FSM_COND_TEST_IN("NCRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    6eb4:	48 00 00 01 	bl      6eb4 <mac_main+0x2c4>
    6eb8:	2f 83 00 03 	cmpwi   cr7,r3,3
				FSM_CASE_DEFAULT(ST_SENDMSG3,sendmsg3_default_handler() , "SENDMSG3->SENDMSG3")	//transit to SENDMSG3 state	by default.
			}
		}		
		FSM_STATE_UNFORCED(ST_NCRA,"NCRA", , )
		{
			FSM_COND_TEST_IN("NCRA")
    6ebc:	3b 60 ff ff 	li      r27,-1
    6ec0:	3b 80 00 00 	li      r28,0
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    6ec4:	41 9e 0c 7c 	beq-    cr7,7b40 <mac_main+0xf50>
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
    6ec8:	48 00 00 01 	bl      6ec8 <mac_main+0x2d8>
    6ecc:	2f 83 00 03 	cmpwi   cr7,r3,3
    6ed0:	41 9e 09 cc 	beq-    cr7,789c <mac_main+0xcac>
    6ed4:	48 00 00 01 	bl      6ed4 <mac_main+0x2e4>
    6ed8:	2f 83 00 03 	cmpwi   cr7,r3,3
    6edc:	41 9e 0a 64 	beq-    cr7,7940 <mac_main+0xd50>
    6ee0:	48 00 00 01 	bl      6ee0 <mac_main+0x2f0>
    6ee4:	2f 83 00 05 	cmpwi   cr7,r3,5
    6ee8:	41 9e 0e 60 	beq-    cr7,7d48 <mac_main+0x1158>
				FSM_TEST_COND(RARREV_SUCCESS)
    6eec:	48 00 00 01 	bl      6eec <mac_main+0x2fc>
    6ef0:	2f 83 00 03 	cmpwi   cr7,r3,3
    6ef4:	41 9e 09 90 	beq-    cr7,7884 <mac_main+0xc94>
    6ef8:	48 00 00 01 	bl      6ef8 <mac_main+0x308>
    6efc:	2f 83 00 05 	cmpwi   cr7,r3,5
    6f00:	41 9e 0d f4 	beq-    cr7,7cf4 <mac_main+0x1104>
				FSM_TEST_COND(MAC_RESET)
    6f04:	48 00 00 01 	bl      6f04 <mac_main+0x314>
    6f08:	2f 83 00 05 	cmpwi   cr7,r3,5
    6f0c:	41 9e 0d 2c 	beq-    cr7,7c38 <mac_main+0x1048>
			FSM_COND_TEST_OUT("NCRA")
    6f10:	2f 9c 00 01 	cmpwi   cr7,r28,1
    6f14:	40 9d 05 3c 	ble-    cr7,7450 <mac_main+0x860>
    6f18:	3c 60 00 00 	lis     r3,0
    6f1c:	3c a0 00 00 	lis     r5,0
    6f20:	38 63 06 00 	addi    r3,r3,1536
    6f24:	7f a4 eb 78 	mr      r4,r29
    6f28:	38 a5 06 14 	addi    r5,r5,1556
    6f2c:	48 00 00 01 	bl      6f2c <mac_main+0x33c>
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "NCRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE,NC_RaResponseFailed(), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_CON, ncra_success(), "NCRA -> CON")
				// FSM_CASE_TRANSIT(2, ST_IDLE,print_tran_info("reset NCRA -> IDLE"), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "NCRA -> IDLE")
				FSM_CASE_DEFAULT(ST_NCRA,ncra_default_handler() , "NCRA -> NCRA")	//transit to NCRA state	by default.
    6f30:	3d 20 00 00 	lis     r9,0
*******************************
*/
static void ncra_default_handler()
{
	FIN(ncra_default_handler());
	print_tran_info("[UEMAC][nra_default]ncra default ");//testing code
    6f34:	3c 60 00 00 	lis     r3,0
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "NCRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE,NC_RaResponseFailed(), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_CON, ncra_success(), "NCRA -> CON")
				// FSM_CASE_TRANSIT(2, ST_IDLE,print_tran_info("reset NCRA -> IDLE"), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "NCRA -> IDLE")
				FSM_CASE_DEFAULT(ST_NCRA,ncra_default_handler() , "NCRA -> NCRA")	//transit to NCRA state	by default.
    6f38:	38 09 0e ac 	addi    r0,r9,3756
*******************************
*/
static void ncra_default_handler()
{
	FIN(ncra_default_handler());
	print_tran_info("[UEMAC][nra_default]ncra default ");//testing code
    6f3c:	38 63 0e bc 	addi    r3,r3,3772
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "NCRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE,NC_RaResponseFailed(), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_CON, ncra_success(), "NCRA -> CON")
				// FSM_CASE_TRANSIT(2, ST_IDLE,print_tran_info("reset NCRA -> IDLE"), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "NCRA -> IDLE")
				FSM_CASE_DEFAULT(ST_NCRA,ncra_default_handler() , "NCRA -> NCRA")	//transit to NCRA state	by default.
    6f40:	90 1e 00 04 	stw     r0,4(r30)
*******************************
*/
static void ncra_default_handler()
{
	FIN(ncra_default_handler());
	print_tran_info("[UEMAC][nra_default]ncra default ");//testing code
    6f44:	48 00 00 01 	bl      6f44 <mac_main+0x354>
	if(MAC_CLOSE)
    6f48:	48 00 00 01 	bl      6f48 <mac_main+0x358>
    6f4c:	2f 83 00 05 	cmpwi   cr7,r3,5
    6f50:	41 9e 12 10 	beq-    cr7,8160 <mac_main+0x1570>
	{
		print_tran_info("[UEMAC][nra_default]MAC FSM is closed "); //testing code
		ue_mac_sv_close();
	}
	if(MAC_PK_FROM_LOWER)
    6f54:	48 00 00 01 	bl      6f54 <mac_main+0x364>
    6f58:	2f 83 00 02 	cmpwi   cr7,r3,2
    6f5c:	41 9e 11 f8 	beq-    cr7,8154 <mac_main+0x1564>
	{
		decomplexUeDataPdu(fsm_pkt_get());
	}
	if(MAC_PK_FROM_UPPER)
    6f60:	48 00 00 01 	bl      6f60 <mac_main+0x370>
    6f64:	2f 83 00 01 	cmpwi   cr7,r3,1
    6f68:	41 9e 11 dc 	beq-    cr7,8144 <mac_main+0x1554>
	{
		fsm_printf("[UEMAC][nra_default]receive packet from RLC,error! \n");
	}
	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
    6f6c:	48 00 00 01 	bl      6f6c <mac_main+0x37c>
    6f70:	2f 83 00 03 	cmpwi   cr7,r3,3
    6f74:	41 9e 11 b0 	beq-    cr7,8124 <mac_main+0x1534>
	{
		FlushBj();
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
	}
	if(IOCTRL_ARRIVAL)
    6f78:	48 00 00 01 	bl      6f78 <mac_main+0x388>
    6f7c:	2f 83 00 05 	cmpwi   cr7,r3,5
    6f80:	40 be 03 6c 	bne+    cr7,72ec <mac_main+0x6fc>
    6f84:	48 00 00 01 	bl      6f84 <mac_main+0x394>
    6f88:	2f 83 00 02 	cmpwi   cr7,r3,2
    6f8c:	40 be 03 60 	bne+    cr7,72ec <mac_main+0x6fc>
		ioctrl_handler();//ioctrl
    6f90:	4b ff f0 e9 	bl      6078 <ioctrl_handler>
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "NCRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE,NC_RaResponseFailed(), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_CON, ncra_success(), "NCRA -> CON")
				// FSM_CASE_TRANSIT(2, ST_IDLE,print_tran_info("reset NCRA -> IDLE"), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "NCRA -> IDLE")
				FSM_CASE_DEFAULT(ST_NCRA,ncra_default_handler() , "NCRA -> NCRA")	//transit to NCRA state	by default.
    6f94:	48 00 03 58 	b       72ec <mac_main+0x6fc>
			}
		}
		FSM_STATE_UNFORCED(ST_CON,"CON", , )		//20140320
    6f98:	3f c0 00 00 	lis     r30,0
    6f9c:	3f a0 00 00 	lis     r29,0
    6fa0:	3b de 00 00 	addi    r30,r30,0
    6fa4:	3b bd 0f 40 	addi    r29,r29,3904
    6fa8:	93 be 00 04 	stw     r29,4(r30)
		{
			FSM_COND_TEST_IN("CON")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    6fac:	48 00 00 01 	bl      6fac <mac_main+0x3bc>
    6fb0:	2f 83 00 03 	cmpwi   cr7,r3,3
				FSM_CASE_DEFAULT(ST_NCRA,ncra_default_handler() , "NCRA -> NCRA")	//transit to NCRA state	by default.
			}
		}
		FSM_STATE_UNFORCED(ST_CON,"CON", , )		//20140320
		{
			FSM_COND_TEST_IN("CON")
    6fb4:	3b 60 ff ff 	li      r27,-1
    6fb8:	3b 80 00 00 	li      r28,0
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    6fbc:	41 9e 0c 5c 	beq-    cr7,7c18 <mac_main+0x1028>
				FSM_TEST_COND(SR_FAIL)
    6fc0:	48 00 00 01 	bl      6fc0 <mac_main+0x3d0>
    6fc4:	2f 83 00 03 	cmpwi   cr7,r3,3
    6fc8:	41 9e 0c b8 	beq-    cr7,7c80 <mac_main+0x1090>
				FSM_TEST_COND(MAC_RESET)
    6fcc:	48 00 00 01 	bl      6fcc <mac_main+0x3dc>
    6fd0:	2f 83 00 05 	cmpwi   cr7,r3,5
    6fd4:	41 9e 0c 88 	beq-    cr7,7c5c <mac_main+0x106c>
			FSM_COND_TEST_OUT("CON")
    6fd8:	2f 9c 00 01 	cmpwi   cr7,r28,1
    6fdc:	40 9d 04 38 	ble-    cr7,7414 <mac_main+0x824>
    6fe0:	3c 60 00 00 	lis     r3,0
    6fe4:	3c a0 00 00 	lis     r5,0
    6fe8:	38 63 06 00 	addi    r3,r3,1536
    6fec:	7f a4 eb 78 	mr      r4,r29
    6ff0:	38 a5 06 14 	addi    r5,r5,1556
    6ff4:	48 00 00 01 	bl      6ff4 <mac_main+0x404>
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CON -> IDLE")//handle_timeAlignmentTimerExpire()
				FSM_CASE_TRANSIT(1, ST_CRA, doStartContentionBasedRandomAccessProcedure() , "CON -> CRA")
				//FSM_CASE_TRANSIT(2, ST_IDLE,print_tran_info("reset CON -> IDLE"), "CON -> IDLE")
				FSM_CASE_TRANSIT(2, ST_IDLE,ue_mac_reset(), "CON -> IDLE")
				FSM_CASE_DEFAULT(ST_CON,con_default_handler() , "CON -> CON")	//transit to CON state	by default.
    6ff8:	3d 20 00 00 	lis     r9,0
    6ffc:	38 09 0f 5c 	addi    r0,r9,3932
    7000:	90 1e 00 04 	stw     r0,4(r30)
	//RLCMAC
	char *tmpdata_ptr;
	int tmpdata;
	FSM_PKT* pkptr;	//FOR TEST
	FIN(con_default_handler());
	SV_PTR_GET(mac_sv);
    7004:	48 00 00 01 	bl      7004 <mac_main+0x414>
    7008:	7c 7c 1b 78 	mr      r28,r3
	fsm_printf("[MAC][con_default_handler]TA flag:%d\n",SV(TATimer.flag));
    700c:	88 83 01 68 	lbz     r4,360(r3)
    7010:	3c 60 00 00 	lis     r3,0
    7014:	38 63 0f 68 	addi    r3,r3,3944
    7018:	48 00 00 01 	bl      7018 <mac_main+0x428>
	if(MAC_CLOSE)
    701c:	48 00 00 01 	bl      701c <mac_main+0x42c>
    7020:	2f 83 00 05 	cmpwi   cr7,r3,5
    7024:	41 9e 10 80 	beq-    cr7,80a4 <mac_main+0x14b4>
	{
		print_tran_info("[UEMAC][con_default]MAC FSM is closed "); //testing code
		ue_mac_sv_close();
	}
	if(SV(DATA_WAIT_ALLOCATION)==true && SV(UL_resource_info.resource_flag)==true)
    7028:	88 1c 01 5a 	lbz     r0,346(r28)
    702c:	2f 80 00 00 	cmpwi   cr7,r0,0
    7030:	41 9e 00 10 	beq-    cr7,7040 <mac_main+0x450>
    7034:	88 1c 00 28 	lbz     r0,40(r28)
    7038:	2f 80 00 00 	cmpwi   cr7,r0,0
    703c:	40 9e 0e b8 	bne-    cr7,7ef4 <mac_main+0x1304>
		//DoResourceAllocation(SV(UL_resource_info.m_tbsize)); 
		SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140718LHL byte,
		DoResourceAllocation(GetTBsize_Allocation(SV(UL_resource_info.m_tbsize)));//MAC
		SV(UL_resource_info.resource_flag)=false;
	}
	if(MAC_PK_FROM_LOWER)
    7040:	48 00 00 01 	bl      7040 <mac_main+0x450>
    7044:	2f 83 00 02 	cmpwi   cr7,r3,2
    7048:	41 9e 0f 9c 	beq-    cr7,7fe4 <mac_main+0x13f4>
	{//ICI  RLC
		print_tran_info("[UEMAC][con_default]CON receive a data packet from PHYadapter");//testing code
		decomplexUeDataPdu(fsm_pkt_get());
	}
	if(MAC_PK_FROM_UPPER)
    704c:	48 00 00 01 	bl      704c <mac_main+0x45c>
    7050:	2f 83 00 01 	cmpwi   cr7,r3,1
    7054:	41 9e 0f 64 	beq-    cr7,7fb8 <mac_main+0x13c8>
		if(SV(Tbsize_Complex)!=0)
			SV(Tbsize_Complex)=0;//TBSIZE
		//fsm_pkt_destroy(fsm_pkt_get());//testing code
		//fsm_printf("destory packet\n");
	}
  	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
    7058:	48 00 00 01 	bl      7058 <mac_main+0x468>
    705c:	2f 83 00 03 	cmpwi   cr7,r3,3
    7060:	41 9e 10 64 	beq-    cr7,80c4 <mac_main+0x14d4>
	{
		FlushBj();
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
	}
	if(IOCTRL_ARRIVAL)
    7064:	48 00 00 01 	bl      7064 <mac_main+0x474>
    7068:	2f 83 00 05 	cmpwi   cr7,r3,5
    706c:	41 9e 04 24 	beq-    cr7,7490 <mac_main+0x8a0>
		}
		else 
			ioctrl_handler();  //ioctrl		
		print_tran_info("[UEMAC][con_default]CON default ioctl hander");//testing codes
	}
	reports_handler();//BSR PHR 
    7070:	4b ff f5 21 	bl      6590 <reports_handler>
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CON -> IDLE")//handle_timeAlignmentTimerExpire()
				FSM_CASE_TRANSIT(1, ST_CRA, doStartContentionBasedRandomAccessProcedure() , "CON -> CRA")
				//FSM_CASE_TRANSIT(2, ST_IDLE,print_tran_info("reset CON -> IDLE"), "CON -> IDLE")
				FSM_CASE_TRANSIT(2, ST_IDLE,ue_mac_reset(), "CON -> IDLE")
				FSM_CASE_DEFAULT(ST_CON,con_default_handler() , "CON -> CON")	//transit to CON state	by default.
    7074:	48 00 02 48 	b       72bc <mac_main+0x6cc>
				//FSM_CASE_TRANSIT(4, ST_IDLE, print_tran_info("reset CRA -> IDLE"), "CRA -> IDLE")
				FSM_CASE_TRANSIT(5, ST_IDLE, ue_mac_reset(), "CRA -> IDLE")
				FSM_CASE_DEFAULT(ST_CRA,cra_default_handler() , "CRA->CRA")	//transit to CRA state	by default.
			}
		}
		FSM_STATE_UNFORCED(ST_SENDMSG3,"SENDMSG3", ,)
    7078:	3f c0 00 00 	lis     r30,0
    707c:	3f a0 00 00 	lis     r29,0
    7080:	3b de 00 00 	addi    r30,r30,0
    7084:	3b bd 0d 50 	addi    r29,r29,3408
    7088:	93 be 00 04 	stw     r29,4(r30)
		{
			FSM_COND_TEST_IN("SENDMSG3")
				//FSM_TEST_COND(HAVE_SENDMSG3) //testing code 
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    708c:	48 00 00 01 	bl      708c <mac_main+0x49c>
    7090:	2f 83 00 03 	cmpwi   cr7,r3,3
				FSM_CASE_DEFAULT(ST_CRA,cra_default_handler() , "CRA->CRA")	//transit to CRA state	by default.
			}
		}
		FSM_STATE_UNFORCED(ST_SENDMSG3,"SENDMSG3", ,)
		{
			FSM_COND_TEST_IN("SENDMSG3")
    7094:	3b 60 ff ff 	li      r27,-1
    7098:	3b 80 00 00 	li      r28,0
				//FSM_TEST_COND(HAVE_SENDMSG3) //testing code 
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    709c:	41 9e 0a c4 	beq-    cr7,7b60 <mac_main+0xf70>
				FSM_TEST_COND(MAC_PK_FROM_UPPER)//LHL 20140726
    70a0:	48 00 00 01 	bl      70a0 <mac_main+0x4b0>
    70a4:	2f 83 00 01 	cmpwi   cr7,r3,1
    70a8:	41 9e 08 0c 	beq-    cr7,78b4 <mac_main+0xcc4>
				FSM_TEST_COND(RA_SEND_MSG3)//LHL 20140726
    70ac:	48 00 00 01 	bl      70ac <mac_main+0x4bc>
    70b0:	2f 83 00 03 	cmpwi   cr7,r3,3
    70b4:	41 9e 0a f0 	beq-    cr7,7ba4 <mac_main+0xfb4>
				FSM_TEST_COND(MAC_RESET)
    70b8:	48 00 00 01 	bl      70b8 <mac_main+0x4c8>
    70bc:	2f 83 00 05 	cmpwi   cr7,r3,5
    70c0:	41 9e 0a c0 	beq-    cr7,7b80 <mac_main+0xf90>
			FSM_COND_TEST_OUT("SENDMSG3")
    70c4:	2f 9c 00 01 	cmpwi   cr7,r28,1
    70c8:	40 9d 03 0c 	ble-    cr7,73d4 <mac_main+0x7e4>
    70cc:	3c 60 00 00 	lis     r3,0
    70d0:	3c a0 00 00 	lis     r5,0
    70d4:	38 63 06 00 	addi    r3,r3,1536
    70d8:	7f a4 eb 78 	mr      r4,r29
    70dc:	38 a5 06 14 	addi    r5,r5,1556
    70e0:	48 00 00 01 	bl      70e0 <mac_main+0x4f0>
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "SENDMSG3-> IDLE")
				FSM_CASE_TRANSIT(1, ST_CRA, send_msg3(), "SENDMSG3 -> CRA")
				FSM_CASE_TRANSIT(2, ST_CRA, send_msg3(), "SENDMSG3 -> CRA")//con
				//FSM_CASE_TRANSIT(1, ST_IDLE, print_tran_info("reset SENDMSG3 -> IDLE"), "SENDMSG3 -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "SENDMSG3 -> IDLE")
				FSM_CASE_DEFAULT(ST_SENDMSG3,sendmsg3_default_handler() , "SENDMSG3->SENDMSG3")	//transit to SENDMSG3 state	by default.
    70e4:	3d 20 00 00 	lis     r9,0
    70e8:	38 09 0d 90 	addi    r0,r9,3472
    70ec:	90 1e 00 04 	stw     r0,4(r30)
*/
static void sendmsg3_default_handler()
{
	char  *tmpdata_ptr;
	int tmpdata;
	SV_PTR_GET(mac_sv);
    70f0:	48 00 00 01 	bl      70f0 <mac_main+0x500>
	FIN(sendmsg3_default_handler());
	if(MAC_CLOSE)
    70f4:	48 00 00 01 	bl      70f4 <mac_main+0x504>
    70f8:	2f 83 00 05 	cmpwi   cr7,r3,5
    70fc:	41 9e 10 08 	beq-    cr7,8104 <mac_main+0x1514>
	{
		print_tran_info("[UEMAC][msg3_default]MAC FSM is closed "); //testing code
		ue_mac_sv_close();
	}
	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
    7100:	48 00 00 01 	bl      7100 <mac_main+0x510>
    7104:	2f 83 00 03 	cmpwi   cr7,r3,3
    7108:	41 9e 0f dc 	beq-    cr7,80e4 <mac_main+0x14f4>
		fsm_pkt_destroy(fsm_pkt_get());//testing code
		fsm_printf("destory packet\n");  
		fsm_schedule_self(50,TEST_SENDMSG3);
	}
	//testing code end */
	if(IOCTRL_ARRIVAL)
    710c:	48 00 00 01 	bl      710c <mac_main+0x51c>
    7110:	2f 83 00 05 	cmpwi   cr7,r3,5
    7114:	40 be 02 38 	bne+    cr7,734c <mac_main+0x75c>
    7118:	48 00 00 01 	bl      7118 <mac_main+0x528>
    711c:	2f 83 00 02 	cmpwi   cr7,r3,2
    7120:	40 be 02 2c 	bne+    cr7,734c <mac_main+0x75c>
	{
		switch(fsm_ev_ioctrl_cmd())
    7124:	48 00 00 01 	bl      7124 <mac_main+0x534>
		{
			default:
				ioctrl_handler();
    7128:	4b ff ef 51 	bl      6078 <ioctrl_handler>
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "SENDMSG3-> IDLE")
				FSM_CASE_TRANSIT(1, ST_CRA, send_msg3(), "SENDMSG3 -> CRA")
				FSM_CASE_TRANSIT(2, ST_CRA, send_msg3(), "SENDMSG3 -> CRA")//con
				//FSM_CASE_TRANSIT(1, ST_IDLE, print_tran_info("reset SENDMSG3 -> IDLE"), "SENDMSG3 -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "SENDMSG3 -> IDLE")
				FSM_CASE_DEFAULT(ST_SENDMSG3,sendmsg3_default_handler() , "SENDMSG3->SENDMSG3")	//transit to SENDMSG3 state	by default.
    712c:	48 00 02 20 	b       734c <mac_main+0x75c>
void mac_main()
{
	FSM_ENTER(mac_main);
	FSM_BLOCK_SWITCH
	{
		FSM_STATE_FORCED(ST_INIT, "INIT", ue_mac_sv_init(), )
    7130:	3d 20 00 00 	lis     r9,0
    7134:	3f c0 00 00 	lis     r30,0
    7138:	38 09 05 b0 	addi    r0,r9,1456
    713c:	3b de 00 00 	addi    r30,r30,0
    7140:	90 1e 00 04 	stw     r0,4(r30)
static void ue_mac_sv_init()
{
	FIN(ue_mac_sv_init());
	int len;
	
	SV_PTR_GET(mac_sv);
    7144:	48 00 00 01 	bl      7144 <mac_main+0x554>
    7148:	7c 7d 1b 78 	mr      r29,r3
	print_tran_info("FSM INIT-init SV");//testing code
    714c:	3c 60 00 00 	lis     r3,0
    7150:	38 63 05 b8 	addi    r3,r3,1464
    7154:	48 00 00 01 	bl      7154 <mac_main+0x564>
	SV(TA_Periodic_time)=300000;//testing code ,
    7158:	3c 00 00 04 	lis     r0,4
    715c:	60 00 93 e0 	ori     r0,r0,37856
    7160:	90 1d 00 24 	stw     r0,36(r29)
	Init_Uemac_Scheduler();
	SV(sys_frame.frameNo)=0;//modified LHL 20141105
    7164:	3b 60 00 00 	li      r27,0
	//SV(TA_fromRAR)=0;
	SV(TA_value)=0;//LHL 20141021
	SV(m_temp_cr)=(temp_contention_resolution*)fsm_mem_alloc(sizeof(temp_contention_resolution));
	//
	
	SV(TATimer.time_value) = 0;
    7168:	3b 80 00 00 	li      r28,0
	int len;
	
	SV_PTR_GET(mac_sv);
	print_tran_info("FSM INIT-init SV");//testing code
	SV(TA_Periodic_time)=300000;//testing code ,
	Init_Uemac_Scheduler();
    716c:	48 00 00 01 	bl      716c <mac_main+0x57c>
	SV(sys_frame.frameNo)=0;//modified LHL 20141105
    7170:	b3 7d 00 06 	sth     r27,6(r29)
	SV(ue_schedule_frame.frameNo)=0;
	SV(ue_schedule_frame.subframeNo)=0;
	//SV(flag123)=0;//LHL test 0924
	//SV(TA_fromRAR)=0;
	SV(TA_value)=0;//LHL 20141021
	SV(m_temp_cr)=(temp_contention_resolution*)fsm_mem_alloc(sizeof(temp_contention_resolution));
    7174:	38 60 00 06 	li      r3,6
	SV_PTR_GET(mac_sv);
	print_tran_info("FSM INIT-init SV");//testing code
	SV(TA_Periodic_time)=300000;//testing code ,
	Init_Uemac_Scheduler();
	SV(sys_frame.frameNo)=0;//modified LHL 20141105
	SV(sys_frame.subframeNo)=0;
    7178:	b3 7d 00 08 	sth     r27,8(r29)
	//fsm_printf("test maxHARQTX:%d \n ",SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.maxHARQ_Tx));//testing code
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.periodicBSR_Timer)= periodicBSR_Timer_infinity;//
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.retxBSR_Timer)= retxBSR_Timer_sf2560 ;
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.ttiBundling)= false ;
	SV(systemconfigInfo.MACMainConfigInfo.drx_Config.choice.setup.haveShortDRX)= false ;//means release
	SV(systemconfigInfo.MACMainConfigInfo.type)= MAC_MainConfig_TYPE_RELEASE; //means phr-Config release ??  
    717c:	3b 20 00 01 	li      r25,1
{
	FIN(macmain_defaultconfig());
	SV_PTR_GET(mac_sv);
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.maxHARQ_Tx) = maxHARQ_Tx_n5;
	//fsm_printf("test maxHARQTX:%d \n ",SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.maxHARQ_Tx));//testing code
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.periodicBSR_Timer)= periodicBSR_Timer_infinity;//
    7180:	3a e0 ff ff 	li      r23,-1
	print_tran_info("FSM INIT-init SV");//testing code
	SV(TA_Periodic_time)=300000;//testing code ,
	Init_Uemac_Scheduler();
	SV(sys_frame.frameNo)=0;//modified LHL 20141105
	SV(sys_frame.subframeNo)=0;
	SV(recv_frame).subframeNo=0;//
    7184:	b3 7d 00 0c 	sth     r27,12(r29)
	SV(recv_frame).frameNo=0;
    7188:	b3 7d 00 0a 	sth     r27,10(r29)
	SV(ue_schedule_frame.frameNo)=0;
    718c:	b3 7d 00 0e 	sth     r27,14(r29)
	SV(ue_schedule_frame.subframeNo)=0;
    7190:	b3 7d 00 10 	sth     r27,16(r29)
	//SV(flag123)=0;//LHL test 0924
	//SV(TA_fromRAR)=0;
	SV(TA_value)=0;//LHL 20141021
    7194:	b3 7d 00 22 	sth     r27,34(r29)
	SV(m_temp_cr)=(temp_contention_resolution*)fsm_mem_alloc(sizeof(temp_contention_resolution));
    7198:	48 00 00 01 	bl      7198 <mac_main+0x5a8>
	//
	
	SV(TATimer.time_value) = 0;
	SV(TATimer.timer_sign) = NULL;
	SV(TATimer.flag) = false;
    719c:	9b 7d 01 68 	stb     r27,360(r29)
	SV(CRTimer.time_value) = 0;
	SV(CRTimer.timer_sign) = NULL;
	SV(CRTimer.flag) = false;
    71a0:	9b 7d 01 74 	stb     r27,372(r29)
	SV(RetxBSRTimer.time_value) = 0;
	SV(RetxBSRTimer.timer_sign) = NULL;
	SV(RetxBSRTimer.flag) = false;
    71a4:	9b 7d 01 80 	stb     r27,384(r29)
	SV(PeriodicBSRTimer.time_value) = 0;
	SV(PeriodicBSRTimer.timer_sign) = NULL;
	SV(PeriodicBSRTimer.flag) = false;	
    71a8:	9b 7d 01 8c 	stb     r27,396(r29)
	SV(WaitforRAresponseTimer.time_value) = 0;
	SV(WaitforRAresponseTimer.timer_sign) = NULL;
	SV(WaitforRAresponseTimer.flag) = false;
    71ac:	9b 7d 01 98 	stb     r27,408(r29)
	SV(ue_schedule_frame.frameNo)=0;
	SV(ue_schedule_frame.subframeNo)=0;
	//SV(flag123)=0;//LHL test 0924
	//SV(TA_fromRAR)=0;
	SV(TA_value)=0;//LHL 20141021
	SV(m_temp_cr)=(temp_contention_resolution*)fsm_mem_alloc(sizeof(temp_contention_resolution));
    71b0:	90 7d 01 a0 	stw     r3,416(r29)
	//
	
	SV(TATimer.time_value) = 0;
    71b4:	93 9d 01 60 	stw     r28,352(r29)
	SV(TATimer.timer_sign) = NULL;
    71b8:	93 9d 01 64 	stw     r28,356(r29)
	SV(TATimer.flag) = false;
	SV(CRTimer.time_value) = 0;
    71bc:	93 9d 01 6c 	stw     r28,364(r29)
	SV(CRTimer.timer_sign) = NULL;
    71c0:	93 9d 01 70 	stw     r28,368(r29)
	SV(CRTimer.flag) = false;
	SV(RetxBSRTimer.time_value) = 0;
    71c4:	93 9d 01 78 	stw     r28,376(r29)
	SV(RetxBSRTimer.timer_sign) = NULL;
    71c8:	93 9d 01 7c 	stw     r28,380(r29)
	SV(RetxBSRTimer.flag) = false;
	SV(PeriodicBSRTimer.time_value) = 0;
    71cc:	93 9d 01 84 	stw     r28,388(r29)
	SV(PeriodicBSRTimer.timer_sign) = NULL;
    71d0:	93 9d 01 88 	stw     r28,392(r29)
	SV(PeriodicBSRTimer.flag) = false;	
	SV(WaitforRAresponseTimer.time_value) = 0;
    71d4:	93 9d 01 90 	stw     r28,400(r29)
	SV(WaitforRAresponseTimer.timer_sign) = NULL;
    71d8:	93 9d 01 94 	stw     r28,404(r29)
	SV(WaitforRAresponseTimer.flag) = false;
	SV(msg3_buf_ptr) = NULL;	
    71dc:	93 9d 01 e4 	stw     r28,484(r29)
	SV(ra_allocation_res)=0;
    71e0:	93 9d 01 f8 	stw     r28,504(r29)
*******************************
*/
static void macmain_defaultconfig()
{
	FIN(macmain_defaultconfig());
	SV_PTR_GET(mac_sv);
    71e4:	48 00 00 01 	bl      71e4 <mac_main+0x5f4>
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.maxHARQ_Tx) = maxHARQ_Tx_n5;
    71e8:	38 00 00 05 	li      r0,5
    71ec:	90 03 00 60 	stw     r0,96(r3)
	//fsm_printf("test maxHARQTX:%d \n ",SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.maxHARQ_Tx));//testing code
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.periodicBSR_Timer)= periodicBSR_Timer_infinity;//
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.retxBSR_Timer)= retxBSR_Timer_sf2560 ;
    71f0:	38 00 0a 00 	li      r0,2560
    71f4:	90 03 00 68 	stw     r0,104(r3)
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.ttiBundling)= false ;
    71f8:	9b 63 00 6c 	stb     r27,108(r3)
	SV(systemconfigInfo.MACMainConfigInfo.drx_Config.choice.setup.haveShortDRX)= false ;//means release
    71fc:	9b 63 00 8c 	stb     r27,140(r3)
{
	FIN(macmain_defaultconfig());
	SV_PTR_GET(mac_sv);
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.maxHARQ_Tx) = maxHARQ_Tx_n5;
	//fsm_printf("test maxHARQTX:%d \n ",SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.maxHARQ_Tx));//testing code
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.periodicBSR_Timer)= periodicBSR_Timer_infinity;//
    7200:	92 e3 00 64 	stw     r23,100(r3)
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.retxBSR_Timer)= retxBSR_Timer_sf2560 ;
	SV(systemconfigInfo.MACMainConfigInfo.ul_SCH_Config.ttiBundling)= false ;
	SV(systemconfigInfo.MACMainConfigInfo.drx_Config.choice.setup.haveShortDRX)= false ;//means release
	SV(systemconfigInfo.MACMainConfigInfo.type)= MAC_MainConfig_TYPE_RELEASE; //means phr-Config release ??  
    7204:	93 23 00 9c 	stw     r25,156(r3)
*******************************
*/
static void sps_defaultconfig()
{
	FIN(sps_defaultconfig());
	SV_PTR_GET(mac_sv);
    7208:	48 00 00 01 	bl      7208 <mac_main+0x618>
	SV(systemconfigInfo.SPSConfigInfo.haveSPS_ConfigDL)=false;
    720c:	9b 63 00 e8 	stb     r27,232(r3)
	SV(systemconfigInfo.SPSConfigInfo.haveSPS_ConfigUL)=false; 
    7210:	9b 63 01 08 	stb     r27,264(r3)
*******************************
*/
static void CCCH_defaultconfig()
{
	FIN(CCCH_defaultconfig());
	SV_PTR_GET(mac_sv);
    7214:	48 00 00 01 	bl      7214 <mac_main+0x624>
    7218:	7c 7a 1b 78 	mr      r26,r3
	MAC_LogicalChannelConfig_IoctrlMsg *ccch_info=(MAC_LogicalChannelConfig_IoctrlMsg *)fsm_mem_alloc(sizeof(MAC_LogicalChannelConfig_IoctrlMsg));
    721c:	38 60 00 15 	li      r3,21
    7220:	48 00 00 01 	bl      7220 <mac_main+0x630>
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelIdentity)=0;
    7224:	93 9a 01 28 	stw     r28,296(r26)
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.haveUl_SpecificParameters)=true;
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.ul_SpecificParameters.priority)=1;
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.ul_SpecificParameters.prioritisedBitRate)= infinity;
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.ul_SpecificParameters.logicalChannelGroup)= 0;
	fsm_mem_cpy(ccch_info, &SV(systemconfigInfo.CCCHConfigInfo),sizeof(MAC_LogicalChannelConfig_IoctrlMsg));  
    7228:	38 9a 01 28 	addi    r4,r26,296
{
	FIN(CCCH_defaultconfig());
	SV_PTR_GET(mac_sv);
	MAC_LogicalChannelConfig_IoctrlMsg *ccch_info=(MAC_LogicalChannelConfig_IoctrlMsg *)fsm_mem_alloc(sizeof(MAC_LogicalChannelConfig_IoctrlMsg));
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelIdentity)=0;
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.haveUl_SpecificParameters)=true;
    722c:	9b 3a 01 2c 	stb     r25,300(r26)
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.ul_SpecificParameters.priority)=1;
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.ul_SpecificParameters.prioritisedBitRate)= infinity;
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.ul_SpecificParameters.logicalChannelGroup)= 0;
	fsm_mem_cpy(ccch_info, &SV(systemconfigInfo.CCCHConfigInfo),sizeof(MAC_LogicalChannelConfig_IoctrlMsg));  
    7230:	38 a0 00 15 	li      r5,21
*/
static void CCCH_defaultconfig()
{
	FIN(CCCH_defaultconfig());
	SV_PTR_GET(mac_sv);
	MAC_LogicalChannelConfig_IoctrlMsg *ccch_info=(MAC_LogicalChannelConfig_IoctrlMsg *)fsm_mem_alloc(sizeof(MAC_LogicalChannelConfig_IoctrlMsg));
    7234:	7c 78 1b 78 	mr      r24,r3
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelIdentity)=0;
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.haveUl_SpecificParameters)=true;
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.ul_SpecificParameters.priority)=1;
    7238:	93 3a 01 2d 	stw     r25,301(r26)
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.ul_SpecificParameters.prioritisedBitRate)= infinity;
    723c:	92 fa 01 31 	stw     r23,305(r26)
	SV(systemconfigInfo.CCCHConfigInfo.logicalChannelConfig.ul_SpecificParameters.logicalChannelGroup)= 0;
    7240:	93 9a 01 39 	stw     r28,313(r26)
	fsm_mem_cpy(ccch_info, &SV(systemconfigInfo.CCCHConfigInfo),sizeof(MAC_LogicalChannelConfig_IoctrlMsg));  
    7244:	48 00 00 01 	bl      7244 <mac_main+0x654>
	Init_LogicalChannel_ConfigInfo(ccch_info); 
    7248:	7f 03 c3 78 	mr      r3,r24
    724c:	48 00 00 01 	bl      724c <mac_main+0x65c>
	fsm_mem_free(ccch_info);//
    7250:	7f 03 c3 78 	mr      r3,r24
    7254:	48 00 00 01 	bl      7254 <mac_main+0x664>
	fsm_printf("[UEMAC][init]CCCH_defaultconfig completed\n");
    7258:	3c 60 00 00 	lis     r3,0
    725c:	38 63 05 cc 	addi    r3,r3,1484
    7260:	48 00 00 01 	bl      7260 <mac_main+0x670>
	SV(WaitforRAresponseTimer.timer_sign) = NULL;
	SV(WaitforRAresponseTimer.flag) = false;
	SV(msg3_buf_ptr) = NULL;	
	SV(ra_allocation_res)=0;
	defaultconfig();//
	RA_RRCconfig_testingfun(); // RRC
    7264:	48 00 00 01 	bl      7264 <mac_main+0x674>
	SV(UL_resource_info.resource_flag)= false; //testing code
    7268:	9b 7d 00 28 	stb     r27,40(r29)
	//SV(UL_resource_info.m_tbsize)= 2400;//bit//testing code 
	//SV(C_RNTI) = 11;
	//
	fsm_mem_set(&SV(ratype),0,sizeof(RA_Type));
    726c:	38 7d 01 e8 	addi    r3,r29,488
    7270:	38 80 00 00 	li      r4,0
    7274:	38 a0 00 04 	li      r5,4
    7278:	3f 60 00 00 	lis     r27,0
    727c:	48 00 00 01 	bl      727c <mac_main+0x68c>
    7280:	3b 7b 05 f8 	addi    r27,r27,1528
	SV(sendmsg3)=0;//0:MSG31:MSG3
    7284:	93 9d 01 ec 	stw     r28,492(r29)
	SV(pdcch_rnti)=0;//0:PDCCHC_RNTI1:C_RNTI
    7288:	93 9d 01 f0 	stw     r28,496(r29)
	SV(Tbsize_Complex)=0;//modified by lhl ,20140718,to 
    728c:	93 9d 01 f4 	stw     r28,500(r29)
	//test_init_logicalchannel(1);//TEST 20141103
	//test_init_logicalchannel(3);//TEST 20141103
	SV(contention_failed_num)=0;
    7290:	93 9d 02 00 	stw     r28,512(r29)
	SV(rar_failed_num)=0;
    7294:	93 9d 01 fc 	stw     r28,508(r29)
	SV(lost_pkt_num_uplink)=0;
    7298:	93 9d 02 04 	stw     r28,516(r29)
	SV(pkt_num_uplink)=0;
    729c:	93 9d 02 08 	stw     r28,520(r29)
	SV(lost_pkt_num_downlink)=0;
    72a0:	93 9d 02 0c 	stw     r28,524(r29)
	SV(pkt_num_downlink)=0;
    72a4:	93 9d 02 10 	stw     r28,528(r29)
	FSM_ENTER(mac_main);
	FSM_BLOCK_SWITCH
	{
		FSM_STATE_FORCED(ST_INIT, "INIT", ue_mac_sv_init(), )
		{
			FSM_TRANSIT_FORCE(ST_IDLE, , "default", "", "INIT -> IDLE");
    72a8:	4b ff f9 b4 	b       6c5c <mac_main+0x6c>
    72ac:	3f c0 00 00 	lis     r30,0
    72b0:	3f a0 00 00 	lis     r29,0
    72b4:	3b de 00 00 	addi    r30,r30,0
    72b8:	3b bd 0f 40 	addi    r29,r29,3904
				// FSM_CASE_TRANSIT(2, ST_IDLE,print_tran_info("reset NCRA -> IDLE"), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "NCRA -> IDLE")
				FSM_CASE_DEFAULT(ST_NCRA,ncra_default_handler() , "NCRA -> NCRA")	//transit to NCRA state	by default.
			}
		}
		FSM_STATE_UNFORCED(ST_CON,"CON", , )		//20140320
    72bc:	38 00 00 09 	li      r0,9
    72c0:	93 be 00 04 	stw     r29,4(r30)
    72c4:	90 1f 00 00 	stw     r0,0(r31)
				FSM_CASE_DEFAULT(ST_CON,con_default_handler() , "CON -> CON")	//transit to CON state	by default.
			}
		}
	}
	FSM_EXIT(0)
}
    72c8:	80 01 00 44 	lwz     r0,68(r1)
    72cc:	ba e1 00 1c 	lmw     r23,28(r1)
    72d0:	38 21 00 40 	addi    r1,r1,64
    72d4:	7c 08 03 a6 	mtlr    r0
    72d8:	4e 80 00 20 	blr
    72dc:	3f c0 00 00 	lis     r30,0
    72e0:	3f a0 00 00 	lis     r29,0
    72e4:	3b de 00 00 	addi    r30,r30,0
    72e8:	3b bd 0d cc 	addi    r29,r29,3532
				//FSM_CASE_TRANSIT(1, ST_IDLE, print_tran_info("reset SENDMSG3 -> IDLE"), "SENDMSG3 -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "SENDMSG3 -> IDLE")
				FSM_CASE_DEFAULT(ST_SENDMSG3,sendmsg3_default_handler() , "SENDMSG3->SENDMSG3")	//transit to SENDMSG3 state	by default.
			}
		}		
		FSM_STATE_UNFORCED(ST_NCRA,"NCRA", , )
    72ec:	38 00 00 07 	li      r0,7
    72f0:	93 be 00 04 	stw     r29,4(r30)
    72f4:	90 1f 00 00 	stw     r0,0(r31)
				FSM_CASE_DEFAULT(ST_CON,con_default_handler() , "CON -> CON")	//transit to CON state	by default.
			}
		}
	}
	FSM_EXIT(0)
}
    72f8:	80 01 00 44 	lwz     r0,68(r1)
    72fc:	ba e1 00 1c 	lmw     r23,28(r1)
    7300:	38 21 00 40 	addi    r1,r1,64
    7304:	7c 08 03 a6 	mtlr    r0
    7308:	4e 80 00 20 	blr
    730c:	3f c0 00 00 	lis     r30,0
    7310:	3f a0 00 00 	lis     r29,0
    7314:	3b de 00 00 	addi    r30,r30,0
    7318:	3b bd 09 e4 	addi    r29,r29,2532
				//FSM_CASE_TRANSIT(2, ST_IDLE, print_tran_info("reset IDLE -> IDLE"), "IDLE -> IDLE")
				FSM_CASE_TRANSIT(2, ST_IDLE, ue_mac_reset(), "IDLE -> IDLE")
				FSM_CASE_DEFAULT(ST_IDLE,idle_default_handler() , "IDLE->IDLE")	//transit to idle state	by default.
			}
		}
		FSM_STATE_UNFORCED(ST_CRA,"CRA", ,)
    731c:	38 00 00 05 	li      r0,5
    7320:	93 be 00 04 	stw     r29,4(r30)
    7324:	90 1f 00 00 	stw     r0,0(r31)
				FSM_CASE_DEFAULT(ST_CON,con_default_handler() , "CON -> CON")	//transit to CON state	by default.
			}
		}
	}
	FSM_EXIT(0)
}
    7328:	80 01 00 44 	lwz     r0,68(r1)
    732c:	ba e1 00 1c 	lmw     r23,28(r1)
    7330:	38 21 00 40 	addi    r1,r1,64
    7334:	7c 08 03 a6 	mtlr    r0
    7338:	4e 80 00 20 	blr
    733c:	3f c0 00 00 	lis     r30,0
    7340:	3f a0 00 00 	lis     r29,0
    7344:	3b de 00 00 	addi    r30,r30,0
    7348:	3b bd 0d 50 	addi    r29,r29,3408
				//FSM_CASE_TRANSIT(4, ST_IDLE, print_tran_info("reset CRA -> IDLE"), "CRA -> IDLE")
				FSM_CASE_TRANSIT(5, ST_IDLE, ue_mac_reset(), "CRA -> IDLE")
				FSM_CASE_DEFAULT(ST_CRA,cra_default_handler() , "CRA->CRA")	//transit to CRA state	by default.
			}
		}
		FSM_STATE_UNFORCED(ST_SENDMSG3,"SENDMSG3", ,)
    734c:	38 00 00 0b 	li      r0,11
    7350:	93 be 00 04 	stw     r29,4(r30)
    7354:	90 1f 00 00 	stw     r0,0(r31)
				FSM_CASE_DEFAULT(ST_CON,con_default_handler() , "CON -> CON")	//transit to CON state	by default.
			}
		}
	}
	FSM_EXIT(0)
}
    7358:	80 01 00 44 	lwz     r0,68(r1)
    735c:	ba e1 00 1c 	lmw     r23,28(r1)
    7360:	38 21 00 40 	addi    r1,r1,64
    7364:	7c 08 03 a6 	mtlr    r0
    7368:	4e 80 00 20 	blr
		{
			FSM_COND_TEST_IN("IDLE")				
				FSM_TEST_COND(START_C_RANDOM_ACCESS)
				FSM_TEST_COND(START_NC_RANDOM_ACCESS)
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("IDLE")
    736c:	2f 9d 00 00 	cmpwi   cr7,r29,0
    7370:	41 be f9 6c 	beq-    cr7,6cdc <mac_main+0xec>
			FSM_TRANSIT_SWITCH
    7374:	2f 9a 00 01 	cmpwi   cr7,r26,1
    7378:	41 9e 05 ec 	beq-    cr7,7964 <mac_main+0xd74>
    737c:	2f 9a 00 02 	cmpwi   cr7,r26,2
    7380:	41 9e 05 d0 	beq-    cr7,7950 <mac_main+0xd60>
    7384:	2f 9a 00 00 	cmpwi   cr7,r26,0
    7388:	40 be f9 54 	bne-    cr7,6cdc <mac_main+0xec>
			{
				FSM_CASE_TRANSIT(0, ST_CRA, doStartContentionBasedRandomAccessProcedure(), "IDLE -> CRA")
    738c:	3d 20 00 00 	lis     r9,0
    7390:	38 09 05 88 	addi    r0,r9,1416
    7394:	3f a0 00 00 	lis     r29,0
    7398:	90 1e 00 04 	stw     r0,4(r30)
    739c:	3b bd 09 e4 	addi    r29,r29,2532
    73a0:	4b ff f1 41 	bl      64e0 <doStartContentionBasedRandomAccessProcedure>
    73a4:	4b ff ff 78 	b       731c <mac_main+0x72c>
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
				FSM_TEST_COND(CONTENTION_FAIL )
				FSM_TEST_COND(CONTENTION_SUCCESS)
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("CRA")
    73a8:	2f 9c 00 00 	cmpwi   cr7,r28,0
    73ac:	41 be fa 6c 	beq-    cr7,6e18 <mac_main+0x228>
			FSM_TRANSIT_SWITCH
    73b0:	2b 9b 00 05 	cmplwi  cr7,r27,5
    73b4:	41 bd fa 64 	bgt-    cr7,6e18 <mac_main+0x228>
    73b8:	3d 20 00 00 	lis     r9,0
    73bc:	39 29 01 fc 	addi    r9,r9,508
    73c0:	57 7b 10 3a 	rlwinm  r27,r27,2,0,29
    73c4:	7c 09 d8 2e 	lwzx    r0,r9,r27
    73c8:	7d 20 4a 14 	add     r9,r0,r9
    73cc:	7d 29 03 a6 	mtctr   r9
    73d0:	4e 80 04 20 	bctr
				//FSM_TEST_COND(HAVE_SENDMSG3) //testing code 
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(MAC_PK_FROM_UPPER)//LHL 20140726
				FSM_TEST_COND(RA_SEND_MSG3)//LHL 20140726
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("SENDMSG3")
    73d4:	2f 9c 00 00 	cmpwi   cr7,r28,0
    73d8:	41 be fd 0c 	beq-    cr7,70e4 <mac_main+0x4f4>
			FSM_TRANSIT_SWITCH
    73dc:	2f 9b 00 01 	cmpwi   cr7,r27,1
    73e0:	41 9e 04 88 	beq-    cr7,7868 <mac_main+0xc78>
    73e4:	40 9d 0b 90 	ble-    cr7,7f74 <mac_main+0x1384>
    73e8:	2f 9b 00 02 	cmpwi   cr7,r27,2
    73ec:	41 9e 04 7c 	beq-    cr7,7868 <mac_main+0xc78>
    73f0:	2f 9b 00 03 	cmpwi   cr7,r27,3
    73f4:	40 9e fc f0 	bne+    cr7,70e4 <mac_main+0x4f4>
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "SENDMSG3-> IDLE")
				FSM_CASE_TRANSIT(1, ST_CRA, send_msg3(), "SENDMSG3 -> CRA")
				FSM_CASE_TRANSIT(2, ST_CRA, send_msg3(), "SENDMSG3 -> CRA")//con
				//FSM_CASE_TRANSIT(1, ST_IDLE, print_tran_info("reset SENDMSG3 -> IDLE"), "SENDMSG3 -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "SENDMSG3 -> IDLE")
    73f8:	3d 20 00 00 	lis     r9,0
    73fc:	38 09 0d 7c 	addi    r0,r9,3452
    7400:	3f 60 00 00 	lis     r27,0
    7404:	90 1e 00 04 	stw     r0,4(r30)
    7408:	3b 7b 05 f8 	addi    r27,r27,1528
    740c:	4b ff f7 35 	bl      6b40 <ue_mac_reset>
    7410:	4b ff f8 4c 	b       6c5c <mac_main+0x6c>
		{
			FSM_COND_TEST_IN("CON")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(SR_FAIL)
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("CON")
    7414:	2f 9c 00 00 	cmpwi   cr7,r28,0
    7418:	41 be fb e0 	beq-    cr7,6ff8 <mac_main+0x408>
			FSM_TRANSIT_SWITCH
    741c:	2f 9b 00 01 	cmpwi   cr7,r27,1
    7420:	41 9e 05 d8 	beq-    cr7,79f8 <mac_main+0xe08>
    7424:	2f 9b 00 02 	cmpwi   cr7,r27,2
    7428:	41 9e 05 b4 	beq-    cr7,79dc <mac_main+0xdec>
    742c:	2f 9b 00 00 	cmpwi   cr7,r27,0
    7430:	40 be fb c8 	bne-    cr7,6ff8 <mac_main+0x408>
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CON -> IDLE")//handle_timeAlignmentTimerExpire()
    7434:	3d 20 00 00 	lis     r9,0
    7438:	38 09 0f 44 	addi    r0,r9,3908
    743c:	3f 60 00 00 	lis     r27,0
    7440:	90 1e 00 04 	stw     r0,4(r30)
    7444:	3b 7b 05 f8 	addi    r27,r27,1528
    7448:	4b ff f4 19 	bl      6860 <handle_timeAlignmentTimerExpire>
    744c:	4b ff f8 10 	b       6c5c <mac_main+0x6c>
			FSM_COND_TEST_IN("NCRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("NCRA")
    7450:	2f 9c 00 00 	cmpwi   cr7,r28,0
    7454:	41 be fa dc 	beq-    cr7,6f30 <mac_main+0x340>
			FSM_TRANSIT_SWITCH
    7458:	2f 9b 00 01 	cmpwi   cr7,r27,1
    745c:	41 9e 06 48 	beq-    cr7,7aa4 <mac_main+0xeb4>
    7460:	40 9d 0a f0 	ble-    cr7,7f50 <mac_main+0x1360>
    7464:	2f 9b 00 02 	cmpwi   cr7,r27,2
    7468:	41 9e 05 ac 	beq-    cr7,7a14 <mac_main+0xe24>
    746c:	2f 9b 00 03 	cmpwi   cr7,r27,3
    7470:	40 9e fa c0 	bne+    cr7,6f30 <mac_main+0x340>
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "NCRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE,NC_RaResponseFailed(), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_CON, ncra_success(), "NCRA -> CON")
				// FSM_CASE_TRANSIT(2, ST_IDLE,print_tran_info("reset NCRA -> IDLE"), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(3, ST_IDLE,ue_mac_reset(), "NCRA -> IDLE")
    7474:	3d 20 00 00 	lis     r9,0
    7478:	38 09 0d e0 	addi    r0,r9,3552
    747c:	3f 60 00 00 	lis     r27,0
    7480:	90 1e 00 04 	stw     r0,4(r30)
    7484:	3b 7b 05 f8 	addi    r27,r27,1528
    7488:	4b ff f6 b9 	bl      6b40 <ue_mac_reset>
    748c:	4b ff f7 d0 	b       6c5c <mac_main+0x6c>
  	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
	{
		FlushBj();
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
	}
	if(IOCTRL_ARRIVAL)
    7490:	48 00 00 01 	bl      7490 <mac_main+0x8a0>
    7494:	2f 83 00 02 	cmpwi   cr7,r3,2
    7498:	40 9e fb d8 	bne+    cr7,7070 <mac_main+0x480>
	{ //IOCTRL Command
		if(fsm_ev_ioctrl_cmd()== IOCCMD_RLCtoMAC_datasend_Req)
    749c:	48 00 00 01 	bl      749c <mac_main+0x8ac>
    74a0:	2f 83 00 0b 	cmpwi   cr7,r3,11
    74a4:	41 9e 0e 60 	beq-    cr7,8304 <mac_main+0x1714>
			//RLCdatareqMAC reqregularBSR 
			//SR RLCreq
			//MACSR  
		}
		else 
			ioctrl_handler();  //ioctrl		
    74a8:	4b ff eb d1 	bl      6078 <ioctrl_handler>
		print_tran_info("[UEMAC][con_default]CON default ioctl hander");//testing codes
    74ac:	3c 60 00 00 	lis     r3,0
    74b0:	38 63 10 30 	addi    r3,r3,4144
    74b4:	48 00 00 01 	bl      74b4 <mac_main+0x8c4>
	}
	reports_handler();//BSR PHR 
    74b8:	4b ff f0 d9 	bl      6590 <reports_handler>
    74bc:	4b ff fe 00 	b       72bc <mac_main+0x6cc>
	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
	{
		FlushBj();
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
	}
	if(IOCTRL_ARRIVAL)
    74c0:	48 00 00 01 	bl      74c0 <mac_main+0x8d0>
    74c4:	2f 83 00 02 	cmpwi   cr7,r3,2
    74c8:	40 9e f8 7c 	bne+    cr7,6d44 <mac_main+0x154>
	{//IOCTL
		print_tran_info("[UEMAC][idle_default]MAC IDLE default ioctl hander,");//testing code
    74cc:	3c 60 00 00 	lis     r3,0
    74d0:	38 63 08 18 	addi    r3,r3,2072
    74d4:	48 00 00 01 	bl      74d4 <mac_main+0x8e4>
		u32 cmd1=fsm_ev_ioctrl_cmd();
    74d8:	48 00 00 01 	bl      74d8 <mac_main+0x8e8>
    74dc:	7c 64 1b 78 	mr      r4,r3
		fsm_printf("[MAC][DEFAULT_CMD]%d\n",cmd1);
    74e0:	3c 60 00 00 	lis     r3,0
    74e4:	38 63 08 4c 	addi    r3,r3,2124
    74e8:	48 00 00 01 	bl      74e8 <mac_main+0x8f8>
		switch(fsm_ev_ioctrl_cmd())
    74ec:	48 00 00 01 	bl      74ec <mac_main+0x8fc>
    74f0:	2f 83 00 0b 	cmpwi   cr7,r3,11
    74f4:	41 9e 0e 84 	beq-    cr7,8378 <mac_main+0x1788>
    74f8:	2b 83 00 0b 	cmplwi  cr7,r3,11
    74fc:	41 9d 0d a8 	bgt-    cr7,82a4 <mac_main+0x16b4>
    7500:	2f 83 00 04 	cmpwi   cr7,r3,4
    7504:	41 9e 02 f4 	beq-    cr7,77f8 <mac_main+0xc08>
				SV(sys_frame.frameNo)=((system_frame *)tmpdata_ptr)->frameNo;
				SV(sys_frame.subframeNo)=((system_frame *)tmpdata_ptr)->subframeNo;
				fsm_data_destroy(tmpdata_ptr);
			break;
			default:
				ioctrl_handler();
    7508:	4b ff eb 71 	bl      6078 <ioctrl_handler>
			break;
		}
	}
	reports_handler();//BSR PHR 
    750c:	4b ff f0 85 	bl      6590 <reports_handler>
    7510:	4b ff f7 4c 	b       6c5c <mac_main+0x6c>
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE, C_RaResponseFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_SENDMSG3 , waitsending_msg3(), "CRA -> SENDMSG3")
				FSM_CASE_TRANSIT(3, ST_IDLE, ContentionFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(4, ST_CON , cra_success() , "CRA -> CON")
    7514:	3d 20 00 00 	lis     r9,0
    7518:	38 09 0c 38 	addi    r0,r9,3128
    751c:	90 1e 00 04 	stw     r0,4(r30)
*/
static void cra_success()
{
	RNTI_indication *data_ptr;
	FIN(cra_success());
	SV_PTR_GET(mac_sv);
    7520:	48 00 00 01 	bl      7520 <mac_main+0x930>
    7524:	7c 7d 1b 78 	mr      r29,r3
	SV(RA_info.ra_PreambleIndex) = 0;	//ra_preamble index ra_prach_mask_index
	SV(RA_info.ra_PRACHMaskIndex) = 0; 
	SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//0
	cleanharqBuff();//HARQmsg3
	SV(ra_allocation_res)=0;
	if(SV(msg3_buf_ptr) != NULL)
    7528:	80 63 01 e4 	lwz     r3,484(r3)
static void cra_success()
{
	RNTI_indication *data_ptr;
	FIN(cra_success());
	SV_PTR_GET(mac_sv);
	SV(RA_info.ra_PreambleIndex) = 0;	//ra_preamble index ra_prach_mask_index
    752c:	38 00 00 00 	li      r0,0
	SV(RA_info.ra_PRACHMaskIndex) = 0; 
	SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//0
    7530:	3b 80 00 00 	li      r28,0
static void cra_success()
{
	RNTI_indication *data_ptr;
	FIN(cra_success());
	SV_PTR_GET(mac_sv);
	SV(RA_info.ra_PreambleIndex) = 0;	//ra_preamble index ra_prach_mask_index
    7534:	98 1d 00 04 	stb     r0,4(r29)
	SV(RA_info.ra_PRACHMaskIndex) = 0; 
	SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//0
	cleanharqBuff();//HARQmsg3
	SV(ra_allocation_res)=0;
	if(SV(msg3_buf_ptr) != NULL)
    7538:	2f 83 00 00 	cmpwi   cr7,r3,0
{
	RNTI_indication *data_ptr;
	FIN(cra_success());
	SV_PTR_GET(mac_sv);
	SV(RA_info.ra_PreambleIndex) = 0;	//ra_preamble index ra_prach_mask_index
	SV(RA_info.ra_PRACHMaskIndex) = 0; 
    753c:	98 1d 00 05 	stb     r0,5(r29)
	SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//0
    7540:	93 9d 00 14 	stw     r28,20(r29)
	cleanharqBuff();//HARQmsg3
	SV(ra_allocation_res)=0;
    7544:	93 9d 01 f8 	stw     r28,504(r29)
	if(SV(msg3_buf_ptr) != NULL)
    7548:	41 9e 00 0c 	beq-    cr7,7554 <mac_main+0x964>
	{
		fsm_pkt_destroy(SV(msg3_buf_ptr));//modified by lhl 20140717
    754c:	48 00 00 01 	bl      754c <mac_main+0x95c>
		SV(msg3_buf_ptr) = NULL; //msg3sk_buf
    7550:	93 9d 01 e4 	stw     r28,484(r29)
	}
	if(SV(C_RNTI) == 0)
    7554:	a0 1d 00 00 	lhz     r0,0(r29)
    7558:	2f 80 00 00 	cmpwi   cr7,r0,0
    755c:	40 9e 08 08 	bne-    cr7,7d64 <mac_main+0x1174>
		SV(C_RNTI) = SV(T_C_RNTI); //T_C_RNTI 
    7560:	a1 3d 00 02 	lhz     r9,2(r29)
	SV(T_C_RNTI) = 0;//T_C_RNTI
    7564:	b0 1d 00 02 	sth     r0,2(r29)
	if(SV(C_RNTI) > 0) //C_rnti 
    7568:	2f 89 00 00 	cmpwi   cr7,r9,0
	{
		fsm_pkt_destroy(SV(msg3_buf_ptr));//modified by lhl 20140717
		SV(msg3_buf_ptr) = NULL; //msg3sk_buf
	}
	if(SV(C_RNTI) == 0)
		SV(C_RNTI) = SV(T_C_RNTI); //T_C_RNTI 
    756c:	b1 3d 00 00 	sth     r9,0(r29)
	SV(T_C_RNTI) = 0;//T_C_RNTI
	if(SV(C_RNTI) > 0) //C_rnti 
    7570:	40 9e 07 fc 	bne-    cr7,7d6c <mac_main+0x117c>
		data_ptr->rnti_type = 1; 
		data_ptr->rnti_value = SV(C_RNTI);
		fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_RNTI_Indicate, (void *)data_ptr, sizeof(RNTI_indication));//C_RNTI
		fsm_mem_free(data_ptr);//LHL20141018
	}
	if(SV(CRTimer.flag)==true) //CR
    7574:	88 1d 01 74 	lbz     r0,372(r29)
    7578:	2f 80 00 00 	cmpwi   cr7,r0,0
    757c:	41 9e 00 14 	beq-    cr7,7590 <mac_main+0x9a0>
	{
		SV(CRTimer.timer_sign)= NULL;
    7580:	38 00 00 00 	li      r0,0
    7584:	90 1d 01 70 	stw     r0,368(r29)
		SV(CRTimer.flag)= false;
    7588:	98 1d 01 74 	stb     r0,372(r29)
		SV(CRTimer.time_value)=0;
    758c:	90 1d 01 6c 	stw     r0,364(r29)
	}
	SV(sendmsg3)=0;//MSG30
    7590:	38 00 00 00 	li      r0,0
	SV(ratype.ra_type)=0;//0 
	SV(pdcch_rnti)=0;
	fsm_printf("[UEMAC][cra_success]:contention based random access success \n");//testing code 
    7594:	3f 80 00 00 	lis     r28,0
	{
		SV(CRTimer.timer_sign)= NULL;
		SV(CRTimer.flag)= false;
		SV(CRTimer.time_value)=0;
	}
	SV(sendmsg3)=0;//MSG30
    7598:	90 1d 01 ec 	stw     r0,492(r29)
	SV(ratype.ra_type)=0;//0 
	SV(pdcch_rnti)=0;
	fsm_printf("[UEMAC][cra_success]:contention based random access success \n");//testing code 
    759c:	3b 9c 0c 44 	addi    r28,r28,3140
		SV(CRTimer.timer_sign)= NULL;
		SV(CRTimer.flag)= false;
		SV(CRTimer.time_value)=0;
	}
	SV(sendmsg3)=0;//MSG30
	SV(ratype.ra_type)=0;//0 
    75a0:	90 1d 01 e8 	stw     r0,488(r29)
	SV(pdcch_rnti)=0;
	fsm_printf("[UEMAC][cra_success]:contention based random access success \n");//testing code 
    75a4:	7f 83 e3 78 	mr      r3,r28
		SV(CRTimer.flag)= false;
		SV(CRTimer.time_value)=0;
	}
	SV(sendmsg3)=0;//MSG30
	SV(ratype.ra_type)=0;//0 
	SV(pdcch_rnti)=0;
    75a8:	90 1d 01 f0 	stw     r0,496(r29)
    75ac:	3f a0 00 00 	lis     r29,0
    75b0:	3b bd 0f 40 	addi    r29,r29,3904
	fsm_printf("[UEMAC][cra_success]:contention based random access success \n");//testing code 
    75b4:	48 00 00 01 	bl      75b4 <mac_main+0x9c4>
	printk("[UEMAC][cra_success]:contention based random access success \n");//testing code
    75b8:	7f 83 e3 78 	mr      r3,r28
    75bc:	48 00 00 01 	bl      75bc <mac_main+0x9cc>
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE, C_RaResponseFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_SENDMSG3 , waitsending_msg3(), "CRA -> SENDMSG3")
				FSM_CASE_TRANSIT(3, ST_IDLE, ContentionFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(4, ST_CON , cra_success() , "CRA -> CON")
    75c0:	4b ff fc fc 	b       72bc <mac_main+0x6cc>
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE, C_RaResponseFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_SENDMSG3 , waitsending_msg3(), "CRA -> SENDMSG3")
				FSM_CASE_TRANSIT(3, ST_IDLE, ContentionFailed(), "CRA -> IDLE")
    75c4:	3d 20 00 00 	lis     r9,0
    75c8:	38 09 09 f4 	addi    r0,r9,2548
    75cc:	90 1e 00 04 	stw     r0,4(r30)
*******************************
*/
static void ContentionFailed() 
{
	FIN(ContentionFailed());
	SV_PTR_GET(mac_sv);
    75d0:	48 00 00 01 	bl      75d0 <mac_main+0x9e0>
    75d4:	7c 7d 1b 78 	mr      r29,r3
	int result=1;//TEST
	u32 PreambleTransMax=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax);
	u32 backoff_time=0,backoff_param=0;//ms backoff_index

	fsm_printf("[UEMAC][con_failed]CRA -> IDLE contention fail ");//testing code 
    75d8:	3c 60 00 00 	lis     r3,0
static void ContentionFailed() 
{
	FIN(ContentionFailed());
	SV_PTR_GET(mac_sv);
	int result=1;//TEST
	u32 PreambleTransMax=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax);
    75dc:	83 7d 00 c8 	lwz     r27,200(r29)
	u32 backoff_time=0,backoff_param=0;//ms backoff_index
    75e0:	3b 80 00 00 	li      r28,0

	fsm_printf("[UEMAC][con_failed]CRA -> IDLE contention fail ");//testing code 
    75e4:	38 63 0b dc 	addi    r3,r3,3036
{
	FIN(ContentionFailed());
	SV_PTR_GET(mac_sv);
	int result=1;//TEST
	u32 PreambleTransMax=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax);
	u32 backoff_time=0,backoff_param=0;//ms backoff_index
    75e8:	93 81 00 08 	stw     r28,8(r1)

	fsm_printf("[UEMAC][con_failed]CRA -> IDLE contention fail ");//testing code 
    75ec:	48 00 00 01 	bl      75ec <mac_main+0x9fc>
	if(SV(CRTimer.flag)==true) //LHL 20140729 CR 
    75f0:	88 1d 01 74 	lbz     r0,372(r29)
    75f4:	2f 80 00 00 	cmpwi   cr7,r0,0
    75f8:	40 9e 08 24 	bne-    cr7,7e1c <mac_main+0x122c>
		SV(CRTimer.timer_sign)= NULL;
		SV(CRTimer.flag)= false;
	}
	//if(SV(TATimer.time_value)== SV(TA_fromRAR) && SV(TATimer.flag)==true) //TATimer MAC5.1.6
	
	if(SV(TATimer.flag)==true) 
    75fc:	88 1d 01 68 	lbz     r0,360(r29)
    7600:	2f 80 00 00 	cmpwi   cr7,r0,0
    7604:	41 9e 00 24 	beq-    cr7,7628 <mac_main+0xa38>
	{//HQ 20140428 
		//fsm_printf("[UEMAC][con_failed]CR fail,stop TAtimer\n");//testing code 
		if(SV(TATimer.timer_sign) != NULL)
    7608:	80 7d 01 64 	lwz     r3,356(r29)
    760c:	2f 83 00 00 	cmpwi   cr7,r3,0
    7610:	41 9e 00 08 	beq-    cr7,7618 <mac_main+0xa28>
		{
			result=fsm_schedule_cancel (SV(TATimer.timer_sign));
    7614:	48 00 00 01 	bl      7614 <mac_main+0xa24>
		}
		//fsm_printf("[UEMAC][contentionfailed]result:%d\n",result);//TEST
		SV(TATimer.timer_sign)= NULL;
    7618:	38 00 00 00 	li      r0,0
    761c:	90 1d 01 64 	stw     r0,356(r29)
		SV(TATimer.flag)=false;
    7620:	98 1d 01 68 	stb     r0,360(r29)
		SV(TATimer.time_value)=0;
    7624:	90 1d 01 60 	stw     r0,352(r29)
	}
	SV(T_C_RNTI)=0;
	cleanharqBuff();
	SV(PREAMBLE_TRANSMISSION_COUNTER)++;
    7628:	81 3d 00 14 	lwz     r9,20(r29)
	if (SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)//modified by HQ
    762c:	3b 7b 00 01 	addi    r27,r27,1
		SV(TATimer.flag)=false;
		SV(TATimer.time_value)=0;
	}
	SV(T_C_RNTI)=0;
	cleanharqBuff();
	SV(PREAMBLE_TRANSMISSION_COUNTER)++;
    7630:	38 09 00 01 	addi    r0,r9,1
	if (SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)//modified by HQ
    7634:	7f 80 d8 00 	cmpw    cr7,r0,r27
		SV(TATimer.flag)=false;
		SV(TATimer.time_value)=0;
	}
	SV(T_C_RNTI)=0;
	cleanharqBuff();
	SV(PREAMBLE_TRANSMISSION_COUNTER)++;
    7638:	90 1d 00 14 	stw     r0,20(r29)
		//fsm_printf("[UEMAC][contentionfailed]result:%d\n",result);//TEST
		SV(TATimer.timer_sign)= NULL;
		SV(TATimer.flag)=false;
		SV(TATimer.time_value)=0;
	}
	SV(T_C_RNTI)=0;
    763c:	39 20 00 00 	li      r9,0
    7640:	b1 3d 00 02 	sth     r9,2(r29)
	cleanharqBuff();
	SV(PREAMBLE_TRANSMISSION_COUNTER)++;
	if (SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)//modified by HQ
    7644:	41 9e 0b ec 	beq-    cr7,8230 <mac_main+0x1640>
	
	//modified by HQ
	else
	{
		SV(ra_allocation_res)=1;
		backoff_param=BackoffTable[SV(backoff_index)]; //get the backoff parameter from BackoffTable  
    7648:	80 1d 00 1c 	lwz     r0,28(r29)
    764c:	3d 20 00 00 	lis     r9,0
    7650:	39 29 02 14 	addi    r9,r9,532
    7654:	54 00 08 3c 	rlwinm  r0,r0,1,0,30
    7658:	7f 89 02 2e 	lhzx    r28,r9,r0
	}
	
	//modified by HQ
	else
	{
		SV(ra_allocation_res)=1;
    765c:	38 00 00 01 	li      r0,1
    7660:	90 1d 01 f8 	stw     r0,504(r29)
		backoff_param=BackoffTable[SV(backoff_index)]; //get the backoff parameter from BackoffTable  
		//fsm_printf("[UEMAC][con_failed]:back off parame : %d \n",backoff_param);//testing code
		if(backoff_param != 0)//
    7664:	2f 9c 00 00 	cmpwi   cr7,r28,0
    7668:	40 9e 08 68 	bne-    cr7,7ed0 <mac_main+0x12e0>
    766c:	80 61 00 08 	lwz     r3,8(r1)
		{
			fsm_get_random_bytes(&backoff_time , sizeof(backoff_time)); //get a random number with 16bit.
			backoff_time=backoff_time % backoff_param;    //0-backoff_param
			//fsm_printf("[UEMAC][con_failed]:with %d byte,get a random backoff:%d \n",sizeof(backoff_time),backoff_time);//testing code
		}
		fsm_schedule_self(backoff_time*100,Start_ContentionBase_RandomAcc);//trigger a new random access procedure as backoff_param indicates
    7670:	1c 63 00 64 	mulli   r3,r3,100
    7674:	38 80 00 02 	li      r4,2
    7678:	3f 60 00 00 	lis     r27,0
    767c:	48 00 00 01 	bl      767c <mac_main+0xa8c>
    7680:	3b 7b 05 f8 	addi    r27,r27,1528
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE, C_RaResponseFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_SENDMSG3 , waitsending_msg3(), "CRA -> SENDMSG3")
				FSM_CASE_TRANSIT(3, ST_IDLE, ContentionFailed(), "CRA -> IDLE")
    7684:	4b ff f5 d8 	b       6c5c <mac_main+0x6c>
			FSM_COND_TEST_OUT("CRA")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE, C_RaResponseFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_SENDMSG3 , waitsending_msg3(), "CRA -> SENDMSG3")
    7688:	3d 20 00 00 	lis     r9,0
    768c:	38 09 0a b8 	addi    r0,r9,2744
    7690:	90 1e 00 04 	stw     r0,4(r30)
*/
static void waitsending_msg3() //defined by HQ 20140430 
{
	RNTI_indication *data_ptr;
	FIN(waitsending_msg3());   
	SV_PTR_GET(mac_sv);
    7694:	48 00 00 01 	bl      7694 <mac_main+0xaa4>
    7698:	7c 7d 1b 78 	mr      r29,r3
static void RARTA_handleB()  
{
	FIN(RARTA_handleB());
	/**delete for test**/
	
	SV_PTR_GET(mac_sv);
    769c:	48 00 00 01 	bl      769c <mac_main+0xaac>
	if(SV(TATimer.flag)==false)
    76a0:	88 03 01 68 	lbz     r0,360(r3)
static void RARTA_handleB()  
{
	FIN(RARTA_handleB());
	/**delete for test**/
	
	SV_PTR_GET(mac_sv);
    76a4:	7c 7c 1b 78 	mr      r28,r3
	if(SV(TATimer.flag)==false)
    76a8:	2f 80 00 00 	cmpwi   cr7,r0,0
    76ac:	41 9e 07 c4 	beq-    cr7,7e70 <mac_main+0x1280>
		fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_RNTI_Indicate, (void *)data_ptr, sizeof(RNTI_indication));
		//T_C_RNTI
	}*/
	//HQ HQ modified end 20140709 
	//LHL modified 20140717 msg3T_C_RNTI
	if( SV(T_C_RNTI)!=0)//
    76b0:	a0 1d 00 02 	lhz     r0,2(r29)
    76b4:	2f 80 00 00 	cmpwi   cr7,r0,0
    76b8:	40 9e 07 7c 	bne-    cr7,7e34 <mac_main+0x1244>
		data_ptr->rnti_value = SV(T_C_RNTI);
		fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_RNTI_Indicate, (void *)data_ptr, sizeof(RNTI_indication));
		fsm_mem_free(data_ptr);
	}
	//HQ HQ modified end 20140717
	fsm_printf("[UEMAC][waitsend_msg3]MAC SV(PREAMBLE_TRANSMISSION_COUNTER):%d\n",SV(PREAMBLE_TRANSMISSION_COUNTER));
    76bc:	80 9d 00 14 	lwz     r4,20(r29)
    76c0:	3c 60 00 00 	lis     r3,0
    76c4:	38 63 0a f4 	addi    r3,r3,2804
    76c8:	48 00 00 01 	bl      76c8 <mac_main+0xad8>
	{  	
		SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140721LHL byte,    	
  		fsm_printf("MAC SEND MSG3:this isn't the first time to do contention based random access ,needn't to  DoResourceAllocation \n");
	}*/ //modified by lhl 20140725

	if(SV(ra_allocation_res)==0)
    76cc:	83 9d 01 f8 	lwz     r28,504(r29)
    76d0:	2f 9c 00 00 	cmpwi   cr7,r28,0
    76d4:	40 9e 07 10 	bne-    cr7,7de4 <mac_main+0x11f4>
	{
		if(SV(DATA_WAIT_ALLOCATION)==true && SV(UL_resource_info.resource_flag)==true)//
    76d8:	88 1d 01 5a 	lbz     r0,346(r29)
    76dc:	2f 80 00 00 	cmpwi   cr7,r0,0
    76e0:	41 9e 06 ec 	beq-    cr7,7dcc <mac_main+0x11dc>
    76e4:	88 1d 00 28 	lbz     r0,40(r29)
    76e8:	2f 80 00 00 	cmpwi   cr7,r0,0
    76ec:	41 9e 06 e0 	beq-    cr7,7dcc <mac_main+0x11dc>
		{
			//DoresourceAllocation()byteUL_resource_info.m_tbsizebit
			SV(ra_allocation_res)=1;
			if(SV(C_RNTI)!= 0 ) //C-RNTI )
    76f0:	a3 7d 00 00 	lhz     r27,0(r29)
	if(SV(ra_allocation_res)==0)
	{
		if(SV(DATA_WAIT_ALLOCATION)==true && SV(UL_resource_info.resource_flag)==true)//
		{
			//DoresourceAllocation()byteUL_resource_info.m_tbsizebit
			SV(ra_allocation_res)=1;
    76f4:	38 00 00 01 	li      r0,1
    76f8:	90 1d 01 f8 	stw     r0,504(r29)
			if(SV(C_RNTI)!= 0 ) //C-RNTI )
    76fc:	2f 9b 00 00 	cmpwi   cr7,r27,0
    7700:	41 9e 0a 80 	beq-    cr7,8180 <mac_main+0x1590>
			{
				SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140718LHL byte,
    7704:	80 7d 00 2c 	lwz     r3,44(r29)
    7708:	54 60 e8 fe 	rlwinm  r0,r3,29,3,31
    770c:	90 1d 01 f4 	stw     r0,500(r29)
				DoResourceAllocation(GetTBsize_Allocation(SV(UL_resource_info.m_tbsize)-24));//20140531 ,20140718LHL:32MAC
    7710:	38 63 ff e8 	addi    r3,r3,-24
    7714:	48 00 00 01 	bl      7714 <mac_main+0xb24>
    7718:	48 00 00 01 	bl      7718 <mac_main+0xb28>
				SV(UL_resource_info.resource_flag)=false;
    771c:	9b 9d 00 28 	stb     r28,40(r29)
    7720:	3f a0 00 00 	lis     r29,0
    7724:	3b bd 0d 50 	addi    r29,r29,3408
    7728:	4b ff fc 24 	b       734c <mac_main+0x75c>
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("CRA")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE, C_RaResponseFailed(), "CRA -> IDLE")
    772c:	3d 20 00 00 	lis     r9,0
    7730:	38 09 09 f4 	addi    r0,r9,2548
    7734:	90 1e 00 04 	stw     r0,4(r30)
*******************************
*/
static void C_RaResponseFailed() 
{
	FIN(C_RaResponseFailed());
	SV_PTR_GET(mac_sv);
    7738:	48 00 00 01 	bl      7738 <mac_main+0xb48>
    773c:	7c 7d 1b 78 	mr      r29,r3
	u32 PreambleTransMax=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax);
	u16 backoff_time=0,backoff_param=0;//ms backoff_index
	print_tran_info("[UEMAC][c_ra_failed]MAC:CRA -> IDLE RAR receive fail");//testing code
    7740:	3c 60 00 00 	lis     r3,0
*/
static void C_RaResponseFailed() 
{
	FIN(C_RaResponseFailed());
	SV_PTR_GET(mac_sv);
	u32 PreambleTransMax=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax);
    7744:	83 7d 00 c8 	lwz     r27,200(r29)
	u16 backoff_time=0,backoff_param=0;//ms backoff_index
    7748:	3b 80 00 00 	li      r28,0
	print_tran_info("[UEMAC][c_ra_failed]MAC:CRA -> IDLE RAR receive fail");//testing code
    774c:	38 63 0a 00 	addi    r3,r3,2560
static void C_RaResponseFailed() 
{
	FIN(C_RaResponseFailed());
	SV_PTR_GET(mac_sv);
	u32 PreambleTransMax=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax);
	u16 backoff_time=0,backoff_param=0;//ms backoff_index
    7750:	b3 81 00 08 	sth     r28,8(r1)
	print_tran_info("[UEMAC][c_ra_failed]MAC:CRA -> IDLE RAR receive fail");//testing code
    7754:	48 00 00 01 	bl      7754 <mac_main+0xb64>
	if(SV(WaitforRAresponseTimer.flag)==true)//
    7758:	88 1d 01 98 	lbz     r0,408(r29)
    775c:	2f 80 00 00 	cmpwi   cr7,r0,0
    7760:	41 9e 00 10 	beq-    cr7,7770 <mac_main+0xb80>
	{
		SV(WaitforRAresponseTimer.flag)= false;
		SV(WaitforRAresponseTimer.timer_sign)= NULL;
    7764:	38 00 00 00 	li      r0,0
	u32 PreambleTransMax=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax);
	u16 backoff_time=0,backoff_param=0;//ms backoff_index
	print_tran_info("[UEMAC][c_ra_failed]MAC:CRA -> IDLE RAR receive fail");//testing code
	if(SV(WaitforRAresponseTimer.flag)==true)//
	{
		SV(WaitforRAresponseTimer.flag)= false;
    7768:	9b 9d 01 98 	stb     r28,408(r29)
		SV(WaitforRAresponseTimer.timer_sign)= NULL;
    776c:	90 1d 01 94 	stw     r0,404(r29)
	}
	SV(PREAMBLE_TRANSMISSION_COUNTER)++ ;
    7770:	81 3d 00 14 	lwz     r9,20(r29)
	if(SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)
    7774:	3b 7b 00 01 	addi    r27,r27,1
	if(SV(WaitforRAresponseTimer.flag)==true)//
	{
		SV(WaitforRAresponseTimer.flag)= false;
		SV(WaitforRAresponseTimer.timer_sign)= NULL;
	}
	SV(PREAMBLE_TRANSMISSION_COUNTER)++ ;
    7778:	38 09 00 01 	addi    r0,r9,1
	if(SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)
    777c:	7f 80 d8 00 	cmpw    cr7,r0,r27
	if(SV(WaitforRAresponseTimer.flag)==true)//
	{
		SV(WaitforRAresponseTimer.flag)= false;
		SV(WaitforRAresponseTimer.timer_sign)= NULL;
	}
	SV(PREAMBLE_TRANSMISSION_COUNTER)++ ;
    7780:	90 1d 00 14 	stw     r0,20(r29)
	if(SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)
    7784:	41 9e 0a 40 	beq-    cr7,81c4 <mac_main+0x15d4>
		fsm_printf("[UEMAC][c_ra_failed]MAC:notice RRC has try RA for max times\n");//testing code
		//fsm_do_ioctrl(STRM_TO_RRC, IOCCMD_MACtoRRC_RandomAcc_Fail  , NULL , 0);//Notify RRC the random access failed
	//modified by HQ
	else
	{ 
		backoff_param=BackoffTable[SV(backoff_index)]; //get the backoff parameter from BackoffTable 
    7788:	80 1d 00 1c 	lwz     r0,28(r29)
    778c:	3d 20 00 00 	lis     r9,0
    7790:	39 29 02 14 	addi    r9,r9,532
    7794:	54 00 08 3c 	rlwinm  r0,r0,1,0,30
    7798:	7f a9 02 2e 	lhzx    r29,r9,r0
		//fsm_printf("[UEMAC][c_ra_failed]MAC:back off parame : %d \n",backoff_param);//testing code
		if(backoff_param != 0)//
    779c:	2f 9d 00 00 	cmpwi   cr7,r29,0
    77a0:	40 9e 07 74 	bne-    cr7,7f14 <mac_main+0x1324>
		{
			fsm_get_random_bytes(&backoff_time , sizeof(backoff_time)); //get a random number with 16bit.
			backoff_time=backoff_time % backoff_param;    //0-backoff_param
			fsm_printf("[UEMAC][c_ra_failed]MAC:with %d byte,get a random backoff:%d \n",sizeof(backoff_time),backoff_time);//testing code
		}
		fsm_schedule_self(backoff_time*100,Start_ContentionBase_RandomAcc);//trigger a new random access procedure as backoff_param indicates
    77a4:	a0 61 00 08 	lhz     r3,8(r1)
    77a8:	38 80 00 02 	li      r4,2
    77ac:	3f 60 00 00 	lis     r27,0
    77b0:	1c 63 00 64 	mulli   r3,r3,100
    77b4:	3b 7b 05 f8 	addi    r27,r27,1528
    77b8:	48 00 00 01 	bl      77b8 <mac_main+0xbc8>
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("CRA")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE, C_RaResponseFailed(), "CRA -> IDLE")
    77bc:	4b ff f4 a0 	b       6c5c <mac_main+0x6c>
				FSM_TEST_COND(CONTENTION_SUCCESS)
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("CRA")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CRA-> IDLE")
    77c0:	3d 20 00 00 	lis     r9,0
    77c4:	38 09 09 e8 	addi    r0,r9,2536
    77c8:	3f 60 00 00 	lis     r27,0
    77cc:	90 1e 00 04 	stw     r0,4(r30)
    77d0:	3b 7b 05 f8 	addi    r27,r27,1528
    77d4:	4b ff f0 8d 	bl      6860 <handle_timeAlignmentTimerExpire>
    77d8:	4b ff f4 84 	b       6c5c <mac_main+0x6c>
				FSM_CASE_TRANSIT(1, ST_IDLE, C_RaResponseFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_SENDMSG3 , waitsending_msg3(), "CRA -> SENDMSG3")
				FSM_CASE_TRANSIT(3, ST_IDLE, ContentionFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(4, ST_CON , cra_success() , "CRA -> CON")
				//FSM_CASE_TRANSIT(4, ST_IDLE, print_tran_info("reset CRA -> IDLE"), "CRA -> IDLE")
				FSM_CASE_TRANSIT(5, ST_IDLE, ue_mac_reset(), "CRA -> IDLE")
    77dc:	3d 20 00 00 	lis     r9,0
    77e0:	38 09 09 f4 	addi    r0,r9,2548
    77e4:	3f 60 00 00 	lis     r27,0
    77e8:	90 1e 00 04 	stw     r0,4(r30)
    77ec:	3b 7b 05 f8 	addi    r27,r27,1528
    77f0:	4b ff f3 51 	bl      6b40 <ue_mac_reset>
    77f4:	4b ff f4 68 	b       6c5c <mac_main+0x6c>
					fsm_schedule_self(0, Start_ContentionBase_RandomAcc );//
				}
			break;
			//RRCRA
			case IOCCMD_RRCtoMAC_RandomAcc_Req :
				tmpdata_ptr = fsm_data_get();
    77f8:	48 00 00 01 	bl      77f8 <mac_main+0xc08>
    77fc:	7c 7c 1b 78 	mr      r28,r3
				print_tran_info("[UEMAC][idle_default]IDLE receive a RA req from other layer,");
    7800:	3c 60 00 00 	lis     r3,0
    7804:	38 63 08 e4 	addi    r3,r3,2276
    7808:	48 00 00 01 	bl      7808 <mac_main+0xc18>
				if(tmpdata_ptr > 0)//
    780c:	2f 9c 00 00 	cmpwi   cr7,r28,0
    7810:	41 9e 0c cc 	beq-    cr7,84dc <mac_main+0x18ec>
				{
					fsm_printf("[UEMAC][idle_default]IDLE receive a ncra order ");
    7814:	3c 60 00 00 	lis     r3,0
    7818:	38 63 09 24 	addi    r3,r3,2340
    781c:	48 00 00 01 	bl      781c <mac_main+0xc2c>
					fsm_mem_cpy(&(SV(RA_info)),tmpdata_ptr,sizeof(RACH_ConfigDedicated));
    7820:	38 a0 00 02 	li      r5,2
    7824:	7f 84 e3 78 	mr      r4,r28
    7828:	38 7d 00 04 	addi    r3,r29,4
    782c:	48 00 00 01 	bl      782c <mac_main+0xc3c>
					fsm_printf("[UEMAC][idle_default]the RAPID is %d\n",SV(RA_info.ra_PreambleIndex));
    7830:	88 9d 00 04 	lbz     r4,4(r29)
    7834:	3c 60 00 00 	lis     r3,0
    7838:	38 63 09 54 	addi    r3,r3,2388
    783c:	48 00 00 01 	bl      783c <mac_main+0xc4c>
					if(tmpdata_ptr != NULL)
					{
						fsm_data_destroy(tmpdata_ptr);//
    7840:	7f 83 e3 78 	mr      r3,r28
    7844:	48 00 00 01 	bl      7844 <mac_main+0xc54>
						fsm_printf("[UEMAC][idle_default]fsm_ev_data,then free the memory\n");
    7848:	3c 60 00 00 	lis     r3,0
    784c:	38 63 09 7c 	addi    r3,r3,2428
    7850:	48 00 00 01 	bl      7850 <mac_main+0xc60>
					}
					fsm_schedule_self(0, Start_NonContentionBase_RandomAcc );// //
    7854:	38 80 00 01 	li      r4,1
    7858:	38 60 00 00 	li      r3,0
    785c:	48 00 00 01 	bl      785c <mac_main+0xc6c>
			default:
				ioctrl_handler();
			break;
		}
	}
	reports_handler();//BSR PHR 
    7860:	4b ff ed 31 	bl      6590 <reports_handler>
    7864:	4b ff f3 f8 	b       6c5c <mac_main+0x6c>
			FSM_COND_TEST_OUT("SENDMSG3")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "SENDMSG3-> IDLE")
				FSM_CASE_TRANSIT(1, ST_CRA, send_msg3(), "SENDMSG3 -> CRA")
				FSM_CASE_TRANSIT(2, ST_CRA, send_msg3(), "SENDMSG3 -> CRA")//con
    7868:	3d 20 00 00 	lis     r9,0
    786c:	38 09 0d 6c 	addi    r0,r9,3436
    7870:	3f a0 00 00 	lis     r29,0
    7874:	90 1e 00 04 	stw     r0,4(r30)
    7878:	3b bd 09 e4 	addi    r29,r29,2532
    787c:	4b ff ed cd 	bl      6648 <send_msg3>
    7880:	4b ff fa 9c 	b       731c <mac_main+0x72c>
		FSM_STATE_UNFORCED(ST_NCRA,"NCRA", , )
		{
			FSM_COND_TEST_IN("NCRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
    7884:	48 00 00 01 	bl      7884 <mac_main+0xc94>
    7888:	2f 83 00 04 	cmpwi   cr7,r3,4
    788c:	40 9e f6 6c 	bne+    cr7,6ef8 <mac_main+0x308>
    7890:	3b 9c 00 01 	addi    r28,r28,1
    7894:	3b 60 00 02 	li      r27,2
    7898:	4b ff f6 6c 	b       6f04 <mac_main+0x314>
		}		
		FSM_STATE_UNFORCED(ST_NCRA,"NCRA", , )
		{
			FSM_COND_TEST_IN("NCRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
    789c:	48 00 00 01 	bl      789c <mac_main+0xcac>
    78a0:	2f 83 00 03 	cmpwi   cr7,r3,3
    78a4:	40 9e f6 30 	bne+    cr7,6ed4 <mac_main+0x2e4>
    78a8:	3b 9c 00 01 	addi    r28,r28,1
    78ac:	3b 60 00 01 	li      r27,1
    78b0:	4b ff f6 3c 	b       6eec <mac_main+0x2fc>
		FSM_STATE_UNFORCED(ST_SENDMSG3,"SENDMSG3", ,)
		{
			FSM_COND_TEST_IN("SENDMSG3")
				//FSM_TEST_COND(HAVE_SENDMSG3) //testing code 
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(MAC_PK_FROM_UPPER)//LHL 20140726
    78b4:	3b 9c 00 01 	addi    r28,r28,1
    78b8:	3b 60 00 01 	li      r27,1
    78bc:	4b ff f7 f0 	b       70ac <mac_main+0x4bc>
			FSM_COND_TEST_IN("CRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
				FSM_TEST_COND(CONTENTION_FAIL )
				FSM_TEST_COND(CONTENTION_SUCCESS)
    78c0:	48 00 00 01 	bl      78c0 <mac_main+0xcd0>
    78c4:	2f 83 00 06 	cmpwi   cr7,r3,6
    78c8:	40 9e f5 18 	bne+    cr7,6de0 <mac_main+0x1f0>
    78cc:	3b 9c 00 01 	addi    r28,r28,1
    78d0:	3b 60 00 04 	li      r27,4
    78d4:	4b ff f5 18 	b       6dec <mac_main+0x1fc>
		{
			FSM_COND_TEST_IN("CRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
				FSM_TEST_COND(CONTENTION_FAIL )
    78d8:	48 00 00 01 	bl      78d8 <mac_main+0xce8>
    78dc:	2f 83 00 05 	cmpwi   cr7,r3,5
    78e0:	40 9e f4 dc 	bne+    cr7,6dbc <mac_main+0x1cc>
    78e4:	3b 9c 00 01 	addi    r28,r28,1
    78e8:	3b 60 00 03 	li      r27,3
    78ec:	4b ff f4 e8 	b       6dd4 <mac_main+0x1e4>
		FSM_STATE_UNFORCED(ST_CRA,"CRA", ,)
		{
			FSM_COND_TEST_IN("CRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
    78f0:	48 00 00 01 	bl      78f0 <mac_main+0xd00>
    78f4:	2f 83 00 04 	cmpwi   cr7,r3,4
    78f8:	40 9e f4 ac 	bne+    cr7,6da4 <mac_main+0x1b4>
    78fc:	3b 9c 00 01 	addi    r28,r28,1
    7900:	3b 60 00 02 	li      r27,2
    7904:	4b ff f4 ac 	b       6db0 <mac_main+0x1c0>
		}
		FSM_STATE_UNFORCED(ST_CRA,"CRA", ,)
		{
			FSM_COND_TEST_IN("CRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
    7908:	48 00 00 01 	bl      7908 <mac_main+0xd18>
    790c:	2f 83 00 03 	cmpwi   cr7,r3,3
    7910:	40 9e f4 70 	bne+    cr7,6d80 <mac_main+0x190>
    7914:	3b 9c 00 01 	addi    r28,r28,1
    7918:	3b 60 00 01 	li      r27,1
    791c:	4b ff f4 7c 	b       6d98 <mac_main+0x1a8>
    7920:	48 00 00 01 	bl      7920 <mac_main+0xd30>
    7924:	2f 83 00 18 	cmpwi   cr7,r3,24
    7928:	40 9e f4 64 	bne+    cr7,6d8c <mac_main+0x19c>
    792c:	4b ff ff e8 	b       7914 <mac_main+0xd24>
				FSM_TEST_COND(RARREV_SUCCESS)
				FSM_TEST_COND(CONTENTION_FAIL )
    7930:	48 00 00 01 	bl      7930 <mac_main+0xd40>
    7934:	2f 83 00 0f 	cmpwi   cr7,r3,15
    7938:	40 9e f4 90 	bne+    cr7,6dc8 <mac_main+0x1d8>
    793c:	4b ff ff a8 	b       78e4 <mac_main+0xcf4>
		}		
		FSM_STATE_UNFORCED(ST_NCRA,"NCRA", , )
		{
			FSM_COND_TEST_IN("NCRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
    7940:	48 00 00 01 	bl      7940 <mac_main+0xd50>
    7944:	2f 83 00 18 	cmpwi   cr7,r3,24
    7948:	40 9e f5 98 	bne+    cr7,6ee0 <mac_main+0x2f0>
    794c:	4b ff ff 5c 	b       78a8 <mac_main+0xcb8>
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_CRA, doStartContentionBasedRandomAccessProcedure(), "IDLE -> CRA")
				FSM_CASE_TRANSIT(1, ST_NCRA, doStartNonContentionBasedRandomAccessProcedure(), "IDLE -> NCRA")
				//FSM_CASE_TRANSIT(2, ST_IDLE, print_tran_info("reset IDLE -> IDLE"), "IDLE -> IDLE")
				FSM_CASE_TRANSIT(2, ST_IDLE, ue_mac_reset(), "IDLE -> IDLE")
    7950:	3d 20 00 00 	lis     r9,0
    7954:	38 09 06 84 	addi    r0,r9,1668
    7958:	90 1e 00 04 	stw     r0,4(r30)
    795c:	4b ff f1 e5 	bl      6b40 <ue_mac_reset>
    7960:	4b ff f2 fc 	b       6c5c <mac_main+0x6c>
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("IDLE")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_CRA, doStartContentionBasedRandomAccessProcedure(), "IDLE -> CRA")
				FSM_CASE_TRANSIT(1, ST_NCRA, doStartNonContentionBasedRandomAccessProcedure(), "IDLE -> NCRA")
    7964:	3d 20 00 00 	lis     r9,0
    7968:	38 09 05 94 	addi    r0,r9,1428
    796c:	90 1e 00 04 	stw     r0,4(r30)
*******************************
*/
static void doStartNonContentionBasedRandomAccessProcedure() //modified by HQ  20140413
{
	FIN(doStartNonContentionBasedRandomAccessProcedure());
	SV_PTR_GET(mac_sv);
    7970:	48 00 00 01 	bl      7970 <mac_main+0xd80>
    7974:	7c 7d 1b 78 	mr      r29,r3
	RACH_ConfigDedicated *randomaccess_info=(RACH_ConfigDedicated *)fsm_mem_alloc(sizeof(RACH_ConfigDedicated ));
    7978:	38 60 00 02 	li      r3,2
    797c:	48 00 00 01 	bl      797c <mac_main+0xd8c>
    7980:	7c 7c 1b 78 	mr      r28,r3
	int mg3_buffer;
	print_tran_info("[UEMAC][noncontention_ra]startNCRA IDLE -> NCRA");//testing code
    7984:	3c 60 00 00 	lis     r3,0
    7988:	38 63 06 28 	addi    r3,r3,1576
    798c:	48 00 00 01 	bl      798c <mac_main+0xd9c>
	if(SV(PREAMBLE_TRANSMISSION_COUNTER ) == 0)   //
    7990:	80 9d 00 14 	lwz     r4,20(r29)
    7994:	2f 84 00 00 	cmpwi   cr7,r4,0
    7998:	40 9e 00 10 	bne-    cr7,79a8 <mac_main+0xdb8>
	{ 
		SV(PREAMBLE_TRANSMISSION_COUNTER ) = 1; //PREAMBLE_TRANSMISSION_COUNTER1 
    799c:	93 5d 00 14 	stw     r26,20(r29)
		SV(backoff_index) = 0;  //UEbackoff0ms    
    79a0:	90 9d 00 1c 	stw     r4,28(r29)
    79a4:	38 80 00 01 	li      r4,1
		mg3_buffer = 0;   //MSG3//
	}
	fsm_printf("[UEMAC][noncontention_ra]RA counter :%d\n",SV(PREAMBLE_TRANSMISSION_COUNTER ));//testing code
    79a8:	3c 60 00 00 	lis     r3,0
    79ac:	38 63 06 58 	addi    r3,r3,1624
    79b0:	48 00 00 01 	bl      79b0 <mac_main+0xdc0>
	//
	randomaccess_info->ra_PreambleIndex=SV(RA_info.ra_PreambleIndex);
    79b4:	88 1d 00 04 	lbz     r0,4(r29)
	//fsm_printf("[HEXI]PREAMBLE INDEX IN MACFSM:%d\n",SV(RA_info.ra_PreambleIndex));
	
	randomaccess_info->ra_PRACHMaskIndex= SV(RA_info.ra_PRACHMaskIndex);
	SendRaPreamble(randomaccess_info);//
    79b8:	7f 83 e3 78 	mr      r3,r28
		SV(backoff_index) = 0;  //UEbackoff0ms    
		mg3_buffer = 0;   //MSG3//
	}
	fsm_printf("[UEMAC][noncontention_ra]RA counter :%d\n",SV(PREAMBLE_TRANSMISSION_COUNTER ));//testing code
	//
	randomaccess_info->ra_PreambleIndex=SV(RA_info.ra_PreambleIndex);
    79bc:	98 1c 00 00 	stb     r0,0(r28)
	//fsm_printf("[HEXI]PREAMBLE INDEX IN MACFSM:%d\n",SV(RA_info.ra_PreambleIndex));
	
	randomaccess_info->ra_PRACHMaskIndex= SV(RA_info.ra_PRACHMaskIndex);
    79c0:	88 1d 00 05 	lbz     r0,5(r29)
    79c4:	3f a0 00 00 	lis     r29,0
    79c8:	3b bd 0d cc 	addi    r29,r29,3532
    79cc:	98 1c 00 01 	stb     r0,1(r28)
	SendRaPreamble(randomaccess_info);//
    79d0:	4b ff e6 59 	bl      6028 <SendRaPreamble>
	StartWaitingForRaResponse();//start waiting for the RAR
    79d4:	4b ff e5 f9 	bl      5fcc <StartWaitingForRaResponse>
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("IDLE")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_CRA, doStartContentionBasedRandomAccessProcedure(), "IDLE -> CRA")
				FSM_CASE_TRANSIT(1, ST_NCRA, doStartNonContentionBasedRandomAccessProcedure(), "IDLE -> NCRA")
    79d8:	4b ff f9 14 	b       72ec <mac_main+0x6fc>
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CON -> IDLE")//handle_timeAlignmentTimerExpire()
				FSM_CASE_TRANSIT(1, ST_CRA, doStartContentionBasedRandomAccessProcedure() , "CON -> CRA")
				//FSM_CASE_TRANSIT(2, ST_IDLE,print_tran_info("reset CON -> IDLE"), "CON -> IDLE")
				FSM_CASE_TRANSIT(2, ST_IDLE,ue_mac_reset(), "CON -> IDLE")
    79dc:	3d 20 00 00 	lis     r9,0
    79e0:	38 09 0f 44 	addi    r0,r9,3908
    79e4:	3f 60 00 00 	lis     r27,0
    79e8:	90 1e 00 04 	stw     r0,4(r30)
    79ec:	3b 7b 05 f8 	addi    r27,r27,1528
    79f0:	4b ff f1 51 	bl      6b40 <ue_mac_reset>
    79f4:	4b ff f2 68 	b       6c5c <mac_main+0x6c>
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("CON")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CON -> IDLE")//handle_timeAlignmentTimerExpire()
				FSM_CASE_TRANSIT(1, ST_CRA, doStartContentionBasedRandomAccessProcedure() , "CON -> CRA")
    79f8:	3d 20 00 00 	lis     r9,0
    79fc:	38 09 0f 50 	addi    r0,r9,3920
    7a00:	3f a0 00 00 	lis     r29,0
    7a04:	90 1e 00 04 	stw     r0,4(r30)
    7a08:	3b bd 09 e4 	addi    r29,r29,2532
    7a0c:	4b ff ea d5 	bl      64e0 <doStartContentionBasedRandomAccessProcedure>
    7a10:	4b ff f9 0c 	b       731c <mac_main+0x72c>
			FSM_COND_TEST_OUT("NCRA")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "NCRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE,NC_RaResponseFailed(), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_CON, ncra_success(), "NCRA -> CON")
    7a14:	3d 20 00 00 	lis     r9,0
    7a18:	38 09 05 a4 	addi    r0,r9,1444
    7a1c:	90 1e 00 04 	stw     r0,4(r30)
*******************************
*/
static void ncra_success()
{
	FIN(ncra_success);
	SV_PTR_GET(mac_sv);
    7a20:	48 00 00 01 	bl      7a20 <mac_main+0xe30>
    7a24:	7c 7c 1b 78 	mr      r28,r3
*******************************
*/
static void RARTA_handleA()  
{
	FIN(RARTA_handleA());	
	SV_PTR_GET(mac_sv);	
    7a28:	48 00 00 01 	bl      7a28 <mac_main+0xe38>
	if(SV(TATimer.flag)==true && SV(TATimer.timer_sign) != NULL)// 
    7a2c:	88 03 01 68 	lbz     r0,360(r3)
*******************************
*/
static void RARTA_handleA()  
{
	FIN(RARTA_handleA());	
	SV_PTR_GET(mac_sv);	
    7a30:	7c 7d 1b 78 	mr      r29,r3
	if(SV(TATimer.flag)==true && SV(TATimer.timer_sign) != NULL)// 
    7a34:	2f 80 00 00 	cmpwi   cr7,r0,0
    7a38:	41 9e 00 14 	beq-    cr7,7a4c <mac_main+0xe5c>
    7a3c:	80 63 01 64 	lwz     r3,356(r3)
    7a40:	2f 83 00 00 	cmpwi   cr7,r3,0
    7a44:	41 9e 00 08 	beq-    cr7,7a4c <mac_main+0xe5c>
		fsm_schedule_cancel(SV(TATimer.timer_sign));
    7a48:	48 00 00 01 	bl      7a48 <mac_main+0xe58>
	//SV(TATimer.time_value)=SV(TA_fromRAR);//LHL modified 20141021
	
	SV(TATimer.time_value)=SV(TA_Periodic_time);//LHL 20141021
    7a4c:	80 7d 00 24 	lwz     r3,36(r29)
	SV(TATimer.timer_sign)=fsm_schedule_self(SV(TATimer.time_value)*100,TimeAlignmentTimer_Expire);
    7a50:	38 80 00 0b 	li      r4,11
	SV_PTR_GET(mac_sv);	
	if(SV(TATimer.flag)==true && SV(TATimer.timer_sign) != NULL)// 
		fsm_schedule_cancel(SV(TATimer.timer_sign));
	//SV(TATimer.time_value)=SV(TA_fromRAR);//LHL modified 20141021
	
	SV(TATimer.time_value)=SV(TA_Periodic_time);//LHL 20141021
    7a54:	90 7d 01 60 	stw     r3,352(r29)
	SV(TATimer.timer_sign)=fsm_schedule_self(SV(TATimer.time_value)*100,TimeAlignmentTimer_Expire);
    7a58:	1c 63 00 64 	mulli   r3,r3,100
    7a5c:	48 00 00 01 	bl      7a5c <mac_main+0xe6c>
	fsm_printf("[mac][RARTA_handleA()]ta timer value:%d\n",SV(TATimer.time_value)*100);
    7a60:	80 9d 01 60 	lwz     r4,352(r29)
	if(SV(TATimer.flag)==true && SV(TATimer.timer_sign) != NULL)// 
		fsm_schedule_cancel(SV(TATimer.timer_sign));
	//SV(TATimer.time_value)=SV(TA_fromRAR);//LHL modified 20141021
	
	SV(TATimer.time_value)=SV(TA_Periodic_time);//LHL 20141021
	SV(TATimer.timer_sign)=fsm_schedule_self(SV(TATimer.time_value)*100,TimeAlignmentTimer_Expire);
    7a64:	90 7d 01 64 	stw     r3,356(r29)
	fsm_printf("[mac][RARTA_handleA()]ta timer value:%d\n",SV(TATimer.time_value)*100);
    7a68:	3c 60 00 00 	lis     r3,0
    7a6c:	1c 84 00 64 	mulli   r4,r4,100
    7a70:	38 63 0e 80 	addi    r3,r3,3712
    7a74:	48 00 00 01 	bl      7a74 <mac_main+0xe84>
	SV(TATimer.flag)=true;
    7a78:	39 60 00 01 	li      r11,1
    7a7c:	99 7d 01 68 	stb     r11,360(r29)
static void ncra_success()
{
	FIN(ncra_success);
	SV_PTR_GET(mac_sv);
	RARTA_handleA();//RAR  TA 
	SV(RA_info.ra_PreambleIndex) = 0;	//ra_preamble index ra_prach_mask_index
    7a80:	39 20 00 00 	li      r9,0
	SV(RA_info.ra_PRACHMaskIndex) = 0; 
	SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//0
    7a84:	38 00 00 00 	li      r0,0
    7a88:	3f a0 00 00 	lis     r29,0
static void ncra_success()
{
	FIN(ncra_success);
	SV_PTR_GET(mac_sv);
	RARTA_handleA();//RAR  TA 
	SV(RA_info.ra_PreambleIndex) = 0;	//ra_preamble index ra_prach_mask_index
    7a8c:	99 3c 00 04 	stb     r9,4(r28)
    7a90:	3b bd 0f 40 	addi    r29,r29,3904
	SV(RA_info.ra_PRACHMaskIndex) = 0; 
    7a94:	99 3c 00 05 	stb     r9,5(r28)
	SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//0
    7a98:	90 1c 00 14 	stw     r0,20(r28)
	SV(T_C_RNTI) = 0;//T_C_RNTI 
    7a9c:	b0 1c 00 02 	sth     r0,2(r28)
			FSM_COND_TEST_OUT("NCRA")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "NCRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE,NC_RaResponseFailed(), "NCRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_CON, ncra_success(), "NCRA -> CON")
    7aa0:	4b ff f8 1c 	b       72bc <mac_main+0x6cc>
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("NCRA")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "NCRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE,NC_RaResponseFailed(), "NCRA -> IDLE")
    7aa4:	3d 20 00 00 	lis     r9,0
    7aa8:	38 09 0d e0 	addi    r0,r9,3552
    7aac:	90 1e 00 04 	stw     r0,4(r30)
*******************************
*/
static void NC_RaResponseFailed() 
{
	FIN(NC_RaResponseFailed());
	SV_PTR_GET(mac_sv);
    7ab0:	48 00 00 01 	bl      7ab0 <mac_main+0xec0>
    7ab4:	7c 7d 1b 78 	mr      r29,r3
	u32 PreambleTransMax=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax);
	print_tran_info("[UEMAC][nc_ra_failed]NCRA -> IDLE");//testing code
    7ab8:	3c 60 00 00 	lis     r3,0
*/
static void NC_RaResponseFailed() 
{
	FIN(NC_RaResponseFailed());
	SV_PTR_GET(mac_sv);
	u32 PreambleTransMax=SV(systemconfigInfo.RACHCommonConfigInfo.raSupervisionInfo.preambleTransMax);
    7abc:	83 9d 00 c8 	lwz     r28,200(r29)
	print_tran_info("[UEMAC][nc_ra_failed]NCRA -> IDLE");//testing code
    7ac0:	38 63 0d f0 	addi    r3,r3,3568
    7ac4:	48 00 00 01 	bl      7ac4 <mac_main+0xed4>
	if(SV(WaitforRAresponseTimer.flag)==true)//   false
    7ac8:	88 1d 01 98 	lbz     r0,408(r29)
    7acc:	2f 80 00 00 	cmpwi   cr7,r0,0
    7ad0:	41 9e 00 14 	beq-    cr7,7ae4 <mac_main+0xef4>
	{ 
		SV(WaitforRAresponseTimer.flag)= false;
    7ad4:	38 00 00 00 	li      r0,0
    7ad8:	98 1d 01 98 	stb     r0,408(r29)
		SV(WaitforRAresponseTimer.timer_sign)= NULL;
    7adc:	38 00 00 00 	li      r0,0
    7ae0:	90 1d 01 94 	stw     r0,404(r29)
	}
	SV(PREAMBLE_TRANSMISSION_COUNTER)++ ;
    7ae4:	81 3d 00 14 	lwz     r9,20(r29)
	if (SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)
    7ae8:	3b 9c 00 01 	addi    r28,r28,1
	if(SV(WaitforRAresponseTimer.flag)==true)//   false
	{ 
		SV(WaitforRAresponseTimer.flag)= false;
		SV(WaitforRAresponseTimer.timer_sign)= NULL;
	}
	SV(PREAMBLE_TRANSMISSION_COUNTER)++ ;
    7aec:	38 09 00 01 	addi    r0,r9,1
	if (SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)
    7af0:	7f 80 e0 00 	cmpw    cr7,r0,r28
	if(SV(WaitforRAresponseTimer.flag)==true)//   false
	{ 
		SV(WaitforRAresponseTimer.flag)= false;
		SV(WaitforRAresponseTimer.timer_sign)= NULL;
	}
	SV(PREAMBLE_TRANSMISSION_COUNTER)++ ;
    7af4:	90 1d 00 14 	stw     r0,20(r29)
	if (SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)
    7af8:	41 9e 02 b0 	beq-    cr7,7da8 <mac_main+0x11b8>
		SV(RA_info.ra_PreambleIndex)=0;//HQ 20140506 //
		SV(RA_info.ra_PRACHMaskIndex)=0; //HQ 20140506 // 
	}
	else
	{
		fsm_printf("[UEMAC][nc_ra_failed]MAC:start a new NCRA \n");//testing code 
    7afc:	3c 60 00 00 	lis     r3,0
    7b00:	38 63 0e 54 	addi    r3,r3,3668
    7b04:	48 00 00 01 	bl      7b04 <mac_main+0xf14>
    7b08:	3f 60 00 00 	lis     r27,0
		fsm_schedule_self(100,Start_NonContentionBase_RandomAcc);//trigger a new random access procedure
    7b0c:	38 60 00 64 	li      r3,100
    7b10:	38 80 00 01 	li      r4,1
    7b14:	48 00 00 01 	bl      7b14 <mac_main+0xf24>
    7b18:	3b 7b 05 f8 	addi    r27,r27,1528
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("NCRA")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "NCRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE,NC_RaResponseFailed(), "NCRA -> IDLE")
    7b1c:	4b ff f1 40 	b       6c5c <mac_main+0x6c>
			FSM_TRANSIT_FORCE(ST_IDLE, , "default", "", "INIT -> IDLE");
		}
		FSM_STATE_UNFORCED(ST_IDLE, "IDLE", , )
		{
			FSM_COND_TEST_IN("IDLE")				
				FSM_TEST_COND(START_C_RANDOM_ACCESS)
    7b20:	48 00 00 01 	bl      7b20 <mac_main+0xf30>
    7b24:	3b 40 00 00 	li      r26,0
    7b28:	2f 83 00 02 	cmpwi   cr7,r3,2
    7b2c:	3b a0 00 01 	li      r29,1
    7b30:	41 be f1 74 	beq-    cr7,6ca4 <mac_main+0xb4>
		{
			FSM_TRANSIT_FORCE(ST_IDLE, , "default", "", "INIT -> IDLE");
		}
		FSM_STATE_UNFORCED(ST_IDLE, "IDLE", , )
		{
			FSM_COND_TEST_IN("IDLE")				
    7b34:	3b 40 ff ff 	li      r26,-1
    7b38:	3b a0 00 00 	li      r29,0
    7b3c:	4b ff f1 68 	b       6ca4 <mac_main+0xb4>
			}
		}		
		FSM_STATE_UNFORCED(ST_NCRA,"NCRA", , )
		{
			FSM_COND_TEST_IN("NCRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    7b40:	48 00 00 01 	bl      7b40 <mac_main+0xf50>
    7b44:	3b 60 00 00 	li      r27,0
    7b48:	2f 83 00 0b 	cmpwi   cr7,r3,11
    7b4c:	3b 80 00 01 	li      r28,1
    7b50:	41 be f3 78 	beq-    cr7,6ec8 <mac_main+0x2d8>
				FSM_CASE_DEFAULT(ST_SENDMSG3,sendmsg3_default_handler() , "SENDMSG3->SENDMSG3")	//transit to SENDMSG3 state	by default.
			}
		}		
		FSM_STATE_UNFORCED(ST_NCRA,"NCRA", , )
		{
			FSM_COND_TEST_IN("NCRA")
    7b54:	3b 60 ff ff 	li      r27,-1
    7b58:	3b 80 00 00 	li      r28,0
    7b5c:	4b ff f3 6c 	b       6ec8 <mac_main+0x2d8>
		}
		FSM_STATE_UNFORCED(ST_SENDMSG3,"SENDMSG3", ,)
		{
			FSM_COND_TEST_IN("SENDMSG3")
				//FSM_TEST_COND(HAVE_SENDMSG3) //testing code 
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    7b60:	48 00 00 01 	bl      7b60 <mac_main+0xf70>
    7b64:	3b 60 00 00 	li      r27,0
    7b68:	2f 83 00 0b 	cmpwi   cr7,r3,11
    7b6c:	3b 80 00 01 	li      r28,1
    7b70:	41 be f5 30 	beq-    cr7,70a0 <mac_main+0x4b0>
				FSM_CASE_DEFAULT(ST_CRA,cra_default_handler() , "CRA->CRA")	//transit to CRA state	by default.
			}
		}
		FSM_STATE_UNFORCED(ST_SENDMSG3,"SENDMSG3", ,)
		{
			FSM_COND_TEST_IN("SENDMSG3")
    7b74:	3b 60 ff ff 	li      r27,-1
    7b78:	3b 80 00 00 	li      r28,0
    7b7c:	4b ff f5 24 	b       70a0 <mac_main+0x4b0>
				//FSM_TEST_COND(HAVE_SENDMSG3) //testing code 
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(MAC_PK_FROM_UPPER)//LHL 20140726
				FSM_TEST_COND(RA_SEND_MSG3)//LHL 20140726
				FSM_TEST_COND(MAC_RESET)
    7b80:	48 00 00 01 	bl      7b80 <mac_main+0xf90>
    7b84:	2f 83 00 02 	cmpwi   cr7,r3,2
    7b88:	40 9e f5 3c 	bne+    cr7,70c4 <mac_main+0x4d4>
    7b8c:	48 00 00 01 	bl      7b8c <mac_main+0xf9c>
    7b90:	2f 83 00 03 	cmpwi   cr7,r3,3
    7b94:	40 9e f5 30 	bne+    cr7,70c4 <mac_main+0x4d4>
    7b98:	3b 9c 00 01 	addi    r28,r28,1
    7b9c:	3b 60 00 03 	li      r27,3
    7ba0:	4b ff f5 24 	b       70c4 <mac_main+0x4d4>
		{
			FSM_COND_TEST_IN("SENDMSG3")
				//FSM_TEST_COND(HAVE_SENDMSG3) //testing code 
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(MAC_PK_FROM_UPPER)//LHL 20140726
				FSM_TEST_COND(RA_SEND_MSG3)//LHL 20140726
    7ba4:	48 00 00 01 	bl      7ba4 <mac_main+0xfb4>
    7ba8:	2f 83 00 08 	cmpwi   cr7,r3,8
    7bac:	40 9e f5 0c 	bne+    cr7,70b8 <mac_main+0x4c8>
    7bb0:	3b 9c 00 01 	addi    r28,r28,1
    7bb4:	3b 60 00 02 	li      r27,2
    7bb8:	4b ff f5 00 	b       70b8 <mac_main+0x4c8>
			}
		}
		FSM_STATE_UNFORCED(ST_CRA,"CRA", ,)
		{
			FSM_COND_TEST_IN("CRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    7bbc:	48 00 00 01 	bl      7bbc <mac_main+0xfcc>
    7bc0:	3b 60 00 00 	li      r27,0
    7bc4:	2f 83 00 0b 	cmpwi   cr7,r3,11
    7bc8:	3b 80 00 01 	li      r28,1
    7bcc:	41 be f1 a8 	beq-    cr7,6d74 <mac_main+0x184>
				FSM_CASE_DEFAULT(ST_IDLE,idle_default_handler() , "IDLE->IDLE")	//transit to idle state	by default.
			}
		}
		FSM_STATE_UNFORCED(ST_CRA,"CRA", ,)
		{
			FSM_COND_TEST_IN("CRA")
    7bd0:	3b 60 ff ff 	li      r27,-1
    7bd4:	3b 80 00 00 	li      r28,0
    7bd8:	4b ff f1 9c 	b       6d74 <mac_main+0x184>
		FSM_STATE_UNFORCED(ST_IDLE, "IDLE", , )
		{
			FSM_COND_TEST_IN("IDLE")				
				FSM_TEST_COND(START_C_RANDOM_ACCESS)
				FSM_TEST_COND(START_NC_RANDOM_ACCESS)
				FSM_TEST_COND(MAC_RESET)
    7bdc:	48 00 00 01 	bl      7bdc <mac_main+0xfec>
    7be0:	2f 83 00 02 	cmpwi   cr7,r3,2
    7be4:	40 9e f0 d8 	bne+    cr7,6cbc <mac_main+0xcc>
    7be8:	48 00 00 01 	bl      7be8 <mac_main+0xff8>
    7bec:	2f 83 00 03 	cmpwi   cr7,r3,3
    7bf0:	40 9e f0 cc 	bne+    cr7,6cbc <mac_main+0xcc>
    7bf4:	3b bd 00 01 	addi    r29,r29,1
    7bf8:	3b 40 00 02 	li      r26,2
    7bfc:	4b ff f0 c0 	b       6cbc <mac_main+0xcc>
		}
		FSM_STATE_UNFORCED(ST_IDLE, "IDLE", , )
		{
			FSM_COND_TEST_IN("IDLE")				
				FSM_TEST_COND(START_C_RANDOM_ACCESS)
				FSM_TEST_COND(START_NC_RANDOM_ACCESS)
    7c00:	48 00 00 01 	bl      7c00 <mac_main+0x1010>
    7c04:	2f 83 00 01 	cmpwi   cr7,r3,1
    7c08:	40 9e f0 a8 	bne+    cr7,6cb0 <mac_main+0xc0>
    7c0c:	3b bd 00 01 	addi    r29,r29,1
    7c10:	3b 40 00 01 	li      r26,1
    7c14:	4b ff f0 9c 	b       6cb0 <mac_main+0xc0>
			}
		}
		FSM_STATE_UNFORCED(ST_CON,"CON", , )		//20140320
		{
			FSM_COND_TEST_IN("CON")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
    7c18:	48 00 00 01 	bl      7c18 <mac_main+0x1028>
    7c1c:	3b 60 00 00 	li      r27,0
    7c20:	2f 83 00 0b 	cmpwi   cr7,r3,11
    7c24:	3b 80 00 01 	li      r28,1
    7c28:	41 be f3 98 	beq-    cr7,6fc0 <mac_main+0x3d0>
				FSM_CASE_DEFAULT(ST_NCRA,ncra_default_handler() , "NCRA -> NCRA")	//transit to NCRA state	by default.
			}
		}
		FSM_STATE_UNFORCED(ST_CON,"CON", , )		//20140320
		{
			FSM_COND_TEST_IN("CON")
    7c2c:	3b 60 ff ff 	li      r27,-1
    7c30:	3b 80 00 00 	li      r28,0
    7c34:	4b ff f3 8c 	b       6fc0 <mac_main+0x3d0>
		{
			FSM_COND_TEST_IN("NCRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
				FSM_TEST_COND(MAC_RESET)
    7c38:	48 00 00 01 	bl      7c38 <mac_main+0x1048>
    7c3c:	2f 83 00 02 	cmpwi   cr7,r3,2
    7c40:	40 9e f2 d0 	bne+    cr7,6f10 <mac_main+0x320>
    7c44:	48 00 00 01 	bl      7c44 <mac_main+0x1054>
    7c48:	2f 83 00 03 	cmpwi   cr7,r3,3
    7c4c:	40 9e f2 c4 	bne+    cr7,6f10 <mac_main+0x320>
    7c50:	3b 9c 00 01 	addi    r28,r28,1
    7c54:	3b 60 00 03 	li      r27,3
    7c58:	4b ff f2 b8 	b       6f10 <mac_main+0x320>
		FSM_STATE_UNFORCED(ST_CON,"CON", , )		//20140320
		{
			FSM_COND_TEST_IN("CON")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(SR_FAIL)
				FSM_TEST_COND(MAC_RESET)
    7c5c:	48 00 00 01 	bl      7c5c <mac_main+0x106c>
    7c60:	2f 83 00 02 	cmpwi   cr7,r3,2
    7c64:	40 9e f3 74 	bne+    cr7,6fd8 <mac_main+0x3e8>
    7c68:	48 00 00 01 	bl      7c68 <mac_main+0x1078>
    7c6c:	2f 83 00 03 	cmpwi   cr7,r3,3
    7c70:	40 9e f3 68 	bne+    cr7,6fd8 <mac_main+0x3e8>
    7c74:	3b 9c 00 01 	addi    r28,r28,1
    7c78:	3b 60 00 02 	li      r27,2
    7c7c:	4b ff f3 5c 	b       6fd8 <mac_main+0x3e8>
		}
		FSM_STATE_UNFORCED(ST_CON,"CON", , )		//20140320
		{
			FSM_COND_TEST_IN("CON")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(SR_FAIL)
    7c80:	48 00 00 01 	bl      7c80 <mac_main+0x1090>
    7c84:	2f 83 00 07 	cmpwi   cr7,r3,7
    7c88:	40 9e f3 44 	bne+    cr7,6fcc <mac_main+0x3dc>
    7c8c:	3b 9c 00 01 	addi    r28,r28,1
    7c90:	3b 60 00 01 	li      r27,1
    7c94:	4b ff f3 38 	b       6fcc <mac_main+0x3dc>
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
				FSM_TEST_COND(CONTENTION_FAIL )
				FSM_TEST_COND(CONTENTION_SUCCESS)
				FSM_TEST_COND(MAC_RESET)
    7c98:	48 00 00 01 	bl      7c98 <mac_main+0x10a8>
    7c9c:	2f 83 00 02 	cmpwi   cr7,r3,2
    7ca0:	40 9e f1 58 	bne+    cr7,6df8 <mac_main+0x208>
    7ca4:	48 00 00 01 	bl      7ca4 <mac_main+0x10b4>
    7ca8:	2f 83 00 03 	cmpwi   cr7,r3,3
    7cac:	40 9e f1 4c 	bne+    cr7,6df8 <mac_main+0x208>
    7cb0:	3b 9c 00 01 	addi    r28,r28,1
    7cb4:	3b 60 00 05 	li      r27,5
    7cb8:	4b ff f1 40 	b       6df8 <mac_main+0x208>
			FSM_COND_TEST_IN("CRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
				FSM_TEST_COND(CONTENTION_FAIL )
				FSM_TEST_COND(CONTENTION_SUCCESS)
    7cbc:	48 00 00 01 	bl      7cbc <mac_main+0x10cc>
    7cc0:	2f 83 00 02 	cmpwi   cr7,r3,2
    7cc4:	40 9e f1 28 	bne+    cr7,6dec <mac_main+0x1fc>
    7cc8:	48 00 00 01 	bl      7cc8 <mac_main+0x10d8>
    7ccc:	2f 83 00 43 	cmpwi   cr7,r3,67
    7cd0:	40 9e f1 1c 	bne+    cr7,6dec <mac_main+0x1fc>
    7cd4:	4b ff fb f8 	b       78cc <mac_main+0xcdc>
		FSM_STATE_UNFORCED(ST_CRA,"CRA", ,)
		{
			FSM_COND_TEST_IN("CRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
    7cd8:	48 00 00 01 	bl      7cd8 <mac_main+0x10e8>
    7cdc:	2f 83 00 02 	cmpwi   cr7,r3,2
    7ce0:	40 9e f0 d0 	bne+    cr7,6db0 <mac_main+0x1c0>
    7ce4:	48 00 00 01 	bl      7ce4 <mac_main+0x10f4>
    7ce8:	2f 83 00 41 	cmpwi   cr7,r3,65
    7cec:	40 9e f0 c4 	bne+    cr7,6db0 <mac_main+0x1c0>
    7cf0:	4b ff fc 0c 	b       78fc <mac_main+0xd0c>
		FSM_STATE_UNFORCED(ST_NCRA,"NCRA", , )
		{
			FSM_COND_TEST_IN("NCRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
    7cf4:	48 00 00 01 	bl      7cf4 <mac_main+0x1104>
    7cf8:	2f 83 00 02 	cmpwi   cr7,r3,2
    7cfc:	40 9e f2 08 	bne+    cr7,6f04 <mac_main+0x314>
    7d00:	48 00 00 01 	bl      7d00 <mac_main+0x1110>
    7d04:	2f 83 00 41 	cmpwi   cr7,r3,65
    7d08:	40 9e f1 fc 	bne+    cr7,6f04 <mac_main+0x314>
    7d0c:	4b ff fb 84 	b       7890 <mac_main+0xca0>
		}
		FSM_STATE_UNFORCED(ST_CRA,"CRA", ,)
		{
			FSM_COND_TEST_IN("CRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
    7d10:	48 00 00 01 	bl      7d10 <mac_main+0x1120>
    7d14:	2f 83 00 02 	cmpwi   cr7,r3,2
    7d18:	40 9e f0 80 	bne+    cr7,6d98 <mac_main+0x1a8>
    7d1c:	48 00 00 01 	bl      7d1c <mac_main+0x112c>
    7d20:	2f 83 00 40 	cmpwi   cr7,r3,64
    7d24:	40 9e f0 74 	bne+    cr7,6d98 <mac_main+0x1a8>
    7d28:	4b ff fb ec 	b       7914 <mac_main+0xd24>
				FSM_TEST_COND(RARREV_SUCCESS)
				FSM_TEST_COND(CONTENTION_FAIL )
    7d2c:	48 00 00 01 	bl      7d2c <mac_main+0x113c>
    7d30:	2f 83 00 02 	cmpwi   cr7,r3,2
    7d34:	40 9e f0 a0 	bne+    cr7,6dd4 <mac_main+0x1e4>
    7d38:	48 00 00 01 	bl      7d38 <mac_main+0x1148>
    7d3c:	2f 83 00 42 	cmpwi   cr7,r3,66
    7d40:	40 9e f0 94 	bne+    cr7,6dd4 <mac_main+0x1e4>
    7d44:	4b ff fb a0 	b       78e4 <mac_main+0xcf4>
		}		
		FSM_STATE_UNFORCED(ST_NCRA,"NCRA", , )
		{
			FSM_COND_TEST_IN("NCRA")
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
    7d48:	48 00 00 01 	bl      7d48 <mac_main+0x1158>
    7d4c:	2f 83 00 02 	cmpwi   cr7,r3,2
    7d50:	40 9e f1 9c 	bne+    cr7,6eec <mac_main+0x2fc>
    7d54:	48 00 00 01 	bl      7d54 <mac_main+0x1164>
    7d58:	2f 83 00 40 	cmpwi   cr7,r3,64
    7d5c:	40 9e f1 90 	bne+    cr7,6eec <mac_main+0x2fc>
    7d60:	4b ff fb 48 	b       78a8 <mac_main+0xcb8>
		fsm_pkt_destroy(SV(msg3_buf_ptr));//modified by lhl 20140717
		SV(msg3_buf_ptr) = NULL; //msg3sk_buf
	}
	if(SV(C_RNTI) == 0)
		SV(C_RNTI) = SV(T_C_RNTI); //T_C_RNTI 
	SV(T_C_RNTI) = 0;//T_C_RNTI
    7d64:	38 00 00 00 	li      r0,0
    7d68:	b0 1d 00 02 	sth     r0,2(r29)
	if(SV(C_RNTI) > 0) //C_rnti 
	{
		data_ptr = (RNTI_indication *)fsm_mem_alloc(sizeof(RNTI_indication));
    7d6c:	38 60 00 08 	li      r3,8
    7d70:	48 00 00 01 	bl      7d70 <mac_main+0x1180>
		data_ptr->rnti_type = 1; 
    7d74:	38 00 00 01 	li      r0,1
    7d78:	90 03 00 00 	stw     r0,0(r3)
	if(SV(C_RNTI) == 0)
		SV(C_RNTI) = SV(T_C_RNTI); //T_C_RNTI 
	SV(T_C_RNTI) = 0;//T_C_RNTI
	if(SV(C_RNTI) > 0) //C_rnti 
	{
		data_ptr = (RNTI_indication *)fsm_mem_alloc(sizeof(RNTI_indication));
    7d7c:	7c 7c 1b 78 	mr      r28,r3
		data_ptr->rnti_type = 1; 
		data_ptr->rnti_value = SV(C_RNTI);
		fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_RNTI_Indicate, (void *)data_ptr, sizeof(RNTI_indication));//C_RNTI
    7d80:	38 80 00 24 	li      r4,36
	SV(T_C_RNTI) = 0;//T_C_RNTI
	if(SV(C_RNTI) > 0) //C_rnti 
	{
		data_ptr = (RNTI_indication *)fsm_mem_alloc(sizeof(RNTI_indication));
		data_ptr->rnti_type = 1; 
		data_ptr->rnti_value = SV(C_RNTI);
    7d84:	a0 1d 00 00 	lhz     r0,0(r29)
		fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_RNTI_Indicate, (void *)data_ptr, sizeof(RNTI_indication));//C_RNTI
    7d88:	7f 85 e3 78 	mr      r5,r28
    7d8c:	38 c0 00 08 	li      r6,8
	SV(T_C_RNTI) = 0;//T_C_RNTI
	if(SV(C_RNTI) > 0) //C_rnti 
	{
		data_ptr = (RNTI_indication *)fsm_mem_alloc(sizeof(RNTI_indication));
		data_ptr->rnti_type = 1; 
		data_ptr->rnti_value = SV(C_RNTI);
    7d90:	90 1c 00 04 	stw     r0,4(r28)
		fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_RNTI_Indicate, (void *)data_ptr, sizeof(RNTI_indication));//C_RNTI
    7d94:	38 60 00 03 	li      r3,3
    7d98:	48 00 00 01 	bl      7d98 <mac_main+0x11a8>
		fsm_mem_free(data_ptr);//LHL20141018
    7d9c:	7f 83 e3 78 	mr      r3,r28
    7da0:	48 00 00 01 	bl      7da0 <mac_main+0x11b0>
    7da4:	4b ff f7 d0 	b       7574 <mac_main+0x984>
	}
	SV(PREAMBLE_TRANSMISSION_COUNTER)++ ;
	if (SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)
	{
		//modified by HQ    	
		fsm_printf("[UEMAC][nc_ra_failed]MAC:notice RRC has try RA for max times\n");//testing code
    7da8:	3c 60 00 00 	lis     r3,0
    7dac:	38 63 0e 14 	addi    r3,r3,3604
    7db0:	48 00 00 01 	bl      7db0 <mac_main+0x11c0>
    7db4:	3f 60 00 00 	lis     r27,0
		// fsm_do_ioctrl(STRM_TO_RRC, IOCCMD_MACtoRRC_RandomAcc_Fail  , NULL , 0);//Notify RRC the random access failed
		//modified by HQ
		SV(RA_info.ra_PreambleIndex)=0;//HQ 20140506 //
    7db8:	38 00 00 00 	li      r0,0
    7dbc:	98 1d 00 04 	stb     r0,4(r29)
    7dc0:	3b 7b 05 f8 	addi    r27,r27,1528
		SV(RA_info.ra_PRACHMaskIndex)=0; //HQ 20140506 // 
    7dc4:	98 1d 00 05 	stb     r0,5(r29)
    7dc8:	4b ff ee 94 	b       6c5c <mac_main+0x6c>
				SV(UL_resource_info.resource_flag)=false;
			}
			//fsm_printf("[UEMAC][waitsend_msg3]DoResourceAllocation \n");
		}
		else 
			print_tran_info("[UEMAC][waitsend_msg3]no UL_Resource,error!");//testing code
    7dcc:	3c 60 00 00 	lis     r3,0
    7dd0:	38 63 0b 34 	addi    r3,r3,2868
    7dd4:	3f a0 00 00 	lis     r29,0
    7dd8:	48 00 00 01 	bl      7dd8 <mac_main+0x11e8>
    7ddc:	3b bd 0d 50 	addi    r29,r29,3408
    7de0:	4b ff f5 6c 	b       734c <mac_main+0x75c>
	}
	else
	{
		SV(ra_allocation_res)=2;
		SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140721LHL byte, 
    7de4:	80 1d 00 2c 	lwz     r0,44(r29)
		else 
			print_tran_info("[UEMAC][waitsend_msg3]no UL_Resource,error!");//testing code
	}
	else
	{
		SV(ra_allocation_res)=2;
    7de8:	39 20 00 02 	li      r9,2
    7dec:	91 3d 01 f8 	stw     r9,504(r29)
		SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140721LHL byte, 
		fsm_schedule_self(0, RA_Send_Msg3);//LHL 20140726 ,MSG3MAC
    7df0:	38 80 00 08 	li      r4,8
			print_tran_info("[UEMAC][waitsend_msg3]no UL_Resource,error!");//testing code
	}
	else
	{
		SV(ra_allocation_res)=2;
		SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140721LHL byte, 
    7df4:	54 00 e8 fe 	rlwinm  r0,r0,29,3,31
    7df8:	90 1d 01 f4 	stw     r0,500(r29)
		fsm_schedule_self(0, RA_Send_Msg3);//LHL 20140726 ,MSG3MAC
    7dfc:	38 60 00 00 	li      r3,0
    7e00:	3f a0 00 00 	lis     r29,0
    7e04:	48 00 00 01 	bl      7e04 <mac_main+0x1214>
		fsm_printf("[UEMAC][waitsend_msg3]this isn't the first time to do contention based random access ,needn't to  DoResourceAllocation \n");
    7e08:	3c 60 00 00 	lis     r3,0
    7e0c:	38 63 0b 60 	addi    r3,r3,2912
    7e10:	48 00 00 01 	bl      7e10 <mac_main+0x1220>
    7e14:	3b bd 0d 50 	addi    r29,r29,3408
			FSM_COND_TEST_OUT("CRA")
			FSM_TRANSIT_SWITCH
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "CRA-> IDLE")
				FSM_CASE_TRANSIT(1, ST_IDLE, C_RaResponseFailed(), "CRA -> IDLE")
				FSM_CASE_TRANSIT(2, ST_SENDMSG3 , waitsending_msg3(), "CRA -> SENDMSG3")
    7e18:	4b ff f5 34 	b       734c <mac_main+0x75c>
	u32 backoff_time=0,backoff_param=0;//ms backoff_index

	fsm_printf("[UEMAC][con_failed]CRA -> IDLE contention fail ");//testing code 
	if(SV(CRTimer.flag)==true) //LHL 20140729 CR 
	{
		fsm_printf("[UEMAC][con_failed]because CRtimer expire \n");
    7e1c:	3c 60 00 00 	lis     r3,0
    7e20:	38 63 0c 0c 	addi    r3,r3,3084
    7e24:	48 00 00 01 	bl      7e24 <mac_main+0x1234>
		SV(CRTimer.timer_sign)= NULL;
    7e28:	93 9d 01 70 	stw     r28,368(r29)
		SV(CRTimer.flag)= false;
    7e2c:	9b 9d 01 74 	stb     r28,372(r29)
    7e30:	4b ff f7 cc 	b       75fc <mac_main+0xa0c>
	}*/
	//HQ HQ modified end 20140709 
	//LHL modified 20140717 msg3T_C_RNTI
	if( SV(T_C_RNTI)!=0)//
	{
		data_ptr = (RNTI_indication *)fsm_mem_alloc(sizeof(RNTI_indication));
    7e34:	38 60 00 08 	li      r3,8
    7e38:	48 00 00 01 	bl      7e38 <mac_main+0x1248>
		data_ptr->rnti_type = 2; 
    7e3c:	38 00 00 02 	li      r0,2
    7e40:	90 03 00 00 	stw     r0,0(r3)
	}*/
	//HQ HQ modified end 20140709 
	//LHL modified 20140717 msg3T_C_RNTI
	if( SV(T_C_RNTI)!=0)//
	{
		data_ptr = (RNTI_indication *)fsm_mem_alloc(sizeof(RNTI_indication));
    7e44:	7c 7c 1b 78 	mr      r28,r3
		data_ptr->rnti_type = 2; 
		data_ptr->rnti_value = SV(T_C_RNTI);
		fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_RNTI_Indicate, (void *)data_ptr, sizeof(RNTI_indication));
    7e48:	38 80 00 24 	li      r4,36
	//LHL modified 20140717 msg3T_C_RNTI
	if( SV(T_C_RNTI)!=0)//
	{
		data_ptr = (RNTI_indication *)fsm_mem_alloc(sizeof(RNTI_indication));
		data_ptr->rnti_type = 2; 
		data_ptr->rnti_value = SV(T_C_RNTI);
    7e4c:	a0 1d 00 02 	lhz     r0,2(r29)
		fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_RNTI_Indicate, (void *)data_ptr, sizeof(RNTI_indication));
    7e50:	7f 85 e3 78 	mr      r5,r28
    7e54:	38 c0 00 08 	li      r6,8
	//LHL modified 20140717 msg3T_C_RNTI
	if( SV(T_C_RNTI)!=0)//
	{
		data_ptr = (RNTI_indication *)fsm_mem_alloc(sizeof(RNTI_indication));
		data_ptr->rnti_type = 2; 
		data_ptr->rnti_value = SV(T_C_RNTI);
    7e58:	90 1c 00 04 	stw     r0,4(r28)
		fsm_do_ioctrl(STRM_TO_SRIO, IOCCMD_MACtoPHY_RNTI_Indicate, (void *)data_ptr, sizeof(RNTI_indication));
    7e5c:	38 60 00 03 	li      r3,3
    7e60:	48 00 00 01 	bl      7e60 <mac_main+0x1270>
		fsm_mem_free(data_ptr);
    7e64:	7f 83 e3 78 	mr      r3,r28
    7e68:	48 00 00 01 	bl      7e68 <mac_main+0x1278>
    7e6c:	4b ff f8 50 	b       76bc <mac_main+0xacc>
	
	SV_PTR_GET(mac_sv);
	if(SV(TATimer.flag)==false)
	{ //TA,TA
		//SV(TATimer.time_value)=SV(TA_fromRAR);//LHL modified 20141021,TARRC
		SV(TA_value)=SV(TA_fromRAR)*16;//
    7e70:	a1 23 00 20 	lhz     r9,32(r3)
		SV(TATimer.time_value)=SV(TA_Periodic_time);
		SV(TATimer.timer_sign)=fsm_schedule_self(SV(TATimer.time_value)*100,TimeAlignmentTimer_Expire);
    7e74:	38 80 00 0b 	li      r4,11
	SV_PTR_GET(mac_sv);
	if(SV(TATimer.flag)==false)
	{ //TA,TA
		//SV(TATimer.time_value)=SV(TA_fromRAR);//LHL modified 20141021,TARRC
		SV(TA_value)=SV(TA_fromRAR)*16;//
		SV(TATimer.time_value)=SV(TA_Periodic_time);
    7e78:	80 03 00 24 	lwz     r0,36(r3)
	
	SV_PTR_GET(mac_sv);
	if(SV(TATimer.flag)==false)
	{ //TA,TA
		//SV(TATimer.time_value)=SV(TA_fromRAR);//LHL modified 20141021,TARRC
		SV(TA_value)=SV(TA_fromRAR)*16;//
    7e7c:	55 29 20 36 	rlwinm  r9,r9,4,0,27
    7e80:	b1 23 00 22 	sth     r9,34(r3)
		SV(TATimer.time_value)=SV(TA_Periodic_time);
		SV(TATimer.timer_sign)=fsm_schedule_self(SV(TATimer.time_value)*100,TimeAlignmentTimer_Expire);
    7e84:	1c 60 00 64 	mulli   r3,r0,100
	SV_PTR_GET(mac_sv);
	if(SV(TATimer.flag)==false)
	{ //TA,TA
		//SV(TATimer.time_value)=SV(TA_fromRAR);//LHL modified 20141021,TARRC
		SV(TA_value)=SV(TA_fromRAR)*16;//
		SV(TATimer.time_value)=SV(TA_Periodic_time);
    7e88:	90 1c 01 60 	stw     r0,352(r28)
		SV(TATimer.timer_sign)=fsm_schedule_self(SV(TATimer.time_value)*100,TimeAlignmentTimer_Expire);
    7e8c:	48 00 00 01 	bl      7e8c <mac_main+0x129c>
		fsm_printf("[mac][RARTA_handleB()]ta timer value:%d\n",SV(TATimer.time_value)*100);
    7e90:	80 9c 01 60 	lwz     r4,352(r28)
	if(SV(TATimer.flag)==false)
	{ //TA,TA
		//SV(TATimer.time_value)=SV(TA_fromRAR);//LHL modified 20141021,TARRC
		SV(TA_value)=SV(TA_fromRAR)*16;//
		SV(TATimer.time_value)=SV(TA_Periodic_time);
		SV(TATimer.timer_sign)=fsm_schedule_self(SV(TATimer.time_value)*100,TimeAlignmentTimer_Expire);
    7e94:	90 7c 01 64 	stw     r3,356(r28)
		fsm_printf("[mac][RARTA_handleB()]ta timer value:%d\n",SV(TATimer.time_value)*100);
    7e98:	3c 60 00 00 	lis     r3,0
    7e9c:	1c 84 00 64 	mulli   r4,r4,100
    7ea0:	38 63 0a c8 	addi    r3,r3,2760
    7ea4:	48 00 00 01 	bl      7ea4 <mac_main+0x12b4>
		SV(TATimer.flag)=true;
    7ea8:	38 00 00 01 	li      r0,1
    7eac:	98 1c 01 68 	stb     r0,360(r28)
    7eb0:	4b ff f8 00 	b       76b0 <mac_main+0xac0>
	void *tmpdata_ptr;
	u32 tmpdata;
	FIN(cra_default_handler());
	SV_PTR_GET(mac_sv);
	print_tran_info("[UEMAC][cra_default]cra default ");//testing code
	if(SV(sendmsg3)==1 && SV(C_RNTI)!=0)
    7eb4:	a0 1c 00 00 	lhz     r0,0(r28)
    7eb8:	2f 80 00 00 	cmpwi   cr7,r0,0
    7ebc:	41 9e ef 88 	beq+    cr7,6e44 <mac_main+0x254>
		fsm_schedule_self(0, Contention_Success );//TEST  	
    7ec0:	38 80 00 06 	li      r4,6
    7ec4:	38 60 00 00 	li      r3,0
    7ec8:	48 00 00 01 	bl      7ec8 <mac_main+0x12d8>
    7ecc:	4b ff ef 78 	b       6e44 <mac_main+0x254>
		SV(ra_allocation_res)=1;
		backoff_param=BackoffTable[SV(backoff_index)]; //get the backoff parameter from BackoffTable  
		//fsm_printf("[UEMAC][con_failed]:back off parame : %d \n",backoff_param);//testing code
		if(backoff_param != 0)//
		{
			fsm_get_random_bytes(&backoff_time , sizeof(backoff_time)); //get a random number with 16bit.
    7ed0:	38 61 00 08 	addi    r3,r1,8
    7ed4:	38 80 00 04 	li      r4,4
    7ed8:	48 00 00 01 	bl      7ed8 <mac_main+0x12e8>
			backoff_time=backoff_time % backoff_param;    //0-backoff_param
    7edc:	80 01 00 08 	lwz     r0,8(r1)
    7ee0:	7c 60 e3 96 	divwu   r3,r0,r28
    7ee4:	7c 63 e1 d6 	mullw   r3,r3,r28
    7ee8:	7c 63 00 50 	subf    r3,r3,r0
    7eec:	90 61 00 08 	stw     r3,8(r1)
    7ef0:	4b ff f7 80 	b       7670 <mac_main+0xa80>
		ue_mac_sv_close();
	}
	if(SV(DATA_WAIT_ALLOCATION)==true && SV(UL_resource_info.resource_flag)==true)
	{// 
		//DoResourceAllocation(SV(UL_resource_info.m_tbsize)); 
		SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140718LHL byte,
    7ef4:	80 7c 00 2c 	lwz     r3,44(r28)
    7ef8:	54 60 e8 fe 	rlwinm  r0,r3,29,3,31
    7efc:	90 1c 01 f4 	stw     r0,500(r28)
		DoResourceAllocation(GetTBsize_Allocation(SV(UL_resource_info.m_tbsize)));//MAC
    7f00:	48 00 00 01 	bl      7f00 <mac_main+0x1310>
    7f04:	48 00 00 01 	bl      7f04 <mac_main+0x1314>
		SV(UL_resource_info.resource_flag)=false;
    7f08:	38 00 00 00 	li      r0,0
    7f0c:	98 1c 00 28 	stb     r0,40(r28)
    7f10:	4b ff f1 30 	b       7040 <mac_main+0x450>
	{ 
		backoff_param=BackoffTable[SV(backoff_index)]; //get the backoff parameter from BackoffTable 
		//fsm_printf("[UEMAC][c_ra_failed]MAC:back off parame : %d \n",backoff_param);//testing code
		if(backoff_param != 0)//
		{
			fsm_get_random_bytes(&backoff_time , sizeof(backoff_time)); //get a random number with 16bit.
    7f14:	38 61 00 08 	addi    r3,r1,8
    7f18:	38 80 00 02 	li      r4,2
    7f1c:	48 00 00 01 	bl      7f1c <mac_main+0x132c>
			backoff_time=backoff_time % backoff_param;    //0-backoff_param
    7f20:	a0 01 00 08 	lhz     r0,8(r1)
			fsm_printf("[UEMAC][c_ra_failed]MAC:with %d byte,get a random backoff:%d \n",sizeof(backoff_time),backoff_time);//testing code
    7f24:	3c 60 00 00 	lis     r3,0
		backoff_param=BackoffTable[SV(backoff_index)]; //get the backoff parameter from BackoffTable 
		//fsm_printf("[UEMAC][c_ra_failed]MAC:back off parame : %d \n",backoff_param);//testing code
		if(backoff_param != 0)//
		{
			fsm_get_random_bytes(&backoff_time , sizeof(backoff_time)); //get a random number with 16bit.
			backoff_time=backoff_time % backoff_param;    //0-backoff_param
    7f28:	7d 20 eb 96 	divwu   r9,r0,r29
    7f2c:	7f a9 e9 d6 	mullw   r29,r9,r29
			fsm_printf("[UEMAC][c_ra_failed]MAC:with %d byte,get a random backoff:%d \n",sizeof(backoff_time),backoff_time);//testing code
    7f30:	38 80 00 02 	li      r4,2
		backoff_param=BackoffTable[SV(backoff_index)]; //get the backoff parameter from BackoffTable 
		//fsm_printf("[UEMAC][c_ra_failed]MAC:back off parame : %d \n",backoff_param);//testing code
		if(backoff_param != 0)//
		{
			fsm_get_random_bytes(&backoff_time , sizeof(backoff_time)); //get a random number with 16bit.
			backoff_time=backoff_time % backoff_param;    //0-backoff_param
    7f34:	7c 1d 00 50 	subf    r0,r29,r0
    7f38:	54 00 04 3e 	clrlwi  r0,r0,16
			fsm_printf("[UEMAC][c_ra_failed]MAC:with %d byte,get a random backoff:%d \n",sizeof(backoff_time),backoff_time);//testing code
    7f3c:	7c 05 03 78 	mr      r5,r0
		backoff_param=BackoffTable[SV(backoff_index)]; //get the backoff parameter from BackoffTable 
		//fsm_printf("[UEMAC][c_ra_failed]MAC:back off parame : %d \n",backoff_param);//testing code
		if(backoff_param != 0)//
		{
			fsm_get_random_bytes(&backoff_time , sizeof(backoff_time)); //get a random number with 16bit.
			backoff_time=backoff_time % backoff_param;    //0-backoff_param
    7f40:	b0 01 00 08 	sth     r0,8(r1)
			fsm_printf("[UEMAC][c_ra_failed]MAC:with %d byte,get a random backoff:%d \n",sizeof(backoff_time),backoff_time);//testing code
    7f44:	38 63 0a 78 	addi    r3,r3,2680
    7f48:	48 00 00 01 	bl      7f48 <mac_main+0x1358>
    7f4c:	4b ff f8 58 	b       77a4 <mac_main+0xbb4>
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(RANDOM_ACCESS_FAIL)
				FSM_TEST_COND(RARREV_SUCCESS)
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("NCRA")
			FSM_TRANSIT_SWITCH
    7f50:	2f 9b 00 00 	cmpwi   cr7,r27,0
    7f54:	40 be ef dc 	bne-    cr7,6f30 <mac_main+0x340>
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "NCRA-> IDLE")
    7f58:	3d 20 00 00 	lis     r9,0
    7f5c:	38 09 0d d4 	addi    r0,r9,3540
    7f60:	3f 60 00 00 	lis     r27,0
    7f64:	90 1e 00 04 	stw     r0,4(r30)
    7f68:	3b 7b 05 f8 	addi    r27,r27,1528
    7f6c:	4b ff e8 f5 	bl      6860 <handle_timeAlignmentTimerExpire>
    7f70:	4b ff ec ec 	b       6c5c <mac_main+0x6c>
				FSM_TEST_COND(TimeAlignmentTimerExpire)
				FSM_TEST_COND(MAC_PK_FROM_UPPER)//LHL 20140726
				FSM_TEST_COND(RA_SEND_MSG3)//LHL 20140726
				FSM_TEST_COND(MAC_RESET)
			FSM_COND_TEST_OUT("SENDMSG3")
			FSM_TRANSIT_SWITCH
    7f74:	2f 9b 00 00 	cmpwi   cr7,r27,0
    7f78:	40 be f1 6c 	bne-    cr7,70e4 <mac_main+0x4f4>
			{
				FSM_CASE_TRANSIT(0, ST_IDLE,handle_timeAlignmentTimerExpire(), "SENDMSG3-> IDLE")
    7f7c:	3d 20 00 00 	lis     r9,0
    7f80:	38 09 0d 5c 	addi    r0,r9,3420
    7f84:	3f 60 00 00 	lis     r27,0
    7f88:	90 1e 00 04 	stw     r0,4(r30)
    7f8c:	3b 7b 05 f8 	addi    r27,r27,1528
    7f90:	4b ff e8 d1 	bl      6860 <handle_timeAlignmentTimerExpire>
    7f94:	4b ff ec c8 	b       6c5c <mac_main+0x6c>
	}
	if(TimeAlignmentTimerExpire)
	{
		handle_timeAlignmentTimerExpire();
	}
	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
    7f98:	48 00 00 01 	bl      7f98 <mac_main+0x13a8>
    7f9c:	2f 83 00 09 	cmpwi   cr7,r3,9
    7fa0:	40 9e ed 98 	bne+    cr7,6d38 <mac_main+0x148>
	{
		FlushBj();
    7fa4:	48 00 00 01 	bl      7fa4 <mac_main+0x13b4>
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
    7fa8:	38 80 00 09 	li      r4,9
    7fac:	38 60 00 64 	li      r3,100
    7fb0:	48 00 00 01 	bl      7fb0 <mac_main+0x13c0>
    7fb4:	4b ff ed 84 	b       6d38 <mac_main+0x148>
		print_tran_info("[UEMAC][con_default]CON receive a data packet from PHYadapter");//testing code
		decomplexUeDataPdu(fsm_pkt_get());
	}
	if(MAC_PK_FROM_UPPER)
	{//ICI  PHYadapter
		print_tran_info("[UEMAC][con_default]CON receive a data packet from RLC");//testing code
    7fb8:	3c 60 00 00 	lis     r3,0
    7fbc:	38 63 0f f8 	addi    r3,r3,4088
    7fc0:	48 00 00 01 	bl      7fc0 <mac_main+0x13d0>
		//pkptr=fsm_pkt_get();
		//fsm_pkt_send(pkptr,STRM_TO_SRIO);
		complexUeMacPdu(fsm_pkt_get());
    7fc4:	48 00 00 01 	bl      7fc4 <mac_main+0x13d4>
    7fc8:	48 00 00 01 	bl      7fc8 <mac_main+0x13d8>
		if(SV(Tbsize_Complex)!=0)
    7fcc:	80 1c 01 f4 	lwz     r0,500(r28)
    7fd0:	2f 80 00 00 	cmpwi   cr7,r0,0
    7fd4:	41 be f0 84 	beq-    cr7,7058 <mac_main+0x468>
			SV(Tbsize_Complex)=0;//TBSIZE
    7fd8:	38 00 00 00 	li      r0,0
    7fdc:	90 1c 01 f4 	stw     r0,500(r28)
    7fe0:	4b ff f0 78 	b       7058 <mac_main+0x468>
		DoResourceAllocation(GetTBsize_Allocation(SV(UL_resource_info.m_tbsize)));//MAC
		SV(UL_resource_info.resource_flag)=false;
	}
	if(MAC_PK_FROM_LOWER)
	{//ICI  RLC
		print_tran_info("[UEMAC][con_default]CON receive a data packet from PHYadapter");//testing code
    7fe4:	3c 60 00 00 	lis     r3,0
    7fe8:	38 63 0f b8 	addi    r3,r3,4024
    7fec:	48 00 00 01 	bl      7fec <mac_main+0x13fc>
		decomplexUeDataPdu(fsm_pkt_get());
    7ff0:	48 00 00 01 	bl      7ff0 <mac_main+0x1400>
    7ff4:	48 00 00 01 	bl      7ff4 <mac_main+0x1404>
    7ff8:	4b ff f0 54 	b       704c <mac_main+0x45c>
			complexUeMacPdu(fsm_pkt_get());
			if(SV(Tbsize_Complex)!=0)
				SV(Tbsize_Complex)=0;//TBSIZE
		}
	}
	if(TimeAlignmentTimerExpire)
    7ffc:	48 00 00 01 	bl      7ffc <mac_main+0x140c>
    8000:	2f 83 00 0b 	cmpwi   cr7,r3,11
    8004:	40 9e ed 28 	bne+    cr7,6d2c <mac_main+0x13c>
	{
		handle_timeAlignmentTimerExpire();
    8008:	4b ff e8 59 	bl      6860 <handle_timeAlignmentTimerExpire>
    800c:	4b ff ed 20 	b       6d2c <mac_main+0x13c>
		else
			decomplexUeDataPdu(fsm_pkt_get()); //SRIO? 20140701
	}
	if(MAC_PK_FROM_UPPER )
	{//IDLE,
		print_tran_info("[UEMAC][idle_default][-->]MAC IDLE receive a data packet from RLC, error, and then start CRA\n");//testing code 
    8010:	3c 60 00 00 	lis     r3,0
    8014:	38 63 07 b8 	addi    r3,r3,1976
    8018:	48 00 00 01 	bl      8018 <mac_main+0x1428>
		//fsm_schedule_self(0, Start_ContentionBase_RandomAcc);// 
		if(SV(TATimer.timer_sign)==NULL)
    801c:	83 9d 01 64 	lwz     r28,356(r29)
    8020:	2f 9c 00 00 	cmpwi   cr7,r28,0
    8024:	41 9e 02 40 	beq-    cr7,8264 <mac_main+0x1674>
			if(SV(Tbsize_Complex)!=0)
				SV(Tbsize_Complex)=0;//TBSIZE
		}
		else
		{
			complexUeMacPdu(fsm_pkt_get());
    8028:	48 00 00 01 	bl      8028 <mac_main+0x1438>
    802c:	48 00 00 01 	bl      802c <mac_main+0x143c>
			if(SV(Tbsize_Complex)!=0)
    8030:	80 1d 01 f4 	lwz     r0,500(r29)
    8034:	2f 80 00 00 	cmpwi   cr7,r0,0
    8038:	41 be ec e8 	beq-    cr7,6d20 <mac_main+0x130>
				SV(Tbsize_Complex)=0;//TBSIZE
    803c:	38 00 00 00 	li      r0,0
    8040:	90 1d 01 f4 	stw     r0,500(r29)
    8044:	4b ff ec dc 	b       6d20 <mac_main+0x130>
		print_tran_info("[UEMAC][idle_default]MAC FSM is closed ");//testing code
		ue_mac_sv_close();
	}
	if(MAC_PK_FROM_LOWER)
	{//ICIRLC
		print_tran_info("[UEMAC][idle_default][-->]MAC IDLE receive a data packet from PHYadapter\n"); //testing code
    8048:	3c 60 00 00 	lis     r3,0
    804c:	38 63 06 f8 	addi    r3,r3,1784
    8050:	48 00 00 01 	bl      8050 <mac_main+0x1460>
		//fsm_pkt_destroy(fsm_pkt_get());
		if(SV(CRTimer.flag)==true)
    8054:	88 1d 01 74 	lbz     r0,372(r29)
    8058:	2f 80 00 00 	cmpwi   cr7,r0,0
    805c:	41 9e 01 c4 	beq-    cr7,8220 <mac_main+0x1630>
			fsm_printf("[UEMAC][idle_default]SV(CRTimer.flag)=true\n");//testing code 
    8060:	3c 60 00 00 	lis     r3,0
    8064:	38 63 07 44 	addi    r3,r3,1860
    8068:	48 00 00 01 	bl      8068 <mac_main+0x1478>
		else
			fsm_printf("[UEMAC][idle_default]SV(CRTimer.flag)=false\n");//testing code 	 
		if(SV(TATimer.timer_sign)==NULL)
    806c:	80 1d 01 64 	lwz     r0,356(r29)
    8070:	2f 80 00 00 	cmpwi   cr7,r0,0
    8074:	41 9e 02 18 	beq-    cr7,828c <mac_main+0x169c>
			fsm_printf("TA timer,destroy pkt\n");
			//fsm_pkt_destroy(fsm_pkt_get());
			decomplexUeDataPdu(fsm_pkt_get()); 
		}
		else
			decomplexUeDataPdu(fsm_pkt_get()); //SRIO? 20140701
    8078:	48 00 00 01 	bl      8078 <mac_main+0x1488>
    807c:	48 00 00 01 	bl      807c <mac_main+0x148c>
    8080:	4b ff ec 94 	b       6d14 <mac_main+0x124>
	int tmpdata;
	FSM_PKT* pkptr;//test
	FIN(idle_default_handler());
	SV_PTR_GET(mac_sv);
	print_tran_info("[UEMAC][idle_default]MAC idle_default_handler");//testing code 
	if(MAC_CLOSE)
    8084:	48 00 00 01 	bl      8084 <mac_main+0x1494>
    8088:	2f 83 00 01 	cmpwi   cr7,r3,1
    808c:	40 9e ec 7c 	bne+    cr7,6d08 <mac_main+0x118>
	{
		print_tran_info("[UEMAC][idle_default]MAC FSM is closed ");//testing code
    8090:	3c 60 00 00 	lis     r3,0
    8094:	38 63 06 d0 	addi    r3,r3,1744
    8098:	48 00 00 01 	bl      8098 <mac_main+0x14a8>
		ue_mac_sv_close();
    809c:	4b ff de d1 	bl      5f6c <ue_mac_sv_close>
    80a0:	4b ff ec 68 	b       6d08 <mac_main+0x118>
	int tmpdata;
	FSM_PKT* pkptr;	//FOR TEST
	FIN(con_default_handler());
	SV_PTR_GET(mac_sv);
	fsm_printf("[MAC][con_default_handler]TA flag:%d\n",SV(TATimer.flag));
	if(MAC_CLOSE)
    80a4:	48 00 00 01 	bl      80a4 <mac_main+0x14b4>
    80a8:	2f 83 00 01 	cmpwi   cr7,r3,1
    80ac:	40 9e ef 7c 	bne+    cr7,7028 <mac_main+0x438>
	{
		print_tran_info("[UEMAC][con_default]MAC FSM is closed "); //testing code
    80b0:	3c 60 00 00 	lis     r3,0
    80b4:	38 63 0f 90 	addi    r3,r3,3984
    80b8:	48 00 00 01 	bl      80b8 <mac_main+0x14c8>
		ue_mac_sv_close();
    80bc:	4b ff de b1 	bl      5f6c <ue_mac_sv_close>
    80c0:	4b ff ef 68 	b       7028 <mac_main+0x438>
		if(SV(Tbsize_Complex)!=0)
			SV(Tbsize_Complex)=0;//TBSIZE
		//fsm_pkt_destroy(fsm_pkt_get());//testing code
		//fsm_printf("destory packet\n");
	}
  	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
    80c4:	48 00 00 01 	bl      80c4 <mac_main+0x14d4>
    80c8:	2f 83 00 09 	cmpwi   cr7,r3,9
    80cc:	40 9e ef 98 	bne+    cr7,7064 <mac_main+0x474>
	{
		FlushBj();
    80d0:	48 00 00 01 	bl      80d0 <mac_main+0x14e0>
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
    80d4:	38 80 00 09 	li      r4,9
    80d8:	38 60 00 64 	li      r3,100
    80dc:	48 00 00 01 	bl      80dc <mac_main+0x14ec>
    80e0:	4b ff ef 84 	b       7064 <mac_main+0x474>
	if(MAC_CLOSE)
	{
		print_tran_info("[UEMAC][msg3_default]MAC FSM is closed "); //testing code
		ue_mac_sv_close();
	}
	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
    80e4:	48 00 00 01 	bl      80e4 <mac_main+0x14f4>
    80e8:	2f 83 00 09 	cmpwi   cr7,r3,9
    80ec:	40 9e f0 20 	bne+    cr7,710c <mac_main+0x51c>
	{
		FlushBj();
    80f0:	48 00 00 01 	bl      80f0 <mac_main+0x1500>
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
    80f4:	38 80 00 09 	li      r4,9
    80f8:	38 60 00 64 	li      r3,100
    80fc:	48 00 00 01 	bl      80fc <mac_main+0x150c>
    8100:	4b ff f0 0c 	b       710c <mac_main+0x51c>
{
	char  *tmpdata_ptr;
	int tmpdata;
	SV_PTR_GET(mac_sv);
	FIN(sendmsg3_default_handler());
	if(MAC_CLOSE)
    8104:	48 00 00 01 	bl      8104 <mac_main+0x1514>
    8108:	2f 83 00 01 	cmpwi   cr7,r3,1
    810c:	40 9e ef f4 	bne+    cr7,7100 <mac_main+0x510>
	{
		print_tran_info("[UEMAC][msg3_default]MAC FSM is closed "); //testing code
    8110:	3c 60 00 00 	lis     r3,0
    8114:	38 63 0d a4 	addi    r3,r3,3492
    8118:	48 00 00 01 	bl      8118 <mac_main+0x1528>
		ue_mac_sv_close();
    811c:	4b ff de 51 	bl      5f6c <ue_mac_sv_close>
    8120:	4b ff ef e0 	b       7100 <mac_main+0x510>
	}
	if(MAC_PK_FROM_UPPER)
	{
		fsm_printf("[UEMAC][nra_default]receive packet from RLC,error! \n");
	}
	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
    8124:	48 00 00 01 	bl      8124 <mac_main+0x1534>
    8128:	2f 83 00 09 	cmpwi   cr7,r3,9
    812c:	40 9e ee 4c 	bne+    cr7,6f78 <mac_main+0x388>
	{
		FlushBj();
    8130:	48 00 00 01 	bl      8130 <mac_main+0x1540>
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
    8134:	38 80 00 09 	li      r4,9
    8138:	38 60 00 64 	li      r3,100
    813c:	48 00 00 01 	bl      813c <mac_main+0x154c>
    8140:	4b ff ee 38 	b       6f78 <mac_main+0x388>
	{
		decomplexUeDataPdu(fsm_pkt_get());
	}
	if(MAC_PK_FROM_UPPER)
	{
		fsm_printf("[UEMAC][nra_default]receive packet from RLC,error! \n");
    8144:	3c 60 00 00 	lis     r3,0
    8148:	38 63 0f 08 	addi    r3,r3,3848
    814c:	48 00 00 01 	bl      814c <mac_main+0x155c>
    8150:	4b ff ee 1c 	b       6f6c <mac_main+0x37c>
		print_tran_info("[UEMAC][nra_default]MAC FSM is closed "); //testing code
		ue_mac_sv_close();
	}
	if(MAC_PK_FROM_LOWER)
	{
		decomplexUeDataPdu(fsm_pkt_get());
    8154:	48 00 00 01 	bl      8154 <mac_main+0x1564>
    8158:	48 00 00 01 	bl      8158 <mac_main+0x1568>
    815c:	4b ff ee 04 	b       6f60 <mac_main+0x370>
*/
static void ncra_default_handler()
{
	FIN(ncra_default_handler());
	print_tran_info("[UEMAC][nra_default]ncra default ");//testing code
	if(MAC_CLOSE)
    8160:	48 00 00 01 	bl      8160 <mac_main+0x1570>
    8164:	2f 83 00 01 	cmpwi   cr7,r3,1
    8168:	40 9e ed ec 	bne+    cr7,6f54 <mac_main+0x364>
	{
		print_tran_info("[UEMAC][nra_default]MAC FSM is closed "); //testing code
    816c:	3c 60 00 00 	lis     r3,0
    8170:	38 63 0e e0 	addi    r3,r3,3808
    8174:	48 00 00 01 	bl      8174 <mac_main+0x1584>
		ue_mac_sv_close();
    8178:	4b ff dd f5 	bl      5f6c <ue_mac_sv_close>
    817c:	4b ff ed d8 	b       6f54 <mac_main+0x364>
				DoResourceAllocation(GetTBsize_Allocation(SV(UL_resource_info.m_tbsize)-24));//20140531 ,20140718LHL:32MAC
				SV(UL_resource_info.resource_flag)=false;
			}
			else//RRCC_RNTI2010721 LHL
			{
				SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140718LHL byte,
    8180:	80 7d 00 2c 	lwz     r3,44(r29)
    8184:	54 60 e8 fe 	rlwinm  r0,r3,29,3,31
    8188:	90 1d 01 f4 	stw     r0,500(r29)
				DoResourceAllocation(GetTBsize_Allocation(SV(UL_resource_info.m_tbsize)));//20140531 ,20140718LHL:32MAC
    818c:	48 00 00 01 	bl      818c <mac_main+0x159c>
    8190:	48 00 00 01 	bl      8190 <mac_main+0x15a0>
				SV(UL_resource_info.resource_flag)=false;
    8194:	9b 7d 00 28 	stb     r27,40(r29)
    8198:	3f a0 00 00 	lis     r29,0
    819c:	3b bd 0d 50 	addi    r29,r29,3408
    81a0:	4b ff f1 ac 	b       734c <mac_main+0x75c>
	FIN(cra_default_handler());
	SV_PTR_GET(mac_sv);
	print_tran_info("[UEMAC][cra_default]cra default ");//testing code
	if(SV(sendmsg3)==1 && SV(C_RNTI)!=0)
		fsm_schedule_self(0, Contention_Success );//TEST  	
	if(MAC_CLOSE)
    81a4:	48 00 00 01 	bl      81a4 <mac_main+0x15b4>
    81a8:	2f 83 00 01 	cmpwi   cr7,r3,1
    81ac:	40 9e ec a4 	bne+    cr7,6e50 <mac_main+0x260>
	{
		print_tran_info("[UEMAC][cra_default]MAC FSM is closed "); //testing code
    81b0:	3c 60 00 00 	lis     r3,0
    81b4:	38 63 0c b4 	addi    r3,r3,3252
    81b8:	48 00 00 01 	bl      81b8 <mac_main+0x15c8>
		ue_mac_sv_close();
    81bc:	4b ff dd b1 	bl      5f6c <ue_mac_sv_close>
    81c0:	4b ff ec 90 	b       6e50 <mac_main+0x260>
		SV(WaitforRAresponseTimer.timer_sign)= NULL;
	}
	SV(PREAMBLE_TRANSMISSION_COUNTER)++ ;
	if(SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)
		//modified by HQ
		fsm_printf("[UEMAC][c_ra_failed]MAC:notice RRC has try RA for max times\n");//testing code
    81c4:	3c 60 00 00 	lis     r3,0
    81c8:	38 63 0a 38 	addi    r3,r3,2616
    81cc:	3f 60 00 00 	lis     r27,0
    81d0:	48 00 00 01 	bl      81d0 <mac_main+0x15e0>
    81d4:	3b 7b 05 f8 	addi    r27,r27,1528
    81d8:	4b ff ea 84 	b       6c5c <mac_main+0x6c>
		//PHYRNTIUEC_RNTI()  		
		decomplexUeDataPdu(fsm_pkt_get());
	}
	if(MAC_PK_FROM_UPPER)
	{
		fsm_pkt_destroy(fsm_pkt_get());
    81dc:	48 00 00 01 	bl      81dc <mac_main+0x15ec>
    81e0:	48 00 00 01 	bl      81e0 <mac_main+0x15f0>
		fsm_printf("[UEMAC][cra_default]receive packet from RLC,error! \n");
    81e4:	3c 60 00 00 	lis     r3,0
    81e8:	38 63 0c dc 	addi    r3,r3,3292
    81ec:	48 00 00 01 	bl      81ec <mac_main+0x15fc>
    81f0:	4b ff ec 78 	b       6e68 <mac_main+0x278>
	if(MAC_PK_FROM_LOWER)
	{
		//HQ make note 20140710
		//DL_SCH PDU
		//PHYRNTIUEC_RNTI()  		
		decomplexUeDataPdu(fsm_pkt_get());
    81f4:	48 00 00 01 	bl      81f4 <mac_main+0x1604>
    81f8:	48 00 00 01 	bl      81f8 <mac_main+0x1608>
    81fc:	4b ff ec 60 	b       6e5c <mac_main+0x26c>
	if(MAC_PK_FROM_UPPER)
	{
		fsm_pkt_destroy(fsm_pkt_get());
		fsm_printf("[UEMAC][cra_default]receive packet from RLC,error! \n");
	}
	if(LogicalChannel_BJ)//modified 20141105 LHL,BJ
    8200:	48 00 00 01 	bl      8200 <mac_main+0x1610>
    8204:	2f 83 00 09 	cmpwi   cr7,r3,9
    8208:	40 9e ec 6c 	bne+    cr7,6e74 <mac_main+0x284>
	{
		FlushBj();
    820c:	48 00 00 01 	bl      820c <mac_main+0x161c>
		fsm_schedule_self(MAC_BJ_TIME, LC_BJ_CODE);
    8210:	38 80 00 09 	li      r4,9
    8214:	38 60 00 64 	li      r3,100
    8218:	48 00 00 01 	bl      8218 <mac_main+0x1628>
    821c:	4b ff ec 58 	b       6e74 <mac_main+0x284>
		print_tran_info("[UEMAC][idle_default][-->]MAC IDLE receive a data packet from PHYadapter\n"); //testing code
		//fsm_pkt_destroy(fsm_pkt_get());
		if(SV(CRTimer.flag)==true)
			fsm_printf("[UEMAC][idle_default]SV(CRTimer.flag)=true\n");//testing code 
		else
			fsm_printf("[UEMAC][idle_default]SV(CRTimer.flag)=false\n");//testing code 	 
    8220:	3c 60 00 00 	lis     r3,0
    8224:	38 63 07 70 	addi    r3,r3,1904
    8228:	48 00 00 01 	bl      8228 <mac_main+0x1638>
    822c:	4b ff fe 40 	b       806c <mac_main+0x147c>
	cleanharqBuff();
	SV(PREAMBLE_TRANSMISSION_COUNTER)++;
	if (SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)//modified by HQ
	{
		//fsm_printf("[UEMAC][con_failed]:notice RRC has try RA for max times\n");//testing code 
		SV(sendmsg3)=0;
    8230:	38 00 00 00 	li      r0,0
    8234:	90 1d 01 ec 	stw     r0,492(r29)
		SV(ratype.ra_type)=0;
		SV(pdcch_rnti)=0;
		SV(ra_allocation_res)=0;
		fsm_do_ioctrl(STRM_TO_RRC, IOCCMD_MACtoRRC_RandomAcc_Fail  , NULL , 0);//Notify RRC the random access failed//add on 20141208
    8238:	38 60 00 05 	li      r3,5
    823c:	38 80 00 22 	li      r4,34
	SV(PREAMBLE_TRANSMISSION_COUNTER)++;
	if (SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)//modified by HQ
	{
		//fsm_printf("[UEMAC][con_failed]:notice RRC has try RA for max times\n");//testing code 
		SV(sendmsg3)=0;
		SV(ratype.ra_type)=0;
    8240:	90 1d 01 e8 	stw     r0,488(r29)
		SV(pdcch_rnti)=0;
		SV(ra_allocation_res)=0;
		fsm_do_ioctrl(STRM_TO_RRC, IOCCMD_MACtoRRC_RandomAcc_Fail  , NULL , 0);//Notify RRC the random access failed//add on 20141208
    8244:	38 a0 00 00 	li      r5,0
    8248:	38 c0 00 00 	li      r6,0
	if (SV(PREAMBLE_TRANSMISSION_COUNTER)==PreambleTransMax + 1)//modified by HQ
	{
		//fsm_printf("[UEMAC][con_failed]:notice RRC has try RA for max times\n");//testing code 
		SV(sendmsg3)=0;
		SV(ratype.ra_type)=0;
		SV(pdcch_rnti)=0;
    824c:	90 1d 01 f0 	stw     r0,496(r29)
    8250:	3f 60 00 00 	lis     r27,0
    8254:	3b 7b 05 f8 	addi    r27,r27,1528
		SV(ra_allocation_res)=0;
    8258:	90 1d 01 f8 	stw     r0,504(r29)
		fsm_do_ioctrl(STRM_TO_RRC, IOCCMD_MACtoRRC_RandomAcc_Fail  , NULL , 0);//Notify RRC the random access failed//add on 20141208
    825c:	48 00 00 01 	bl      825c <mac_main+0x166c>
    8260:	4b ff e9 fc 	b       6c5c <mac_main+0x6c>
		//fsm_schedule_self(0, Start_ContentionBase_RandomAcc);// 
		if(SV(TATimer.timer_sign)==NULL)
		{
			//IDLE
			//fsm_pkt_destroy(fsm_pkt_get());
			fsm_printf("TA timer,destroy pkt\n");
    8264:	3c 60 00 00 	lis     r3,0
    8268:	38 63 07 a0 	addi    r3,r3,1952
    826c:	48 00 00 01 	bl      826c <mac_main+0x167c>
			//fsm_pkt_destroy(fsm_pkt_get());
			complexUeMacPdu(fsm_pkt_get());
    8270:	48 00 00 01 	bl      8270 <mac_main+0x1680>
    8274:	48 00 00 01 	bl      8274 <mac_main+0x1684>
			if(SV(Tbsize_Complex)!=0)
    8278:	80 1d 01 f4 	lwz     r0,500(r29)
    827c:	2f 80 00 00 	cmpwi   cr7,r0,0
    8280:	41 be ea a0 	beq-    cr7,6d20 <mac_main+0x130>
				SV(Tbsize_Complex)=0;//TBSIZE
    8284:	93 9d 01 f4 	stw     r28,500(r29)
    8288:	4b ff ea 98 	b       6d20 <mac_main+0x130>
		else
			fsm_printf("[UEMAC][idle_default]SV(CRTimer.flag)=false\n");//testing code 	 
		if(SV(TATimer.timer_sign)==NULL)
		{
			//IDLE
			fsm_printf("TA timer,destroy pkt\n");
    828c:	3c 60 00 00 	lis     r3,0
    8290:	38 63 07 a0 	addi    r3,r3,1952
    8294:	48 00 00 01 	bl      8294 <mac_main+0x16a4>
			//fsm_pkt_destroy(fsm_pkt_get());
			decomplexUeDataPdu(fsm_pkt_get()); 
    8298:	48 00 00 01 	bl      8298 <mac_main+0x16a8>
    829c:	48 00 00 01 	bl      829c <mac_main+0x16ac>
    82a0:	4b ff ea 74 	b       6d14 <mac_main+0x124>
	if(IOCTRL_ARRIVAL)
	{//IOCTL
		print_tran_info("[UEMAC][idle_default]MAC IDLE default ioctl hander,");//testing code
		u32 cmd1=fsm_ev_ioctrl_cmd();
		fsm_printf("[MAC][DEFAULT_CMD]%d\n",cmd1);
		switch(fsm_ev_ioctrl_cmd())
    82a4:	2f 83 00 0c 	cmpwi   cr7,r3,12
    82a8:	41 9e 01 50 	beq-    cr7,83f8 <mac_main+0x1808>
    82ac:	2f 83 00 0e 	cmpwi   cr7,r3,14
    82b0:	40 9e f2 58 	bne+    cr7,7508 <mac_main+0x918>
					fsm_schedule_self(0, Start_ContentionBase_RandomAcc );//
				}
			break;
			//
			case IOCCMD_PHYtoMAC_SYSFRAME:
				tmpdata_ptr = fsm_data_get();
    82b4:	48 00 00 01 	bl      82b4 <mac_main+0x16c4>
				SV(sys_frame.frameNo)=((system_frame *)tmpdata_ptr)->frameNo;
    82b8:	a0 03 00 00 	lhz     r0,0(r3)
    82bc:	b0 1d 00 06 	sth     r0,6(r29)
				SV(sys_frame.subframeNo)=((system_frame *)tmpdata_ptr)->subframeNo;
    82c0:	a0 03 00 02 	lhz     r0,2(r3)
    82c4:	b0 1d 00 08 	sth     r0,8(r29)
				fsm_data_destroy(tmpdata_ptr);
    82c8:	48 00 00 01 	bl      82c8 <mac_main+0x16d8>
			default:
				ioctrl_handler();
			break;
		}
	}
	reports_handler();//BSR PHR 
    82cc:	4b ff e2 c5 	bl      6590 <reports_handler>
    82d0:	4b ff e9 8c 	b       6c5c <mac_main+0x6c>
		switch(fsm_ev_ioctrl_cmd())
		{
			//RLC
			case IOCCMD_RLCtoMAC_datasend_Req ://20150106MSG3MSG4
			//data request
				fsm_printf("[UE MAC]cra_default_handler:IOCCMD_RLCtoMAC_datasend_Req\n");
    82d4:	3c 60 00 00 	lis     r3,0
    82d8:	38 63 0d 14 	addi    r3,r3,3348
    82dc:	48 00 00 01 	bl      82dc <mac_main+0x16ec>
				if(SV(sendmsg3) && SV(C_RNTI) )//msg3 
    82e0:	80 1c 01 ec 	lwz     r0,492(r28)
    82e4:	2f 80 00 00 	cmpwi   cr7,r0,0
    82e8:	41 9e 00 10 	beq-    cr7,82f8 <mac_main+0x1708>
    82ec:	a0 1c 00 00 	lhz     r0,0(r28)
    82f0:	2f 80 00 00 	cmpwi   cr7,r0,0
    82f4:	40 9e 01 48 	bne-    cr7,843c <mac_main+0x184c>
					doStartContentionBasedRandomAccessProcedure();//20150106LHL
					SV(ratype.ra_type)=2;
				}
				else//
				{
					tmpdata_ptr = (char *)fsm_data_get();
    82f8:	48 00 00 01 	bl      82f8 <mac_main+0x1708>
					fsm_data_destroy((void *)tmpdata_ptr);//
    82fc:	48 00 00 01 	bl      82fc <mac_main+0x170c>
    8300:	4b ff f0 1c 	b       731c <mac_main+0x72c>
	}
	if(IOCTRL_ARRIVAL)
	{ //IOCTRL Command
		if(fsm_ev_ioctrl_cmd()== IOCCMD_RLCtoMAC_datasend_Req)
		{
			tmpdata_ptr = (char *)fsm_data_get();
    8304:	48 00 00 01 	bl      8304 <mac_main+0x1714>
			tmpdata = *((u32*)tmpdata_ptr);//
			//print_tran_info("CON receive a RLCdatareq");//testing code
			//fsm_printf("tmpdata:%d \n",tmpdata);//testing code
			//fsm_printf("txQueueSize:%d\n",((RLC_Request *)(tmpdata_ptr+sizeof(int)))->txQueueSize);//testing code
			DoRefreshRLCBuffserRequest(RlcRequest_arraytolist((RLC_Request *)(tmpdata_ptr+sizeof(u32)),tmpdata));//
    8308:	80 83 00 00 	lwz     r4,0(r3)
	}
	if(IOCTRL_ARRIVAL)
	{ //IOCTRL Command
		if(fsm_ev_ioctrl_cmd()== IOCCMD_RLCtoMAC_datasend_Req)
		{
			tmpdata_ptr = (char *)fsm_data_get();
    830c:	7c 7b 1b 78 	mr      r27,r3
			tmpdata = *((u32*)tmpdata_ptr);//
			//print_tran_info("CON receive a RLCdatareq");//testing code
			//fsm_printf("tmpdata:%d \n",tmpdata);//testing code
			//fsm_printf("txQueueSize:%d\n",((RLC_Request *)(tmpdata_ptr+sizeof(int)))->txQueueSize);//testing code
			DoRefreshRLCBuffserRequest(RlcRequest_arraytolist((RLC_Request *)(tmpdata_ptr+sizeof(u32)),tmpdata));//
    8310:	38 63 00 04 	addi    r3,r3,4
    8314:	48 00 00 01 	bl      8314 <mac_main+0x1724>
    8318:	48 00 00 01 	bl      8318 <mac_main+0x1728>
			fsm_data_destroy((void *)tmpdata_ptr);//
    831c:	7f 63 db 78 	mr      r3,r27
    8320:	48 00 00 01 	bl      8320 <mac_main+0x1730>
			if(SV(LCGZeroToData)== true)//HQ201407040 regularBSR
    8324:	88 1c 01 58 	lbz     r0,344(r28)
    8328:	2f 80 00 00 	cmpwi   cr7,r0,0
    832c:	41 be 00 08 	beq+    cr7,8334 <mac_main+0x1744>
				//RefreshBufferStatusForBSR();
				DoProduceBsr_LCGZeroToData();//SV(LCGZeroToData)false
    8330:	48 00 00 01 	bl      8330 <mac_main+0x1740>
			SV(UL_resource_info.resource_flag) = true;
			/********for test *********/
			if(SV(UL_resource_info.resource_flag) == true)
			{
				//GetTBsize_Allocation(SV(UL_resource_info.m_tbsize));//tbsize,byte,BSR
				SV(UL_resource_info.m_tbsize)=1400*8;//for test
    8334:	39 60 2b c0 	li      r11,11200
				SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140718LHL byte,
				//fsm_printf("ready resource \n");
				if(! (list_empty(&(SV(MacBuffer_RLC)->list))))
    8338:	81 3c 01 48 	lwz     r9,328(r28)
			if(SV(LCGZeroToData)== true)//HQ201407040 regularBSR
				//RefreshBufferStatusForBSR();
				DoProduceBsr_LCGZeroToData();//SV(LCGZeroToData)false
			
			/*******for test *********/
			SV(UL_resource_info.resource_flag) = true;
    833c:	38 00 00 01 	li      r0,1
			/********for test *********/
			if(SV(UL_resource_info.resource_flag) == true)
			{
				//GetTBsize_Allocation(SV(UL_resource_info.m_tbsize));//tbsize,byte,BSR
				SV(UL_resource_info.m_tbsize)=1400*8;//for test
    8340:	91 7c 00 2c 	stw     r11,44(r28)
				SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140718LHL byte,
    8344:	39 60 05 78 	li      r11,1400
			if(SV(LCGZeroToData)== true)//HQ201407040 regularBSR
				//RefreshBufferStatusForBSR();
				DoProduceBsr_LCGZeroToData();//SV(LCGZeroToData)false
			
			/*******for test *********/
			SV(UL_resource_info.resource_flag) = true;
    8348:	98 1c 00 28 	stb     r0,40(r28)
			{
				//GetTBsize_Allocation(SV(UL_resource_info.m_tbsize));//tbsize,byte,BSR
				SV(UL_resource_info.m_tbsize)=1400*8;//for test
				SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140718LHL byte,
				//fsm_printf("ready resource \n");
				if(! (list_empty(&(SV(MacBuffer_RLC)->list))))
    834c:	38 09 00 05 	addi    r0,r9,5
			/********for test *********/
			if(SV(UL_resource_info.resource_flag) == true)
			{
				//GetTBsize_Allocation(SV(UL_resource_info.m_tbsize));//tbsize,byte,BSR
				SV(UL_resource_info.m_tbsize)=1400*8;//for test
				SV(Tbsize_Complex)=SV(UL_resource_info.m_tbsize)/8;//20140718LHL byte,
    8350:	91 7c 01 f4 	stw     r11,500(r28)
				//fsm_printf("ready resource \n");
				if(! (list_empty(&(SV(MacBuffer_RLC)->list))))
    8354:	81 29 00 05 	lwz     r9,5(r9)
    8358:	7f 89 00 00 	cmpw    cr7,r9,r0
    835c:	41 9e 00 10 	beq-    cr7,836c <mac_main+0x177c>
					DoResourceAllocation(GetTBsize_Allocation(SV(UL_resource_info.m_tbsize)));  //
    8360:	38 60 2b c0 	li      r3,11200
    8364:	48 00 00 01 	bl      8364 <mac_main+0x1774>
    8368:	48 00 00 01 	bl      8368 <mac_main+0x1778>
				SV(UL_resource_info.resource_flag)=false;
    836c:	38 00 00 00 	li      r0,0
    8370:	98 1c 00 28 	stb     r0,40(r28)
    8374:	4b ff f1 38 	b       74ac <mac_main+0x8bc>
		fsm_printf("[MAC][DEFAULT_CMD]%d\n",cmd1);
		switch(fsm_ev_ioctrl_cmd())
		{
			//RLC
			case IOCCMD_RLCtoMAC_datasend_Req :
				tmpdata_ptr = (char *)fsm_data_get();
    8378:	48 00 00 01 	bl      8378 <mac_main+0x1788>
    837c:	7c 7c 1b 78 	mr      r28,r3
				tmpdata = *((u32*)tmpdata_ptr);//				
    8380:	83 43 00 00 	lwz     r26,0(r3)
				fsm_printf("[UEMAC][idle_default]MAC IDLE receive a RLCdatareq,");//testing code
    8384:	3c 60 00 00 	lis     r3,0
    8388:	38 63 08 64 	addi    r3,r3,2148
    838c:	48 00 00 01 	bl      838c <mac_main+0x179c>
				fsm_printf("[UEMAC][idle_default]tmpdata:%d ",tmpdata);//testing code
    8390:	3c 60 00 00 	lis     r3,0
    8394:	7f 44 d3 78 	mr      r4,r26
    8398:	38 63 08 98 	addi    r3,r3,2200
    839c:	48 00 00 01 	bl      839c <mac_main+0x17ac>
				fsm_printf("[UEMAC][idle_default]txQueueSize:%d\n",((RLC_Request *)(tmpdata_ptr+sizeof(u32)))->txQueueSize);//testing code
    83a0:	80 9c 00 07 	lwz     r4,7(r28)
    83a4:	3c 60 00 00 	lis     r3,0
    83a8:	3b 3c 00 04 	addi    r25,r28,4
    83ac:	38 63 08 bc 	addi    r3,r3,2236
    83b0:	48 00 00 01 	bl      83b0 <mac_main+0x17c0>
				DoRefreshRLCBuffserRequest(RlcRequest_arraytolist((RLC_Request *)(tmpdata_ptr+sizeof(u32)),tmpdata));//
    83b4:	7f 44 d3 78 	mr      r4,r26
    83b8:	7f 23 cb 78 	mr      r3,r25
    83bc:	48 00 00 01 	bl      83bc <mac_main+0x17cc>
    83c0:	48 00 00 01 	bl      83c0 <mac_main+0x17d0>
				//tmpdata_ptr+sizeof(int)//4 
				fsm_data_destroy((void *)tmpdata_ptr);//
    83c4:	7f 83 e3 78 	mr      r3,r28
    83c8:	48 00 00 01 	bl      83c8 <mac_main+0x17d8>
				if(SV(LCGZeroToData)== true)//HQ201407040 regularBSR
    83cc:	88 1d 01 58 	lbz     r0,344(r29)
    83d0:	2f 80 00 00 	cmpwi   cr7,r0,0
    83d4:	41 be 00 08 	beq+    cr7,83dc <mac_main+0x17ec>
					DoProduceBsr_LCGZeroToData();//SV(LCGZeroToData)false	 	 
    83d8:	48 00 00 01 	bl      83d8 <mac_main+0x17e8>
				//fsm_schedule_self(0,Start_ContentionBase_RandomAcc); // 10us 
				fsm_schedule_self(1000,Start_ContentionBase_RandomAcc); //1000 for test
    83dc:	38 80 00 02 	li      r4,2
    83e0:	38 60 03 e8 	li      r3,1000
    83e4:	48 00 00 01 	bl      83e4 <mac_main+0x17f4>
				SV(ratype.ra_type)=2;
    83e8:	38 00 00 02 	li      r0,2
    83ec:	90 1d 01 e8 	stw     r0,488(r29)
			default:
				ioctrl_handler();
			break;
		}
	}
	reports_handler();//BSR PHR 
    83f0:	4b ff e1 a1 	bl      6590 <reports_handler>
    83f4:	4b ff e8 68 	b       6c5c <mac_main+0x6c>
				SV(ratype.ra_type)=2;
			break;
			//PHYRA
			case IOCCMD_PDCCHtoMAC_RandomAcc_Req: 	
			// break	  
				tmpdata_ptr = fsm_data_get();
    83f8:	48 00 00 01 	bl      83f8 <mac_main+0x1808>
    83fc:	7c 7c 1b 78 	mr      r28,r3
				print_tran_info("[UEMAC][idle_default]IDLE receive a RA req from other layer,");
    8400:	3c 60 00 00 	lis     r3,0
    8404:	38 63 08 e4 	addi    r3,r3,2276
    8408:	48 00 00 01 	bl      8408 <mac_main+0x1818>
				if(tmpdata_ptr > 0)//
    840c:	2f 9c 00 00 	cmpwi   cr7,r28,0
    8410:	40 9e f4 04 	bne+    cr7,7814 <mac_main+0xc24>
					}
					fsm_schedule_self(0, Start_NonContentionBase_RandomAcc );// //
				}
				else //
				{
					print_tran_info("[UEMAC][idle_default]IDLE receive a cra order ");
    8414:	3c 60 00 00 	lis     r3,0
    8418:	38 63 09 b4 	addi    r3,r3,2484
    841c:	48 00 00 01 	bl      841c <mac_main+0x182c>
					SV(ratype.ra_type)=1;
    8420:	38 00 00 01 	li      r0,1
    8424:	90 1d 01 e8 	stw     r0,488(r29)
					fsm_schedule_self(0, Start_ContentionBase_RandomAcc );//
    8428:	38 80 00 02 	li      r4,2
    842c:	38 60 00 00 	li      r3,0
    8430:	48 00 00 01 	bl      8430 <mac_main+0x1840>
			default:
				ioctrl_handler();
			break;
		}
	}
	reports_handler();//BSR PHR 
    8434:	4b ff e1 5d 	bl      6590 <reports_handler>
    8438:	4b ff e8 24 	b       6c5c <mac_main+0x6c>
			case IOCCMD_RLCtoMAC_datasend_Req ://20150106MSG3MSG4
			//data request
				fsm_printf("[UE MAC]cra_default_handler:IOCCMD_RLCtoMAC_datasend_Req\n");
				if(SV(sendmsg3) && SV(C_RNTI) )//msg3 
				{
					tmpdata_ptr = (char *)fsm_data_get();
    843c:	48 00 00 01 	bl      843c <mac_main+0x184c>
					tmpdata = *((u32*)tmpdata_ptr);//	
					DoRefreshRLCBuffserRequest(RlcRequest_arraytolist((RLC_Request *)(tmpdata_ptr+sizeof(u32)),tmpdata));//
    8440:	80 83 00 00 	lwz     r4,0(r3)
			case IOCCMD_RLCtoMAC_datasend_Req ://20150106MSG3MSG4
			//data request
				fsm_printf("[UE MAC]cra_default_handler:IOCCMD_RLCtoMAC_datasend_Req\n");
				if(SV(sendmsg3) && SV(C_RNTI) )//msg3 
				{
					tmpdata_ptr = (char *)fsm_data_get();
    8444:	7c 7b 1b 78 	mr      r27,r3
					tmpdata = *((u32*)tmpdata_ptr);//	
					DoRefreshRLCBuffserRequest(RlcRequest_arraytolist((RLC_Request *)(tmpdata_ptr+sizeof(u32)),tmpdata));//
    8448:	38 63 00 04 	addi    r3,r3,4
    844c:	48 00 00 01 	bl      844c <mac_main+0x185c>
    8450:	48 00 00 01 	bl      8450 <mac_main+0x1860>
					//tmpdata_ptr+sizeof(int)//4 
					fsm_data_destroy((void *)tmpdata_ptr);//
    8454:	7f 63 db 78 	mr      r3,r27
    8458:	48 00 00 01 	bl      8458 <mac_main+0x1868>
					if(SV(LCGZeroToData)== true)//HQ201407040 regularBSR
    845c:	88 1c 01 58 	lbz     r0,344(r28)
    8460:	2f 80 00 00 	cmpwi   cr7,r0,0
    8464:	40 9e 00 70 	bne-    cr7,84d4 <mac_main+0x18e4>
					SV(RA_info.ra_PreambleIndex) = 0;	//ra_preamble index ra_prach_mask_index
					SV(RA_info.ra_PRACHMaskIndex) = 0; 
					SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//0
					cleanharqBuff();//HARQmsg3
					SV(ra_allocation_res)=0;
					if(SV(msg3_buf_ptr) != NULL)
    8468:	80 7c 01 e4 	lwz     r3,484(r28)
						DoProduceBsr_LCGZeroToData();//SV(LCGZeroToData)false	 	 
					//cra_success();//
					//IOCTL

					/*************/
					SV(RA_info.ra_PreambleIndex) = 0;	//ra_preamble index ra_prach_mask_index
    846c:	38 00 00 00 	li      r0,0
					SV(RA_info.ra_PRACHMaskIndex) = 0; 
					SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//0
    8470:	3b 60 00 00 	li      r27,0
						DoProduceBsr_LCGZeroToData();//SV(LCGZeroToData)false	 	 
					//cra_success();//
					//IOCTL

					/*************/
					SV(RA_info.ra_PreambleIndex) = 0;	//ra_preamble index ra_prach_mask_index
    8474:	98 1c 00 04 	stb     r0,4(r28)
					SV(RA_info.ra_PRACHMaskIndex) = 0; 
					SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//0
					cleanharqBuff();//HARQmsg3
					SV(ra_allocation_res)=0;
					if(SV(msg3_buf_ptr) != NULL)
    8478:	2f 83 00 00 	cmpwi   cr7,r3,0
					//cra_success();//
					//IOCTL

					/*************/
					SV(RA_info.ra_PreambleIndex) = 0;	//ra_preamble index ra_prach_mask_index
					SV(RA_info.ra_PRACHMaskIndex) = 0; 
    847c:	98 1c 00 05 	stb     r0,5(r28)
					SV(PREAMBLE_TRANSMISSION_COUNTER) = 0;//0
    8480:	93 7c 00 14 	stw     r27,20(r28)
					cleanharqBuff();//HARQmsg3
					SV(ra_allocation_res)=0;
    8484:	93 7c 01 f8 	stw     r27,504(r28)
					if(SV(msg3_buf_ptr) != NULL)
    8488:	41 9e 00 0c 	beq-    cr7,8494 <mac_main+0x18a4>
					{
						fsm_pkt_destroy(SV(msg3_buf_ptr));//modified by lhl 20140717
    848c:	48 00 00 01 	bl      848c <mac_main+0x189c>
						SV(msg3_buf_ptr) = NULL; //msg3sk_buf
    8490:	93 7c 01 e4 	stw     r27,484(r28)
					}
					SV(T_C_RNTI) = 0;//T_C_RNTI
					if(SV(CRTimer.flag)==true) //CR
    8494:	88 1c 01 74 	lbz     r0,372(r28)
					if(SV(msg3_buf_ptr) != NULL)
					{
						fsm_pkt_destroy(SV(msg3_buf_ptr));//modified by lhl 20140717
						SV(msg3_buf_ptr) = NULL; //msg3sk_buf
					}
					SV(T_C_RNTI) = 0;//T_C_RNTI
    8498:	39 20 00 00 	li      r9,0
    849c:	b1 3c 00 02 	sth     r9,2(r28)
					if(SV(CRTimer.flag)==true) //CR
    84a0:	2f 80 00 00 	cmpwi   cr7,r0,0
    84a4:	41 9e 00 14 	beq-    cr7,84b8 <mac_main+0x18c8>
					{
						SV(CRTimer.timer_sign)= NULL;
    84a8:	38 00 00 00 	li      r0,0
						SV(CRTimer.flag)= false;
    84ac:	99 3c 01 74 	stb     r9,372(r28)
						SV(msg3_buf_ptr) = NULL; //msg3sk_buf
					}
					SV(T_C_RNTI) = 0;//T_C_RNTI
					if(SV(CRTimer.flag)==true) //CR
					{
						SV(CRTimer.timer_sign)= NULL;
    84b0:	90 1c 01 70 	stw     r0,368(r28)
						SV(CRTimer.flag)= false;
						SV(CRTimer.time_value)=0;
    84b4:	90 1c 01 6c 	stw     r0,364(r28)
					}
					SV(sendmsg3)=0;//MSG30
    84b8:	38 00 00 00 	li      r0,0
    84bc:	90 1c 01 ec 	stw     r0,492(r28)
					//SV(ratype.ra_type)=0;//0 
					SV(pdcch_rnti)=0;
    84c0:	90 1c 01 f0 	stw     r0,496(r28)
					/*************/
					doStartContentionBasedRandomAccessProcedure();//20150106LHL
    84c4:	4b ff e0 1d 	bl      64e0 <doStartContentionBasedRandomAccessProcedure>
					SV(ratype.ra_type)=2;
    84c8:	38 00 00 02 	li      r0,2
    84cc:	90 1c 01 e8 	stw     r0,488(r28)
    84d0:	4b ff ee 4c 	b       731c <mac_main+0x72c>
					tmpdata = *((u32*)tmpdata_ptr);//	
					DoRefreshRLCBuffserRequest(RlcRequest_arraytolist((RLC_Request *)(tmpdata_ptr+sizeof(u32)),tmpdata));//
					//tmpdata_ptr+sizeof(int)//4 
					fsm_data_destroy((void *)tmpdata_ptr);//
					if(SV(LCGZeroToData)== true)//HQ201407040 regularBSR
						DoProduceBsr_LCGZeroToData();//SV(LCGZeroToData)false	 	 
    84d4:	48 00 00 01 	bl      84d4 <mac_main+0x18e4>
    84d8:	4b ff ff 90 	b       8468 <mac_main+0x1878>
					fsm_schedule_self(0, Start_NonContentionBase_RandomAcc );// //
					//  20140531HQ 
				}
				else //
				{
					print_tran_info("[UEMAC][idle_default]IDLE receive a cra order ");
    84dc:	3c 60 00 00 	lis     r3,0
    84e0:	38 63 09 b4 	addi    r3,r3,2484
    84e4:	48 00 00 01 	bl      84e4 <mac_main+0x18f4>
					SV(ratype.ra_type)=3;
    84e8:	38 00 00 03 	li      r0,3
    84ec:	90 1d 01 e8 	stw     r0,488(r29)
					fsm_schedule_self(0, Start_ContentionBase_RandomAcc );//
    84f0:	38 80 00 02 	li      r4,2
    84f4:	38 60 00 00 	li      r3,0
    84f8:	48 00 00 01 	bl      84f8 <mac_main+0x1908>
			default:
				ioctrl_handler();
			break;
		}
	}
	reports_handler();//BSR PHR 
    84fc:	4b ff e0 95 	bl      6590 <reports_handler>
    8500:	4b ff e7 5c 	b       6c5c <mac_main+0x6c>

00008504 <CRAtoCON_testingfun>:
->output:
->Special:
*******************************
*/
void CRAtoCON_testingfun()
{
    8504:	94 21 ff f0 	stwu    r1,-16(r1)
    8508:	7c 08 02 a6 	mflr    r0
	FIN(NCRAtoCON_testingfun());
	print_tran_info("CRA -> CON");
    850c:	3c 60 00 00 	lis     r3,0
    8510:	38 63 0c 38 	addi    r3,r3,3128
->output:
->Special:
*******************************
*/
void CRAtoCON_testingfun()
{
    8514:	90 01 00 14 	stw     r0,20(r1)
	FIN(NCRAtoCON_testingfun());
	print_tran_info("CRA -> CON");
    8518:	48 00 00 01 	bl      8518 <CRAtoCON_testingfun+0x14>
	stop_CR_timer(); //
	FOUT;
}
    851c:	80 01 00 14 	lwz     r0,20(r1)
    8520:	38 21 00 10 	addi    r1,r1,16
    8524:	7c 08 03 a6 	mtlr    r0
*/
void CRAtoCON_testingfun()
{
	FIN(NCRAtoCON_testingfun());
	print_tran_info("CRA -> CON");
	stop_CR_timer(); //
    8528:	48 00 00 00 	b       8528 <CRAtoCON_testingfun+0x24>

0000852c <test1_idle_default_handler>:
->output:
->Special:
*******************************
*/
void test1_idle_default_handler()
{
    852c:	94 21 ff f0 	stwu    r1,-16(r1)
    8530:	7c 08 02 a6 	mflr    r0
    8534:	bf c1 00 08 	stmw    r30,8(r1)
    8538:	90 01 00 14 	stw     r0,20(r1)
	void *tmpdata_ptr;
	FIN(idle_default_handler());
	SV_PTR_GET(mac_sv);
    853c:	48 00 00 01 	bl      853c <test1_idle_default_handler+0x10>
    8540:	7c 7f 1b 78 	mr      r31,r3
	print_tran_info("MAC:idle_default_handler");
    8544:	3c 60 00 00 	lis     r3,0
    8548:	38 63 10 60 	addi    r3,r3,4192
    854c:	48 00 00 01 	bl      854c <test1_idle_default_handler+0x20>
	if(MAC_CLOSE)
    8550:	48 00 00 01 	bl      8550 <test1_idle_default_handler+0x24>
    8554:	2f 83 00 05 	cmpwi   cr7,r3,5
    8558:	41 9e 00 84 	beq-    cr7,85dc <test1_idle_default_handler+0xb0>
	{
		print_tran_info("MAC FSM is closed "); //testing code
		ue_mac_sv_close();
	}
	if(MAC_PK_FROM_LOWER)
    855c:	48 00 00 01 	bl      855c <test1_idle_default_handler+0x30>
    8560:	2f 83 00 02 	cmpwi   cr7,r3,2
    8564:	41 9e 00 98 	beq-    cr7,85fc <test1_idle_default_handler+0xd0>
	{	//ICIRLC
		print_tran_info("MAC:IDLE receive a data packet from PHYadapter"); //testing code
		//decomplexUeDataPdu(fsm_pkt_get());
		fsm_pkt_destroy(fsm_pkt_get());//testing code
	}
	if(MAC_PK_FROM_UPPER )
    8568:	48 00 00 01 	bl      8568 <test1_idle_default_handler+0x3c>
    856c:	2f 83 00 01 	cmpwi   cr7,r3,1
    8570:	41 9e 00 ac 	beq-    cr7,861c <test1_idle_default_handler+0xf0>
		print_tran_info("MAC:IDLE receive a data packet from RLC, error, and then start CRA");//testing code 
		SV(ratype.ra_type)=2;
		fsm_schedule_self(0, Start_ContentionBase_RandomAcc);
		fsm_pkt_destroy(fsm_pkt_get());//testing code
	}
	if(IOCTRL_ARRIVAL)
    8574:	48 00 00 01 	bl      8574 <test1_idle_default_handler+0x48>
    8578:	2f 83 00 05 	cmpwi   cr7,r3,5
    857c:	41 9e 00 18 	beq-    cr7,8594 <test1_idle_default_handler+0x68>
			ioctrl_handler();  	
		break;
		}
	}
FOUT;
}
    8580:	80 01 00 14 	lwz     r0,20(r1)
    8584:	bb c1 00 08 	lmw     r30,8(r1)
    8588:	38 21 00 10 	addi    r1,r1,16
    858c:	7c 08 03 a6 	mtlr    r0
    8590:	4e 80 00 20 	blr
		print_tran_info("MAC:IDLE receive a data packet from RLC, error, and then start CRA");//testing code 
		SV(ratype.ra_type)=2;
		fsm_schedule_self(0, Start_ContentionBase_RandomAcc);
		fsm_pkt_destroy(fsm_pkt_get());//testing code
	}
	if(IOCTRL_ARRIVAL)
    8594:	48 00 00 01 	bl      8594 <test1_idle_default_handler+0x68>
    8598:	2f 83 00 02 	cmpwi   cr7,r3,2
    859c:	40 9e ff e4 	bne+    cr7,8580 <test1_idle_default_handler+0x54>
	{//IOCTL
		print_tran_info("MAC:IDLE default ioctl hander");//testing code
    85a0:	3c 60 00 00 	lis     r3,0
    85a4:	38 63 11 04 	addi    r3,r3,4356
    85a8:	48 00 00 01 	bl      85a8 <test1_idle_default_handler+0x7c>
		switch(fsm_ev_ioctrl_cmd())
    85ac:	48 00 00 01 	bl      85ac <test1_idle_default_handler+0x80>
    85b0:	2f 83 00 0b 	cmpwi   cr7,r3,11
    85b4:	41 9e 00 f8 	beq-    cr7,86ac <test1_idle_default_handler+0x180>
    85b8:	2f 83 00 0c 	cmpwi   cr7,r3,12
    85bc:	41 9e 00 a8 	beq-    cr7,8664 <test1_idle_default_handler+0x138>
    85c0:	2f 83 00 04 	cmpwi   cr7,r3,4
    85c4:	41 9e 00 84 	beq-    cr7,8648 <test1_idle_default_handler+0x11c>
			ioctrl_handler();  	
		break;
		}
	}
FOUT;
}
    85c8:	80 01 00 14 	lwz     r0,20(r1)
    85cc:	bb c1 00 08 	lmw     r30,8(r1)
    85d0:	38 21 00 10 	addi    r1,r1,16
    85d4:	7c 08 03 a6 	mtlr    r0

		*/

		//
		default:
			ioctrl_handler();  	
    85d8:	4b ff da a0 	b       6078 <ioctrl_handler>
{
	void *tmpdata_ptr;
	FIN(idle_default_handler());
	SV_PTR_GET(mac_sv);
	print_tran_info("MAC:idle_default_handler");
	if(MAC_CLOSE)
    85dc:	48 00 00 01 	bl      85dc <test1_idle_default_handler+0xb0>
    85e0:	2f 83 00 01 	cmpwi   cr7,r3,1
    85e4:	40 9e ff 78 	bne+    cr7,855c <test1_idle_default_handler+0x30>
	{
		print_tran_info("MAC FSM is closed "); //testing code
    85e8:	3c 60 00 00 	lis     r3,0
    85ec:	38 63 10 7c 	addi    r3,r3,4220
    85f0:	48 00 00 01 	bl      85f0 <test1_idle_default_handler+0xc4>
		ue_mac_sv_close();
    85f4:	4b ff d9 79 	bl      5f6c <ue_mac_sv_close>
    85f8:	4b ff ff 64 	b       855c <test1_idle_default_handler+0x30>
	}
	if(MAC_PK_FROM_LOWER)
	{	//ICIRLC
		print_tran_info("MAC:IDLE receive a data packet from PHYadapter"); //testing code
    85fc:	3c 60 00 00 	lis     r3,0
    8600:	38 63 10 90 	addi    r3,r3,4240
    8604:	48 00 00 01 	bl      8604 <test1_idle_default_handler+0xd8>
		//decomplexUeDataPdu(fsm_pkt_get());
		fsm_pkt_destroy(fsm_pkt_get());//testing code
    8608:	48 00 00 01 	bl      8608 <test1_idle_default_handler+0xdc>
    860c:	48 00 00 01 	bl      860c <test1_idle_default_handler+0xe0>
	}
	if(MAC_PK_FROM_UPPER )
    8610:	48 00 00 01 	bl      8610 <test1_idle_default_handler+0xe4>
    8614:	2f 83 00 01 	cmpwi   cr7,r3,1
    8618:	40 9e ff 5c 	bne+    cr7,8574 <test1_idle_default_handler+0x48>
	{//IDLE,
		print_tran_info("MAC:IDLE receive a data packet from RLC, error, and then start CRA");//testing code 
    861c:	3c 60 00 00 	lis     r3,0
    8620:	38 63 10 c0 	addi    r3,r3,4288
    8624:	48 00 00 01 	bl      8624 <test1_idle_default_handler+0xf8>
		SV(ratype.ra_type)=2;
    8628:	38 00 00 02 	li      r0,2
    862c:	90 1f 01 e8 	stw     r0,488(r31)
		fsm_schedule_self(0, Start_ContentionBase_RandomAcc);
    8630:	38 80 00 02 	li      r4,2
    8634:	38 60 00 00 	li      r3,0
    8638:	48 00 00 01 	bl      8638 <test1_idle_default_handler+0x10c>
		fsm_pkt_destroy(fsm_pkt_get());//testing code
    863c:	48 00 00 01 	bl      863c <test1_idle_default_handler+0x110>
    8640:	48 00 00 01 	bl      8640 <test1_idle_default_handler+0x114>
    8644:	4b ff ff 30 	b       8574 <test1_idle_default_handler+0x48>
				fsm_data_destroy(tmpdata_ptr);//
				//fsm_schedule_self(0, Start_NonContentionBase_RandomAcc );//
		break; 
		//RRCRA
		case IOCCMD_RRCtoMAC_RandomAcc_Req :
				print_tran_info("MAC:IDLE receive a cra order ");
    8648:	3c 60 00 00 	lis     r3,0
    864c:	38 63 11 6c 	addi    r3,r3,4460
    8650:	48 00 00 01 	bl      8650 <test1_idle_default_handler+0x124>
				fsm_schedule_self(0, Start_ContentionBase_RandomAcc );//		
    8654:	38 80 00 02 	li      r4,2
    8658:	38 60 00 00 	li      r3,0
    865c:	48 00 00 01 	bl      865c <test1_idle_default_handler+0x130>
    8660:	4b ff ff 20 	b       8580 <test1_idle_default_handler+0x54>
			fsm_schedule_self(0,Start_ContentionBase_RandomAcc); // 10us 
		break;

		//PHYRA
		case IOCCMD_PDCCHtoMAC_RandomAcc_Req : 	
				tmpdata_ptr = fsm_data_get();
    8664:	48 00 00 01 	bl      8664 <test1_idle_default_handler+0x138>
    8668:	7c 7e 1b 78 	mr      r30,r3
				print_tran_info("IDLE receive a ncra order ");
    866c:	3c 60 00 00 	lis     r3,0
    8670:	38 63 11 44 	addi    r3,r3,4420
    8674:	48 00 00 01 	bl      8674 <test1_idle_default_handler+0x148>
				fsm_mem_cpy(&(SV(RA_info)),tmpdata_ptr,sizeof(RACH_ConfigDedicated));
    8678:	7f c4 f3 78 	mr      r4,r30
    867c:	38 a0 00 02 	li      r5,2
    8680:	38 7f 00 04 	addi    r3,r31,4
    8684:	48 00 00 01 	bl      8684 <test1_idle_default_handler+0x158>
				fsm_printf("RAPID: %d \n",SV(RA_info.ra_PreambleIndex));		
    8688:	88 9f 00 04 	lbz     r4,4(r31)
    868c:	3c 60 00 00 	lis     r3,0
    8690:	38 63 11 60 	addi    r3,r3,4448
    8694:	48 00 00 01 	bl      8694 <test1_idle_default_handler+0x168>
				if(tmpdata_ptr != NULL)
    8698:	2f 9e 00 00 	cmpwi   cr7,r30,0
    869c:	41 be fe e4 	beq-    cr7,8580 <test1_idle_default_handler+0x54>
				fsm_data_destroy(tmpdata_ptr);//
    86a0:	7f c3 f3 78 	mr      r3,r30
    86a4:	48 00 00 01 	bl      86a4 <test1_idle_default_handler+0x178>
    86a8:	4b ff fe d8 	b       8580 <test1_idle_default_handler+0x54>
		print_tran_info("MAC:IDLE default ioctl hander");//testing code
		switch(fsm_ev_ioctrl_cmd())
		{
		//RLC
		case IOCCMD_RLCtoMAC_datasend_Req :
			tmpdata_ptr = fsm_data_get();
    86ac:	48 00 00 01 	bl      86ac <test1_idle_default_handler+0x180>
    86b0:	7c 7f 1b 78 	mr      r31,r3
			print_tran_info("MAC:IDLE receive a RLCdatareq");
    86b4:	3c 60 00 00 	lis     r3,0
    86b8:	38 63 11 24 	addi    r3,r3,4388
    86bc:	48 00 00 01 	bl      86bc <test1_idle_default_handler+0x190>
			//DoRefreshRLCBuffserRequest((RlcBufferRequest *) tmpdata_ptr);//
			fsm_data_destroy(tmpdata_ptr);
    86c0:	7f e3 fb 78 	mr      r3,r31
    86c4:	48 00 00 01 	bl      86c4 <test1_idle_default_handler+0x198>
			fsm_schedule_self(0,Start_ContentionBase_RandomAcc); // 10us 
    86c8:	38 80 00 02 	li      r4,2
    86cc:	38 60 00 00 	li      r3,0
    86d0:	48 00 00 01 	bl      86d0 <test1_idle_default_handler+0x1a4>
		break;
    86d4:	4b ff fe ac 	b       8580 <test1_idle_default_handler+0x54>

000086d8 <test2_idle_default_handler>:
->output:
->Special:
*******************************
*/
void test2_idle_default_handler()
{
    86d8:	94 21 ff f0 	stwu    r1,-16(r1)
    86dc:	7c 08 02 a6 	mflr    r0
    86e0:	93 e1 00 0c 	stw     r31,12(r1)
    86e4:	90 01 00 14 	stw     r0,20(r1)
	void *tmpdata_ptr;
	FIN(idle_default_handler());

	SV_PTR_GET(mac_sv);
    86e8:	48 00 00 01 	bl      86e8 <test2_idle_default_handler+0x10>
	print_tran_info("idle_default_handler");
    86ec:	3c 60 00 00 	lis     r3,0
    86f0:	38 63 11 8c 	addi    r3,r3,4492
    86f4:	48 00 00 01 	bl      86f4 <test2_idle_default_handler+0x1c>
	if(MAC_CLOSE)
    86f8:	48 00 00 01 	bl      86f8 <test2_idle_default_handler+0x20>
    86fc:	2f 83 00 05 	cmpwi   cr7,r3,5
    8700:	41 9e 00 84 	beq-    cr7,8784 <test2_idle_default_handler+0xac>
	{
		print_tran_info("MAC FSM is closed "); //testing code
		ue_mac_sv_close();
	}
	if(MAC_PK_FROM_LOWER)
    8704:	48 00 00 01 	bl      8704 <test2_idle_default_handler+0x2c>
    8708:	2f 83 00 02 	cmpwi   cr7,r3,2
    870c:	41 9e 00 98 	beq-    cr7,87a4 <test2_idle_default_handler+0xcc>
	{	//ICIRLC
		print_tran_info("IDLE receive a data packet from PHYadapter"); //testing code
		//decomplexUeDataPdu(fsm_pkt_get());
		fsm_pkt_destroy(fsm_pkt_get());//testing code
	}
	if(MAC_PK_FROM_UPPER )
    8710:	48 00 00 01 	bl      8710 <test2_idle_default_handler+0x38>
    8714:	2f 83 00 01 	cmpwi   cr7,r3,1
    8718:	41 9e 00 ac 	beq-    cr7,87c4 <test2_idle_default_handler+0xec>
	{//IDLE,
		print_tran_info("IDLE receive a data packet from RLC, error, and then start CRA");//testing code 
		fsm_schedule_self(0, Start_ContentionBase_RandomAcc);
		fsm_pkt_destroy(fsm_pkt_get());//testing code
	}
	if(IOCTRL_ARRIVAL)
    871c:	48 00 00 01 	bl      871c <test2_idle_default_handler+0x44>
    8720:	2f 83 00 05 	cmpwi   cr7,r3,5
    8724:	41 9e 00 18 	beq-    cr7,873c <test2_idle_default_handler+0x64>
			ioctrl_handler();
		break;
		}
	}
	FOUT;
}
    8728:	80 01 00 14 	lwz     r0,20(r1)
    872c:	83 e1 00 0c 	lwz     r31,12(r1)
    8730:	38 21 00 10 	addi    r1,r1,16
    8734:	7c 08 03 a6 	mtlr    r0
    8738:	4e 80 00 20 	blr
	{//IDLE,
		print_tran_info("IDLE receive a data packet from RLC, error, and then start CRA");//testing code 
		fsm_schedule_self(0, Start_ContentionBase_RandomAcc);
		fsm_pkt_destroy(fsm_pkt_get());//testing code
	}
	if(IOCTRL_ARRIVAL)
    873c:	48 00 00 01 	bl      873c <test2_idle_default_handler+0x64>
    8740:	2f 83 00 02 	cmpwi   cr7,r3,2
    8744:	40 9e ff e4 	bne+    cr7,8728 <test2_idle_default_handler+0x50>
	{//IOCTL
		print_tran_info("IDLE default ioctl hander");//testing code
    8748:	3c 60 00 00 	lis     r3,0
    874c:	38 63 12 10 	addi    r3,r3,4624
    8750:	48 00 00 01 	bl      8750 <test2_idle_default_handler+0x78>
		switch(fsm_ev_ioctrl_cmd())
    8754:	48 00 00 01 	bl      8754 <test2_idle_default_handler+0x7c>
    8758:	2f 83 00 0b 	cmpwi   cr7,r3,11
    875c:	41 9e 00 d4 	beq-    cr7,8830 <test2_idle_default_handler+0x158>
    8760:	2b 83 00 0b 	cmplwi  cr7,r3,11
    8764:	41 9d 00 84 	bgt-    cr7,87e8 <test2_idle_default_handler+0x110>
    8768:	2f 83 00 04 	cmpwi   cr7,r3,4
    876c:	41 9e 00 a8 	beq-    cr7,8814 <test2_idle_default_handler+0x13c>
			ioctrl_handler();
		break;
		}
	}
	FOUT;
}
    8770:	80 01 00 14 	lwz     r0,20(r1)
    8774:	83 e1 00 0c 	lwz     r31,12(r1)
    8778:	38 21 00 10 	addi    r1,r1,16
    877c:	7c 08 03 a6 	mtlr    r0
				fsm_schedule_self(0, Start_ContentionBase_RandomAcc );//
		break;
		//do_ioctl
		//
		default:
			ioctrl_handler();
    8780:	4b ff d8 f8 	b       6078 <ioctrl_handler>
	void *tmpdata_ptr;
	FIN(idle_default_handler());

	SV_PTR_GET(mac_sv);
	print_tran_info("idle_default_handler");
	if(MAC_CLOSE)
    8784:	48 00 00 01 	bl      8784 <test2_idle_default_handler+0xac>
    8788:	2f 83 00 01 	cmpwi   cr7,r3,1
    878c:	40 9e ff 78 	bne+    cr7,8704 <test2_idle_default_handler+0x2c>
	{
		print_tran_info("MAC FSM is closed "); //testing code
    8790:	3c 60 00 00 	lis     r3,0
    8794:	38 63 10 7c 	addi    r3,r3,4220
    8798:	48 00 00 01 	bl      8798 <test2_idle_default_handler+0xc0>
		ue_mac_sv_close();
    879c:	4b ff d7 d1 	bl      5f6c <ue_mac_sv_close>
    87a0:	4b ff ff 64 	b       8704 <test2_idle_default_handler+0x2c>
	}
	if(MAC_PK_FROM_LOWER)
	{	//ICIRLC
		print_tran_info("IDLE receive a data packet from PHYadapter"); //testing code
    87a4:	3c 60 00 00 	lis     r3,0
    87a8:	38 63 11 a4 	addi    r3,r3,4516
    87ac:	48 00 00 01 	bl      87ac <test2_idle_default_handler+0xd4>
		//decomplexUeDataPdu(fsm_pkt_get());
		fsm_pkt_destroy(fsm_pkt_get());//testing code
    87b0:	48 00 00 01 	bl      87b0 <test2_idle_default_handler+0xd8>
    87b4:	48 00 00 01 	bl      87b4 <test2_idle_default_handler+0xdc>
	}
	if(MAC_PK_FROM_UPPER )
    87b8:	48 00 00 01 	bl      87b8 <test2_idle_default_handler+0xe0>
    87bc:	2f 83 00 01 	cmpwi   cr7,r3,1
    87c0:	40 9e ff 5c 	bne+    cr7,871c <test2_idle_default_handler+0x44>
	{//IDLE,
		print_tran_info("IDLE receive a data packet from RLC, error, and then start CRA");//testing code 
    87c4:	3c 60 00 00 	lis     r3,0
    87c8:	38 63 11 d0 	addi    r3,r3,4560
    87cc:	48 00 00 01 	bl      87cc <test2_idle_default_handler+0xf4>
		fsm_schedule_self(0, Start_ContentionBase_RandomAcc);
    87d0:	38 80 00 02 	li      r4,2
    87d4:	38 60 00 00 	li      r3,0
    87d8:	48 00 00 01 	bl      87d8 <test2_idle_default_handler+0x100>
		fsm_pkt_destroy(fsm_pkt_get());//testing code
    87dc:	48 00 00 01 	bl      87dc <test2_idle_default_handler+0x104>
    87e0:	48 00 00 01 	bl      87e0 <test2_idle_default_handler+0x108>
    87e4:	4b ff ff 38 	b       871c <test2_idle_default_handler+0x44>
	}
	if(IOCTRL_ARRIVAL)
	{//IOCTL
		print_tran_info("IDLE default ioctl hander");//testing code
		switch(fsm_ev_ioctrl_cmd())
    87e8:	2f 83 00 0c 	cmpwi   cr7,r3,12
    87ec:	41 9e 00 70 	beq-    cr7,885c <test2_idle_default_handler+0x184>
    87f0:	2f 83 00 31 	cmpwi   cr7,r3,49
    87f4:	40 9e ff 7c 	bne+    cr7,8770 <test2_idle_default_handler+0x98>
			fsm_schedule_self(0,Start_ContentionBase_RandomAcc); // 10us 
		break;
		//
		//PHYRA
		case NCRATEST:
				print_tran_info("IDLE receive a ncra test ");
    87f8:	3c 60 00 00 	lis     r3,0
    87fc:	38 63 12 48 	addi    r3,r3,4680
			ioctrl_handler();
		break;
		}
	}
	FOUT;
}
    8800:	80 01 00 14 	lwz     r0,20(r1)
    8804:	83 e1 00 0c 	lwz     r31,12(r1)
    8808:	38 21 00 10 	addi    r1,r1,16
    880c:	7c 08 03 a6 	mtlr    r0
		case NCRATEST:
				print_tran_info("IDLE receive a ncra test ");
				//fsm_schedule_self(0, Start_NonContentionBase_RandomAcc );// 
		break;
		case IOCCMD_PDCCHtoMAC_RandomAcc_Req : 	
				print_tran_info("IDLE receive a ncra order ");
    8810:	48 00 00 00 	b       8810 <test2_idle_default_handler+0x138>
				//fsm_schedule_self(0, Start_NonContentionBase_RandomAcc );//
		break; 
		//RRCRA
		case IOCCMD_RRCtoMAC_RandomAcc_Req :
				print_tran_info("IDLE receive a cra order ");
    8814:	3c 60 00 00 	lis     r3,0
    8818:	38 63 12 64 	addi    r3,r3,4708
    881c:	48 00 00 01 	bl      881c <test2_idle_default_handler+0x144>
				fsm_schedule_self(0, Start_ContentionBase_RandomAcc );//
    8820:	38 80 00 02 	li      r4,2
    8824:	38 60 00 00 	li      r3,0
    8828:	48 00 00 01 	bl      8828 <test2_idle_default_handler+0x150>
    882c:	4b ff fe fc 	b       8728 <test2_idle_default_handler+0x50>
		print_tran_info("IDLE default ioctl hander");//testing code
		switch(fsm_ev_ioctrl_cmd())
		{
		//RLC
		case IOCCMD_RLCtoMAC_datasend_Req :
			tmpdata_ptr = fsm_data_get();
    8830:	48 00 00 01 	bl      8830 <test2_idle_default_handler+0x158>
    8834:	7c 7f 1b 78 	mr      r31,r3
			print_tran_info("IDLE receive a RLCdatareq");
    8838:	3c 60 00 00 	lis     r3,0
    883c:	38 63 12 2c 	addi    r3,r3,4652
    8840:	48 00 00 01 	bl      8840 <test2_idle_default_handler+0x168>
			//DoRefreshRLCBuffserRequest((RlcBufferRequest *) tmpdata_ptr);//
			fsm_data_destroy(tmpdata_ptr);
    8844:	7f e3 fb 78 	mr      r3,r31
    8848:	48 00 00 01 	bl      8848 <test2_idle_default_handler+0x170>
			fsm_schedule_self(0,Start_ContentionBase_RandomAcc); // 10us 
    884c:	38 80 00 02 	li      r4,2
    8850:	38 60 00 00 	li      r3,0
    8854:	48 00 00 01 	bl      8854 <test2_idle_default_handler+0x17c>
		break;
    8858:	4b ff fe d0 	b       8728 <test2_idle_default_handler+0x50>
		case NCRATEST:
				print_tran_info("IDLE receive a ncra test ");
				//fsm_schedule_self(0, Start_NonContentionBase_RandomAcc );// 
		break;
		case IOCCMD_PDCCHtoMAC_RandomAcc_Req : 	
				print_tran_info("IDLE receive a ncra order ");
    885c:	3c 60 00 00 	lis     r3,0
    8860:	38 63 11 44 	addi    r3,r3,4420
    8864:	4b ff ff 9c 	b       8800 <test2_idle_default_handler+0x128>
