/* bench 4453.7.0 bad73a81045d */
/* bench 4453.7.1 f84a1bda976d */
/* bench 4453.7.2 e0a94dd2c565 */
/* bench 4453.7.3 733911d6bbde */
/* bench 4453.7.4 3da6847642db */
/* bench 4453.7.5 4480e511ccad */
/* bench 4453.7.6 86b1a2f69074 */
/* bench 4453.7.7 a6fd876e6b63 */
/* bench 4453.7.8 b7c1627ac536 */
/* bench 4453.7.9 780e0c0e6a55 */
/* bench 4453.7.10 d33c12c8d681 */
/* bench 4453.7.11 c95a57ad6268 */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * tps51632-regulator.h -- TPS51632 regulator
 *
 * Interface for regulator driver for TPS51632 3-2-1 Phase D-Cap Step Down
 * Driverless Controller with serial VID control and DVFS.
 *
 * Copyright (C) 2012 NVIDIA Corporation

 * Author: Laxman Dewangan <ldewangan@nvidia.com>
 */

#ifndef __LINUX_REGULATOR_TPS51632_H
#define __LINUX_REGULATOR_TPS51632_H

/*
 * struct tps51632_regulator_platform_data - tps51632 regulator platform data.
 *
/* bench 12161.2.0 5c302986c5f7 */
/* bench 12161.2.1 b6e4203f1a75 */
/* bench 12161.2.2 6db4c5fe56d0 */
/* bench 12161.2.3 2a4302209893 */
/* bench 12161.2.4 7470efbd6f2c */
/* bench 12161.2.5 509b01396814 */
 * @enable_pwm_dvfs: Enable PWM DVFS or not.
 * @dvfs_step_20mV: Step for DVFS is 20mV or 10mV.
 * @max_voltage_uV: Maximum possible voltage in PWM-DVFS mode.
 * @base_voltage_uV: Base voltage when PWM-DVFS enabled.
 */
struct tps51632_regulator_platform_data {
	struct regulator_init_data *reg_init_data;
	bool enable_pwm_dvfs;
	bool dvfs_step_20mV;
	int max_voltage_uV;
	int base_voltage_uV;
};

#endif /* __LINUX_REGULATOR_TPS51632_H */
