# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do full_add_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/rtl {C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/rtl/half_add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:38 on Jan 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/rtl" C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/rtl/half_add.v 
# -- Compiling module half_add
# 
# Top level modules:
# 	half_add
# End time: 16:33:38 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/rtl {C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/rtl/full_add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:38 on Jan 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/rtl" C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/rtl/full_add.v 
# -- Compiling module full_add
# 
# Top level modules:
# 	full_add
# End time: 16:33:38 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/par/../sim {C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/par/../sim/tb_full_add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:38 on Jan 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/par/../sim" C:/Users/20185/Desktop/QT_TEST/new_begin/full_add/par/../sim/tb_full_add.v 
# -- Compiling module tb_full_add
# 
# Top level modules:
# 	tb_full_add
# End time: 16:33:38 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_full_add
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_full_add 
# Start time: 16:33:38 on Jan 25,2021
# Loading work.tb_full_add
# Loading work.full_add
# Loading work.half_add
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# End time: 16:34:40 on Jan 25,2021, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
