/*
 * RGB LCD Initialization Script
 *
 * Date          : 2018/11/28
 * Chip Type     : IT970
 * Resolution    : 1024x600
 * Color format  : RGB565
 * LCD interface : 24-bits
 * Build version : 0.0.0.226
 * SHA1 hash     : 8d78241130944ba53f32f7c9c144b989eb88f51c
 * 
 */

/* ************************************************* */
/*               Please don't remove!                */
/* ************************************************* */
/*!NTEuMiwtMSwtMSwtMSwwLDEwMjQsNjAwLDAsMiwtMSwxMzQ0LDIwLDE0MCwwLDAsMTYwLDYzNSwzLDIwLDAsMCwxMiwwLDAsMiwwLDAsDQpHUElPNjMNCkdQSU80NQ0KR1BJTzQ2DQpHUElPNDcNCkxWRFNQMA0KTFZEU04xDQpMVkRTUDENCkxWRFNOMg0KTFZEU1AyDQpMVkRTTjMNCkxWRFNQMw0KTFZEU040DQpHUElPNzkNCkdQSU84MA0KR1BJTzgxDQpHUElPODINCkdQSU84Mw0KR1BJTzg0DQpHUElPODUNCkxWRFNOMA0KR1BJTzcxDQpHUElPNzINCkdQSU83Mw0KR1BJTzc0DQpHUElPNzUNCkdQSU83Ng0KR1BJTzc3DQpHUElPNzgNCiwNCjMNCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCjENCiwwLDA=!*/

/* ************************************************* */
/*     IT970, RGB Interface mode, Clock Setting      */
/* ************************************************* */
WRITE(0xD8000028, 0x002ac801);
WRITE(0xD0000114, 0x00000000);    // DCLK output  Delay setting

/* ************************************************* */
/*              PLL3 ck3_n1, 0xD8000000              */
/* ************************************************* */
WRITE(0xD8000120, 0x203C0E01);
WRITE(0xD8000124, 0x80000000);
WRITE(0xD8000124, 0xF3000000);
wait(220);                        // IDLE 220
WRITE(0xD8000124, 0x80000000);

/* ************************************************* */
/*            General Setting 0xd000_0000            */
/* ************************************************* */
WRITE(0xD0000000, 0x00000070);    // DRAM mode, dclk, Falling latch
WRITE(0xD0000004, 0x0F7F0A60);    // SRC:RGB565,dst 24-bits
WRITE(0xD0000008, (${CFG_LCD_HEIGHT}<<16) | ${CFG_LCD_WIDTH});
WRITE(0xD000000C, ${CFG_LCD_PITCH});
WRITE(0xD0000010, ${CFG_LCDA_ADDR});
WRITE(0xD0000014, ${CFG_LCDA_ADDR});
WRITE(0xD0000018, ${CFG_LCDA_ADDR});

/* ************************************************* */
/*                  Test Color Mode                  */
/* ************************************************* */
WRITE(0xD0000020, 0x800000FF);    // test color mode=0, None

/* ************************************************* */
/*             Port Setting 0xD000_0000              */
/* ************************************************* */
WRITE(0xD0000070, 0x00010300);    // ctg_reset_on
wait(1);                          // 1 μs
WRITE(0xD0000070, 0x00000300);    // ctg_reset_off

WRITE(0xD0000070, 0x00000307);    // enable ctg 0 1 2
WRITE(0xD0000074, 0x027B0540);    // htotal=0x0540, vtotal=0x027B
//CTG0(Hsync)
WRITE(0xD0000078, 0x20010540);    // set0,p1, line x=htotal,        y=1
WRITE(0xD000007C, 0x10010014);    // set1,p2       x=HOR.SYNC TIME, y=1
WRITE(0xD0000080, 0x00000000);    // set1,p3(0x0,0)
WRITE(0xD0000084, 0x00000000);    // set0,p4(0x0,0)
//CTG1(Vsync)
WRITE(0xD0000088, 0x60010540);    // set0,p1 ,frame  x=htotal, y=1
WRITE(0xD000008C, 0x10040540);    // set1,p2         x=htotal, y=VER.SYNC TIME+1
WRITE(0xD0000090, 0x00000000);    // set1,p3(0x0,0)
WRITE(0xD0000094, 0x00000000);    // set0,p4(0x0,0)
//CTG2(DE)
WRITE(0xD0000098, 0x101900A0);    // set1,p1, line
WRITE(0xD000009C, 0x227104A0);    // set0,p2 x=HOR.SYNC TIME+HBP+Hor. display area y=(VER.SYNC TIME+1)+VBP+1+Ver. display area
WRITE(0xD00000A0, 0x101900A0);    // set1,p3
WRITE(0xD00000A4, 0x227104A0);    // set0,p4

/* ************************************************* */
/*                GPIO Driving 00~11                 */
/* ************************************************* */
// WRITE(0xD1000058, 0xAAAAAAAA); //GPIO15~ 0
// WRITE(0xD100005C, 0xAAAAAAAA); //GPIO31~16
// WRITE(0xD10000D8, 0xAAAAAAAA); //GPIO47~32
// WRITE(0xD10000DC, 0xAAAAAAAA); //GPIO63~48
// WRITE(0xD1000158, 0xAAAAAAAA); //GPIO79~64
// WRITE(0xD100015C, 0xAAAAAAAA); //GPIO95~80
//WRITE(0xD100015C, 0xFFFFFAAA);    // // GPIO95~86 Driving Max

/* ************************************************* */
/*           Pin Share Setting 0xD100_0000           */
/* ************************************************* */
WRITE(0xD10000E4, 0x11111100);    // GPIO[47:40]
WRITE(0xD10000E8, 0x11111111);    // GPIO[55:48]
WRITE(0xD10000EC, 0x11111111);    // GPIO[63:56]
WRITE(0xD1000160, 0x00011111);    // GPIO[71:64]
WRITE(0xD1000164, 0x00000000);    // GPIO[79:72]


/* ************************************************* */
/*                 Pin Mux(120~138)                  */
/* ************************************************* */
//WRITE(0xD0000120, 0x14131211);    // LD19_LD18_LD17_LD16
//WRITE(0xD0000124, 0x18171615);    // LD23_LD22_LD21_LD20
//WRITE(0xD0000128, 0x0C0B0A09);    // LD11_LD10_LD9_LD8
//WRITE(0xD000012C, 0x100F0E0D);    // LD15_LD14_LD13_LD12
//WRITE(0xD0000130, 0x04030201);    // LD3_LD2_LD1_LD0
//WRITE(0xD0000134, 0x08070605);    // LD7_LD6_LD5_LD4
//WRITE(0xD0000138, 0x001B1A19);    // 00_LVSYNC_LHSYNC_LDEN

//LD0:00000~LD23:10111 Default:11111 
WRITE(0xd0000120,0x16151413);//LD3 ~ LD0
WRITE(0xd0000124,0x0a090817); //LD7 ~ LD4
WRITE(0xd0000128,0x0e0d0c0b); //LD11~ LD8
WRITE(0xd000012c,0x0201000f); //LD15~ LD12
WRITE(0xd0000130,0x06050403); //LD19~ LD16
WRITE(0xd0000134,0x1f1f1a07); //LD23~ LD20
WRITE(0xd0000138,0x1f121110); //DE,Hsync,Vsync


// LCD IO output mode
WRITE(0xD0000110, 0x00000000);    // LCD IO output mode

/* ************************************************* */
/*                    Enable LCD                     */
/* ************************************************* */
WRITE(0xD000001C, 0x00000001);    // SyncEn
wait(1); // IDLE 1                // 1 μs
WRITE(0xD000001C, 0x00000003);    // SyncEn DisplayEn
