
*** Running vivado
    with args -log Division_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Division_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Division_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 431.086 ; gain = 36.730
Command: synth_design -top Division_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 877.590 ; gain = 177.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Division_wrapper' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Division' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:13]
INFO: [Synth 8-6157] synthesizing module 'Division_DivisionTop_0_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_DivisionTop_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_DivisionTop_0_0' (1#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_DivisionTop_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Division_axi_gpio_0_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_axi_gpio_0_0' (2#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Division_axi_gpio_1_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_axi_gpio_1_0' (3#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Division_axi_gpio_2_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_axi_gpio_2_0' (4#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Division_axi_uartlite_0_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_axi_uartlite_0_0' (5#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'Division_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:228]
INFO: [Synth 8-6157] synthesizing module 'Division_clk_wiz_1_2' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_clk_wiz_1_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Division_clk_wiz_1_2' (6#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_clk_wiz_1_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Division_floating_point_0_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_floating_point_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_floating_point_0_0' (7#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_floating_point_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'floating_point_0' of module 'Division_floating_point_0_0' has 10 connections declared, but only 7 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:255]
INFO: [Synth 8-6157] synthesizing module 'Division_mdm_1_2' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_mdm_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_mdm_1_2' (8#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_mdm_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Division_microblaze_0_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_microblaze_0_0' (9#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'Division_microblaze_0_0' has 52 connections declared, but only 51 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:276]
INFO: [Synth 8-6157] synthesizing module 'Division_microblaze_0_axi_periph_1' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:464]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_13PR02E' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1170]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_13PR02E' (10#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1170]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_QRATX3' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1302]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_QRATX3' (11#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1302]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_12K28WL' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1434]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_12K28WL' (12#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1434]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_S79MYC' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1566]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_S79MYC' (13#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1566]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WRRHW4' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1932]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WRRHW4' (14#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1932]
INFO: [Synth 8-6157] synthesizing module 'Division_xbar_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_xbar_0' (15#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'Division_xbar_0' has 40 connections declared, but only 38 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'Division_microblaze_0_axi_periph_1' (16#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:464]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_OSEI4Y' [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1698]
INFO: [Synth 8-6157] synthesizing module 'Division_dlmb_bram_if_cntlr_2' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_dlmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_dlmb_bram_if_cntlr_2' (17#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_dlmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Division_dlmb_v10_2' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_dlmb_v10_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_dlmb_v10_2' (18#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_dlmb_v10_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'Division_dlmb_v10_2' has 25 connections declared, but only 24 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1844]
INFO: [Synth 8-6157] synthesizing module 'Division_ilmb_bram_if_cntlr_2' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_ilmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_ilmb_bram_if_cntlr_2' (19#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_ilmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Division_ilmb_v10_2' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_ilmb_v10_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_ilmb_v10_2' (20#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_ilmb_v10_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'Division_ilmb_v10_2' has 25 connections declared, but only 24 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1890]
INFO: [Synth 8-6157] synthesizing module 'Division_lmb_bram_2' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_lmb_bram_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_lmb_bram_2' (21#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_lmb_bram_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'Division_lmb_bram_2' has 16 connections declared, but only 14 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1915]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_OSEI4Y' (22#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:1698]
INFO: [Synth 8-6157] synthesizing module 'Division_rst_clk_wiz_1_100M_2' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_rst_clk_wiz_1_100M_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_rst_clk_wiz_1_100M_2' (23#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_rst_clk_wiz_1_100M_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'Division_rst_clk_wiz_1_100M_2' has 10 connections declared, but only 8 given [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:450]
INFO: [Synth 8-6157] synthesizing module 'Division_util_vector_logic_0_0' [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division_util_vector_logic_0_0' (24#1) [C:/Users/OAkun/Division/Division.runs/synth_1/.Xil/Vivado-6796-DESKTOP-NDOLUA7/realtime/Division_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Division' (25#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/synth/Division.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Division_wrapper' (26#1) [C:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/hdl/Division_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_WRRHW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WRRHW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_WRRHW4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WRRHW4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_S79MYC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_S79MYC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_S79MYC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_S79MYC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_12K28WL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_12K28WL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_12K28WL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_12K28WL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_QRATX3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_QRATX3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_QRATX3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_QRATX3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_13PR02E has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_13PR02E has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_13PR02E has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_13PR02E has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 946.133 ; gain = 246.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 946.133 ; gain = 246.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 946.133 ; gain = 246.195
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_floating_point_0_0/Division_floating_point_0_0/Division_floating_point_0_0_in_context.xdc] for cell 'Division_i/floating_point_0'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_floating_point_0_0/Division_floating_point_0_0/Division_floating_point_0_0_in_context.xdc] for cell 'Division_i/floating_point_0'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_DivisionTop_0_0/Division_DivisionTop_0_0/Division_DivisionTop_0_0_in_context.xdc] for cell 'Division_i/DivisionTop_0'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_DivisionTop_0_0/Division_DivisionTop_0_0/Division_DivisionTop_0_0_in_context.xdc] for cell 'Division_i/DivisionTop_0'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_axi_gpio_0_0/Division_axi_gpio_0_0/Division_axi_gpio_0_0_in_context.xdc] for cell 'Division_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_axi_gpio_0_0/Division_axi_gpio_0_0/Division_axi_gpio_0_0_in_context.xdc] for cell 'Division_i/axi_gpio_0'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_axi_gpio_1_0/Division_axi_gpio_1_0/Division_axi_gpio_0_0_in_context.xdc] for cell 'Division_i/axi_gpio_1'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_axi_gpio_1_0/Division_axi_gpio_1_0/Division_axi_gpio_0_0_in_context.xdc] for cell 'Division_i/axi_gpio_1'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_axi_gpio_2_0/Division_axi_gpio_2_0/Division_axi_gpio_2_0_in_context.xdc] for cell 'Division_i/axi_gpio_2'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_axi_gpio_2_0/Division_axi_gpio_2_0/Division_axi_gpio_2_0_in_context.xdc] for cell 'Division_i/axi_gpio_2'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_axi_uartlite_0_0/Division_axi_uartlite_0_0/Division_axi_uartlite_0_0_in_context.xdc] for cell 'Division_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_axi_uartlite_0_0/Division_axi_uartlite_0_0/Division_axi_uartlite_0_0_in_context.xdc] for cell 'Division_i/axi_uartlite_0'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_microblaze_0_0/Division_microblaze_0_0/Division_microblaze_0_0_in_context.xdc] for cell 'Division_i/microblaze_0'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_microblaze_0_0/Division_microblaze_0_0/Division_microblaze_0_0_in_context.xdc] for cell 'Division_i/microblaze_0'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_dlmb_v10_2/Division_dlmb_v10_2/Division_ilmb_v10_2_in_context.xdc] for cell 'Division_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_dlmb_v10_2/Division_dlmb_v10_2/Division_ilmb_v10_2_in_context.xdc] for cell 'Division_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_ilmb_v10_2/Division_ilmb_v10_2/Division_ilmb_v10_2_in_context.xdc] for cell 'Division_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_ilmb_v10_2/Division_ilmb_v10_2/Division_ilmb_v10_2_in_context.xdc] for cell 'Division_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_dlmb_bram_if_cntlr_2/Division_dlmb_bram_if_cntlr_2/Division_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'Division_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_dlmb_bram_if_cntlr_2/Division_dlmb_bram_if_cntlr_2/Division_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'Division_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_ilmb_bram_if_cntlr_2/Division_ilmb_bram_if_cntlr_2/Division_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'Division_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_ilmb_bram_if_cntlr_2/Division_ilmb_bram_if_cntlr_2/Division_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'Division_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_lmb_bram_2/Division_lmb_bram_2/Division_lmb_bram_2_in_context.xdc] for cell 'Division_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_lmb_bram_2/Division_lmb_bram_2/Division_lmb_bram_2_in_context.xdc] for cell 'Division_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_mdm_1_2/Division_mdm_1_2/Division_mdm_1_2_in_context.xdc] for cell 'Division_i/mdm_1'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_mdm_1_2/Division_mdm_1_2/Division_mdm_1_2_in_context.xdc] for cell 'Division_i/mdm_1'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_clk_wiz_1_2/Division_clk_wiz_1_2/Division_clk_wiz_1_2_in_context.xdc] for cell 'Division_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_clk_wiz_1_2/Division_clk_wiz_1_2/Division_clk_wiz_1_2_in_context.xdc] for cell 'Division_i/clk_wiz_1'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_rst_clk_wiz_1_100M_2/Division_rst_clk_wiz_1_100M_2/Division_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'Division_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_rst_clk_wiz_1_100M_2/Division_rst_clk_wiz_1_100M_2/Division_rst_clk_wiz_1_100M_2_in_context.xdc] for cell 'Division_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_xbar_0/Division_xbar_0/Division_xbar_0_in_context.xdc] for cell 'Division_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_xbar_0/Division_xbar_0/Division_xbar_0_in_context.xdc] for cell 'Division_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_util_vector_logic_0_0/Division_util_vector_logic_0_0/Division_util_vector_logic_0_0_in_context.xdc] for cell 'Division_i/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_util_vector_logic_0_0/Division_util_vector_logic_0_0/Division_util_vector_logic_0_0_in_context.xdc] for cell 'Division_i/util_vector_logic_0'
Parsing XDC File [C:/Users/OAkun/Division/Division.srcs/constrs_1/imports/sources_1/Nexys4DDRMaster.xdc]
Finished Parsing XDC File [C:/Users/OAkun/Division/Division.srcs/constrs_1/imports/sources_1/Nexys4DDRMaster.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OAkun/Division/Division.srcs/constrs_1/imports/sources_1/Nexys4DDRMaster.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Division_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Division_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/OAkun/Division/Division.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/OAkun/Division/Division.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1046.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1046.211 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'Division_i/floating_point_0' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Division_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1048.273 ; gain = 348.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1048.273 ; gain = 348.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_clk_wiz_1_2/Division_clk_wiz_1_2/Division_clk_wiz_1_2_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/OAkun/Division/Division.srcs/sources_1/bd/Division/ip/Division_clk_wiz_1_2/Division_clk_wiz_1_2/Division_clk_wiz_1_2_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Division_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/DivisionTop_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Division_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1048.273 ; gain = 348.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1048.273 ; gain = 348.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Division_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1048.273 ; gain = 348.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Division_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'Division_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Division_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'Division_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Division_i/mdm_1/Dbg_Clk_0' to pin 'Division_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Division_i/mdm_1/Dbg_Update_0' to pin 'Division_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Division_i/clk_wiz_1/clk_out1' to pin 'Division_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1048.273 ; gain = 348.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1048.273 ; gain = 348.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1048.273 ; gain = 348.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.289 ; gain = 355.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.289 ; gain = 355.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.289 ; gain = 355.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.289 ; gain = 355.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.289 ; gain = 355.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.289 ; gain = 355.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |Division_xbar_0                |         1|
|2     |Division_DivisionTop_0_0       |         1|
|3     |Division_axi_gpio_0_0          |         1|
|4     |Division_axi_gpio_1_0          |         1|
|5     |Division_axi_gpio_2_0          |         1|
|6     |Division_axi_uartlite_0_0      |         1|
|7     |Division_clk_wiz_1_2           |         1|
|8     |Division_floating_point_0_0    |         1|
|9     |Division_mdm_1_2               |         1|
|10    |Division_microblaze_0_0        |         1|
|11    |Division_rst_clk_wiz_1_100M_2  |         1|
|12    |Division_util_vector_logic_0_0 |         1|
|13    |Division_dlmb_bram_if_cntlr_2  |         1|
|14    |Division_dlmb_v10_2            |         1|
|15    |Division_ilmb_bram_if_cntlr_2  |         1|
|16    |Division_ilmb_v10_2            |         1|
|17    |Division_lmb_bram_2            |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |Division_DivisionTop_0_0       |     1|
|2     |Division_axi_gpio_0_0          |     1|
|3     |Division_axi_gpio_1_0          |     1|
|4     |Division_axi_gpio_2_0          |     1|
|5     |Division_axi_uartlite_0_0      |     1|
|6     |Division_clk_wiz_1_2           |     1|
|7     |Division_dlmb_bram_if_cntlr_2  |     1|
|8     |Division_dlmb_v10_2            |     1|
|9     |Division_floating_point_0_0    |     1|
|10    |Division_ilmb_bram_if_cntlr_2  |     1|
|11    |Division_ilmb_v10_2            |     1|
|12    |Division_lmb_bram_2            |     1|
|13    |Division_mdm_1_2               |     1|
|14    |Division_microblaze_0_0        |     1|
|15    |Division_rst_clk_wiz_1_100M_2  |     1|
|16    |Division_util_vector_logic_0_0 |     1|
|17    |Division_xbar_0                |     1|
|18    |IBUF                           |     2|
|19    |OBUF                           |    17|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1531|
|2     |  Division_i                  |Division                             |  1512|
|3     |    microblaze_0_axi_periph   |Division_microblaze_0_axi_periph_1   |   485|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OSEI4Y |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.289 ; gain = 355.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1055.289 ; gain = 253.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.289 ; gain = 355.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1076.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1076.957 ; gain = 645.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1076.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Division/Division.runs/synth_1/Division_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Division_wrapper_utilization_synth.rpt -pb Division_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  6 00:57:43 2021...
