{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 18:30:48 2019 " "Info: Processing started: Thu Mar 07 18:30:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 25 -1 0 } } { "d:/academic/software/quartuswebedition/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/academic/software/quartuswebedition/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:30:CASE1:CASUALS\|BUF\[30\] WB_RD_LOAD\[30\] CLK 6.198 ns register " "Info: tsu for register \"REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:30:CASE1:CASUALS\|BUF\[30\]\" (data pin = \"WB_RD_LOAD\[30\]\", clock pin = \"CLK\") is 6.198 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.901 ns + Longest pin register " "Info: + Longest pin to register delay is 8.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns WB_RD_LOAD\[30\] 1 PIN PIN_H1 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H1; Fanout = 32; PIN Node = 'WB_RD_LOAD\[30\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_RD_LOAD[30] } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.379 ns) + CELL(0.660 ns) 8.901 ns REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:30:CASE1:CASUALS\|BUF\[30\] 2 REG LCFF_X36_Y21_N11 2 " "Info: 2: + IC(7.379 ns) + CELL(0.660 ns) = 8.901 ns; Loc. = LCFF_X36_Y21_N11; Fanout = 2; REG Node = 'REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:30:CASE1:CASUALS\|BUF\[30\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "8.039 ns" { WB_RD_LOAD[30] REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:30:CASE1:CASUALS|BUF[30] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 17.10 % ) " "Info: Total cell delay = 1.522 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.379 ns ( 82.90 % ) " "Info: Total interconnect delay = 7.379 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "8.901 ns" { WB_RD_LOAD[30] REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:30:CASE1:CASUALS|BUF[30] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "8.901 ns" { WB_RD_LOAD[30] {} WB_RD_LOAD[30]~combout {} REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:30:CASE1:CASUALS|BUF[30] {} } { 0.000ns 0.000ns 7.379ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.667 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:30:CASE1:CASUALS\|BUF\[30\] 3 REG LCFF_X36_Y21_N11 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X36_Y21_N11; Fanout = 2; REG Node = 'REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:30:CASE1:CASUALS\|BUF\[30\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLK~clkctrl REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:30:CASE1:CASUALS|BUF[30] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLK CLK~clkctrl REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:30:CASE1:CASUALS|BUF[30] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:30:CASE1:CASUALS|BUF[30] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "8.901 ns" { WB_RD_LOAD[30] REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:30:CASE1:CASUALS|BUF[30] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "8.901 ns" { WB_RD_LOAD[30] {} WB_RD_LOAD[30]~combout {} REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:30:CASE1:CASUALS|BUF[30] {} } { 0.000ns 0.000ns 7.379ns } { 0.000ns 0.862ns 0.660ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLK CLK~clkctrl REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:30:CASE1:CASUALS|BUF[30] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:30:CASE1:CASUALS|BUF[30] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK RS2_VALUE\[8\] REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[8\] 17.756 ns register " "Info: tco from clock \"CLK\" to destination pin \"RS2_VALUE\[8\]\" through register \"REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[8\]\" is 17.756 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.689 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[8\] 3 REG LCFF_X28_Y22_N23 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X28_Y22_N23; Fanout = 2; REG Node = 'REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[8\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLK~clkctrl REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLK CLK~clkctrl REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.817 ns + Longest register pin " "Info: + Longest register to pin delay is 14.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[8\] 1 REG LCFF_X28_Y22_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y22_N23; Fanout = 2; REG Node = 'REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[8\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.051 ns) + CELL(0.416 ns) 2.467 ns REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~12 2 COMB LCCOMB_X29_Y22_N28 1 " "Info: 2: + IC(2.051 ns) + CELL(0.416 ns) = 2.467 ns; Loc. = LCCOMB_X29_Y22_N28; Fanout = 1; COMB Node = 'REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~12'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~12 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.438 ns) 4.780 ns REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~13 3 COMB LCCOMB_X28_Y22_N4 1 " "Info: 3: + IC(1.875 ns) + CELL(0.438 ns) = 4.780 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 1; COMB Node = 'REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~13'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~12 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~13 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.150 ns) 5.599 ns REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~14 4 COMB LCCOMB_X31_Y22_N18 1 " "Info: 4: + IC(0.669 ns) + CELL(0.150 ns) = 5.599 ns; Loc. = LCCOMB_X31_Y22_N18; Fanout = 1; COMB Node = 'REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~14'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~13 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~14 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.150 ns) 7.068 ns REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~15 5 COMB LCCOMB_X30_Y22_N10 1 " "Info: 5: + IC(1.319 ns) + CELL(0.150 ns) = 7.068 ns; Loc. = LCCOMB_X30_Y22_N10; Fanout = 1; COMB Node = 'REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~15'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~14 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~15 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.150 ns) 8.501 ns REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~16 6 COMB LCCOMB_X28_Y25_N6 1 " "Info: 6: + IC(1.283 ns) + CELL(0.150 ns) = 8.501 ns; Loc. = LCCOMB_X28_Y25_N6; Fanout = 1; COMB Node = 'REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~16'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~15 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~16 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 9.208 ns REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~19 7 COMB LCCOMB_X28_Y25_N24 3 " "Info: 7: + IC(0.269 ns) + CELL(0.438 ns) = 9.208 ns; Loc. = LCCOMB_X28_Y25_N24; Fanout = 3; COMB Node = 'REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux23~19'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~16 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~19 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.420 ns) 10.375 ns MUX2X1:MXB\|O\[8\]~8 8 COMB LCCOMB_X29_Y26_N18 1 " "Info: 8: + IC(0.747 ns) + CELL(0.420 ns) = 10.375 ns; Loc. = LCCOMB_X29_Y26_N18; Fanout = 1; COMB Node = 'MUX2X1:MXB\|O\[8\]~8'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~19 MUX2X1:MXB|O[8]~8 } "NODE_NAME" } } { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.642 ns) 14.817 ns RS2_VALUE\[8\] 9 PIN PIN_J23 0 " "Info: 9: + IC(1.800 ns) + CELL(2.642 ns) = 14.817 ns; Loc. = PIN_J23; Fanout = 0; PIN Node = 'RS2_VALUE\[8\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { MUX2X1:MXB|O[8]~8 RS2_VALUE[8] } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.804 ns ( 32.42 % ) " "Info: Total cell delay = 4.804 ns ( 32.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.013 ns ( 67.58 % ) " "Info: Total interconnect delay = 10.013 ns ( 67.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "14.817 ns" { REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~12 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~13 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~14 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~15 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~16 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~19 MUX2X1:MXB|O[8]~8 RS2_VALUE[8] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "14.817 ns" { REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~12 {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~13 {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~14 {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~15 {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~16 {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~19 {} MUX2X1:MXB|O[8]~8 {} RS2_VALUE[8] {} } { 0.000ns 2.051ns 1.875ns 0.669ns 1.319ns 1.283ns 0.269ns 0.747ns 1.800ns } { 0.000ns 0.416ns 0.438ns 0.150ns 0.150ns 0.150ns 0.438ns 0.420ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLK CLK~clkctrl REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "14.817 ns" { REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~12 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~13 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~14 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~15 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~16 REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~19 MUX2X1:MXB|O[8]~8 RS2_VALUE[8] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "14.817 ns" { REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[8] {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~12 {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~13 {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~14 {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~15 {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~16 {} REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux23~19 {} MUX2X1:MXB|O[8]~8 {} RS2_VALUE[8] {} } { 0.000ns 2.051ns 1.875ns 0.669ns 1.319ns 1.283ns 0.269ns 0.747ns 1.800ns } { 0.000ns 0.416ns 0.438ns 0.150ns 0.150ns 0.150ns 0.438ns 0.420ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IF_WORD\[12\] TARGET_AD\[31\] 34.394 ns Longest " "Info: Longest tpd from source pin \"IF_WORD\[12\]\" to destination pin \"TARGET_AD\[31\]\" is 34.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns IF_WORD\[12\] 1 PIN PIN_T22 51 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T22; Fanout = 51; PIN Node = 'IF_WORD\[12\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_WORD[12] } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.078 ns) + CELL(0.438 ns) 7.348 ns ID_IMM_GENERATOR:IMG\|Mux0~1 2 COMB LCCOMB_X50_Y10_N24 6 " "Info: 2: + IC(6.078 ns) + CELL(0.438 ns) = 7.348 ns; Loc. = LCCOMB_X50_Y10_N24; Fanout = 6; COMB Node = 'ID_IMM_GENERATOR:IMG\|Mux0~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { IF_WORD[12] ID_IMM_GENERATOR:IMG|Mux0~1 } "NODE_NAME" } } { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.438 ns) 8.582 ns ID_IMM_GENERATOR:IMG\|IMMEDIATE\[1\]~44 3 COMB LCCOMB_X51_Y11_N24 2 " "Info: 3: + IC(0.796 ns) + CELL(0.438 ns) = 8.582 ns; Loc. = LCCOMB_X51_Y11_N24; Fanout = 2; COMB Node = 'ID_IMM_GENERATOR:IMG\|IMMEDIATE\[1\]~44'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ID_IMM_GENERATOR:IMG|Mux0~1 ID_IMM_GENERATOR:IMG|IMMEDIATE[1]~44 } "NODE_NAME" } } { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 9.111 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:1:OTHER:ADDERS\|CO~0 4 COMB LCCOMB_X51_Y11_N20 3 " "Info: 4: + IC(0.254 ns) + CELL(0.275 ns) = 9.111 ns; Loc. = LCCOMB_X51_Y11_N20; Fanout = 3; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:1:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ID_IMM_GENERATOR:IMG|IMMEDIATE[1]~44 ID_ADDER:ADD|ADDER_2B:\ADDERS:1:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.150 ns) 10.239 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:3:OTHER:ADDERS\|CO~2 5 COMB LCCOMB_X49_Y10_N26 1 " "Info: 5: + IC(0.978 ns) + CELL(0.150 ns) = 10.239 ns; Loc. = LCCOMB_X49_Y10_N26; Fanout = 1; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:3:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:1:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 10.911 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:3:OTHER:ADDERS\|CO~3 6 COMB LCCOMB_X49_Y10_N20 2 " "Info: 6: + IC(0.252 ns) + CELL(0.420 ns) = 10.911 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 2; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:3:OTHER:ADDERS\|CO~3'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~2 ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~3 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.271 ns) 11.449 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:4:OTHER:ADDERS\|CO~0 7 COMB LCCOMB_X49_Y10_N0 3 " "Info: 7: + IC(0.267 ns) + CELL(0.271 ns) = 11.449 ns; Loc. = LCCOMB_X49_Y10_N0; Fanout = 3; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:4:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~3 ID_ADDER:ADD|ADDER_2B:\ADDERS:4:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.150 ns) 12.286 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:7:OTHER:ADDERS\|CO~2 8 COMB LCCOMB_X50_Y10_N12 1 " "Info: 8: + IC(0.687 ns) + CELL(0.150 ns) = 12.286 ns; Loc. = LCCOMB_X50_Y10_N12; Fanout = 1; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:7:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:4:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 12.683 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:7:OTHER:ADDERS\|CO~3 9 COMB LCCOMB_X50_Y10_N30 2 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 12.683 ns; Loc. = LCCOMB_X50_Y10_N30; Fanout = 2; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:7:OTHER:ADDERS\|CO~3'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~2 ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~3 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.438 ns) 13.946 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:8:OTHER:ADDERS\|CO~0 10 COMB LCCOMB_X50_Y14_N26 4 " "Info: 10: + IC(0.825 ns) + CELL(0.438 ns) = 13.946 ns; Loc. = LCCOMB_X50_Y14_N26; Fanout = 4; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:8:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~3 ID_ADDER:ADD|ADDER_2B:\ADDERS:8:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.419 ns) 14.632 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:11:OTHER:ADDERS\|CO~0 11 COMB LCCOMB_X50_Y14_N18 1 " "Info: 11: + IC(0.267 ns) + CELL(0.419 ns) = 14.632 ns; Loc. = LCCOMB_X50_Y14_N18; Fanout = 1; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:11:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:8:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.420 ns) 15.501 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:11:OTHER:ADDERS\|CO~1 12 COMB LCCOMB_X51_Y14_N2 4 " "Info: 12: + IC(0.449 ns) + CELL(0.420 ns) = 15.501 ns; Loc. = LCCOMB_X51_Y14_N2; Fanout = 4; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:11:OTHER:ADDERS\|CO~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~1 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.419 ns) 16.187 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:15:OTHER:ADDERS\|CO~2 13 COMB LCCOMB_X51_Y14_N10 1 " "Info: 13: + IC(0.267 ns) + CELL(0.419 ns) = 16.187 ns; Loc. = LCCOMB_X51_Y14_N10; Fanout = 1; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:15:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~1 ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.437 ns) 17.635 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:15:OTHER:ADDERS\|CO~3 14 COMB LCCOMB_X49_Y10_N4 2 " "Info: 14: + IC(1.011 ns) + CELL(0.437 ns) = 17.635 ns; Loc. = LCCOMB_X49_Y10_N4; Fanout = 2; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:15:OTHER:ADDERS\|CO~3'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~2 ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~3 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.438 ns) 18.839 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:16:OTHER:ADDERS\|CO~0 15 COMB LCCOMB_X49_Y12_N30 3 " "Info: 15: + IC(0.766 ns) + CELL(0.438 ns) = 18.839 ns; Loc. = LCCOMB_X49_Y12_N30; Fanout = 3; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:16:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~3 ID_ADDER:ADD|ADDER_2B:\ADDERS:16:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.393 ns) 19.499 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:18:OTHER:ADDERS\|CO~2 16 COMB LCCOMB_X49_Y12_N20 2 " "Info: 16: + IC(0.267 ns) + CELL(0.393 ns) = 19.499 ns; Loc. = LCCOMB_X49_Y12_N20; Fanout = 2; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:18:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:16:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:18:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.419 ns) 20.947 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:19:OTHER:ADDERS\|CO~0 17 COMB LCCOMB_X53_Y10_N26 3 " "Info: 17: + IC(1.029 ns) + CELL(0.419 ns) = 20.947 ns; Loc. = LCCOMB_X53_Y10_N26; Fanout = 3; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:19:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:18:OTHER:ADDERS|CO~2 ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 21.356 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:21:OTHER:ADDERS\|CO~0 18 COMB LCCOMB_X53_Y10_N10 1 " "Info: 18: + IC(0.259 ns) + CELL(0.150 ns) = 21.356 ns; Loc. = LCCOMB_X53_Y10_N10; Fanout = 1; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:21:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.438 ns) 22.800 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:21:OTHER:ADDERS\|CO~1 19 COMB LCCOMB_X50_Y11_N30 4 " "Info: 19: + IC(1.006 ns) + CELL(0.438 ns) = 22.800 ns; Loc. = LCCOMB_X50_Y11_N30; Fanout = 4; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:21:OTHER:ADDERS\|CO~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~1 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.413 ns) 24.030 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:24:OTHER:ADDERS\|CO~0 20 COMB LCCOMB_X50_Y8_N30 1 " "Info: 20: + IC(0.817 ns) + CELL(0.413 ns) = 24.030 ns; Loc. = LCCOMB_X50_Y8_N30; Fanout = 1; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:24:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~1 ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.419 ns) 24.693 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:24:OTHER:ADDERS\|CO~1 21 COMB LCCOMB_X50_Y8_N24 2 " "Info: 21: + IC(0.244 ns) + CELL(0.419 ns) = 24.693 ns; Loc. = LCCOMB_X50_Y8_N24; Fanout = 2; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:24:OTHER:ADDERS\|CO~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~1 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.438 ns) 26.213 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:25:OTHER:ADDERS\|CO~0 22 COMB LCCOMB_X53_Y10_N14 4 " "Info: 22: + IC(1.082 ns) + CELL(0.438 ns) = 26.213 ns; Loc. = LCCOMB_X53_Y10_N14; Fanout = 4; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:25:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~1 ID_ADDER:ADD|ADDER_2B:\ADDERS:25:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.437 ns) 27.085 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:28:OTHER:ADDERS\|CO~0 23 COMB LCCOMB_X54_Y10_N6 1 " "Info: 23: + IC(0.435 ns) + CELL(0.437 ns) = 27.085 ns; Loc. = LCCOMB_X54_Y10_N6; Fanout = 1; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:28:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:25:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.420 ns) 28.245 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:28:OTHER:ADDERS\|CO~1 24 COMB LCCOMB_X51_Y10_N16 3 " "Info: 24: + IC(0.740 ns) + CELL(0.420 ns) = 28.245 ns; Loc. = LCCOMB_X51_Y10_N16; Fanout = 3; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:28:OTHER:ADDERS\|CO~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~1 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.438 ns) 28.963 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~0 25 COMB LCCOMB_X51_Y10_N14 1 " "Info: 25: + IC(0.280 ns) + CELL(0.438 ns) = 28.963 ns; Loc. = LCCOMB_X51_Y10_N14; Fanout = 1; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~1 ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.271 ns) 29.481 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~1 26 COMB LCCOMB_X51_Y10_N8 1 " "Info: 26: + IC(0.247 ns) + CELL(0.271 ns) = 29.481 ns; Loc. = LCCOMB_X51_Y10_N8; Fanout = 1; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~1 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.275 ns) 30.468 ns ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~2 27 COMB LCCOMB_X53_Y10_N22 1 " "Info: 27: + IC(0.712 ns) + CELL(0.275 ns) = 30.468 ns; Loc. = LCCOMB_X53_Y10_N22; Fanout = 1; COMB Node = 'ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~1 ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(2.632 ns) 34.394 ns TARGET_AD\[31\] 28 PIN PIN_W23 0 " "Info: 28: + IC(1.294 ns) + CELL(2.632 ns) = 34.394 ns; Loc. = PIN_W23; Fanout = 0; PIN Node = 'TARGET_AD\[31\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "3.926 ns" { ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~2 TARGET_AD[31] } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.838 ns ( 37.33 % ) " "Info: Total cell delay = 12.838 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.556 ns ( 62.67 % ) " "Info: Total interconnect delay = 21.556 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "34.394 ns" { IF_WORD[12] ID_IMM_GENERATOR:IMG|Mux0~1 ID_IMM_GENERATOR:IMG|IMMEDIATE[1]~44 ID_ADDER:ADD|ADDER_2B:\ADDERS:1:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~2 ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~3 ID_ADDER:ADD|ADDER_2B:\ADDERS:4:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~2 ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~3 ID_ADDER:ADD|ADDER_2B:\ADDERS:8:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~1 ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~2 ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~3 ID_ADDER:ADD|ADDER_2B:\ADDERS:16:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:18:OTHER:ADDERS|CO~2 ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~1 ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~1 ID_ADDER:ADD|ADDER_2B:\ADDERS:25:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~1 ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~0 ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~1 ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~2 TARGET_AD[31] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "34.394 ns" { IF_WORD[12] {} IF_WORD[12]~combout {} ID_IMM_GENERATOR:IMG|Mux0~1 {} ID_IMM_GENERATOR:IMG|IMMEDIATE[1]~44 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:1:OTHER:ADDERS|CO~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~2 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~3 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:4:OTHER:ADDERS|CO~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~2 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~3 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:8:OTHER:ADDERS|CO~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~1 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~2 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~3 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:16:OTHER:ADDERS|CO~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:18:OTHER:ADDERS|CO~2 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~1 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~1 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:25:OTHER:ADDERS|CO~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~1 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~0 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~1 {} ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~2 {} TARGET_AD[31] {} } { 0.000ns 0.000ns 6.078ns 0.796ns 0.254ns 0.978ns 0.252ns 0.267ns 0.687ns 0.247ns 0.825ns 0.267ns 0.449ns 0.267ns 1.011ns 0.766ns 0.267ns 1.029ns 0.259ns 1.006ns 0.817ns 0.244ns 1.082ns 0.435ns 0.740ns 0.280ns 0.247ns 0.712ns 1.294ns } { 0.000ns 0.832ns 0.438ns 0.438ns 0.275ns 0.150ns 0.420ns 0.271ns 0.150ns 0.150ns 0.438ns 0.419ns 0.420ns 0.419ns 0.437ns 0.438ns 0.393ns 0.419ns 0.150ns 0.438ns 0.413ns 0.419ns 0.438ns 0.437ns 0.420ns 0.438ns 0.271ns 0.275ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:18:CASE1:CASUALS\|BUF\[2\] WB_RD_DATA\[2\] CLK -3.496 ns register " "Info: th for register \"REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:18:CASE1:CASUALS\|BUF\[2\]\" (data pin = \"WB_RD_DATA\[2\]\", clock pin = \"CLK\") is -3.496 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.673 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:18:CASE1:CASUALS\|BUF\[2\] 3 REG LCFF_X19_Y23_N7 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X19_Y23_N7; Fanout = 2; REG Node = 'REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:18:CASE1:CASUALS\|BUF\[2\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CLK~clkctrl REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:18:CASE1:CASUALS|BUF[2] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { CLK CLK~clkctrl REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:18:CASE1:CASUALS|BUF[2] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:18:CASE1:CASUALS|BUF[2] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.435 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns WB_RD_DATA\[2\] 1 PIN PIN_E10 31 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_E10; Fanout = 31; PIN Node = 'WB_RD_DATA\[2\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { WB_RD_DATA[2] } "NODE_NAME" } } { "I_D.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_D.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.249 ns) + CELL(0.366 ns) 6.435 ns REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:18:CASE1:CASUALS\|BUF\[2\] 2 REG LCFF_X19_Y23_N7 2 " "Info: 2: + IC(5.249 ns) + CELL(0.366 ns) = 6.435 ns; Loc. = LCFF_X19_Y23_N7; Fanout = 2; REG Node = 'REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:18:CASE1:CASUALS\|BUF\[2\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { WB_RD_DATA[2] REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:18:CASE1:CASUALS|BUF[2] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.186 ns ( 18.43 % ) " "Info: Total cell delay = 1.186 ns ( 18.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.249 ns ( 81.57 % ) " "Info: Total interconnect delay = 5.249 ns ( 81.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { WB_RD_DATA[2] REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:18:CASE1:CASUALS|BUF[2] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { WB_RD_DATA[2] {} WB_RD_DATA[2]~combout {} REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:18:CASE1:CASUALS|BUF[2] {} } { 0.000ns 0.000ns 5.249ns } { 0.000ns 0.820ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { CLK CLK~clkctrl REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:18:CASE1:CASUALS|BUF[2] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:18:CASE1:CASUALS|BUF[2] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { WB_RD_DATA[2] REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:18:CASE1:CASUALS|BUF[2] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { WB_RD_DATA[2] {} WB_RD_DATA[2]~combout {} REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:18:CASE1:CASUALS|BUF[2] {} } { 0.000ns 0.000ns 5.249ns } { 0.000ns 0.820ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 18:30:49 2019 " "Info: Processing ended: Thu Mar 07 18:30:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
