module memory(
        input clk,
            input we,
                input [2:0] addr,
                    input [7:0] data_in,
                        output reg [7:0] data_out
                        );
                        reg [7:0] mem[0:7];

                        always @(posedge clk) begin
                            if(we)
                                    mem[addr]<=data_in;
                                        else
                                                data_out<=mem[addr];
                                                end
                                                endmodule
