// Seed: 3364729427
module module_0 ();
  wand id_2;
  assign module_1.type_17 = 0;
  wire id_3;
  always if (id_2) id_2 = 1;
  assign id_2 = id_1;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    input wor id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6,
    output supply0 id_7
);
  assign id_3 = id_6;
  module_0 modCall_1 ();
  wire id_9;
  assign id_7 = id_2;
  always id_0 <= 1;
  wire id_10;
endmodule
