static void T_1 F_1 ( void )\r\n{\r\nif ( F_2 ( & V_1 -> V_2 ) & V_3 )\r\nF_3 ( L_1 ,\r\nF_4 () ) ;\r\nF_5 ( V_3 ) ;\r\nF_5 ( V_4 ) ;\r\n}\r\nvoid T_1 F_6 ( void )\r\n{\r\nF_7 ( F_8 ( 2 ) & 0xfffffffffULL ) ;\r\n}\r\nstatic void F_9 ( char * V_5 )\r\n{\r\nF_10 () ;\r\nF_11 ( L_2 ,\r\n( F_2 ( & V_1 -> V_2 ) & V_6 ) ?\r\nL_3 : L_4 ) ;\r\nF_5 ( V_3 ) ;\r\nF_12 ( F_8 ( 2 ) & 0xfffffffffULL ) ;\r\nwhile ( ! ( F_2 ( & V_1 -> V_2 ) & V_3 ) )\r\n;\r\nF_13 ( 10 ) ;\r\nif ( F_2 ( & V_1 -> V_2 ) & V_6 ) {\r\nF_11 ( L_5 ) ;\r\nF_14 ( V_6 ) ;\r\n}\r\n(* F_15)() ;\r\n}\r\nstatic int F_16 ( struct V_7 * V_8 , int V_9 )\r\n{\r\nint V_10 = V_8 -> V_11 & 4 ;\r\nF_17 () ;\r\nF_18 ( L_6 , V_10 ? 'D' : 'I' , V_8 -> V_12 ) ;\r\nF_18 ( L_7 ,\r\n( unsigned long long ) F_2 ( & V_1 -> V_2 ) ,\r\n( unsigned long long ) F_2 ( & V_1 -> V_13 ) ) ;\r\n#ifdef F_19\r\nF_20 () ;\r\n#endif\r\nF_21 ( V_8 ) ;\r\nF_22 ( L_8 ) ;\r\n}\r\nstatic void T_1 F_23 ( void )\r\n{\r\nV_14 = F_16 ;\r\n}\r\nvoid T_1 F_24 ( void )\r\n{\r\nint V_15 ;\r\nT_2 V_16 ;\r\nunsigned int V_17 = 0 ;\r\nT_3 V_2 ;\r\nF_25 ( F_26 () , V_18 ,\r\nV_19 ) ;\r\nF_27 ( V_20 ) ;\r\nfor ( V_15 = 0 ; V_15 < 8 ; V_15 ++ ) {\r\nif ( ! ( F_28 ( V_15 ) & 0x8 ) )\r\ncontinue;\r\nV_21 [ V_15 ] . V_22 = ( unsigned long ) F_29 ( V_15 ) ;\r\nV_21 [ V_15 ] . V_23 =\r\nV_21 [ V_15 ] . V_22 + F_30 ( V_15 ) - 1 ;\r\nF_31 ( & V_24 , & V_21 [ V_15 ] ) ;\r\n}\r\nV_2 = F_2 ( & V_1 -> V_2 ) ;\r\nif ( V_25 ) {\r\nV_16 = ( T_2 ) V_2 & V_26 ;\r\nswitch ( V_16 ) {\r\ncase V_27 :\r\ncase V_28 :\r\ncase V_29 :\r\ncase V_30 :\r\nV_31 = V_25 * 4 ; break;\r\ndefault:\r\nV_31 = V_25 ;\r\n}\r\nswitch ( V_16 ) {\r\ncase V_32 :\r\ncase V_27 :\r\nV_17 = V_31 * 2 ; break;\r\ncase V_33 :\r\ncase V_28 :\r\nV_17 = V_31 * 5 / 2 ; break;\r\ncase V_34 :\r\ncase V_29 :\r\nV_17 = V_31 * 3 ; break;\r\ncase V_35 :\r\ncase V_30 :\r\nV_17 = V_31 * 4 ; break;\r\n}\r\nV_36 = V_17 ;\r\n} else {\r\nif ( V_36 == 0 )\r\nV_36 = 200000000 ;\r\nV_17 = V_36 ;\r\nV_16 = ( T_2 ) V_2 & V_26 ;\r\nswitch ( V_16 ) {\r\ncase V_32 :\r\ncase V_27 :\r\nV_31 = V_17 / 2 ; break;\r\ncase V_33 :\r\ncase V_28 :\r\nV_31 = V_17 * 2 / 5 ; break;\r\ncase V_34 :\r\ncase V_29 :\r\nV_31 = V_17 / 3 ; break;\r\ncase V_35 :\r\ncase V_30 :\r\nV_31 = V_17 / 4 ; break;\r\n}\r\nswitch ( V_16 ) {\r\ncase V_27 :\r\ncase V_28 :\r\ncase V_29 :\r\ncase V_30 :\r\nV_25 = V_31 / 4 ; break;\r\ndefault:\r\nV_25 = V_31 ;\r\n}\r\n}\r\nV_37 = V_36 / V_38 / 2 ;\r\nF_1 () ;\r\nF_5 ( V_39 ) ;\r\nif ( V_40 )\r\nF_5 ( V_41 ) ;\r\nF_32 ( & V_1 -> V_42 , V_43 ) ;\r\nif ( ! ( F_2 ( & V_1 -> V_2 ) & V_44 ) )\r\nF_32 ( & V_1 -> V_42 , V_45 ) ;\r\nF_33 ( L_9 ,\r\nV_46 , ( V_17 + 500000 ) / 1000000 ,\r\n( V_25 + 500000 ) / 1000000 ,\r\n( T_2 ) F_2 ( & V_1 -> V_47 ) ,\r\nF_2 ( & V_1 -> V_2 ) ,\r\nF_2 ( & V_1 -> V_42 ) ) ;\r\nF_33 ( L_10 , V_46 ) ;\r\nfor ( V_15 = 0 ; V_15 < 4 ; V_15 ++ ) {\r\nT_4 V_48 = F_34 ( V_15 ) ;\r\nunsigned long V_49 , V_50 ;\r\nif ( ! ( ( T_2 ) V_48 & 0x00000400 ) )\r\ncontinue;\r\nV_49 = ( unsigned long ) ( V_48 >> 49 ) << 21 ;\r\nV_50 = ( ( ( unsigned long ) ( V_48 >> 33 ) & 0x7fff ) + 1 ) << 21 ;\r\nF_35 ( L_11 , V_15 , V_48 ) ;\r\nV_51 [ V_15 ] . V_52 = L_12 ;\r\nV_51 [ V_15 ] . V_22 = V_49 ;\r\nV_51 [ V_15 ] . V_23 = V_49 + V_50 - 1 ;\r\nV_51 [ V_15 ] . V_53 = V_54 ;\r\nF_31 ( & V_24 , & V_51 [ V_15 ] ) ;\r\n}\r\nF_35 ( L_13 , F_2 ( & V_55 -> V_56 ) ) ;\r\nfor ( V_15 = 0 ; V_15 < V_57 ; V_15 ++ )\r\nF_36 ( F_8 ( V_15 ) & 0xfffffffffULL ) ;\r\nF_37 ( 0 , & V_58 -> V_59 ) ;\r\nF_37 ( 0 , & V_58 -> V_60 ) ;\r\nV_61 = F_9 ;\r\nV_62 = F_23 ;\r\n}\r\nvoid T_1 F_38 ( unsigned int V_63 )\r\n{\r\nif ( F_2 ( & V_1 -> V_2 ) & V_64 )\r\nF_39 ( F_8 ( V_63 ) & 0xfffffffffULL ,\r\nV_65 + F_40 ( V_63 ) ,\r\nV_66 ) ;\r\n}\r\nvoid T_1 F_41 ( unsigned int V_67 , unsigned int V_68 )\r\n{\r\nint V_15 ;\r\nfor ( V_15 = 0 ; V_15 < 2 ; V_15 ++ )\r\nF_42 ( F_43 ( V_15 ) & 0xfffffffffULL ,\r\nV_65 + F_44 ( V_15 ) ,\r\nV_15 , V_67 , ( 1 << V_15 ) & V_68 ) ;\r\n}\r\nvoid T_1 F_45 ( int V_69 )\r\n{\r\nstruct V_70 V_71 = {\r\n. V_72 = F_46 ( V_69 ) / 8 ,\r\n} ;\r\nunsigned long V_22 = V_21 [ V_69 ] . V_22 ;\r\nunsigned long V_50 = V_21 [ V_69 ] . V_23 - V_22 + 1 ;\r\nif ( ! ( F_28 ( V_69 ) & 0x8 ) )\r\nreturn;\r\nF_47 ( V_69 , V_22 , V_50 , & V_71 ) ;\r\n}\r\nvoid T_1 F_48 ( int V_73 )\r\n{\r\nstruct V_74 V_75 = {\r\n. V_73 = V_73 ,\r\n. V_76 = true ,\r\n} ;\r\nF_49 ( 0 , V_77 & 0xfffffffffULL ,\r\nV_65 + F_50 ( 0 ) , & V_75 ) ;\r\n}\r\nvoid T_1 F_51 ( unsigned int V_78 ,\r\nunsigned int V_79 )\r\n{\r\nT_3 V_42 = F_52 ( & V_1 -> V_42 ) ;\r\nT_4 V_80 = 0 , V_81 = 0 ;\r\nunsigned long V_53 ;\r\nif ( ! ( V_42 & V_82 ) )\r\nreturn;\r\nswitch ( V_78 ) {\r\ncase 0 :\r\nV_80 |= V_83 ;\r\nV_81 |= V_84 ;\r\nbreak;\r\ncase 2 :\r\nV_80 |= V_85 ;\r\nV_81 |= V_86 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nswitch ( V_79 ) {\r\ncase 1 :\r\nV_80 |= V_87 ;\r\nV_81 |= V_88 ;\r\nbreak;\r\ncase 3 :\r\nV_80 |= V_89 ;\r\nV_81 |= V_90 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_53 ( V_53 ) ;\r\nF_32 ( & V_1 -> V_42 , V_80 ) ;\r\nF_54 ( & V_1 -> V_42 , V_81 ) ;\r\nF_55 ( V_53 ) ;\r\nF_56 ( V_91 & 0xfffffffffULL ,\r\nV_65 + V_92 ,\r\n0 , V_78 , V_79 ) ;\r\n}\r\nstatic void T_1 F_57 ( void )\r\n{\r\nT_4 V_42 , V_93 = 0 , V_94 = 0 ;\r\nchar V_95 [ 128 ] ;\r\nV_95 [ 0 ] = '\0' ;\r\nF_10 () ;\r\nV_42 = F_2 ( & V_1 -> V_42 ) ;\r\nif ( ! ( V_42 & V_82 ) ) {\r\nV_93 |= V_96 ;\r\nV_94 |= V_97 ;\r\nstrcat ( V_95 , L_14 ) ;\r\n}\r\nif ( V_93 | V_94 ) {\r\nF_54 ( & V_1 -> V_98 , V_93 ) ;\r\nF_54 ( & V_1 -> V_98 , V_94 ) ;\r\n}\r\nF_58 () ;\r\nif ( V_95 [ 0 ] )\r\nF_33 ( L_15 , V_46 , V_95 ) ;\r\n}\r\nstatic int T_1 F_59 ( void )\r\n{\r\nif ( V_99 != 0x4927 )\r\nreturn - V_100 ;\r\nF_57 () ;\r\nreturn 0 ;\r\n}
