{
  "module_name": "vc4_hdmi_regs.h",
  "hash_id": "dfec2b138e9d79fe9ee23525251e613eb158e05d9d58797aef9c8cff6f81a04d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/vc4/vc4_hdmi_regs.h",
  "human_readable_source": "#ifndef _VC4_HDMI_REGS_H_\n#define _VC4_HDMI_REGS_H_\n\n#include <linux/pm_runtime.h>\n\n#include \"vc4_hdmi.h\"\n\n#define VC4_HDMI_PACKET_STRIDE\t\t\t0x24\n\nenum vc4_hdmi_regs {\n\tVC4_INVALID = 0,\n\tVC4_HDMI,\n\tVC4_HD,\n\tVC5_CEC,\n\tVC5_CSC,\n\tVC5_DVP,\n\tVC5_PHY,\n\tVC5_RAM,\n\tVC5_RM,\n};\n\nenum vc4_hdmi_field {\n\tHDMI_AUDIO_PACKET_CONFIG,\n\tHDMI_CEC_CNTRL_1,\n\tHDMI_CEC_CNTRL_2,\n\tHDMI_CEC_CNTRL_3,\n\tHDMI_CEC_CNTRL_4,\n\tHDMI_CEC_CNTRL_5,\n\tHDMI_CEC_CPU_CLEAR,\n\tHDMI_CEC_CPU_MASK_CLEAR,\n\tHDMI_CEC_CPU_MASK_SET,\n\tHDMI_CEC_CPU_MASK_STATUS,\n\tHDMI_CEC_CPU_STATUS,\n\tHDMI_CEC_CPU_SET,\n\n\t \n\tHDMI_CEC_RX_DATA_1,\n\tHDMI_CEC_RX_DATA_2,\n\tHDMI_CEC_RX_DATA_3,\n\tHDMI_CEC_RX_DATA_4,\n\tHDMI_CEC_TX_DATA_1,\n\tHDMI_CEC_TX_DATA_2,\n\tHDMI_CEC_TX_DATA_3,\n\tHDMI_CEC_TX_DATA_4,\n\tHDMI_CLOCK_STOP,\n\tHDMI_CORE_REV,\n\tHDMI_CRP_CFG,\n\tHDMI_CSC_12_11,\n\tHDMI_CSC_14_13,\n\tHDMI_CSC_22_21,\n\tHDMI_CSC_24_23,\n\tHDMI_CSC_32_31,\n\tHDMI_CSC_34_33,\n\tHDMI_CSC_CHANNEL_CTL,\n\tHDMI_CSC_CTL,\n\n\t \n\tHDMI_CTS_0,\n\tHDMI_CTS_1,\n\tHDMI_DEEP_COLOR_CONFIG_1,\n\tHDMI_DVP_CTL,\n\tHDMI_FIFO_CTL,\n\tHDMI_FRAME_COUNT,\n\tHDMI_GCP_CONFIG,\n\tHDMI_GCP_WORD_1,\n\tHDMI_HORZA,\n\tHDMI_HORZB,\n\tHDMI_HOTPLUG,\n\tHDMI_HOTPLUG_INT,\n\n\t \n\tHDMI_MAI_CHANNEL_MAP,\n\tHDMI_MAI_CONFIG,\n\tHDMI_MAI_CTL,\n\n\t \n\tHDMI_MAI_DATA,\n\n\t \n\tHDMI_MAI_FMT,\n\n\t \n\tHDMI_MAI_FORMAT,\n\tHDMI_MAI_SMP,\n\tHDMI_MAI_THR,\n\tHDMI_M_CTL,\n\tHDMI_RAM_PACKET_CONFIG,\n\tHDMI_RAM_PACKET_START,\n\tHDMI_RAM_PACKET_STATUS,\n\tHDMI_RM_CONTROL,\n\tHDMI_RM_FORMAT,\n\tHDMI_RM_OFFSET,\n\tHDMI_SCHEDULER_CONTROL,\n\tHDMI_SCRAMBLER_CTL,\n\tHDMI_SW_RESET_CONTROL,\n\tHDMI_TX_PHY_CHANNEL_SWAP,\n\tHDMI_TX_PHY_CLK_DIV,\n\tHDMI_TX_PHY_CTL_0,\n\tHDMI_TX_PHY_CTL_1,\n\tHDMI_TX_PHY_CTL_2,\n\tHDMI_TX_PHY_CTL_3,\n\tHDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1,\n\tHDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2,\n\tHDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4,\n\tHDMI_TX_PHY_PLL_CFG,\n\tHDMI_TX_PHY_PLL_CTL_0,\n\tHDMI_TX_PHY_PLL_CTL_1,\n\tHDMI_TX_PHY_POWERDOWN_CTL,\n\tHDMI_TX_PHY_RESET_CTL,\n\tHDMI_TX_PHY_TMDS_CLK_WORD_SEL,\n\tHDMI_VEC_INTERFACE_CFG,\n\tHDMI_VEC_INTERFACE_XBAR,\n\tHDMI_VERTA0,\n\tHDMI_VERTA1,\n\tHDMI_VERTB0,\n\tHDMI_VERTB1,\n\tHDMI_VID_CTL,\n\tHDMI_MISC_CONTROL,\n\tHDMI_FORMAT_DET_1,\n\tHDMI_FORMAT_DET_2,\n\tHDMI_FORMAT_DET_3,\n\tHDMI_FORMAT_DET_4,\n\tHDMI_FORMAT_DET_5,\n\tHDMI_FORMAT_DET_6,\n\tHDMI_FORMAT_DET_7,\n\tHDMI_FORMAT_DET_8,\n\tHDMI_FORMAT_DET_9,\n\tHDMI_FORMAT_DET_10,\n};\n\nstruct vc4_hdmi_register {\n\tchar *name;\n\tenum vc4_hdmi_regs reg;\n\tunsigned int offset;\n};\n\n#define _VC4_REG(_base, _reg, _offset)\t\\\n\t[_reg] = {\t\t\t\t\\\n\t\t.name = #_reg,\t\t\t\\\n\t\t.reg = _base,\t\t\t\\\n\t\t.offset = _offset,\t\t\\\n\t}\n\n#define VC4_HD_REG(reg, offset)\t\t_VC4_REG(VC4_HD, reg, offset)\n#define VC4_HDMI_REG(reg, offset)\t_VC4_REG(VC4_HDMI, reg, offset)\n#define VC5_CEC_REG(reg, offset)\t_VC4_REG(VC5_CEC, reg, offset)\n#define VC5_CSC_REG(reg, offset)\t_VC4_REG(VC5_CSC, reg, offset)\n#define VC5_DVP_REG(reg, offset)\t_VC4_REG(VC5_DVP, reg, offset)\n#define VC5_PHY_REG(reg, offset)\t_VC4_REG(VC5_PHY, reg, offset)\n#define VC5_RAM_REG(reg, offset)\t_VC4_REG(VC5_RAM, reg, offset)\n#define VC5_RM_REG(reg, offset)\t\t_VC4_REG(VC5_RM, reg, offset)\n\nstatic const struct vc4_hdmi_register __maybe_unused vc4_hdmi_fields[] = {\n\tVC4_HD_REG(HDMI_M_CTL, 0x000c),\n\tVC4_HD_REG(HDMI_MAI_CTL, 0x0014),\n\tVC4_HD_REG(HDMI_MAI_THR, 0x0018),\n\tVC4_HD_REG(HDMI_MAI_FMT, 0x001c),\n\tVC4_HD_REG(HDMI_MAI_DATA, 0x0020),\n\tVC4_HD_REG(HDMI_MAI_SMP, 0x002c),\n\tVC4_HD_REG(HDMI_VID_CTL, 0x0038),\n\tVC4_HD_REG(HDMI_CSC_CTL, 0x0040),\n\tVC4_HD_REG(HDMI_CSC_12_11, 0x0044),\n\tVC4_HD_REG(HDMI_CSC_14_13, 0x0048),\n\tVC4_HD_REG(HDMI_CSC_22_21, 0x004c),\n\tVC4_HD_REG(HDMI_CSC_24_23, 0x0050),\n\tVC4_HD_REG(HDMI_CSC_32_31, 0x0054),\n\tVC4_HD_REG(HDMI_CSC_34_33, 0x0058),\n\tVC4_HD_REG(HDMI_FRAME_COUNT, 0x0068),\n\n\tVC4_HDMI_REG(HDMI_CORE_REV, 0x0000),\n\tVC4_HDMI_REG(HDMI_SW_RESET_CONTROL, 0x0004),\n\tVC4_HDMI_REG(HDMI_HOTPLUG_INT, 0x0008),\n\tVC4_HDMI_REG(HDMI_HOTPLUG, 0x000c),\n\tVC4_HDMI_REG(HDMI_FIFO_CTL, 0x005c),\n\tVC4_HDMI_REG(HDMI_MAI_CHANNEL_MAP, 0x0090),\n\tVC4_HDMI_REG(HDMI_MAI_CONFIG, 0x0094),\n\tVC4_HDMI_REG(HDMI_MAI_FORMAT, 0x0098),\n\tVC4_HDMI_REG(HDMI_AUDIO_PACKET_CONFIG, 0x009c),\n\tVC4_HDMI_REG(HDMI_RAM_PACKET_CONFIG, 0x00a0),\n\tVC4_HDMI_REG(HDMI_RAM_PACKET_STATUS, 0x00a4),\n\tVC4_HDMI_REG(HDMI_CRP_CFG, 0x00a8),\n\tVC4_HDMI_REG(HDMI_CTS_0, 0x00ac),\n\tVC4_HDMI_REG(HDMI_CTS_1, 0x00b0),\n\tVC4_HDMI_REG(HDMI_SCHEDULER_CONTROL, 0x00c0),\n\tVC4_HDMI_REG(HDMI_HORZA, 0x00c4),\n\tVC4_HDMI_REG(HDMI_HORZB, 0x00c8),\n\tVC4_HDMI_REG(HDMI_VERTA0, 0x00cc),\n\tVC4_HDMI_REG(HDMI_VERTB0, 0x00d0),\n\tVC4_HDMI_REG(HDMI_VERTA1, 0x00d4),\n\tVC4_HDMI_REG(HDMI_VERTB1, 0x00d8),\n\tVC4_HDMI_REG(HDMI_MISC_CONTROL, 0x00e4),\n\tVC4_HDMI_REG(HDMI_CEC_CNTRL_1, 0x00e8),\n\tVC4_HDMI_REG(HDMI_CEC_CNTRL_2, 0x00ec),\n\tVC4_HDMI_REG(HDMI_CEC_CNTRL_3, 0x00f0),\n\tVC4_HDMI_REG(HDMI_CEC_CNTRL_4, 0x00f4),\n\tVC4_HDMI_REG(HDMI_CEC_CNTRL_5, 0x00f8),\n\tVC4_HDMI_REG(HDMI_CEC_TX_DATA_1, 0x00fc),\n\tVC4_HDMI_REG(HDMI_CEC_TX_DATA_2, 0x0100),\n\tVC4_HDMI_REG(HDMI_CEC_TX_DATA_3, 0x0104),\n\tVC4_HDMI_REG(HDMI_CEC_TX_DATA_4, 0x0108),\n\tVC4_HDMI_REG(HDMI_CEC_RX_DATA_1, 0x010c),\n\tVC4_HDMI_REG(HDMI_CEC_RX_DATA_2, 0x0110),\n\tVC4_HDMI_REG(HDMI_CEC_RX_DATA_3, 0x0114),\n\tVC4_HDMI_REG(HDMI_CEC_RX_DATA_4, 0x0118),\n\tVC4_HDMI_REG(HDMI_TX_PHY_RESET_CTL, 0x02c0),\n\tVC4_HDMI_REG(HDMI_TX_PHY_CTL_0, 0x02c4),\n\tVC4_HDMI_REG(HDMI_CEC_CPU_STATUS, 0x0340),\n\tVC4_HDMI_REG(HDMI_CEC_CPU_SET, 0x0344),\n\tVC4_HDMI_REG(HDMI_CEC_CPU_CLEAR, 0x0348),\n\tVC4_HDMI_REG(HDMI_CEC_CPU_MASK_STATUS, 0x034c),\n\tVC4_HDMI_REG(HDMI_CEC_CPU_MASK_SET, 0x0350),\n\tVC4_HDMI_REG(HDMI_CEC_CPU_MASK_CLEAR, 0x0354),\n\tVC4_HDMI_REG(HDMI_RAM_PACKET_START, 0x0400),\n};\n\nstatic const struct vc4_hdmi_register __maybe_unused vc5_hdmi_hdmi0_fields[] = {\n\tVC4_HD_REG(HDMI_DVP_CTL, 0x0000),\n\tVC4_HD_REG(HDMI_MAI_CTL, 0x0010),\n\tVC4_HD_REG(HDMI_MAI_THR, 0x0014),\n\tVC4_HD_REG(HDMI_MAI_FMT, 0x0018),\n\tVC4_HD_REG(HDMI_MAI_DATA, 0x001c),\n\tVC4_HD_REG(HDMI_MAI_SMP, 0x0020),\n\tVC4_HD_REG(HDMI_VID_CTL, 0x0044),\n\tVC4_HD_REG(HDMI_FRAME_COUNT, 0x0060),\n\n\tVC4_HDMI_REG(HDMI_FIFO_CTL, 0x074),\n\tVC4_HDMI_REG(HDMI_AUDIO_PACKET_CONFIG, 0x0b8),\n\tVC4_HDMI_REG(HDMI_RAM_PACKET_CONFIG, 0x0bc),\n\tVC4_HDMI_REG(HDMI_RAM_PACKET_STATUS, 0x0c4),\n\tVC4_HDMI_REG(HDMI_CRP_CFG, 0x0c8),\n\tVC4_HDMI_REG(HDMI_CTS_0, 0x0cc),\n\tVC4_HDMI_REG(HDMI_CTS_1, 0x0d0),\n\tVC4_HDMI_REG(HDMI_SCHEDULER_CONTROL, 0x0e0),\n\tVC4_HDMI_REG(HDMI_HORZA, 0x0e4),\n\tVC4_HDMI_REG(HDMI_HORZB, 0x0e8),\n\tVC4_HDMI_REG(HDMI_VERTA0, 0x0ec),\n\tVC4_HDMI_REG(HDMI_VERTB0, 0x0f0),\n\tVC4_HDMI_REG(HDMI_VERTA1, 0x0f4),\n\tVC4_HDMI_REG(HDMI_VERTB1, 0x0f8),\n\tVC4_HDMI_REG(HDMI_MISC_CONTROL, 0x100),\n\tVC4_HDMI_REG(HDMI_MAI_CHANNEL_MAP, 0x09c),\n\tVC4_HDMI_REG(HDMI_MAI_CONFIG, 0x0a0),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_1, 0x134),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_2, 0x138),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_3, 0x13c),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_4, 0x140),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_5, 0x144),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_6, 0x148),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_7, 0x14c),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_8, 0x150),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_9, 0x154),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_10, 0x158),\n\tVC4_HDMI_REG(HDMI_DEEP_COLOR_CONFIG_1, 0x170),\n\tVC4_HDMI_REG(HDMI_GCP_CONFIG, 0x178),\n\tVC4_HDMI_REG(HDMI_GCP_WORD_1, 0x17c),\n\tVC4_HDMI_REG(HDMI_HOTPLUG, 0x1a8),\n\tVC4_HDMI_REG(HDMI_SCRAMBLER_CTL, 0x1c4),\n\n\tVC5_DVP_REG(HDMI_CLOCK_STOP, 0x0bc),\n\tVC5_DVP_REG(HDMI_VEC_INTERFACE_CFG, 0x0ec),\n\tVC5_DVP_REG(HDMI_VEC_INTERFACE_XBAR, 0x0f0),\n\n\tVC5_PHY_REG(HDMI_TX_PHY_RESET_CTL, 0x000),\n\tVC5_PHY_REG(HDMI_TX_PHY_POWERDOWN_CTL, 0x004),\n\tVC5_PHY_REG(HDMI_TX_PHY_CTL_0, 0x008),\n\tVC5_PHY_REG(HDMI_TX_PHY_CTL_1, 0x00c),\n\tVC5_PHY_REG(HDMI_TX_PHY_CTL_2, 0x010),\n\tVC5_PHY_REG(HDMI_TX_PHY_CTL_3, 0x014),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CTL_0, 0x01c),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CTL_1, 0x020),\n\tVC5_PHY_REG(HDMI_TX_PHY_CLK_DIV, 0x028),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CFG, 0x034),\n\tVC5_PHY_REG(HDMI_TX_PHY_TMDS_CLK_WORD_SEL, 0x044),\n\tVC5_PHY_REG(HDMI_TX_PHY_CHANNEL_SWAP, 0x04c),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1, 0x050),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2, 0x054),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4, 0x05c),\n\n\tVC5_RM_REG(HDMI_RM_CONTROL, 0x000),\n\tVC5_RM_REG(HDMI_RM_OFFSET, 0x018),\n\tVC5_RM_REG(HDMI_RM_FORMAT, 0x01c),\n\n\tVC5_RAM_REG(HDMI_RAM_PACKET_START, 0x000),\n\n\tVC5_CEC_REG(HDMI_CEC_CNTRL_1, 0x010),\n\tVC5_CEC_REG(HDMI_CEC_CNTRL_2, 0x014),\n\tVC5_CEC_REG(HDMI_CEC_CNTRL_3, 0x018),\n\tVC5_CEC_REG(HDMI_CEC_CNTRL_4, 0x01c),\n\tVC5_CEC_REG(HDMI_CEC_CNTRL_5, 0x020),\n\tVC5_CEC_REG(HDMI_CEC_TX_DATA_1, 0x028),\n\tVC5_CEC_REG(HDMI_CEC_TX_DATA_2, 0x02c),\n\tVC5_CEC_REG(HDMI_CEC_TX_DATA_3, 0x030),\n\tVC5_CEC_REG(HDMI_CEC_TX_DATA_4, 0x034),\n\tVC5_CEC_REG(HDMI_CEC_RX_DATA_1, 0x038),\n\tVC5_CEC_REG(HDMI_CEC_RX_DATA_2, 0x03c),\n\tVC5_CEC_REG(HDMI_CEC_RX_DATA_3, 0x040),\n\tVC5_CEC_REG(HDMI_CEC_RX_DATA_4, 0x044),\n\n\tVC5_CSC_REG(HDMI_CSC_CTL, 0x000),\n\tVC5_CSC_REG(HDMI_CSC_12_11, 0x004),\n\tVC5_CSC_REG(HDMI_CSC_14_13, 0x008),\n\tVC5_CSC_REG(HDMI_CSC_22_21, 0x00c),\n\tVC5_CSC_REG(HDMI_CSC_24_23, 0x010),\n\tVC5_CSC_REG(HDMI_CSC_32_31, 0x014),\n\tVC5_CSC_REG(HDMI_CSC_34_33, 0x018),\n\tVC5_CSC_REG(HDMI_CSC_CHANNEL_CTL, 0x02c),\n};\n\nstatic const struct vc4_hdmi_register __maybe_unused vc5_hdmi_hdmi1_fields[] = {\n\tVC4_HD_REG(HDMI_DVP_CTL, 0x0000),\n\tVC4_HD_REG(HDMI_MAI_CTL, 0x0030),\n\tVC4_HD_REG(HDMI_MAI_THR, 0x0034),\n\tVC4_HD_REG(HDMI_MAI_FMT, 0x0038),\n\tVC4_HD_REG(HDMI_MAI_DATA, 0x003c),\n\tVC4_HD_REG(HDMI_MAI_SMP, 0x0040),\n\tVC4_HD_REG(HDMI_VID_CTL, 0x0048),\n\tVC4_HD_REG(HDMI_FRAME_COUNT, 0x0064),\n\n\tVC4_HDMI_REG(HDMI_FIFO_CTL, 0x074),\n\tVC4_HDMI_REG(HDMI_AUDIO_PACKET_CONFIG, 0x0b8),\n\tVC4_HDMI_REG(HDMI_RAM_PACKET_CONFIG, 0x0bc),\n\tVC4_HDMI_REG(HDMI_RAM_PACKET_STATUS, 0x0c4),\n\tVC4_HDMI_REG(HDMI_CRP_CFG, 0x0c8),\n\tVC4_HDMI_REG(HDMI_CTS_0, 0x0cc),\n\tVC4_HDMI_REG(HDMI_CTS_1, 0x0d0),\n\tVC4_HDMI_REG(HDMI_SCHEDULER_CONTROL, 0x0e0),\n\tVC4_HDMI_REG(HDMI_HORZA, 0x0e4),\n\tVC4_HDMI_REG(HDMI_HORZB, 0x0e8),\n\tVC4_HDMI_REG(HDMI_VERTA0, 0x0ec),\n\tVC4_HDMI_REG(HDMI_VERTB0, 0x0f0),\n\tVC4_HDMI_REG(HDMI_VERTA1, 0x0f4),\n\tVC4_HDMI_REG(HDMI_VERTB1, 0x0f8),\n\tVC4_HDMI_REG(HDMI_MISC_CONTROL, 0x100),\n\tVC4_HDMI_REG(HDMI_MAI_CHANNEL_MAP, 0x09c),\n\tVC4_HDMI_REG(HDMI_MAI_CONFIG, 0x0a0),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_1, 0x134),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_2, 0x138),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_3, 0x13c),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_4, 0x140),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_5, 0x144),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_6, 0x148),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_7, 0x14c),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_8, 0x150),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_9, 0x154),\n\tVC4_HDMI_REG(HDMI_FORMAT_DET_10, 0x158),\n\tVC4_HDMI_REG(HDMI_DEEP_COLOR_CONFIG_1, 0x170),\n\tVC4_HDMI_REG(HDMI_GCP_CONFIG, 0x178),\n\tVC4_HDMI_REG(HDMI_GCP_WORD_1, 0x17c),\n\tVC4_HDMI_REG(HDMI_HOTPLUG, 0x1a8),\n\tVC4_HDMI_REG(HDMI_SCRAMBLER_CTL, 0x1c4),\n\n\tVC5_DVP_REG(HDMI_CLOCK_STOP, 0x0bc),\n\tVC5_DVP_REG(HDMI_VEC_INTERFACE_CFG, 0x0ec),\n\tVC5_DVP_REG(HDMI_VEC_INTERFACE_XBAR, 0x0f0),\n\n\tVC5_PHY_REG(HDMI_TX_PHY_RESET_CTL, 0x000),\n\tVC5_PHY_REG(HDMI_TX_PHY_POWERDOWN_CTL, 0x004),\n\tVC5_PHY_REG(HDMI_TX_PHY_CTL_0, 0x008),\n\tVC5_PHY_REG(HDMI_TX_PHY_CTL_1, 0x00c),\n\tVC5_PHY_REG(HDMI_TX_PHY_CTL_2, 0x010),\n\tVC5_PHY_REG(HDMI_TX_PHY_CTL_3, 0x014),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CTL_0, 0x01c),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CTL_1, 0x020),\n\tVC5_PHY_REG(HDMI_TX_PHY_CLK_DIV, 0x028),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CFG, 0x034),\n\tVC5_PHY_REG(HDMI_TX_PHY_CHANNEL_SWAP, 0x04c),\n\tVC5_PHY_REG(HDMI_TX_PHY_TMDS_CLK_WORD_SEL, 0x044),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_1, 0x050),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_2, 0x054),\n\tVC5_PHY_REG(HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4, 0x05c),\n\n\tVC5_RM_REG(HDMI_RM_CONTROL, 0x000),\n\tVC5_RM_REG(HDMI_RM_OFFSET, 0x018),\n\tVC5_RM_REG(HDMI_RM_FORMAT, 0x01c),\n\n\tVC5_RAM_REG(HDMI_RAM_PACKET_START, 0x000),\n\n\tVC5_CEC_REG(HDMI_CEC_CNTRL_1, 0x010),\n\tVC5_CEC_REG(HDMI_CEC_CNTRL_2, 0x014),\n\tVC5_CEC_REG(HDMI_CEC_CNTRL_3, 0x018),\n\tVC5_CEC_REG(HDMI_CEC_CNTRL_4, 0x01c),\n\tVC5_CEC_REG(HDMI_CEC_CNTRL_5, 0x020),\n\tVC5_CEC_REG(HDMI_CEC_TX_DATA_1, 0x028),\n\tVC5_CEC_REG(HDMI_CEC_TX_DATA_2, 0x02c),\n\tVC5_CEC_REG(HDMI_CEC_TX_DATA_3, 0x030),\n\tVC5_CEC_REG(HDMI_CEC_TX_DATA_4, 0x034),\n\tVC5_CEC_REG(HDMI_CEC_RX_DATA_1, 0x038),\n\tVC5_CEC_REG(HDMI_CEC_RX_DATA_2, 0x03c),\n\tVC5_CEC_REG(HDMI_CEC_RX_DATA_3, 0x040),\n\tVC5_CEC_REG(HDMI_CEC_RX_DATA_4, 0x044),\n\n\tVC5_CSC_REG(HDMI_CSC_CTL, 0x000),\n\tVC5_CSC_REG(HDMI_CSC_12_11, 0x004),\n\tVC5_CSC_REG(HDMI_CSC_14_13, 0x008),\n\tVC5_CSC_REG(HDMI_CSC_22_21, 0x00c),\n\tVC5_CSC_REG(HDMI_CSC_24_23, 0x010),\n\tVC5_CSC_REG(HDMI_CSC_32_31, 0x014),\n\tVC5_CSC_REG(HDMI_CSC_34_33, 0x018),\n\tVC5_CSC_REG(HDMI_CSC_CHANNEL_CTL, 0x02c),\n};\n\nstatic inline\nvoid __iomem *__vc4_hdmi_get_field_base(struct vc4_hdmi *hdmi,\n\t\t\t\t\tenum vc4_hdmi_regs reg)\n{\n\tswitch (reg) {\n\tcase VC4_HD:\n\t\treturn hdmi->hd_regs;\n\n\tcase VC4_HDMI:\n\t\treturn hdmi->hdmicore_regs;\n\n\tcase VC5_CSC:\n\t\treturn hdmi->csc_regs;\n\n\tcase VC5_CEC:\n\t\treturn hdmi->cec_regs;\n\n\tcase VC5_DVP:\n\t\treturn hdmi->dvp_regs;\n\n\tcase VC5_PHY:\n\t\treturn hdmi->phy_regs;\n\n\tcase VC5_RAM:\n\t\treturn hdmi->ram_regs;\n\n\tcase VC5_RM:\n\t\treturn hdmi->rm_regs;\n\n\tdefault:\n\t\treturn NULL;\n\t}\n\n\treturn NULL;\n}\n\nstatic inline u32 vc4_hdmi_read(struct vc4_hdmi *hdmi,\n\t\t\t\tenum vc4_hdmi_field reg)\n{\n\tconst struct vc4_hdmi_register *field;\n\tconst struct vc4_hdmi_variant *variant = hdmi->variant;\n\tvoid __iomem *base;\n\n\tWARN_ON(pm_runtime_status_suspended(&hdmi->pdev->dev));\n\n\tkunit_fail_current_test(\"Accessing an HDMI register in a unit test!\\n\");\n\n\tif (reg >= variant->num_registers) {\n\t\tdev_warn(&hdmi->pdev->dev,\n\t\t\t \"Invalid register ID %u\\n\", reg);\n\t\treturn 0;\n\t}\n\n\tfield = &variant->registers[reg];\n\tbase = __vc4_hdmi_get_field_base(hdmi, field->reg);\n\tif (!base) {\n\t\tdev_warn(&hdmi->pdev->dev,\n\t\t\t \"Unknown register ID %u\\n\", reg);\n\t\treturn 0;\n\t}\n\n\treturn readl(base + field->offset);\n}\n#define HDMI_READ(reg)\t\tvc4_hdmi_read(vc4_hdmi, reg)\n\nstatic inline void vc4_hdmi_write(struct vc4_hdmi *hdmi,\n\t\t\t\t  enum vc4_hdmi_field reg,\n\t\t\t\t  u32 value)\n{\n\tconst struct vc4_hdmi_register *field;\n\tconst struct vc4_hdmi_variant *variant = hdmi->variant;\n\tvoid __iomem *base;\n\n\tlockdep_assert_held(&hdmi->hw_lock);\n\n\tWARN_ON(pm_runtime_status_suspended(&hdmi->pdev->dev));\n\n\tkunit_fail_current_test(\"Accessing an HDMI register in a unit test!\\n\");\n\n\tif (reg >= variant->num_registers) {\n\t\tdev_warn(&hdmi->pdev->dev,\n\t\t\t \"Invalid register ID %u\\n\", reg);\n\t\treturn;\n\t}\n\n\tfield = &variant->registers[reg];\n\tbase = __vc4_hdmi_get_field_base(hdmi, field->reg);\n\tif (!base)\n\t\treturn;\n\n\twritel(value, base + field->offset);\n}\n#define HDMI_WRITE(reg, val)\tvc4_hdmi_write(vc4_hdmi, reg, val)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}