[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/StandardNetVar/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 100
LIB: work
FILE: ${SURELOG_DIR}/tests/StandardNetVar/dut.sv
n<> u<99> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<99> s<98> l<1:1>
  n<> u<98> t<Source_text> p<99> c<97> l<1:1> el<8:10>
    n<> u<97> t<Description> p<98> c<96> l<1:1> el<8:10>
      n<> u<96> t<Module_declaration> p<97> c<46> l<1:1> el<8:10>
        n<> u<46> t<Module_ansi_header> p<96> c<2> s<57> l<1:1> el<1:147>
          n<module> u<2> t<Module_keyword> p<46> s<3> l<1:1> el<1:7>
          n<net_vars> u<3> t<STRING_CONST> p<46> s<4> l<1:8> el<1:16>
          n<> u<4> t<Package_import_declaration_list> p<46> s<45> l<1:17> el<1:17>
          n<> u<45> t<Port_declaration_list> p<46> c<14> l<1:17> el<1:146>
            n<> u<14> t<Ansi_port_declaration> p<45> c<12> s<20> l<1:18> el<1:36>
              n<> u<12> t<Variable_port_header> p<14> c<5> s<13> l<1:18> el<1:33>
                n<> u<5> t<PortDir_Inp> p<12> s<11> l<1:18> el<1:23>
                n<> u<11> t<Variable_port_type> p<12> c<10> l<1:24> el<1:33>
                  n<> u<10> t<Var_data_type> p<11> c<6> l<1:24> el<1:33>
                    n<> u<6> t<Var_type> p<10> s<9> l<1:24> el<1:27>
                    n<> u<9> t<Data_type_or_implicit> p<10> c<8> l<1:28> el<1:33>
                      n<> u<8> t<Data_type> p<9> c<7> l<1:28> el<1:33>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<1:28> el<1:33>
              n<i1> u<13> t<STRING_CONST> p<14> l<1:34> el<1:36>
            n<> u<20> t<Ansi_port_declaration> p<45> c<18> s<28> l<1:48> el<1:56>
              n<> u<18> t<Net_port_header> p<20> c<15> s<19> l<1:48> el<1:53>
                n<> u<15> t<PortDir_Inp> p<18> s<17> l<1:48> el<1:53>
                n<> u<17> t<Net_port_type> p<18> c<16> l<1:54> el<1:54>
                  n<> u<16> t<Data_type_or_implicit> p<17> l<1:54> el<1:54>
              n<i2> u<19> t<STRING_CONST> p<20> l<1:54> el<1:56>
            n<> u<28> t<Ansi_port_declaration> p<45> c<26> s<38> l<1:68> el<1:82>
              n<> u<26> t<Net_port_header> p<28> c<21> s<27> l<1:68> el<1:79>
                n<> u<21> t<PortDir_Inp> p<26> s<25> l<1:68> el<1:73>
                n<> u<25> t<Net_port_type> p<26> c<24> l<1:74> el<1:79>
                  n<> u<24> t<Data_type_or_implicit> p<25> c<23> l<1:74> el<1:79>
                    n<> u<23> t<Data_type> p<24> c<22> l<1:74> el<1:79>
                      n<> u<22> t<IntVec_TypeLogic> p<23> l<1:74> el<1:79>
              n<i3> u<27> t<STRING_CONST> p<28> l<1:80> el<1:82>
            n<> u<38> t<Ansi_port_declaration> p<45> c<36> s<44> l<1:94> el<1:113>
              n<> u<36> t<Variable_port_header> p<38> c<29> s<37> l<1:94> el<1:110>
                n<> u<29> t<PortDir_Out> p<36> s<35> l<1:94> el<1:100>
                n<> u<35> t<Variable_port_type> p<36> c<34> l<1:101> el<1:110>
                  n<> u<34> t<Var_data_type> p<35> c<30> l<1:101> el<1:110>
                    n<> u<30> t<Var_type> p<34> s<33> l<1:101> el<1:104>
                    n<> u<33> t<Data_type_or_implicit> p<34> c<32> l<1:105> el<1:110>
                      n<> u<32> t<Data_type> p<33> c<31> l<1:105> el<1:110>
                        n<> u<31> t<IntVec_TypeLogic> p<32> l<1:105> el<1:110>
              n<o1> u<37> t<STRING_CONST> p<38> l<1:111> el<1:113>
            n<> u<44> t<Ansi_port_declaration> p<45> c<42> l<1:126> el<1:135>
              n<> u<42> t<Net_port_header> p<44> c<39> s<43> l<1:126> el<1:132>
                n<> u<39> t<PortDir_Out> p<42> s<41> l<1:126> el<1:132>
                n<> u<41> t<Net_port_type> p<42> c<40> l<1:133> el<1:133>
                  n<> u<40> t<Data_type_or_implicit> p<41> l<1:133> el<1:133>
              n<o2> u<43> t<STRING_CONST> p<44> l<1:133> el<1:135>
        n<> u<57> t<Non_port_module_item> p<96> c<56> s<70> l<3:1> el<3:8>
          n<> u<56> t<Module_or_generate_item> p<57> c<55> l<3:1> el<3:8>
            n<> u<55> t<Module_common_item> p<56> c<54> l<3:1> el<3:8>
              n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<3:1> el<3:8>
                n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<3:1> el<3:8>
                  n<> u<52> t<Net_declaration> p<53> c<47> l<3:1> el<3:8>
                    n<> u<47> t<NetType_Wire> p<52> s<48> l<3:1> el<3:5>
                    n<> u<48> t<Data_type_or_implicit> p<52> s<51> l<3:6> el<3:6>
                    n<> u<51> t<Net_decl_assignment_list> p<52> c<50> l<3:6> el<3:7>
                      n<> u<50> t<Net_decl_assignment> p<51> c<49> l<3:6> el<3:7>
                        n<a> u<49> t<STRING_CONST> p<50> l<3:6> el<3:7>
        n<> u<70> t<Non_port_module_item> p<96> c<69> s<82> l<4:1> el<4:14>
          n<> u<69> t<Module_or_generate_item> p<70> c<68> l<4:1> el<4:14>
            n<> u<68> t<Module_common_item> p<69> c<67> l<4:1> el<4:14>
              n<> u<67> t<Module_or_generate_item_declaration> p<68> c<66> l<4:1> el<4:14>
                n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<4:1> el<4:14>
                  n<> u<65> t<Net_declaration> p<66> c<58> l<4:1> el<4:14>
                    n<> u<58> t<NetType_Wire> p<65> s<61> l<4:1> el<4:5>
                    n<> u<61> t<Data_type_or_implicit> p<65> c<60> s<64> l<4:6> el<4:11>
                      n<> u<60> t<Data_type> p<61> c<59> l<4:6> el<4:11>
                        n<> u<59> t<IntVec_TypeLogic> p<60> l<4:6> el<4:11>
                    n<> u<64> t<Net_decl_assignment_list> p<65> c<63> l<4:12> el<4:13>
                      n<> u<63> t<Net_decl_assignment> p<64> c<62> l<4:12> el<4:13>
                        n<b> u<62> t<STRING_CONST> p<63> l<4:12> el<4:13>
        n<> u<82> t<Non_port_module_item> p<96> c<81> s<94> l<5:1> el<5:9>
          n<> u<81> t<Module_or_generate_item> p<82> c<80> l<5:1> el<5:9>
            n<> u<80> t<Module_common_item> p<81> c<79> l<5:1> el<5:9>
              n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<5:1> el<5:9>
                n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<5:1> el<5:9>
                  n<> u<77> t<Data_declaration> p<78> c<76> l<5:1> el<5:9>
                    n<> u<76> t<Variable_declaration> p<77> c<72> l<5:1> el<5:9>
                      n<> u<72> t<Data_type> p<76> c<71> s<75> l<5:1> el<5:6>
                        n<> u<71> t<IntVec_TypeLogic> p<72> l<5:1> el<5:6>
                      n<> u<75> t<Variable_decl_assignment_list> p<76> c<74> l<5:7> el<5:8>
                        n<> u<74> t<Variable_decl_assignment> p<75> c<73> l<5:7> el<5:8>
                          n<c> u<73> t<STRING_CONST> p<74> l<5:7> el<5:8>
        n<> u<94> t<Non_port_module_item> p<96> c<93> s<95> l<6:1> el<6:7>
          n<> u<93> t<Module_or_generate_item> p<94> c<92> l<6:1> el<6:7>
            n<> u<92> t<Module_common_item> p<93> c<91> l<6:1> el<6:7>
              n<> u<91> t<Module_or_generate_item_declaration> p<92> c<90> l<6:1> el<6:7>
                n<> u<90> t<Package_or_generate_item_declaration> p<91> c<89> l<6:1> el<6:7>
                  n<> u<89> t<Data_declaration> p<90> c<83> l<6:1> el<6:7>
                    n<> u<83> t<Var_type> p<89> s<88> l<6:1> el<6:4>
                    n<> u<88> t<Variable_impl_declaration> p<89> c<84> l<6:5> el<6:7>
                      n<> u<84> t<Data_type_or_implicit> p<88> s<87> l<6:5> el<6:5>
                      n<> u<87> t<Variable_decl_assignment_list> p<88> c<86> l<6:5> el<6:6>
                        n<> u<86> t<Variable_decl_assignment> p<87> c<85> l<6:5> el<6:6>
                          n<d> u<85> t<STRING_CONST> p<86> l<6:5> el<6:6>
        n<> u<95> t<ENDMODULE> p<96> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/StandardNetVar/dut.sv:1:1: No timescale set for "net_vars".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/StandardNetVar/dut.sv:1:1: Compile module "work@net_vars".
[NTE:CP0309] ${SURELOG_DIR}/tests/StandardNetVar/dut.sv:1:133: Implicit port type (wire) for "o2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
Identifier                                             1
LogicNet                                               9
LogicTypespec                                          9
Module                                                 1
ModuleTypespec                                         1
Port                                                   5
RefTypespec                                            9
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StandardNetVar/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@net_vars)
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiName:work@net_vars
  |vpiTypedef:
  \_LogicTypespec: , line:1:28, endln:1:33
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:28, endln:1:33
  |vpiImportTypespec:
  \_LogicNet: (work@net_vars.i1), line:1:34, endln:1:36
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@net_vars.i1), line:1:28, endln:1:33
      |vpiParent:
      \_LogicNet: (work@net_vars.i1), line:1:34, endln:1:36
      |vpiFullName:work@net_vars.i1
      |vpiActual:
      \_LogicTypespec: , line:1:28, endln:1:33
    |vpiName:i1
    |vpiFullName:work@net_vars.i1
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@net_vars.i2), line:1:54, endln:1:56
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiName:i2
    |vpiFullName:work@net_vars.i2
  |vpiImportTypespec:
  \_LogicNet: (work@net_vars.i3), line:1:80, endln:1:82
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@net_vars.i3), line:1:74, endln:1:79
      |vpiParent:
      \_LogicNet: (work@net_vars.i3), line:1:80, endln:1:82
      |vpiFullName:work@net_vars.i3
      |vpiActual:
      \_LogicTypespec: , line:1:28, endln:1:33
    |vpiName:i3
    |vpiFullName:work@net_vars.i3
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@net_vars.o1), line:1:111, endln:1:113
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@net_vars.o1), line:1:105, endln:1:110
      |vpiParent:
      \_LogicNet: (work@net_vars.o1), line:1:111, endln:1:113
      |vpiFullName:work@net_vars.o1
      |vpiActual:
      \_LogicTypespec: , line:1:28, endln:1:33
    |vpiName:o1
    |vpiFullName:work@net_vars.o1
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@net_vars.o2), line:1:133, endln:1:135
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiName:o2
    |vpiFullName:work@net_vars.o2
  |vpiImportTypespec:
  \_LogicNet: (work@net_vars.a), line:3:6, endln:3:7
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@net_vars.a), line:3:1, endln:3:5
      |vpiParent:
      \_LogicNet: (work@net_vars.a), line:3:6, endln:3:7
      |vpiFullName:work@net_vars.a
      |vpiActual:
      \_LogicTypespec: , line:1:28, endln:1:33
    |vpiName:a
    |vpiFullName:work@net_vars.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@net_vars.b), line:4:12, endln:4:13
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@net_vars.b), line:4:1, endln:4:5
      |vpiParent:
      \_LogicNet: (work@net_vars.b), line:4:12, endln:4:13
      |vpiFullName:work@net_vars.b
      |vpiActual:
      \_LogicTypespec: , line:1:28, endln:1:33
    |vpiName:b
    |vpiFullName:work@net_vars.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@net_vars.c), line:5:7, endln:5:8
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@net_vars.c), line:5:1, endln:5:6
      |vpiParent:
      \_LogicNet: (work@net_vars.c), line:5:7, endln:5:8
      |vpiFullName:work@net_vars.c
      |vpiActual:
      \_LogicTypespec: , line:1:28, endln:1:33
    |vpiName:c
    |vpiFullName:work@net_vars.c
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@net_vars.d), line:6:5, endln:6:6
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiName:d
    |vpiFullName:work@net_vars.d
  |vpiDefName:work@net_vars
  |vpiNet:
  \_LogicNet: (work@net_vars.i1), line:1:34, endln:1:36
  |vpiNet:
  \_LogicNet: (work@net_vars.i2), line:1:54, endln:1:56
  |vpiNet:
  \_LogicNet: (work@net_vars.i3), line:1:80, endln:1:82
  |vpiNet:
  \_LogicNet: (work@net_vars.o1), line:1:111, endln:1:113
  |vpiNet:
  \_LogicNet: (work@net_vars.o2), line:1:133, endln:1:135
  |vpiNet:
  \_LogicNet: (work@net_vars.a), line:3:6, endln:3:7
  |vpiNet:
  \_LogicNet: (work@net_vars.b), line:4:12, endln:4:13
  |vpiNet:
  \_LogicNet: (work@net_vars.c), line:5:7, endln:5:8
  |vpiNet:
  \_LogicNet: (work@net_vars.d), line:6:5, endln:6:6
  |vpiPort:
  \_Port: (i1), line:1:34, endln:1:36
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiName:i1
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@net_vars.i1), line:1:28, endln:1:33
      |vpiParent:
      \_Port: (i1), line:1:34, endln:1:36
      |vpiFullName:work@net_vars.i1
      |vpiActual:
      \_LogicTypespec: , line:1:28, endln:1:33
  |vpiPort:
  \_Port: (i2), line:1:54, endln:1:56
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiName:i2
    |vpiDirection:1
  |vpiPort:
  \_Port: (i3), line:1:80, endln:1:82
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiName:i3
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@net_vars.i3), line:1:74, endln:1:79
      |vpiParent:
      \_Port: (i3), line:1:80, endln:1:82
      |vpiFullName:work@net_vars.i3
      |vpiActual:
      \_LogicTypespec: , line:1:28, endln:1:33
  |vpiPort:
  \_Port: (o1), line:1:111, endln:1:113
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiName:o1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@net_vars.o1), line:1:105, endln:1:110
      |vpiParent:
      \_Port: (o1), line:1:111, endln:1:113
      |vpiFullName:work@net_vars.o1
      |vpiActual:
      \_LogicTypespec: , line:1:28, endln:1:33
  |vpiPort:
  \_Port: (o2), line:1:133, endln:1:135
    |vpiParent:
    \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
    |vpiName:o2
    |vpiDirection:2
|vpiTypedef:
\_ModuleTypespec: (net_vars)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:net_vars
  |vpiModule:
  \_Module: work@net_vars (work@net_vars), file:${SURELOG_DIR}/tests/StandardNetVar/dut.sv, line:1:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1
