/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Oct 20 06:10:39 2016
 *                 Full Compile MD5 Checksum  a4cf01343914cbe977ff5dbbfecedfc2
 *                     (minus title and desc)
 *                 MD5 Checksum               79b3267dbc97ab78b1475c8950650765
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_UPG_SPI_AON_IRQ_H__
#define BCHP_UPG_SPI_AON_IRQ_H__

/***************************************************************************
 *UPG_SPI_AON_IRQ - SPI AON  Level 2 Interrupt Enable/Status
 ***************************************************************************/
#define BCHP_UPG_SPI_AON_IRQ_CPU_STATUS          0x20419000 /* [RO][32] CPU interrupt Status Register */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS     0x20419004 /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_SET        0x20419008 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_CLEAR      0x2041900c /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_UPG_SPI_AON_IRQ_PCI_STATUS          0x20419010 /* [RO][32] PCI interrupt Status Register */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS     0x20419014 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_SET        0x20419018 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_CLEAR      0x2041901c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* UPG_SPI_AON_IRQ :: CPU_STATUS :: reserved0 [31:02] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_STATUS_reserved0_MASK             0xfffffffc
#define BCHP_UPG_SPI_AON_IRQ_CPU_STATUS_reserved0_SHIFT            2

/* UPG_SPI_AON_IRQ :: CPU_STATUS :: spare_00 [01:01] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_STATUS_spare_00_MASK              0x00000002
#define BCHP_UPG_SPI_AON_IRQ_CPU_STATUS_spare_00_SHIFT             1
#define BCHP_UPG_SPI_AON_IRQ_CPU_STATUS_spare_00_DEFAULT           0x00000000

/* UPG_SPI_AON_IRQ :: CPU_STATUS :: spi [00:00] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_STATUS_spi_MASK                   0x00000001
#define BCHP_UPG_SPI_AON_IRQ_CPU_STATUS_spi_SHIFT                  0
#define BCHP_UPG_SPI_AON_IRQ_CPU_STATUS_spi_DEFAULT                0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* UPG_SPI_AON_IRQ :: CPU_MASK_STATUS :: reserved0 [31:02] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS_reserved0_SHIFT       2

/* UPG_SPI_AON_IRQ :: CPU_MASK_STATUS :: spare_00 [01:01] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS_spare_00_MASK         0x00000002
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS_spare_00_SHIFT        1
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS_spare_00_DEFAULT      0x00000001

/* UPG_SPI_AON_IRQ :: CPU_MASK_STATUS :: spi [00:00] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS_spi_MASK              0x00000001
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS_spi_SHIFT             0
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS_spi_DEFAULT           0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* UPG_SPI_AON_IRQ :: CPU_MASK_SET :: reserved0 [31:02] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_SET_reserved0_MASK           0xfffffffc
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_SET_reserved0_SHIFT          2

/* UPG_SPI_AON_IRQ :: CPU_MASK_SET :: spare_00 [01:01] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_SET_spare_00_MASK            0x00000002
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_SET_spare_00_SHIFT           1
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_SET_spare_00_DEFAULT         0x00000001

/* UPG_SPI_AON_IRQ :: CPU_MASK_SET :: spi [00:00] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_SET_spi_MASK                 0x00000001
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_SET_spi_SHIFT                0
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_SET_spi_DEFAULT              0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_SPI_AON_IRQ :: CPU_MASK_CLEAR :: reserved0 [31:02] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_CLEAR_reserved0_MASK         0xfffffffc
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_CLEAR_reserved0_SHIFT        2

/* UPG_SPI_AON_IRQ :: CPU_MASK_CLEAR :: spare_00 [01:01] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_CLEAR_spare_00_MASK          0x00000002
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_CLEAR_spare_00_SHIFT         1
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_CLEAR_spare_00_DEFAULT       0x00000001

/* UPG_SPI_AON_IRQ :: CPU_MASK_CLEAR :: spi [00:00] */
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_CLEAR_spi_MASK               0x00000001
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_CLEAR_spi_SHIFT              0
#define BCHP_UPG_SPI_AON_IRQ_CPU_MASK_CLEAR_spi_DEFAULT            0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* UPG_SPI_AON_IRQ :: PCI_STATUS :: reserved0 [31:02] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_STATUS_reserved0_MASK             0xfffffffc
#define BCHP_UPG_SPI_AON_IRQ_PCI_STATUS_reserved0_SHIFT            2

/* UPG_SPI_AON_IRQ :: PCI_STATUS :: spare_00 [01:01] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_STATUS_spare_00_MASK              0x00000002
#define BCHP_UPG_SPI_AON_IRQ_PCI_STATUS_spare_00_SHIFT             1
#define BCHP_UPG_SPI_AON_IRQ_PCI_STATUS_spare_00_DEFAULT           0x00000000

/* UPG_SPI_AON_IRQ :: PCI_STATUS :: spi [00:00] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_STATUS_spi_MASK                   0x00000001
#define BCHP_UPG_SPI_AON_IRQ_PCI_STATUS_spi_SHIFT                  0
#define BCHP_UPG_SPI_AON_IRQ_PCI_STATUS_spi_DEFAULT                0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* UPG_SPI_AON_IRQ :: PCI_MASK_STATUS :: reserved0 [31:02] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS_reserved0_SHIFT       2

/* UPG_SPI_AON_IRQ :: PCI_MASK_STATUS :: spare_00 [01:01] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS_spare_00_MASK         0x00000002
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS_spare_00_SHIFT        1
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS_spare_00_DEFAULT      0x00000001

/* UPG_SPI_AON_IRQ :: PCI_MASK_STATUS :: spi [00:00] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS_spi_MASK              0x00000001
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS_spi_SHIFT             0
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS_spi_DEFAULT           0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* UPG_SPI_AON_IRQ :: PCI_MASK_SET :: reserved0 [31:02] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_SET_reserved0_MASK           0xfffffffc
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_SET_reserved0_SHIFT          2

/* UPG_SPI_AON_IRQ :: PCI_MASK_SET :: spare_00 [01:01] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_SET_spare_00_MASK            0x00000002
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_SET_spare_00_SHIFT           1
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_SET_spare_00_DEFAULT         0x00000001

/* UPG_SPI_AON_IRQ :: PCI_MASK_SET :: spi [00:00] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_SET_spi_MASK                 0x00000001
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_SET_spi_SHIFT                0
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_SET_spi_DEFAULT              0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_SPI_AON_IRQ :: PCI_MASK_CLEAR :: reserved0 [31:02] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_CLEAR_reserved0_MASK         0xfffffffc
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_CLEAR_reserved0_SHIFT        2

/* UPG_SPI_AON_IRQ :: PCI_MASK_CLEAR :: spare_00 [01:01] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_CLEAR_spare_00_MASK          0x00000002
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_CLEAR_spare_00_SHIFT         1
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_CLEAR_spare_00_DEFAULT       0x00000001

/* UPG_SPI_AON_IRQ :: PCI_MASK_CLEAR :: spi [00:00] */
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_CLEAR_spi_MASK               0x00000001
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_CLEAR_spi_SHIFT              0
#define BCHP_UPG_SPI_AON_IRQ_PCI_MASK_CLEAR_spi_DEFAULT            0x00000001

#endif /* #ifndef BCHP_UPG_SPI_AON_IRQ_H__ */

/* End of File */
