#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 29 11:35:28 2024
# Process ID: 31432
# Current directory: C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25096 C:\Users\glbooth\Downloads\Final-Lab\Vivado\Project\Project.xpr
# Log file: C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/vivado.log
# Journal file: C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.xpr
INFO: [Project 1-313] Project file moved from '/home/rerra/Desktop/dldfall2022/Project/Vivado/Project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/all.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/all.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/dldfall2022-main/Lab3/SV/clk_div.sv', nor could it be found using path 'C:/home/rerra/Desktop/Downloads/dldfall2022-main/Lab3/SV/clk_div.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/datapath.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/datapath.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/fsm.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/fsm.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/mux.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/mux.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/register.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/Project/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/SV/register.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/audio_clock_regeneration_packet.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/audio_clock_regeneration_packet.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/audio_info_frame.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/audio_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/audio_sample_packet.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/audio_sample_packet.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/auxiliary_video_information_info_frame.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/auxiliary_video_information_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/hdmi.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/hdmi.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/hdmi_top.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/hdmi_top.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/packet_assembler.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/packet_assembler.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/packet_picker.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/packet_picker.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/pll.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/pll.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/serializer.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/serializer.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/source_product_description_info_frame.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/source_product_description_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/tmds_channel.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/tmds_channel.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/attributemap.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/attributemap.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/console.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/console.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/hdmi_files/hdmi_working/glyphmap.sv', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/hdmi_files/hdmi_working/glyphmap.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/attributemap.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/attributemap.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/audio_clock_regeneration_packet.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/audio_clock_regeneration_packet.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/audio_info_frame.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/audio_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/audio_sample_packet.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/audio_sample_packet.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/auxiliary_video_information_info_frame.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/auxiliary_video_information_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/console.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/console.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/glyphmap.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/glyphmap.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/hdmi.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/hdmi.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/hdmi_top.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/hdmi_top.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/packet_assembler.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/packet_assembler.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/packet_picker.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/packet_picker.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/pll.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/pll.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/serializer.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/serializer.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/source_product_description_info_frame.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/source_product_description_info_frame.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Downloads/hdmi_working/tmds_channel.sv', nor could it be found using path 'C:/home/rerra/Downloads/hdmi_working/tmds_channel.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glbooth/Downloads/Final-Lab/Demo/archive_project_summary.txt', nor could it be found using path 'C:/home/rerra/Desktop/dldfall2022/Project/Demo/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.742 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/glbooth/Downloads/Final-Lab/SV/game.sv
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/glbooth/Downloads/Final-Lab/SV/lfsr.sv C:/Users/glbooth/Downloads/Final-Lab/SV/datapath.sv C:/Users/glbooth/Downloads/Final-Lab/SV/flopenr.sv C:/Users/glbooth/Downloads/Final-Lab/SV/fsm.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:57]
[Mon Apr 29 11:46:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:57]
[Mon Apr 29 11:47:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Apr 29 11:51:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Apr 29 11:52:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Apr 29 11:53:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Apr 29 11:55:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-15:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1180.812 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210014A24EBFA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.082 ; gain = 1526.270
set_property PROGRAM.FILE {C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.runs/impl_1/top_demo.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3079.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3742.512 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3742.512 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3742.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3921.855 ; gain = 1186.156
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_clock_regeneration_packet
WARNING: [VRFC 10-8426] non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_info_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_sample_packet
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxiliary_video_information_info_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/SV/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module evolve3
INFO: [VRFC 10-311] analyzing module evolve5
INFO: [VRFC 10-311] analyzing module evolve8
INFO: [VRFC 10-311] analyzing module rules
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit2segments
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/SV/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/SV/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/SV/game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi
WARNING: [VRFC 10-8426] non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:81]
WARNING: [VRFC 10-8426] non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/SV/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-311] analyzing module lfsr_16x4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packet_assembler
WARNING: [VRFC 10-8426] non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packet_picker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_pll_xilinx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serializer
WARNING: [VRFC 10-3467] initial value of parameter 'VIDEO_RATE' is omitted [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source_product_description_info_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmds_channel
WARNING: [VRFC 10-8426] non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_demo
INFO: [VRFC 10-2458] undeclared symbol n2, assumed default net type wire [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.sim/sim_1/behav/xsim'
"xelab -wto 0a1ba0213eb34516b4ff4d694882a035 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_demo_behav xil_defaultlib.top_demo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1ba0213eb34516b4ff4d694882a035 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_demo_behav xil_defaultlib.top_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'n2' [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:68]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'cx' [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv:53]
ERROR: [VRFC 10-3818] variable 'tmds_clock' is driven by invalid combination of procedural drivers [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:12]
WARNING: [VRFC 10-2921] 'tmds_clock' driven by this always_ff block should not be driven by any other process [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:286]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4011.543 ; gain = 71.051
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Apr 29 12:11:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.runs/synth_1/runme.log
