hmLoadTopic({
hmKeywords:"",
hmTitle:"IPRStorage",
hmDescription:"ReservationManager Trap \/ Exception \/ AST \/ Mode change ReservationManager IPR writes that alter process context  Examples: MTPR PTBR MTPR ASN MTPR ASTER \/ ASTRR change",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Appendix > Appendix I â€“ Glossary and Acronyms",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">IPRStorage<\/span><\/h1>\n\r",
hmBody:"<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0;\">\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:none\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:none\"><br \/>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:none\"><p class=\"p_Normal\">ReservationManager<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:none\"><p class=\"p_Normal\">Trap \/ Exception \/ AST \/ Mode change<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:none\"><p class=\"p_Normal\">ReservationManager<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:none\"><p class=\"p_Normal\">IPR writes that alter process context <\/p>\n\r<p class=\"p_Normal\">Examples:<\/p>\n\r<p class=\"p_Normal\">MTPR PTBR<\/p>\n\r<p class=\"p_Normal\">MTPR ASN<\/p>\n\r<p class=\"p_Normal\">MTPR ASTER \/ ASTRR change<\/p>\n\r<p class=\"p_Normal\">MTPR SIRR \/ IPL writes (for AST delivery)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">ReservationManager::instance().clearReservation(cpuId);<\/p>\n\r<p class=\"p_Normal\">Any process-context state change invalidates LL\/SC for that CPU.<\/p>\n\r<p class=\"p_Normal\">Local reservation clear.<\/p>\n\r<\/td>\n\r<\/tr>\n\r<\/table>\n\r<\/div>\n\r"
})
