
*** Running vivado
    with args -log rvfpganexys.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rvfpganexys.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rvfpganexys.tcl -notrace
Command: synth_design -top rvfpganexys -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 220185
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10929] literal value 'd8 truncated to fit in 3 bits [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:165]
WARNING: [Synth 8-10929] literal value 'd8 truncated to fit in 3 bits [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:178]
WARNING: [Synth 8-10929] literal value 'd8 truncated to fit in 3 bits [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:197]
WARNING: [Synth 8-10929] literal value 'd8 truncated to fit in 3 bits [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:343]
WARNING: [Synth 8-6901] identifier 'Enables_Reg' is used before its declaration [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:217]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:220]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:221]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:222]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:223]
WARNING: [Synth 8-11065] parameter 'STATESIZE' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:83]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:86]
WARNING: [Synth 8-11065] parameter 'AWACK' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:87]
WARNING: [Synth 8-11065] parameter 'WBWACK' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:88]
WARNING: [Synth 8-11065] parameter 'WBRACK1' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:89]
WARNING: [Synth 8-11065] parameter 'WBR2' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:90]
WARNING: [Synth 8-11065] parameter 'WBRACK2' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:91]
WARNING: [Synth 8-11065] parameter 'BAXI' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:92]
WARNING: [Synth 8-11065] parameter 'RRAXI' becomes localparam in 'axi2wb' with formal parameter declaration list [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:93]
WARNING: [Synth 8-11065] parameter 'slave_sel_bits' becomes localparam in 'wb_mux' with formal parameter declaration list [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v:87]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1962.340 ; gain = 379.770 ; free physical = 5118 ; free virtual = 12561
Synthesis current peak Physical Memory [PSS] (MB): peak = 1399.043; parent = 1194.620; children = 204.423
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2984.629; parent = 1986.156; children = 998.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rvfpganexys' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.sv:25]
INFO: [Synth 8-6157] synthesizing module 'clk_gen_nexys' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108995]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 128 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108995]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_nexys' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:20]
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv:20]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_intf' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:133]
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'axi_cdc' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:23]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
	Parameter WIDTH bound to: 32'b00000000000000000000000001001010 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'sync' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'sync' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv:15]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized0' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001001 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized0' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
	Parameter WIDTH bound to: 32'b00000000000000000000000001000100 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:148]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized1' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_intf' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv:133]
INFO: [Synth 8-6157] synthesizing module 'litedram_top' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_top.v:27]
	Parameter ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'litedram_core' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-3876] $readmem data file 'litedram_core.init' is read successfully [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16699]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16719]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15886]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15955]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16023]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16171]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16776]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
WARNING: [Synth 8-7071] port 'RDY' of module 'IDELAYCTRL' is unconnected for instance 'IDELAYCTRL' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16776]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16776]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16787]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16815]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16837]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16859]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16881]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTOUT1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTOUT2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TBYTEOUT' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TQ' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTIN1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'SHIFTIN2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T1' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T2' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T3' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'T4' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TBYTEIN' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'TCE' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16925]
WARNING: [Synth 8-7071] port 'OFB' of module 'OSERDESE2' is unconnected for instance 'OSERDESE2_7' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16947]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16947]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16969]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16991]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17013]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17035]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17057]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17079]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17101]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17123]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17145]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17167]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17189]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17211]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17233]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17255]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17277]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17299]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17321]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75919]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75919]
WARNING: [Synth 8-7023] instance 'IOBUFDS' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17341]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17354]
WARNING: [Synth 8-7023] instance 'IOBUFDS_1' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17374]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17387]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17409]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17431]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17457]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17484]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17507]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17533]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17560]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17583]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17609]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17636]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17659]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17685]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17712]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17735]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17761]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17788]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17811]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17837]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17864]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17887]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17913]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17940]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17963]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:17989]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18016]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18039]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18065]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18092]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18115]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18141]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18168]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18191]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18217]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18244]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18267]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18293]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18320]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18343]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18369]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18396]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18419]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18445]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18472]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18495]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18521]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18548]
WARNING: [Synth 8-7023] instance 'OSERDESE2_43' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18571]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18597]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18624]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_top' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v:3]
	Parameter RESET_PC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v:2]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v:1]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_top' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v:3]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RESET_PC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_state' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v:1]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v:2]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_shift' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_shift' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_top' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'FD' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38467]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 9 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18920]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38648]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38648]
INFO: [Synth 8-6155] done synthesizing module 'litedram_core' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'litedram_top' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_top.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.sv:168]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131814]
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131814]
INFO: [Synth 8-6157] synthesizing module 'bscan_tap' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
INFO: [Synth 8-6155] done synthesizing module 'bscan_tap' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'veerwolf_core' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:25]
	Parameter bootrom_file bound to: boot_main.mem - type: string 
	Parameter clk_freq_hz bound to: 12500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_intercon' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv:15]
	Parameter Cfg[NoSlvPorts] bound to: 32'b00000000000000000000000000000011 
	Parameter Cfg[NoMstPorts] bound to: 32'b00000000000000000000000000000010 
	Parameter Cfg[MaxMstTrans] bound to: 32'b00000000000000000000000000001010 
	Parameter Cfg[MaxSlvTrans] bound to: 32'b00000000000000000000000000000110 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 32'b00000000000000000000000000000100 
	Parameter Cfg[AxiAddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter Cfg[AxiDataWidth] bound to: 32'b00000000000000000000000001000000 
	Parameter Cfg[NoAddrRules] bound to: 32'b00000000000000000000000000000010 
	Parameter ATOPs bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv:30]
	Parameter NoIndices bound to: 32'b00000000000000000000000000000010 
	Parameter NoRules bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:17]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000001010 
	Parameter AxiLookBits bound to: 32'b00000000000000000000000000000100 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:538]
	Parameter AxiIdBits bound to: 32'b00000000000000000000000000000100 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:538]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv:16]
	Parameter AxiIdWidth bound to: 32'b00000000000000000000000000000100 
	Parameter Resp bound to: 2'b11 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:16]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv:25]
	Parameter SlvAxiIDWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoSlvPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxWTrans bound to: 32'b00000000000000000000000000000110 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv:16]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 32'b00000000000000000000000000000100 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized8' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized8' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized9' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized9' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized10' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized10' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'axi_intercon' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:4]
INFO: [Synth 8-6157] synthesizing module 'wb_intercon' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.v:6]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v:45]
	Parameter num_slaves bound to: 8 - type: integer 
	Parameter MATCH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000010000010000000000000000000000000100010000000000000000000000000001001000000000000000000000000000010100000000000000000000000000001000000000000000000000000000000011001000000000 
	Parameter MATCH_MASK bound to: 256'b1111111111111111111100000000000011111111111111111111111111000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111111111000000111111111111111111111111110000001111111111111111111100000000000011111111111111111111111110000000 
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'wb_intercon' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi2wb' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:25]
	Parameter AW bound to: 16 - type: integer 
	Parameter IW bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi2wb' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:25]
INFO: [Synth 8-6157] synthesizing module 'wb_mem_wrapper' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/BootROM/wb_mem_wrapper.v:25]
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter INIT_FILE bound to: boot_main.mem - type: string 
INFO: [Synth 8-6157] synthesizing module 'dpram64' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/BootROM/dpram64.v:24]
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter mem_clear bound to: 0 - type: integer 
	Parameter memfile bound to: boot_main.mem - type: string 
INFO: [Synth 8-251] Preloading  from boot_main.mem [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/BootROM/dpram64.v:60]
INFO: [Synth 8-3876] $readmem data file 'boot_main.mem' is read successfully [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/BootROM/dpram64.v:61]
INFO: [Synth 8-6155] done synthesizing module 'dpram64' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/BootROM/dpram64.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wb_mem_wrapper' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/BootROM/wb_mem_wrapper.v:25]
INFO: [Synth 8-6157] synthesizing module 'veerwolf_syscon' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:24]
	Parameter clk_freq_hz bound to: 12500000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:160]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:227]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisplays_Controller' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:299]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDecoder' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:372]
INFO: [Synth 8-226] default block is never used [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:375]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDecoder' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:372]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:16]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010010 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized1' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010010 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized1' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:16]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:400]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:400]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux__parameterized0' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:400]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux__parameterized0' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:400]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisplays_Controller' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:299]
INFO: [Synth 8-6155] done synthesizing module 'veerwolf_syscon' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:24]
INFO: [Synth 8-6157] synthesizing module 'simple_spi' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/spi/simple_spi_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'fifo4' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/spi/fifo4.v:54]
	Parameter dw bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo4' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/spi/fifo4.v:54]
INFO: [Synth 8-6155] done synthesizing module 'simple_spi' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/spi/simple_spi_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'bidirec' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:824]
INFO: [Synth 8-6155] done synthesizing module 'bidirec' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:824]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/gpio/gpio_top.v:115]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/gpio/gpio_top.v:115]
WARNING: [Synth 8-7023] instance 'gpio_module' of module 'gpio_top' has 17 connections declared, but only 15 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:399]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/ptc/ptc_top.v:313]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/ptc/ptc_top.v:314]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/ptc/ptc_top.v:317]
INFO: [Synth 8-6155] done synthesizing module 'ptc_top' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/ptc/ptc_top.v:67]
	Parameter SLAVE_ADDRESS bound to: 7'b1010000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:157]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:236]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:306]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:368]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:416]
INFO: [Synth 8-6155] done synthesizing module 'simple_i2c' (0#1) [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'i2c_master' of module 'simple_i2c' has 26 connections declared, but only 20 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c_wishbone_slave.sv:56]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c_wishbone_slave.sv:107]
WARNING: [Synth 8-7023] instance 'i2c' of module 'simple_i2c_wishbone_slave' has 29 connections declared, but only 11 given [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:474]
	Parameter SIM bound to: 0 - type: integer 
	Parameter SIM bound to: 0 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 14'b00000000001000 
	Parameter WIDTH bound to: 14'b00000000001000 
	Parameter WIDTH bound to: 14'b00000000001000 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter LEFT bound to: 19 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter CCM_SADR bound to: 36'b000010101111111111111111000000000000 
	Parameter CCM_SIZE bound to: 14'b00000000000100 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 49 - type: integer 
	Parameter WIDTH bound to: 49 - type: integer 
	Parameter WIDTH bound to: 49 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 71 - type: integer 
	Parameter WIDTH bound to: 71 - type: integer 
	Parameter WIDTH bound to: 71 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 7'b0000001 
	Parameter WIDTH bound to: 7'b0000001 
	Parameter WIDTH bound to: 7'b0000001 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv:486]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0000001 
	Parameter WIDTH bound to: 7'b0000010 
	Parameter WIDTH bound to: 7'b0000010 
	Parameter WIDTH bound to: 7'b0000010 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter LEFT bound to: 18 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv:993]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8'b00000011 
	Parameter WIDTH bound to: 8'b00000011 
	Parameter WIDTH bound to: 8'b00000011 
	Parameter WIDTH bound to: 8'b00000011 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter LEFT bound to: 9 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter LEFT bound to: 15 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 57 - type: integer 
	Parameter WIDTH bound to: 57 - type: integer 
	Parameter WIDTH bound to: 57 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter CCM_SADR bound to: 36'b000011110000000001000000000000000000 
	Parameter CCM_SIZE bound to: 14'b00000000010000 
	Parameter CCM_SADR bound to: 36'b000011110000000011000000000000000000 
	Parameter CCM_SIZE bound to: 13'b0000000100000 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 29 - type: integer 
	Parameter WIDTH bound to: 29 - type: integer 
	Parameter WIDTH bound to: 29 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 10'b0000100000 
	Parameter WIDTH bound to: 10'b0000100000 
	Parameter WIDTH bound to: 10'b0000100000 
	Parameter WIDTH bound to: 9'b000001110 
	Parameter WIDTH bound to: 9'b000001110 
	Parameter WIDTH bound to: 9'b000001110 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0000100 
	Parameter WIDTH bound to: 7'b0000100 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 9'b000000100 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8'b00000001 
	Parameter WIDTH bound to: 8'b00000001 
	Parameter WIDTH bound to: 9'b000000001 
	Parameter WIDTH bound to: 9'b000000001 
	Parameter WIDTH bound to: 6'b000010 
	Parameter WIDTH bound to: 6'b000010 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8'b00000001 
	Parameter WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-689] width (2) of port connection 'trace_rv_i_valid_ip' does not match port width (1) of module 'el2_veer' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:515]
WARNING: [Synth 8-689] width (2) of port connection 'trace_rv_i_exception_ip' does not match port width (1) of module 'el2_veer' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:515]
WARNING: [Synth 8-689] width (2) of port connection 'trace_rv_i_interrupt_ip' does not match port width (1) of module 'el2_veer' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:515]
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 8'b00000010 
	Parameter WIDTH bound to: 8'b00000010 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 136 - type: integer 
	Parameter WIDTH bound to: 136 - type: integer 
	Parameter WIDTH bound to: 136 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
	Parameter pt[BHT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[BHT_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BHT_ARRAY_DEPTH] bound to: 15'b000000000010000 
	Parameter pt[BHT_GHR_HASH_1] bound to: 5'b00000 
	Parameter pt[BHT_GHR_SIZE] bound to: 8'b00000100 
	Parameter pt[BHT_SIZE] bound to: 16'b0000000000100000 
	Parameter pt[BITMANIP_ZBA] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBB] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBC] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBE] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBF] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBP] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBR] bound to: 5'b00001 
	Parameter pt[BITMANIP_ZBS] bound to: 5'b00001 
	Parameter pt[BTB_ADDR_HI] bound to: 9'b000000101 
	Parameter pt[BTB_ADDR_LO] bound to: 6'b000010 
	Parameter pt[BTB_ARRAY_DEPTH] bound to: 13'b0000000000000 
	Parameter pt[BTB_BTAG_FOLD] bound to: 5'b00000 
	Parameter pt[BTB_BTAG_SIZE] bound to: 9'b000011111 
	Parameter pt[BTB_ENABLE] bound to: 5'b00001 
	Parameter pt[BTB_FOLD2_INDEX_HASH] bound to: 5'b00000 
	Parameter pt[BTB_FULLYA] bound to: 5'b00001 
	Parameter pt[BTB_INDEX1_HI] bound to: 9'b000000101 
	Parameter pt[BTB_INDEX1_LO] bound to: 9'b000000010 
	Parameter pt[BTB_INDEX2_HI] bound to: 9'b000001000 
	Parameter pt[BTB_INDEX2_LO] bound to: 9'b000000110 
	Parameter pt[BTB_INDEX3_HI] bound to: 9'b000001011 
	Parameter pt[BTB_INDEX3_LO] bound to: 9'b000001001 
	Parameter pt[BTB_SIZE] bound to: 14'b00000000001000 
	Parameter pt[BTB_TOFFSET_SIZE] bound to: 9'b000001100 
	Parameter pt[BUILD_AHB_LITE] bound to: 1'b0 
	Parameter pt[BUILD_AXI4] bound to: 5'b00001 
	Parameter pt[BUILD_AXI_NATIVE] bound to: 5'b00001 
	Parameter pt[BUS_PRTY_DEFAULT] bound to: 6'b000011 
	Parameter pt[DATA_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[DATA_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[DATA_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DATA_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[DCCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[DCCM_BITS] bound to: 9'b000001110 
	Parameter pt[DCCM_BYTE_WIDTH] bound to: 7'b0000100 
	Parameter pt[DCCM_DATA_WIDTH] bound to: 10'b0000100000 
	Parameter pt[DCCM_ECC_WIDTH] bound to: 7'b0000111 
	Parameter pt[DCCM_ENABLE] bound to: 5'b00001 
	Parameter pt[DCCM_FDATA_WIDTH] bound to: 10'b0000100111 
	Parameter pt[DCCM_INDEX_BITS] bound to: 8'b00001010 
	Parameter pt[DCCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[DCCM_REGION] bound to: 8'b00001111 
	Parameter pt[DCCM_SADR] bound to: 36'b000011110000000001000000000000000000 
	Parameter pt[DCCM_SIZE] bound to: 14'b00000000010000 
	Parameter pt[DCCM_WIDTH_BITS] bound to: 6'b000010 
	Parameter pt[DIV_BIT] bound to: 7'b0000100 
	Parameter pt[DIV_NEW] bound to: 5'b00001 
	Parameter pt[DMA_BUF_DEPTH] bound to: 7'b0000010 
	Parameter pt[DMA_BUS_ID] bound to: 9'b000000001 
	Parameter pt[DMA_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[DMA_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[FAST_INTERRUPT_REDIRECT] bound to: 5'b00000 
	Parameter pt[ICACHE_2BANKS] bound to: 5'b00000 
	Parameter pt[ICACHE_BANK_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_BANK_HI] bound to: 7'b0000011 
	Parameter pt[ICACHE_BANK_LO] bound to: 6'b000011 
	Parameter pt[ICACHE_BANK_WIDTH] bound to: 8'b00001000 
	Parameter pt[ICACHE_BANKS_WAY] bound to: 7'b0000010 
	Parameter pt[ICACHE_BEAT_ADDR_HI] bound to: 8'b00000101 
	Parameter pt[ICACHE_BEAT_BITS] bound to: 8'b00000011 
	Parameter pt[ICACHE_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_DATA_DEPTH] bound to: 18'b000000000100000000 
	Parameter pt[ICACHE_DATA_INDEX_LO] bound to: 7'b0000100 
	Parameter pt[ICACHE_DATA_WIDTH] bound to: 11'b00001000000 
	Parameter pt[ICACHE_ECC] bound to: 5'b00000 
	Parameter pt[ICACHE_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_FDATA_WIDTH] bound to: 11'b00001000100 
	Parameter pt[ICACHE_INDEX_HI] bound to: 9'b000001011 
	Parameter pt[ICACHE_LN_SZ] bound to: 11'b00001000000 
	Parameter pt[ICACHE_NUM_BEATS] bound to: 8'b00001000 
	Parameter pt[ICACHE_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_NUM_WAYS] bound to: 7'b0000010 
	Parameter pt[ICACHE_ONLY] bound to: 5'b00000 
	Parameter pt[ICACHE_SCND_LAST] bound to: 8'b00000110 
	Parameter pt[ICACHE_SIZE] bound to: 13'b0000000001000 
	Parameter pt[ICACHE_STATUS_BITS] bound to: 7'b0000001 
	Parameter pt[ICACHE_TAG_BYPASS_ENABLE] bound to: 5'b00001 
	Parameter pt[ICACHE_TAG_DEPTH] bound to: 17'b00000000001000000 
	Parameter pt[ICACHE_TAG_INDEX_LO] bound to: 7'b0000110 
	Parameter pt[ICACHE_TAG_LO] bound to: 9'b000001100 
	Parameter pt[ICACHE_TAG_NUM_BYPASS] bound to: 8'b00000010 
	Parameter pt[ICACHE_TAG_NUM_BYPASS_WIDTH] bound to: 8'b00000010 
	Parameter pt[ICACHE_WAYPACK] bound to: 5'b00001 
	Parameter pt[ICCM_BANK_BITS] bound to: 7'b0000010 
	Parameter pt[ICCM_BANK_HI] bound to: 9'b000000011 
	Parameter pt[ICCM_BANK_INDEX_LO] bound to: 9'b000000100 
	Parameter pt[ICCM_BITS] bound to: 9'b000001100 
	Parameter pt[ICCM_ENABLE] bound to: 5'b00001 
	Parameter pt[ICCM_ICACHE] bound to: 5'b00001 
	Parameter pt[ICCM_INDEX_BITS] bound to: 8'b00001000 
	Parameter pt[ICCM_NUM_BANKS] bound to: 9'b000000100 
	Parameter pt[ICCM_ONLY] bound to: 5'b00000 
	Parameter pt[ICCM_REGION] bound to: 8'b00001010 
	Parameter pt[ICCM_SADR] bound to: 36'b000010101111111111111111000000000000 
	Parameter pt[ICCM_SIZE] bound to: 14'b00000000000100 
	Parameter pt[IFU_BUS_ID] bound to: 5'b00001 
	Parameter pt[IFU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[IFU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[INST_ACCESS_ADDR0] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR1] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR2] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR3] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR4] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR5] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR6] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ADDR7] bound to: 36'b000000000000000000000000000000000000 
	Parameter pt[INST_ACCESS_ENABLE0] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE1] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE2] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE3] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE4] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE5] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE6] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_ENABLE7] bound to: 5'b00000 
	Parameter pt[INST_ACCESS_MASK0] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK1] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK2] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK3] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK4] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK5] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK6] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[INST_ACCESS_MASK7] bound to: 36'b000011111111111111111111111111111111 
	Parameter pt[LOAD_TO_USE_PLUS1] bound to: 5'b00000 
	Parameter pt[LSU2DMA] bound to: 5'b00000 
	Parameter pt[LSU_BUS_ID] bound to: 5'b00001 
	Parameter pt[LSU_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[LSU_BUS_TAG] bound to: 8'b00000011 
	Parameter pt[LSU_NUM_NBLOAD] bound to: 9'b000000100 
	Parameter pt[LSU_NUM_NBLOAD_WIDTH] bound to: 7'b0000010 
	Parameter pt[LSU_SB_BITS] bound to: 9'b000001110 
	Parameter pt[LSU_STBUF_DEPTH] bound to: 8'b00000100 
	Parameter pt[NO_ICCM_NO_ICACHE] bound to: 5'b00000 
	Parameter pt[PIC_2CYCLE] bound to: 5'b00000 
	Parameter pt[PIC_BASE_ADDR] bound to: 36'b000011110000000011000000000000000000 
	Parameter pt[PIC_BITS] bound to: 9'b000001111 
	Parameter pt[PIC_INT_WORDS] bound to: 8'b00000001 
	Parameter pt[PIC_REGION] bound to: 8'b00001111 
	Parameter pt[PIC_SIZE] bound to: 13'b0000000100000 
	Parameter pt[PIC_TOTAL_INT] bound to: 12'b000000001000 
	Parameter pt[PIC_TOTAL_INT_PLUS1] bound to: 13'b0000000001001 
	Parameter pt[RET_STACK_SIZE] bound to: 8'b00000010 
	Parameter pt[SB_BUS_ID] bound to: 5'b00001 
	Parameter pt[SB_BUS_PRTY] bound to: 6'b000010 
	Parameter pt[SB_BUS_TAG] bound to: 8'b00000001 
	Parameter pt[TIMER_LEGAL_EN] bound to: 5'b00001 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 9'b000000011 
	Parameter WIDTH bound to: 9'b000000011 
WARNING: [Synth 8-689] width (64) of port connection 'trace_rv_i_address_ip' does not match port width (32) of module 'veer_wrapper_dmi' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:606]
WARNING: [Synth 8-689] width (3) of port connection 'trace_rv_i_valid_ip' does not match port width (2) of module 'veer_wrapper_dmi' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:607]
WARNING: [Synth 8-689] width (4) of port connection 'lsu_axi_awid' does not match port width (3) of module 'veer_wrapper_dmi' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:617]
WARNING: [Synth 8-689] width (4) of port connection 'lsu_axi_bid' does not match port width (3) of module 'veer_wrapper_dmi' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:637]
WARNING: [Synth 8-689] width (4) of port connection 'lsu_axi_arid' does not match port width (3) of module 'veer_wrapper_dmi' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:641]
WARNING: [Synth 8-689] width (4) of port connection 'lsu_axi_rid' does not match port width (3) of module 'veer_wrapper_dmi' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/veerwolf_core.v:654]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine0_cmd_buffer_source_first_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14657]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine0_cmd_buffer_source_last_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14658]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine1_cmd_buffer_source_first_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14703]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine1_cmd_buffer_source_last_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14704]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine2_cmd_buffer_source_first_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14749]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine2_cmd_buffer_source_last_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14750]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine3_cmd_buffer_source_first_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14795]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine3_cmd_buffer_source_last_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14796]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine4_cmd_buffer_source_first_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14841]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine4_cmd_buffer_source_last_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14842]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine5_cmd_buffer_source_first_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14887]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine5_cmd_buffer_source_last_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14888]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine6_cmd_buffer_source_first_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14933]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine6_cmd_buffer_source_last_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14934]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine7_cmd_buffer_source_first_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14979]
WARNING: [Synth 8-6014] Unused sequential element sdram_bankmachine7_cmd_buffer_source_last_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:14980]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_first_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15680]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_last_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15681]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_lock_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15686]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_prot_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15687]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_cache_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15688]
WARNING: [Synth 8-6014] Unused sequential element write_aw_buffer_source_payload_qos_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15689]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_first_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15771]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_last_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15772]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_lock_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15777]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_prot_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15778]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_cache_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15779]
WARNING: [Synth 8-6014] Unused sequential element read_ar_buffer_source_payload_qos_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15780]
WARNING: [Synth 8-6014] Unused sequential element soccontroller_scratch_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15932]
WARNING: [Synth 8-6014] Unused sequential element soccontroller_bus_errors_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15933]
WARNING: [Synth 8-6014] Unused sequential element init_done_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15948]
WARNING: [Synth 8-6014] Unused sequential element init_error_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:15952]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_rst_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16000]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_half_sys8x_taps_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16004]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_wlevel_en_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16008]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_dly_sel_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16012]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_rdphase_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16016]
WARNING: [Synth 8-6014] Unused sequential element a7ddrphy_wrphase_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16020]
WARNING: [Synth 8-6014] Unused sequential element sdram_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16110]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_command_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16114]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_address_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16121]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_baddress_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16125]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_wrdata_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16138]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector0_rddata_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16139]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_command_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16143]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_address_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16150]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_baddress_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16154]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_wrdata_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16167]
WARNING: [Synth 8-6014] Unused sequential element sdram_phaseinjector1_rddata_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16168]
WARNING: [Synth 8-6014] Unused sequential element timer_load_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16237]
WARNING: [Synth 8-6014] Unused sequential element timer_reload_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16250]
WARNING: [Synth 8-6014] Unused sequential element timer_en_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16254]
WARNING: [Synth 8-6014] Unused sequential element timer_value_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16259]
WARNING: [Synth 8-6014] Unused sequential element timer_status_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16260]
WARNING: [Synth 8-6014] Unused sequential element timer_enable_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16268]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16298]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16299]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16300]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16308]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16309]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16310]
WARNING: [Synth 8-6014] Unused sequential element uart_phy_re_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16340]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16728]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16745]
WARNING: [Synth 8-6014] Unused sequential element memdat_5_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18646]
WARNING: [Synth 8-6014] Unused sequential element memdat_6_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18660]
WARNING: [Synth 8-6014] Unused sequential element memdat_7_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18674]
WARNING: [Synth 8-6014] Unused sequential element memdat_8_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18688]
WARNING: [Synth 8-6014] Unused sequential element memdat_9_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18702]
WARNING: [Synth 8-6014] Unused sequential element memdat_10_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18716]
WARNING: [Synth 8-6014] Unused sequential element memdat_11_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18730]
WARNING: [Synth 8-6014] Unused sequential element memdat_12_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18744]
WARNING: [Synth 8-6014] Unused sequential element memdat_13_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18769]
WARNING: [Synth 8-6014] Unused sequential element memdat_15_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18785]
WARNING: [Synth 8-6014] Unused sequential element memdat_16_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18799]
WARNING: [Synth 8-6014] Unused sequential element memdat_17_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18814]
WARNING: [Synth 8-6014] Unused sequential element memdat_19_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18830]
WARNING: [Synth 8-6014] Unused sequential element memadr_3_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18947]
WARNING: [Synth 8-6014] Unused sequential element memadr_4_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18957]
WARNING: [Synth 8-6014] Unused sequential element memadr_5_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18967]
WARNING: [Synth 8-6014] Unused sequential element memadr_6_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18977]
WARNING: [Synth 8-6014] Unused sequential element memadr_7_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18987]
WARNING: [Synth 8-6014] Unused sequential element memadr_8_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18997]
WARNING: [Synth 8-6014] Unused sequential element memadr_9_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:19007]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip142_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:4169]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip132_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:4097]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip122_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:4025]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip112_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3953]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip102_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3881]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip92_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3809]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip82_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3737]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip72_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3665]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip62_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3593]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip52_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3521]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip42_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3449]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip32_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3377]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip22_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3305]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip14_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3233]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip04_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:3161]
WARNING: [Synth 8-3936] Found unconnected internal register 'a7ddrphy_bitslip152_reg' and it is trimmed from '8' to '4' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:4241]
WARNING: [Synth 8-6014] Unused sequential element sdram_dfi_p1_cs_n_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:4323]
WARNING: [Synth 8-6014] Unused sequential element memadr_2_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18937]
WARNING: [Synth 8-3848] Net masters_req[2][aw][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[2][w][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[2][ar][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][aw][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][w][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][ar][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][aw][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][w][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][ar][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net slaves_resp[1][b][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[1][r][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[0][b][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[0][r][user] in module/entity axi_intercon does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-6014] Unused sequential element aw_req_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:130]
WARNING: [Synth 8-6014] Unused sequential element w_req_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:131]
WARNING: [Synth 8-6014] Unused sequential element ar_req_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:132]
WARNING: [Synth 8-6014] Unused sequential element hi_32b_w_reg was removed.  [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v:171]
WARNING: [Synth 8-3848] Net bht_bank_clk[0] in module/entity el2_ifu_bp_ctl does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_bp_ctl.sv:833]
WARNING: [Synth 8-3848] Net bht_bank_clk[1] in module/entity el2_ifu_bp_ctl does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_bp_ctl.sv:833]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_array[3].cam_reg[3][tag]' and it is trimmed from '3' to '2' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv:688]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_array[2].cam_reg[2][tag]' and it is trimmed from '3' to '2' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv:688]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_array[1].cam_reg[1][tag]' and it is trimmed from '3' to '2' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv:688]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_array[0].cam_reg[0][tag]' and it is trimmed from '3' to '2' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv:688]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_error] in module/entity el2_exu does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu.sv:123]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_start_error] in module/entity el2_exu does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu.sv:123]
WARNING: [Synth 8-3848] Net exu_mp_pkt[prett] in module/entity el2_exu does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu.sv:123]
WARNING: [Synth 8-3848] Net dccm_rdata_hi_r in module/entity el2_lsu_dccm_ctl does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv:78]
WARNING: [Synth 8-3848] Net dccm_rdata_lo_r in module/entity el2_lsu_dccm_ctl does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv:79]
WARNING: [Synth 8-3848] Net dccm_data_ecc_hi_r in module/entity el2_lsu_dccm_ctl does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv:80]
WARNING: [Synth 8-3848] Net dccm_data_ecc_lo_r in module/entity el2_lsu_dccm_ctl does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv:81]
WARNING: [Synth 8-3848] Net lsu_ld_data_r in module/entity el2_lsu_dccm_ctl does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'lsu_imprecise_error_store_tag_reg' and it is trimmed from '3' to '2' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_buffer.sv:881]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[0].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[1].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net IO_CLK_GRP[2].grp_clk in module/entity el2_pic_ctrl does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv:225]
WARNING: [Synth 8-3848] Net haddr in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:404]
WARNING: [Synth 8-3848] Net hburst in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:405]
WARNING: [Synth 8-3848] Net hmastlock in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:406]
WARNING: [Synth 8-3848] Net hprot in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:407]
WARNING: [Synth 8-3848] Net hsize in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:408]
WARNING: [Synth 8-3848] Net htrans in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:409]
WARNING: [Synth 8-3848] Net hwrite in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:410]
WARNING: [Synth 8-3848] Net lsu_haddr in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:417]
WARNING: [Synth 8-3848] Net lsu_hburst in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:418]
WARNING: [Synth 8-3848] Net lsu_hmastlock in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:419]
WARNING: [Synth 8-3848] Net lsu_hprot in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:420]
WARNING: [Synth 8-3848] Net lsu_hsize in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:421]
WARNING: [Synth 8-3848] Net lsu_htrans in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:422]
WARNING: [Synth 8-3848] Net lsu_hwrite in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:423]
WARNING: [Synth 8-3848] Net lsu_hwdata in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:424]
WARNING: [Synth 8-3848] Net sb_haddr in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:431]
WARNING: [Synth 8-3848] Net sb_hburst in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:432]
WARNING: [Synth 8-3848] Net sb_hmastlock in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:433]
WARNING: [Synth 8-3848] Net sb_hprot in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:434]
WARNING: [Synth 8-3848] Net sb_hsize in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:435]
WARNING: [Synth 8-3848] Net sb_htrans in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:436]
WARNING: [Synth 8-3848] Net sb_hwrite in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:437]
WARNING: [Synth 8-3848] Net sb_hwdata in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:438]
WARNING: [Synth 8-3848] Net dma_hrdata in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:456]
WARNING: [Synth 8-3848] Net dma_hreadyout in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:457]
WARNING: [Synth 8-3848] Net dma_hresp in module/entity el2_veer does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv:458]
WARNING: [Synth 8-3936] Found unconnected internal register 'PACKED_1.ECC0.size_64.WAYS.sel_bypass_data_reg' and it is trimmed from '52' to '44' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv:1369]
WARNING: [Synth 8-3936] Found unconnected internal register 'ECC0_MUX.wb_dout_way_pre_reg[1]' and it is trimmed from '142' to '136' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv:733]
WARNING: [Synth 8-3936] Found unconnected internal register 'ECC0_MUX.wb_dout_way_pre_reg[0]' and it is trimmed from '142' to '136' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv:733]
WARNING: [Synth 8-3936] Found unconnected internal register 'PACKED_1.BANKS_WAY[1].ECC0.size_256.WAYS.sel_bypass_data_reg[1]' and it is trimmed from '142' to '136' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv:642]
WARNING: [Synth 8-3936] Found unconnected internal register 'PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.sel_bypass_data_reg[0]' and it is trimmed from '142' to '136' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv:642]
WARNING: [Synth 8-3936] Found unconnected internal register 'ic_sb_wr_data_reg[1]' and it is trimmed from '71' to '68' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv:204]
WARNING: [Synth 8-3936] Found unconnected internal register 'ic_sb_wr_data_reg[0]' and it is trimmed from '71' to '68' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv:204]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][TEST1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][RME] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][RM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][LS] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][DS] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][SD] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][TEST_RNM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][BC1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[3][BC2] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][TEST1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][RME] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][RM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][LS] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][DS] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][SD] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][TEST_RNM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][BC1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[2][BC2] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][TEST1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][RME] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][RM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][LS] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][DS] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][SD] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][TEST_RNM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][BC1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[1][BC2] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][TEST1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][RME] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][RM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][LS] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][DS] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][SD] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][TEST_RNM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][BC1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net dccm_ext_in_pkt[0][BC2] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:360]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[3][TEST1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[3][RME] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[3][RM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[3][LS] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[3][DS] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[3][SD] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[3][TEST_RNM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[3][BC1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[3][BC2] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[2][TEST1] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[2][RME] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
WARNING: [Synth 8-3848] Net iccm_ext_in_pkt[2][RM] in module/entity veer_wrapper_dmi does not have driver. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv:361]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port en in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST1 in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RME in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[3] in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[2] in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[1] in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[0] in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LS in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DS in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST_RNM in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BC1 in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BC2 in module ram_256x39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port iccm_wr_size[2] in module el2_ifu_iccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module el2_ifu_iccm_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffie__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST1 in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RME in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[3] in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[2] in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[1] in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[0] in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LS in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DS in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST_RNM in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BC1 in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BC2 in module ram_be_256x136 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_wr_data[1][70] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_wr_data[1][69] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_wr_data[1][68] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_wr_data[0][70] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_wr_data[0][69] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_wr_data[0][68] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[70] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[69] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[68] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][TEST1] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][RME] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][RM][3] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][RM][2] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][RM][1] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][RM][0] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][LS] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][DS] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][SD] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][TEST_RNM] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][BC1] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][1][BC2] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][TEST1] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][RME] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][RM][3] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][RM][2] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][RM][1] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][RM][0] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][LS] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][DS] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][SD] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][TEST_RNM] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][BC1] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_data_ext_in_pkt[1][0][BC2] in module EL2_IC_DATA is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffie__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST1 in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RME in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[3] in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[2] in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[1] in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RM[0] in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LS in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DS in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST_RNM in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BC1 in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BC2 in module ram_be_64x44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvdffe__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_tlu_core_ecc_disable in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_rw_addr[3] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[5] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[4] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_addr[3] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][TEST1] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][RME] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][RM][3] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][RM][2] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][RM][1] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][RM][0] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][LS] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][DS] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][SD] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][TEST_RNM] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][BC1] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_tag_ext_in_pkt[1][BC2] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[70] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[69] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[68] in module EL2_IC_TAG is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_debug_wr_data[67] in module EL2_IC_TAG is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2385.402 ; gain = 802.832 ; free physical = 4943 ; free virtual = 12397
Synthesis current peak Physical Memory [PSS] (MB): peak = 1667.116; parent = 1462.693; children = 204.423
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3383.879; parent = 2385.406; children = 998.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2400.246 ; gain = 817.676 ; free physical = 4964 ; free virtual = 12419
Synthesis current peak Physical Memory [PSS] (MB): peak = 1667.116; parent = 1462.693; children = 204.423
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3398.723; parent = 2400.250; children = 998.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2400.246 ; gain = 817.676 ; free physical = 4964 ; free virtual = 12419
Synthesis current peak Physical Memory [PSS] (MB): peak = 1667.116; parent = 1462.693; children = 204.423
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3398.723; parent = 2400.250; children = 998.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2406.184 ; gain = 0.000 ; free physical = 4981 ; free virtual = 12436
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc]
Finished Parsing XDC File [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpganexys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpganexys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc]
Finished Parsing XDC File [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpganexys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpganexys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.961 ; gain = 0.000 ; free physical = 4823 ; free virtual = 12292
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  FD => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2588.961 ; gain = 0.000 ; free physical = 4823 ; free virtual = 12292
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 5098 ; free virtual = 12567
Synthesis current peak Physical Memory [PSS] (MB): peak = 1667.116; parent = 1462.693; children = 204.423
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3563.426; parent = 2564.953; children = 998.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_refresher_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litedramcore_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   AWACK |                              001 |                             0001
                  WBWACK |                              010 |                             0010
                    BAXI |                              011 |                             0110
                 WBRACK1 |                              100 |                             0011
                    WBR2 |                              101 |                             0100
                 WBRACK2 |                              110 |                             0101
                   RRAXI |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'axi2wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE0 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
         START_CONDITION |                             0001 |                             0001
            SEND_ADDRESS |                             0010 |                             0010
       SETUP_ACK_ADDRESS |                             0011 |                             0011
             ACK_ADDRESS |                             0100 |                             0100
           SEND_REGISTER |                             0101 |                             0101
      SETUP_ACK_REGISTER |                             0110 |                             0110
            ACK_REGISTER |                             0111 |                             0111
                    READ |                             1000 |                             1000
                   WRITE |                             1001 |                             1001
    SETUP_STOP_CONDITION |                             1010 |                             1010
          STOP_CONDITION |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_i2c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SLAVE_IDLE |                             0000 |                             0000
    SLAVE_LISTEN_ADDRESS |                             0001 |                             0001
         SLAVE_SETUP_ACK |                             0010 |                             0010
               SLAVE_ACK |                             0011 |                             0011
   SLAVE_LISTEN_REGISTER |                             0100 |                             0100
SLAVE_SETUP_ACK_REGISTER |                             0101 |                             0101
      SLAVE_ACK_REGISTER |                             0110 |                             0110
              SLAVE_READ |                             0111 |                             0111
             SLAVE_WRITE |                             1000 |                             1000
   SLAVE_SETUP_WAIT_STOP |                             1001 |                             1001
         SLAVE_WAIT_STOP |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'slave_state_reg' using encoding 'sequential' in module 'simple_i2c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 2464 ; free virtual = 9941
Synthesis current peak Physical Memory [PSS] (MB): peak = 4254.416; parent = 1462.693; children = 2978.098
Synthesis current peak Virtual Memory [VSS] (MB): peak = 10073.105; parent = 2568.871; children = 7508.152
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff' (rvdff_fpga) to 'swervolf/rvtop/veer/ifu/mem_ctl/rgn_acc_ff'
INFO: [Synth 8-223] decloning instance 'swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_axi_bready_ff' (rvdff_fpga) to 'swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/lsu_axi_rready_ff'
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 5     
	   2 Input   38 Bit       Adders := 12    
	   3 Input   37 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 39    
	   2 Input   31 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 5     
	   2 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 8     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	   8 Input    6 Bit       Adders := 1     
	   7 Input    6 Bit       Adders := 4     
	   3 Input    6 Bit       Adders := 5     
	   6 Input    6 Bit       Adders := 4     
	   5 Input    6 Bit       Adders := 4     
	   4 Input    6 Bit       Adders := 4     
	  32 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 29    
	   3 Input    5 Bit       Adders := 96    
	   2 Input    4 Bit       Adders := 63    
	   6 Input    4 Bit       Adders := 1     
	   7 Input    4 Bit       Adders := 1     
	   5 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 66    
	   4 Input    3 Bit       Adders := 4     
	   3 Input    2 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 53    
	   2 Input    1 Bit       Adders := 11    
+---XORs : 
	  32 Input     63 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 69    
	   2 Input     27 Bit         XORs := 1     
	   2 Input     20 Bit         XORs := 1     
	   2 Input     18 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 3     
	   2 Input     10 Bit         XORs := 8     
	   2 Input      9 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 2     
	   3 Input      4 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 5     
	   2 Input      2 Bit         XORs := 20    
	   2 Input      1 Bit         XORs := 79    
	   4 Input      1 Bit         XORs := 8     
	  16 Input      1 Bit         XORs := 12    
	  19 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 8     
	  10 Input      1 Bit         XORs := 16    
	   7 Input      1 Bit         XORs := 4     
	  17 Input      1 Bit         XORs := 4     
	  18 Input      1 Bit         XORs := 4     
+---XORs : 
	               32 Bit    Wide XORs := 8     
	               20 Bit    Wide XORs := 3     
	               16 Bit    Wide XORs := 16    
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 5     
	                6 Bit    Wide XORs := 5     
	                5 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 20    
+---Registers : 
	              136 Bit    Registers := 6     
	               80 Bit    Registers := 1     
	               74 Bit    Registers := 13    
	               71 Bit    Registers := 1     
	               68 Bit    Registers := 4     
	               64 Bit    Registers := 10    
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               49 Bit    Registers := 4     
	               48 Bit    Registers := 8     
	               44 Bit    Registers := 3     
	               41 Bit    Registers := 2     
	               39 Bit    Registers := 12    
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 189   
	               31 Bit    Registers := 19    
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 7     
	               22 Bit    Registers := 4     
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 41    
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 15    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 23    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 85    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 33    
	                5 Bit    Registers := 135   
	                4 Bit    Registers := 197   
	                3 Bit    Registers := 168   
	                2 Bit    Registers := 330   
	                1 Bit    Registers := 837   
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	              39K Bit	(1024 X 39 bit)          RAMs := 4     
	              34K Bit	(256 X 136 bit)          RAMs := 2     
	              32K Bit	(512 X 64 bit)          RAMs := 1     
	               9K Bit	(256 X 39 bit)          RAMs := 4     
	               2K Bit	(64 X 44 bit)          RAMs := 1     
	               1K Bit	(576 X 2 bit)          RAMs := 1     
	               1K Bit	(16 X 80 bit)          RAMs := 1     
	               1K Bit	(16 X 74 bit)          RAMs := 1     
	              384 Bit	(16 X 24 bit)          RAMs := 8     
	              160 Bit	(16 X 10 bit)          RAMs := 3     
	              128 Bit	(16 X 8 bit)          RAMs := 2     
	               62 Bit	(2 X 31 bit)          RAMs := 1     
	               16 Bit	(2 X 8 bit)          RAMs := 8     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  136 Bit        Muxes := 11    
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 6     
	   2 Input   71 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 52    
	   3 Input   64 Bit        Muxes := 3     
	   4 Input   64 Bit        Muxes := 2     
	  10 Input   64 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 4     
	   2 Input   48 Bit        Muxes := 8     
	   2 Input   44 Bit        Muxes := 5     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 20    
	   4 Input   39 Bit        Muxes := 4     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 391   
	   4 Input   32 Bit        Muxes := 9     
	   8 Input   32 Bit        Muxes := 4     
	  10 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 31    
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 4     
	   2 Input   28 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 9     
	   2 Input   22 Bit        Muxes := 5     
	   2 Input   21 Bit        Muxes := 8     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 21    
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 22    
	   3 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   8 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 11    
	   4 Input   13 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 8     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 9     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 37    
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 234   
	   4 Input    8 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 9     
	   9 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 4     
	   6 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 75    
	   2 Input    5 Bit        Muxes := 320   
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 198   
	  11 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 10    
	   8 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  17 Input    4 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 10    
	   7 Input    3 Bit        Muxes := 20    
	   2 Input    3 Bit        Muxes := 247   
	   6 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 11    
	  10 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 337   
	   3 Input    2 Bit        Muxes := 19    
	   4 Input    2 Bit        Muxes := 10    
	  11 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 4     
	  95 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 96    
	   2 Input    1 Bit        Muxes := 1749  
	   4 Input    1 Bit        Muxes := 48    
	  11 Input    1 Bit        Muxes := 33    
	   3 Input    1 Bit        Muxes := 40    
	   7 Input    1 Bit        Muxes := 104   
	   6 Input    1 Bit        Muxes := 205   
	   8 Input    1 Bit        Muxes := 41    
	  10 Input    1 Bit        Muxes := 10    
	  13 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_4_reg' and it is trimmed from '10' to '8' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16750]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_2_reg' and it is trimmed from '10' to '8' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:16733]
INFO: [Synth 8-5546] ROM "sdram_cmd_payload_a1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sdram_cmd_payload_a1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sdram_choose_req_want_writes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdram_choose_req_want_reads" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rf_ram/memory_reg to conserve power
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_18_reg' and it is trimmed from '74' to '66' bits. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/litedram_core.v:18819]
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance i_285/storage_12_reg_0_15_6_7 from module litedram_core__GC0 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serv_rf_top/\cpu/csr/timer_irq_r_reg )
INFO: [Synth 8-3886] merging instance 'serv_rf_top/cpu/decode/o_rf_rs2_addr_reg[0]' (FDE) to 'serv_rf_top/cpu/decode/op20_reg'
INFO: [Synth 8-3886] merging instance 'serv_rf_top/cpu/decode/o_rf_rs2_addr_reg[1]' (FDE) to 'serv_rf_top/cpu/decode/op21_reg'
INFO: [Synth 8-3886] merging instance 'serv_rf_top/cpu/decode/o_rf_rs2_addr_reg[2]' (FDE) to 'serv_rf_top/cpu/decode/op22_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serv_rf_top/\cpu/state/irq_sync_reg )
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[7]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[1]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[3]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdram_postponer_count_reg)
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[5]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[4]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[2]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'litedramcore_interface1_bank_bus_dat_r_reg[6]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[7]' (FD) to 'a7ddrphy_dqspattern_o1_reg[5]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[6]' (FD) to 'a7ddrphy_dqspattern_o1_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[5]' (FD) to 'a7ddrphy_dqspattern_o1_reg[3]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[4]' (FD) to 'a7ddrphy_dqspattern_o1_reg[2]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[3]' (FD) to 'a7ddrphy_dqspattern_o1_reg[1]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_dqspattern_o1_reg[1]' (FD) to 'sdram_cmd_payload_ba_reg[2]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_ba_reg[0]' (FD) to 'sdram_cmd_payload_ba_reg[2]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_ba_reg[1]' (FD) to 'sdram_cmd_payload_ba_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sdram_cmd_payload_ba_reg[2] )
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[0]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[1]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[2]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[3]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[4]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[5]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[6]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[7]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[8]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[9]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[11]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdram_cmd_payload_a_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdram_sequencer_count_reg)
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[7]' (FD) to 'a7ddrphy_bitslip15_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[6]' (FD) to 'a7ddrphy_bitslip15_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[5]' (FD) to 'a7ddrphy_bitslip15_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip15_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[7]' (FD) to 'a7ddrphy_bitslip14_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[6]' (FD) to 'a7ddrphy_bitslip14_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[5]' (FD) to 'a7ddrphy_bitslip14_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip14_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[7]' (FD) to 'a7ddrphy_bitslip13_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[6]' (FD) to 'a7ddrphy_bitslip13_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[5]' (FD) to 'a7ddrphy_bitslip13_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip13_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[7]' (FD) to 'a7ddrphy_bitslip12_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[6]' (FD) to 'a7ddrphy_bitslip12_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[5]' (FD) to 'a7ddrphy_bitslip12_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip12_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[7]' (FD) to 'a7ddrphy_bitslip11_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[6]' (FD) to 'a7ddrphy_bitslip11_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[5]' (FD) to 'a7ddrphy_bitslip11_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip11_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[7]' (FD) to 'a7ddrphy_bitslip10_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[6]' (FD) to 'a7ddrphy_bitslip10_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[5]' (FD) to 'a7ddrphy_bitslip10_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip10_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[7]' (FD) to 'a7ddrphy_bitslip9_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[6]' (FD) to 'a7ddrphy_bitslip9_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[5]' (FD) to 'a7ddrphy_bitslip9_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip9_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[7]' (FD) to 'a7ddrphy_bitslip8_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[6]' (FD) to 'a7ddrphy_bitslip8_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[5]' (FD) to 'a7ddrphy_bitslip8_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip8_r0_reg[4]' (FD) to 'a7ddrphy_bitslip0_r2_reg[7]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip7_r0_reg[15]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip7_r0_reg[14]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip7_r0_reg[13]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip7_r0_reg[12]' (FDR) to 'a7ddrphy_bitslip0_r2_reg[15]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip7_r0_reg[7]' (FD) to 'a7ddrphy_bitslip7_r0_reg[4]'
INFO: [Synth 8-3886] merging instance 'a7ddrphy_bitslip7_r0_reg[6]' (FD) to 'a7ddrphy_bitslip7_r0_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a7ddrphy_bitslip1_r1_reg[12] )
INFO: [Synth 8-7067] Removed DRAM instance i_285/storage_12_reg_0_15_6_7 from module litedram_core__GC0 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serv_rf_top/\cpu/state/o_pending_irq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sdram_cmd_payload_ba_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sdram_cmd_payload_ba_reg[2] )
DSP Report: Generating DSP prod_x0, operation Mode is: A*B.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: Generating DSP prod_x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: Generating DSP prod_x0, operation Mode is: A*B.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: Generating DSP prod_x0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
DSP Report: operator prod_x0 is absorbed into DSP prod_x0.
WARNING: [Synth 8-3917] design el2_dec has port trace_rv_trace_pkt[trace_rv_i_address_ip][0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "pic_ctrl_inst/mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pic_ctrl_inst/mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pic_ctrl_inst/mask" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lsu/lsu_lsc_ctl/\exc_mscause_mff/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pic_ctrl_inst/picm_radd_flop/dout_reg[15] )
WARNING: [Synth 8-3917] design el2_mem has port ictag_debug_rd_data[25] driven by constant 0
WARNING: [Synth 8-3917] design el2_mem has port ictag_debug_rd_data[24] driven by constant 0
WARNING: [Synth 8-3917] design el2_mem has port ictag_debug_rd_data[23] driven by constant 0
WARNING: [Synth 8-3917] design el2_mem has port ictag_debug_rd_data[22] driven by constant 0
INFO: [Synth 8-5544] ROM "SevSegDec/seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clkcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clkcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (spi/\spcr_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (spi2/\spcr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_full_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/wb_err_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_b_mux/gen_arbiter.gen_int_rr.rr_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_b_mux/gen_arbiter.gen_int_rr.rr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/clk_s_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_full_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_id_counter/gen_counters[4].mst_select_q_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_id_counter/gen_counters[4].mst_select_q_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].mst_select_q_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[4].mst_select_q_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/clk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_w_fifo/mem_q_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_w_fifo/mem_q_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_w_fifo/mem_q_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_w_fifo/mem_q_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_mst_port_mux[0].i_axi_mux /\gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_mst_port_mux[0].i_axi_mux /\gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.lock_aw_valid_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].mst_select_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/p_0_out_inferred /\gen_demux.i_w_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i2c_master/FSM_sequential_state_reg[3]) is unused and will be removed from module simple_i2c_wishbone_slave.
WARNING: [Synth 8-3332] Sequential element (i2c_master/FSM_sequential_state_reg[2]) is unused and will be removed from module simple_i2c_wishbone_slave.
WARNING: [Synth 8-3332] Sequential element (i2c_master/FSM_sequential_state_reg[1]) is unused and will be removed from module simple_i2c_wishbone_slave.
WARNING: [Synth 8-3332] Sequential element (i2c_master/FSM_sequential_state_reg[0]) is unused and will be removed from module simple_i2c_wishbone_slave.
WARNING: [Synth 8-3332] Sequential element (i2c_master/FSM_sequential_slave_state_reg[3]) is unused and will be removed from module simple_i2c_wishbone_slave.
WARNING: [Synth 8-3332] Sequential element (i2c_master/FSM_sequential_slave_state_reg[2]) is unused and will be removed from module simple_i2c_wishbone_slave.
WARNING: [Synth 8-3332] Sequential element (i2c_master/FSM_sequential_slave_state_reg[1]) is unused and will be removed from module simple_i2c_wishbone_slave.
WARNING: [Synth 8-3332] Sequential element (i2c_master/FSM_sequential_slave_state_reg[0]) is unused and will be removed from module simple_i2c_wishbone_slave.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/rx_reg[7]__2/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/rx_reg[6]__2/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/rx_reg[5]__2/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/rx_reg[4]__2/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/rx_reg[3]__2/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/rx_reg[2]__2/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/rx_reg[1]__2/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/rx_reg[0]__2/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:214]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/busy_reg__0/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:65]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:65]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:65]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/done_reg__0/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:60]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/no_ack_reg__0/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:61]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/slave_bit_counter_reg[2]__1/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:295]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:295]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:295]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/slave_bit_counter_reg[1]__1/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:295]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:295]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:295]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/slave_bit_counter_reg[0]__1/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:295]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:295]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:295]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i2c/i2c_master/sda_out_reg__1/Q' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:296]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:296]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/Peripherals/simple_i2c/simple_i2c.sv:296]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:03:06 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 747 ; free virtual = 8097
Synthesis current peak Physical Memory [PSS] (MB): peak = 6515.164; parent = 1462.693; children = 5258.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13037.777; parent = 2568.871; children = 10472.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|serv_rf_top        | rf_ram/memory_reg                                            | 0 K x 2(READ_FIRST)    | W |   | 0 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|litedram_core__GC0 | storage_10_reg                                               | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|litedram_core__GC0 | storage_13_reg                                               | 16 x 66(READ_FIRST)    | W |   | 16 x 66(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|litedram_core__GC0 | mem_1_reg                                                    | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|el2_mem            | Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg | 1 K x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 1      | 
|el2_mem            | Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg | 1 K x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 1      | 
|el2_mem            | Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg | 1 K x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 1      | 
|el2_mem            | Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg | 1 K x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 1      | 
|\iccm.iccm         | mem_bank[0].iccm.iccm_bank/ram_core_reg                      | 256 x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|\iccm.iccm         | mem_bank[1].iccm.iccm_bank/ram_core_reg                      | 256 x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|\iccm.iccm         | mem_bank[2].iccm.iccm_bank/ram_core_reg                      | 256 x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|\iccm.iccm         | mem_bank[3].iccm.iccm_bank/ram_core_reg                      | 256 x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|bootrom            | ram/mem_reg                                                  | 512 x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+------------------+
|Module Name               | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives       | 
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+------------------+
|litedram_core__GC0        | data_mem_grain6_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | tag_mem_reg                                                               | Implied   | 2 x 31               | RAM32M x 6       | 
|litedram_core__GC0        | storage_2_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_3_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_4_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_5_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_6_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_7_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_8_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_9_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_1_reg                                                             | Implied   | 16 x 8               | RAM32M x 2       | 
|litedram_core__GC0        | storage_reg                                                               | Implied   | 16 x 8               | RAM32M x 2       | 
|litedram_core__GC0        | storage_11_reg                                                            | Implied   | 16 x 6               | RAM32M x 1       | 
|litedram_core__GC0        | storage_12_reg                                                            | Implied   | 16 x 6               | RAM32M x 2       | 
|litedram_core__GC0        | storage_14_reg                                                            | Implied   | 16 x 8               | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain0_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain1_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain2_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain3_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain4_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain5_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain7_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|\icache.icm/ic_data_inst  | PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg | Implied   | 256 x 136            | RAM256X1S x 136  | 
|\icache.icm/ic_data_inst  | PACKED_1.BANKS_WAY[1].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg | Implied   | 256 x 136            | RAM256X1S x 136  | 
|el2_mem                   | icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.ic_way_tag/ram_core_reg | Implied   | 64 x 44              | RAM64X1S x 44    | 
|spi                       | wfifo/mem_reg                                                             | Implied   | 4 x 8                | RAM32M x 2       | 
|spi                       | rfifo/mem_reg                                                             | Implied   | 4 x 8                | RAM32M x 2       | 
|spi2                      | wfifo/mem_reg                                                             | Implied   | 4 x 8                | RAM32M x 2       | 
|spi2                      | rfifo/mem_reg                                                             | Implied   | 4 x 8                | RAM32M x 2       | 
|uart16550_0               | regs/receiver/fifo_rx/rfifo/ram_reg                                       | Implied   | 16 x 8               | RAM32M x 2       | 
|uart16550_0               | regs/transmitter/fifo_tx/tfifo/ram_reg                                    | Implied   | 16 x 8               | RAM32M x 2       | 
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|el2_exu_mul_ctl | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of /home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc:8]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 206 of /home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc:206]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:03:13 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 594 ; free virtual = 8002
Synthesis current peak Physical Memory [PSS] (MB): peak = 6515.164; parent = 1462.693; children = 5258.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13037.777; parent = 2568.871; children = 10472.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:39 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 616 ; free virtual = 8029
Synthesis current peak Physical Memory [PSS] (MB): peak = 6515.164; parent = 1462.693; children = 5258.728
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13037.777; parent = 2568.871; children = 10472.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|serv_rf_top        | rf_ram/memory_reg                                            | 0 K x 2(READ_FIRST)    | W |   | 0 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|litedram_core__GC0 | storage_10_reg                                               | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|litedram_core__GC0 | storage_13_reg                                               | 16 x 66(READ_FIRST)    | W |   | 16 x 66(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|litedram_core__GC0 | mem_1_reg                                                    | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|el2_mem            | Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg | 1 K x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 1      | 
|el2_mem            | Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg | 1 K x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 1      | 
|el2_mem            | Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg | 1 K x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 1      | 
|el2_mem            | Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg | 1 K x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 1      | 
|\iccm.iccm         | mem_bank[0].iccm.iccm_bank/ram_core_reg                      | 256 x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|\iccm.iccm         | mem_bank[1].iccm.iccm_bank/ram_core_reg                      | 256 x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|\iccm.iccm         | mem_bank[2].iccm.iccm_bank/ram_core_reg                      | 256 x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|\iccm.iccm         | mem_bank[3].iccm.iccm_bank/ram_core_reg                      | 256 x 39(NO_CHANGE)    | W | R |                        |   |   | Port A           | 2      | 0      | 
|bootrom            | ram/mem_reg                                                  | 512 x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+------------------+
|Module Name               | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives       | 
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+------------------+
|litedram_core__GC0        | data_mem_grain6_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | tag_mem_reg                                                               | Implied   | 2 x 31               | RAM32M x 6       | 
|litedram_core__GC0        | storage_2_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_3_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_4_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_5_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_6_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_7_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_8_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_9_reg                                                             | Implied   | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0        | storage_1_reg                                                             | Implied   | 16 x 8               | RAM32M x 2       | 
|litedram_core__GC0        | storage_11_reg                                                            | Implied   | 16 x 6               | RAM32M x 1       | 
|litedram_core__GC0        | storage_12_reg                                                            | Implied   | 16 x 6               | RAM32M x 2       | 
|litedram_core__GC0        | storage_14_reg                                                            | Implied   | 16 x 8               | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain0_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain1_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain2_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain3_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain4_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain5_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|litedram_core__GC0        | data_mem_grain7_reg                                                       | Implied   | 2 x 8                | RAM32M x 2       | 
|\icache.icm/ic_data_inst  | PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg | Implied   | 256 x 136            | RAM256X1S x 136  | 
|\icache.icm/ic_data_inst  | PACKED_1.BANKS_WAY[1].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg | Implied   | 256 x 136            | RAM256X1S x 136  | 
|el2_mem                   | icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.ic_way_tag/ram_core_reg | Implied   | 64 x 44              | RAM64X1S x 44    | 
|spi                       | wfifo/mem_reg                                                             | Implied   | 4 x 8                | RAM32M x 2       | 
|spi                       | rfifo/mem_reg                                                             | Implied   | 4 x 8                | RAM32M x 2       | 
|spi2                      | wfifo/mem_reg                                                             | Implied   | 4 x 8                | RAM32M x 2       | 
|spi2                      | rfifo/mem_reg                                                             | Implied   | 4 x 8                | RAM32M x 2       | 
|uart16550_0               | regs/receiver/fifo_rx/rfifo/ram_reg                                       | Implied   | 16 x 8               | RAM32M x 2       | 
|uart16550_0               | regs/transmitter/fifo_tx/tfifo/ram_reg                                    | Implied   | 16 x 8               | RAM32M x 2       | 
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/serv_rf_top/rf_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/storage_10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/storage_10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/storage_13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ldci_1/ddr2/ldc/memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of /home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc:8]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 206 of /home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc:206]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv:41]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of /home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc:8]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 206 of /home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc:206]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of /home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc:8]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 206 of /home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc:206]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of /home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/rvfpganexys.xdc:8]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 206 of /home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc. [/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/src/LiteDRAM/liteDRAM.xdc:206]
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolfi_4/swervolf/bootrom/ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolfi_4/swervolf/bootrom/ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:52 ; elapsed = 00:03:52 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 322 ; free virtual = 7130
Synthesis current peak Physical Memory [PSS] (MB): peak = 6842.634; parent = 1462.693; children = 5403.029
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13353.680; parent = 2572.961; children = 10780.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/serv_rf_top/rf_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/storage_10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/storage_10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/storage_13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ddr2/ldc/memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[1].iccm.iccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/bootrom/ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance swervolf/bootrom/ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:58 ; elapsed = 00:03:58 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 359 ; free virtual = 7209
Synthesis current peak Physical Memory [PSS] (MB): peak = 6850.485; parent = 1462.693; children = 5403.029
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13353.680; parent = 2572.961; children = 10780.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:58 ; elapsed = 00:03:58 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 359 ; free virtual = 7209
Synthesis current peak Physical Memory [PSS] (MB): peak = 6850.485; parent = 1462.693; children = 5403.029
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13353.680; parent = 2572.961; children = 10780.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 00:04:03 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 403 ; free virtual = 7253
Synthesis current peak Physical Memory [PSS] (MB): peak = 6876.067; parent = 1473.038; children = 5403.029
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13353.680; parent = 2572.961; children = 10780.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:04:05 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 421 ; free virtual = 7270
Synthesis current peak Physical Memory [PSS] (MB): peak = 6876.126; parent = 1473.097; children = 5403.029
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13353.680; parent = 2572.961; children = 10780.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:06 ; elapsed = 00:04:06 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 431 ; free virtual = 7280
Synthesis current peak Physical Memory [PSS] (MB): peak = 6876.829; parent = 1473.800; children = 5403.029
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13353.680; parent = 2572.961; children = 10780.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:04:06 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 431 ; free virtual = 7280
Synthesis current peak Physical Memory [PSS] (MB): peak = 6876.829; parent = 1473.800; children = 5403.029
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13353.680; parent = 2572.961; children = 10780.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rvfpganexys | ddr2/ldc/subfragments_new_master_rdata_valid8_reg  | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpganexys | ddr2/ldc/subfragments_new_master_rdata_valid17_reg | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpganexys | ddr2/ldc/a7ddrphy_rddata_en_tappeddelayline7_reg   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|el2_exu_mul_ctl | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | PCIN>>17+A*B | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|el2_exu_mul_ctl | PCIN>>17+A*B | 0      | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     3|
|2     |BUFG       |    11|
|3     |CARRY4     |   849|
|4     |DSP48E1    |     4|
|6     |IDELAYCTRL |     1|
|7     |IDELAYE2   |    16|
|8     |ISERDESE2  |    16|
|9     |LUT1       |   499|
|10    |LUT2       |  2715|
|11    |LUT3       |  3765|
|12    |LUT4       |  4785|
|13    |LUT5       |  6321|
|14    |LUT6       | 15171|
|15    |MUXF7      |   419|
|16    |MUXF8      |    15|
|17    |OSERDESE2  |    44|
|18    |PLLE2_ADV  |     1|
|19    |PLLE2_BASE |     1|
|20    |RAM256X1S  |   272|
|21    |RAM32M     |    56|
|22    |RAM32X1D   |    29|
|23    |RAM64X1S   |    44|
|24    |RAMB18E1   |    14|
|28    |RAMB36E1   |    17|
|40    |SRL16E     |     3|
|41    |STARTUPE2  |     1|
|42    |FD         |     8|
|43    |FDCE       | 10931|
|44    |FDPE       |    49|
|45    |FDRE       |  3370|
|46    |FDSE       |   215|
|47    |IBUF       |     5|
|48    |IOBUF      |    32|
|49    |IOBUFDS    |     2|
|50    |OBUF       |    61|
|51    |OBUFDS     |     1|
|52    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:07 ; elapsed = 00:04:06 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 431 ; free virtual = 7280
Synthesis current peak Physical Memory [PSS] (MB): peak = 6876.837; parent = 1473.808; children = 5403.029
Synthesis current peak Virtual Memory [VSS] (MB): peak = 13353.680; parent = 2572.961; children = 10780.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 45 critical warnings and 371 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:57 ; elapsed = 00:03:58 . Memory (MB): peak = 2588.961 ; gain = 817.676 ; free physical = 5633 ; free virtual = 12485
Synthesis Optimization Complete : Time (s): cpu = 00:03:09 ; elapsed = 00:04:10 . Memory (MB): peak = 2588.961 ; gain = 1006.391 ; free physical = 5658 ; free virtual = 12500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2588.961 ; gain = 0.000 ; free physical = 5632 ; free virtual = 12474
INFO: [Netlist 29-17] Analyzing 1797 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 34 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2604.969 ; gain = 0.000 ; free physical = 5549 ; free virtual = 12391
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 445 instances were transformed.
  FD => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 272 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 56 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 29 instances
  RAM64X1S => RAM64X1S (RAMS64E): 44 instances

Synth Design complete, checksum: c2bb9ffc
INFO: [Common 17-83] Releasing license: Synthesis
588 Infos, 560 Warnings, 45 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:24 ; elapsed = 00:04:24 . Memory (MB): peak = 2604.969 ; gain = 1334.562 ; free physical = 5772 ; free virtual = 12614
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/alex/dev/rvfpga_veerwolf_el2_simple_i2c_wishbone/RVfpga_VeeRwolf_EL2_Simple_I2C_Wishbone/RVfpga_VeeRwolf_EL2_Simple_I2C_Wishbone.runs/synth_1/rvfpganexys.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2677.004 ; gain = 72.035 ; free physical = 5696 ; free virtual = 12584
INFO: [runtcl-4] Executing : report_utilization -file rvfpganexys_utilization_synth.rpt -pb rvfpganexys_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 20:40:01 2024...
