INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Usuario/alu_funcional/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module is_overflow
INFO: [VRFC 10-311] analyzing module is_underflow
INFO: [VRFC 10-311] analyzing module is_inexact
INFO: [VRFC 10-311] analyzing module is_invalid_op
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Usuario/alu_funcional/arquitectura_proyecto_alu.srcs/sources_1/new/fp16_special_cases.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_classifier
INFO: [VRFC 10-311] analyzing module fp16_special_values
INFO: [VRFC 10-311] analyzing module fp16_special_case_handler
INFO: [VRFC 10-311] analyzing module fp16_flags
