
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2022.1/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1638.297 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19080
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [D:/Xilinx_2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2136.422 ; gain = 318.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'design_1' declared at 'e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:1987' bound to instance 'design_1_i' of component 'design_1' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_1' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:1999]
INFO: [Synth 8-3491] module 'design_1_audio_pipeline_0_0' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_audio_pipeline_0_0_stub.vhdl:5' bound to instance 'audio_pipeline_0' of component 'design_1_audio_pipeline_0_0' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:2447]
INFO: [Synth 8-638] synthesizing module 'design_1_audio_pipeline_0_0' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_audio_pipeline_0_0_stub.vhdl:42]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:2128]
INFO: [Synth 8-3491] module 'design_1_axi_dma_0_0' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_axi_dma_0_0_stub.vhdl:5' bound to instance 'axi_dma_0' of component 'design_1_axi_dma_0_0' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:2481]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_axi_dma_0_0_stub.vhdl:54]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:2526]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_axi_smc_0_stub.vhdl:49]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:2567]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_clk_wiz_0_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_0' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:1347]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_QJIMLI' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1D3SAH3' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:157]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A7ZMW4' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:286]
INFO: [Synth 8-3491] module 'design_1_auto_ds_0' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_0' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:579]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:658]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:286]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_KGUFR9' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:787]
INFO: [Synth 8-3491] module 'design_1_auto_ds_1' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_1' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:1159]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:787]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:1901]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:1347]
INFO: [Synth 8-3491] module 'design_1_rst_ps8_0_99M_0' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_rst_ps8_0_99M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_99M' of component 'design_1_rst_ps8_0_99M_0' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:2694]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_99M_0' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_rst_ps8_0_99M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_zynq_ultra_ps_e_0_0' declared at 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'design_1_zynq_ultra_ps_e_0_0' [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:2707]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6CAVDAS/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:135]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/synth/design_1.vhd:1999]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:22]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2233.258 ; gain = 415.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2251.160 ; gain = 433.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2251.160 ; gain = 433.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2251.160 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_audio_pipeline_0_0/design_1_audio_pipeline_0_0/design_1_audio_pipeline_0_0_in_context.xdc] for cell 'design_1_i/audio_pipeline_0'
Finished Parsing XDC File [e:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.gen/sources_1/bd/design_1/ip/design_1_audio_pipeline_0_0/design_1_audio_pipeline_0_0/design_1_audio_pipeline_0_0_in_context.xdc] for cell 'design_1_i/audio_pipeline_0'
Parsing XDC File [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.srcs/constrs_1/imports/comp3601-audio-project/kria-constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_sel'. [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.srcs/constrs_1/imports/comp3601-audio-project/kria-constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_sel'. [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.srcs/constrs_1/imports/comp3601-audio-project/kria-constraints.xdc:15]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.srcs/constrs_1/imports/comp3601-audio-project/kria-constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_sel'. [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.srcs/constrs_1/imports/comp3601-audio-project/kria-constraints.xdc:20]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.srcs/constrs_1/imports/comp3601-audio-project/kria-constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s_sel'. [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.srcs/constrs_1/imports/comp3601-audio-project/kria-constraints.xdc:25]
Finished Parsing XDC File [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.srcs/constrs_1/imports/comp3601-audio-project/kria-constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.srcs/constrs_1/imports/comp3601-audio-project/kria-constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.srcs/constrs_1/imports/comp3601-audio-project/kria-constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2287.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2287.727 ; gain = 470.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2287.727 ; gain = 470.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/audio_pipeline_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2287.727 ; gain = 470.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2287.727 ; gain = 470.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2287.727 ; gain = 470.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2789.867 ; gain = 972.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2790.461 ; gain = 972.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2810.086 ; gain = 992.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2814.906 ; gain = 997.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2814.906 ; gain = 997.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2814.906 ; gain = 997.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2814.906 ; gain = 997.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2814.906 ; gain = 997.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2814.906 ; gain = 997.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_audio_pipeline_0_0  |         1|
|7     |design_1_axi_dma_0_0         |         1|
|8     |design_1_axi_smc_0           |         1|
|9     |design_1_clk_wiz_0_0         |         1|
|10    |design_1_rst_ps8_0_99M_0     |         1|
|11    |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_audio_pipeline_0_0_bbox  |     1|
|2     |design_1_auto_ds_0_bbox           |     1|
|3     |design_1_auto_ds_1_bbox           |     1|
|4     |design_1_auto_pc_0_bbox           |     1|
|5     |design_1_auto_pc_1_bbox           |     1|
|6     |design_1_axi_dma_0_0_bbox         |     1|
|7     |design_1_axi_smc_0_bbox           |     1|
|8     |design_1_clk_wiz_0_0_bbox         |     1|
|9     |design_1_rst_ps8_0_99M_0_bbox     |     1|
|10    |design_1_xbar_0_bbox              |     1|
|11    |design_1_zynq_ultra_ps_e_0_0_bbox |     1|
|12    |IBUF                              |     1|
|13    |OBUF                              |     2|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2814.906 ; gain = 997.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2814.906 ; gain = 960.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2814.906 ; gain = 997.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2826.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete, checksum: 52a7df45
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2857.105 ; gain = 1218.809
INFO: [Common 17-1381] The checkpoint 'E:/OneDrive - UNSW/Computer Engineering/COMP3601/i2s_driver/i2s_driver.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  3 09:33:30 2022...
