git clone --depth 1 --no-tags https://github.com/ahjafar/DSDProject402.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661731355
git clone --depth 1 --no-tags https://github.com/SunirbanRanjit/8-bit-ALU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661769524
git clone --depth 1 --no-tags https://github.com/prateekbashista/2-way_Set_Associative_LRU_Cache_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661476144
git clone --depth 1 --no-tags https://github.com/eric7541/vacation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661493193
git clone --depth 1 --no-tags https://github.com/GabrielVargasBS/AC1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661886278
git clone --depth 1 --no-tags https://github.com/Mahima-150/timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662053775
git clone --depth 1 --no-tags https://github.com/AhmedMohamed106/Hamming-code-parity-checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658179490
git clone --depth 1 --no-tags https://github.com/xyz123479/ECC-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658815099
git clone --depth 1 --no-tags https://github.com/Nahele41/ProgettoCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662479392
git clone --depth 1 --no-tags https://github.com/jessyca-ferreira/microwave-verilog-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662847697
git clone --depth 1 --no-tags https://github.com/boing-86/array_multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662877572
git clone --depth 1 --no-tags https://github.com/saran18/CS2610.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657569436
git clone --depth 1 --no-tags https://github.com/yuxuan-chen-6/EErover_year2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657834406
git clone --depth 1 --no-tags https://github.com/Promin3/ComputerOrganizationAndDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659844437
git clone --depth 1 --no-tags https://github.com/capt-FROSTY/8-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659673285
git clone --depth 1 --no-tags https://github.com/oriod-malo/Custom-MIPS32-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658435728
git clone --depth 1 --no-tags https://github.com/monnikaaa/Stuck_at_fault.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661570793
git clone --depth 1 --no-tags https://github.com/anshulk1234/CSE-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661647152
git clone --depth 1 --no-tags https://github.com/celal9/VERILOG-V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662268197
git clone --depth 1 --no-tags https://github.com/LucasAbrandao/LAOC-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661104978
git clone --depth 1 --no-tags https://github.com/ArnauvGilotra/Processor_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661144732
git clone --depth 1 --no-tags https://github.com/techerpradip/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663540521
git clone --depth 1 --no-tags https://github.com/anshikabhatia13/ClassroomSecuritySystem_DLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663565568
git clone --depth 1 --no-tags https://github.com/gowdy88/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661667239
git clone --depth 1 --no-tags https://github.com/PaulinaRicoG/ofpga_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661818320
git clone --depth 1 --no-tags https://github.com/hazemzakariasaad/binary_to_bcd_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661884388
git clone --depth 1 --no-tags https://github.com/RaulG99/1-d_conv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661431129
git clone --depth 1 --no-tags https://github.com/asirmak/CSE224-TermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662935983
git clone --depth 1 --no-tags https://github.com/hossamad/32-Point-FFT-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661000507
git clone --depth 1 --no-tags https://github.com/moghazym31/verilog-risc-v-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660442629
git clone --depth 1 --no-tags https://github.com/lavishvamsiraja/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660456159
git clone --depth 1 --no-tags https://github.com/AvantikaN/Controlling-Servo-Motor-using-Tang-Nano-4k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663823356
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657065024
git clone --depth 1 --no-tags https://github.com/BatGun21/8-bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661541895
git clone --depth 1 --no-tags https://github.com/Jiwhan-Kim/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657157151
git clone --depth 1 --no-tags https://github.com/GlebKasi/probation_Kasianov_Gleb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663094200
git clone --depth 1 --no-tags https://github.com/ekknod/pcileech-wifi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670305909
git clone --depth 1 --no-tags https://github.com/OSCPU/yosys-sta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669768112
git clone --depth 1 --no-tags https://github.com/thousrm/universal_NPU-CNN_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667848788
git clone --depth 1 --no-tags https://github.com/nand2mario/sdram-tang-nano-20k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666654881
git clone --depth 1 --no-tags https://github.com/turbo9team/turbo9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668948366
git clone --depth 1 --no-tags https://github.com/darklife/udarkrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669947400
git clone --depth 1 --no-tags https://github.com/WzyNoEmo/video_capture_and_process.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670154019
git clone --depth 1 --no-tags https://github.com/devindang/dv-cpu-rv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666756367
git clone --depth 1 --no-tags https://github.com/Thenmozhie/Procedural-and-OOPs-with-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669171857
git clone --depth 1 --no-tags https://github.com/Essenceia/low-latency-ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666912088
git clone --depth 1 --no-tags https://github.com/LIV2/RIPPLE-IDE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670221537
git clone --depth 1 --no-tags https://github.com/MiladNooraei/RiscV-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665262680
git clone --depth 1 --no-tags https://github.com/Amr-HAlahla/Multi-Cycle-RISC-Processor-In-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665711310
git clone --depth 1 --no-tags https://github.com/DOUDIU/RSA2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669743422
git clone --depth 1 --no-tags https://github.com/sld-columbia/spikehard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668908731
git clone --depth 1 --no-tags https://github.com/A-Hares/SPI-NTI-GP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669402114
git clone --depth 1 --no-tags https://github.com/Premraj02/OLED-Controller-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664944757
git clone --depth 1 --no-tags https://github.com/MobinaMhr/Computer-Architecture-Course-Projects-S2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664219476
git clone --depth 1 --no-tags https://github.com/zilongwang123/LeaVe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668168043
git clone --depth 1 --no-tags https://github.com/OmarMongy/priority_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670591365
git clone --depth 1 --no-tags https://github.com/Gopi-krishnan-77/intelunnati_Incognito.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665631664
git clone --depth 1 --no-tags https://github.com/hammamProg/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668175442
git clone --depth 1 --no-tags https://github.com/OmarMongy/Universal_shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670270686
git clone --depth 1 --no-tags https://github.com/maverick-sp/Project_Vending_Machine_Using_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669927810
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666932032
git clone --depth 1 --no-tags https://github.com/wrs225/Caravel-Vector-Coprocessor-AI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666072909
git clone --depth 1 --no-tags https://github.com/Taher2313/CMP-Core-i13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669538254
git clone --depth 1 --no-tags https://github.com/OmarMongy/Sequential_8x8_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666079275
git clone --depth 1 --no-tags https://github.com/nouralmulhem/Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667869581
git clone --depth 1 --no-tags https://github.com/Shirokuma233/2023summer-HITsz-cpu-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665886559
git clone --depth 1 --no-tags https://github.com/ali-rasteh/JPEG_Algorithm_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666247053
git clone --depth 1 --no-tags https://github.com/bol-edu/fsic_asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665787279
git clone --depth 1 --no-tags https://github.com/MobinaMhr/Digital-Logic-Design-Lab-Experiments-S2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664228579
git clone --depth 1 --no-tags https://github.com/OmarMongy/BCD_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671092657
git clone --depth 1 --no-tags https://github.com/islamibr/8x8_seq_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665971873
git clone --depth 1 --no-tags https://github.com/QianLei31/FPGA-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665013337
git clone --depth 1 --no-tags https://github.com/URK21CS2064/intelunnati_sci-fi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666777080
git clone --depth 1 --no-tags https://github.com/kosmalex/tiny_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667944657
git clone --depth 1 --no-tags https://github.com/ChetanyaKatara/RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666706116
git clone --depth 1 --no-tags https://github.com/YoussefMekawy/VeriRISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668157400
git clone --depth 1 --no-tags https://github.com/Taher2313/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669349688
git clone --depth 1 --no-tags https://github.com/entrepreneurarshadsk143/intelrepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666377143
git clone --depth 1 --no-tags https://github.com/nrs14/verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670507668
git clone --depth 1 --no-tags https://github.com/TimothyJNewman/fpga-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666900545
git clone --depth 1 --no-tags https://github.com/memidhun/intelunnati_Intel-ectuals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665684361
git clone --depth 1 --no-tags https://github.com/Mat2605/CaminhoDeDados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668803356
git clone --depth 1 --no-tags https://github.com/mabinogi233/branch_prediction_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665472015
git clone --depth 1 --no-tags https://github.com/OmarMongy/UDL_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671076559
git clone --depth 1 --no-tags https://github.com/ZAHEER-11/Hardware-Communication-Protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667996518
git clone --depth 1 --no-tags https://github.com/A-Hares/VeriRisc_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667175020
git clone --depth 1 --no-tags https://github.com/maitri0410/FPGA-based-PUF_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664169509
git clone --depth 1 --no-tags https://github.com/Yonsei-BitCrab/hodumaru.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668350438
git clone --depth 1 --no-tags https://github.com/Baysalt-Zhang/HardwareComprehensiveTraining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664122499
git clone --depth 1 --no-tags https://github.com/OmarMongy/Sync_and_Ayunc_counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671062622
git clone --depth 1 --no-tags https://github.com/OmarMongy/Timer_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671142690
git clone --depth 1 --no-tags https://github.com/FlippingLogic/fpga_read_bram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664499555
git clone --depth 1 --no-tags https://github.com/tmdqja1001/IDEC_FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667786099
git clone --depth 1 --no-tags https://github.com/Tan12d/HDL-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666302192
git clone --depth 1 --no-tags https://github.com/moonjayden/ice2005.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666615203
git clone --depth 1 --no-tags https://github.com/shorthate/EG4S20BG256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666611573
git clone --depth 1 --no-tags https://github.com/Youssefmdany/Sequential-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665518563
