.include "macros.inc"

.section .init, "ax"  # 0x80004000 - 0x800064E0
.global "TRK_memset"
"TRK_memset":
/* 8000446C 0000056C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80004470 00000570  7C 08 02 A6 */	mflr r0
/* 80004474 00000574  90 01 00 14 */	stw r0, 0x14(r1)
/* 80004478 00000578  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8000447C 0000057C  7C 7F 1B 78 */	mr r31, r3
/* 80004480 00000580  48 40 DF 01 */	bl "TRK_fill_mem"
/* 80004484 00000584  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80004488 00000588  7F E3 FB 78 */	mr r3, r31
/* 8000448C 0000058C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80004490 00000590  7C 08 03 A6 */	mtlr r0
/* 80004494 00000594  38 21 00 10 */	addi r1, r1, 0x10
/* 80004498 00000598  4E 80 00 20 */	blr

.global "TRK_memcpy"
"TRK_memcpy":
/* 8000449C 0000059C  38 84 FF FF */	addi r4, r4, -1
/* 800044A0 000005A0  38 C3 FF FF */	addi r6, r3, -1
/* 800044A4 000005A4  38 A5 00 01 */	addi r5, r5, 1
/* 800044A8 000005A8  48 00 00 0C */	b lbl_800044B4
lbl_800044AC:
/* 800044AC 000005AC  8C 04 00 01 */	lbzu r0, 1(r4)
/* 800044B0 000005B0  9C 06 00 01 */	stbu r0, 1(r6)
lbl_800044B4:
/* 800044B4 000005B4  34 A5 FF FF */	addic. r5, r5, -1
/* 800044B8 000005B8  40 82 FF F4 */	bne lbl_800044AC
/* 800044BC 000005BC  4E 80 00 20 */	blr

.section .text, "ax"  # 0x80006940 - 0x80418B80
.global "TRK_fill_mem"
"TRK_fill_mem":
/* 80412380 0040E020  28 05 00 20 */	cmplwi r5, 0x20
/* 80412384 0040E024  54 84 06 3E */	clrlwi r4, r4, 0x18
/* 80412388 0040E028  38 C3 FF FF */	addi r6, r3, -1
/* 8041238C 0040E02C  7C 87 23 78 */	mr r7, r4
/* 80412390 0040E030  41 80 00 90 */	blt lbl_80412420
/* 80412394 0040E034  7C C0 30 F8 */	nor r0, r6, r6
/* 80412398 0040E038  54 03 07 BF */	clrlwi. r3, r0, 0x1e
/* 8041239C 0040E03C  41 82 00 14 */	beq lbl_804123B0
/* 804123A0 0040E040  7C A3 28 50 */	subf r5, r3, r5
lbl_804123A4:
/* 804123A4 0040E044  34 63 FF FF */	addic. r3, r3, -1
/* 804123A8 0040E048  9C E6 00 01 */	stbu r7, 1(r6)
/* 804123AC 0040E04C  40 82 FF F8 */	bne lbl_804123A4
lbl_804123B0:
/* 804123B0 0040E050  28 07 00 00 */	cmplwi r7, 0
/* 804123B4 0040E054  41 82 00 1C */	beq lbl_804123D0
/* 804123B8 0040E058  54 E3 C0 0E */	slwi r3, r7, 0x18
/* 804123BC 0040E05C  54 E0 80 1E */	slwi r0, r7, 0x10
/* 804123C0 0040E060  54 E4 40 2E */	slwi r4, r7, 8
/* 804123C4 0040E064  7C 60 03 78 */	or r0, r3, r0
/* 804123C8 0040E068  7C 80 03 78 */	or r0, r4, r0
/* 804123CC 0040E06C  7C E7 03 78 */	or r7, r7, r0
lbl_804123D0:
/* 804123D0 0040E070  54 A4 D9 7F */	rlwinm. r4, r5, 0x1b, 5, 0x1f
/* 804123D4 0040E074  38 66 FF FD */	addi r3, r6, -3
/* 804123D8 0040E078  41 82 00 2C */	beq lbl_80412404
lbl_804123DC:
/* 804123DC 0040E07C  90 E3 00 04 */	stw r7, 4(r3)
/* 804123E0 0040E080  34 84 FF FF */	addic. r4, r4, -1
/* 804123E4 0040E084  90 E3 00 08 */	stw r7, 8(r3)
/* 804123E8 0040E088  90 E3 00 0C */	stw r7, 0xc(r3)
/* 804123EC 0040E08C  90 E3 00 10 */	stw r7, 0x10(r3)
/* 804123F0 0040E090  90 E3 00 14 */	stw r7, 0x14(r3)
/* 804123F4 0040E094  90 E3 00 18 */	stw r7, 0x18(r3)
/* 804123F8 0040E098  90 E3 00 1C */	stw r7, 0x1c(r3)
/* 804123FC 0040E09C  94 E3 00 20 */	stwu r7, 0x20(r3)
/* 80412400 0040E0A0  40 82 FF DC */	bne lbl_804123DC
lbl_80412404:
/* 80412404 0040E0A4  54 A4 F7 7F */	rlwinm. r4, r5, 0x1e, 0x1d, 0x1f
/* 80412408 0040E0A8  41 82 00 10 */	beq lbl_80412418
lbl_8041240C:
/* 8041240C 0040E0AC  34 84 FF FF */	addic. r4, r4, -1
/* 80412410 0040E0B0  94 E3 00 04 */	stwu r7, 4(r3)
/* 80412414 0040E0B4  40 82 FF F8 */	bne lbl_8041240C
lbl_80412418:
/* 80412418 0040E0B8  38 C3 00 03 */	addi r6, r3, 3
/* 8041241C 0040E0BC  54 A5 07 BE */	clrlwi r5, r5, 0x1e
lbl_80412420:
/* 80412420 0040E0C0  28 05 00 00 */	cmplwi r5, 0
/* 80412424 0040E0C4  4D 82 00 20 */	beqlr
lbl_80412428:
/* 80412428 0040E0C8  34 A5 FF FF */	addic. r5, r5, -1
/* 8041242C 0040E0CC  9C E6 00 01 */	stbu r7, 1(r6)
/* 80412430 0040E0D0  40 82 FF F8 */	bne lbl_80412428
/* 80412434 0040E0D4  4E 80 00 20 */	blr
