designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaUNI.vhd
# Adding file C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd ... Done
addfile C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaPostumis.vhd
# Adding file C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPostumis.vhd ... Done
addfile C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaPLIS.vhd
# Adding file C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd ... Done
vlib C:/Users/Z585/Desktop/LDtrecias/Testas2/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaUNI.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd
# Compile Entity "SCHEMAUNI"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAUNI"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -dbg -work work C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaPostumis.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPostumis.vhd
# Compile Entity "SCHEMAPOSTUMIS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAPOSTUMIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -dbg -work work C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaPLIS.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd
# Compile Entity "SCHEMAPLIS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAPLIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
entity SCHEMAUNI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r SCHEMAUNI -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# vsim: Stack memory: 32MB
# vsim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6991 kB (elbread=1024 elab2=5816 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LDtrecias\Testas2\src\wave.asdb
#  1:06 AM, Sunday, April 17, 2016
#  Simulation has been initialized
#  Selected Top-Level: SCHEMAUNI (SCHEMATIC)
add wave *
# 48 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/Testas2/src/wave.asdb'.
#  Simulation has been stopped
