binvert
less
datapath
nand
d flip-flop
write enable
carry in
d flip-flops
register file
operation
bit-slicing
one-bit adder
slt
set
propagation delay
2s complement
flip-flops
control
bnegate
mux
we
carry out
nor
alu
zero detection
read port
ainvert
1-bit
32-bit
overflow
write port
demux
select signal
overflow detection
