ALL THE TEST CASES ARE PASSED!
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_cal_top glbl -prj cal.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s cal 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/cal_sdiv_9s_8s_9_13_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cal_sdiv_9s_8s_9_13_1_div_u
INFO: [VRFC 10-311] analyzing module cal_sdiv_9s_8s_9_13_1_div
INFO: [VRFC 10-311] analyzing module cal_sdiv_9s_8s_9_13_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/cal.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cal_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/AESL_axi_s_c_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_c_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/AESL_axi_s_b_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_b_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/AESL_axi_s_a_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_a_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/AESL_axi_s_d_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_d_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cal
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cal_sdiv_9s_8s_9_13_1_div_u(in0_...
Compiling module xil_defaultlib.cal_sdiv_9s_8s_9_13_1_div(in0_WI...
Compiling module xil_defaultlib.cal_sdiv_9s_8s_9_13_1(ID=1,NUM_S...
Compiling module xil_defaultlib.cal
Compiling module xil_defaultlib.fifo(DEPTH=1)
Compiling module xil_defaultlib.AESL_axi_s_a_V
Compiling module xil_defaultlib.AESL_axi_s_b_V
Compiling module xil_defaultlib.AESL_axi_s_c_V
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_d_V
Compiling module xil_defaultlib.apatb_cal_top
Compiling module work.glbl
Built simulation snapshot cal

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/xsim.dir/cal/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 24 16:53:26 2023...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/cal/xsim_script.tcl
# xsim {cal} -autoloadwcfg -tclbatch {cal.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source cal.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 19 [0.00%] @ "125000"
// RTL Simulation : 1 / 19 [192.31%] @ "415000"
// RTL Simulation : 2 / 19 [192.31%] @ "435000"
// RTL Simulation : 3 / 19 [192.31%] @ "455000"
// RTL Simulation : 4 / 19 [192.31%] @ "475000"
// RTL Simulation : 5 / 19 [192.31%] @ "495000"
// RTL Simulation : 6 / 19 [192.31%] @ "515000"
// RTL Simulation : 7 / 19 [192.31%] @ "535000"
// RTL Simulation : 8 / 19 [192.31%] @ "555000"
// RTL Simulation : 9 / 19 [192.31%] @ "575000"
// RTL Simulation : 10 / 19 [192.31%] @ "595000"
// RTL Simulation : 11 / 19 [192.31%] @ "615000"
// RTL Simulation : 12 / 19 [192.31%] @ "635000"
// RTL Simulation : 13 / 19 [192.31%] @ "655000"
// RTL Simulation : 14 / 19 [192.31%] @ "675000"
// RTL Simulation : 15 / 19 [192.31%] @ "695000"
// RTL Simulation : 16 / 19 [192.31%] @ "715000"
// RTL Simulation : 17 / 19 [192.31%] @ "735000"
// RTL Simulation : 18 / 19 [192.31%] @ "755000"
// RTL Simulation : 19 / 19 [100.00%] @ "775000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 815 ns : File "/home/sam-admin/git/Training/HLS_Assignments/A4/codes/Assignment4/solution1/sim/verilog/cal.autotb.v" Line 326
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 24 16:53:34 2023...
ALL THE TEST CASES ARE PASSED!
