// Seed: 1826021443
`default_nettype id_1 `default_nettype id_0 `timescale 1ps / 1 ps
module module_0 (
    input  id_0
    , id_2,
    output id_1
);
  type_5(
      id_0, 1, id_3
  );
  logic id_4 = id_2;
endmodule
