$date
	Fri Jun  5 08:21:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! y $end
$var wire 1 " yb $end
$var reg 1 # a $end
$var reg 1 $ b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
0!
$end
#100
1"
1$
#200
0$
1#
#300
0"
1!
1$
#400
