// Seed: 1030442773
module module_0 (
    input uwire id_0
    , id_2
);
  logic id_3;
  ;
  assign id_3[-1] = id_3;
  wire id_4;
  ;
  wire id_5;
  assign id_2 = -1;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    inout tri1 id_3,
    output uwire id_4,
    output wor id_5,
    output wor id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri id_9,
    output tri0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input wire id_13,
    input supply1 id_14
    , id_23,
    output supply1 id_15,
    input supply0 id_16,
    output supply0 id_17,
    input tri1 id_18,
    input supply1 id_19,
    output wire id_20,
    output wire id_21
);
  logic [~  1 'b0 : -1  -  -1] id_24;
  module_0 modCall_1 (id_7);
endmodule
