Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: Top_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\ipcore_dir\DCM_MQP.v" into library work
Parsing module <DCM_MQP>.
Analyzing Verilog file "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\Serial_Sample_Control.v" into library work
Parsing module <Serial_Sample_Control>.
Analyzing Verilog file "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\sensor_clk_divider.v" into library work
Parsing module <sensor_clk_divider>.
Analyzing Verilog file "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\ADC_control.v" into library work
Parsing module <ADC_control>.
Analyzing Verilog file "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\Top_Module.v" into library work
Parsing module <Top_Module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_Module>.

Elaborating module <Serial_Sample_Control>.

Elaborating module <sensor_clk_divider>.

Elaborating module <ADC_control>.

Elaborating module <DCM_MQP>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=5.0,CLKFX_DIVIDE=10,CLKFX_MULTIPLY=2,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\ipcore_dir\DCM_MQP.v" Line 132: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\Top_Module.v" Line 66: Assignment to clk_100M ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\Top_Module.v" Line 70: Assignment to lock ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_Module>.
    Related source file is "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\Top_Module.v".
INFO:Xst:3210 - "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\Top_Module.v" line 62: Output port <CLK_OUT1> of the instance <clock_manager> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\Top_Module.v" line 62: Output port <LOCKED> of the instance <clock_manager> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top_Module> synthesized.

Synthesizing Unit <Serial_Sample_Control>.
    Related source file is "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\Serial_Sample_Control.v".
    Found 9-bit register for signal <cntr>.
    Found 9-bit adder for signal <cntr[8]_GND_2_o_add_1_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Serial_Sample_Control> synthesized.

Synthesizing Unit <sensor_clk_divider>.
    Related source file is "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\sensor_clk_divider.v".
    Found 5-bit register for signal <cntr>.
    Found 5-bit adder for signal <cntr[4]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sensor_clk_divider> synthesized.

Synthesizing Unit <ADC_control>.
    Related source file is "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\ADC_control.v".
    Found 12-bit register for signal <shift_in1>.
    Found 12-bit register for signal <shift_in2>.
    Found 1-bit register for signal <delay_en>.
    Found 3-bit register for signal <cs_delay>.
    Found 5-bit register for signal <sdata_cntr>.
    Found 12-bit register for signal <pdata1>.
    Found 12-bit register for signal <pdata2>.
    Found 7-bit register for signal <cntr>.
    Found 7-bit subtractor for signal <cntr[6]_GND_4_o_sub_4_OUT> created at line 60.
    Found 3-bit subtractor for signal <cs_delay[2]_GND_4_o_sub_10_OUT> created at line 70.
    Found 5-bit adder for signal <sdata_cntr[4]_GND_4_o_add_16_OUT> created at line 100.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ADC_control> synthesized.

Synthesizing Unit <DCM_MQP>.
    Related source file is "\\storage.wpi.edu\home\my_documents\MQP\MQP_slx16\ipcore_dir\DCM_MQP.v".
    Summary:
	no macro.
Unit <DCM_MQP> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 3-bit subtractor                                      : 1
 5-bit adder                                           : 2
 7-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 1
 12-bit register                                       : 4
 3-bit register                                        : 1
 5-bit register                                        : 2
 7-bit register                                        : 1
 9-bit register                                        : 1
# Multiplexers                                         : 6
 12-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ADC_control>.
The following registers are absorbed into counter <cs_delay>: 1 register on signal <cs_delay>.
The following registers are absorbed into counter <sdata_cntr>: 1 register on signal <sdata_cntr>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <ADC_control> synthesized (advanced).

Synthesizing (advanced) Unit <Serial_Sample_Control>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <Serial_Sample_Control> synthesized (advanced).

Synthesizing (advanced) Unit <sensor_clk_divider>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <sensor_clk_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 3-bit down counter                                    : 1
 5-bit up counter                                      : 2
 7-bit down counter                                    : 1
 9-bit up counter                                      : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Multiplexers                                         : 2
 12-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top_Module> ...

Optimizing unit <ADC_control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Module, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_Module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 91
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 8
#      LUT2                        : 4
#      LUT3                        : 8
#      LUT4                        : 5
#      LUT5                        : 10
#      LUT6                        : 34
#      MUXCY                       : 8
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 81
#      FD                          : 14
#      FDC                         : 14
#      FDCE                        : 24
#      FDE                         : 24
#      FDRE                        : 2
#      ODDR2                       : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 32
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 28
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  18224     0%  
 Number of Slice LUTs:                   72  out of   9112     0%  
    Number used as Logic:                72  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     96
   Number with an unused Flip Flop:      15  out of     96    15%  
   Number with an unused LUT:            24  out of     96    25%  
   Number of fully used LUT-FF pairs:    57  out of     96    59%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+-------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)         | Load  |
-----------------------------------------+-------------------------------+-------+
sensor_clk_int_inv(sensor_clk_int_inv1:O)| NONE(*)(sample_control/cntr_0)| 10    |
fpga_clk                                 | DCM_SP:CLKFX                  | 63    |
ADC1/_n0102_inv1(ADC1/_n0102_inv11:O)    | NONE(*)(clock_forward_inst_3) | 1     |
cs_int(ADC1/chip_select<2>1:O)           | NONE(*)(clock_forward_inst_3) | 1     |
sensor_clk_int(scd/sensor_clk<4>1:O)     | NONE(*)(clock_forward_inst_2) | 9     |
-----------------------------------------+-------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.383ns (Maximum Frequency: 295.565MHz)
   Minimum input arrival time before clock: 5.596ns
   Maximum output required time after clock: 5.733ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sensor_clk_int_inv'
  Clock period: 3.383ns (frequency: 295.565MHz)
  Total number of paths / destination ports: 142 / 9
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 11)
  Source:            sample_control/cntr_2 (FF)
  Destination:       sample_control/cntr_8 (FF)
  Source Clock:      sensor_clk_int_inv rising
  Destination Clock: sensor_clk_int_inv rising

  Data Path: sample_control/cntr_2 to sample_control/cntr_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  sample_control/cntr_2 (sample_control/cntr_2)
     LUT4:I0->O            2   0.203   0.617  sample_control/GND_2_o_GND_2_o_equal_1_o_inv_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  sample_control/GND_2_o_GND_2_o_equal_1_o_inv (sample_control/GND_2_o_GND_2_o_equal_1_o_inv)
     MUXCY:CI->O           1   0.019   0.000  sample_control/Mcount_cntr_cy<0> (sample_control/Mcount_cntr_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sample_control/Mcount_cntr_cy<1> (sample_control/Mcount_cntr_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sample_control/Mcount_cntr_cy<2> (sample_control/Mcount_cntr_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sample_control/Mcount_cntr_cy<3> (sample_control/Mcount_cntr_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  sample_control/Mcount_cntr_cy<4> (sample_control/Mcount_cntr_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  sample_control/Mcount_cntr_cy<5> (sample_control/Mcount_cntr_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  sample_control/Mcount_cntr_cy<6> (sample_control/Mcount_cntr_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  sample_control/Mcount_cntr_cy<7> (sample_control/Mcount_cntr_cy<7>)
     XORCY:CI->O           1   0.180   0.000  sample_control/Mcount_cntr_xor<8> (sample_control/Mcount_cntr8)
     FDC:D                     0.102          sample_control/cntr_8
    ----------------------------------------
    Total                      3.383ns (1.289ns logic, 2.094ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_clk'
  Clock period: 2.115ns (frequency: 472.862MHz)
  Total number of paths / destination ports: 644 / 111
-------------------------------------------------------------------------
Delay:               5.287ns (Levels of Logic = 3)
  Source:            ADC1/cs_delay_2 (FF)
  Destination:       ADC1/sdata_cntr_3 (FF)
  Source Clock:      fpga_clk falling 0.2X
  Destination Clock: fpga_clk rising 0.2X

  Data Path: ADC1/cs_delay_2 to ADC1/sdata_cntr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.973  ADC1/cs_delay_2 (ADC1/cs_delay_2)
     LUT3:I0->O            3   0.205   1.015  ADC1/_n0102_inv11 (ADC1/_n0102_inv1)
     LUT6:I0->O           25   0.203   1.193  ADC1/Mcount_sdata_cntr_val11 (ADC1/Mcount_sdata_cntr_val1)
     LUT2:I1->O            2   0.205   0.616  ADC1/Mcount_sdata_cntr_val1 (ADC1/Mcount_sdata_cntr_val)
     FDRE:R                    0.430          ADC1/sdata_cntr_2
    ----------------------------------------
    Total                      5.287ns (1.490ns logic, 3.797ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sensor_clk_int'
  Clock period: 2.624ns (frequency: 381.127MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               2.624ns (Levels of Logic = 2)
  Source:            ADC1/cntr_2 (FF)
  Destination:       ADC1/cntr_5 (FF)
  Source Clock:      sensor_clk_int rising
  Destination Clock: sensor_clk_int rising

  Data Path: ADC1/cntr_2 to ADC1/cntr_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  ADC1/cntr_2 (ADC1/cntr_2)
     LUT3:I0->O            3   0.205   0.755  ADC1/Mcount_cntr311 (ADC1/Mcount_cntr3_bdd0)
     LUT5:I3->O            1   0.203   0.000  ADC1/cntr_5_glue_set (ADC1/cntr_5_glue_set)
     FD:D                      0.102          ADC1/cntr_5
    ----------------------------------------
    Total                      2.624ns (0.957ns logic, 1.667ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sensor_clk_int_inv'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.128ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       sample_control/cntr_0 (FF)
  Destination Clock: sensor_clk_int_inv rising

  Data Path: reset to sample_control/cntr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.476  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          sample_control/cntr_0
    ----------------------------------------
    Total                      3.128ns (1.652ns logic, 1.476ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_clk'
  Total number of paths / destination ports: 65 / 62
-------------------------------------------------------------------------
Offset:              5.596ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       ADC1/pdata2_11 (FF)
  Destination Clock: fpga_clk rising 0.2X

  Data Path: reset to ADC1/pdata2_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.821  reset_IBUF (reset_IBUF)
     LUT5:I0->O            3   0.203   0.651  ADC1/_n0115_inv11 (ADC1/_n0115_inv1)
     LUT3:I2->O           24   0.205   1.172  ADC1/_n0115_inv1 (ADC1/_n0115_inv)
     FDE:CE                    0.322          ADC1/pdata1_0
    ----------------------------------------
    Total                      5.596ns (1.952ns logic, 3.644ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            ADC1/pdata1_11 (FF)
  Destination:       Data1<11> (PAD)
  Source Clock:      fpga_clk rising 0.2X

  Data Path: ADC1/pdata1_11 to Data1<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  ADC1/pdata1_11 (ADC1/pdata1_11)
     OBUF:I->O                 2.571          Data1_11_OBUF (Data1<11>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sensor_clk_int_inv'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              5.733ns (Levels of Logic = 3)
  Source:            sample_control/cntr_3 (FF)
  Destination:       SI1 (PAD)
  Source Clock:      sensor_clk_int_inv rising

  Data Path: sample_control/cntr_3 to SI1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  sample_control/cntr_3 (sample_control/cntr_3)
     LUT4:I0->O            1   0.203   0.580  sample_control/serial_out<8>_SW0 (N2)
     LUT6:I5->O            9   0.205   0.829  sample_control/serial_out<8> (SI1_OBUF)
     OBUF:I->O                 2.571          SI1_OBUF (SI1)
    ----------------------------------------
    Total                      5.733ns (3.426ns logic, 2.307ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    4.673|    5.287|    3.144|         |
sensor_clk_int |         |         |    1.780|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sensor_clk_int
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
sensor_clk_int    |    2.624|         |         |         |
sensor_clk_int_inv|    3.832|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sensor_clk_int_inv
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
sensor_clk_int_inv|    3.383|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.50 secs
 
--> 

Total memory usage is 258764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

