{
  "module_name": "img-i2s-out.c",
  "hash_id": "51d719de5af076582eb135cdb5d8ae6dba743a19f16a5216318461a2c47006d3",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/img/img-i2s-out.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/init.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/reset.h>\n\n#include <sound/core.h>\n#include <sound/dmaengine_pcm.h>\n#include <sound/initval.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n\n#define IMG_I2S_OUT_TX_FIFO\t\t\t0x0\n\n#define IMG_I2S_OUT_CTL\t\t\t\t0x4\n#define IMG_I2S_OUT_CTL_DATA_EN_MASK\t\tBIT(24)\n#define IMG_I2S_OUT_CTL_ACTIVE_CHAN_MASK\t0xffe000\n#define IMG_I2S_OUT_CTL_ACTIVE_CHAN_SHIFT\t13\n#define IMG_I2S_OUT_CTL_FRM_SIZE_MASK\t\tBIT(8)\n#define IMG_I2S_OUT_CTL_MASTER_MASK\t\tBIT(6)\n#define IMG_I2S_OUT_CTL_CLK_MASK\t\tBIT(5)\n#define IMG_I2S_OUT_CTL_CLK_EN_MASK\t\tBIT(4)\n#define IMG_I2S_OUT_CTL_FRM_CLK_POL_MASK\tBIT(3)\n#define IMG_I2S_OUT_CTL_BCLK_POL_MASK\t\tBIT(2)\n#define IMG_I2S_OUT_CTL_ME_MASK\t\t\tBIT(0)\n\n#define IMG_I2S_OUT_CH_CTL\t\t\t0x4\n#define IMG_I2S_OUT_CHAN_CTL_CH_MASK\t\tBIT(11)\n#define IMG_I2S_OUT_CHAN_CTL_LT_MASK\t\tBIT(10)\n#define IMG_I2S_OUT_CHAN_CTL_FMT_MASK\t\t0xf0\n#define IMG_I2S_OUT_CHAN_CTL_FMT_SHIFT\t\t4\n#define IMG_I2S_OUT_CHAN_CTL_JUST_MASK\t\tBIT(3)\n#define IMG_I2S_OUT_CHAN_CTL_CLKT_MASK\t\tBIT(1)\n#define IMG_I2S_OUT_CHAN_CTL_ME_MASK\t\tBIT(0)\n\n#define IMG_I2S_OUT_CH_STRIDE\t\t\t0x20\n\nstruct img_i2s_out {\n\tvoid __iomem *base;\n\tstruct clk *clk_sys;\n\tstruct clk *clk_ref;\n\tstruct snd_dmaengine_dai_dma_data dma_data;\n\tstruct device *dev;\n\tunsigned int max_i2s_chan;\n\tvoid __iomem *channel_base;\n\tbool force_clk_active;\n\tunsigned int active_channels;\n\tstruct reset_control *rst;\n\tstruct snd_soc_dai_driver dai_driver;\n\tu32 suspend_ctl;\n\tu32 *suspend_ch_ctl;\n};\n\nstatic int img_i2s_out_runtime_suspend(struct device *dev)\n{\n\tstruct img_i2s_out *i2s = dev_get_drvdata(dev);\n\n\tclk_disable_unprepare(i2s->clk_ref);\n\tclk_disable_unprepare(i2s->clk_sys);\n\n\treturn 0;\n}\n\nstatic int img_i2s_out_runtime_resume(struct device *dev)\n{\n\tstruct img_i2s_out *i2s = dev_get_drvdata(dev);\n\tint ret;\n\n\tret = clk_prepare_enable(i2s->clk_sys);\n\tif (ret) {\n\t\tdev_err(dev, \"clk_enable failed: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = clk_prepare_enable(i2s->clk_ref);\n\tif (ret) {\n\t\tdev_err(dev, \"clk_enable failed: %d\\n\", ret);\n\t\tclk_disable_unprepare(i2s->clk_sys);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic inline void img_i2s_out_writel(struct img_i2s_out *i2s, u32 val,\n\t\t\t\t\tu32 reg)\n{\n\twritel(val, i2s->base + reg);\n}\n\nstatic inline u32 img_i2s_out_readl(struct img_i2s_out *i2s, u32 reg)\n{\n\treturn readl(i2s->base + reg);\n}\n\nstatic inline void img_i2s_out_ch_writel(struct img_i2s_out *i2s,\n\t\t\t\t\tu32 chan, u32 val, u32 reg)\n{\n\twritel(val, i2s->channel_base + (chan * IMG_I2S_OUT_CH_STRIDE) + reg);\n}\n\nstatic inline u32 img_i2s_out_ch_readl(struct img_i2s_out *i2s, u32 chan,\n\t\t\t\t\tu32 reg)\n{\n\treturn readl(i2s->channel_base + (chan * IMG_I2S_OUT_CH_STRIDE) + reg);\n}\n\nstatic inline void img_i2s_out_ch_disable(struct img_i2s_out *i2s, u32 chan)\n{\n\tu32 reg;\n\n\treg = img_i2s_out_ch_readl(i2s, chan, IMG_I2S_OUT_CH_CTL);\n\treg &= ~IMG_I2S_OUT_CHAN_CTL_ME_MASK;\n\timg_i2s_out_ch_writel(i2s, chan, reg, IMG_I2S_OUT_CH_CTL);\n}\n\nstatic inline void img_i2s_out_ch_enable(struct img_i2s_out *i2s, u32 chan)\n{\n\tu32 reg;\n\n\treg = img_i2s_out_ch_readl(i2s, chan, IMG_I2S_OUT_CH_CTL);\n\treg |= IMG_I2S_OUT_CHAN_CTL_ME_MASK;\n\timg_i2s_out_ch_writel(i2s, chan, reg, IMG_I2S_OUT_CH_CTL);\n}\n\nstatic inline void img_i2s_out_disable(struct img_i2s_out *i2s)\n{\n\tu32 reg;\n\n\treg = img_i2s_out_readl(i2s, IMG_I2S_OUT_CTL);\n\treg &= ~IMG_I2S_OUT_CTL_ME_MASK;\n\timg_i2s_out_writel(i2s, reg, IMG_I2S_OUT_CTL);\n}\n\nstatic inline void img_i2s_out_enable(struct img_i2s_out *i2s)\n{\n\tu32 reg;\n\n\treg = img_i2s_out_readl(i2s, IMG_I2S_OUT_CTL);\n\treg |= IMG_I2S_OUT_CTL_ME_MASK;\n\timg_i2s_out_writel(i2s, reg, IMG_I2S_OUT_CTL);\n}\n\nstatic void img_i2s_out_reset(struct img_i2s_out *i2s)\n{\n\tint i;\n\tu32 core_ctl, chan_ctl;\n\n\tcore_ctl = img_i2s_out_readl(i2s, IMG_I2S_OUT_CTL) &\n\t\t\t~IMG_I2S_OUT_CTL_ME_MASK &\n\t\t\t~IMG_I2S_OUT_CTL_DATA_EN_MASK;\n\n\tif (!i2s->force_clk_active)\n\t\tcore_ctl &= ~IMG_I2S_OUT_CTL_CLK_EN_MASK;\n\n\tchan_ctl = img_i2s_out_ch_readl(i2s, 0, IMG_I2S_OUT_CH_CTL) &\n\t\t\t~IMG_I2S_OUT_CHAN_CTL_ME_MASK;\n\n\treset_control_assert(i2s->rst);\n\treset_control_deassert(i2s->rst);\n\n\tfor (i = 0; i < i2s->max_i2s_chan; i++)\n\t\timg_i2s_out_ch_writel(i2s, i, chan_ctl, IMG_I2S_OUT_CH_CTL);\n\n\tfor (i = 0; i < i2s->active_channels; i++)\n\t\timg_i2s_out_ch_enable(i2s, i);\n\n\timg_i2s_out_writel(i2s, core_ctl, IMG_I2S_OUT_CTL);\n\timg_i2s_out_enable(i2s);\n}\n\nstatic int img_i2s_out_trigger(struct snd_pcm_substream *substream, int cmd,\n\tstruct snd_soc_dai *dai)\n{\n\tstruct img_i2s_out *i2s = snd_soc_dai_get_drvdata(dai);\n\tu32 reg;\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_RELEASE:\n\t\treg = img_i2s_out_readl(i2s, IMG_I2S_OUT_CTL);\n\t\tif (!i2s->force_clk_active)\n\t\t\treg |= IMG_I2S_OUT_CTL_CLK_EN_MASK;\n\t\treg |= IMG_I2S_OUT_CTL_DATA_EN_MASK;\n\t\timg_i2s_out_writel(i2s, reg, IMG_I2S_OUT_CTL);\n\t\tbreak;\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_PUSH:\n\t\timg_i2s_out_reset(i2s);\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int img_i2s_out_hw_params(struct snd_pcm_substream *substream,\n\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct img_i2s_out *i2s = snd_soc_dai_get_drvdata(dai);\n\tunsigned int channels, i2s_channels;\n\tlong pre_div_a, pre_div_b, diff_a, diff_b, rate, clk_rate;\n\tint i;\n\tu32 reg, control_mask, control_set = 0;\n\tsnd_pcm_format_t format;\n\n\trate = params_rate(params);\n\tformat = params_format(params);\n\tchannels = params_channels(params);\n\ti2s_channels = channels / 2;\n\n\tif (format != SNDRV_PCM_FORMAT_S32_LE)\n\t\treturn -EINVAL;\n\n\tif ((channels < 2) ||\n\t    (channels > (i2s->max_i2s_chan * 2)) ||\n\t    (channels % 2))\n\t\treturn -EINVAL;\n\n\tpre_div_a = clk_round_rate(i2s->clk_ref, rate * 256);\n\tif (pre_div_a < 0)\n\t\treturn pre_div_a;\n\tpre_div_b = clk_round_rate(i2s->clk_ref, rate * 384);\n\tif (pre_div_b < 0)\n\t\treturn pre_div_b;\n\n\tdiff_a = abs((pre_div_a / 256) - rate);\n\tdiff_b = abs((pre_div_b / 384) - rate);\n\n\t \n\tif (diff_a > diff_b)\n\t\tclk_set_rate(i2s->clk_ref, pre_div_b);\n\telse\n\t\tclk_set_rate(i2s->clk_ref, pre_div_a);\n\n\t \n\tclk_rate = clk_get_rate(i2s->clk_ref);\n\n\tdiff_a = abs((clk_rate / 256) - rate);\n\tdiff_b = abs((clk_rate / 384) - rate);\n\n\tif (diff_a > diff_b)\n\t\tcontrol_set |= IMG_I2S_OUT_CTL_CLK_MASK;\n\n\tcontrol_set |= ((i2s_channels - 1) <<\n\t\t       IMG_I2S_OUT_CTL_ACTIVE_CHAN_SHIFT) &\n\t\t       IMG_I2S_OUT_CTL_ACTIVE_CHAN_MASK;\n\n\tcontrol_mask = IMG_I2S_OUT_CTL_CLK_MASK |\n\t\t       IMG_I2S_OUT_CTL_ACTIVE_CHAN_MASK;\n\n\timg_i2s_out_disable(i2s);\n\n\treg = img_i2s_out_readl(i2s, IMG_I2S_OUT_CTL);\n\treg = (reg & ~control_mask) | control_set;\n\timg_i2s_out_writel(i2s, reg, IMG_I2S_OUT_CTL);\n\n\tfor (i = 0; i < i2s_channels; i++)\n\t\timg_i2s_out_ch_enable(i2s, i);\n\n\tfor (; i < i2s->max_i2s_chan; i++)\n\t\timg_i2s_out_ch_disable(i2s, i);\n\n\timg_i2s_out_enable(i2s);\n\n\ti2s->active_channels = i2s_channels;\n\n\treturn 0;\n}\n\nstatic int img_i2s_out_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct img_i2s_out *i2s = snd_soc_dai_get_drvdata(dai);\n\tint i, ret;\n\tbool force_clk_active;\n\tu32 chan_control_mask, control_mask, chan_control_set = 0;\n\tu32 reg, control_set = 0;\n\n\tforce_clk_active = ((fmt & SND_SOC_DAIFMT_CLOCK_MASK) ==\n\t\t\tSND_SOC_DAIFMT_CONT);\n\n\tif (force_clk_active)\n\t\tcontrol_set |= IMG_I2S_OUT_CTL_CLK_EN_MASK;\n\n\tswitch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) {\n\tcase SND_SOC_DAIFMT_BC_FC:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_BP_FP:\n\t\tcontrol_set |= IMG_I2S_OUT_CTL_MASTER_MASK;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tcontrol_set |= IMG_I2S_OUT_CTL_BCLK_POL_MASK;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_NB_IF:\n\t\tcontrol_set |= IMG_I2S_OUT_CTL_BCLK_POL_MASK;\n\t\tcontrol_set |= IMG_I2S_OUT_CTL_FRM_CLK_POL_MASK;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_IF:\n\t\tcontrol_set |= IMG_I2S_OUT_CTL_FRM_CLK_POL_MASK;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tchan_control_set |= IMG_I2S_OUT_CHAN_CTL_CLKT_MASK;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tcontrol_mask = IMG_I2S_OUT_CTL_CLK_EN_MASK |\n\t\t       IMG_I2S_OUT_CTL_MASTER_MASK |\n\t\t       IMG_I2S_OUT_CTL_BCLK_POL_MASK |\n\t\t       IMG_I2S_OUT_CTL_FRM_CLK_POL_MASK;\n\n\tchan_control_mask = IMG_I2S_OUT_CHAN_CTL_CLKT_MASK;\n\n\tret = pm_runtime_resume_and_get(i2s->dev);\n\tif (ret < 0)\n\t\treturn ret;\n\n\timg_i2s_out_disable(i2s);\n\n\treg = img_i2s_out_readl(i2s, IMG_I2S_OUT_CTL);\n\treg = (reg & ~control_mask) | control_set;\n\timg_i2s_out_writel(i2s, reg, IMG_I2S_OUT_CTL);\n\n\tfor (i = 0; i < i2s->active_channels; i++)\n\t\timg_i2s_out_ch_disable(i2s, i);\n\n\tfor (i = 0; i < i2s->max_i2s_chan; i++) {\n\t\treg = img_i2s_out_ch_readl(i2s, i, IMG_I2S_OUT_CH_CTL);\n\t\treg = (reg & ~chan_control_mask) | chan_control_set;\n\t\timg_i2s_out_ch_writel(i2s, i, reg, IMG_I2S_OUT_CH_CTL);\n\t}\n\n\tfor (i = 0; i < i2s->active_channels; i++)\n\t\timg_i2s_out_ch_enable(i2s, i);\n\n\timg_i2s_out_enable(i2s);\n\tpm_runtime_put(i2s->dev);\n\n\ti2s->force_clk_active = force_clk_active;\n\n\treturn 0;\n}\n\nstatic int img_i2s_out_dai_probe(struct snd_soc_dai *dai)\n{\n\tstruct img_i2s_out *i2s = snd_soc_dai_get_drvdata(dai);\n\n\tsnd_soc_dai_init_dma_data(dai, &i2s->dma_data, NULL);\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops img_i2s_out_dai_ops = {\n\t.probe\t\t= img_i2s_out_dai_probe,\n\t.trigger\t= img_i2s_out_trigger,\n\t.hw_params\t= img_i2s_out_hw_params,\n\t.set_fmt\t= img_i2s_out_set_fmt\n};\n\nstatic const struct snd_soc_component_driver img_i2s_out_component = {\n\t.name = \"img-i2s-out\",\n\t.legacy_dai_naming = 1,\n};\n\nstatic int img_i2s_out_dma_prepare_slave_config(struct snd_pcm_substream *st,\n\tstruct snd_pcm_hw_params *params, struct dma_slave_config *sc)\n{\n\tunsigned int i2s_channels = params_channels(params) / 2;\n\tstruct snd_soc_pcm_runtime *rtd = st->private_data;\n\tstruct snd_dmaengine_dai_dma_data *dma_data;\n\tint ret;\n\n\tdma_data = snd_soc_dai_get_dma_data(asoc_rtd_to_cpu(rtd, 0), st);\n\n\tret = snd_hwparams_to_dma_slave_config(st, params, sc);\n\tif (ret)\n\t\treturn ret;\n\n\tsc->dst_addr = dma_data->addr;\n\tsc->dst_addr_width = dma_data->addr_width;\n\tsc->dst_maxburst = 4 * i2s_channels;\n\n\treturn 0;\n}\n\nstatic const struct snd_dmaengine_pcm_config img_i2s_out_dma_config = {\n\t.prepare_slave_config = img_i2s_out_dma_prepare_slave_config\n};\n\nstatic int img_i2s_out_probe(struct platform_device *pdev)\n{\n\tstruct img_i2s_out *i2s;\n\tstruct resource *res;\n\tvoid __iomem *base;\n\tint i, ret;\n\tunsigned int max_i2s_chan_pow_2;\n\tu32 reg;\n\tstruct device *dev = &pdev->dev;\n\n\ti2s = devm_kzalloc(&pdev->dev, sizeof(*i2s), GFP_KERNEL);\n\tif (!i2s)\n\t\treturn -ENOMEM;\n\n\tplatform_set_drvdata(pdev, i2s);\n\n\ti2s->dev = &pdev->dev;\n\n\tbase = devm_platform_get_and_ioremap_resource(pdev, 0, &res);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\ti2s->base = base;\n\n\tif (of_property_read_u32(pdev->dev.of_node, \"img,i2s-channels\",\n\t\t\t&i2s->max_i2s_chan)) {\n\t\tdev_err(&pdev->dev, \"No img,i2s-channels property\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tmax_i2s_chan_pow_2 = 1 << get_count_order(i2s->max_i2s_chan);\n\n\ti2s->channel_base = base + (max_i2s_chan_pow_2 * 0x20);\n\n\ti2s->rst = devm_reset_control_get_exclusive(&pdev->dev, \"rst\");\n\tif (IS_ERR(i2s->rst))\n\t\treturn dev_err_probe(&pdev->dev, PTR_ERR(i2s->rst),\n\t\t\t\t     \"No top level reset found\\n\");\n\n\ti2s->clk_sys = devm_clk_get(&pdev->dev, \"sys\");\n\tif (IS_ERR(i2s->clk_sys))\n\t\treturn dev_err_probe(dev, PTR_ERR(i2s->clk_sys),\n\t\t\t\t     \"Failed to acquire clock 'sys'\\n\");\n\n\ti2s->clk_ref = devm_clk_get(&pdev->dev, \"ref\");\n\tif (IS_ERR(i2s->clk_ref))\n\t\treturn dev_err_probe(dev, PTR_ERR(i2s->clk_ref),\n\t\t\t\t     \"Failed to acquire clock 'ref'\\n\");\n\n\ti2s->suspend_ch_ctl = devm_kcalloc(dev,\n\t\ti2s->max_i2s_chan, sizeof(*i2s->suspend_ch_ctl), GFP_KERNEL);\n\tif (!i2s->suspend_ch_ctl)\n\t\treturn -ENOMEM;\n\n\tpm_runtime_enable(&pdev->dev);\n\tif (!pm_runtime_enabled(&pdev->dev)) {\n\t\tret = img_i2s_out_runtime_resume(&pdev->dev);\n\t\tif (ret)\n\t\t\tgoto err_pm_disable;\n\t}\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret < 0)\n\t\tgoto err_suspend;\n\n\treg = IMG_I2S_OUT_CTL_FRM_SIZE_MASK;\n\timg_i2s_out_writel(i2s, reg, IMG_I2S_OUT_CTL);\n\n\treg = IMG_I2S_OUT_CHAN_CTL_JUST_MASK |\n\t\tIMG_I2S_OUT_CHAN_CTL_LT_MASK |\n\t\tIMG_I2S_OUT_CHAN_CTL_CH_MASK |\n\t\t(8 << IMG_I2S_OUT_CHAN_CTL_FMT_SHIFT);\n\n\tfor (i = 0; i < i2s->max_i2s_chan; i++)\n\t\timg_i2s_out_ch_writel(i2s, i, reg, IMG_I2S_OUT_CH_CTL);\n\n\timg_i2s_out_reset(i2s);\n\tpm_runtime_put(&pdev->dev);\n\n\ti2s->active_channels = 1;\n\ti2s->dma_data.addr = res->start + IMG_I2S_OUT_TX_FIFO;\n\ti2s->dma_data.addr_width = 4;\n\ti2s->dma_data.maxburst = 4;\n\n\ti2s->dai_driver.playback.channels_min = 2;\n\ti2s->dai_driver.playback.channels_max = i2s->max_i2s_chan * 2;\n\ti2s->dai_driver.playback.rates = SNDRV_PCM_RATE_8000_192000;\n\ti2s->dai_driver.playback.formats = SNDRV_PCM_FMTBIT_S32_LE;\n\ti2s->dai_driver.ops = &img_i2s_out_dai_ops;\n\n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t&img_i2s_out_component, &i2s->dai_driver, 1);\n\tif (ret)\n\t\tgoto err_suspend;\n\n\tret = devm_snd_dmaengine_pcm_register(&pdev->dev,\n\t\t\t&img_i2s_out_dma_config, 0);\n\tif (ret)\n\t\tgoto err_suspend;\n\n\treturn 0;\n\nerr_suspend:\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\timg_i2s_out_runtime_suspend(&pdev->dev);\nerr_pm_disable:\n\tpm_runtime_disable(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic void img_i2s_out_dev_remove(struct platform_device *pdev)\n{\n\tpm_runtime_disable(&pdev->dev);\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\timg_i2s_out_runtime_suspend(&pdev->dev);\n}\n\n#ifdef CONFIG_PM_SLEEP\nstatic int img_i2s_out_suspend(struct device *dev)\n{\n\tstruct img_i2s_out *i2s = dev_get_drvdata(dev);\n\tint i, ret;\n\tu32 reg;\n\n\tif (pm_runtime_status_suspended(dev)) {\n\t\tret = img_i2s_out_runtime_resume(dev);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tfor (i = 0; i < i2s->max_i2s_chan; i++) {\n\t\treg = img_i2s_out_ch_readl(i2s, i, IMG_I2S_OUT_CH_CTL);\n\t\ti2s->suspend_ch_ctl[i] = reg;\n\t}\n\n\ti2s->suspend_ctl = img_i2s_out_readl(i2s, IMG_I2S_OUT_CTL);\n\n\timg_i2s_out_runtime_suspend(dev);\n\n\treturn 0;\n}\n\nstatic int img_i2s_out_resume(struct device *dev)\n{\n\tstruct img_i2s_out *i2s = dev_get_drvdata(dev);\n\tint i, ret;\n\tu32 reg;\n\n\tret = img_i2s_out_runtime_resume(dev);\n\tif (ret)\n\t\treturn ret;\n\n\tfor (i = 0; i < i2s->max_i2s_chan; i++) {\n\t\treg = i2s->suspend_ch_ctl[i];\n\t\timg_i2s_out_ch_writel(i2s, i, reg, IMG_I2S_OUT_CH_CTL);\n\t}\n\n\timg_i2s_out_writel(i2s, i2s->suspend_ctl, IMG_I2S_OUT_CTL);\n\n\tif (pm_runtime_status_suspended(dev))\n\t\timg_i2s_out_runtime_suspend(dev);\n\n\treturn 0;\n}\n#endif\n\nstatic const struct of_device_id img_i2s_out_of_match[] = {\n\t{ .compatible = \"img,i2s-out\" },\n\t{}\n};\nMODULE_DEVICE_TABLE(of, img_i2s_out_of_match);\n\nstatic const struct dev_pm_ops img_i2s_out_pm_ops = {\n\tSET_RUNTIME_PM_OPS(img_i2s_out_runtime_suspend,\n\t\t\t   img_i2s_out_runtime_resume, NULL)\n\tSET_SYSTEM_SLEEP_PM_OPS(img_i2s_out_suspend, img_i2s_out_resume)\n};\n\nstatic struct platform_driver img_i2s_out_driver = {\n\t.driver = {\n\t\t.name = \"img-i2s-out\",\n\t\t.of_match_table = img_i2s_out_of_match,\n\t\t.pm = &img_i2s_out_pm_ops\n\t},\n\t.probe = img_i2s_out_probe,\n\t.remove_new = img_i2s_out_dev_remove\n};\nmodule_platform_driver(img_i2s_out_driver);\n\nMODULE_AUTHOR(\"Damien Horsley <Damien.Horsley@imgtec.com>\");\nMODULE_DESCRIPTION(\"IMG I2S Output Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}