sig_gen
=======

.. automodule:: caf_verilog.sig_gen
     :members:
     :undoc-members:
     :show-inheritance:
