// Seed: 1592468168
module module_0 (
    output wand id_0,
    output wand id_1
);
  reg id_3;
  always @(1'b0) begin : LABEL_0
    id_3 <= 1 * 1 - id_3;
  end
  assign id_3#(.id_3(id_3 == 1)) = id_3;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  tri1 id_1
);
  logic [7:0] id_3;
  tri0 id_4 = id_3[1] < 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    input  tri1 id_0,
    output wire id_1
);
  assign id_1 = id_0;
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.type_6 = 0;
endmodule
