module counter_4bit(
    input logic clk,
    input logic rst_n,
    input logic enable,
    output logic [3:0] count
);

always_ff @(posedge clk) begin
    if (!rst_n) begin
        count <= 0;
    end 
    else if (enable) begin
        count <= count + 1;
    end
end
endmodule