/* generated don't edit */
#include "final/i915_reg.h"
//struct registers { char *name; unsigned long value; unsigned long mask; };
struct registers struct_DP_DPCD_REV[]={
	{NULL, 0},
};

struct registers struct_DP_MAX_LINK_RATE[]={
	{NULL, 0},
};

struct registers struct_DP_MAX_LANE_COUNT[]={
	{" DP_TPS3_SUPPORTED ",DP_TPS3_SUPPORTED ,  0xffffffff },
	{" DP_ENHANCED_FRAME_CAP ",DP_ENHANCED_FRAME_CAP ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_MAX_DOWNSPREAD[]={
	{" DP_NO_AUX_HANDSHAKE_LINK_TRAINING ",DP_NO_AUX_HANDSHAKE_LINK_TRAINING ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_NORP[]={
	{NULL, 0},
};

struct registers struct_DP_DOWNSTREAMPORT_PRESENT[]={
	{" DP_DWN_STRM_PORT_PRESENT ",DP_DWN_STRM_PORT_PRESENT ,  0xffffffff },
	{" DP_FORMAT_CONVERSION ",DP_FORMAT_CONVERSION ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_MAIN_LINK_CHANNEL_CODING[]={
	{NULL, 0},
};

struct registers struct_DP_EDP_CONFIGURATION_CAP[]={
	{NULL, 0},
};

struct registers struct_DP_TRAINING_AUX_RD_INTERVAL[]={
	{NULL, 0},
};

struct registers struct_DP_PSR_SUPPORT[]={
	{" DP_PSR_IS_SUPPORTED ",DP_PSR_IS_SUPPORTED ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_PSR_CAPS[]={
	{" DP_PSR_NO_TRAIN_ON_EXIT ",DP_PSR_NO_TRAIN_ON_EXIT ,  0xffffffff },
	{" DP_PSR_SETUP_TIME_330 ",DP_PSR_SETUP_TIME_330 ,  0xffffffff },
	{" DP_PSR_SETUP_TIME_275 ",DP_PSR_SETUP_TIME_275 ,  0xffffffff },
	{" DP_PSR_SETUP_TIME_220 ",DP_PSR_SETUP_TIME_220 ,  0xffffffff },
	{" DP_PSR_SETUP_TIME_165 ",DP_PSR_SETUP_TIME_165 ,  0xffffffff },
	{" DP_PSR_SETUP_TIME_110 ",DP_PSR_SETUP_TIME_110 ,  0xffffffff },
	{" DP_PSR_SETUP_TIME_55 ",DP_PSR_SETUP_TIME_55 ,  0xffffffff },
	{" DP_PSR_SETUP_TIME_0 ",DP_PSR_SETUP_TIME_0 ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_LINK_BW_SET[]={
	{" DP_LINK_BW_1_62 ",DP_LINK_BW_1_62 ,  0x1a },
	{" DP_LINK_BW_2_7 ",DP_LINK_BW_2_7 ,  0x1a },
	{" DP_LINK_BW_5_4 ",DP_LINK_BW_5_4 ,  0x1a },
	{NULL, 0},
};

struct registers struct_DP_LANE_COUNT_SET[]={
	{" DP_LANE_COUNT_ENHANCED_FRAME_EN ",DP_LANE_COUNT_ENHANCED_FRAME_EN ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_TRAINING_PATTERN_SET[]={
	{" DP_TRAINING_PATTERN_DISABLE ",DP_TRAINING_PATTERN_DISABLE ,  DP_TRAINING_PATTERN_MASK },
	{" DP_TRAINING_PATTERN_1 ",DP_TRAINING_PATTERN_1 ,  DP_TRAINING_PATTERN_MASK },
	{" DP_TRAINING_PATTERN_2 ",DP_TRAINING_PATTERN_2 ,  DP_TRAINING_PATTERN_MASK },
	{" DP_TRAINING_PATTERN_3 ",DP_TRAINING_PATTERN_3 ,  DP_TRAINING_PATTERN_MASK },
	{" DP_LINK_QUAL_PATTERN_DISABLE ",DP_LINK_QUAL_PATTERN_DISABLE ,  0xffffffff },
	{" DP_LINK_QUAL_PATTERN_D10_2 ",DP_LINK_QUAL_PATTERN_D10_2 ,  0xffffffff },
	{" DP_LINK_QUAL_PATTERN_ERROR_RATE ",DP_LINK_QUAL_PATTERN_ERROR_RATE ,  0xffffffff },
	{" DP_LINK_QUAL_PATTERN_PRBS7 ",DP_LINK_QUAL_PATTERN_PRBS7 ,  0xffffffff },
	{" DP_RECOVERED_CLOCK_OUT_EN ",DP_RECOVERED_CLOCK_OUT_EN ,  0xffffffff },
	{" DP_LINK_SCRAMBLING_DISABLE ",DP_LINK_SCRAMBLING_DISABLE ,  0xffffffff },
	{" DP_SYMBOL_ERROR_COUNT_BOTH ",DP_SYMBOL_ERROR_COUNT_BOTH ,  0xffffffff },
	{" DP_SYMBOL_ERROR_COUNT_DISPARITY ",DP_SYMBOL_ERROR_COUNT_DISPARITY ,  0xffffffff },
	{" DP_SYMBOL_ERROR_COUNT_SYMBOL ",DP_SYMBOL_ERROR_COUNT_SYMBOL ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_TRAINING_LANE0_SET[]={
	{NULL, 0},
};

struct registers struct_DP_TRAINING_LANE1_SET[]={
	{NULL, 0},
};

struct registers struct_DP_TRAINING_LANE2_SET[]={
	{NULL, 0},
};

struct registers struct_DP_TRAINING_LANE3_SET[]={
	{" DP_TRAIN_MAX_SWING_REACHED ",DP_TRAIN_MAX_SWING_REACHED ,  DP_TRAIN_VOLTAGE_SWING_MASK },
	{" DP_TRAIN_VOLTAGE_SWING_400 ",DP_TRAIN_VOLTAGE_SWING_400 ,  DP_TRAIN_VOLTAGE_SWING_MASK },
	{" DP_TRAIN_VOLTAGE_SWING_600 ",DP_TRAIN_VOLTAGE_SWING_600 ,  DP_TRAIN_VOLTAGE_SWING_MASK },
	{" DP_TRAIN_VOLTAGE_SWING_800 ",DP_TRAIN_VOLTAGE_SWING_800 ,  DP_TRAIN_VOLTAGE_SWING_MASK },
	{" DP_TRAIN_VOLTAGE_SWING_1200 ",DP_TRAIN_VOLTAGE_SWING_1200 ,  DP_TRAIN_VOLTAGE_SWING_MASK },
	{" DP_TRAIN_PRE_EMPHASIS_0 ",DP_TRAIN_PRE_EMPHASIS_0 ,  DP_TRAIN_PRE_EMPHASIS_MASK },
	{" DP_TRAIN_PRE_EMPHASIS_3_5 ",DP_TRAIN_PRE_EMPHASIS_3_5 ,  DP_TRAIN_PRE_EMPHASIS_MASK },
	{" DP_TRAIN_PRE_EMPHASIS_6 ",DP_TRAIN_PRE_EMPHASIS_6 ,  DP_TRAIN_PRE_EMPHASIS_MASK },
	{" DP_TRAIN_PRE_EMPHASIS_9_5 ",DP_TRAIN_PRE_EMPHASIS_9_5 ,  DP_TRAIN_PRE_EMPHASIS_MASK },
	{" DP_TRAIN_MAX_PRE_EMPHASIS_REACHED ",DP_TRAIN_MAX_PRE_EMPHASIS_REACHED ,  DP_TRAIN_PRE_EMPHASIS_MASK },
	{NULL, 0},
};

struct registers struct_DP_DOWNSPREAD_CTRL[]={
	{" DP_SPREAD_AMP_0_5 ",DP_SPREAD_AMP_0_5 ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_MAIN_LINK_CHANNEL_CODING_SET[]={
	{" DP_SET_ANSI_8B10B ",DP_SET_ANSI_8B10B ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_PSR_EN_CFG[]={
	{" DP_PSR_ENABLE ",DP_PSR_ENABLE ,  0xffffffff },
	{" DP_PSR_MAIN_LINK_ACTIVE ",DP_PSR_MAIN_LINK_ACTIVE ,  0xffffffff },
	{" DP_PSR_CRC_VERIFICATION ",DP_PSR_CRC_VERIFICATION ,  0xffffffff },
	{" DP_PSR_FRAME_CAPTURE ",DP_PSR_FRAME_CAPTURE ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_DEVICE_SERVICE_IRQ_VECTOR[]={
	{" DP_REMOTE_CONTROL_COMMAND_PENDING ",DP_REMOTE_CONTROL_COMMAND_PENDING ,  0xffffffff },
	{" DP_AUTOMATED_TEST_REQUEST ",DP_AUTOMATED_TEST_REQUEST ,  0xffffffff },
	{" DP_CP_IRQ ",DP_CP_IRQ ,  0xffffffff },
	{" DP_SINK_SPECIFIC_IRQ ",DP_SINK_SPECIFIC_IRQ ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_EDP_CONFIGURATION_SET[]={
	{NULL, 0},
};

struct registers struct_DP_LANE0_1_STATUS[]={
	{NULL, 0},
};

struct registers struct_DP_LANE2_3_STATUS[]={
	{" DP_LANE_CR_DONE ",DP_LANE_CR_DONE ,  0xffffffff },
	{" DP_LANE_CHANNEL_EQ_DONE ",DP_LANE_CHANNEL_EQ_DONE ,  0xffffffff },
	{" DP_LANE_SYMBOL_LOCKED ",DP_LANE_SYMBOL_LOCKED ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_LANE_ALIGN_STATUS_UPDATED[]={
	{NULL, 0},
};

struct registers struct_DP_SINK_STATUS[]={
	{NULL, 0},
};

struct registers struct_DP_ADJUST_REQUEST_LANE0_1[]={
	{NULL, 0},
};

struct registers struct_DP_ADJUST_REQUEST_LANE2_3[]={
	{NULL, 0},
};

struct registers struct_DP_TEST_REQUEST[]={
	{" DP_TEST_LINK_TRAINING ",DP_TEST_LINK_TRAINING ,  0xffffffff },
	{" DP_TEST_LINK_PATTERN ",DP_TEST_LINK_PATTERN ,  0xffffffff },
	{" DP_TEST_LINK_EDID_READ ",DP_TEST_LINK_EDID_READ ,  0xffffffff },
	{" DP_TEST_LINK_PHY_TEST_PATTERN ",DP_TEST_LINK_PHY_TEST_PATTERN ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_TEST_LINK_RATE[]={
	{" DP_LINK_RATE_162 ",DP_LINK_RATE_162 ,  0xffffffff },
	{" DP_LINK_RATE_27 ",DP_LINK_RATE_27 ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_TEST_LANE_COUNT[]={
	{NULL, 0},
};

struct registers struct_DP_TEST_PATTERN[]={
	{NULL, 0},
};

struct registers struct_DP_TEST_RESPONSE[]={
	{" DP_TEST_ACK ",DP_TEST_ACK ,  0xffffffff },
	{" DP_TEST_NAK ",DP_TEST_NAK ,  0xffffffff },
	{" DP_TEST_EDID_CHECKSUM_WRITE ",DP_TEST_EDID_CHECKSUM_WRITE ,  0xffffffff },
	{NULL, 0},
};

struct registers struct_DP_SET_POWER[]={
	{" DP_SET_POWER_D0 ",DP_SET_POWER_D0 ,  0xffffffff },
	{" DP_SET_POWER_D3 ",DP_SET_POWER_D3 ,  0xffffffff },
	{" DP_PSR_LINK_CRC_ERROR ",DP_PSR_LINK_CRC_ERROR ,  0xffffffff },
	{" DP_PSR_RFB_STORAGE_ERROR ",DP_PSR_RFB_STORAGE_ERROR ,  0xffffffff },
	{" DP_PSR_CAPS_CHANGE ",DP_PSR_CAPS_CHANGE ,  0xffffffff },
	{" DP_PSR_SINK_INACTIVE ",DP_PSR_SINK_INACTIVE ,  0xffffffff },
	{" DP_PSR_SINK_ACTIVE_SRC_SYNCED ",DP_PSR_SINK_ACTIVE_SRC_SYNCED ,  0xffffffff },
	{" DP_PSR_SINK_ACTIVE_RFB ",DP_PSR_SINK_ACTIVE_RFB ,  0xffffffff },
	{" DP_PSR_SINK_ACTIVE_SINK_SYNCED ",DP_PSR_SINK_ACTIVE_SINK_SYNCED ,  0xffffffff },
	{" DP_PSR_SINK_ACTIVE_RESYNC ",DP_PSR_SINK_ACTIVE_RESYNC ,  0xffffffff },
	{" DP_PSR_SINK_INTERNAL_ERROR ",DP_PSR_SINK_INTERNAL_ERROR ,  0xffffffff },
};
struct registers *drmreglist[] = {

	[DP_SINK_STATUS] = (struct registers *)struct_DP_SINK_STATUS,
	[DP_TRAINING_LANE3_SET] = (struct registers *)struct_DP_TRAINING_LANE3_SET,
	[DP_NORP] = (struct registers *)struct_DP_NORP,
	[DP_ADJUST_REQUEST_LANE0_1] = (struct registers *)struct_DP_ADJUST_REQUEST_LANE0_1,
	[DP_DOWNSPREAD_CTRL] = (struct registers *)struct_DP_DOWNSPREAD_CTRL,
	[DP_DOWNSTREAMPORT_PRESENT] = (struct registers *)struct_DP_DOWNSTREAMPORT_PRESENT,
	[DP_ADJUST_REQUEST_LANE2_3] = (struct registers *)struct_DP_ADJUST_REQUEST_LANE2_3,
	[DP_MAIN_LINK_CHANNEL_CODING_SET] = (struct registers *)struct_DP_MAIN_LINK_CHANNEL_CODING_SET,
	[DP_MAIN_LINK_CHANNEL_CODING] = (struct registers *)struct_DP_MAIN_LINK_CHANNEL_CODING,
	[DP_TEST_REQUEST] = (struct registers *)struct_DP_TEST_REQUEST,
	[DP_EDP_CONFIGURATION_CAP] = (struct registers *)struct_DP_EDP_CONFIGURATION_CAP,
	[DP_TRAINING_AUX_RD_INTERVAL] = (struct registers *)struct_DP_TRAINING_AUX_RD_INTERVAL,
	[DP_PSR_SUPPORT] = (struct registers *)struct_DP_PSR_SUPPORT,
	[DP_PSR_CAPS] = (struct registers *)struct_DP_PSR_CAPS,
	[DP_PSR_EN_CFG] = (struct registers *)struct_DP_PSR_EN_CFG,
	[DP_LINK_BW_SET] = (struct registers *)struct_DP_LINK_BW_SET,
	[DP_TEST_LINK_RATE] = (struct registers *)struct_DP_TEST_LINK_RATE,
	[DP_DEVICE_SERVICE_IRQ_VECTOR] = (struct registers *)struct_DP_DEVICE_SERVICE_IRQ_VECTOR,
	[DP_LANE_COUNT_SET] = (struct registers *)struct_DP_LANE_COUNT_SET,
	[DP_TEST_LANE_COUNT] = (struct registers *)struct_DP_TEST_LANE_COUNT,
	[DP_EDP_CONFIGURATION_SET] = (struct registers *)struct_DP_EDP_CONFIGURATION_SET,
	[DP_TRAINING_PATTERN_SET] = (struct registers *)struct_DP_TRAINING_PATTERN_SET,
	[DP_DPCD_REV] = (struct registers *)struct_DP_DPCD_REV,
	[DP_TEST_PATTERN] = (struct registers *)struct_DP_TEST_PATTERN,
	[DP_LANE0_1_STATUS] = (struct registers *)struct_DP_LANE0_1_STATUS,
	[DP_TRAINING_LANE0_SET] = (struct registers *)struct_DP_TRAINING_LANE3_SET,
	[DP_MAX_LINK_RATE] = (struct registers *)struct_DP_MAX_LINK_RATE,
	[DP_TEST_RESPONSE] = (struct registers *)struct_DP_TEST_RESPONSE,
	[DP_LANE2_3_STATUS] = (struct registers *)struct_DP_LANE2_3_STATUS,
	[DP_TRAINING_LANE1_SET] = (struct registers *)struct_DP_TRAINING_LANE3_SET,
	[DP_MAX_LANE_COUNT] = (struct registers *)struct_DP_MAX_LANE_COUNT,
	[DP_SET_POWER] = (struct registers *)struct_DP_SET_POWER,
	[DP_LANE_ALIGN_STATUS_UPDATED] = (struct registers *)struct_DP_LANE_ALIGN_STATUS_UPDATED,
	[DP_TRAINING_LANE2_SET] = (struct registers *)struct_DP_TRAINING_LANE3_SET,
	[DP_MAX_DOWNSPREAD] = (struct registers *)struct_DP_MAX_DOWNSPREAD,
	[0x100000] = NULL,
};

