Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 28 16:11:21 2025
| Host         : Stophoon running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file basketball_top_control_sets_placed.rpt
| Design       : basketball_top
| Device       : xc7a75t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              37 |           14 |
| No           | Yes                   | No                     |              12 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             148 |           52 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|     Clock Signal     |           Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG       |                                   |                             |                1 |              1 |         1.00 |
|  pixel_clk           |                                   | physics_inst/AR[0]          |                1 |              1 |         1.00 |
|  pixel_clk           |                                   |                             |                2 |              2 |         1.00 |
|  vga_inst/vsync_OBUF |                                   | physics_inst/AR[0]          |                3 |              4 |         1.33 |
|  vga_inst/vsync_OBUF | r_speed_y[3]_i_1_n_0              | physics_inst/AR[0]          |                2 |              4 |         2.00 |
|  vga_inst/vsync_OBUF | r_speed_x[3]_i_1_n_0              | physics_inst/AR[0]          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | fnd_inst/flash_count[3]_i_1_n_0   | physics_inst/AR[0]          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG       | physics_inst/score[6]_i_1_n_0     | physics_inst/AR[0]          |                2 |              7 |         3.50 |
|  pixel_clk           |                                   | vga_inst/hcount[10]_i_1_n_0 |                7 |             11 |         1.57 |
|  pixel_clk           | vga_inst/vcount[10]_i_1_n_0       | physics_inst/AR[0]          |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG       | physics_inst/i_vel_x[31]_i_1_n_0  | physics_inst/AR[0]          |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       | physics_inst/i_vel_y[31]_i_1_n_0  | physics_inst/AR[0]          |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG       |                                   | physics_inst/AR[0]          |               11 |             33 |         3.00 |
|  clk_IBUF_BUFG       | physics_inst/i_ball_y[31]_i_1_n_0 | physics_inst/AR[0]          |               21 |             65 |         3.10 |
+----------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+


