

================================================================
== Vitis HLS Report for 'ConvertWeightToStream'
================================================================
* Date:           Mon Mar 10 15:35:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       30|     2353|  0.300 us|  23.530 us|   30|  2353|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 41 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.20>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode_c69, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode"   --->   Operation 43 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%S_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %S"   --->   Operation 44 'read' 'S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%P_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %P"   --->   Operation 45 'read' 'P_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %M"   --->   Operation 46 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 47 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N"   --->   Operation 48 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%R_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %R"   --->   Operation 49 'read' 'R_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%MM_Weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MM_Weight"   --->   Operation 50 'read' 'MM_Weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Conv_Weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Conv_Weight"   --->   Operation 51 'read' 'Conv_Weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %mode_c69, i1 %mode_read"   --->   Operation 52 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode_c68, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %mode_c68, i1 %mode_read"   --->   Operation 54 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_mm_w, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_0, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %MM_BUS, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 5000, void @empty_10, void @empty_12, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %CONV_BUS, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 5000, void @empty_11, void @empty_12, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %M_read, i32 4, i32 31" [tools.cpp:226]   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %mode_read, void %VITIS_LOOP_251_5, void %VITIS_LOOP_229_1" [tools.cpp:226]   --->   Operation 63 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%div47_cast = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %R_read, i32 4, i32 31"   --->   Operation 64 'partselect' 'div47_cast' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cast37 = zext i28 %trunc_ln" [tools.cpp:226]   --->   Operation 65 'zext' 'cast37' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cast38 = zext i32 %N_read"   --->   Operation 66 'zext' 'cast38' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.73ns)   --->   "%bound39 = mul i60 %cast37, i60 %cast38" [tools.cpp:226]   --->   Operation 67 'mul' 'bound39' <Predicate = (!mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cast44 = zext i28 %div47_cast"   --->   Operation 68 'zext' 'cast44' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%cast45 = zext i60 %bound39" [tools.cpp:226]   --->   Operation 69 'zext' 'cast45' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (3.47ns)   --->   "%bound46 = mul i88 %cast44, i88 %cast45" [tools.cpp:226]   --->   Operation 70 'mul' 'bound46' <Predicate = (!mode_read)> <Delay = 3.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_1055 = wait i32 @_ssdm_op_Wait"   --->   Operation 71 'wait' 'empty_1055' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%empty = shl i32 %P_read, i32 1"   --->   Operation 72 'shl' 'empty' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add = sub i32 %R_read, i32 %K_read"   --->   Operation 73 'sub' 'add' <Predicate = (mode_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.65ns) (root node of TernaryAdder)   --->   "%sub = add i32 %add, i32 %empty"   --->   Operation 74 'add' 'sub' <Predicate = (mode_read)> <Delay = 0.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [36/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 75 'udiv' 'div7' <Predicate = (mode_read)> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%empty_1054 = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty_1054' <Predicate = (mode_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln226 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_, i88 %bound46, i512 %fifo_mm_w, i32 %N_read, i60 %bound39, i64 %MM_Weight_read, i512 %MM_BUS" [tools.cpp:226]   --->   Operation 77 'call' 'call_ln226' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln226 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_, i88 %bound46, i512 %fifo_mm_w, i32 %N_read, i60 %bound39, i64 %MM_Weight_read, i512 %MM_BUS" [tools.cpp:226]   --->   Operation 78 'call' 'call_ln226' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 5.46>
ST_4 : Operation 80 [1/1] (2.73ns)   --->   "%tmp = mul i32 %K_read, i32 %N_read"   --->   Operation 80 'mul' 'tmp' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.73ns)   --->   "%mul14 = mul i32 %tmp, i32 %K_read"   --->   Operation 81 'mul' 'mul14' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [35/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 82 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul14, i32 4, i32 31"   --->   Operation 83 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.07>
ST_5 : Operation 84 [34/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 84 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 3> <Delay = 1.07>
ST_6 : Operation 85 [33/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 85 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 1.07>
ST_7 : Operation 86 [32/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 86 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 1.07>
ST_8 : Operation 87 [31/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 87 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 1.07>
ST_9 : Operation 88 [30/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 88 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 1.07>
ST_10 : Operation 89 [29/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 89 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 1.07>
ST_11 : Operation 90 [28/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 90 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 1.07>
ST_12 : Operation 91 [27/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 91 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 1.07>
ST_13 : Operation 92 [26/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 92 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 1.07>
ST_14 : Operation 93 [25/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 93 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 1.07>
ST_15 : Operation 94 [24/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 94 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 1.07>
ST_16 : Operation 95 [23/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 95 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 1.07>
ST_17 : Operation 96 [22/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 96 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 1.07>
ST_18 : Operation 97 [21/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 97 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 1.07>
ST_19 : Operation 98 [20/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 98 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 1.07>
ST_20 : Operation 99 [19/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 99 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 1.07>
ST_21 : Operation 100 [18/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 100 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 1.07>
ST_22 : Operation 101 [17/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 101 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 1.07>
ST_23 : Operation 102 [16/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 102 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 1.07>
ST_24 : Operation 103 [15/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 103 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 1.07>
ST_25 : Operation 104 [14/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 104 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 1.07>
ST_26 : Operation 105 [13/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 105 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 1.07>
ST_27 : Operation 106 [12/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 106 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 1.07>
ST_28 : Operation 107 [11/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 107 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 1.07>
ST_29 : Operation 108 [10/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 108 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 1.07>
ST_30 : Operation 109 [9/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 109 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 1.07>
ST_31 : Operation 110 [8/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 110 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 1.07>
ST_32 : Operation 111 [7/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 111 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 1.07>
ST_33 : Operation 112 [6/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 112 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 1.07>
ST_34 : Operation 113 [5/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 113 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 1.07>
ST_35 : Operation 114 [4/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 114 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 1.07>
ST_36 : Operation 115 [3/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 115 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 1.07>
ST_37 : Operation 116 [2/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 116 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 1.87>
ST_38 : Operation 117 [1/36] (1.07ns)   --->   "%div7 = udiv i32 %sub, i32 %S_read"   --->   Operation 117 'udiv' 'div7' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 118 [1/1] (0.79ns)   --->   "%add8 = add i32 %div7, i32 1"   --->   Operation 118 'add' 'add8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 6.65>
ST_39 : Operation 119 [1/1] (0.77ns)   --->   "%icmp = icmp_ne  i28 %tmp_12, i28 0"   --->   Operation 119 'icmp' 'icmp' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 120 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %tmp_12, i2 0" [tools.cpp:229]   --->   Operation 120 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 121 [1/1] (0.00ns)   --->   "%cast = zext i32 %add8"   --->   Operation 121 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 122 [1/1] (0.00ns)   --->   "%cast1 = zext i30 %and_ln" [tools.cpp:229]   --->   Operation 122 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 123 [1/1] (2.73ns)   --->   "%bound = mul i62 %cast, i62 %cast1" [tools.cpp:229]   --->   Operation 123 'mul' 'bound' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %bound, i2 0" [tools.cpp:229]   --->   Operation 124 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln_cast = zext i28 %trunc_ln" [tools.cpp:226]   --->   Operation 125 'zext' 'trunc_ln_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i64 %tmp_s" [tools.cpp:229]   --->   Operation 126 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 127 [1/1] (3.92ns)   --->   "%bound17 = mul i92 %trunc_ln_cast, i92 %tmp_15_cast" [tools.cpp:226]   --->   Operation 127 'mul' 'bound17' <Predicate = true> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 0.25>
ST_40 : Operation 128 [1/1] (0.25ns)   --->   "%empty_1053 = select i1 %icmp, i30 %and_ln, i30 0" [tools.cpp:229]   --->   Operation 128 'select' 'empty_1053' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln226 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_, i92 %bound17, i512 %fifo_conv_w_0, i30 %empty_1053, i64 %tmp_s, i30 %and_ln, i62 %bound, i32 %mul14, i64 %Conv_Weight_read, i512 %CONV_BUS, i512 %fifo_conv_w_1, i512 %fifo_conv_w_2, i512 %fifo_conv_w_3" [tools.cpp:226]   --->   Operation 129 'call' 'call_ln226' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 38> <Delay = 0.00>
ST_41 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln226 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_, i92 %bound17, i512 %fifo_conv_w_0, i30 %empty_1053, i64 %tmp_s, i30 %and_ln, i62 %bound, i32 %mul14, i64 %Conv_Weight_read, i512 %CONV_BUS, i512 %fifo_conv_w_1, i512 %fifo_conv_w_2, i512 %fifo_conv_w_3" [tools.cpp:226]   --->   Operation 130 'call' 'call_ln226' <Predicate = (mode_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 131 'br' 'br_ln0' <Predicate = (mode_read)> <Delay = 0.00>
ST_41 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln267 = ret" [tools.cpp:267]   --->   Operation 132 'ret' 'ret_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.200ns
The critical path consists of the following:
	wire read operation ('M_read') on port 'M' [23]  (0.000 ns)
	'mul' operation 60 bit ('bound39', tools.cpp:226) [45]  (2.730 ns)
	'mul' operation 88 bit ('bound46', tools.cpp:226) [48]  (3.470 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 5.460ns
The critical path consists of the following:
	'mul' operation 32 bit ('tmp') [56]  (2.730 ns)
	'mul' operation 32 bit ('mul14') [57]  (2.730 ns)

 <State 5>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 6>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 7>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 8>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 9>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 10>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 11>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 12>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 13>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 14>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 15>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 16>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 17>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 18>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 19>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 20>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 21>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 22>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 23>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 24>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 25>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 26>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 27>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 28>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 29>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 30>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 31>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 32>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 33>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 34>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 35>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 36>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 37>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)

 <State 38>: 1.871ns
The critical path consists of the following:
	'udiv' operation 32 bit ('div7') [58]  (1.078 ns)
	'add' operation 32 bit ('add8') [59]  (0.793 ns)

 <State 39>: 6.650ns
The critical path consists of the following:
	'mul' operation 62 bit ('bound', tools.cpp:229) [66]  (2.730 ns)
	'mul' operation 92 bit ('bound17', tools.cpp:226) [70]  (3.920 ns)

 <State 40>: 0.257ns
The critical path consists of the following:
	'select' operation 30 bit ('empty_1053', tools.cpp:229) [63]  (0.257 ns)

 <State 41>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
