// Seed: 1818266331
module module_0 #(
    parameter id_3 = 32'd45,
    parameter id_5 = 32'd14
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire _id_3;
  parameter [id_3 : 1 'b0] id_4 = 1;
  wire _id_5;
  wire id_6;
  wire id_7;
  wire [~  id_5 : -1] id_8, id_9;
  logic [7:0] id_10;
  assign id_10[id_3] = 1;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5
);
  wire [-1 : -1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  logic id_8;
  always @(id_7 * id_7) begin : LABEL_0
    $unsigned(90);
    ;
    id_0 = id_7;
  end
endmodule
