ARM GAS  /tmp/ccn3F7wW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SystemClock_Config,"ax",%progbits
  20              		.align	1
  21              		.p2align 2,,3
  22              		.global	SystemClock_Config
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	SystemClock_Config:
  28              	.LFB245:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** #include "adc.h"
  23:Core/Src/main.c **** #include "can.h"
  24:Core/Src/main.c **** #include "crc.h"
  25:Core/Src/main.c **** #include "dma.h"
  26:Core/Src/main.c **** #include "i2c.h"
  27:Core/Src/main.c **** #include "rng.h"
  28:Core/Src/main.c **** #include "rtc.h"
  29:Core/Src/main.c **** #include "spi.h"
ARM GAS  /tmp/ccn3F7wW.s 			page 2


  30:Core/Src/main.c **** #include "tim.h"
  31:Core/Src/main.c **** #include "usart.h"
  32:Core/Src/main.c **** #include "usb_device.h"
  33:Core/Src/main.c **** #include "gpio.h"
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END Includes */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PTD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PD */
  47:Core/Src/main.c **** /* USER CODE END PD */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  50:Core/Src/main.c **** /* USER CODE BEGIN PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PM */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/main.c **** void SystemClock_Config(void);
  62:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  85:Core/Src/main.c ****   HAL_Init();
  86:Core/Src/main.c **** 
ARM GAS  /tmp/ccn3F7wW.s 			page 3


  87:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Configure the system clock */
  92:Core/Src/main.c ****   SystemClock_Config();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Initialize all configured peripherals */
  99:Core/Src/main.c ****   MX_GPIO_Init();
 100:Core/Src/main.c ****   MX_DMA_Init();
 101:Core/Src/main.c ****   MX_ADC1_Init();
 102:Core/Src/main.c ****   MX_ADC3_Init();
 103:Core/Src/main.c ****   MX_CAN1_Init();
 104:Core/Src/main.c ****   MX_CAN2_Init();
 105:Core/Src/main.c ****   MX_I2C1_Init();
 106:Core/Src/main.c ****   MX_SPI1_Init();
 107:Core/Src/main.c ****   MX_TIM4_Init();
 108:Core/Src/main.c ****   MX_TIM5_Init();
 109:Core/Src/main.c ****   MX_USART3_UART_Init();
 110:Core/Src/main.c ****   MX_TIM8_Init();
 111:Core/Src/main.c ****   MX_CRC_Init();
 112:Core/Src/main.c ****   MX_RNG_Init();
 113:Core/Src/main.c ****   MX_I2C2_Init();
 114:Core/Src/main.c ****   MX_I2C3_Init();
 115:Core/Src/main.c ****   MX_RTC_Init();
 116:Core/Src/main.c ****   MX_SPI2_Init();
 117:Core/Src/main.c ****   MX_TIM1_Init();
 118:Core/Src/main.c ****   MX_TIM3_Init();
 119:Core/Src/main.c ****   MX_TIM10_Init();
 120:Core/Src/main.c ****   MX_USART1_UART_Init();
 121:Core/Src/main.c ****   MX_USART6_UART_Init();
 122:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE END 2 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* Call init function for freertos objects (in freertos.c) */
 127:Core/Src/main.c ****   MX_FREERTOS_Init();
 128:Core/Src/main.c ****   /* Start scheduler */
 129:Core/Src/main.c ****   osKernelStart();
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 132:Core/Src/main.c ****   /* Infinite loop */
 133:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 134:Core/Src/main.c ****   while (1)
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c ****     /* USER CODE END WHILE */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c ****   /* USER CODE END 3 */
 141:Core/Src/main.c **** }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** /**
ARM GAS  /tmp/ccn3F7wW.s 			page 4


 144:Core/Src/main.c ****   * @brief System Clock Configuration
 145:Core/Src/main.c ****   * @retval None
 146:Core/Src/main.c ****   */
 147:Core/Src/main.c **** void SystemClock_Config(void)
 148:Core/Src/main.c **** {
  30              		.loc 1 148 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 80
  33              		@ frame_needed = 0, uses_anonymous_args = 0
 149:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  34              		.loc 1 149 3 view .LVU1
 148:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  35              		.loc 1 148 1 is_stmt 0 view .LVU2
  36 0000 30B5     		push	{r4, r5, lr}
  37              		.cfi_def_cfa_offset 12
  38              		.cfi_offset 4, -12
  39              		.cfi_offset 5, -8
  40              		.cfi_offset 14, -4
  41              		.loc 1 149 22 view .LVU3
  42 0002 0023     		movs	r3, #0
 148:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  43              		.loc 1 148 1 view .LVU4
  44 0004 95B0     		sub	sp, sp, #84
  45              		.cfi_def_cfa_offset 96
  46              		.loc 1 149 22 view .LVU5
  47 0006 CDE90A33 		strd	r3, r3, [sp, #40]
  48 000a CDE90C33 		strd	r3, r3, [sp, #48]
 150:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  49              		.loc 1 150 3 is_stmt 1 view .LVU6
  50              		.loc 1 150 22 is_stmt 0 view .LVU7
  51 000e CDE90333 		strd	r3, r3, [sp, #12]
  52 0012 CDE90533 		strd	r3, r3, [sp, #20]
  53              	.LBB14:
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 154 3 view .LVU8
  55 0016 2149     		ldr	r1, .L8
  56 0018 0193     		str	r3, [sp, #4]
  57              	.LBE14:
 150:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  58              		.loc 1 150 22 view .LVU9
  59 001a 0793     		str	r3, [sp, #28]
  60              		.loc 1 154 3 is_stmt 1 view .LVU10
  61              	.LBB15:
  62              		.loc 1 154 3 view .LVU11
  63              		.loc 1 154 3 view .LVU12
  64 001c 086C     		ldr	r0, [r1, #64]
  65              	.LBE15:
  66              	.LBB16:
 155:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  67              		.loc 1 155 3 is_stmt 0 view .LVU13
  68 001e 204A     		ldr	r2, .L8+4
  69              	.LBE16:
  70              	.LBB17:
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  /tmp/ccn3F7wW.s 			page 5


  71              		.loc 1 154 3 view .LVU14
  72 0020 40F08050 		orr	r0, r0, #268435456
  73 0024 0864     		str	r0, [r1, #64]
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  74              		.loc 1 154 3 is_stmt 1 view .LVU15
  75 0026 096C     		ldr	r1, [r1, #64]
  76 0028 01F08051 		and	r1, r1, #268435456
  77 002c 0191     		str	r1, [sp, #4]
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  78              		.loc 1 154 3 view .LVU16
  79 002e 0199     		ldr	r1, [sp, #4]
  80              	.LBE17:
 154:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  81              		.loc 1 154 3 view .LVU17
  82              		.loc 1 155 3 view .LVU18
  83              	.LBB18:
  84              		.loc 1 155 3 view .LVU19
  85 0030 0293     		str	r3, [sp, #8]
  86              		.loc 1 155 3 view .LVU20
  87 0032 1368     		ldr	r3, [r2]
  88 0034 43F48043 		orr	r3, r3, #16384
  89 0038 1360     		str	r3, [r2]
  90              		.loc 1 155 3 view .LVU21
  91 003a 1368     		ldr	r3, [r2]
  92 003c 03F48043 		and	r3, r3, #16384
  93              	.LBE18:
 156:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 157:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  94              		.loc 1 159 36 is_stmt 0 view .LVU22
  95 0040 0122     		movs	r2, #1
  96              	.LBB19:
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  97              		.loc 1 155 3 view .LVU23
  98 0042 0293     		str	r3, [sp, #8]
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  99              		.loc 1 155 3 is_stmt 1 view .LVU24
 100              	.LBE19:
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 101              		.loc 1 160 30 is_stmt 0 view .LVU25
 102 0044 4FF48033 		mov	r3, #65536
 103 0048 CDE90823 		strd	r2, r3, [sp, #32]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 6;
 104              		.loc 1 163 30 view .LVU26
 105 004c 0623     		movs	r3, #6
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 106              		.loc 1 161 34 view .LVU27
 107 004e 0224     		movs	r4, #2
 108              	.LBB20:
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 109              		.loc 1 155 3 view .LVU28
 110 0050 0298     		ldr	r0, [sp, #8]
 111              	.LBE20:
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  /tmp/ccn3F7wW.s 			page 6


 112              		.loc 1 155 3 is_stmt 1 view .LVU29
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 113              		.loc 1 159 3 view .LVU30
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 114              		.loc 1 161 3 view .LVU31
 115              		.loc 1 163 30 is_stmt 0 view .LVU32
 116 0052 1093     		str	r3, [sp, #64]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 6;
 117              		.loc 1 162 35 view .LVU33
 118 0054 4FF48001 		mov	r1, #4194304
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 119              		.loc 1 164 30 view .LVU34
 120 0058 A822     		movs	r2, #168
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 166:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 121              		.loc 1 166 30 view .LVU35
 122 005a 0723     		movs	r3, #7
 167:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 123              		.loc 1 167 7 view .LVU36
 124 005c 08A8     		add	r0, sp, #32
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 6;
 125              		.loc 1 162 35 view .LVU37
 126 005e CDE90E41 		strd	r4, r1, [sp, #56]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 127              		.loc 1 163 3 is_stmt 1 view .LVU38
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 128              		.loc 1 164 3 view .LVU39
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 129              		.loc 1 165 30 is_stmt 0 view .LVU40
 130 0062 CDE91124 		strd	r2, r4, [sp, #68]
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 131              		.loc 1 166 3 is_stmt 1 view .LVU41
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 132              		.loc 1 166 30 is_stmt 0 view .LVU42
 133 0066 1393     		str	r3, [sp, #76]
 134              		.loc 1 167 3 is_stmt 1 view .LVU43
 135              		.loc 1 167 7 is_stmt 0 view .LVU44
 136 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 137              	.LVL0:
 138              		.loc 1 167 6 view .LVU45
 139 006c 08B1     		cbz	r0, .L2
 168:Core/Src/main.c ****   {
 169:Core/Src/main.c ****     Error_Handler();
 140              		.loc 1 169 5 is_stmt 1 view .LVU46
 141              	.LBB21:
 142              	.LBI21:
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
ARM GAS  /tmp/ccn3F7wW.s 			page 7


 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** /* USER CODE END 4 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /**
 191:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 192:Core/Src/main.c ****   * @note   This function is called  when TIM9 interrupt took place, inside
 193:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 194:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 195:Core/Src/main.c ****   * @param  htim : TIM handle
 196:Core/Src/main.c ****   * @retval None
 197:Core/Src/main.c ****   */
 198:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 199:Core/Src/main.c **** {
 200:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 203:Core/Src/main.c ****   if (htim->Instance == TIM9) {
 204:Core/Src/main.c ****     HAL_IncTick();
 205:Core/Src/main.c ****   }
 206:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 209:Core/Src/main.c **** }
 210:Core/Src/main.c **** 
 211:Core/Src/main.c **** /**
 212:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 213:Core/Src/main.c ****   * @retval None
 214:Core/Src/main.c ****   */
 215:Core/Src/main.c **** void Error_Handler(void)
 143              		.loc 1 215 6 view .LVU47
 144              	.LBE21:
 216:Core/Src/main.c **** {
 217:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 218:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 219:Core/Src/main.c ****   __disable_irq();
 145              		.loc 1 219 3 view .LVU48
 146              	.LBB24:
 147              	.LBB22:
 148              	.LBI22:
 149              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/ccn3F7wW.s 			page 8


  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccn3F7wW.s 			page 9


  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
ARM GAS  /tmp/ccn3F7wW.s 			page 10


 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 150              		.loc 2 140 27 view .LVU49
 151              	.LBB23:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 152              		.loc 2 142 3 view .LVU50
 153              		.syntax unified
 154              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 155 006e 72B6     		cpsid i
 156              	@ 0 "" 2
 157              		.thumb
 158              		.syntax unified
 159              	.L3:
 160              	.LBE23:
 161              	.LBE22:
 162              	.LBE24:
 220:Core/Src/main.c ****   while (1)
 163              		.loc 1 220 3 view .LVU51
 221:Core/Src/main.c ****   {
 222:Core/Src/main.c ****   }
 164              		.loc 1 222 3 view .LVU52
 220:Core/Src/main.c ****   while (1)
 165              		.loc 1 220 9 view .LVU53
 220:Core/Src/main.c ****   while (1)
 166              		.loc 1 220 3 view .LVU54
 167              		.loc 1 222 3 view .LVU55
 220:Core/Src/main.c ****   while (1)
 168              		.loc 1 220 9 view .LVU56
 169 0070 FEE7     		b	.L3
 170              	.L2:
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 171              		.loc 1 173 3 view .LVU57
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 172              		.loc 1 173 31 is_stmt 0 view .LVU58
 173 0072 0F22     		movs	r2, #15
 174 0074 0346     		mov	r3, r0
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 175              		.loc 1 175 34 view .LVU59
 176 0076 CDE90324 		strd	r2, r4, [sp, #12]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 177              		.loc 1 176 3 is_stmt 1 view .LVU60
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 178              		.loc 1 177 36 is_stmt 0 view .LVU61
ARM GAS  /tmp/ccn3F7wW.s 			page 11


 179 007a 4FF4A055 		mov	r5, #5120
 178:Core/Src/main.c **** 
 180              		.loc 1 178 36 view .LVU62
 181 007e 4FF48052 		mov	r2, #4096
 180:Core/Src/main.c ****   {
 182              		.loc 1 180 7 view .LVU63
 183 0082 03A8     		add	r0, sp, #12
 184 0084 0521     		movs	r1, #5
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 185              		.loc 1 177 36 view .LVU64
 186 0086 CDE90535 		strd	r3, r5, [sp, #20]
 178:Core/Src/main.c **** 
 187              		.loc 1 178 3 is_stmt 1 view .LVU65
 178:Core/Src/main.c **** 
 188              		.loc 1 178 36 is_stmt 0 view .LVU66
 189 008a 0792     		str	r2, [sp, #28]
 180:Core/Src/main.c ****   {
 190              		.loc 1 180 3 is_stmt 1 view .LVU67
 180:Core/Src/main.c ****   {
 191              		.loc 1 180 7 is_stmt 0 view .LVU68
 192 008c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 193              	.LVL1:
 180:Core/Src/main.c ****   {
 194              		.loc 1 180 6 view .LVU69
 195 0090 08B1     		cbz	r0, .L1
 182:Core/Src/main.c ****   }
 196              		.loc 1 182 5 is_stmt 1 view .LVU70
 197              	.LBB25:
 198              	.LBI25:
 215:Core/Src/main.c **** {
 199              		.loc 1 215 6 view .LVU71
 200              	.LBE25:
 219:Core/Src/main.c ****   while (1)
 201              		.loc 1 219 3 view .LVU72
 202              	.LBB28:
 203              	.LBB26:
 204              	.LBI26:
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 205              		.loc 2 140 27 view .LVU73
 206              	.LBB27:
 207              		.loc 2 142 3 view .LVU74
 208              		.syntax unified
 209              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 210 0092 72B6     		cpsid i
 211              	@ 0 "" 2
 212              		.thumb
 213              		.syntax unified
 214              	.L5:
 215              	.LBE27:
 216              	.LBE26:
 217              	.LBE28:
 220:Core/Src/main.c ****   {
 218              		.loc 1 220 3 view .LVU75
 219              		.loc 1 222 3 view .LVU76
 220:Core/Src/main.c ****   {
 220              		.loc 1 220 9 view .LVU77
 220:Core/Src/main.c ****   {
ARM GAS  /tmp/ccn3F7wW.s 			page 12


 221              		.loc 1 220 3 view .LVU78
 222              		.loc 1 222 3 view .LVU79
 220:Core/Src/main.c ****   {
 223              		.loc 1 220 9 view .LVU80
 224 0094 FEE7     		b	.L5
 225              	.L1:
 184:Core/Src/main.c **** 
 226              		.loc 1 184 1 is_stmt 0 view .LVU81
 227 0096 15B0     		add	sp, sp, #84
 228              		.cfi_def_cfa_offset 12
 229              		@ sp needed
 230 0098 30BD     		pop	{r4, r5, pc}
 231              	.L9:
 232 009a 00BF     		.align	2
 233              	.L8:
 234 009c 00380240 		.word	1073887232
 235 00a0 00700040 		.word	1073770496
 236              		.cfi_endproc
 237              	.LFE245:
 239              		.section	.text.startup.main,"ax",%progbits
 240              		.align	1
 241              		.p2align 2,,3
 242              		.global	main
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	main:
 248              	.LFB244:
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 249              		.loc 1 77 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ Volatile: function does not return.
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
  85:Core/Src/main.c **** 
 254              		.loc 1 85 3 view .LVU83
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 255              		.loc 1 77 1 is_stmt 0 view .LVU84
 256 0000 08B5     		push	{r3, lr}
 257              		.cfi_def_cfa_offset 8
 258              		.cfi_offset 3, -8
 259              		.cfi_offset 14, -4
  85:Core/Src/main.c **** 
 260              		.loc 1 85 3 view .LVU85
 261 0002 FFF7FEFF 		bl	HAL_Init
 262              	.LVL2:
  92:Core/Src/main.c **** 
 263              		.loc 1 92 3 is_stmt 1 view .LVU86
 264 0006 FFF7FEFF 		bl	SystemClock_Config
 265              	.LVL3:
  99:Core/Src/main.c ****   MX_DMA_Init();
 266              		.loc 1 99 3 view .LVU87
 267 000a FFF7FEFF 		bl	MX_GPIO_Init
 268              	.LVL4:
 100:Core/Src/main.c ****   MX_ADC1_Init();
 269              		.loc 1 100 3 view .LVU88
 270 000e FFF7FEFF 		bl	MX_DMA_Init
ARM GAS  /tmp/ccn3F7wW.s 			page 13


 271              	.LVL5:
 101:Core/Src/main.c ****   MX_ADC3_Init();
 272              		.loc 1 101 3 view .LVU89
 273 0012 FFF7FEFF 		bl	MX_ADC1_Init
 274              	.LVL6:
 102:Core/Src/main.c ****   MX_CAN1_Init();
 275              		.loc 1 102 3 view .LVU90
 276 0016 FFF7FEFF 		bl	MX_ADC3_Init
 277              	.LVL7:
 103:Core/Src/main.c ****   MX_CAN2_Init();
 278              		.loc 1 103 3 view .LVU91
 279 001a FFF7FEFF 		bl	MX_CAN1_Init
 280              	.LVL8:
 104:Core/Src/main.c ****   MX_I2C1_Init();
 281              		.loc 1 104 3 view .LVU92
 282 001e FFF7FEFF 		bl	MX_CAN2_Init
 283              	.LVL9:
 105:Core/Src/main.c ****   MX_SPI1_Init();
 284              		.loc 1 105 3 view .LVU93
 285 0022 FFF7FEFF 		bl	MX_I2C1_Init
 286              	.LVL10:
 106:Core/Src/main.c ****   MX_TIM4_Init();
 287              		.loc 1 106 3 view .LVU94
 288 0026 FFF7FEFF 		bl	MX_SPI1_Init
 289              	.LVL11:
 107:Core/Src/main.c ****   MX_TIM5_Init();
 290              		.loc 1 107 3 view .LVU95
 291 002a FFF7FEFF 		bl	MX_TIM4_Init
 292              	.LVL12:
 108:Core/Src/main.c ****   MX_USART3_UART_Init();
 293              		.loc 1 108 3 view .LVU96
 294 002e FFF7FEFF 		bl	MX_TIM5_Init
 295              	.LVL13:
 109:Core/Src/main.c ****   MX_TIM8_Init();
 296              		.loc 1 109 3 view .LVU97
 297 0032 FFF7FEFF 		bl	MX_USART3_UART_Init
 298              	.LVL14:
 110:Core/Src/main.c ****   MX_CRC_Init();
 299              		.loc 1 110 3 view .LVU98
 300 0036 FFF7FEFF 		bl	MX_TIM8_Init
 301              	.LVL15:
 111:Core/Src/main.c ****   MX_RNG_Init();
 302              		.loc 1 111 3 view .LVU99
 303 003a FFF7FEFF 		bl	MX_CRC_Init
 304              	.LVL16:
 112:Core/Src/main.c ****   MX_I2C2_Init();
 305              		.loc 1 112 3 view .LVU100
 306 003e FFF7FEFF 		bl	MX_RNG_Init
 307              	.LVL17:
 113:Core/Src/main.c ****   MX_I2C3_Init();
 308              		.loc 1 113 3 view .LVU101
 309 0042 FFF7FEFF 		bl	MX_I2C2_Init
 310              	.LVL18:
 114:Core/Src/main.c ****   MX_RTC_Init();
 311              		.loc 1 114 3 view .LVU102
 312 0046 FFF7FEFF 		bl	MX_I2C3_Init
 313              	.LVL19:
ARM GAS  /tmp/ccn3F7wW.s 			page 14


 115:Core/Src/main.c ****   MX_SPI2_Init();
 314              		.loc 1 115 3 view .LVU103
 315 004a FFF7FEFF 		bl	MX_RTC_Init
 316              	.LVL20:
 116:Core/Src/main.c ****   MX_TIM1_Init();
 317              		.loc 1 116 3 view .LVU104
 318 004e FFF7FEFF 		bl	MX_SPI2_Init
 319              	.LVL21:
 117:Core/Src/main.c ****   MX_TIM3_Init();
 320              		.loc 1 117 3 view .LVU105
 321 0052 FFF7FEFF 		bl	MX_TIM1_Init
 322              	.LVL22:
 118:Core/Src/main.c ****   MX_TIM10_Init();
 323              		.loc 1 118 3 view .LVU106
 324 0056 FFF7FEFF 		bl	MX_TIM3_Init
 325              	.LVL23:
 119:Core/Src/main.c ****   MX_USART1_UART_Init();
 326              		.loc 1 119 3 view .LVU107
 327 005a FFF7FEFF 		bl	MX_TIM10_Init
 328              	.LVL24:
 120:Core/Src/main.c ****   MX_USART6_UART_Init();
 329              		.loc 1 120 3 view .LVU108
 330 005e FFF7FEFF 		bl	MX_USART1_UART_Init
 331              	.LVL25:
 121:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 332              		.loc 1 121 3 view .LVU109
 333 0062 FFF7FEFF 		bl	MX_USART6_UART_Init
 334              	.LVL26:
 127:Core/Src/main.c ****   /* Start scheduler */
 335              		.loc 1 127 3 view .LVU110
 336 0066 FFF7FEFF 		bl	MX_FREERTOS_Init
 337              	.LVL27:
 129:Core/Src/main.c **** 
 338              		.loc 1 129 3 view .LVU111
 339 006a FFF7FEFF 		bl	osKernelStart
 340              	.LVL28:
 341              	.L11:
 134:Core/Src/main.c ****   {
 342              		.loc 1 134 3 discriminator 1 view .LVU112
 139:Core/Src/main.c ****   /* USER CODE END 3 */
 343              		.loc 1 139 3 discriminator 1 view .LVU113
 134:Core/Src/main.c ****   {
 344              		.loc 1 134 9 discriminator 1 view .LVU114
 134:Core/Src/main.c ****   {
 345              		.loc 1 134 3 discriminator 1 view .LVU115
 139:Core/Src/main.c ****   /* USER CODE END 3 */
 346              		.loc 1 139 3 discriminator 1 view .LVU116
 134:Core/Src/main.c ****   {
 347              		.loc 1 134 9 discriminator 1 view .LVU117
 348 006e FEE7     		b	.L11
 349              		.cfi_endproc
 350              	.LFE244:
 352              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 353              		.align	1
 354              		.p2align 2,,3
 355              		.global	HAL_TIM_PeriodElapsedCallback
 356              		.syntax unified
ARM GAS  /tmp/ccn3F7wW.s 			page 15


 357              		.thumb
 358              		.thumb_func
 360              	HAL_TIM_PeriodElapsedCallback:
 361              	.LVL29:
 362              	.LFB246:
 199:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 363              		.loc 1 199 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              		@ link register save eliminated.
 203:Core/Src/main.c ****     HAL_IncTick();
 368              		.loc 1 203 3 view .LVU119
 203:Core/Src/main.c ****     HAL_IncTick();
 369              		.loc 1 203 6 is_stmt 0 view .LVU120
 370 0000 034B     		ldr	r3, .L16
 371 0002 0268     		ldr	r2, [r0]
 372 0004 9A42     		cmp	r2, r3
 373 0006 00D0     		beq	.L15
 209:Core/Src/main.c **** 
 374              		.loc 1 209 1 view .LVU121
 375 0008 7047     		bx	lr
 376              	.L15:
 204:Core/Src/main.c ****   }
 377              		.loc 1 204 5 is_stmt 1 view .LVU122
 378 000a FFF7FEBF 		b	HAL_IncTick
 379              	.LVL30:
 380              	.L17:
 204:Core/Src/main.c ****   }
 381              		.loc 1 204 5 is_stmt 0 view .LVU123
 382 000e 00BF     		.align	2
 383              	.L16:
 384 0010 00400140 		.word	1073823744
 385              		.cfi_endproc
 386              	.LFE246:
 388              		.section	.text.Error_Handler,"ax",%progbits
 389              		.align	1
 390              		.p2align 2,,3
 391              		.global	Error_Handler
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 396              	Error_Handler:
 397              	.LFB247:
 216:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 398              		.loc 1 216 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ Volatile: function does not return.
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		@ link register save eliminated.
 219:Core/Src/main.c ****   while (1)
 404              		.loc 1 219 3 view .LVU125
 405              	.LBB29:
 406              	.LBI29:
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 407              		.loc 2 140 27 view .LVU126
ARM GAS  /tmp/ccn3F7wW.s 			page 16


 408              	.LBB30:
 409              		.loc 2 142 3 view .LVU127
 410              		.syntax unified
 411              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 412 0000 72B6     		cpsid i
 413              	@ 0 "" 2
 414              		.thumb
 415              		.syntax unified
 416              	.L19:
 417              	.LBE30:
 418              	.LBE29:
 220:Core/Src/main.c ****   {
 419              		.loc 1 220 3 discriminator 1 view .LVU128
 420              		.loc 1 222 3 discriminator 1 view .LVU129
 220:Core/Src/main.c ****   {
 421              		.loc 1 220 9 discriminator 1 view .LVU130
 220:Core/Src/main.c ****   {
 422              		.loc 1 220 3 discriminator 1 view .LVU131
 423              		.loc 1 222 3 discriminator 1 view .LVU132
 220:Core/Src/main.c ****   {
 424              		.loc 1 220 9 discriminator 1 view .LVU133
 425 0002 FEE7     		b	.L19
 426              		.cfi_endproc
 427              	.LFE247:
 429              		.text
 430              	.Letext0:
 431              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 432              		.file 4 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 433              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 434              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 435              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 436              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 437              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 438              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 439              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 440              		.file 12 "Core/Inc/gpio.h"
 441              		.file 13 "Core/Inc/dma.h"
 442              		.file 14 "Core/Inc/adc.h"
 443              		.file 15 "Core/Inc/can.h"
 444              		.file 16 "Core/Inc/i2c.h"
 445              		.file 17 "Core/Inc/spi.h"
 446              		.file 18 "Core/Inc/tim.h"
 447              		.file 19 "Core/Inc/usart.h"
 448              		.file 20 "Core/Inc/crc.h"
 449              		.file 21 "Core/Inc/rng.h"
 450              		.file 22 "Core/Inc/rtc.h"
 451              		.file 23 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
ARM GAS  /tmp/ccn3F7wW.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccn3F7wW.s:20     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccn3F7wW.s:27     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccn3F7wW.s:234    .text.SystemClock_Config:000000000000009c $d
     /tmp/ccn3F7wW.s:240    .text.startup.main:0000000000000000 $t
     /tmp/ccn3F7wW.s:247    .text.startup.main:0000000000000000 main
     /tmp/ccn3F7wW.s:353    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccn3F7wW.s:360    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccn3F7wW.s:384    .text.HAL_TIM_PeriodElapsedCallback:0000000000000010 $d
     /tmp/ccn3F7wW.s:389    .text.Error_Handler:0000000000000000 $t
     /tmp/ccn3F7wW.s:396    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_ADC1_Init
MX_ADC3_Init
MX_CAN1_Init
MX_CAN2_Init
MX_I2C1_Init
MX_SPI1_Init
MX_TIM4_Init
MX_TIM5_Init
MX_USART3_UART_Init
MX_TIM8_Init
MX_CRC_Init
MX_RNG_Init
MX_I2C2_Init
MX_I2C3_Init
MX_RTC_Init
MX_SPI2_Init
MX_TIM1_Init
MX_TIM3_Init
MX_TIM10_Init
MX_USART1_UART_Init
MX_USART6_UART_Init
MX_FREERTOS_Init
osKernelStart
HAL_IncTick
