{
    "Citedpaper": [
        {
            "ArticleName": "Chenxi Zhang , Xiaodong Zhang , Yong Yan, Two Fast and High-Associativity Cache Schemes, IEEE Micro, v.17 n.5, p.40-49, September 1997", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=624128"
        }, 
        {
            "ArticleName": "Koji Inoue , Tohru Ishihara , Kazuaki Murakami, Way-predicting set-associative cache for high performance and low energy consumption, Proceedings of the 1999 international symposium on Low power electronics and design, p.273-275, August 16-17, 1999, San Diego, California, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=313948"
        }, 
        {
            "ArticleName": "Zhen Fang , Li Zhao , Xiaowei Jiang , Shih-lien Lu , Ravi Iyer , Tong Li , Seung Eun Lee, Reducing L1 caches power by exploiting software semantics, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2333750"
        }, 
        {
            "ArticleName": "Anant Agarwal , Stephen D. Pudar, Column-associative caches: a technique for reducing the miss rate of direct-mapped caches, ACM SIGARCH Computer Architecture News, v.21 n.2, p.179-190, May 1993", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=165153"
        }, 
        {
            "ArticleName": "Won-Ho Park , Andreas Moshovos , Babak Falsafi, RECAST: Boosting Tag Line Buffer Coverage in Low-Power High-Level Caches \"for Free\", Proceedings of the 2005 International Conference on Computer Design, p.609-616, October 02-05, 2005", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1097602"
        }, 
        {
            "ArticleName": "Lishing Liu, Cache designs with partial address matching, Proceedings of the 27th annual international symposium on Microarchitecture, p.128-136, November 30-December 02, 1994, San Jose, California, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=192742"
        }, 
        {
            "ArticleName": "Jih-Kwon Peir , Shih-Chang Lai , Shih-Lien Lu , Jared Stark , Konrad Lai, Bloom filtering cache misses for accurate data speculation and prefetching, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=514219"
        }, 
        {
            "ArticleName": "Jih-Kwon Peir , Shih-Chang Lai , Shih-Lien Lu , Jared Stark , Konrad Lai, Bloom filtering cache misses for accurate data speculation and prefetching, ACM International Conference on Supercomputing 25th Anniversary Volume, June 10-13, 2014, Munich, Germany", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2667183"
        }, 
        {
            "ArticleName": "George Kalokerinos , Vassilis Papaefstathiou , George Nikiforos , Stamatis Kavadias , Manolis Katevenis , Dionisios Pnevmatikatos , Xiaojun Yang, FPGA implementation of a configurable cache/scratchpad memory with virtualized user-level RDMA capability, Proceedings of the 9th international conference on Systems, architectures, modeling and simulation, July 20-23, 2009, Samos, Greece", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1812734"
        }, 
        {
            "ArticleName": "B. Calder , D. Grunwald , J. Emer, Predictive sequential associative cache, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.244, February 03-07, 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822662"
        }, 
        {
            "ArticleName": "J. Liedtke, Caches versus object allocation, Proceedings of the 5th International Workshop on Object Orientation in Operating Systems (IWOOOS '96), p.95, October 27-28, 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=856918"
        }, 
        {
            "ArticleName": "A. Seznec, DASC cache, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.134, January 22-25, 1995", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822598"
        }, 
        {
            "ArticleName": "Lishing Liu, Partial address directory for cache access, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.2, p.226-240, June 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1993228"
        }, 
        {
            "ArticleName": "Paul Racunas , Yale N. Patt, Partitioned first-level cache design for clustered microarchitectures, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=782820"
        }, 
        {
            "ArticleName": "Jaehyuk Huh , Changkyu Kim , Hazim Shafi , Lixin Zhang , Doug Burger , Stephen W. Keckler, A NUCA substrate for flexible CMP cache sharing, ACM International Conference on Supercomputing 25th Anniversary Volume, June 10-13, 2014, Munich, Germany", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2667186"
        }, 
        {
            "ArticleName": "Jaehyuk Huh , Changkyu Kim , Hazim Shafi , Lixin Zhang , Doug Burger , Stephen W. Keckler, A NUCA substrate for flexible CMP cache sharing, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1088154"
        }, 
        {
            "ArticleName": "Mrinmoy Ghosh , Emre Ozer , Simon Ford , Stuart Biles , Hsien-Hsin S. Lee, Way guard: a segmented counting bloom filter approach to reducing energy for set-associative caches, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1594276"
        }, 
        {
            "ArticleName": "Ranjith Subramanian , Yannis Smaragdakis , Gabriel H. Loh, Adaptive Caches: Effective Shaping of Cache Behavior to Workloads, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.385-396, December 09-13, 2006", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1194852"
        }, 
        {
            "ArticleName": "Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, L1 data cache decomposition for energy efficiency, Proceedings of the 2001 international symposium on Low power electronics and design, p.10-15, August 2001, Huntington Beach, California, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=383086"
        }, 
        {
            "ArticleName": "Hamid Reza Zarandi , Hamid Sarbazi-Azad, Hierarchical Binary Set Partitioning in Cache Memories, The Journal of Supercomputing, v.31 n.2, p.185-202, February 05", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1052023"
        }, 
        {
            "ArticleName": "N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, ACM SIGARCH Computer Architecture News, v.28 n.2, p.95-106, May 2000", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=339659"
        }, 
        {
            "ArticleName": "Mahmood Naderan-Tahan , Hamid Sarbazi-Azad, Domino Cache: An Energy-Efficient Data Cache for Modern Applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.23 n.3, p.1-23, April 2018", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3174848"
        }, 
        {
            "ArticleName": "Madhusudhan Talluri , Shing Kong , Mark D. Hill , David A. Patterson, Tradeoffs in supporting two page sizes, ACM SIGARCH Computer Architecture News, v.20 n.2, p.415-424, May 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=140406"
        }, 
        {
            "ArticleName": "Bradford M. Beckmann , Michael R. Marty , David A. Wood, ASR: Adaptive Selective Replication for CMP Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.443-454, December 09-13, 2006", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1194857"
        }, 
        {
            "ArticleName": "Jamison D. Collins , Dean M. Tullsen, Runtime identification of cache conflict misses: The adaptive miss buffer, ACM Transactions on Computer Systems (TOCS), v.19 n.4, p.413-439, November 2001", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=502913"
        }, 
        {
            "ArticleName": "Peter Petrov , Alex Orailoglu, Dynamic tag reduction for low-power caches in embedded systems with virtual memory, International Journal of Parallel Programming, v.35 n.2, p.157-177, April 2007", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1323988"
        }, 
        {
            "ArticleName": "Chuanjun Zhang, Reducing cache misses through programmable decoders, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-31, January 2008", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1328200"
        }, 
        {
            "ArticleName": "Todd M. Austin , Gurindar S. Sohi, High-bandwidth address translation for multiple-issue processors, ACM SIGARCH Computer Architecture News, v.24 n.2, p.158-167, May 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=232990"
        }, 
        {
            "ArticleName": "Andreas Moshovos, RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence, ACM SIGARCH Computer Architecture News, v.33 n.2, p.234-245, May 2005", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1069990"
        }, 
        {
            "ArticleName": "Naveen Muralimanohar , Rajeev Balasubramonian, Interconnect design considerations for large NUCA caches, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1250708"
        }, 
        {
            "ArticleName": "Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, ACM SIGPLAN Notices, v.37 n.10, October 2002", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=605420"
        }, 
        {
            "ArticleName": "Bradford M. Beckmann , David A. Wood, TLC: Transmission Line Caches, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.43, December 03-05, 2003", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=956579"
        }, 
        {
            "ArticleName": "Brad Calder , Chandra Krintz , Simmi John , Todd Austin, Cache-conscious data placement, ACM SIGPLAN Notices, v.33 n.11, p.139-149, Nov. 1998", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=291036"
        }, 
        {
            "ArticleName": "Timothy Sherwood , Brad Calder , Joel Emer, Reducing cache misses using hardware and software page placement, Proceedings of the 13th international conference on Supercomputing, p.155-164, June 20-25, 1999, Rhodes, Greece", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=305189"
        }, 
        {
            "ArticleName": "Jaume Abella , Antonio Gonz\u00e1lez, Heterogeneous way-size cache, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1183436"
        }, 
        {
            "ArticleName": "Dar\u00edo Su\u00e1rez Gracia , Alexandra Ferrer\u00f3n , Luis Montesano Del Campo , Teresa Monreal Arnal , V\u00edctor Vi\u00f1als Y\u00fafera, Revisiting LP-NUCA Energy Consumption: Cache Access Policies and Adaptive Block Dropping, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.2, p.1-26, June 2014", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2632217"
        }, 
        {
            "ArticleName": "Bradford M. Beckmann , David A. Wood, Managing Wire Delay in Large Chip-Multiprocessor Caches, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.319-330, December 04-08, 2004, Portland, Oregon", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1038954"
        }, 
        {
            "ArticleName": "Dar\u00edo Su\u00e1rez Gracia , Giorgos Dimitrakopoulos , Teresa Monreal Arnal , Manolis G. H. Katevenis , V\u00edctor Vi\u00f1als Y\u00fafera, LP-NUCA: networks-in-cache for high-performance low-power embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.8, p.1510-1523, August 2012", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2490174"
        }, 
        {
            "ArticleName": "Alejandro Valero , Salvador Petit , Julio Sahuquillo , David R. Kaeli , Jos\u00e9 Duato, A reuse-based refresh policy for energy-aware eDRAM caches, Microprocessors & Microsystems, v.39 n.1, p.37-48, February 2015", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2802327"
        }, 
        {
            "ArticleName": "Jih-Kwon Peir , Windsor W. Hsu , Alan Jay Smith, Functional Implementation Techniques for CPU Cache Memories, IEEE Transactions on Computers, v.48 n.2, p.100-110, February 1999", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=297705"
        }, 
        {
            "ArticleName": "N. Vijaykrishnan , Mahmut Kandemir , Mary Jane Irwin , Hyun Suk Kim , Wu Ye , David Duarte, Evaluating Integrated Hardware-Software Optimizations Using a Unified Energy Estimation Framework, IEEE Transactions on Computers, v.52 n.1, p.59-76, January 2003", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=642776"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 5, 
        "Downloads_6Weeks": 1, 
        "Downloads_cumulative": 528, 
        "CitationCount": 41
    }, 
    "Title": "Inexpensive implementations of set-associativity", 
    "Abstract": "The traditional approach to implementing wide set-associativity is expensive, requiring a wide tag memory (directory) and many comparators. Here we examine alternative implementations of associativity that use hardware similar to that used to implement a direct-mapped cache. One approach scans tags serially from most-recently used to least-recently used. Another uses a partial compare of a few bits from each tag to reduce the number of tags that must be examined serially. The drawback of both approaches is that they increase cache access time by a factor of two or more over the traditional implementation of set-associativity, making them inappropriate for cache designs in which a fast access time is crucial (e.g. level one caches, caches directly servicing processor requests).\nThese schemes are useful, however, if (1) the low miss ratio of wide set-associative caches is desired, (2) the low cost of a direct-mapped implementation is preferred, and (3) the slower access time of these approaches can be tolerated. We expect these conditions to be true for caches in multiprocessors designed to reduce memory interconnection traffic, caches implemented with large, narrow memory chips, and level two (or higher) caches in a cache hierarchy.\n", 
    "Published": 1989, 
    "References": [
        {
            "ArticleName": "A. Agarwal , R. L. Sites , M. Horowitz, ATUM: a new technique for capturing address traces using microcode, Proceedings of the 13th annual international symposium on Computer architecture, p.119-127, June 02-05, 1986, Tokyo, Japan", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=17370"
        }, 
        {
            "ArticleName": "A. Ag analysis of Cache krfcmnance for operrting Systems iq Ph.D. Thesis, Technical Report No. CSL University (May 1987)."
        }, 
        {
            "ArticleName": "Anant Agarwal , John Hennessy , Mark Horowitz, Cache performance of operating system and multiprogramming workloads, ACM Transactions on Computer Systems (TOCS), v.6 n.4, p.393-431, Nov. 1988", 
            "DOIhref": "http://doi.acm.org/10.1145/48012.48037", 
            "DOIname": "10.1145/48012.48037", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=48037"
        }, 
        {
            "ArticleName": "C. Alexander. W. Keshlear, F. Cooper m.l F. Bri s Cache Memory Pafomance in B UNIX Envkmmmt, Cmwkr gB . rchtcctwe NMJ, 14.3 (June 1986). 14-70."
        }, 
        {
            "ArticleName": "J.-L. Baer , W.-H. Wang, On the inclusion properties for multi-level cache hierarchies, Proceedings of the 15th Annual International Symposium on Computer architecture, p.73-80, May 30-June 02, 1988, Honolulu, Hawaii, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52409"
        }, 
        {
            "ArticleName": "J. Bell. D. Cesesent and C. G. Bell, An Investigation of Altanativc Cache Or anizations. IEEE Trans. on Computers, C-23, 4 (April 1974), 342351."
        }, 
        {
            "ArticleName": "J. G. Brenra. Second Level Cache Fast Access. IBM Technical Disc&sure Bullerin. 26,lOB (March 1984). 5488-5490."
        }, 
        {
            "ArticleName": "J. H. Chang , H. Chao , K. So, Cache design of a sub-micron CMOS system/370, Proceedings of the 14th annual international symposium on Computer architecture, p.208-213, June 02-05, 1987, Pittsburgh, Pennsylvania, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/30350.30374", 
            "DOIname": "10.1145/30350.30374", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=30374"
        }, 
        {
            "ArticleName": "Douglas W. Clark, Cache Performance in the VAX-11/780, ACM Transactions on Computer Systems (TOCS), v.1 n.1, p.24-37, Feb. 1983", 
            "DOIhref": "http://doi.acm.org/10.1145/357353.357356", 
            "DOIname": "10.1145/357353.357356", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=357356"
        }, 
        {
            "ArticleName": "Cray Research Inc., The Cra -1 S Series Hardware Reference Manual. Publication No. HR.08 i; 8 (1976)."
        }, 
        {
            "ArticleName": "J. R. Goodman , P. J. Woest, The Wisconsin multicube: a new large-scale cache-coherent multiprocessor, Proceedings of the 15th Annual International Symposium on Computer architecture, p.422-431, May 30-June 02, 1988, Honolulu, Hawaii, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52447"
        }, 
        {
            "ArticleName": "Mark Donald Hill , Alan Jay Smith, Aspects of cache memory and instruction buffer performance, University of California, Berkeley, 1987", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=914226"
        }, 
        {
            "ArticleName": "Mark D. Hill, A Case for Direct-Mapped Caches, Computer, v.21 n.12, p.25-40, December 1988", 
            "DOIhref": "https://dx.doi.org/10.1109/2.16187", 
            "DOIname": "10.1109/2.16187", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=53233"
        }, 
        {
            "ArticleName": "K. R. Kaplan and R. 0. Winder, Cache-based Computer Systans. Computw. 6.3 (March. 1973)."
        }, 
        {
            "ArticleName": "J. S. Liptay. Structural Aspects of the System/360 Model 85. Part II: The Cache. IBM Systems Joural, 7.1(1968), 15-21."
        }, 
        {
            "ArticleName": "R. L. Mattson, J. Gecsei, D. R. Stutz and I. L. Traiger, Evaluation techniques for storage hirarchies, IBM Systems Journal, 9, 2 (1970), 78-117."
        }, 
        {
            "ArticleName": "W. W. Peterson and E. 3. Weldon. Jr. Error-Correction Cs, MIT Press, (1972)."
        }, 
        {
            "ArticleName": "S. Prybylski , M. Horowitz , J. Hennessy, Performance tradeoffs in cache design, Proceedings of the 15th Annual International Symposium on Computer architecture, p.290-298, May 30-June 02, 1988, Honolulu, Hawaii, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52433"
        }, 
        {
            "ArticleName": "S. A. Rzybylr& Perfennsnce-Dited Memory Hierarchy Design Ph.D. Thesis, Techniul Report No. CSL-Tech. Rep-88366, Stanford University (September 19 )"
        }, 
        {
            "ArticleName": "R. T. Short , H. M. Levy, A simulation study of two-level caches, Proceedings of the 15th Annual International Symposium on Computer architecture, p.81-88, May 30-June 02, 1988, Honolulu, Hawaii, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52410"
        }, 
        {
            "ArticleName": "A. J. Smith, A Canpamtiva Study of Set Asociatlvc Manmy Mapping Algorithms md The+ Us: fer C&c and Main Menwry. IEEE Trans. on SoJrwwe Engmearng. SE-4, 2 (Much 1978). 121- 130."
        }, 
        {
            "ArticleName": "Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982", 
            "DOIhref": "http://doi.acm.org/10.1145/356887.356892", 
            "DOIname": "10.1145/356887.356892", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=356892"
        }, 
        {
            "ArticleName": "Alan Jay Smith, Bibliography and reading on CPU cache memories and related topics, ACM SIGARCH Computer Architecture News, v.14 n.1, p.22-42, Jan 1 1986", 
            "DOIhref": "http://doi.acm.org/10.1145/381730.381737", 
            "DOIname": "10.1145/381730.381737", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=381737"
        }, 
        {
            "ArticleName": "Kimming So , Rudolph N. Rechtschaffen, Cache Operations by MRU Change, IEEE Transactions on Computers, v.37 n.6, p.700-709, June 1988", 
            "DOIhref": "https://dx.doi.org/10.1109/12.2208", 
            "DOIname": "10.1109/12.2208", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=45875"
        }, 
        {
            "ArticleName": "WILLIAM D. STRECKER, Cache memories for PDP-11 family computers, Proceedings of the 3rd annual symposium on Computer architecture, p.155-158, January 19-21, 1976", 
            "DOIhref": "http://doi.acm.org/10.1145/800110.803574", 
            "DOIname": "10.1145/800110.803574", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=803574"
        }, 
        {
            "ArticleName": "A. W. Wilson, Jr., Hierarchical cache/bus architecture for shared memory multiprocessors, Proceedings of the 14th annual international symposium on Computer architecture, p.244-252, June 02-05, 1987, Pittsburgh, Pennsylvania, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/30350.30378", 
            "DOIname": "10.1145/30350.30378", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=30378"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "University of Wisconsin, Computer Sciences Department, Madison, Wisconsin", 
            "Name": "R. E. Kessler"
        }, 
        {
            "Affiliation": "University of Wisconsin, Computer Sciences Department, Madison, Wisconsin", 
            "Name": "R. Jooss"
        }, 
        {
            "Affiliation": "University of Wisconsin, Computer Sciences Department, Madison, Wisconsin", 
            "Name": "A. Lebeck"
        }, 
        {
            "Affiliation": "University of Wisconsin, Computer Sciences Department, Madison, Wisconsin", 
            "Name": "M. D. Hill"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=74941&preflayout=flat"
}