// Seed: 3254750558
module module_0 (
    input wand id_0,
    output tri id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input tri id_6,
    input uwire id_7,
    input tri id_8,
    input wire id_9,
    input tri0 id_10
);
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output supply0 id_2
);
  bit [1 : (  -1  )] id_4;
  id_5 :
  assert property (@(id_1) 1'b0)
  else id_4 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
