

================================================================
== Synthesis Summary Report of 'forward_fcc'
================================================================
+ General Information: 
    * Date:           Thu Dec 16 22:23:24 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        forward_fcc
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |       Modules       |  Issue |       | Latency | Latency| Iteration|         | Trip |          |         |        |           |           |     |
    |       & Loops       |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +---------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ forward_fcc        |  Timing|   7.21|        -|       -|         -|        -|     -|        no|  2 (~0%)|  5 (2%)|  2650 (2%)|  2973 (5%)|    -|
    | o VITIS_LOOP_11_1   |       -|  -7.30|        -|       -|         -|        -|     -|        no|        -|       -|          -|          -|    -|
    |  o VITIS_LOOP_14_2  |      II|  -7.30|        -|       -|        19|        4|     -|       yes|        -|       -|          -|          -|    -|
    +---------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+

