{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553980710894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553980710897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 17:18:30 2019 " "Processing started: Sat Mar 30 17:18:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553980710897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980710897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimptelO9 -c SimptelO9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimptelO9 -c SimptelO9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980710897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553980711510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553980711510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMO9(4KB).v 1 1 " "Found 1 design units, including 1 entities, in source file RAMO9(4KB).v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMO9 " "Found entity 1: RAMO9" {  } { { "RAMO9(4KB).v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/RAMO9(4KB).v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimptelO9.v 1 1 " "Found 1 design units, including 1 entities, in source file SimptelO9.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimptelO9 " "Found entity 1: SimptelO9" {  } { { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram65536x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ram65536x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram65536x32 " "Found entity 1: ram65536x32" {  } { { "ram65536x32.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ram65536x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryDataRegister.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryDataRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryDataRegister " "Found entity 1: MemoryDataRegister" {  } { { "MemoryDataRegister.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/MemoryDataRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend.v 2 2 " "Found 2 design units, including 2 entities, in source file SignExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723884 ""} { "Info" "ISGN_ENTITY_NAME" "2 SignExtend_26_bit " "Found entity 2: SignExtend_26_bit" {  } { { "SignExtend.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SignExtend.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 7 7 " "Found 7 design units, including 7 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723901 ""} { "Info" "ISGN_ENTITY_NAME" "2 And_ " "Found entity 2: And_" {  } { { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723901 ""} { "Info" "ISGN_ENTITY_NAME" "3 Or_ " "Found entity 3: Or_" {  } { { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723901 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_to_one_mux " "Found entity 4: two_to_one_mux" {  } { { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723901 ""} { "Info" "ISGN_ENTITY_NAME" "5 three_to_one_mux " "Found entity 5: three_to_one_mux" {  } { { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723901 ""} { "Info" "ISGN_ENTITY_NAME" "6 two_to_one_mux_5_bit " "Found entity 6: two_to_one_mux_5_bit" {  } { { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723901 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_to_one_mux " "Found entity 7: four_to_one_mux" {  } { { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723901 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_registers.v(35) " "Verilog HDL information at datapath_registers.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_registers.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath_registers.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553980723911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_registers.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Found entity 1: Instruction_Register" {  } { { "datapath_registers.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723912 ""} { "Info" "ISGN_ENTITY_NAME" "2 Registers " "Found entity 2: Registers" {  } { { "datapath_registers.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath_registers.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ShiftLeft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980723919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980723919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimptelO9 " "Elaborating entity \"SimptelO9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553980724577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cunit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cunit\"" {  } { { "SimptelO9.v" "cunit" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724583 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(37) " "Verilog HDL Case Statement information at control_unit.v(37): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/control_unit.v" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1553980724585 "|SimptelO9|control_unit:cunit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(74) " "Verilog HDL Case Statement warning at control_unit.v(74): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/control_unit.v" 74 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553980724586 "|SimptelO9|control_unit:cunit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(105) " "Verilog HDL Case Statement warning at control_unit.v(105): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/control_unit.v" 105 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553980724587 "|SimptelO9|control_unit:cunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dpath " "Elaborating entity \"datapath\" for hierarchy \"datapath:dpath\"" {  } { { "SimptelO9.v" "dpath" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_one_mux datapath:dpath\|three_to_one_mux:mux_F " "Elaborating entity \"three_to_one_mux\" for hierarchy \"datapath:dpath\|three_to_one_mux:mux_F\"" {  } { { "datapath.v" "mux_F" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter datapath:dpath\|ProgramCounter:program_counter " "Elaborating entity \"ProgramCounter\" for hierarchy \"datapath:dpath\|ProgramCounter:program_counter\"" {  } { { "datapath.v" "program_counter" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux datapath:dpath\|two_to_one_mux:mux_A " "Elaborating entity \"two_to_one_mux\" for hierarchy \"datapath:dpath\|two_to_one_mux:mux_A\"" {  } { { "datapath.v" "mux_A" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMO9 datapath:dpath\|RAMO9:Memory " "Elaborating entity \"RAMO9\" for hierarchy \"datapath:dpath\|RAMO9:Memory\"" {  } { { "datapath.v" "Memory" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Register datapath:dpath\|Instruction_Register:IR " "Elaborating entity \"Instruction_Register\" for hierarchy \"datapath:dpath\|Instruction_Register:IR\"" {  } { { "datapath.v" "IR" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux_5_bit datapath:dpath\|two_to_one_mux_5_bit:mux_B " "Elaborating entity \"two_to_one_mux_5_bit\" for hierarchy \"datapath:dpath\|two_to_one_mux_5_bit:mux_B\"" {  } { { "datapath.v" "mux_B" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers datapath:dpath\|Registers:register " "Elaborating entity \"Registers\" for hierarchy \"datapath:dpath\|Registers:register\"" {  } { { "datapath.v" "register" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724650 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "registers datapath_registers.v(31) " "Verilog HDL warning at datapath_registers.v(31): initial value for variable registers should be constant" {  } { { "datapath_registers.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath_registers.v" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1553980724656 "|SimptelO9|datapath:dpath|Registers:register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend datapath:dpath\|SignExtend:sign_extend_A " "Elaborating entity \"SignExtend\" for hierarchy \"datapath:dpath\|SignExtend:sign_extend_A\"" {  } { { "datapath.v" "sign_extend_A" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend_26_bit datapath:dpath\|SignExtend_26_bit:sign_extend_B " "Elaborating entity \"SignExtend_26_bit\" for hierarchy \"datapath:dpath\|SignExtend_26_bit:sign_extend_B\"" {  } { { "datapath.v" "sign_extend_B" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft datapath:dpath\|ShiftLeft:shift_left_2_B " "Elaborating entity \"ShiftLeft\" for hierarchy \"datapath:dpath\|ShiftLeft:shift_left_2_B\"" {  } { { "datapath.v" "shift_left_2_B" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_to_one_mux datapath:dpath\|four_to_one_mux:mux_E " "Elaborating entity \"four_to_one_mux\" for hierarchy \"datapath:dpath\|four_to_one_mux:mux_E\"" {  } { { "datapath.v" "mux_E" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder datapath:dpath\|ALU_Decoder:alu_decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"datapath:dpath\|ALU_Decoder:alu_decoder\"" {  } { { "datapath.v" "alu_decoder" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724668 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_Decoder.v(12) " "Verilog HDL Case Statement warning at ALU_Decoder.v(12): incomplete case statement has no default case item" {  } { { "ALU_Decoder.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ALU_Decoder.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553980724669 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_control ALU_Decoder.v(8) " "Verilog HDL Always Construct warning at ALU_Decoder.v(8): inferring latch(es) for variable \"ALU_control\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Decoder.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ALU_Decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553980724669 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control\[0\] ALU_Decoder.v(12) " "Inferred latch for \"ALU_control\[0\]\" at ALU_Decoder.v(12)" {  } { { "ALU_Decoder.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ALU_Decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980724669 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control\[1\] ALU_Decoder.v(12) " "Inferred latch for \"ALU_control\[1\]\" at ALU_Decoder.v(12)" {  } { { "ALU_Decoder.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ALU_Decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980724669 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control\[2\] ALU_Decoder.v(12) " "Inferred latch for \"ALU_control\[2\]\" at ALU_Decoder.v(12)" {  } { { "ALU_Decoder.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ALU_Decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980724669 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control\[3\] ALU_Decoder.v(12) " "Inferred latch for \"ALU_control\[3\]\" at ALU_Decoder.v(12)" {  } { { "ALU_Decoder.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/ALU_Decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980724669 "|SimptelO9|datapath:dpath|ALU_Decoder:alu_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:dpath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:dpath\|ALU:alu\"" {  } { { "datapath.v" "alu" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_ datapath:dpath\|And_:my_and " "Elaborating entity \"And_\" for hierarchy \"datapath:dpath\|And_:my_and\"" {  } { { "datapath.v" "my_and" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_ datapath:dpath\|Or_:my_or " "Elaborating entity \"Or_\" for hierarchy \"datapath:dpath\|Or_:my_or\"" {  } { { "datapath.v" "my_or" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980724711 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "SimptelO9.v" "reset" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1553980724899 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1553980724899 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "datapath:dpath\|Registers:register\|registers_rtl_0 " "Inferred RAM node \"datapath:dpath\|Registers:register\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1553980725508 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "datapath:dpath\|Registers:register\|registers_rtl_1 " "Inferred RAM node \"datapath:dpath\|Registers:register\|registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1553980725509 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dpath\|RAMO9:Memory\|memory " "RAM logic \"datapath:dpath\|RAMO9:Memory\|memory\" is uninferred due to asynchronous read logic" {  } { { "RAMO9(4KB).v" "memory" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/RAMO9(4KB).v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1553980725511 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1553980725511 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/h/u7/c7/04/fanyao2/Simptel-O9/db/SimptelO9.ram0_RAMO9_544b9c8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/h/u7/c7/04/fanyao2/Simptel-O9/db/SimptelO9.ram0_RAMO9_544b9c8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1553980725537 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dpath\|Registers:register\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dpath\|Registers:register\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dpath\|Registers:register\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dpath\|Registers:register\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553980725620 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1553980725620 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1553980725620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980725727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725728 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553980725728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5io1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5io1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5io1 " "Found entity 1: altsyncram_5io1" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553980725777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980725777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1 " "Elaborated megafunction instantiation \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980725797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1 " "Instantiated megafunction \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553980725797 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553980725797 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a0 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a1 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a2 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a3 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a4 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a5 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a6 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a7 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a8 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a9 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a10 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a11 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a12 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 375 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a13 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a14 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a15 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a16 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a17 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 515 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a18 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a19 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 571 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a20 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a21 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a22 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a23 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a24 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a25 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a26 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a27 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 795 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a28 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a29 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 851 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a30 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a31 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_1\|altsyncram_5io1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_1|altsyncram_5io1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a0 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a1 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a2 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a3 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a4 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a5 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a6 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a7 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a8 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a9 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a10 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a11 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a12 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 375 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a13 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a14 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a15 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a16 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a17 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 515 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a18 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a19 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 571 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a20 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a21 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a22 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a23 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a24 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a25 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a26 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a27 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 795 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a28 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a29 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 851 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a30 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a31 " "Synthesized away node \"datapath:dpath\|Registers:register\|altsyncram:registers_rtl_0\|altsyncram_5io1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/db/altsyncram_5io1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "datapath.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/datapath.v" 109 0 0 } } { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980725898 "|SimptelO9|datapath:dpath|Registers:register|altsyncram:registers_rtl_0|altsyncram_5io1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1553980725898 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1553980725898 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "152 " "152 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553980726014 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u7/c7/04/fanyao2/Simptel-O9/output_files/SimptelO9.map.smsg " "Generated suppressed messages file /h/u7/c7/04/fanyao2/Simptel-O9/output_files/SimptelO9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980726107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553980726443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553980726443 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "SimptelO9.v" "" { Text "/h/u7/c7/04/fanyao2/Simptel-O9/SimptelO9.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553980726675 "|SimptelO9|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553980726675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553980726675 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553980726675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553980726675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1057 " "Peak virtual memory: 1057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553980726834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 17:18:46 2019 " "Processing ended: Sat Mar 30 17:18:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553980726834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553980726834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553980726834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553980726834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553980728442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553980728445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 17:18:47 2019 " "Processing started: Sat Mar 30 17:18:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553980728445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553980728445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SimptelO9 -c SimptelO9 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SimptelO9 -c SimptelO9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553980728445 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553980729431 ""}
{ "Info" "0" "" "Project  = SimptelO9" {  } {  } 0 0 "Project  = SimptelO9" 0 0 "Fitter" 0 0 1553980729432 ""}
{ "Info" "0" "" "Revision = SimptelO9" {  } {  } 0 0 "Revision = SimptelO9" 0 0 "Fitter" 0 0 1553980729432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553980729708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553980729710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SimptelO9 5CSEMA6F31C6 " "Selected device 5CSEMA6F31C6 for design \"SimptelO9\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553980729715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553980729761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553980729761 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553980730147 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553980730167 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553980730236 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1553980730433 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1553980740338 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553980740370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553980740372 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553980740372 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553980740372 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1553980740372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1553980740372 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553980740372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553980740372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1553980740372 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553980740372 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553980740381 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimptelO9.sdc " "Synopsys Design Constraints File file not found: 'SimptelO9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1553980746022 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1553980746022 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1553980746022 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1553980746023 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1553980746023 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1553980746023 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1553980746024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553980746025 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1553980746062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553980746389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553980747090 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553980747312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553980747313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553980748034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "/h/u7/c7/04/fanyao2/Simptel-O9/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1553980752093 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553980752093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1553980752289 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1553980752289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553980752289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553980752291 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1553980753554 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553980753585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553980753853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553980753853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553980754090 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553980754943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2096 " "Peak virtual memory: 2096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553980756204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 17:19:16 2019 " "Processing ended: Sat Mar 30 17:19:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553980756204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553980756204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553980756204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553980756204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1553980757743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553980757745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 17:19:17 2019 " "Processing started: Sat Mar 30 17:19:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553980757745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1553980757745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SimptelO9 -c SimptelO9 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SimptelO9 -c SimptelO9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1553980757745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1553980758923 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1553980764231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553980765069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 17:19:25 2019 " "Processing ended: Sat Mar 30 17:19:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553980765069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553980765069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553980765069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1553980765069 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1553980765295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1553980766367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553980766368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 17:19:25 2019 " "Processing started: Sat Mar 30 17:19:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553980766368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980766368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SimptelO9 -c SimptelO9 " "Command: quartus_sta SimptelO9 -c SimptelO9" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980766369 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1553980766799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980767850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980767850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980767896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980767896 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimptelO9.sdc " "Synopsys Design Constraints File file not found: 'SimptelO9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768522 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768523 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768523 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768524 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768525 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768525 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1553980768526 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768549 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1553980768570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768733 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1553980768756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980768787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769415 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769503 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769503 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769503 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769654 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1553980769676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980769889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770349 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770605 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770605 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770606 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770693 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1553980770715 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770908 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770908 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770908 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980770990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980771020 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980771819 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980771820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1175 " "Peak virtual memory: 1175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553980772059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 17:19:32 2019 " "Processing ended: Sat Mar 30 17:19:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553980772059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553980772059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553980772059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980772059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1553980773350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553980773352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 17:19:33 2019 " "Processing started: Sat Mar 30 17:19:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553980773352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553980773352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SimptelO9 -c SimptelO9 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SimptelO9 -c SimptelO9" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553980773353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1553980774698 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1553980774717 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimptelO9.vo /h/u7/c7/04/fanyao2/Simptel-O9/simulation/modelsim/ simulation " "Generated file SimptelO9.vo in folder \"/h/u7/c7/04/fanyao2/Simptel-O9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553980774876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1131 " "Peak virtual memory: 1131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553980775127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 17:19:35 2019 " "Processing ended: Sat Mar 30 17:19:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553980775127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553980775127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553980775127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553980775127 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553980775375 ""}
