{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 14:11:24 2013 " "Info: Processing started: Sun Mar 17 14:11:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pop " "Info: Assuming node \"pop\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 136 -16 152 152 "pop" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pop" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "push " "Info: Assuming node \"push\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 120 -16 152 136 "push" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "push" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "init " "Info: Assuming node \"init\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 152 -16 152 168 "init" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "init" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Stack:inst\|inst30~0 " "Info: Detected gated clock \"Stack:inst\|inst30~0\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|inst30~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack:inst\|inst6 " "Info: Detected gated clock \"Stack:inst\|inst6\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Stack:inst\|inst15 " "Info: Detected gated clock \"Stack:inst\|inst15\" as buffer" {  } { { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Stack:inst\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pop register register Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 500.0 MHz Internal " "Info: Clock \"pop\" Internal fmax is restricted to 500.0 MHz between source register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\" and destination register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.239 ns + Longest register register " "Info: + Longest register to register delay is 1.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X14_Y19_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N1; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.346 ns) 0.624 ns Stack:inst\|inst30 2 COMB LCCOMB_X14_Y19_N16 8 " "Info: 2: + IC(0.278 ns) + CELL(0.346 ns) = 0.624 ns; Loc. = LCCOMB_X14_Y19_N16; Fanout = 8; COMB Node = 'Stack:inst\|inst30'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.397 ns) 1.239 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y19_N1 7 " "Info: 3: + IC(0.218 ns) + CELL(0.397 ns) = 1.239 ns; Loc. = LCFF_X14_Y19_N1; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.743 ns ( 59.97 % ) " "Info: Total cell delay = 0.743 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.496 ns ( 40.03 % ) " "Info: Total interconnect delay = 0.496 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} Stack:inst|inst30 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.278ns 0.218ns } { 0.000ns 0.346ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop destination 3.456 ns + Shortest register " "Info: + Shortest clock path from clock \"pop\" to destination register is 3.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns pop 1 CLK PIN_C8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 3; CLK Node = 'pop'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 136 -16 152 152 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.053 ns) 2.614 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.714 ns) + CELL(0.053 ns) = 2.614 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { pop Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.618 ns) 3.456 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y19_N1 7 " "Info: 3: + IC(0.224 ns) + CELL(0.618 ns) = 3.456 ns; Loc. = LCFF_X14_Y19_N1; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.518 ns ( 43.92 % ) " "Info: Total cell delay = 1.518 ns ( 43.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.938 ns ( 56.08 % ) " "Info: Total interconnect delay = 1.938 ns ( 56.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.714ns 0.224ns } { 0.000ns 0.847ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop source 3.456 ns - Longest register " "Info: - Longest clock path from clock \"pop\" to source register is 3.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns pop 1 CLK PIN_C8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 3; CLK Node = 'pop'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 136 -16 152 152 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.053 ns) 2.614 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.714 ns) + CELL(0.053 ns) = 2.614 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { pop Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.618 ns) 3.456 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y19_N1 7 " "Info: 3: + IC(0.224 ns) + CELL(0.618 ns) = 3.456 ns; Loc. = LCFF_X14_Y19_N1; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.518 ns ( 43.92 % ) " "Info: Total cell delay = 1.518 ns ( 43.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.938 ns ( 56.08 % ) " "Info: Total interconnect delay = 1.938 ns ( 56.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.714ns 0.224ns } { 0.000ns 0.847ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.714ns 0.224ns } { 0.000ns 0.847ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.714ns 0.224ns } { 0.000ns 0.847ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} Stack:inst|inst30 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.278ns 0.218ns } { 0.000ns 0.346ns 0.397ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.714ns 0.224ns } { 0.000ns 0.847ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.714ns 0.224ns } { 0.000ns 0.847ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "push register register Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 500.0 MHz Internal " "Info: Clock \"push\" Internal fmax is restricted to 500.0 MHz between source register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\" and destination register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.239 ns + Longest register register " "Info: + Longest register to register delay is 1.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X14_Y19_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N1; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.346 ns) 0.624 ns Stack:inst\|inst30 2 COMB LCCOMB_X14_Y19_N16 8 " "Info: 2: + IC(0.278 ns) + CELL(0.346 ns) = 0.624 ns; Loc. = LCCOMB_X14_Y19_N16; Fanout = 8; COMB Node = 'Stack:inst\|inst30'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.397 ns) 1.239 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y19_N1 7 " "Info: 3: + IC(0.218 ns) + CELL(0.397 ns) = 1.239 ns; Loc. = LCFF_X14_Y19_N1; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.743 ns ( 59.97 % ) " "Info: Total cell delay = 0.743 ns ( 59.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.496 ns ( 40.03 % ) " "Info: Total interconnect delay = 0.496 ns ( 40.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} Stack:inst|inst30 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.278ns 0.218ns } { 0.000ns 0.346ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push destination 3.580 ns + Shortest register " "Info: + Shortest clock path from clock \"push\" to destination register is 3.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns push 1 CLK PIN_AA16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 4; CLK Node = 'push'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 120 -16 152 136 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.225 ns) 2.738 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.666 ns) + CELL(0.225 ns) = 2.738 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { push Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.618 ns) 3.580 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y19_N1 7 " "Info: 3: + IC(0.224 ns) + CELL(0.618 ns) = 3.580 ns; Loc. = LCFF_X14_Y19_N1; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 47.21 % ) " "Info: Total cell delay = 1.690 ns ( 47.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.890 ns ( 52.79 % ) " "Info: Total interconnect delay = 1.890 ns ( 52.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.666ns 0.224ns } { 0.000ns 0.847ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push source 3.580 ns - Longest register " "Info: - Longest clock path from clock \"push\" to source register is 3.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns push 1 CLK PIN_AA16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 4; CLK Node = 'push'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 120 -16 152 136 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.225 ns) 2.738 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.666 ns) + CELL(0.225 ns) = 2.738 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { push Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.618 ns) 3.580 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\] 3 REG LCFF_X14_Y19_N1 7 " "Info: 3: + IC(0.224 ns) + CELL(0.618 ns) = 3.580 ns; Loc. = LCFF_X14_Y19_N1; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 47.21 % ) " "Info: Total cell delay = 1.690 ns ( 47.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.890 ns ( 52.79 % ) " "Info: Total interconnect delay = 1.890 ns ( 52.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.666ns 0.224ns } { 0.000ns 0.847ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.666ns 0.224ns } { 0.000ns 0.847ns 0.225ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.666ns 0.224ns } { 0.000ns 0.847ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] Stack:inst|inst30 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.239 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} Stack:inst|inst30 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.278ns 0.218ns } { 0.000ns 0.346ns 0.397ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.666ns 0.224ns } { 0.000ns 0.847ns 0.225ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.666ns 0.224ns } { 0.000ns 0.847ns 0.225ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\] memory RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg3 143.0 MHz 6.993 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 143.0 MHz between source register \"Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\]\" and destination memory \"RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg3\" (period= 6.993 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.146 ns + Longest register memory " "Info: + Longest register to memory delay is 1.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\] 1 REG LCFF_X21_Y9_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N21; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.053 ns) 0.528 ns Stack:inst\|lpm_bustri_8bit:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]~11 2 COMB LCCOMB_X23_Y9_N0 1 " "Info: 2: + IC(0.475 ns) + CELL(0.053 ns) = 0.528 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 1; COMB Node = 'Stack:inst\|lpm_bustri_8bit:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]~11'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[3]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.103 ns) 1.146 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X20_Y9 8 " "Info: 3: + IC(0.515 ns) + CELL(0.103 ns) = 1.146 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[3]~11 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.156 ns ( 13.61 % ) " "Info: Total cell delay = 0.156 ns ( 13.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 86.39 % ) " "Info: Total interconnect delay = 0.990 ns ( 86.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[3]~11 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.146 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] {} Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[3]~11 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.475ns 0.515ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.731 ns - Smallest " "Info: - Smallest clock skew is -5.731 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.332 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.481 ns) 2.332 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X20_Y9 8 " "Info: 3: + IC(0.654 ns) + CELL(0.481 ns) = 2.332 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { CLK~clkctrl RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.25 % ) " "Info: Total cell delay = 1.335 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 42.75 % ) " "Info: Total interconnect delay = 0.997 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CLK CLK~clkctrl RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.063 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 8.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.228 ns) 2.809 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.727 ns) + CELL(0.228 ns) = 2.809 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { CLK Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.712 ns) 3.745 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\] 3 REG LCFF_X14_Y19_N3 7 " "Info: 3: + IC(0.224 ns) + CELL(0.712 ns) = 3.745 ns; Loc. = LCFF_X14_Y19_N3; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.228 ns) 4.399 ns Stack:inst\|inst30~0 4 COMB LCCOMB_X14_Y19_N22 1 " "Info: 4: + IC(0.426 ns) + CELL(0.228 ns) = 4.399 ns; Loc. = LCCOMB_X14_Y19_N22; Fanout = 1; COMB Node = 'Stack:inst\|inst30~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.154 ns) 4.755 ns Stack:inst\|inst6 5 COMB LCCOMB_X14_Y19_N28 1 " "Info: 5: + IC(0.202 ns) + CELL(0.154 ns) = 4.755 ns; Loc. = LCCOMB_X14_Y19_N28; Fanout = 1; COMB Node = 'Stack:inst\|inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Stack:inst|inst30~0 Stack:inst|inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.000 ns) 6.763 ns Stack:inst\|inst6~clkctrl 6 COMB CLKCTRL_G10 8 " "Info: 6: + IC(2.008 ns) + CELL(0.000 ns) = 6.763 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Stack:inst\|inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { Stack:inst|inst6 Stack:inst|inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 8.063 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\] 7 REG LCFF_X21_Y9_N21 4 " "Info: 7: + IC(0.682 ns) + CELL(0.618 ns) = 8.063 ns; Loc. = LCFF_X21_Y9_N21; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.794 ns ( 34.65 % ) " "Info: Total cell delay = 2.794 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.269 ns ( 65.35 % ) " "Info: Total interconnect delay = 5.269 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.063 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.063 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.727ns 0.224ns 0.426ns 0.202ns 2.008ns 0.682ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CLK CLK~clkctrl RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.063 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.063 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.727ns 0.224ns 0.426ns 0.202ns 2.008ns 0.682ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[3]~11 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.146 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] {} Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[3]~11 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.475ns 0.515ns } { 0.000ns 0.053ns 0.103ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CLK CLK~clkctrl RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.063 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.063 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.727ns 0.224ns 0.426ns 0.202ns 2.008ns 0.682ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "init " "Info: No valid register-to-register data paths exist for clock \"init\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "pop 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"pop\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] pop 3.204 ns " "Info: Found hold time violation between source  pin or register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]\" and destination pin or register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]\" for clock \"pop\" (Hold time is 3.204 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.829 ns + Largest " "Info: + Largest clock skew is 3.829 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop destination 7.285 ns + Longest register " "Info: + Longest clock path from clock \"pop\" to destination register is 7.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns pop 1 CLK PIN_C8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 3; CLK Node = 'pop'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 136 -16 152 152 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.053 ns) 2.614 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.714 ns) + CELL(0.053 ns) = 2.614 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { pop Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.428 ns) + CELL(0.000 ns) 6.042 ns Stack:inst\|inst15~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(3.428 ns) + CELL(0.000 ns) = 6.042 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Stack:inst\|inst15~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { Stack:inst|inst15 Stack:inst|inst15~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.618 ns) 7.285 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 4 REG LCFF_X14_Y19_N9 3 " "Info: 4: + IC(0.625 ns) + CELL(0.618 ns) = 7.285 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 3; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { Stack:inst|inst15~clkctrl Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.518 ns ( 20.84 % ) " "Info: Total cell delay = 1.518 ns ( 20.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.767 ns ( 79.16 % ) " "Info: Total interconnect delay = 5.767 ns ( 79.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { pop Stack:inst|inst15 Stack:inst|inst15~clkctrl Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|inst15~clkctrl {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.714ns 3.428ns 0.625ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop source 3.456 ns - Shortest register " "Info: - Shortest clock path from clock \"pop\" to source register is 3.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns pop 1 CLK PIN_C8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 3; CLK Node = 'pop'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 136 -16 152 152 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.053 ns) 2.614 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.714 ns) + CELL(0.053 ns) = 2.614 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { pop Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.618 ns) 3.456 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] 3 REG LCFF_X14_Y19_N7 7 " "Info: 3: + IC(0.224 ns) + CELL(0.618 ns) = 3.456 ns; Loc. = LCFF_X14_Y19_N7; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.518 ns ( 43.92 % ) " "Info: Total cell delay = 1.518 ns ( 43.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.938 ns ( 56.08 % ) " "Info: Total interconnect delay = 1.938 ns ( 56.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.714ns 0.224ns } { 0.000ns 0.847ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { pop Stack:inst|inst15 Stack:inst|inst15~clkctrl Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|inst15~clkctrl {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.714ns 3.428ns 0.625ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.714ns 0.224ns } { 0.000ns 0.847ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns - Shortest register register " "Info: - Shortest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] 1 REG LCFF_X14_Y19_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N7; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_comb_bita3~COUT 2 COMB LCCOMB_X14_Y19_N6 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X14_Y19_N6; Fanout = 2; COMB Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_comb_bita4 3 COMB LCCOMB_X14_Y19_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X14_Y19_N8; Fanout = 1; COMB Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_comb_bita4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 4 REG LCFF_X14_Y19_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 3; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.285 ns" { pop Stack:inst|inst15 Stack:inst|inst15~clkctrl Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.285 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|inst15~clkctrl {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.714ns 3.428ns 0.625ns } { 0.000ns 0.847ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { pop Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { pop {} pop~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.714ns 0.224ns } { 0.000ns 0.847ns 0.053ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "push 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"push\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] push 3.204 ns " "Info: Found hold time violation between source  pin or register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]\" and destination pin or register \"Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]\" for clock \"push\" (Hold time is 3.204 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.829 ns + Largest " "Info: + Largest clock skew is 3.829 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push destination 7.409 ns + Longest register " "Info: + Longest clock path from clock \"push\" to destination register is 7.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns push 1 CLK PIN_AA16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 4; CLK Node = 'push'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 120 -16 152 136 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.225 ns) 2.738 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.666 ns) + CELL(0.225 ns) = 2.738 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { push Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.428 ns) + CELL(0.000 ns) 6.166 ns Stack:inst\|inst15~clkctrl 3 COMB CLKCTRL_G14 4 " "Info: 3: + IC(3.428 ns) + CELL(0.000 ns) = 6.166 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Stack:inst\|inst15~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { Stack:inst|inst15 Stack:inst|inst15~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.618 ns) 7.409 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 4 REG LCFF_X14_Y19_N9 3 " "Info: 4: + IC(0.625 ns) + CELL(0.618 ns) = 7.409 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 3; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { Stack:inst|inst15~clkctrl Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 22.81 % ) " "Info: Total cell delay = 1.690 ns ( 22.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.719 ns ( 77.19 % ) " "Info: Total interconnect delay = 5.719 ns ( 77.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.409 ns" { push Stack:inst|inst15 Stack:inst|inst15~clkctrl Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.409 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|inst15~clkctrl {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.666ns 3.428ns 0.625ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push source 3.580 ns - Shortest register " "Info: - Shortest clock path from clock \"push\" to source register is 3.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns push 1 CLK PIN_AA16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 4; CLK Node = 'push'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 120 -16 152 136 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.225 ns) 2.738 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.666 ns) + CELL(0.225 ns) = 2.738 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { push Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.618 ns) 3.580 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] 3 REG LCFF_X14_Y19_N7 7 " "Info: 3: + IC(0.224 ns) + CELL(0.618 ns) = 3.580 ns; Loc. = LCFF_X14_Y19_N7; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.690 ns ( 47.21 % ) " "Info: Total cell delay = 1.690 ns ( 47.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.890 ns ( 52.79 % ) " "Info: Total interconnect delay = 1.890 ns ( 52.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.666ns 0.224ns } { 0.000ns 0.847ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.409 ns" { push Stack:inst|inst15 Stack:inst|inst15~clkctrl Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.409 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|inst15~clkctrl {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.666ns 3.428ns 0.625ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.666ns 0.224ns } { 0.000ns 0.847ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns - Shortest register register " "Info: - Shortest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\] 1 REG LCFF_X14_Y19_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N7; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_comb_bita3~COUT 2 COMB LCCOMB_X14_Y19_N6 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X14_Y19_N6; Fanout = 2; COMB Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_comb_bita4 3 COMB LCCOMB_X14_Y19_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X14_Y19_N8; Fanout = 1; COMB Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|counter_comb_bita4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\] 4 REG LCFF_X14_Y19_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 3; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.409 ns" { push Stack:inst|inst15 Stack:inst|inst15~clkctrl Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.409 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|inst15~clkctrl {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.666ns 3.428ns 0.625ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { push Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.580 ns" { push {} push~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.666ns 0.224ns } { 0.000ns 0.847ns 0.225ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3] {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2 Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\] CLK 5.236 ns " "Info: Found hold time violation between source  pin or register \"Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2\" and destination pin or register \"Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\]\" for clock \"CLK\" (Hold time is 5.236 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.589 ns + Largest " "Info: + Largest clock skew is 5.589 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.063 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.228 ns) 2.809 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.727 ns) + CELL(0.228 ns) = 2.809 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { CLK Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.712 ns) 3.745 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\] 3 REG LCFF_X14_Y19_N3 7 " "Info: 3: + IC(0.224 ns) + CELL(0.712 ns) = 3.745 ns; Loc. = LCFF_X14_Y19_N3; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.228 ns) 4.399 ns Stack:inst\|inst30~0 4 COMB LCCOMB_X14_Y19_N22 1 " "Info: 4: + IC(0.426 ns) + CELL(0.228 ns) = 4.399 ns; Loc. = LCCOMB_X14_Y19_N22; Fanout = 1; COMB Node = 'Stack:inst\|inst30~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.154 ns) 4.755 ns Stack:inst\|inst6 5 COMB LCCOMB_X14_Y19_N28 1 " "Info: 5: + IC(0.202 ns) + CELL(0.154 ns) = 4.755 ns; Loc. = LCCOMB_X14_Y19_N28; Fanout = 1; COMB Node = 'Stack:inst\|inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Stack:inst|inst30~0 Stack:inst|inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.000 ns) 6.763 ns Stack:inst\|inst6~clkctrl 6 COMB CLKCTRL_G10 8 " "Info: 6: + IC(2.008 ns) + CELL(0.000 ns) = 6.763 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Stack:inst\|inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { Stack:inst|inst6 Stack:inst|inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 8.063 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\] 7 REG LCFF_X21_Y9_N31 4 " "Info: 7: + IC(0.682 ns) + CELL(0.618 ns) = 8.063 ns; Loc. = LCFF_X21_Y9_N31; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.794 ns ( 34.65 % ) " "Info: Total cell delay = 2.794 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.269 ns ( 65.35 % ) " "Info: Total interconnect delay = 5.269 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.063 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.063 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.727ns 0.224ns 0.426ns 0.202ns 2.008ns 0.682ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.474 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2 3 REG LCFF_X21_Y9_N5 1 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X21_Y9_N5; Fanout = 1; REG Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLK CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.063 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.063 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.727ns 0.224ns 0.426ns 0.202ns 2.008ns 0.682ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLK CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.408 ns - Shortest register register " "Info: - Shortest register to register delay is 0.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2 1 REG LCFF_X21_Y9_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N5; Fanout = 1; REG Node = 'Stack:inst\|lpm_add_sub_STACK:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_pki:auto_generated\|dffe2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 } "NODE_NAME" } } { "db/add_sub_pki.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/add_sub_pki.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 0.253 ns Stack:inst\|gdfx_temp0\[1\]~6 2 COMB LCCOMB_X21_Y9_N30 1 " "Info: 2: + IC(0.200 ns) + CELL(0.053 ns) = 0.253 ns; Loc. = LCCOMB_X21_Y9_N30; Fanout = 1; COMB Node = 'Stack:inst\|gdfx_temp0\[1\]~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.253 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 Stack:inst|gdfx_temp0[1]~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.408 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X21_Y9_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.408 ns; Loc. = LCFF_X21_Y9_N31; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Stack:inst|gdfx_temp0[1]~6 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.98 % ) " "Info: Total cell delay = 0.208 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 49.02 % ) " "Info: Total interconnect delay = 0.200 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 Stack:inst|gdfx_temp0[1]~6 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.408 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 {} Stack:inst|gdfx_temp0[1]~6 {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.063 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.063 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.727ns 0.224ns 0.426ns 0.202ns 2.008ns 0.682ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLK CLK~clkctrl Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 Stack:inst|gdfx_temp0[1]~6 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.408 ns" { Stack:inst|lpm_add_sub_STACK:inst|lpm_add_sub:lpm_add_sub_component|add_sub_pki:auto_generated|dffe2 {} Stack:inst|gdfx_temp0[1]~6 {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg6 pop CLK 6.340 ns memory " "Info: tsu for memory \"RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg6\" (data pin = \"pop\", clock pin = \"CLK\") is 6.340 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.650 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns pop 1 CLK PIN_C8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 3; CLK Node = 'pop'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 136 -16 152 152 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.716 ns) + CELL(0.378 ns) 5.941 ns Stack:inst\|inst9 2 COMB LCCOMB_X14_Y19_N24 16 " "Info: 2: + IC(4.716 ns) + CELL(0.378 ns) = 5.941 ns; Loc. = LCCOMB_X14_Y19_N24; Fanout = 16; COMB Node = 'Stack:inst\|inst9'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.094 ns" { pop Stack:inst|inst9 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 336 848 912 384 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.228 ns) 8.024 ns Stack:inst\|lpm_bustri_8bit:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]~14 3 COMB LCCOMB_X23_Y9_N6 1 " "Info: 3: + IC(1.855 ns) + CELL(0.228 ns) = 8.024 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 1; COMB Node = 'Stack:inst\|lpm_bustri_8bit:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]~14'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { Stack:inst|inst9 Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[6]~14 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.103 ns) 8.650 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg6 4 MEM M4K_X20_Y9 8 " "Info: 4: + IC(0.523 ns) + CELL(0.103 ns) = 8.650 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[6]~14 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.556 ns ( 17.99 % ) " "Info: Total cell delay = 1.556 ns ( 17.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.094 ns ( 82.01 % ) " "Info: Total interconnect delay = 7.094 ns ( 82.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.650 ns" { pop Stack:inst|inst9 Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[6]~14 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.650 ns" { pop {} pop~combout {} Stack:inst|inst9 {} Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[6]~14 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 4.716ns 1.855ns 0.523ns } { 0.000ns 0.847ns 0.378ns 0.228ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.332 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.481 ns) 2.332 ns RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg6 3 MEM M4K_X20_Y9 8 " "Info: 3: + IC(0.654 ns) + CELL(0.481 ns) = 2.332 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'RAM:inst1\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_aa91:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { CLK~clkctrl RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_aa91.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/altsyncram_aa91.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.25 % ) " "Info: Total cell delay = 1.335 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 42.75 % ) " "Info: Total interconnect delay = 0.997 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CLK CLK~clkctrl RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.650 ns" { pop Stack:inst|inst9 Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[6]~14 RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.650 ns" { pop {} pop~combout {} Stack:inst|inst9 {} Stack:inst|lpm_bustri_8bit:inst7|lpm_bustri:lpm_bustri_component|dout[6]~14 {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 4.716ns 1.855ns 0.523ns } { 0.000ns 0.847ns 0.378ns 0.228ns 0.103ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CLK CLK~clkctrl RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAM:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ADDR\[7\] Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\] 12.322 ns register " "Info: tco from clock \"CLK\" to destination pin \"ADDR\[7\]\" through register \"Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is 12.322 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.067 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.228 ns) 2.809 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.727 ns) + CELL(0.228 ns) = 2.809 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { CLK Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.712 ns) 3.745 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\] 3 REG LCFF_X14_Y19_N3 7 " "Info: 3: + IC(0.224 ns) + CELL(0.712 ns) = 3.745 ns; Loc. = LCFF_X14_Y19_N3; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.228 ns) 4.399 ns Stack:inst\|inst30~0 4 COMB LCCOMB_X14_Y19_N22 1 " "Info: 4: + IC(0.426 ns) + CELL(0.228 ns) = 4.399 ns; Loc. = LCCOMB_X14_Y19_N22; Fanout = 1; COMB Node = 'Stack:inst\|inst30~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.154 ns) 4.755 ns Stack:inst\|inst6 5 COMB LCCOMB_X14_Y19_N28 1 " "Info: 5: + IC(0.202 ns) + CELL(0.154 ns) = 4.755 ns; Loc. = LCCOMB_X14_Y19_N28; Fanout = 1; COMB Node = 'Stack:inst\|inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Stack:inst|inst30~0 Stack:inst|inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.000 ns) 6.763 ns Stack:inst\|inst6~clkctrl 6 COMB CLKCTRL_G10 8 " "Info: 6: + IC(2.008 ns) + CELL(0.000 ns) = 6.763 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Stack:inst\|inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { Stack:inst|inst6 Stack:inst|inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.618 ns) 8.067 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\] 7 REG LCFF_X23_Y9_N17 3 " "Info: 7: + IC(0.686 ns) + CELL(0.618 ns) = 8.067 ns; Loc. = LCFF_X23_Y9_N17; Fanout = 3; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.794 ns ( 34.63 % ) " "Info: Total cell delay = 2.794 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.273 ns ( 65.37 % ) " "Info: Total interconnect delay = 5.273 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.067 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.067 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.727ns 0.224ns 0.426ns 0.202ns 2.008ns 0.686ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.161 ns + Longest register pin " "Info: + Longest register to pin delay is 4.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X23_Y9_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y9_N17; Fanout = 3; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(2.144 ns) 4.161 ns ADDR\[7\] 2 PIN PIN_J2 0 " "Info: 2: + IC(2.017 ns) + CELL(2.144 ns) = 4.161 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'ADDR\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] ADDR[7] } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 16 552 728 32 "ADDR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 51.53 % ) " "Info: Total cell delay = 2.144 ns ( 51.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.017 ns ( 48.47 % ) " "Info: Total interconnect delay = 2.017 ns ( 48.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] ADDR[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.161 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} ADDR[7] {} } { 0.000ns 2.017ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.067 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.067 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.727ns 0.224ns 0.426ns 0.202ns 2.008ns 0.686ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] ADDR[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.161 ns" { Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[7] {} ADDR[7] {} } { 0.000ns 2.017ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "read DATA\[3\] 10.975 ns Longest " "Info: Longest tpd from source pin \"read\" to destination pin \"DATA\[3\]\" is 10.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns read 1 PIN PIN_D20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D20; Fanout = 17; PIN Node = 'read'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 152 408 576 168 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.564 ns) + CELL(0.346 ns) 6.767 ns RAM:inst1\|lpm_ram_io:inst\|datatri\[3\]~4 2 COMB LCCOMB_X19_Y9_N8 2 " "Info: 2: + IC(5.564 ns) + CELL(0.346 ns) = 6.767 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 2; COMB Node = 'RAM:inst1\|lpm_ram_io:inst\|datatri\[3\]~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { read RAM:inst1|lpm_ram_io:inst|datatri[3]~4 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(1.982 ns) 10.975 ns DATA\[3\] 3 PIN PIN_B8 0 " "Info: 3: + IC(2.226 ns) + CELL(1.982 ns) = 10.975 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'DATA\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { RAM:inst1|lpm_ram_io:inst|datatri[3]~4 DATA[3] } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 880 1056 120 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.185 ns ( 29.02 % ) " "Info: Total cell delay = 3.185 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.790 ns ( 70.98 % ) " "Info: Total interconnect delay = 7.790 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.975 ns" { read RAM:inst1|lpm_ram_io:inst|datatri[3]~4 DATA[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.975 ns" { read {} read~combout {} RAM:inst1|lpm_ram_io:inst|datatri[3]~4 {} DATA[3] {} } { 0.000ns 0.000ns 5.564ns 2.226ns } { 0.000ns 0.857ns 0.346ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\] init CLK 2.739 ns register " "Info: th for register \"Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"init\", clock pin = \"CLK\") is 2.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.063 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 104 -16 152 120 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.228 ns) 2.809 ns Stack:inst\|inst15 2 COMB LCCOMB_X14_Y19_N18 5 " "Info: 2: + IC(1.727 ns) + CELL(0.228 ns) = 2.809 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 5; COMB Node = 'Stack:inst\|inst15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { CLK Stack:inst|inst15 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 568 152 216 616 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.712 ns) 3.745 ns Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\] 3 REG LCFF_X14_Y19_N3 7 " "Info: 3: + IC(0.224 ns) + CELL(0.712 ns) = 3.745 ns; Loc. = LCFF_X14_Y19_N3; Fanout = 7; REG Node = 'Stack:inst\|lpm_counter_8:inst35\|lpm_counter:lpm_counter_component\|cntr_i4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_i4i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_i4i.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.228 ns) 4.399 ns Stack:inst\|inst30~0 4 COMB LCCOMB_X14_Y19_N22 1 " "Info: 4: + IC(0.426 ns) + CELL(0.228 ns) = 4.399 ns; Loc. = LCCOMB_X14_Y19_N22; Fanout = 1; COMB Node = 'Stack:inst\|inst30~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 704 680 760 768 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.154 ns) 4.755 ns Stack:inst\|inst6 5 COMB LCCOMB_X14_Y19_N28 1 " "Info: 5: + IC(0.202 ns) + CELL(0.154 ns) = 4.755 ns; Loc. = LCCOMB_X14_Y19_N28; Fanout = 1; COMB Node = 'Stack:inst\|inst6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Stack:inst|inst30~0 Stack:inst|inst6 } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.000 ns) 6.763 ns Stack:inst\|inst6~clkctrl 6 COMB CLKCTRL_G10 8 " "Info: 6: + IC(2.008 ns) + CELL(0.000 ns) = 6.763 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Stack:inst\|inst6~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { Stack:inst|inst6 Stack:inst|inst6~clkctrl } "NODE_NAME" } } { "Stack.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Stack.bdf" { { 376 512 576 424 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 8.063 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\] 7 REG LCFF_X21_Y9_N21 4 " "Info: 7: + IC(0.682 ns) + CELL(0.618 ns) = 8.063 ns; Loc. = LCFF_X21_Y9_N21; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.794 ns ( 34.65 % ) " "Info: Total cell delay = 2.794 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.269 ns ( 65.35 % ) " "Info: Total interconnect delay = 5.269 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.063 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.063 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.727ns 0.224ns 0.426ns 0.202ns 2.008ns 0.682ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.473 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns init 1 CLK PIN_D13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 9; CLK Node = 'init'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/test.bdf" { { 152 -16 152 168 "init" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.466 ns) + CELL(0.053 ns) 5.318 ns Stack:inst\|gdfx_temp0\[3\]~4 2 COMB LCCOMB_X21_Y9_N20 1 " "Info: 2: + IC(4.466 ns) + CELL(0.053 ns) = 5.318 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 1; COMB Node = 'Stack:inst\|gdfx_temp0\[3\]~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.519 ns" { init Stack:inst|gdfx_temp0[3]~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.473 ns Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X21_Y9_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.473 ns; Loc. = LCFF_X21_Y9_N21; Fanout = 4; REG Node = 'Stack:inst\|lpm_dff_8bit:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Stack:inst|gdfx_temp0[3]~4 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.007 ns ( 18.40 % ) " "Info: Total cell delay = 1.007 ns ( 18.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.466 ns ( 81.60 % ) " "Info: Total interconnect delay = 4.466 ns ( 81.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { init Stack:inst|gdfx_temp0[3]~4 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.473 ns" { init {} init~combout {} Stack:inst|gdfx_temp0[3]~4 {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.466ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.063 ns" { CLK Stack:inst|inst15 Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] Stack:inst|inst30~0 Stack:inst|inst6 Stack:inst|inst6~clkctrl Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.063 ns" { CLK {} CLK~combout {} Stack:inst|inst15 {} Stack:inst|lpm_counter_8:inst35|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1] {} Stack:inst|inst30~0 {} Stack:inst|inst6 {} Stack:inst|inst6~clkctrl {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.727ns 0.224ns 0.426ns 0.202ns 2.008ns 0.682ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { init Stack:inst|gdfx_temp0[3]~4 Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.473 ns" { init {} init~combout {} Stack:inst|gdfx_temp0[3]~4 {} Stack:inst|lpm_dff_8bit:inst34|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.466ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 14:11:25 2013 " "Info: Processing ended: Sun Mar 17 14:11:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
