# Roadmap

In checkpoint 2, we will be finishing all other lc-3b instructions, caches, and wishbone interconnect and paper design for data forwarding.
Overall, we are going to split parts and combine and debug. These are the assignments for the parts.

Handle all lc-3b instructions - by all 3~4 instructions each

Wishbone interconnect - Won Jae

L1, L2 caches - Rauhul

multi-cycle L2 accesses - Kyung Jae

paper design for data forwarding - Won Jae, Rauhul