import "primitives/core.futil";
import "primitives/pipelined.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    @external mem = comb_mem_d1(32, 1, 1);
    val = std_reg(32);
    mult = pipelined_mult(32);
    @control @generated @protected write___main_group_probe = std_wire(1);
    @control @generated @protected mem___write___main_primitive_probe = std_wire(1);
    @control @generated @protected read___main_group_probe = std_wire(1);
    @control @generated @protected val___read___main_primitive_probe = std_wire(1);
    @control @generated @protected upd___main_group_probe = std_wire(1);
    @control @generated @protected val___upd___main_primitive_probe = std_wire(1);
  }
  wires {
    group write {
      mem.addr0 = 1'd0;
      mem.write_en = 1'd1;
      mem.write_data = val.out;
      write[done] = mem.done;
      write___main_group_probe.in = 1'd1;
      mem___write___main_primitive_probe.in = 1'd1;
    }
    group read {
      mem.addr0 = 1'd0;
      val.in = mem.read_data;
      val.write_en = 1'd1;
      read[done] = val.done;
      read___main_group_probe.in = 1'd1;
      val___read___main_primitive_probe.in = 1'd1;
    }
    static<5> group upd {
      mult.left = val.out;
      mult.right = 32'd4;
      val.in = mult.out;
      val.write_en = 1'd1;
      upd___main_group_probe.in = 1'd1;
      val___upd___main_primitive_probe.in = 1'd1;
    }
  }
  control {
    seq {
      read;
      upd;
      write;
    }
  }
}
