// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "09/01/2017 05:29:15"

// 
// Device: Altera 5M570ZT100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module flashInterface_TutProject (
	FL_CEn,
	FI_CLK,
	FI_RST,
	FT_RXF_n,
	FT_TXE_n,
	PROG_en,
	RST,
	CLK,
	FL_IO,
	FT_data,
	FL_OEn,
	FL_WEn,
	FL_ALE,
	FT_RD_n,
	FT_WR_n,
	FT_SIWU,
	FT_RX_LED,
	FT_TX_LED,
	PROG_en_ind,
	FL_addrOut,
	\output );
output 	FL_CEn;
input 	FI_CLK;
input 	FI_RST;
input 	FT_RXF_n;
input 	FT_TXE_n;
input 	PROG_en;
input 	RST;
input 	CLK;
inout 	[7:0] FL_IO;
inout 	[7:0] FT_data;
output 	FL_OEn;
output 	FL_WEn;
output 	FL_ALE;
output 	FT_RD_n;
output 	FT_WR_n;
output 	FT_SIWU;
output 	FT_RX_LED;
output 	FT_TX_LED;
output 	PROG_en_ind;
output 	[10:0] FL_addrOut;
output 	[7:0] \output ;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \FL_IO~0 ;
wire \FL_IO~1 ;
wire \FL_IO~2 ;
wire \FL_IO~3 ;
wire \FL_IO~4 ;
wire \FL_IO~5 ;
wire \FL_IO~6 ;
wire \FL_IO~7 ;
wire \FT_data~0 ;
wire \FT_data~1 ;
wire \FT_data~2 ;
wire \FT_data~3 ;
wire \FT_data~4 ;
wire \FT_data~5 ;
wire \FT_data~6 ;
wire \FT_data~7 ;
wire \FI_CLK~combout ;
wire \FI_RST~combout ;
wire \inst2|div_clk~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_READ4~regout ;
wire \FT_TXE_n~combout ;
wire \inst2|FTDI|FTDI|TXE_flag~regout ;
wire \inst2|FP_CONTROLLER|state.SEND_ACK4~regout ;
wire \inst2|FP_CONTROLLER|state.SEND_ACK5~regout ;
wire \inst2|FP_CONTROLLER|state.SEND_ACK6~regout ;
wire \inst2|FP_CONTROLLER|WideOr16~0_combout ;
wire \FT_RXF_n~combout ;
wire \inst2|FTDI|FTDI|state.W1~regout ;
wire \inst2|FTDI|FTDI|state.W2~regout ;
wire \inst2|FTDI|FTDI|next_state.R1~1_combout ;
wire \inst2|FTDI|Selector3~0_combout ;
wire \inst2|FTDI|FTDI|Selector0~0_combout ;
wire \inst2|FTDI|FTDI|next_state.W1~1_combout ;
wire \inst2|FTDI|FTDI|state.IDLE~regout ;
wire \inst2|FTDI|FTDI|state.R1~regout ;
wire \inst2|FTDI|FTDI|state.R2~regout ;
wire \inst2|FTDI|state.R2~regout ;
wire \inst2|FTDI|state.W2~regout ;
wire \inst2|FTDI|state.INIT~regout ;
wire \inst2|FTDI|Selector0~0_combout ;
wire \inst2|FTDI|FTDI|RXF_flag~regout ;
wire \inst2|FTDI|Selector0~1_combout ;
wire \inst2|FTDI|state.IDLE~regout ;
wire \inst2|FTDI|Selector1~0_combout ;
wire \inst2|FTDI|state.R1~regout ;
wire \inst2|FTDI|process_1~1_combout ;
wire \inst2|FP_CONTROLLER|Selector12~0 ;
wire \inst2|FP_CONTROLLER|state.DECODE2~regout ;
wire \PROG_en~combout ;
wire \inst2|FP_CONTROLLER|Selector12~1_combout ;
wire \inst2|FP_CONTROLLER|Selector12~2_combout ;
wire \inst2|FLASH_MOD|FLASH|Selector1~0_combout ;
wire \inst2|FLASH_MOD|Selector4~0_combout ;
wire \inst2|FLASH_MOD|FLASH|state.R2~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W_POLL5~regout ;
wire \inst2|FLASH_MOD|FLASH|state.POLL1~regout ;
wire \inst2|FLASH_MOD|FLASH|state.POLL2~regout ;
wire \inst2|FLASH_MOD|FLASH|state.POLL3~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr17~2 ;
wire \inst2|FLASH_MOD|FLASH|WideOr17~3 ;
wire \inst2|FLASH_MOD|FLASH|state.POLL5~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr17~6 ;
wire \inst2|FLASH_MOD|FLASH|state.R3~regout ;
wire \inst2|FLASH_MOD|FLASH|state.R4~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr21~2 ;
wire \inst2|FLASH_MOD|FLASH|WideOr17~7_combout ;
wire \inst2|FLASH_MOD|state.POLLING~regout ;
wire \inst2|FLASH_MOD|Selector0~1_combout ;
wire \inst2|FLASH_MOD|Selector0~2_combout ;
wire \inst2|FLASH_MOD|process_1~0_combout ;
wire \inst2|FLASH_MOD|Selector0~0_combout ;
wire \inst2|FLASH_MOD|state.IDLE~regout ;
wire \inst2|FLASH_MOD|state.READ_FLASH~regout ;
wire \inst2|FP_CONTROLLER|Selector11~0_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~20 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~22 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~23 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~21 ;
wire \inst2|DP|DP_MUX|Mux4~0 ;
wire \inst2|FP_CONTROLLER|WideOr16~combout ;
wire \inst2|DP|DP_MUX|Mux0~4_combout ;
wire \inst2|FP_CONTROLLER|dp_addr_ld_h ;
wire \inst2|DP|DP_MUX|Mux4~1 ;
wire \inst2|FP_CONTROLLER|Mux0~0_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~0 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~2 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~3 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~1 ;
wire \inst2|DP|DP_MUX|Mux0~2 ;
wire \inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout ;
wire \inst2|DP|DP_MUX|Mux0~3 ;
wire \inst2|DP|FL_IO[5]~2 ;
wire \inst2|FP_CONTROLLER|WideOr15~combout ;
wire \inst2|DP|DP_MUX|Mux2~0 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~10 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~12 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~13 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~11 ;
wire \inst2|DP|DP_MUX|Mux2~1 ;
wire \inst2|DP|DP_MUX|Mux2~2 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~5 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~7 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~8 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~6 ;
wire \inst2|DP|DP_MUX|Mux1~2 ;
wire \inst2|DP|FL_IO[6]~1 ;
wire \inst2|DP|DP_MUX|Mux1~3 ;
wire \inst2|DP|DP_MUX|Mux1~4 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~17 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~15 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~16 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~18 ;
wire \inst2|DP|DP_MUX|Mux3~0 ;
wire \inst2|DP|FL_IO[4]~3 ;
wire \inst2|DP|DP_MUX|Mux3~1 ;
wire \inst2|DP|DP_MUX|Mux3~2 ;
wire \inst2|FP_CONTROLLER|Selector0~0_combout ;
wire \inst2|FP_CONTROLLER|Selector12~3_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUT ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUTCOUT1_1 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0_combout ;
wire \inst2|FTDI|process_1~0_combout ;
wire \inst2|FTDI|next_state.R2~0 ;
wire \inst2|FTDI|RXBUF|scfifo_component|state_af~2_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|state_af~3_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|state_af~0_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|state_af~1_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|state_af~regout ;
wire \inst2|FTDI|push~0_combout ;
wire \inst2|FTDI|push~1_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~regout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0_combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout ;
wire \inst2|FTDI|process_2~0_combout ;
wire \inst2|FTDI|FT_rrdy_reg~regout ;
wire \inst2|FP_CONTROLLER|state.DECODE1~regout ;
wire \inst2|FP_CONTROLLER|WideOr14~1 ;
wire \inst2|FP_CONTROLLER|WideOr14~combout ;
wire \inst2|DP|DP_MUX|Mux1~5_combout ;
wire \inst2|DP|FL_IO[2]~5 ;
wire \inst2|DP|DP_MUX|Mux5~0 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~27 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~25 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~26 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~28 ;
wire \inst2|DP|DP_MUX|Mux5~1 ;
wire \inst2|DP|DP_MUX|Mux5~2 ;
wire \inst2|FP_CONTROLLER|Selector6~1_combout ;
wire \inst2|FP_CONTROLLER|Selector6~0_combout ;
wire \inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ;
wire \inst2|FLASH_MOD|Selector3~0_combout ;
wire \inst2|FLASH_MOD|state.ERASE_FLASH~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE1~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE2~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE3~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE4~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE5~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE6~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE7~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE8~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE9~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE10~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE11~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W5~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W6~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W7~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr22~2 ;
wire \inst2|FLASH_MOD|FLASH|state.W8~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W9~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W10~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr25~1 ;
wire \inst2|FLASH_MOD|FLASH|WideOr25~2 ;
wire \inst2|FLASH_MOD|FLASH|state.W11~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W12~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W13~regout ;
wire \inst2|FLASH_MOD|FLASH|next_state.W1~0_combout ;
wire \inst2|FLASH_MOD|FLASH|state.W1~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W14~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W2~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W3~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W4~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr18~3 ;
wire \inst2|FLASH_MOD|FLASH|state.CE15~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE16~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE17~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE18~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE12~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE13~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE14~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr10~0 ;
wire \inst2|FLASH_MOD|FLASH|WideOr22~0 ;
wire \inst2|FLASH_MOD|FLASH|state.CE19~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr22~1 ;
wire \inst2|FLASH_MOD|FLASH|state.CE20~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr18~0 ;
wire \inst2|FLASH_MOD|FLASH|state.CE21~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE22~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE23~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE24~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE25~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE26~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE27~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE28~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE29~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE30~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE31~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE32~regout ;
wire \inst2|FLASH_MOD|FLASH|state.CE33~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr10~2 ;
wire \inst2|FLASH_MOD|FLASH|WideOr6~0 ;
wire \inst2|FP_CONTROLLER|state.FLASH_WRITE4~regout ;
wire \inst2|FP_CONTROLLER|WideOr17~combout ;
wire \inst2|FLASH_MOD|FLASH|WideOr6~1 ;
wire \inst2|FLASH_MOD|FLASH|Selector7~3 ;
wire \inst2|FLASH_MOD|FLASH|state.CE34~regout ;
wire \inst2|FLASH_MOD|FLASH|Selector7~2 ;
wire \inst2|FLASH_MOD|FLASH|Selector4~4 ;
wire \inst2|FLASH_MOD|FLASH|state.W15~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr19~0 ;
wire \inst2|FLASH_MOD|FLASH|WideOr18~1 ;
wire \inst2|FLASH_MOD|FLASH|WideOr16~0_combout ;
wire \inst2|FLASH_MOD|FLASH|state.W16~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W17~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W18~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W19~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W20~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W21~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W22~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W23~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W24~regout ;
wire \inst2|DP|FL_IO[7]~0 ;
wire \inst2|FLASH_MOD|FLASH|state.W_POLL1~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W_POLL2~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W_POLL3~regout ;
wire \inst2|FLASH_MOD|FLASH|state.W_POLL4~regout ;
wire \inst2|FLASH_MOD|FLASH|state.POLL4~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr10~1 ;
wire \inst2|FLASH_MOD|FLASH|state.CE35~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr8~0 ;
wire \inst2|FLASH_MOD|FLASH|state.CE36~regout ;
wire \inst2|FLASH_MOD|FLASH|Selector2~0_combout ;
wire \inst2|FLASH_MOD|FLASH|WideOr20~0 ;
wire \inst2|FLASH_MOD|FLASH|WideOr20 ;
wire \inst2|FP_CONTROLLER|state.FLASH_ERASE2~regout ;
wire \inst2|FP_CONTROLLER|Selector7~0_combout ;
wire \inst2|FP_CONTROLLER|state.SEND_ACK1~regout ;
wire \inst2|FP_CONTROLLER|state.SEND_ACK2~regout ;
wire \inst2|FP_CONTROLLER|state.SEND_ACK3~regout ;
wire \inst2|FP_CONTROLLER|WideOr14~0_combout ;
wire \inst2|FP_CONTROLLER|WideOr19~0_combout ;
wire \inst2|FP_CONTROLLER|WideOr19~combout ;
wire \inst2|FTDI|state.W1~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_READ5~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_READ6~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_READ7~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_READ8~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_READ9~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_READ10~regout ;
wire \inst2|FP_CONTROLLER|Selector0~2_combout ;
wire \inst2|FP_CONTROLLER|Mux4~0_combout ;
wire \inst2|FP_CONTROLLER|Selector0~1_combout ;
wire \inst2|FP_CONTROLLER|state.IDLE~regout ;
wire \inst2|FTDI|FIFO_flush~0 ;
wire \inst2|FTDI|FIFO_flush~combout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1~COUT ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1~COUTCOUT1_1 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~37 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~35 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~36 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~38 ;
wire \inst2|DP|DP_MUX|Mux7~1 ;
wire \inst2|DP|FL_IO[0]~7 ;
wire \inst2|DP|DP_MUX|Mux7~0 ;
wire \inst2|DP|DP_MUX|Mux7~2 ;
wire \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0_combout ;
wire \inst2|FP_CONTROLLER|state.FLASH_WRITE1~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_WRITE2~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~30 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~32 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~33 ;
wire \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~31 ;
wire \inst2|DP|DP_MUX|Mux6~0 ;
wire \inst2|DP|DP_MUX|Mux6~1 ;
wire \inst2|FP_CONTROLLER|state.FLASH_READ1~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_READ2~regout ;
wire \inst2|FP_CONTROLLER|state.FLASH_READ3~regout ;
wire \inst2|FLASH_MOD|FLASH|state.R5~regout ;
wire \inst2|FLASH_MOD|FLASH|Selector1~1_combout ;
wire \inst2|FLASH_MOD|FLASH|Selector1~2_combout ;
wire \inst2|FLASH_MOD|FLASH|state.IDLE~regout ;
wire \inst2|FLASH_MOD|Selector2~1_combout ;
wire \inst2|FLASH_MOD|Selector2~0_combout ;
wire \inst2|FLASH_MOD|state.WRITE_FLASH~regout ;
wire \inst2|FLASH_MOD|FLASH|next_state.R1~0_combout ;
wire \inst2|FLASH_MOD|FLASH|state.R1~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr17~1 ;
wire \inst2|FLASH_MOD|FLASH|WideOr17~0 ;
wire \inst2|FLASH_MOD|FLASH|next_state.CE1~0 ;
wire \inst2|FLASH_MOD|FLASH|WideOr21~0_combout ;
wire \inst2|FLASH_MOD|FLASH|WideOr21~1_combout ;
wire \inst2|FLASH_MOD|FLASH|Selector3~0 ;
wire \inst2|FLASH_MOD|FLASH|CE_reg~regout ;
wire \inst2|FLASH_MOD|FLASH|OE_reg~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr25~0 ;
wire \inst2|FLASH_MOD|FLASH|WideOr18~2 ;
wire \inst2|FLASH_MOD|FLASH|WE_reg~regout ;
wire \inst2|FLASH_MOD|FLASH|ALE_reg~regout ;
wire \inst2|FTDI|FTDI|RD_n~0_combout ;
wire \inst2|FTDI|Selector4~0_combout ;
wire \inst2|FTDI|Selector6~0_combout ;
wire \inst2|FLASH_MOD|FLASH|WideOr17~5 ;
wire \inst2|FLASH_MOD|FLASH|WideOr17~combout ;
wire \inst2|FLASH_MOD|FLASH|WideOr18~4 ;
wire \inst2|FLASH_MOD|FLASH|WideOr18~5 ;
wire \inst2|FLASH_MOD|FLASH|WideOr18~6_combout ;
wire \inst2|FLASH_MOD|FLASH|WideOr19~combout ;
wire \inst2|IO[7]~0_combout ;
wire \inst2|IO[7]~1_combout ;
wire \inst2|IO[6]~2_combout ;
wire \inst2|IO[5]~3_combout ;
wire \inst2|IO[4]~4_combout ;
wire \inst2|IO[3]~5_combout ;
wire \inst2|IO[2]~6_combout ;
wire \inst2|IO[1]~7_combout ;
wire \inst2|IO[0]~8_combout ;
wire \inst2|FLASH_MOD|FLASH|Selector6~0 ;
wire \inst2|FLASH_MOD|FLASH|Selector4~7_combout ;
wire \inst2|FLASH_MOD|FLASH|Selector4~5 ;
wire \inst2|FLASH_MOD|FLASH|tri_reg~regout ;
wire \inst2|FLASH_MOD|FLASH|WideOr10~3_combout ;
wire \inst2|FLASH_MOD|FLASH|Selector5~0 ;
wire \inst2|FLASH_MOD|FLASH|Selector6~1 ;
wire \inst2|FLASH_MOD|FLASH|Selector7~5 ;
wire \inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5_combout ;
wire \inst2|DP|FL_IO[3]~4 ;
wire \CLK~combout ;
wire \RST~combout ;
wire \inst3|sub|9~regout ;
wire \inst3|sub|81 ;
wire \inst3|sub|81~COUT1_3 ;
wire \inst3|sub|87~regout ;
wire \inst3|sub|85 ;
wire \inst3|sub|85~COUT1_2 ;
wire \inst3|sub|99~regout ;
wire \inst3|sub|95 ;
wire \inst3|sub|95~COUT1_2 ;
wire \inst3|sub|110~regout ;
wire \inst2|FLASH_MOD|FLASH|Selector8~0 ;
wire \inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4_combout ;
wire \inst2|FLASH_MOD|FLASH|Selector9~0 ;
wire \inst2|DP|FL_IO[1]~6 ;
wire \inst2|FLASH_MOD|FLASH|Selector10~0 ;
wire \inst2|FLASH_MOD|FLASH|Selector11~0 ;
wire [7:0] \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal ;
wire [7:0] \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs ;
wire [10:0] \inst2|FLASH_MOD|FLASH|addr_reg ;
wire [7:0] \inst2|DP|FL_READ_REG|output_signal ;
wire [7:0] \inst2|DP|PCKT_ID_REG|output_signal ;
wire [14:0] \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal ;
wire [7:0] \inst2|FLASH_MOD|FLASH|poll_buf ;
wire [7:0] \inst2|FLASH_MOD|FLASH|data_flash2fabric ;
wire [2:0] \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q ;
wire [7:0] \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs ;
wire [7:0] \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs ;
wire [7:0] \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs ;
wire [7:0] \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs ;
wire [7:0] \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs ;
wire [7:0] \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs ;
wire [7:0] \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs ;
wire [7:0] \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs ;
wire [1:0] \inst2|counter ;
wire [7:0] \inst2|FLASH_MOD|FLASH|data_fabric2flash ;


// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_IO[7]~I (
	.datain(\inst2|FLASH_MOD|FLASH|data_fabric2flash [7]),
	.oe(\inst2|FLASH_MOD|FLASH|tri_reg~regout ),
	.combout(\FL_IO~0 ),
	.padio(FL_IO[7]));
// synopsys translate_off
defparam \FL_IO[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_IO[6]~I (
	.datain(\inst2|FLASH_MOD|FLASH|data_fabric2flash [6]),
	.oe(\inst2|FLASH_MOD|FLASH|tri_reg~regout ),
	.combout(\FL_IO~1 ),
	.padio(FL_IO[6]));
// synopsys translate_off
defparam \FL_IO[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_IO[5]~I (
	.datain(\inst2|FLASH_MOD|FLASH|data_fabric2flash [5]),
	.oe(\inst2|FLASH_MOD|FLASH|tri_reg~regout ),
	.combout(\FL_IO~2 ),
	.padio(FL_IO[5]));
// synopsys translate_off
defparam \FL_IO[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_IO[4]~I (
	.datain(\inst2|FLASH_MOD|FLASH|data_fabric2flash [4]),
	.oe(\inst2|FLASH_MOD|FLASH|tri_reg~regout ),
	.combout(\FL_IO~3 ),
	.padio(FL_IO[4]));
// synopsys translate_off
defparam \FL_IO[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_IO[3]~I (
	.datain(\inst2|FLASH_MOD|FLASH|data_fabric2flash [3]),
	.oe(\inst2|FLASH_MOD|FLASH|tri_reg~regout ),
	.combout(\FL_IO~4 ),
	.padio(FL_IO[3]));
// synopsys translate_off
defparam \FL_IO[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_IO[2]~I (
	.datain(\inst2|FLASH_MOD|FLASH|data_fabric2flash [2]),
	.oe(\inst2|FLASH_MOD|FLASH|tri_reg~regout ),
	.combout(\FL_IO~5 ),
	.padio(FL_IO[2]));
// synopsys translate_off
defparam \FL_IO[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_IO[1]~I (
	.datain(\inst2|FLASH_MOD|FLASH|data_fabric2flash [1]),
	.oe(\inst2|FLASH_MOD|FLASH|tri_reg~regout ),
	.combout(\FL_IO~6 ),
	.padio(FL_IO[1]));
// synopsys translate_off
defparam \FL_IO[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_IO[0]~I (
	.datain(\inst2|FLASH_MOD|FLASH|data_fabric2flash [0]),
	.oe(\inst2|FLASH_MOD|FLASH|tri_reg~regout ),
	.combout(\FL_IO~7 ),
	.padio(FL_IO[0]));
// synopsys translate_off
defparam \FL_IO[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_data[7]~I (
	.datain(\inst2|DP|DP_MUX|Mux0~3 ),
	.oe(\inst2|FTDI|FTDI|state.W1~regout ),
	.combout(\FT_data~0 ),
	.padio(FT_data[7]));
// synopsys translate_off
defparam \FT_data[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_data[6]~I (
	.datain(\inst2|DP|DP_MUX|Mux1~4 ),
	.oe(\inst2|FTDI|FTDI|state.W1~regout ),
	.combout(\FT_data~1 ),
	.padio(FT_data[6]));
// synopsys translate_off
defparam \FT_data[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_data[5]~I (
	.datain(\inst2|DP|DP_MUX|Mux2~2 ),
	.oe(\inst2|FTDI|FTDI|state.W1~regout ),
	.combout(\FT_data~2 ),
	.padio(FT_data[5]));
// synopsys translate_off
defparam \FT_data[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_data[4]~I (
	.datain(\inst2|DP|DP_MUX|Mux3~2 ),
	.oe(\inst2|FTDI|FTDI|state.W1~regout ),
	.combout(\FT_data~3 ),
	.padio(FT_data[4]));
// synopsys translate_off
defparam \FT_data[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_data[3]~I (
	.datain(\inst2|DP|DP_MUX|Mux4~1 ),
	.oe(\inst2|FTDI|FTDI|state.W1~regout ),
	.combout(\FT_data~4 ),
	.padio(FT_data[3]));
// synopsys translate_off
defparam \FT_data[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_data[2]~I (
	.datain(\inst2|DP|DP_MUX|Mux5~2 ),
	.oe(\inst2|FTDI|FTDI|state.W1~regout ),
	.combout(\FT_data~5 ),
	.padio(FT_data[2]));
// synopsys translate_off
defparam \FT_data[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_data[1]~I (
	.datain(\inst2|DP|DP_MUX|Mux6~1 ),
	.oe(\inst2|FTDI|FTDI|state.W1~regout ),
	.combout(\FT_data~6 ),
	.padio(FT_data[1]));
// synopsys translate_off
defparam \FT_data[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_data[0]~I (
	.datain(\inst2|DP|DP_MUX|Mux7~2 ),
	.oe(\inst2|FTDI|FTDI|state.W1~regout ),
	.combout(\FT_data~7 ),
	.padio(FT_data[0]));
// synopsys translate_off
defparam \FT_data[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \FI_CLK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\FI_CLK~combout ),
	.padio(FI_CLK));
// synopsys translate_off
defparam \FI_CLK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \FI_RST~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\FI_RST~combout ),
	.padio(FI_RST));
// synopsys translate_off
defparam \FI_RST~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxv_lcell \inst2|counter[0] (
// Equation(s):
// \inst2|counter [0] = DFFEAS((((!\inst2|counter [0] & !\inst2|counter [1]))), GLOBAL(\FI_CLK~combout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\FI_CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|counter [0]),
	.datad(\inst2|counter [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|counter[0] .lut_mask = "000f";
defparam \inst2|counter[0] .operation_mode = "normal";
defparam \inst2|counter[0] .output_mode = "reg_only";
defparam \inst2|counter[0] .register_cascade_mode = "off";
defparam \inst2|counter[0] .sum_lutc_input = "datac";
defparam \inst2|counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxv_lcell \inst2|counter[1] (
// Equation(s):
// \inst2|counter [1] = DFFEAS((((\inst2|counter [0] & !\inst2|counter [1]))), GLOBAL(\FI_CLK~combout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\FI_CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|counter [0]),
	.datad(\inst2|counter [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|counter[1] .lut_mask = "00f0";
defparam \inst2|counter[1] .operation_mode = "normal";
defparam \inst2|counter[1] .output_mode = "reg_only";
defparam \inst2|counter[1] .register_cascade_mode = "off";
defparam \inst2|counter[1] .sum_lutc_input = "datac";
defparam \inst2|counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxv_lcell \inst2|div_clk (
// Equation(s):
// \inst2|div_clk~regout  = DFFEAS((\inst2|div_clk~regout  $ (((\inst2|counter [1] & !\inst2|counter [0])))), GLOBAL(\FI_CLK~combout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\FI_CLK~combout ),
	.dataa(vcc),
	.datab(\inst2|div_clk~regout ),
	.datac(\inst2|counter [1]),
	.datad(\inst2|counter [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|div_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|div_clk .lut_mask = "cc3c";
defparam \inst2|div_clk .operation_mode = "normal";
defparam \inst2|div_clk .output_mode = "reg_only";
defparam \inst2|div_clk .register_cascade_mode = "off";
defparam \inst2|div_clk .sum_lutc_input = "datac";
defparam \inst2|div_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_READ4 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_READ4~regout  = DFFEAS(((\inst2|FLASH_MOD|FLASH|state.R5~regout  & ((\inst2|FP_CONTROLLER|state.FLASH_READ3~regout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.datac(vcc),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_READ3~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_READ4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_READ4 .lut_mask = "cc00";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ4 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ4 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ4 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ4 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \FT_TXE_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\FT_TXE_n~combout ),
	.padio(FT_TXE_n));
// synopsys translate_off
defparam \FT_TXE_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxv_lcell \inst2|FTDI|FTDI|TXE_flag (
// Equation(s):
// \inst2|FTDI|FTDI|TXE_flag~regout  = DFFEAS((((!\FT_TXE_n~combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FT_TXE_n~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|FTDI|TXE_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|TXE_flag .lut_mask = "00ff";
defparam \inst2|FTDI|FTDI|TXE_flag .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|TXE_flag .output_mode = "reg_only";
defparam \inst2|FTDI|FTDI|TXE_flag .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|TXE_flag .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|TXE_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxv_lcell \inst2|FP_CONTROLLER|state.SEND_ACK4 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.SEND_ACK4~regout  = DFFEAS(((\inst2|FP_CONTROLLER|state.SEND_ACK3~regout ) # ((\inst2|FP_CONTROLLER|state.SEND_ACK4~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , !\inst2|FTDI|state.W1~regout , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.SEND_ACK3~regout ),
	.datac(vcc),
	.datad(\inst2|FP_CONTROLLER|state.SEND_ACK4~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(!\inst2|FTDI|state.W1~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.SEND_ACK4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.SEND_ACK4 .lut_mask = "ffcc";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK4 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK4 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK4 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK4 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxv_lcell \inst2|FP_CONTROLLER|state.SEND_ACK5 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.SEND_ACK5~regout  = DFFEAS(((\inst2|FP_CONTROLLER|state.SEND_ACK5~regout ) # ((\inst2|FP_CONTROLLER|state.SEND_ACK4~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , \inst2|FTDI|state.W1~regout , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.SEND_ACK5~regout ),
	.datac(vcc),
	.datad(\inst2|FP_CONTROLLER|state.SEND_ACK4~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(\inst2|FTDI|state.W1~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.SEND_ACK5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.SEND_ACK5 .lut_mask = "ffcc";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK5 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK5 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK5 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK5 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxv_lcell \inst2|FP_CONTROLLER|state.SEND_ACK6 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.SEND_ACK6~regout  = DFFEAS(((\inst2|FP_CONTROLLER|state.SEND_ACK6~regout ) # ((\inst2|FP_CONTROLLER|state.SEND_ACK5~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , !\inst2|FTDI|state.W1~regout , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.SEND_ACK6~regout ),
	.datac(\inst2|FP_CONTROLLER|state.SEND_ACK5~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(!\inst2|FTDI|state.W1~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.SEND_ACK6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.SEND_ACK6 .lut_mask = "fcfc";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK6 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK6 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK6 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK6 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxv_lcell \inst2|FP_CONTROLLER|WideOr16~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|WideOr16~0_combout  = (!\inst2|FP_CONTROLLER|state.FLASH_READ6~regout  & (!\inst2|FP_CONTROLLER|state.SEND_ACK1~regout  & (!\inst2|FP_CONTROLLER|state.FLASH_READ5~regout  & !\inst2|FP_CONTROLLER|state.SEND_ACK2~regout )))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|state.FLASH_READ6~regout ),
	.datab(\inst2|FP_CONTROLLER|state.SEND_ACK1~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_READ5~regout ),
	.datad(\inst2|FP_CONTROLLER|state.SEND_ACK2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|WideOr16~0 .lut_mask = "0001";
defparam \inst2|FP_CONTROLLER|WideOr16~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|WideOr16~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|WideOr16~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|WideOr16~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|WideOr16~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \FT_RXF_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\FT_RXF_n~combout ),
	.padio(FT_RXF_n));
// synopsys translate_off
defparam \FT_RXF_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxv_lcell \inst2|FTDI|FTDI|state.W1 (
// Equation(s):
// \inst2|FTDI|FTDI|state.W1~regout  = DFFEAS((!\FT_TXE_n~combout  & (\inst2|FTDI|state.W1~regout  & (!\inst2|FTDI|FTDI|state.IDLE~regout  & !\inst2|FP_CONTROLLER|WideOr19~combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\FT_TXE_n~combout ),
	.datab(\inst2|FTDI|state.W1~regout ),
	.datac(\inst2|FTDI|FTDI|state.IDLE~regout ),
	.datad(\inst2|FP_CONTROLLER|WideOr19~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|FTDI|state.W1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|state.W1 .lut_mask = "0004";
defparam \inst2|FTDI|FTDI|state.W1 .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|state.W1 .output_mode = "reg_only";
defparam \inst2|FTDI|FTDI|state.W1 .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|state.W1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|state.W1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxv_lcell \inst2|FTDI|FTDI|state.W2 (
// Equation(s):
// \inst2|FTDI|FTDI|state.W2~regout  = DFFEAS(((\inst2|FTDI|FTDI|state.W1~regout ) # ((\inst2|FTDI|FTDI|state.W2~regout  & \FT_TXE_n~combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FTDI|FTDI|state.W1~regout ),
	.datac(\inst2|FTDI|FTDI|state.W2~regout ),
	.datad(\FT_TXE_n~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|FTDI|state.W2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|state.W2 .lut_mask = "fccc";
defparam \inst2|FTDI|FTDI|state.W2 .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|state.W2 .output_mode = "reg_only";
defparam \inst2|FTDI|FTDI|state.W2 .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|state.W2 .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|state.W2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxv_lcell \inst2|FTDI|FTDI|next_state.R1~1 (
// Equation(s):
// \inst2|FTDI|FTDI|next_state.R1~1_combout  = (((!\FT_RXF_n~combout  & \inst2|FTDI|state.R1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FT_RXF_n~combout ),
	.datad(\inst2|FTDI|state.R1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|FTDI|next_state.R1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|next_state.R1~1 .lut_mask = "0f00";
defparam \inst2|FTDI|FTDI|next_state.R1~1 .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|next_state.R1~1 .output_mode = "comb_only";
defparam \inst2|FTDI|FTDI|next_state.R1~1 .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|next_state.R1~1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|next_state.R1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxv_lcell \inst2|FTDI|Selector3~0 (
// Equation(s):
// \inst2|FTDI|Selector3~0_combout  = ((\inst2|FTDI|state.W1~regout  & ((!\inst2|FP_CONTROLLER|WideOr19~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FTDI|state.W1~regout ),
	.datac(vcc),
	.datad(\inst2|FP_CONTROLLER|WideOr19~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|Selector3~0 .lut_mask = "00cc";
defparam \inst2|FTDI|Selector3~0 .operation_mode = "normal";
defparam \inst2|FTDI|Selector3~0 .output_mode = "comb_only";
defparam \inst2|FTDI|Selector3~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|Selector3~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxv_lcell \inst2|FTDI|FTDI|Selector0~0 (
// Equation(s):
// \inst2|FTDI|FTDI|Selector0~0_combout  = (!\inst2|FTDI|Selector3~0_combout  & ((\inst2|FTDI|FTDI|state.R2~regout ) # ((!\inst2|FTDI|FTDI|state.IDLE~regout  & !\inst2|FTDI|FTDI|next_state.R1~1_combout ))))

	.clk(gnd),
	.dataa(\inst2|FTDI|FTDI|state.IDLE~regout ),
	.datab(\inst2|FTDI|FTDI|state.R2~regout ),
	.datac(\inst2|FTDI|FTDI|next_state.R1~1_combout ),
	.datad(\inst2|FTDI|Selector3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|FTDI|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|Selector0~0 .lut_mask = "00cd";
defparam \inst2|FTDI|FTDI|Selector0~0 .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|Selector0~0 .output_mode = "comb_only";
defparam \inst2|FTDI|FTDI|Selector0~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|Selector0~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxv_lcell \inst2|FTDI|FTDI|next_state.W1~1 (
// Equation(s):
// \inst2|FTDI|FTDI|next_state.W1~1_combout  = ((\inst2|FTDI|state.W1~regout  & (!\inst2|FTDI|FTDI|state.IDLE~regout  & !\inst2|FP_CONTROLLER|WideOr19~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FTDI|state.W1~regout ),
	.datac(\inst2|FTDI|FTDI|state.IDLE~regout ),
	.datad(\inst2|FP_CONTROLLER|WideOr19~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|FTDI|next_state.W1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|next_state.W1~1 .lut_mask = "000c";
defparam \inst2|FTDI|FTDI|next_state.W1~1 .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|next_state.W1~1 .output_mode = "comb_only";
defparam \inst2|FTDI|FTDI|next_state.W1~1 .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|next_state.W1~1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|next_state.W1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxv_lcell \inst2|FTDI|FTDI|state.IDLE (
// Equation(s):
// \inst2|FTDI|FTDI|state.IDLE~regout  = DFFEAS((!\inst2|FTDI|FTDI|Selector0~0_combout  & ((\FT_TXE_n~combout  & ((!\inst2|FTDI|FTDI|next_state.W1~1_combout ))) # (!\FT_TXE_n~combout  & (!\inst2|FTDI|FTDI|state.W2~regout )))), GLOBAL(\inst2|div_clk~regout ), 
// !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\FT_TXE_n~combout ),
	.datab(\inst2|FTDI|FTDI|state.W2~regout ),
	.datac(\inst2|FTDI|FTDI|Selector0~0_combout ),
	.datad(\inst2|FTDI|FTDI|next_state.W1~1_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|FTDI|state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|state.IDLE .lut_mask = "010b";
defparam \inst2|FTDI|FTDI|state.IDLE .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|state.IDLE .output_mode = "reg_only";
defparam \inst2|FTDI|FTDI|state.IDLE .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|state.IDLE .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxv_lcell \inst2|FTDI|FTDI|state.R1 (
// Equation(s):
// \inst2|FTDI|FTDI|state.R1~regout  = DFFEAS((\inst2|FTDI|state.R1~regout  & (((!\FT_RXF_n~combout  & !\inst2|FTDI|FTDI|state.IDLE~regout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|state.R1~regout ),
	.datab(vcc),
	.datac(\FT_RXF_n~combout ),
	.datad(\inst2|FTDI|FTDI|state.IDLE~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|FTDI|state.R1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|state.R1 .lut_mask = "000a";
defparam \inst2|FTDI|FTDI|state.R1 .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|state.R1 .output_mode = "reg_only";
defparam \inst2|FTDI|FTDI|state.R1 .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|state.R1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|state.R1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxv_lcell \inst2|FTDI|FTDI|state.R2 (
// Equation(s):
// \inst2|FTDI|FTDI|state.R2~regout  = DFFEAS((\inst2|FTDI|FTDI|state.R1~regout ) # ((\inst2|FTDI|state.W1~regout  & (\inst2|FTDI|FTDI|state.R2~regout  & !\inst2|FP_CONTROLLER|WideOr19~combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|state.W1~regout ),
	.datab(\inst2|FTDI|FTDI|state.R2~regout ),
	.datac(\inst2|FTDI|FTDI|state.R1~regout ),
	.datad(\inst2|FP_CONTROLLER|WideOr19~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|FTDI|state.R2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|state.R2 .lut_mask = "f0f8";
defparam \inst2|FTDI|FTDI|state.R2 .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|state.R2 .output_mode = "reg_only";
defparam \inst2|FTDI|FTDI|state.R2 .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|state.R2 .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|state.R2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxv_lcell \inst2|FTDI|state.R2 (
// Equation(s):
// \inst2|FTDI|next_state.R2~0  = (((\inst2|FTDI|FTDI|state.R2~regout  & \inst2|FTDI|state.R1~regout )))
// \inst2|FTDI|state.R2~regout  = DFFEAS(\inst2|FTDI|next_state.R2~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|FTDI|state.R2~regout ),
	.datad(\inst2|FTDI|state.R1~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|next_state.R2~0 ),
	.regout(\inst2|FTDI|state.R2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|state.R2 .lut_mask = "f000";
defparam \inst2|FTDI|state.R2 .operation_mode = "normal";
defparam \inst2|FTDI|state.R2 .output_mode = "reg_and_comb";
defparam \inst2|FTDI|state.R2 .register_cascade_mode = "off";
defparam \inst2|FTDI|state.R2 .sum_lutc_input = "datac";
defparam \inst2|FTDI|state.R2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxv_lcell \inst2|FTDI|state.W2 (
// Equation(s):
// \inst2|FTDI|state.W2~regout  = DFFEAS((\inst2|FTDI|Selector3~0_combout ) # ((\inst2|FTDI|state.W2~regout  & ((\inst2|FTDI|FTDI|state.W2~regout ) # (\inst2|FTDI|FTDI|state.W1~regout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , 
// )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|FTDI|state.W2~regout ),
	.datab(\inst2|FTDI|FTDI|state.W1~regout ),
	.datac(\inst2|FTDI|state.W2~regout ),
	.datad(\inst2|FTDI|Selector3~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|state.W2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|state.W2 .lut_mask = "ffe0";
defparam \inst2|FTDI|state.W2 .operation_mode = "normal";
defparam \inst2|FTDI|state.W2 .output_mode = "reg_only";
defparam \inst2|FTDI|state.W2 .register_cascade_mode = "off";
defparam \inst2|FTDI|state.W2 .sum_lutc_input = "datac";
defparam \inst2|FTDI|state.W2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxv_lcell \inst2|FTDI|state.INIT (
// Equation(s):
// \inst2|FTDI|state.INIT~regout  = DFFEAS(VCC, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|state.INIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|state.INIT .lut_mask = "ffff";
defparam \inst2|FTDI|state.INIT .operation_mode = "normal";
defparam \inst2|FTDI|state.INIT .output_mode = "reg_only";
defparam \inst2|FTDI|state.INIT .register_cascade_mode = "off";
defparam \inst2|FTDI|state.INIT .sum_lutc_input = "datac";
defparam \inst2|FTDI|state.INIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxv_lcell \inst2|FTDI|Selector0~0 (
// Equation(s):
// \inst2|FTDI|Selector0~0_combout  = ((!\inst2|FTDI|FTDI|state.W2~regout  & (\inst2|FTDI|state.W2~regout  & !\inst2|FTDI|FTDI|state.W1~regout ))) # (!\inst2|FTDI|state.INIT~regout )

	.clk(gnd),
	.dataa(\inst2|FTDI|FTDI|state.W2~regout ),
	.datab(\inst2|FTDI|state.W2~regout ),
	.datac(\inst2|FTDI|state.INIT~regout ),
	.datad(\inst2|FTDI|FTDI|state.W1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|Selector0~0 .lut_mask = "0f4f";
defparam \inst2|FTDI|Selector0~0 .operation_mode = "normal";
defparam \inst2|FTDI|Selector0~0 .output_mode = "comb_only";
defparam \inst2|FTDI|Selector0~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|Selector0~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxv_lcell \inst2|FTDI|FTDI|RXF_flag (
// Equation(s):
// \inst2|FTDI|FTDI|RXF_flag~regout  = DFFEAS((((!\FT_RXF_n~combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FT_RXF_n~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|FTDI|RXF_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|RXF_flag .lut_mask = "00ff";
defparam \inst2|FTDI|FTDI|RXF_flag .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|RXF_flag .output_mode = "reg_only";
defparam \inst2|FTDI|FTDI|RXF_flag .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|RXF_flag .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|RXF_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxv_lcell \inst2|FTDI|Selector0~1 (
// Equation(s):
// \inst2|FTDI|Selector0~1_combout  = (\inst2|FP_CONTROLLER|WideOr19~combout  & (!\inst2|FTDI|FTDI|TXE_flag~regout )) # (!\inst2|FP_CONTROLLER|WideOr19~combout  & (((\inst2|FTDI|FT_rrdy_reg~regout ) # (!\inst2|FTDI|FTDI|RXF_flag~regout ))))

	.clk(gnd),
	.dataa(\inst2|FTDI|FTDI|TXE_flag~regout ),
	.datab(\inst2|FTDI|FTDI|RXF_flag~regout ),
	.datac(\inst2|FTDI|FT_rrdy_reg~regout ),
	.datad(\inst2|FP_CONTROLLER|WideOr19~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|Selector0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|Selector0~1 .lut_mask = "55f3";
defparam \inst2|FTDI|Selector0~1 .operation_mode = "normal";
defparam \inst2|FTDI|Selector0~1 .output_mode = "comb_only";
defparam \inst2|FTDI|Selector0~1 .register_cascade_mode = "off";
defparam \inst2|FTDI|Selector0~1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|Selector0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxv_lcell \inst2|FTDI|state.IDLE (
// Equation(s):
// \inst2|FTDI|state.IDLE~regout  = DFFEAS((\inst2|FTDI|state.R2~regout ) # ((\inst2|FTDI|Selector0~0_combout ) # ((\inst2|FTDI|state.IDLE~regout  & \inst2|FTDI|Selector0~1_combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|state.IDLE~regout ),
	.datab(\inst2|FTDI|state.R2~regout ),
	.datac(\inst2|FTDI|Selector0~0_combout ),
	.datad(\inst2|FTDI|Selector0~1_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|state.IDLE .lut_mask = "fefc";
defparam \inst2|FTDI|state.IDLE .operation_mode = "normal";
defparam \inst2|FTDI|state.IDLE .output_mode = "reg_only";
defparam \inst2|FTDI|state.IDLE .register_cascade_mode = "off";
defparam \inst2|FTDI|state.IDLE .sum_lutc_input = "datac";
defparam \inst2|FTDI|state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxv_lcell \inst2|FTDI|Selector1~0 (
// Equation(s):
// \inst2|FTDI|Selector1~0_combout  = (\inst2|FTDI|state.IDLE~regout  & (((!\inst2|FTDI|FT_rrdy_reg~regout  & \inst2|FTDI|FTDI|RXF_flag~regout ))))

	.clk(gnd),
	.dataa(\inst2|FTDI|state.IDLE~regout ),
	.datab(vcc),
	.datac(\inst2|FTDI|FT_rrdy_reg~regout ),
	.datad(\inst2|FTDI|FTDI|RXF_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|Selector1~0 .lut_mask = "0a00";
defparam \inst2|FTDI|Selector1~0 .operation_mode = "normal";
defparam \inst2|FTDI|Selector1~0 .output_mode = "comb_only";
defparam \inst2|FTDI|Selector1~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|Selector1~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxv_lcell \inst2|FTDI|state.R1 (
// Equation(s):
// \inst2|FTDI|state.R1~regout  = DFFEAS((\inst2|FTDI|state.R1~regout  & (((!\inst2|FP_CONTROLLER|WideOr19~combout  & \inst2|FTDI|Selector1~0_combout )) # (!\inst2|FTDI|FTDI|state.R2~regout ))) # (!\inst2|FTDI|state.R1~regout  & 
// (!\inst2|FP_CONTROLLER|WideOr19~combout  & ((\inst2|FTDI|Selector1~0_combout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|state.R1~regout ),
	.datab(\inst2|FP_CONTROLLER|WideOr19~combout ),
	.datac(\inst2|FTDI|FTDI|state.R2~regout ),
	.datad(\inst2|FTDI|Selector1~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|state.R1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|state.R1 .lut_mask = "3b0a";
defparam \inst2|FTDI|state.R1 .operation_mode = "normal";
defparam \inst2|FTDI|state.R1 .output_mode = "reg_only";
defparam \inst2|FTDI|state.R1 .register_cascade_mode = "off";
defparam \inst2|FTDI|state.R1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|state.R1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxv_lcell \inst2|FTDI|process_1~1 (
// Equation(s):
// \inst2|FTDI|process_1~1_combout  = (\FT_data~5  & (!\FT_data~6  & (!\FT_data~4  & \FT_data~7 )))

	.clk(gnd),
	.dataa(\FT_data~5 ),
	.datab(\FT_data~6 ),
	.datac(\FT_data~4 ),
	.datad(\FT_data~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|process_1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|process_1~1 .lut_mask = "0200";
defparam \inst2|FTDI|process_1~1 .operation_mode = "normal";
defparam \inst2|FTDI|process_1~1 .output_mode = "comb_only";
defparam \inst2|FTDI|process_1~1 .register_cascade_mode = "off";
defparam \inst2|FTDI|process_1~1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|process_1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_WRITE2 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector12~0  = ((!\inst2|FP_CONTROLLER|state.FLASH_WRITE1~regout  & (!F1_state.FLASH_WRITE2 & !\inst2|FP_CONTROLLER|state.FLASH_READ1~regout )))
// \inst2|FP_CONTROLLER|state.FLASH_WRITE2~regout  = DFFEAS(\inst2|FP_CONTROLLER|Selector12~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FP_CONTROLLER|state.FLASH_WRITE1~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_WRITE1~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_WRITE1~regout ),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_READ1~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector12~0 ),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_WRITE2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE2 .lut_mask = "0003";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE2 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE2 .output_mode = "reg_and_comb";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE2 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE2 .sum_lutc_input = "qfbk";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxv_lcell \inst2|FP_CONTROLLER|state.DECODE2 (
// Equation(s):
// \inst2|FP_CONTROLLER|WideOr14~1  = (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout  & (!\inst2|FP_CONTROLLER|state.FLASH_READ2~regout  & (!F1_state.DECODE2 & \inst2|FP_CONTROLLER|Selector12~0 )))
// \inst2|FP_CONTROLLER|state.DECODE2~regout  = DFFEAS(\inst2|FP_CONTROLLER|WideOr14~1 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FP_CONTROLLER|state.DECODE1~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ2~regout ),
	.datac(\inst2|FP_CONTROLLER|state.DECODE1~regout ),
	.datad(\inst2|FP_CONTROLLER|Selector12~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.regout(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.DECODE2 .lut_mask = "0100";
defparam \inst2|FP_CONTROLLER|state.DECODE2 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.DECODE2 .output_mode = "reg_and_comb";
defparam \inst2|FP_CONTROLLER|state.DECODE2 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.DECODE2 .sum_lutc_input = "qfbk";
defparam \inst2|FP_CONTROLLER|state.DECODE2 .synch_mode = "on";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PROG_en~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PROG_en~combout ),
	.padio(PROG_en));
// synopsys translate_off
defparam \PROG_en~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxv_lcell \inst2|FP_CONTROLLER|Selector12~1 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector12~1_combout  = (((!\PROG_en~combout  & \inst2|FTDI|FT_rrdy_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\PROG_en~combout ),
	.datad(\inst2|FTDI|FT_rrdy_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Selector12~1 .lut_mask = "0f00";
defparam \inst2|FP_CONTROLLER|Selector12~1 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Selector12~1 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Selector12~1 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Selector12~1 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Selector12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \inst2|FP_CONTROLLER|Selector12~2 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector12~2_combout  = (\inst2|FP_CONTROLLER|state.DECODE1~regout ) # (((\inst2|FP_CONTROLLER|state.IDLE~regout  & \inst2|FP_CONTROLLER|Selector12~1_combout )) # (!\inst2|FP_CONTROLLER|Selector12~0 ))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|state.IDLE~regout ),
	.datab(\inst2|FP_CONTROLLER|state.DECODE1~regout ),
	.datac(\inst2|FP_CONTROLLER|Selector12~0 ),
	.datad(\inst2|FP_CONTROLLER|Selector12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector12~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Selector12~2 .lut_mask = "efcf";
defparam \inst2|FP_CONTROLLER|Selector12~2 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Selector12~2 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Selector12~2 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Selector12~2 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Selector12~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|data_flash2fabric[3] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_flash2fabric [3] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FLASH_MOD|FLASH|state.R5~regout , \FL_IO~4 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FL_IO~4 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_flash2fabric [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[3] .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[3] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[3] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[3] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[3] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|Selector1~0 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector1~0_combout  = (!\inst2|FLASH_MOD|state.POLLING~regout  & (((\inst2|FLASH_MOD|state.IDLE~regout ))))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|state.POLLING~regout ),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|state.IDLE~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|Selector1~0 .lut_mask = "5050";
defparam \inst2|FLASH_MOD|FLASH|Selector1~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|Selector1~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|Selector1~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|Selector1~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|Selector1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \inst2|FLASH_MOD|Selector4~0 (
// Equation(s):
// \inst2|FLASH_MOD|Selector4~0_combout  = (\inst2|FLASH_MOD|state.WRITE_FLASH~regout  & ((\inst2|FLASH_MOD|FLASH|state.IDLE~regout ) # ((!\inst2|FLASH_MOD|FLASH|Selector1~0_combout )))) # (!\inst2|FLASH_MOD|state.WRITE_FLASH~regout  & 
// (\inst2|FLASH_MOD|state.ERASE_FLASH~regout  & ((\inst2|FLASH_MOD|FLASH|state.IDLE~regout ) # (!\inst2|FLASH_MOD|FLASH|Selector1~0_combout ))))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|state.WRITE_FLASH~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.IDLE~regout ),
	.datac(\inst2|FLASH_MOD|state.ERASE_FLASH~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|Selector4~0 .lut_mask = "c8fa";
defparam \inst2|FLASH_MOD|Selector4~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|Selector4~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|Selector4~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|Selector4~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|state.R2 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr6~1  = (((!M1_state.R2 & !\inst2|FLASH_MOD|FLASH|state.R1~regout )))
// \inst2|FLASH_MOD|FLASH|state.R2~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr6~1 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.R1~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.R1~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.R1~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr6~1 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.R2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.R2 .lut_mask = "000f";
defparam \inst2|FLASH_MOD|FLASH|state.R2 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.R2 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.R2 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.R2 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.R2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W_POLL5 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr17~6  = (!\inst2|FLASH_MOD|FLASH|state.POLL5~regout  & (!\inst2|FLASH_MOD|FLASH|state.R2~regout  & (!M1_state.W_POLL5 & !\inst2|FLASH_MOD|FLASH|state.R1~regout )))
// \inst2|FLASH_MOD|FLASH|state.W_POLL5~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr17~6 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W_POLL4~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.POLL5~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.R2~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.W_POLL4~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.R1~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr17~6 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W_POLL5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL5 .lut_mask = "0001";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL5 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL5 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL5 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL5 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|state.POLL1 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr20~0  = (((!M1_state.POLL1 & !\inst2|FLASH_MOD|FLASH|state.W_POLL1~regout )))
// \inst2|FLASH_MOD|FLASH|state.POLL1~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr20~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|Selector2~0_combout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|Selector2~0_combout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.W_POLL1~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr20~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.POLL1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.POLL1 .lut_mask = "000f";
defparam \inst2|FLASH_MOD|FLASH|state.POLL1 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.POLL1 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.POLL1 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.POLL1 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.POLL1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|state.POLL2 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.POLL2~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.POLL1~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.POLL1~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.POLL2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.POLL2 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.POLL2 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.POLL2 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.POLL2 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.POLL2 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.POLL2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \inst2|FLASH_MOD|FLASH|state.POLL3 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.POLL3~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.POLL2~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.POLL2~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.POLL3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.POLL3 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.POLL3 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.POLL3 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.POLL3 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.POLL3 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.POLL3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|state.POLL4 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr17~2  = (!\inst2|FLASH_MOD|FLASH|state.W_POLL4~regout  & (!\inst2|FLASH_MOD|FLASH|state.POLL3~regout  & (!M1_state.POLL4 & !\inst2|FLASH_MOD|FLASH|state.POLL2~regout )))
// \inst2|FLASH_MOD|FLASH|state.POLL4~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr17~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.POLL3~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.W_POLL4~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.POLL3~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.POLL3~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.POLL2~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr17~2 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.POLL4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.POLL4 .lut_mask = "0001";
defparam \inst2|FLASH_MOD|FLASH|state.POLL4 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.POLL4 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.POLL4 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.POLL4 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.POLL4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W_POLL2 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr17~3  = (!\inst2|FLASH_MOD|FLASH|state.W_POLL3~regout  & (((!M1_state.W_POLL2 & \inst2|FLASH_MOD|FLASH|WideOr17~2 ))))
// \inst2|FLASH_MOD|FLASH|state.W_POLL2~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr17~3 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W_POLL1~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.W_POLL3~regout ),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W_POLL1~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr17~2 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr17~3 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W_POLL2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL2 .lut_mask = "0500";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL2 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL2 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL2 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL2 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|state.POLL5 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr20  = ((\inst2|FLASH_MOD|FLASH|state.W_POLL5~regout ) # ((M1_state.POLL5) # (!\inst2|FLASH_MOD|FLASH|WideOr17~3 ))) # (!\inst2|FLASH_MOD|FLASH|WideOr20~0 )
// \inst2|FLASH_MOD|FLASH|state.POLL5~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr20 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.POLL4~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr20~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|state.W_POLL5~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.POLL4~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr17~3 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr20 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.POLL5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.POLL5 .lut_mask = "fdff";
defparam \inst2|FLASH_MOD|FLASH|state.POLL5 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.POLL5 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.POLL5 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.POLL5 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.POLL5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|state.R3 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr21~2  = (\inst2|FLASH_MOD|FLASH|WideOr20~0  & (!\inst2|FLASH_MOD|FLASH|state.R4~regout  & (!M1_state.R3 & \inst2|FLASH_MOD|FLASH|WideOr17~3 )))
// \inst2|FLASH_MOD|FLASH|state.R3~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr21~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.R2~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr20~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|state.R4~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.R2~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr17~3 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr21~2 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.R3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.R3 .lut_mask = "0200";
defparam \inst2|FLASH_MOD|FLASH|state.R3 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.R3 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.R3 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.R3 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.R3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|state.R4 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.R4~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.R3~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.R3~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.R4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.R4 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.R4 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.R4 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.R4 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.R4 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.R4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|WideOr17~7 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr17~7_combout  = (\inst2|FLASH_MOD|FLASH|state.IDLE~regout  & (!\inst2|FLASH_MOD|FLASH|state.R5~regout  & (\inst2|FLASH_MOD|FLASH|WideOr17~6  & \inst2|FLASH_MOD|FLASH|WideOr21~2 )))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|FLASH|state.IDLE~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~6 ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr21~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr17~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|WideOr17~7 .lut_mask = "2000";
defparam \inst2|FLASH_MOD|FLASH|WideOr17~7 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|WideOr17~7 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|WideOr17~7 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|WideOr17~7 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|WideOr17~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \inst2|FLASH_MOD|state.POLLING (
// Equation(s):
// \inst2|FLASH_MOD|state.POLLING~regout  = DFFEAS((\inst2|FLASH_MOD|state.POLLING~regout  & ((\inst2|FLASH_MOD|FLASH|WideOr20 ) # ((\inst2|FLASH_MOD|Selector4~0_combout  & !\inst2|FLASH_MOD|FLASH|WideOr17~7_combout )))) # 
// (!\inst2|FLASH_MOD|state.POLLING~regout  & (\inst2|FLASH_MOD|Selector4~0_combout  & ((!\inst2|FLASH_MOD|FLASH|WideOr17~7_combout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|state.POLLING~regout ),
	.datab(\inst2|FLASH_MOD|Selector4~0_combout ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr20 ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr17~7_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|state.POLLING~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|state.POLLING .lut_mask = "a0ec";
defparam \inst2|FLASH_MOD|state.POLLING .operation_mode = "normal";
defparam \inst2|FLASH_MOD|state.POLLING .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|state.POLLING .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|state.POLLING .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|state.POLLING .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \inst2|FLASH_MOD|Selector0~1 (
// Equation(s):
// \inst2|FLASH_MOD|Selector0~1_combout  = ((!\inst2|FLASH_MOD|state.IDLE~regout  & (!\PROG_en~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FLASH_MOD|state.IDLE~regout ),
	.datac(\PROG_en~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|Selector0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|Selector0~1 .lut_mask = "0303";
defparam \inst2|FLASH_MOD|Selector0~1 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|Selector0~1 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|Selector0~1 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|Selector0~1 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|Selector0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \inst2|FLASH_MOD|Selector0~2 (
// Equation(s):
// \inst2|FLASH_MOD|Selector0~2_combout  = (!\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout  & (!\inst2|FP_CONTROLLER|state.FLASH_READ3~regout  & (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout  & \inst2|FLASH_MOD|Selector0~1_combout )))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ3~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datad(\inst2|FLASH_MOD|Selector0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|Selector0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|Selector0~2 .lut_mask = "0100";
defparam \inst2|FLASH_MOD|Selector0~2 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|Selector0~2 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|Selector0~2 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|Selector0~2 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|Selector0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \inst2|FLASH_MOD|process_1~0 (
// Equation(s):
// \inst2|FLASH_MOD|process_1~0_combout  = (!\PROG_en~combout  & (((\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ) # (\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout )) # (!\inst2|FP_CONTROLLER|state.FLASH_READ3~regout )))

	.clk(gnd),
	.dataa(\PROG_en~combout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ3~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|process_1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|process_1~0 .lut_mask = "5551";
defparam \inst2|FLASH_MOD|process_1~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|process_1~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|process_1~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|process_1~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|process_1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \inst2|FLASH_MOD|Selector0~0 (
// Equation(s):
// \inst2|FLASH_MOD|Selector0~0_combout  = (((\inst2|FLASH_MOD|state.READ_FLASH~regout  & \inst2|FLASH_MOD|process_1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.datad(\inst2|FLASH_MOD|process_1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|Selector0~0 .lut_mask = "f000";
defparam \inst2|FLASH_MOD|Selector0~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|Selector0~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|Selector0~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|Selector0~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \inst2|FLASH_MOD|state.IDLE (
// Equation(s):
// \inst2|FLASH_MOD|state.IDLE~regout  = DFFEAS((!\inst2|FLASH_MOD|Selector0~2_combout  & (!\inst2|FLASH_MOD|Selector0~0_combout  & ((\inst2|FLASH_MOD|FLASH|WideOr20 ) # (!\inst2|FLASH_MOD|state.POLLING~regout )))), GLOBAL(\inst2|div_clk~regout ), 
// !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|state.POLLING~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr20 ),
	.datac(\inst2|FLASH_MOD|Selector0~2_combout ),
	.datad(\inst2|FLASH_MOD|Selector0~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|state.IDLE .lut_mask = "000d";
defparam \inst2|FLASH_MOD|state.IDLE .operation_mode = "normal";
defparam \inst2|FLASH_MOD|state.IDLE .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|state.IDLE .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|state.IDLE .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \inst2|FLASH_MOD|state.READ_FLASH (
// Equation(s):
// \inst2|FLASH_MOD|state.READ_FLASH~regout  = DFFEAS(((!\inst2|FLASH_MOD|process_1~0_combout  & ((\inst2|FLASH_MOD|state.READ_FLASH~regout ) # (!\inst2|FLASH_MOD|state.IDLE~regout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.datab(\inst2|FLASH_MOD|state.IDLE~regout ),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|process_1~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|state.READ_FLASH .lut_mask = "00bb";
defparam \inst2|FLASH_MOD|state.READ_FLASH .operation_mode = "normal";
defparam \inst2|FLASH_MOD|state.READ_FLASH .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|state.READ_FLASH .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|state.READ_FLASH .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|state.READ_FLASH .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \inst2|FP_CONTROLLER|Selector11~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector11~0_combout  = (\inst2|FP_CONTROLLER|state.FLASH_READ4~regout ) # ((\PROG_en~combout  & ((\inst2|FP_CONTROLLER|state.IDLE~regout ))))

	.clk(gnd),
	.dataa(\PROG_en~combout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ4~regout ),
	.datac(vcc),
	.datad(\inst2|FP_CONTROLLER|state.IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Selector11~0 .lut_mask = "eecc";
defparam \inst2|FP_CONTROLLER|Selector11~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Selector11~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Selector11~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Selector11~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Selector11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \inst2|DP|FL_READ_REG|output_signal[3] (
// Equation(s):
// \inst2|DP|FL_IO[3]~4  = (\inst2|FLASH_MOD|FLASH|data_flash2fabric [3] & (((\inst2|DP|DP_MUX|Mux4~1 ) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))) # (!\inst2|FLASH_MOD|FLASH|data_flash2fabric [3] & (!\inst2|FLASH_MOD|state.READ_FLASH~regout  & 
// ((\inst2|DP|DP_MUX|Mux4~1 ) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ))))
// \inst2|DP|FL_READ_REG|output_signal [3] = DFFEAS(\inst2|DP|FL_IO[3]~4 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|Selector11~0_combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|data_flash2fabric [3]),
	.datab(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datad(\inst2|DP|DP_MUX|Mux4~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|Selector11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|FL_IO[3]~4 ),
	.regout(\inst2|DP|FL_READ_REG|output_signal [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|FL_READ_REG|output_signal[3] .lut_mask = "bb0b";
defparam \inst2|DP|FL_READ_REG|output_signal[3] .operation_mode = "normal";
defparam \inst2|DP|FL_READ_REG|output_signal[3] .output_mode = "reg_and_comb";
defparam \inst2|DP|FL_READ_REG|output_signal[3] .register_cascade_mode = "off";
defparam \inst2|DP|FL_READ_REG|output_signal[3] .sum_lutc_input = "datac";
defparam \inst2|DP|FL_READ_REG|output_signal[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout  = (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout  & \inst2|FP_CONTROLLER|Selector12~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout ),
	.datad(\inst2|FP_CONTROLLER|Selector12~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq .lut_mask = "f000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0_combout  = (\inst2|FTDI|FIFO_flush~combout ) # (\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout  $ (((\inst2|FTDI|push~1_combout  & 
// !\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ))))

	.clk(gnd),
	.dataa(\inst2|FTDI|push~1_combout ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ),
	.datad(\inst2|FTDI|FIFO_flush~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0 .lut_mask = "ffd2";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] = DFFEAS(((!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0_combout , , , \inst2|FTDI|FIFO_flush~combout , )
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUT  = CARRY(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout  $ ((!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUTCOUT1_1  = CARRY(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout  $ ((!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(\inst2|FTDI|FIFO_flush~combout ),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.cout(),
	.cout0(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUT ),
	.cout1(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0 .lut_mask = "3399";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0 .operation_mode = "arithmetic";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0 .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N4
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[3] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [3] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [3]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [3]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[3] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[3] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[3] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[3] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[3] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N9
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[3] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~20  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((T3_dffs[3]) # 
// (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1])))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [3] & 
// ((!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [3] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~20 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [3], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [3]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [3]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~20 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[3] .lut_mask = "cce2";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[3] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[3] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[3] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[3] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N1
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[3] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~21  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~20  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [3])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~20  & ((T2_dffs[3]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~20 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [3] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~21 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [3], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [3]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [3]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~20 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~21 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[3] .lut_mask = "dda0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[3] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[3] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[3] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[3] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N7
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[3] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [3] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [3]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [3]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[3] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[3] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[3] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[3] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[3] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N5
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[3] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~22  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [3]) # 
// ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((T8_dffs[3] & !\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q 
// [0]))))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [3]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [3]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~22 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[3] .lut_mask = "ccb8";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[3] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[3] .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[3] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[3] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N6
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[3] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~23  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~22  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [3])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~22  & ((T7_dffs[3]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~22 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [3] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~23 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \FT_data~4 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [3]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\FT_data~4 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~22 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~23 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[3] .lut_mask = "bbc0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[3] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[3] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[3] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[3] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N3
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[3] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [3] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [3], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [3]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[3] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[3] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[3] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[3] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[3] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[3] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [3] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [3]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [3]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[3] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[3] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[3] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[3] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[3] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[3] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [3] = DFFEAS(((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~21 ))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~23 ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~23 ),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~21 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[3] .lut_mask = "f0cc";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[3] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[3] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[3] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[3] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \inst2|DP|PCKT_ID_REG|output_signal[3] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux4~0  = (\inst2|FP_CONTROLLER|WideOr14~1  & ((\inst2|FP_CONTROLLER|WideOr16~0_combout  & ((L1_output_signal[3]))) # (!\inst2|FP_CONTROLLER|WideOr16~0_combout  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [3])))) # 
// (!\inst2|FP_CONTROLLER|WideOr14~1  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [3]))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [3]),
	.datab(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.datac(\inst2|DP|DP_MUX|Mux4~1 ),
	.datad(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux4~0 ),
	.regout(\inst2|DP|PCKT_ID_REG|output_signal [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|PCKT_ID_REG|output_signal[3] .lut_mask = "e2aa";
defparam \inst2|DP|PCKT_ID_REG|output_signal[3] .operation_mode = "normal";
defparam \inst2|DP|PCKT_ID_REG|output_signal[3] .output_mode = "comb_only";
defparam \inst2|DP|PCKT_ID_REG|output_signal[3] .register_cascade_mode = "off";
defparam \inst2|DP|PCKT_ID_REG|output_signal[3] .sum_lutc_input = "qfbk";
defparam \inst2|DP|PCKT_ID_REG|output_signal[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxv_lcell \inst2|FP_CONTROLLER|WideOr16 (
// Equation(s):
// \inst2|FP_CONTROLLER|WideOr16~combout  = ((!\inst2|FP_CONTROLLER|state.SEND_ACK5~regout  & (!\inst2|FP_CONTROLLER|state.SEND_ACK6~regout  & \inst2|FP_CONTROLLER|WideOr16~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.SEND_ACK5~regout ),
	.datac(\inst2|FP_CONTROLLER|state.SEND_ACK6~regout ),
	.datad(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|WideOr16~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|WideOr16 .lut_mask = "0300";
defparam \inst2|FP_CONTROLLER|WideOr16 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|WideOr16 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|WideOr16 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|WideOr16 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|WideOr16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxv_lcell \inst2|DP|DP_MUX|Mux0~4 (
// Equation(s):
// \inst2|DP|DP_MUX|Mux0~4_combout  = (\inst2|FP_CONTROLLER|WideOr16~combout  & ((\inst2|FP_CONTROLLER|WideOr14~combout ) # ((\inst2|FP_CONTROLLER|WideOr16~0_combout  & \inst2|FP_CONTROLLER|WideOr14~1 ))))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.datab(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.datac(\inst2|FP_CONTROLLER|WideOr16~combout ),
	.datad(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_MUX|Mux0~4 .lut_mask = "f080";
defparam \inst2|DP|DP_MUX|Mux0~4 .operation_mode = "normal";
defparam \inst2|DP|DP_MUX|Mux0~4 .output_mode = "comb_only";
defparam \inst2|DP|DP_MUX|Mux0~4 .register_cascade_mode = "off";
defparam \inst2|DP|DP_MUX|Mux0~4 .sum_lutc_input = "datac";
defparam \inst2|DP|DP_MUX|Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_READ2 (
// Equation(s):
// \inst2|FP_CONTROLLER|dp_addr_ld_h  = (((F1_state.FLASH_READ2) # (\inst2|FP_CONTROLLER|state.FLASH_WRITE2~regout )))
// \inst2|FP_CONTROLLER|state.FLASH_READ2~regout  = DFFEAS(\inst2|FP_CONTROLLER|dp_addr_ld_h , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FP_CONTROLLER|state.FLASH_READ1~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_READ1~regout ),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_WRITE2~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_READ2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_READ2 .lut_mask = "fff0";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ2 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ2 .output_mode = "reg_and_comb";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ2 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ2 .sum_lutc_input = "qfbk";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[11] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux4~1  = (\inst2|DP|DP_MUX|Mux0~4_combout  & ((\inst2|FP_CONTROLLER|WideOr14~combout  & ((\inst2|DP|DP_MUX|Mux4~0 ))) # (!\inst2|FP_CONTROLLER|WideOr14~combout  & (\inst2|DP|FL_READ_REG|output_signal [3]))))
// \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [11] = DFFEAS(\inst2|DP|DP_MUX|Mux4~1 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_h , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|DP|FL_READ_REG|output_signal [3]),
	.datab(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datac(\inst2|DP|DP_MUX|Mux4~0 ),
	.datad(\inst2|DP|DP_MUX|Mux0~4_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux4~1 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[11] .lut_mask = "e200";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[11] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[11] .output_mode = "reg_and_comb";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[11] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[11] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxv_lcell \inst2|FP_CONTROLLER|Mux0~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|Mux0~0_combout  = (!\inst2|DP|DP_MUX|Mux4~1  & (!\inst2|DP|DP_MUX|Mux5~2  & (\inst2|DP|DP_MUX|Mux6~1  $ (\inst2|DP|DP_MUX|Mux7~2 ))))

	.clk(gnd),
	.dataa(\inst2|DP|DP_MUX|Mux4~1 ),
	.datab(\inst2|DP|DP_MUX|Mux6~1 ),
	.datac(\inst2|DP|DP_MUX|Mux5~2 ),
	.datad(\inst2|DP|DP_MUX|Mux7~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Mux0~0 .lut_mask = "0104";
defparam \inst2|FP_CONTROLLER|Mux0~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Mux0~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Mux0~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Mux0~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|data_flash2fabric[7] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_flash2fabric [7] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FLASH_MOD|FLASH|state.R5~regout , \FL_IO~0 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FL_IO~0 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_flash2fabric [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[7] .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[7] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[7] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[7] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[7] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \inst2|DP|FL_READ_REG|output_signal[7] (
// Equation(s):
// \inst2|DP|FL_IO[7]~0  = (\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout  & (\inst2|DP|DP_MUX|Mux0~3  & ((\inst2|FLASH_MOD|FLASH|data_flash2fabric [7]) # (!\inst2|FLASH_MOD|state.READ_FLASH~regout )))) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout  & 
// ((\inst2|FLASH_MOD|FLASH|data_flash2fabric [7]) # ((!\inst2|FLASH_MOD|state.READ_FLASH~regout ))))
// \inst2|DP|FL_READ_REG|output_signal [7] = DFFEAS(\inst2|DP|FL_IO[7]~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|Selector11~0_combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|data_flash2fabric [7]),
	.datac(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.datad(\inst2|DP|DP_MUX|Mux0~3 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|Selector11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|FL_IO[7]~0 ),
	.regout(\inst2|DP|FL_READ_REG|output_signal [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|FL_READ_REG|output_signal[7] .lut_mask = "cf45";
defparam \inst2|DP|FL_READ_REG|output_signal[7] .operation_mode = "normal";
defparam \inst2|DP|FL_READ_REG|output_signal[7] .output_mode = "reg_and_comb";
defparam \inst2|DP|FL_READ_REG|output_signal[7] .register_cascade_mode = "off";
defparam \inst2|DP|FL_READ_REG|output_signal[7] .sum_lutc_input = "datac";
defparam \inst2|DP|FL_READ_REG|output_signal[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N5
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[7] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [7] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [7], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [7]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[7] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[7] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[7] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[7] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[7] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N6
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[7] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~0  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((T3_dffs[7]))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] 
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [7]))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [7] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [7], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [7]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [7]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~0 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[7] .lut_mask = "fc22";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[7] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[7] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[7] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[7] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N7
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[7] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~1  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~0  & 
// (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [7])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~0  & ((T2_dffs[7]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~0 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [7] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~1 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [7], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [7]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [7]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~1 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[7] .lut_mask = "bbc0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[7] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[7] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[7] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[7] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N3
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[7] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [7] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [7], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [7]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[7] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[7] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[7] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[7] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[7] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[7] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~2  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1])) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [7]))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (T8_dffs[7]))))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [7]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [7]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~2 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[7] .lut_mask = "dc98";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[7] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[7] .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[7] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[7] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N9
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[7] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~3  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~2  & 
// (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [7])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~2  & ((T7_dffs[7]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~2 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [7] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~3 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \FT_data~0 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [7]),
	.datac(\FT_data~0 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~2 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~3 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[7] .lut_mask = "dda0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[7] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[7] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[7] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[7] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N2
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[7] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [7] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [7]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [7]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[7] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[7] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[7] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[7] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[7] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N0
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[7] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [7] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [7]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [7]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[7] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[7] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[7] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[7] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[7] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[7] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [7] = DFFEAS(((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~1 ))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~3 ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~3 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[7] .lut_mask = "fc30";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[7] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[7] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[7] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[7] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxv_lcell \inst2|DP|PCKT_ID_REG|output_signal[7] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux0~2  = (\inst2|FP_CONTROLLER|WideOr16~0_combout  & ((\inst2|FP_CONTROLLER|WideOr14~1  & ((L1_output_signal[7]))) # (!\inst2|FP_CONTROLLER|WideOr14~1  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [7])))) # 
// (!\inst2|FP_CONTROLLER|WideOr16~0_combout  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [7]))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [7]),
	.datab(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.datac(\inst2|DP|DP_MUX|Mux0~3 ),
	.datad(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux0~2 ),
	.regout(\inst2|DP|PCKT_ID_REG|output_signal [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|PCKT_ID_REG|output_signal[7] .lut_mask = "e2aa";
defparam \inst2|DP|PCKT_ID_REG|output_signal[7] .operation_mode = "normal";
defparam \inst2|DP|PCKT_ID_REG|output_signal[7] .output_mode = "comb_only";
defparam \inst2|DP|PCKT_ID_REG|output_signal[7] .register_cascade_mode = "off";
defparam \inst2|DP|PCKT_ID_REG|output_signal[7] .sum_lutc_input = "qfbk";
defparam \inst2|DP|PCKT_ID_REG|output_signal[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxv_lcell \inst2|FP_CONTROLLER|dp_addr_ld_l~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout  = (\inst2|FP_CONTROLLER|state.FLASH_WRITE1~regout ) # (((\inst2|FP_CONTROLLER|state.FLASH_READ1~regout )))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|state.FLASH_WRITE1~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_READ1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|dp_addr_ld_l~0 .lut_mask = "ffaa";
defparam \inst2|FP_CONTROLLER|dp_addr_ld_l~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|dp_addr_ld_l~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|dp_addr_ld_l~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|dp_addr_ld_l~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|dp_addr_ld_l~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[7] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux0~3  = (\inst2|DP|DP_MUX|Mux0~4_combout  & ((\inst2|FP_CONTROLLER|WideOr14~combout  & ((\inst2|DP|DP_MUX|Mux0~2 ))) # (!\inst2|FP_CONTROLLER|WideOr14~combout  & (\inst2|DP|FL_READ_REG|output_signal [7]))))
// \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [7] = DFFEAS(\inst2|DP|DP_MUX|Mux0~3 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|DP|FL_READ_REG|output_signal [7]),
	.datab(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datac(\inst2|DP|DP_MUX|Mux0~2 ),
	.datad(\inst2|DP|DP_MUX|Mux0~4_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux0~3 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[7] .lut_mask = "e200";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[7] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[7] .output_mode = "reg_and_comb";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[7] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[7] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|data_flash2fabric[5] (
// Equation(s):
// \inst2|DP|FL_IO[5]~2  = (\inst2|FLASH_MOD|state.READ_FLASH~regout  & (M1_data_flash2fabric[5] & ((\inst2|DP|DP_MUX|Mux2~2 ) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))) # (!\inst2|FLASH_MOD|state.READ_FLASH~regout  & (((\inst2|DP|DP_MUX|Mux2~2 
// )) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datac(\FL_IO~2 ),
	.datad(\inst2|DP|DP_MUX|Mux2~2 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|FL_IO[5]~2 ),
	.regout(\inst2|FLASH_MOD|FLASH|data_flash2fabric [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[5] .lut_mask = "f531";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[5] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[5] .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[5] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[5] .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxv_lcell \inst2|FP_CONTROLLER|WideOr15 (
// Equation(s):
// \inst2|FP_CONTROLLER|WideOr15~combout  = (((!\inst2|FP_CONTROLLER|WideOr16~0_combout ) # (!\inst2|FP_CONTROLLER|WideOr14~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.datad(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|WideOr15~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|WideOr15 .lut_mask = "0fff";
defparam \inst2|FP_CONTROLLER|WideOr15 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|WideOr15 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|WideOr15 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|WideOr15 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|WideOr15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxv_lcell \inst2|DP|FL_READ_REG|output_signal[5] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux2~0  = (!\inst2|FP_CONTROLLER|WideOr14~combout  & ((\inst2|FP_CONTROLLER|WideOr16~combout  & ((L2_output_signal[5]) # (\inst2|FP_CONTROLLER|WideOr15~combout ))) # (!\inst2|FP_CONTROLLER|WideOr16~combout  & 
// ((!\inst2|FP_CONTROLLER|WideOr15~combout )))))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datab(\inst2|FP_CONTROLLER|WideOr16~combout ),
	.datac(\inst2|DP|FL_IO[5]~2 ),
	.datad(\inst2|FP_CONTROLLER|WideOr15~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|Selector11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux2~0 ),
	.regout(\inst2|DP|FL_READ_REG|output_signal [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|FL_READ_REG|output_signal[5] .lut_mask = "4451";
defparam \inst2|DP|FL_READ_REG|output_signal[5] .operation_mode = "normal";
defparam \inst2|DP|FL_READ_REG|output_signal[5] .output_mode = "comb_only";
defparam \inst2|DP|FL_READ_REG|output_signal[5] .register_cascade_mode = "off";
defparam \inst2|DP|FL_READ_REG|output_signal[5] .sum_lutc_input = "qfbk";
defparam \inst2|DP|FL_READ_REG|output_signal[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N7
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[5] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [5] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [5]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [5]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[5] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[5] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[5] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[5] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[5] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N1
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[5] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~10  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((T3_dffs[5]))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] 
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [5]))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [5] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~10 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [5], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [5]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [5]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~10 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[5] .lut_mask = "fa44";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[5] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[5] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[5] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[5] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N2
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[5] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~11  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~10  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [5])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~10  & ((T2_dffs[5]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~10 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [5] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~11 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [5], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [5]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [5]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~10 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~11 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[5] .lut_mask = "dda0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[5] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[5] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[5] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[5] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[5] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [5] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [5]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [5]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[5] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[5] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[5] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[5] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[5] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N4
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[5] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~12  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [5]) # 
// ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((T8_dffs[5] & !\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q 
// [0]))))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [5]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [5]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~12 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[5] .lut_mask = "ccb8";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[5] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[5] .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[5] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[5] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N5
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[5] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~13  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~12  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [5])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~12  & ((T7_dffs[5]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~12 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [5] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~13 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \FT_data~2 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [5]),
	.datac(\FT_data~2 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~12 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~13 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[5] .lut_mask = "dda0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[5] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[5] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[5] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[5] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N6
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[5] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [5] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [5], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [5]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[5] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[5] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[5] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[5] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[5] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N9
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[5] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [5] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [5], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [5]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[5] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[5] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[5] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[5] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[5] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[5] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [5] = DFFEAS((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~11 )))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~13 )), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~13 ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~11 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[5] .lut_mask = "e2e2";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[5] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[5] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[5] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[5] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \inst2|DP|PCKT_ID_REG|output_signal[5] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux2~1  = (\inst2|FP_CONTROLLER|WideOr16~0_combout  & ((\inst2|FP_CONTROLLER|WideOr14~1  & ((L1_output_signal[5]))) # (!\inst2|FP_CONTROLLER|WideOr14~1  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [5])))) # 
// (!\inst2|FP_CONTROLLER|WideOr16~0_combout  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [5]))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [5]),
	.datac(\inst2|DP|DP_MUX|Mux2~2 ),
	.datad(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux2~1 ),
	.regout(\inst2|DP|PCKT_ID_REG|output_signal [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|PCKT_ID_REG|output_signal[5] .lut_mask = "e4cc";
defparam \inst2|DP|PCKT_ID_REG|output_signal[5] .operation_mode = "normal";
defparam \inst2|DP|PCKT_ID_REG|output_signal[5] .output_mode = "comb_only";
defparam \inst2|DP|PCKT_ID_REG|output_signal[5] .register_cascade_mode = "off";
defparam \inst2|DP|PCKT_ID_REG|output_signal[5] .sum_lutc_input = "qfbk";
defparam \inst2|DP|PCKT_ID_REG|output_signal[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[13] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux2~2  = ((\inst2|DP|DP_MUX|Mux2~0 ) # ((\inst2|DP|DP_MUX|Mux1~5_combout  & \inst2|DP|DP_MUX|Mux2~1 )))
// \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [13] = DFFEAS(\inst2|DP|DP_MUX|Mux2~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_h , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|DP|DP_MUX|Mux1~5_combout ),
	.datab(vcc),
	.datac(\inst2|DP|DP_MUX|Mux2~0 ),
	.datad(\inst2|DP|DP_MUX|Mux2~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux2~2 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[13] .lut_mask = "faf0";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[13] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[13] .output_mode = "reg_and_comb";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[13] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[13] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[6] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [6] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [6]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [6]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[6] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[6] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[6] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[6] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[6] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[6] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~5  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((T3_dffs[6]))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] 
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [6]))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [6] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~5 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [6], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [6]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [6]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~5 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[6] .lut_mask = "fc22";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[6] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[6] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[6] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[6] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[6] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~6  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~5  & 
// (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [6])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~5  & ((T2_dffs[6]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~5 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [6] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~6 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [6], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [6]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [6]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~5 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~6 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[6] .lut_mask = "dda0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[6] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[6] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[6] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[6] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[6] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [6] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [6], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [6]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[6] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[6] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[6] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[6] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[6] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[6] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~7  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [6]) # 
// ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((T8_dffs[6] & !\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q 
// [0]))))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [6]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [6]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~7 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[6] .lut_mask = "aad8";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[6] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[6] .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[6] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[6] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[6] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~8  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~7  & 
// (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [6])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~7  & ((T7_dffs[6]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~7 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [6] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~8 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \FT_data~1 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [6]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\FT_data~1 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~7 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~8 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[6] .lut_mask = "bbc0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[6] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[6] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[6] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[6] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[6] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [6] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [6]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [6]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[6] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[6] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[6] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[6] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[6] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[6] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [6] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [6]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [6]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[6] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[6] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[6] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[6] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[6] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[6] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [6] = DFFEAS((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~6 )))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~8 )), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~8 ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~6 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[6] .lut_mask = "e2e2";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[6] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[6] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[6] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[6] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxv_lcell \inst2|DP|PCKT_ID_REG|output_signal[6] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux1~2  = (\inst2|FP_CONTROLLER|WideOr14~1  & ((\inst2|FP_CONTROLLER|WideOr16~0_combout  & ((L1_output_signal[6]))) # (!\inst2|FP_CONTROLLER|WideOr16~0_combout  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [6])))) # 
// (!\inst2|FP_CONTROLLER|WideOr14~1  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [6]))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [6]),
	.datab(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.datac(\inst2|DP|DP_MUX|Mux1~4 ),
	.datad(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux1~2 ),
	.regout(\inst2|DP|PCKT_ID_REG|output_signal [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|PCKT_ID_REG|output_signal[6] .lut_mask = "e2aa";
defparam \inst2|DP|PCKT_ID_REG|output_signal[6] .operation_mode = "normal";
defparam \inst2|DP|PCKT_ID_REG|output_signal[6] .output_mode = "comb_only";
defparam \inst2|DP|PCKT_ID_REG|output_signal[6] .register_cascade_mode = "off";
defparam \inst2|DP|PCKT_ID_REG|output_signal[6] .sum_lutc_input = "qfbk";
defparam \inst2|DP|PCKT_ID_REG|output_signal[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|data_flash2fabric[6] (
// Equation(s):
// \inst2|DP|FL_IO[6]~1  = (\inst2|FLASH_MOD|state.READ_FLASH~regout  & (M1_data_flash2fabric[6] & ((\inst2|DP|DP_MUX|Mux1~4 ) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))) # (!\inst2|FLASH_MOD|state.READ_FLASH~regout  & (((\inst2|DP|DP_MUX|Mux1~4 
// )) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datac(\FL_IO~1 ),
	.datad(\inst2|DP|DP_MUX|Mux1~4 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|FL_IO[6]~1 ),
	.regout(\inst2|FLASH_MOD|FLASH|data_flash2fabric [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[6] .lut_mask = "f531";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[6] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[6] .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[6] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[6] .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxv_lcell \inst2|DP|FL_READ_REG|output_signal[6] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux1~3  = (\inst2|FP_CONTROLLER|WideOr16~combout  & (\inst2|FP_CONTROLLER|WideOr14~1  & (L2_output_signal[6] & \inst2|FP_CONTROLLER|WideOr16~0_combout ))) # (!\inst2|FP_CONTROLLER|WideOr16~combout  & 
// (((!\inst2|FP_CONTROLLER|WideOr16~0_combout )) # (!\inst2|FP_CONTROLLER|WideOr14~1 )))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr16~combout ),
	.datab(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.datac(\inst2|DP|FL_IO[6]~1 ),
	.datad(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|Selector11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux1~3 ),
	.regout(\inst2|DP|FL_READ_REG|output_signal [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|FL_READ_REG|output_signal[6] .lut_mask = "9155";
defparam \inst2|DP|FL_READ_REG|output_signal[6] .operation_mode = "normal";
defparam \inst2|DP|FL_READ_REG|output_signal[6] .output_mode = "comb_only";
defparam \inst2|DP|FL_READ_REG|output_signal[6] .register_cascade_mode = "off";
defparam \inst2|DP|FL_READ_REG|output_signal[6] .sum_lutc_input = "qfbk";
defparam \inst2|DP|FL_READ_REG|output_signal[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[14] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux1~4  = (\inst2|FP_CONTROLLER|WideOr14~combout  & (\inst2|FP_CONTROLLER|WideOr16~combout  & (\inst2|DP|DP_MUX|Mux1~2 ))) # (!\inst2|FP_CONTROLLER|WideOr14~combout  & (((\inst2|DP|DP_MUX|Mux1~3 ))))
// \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [14] = DFFEAS(\inst2|DP|DP_MUX|Mux1~4 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_h , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr16~combout ),
	.datab(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datac(\inst2|DP|DP_MUX|Mux1~2 ),
	.datad(\inst2|DP|DP_MUX|Mux1~3 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux1~4 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[14] .lut_mask = "b380";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[14] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[14] .output_mode = "reg_and_comb";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[14] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[14] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[4] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~17  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1])))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [4])) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((T8_dffs[4])))))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [4]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [4]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~17 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[4] .lut_mask = "ee30";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[4] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[4] .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[4] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[4] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[4] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~18  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~17  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [4])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~17  & ((T7_dffs[4]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~17 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [4] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~18 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \FT_data~3 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [4]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\FT_data~3 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~17 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~18 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[4] .lut_mask = "bbc0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[4] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[4] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[4] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[4] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[4] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [4] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [4], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [4]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[4] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[4] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[4] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[4] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[4] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[4] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [4] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [4], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [4]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[4] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[4] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[4] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[4] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[4] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[4] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [4] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [4]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [4]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[4] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[4] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[4] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[4] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[4] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[4] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~15  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((T3_dffs[4]) # 
// (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1])))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [4] & 
// ((!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [4] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~15 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [4], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [4]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [4]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~15 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[4] .lut_mask = "aae4";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[4] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[4] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[4] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[4] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[4] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~16  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~15  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [4])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~15  & ((T2_dffs[4]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~15 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [4] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~16 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [4], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [4]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [4]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~15 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~16 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[4] .lut_mask = "dda0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[4] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[4] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[4] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[4] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[4] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [4] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [4]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [4]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[4] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[4] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[4] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[4] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[4] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[4] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [4] = DFFEAS(((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~16 )) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~18 )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~16 ),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~18 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[4] .lut_mask = "ccf0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[4] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[4] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[4] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[4] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxv_lcell \inst2|DP|PCKT_ID_REG|output_signal[4] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux3~0  = (\inst2|FP_CONTROLLER|WideOr14~1  & ((\inst2|FP_CONTROLLER|WideOr16~0_combout  & ((L1_output_signal[4]))) # (!\inst2|FP_CONTROLLER|WideOr16~0_combout  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [4])))) # 
// (!\inst2|FP_CONTROLLER|WideOr14~1  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [4]))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [4]),
	.datab(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.datac(\inst2|DP|DP_MUX|Mux3~2 ),
	.datad(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux3~0 ),
	.regout(\inst2|DP|PCKT_ID_REG|output_signal [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|PCKT_ID_REG|output_signal[4] .lut_mask = "e2aa";
defparam \inst2|DP|PCKT_ID_REG|output_signal[4] .operation_mode = "normal";
defparam \inst2|DP|PCKT_ID_REG|output_signal[4] .output_mode = "comb_only";
defparam \inst2|DP|PCKT_ID_REG|output_signal[4] .register_cascade_mode = "off";
defparam \inst2|DP|PCKT_ID_REG|output_signal[4] .sum_lutc_input = "qfbk";
defparam \inst2|DP|PCKT_ID_REG|output_signal[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|data_flash2fabric[4] (
// Equation(s):
// \inst2|DP|FL_IO[4]~3  = (\inst2|FLASH_MOD|state.READ_FLASH~regout  & (M1_data_flash2fabric[4] & ((\inst2|DP|DP_MUX|Mux3~2 ) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))) # (!\inst2|FLASH_MOD|state.READ_FLASH~regout  & (((\inst2|DP|DP_MUX|Mux3~2 
// )) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datac(\FL_IO~3 ),
	.datad(\inst2|DP|DP_MUX|Mux3~2 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|FL_IO[4]~3 ),
	.regout(\inst2|FLASH_MOD|FLASH|data_flash2fabric [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[4] .lut_mask = "f531";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[4] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[4] .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[4] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[4] .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxv_lcell \inst2|DP|FL_READ_REG|output_signal[4] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux3~1  = (((L2_output_signal[4]) # (!\inst2|FP_CONTROLLER|WideOr16~combout )) # (!\inst2|FP_CONTROLLER|WideOr14~1 )) # (!\inst2|FP_CONTROLLER|WideOr16~0_combout )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.datab(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.datac(\inst2|DP|FL_IO[4]~3 ),
	.datad(\inst2|FP_CONTROLLER|WideOr16~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|Selector11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux3~1 ),
	.regout(\inst2|DP|FL_READ_REG|output_signal [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|FL_READ_REG|output_signal[4] .lut_mask = "f7ff";
defparam \inst2|DP|FL_READ_REG|output_signal[4] .operation_mode = "normal";
defparam \inst2|DP|FL_READ_REG|output_signal[4] .output_mode = "comb_only";
defparam \inst2|DP|FL_READ_REG|output_signal[4] .register_cascade_mode = "off";
defparam \inst2|DP|FL_READ_REG|output_signal[4] .sum_lutc_input = "qfbk";
defparam \inst2|DP|FL_READ_REG|output_signal[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[12] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux3~2  = (\inst2|FP_CONTROLLER|WideOr14~combout  & (\inst2|FP_CONTROLLER|WideOr16~combout  & (\inst2|DP|DP_MUX|Mux3~0 ))) # (!\inst2|FP_CONTROLLER|WideOr14~combout  & (((\inst2|DP|DP_MUX|Mux3~1 ))))
// \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [12] = DFFEAS(\inst2|DP|DP_MUX|Mux3~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_h , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr16~combout ),
	.datab(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datac(\inst2|DP|DP_MUX|Mux3~0 ),
	.datad(\inst2|DP|DP_MUX|Mux3~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux3~2 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[12] .lut_mask = "b380";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[12] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[12] .output_mode = "reg_and_comb";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[12] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[12] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxv_lcell \inst2|FP_CONTROLLER|Selector0~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector0~0_combout  = (!\inst2|DP|DP_MUX|Mux0~3  & (!\inst2|DP|DP_MUX|Mux2~2  & (!\inst2|DP|DP_MUX|Mux1~4  & \inst2|DP|DP_MUX|Mux3~2 )))

	.clk(gnd),
	.dataa(\inst2|DP|DP_MUX|Mux0~3 ),
	.datab(\inst2|DP|DP_MUX|Mux2~2 ),
	.datac(\inst2|DP|DP_MUX|Mux1~4 ),
	.datad(\inst2|DP|DP_MUX|Mux3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Selector0~0 .lut_mask = "0100";
defparam \inst2|FP_CONTROLLER|Selector0~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Selector0~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Selector0~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Selector0~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxv_lcell \inst2|FP_CONTROLLER|Selector12~3 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector12~3_combout  = (\inst2|FP_CONTROLLER|Selector12~2_combout ) # ((\inst2|FP_CONTROLLER|state.DECODE2~regout  & (\inst2|FP_CONTROLLER|Mux0~0_combout  & \inst2|FP_CONTROLLER|Selector0~0_combout )))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.datab(\inst2|FP_CONTROLLER|Selector12~2_combout ),
	.datac(\inst2|FP_CONTROLLER|Mux0~0_combout ),
	.datad(\inst2|FP_CONTROLLER|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector12~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Selector12~3 .lut_mask = "eccc";
defparam \inst2|FP_CONTROLLER|Selector12~3 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Selector12~3 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Selector12~3 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Selector12~3 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Selector12~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2_combout  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & 
// (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & \inst2|FTDI|push~1_combout )))

	.clk(gnd),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.datad(\inst2|FTDI|push~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2 .lut_mask = "8000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0_combout  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~regout  & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2_combout ))))

	.clk(gnd),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~regout ),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0 .lut_mask = "a0a0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout  = DFFEAS((!\inst2|FP_CONTROLLER|Selector12~3_combout  & (!\inst2|FTDI|FIFO_flush~combout  & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ) # 
// (\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0_combout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|Selector12~3_combout ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ),
	.datac(\inst2|FTDI|FIFO_flush~combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full .lut_mask = "0504";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout  = (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout  & (\inst2|FTDI|state.R1~regout  & (\inst2|FTDI|push~0_combout  & \inst2|FTDI|FTDI|state.R2~regout )))

	.clk(gnd),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ),
	.datab(\inst2|FTDI|state.R1~regout ),
	.datac(\inst2|FTDI|push~0_combout ),
	.datad(\inst2|FTDI|FTDI|state.R2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq .lut_mask = "4000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] = DFFEAS((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] $ ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUT ))), 
// GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0_combout , , , \inst2|FTDI|FIFO_flush~combout , )
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1~COUT  = CARRY((\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout  $ (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1])) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUT ))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1~COUTCOUT1_1  = CARRY((\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout  $ (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1])) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUTCOUT1_1 ))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(\inst2|FTDI|FIFO_flush~combout ),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0_combout ),
	.cin(gnd),
	.cin0(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUT ),
	.cin1(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella0~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.cout(),
	.cout0(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1~COUT ),
	.cout1(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1 .cin0_used = "true";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1 .cin1_used = "true";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1 .lut_mask = "3c6f";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1 .operation_mode = "arithmetic";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1 .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1 .sum_lutc_input = "cin";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0_combout  = (((!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0 .lut_mask = "0f00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N4
maxv_lcell \inst2|FTDI|process_1~0 (
// Equation(s):
// \inst2|FTDI|process_1~0_combout  = (\FT_data~1  & (!\FT_data~2  & (\FT_data~3  & !\FT_data~0 )))

	.clk(gnd),
	.dataa(\FT_data~1 ),
	.datab(\FT_data~2 ),
	.datac(\FT_data~3 ),
	.datad(\FT_data~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|process_1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|process_1~0 .lut_mask = "0020";
defparam \inst2|FTDI|process_1~0 .operation_mode = "normal";
defparam \inst2|FTDI|process_1~0 .output_mode = "comb_only";
defparam \inst2|FTDI|process_1~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|process_1~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|process_1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|state_af~2 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|state_af~2_combout  = (\inst2|FTDI|process_1~0_combout  & (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout  & (\inst2|FTDI|process_1~1_combout  & \inst2|FTDI|next_state.R2~0 )))

	.clk(gnd),
	.dataa(\inst2|FTDI|process_1~0_combout ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout ),
	.datac(\inst2|FTDI|process_1~1_combout ),
	.datad(\inst2|FTDI|next_state.R2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|state_af~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~2 .lut_mask = "2000";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~2 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~2 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~2 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~2 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|state_af~3 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|state_af~3_combout  = (((\inst2|FTDI|RXBUF|scfifo_component|state_af~2_combout ) # (!\inst2|FP_CONTROLLER|Selector12~3_combout )) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0_combout )) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2])

	.clk(gnd),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0_combout ),
	.datac(\inst2|FP_CONTROLLER|Selector12~3_combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|state_af~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|state_af~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~3 .lut_mask = "ff7f";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~3 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~3 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~3 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~3 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|state_af~0 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|state_af~0_combout  = ((!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|state_af~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~0 .lut_mask = "0303";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~0 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~0 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|state_af~1 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|state_af~1_combout  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (\inst2|FTDI|push~1_combout  & (!\inst2|FP_CONTROLLER|Selector12~3_combout  & 
// \inst2|FTDI|RXBUF|scfifo_component|state_af~0_combout )))

	.clk(gnd),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.datab(\inst2|FTDI|push~1_combout ),
	.datac(\inst2|FP_CONTROLLER|Selector12~3_combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|state_af~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|state_af~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~1 .lut_mask = "0800";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~1 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~1 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~1 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|state_af (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|state_af~regout  = DFFEAS((!\inst2|FTDI|FIFO_flush~combout  & ((\inst2|FTDI|RXBUF|scfifo_component|state_af~1_combout ) # ((\inst2|FTDI|RXBUF|scfifo_component|state_af~regout  & 
// \inst2|FTDI|RXBUF|scfifo_component|state_af~3_combout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|state_af~regout ),
	.datab(\inst2|FTDI|FIFO_flush~combout ),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|state_af~3_combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|state_af~1_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|state_af~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af .lut_mask = "3320";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|state_af .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \inst2|FTDI|push~0 (
// Equation(s):
// \inst2|FTDI|push~0_combout  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout  & (((!\inst2|FTDI|RXBUF|scfifo_component|state_af~regout )))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout  & 
// (\inst2|FTDI|process_1~1_combout  & ((\inst2|FTDI|process_1~0_combout ))))

	.clk(gnd),
	.dataa(\inst2|FTDI|process_1~1_combout ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|state_af~regout ),
	.datac(\inst2|FTDI|process_1~0_combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|push~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|push~0 .lut_mask = "33a0";
defparam \inst2|FTDI|push~0 .operation_mode = "normal";
defparam \inst2|FTDI|push~0 .output_mode = "comb_only";
defparam \inst2|FTDI|push~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|push~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|push~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \inst2|FTDI|push~1 (
// Equation(s):
// \inst2|FTDI|push~1_combout  = ((\inst2|FTDI|state.R1~regout  & (\inst2|FTDI|push~0_combout  & \inst2|FTDI|FTDI|state.R2~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FTDI|state.R1~regout ),
	.datac(\inst2|FTDI|push~0_combout ),
	.datad(\inst2|FTDI|FTDI|state.R2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|push~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|push~1 .lut_mask = "c000";
defparam \inst2|FTDI|push~1 .operation_mode = "normal";
defparam \inst2|FTDI|push~1 .output_mode = "comb_only";
defparam \inst2|FTDI|push~1 .register_cascade_mode = "off";
defparam \inst2|FTDI|push~1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|push~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0_combout  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout  & (((\inst2|FP_CONTROLLER|Selector12~3_combout  & 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout )))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout  & ((\inst2|FTDI|push~1_combout ) # ((\inst2|FP_CONTROLLER|Selector12~3_combout  & 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ))))

	.clk(gnd),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout ),
	.datab(\inst2|FTDI|push~1_combout ),
	.datac(\inst2|FP_CONTROLLER|Selector12~3_combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0 .lut_mask = "f444";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1_combout  = (!\inst2|FTDI|push~1_combout  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0_combout  & (\inst2|FP_CONTROLLER|Selector12~3_combout  & 
// !\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2])))

	.clk(gnd),
	.dataa(\inst2|FTDI|push~1_combout ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~0_combout ),
	.datac(\inst2|FP_CONTROLLER|Selector12~3_combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1 .lut_mask = "0040";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3_combout  = (!\inst2|FTDI|FIFO_flush~combout  & (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1_combout  & ((\inst2|FP_CONTROLLER|Selector12~3_combout ) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2_combout ))))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|Selector12~3_combout ),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~2_combout ),
	.datac(\inst2|FTDI|FIFO_flush~combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3 .lut_mask = "000b";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~regout  = DFFEAS((\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~regout  & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3_combout ) # 
// ((!\inst2|FTDI|FIFO_flush~combout  & \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0_combout )))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~regout  & (!\inst2|FTDI|FIFO_flush~combout  & 
// (\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0_combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~regout ),
	.datab(\inst2|FTDI|FIFO_flush~combout ),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~0_combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~3_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle .lut_mask = "ba30";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0_combout  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout  & (((!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ) # 
// (!\inst2|FTDI|FIFO_flush~combout )))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout  & (\inst2|FTDI|push~1_combout  & (!\inst2|FTDI|FIFO_flush~combout )))

	.clk(gnd),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout ),
	.datab(\inst2|FTDI|push~1_combout ),
	.datac(\inst2|FTDI|FIFO_flush~combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_full~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0 .lut_mask = "0eae";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0 .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout  = DFFEAS((\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0_combout  & (((!\inst2|FTDI|FIFO_flush~combout  & 
// !\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1_combout )) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_middle~regout ),
	.datab(\inst2|FTDI|FIFO_flush~combout ),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~0_combout ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|_~1_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty .lut_mask = "5070";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \inst2|FTDI|process_2~0 (
// Equation(s):
// \inst2|FTDI|process_2~0_combout  = ((\FI_RST~combout ) # ((!\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\FI_RST~combout ),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|fifo_state|state_empty~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|process_2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|process_2~0 .lut_mask = "ccff";
defparam \inst2|FTDI|process_2~0 .operation_mode = "normal";
defparam \inst2|FTDI|process_2~0 .output_mode = "comb_only";
defparam \inst2|FTDI|process_2~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|process_2~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|process_2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \inst2|FTDI|FT_rrdy_reg (
// Equation(s):
// \inst2|FTDI|FT_rrdy_reg~regout  = DFFEAS((\inst2|FTDI|FT_rrdy_reg~regout ), GLOBAL(\inst2|div_clk~regout ), !\inst2|FTDI|process_2~0_combout , , , VCC, \inst2|FTDI|RXBUF|scfifo_component|state_af~regout , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|FT_rrdy_reg~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\inst2|FTDI|process_2~0_combout ),
	.aload(\inst2|FTDI|RXBUF|scfifo_component|state_af~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|FT_rrdy_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FT_rrdy_reg .lut_mask = "aaaa";
defparam \inst2|FTDI|FT_rrdy_reg .operation_mode = "normal";
defparam \inst2|FTDI|FT_rrdy_reg .output_mode = "reg_only";
defparam \inst2|FTDI|FT_rrdy_reg .register_cascade_mode = "off";
defparam \inst2|FTDI|FT_rrdy_reg .sum_lutc_input = "datac";
defparam \inst2|FTDI|FT_rrdy_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \inst2|FP_CONTROLLER|state.DECODE1 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.DECODE1~regout  = DFFEAS((\inst2|FTDI|FT_rrdy_reg~regout  & (((!\PROG_en~combout  & \inst2|FP_CONTROLLER|state.IDLE~regout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|FT_rrdy_reg~regout ),
	.datab(vcc),
	.datac(\PROG_en~combout ),
	.datad(\inst2|FP_CONTROLLER|state.IDLE~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.DECODE1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.DECODE1 .lut_mask = "0a00";
defparam \inst2|FP_CONTROLLER|state.DECODE1 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.DECODE1 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.DECODE1 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.DECODE1 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.DECODE1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxv_lcell \inst2|FP_CONTROLLER|WideOr14 (
// Equation(s):
// \inst2|FP_CONTROLLER|WideOr14~combout  = (\inst2|FP_CONTROLLER|state.SEND_ACK4~regout ) # ((\inst2|FP_CONTROLLER|state.FLASH_READ8~regout ) # ((!\inst2|FP_CONTROLLER|WideOr14~0_combout ) # (!\inst2|FP_CONTROLLER|WideOr14~1 )))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|state.SEND_ACK4~regout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ8~regout ),
	.datac(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.datad(\inst2|FP_CONTROLLER|WideOr14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|WideOr14 .lut_mask = "efff";
defparam \inst2|FP_CONTROLLER|WideOr14 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|WideOr14 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|WideOr14 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|WideOr14 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|WideOr14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxv_lcell \inst2|DP|DP_MUX|Mux1~5 (
// Equation(s):
// \inst2|DP|DP_MUX|Mux1~5_combout  = (!\inst2|FP_CONTROLLER|state.SEND_ACK6~regout  & (\inst2|FP_CONTROLLER|WideOr16~0_combout  & (\inst2|FP_CONTROLLER|WideOr14~combout  & !\inst2|FP_CONTROLLER|state.SEND_ACK5~regout )))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|state.SEND_ACK6~regout ),
	.datab(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.datac(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datad(\inst2|FP_CONTROLLER|state.SEND_ACK5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_MUX|Mux1~5 .lut_mask = "0040";
defparam \inst2|DP|DP_MUX|Mux1~5 .operation_mode = "normal";
defparam \inst2|DP|DP_MUX|Mux1~5 .output_mode = "comb_only";
defparam \inst2|DP|DP_MUX|Mux1~5 .register_cascade_mode = "off";
defparam \inst2|DP|DP_MUX|Mux1~5 .sum_lutc_input = "datac";
defparam \inst2|DP|DP_MUX|Mux1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|data_flash2fabric[2] (
// Equation(s):
// \inst2|DP|FL_IO[2]~5  = (\inst2|FLASH_MOD|state.READ_FLASH~regout  & (M1_data_flash2fabric[2] & ((\inst2|DP|DP_MUX|Mux5~2 ) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))) # (!\inst2|FLASH_MOD|state.READ_FLASH~regout  & (((\inst2|DP|DP_MUX|Mux5~2 
// )) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datac(\FL_IO~5 ),
	.datad(\inst2|DP|DP_MUX|Mux5~2 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|FL_IO[2]~5 ),
	.regout(\inst2|FLASH_MOD|FLASH|data_flash2fabric [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[2] .lut_mask = "f531";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[2] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[2] .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[2] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[2] .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxv_lcell \inst2|DP|FL_READ_REG|output_signal[2] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux5~0  = (!\inst2|FP_CONTROLLER|WideOr14~combout  & ((\inst2|FP_CONTROLLER|WideOr16~combout  & (L2_output_signal[2] & !\inst2|FP_CONTROLLER|WideOr15~combout )) # (!\inst2|FP_CONTROLLER|WideOr16~combout  & 
// ((\inst2|FP_CONTROLLER|WideOr15~combout )))))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datab(\inst2|FP_CONTROLLER|WideOr16~combout ),
	.datac(\inst2|DP|FL_IO[2]~5 ),
	.datad(\inst2|FP_CONTROLLER|WideOr15~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|Selector11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux5~0 ),
	.regout(\inst2|DP|FL_READ_REG|output_signal [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|FL_READ_REG|output_signal[2] .lut_mask = "1140";
defparam \inst2|DP|FL_READ_REG|output_signal[2] .operation_mode = "normal";
defparam \inst2|DP|FL_READ_REG|output_signal[2] .output_mode = "comb_only";
defparam \inst2|DP|FL_READ_REG|output_signal[2] .register_cascade_mode = "off";
defparam \inst2|DP|FL_READ_REG|output_signal[2] .sum_lutc_input = "qfbk";
defparam \inst2|DP|FL_READ_REG|output_signal[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[2] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~27  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1])))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [2])) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((T8_dffs[2])))))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [2]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [2]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~27 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[2] .lut_mask = "ee30";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[2] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[2] .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[2] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[2] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[2] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~28  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~27  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [2])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~27  & ((T7_dffs[2]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~27 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [2] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~28 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \FT_data~5 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [2]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\FT_data~5 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~27 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~28 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[2] .lut_mask = "bbc0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[2] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[2] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[2] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[2] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[2] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [2] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [2]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [2]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[2] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[2] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[2] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[2] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[2] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[2] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [2] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [2], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [2]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[2] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[2] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[2] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[2] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[2] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[2] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [2] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [2]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [2]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[2] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[2] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[2] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[2] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[2] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[2] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~25  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (T3_dffs[2])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & 
// ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [2])))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [2] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~25 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [2], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [2]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [2]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~25 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[2] .lut_mask = "d9c8";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[2] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[2] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[2] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[2] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[2] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~26  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~25  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [2])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~25  & ((T2_dffs[2]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~25 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [2] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~26 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [2], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [2]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [2]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~25 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~26 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[2] .lut_mask = "dda0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[2] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[2] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[2] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[2] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[2] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [2] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [2], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [2]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[2] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[2] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[2] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[2] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[2] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[2] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [2] = DFFEAS(((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~26 )) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~28 )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~26 ),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~28 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[2] .lut_mask = "ccf0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[2] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[2] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[2] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[2] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \inst2|DP|PCKT_ID_REG|output_signal[2] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux5~1  = (\inst2|FP_CONTROLLER|WideOr14~1  & ((\inst2|FP_CONTROLLER|WideOr16~0_combout  & ((L1_output_signal[2]))) # (!\inst2|FP_CONTROLLER|WideOr16~0_combout  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [2])))) # 
// (!\inst2|FP_CONTROLLER|WideOr14~1  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [2]))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [2]),
	.datab(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.datac(\inst2|DP|DP_MUX|Mux5~2 ),
	.datad(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux5~1 ),
	.regout(\inst2|DP|PCKT_ID_REG|output_signal [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|PCKT_ID_REG|output_signal[2] .lut_mask = "e2aa";
defparam \inst2|DP|PCKT_ID_REG|output_signal[2] .operation_mode = "normal";
defparam \inst2|DP|PCKT_ID_REG|output_signal[2] .output_mode = "comb_only";
defparam \inst2|DP|PCKT_ID_REG|output_signal[2] .register_cascade_mode = "off";
defparam \inst2|DP|PCKT_ID_REG|output_signal[2] .sum_lutc_input = "qfbk";
defparam \inst2|DP|PCKT_ID_REG|output_signal[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[10] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux5~2  = ((\inst2|DP|DP_MUX|Mux5~0 ) # ((\inst2|DP|DP_MUX|Mux1~5_combout  & \inst2|DP|DP_MUX|Mux5~1 )))
// \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [10] = DFFEAS(\inst2|DP|DP_MUX|Mux5~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_h , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|DP|DP_MUX|Mux1~5_combout ),
	.datac(\inst2|DP|DP_MUX|Mux5~0 ),
	.datad(\inst2|DP|DP_MUX|Mux5~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux5~2 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[10] .lut_mask = "fcf0";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[10] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[10] .output_mode = "reg_and_comb";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[10] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[10] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxv_lcell \inst2|FP_CONTROLLER|Selector6~1 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector6~1_combout  = (\inst2|DP|DP_MUX|Mux4~1  & (\inst2|FP_CONTROLLER|state.DECODE2~regout  & (\inst2|FP_CONTROLLER|Selector0~0_combout  & \inst2|DP|DP_MUX|Mux6~1 )))

	.clk(gnd),
	.dataa(\inst2|DP|DP_MUX|Mux4~1 ),
	.datab(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.datac(\inst2|FP_CONTROLLER|Selector0~0_combout ),
	.datad(\inst2|DP|DP_MUX|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Selector6~1 .lut_mask = "8000";
defparam \inst2|FP_CONTROLLER|Selector6~1 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Selector6~1 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Selector6~1 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Selector6~1 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Selector6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxv_lcell \inst2|FP_CONTROLLER|Selector6~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector6~0_combout  = ((\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout  & ((!\inst2|FLASH_MOD|FLASH|WideOr20 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Selector6~0 .lut_mask = "00cc";
defparam \inst2|FP_CONTROLLER|Selector6~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Selector6~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Selector6~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Selector6~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_ERASE1 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout  = DFFEAS((\inst2|FP_CONTROLLER|Selector6~0_combout ) # ((\inst2|DP|DP_MUX|Mux7~2  & (\inst2|DP|DP_MUX|Mux5~2  & \inst2|FP_CONTROLLER|Selector6~1_combout ))), GLOBAL(\inst2|div_clk~regout ), 
// !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|DP|DP_MUX|Mux7~2 ),
	.datab(\inst2|DP|DP_MUX|Mux5~2 ),
	.datac(\inst2|FP_CONTROLLER|Selector6~1_combout ),
	.datad(\inst2|FP_CONTROLLER|Selector6~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE1 .lut_mask = "ff80";
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE1 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE1 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE1 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE1 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \inst2|FLASH_MOD|Selector3~0 (
// Equation(s):
// \inst2|FLASH_MOD|Selector3~0_combout  = ((\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ) # ((\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout  & \inst2|FP_CONTROLLER|state.FLASH_READ3~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_READ3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|Selector3~0 .lut_mask = "fcf0";
defparam \inst2|FLASH_MOD|Selector3~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|Selector3~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|Selector3~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|Selector3~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \inst2|FLASH_MOD|state.ERASE_FLASH (
// Equation(s):
// \inst2|FLASH_MOD|state.ERASE_FLASH~regout  = DFFEAS((\inst2|FLASH_MOD|Selector3~0_combout  & ((\inst2|FLASH_MOD|Selector0~1_combout ) # ((\inst2|FLASH_MOD|state.ERASE_FLASH~regout  & \inst2|FLASH_MOD|Selector2~1_combout )))) # 
// (!\inst2|FLASH_MOD|Selector3~0_combout  & (\inst2|FLASH_MOD|state.ERASE_FLASH~regout  & (\inst2|FLASH_MOD|Selector2~1_combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|Selector3~0_combout ),
	.datab(\inst2|FLASH_MOD|state.ERASE_FLASH~regout ),
	.datac(\inst2|FLASH_MOD|Selector2~1_combout ),
	.datad(\inst2|FLASH_MOD|Selector0~1_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|state.ERASE_FLASH~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|state.ERASE_FLASH .lut_mask = "eac0";
defparam \inst2|FLASH_MOD|state.ERASE_FLASH .operation_mode = "normal";
defparam \inst2|FLASH_MOD|state.ERASE_FLASH .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|state.ERASE_FLASH .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|state.ERASE_FLASH .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|state.ERASE_FLASH .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE1 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|next_state.CE1~0  = (((\inst2|FLASH_MOD|state.ERASE_FLASH~regout  & !\inst2|FLASH_MOD|FLASH|state.IDLE~regout )))
// \inst2|FLASH_MOD|FLASH|state.CE1~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|next_state.CE1~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|state.ERASE_FLASH~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.IDLE~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|next_state.CE1~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE1 .lut_mask = "00f0";
defparam \inst2|FLASH_MOD|FLASH|state.CE1 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE1 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE1 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE1 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE2 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE2~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE1~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE1~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE2 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE2 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE2 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE2 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE2 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE3 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE3~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE2~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE2~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE3 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.CE3 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE3 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE3 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE3 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE4 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE4~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE3~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE3~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE4 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE4 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE4 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE4 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE4 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE5 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE5~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE4~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE4~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE5 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE5 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE5 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE5 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE5 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE6 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE6~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE5~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE5~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE6 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE6 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE6 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE6 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE6 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE7 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE7~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE6~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE6~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE7 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE7 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE7 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE7 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE7 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE8 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE8~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE7~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE7~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE8 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE8 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE8 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE8 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE8 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE9 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE9~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE8~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE8~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE9 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE9 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE9 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE9 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE9 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE10 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE10~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE9~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE9~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE10 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE10 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE10 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE10 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE10 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE11 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE11~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE10~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE10~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE11 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.CE11 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE11 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE11 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE11 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W5 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr18~3  = (!\inst2|FLASH_MOD|FLASH|state.CE5~regout  & (((!M1_state.W5 & !\inst2|FLASH_MOD|FLASH|state.CE23~regout ))))
// \inst2|FLASH_MOD|FLASH|state.W5~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr18~3 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W4~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.CE5~regout ),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W4~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE23~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr18~3 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W5 .lut_mask = "0005";
defparam \inst2|FLASH_MOD|FLASH|state.W5 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W5 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W5 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W5 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W6 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr17~0  = (!\inst2|FLASH_MOD|FLASH|state.W18~regout  & (!\inst2|FLASH_MOD|FLASH|state.W12~regout  & (!M1_state.W6 & !\inst2|FLASH_MOD|FLASH|state.CE6~regout )))
// \inst2|FLASH_MOD|FLASH|state.W6~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr17~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W5~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.W18~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.W12~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.W5~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE6~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr17~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W6 .lut_mask = "0001";
defparam \inst2|FLASH_MOD|FLASH|state.W6 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W6 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W6 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W6 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W7 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr22~2  = ((!\inst2|FLASH_MOD|FLASH|state.CE7~regout  & (!M1_state.W7 & !\inst2|FLASH_MOD|FLASH|state.CE25~regout )))
// \inst2|FLASH_MOD|FLASH|state.W7~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr22~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W6~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FLASH_MOD|FLASH|state.CE7~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.W6~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE25~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr22~2 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W7 .lut_mask = "0003";
defparam \inst2|FLASH_MOD|FLASH|state.W7 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W7 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W7 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W7 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W8 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr19~0  = (!\inst2|FLASH_MOD|FLASH|state.CE8~regout  & (!\inst2|FLASH_MOD|FLASH|state.CE26~regout  & (!M1_state.W8 & \inst2|FLASH_MOD|FLASH|WideOr22~2 )))
// \inst2|FLASH_MOD|FLASH|state.W8~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr19~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W7~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.CE8~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.CE26~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.W7~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr22~2 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr19~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W8 .lut_mask = "0100";
defparam \inst2|FLASH_MOD|FLASH|state.W8 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W8 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W8 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W8 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W9 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr25~1  = (!\inst2|FLASH_MOD|FLASH|state.W10~regout  & (!\inst2|FLASH_MOD|FLASH|state.CE10~regout  & (!M1_state.W9 & !\inst2|FLASH_MOD|FLASH|state.CE9~regout )))
// \inst2|FLASH_MOD|FLASH|state.W9~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr25~1 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W8~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.W10~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.CE10~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.W8~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE9~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr25~1 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W9 .lut_mask = "0001";
defparam \inst2|FLASH_MOD|FLASH|state.W9 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W9 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W9 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W9 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W10 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W10~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W9~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W9~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W10 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.W10 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W10 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W10 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W10 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W10 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE27 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr25~2  = ((!\inst2|FLASH_MOD|FLASH|state.CE28~regout  & (!M1_state.CE27 & \inst2|FLASH_MOD|FLASH|WideOr25~1 )))
// \inst2|FLASH_MOD|FLASH|state.CE27~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr25~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE26~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FLASH_MOD|FLASH|state.CE28~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE26~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr25~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr25~2 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE27~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE27 .lut_mask = "0300";
defparam \inst2|FLASH_MOD|FLASH|state.CE27 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE27 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE27 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE27 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE27 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W11 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr10~2  = (!\inst2|FLASH_MOD|FLASH|state.CE29~regout  & (!\inst2|FLASH_MOD|FLASH|state.CE11~regout  & (!M1_state.W11 & \inst2|FLASH_MOD|FLASH|WideOr25~2 )))
// \inst2|FLASH_MOD|FLASH|state.W11~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr10~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W10~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.CE29~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.CE11~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.W10~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr25~2 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr10~2 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W11 .lut_mask = "0100";
defparam \inst2|FLASH_MOD|FLASH|state.W11 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W11 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W11 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W11 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W12 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W12~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W11~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W11~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W12~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W12 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.W12 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W12 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W12 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W12 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W12 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W13 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W13~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W12~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W12~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W13~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W13 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.W13 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W13 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W13 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W13 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W13 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \inst2|FLASH_MOD|FLASH|next_state.W1~0 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|next_state.W1~0_combout  = (\inst2|FLASH_MOD|state.WRITE_FLASH~regout  & (\inst2|FLASH_MOD|FLASH|Selector1~0_combout  & (!\inst2|FLASH_MOD|state.ERASE_FLASH~regout  & !\inst2|FLASH_MOD|FLASH|state.IDLE~regout )))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|state.WRITE_FLASH~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|Selector1~0_combout ),
	.datac(\inst2|FLASH_MOD|state.ERASE_FLASH~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|next_state.W1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|next_state.W1~0 .lut_mask = "0008";
defparam \inst2|FLASH_MOD|FLASH|next_state.W1~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|next_state.W1~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|next_state.W1~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|next_state.W1~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|next_state.W1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W1 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr22~0  = (!\inst2|FLASH_MOD|FLASH|state.CE13~regout  & (!\inst2|FLASH_MOD|FLASH|state.W13~regout  & (!M1_state.W1 & !\inst2|FLASH_MOD|FLASH|state.CE1~regout )))
// \inst2|FLASH_MOD|FLASH|state.W1~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr22~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|next_state.W1~0_combout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.CE13~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.W13~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|next_state.W1~0_combout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE1~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr22~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W1 .lut_mask = "0001";
defparam \inst2|FLASH_MOD|FLASH|state.W1 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W1 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W1 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W1 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W14 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W14~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.W13~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.W13~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W14~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W14 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.W14 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W14 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W14 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W14 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W2 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr10~0  = (!\inst2|FLASH_MOD|FLASH|state.CE2~regout  & (!\inst2|FLASH_MOD|FLASH|state.CE14~regout  & (!M1_state.W2 & !\inst2|FLASH_MOD|FLASH|state.W14~regout )))
// \inst2|FLASH_MOD|FLASH|state.W2~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr10~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W1~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.CE2~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.CE14~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.W1~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.W14~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr10~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W2 .lut_mask = "0001";
defparam \inst2|FLASH_MOD|FLASH|state.W2 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W2 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W2 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W2 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W3 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr18~0  = (!\inst2|FLASH_MOD|FLASH|state.CE3~regout  & (!\inst2|FLASH_MOD|FLASH|state.W4~regout  & (!M1_state.W3 & !\inst2|FLASH_MOD|FLASH|state.CE4~regout )))
// \inst2|FLASH_MOD|FLASH|state.W3~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr18~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W2~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.CE3~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.W4~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.W2~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE4~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr18~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W3 .lut_mask = "0001";
defparam \inst2|FLASH_MOD|FLASH|state.W3 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W3 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W3 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W3 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W4 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W4~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W3~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W3~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W4 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.W4 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W4 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W4 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W4 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE15 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector4~4  = ((!\inst2|FLASH_MOD|FLASH|state.CE16~regout  & (!M1_state.CE15)))
// \inst2|FLASH_MOD|FLASH|state.CE15~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|Selector4~4 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE14~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FLASH_MOD|FLASH|state.CE16~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE14~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector4~4 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE15~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE15 .lut_mask = "0303";
defparam \inst2|FLASH_MOD|FLASH|state.CE15 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE15 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE15 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE15 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE15 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE16 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE16~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE15~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE15~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE16~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE16 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE16 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE16 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE16 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE16 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE17 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr18~4  = (((M1_state.CE17) # (\inst2|FLASH_MOD|FLASH|state.W17~regout )) # (!\inst2|FLASH_MOD|FLASH|WideOr18~3 ))
// \inst2|FLASH_MOD|FLASH|state.CE17~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr18~4 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE16~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr18~3 ),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE16~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.W17~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr18~4 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE17~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE17 .lut_mask = "fff3";
defparam \inst2|FLASH_MOD|FLASH|state.CE17 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE17 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE17 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE17 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE17 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE18 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE18~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE17~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE17~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE18~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE18 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.CE18 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE18 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE18 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE18 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE18 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE12 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr17~1  = (!\inst2|FLASH_MOD|FLASH|state.CE24~regout  & (!\inst2|FLASH_MOD|FLASH|state.CE30~regout  & (!M1_state.CE12 & !\inst2|FLASH_MOD|FLASH|state.CE18~regout )))
// \inst2|FLASH_MOD|FLASH|state.CE12~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr17~1 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE11~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.CE24~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.CE30~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE11~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE18~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr17~1 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE12~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE12 .lut_mask = "0001";
defparam \inst2|FLASH_MOD|FLASH|state.CE12 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE12 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE12 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE12 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE12 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE13 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE13~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE12~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE12~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE13~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE13 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE13 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE13 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE13 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE13 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE14 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE14~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE13~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE13~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE14~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE14 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE14 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE14 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE14 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE14 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE19 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr22~1  = (!\inst2|FLASH_MOD|FLASH|state.CE31~regout  & (((!M1_state.CE19 & \inst2|FLASH_MOD|FLASH|WideOr22~0 ))))
// \inst2|FLASH_MOD|FLASH|state.CE19~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr22~1 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE18~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.CE31~regout ),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE18~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr22~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr22~1 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE19~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE19 .lut_mask = "0500";
defparam \inst2|FLASH_MOD|FLASH|state.CE19 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE19 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE19 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE19 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE19 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE20 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr10~1  = (\inst2|FLASH_MOD|FLASH|WideOr10~0  & (!\inst2|FLASH_MOD|FLASH|state.CE32~regout  & (!M1_state.CE20 & \inst2|FLASH_MOD|FLASH|WideOr22~1 )))
// \inst2|FLASH_MOD|FLASH|state.CE20~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr10~1 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE19~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr10~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|state.CE32~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE19~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr22~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr10~1 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE20~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE20 .lut_mask = "0200";
defparam \inst2|FLASH_MOD|FLASH|state.CE20 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE20 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE20 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE20 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE20 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE21 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr18~1  = ((!\inst2|FLASH_MOD|FLASH|state.CE22~regout  & (!M1_state.CE21 & \inst2|FLASH_MOD|FLASH|WideOr18~0 )))
// \inst2|FLASH_MOD|FLASH|state.CE21~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr18~1 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE20~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FLASH_MOD|FLASH|state.CE22~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE20~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr18~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr18~1 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE21~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE21 .lut_mask = "0300";
defparam \inst2|FLASH_MOD|FLASH|state.CE21 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE21 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE21 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE21 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE21 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE22 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE22~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE21~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE21~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE22~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE22 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.CE22 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE22 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE22 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE22 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE22 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE23 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE23~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE22~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE22~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE23~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE23 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.CE23 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE23 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE23 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE23 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE23 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE24 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE24~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE23~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE23~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE24~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE24 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE24 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE24 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE24 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE24 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE25 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE25~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE24~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE24~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE25~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE25 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.CE25 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE25 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE25 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE25 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE25 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE26 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE26~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE25~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE25~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE26~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE26 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE26 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE26 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE26 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE26 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE28 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE28~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE27~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE27~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE28~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE28 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE28 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE28 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE28 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE28 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE29 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE29~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE28~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE28~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE29~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE29 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.CE29 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE29 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE29 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE29 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE29 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE30 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE30~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE29~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE29~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE30~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE30 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.CE30 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE30 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE30 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE30 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE30 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE31 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE31~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE30~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE30~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE31~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE31 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE31 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE31 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE31 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE31 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE32 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.CE32~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.CE31~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE31~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE32~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE32 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.CE32 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE32 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.CE32 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE32 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.CE32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE33 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector7~2  = (((!M1_state.CE33 & !\inst2|FLASH_MOD|FLASH|state.CE34~regout )))
// \inst2|FLASH_MOD|FLASH|state.CE33~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|Selector7~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE32~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE32~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.CE34~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector7~2 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE33~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE33 .lut_mask = "000f";
defparam \inst2|FLASH_MOD|FLASH|state.CE33 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE33 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE33 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE33 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE33 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W19 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr6~0  = (((!M1_state.W19 & !\inst2|FLASH_MOD|FLASH|state.W20~regout )))
// \inst2|FLASH_MOD|FLASH|state.W19~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr6~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W18~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W18~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.W20~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr6~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W19~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W19 .lut_mask = "000f";
defparam \inst2|FLASH_MOD|FLASH|state.W19 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W19 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W19 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W19 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W19 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_WRITE4 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_WRITE4~regout  = DFFEAS(((\inst2|FLASH_MOD|FLASH|WideOr20  & ((\inst2|FP_CONTROLLER|state.FLASH_WRITE4~regout ) # (\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))), GLOBAL(\inst2|div_clk~regout ), 
// !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|state.FLASH_WRITE4~regout ),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr20 ),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_WRITE4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE4 .lut_mask = "f0a0";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE4 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE4 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE4 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE4 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \inst2|FP_CONTROLLER|WideOr17 (
// Equation(s):
// \inst2|FP_CONTROLLER|WideOr17~combout  = ((\inst2|FP_CONTROLLER|state.FLASH_READ3~regout ) # ((\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ) # (\inst2|FP_CONTROLLER|state.FLASH_WRITE4~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ3~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_WRITE4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|WideOr17 .lut_mask = "fffc";
defparam \inst2|FP_CONTROLLER|WideOr17 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|WideOr17 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|WideOr17 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|WideOr17 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|WideOr17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[4] (
// Equation(s):
// \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [4] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout , \inst2|DP|DP_MUX|Mux3~2 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|DP|DP_MUX|Mux3~2 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[4] .lut_mask = "0000";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[4] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[4] .output_mode = "reg_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[4] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[4] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[4] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector7~3  = (\inst2|FLASH_MOD|FLASH|WideOr6~0  & (!\inst2|FLASH_MOD|FLASH|WideOr6~1  & ((L4_output_signal[4]) # (!\inst2|FP_CONTROLLER|WideOr17~combout )))) # (!\inst2|FLASH_MOD|FLASH|WideOr6~0  & (((L4_output_signal[4])) # 
// (!\inst2|FP_CONTROLLER|WideOr17~combout )))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr6~0 ),
	.datab(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datac(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [4]),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr6~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector7~3 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[4] .lut_mask = "51f3";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[4] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[4] .output_mode = "comb_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[4] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[4] .sum_lutc_input = "qfbk";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE34 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector7~5  = (\inst2|FLASH_MOD|FLASH|state.CE33~regout ) # (((M1_state.CE34) # (\inst2|FLASH_MOD|FLASH|Selector7~3 )) # (!\inst2|FLASH_MOD|FLASH|WideOr10~2 ))
// \inst2|FLASH_MOD|FLASH|state.CE34~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|Selector7~5 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE33~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.CE33~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr10~2 ),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE33~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector7~3 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector7~5 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE34~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE34 .lut_mask = "fffb";
defparam \inst2|FLASH_MOD|FLASH|state.CE34 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE34 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE34 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE34 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE34 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W15 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr18~2  = (!\inst2|FLASH_MOD|FLASH|state.W16~regout  & (\inst2|FLASH_MOD|FLASH|Selector7~2  & (!M1_state.W15 & \inst2|FLASH_MOD|FLASH|Selector4~4 )))
// \inst2|FLASH_MOD|FLASH|state.W15~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr18~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W14~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.W16~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|Selector7~2 ),
	.datac(\inst2|FLASH_MOD|FLASH|state.W14~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector4~4 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr18~2 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W15~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W15 .lut_mask = "0400";
defparam \inst2|FLASH_MOD|FLASH|state.W15 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W15 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W15 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W15 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W15 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \inst2|FLASH_MOD|FLASH|WideOr16~0 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr16~0_combout  = ((\inst2|FLASH_MOD|FLASH|WideOr18~3  & (\inst2|FLASH_MOD|FLASH|WideOr19~0  & \inst2|FLASH_MOD|FLASH|WideOr18~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr18~3 ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr19~0 ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr18~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|WideOr16~0 .lut_mask = "c000";
defparam \inst2|FLASH_MOD|FLASH|WideOr16~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|WideOr16~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|WideOr16~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|WideOr16~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|WideOr16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W16 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector6~0  = (!\inst2|FLASH_MOD|FLASH|state.W17~regout  & (!\inst2|FLASH_MOD|FLASH|state.W15~regout  & (!M1_state.W16 & \inst2|FLASH_MOD|FLASH|WideOr16~0_combout )))
// \inst2|FLASH_MOD|FLASH|state.W16~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|Selector6~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W15~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.W17~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.W15~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.W15~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr16~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector6~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W16~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W16 .lut_mask = "0100";
defparam \inst2|FLASH_MOD|FLASH|state.W16 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W16 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W16 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W16 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W16 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W17 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W17~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W16~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W16~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W17~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W17 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.W17 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W17 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W17 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W17 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W17 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W18 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W18~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.W17~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.W17~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W18~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W18 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.W18 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W18 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W18 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W18 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W20 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W20~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.W19~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.W19~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W20~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W20 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.W20 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W20 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W20 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W20 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W21 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr8~0  = (\inst2|FLASH_MOD|FLASH|state.W22~regout ) # (((M1_state.W21) # (\inst2|FLASH_MOD|FLASH|state.W23~regout )))
// \inst2|FLASH_MOD|FLASH|state.W21~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr8~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W20~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.W22~regout ),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W20~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.W23~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr8~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W21~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W21 .lut_mask = "fffa";
defparam \inst2|FLASH_MOD|FLASH|state.W21 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W21 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W21 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W21 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W21 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W22 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr25~0  = (!\inst2|FLASH_MOD|FLASH|state.W21~regout  & (((!M1_state.W22))))
// \inst2|FLASH_MOD|FLASH|state.W22~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr25~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W21~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.W21~regout ),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W21~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr25~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W22~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W22 .lut_mask = "0505";
defparam \inst2|FLASH_MOD|FLASH|state.W22 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W22 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W22 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W22 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.W22 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W23 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W23~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.W22~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.W22~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W23~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W23 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.W23 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W23 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W23 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W23 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W24 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W24~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.W23~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|state.W23~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W24~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W24 .lut_mask = "ff00";
defparam \inst2|FLASH_MOD|FLASH|state.W24 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W24 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W24 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W24 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W_POLL1 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector3~0  = (\inst2|FLASH_MOD|FLASH|state.W24~regout ) # ((\inst2|FLASH_MOD|FLASH|state.W_POLL5~regout  & (\inst2|FLASH_MOD|FLASH|poll_buf [7] $ (\inst2|DP|FL_IO[7]~0 ))))
// \inst2|FLASH_MOD|FLASH|state.W_POLL1~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|Selector3~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.W24~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.W_POLL5~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|poll_buf [7]),
	.datad(\inst2|DP|FL_IO[7]~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector3~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.W_POLL1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL1 .lut_mask = "aeea";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL1 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL1 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL1 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL1 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W_POLL3 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W_POLL3~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W_POLL2~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W_POLL2~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W_POLL3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL3 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL3 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL3 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL3 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL3 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|state.W_POLL4 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.W_POLL4~regout  = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.W_POLL3~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.W_POLL3~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.W_POLL4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL4 .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL4 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL4 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL4 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL4 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.W_POLL4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|poll_buf[7] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|poll_buf [7] = DFFEAS((\inst2|FLASH_MOD|FLASH|state.POLL4~regout  & (\FL_IO~0 )) # (!\inst2|FLASH_MOD|FLASH|state.POLL4~regout  & ((\inst2|FLASH_MOD|FLASH|state.W_POLL4~regout  & (\FL_IO~0 )) # 
// (!\inst2|FLASH_MOD|FLASH|state.W_POLL4~regout  & ((\inst2|FLASH_MOD|FLASH|poll_buf [7]))))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.POLL4~regout ),
	.datab(\FL_IO~0 ),
	.datac(\inst2|FLASH_MOD|FLASH|poll_buf [7]),
	.datad(\inst2|FLASH_MOD|FLASH|state.W_POLL4~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|poll_buf [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|poll_buf[7] .lut_mask = "ccd8";
defparam \inst2|FLASH_MOD|FLASH|poll_buf[7] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|poll_buf[7] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|poll_buf[7] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|poll_buf[7] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|poll_buf[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE35 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr18~5  = (((!M1_state.CE35 & \inst2|FLASH_MOD|FLASH|WideOr10~1 )))
// \inst2|FLASH_MOD|FLASH|state.CE35~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr18~5 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE34~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE34~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr10~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr18~5 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE35~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE35 .lut_mask = "0f00";
defparam \inst2|FLASH_MOD|FLASH|state.CE35 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE35 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE35 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE35 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE35 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|state.CE36 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr17~5  = ((\inst2|FLASH_MOD|FLASH|state.W24~regout ) # ((M1_state.CE36) # (\inst2|FLASH_MOD|FLASH|WideOr8~0 ))) # (!\inst2|FLASH_MOD|FLASH|WideOr6~0 )
// \inst2|FLASH_MOD|FLASH|state.CE36~regout  = DFFEAS(\inst2|FLASH_MOD|FLASH|WideOr17~5 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.CE35~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr6~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|state.W24~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE35~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr8~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr17~5 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.CE36~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.CE36 .lut_mask = "fffd";
defparam \inst2|FLASH_MOD|FLASH|state.CE36 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.CE36 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.CE36 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.CE36 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.CE36 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|Selector2~0 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector2~0_combout  = ((\inst2|FLASH_MOD|FLASH|state.CE36~regout ) # ((!\inst2|FLASH_MOD|FLASH|poll_buf [7] & \inst2|FLASH_MOD|FLASH|state.POLL5~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FLASH_MOD|FLASH|poll_buf [7]),
	.datac(\inst2|FLASH_MOD|FLASH|state.CE36~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.POLL5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|Selector2~0 .lut_mask = "f3f0";
defparam \inst2|FLASH_MOD|FLASH|Selector2~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|Selector2~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|Selector2~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|Selector2~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_ERASE2 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_ERASE2~regout  = DFFEAS(((\inst2|FLASH_MOD|FLASH|WideOr20  & ((\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ) # (\inst2|FP_CONTROLLER|state.FLASH_ERASE2~regout )))), GLOBAL(\inst2|div_clk~regout ), 
// !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_ERASE2~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr20 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_ERASE2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE2 .lut_mask = "fc00";
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE2 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE2 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE2 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE2 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_ERASE2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxv_lcell \inst2|FP_CONTROLLER|Selector7~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector7~0_combout  = ((\inst2|FP_CONTROLLER|state.FLASH_ERASE2~regout ) # ((\inst2|FP_CONTROLLER|state.FLASH_WRITE4~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_ERASE2~regout ),
	.datac(vcc),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_WRITE4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Selector7~0 .lut_mask = "ffcc";
defparam \inst2|FP_CONTROLLER|Selector7~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Selector7~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Selector7~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Selector7~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxv_lcell \inst2|FP_CONTROLLER|state.SEND_ACK1 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.SEND_ACK1~regout  = DFFEAS((\inst2|FLASH_MOD|FLASH|WideOr20  & (!\inst2|FTDI|state.W1~regout  & (\inst2|FP_CONTROLLER|state.SEND_ACK1~regout ))) # (!\inst2|FLASH_MOD|FLASH|WideOr20  & ((\inst2|FP_CONTROLLER|Selector7~0_combout ) 
// # ((!\inst2|FTDI|state.W1~regout  & \inst2|FP_CONTROLLER|state.SEND_ACK1~regout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr20 ),
	.datab(\inst2|FTDI|state.W1~regout ),
	.datac(\inst2|FP_CONTROLLER|state.SEND_ACK1~regout ),
	.datad(\inst2|FP_CONTROLLER|Selector7~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.SEND_ACK1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.SEND_ACK1 .lut_mask = "7530";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK1 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK1 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK1 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK1 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxv_lcell \inst2|FP_CONTROLLER|state.SEND_ACK2 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.SEND_ACK2~regout  = DFFEAS((\inst2|FP_CONTROLLER|state.SEND_ACK2~regout ) # (((\inst2|FP_CONTROLLER|state.SEND_ACK1~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , !\inst2|FTDI|state.W1~regout , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|state.SEND_ACK2~regout ),
	.datab(vcc),
	.datac(\inst2|FP_CONTROLLER|state.SEND_ACK1~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(!\inst2|FTDI|state.W1~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.SEND_ACK2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.SEND_ACK2 .lut_mask = "fafa";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK2 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK2 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK2 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK2 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxv_lcell \inst2|FP_CONTROLLER|state.SEND_ACK3 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.SEND_ACK3~regout  = DFFEAS((((\inst2|FP_CONTROLLER|state.SEND_ACK2~regout ) # (\inst2|FP_CONTROLLER|state.SEND_ACK3~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , \inst2|FTDI|state.W1~regout , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FP_CONTROLLER|state.SEND_ACK2~regout ),
	.datad(\inst2|FP_CONTROLLER|state.SEND_ACK3~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(\inst2|FTDI|state.W1~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.SEND_ACK3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.SEND_ACK3 .lut_mask = "fff0";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK3 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK3 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK3 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK3 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.SEND_ACK3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxv_lcell \inst2|FP_CONTROLLER|WideOr14~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|WideOr14~0_combout  = (((!\inst2|FP_CONTROLLER|state.SEND_ACK3~regout  & !\inst2|FP_CONTROLLER|state.FLASH_READ7~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FP_CONTROLLER|state.SEND_ACK3~regout ),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_READ7~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|WideOr14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|WideOr14~0 .lut_mask = "000f";
defparam \inst2|FP_CONTROLLER|WideOr14~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|WideOr14~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|WideOr14~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|WideOr14~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|WideOr14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxv_lcell \inst2|FP_CONTROLLER|WideOr19~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|WideOr19~0_combout  = ((!\inst2|FP_CONTROLLER|state.FLASH_READ5~regout  & (!\inst2|FP_CONTROLLER|state.SEND_ACK1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ5~regout ),
	.datac(\inst2|FP_CONTROLLER|state.SEND_ACK1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|WideOr19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|WideOr19~0 .lut_mask = "0303";
defparam \inst2|FP_CONTROLLER|WideOr19~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|WideOr19~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|WideOr19~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|WideOr19~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|WideOr19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxv_lcell \inst2|FP_CONTROLLER|WideOr19 (
// Equation(s):
// \inst2|FP_CONTROLLER|WideOr19~combout  = ((\inst2|FP_CONTROLLER|state.FLASH_READ9~regout ) # ((\inst2|FP_CONTROLLER|state.SEND_ACK5~regout ) # (!\inst2|FP_CONTROLLER|WideOr19~0_combout ))) # (!\inst2|FP_CONTROLLER|WideOr14~0_combout )

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|WideOr14~0_combout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ9~regout ),
	.datac(\inst2|FP_CONTROLLER|WideOr19~0_combout ),
	.datad(\inst2|FP_CONTROLLER|state.SEND_ACK5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|WideOr19~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|WideOr19 .lut_mask = "ffdf";
defparam \inst2|FP_CONTROLLER|WideOr19 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|WideOr19 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|WideOr19 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|WideOr19 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|WideOr19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxv_lcell \inst2|FTDI|state.W1 (
// Equation(s):
// \inst2|FTDI|state.W1~regout  = DFFEAS((\inst2|FP_CONTROLLER|WideOr19~combout  & ((\inst2|FTDI|state.W1~regout ) # ((\inst2|FTDI|FTDI|TXE_flag~regout  & \inst2|FTDI|state.IDLE~regout )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , 
// , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|FTDI|TXE_flag~regout ),
	.datab(\inst2|FP_CONTROLLER|WideOr19~combout ),
	.datac(\inst2|FTDI|state.W1~regout ),
	.datad(\inst2|FTDI|state.IDLE~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|state.W1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|state.W1 .lut_mask = "c8c0";
defparam \inst2|FTDI|state.W1 .operation_mode = "normal";
defparam \inst2|FTDI|state.W1 .output_mode = "reg_only";
defparam \inst2|FTDI|state.W1 .register_cascade_mode = "off";
defparam \inst2|FTDI|state.W1 .sum_lutc_input = "datac";
defparam \inst2|FTDI|state.W1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_READ5 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_READ5~regout  = DFFEAS(((\inst2|FP_CONTROLLER|state.FLASH_READ4~regout ) # ((\inst2|FP_CONTROLLER|state.FLASH_READ5~regout  & !\inst2|FTDI|state.W1~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , 
// , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ5~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_READ4~regout ),
	.datad(\inst2|FTDI|state.W1~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_READ5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_READ5 .lut_mask = "f0fc";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ5 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ5 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ5 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ5 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_READ6 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_READ6~regout  = DFFEAS(((\inst2|FP_CONTROLLER|state.FLASH_READ5~regout ) # ((\inst2|FP_CONTROLLER|state.FLASH_READ6~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , 
// !\inst2|FTDI|state.W1~regout , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ5~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_READ6~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(!\inst2|FTDI|state.W1~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_READ6~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_READ6 .lut_mask = "fcfc";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ6 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ6 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ6 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ6 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_READ7 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_READ7~regout  = DFFEAS((((\inst2|FP_CONTROLLER|state.FLASH_READ7~regout ) # (\inst2|FP_CONTROLLER|state.FLASH_READ6~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , \inst2|FTDI|state.W1~regout 
// , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_READ7~regout ),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_READ6~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(\inst2|FTDI|state.W1~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_READ7~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_READ7 .lut_mask = "fff0";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ7 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ7 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ7 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ7 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_READ8 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_READ8~regout  = DFFEAS((\inst2|FP_CONTROLLER|state.FLASH_READ8~regout ) # (((\inst2|FP_CONTROLLER|state.FLASH_READ7~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , 
// !\inst2|FTDI|state.W1~regout , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|state.FLASH_READ8~regout ),
	.datab(vcc),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_READ7~regout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(!\inst2|FTDI|state.W1~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_READ8~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_READ8 .lut_mask = "fafa";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ8 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ8 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ8 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ8 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_READ9 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_READ9~regout  = DFFEAS((((\inst2|FP_CONTROLLER|state.FLASH_READ8~regout ) # (\inst2|FP_CONTROLLER|state.FLASH_READ9~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , \inst2|FTDI|state.W1~regout 
// , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_READ8~regout ),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_READ9~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(\inst2|FTDI|state.W1~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_READ9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_READ9 .lut_mask = "fff0";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ9 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ9 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ9 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ9 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_READ10 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_READ10~regout  = DFFEAS(((\inst2|FP_CONTROLLER|state.FLASH_READ10~regout ) # ((\inst2|FP_CONTROLLER|state.FLASH_READ9~regout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , 
// !\inst2|FTDI|state.W1~regout , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ10~regout ),
	.datac(vcc),
	.datad(\inst2|FP_CONTROLLER|state.FLASH_READ9~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(!\inst2|FTDI|state.W1~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_READ10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_READ10 .lut_mask = "ffcc";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ10 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ10 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ10 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ10 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ10 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxv_lcell \inst2|FP_CONTROLLER|Selector0~2 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector0~2_combout  = ((!\inst2|FTDI|state.W1~regout  & ((\inst2|FP_CONTROLLER|state.FLASH_READ10~regout ) # (\inst2|FP_CONTROLLER|state.SEND_ACK6~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ10~regout ),
	.datac(\inst2|FP_CONTROLLER|state.SEND_ACK6~regout ),
	.datad(\inst2|FTDI|state.W1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Selector0~2 .lut_mask = "00fc";
defparam \inst2|FP_CONTROLLER|Selector0~2 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Selector0~2 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Selector0~2 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Selector0~2 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Selector0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxv_lcell \inst2|FP_CONTROLLER|Mux4~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|Mux4~0_combout  = (\inst2|DP|DP_MUX|Mux5~2  & (\inst2|DP|DP_MUX|Mux6~1  & (\inst2|DP|DP_MUX|Mux7~2  & \inst2|DP|DP_MUX|Mux4~1 ))) # (!\inst2|DP|DP_MUX|Mux5~2  & (!\inst2|DP|DP_MUX|Mux4~1  & (\inst2|DP|DP_MUX|Mux6~1  $ 
// (\inst2|DP|DP_MUX|Mux7~2 ))))

	.clk(gnd),
	.dataa(\inst2|DP|DP_MUX|Mux5~2 ),
	.datab(\inst2|DP|DP_MUX|Mux6~1 ),
	.datac(\inst2|DP|DP_MUX|Mux7~2 ),
	.datad(\inst2|DP|DP_MUX|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Mux4~0 .lut_mask = "8014";
defparam \inst2|FP_CONTROLLER|Mux4~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Mux4~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Mux4~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Mux4~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxv_lcell \inst2|FP_CONTROLLER|Selector0~1 (
// Equation(s):
// \inst2|FP_CONTROLLER|Selector0~1_combout  = (\inst2|FTDI|state.INIT~regout  & (((\inst2|FP_CONTROLLER|Selector0~0_combout  & \inst2|FP_CONTROLLER|Mux4~0_combout )) # (!\inst2|FP_CONTROLLER|state.DECODE2~regout )))

	.clk(gnd),
	.dataa(\inst2|FTDI|state.INIT~regout ),
	.datab(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.datac(\inst2|FP_CONTROLLER|Selector0~0_combout ),
	.datad(\inst2|FP_CONTROLLER|Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|Selector0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|Selector0~1 .lut_mask = "a222";
defparam \inst2|FP_CONTROLLER|Selector0~1 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|Selector0~1 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|Selector0~1 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|Selector0~1 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|Selector0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxv_lcell \inst2|FP_CONTROLLER|state.IDLE (
// Equation(s):
// \inst2|FP_CONTROLLER|state.IDLE~regout  = DFFEAS((\inst2|FP_CONTROLLER|Selector0~2_combout ) # (((\inst2|FP_CONTROLLER|state.IDLE~regout  & !\inst2|FP_CONTROLLER|Selector12~1_combout )) # (!\inst2|FP_CONTROLLER|Selector0~1_combout )), 
// GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|state.IDLE~regout ),
	.datab(\inst2|FP_CONTROLLER|Selector0~2_combout ),
	.datac(\inst2|FP_CONTROLLER|Selector12~1_combout ),
	.datad(\inst2|FP_CONTROLLER|Selector0~1_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.IDLE .lut_mask = "ceff";
defparam \inst2|FP_CONTROLLER|state.IDLE .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.IDLE .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.IDLE .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.IDLE .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|state.R5 (
// Equation(s):
// \inst2|FTDI|FIFO_flush~0  = (\inst2|FP_CONTROLLER|state.FLASH_READ3~regout  & ((M1_state.R5) # ((\inst2|FP_CONTROLLER|state.IDLE~regout  & \PROG_en~combout )))) # (!\inst2|FP_CONTROLLER|state.FLASH_READ3~regout  & (\inst2|FP_CONTROLLER|state.IDLE~regout  
// & ((\PROG_en~combout ))))
// \inst2|FLASH_MOD|FLASH|state.R5~regout  = DFFEAS(\inst2|FTDI|FIFO_flush~0 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|FLASH_MOD|FLASH|state.R4~regout , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|state.FLASH_READ3~regout ),
	.datab(\inst2|FP_CONTROLLER|state.IDLE~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.R4~regout ),
	.datad(\PROG_en~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|FIFO_flush~0 ),
	.regout(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.R5 .lut_mask = "eca0";
defparam \inst2|FLASH_MOD|FLASH|state.R5 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.R5 .output_mode = "reg_and_comb";
defparam \inst2|FLASH_MOD|FLASH|state.R5 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.R5 .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|state.R5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \inst2|FTDI|FIFO_flush (
// Equation(s):
// \inst2|FTDI|FIFO_flush~combout  = (\inst2|FTDI|FIFO_flush~0 ) # (((\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout  & \inst2|FLASH_MOD|FLASH|WideOr20 )) # (!\inst2|FP_CONTROLLER|Selector0~1_combout ))

	.clk(gnd),
	.dataa(\inst2|FTDI|FIFO_flush~0 ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr20 ),
	.datad(\inst2|FP_CONTROLLER|Selector0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|FIFO_flush~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FIFO_flush .lut_mask = "eaff";
defparam \inst2|FTDI|FIFO_flush .operation_mode = "normal";
defparam \inst2|FTDI|FIFO_flush .output_mode = "comb_only";
defparam \inst2|FTDI|FIFO_flush .register_cascade_mode = "off";
defparam \inst2|FTDI|FIFO_flush .sum_lutc_input = "datac";
defparam \inst2|FTDI|FIFO_flush .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2 (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] $ ((((!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1~COUT 
// )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0_combout , , , \inst2|FTDI|FIFO_flush~combout , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(\inst2|FTDI|FIFO_flush~combout ),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|_~0_combout ),
	.cin(gnd),
	.cin0(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1~COUT ),
	.cin1(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella1~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2 .cin0_used = "true";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2 .cin1_used = "true";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2 .lut_mask = "a5a5";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2 .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2 .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2 .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2 .sum_lutc_input = "cin";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|counter_cella2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N2
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[0] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~37  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]) # 
// ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [0])))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (T8_dffs[0])))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [0]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~37 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[0] .lut_mask = "ba98";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[0] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[0] .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[0] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[0] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N0
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[0] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~38  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~37  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [0])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~37  & ((T7_dffs[0]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~37 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [0] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~38 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \FT_data~7 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [0]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\FT_data~7 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~37 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~38 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[0] .lut_mask = "bbc0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[0] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[0] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[0] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[0] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N9
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[0] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [0] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [0], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [0]),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[0] .lut_mask = "0000";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[0] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[0] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[0] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[0] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N3
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[0] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [0] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [0]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[0] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[0] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[0] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[0] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[0] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N6
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[0] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [0] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [0]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[0] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[0] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[0] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[0] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[0] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N7
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[0] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~35  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((T3_dffs[0]))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] 
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [0]))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [0] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~35 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [0], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [0]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [0]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~35 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[0] .lut_mask = "fc22";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[0] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[0] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[0] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[0] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[0] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~36  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~35  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [0])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~35  & ((T2_dffs[0]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~35 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [0] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~36 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [0], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [0]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [0]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~35 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~36 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[0] .lut_mask = "dda0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[0] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[0] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[0] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[0] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N1
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[0] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [0] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [0]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[0] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[0] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[0] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[0] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[0] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[0] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [0] = DFFEAS(((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~36 )) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~38 )))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~36 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~38 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[0] .lut_mask = "f3c0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[0] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[0] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[0] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[0] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxv_lcell \inst2|DP|PCKT_ID_REG|output_signal[0] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux7~1  = (\inst2|FP_CONTROLLER|WideOr16~0_combout  & ((\inst2|FP_CONTROLLER|WideOr14~1  & ((L1_output_signal[0]))) # (!\inst2|FP_CONTROLLER|WideOr14~1  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [0])))) # 
// (!\inst2|FP_CONTROLLER|WideOr16~0_combout  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [0]))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [0]),
	.datab(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.datac(\inst2|DP|DP_MUX|Mux7~2 ),
	.datad(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux7~1 ),
	.regout(\inst2|DP|PCKT_ID_REG|output_signal [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|PCKT_ID_REG|output_signal[0] .lut_mask = "e2aa";
defparam \inst2|DP|PCKT_ID_REG|output_signal[0] .operation_mode = "normal";
defparam \inst2|DP|PCKT_ID_REG|output_signal[0] .output_mode = "comb_only";
defparam \inst2|DP|PCKT_ID_REG|output_signal[0] .register_cascade_mode = "off";
defparam \inst2|DP|PCKT_ID_REG|output_signal[0] .sum_lutc_input = "qfbk";
defparam \inst2|DP|PCKT_ID_REG|output_signal[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|data_flash2fabric[0] (
// Equation(s):
// \inst2|DP|FL_IO[0]~7  = (\inst2|FLASH_MOD|state.READ_FLASH~regout  & (M1_data_flash2fabric[0] & ((\inst2|DP|DP_MUX|Mux7~2 ) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))) # (!\inst2|FLASH_MOD|state.READ_FLASH~regout  & (((\inst2|DP|DP_MUX|Mux7~2 
// )) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout )))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datac(\FL_IO~7 ),
	.datad(\inst2|DP|DP_MUX|Mux7~2 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|FL_IO[0]~7 ),
	.regout(\inst2|FLASH_MOD|FLASH|data_flash2fabric [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[0] .lut_mask = "f531";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[0] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[0] .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[0] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[0] .sum_lutc_input = "qfbk";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxv_lcell \inst2|DP|FL_READ_REG|output_signal[0] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux7~0  = (!\inst2|FP_CONTROLLER|WideOr14~combout  & (((L2_output_signal[0] & !\inst2|FP_CONTROLLER|WideOr15~combout )) # (!\inst2|FP_CONTROLLER|WideOr16~combout )))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datab(\inst2|FP_CONTROLLER|WideOr16~combout ),
	.datac(\inst2|DP|FL_IO[0]~7 ),
	.datad(\inst2|FP_CONTROLLER|WideOr15~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|Selector11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux7~0 ),
	.regout(\inst2|DP|FL_READ_REG|output_signal [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|FL_READ_REG|output_signal[0] .lut_mask = "1151";
defparam \inst2|DP|FL_READ_REG|output_signal[0] .operation_mode = "normal";
defparam \inst2|DP|FL_READ_REG|output_signal[0] .output_mode = "comb_only";
defparam \inst2|DP|FL_READ_REG|output_signal[0] .register_cascade_mode = "off";
defparam \inst2|DP|FL_READ_REG|output_signal[0] .sum_lutc_input = "qfbk";
defparam \inst2|DP|FL_READ_REG|output_signal[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[8] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux7~2  = ((\inst2|DP|DP_MUX|Mux7~0 ) # ((\inst2|DP|DP_MUX|Mux7~1  & \inst2|DP|DP_MUX|Mux1~5_combout )))
// \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [8] = DFFEAS(\inst2|DP|DP_MUX|Mux7~2 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_h , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|DP|DP_MUX|Mux7~1 ),
	.datab(vcc),
	.datac(\inst2|DP|DP_MUX|Mux1~5_combout ),
	.datad(\inst2|DP|DP_MUX|Mux7~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux7~2 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[8] .lut_mask = "ffa0";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[8] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[8] .output_mode = "reg_and_comb";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[8] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[8] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxv_lcell \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0 (
// Equation(s):
// \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0_combout  = (\inst2|FP_CONTROLLER|state.DECODE2~regout  & (!\inst2|DP|DP_MUX|Mux5~2  & (!\inst2|DP|DP_MUX|Mux4~1  & \inst2|FP_CONTROLLER|Selector0~0_combout )))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.datab(\inst2|DP|DP_MUX|Mux5~2 ),
	.datac(\inst2|DP|DP_MUX|Mux4~1 ),
	.datad(\inst2|FP_CONTROLLER|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0 .lut_mask = "0200";
defparam \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0 .output_mode = "comb_only";
defparam \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_WRITE1 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_WRITE1~regout  = DFFEAS(((!\inst2|DP|DP_MUX|Mux6~1  & (\inst2|DP|DP_MUX|Mux7~2  & \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0_combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|DP|DP_MUX|Mux6~1 ),
	.datac(\inst2|DP|DP_MUX|Mux7~2 ),
	.datad(\inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_WRITE1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE1 .lut_mask = "3000";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE1 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE1 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE1 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE1 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_WRITE3 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout  = DFFEAS(((\inst2|FP_CONTROLLER|state.FLASH_WRITE2~regout ) # ((\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout  & !\inst2|FLASH_MOD|FLASH|WideOr20 ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout 
// ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_WRITE2~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr20 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE3 .lut_mask = "ccfc";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE3 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE3 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE3 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE3 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_WRITE3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \inst2|FLASH_MOD|FLASH|data_flash2fabric[1] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_flash2fabric [1] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FLASH_MOD|FLASH|state.R5~regout , \FL_IO~6 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\FL_IO~6 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_flash2fabric [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[1] .lut_mask = "0000";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[1] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[1] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[1] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[1] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_flash2fabric[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \inst2|DP|FL_READ_REG|output_signal[1] (
// Equation(s):
// \inst2|DP|FL_IO[1]~6  = (\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout  & (\inst2|DP|DP_MUX|Mux6~1  & ((\inst2|FLASH_MOD|FLASH|data_flash2fabric [1]) # (!\inst2|FLASH_MOD|state.READ_FLASH~regout )))) # (!\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout  & 
// (((\inst2|FLASH_MOD|FLASH|data_flash2fabric [1])) # (!\inst2|FLASH_MOD|state.READ_FLASH~regout )))
// \inst2|DP|FL_READ_REG|output_signal [1] = DFFEAS(\inst2|DP|FL_IO[1]~6 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|Selector11~0_combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datab(\inst2|FLASH_MOD|state.READ_FLASH~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|data_flash2fabric [1]),
	.datad(\inst2|DP|DP_MUX|Mux6~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|Selector11~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|FL_IO[1]~6 ),
	.regout(\inst2|DP|FL_READ_REG|output_signal [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|FL_READ_REG|output_signal[1] .lut_mask = "f351";
defparam \inst2|DP|FL_READ_REG|output_signal[1] .operation_mode = "normal";
defparam \inst2|DP|FL_READ_REG|output_signal[1] .output_mode = "reg_and_comb";
defparam \inst2|DP|FL_READ_REG|output_signal[1] .register_cascade_mode = "off";
defparam \inst2|DP|FL_READ_REG|output_signal[1] .sum_lutc_input = "datac";
defparam \inst2|DP|FL_READ_REG|output_signal[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[1] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [1] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [1]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[1] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[1] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[1] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[1] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[1] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[1] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~30  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0])))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((T3_dffs[1]))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] 
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [1]))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [1] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~30 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [1], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[4]|dffs [1]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~30 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[1] .lut_mask = "fc22";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[1] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[1] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[1] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[1] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[1] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~31  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~30  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [1])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~30  & ((T2_dffs[1]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~30 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [1] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~31 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [1], , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [1]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[5]|dffs [1]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~30 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~31 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[1] .lut_mask = "dda0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[1] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[1] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[1] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[1] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[1] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [1] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [1]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[6]|dffs [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[1] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[1] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[1] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[1] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[1] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[1] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~32  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]) # 
// ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [1])))) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1] & (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (T8_dffs[1])))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [1]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[7]|dffs [1]),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~32 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[1] .lut_mask = "ba98";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[1] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[1] .output_mode = "comb_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[1] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[1] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[0]|dffs[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[1] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~33  = (\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~32  
// & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [1])) # (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~32  & ((T7_dffs[1]))))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0] & (((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~32 ))))
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [1] = DFFEAS(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~33 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , \FT_data~6 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [0]),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [1]),
	.datac(\FT_data~6 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~32 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~33 ),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[1] .lut_mask = "dda0";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[1] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[1] .output_mode = "reg_and_comb";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[1] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[1] .sum_lutc_input = "qfbk";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[1] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [1] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [1]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[1]|dffs [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[1] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[1] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[1] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[1] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[1] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[1] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [1] = DFFEAS((((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [1]))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[2]|dffs [1]),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_wreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[1] .lut_mask = "ff00";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[1] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[1] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[1] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[1] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|last_data_node[3]|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[1] (
// Equation(s):
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [1] = DFFEAS(((\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & ((\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~31 ))) # 
// (!\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2] & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~33 ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , 
// \inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FTDI|RXBUF|scfifo_component|subfifo|rd_ptr|auto_generated|safe_q [2]),
	.datac(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~33 ),
	.datad(\inst2|FTDI|RXBUF|scfifo_component|subfifo|last_row_data_out_mux|auto_generated|_~31 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FTDI|RXBUF|scfifo_component|subfifo|valid_rreq~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[1] .lut_mask = "fc30";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[1] .operation_mode = "normal";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[1] .output_mode = "reg_only";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[1] .register_cascade_mode = "off";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[1] .sum_lutc_input = "datac";
defparam \inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxv_lcell \inst2|DP|PCKT_ID_REG|output_signal[1] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux6~0  = (\inst2|FP_CONTROLLER|WideOr16~0_combout  & ((\inst2|FP_CONTROLLER|WideOr14~1  & ((L1_output_signal[1]))) # (!\inst2|FP_CONTROLLER|WideOr14~1  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [1])))) # 
// (!\inst2|FP_CONTROLLER|WideOr16~0_combout  & (\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [1]))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FTDI|RXBUF|scfifo_component|subfifo|output_buffer|dffs [1]),
	.datab(\inst2|FP_CONTROLLER|WideOr16~0_combout ),
	.datac(\inst2|DP|DP_MUX|Mux6~1 ),
	.datad(\inst2|FP_CONTROLLER|WideOr14~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|state.DECODE2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux6~0 ),
	.regout(\inst2|DP|PCKT_ID_REG|output_signal [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|PCKT_ID_REG|output_signal[1] .lut_mask = "e2aa";
defparam \inst2|DP|PCKT_ID_REG|output_signal[1] .operation_mode = "normal";
defparam \inst2|DP|PCKT_ID_REG|output_signal[1] .output_mode = "comb_only";
defparam \inst2|DP|PCKT_ID_REG|output_signal[1] .register_cascade_mode = "off";
defparam \inst2|DP|PCKT_ID_REG|output_signal[1] .sum_lutc_input = "qfbk";
defparam \inst2|DP|PCKT_ID_REG|output_signal[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[9] (
// Equation(s):
// \inst2|DP|DP_MUX|Mux6~1  = (\inst2|DP|DP_MUX|Mux0~4_combout  & ((\inst2|FP_CONTROLLER|WideOr14~combout  & ((\inst2|DP|DP_MUX|Mux6~0 ))) # (!\inst2|FP_CONTROLLER|WideOr14~combout  & (\inst2|DP|FL_READ_REG|output_signal [1]))))
// \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [9] = DFFEAS(\inst2|DP|DP_MUX|Mux6~1 , GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_h , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|DP|FL_READ_REG|output_signal [1]),
	.datab(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datac(\inst2|DP|DP_MUX|Mux6~0 ),
	.datad(\inst2|DP|DP_MUX|Mux0~4_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|DP|DP_MUX|Mux6~1 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[9] .lut_mask = "e200";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[9] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[9] .output_mode = "reg_and_comb";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[9] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[9] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_READ1 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_READ1~regout  = DFFEAS(((\inst2|DP|DP_MUX|Mux6~1  & (!\inst2|DP|DP_MUX|Mux7~2  & \inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0_combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|DP|DP_MUX|Mux6~1 ),
	.datac(\inst2|DP|DP_MUX|Mux7~2 ),
	.datad(\inst2|FP_CONTROLLER|next_state.FLASH_WRITE1~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_READ1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_READ1 .lut_mask = "0c00";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ1 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ1 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ1 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ1 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \inst2|FP_CONTROLLER|state.FLASH_READ3 (
// Equation(s):
// \inst2|FP_CONTROLLER|state.FLASH_READ3~regout  = DFFEAS(((\inst2|FP_CONTROLLER|state.FLASH_READ2~regout ) # ((\inst2|FP_CONTROLLER|state.FLASH_READ3~regout  & !\inst2|FLASH_MOD|FLASH|state.R5~regout ))), GLOBAL(\inst2|div_clk~regout ), 
// !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_READ2~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_READ3~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FP_CONTROLLER|state.FLASH_READ3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FP_CONTROLLER|state.FLASH_READ3 .lut_mask = "ccfc";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ3 .operation_mode = "normal";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ3 .output_mode = "reg_only";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ3 .register_cascade_mode = "off";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ3 .sum_lutc_input = "datac";
defparam \inst2|FP_CONTROLLER|state.FLASH_READ3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|Selector1~1 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector1~1_combout  = (\inst2|FLASH_MOD|FLASH|poll_buf [7] & ((\inst2|FLASH_MOD|FLASH|state.POLL5~regout ) # ((\inst2|FLASH_MOD|FLASH|state.W_POLL5~regout  & \inst2|DP|FL_IO[7]~0 )))) # (!\inst2|FLASH_MOD|FLASH|poll_buf [7] & 
// (((\inst2|FLASH_MOD|FLASH|state.W_POLL5~regout  & !\inst2|DP|FL_IO[7]~0 ))))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|FLASH|state.POLL5~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.W_POLL5~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|poll_buf [7]),
	.datad(\inst2|DP|FL_IO[7]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|Selector1~1 .lut_mask = "e0ac";
defparam \inst2|FLASH_MOD|FLASH|Selector1~1 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|Selector1~1 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|Selector1~1 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|Selector1~1 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|Selector1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|Selector1~2 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector1~2_combout  = (\inst2|FLASH_MOD|FLASH|state.R5~regout ) # ((\inst2|FLASH_MOD|FLASH|Selector1~1_combout ) # ((!\inst2|FLASH_MOD|FLASH|Selector1~0_combout  & !\inst2|FLASH_MOD|FLASH|state.IDLE~regout )))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|Selector1~0_combout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.IDLE~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|Selector1~2 .lut_mask = "ffab";
defparam \inst2|FLASH_MOD|FLASH|Selector1~2 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|Selector1~2 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|Selector1~2 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|Selector1~2 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|Selector1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \inst2|FLASH_MOD|FLASH|state.IDLE (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.IDLE~regout  = DFFEAS((((!\inst2|FLASH_MOD|FLASH|Selector1~2_combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|Selector1~2_combout ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.IDLE .lut_mask = "0f0f";
defparam \inst2|FLASH_MOD|FLASH|state.IDLE .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.IDLE .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.IDLE .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.IDLE .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \inst2|FLASH_MOD|Selector2~1 (
// Equation(s):
// \inst2|FLASH_MOD|Selector2~1_combout  = ((!\inst2|FLASH_MOD|FLASH|state.R5~regout  & (\inst2|FLASH_MOD|FLASH|WideOr17~6  & \inst2|FLASH_MOD|FLASH|WideOr21~2 ))) # (!\inst2|FLASH_MOD|FLASH|state.IDLE~regout )

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|FLASH|state.IDLE~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.R5~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~6 ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr21~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|Selector2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|Selector2~1 .lut_mask = "7555";
defparam \inst2|FLASH_MOD|Selector2~1 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|Selector2~1 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|Selector2~1 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|Selector2~1 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|Selector2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \inst2|FLASH_MOD|Selector2~0 (
// Equation(s):
// \inst2|FLASH_MOD|Selector2~0_combout  = (!\inst2|FP_CONTROLLER|state.FLASH_READ3~regout  & (\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout  & (!\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout  & \inst2|FLASH_MOD|Selector0~1_combout )))

	.clk(gnd),
	.dataa(\inst2|FP_CONTROLLER|state.FLASH_READ3~regout ),
	.datab(\inst2|FP_CONTROLLER|state.FLASH_WRITE3~regout ),
	.datac(\inst2|FP_CONTROLLER|state.FLASH_ERASE1~regout ),
	.datad(\inst2|FLASH_MOD|Selector0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|Selector2~0 .lut_mask = "0400";
defparam \inst2|FLASH_MOD|Selector2~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|Selector2~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|Selector2~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|Selector2~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|Selector2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \inst2|FLASH_MOD|state.WRITE_FLASH (
// Equation(s):
// \inst2|FLASH_MOD|state.WRITE_FLASH~regout  = DFFEAS(((\inst2|FLASH_MOD|Selector2~0_combout ) # ((\inst2|FLASH_MOD|state.WRITE_FLASH~regout  & \inst2|FLASH_MOD|Selector2~1_combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|state.WRITE_FLASH~regout ),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|Selector2~1_combout ),
	.datad(\inst2|FLASH_MOD|Selector2~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|state.WRITE_FLASH~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|state.WRITE_FLASH .lut_mask = "ffa0";
defparam \inst2|FLASH_MOD|state.WRITE_FLASH .operation_mode = "normal";
defparam \inst2|FLASH_MOD|state.WRITE_FLASH .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|state.WRITE_FLASH .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|state.WRITE_FLASH .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|state.WRITE_FLASH .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|next_state.R1~0 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|next_state.R1~0_combout  = (\inst2|FLASH_MOD|state.WRITE_FLASH~regout ) # (((\inst2|FLASH_MOD|state.ERASE_FLASH~regout ) # (\inst2|FLASH_MOD|FLASH|state.IDLE~regout )) # (!\inst2|FLASH_MOD|FLASH|Selector1~0_combout ))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|state.WRITE_FLASH~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|Selector1~0_combout ),
	.datac(\inst2|FLASH_MOD|state.ERASE_FLASH~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|next_state.R1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|next_state.R1~0 .lut_mask = "fffb";
defparam \inst2|FLASH_MOD|FLASH|next_state.R1~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|next_state.R1~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|next_state.R1~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|next_state.R1~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|next_state.R1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|state.R1 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|state.R1~regout  = DFFEAS((((!\inst2|FLASH_MOD|FLASH|next_state.R1~0_combout ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|FLASH_MOD|FLASH|next_state.R1~0_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|state.R1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|state.R1 .lut_mask = "00ff";
defparam \inst2|FLASH_MOD|FLASH|state.R1 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|state.R1 .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|state.R1 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|state.R1 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|state.R1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|WideOr21~0 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr21~0_combout  = (!\inst2|FLASH_MOD|FLASH|Selector2~0_combout  & (\inst2|FLASH_MOD|FLASH|WideOr17~1  & (\inst2|FLASH_MOD|FLASH|WideOr17~0  & !\inst2|FLASH_MOD|FLASH|next_state.CE1~0 )))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|FLASH|Selector2~0_combout ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr17~1 ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~0 ),
	.datad(\inst2|FLASH_MOD|FLASH|next_state.CE1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|WideOr21~0 .lut_mask = "0040";
defparam \inst2|FLASH_MOD|FLASH|WideOr21~0 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|WideOr21~0 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|WideOr21~0 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|WideOr21~0 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|WideOr21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|WideOr21~1 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr21~1_combout  = ((!\inst2|FLASH_MOD|FLASH|next_state.W1~0_combout  & (\inst2|FLASH_MOD|FLASH|WideOr21~0_combout  & \inst2|FLASH_MOD|FLASH|next_state.R1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FLASH_MOD|FLASH|next_state.W1~0_combout ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr21~0_combout ),
	.datad(\inst2|FLASH_MOD|FLASH|next_state.R1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|WideOr21~1 .lut_mask = "3000";
defparam \inst2|FLASH_MOD|FLASH|WideOr21~1 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|WideOr21~1 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|WideOr21~1 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|WideOr21~1 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|WideOr21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|CE_reg (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|CE_reg~regout  = DFFEAS((!\inst2|FLASH_MOD|FLASH|state.R1~regout  & (\inst2|FLASH_MOD|FLASH|WideOr21~1_combout  & (!\inst2|FLASH_MOD|FLASH|Selector1~2_combout  & !\inst2|FLASH_MOD|FLASH|Selector3~0 ))), GLOBAL(\inst2|div_clk~regout 
// ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.R1~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr21~1_combout ),
	.datac(\inst2|FLASH_MOD|FLASH|Selector1~2_combout ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector3~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|CE_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|CE_reg .lut_mask = "0004";
defparam \inst2|FLASH_MOD|FLASH|CE_reg .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|CE_reg .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|CE_reg .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|CE_reg .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|CE_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|OE_reg (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|OE_reg~regout  = DFFEAS((((\inst2|FLASH_MOD|FLASH|state.R3~regout ) # (\inst2|FLASH_MOD|FLASH|state.R4~regout ))) # (!\inst2|FLASH_MOD|FLASH|WideOr17~3 ), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr17~3 ),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|state.R3~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|state.R4~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|OE_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|OE_reg .lut_mask = "fff5";
defparam \inst2|FLASH_MOD|FLASH|OE_reg .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|OE_reg .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|OE_reg .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|OE_reg .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|OE_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|WE_reg (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WE_reg~regout  = DFFEAS((((!\inst2|FLASH_MOD|FLASH|WideOr25~2 ) # (!\inst2|FLASH_MOD|FLASH|WideOr18~2 )) # (!\inst2|FLASH_MOD|FLASH|WideOr25~0 )) # (!\inst2|FLASH_MOD|FLASH|WideOr18~1 ), GLOBAL(\inst2|div_clk~regout ), 
// !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr18~1 ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr25~0 ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr18~2 ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr25~2 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|WE_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|WE_reg .lut_mask = "7fff";
defparam \inst2|FLASH_MOD|FLASH|WE_reg .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|WE_reg .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|WE_reg .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|WE_reg .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|WE_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|ALE_reg (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|ALE_reg~regout  = DFFEAS((\inst2|FLASH_MOD|FLASH|state.R1~regout ) # ((\inst2|FLASH_MOD|FLASH|state.W19~regout ) # ((!\inst2|FLASH_MOD|FLASH|WideOr22~1 ) # (!\inst2|FLASH_MOD|FLASH|WideOr22~2 ))), GLOBAL(\inst2|div_clk~regout ), 
// !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.R1~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|state.W19~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr22~2 ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr22~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|ALE_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|ALE_reg .lut_mask = "efff";
defparam \inst2|FLASH_MOD|FLASH|ALE_reg .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|ALE_reg .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|ALE_reg .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|ALE_reg .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|ALE_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxv_lcell \inst2|FTDI|FTDI|RD_n~0 (
// Equation(s):
// \inst2|FTDI|FTDI|RD_n~0_combout  = (((\inst2|FTDI|FTDI|state.R1~regout ) # (\inst2|FTDI|FTDI|state.R2~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FTDI|FTDI|state.R1~regout ),
	.datad(\inst2|FTDI|FTDI|state.R2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|FTDI|RD_n~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|FTDI|RD_n~0 .lut_mask = "fff0";
defparam \inst2|FTDI|FTDI|RD_n~0 .operation_mode = "normal";
defparam \inst2|FTDI|FTDI|RD_n~0 .output_mode = "comb_only";
defparam \inst2|FTDI|FTDI|RD_n~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|FTDI|RD_n~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|FTDI|RD_n~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxv_lcell \inst2|FTDI|Selector4~0 (
// Equation(s):
// \inst2|FTDI|Selector4~0_combout  = ((\inst2|FTDI|state.R1~regout  & (\inst2|FTDI|FTDI|state.R2~regout )) # (!\inst2|FTDI|state.R1~regout  & ((\inst2|FTDI|state.R2~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FTDI|state.R1~regout ),
	.datac(\inst2|FTDI|FTDI|state.R2~regout ),
	.datad(\inst2|FTDI|state.R2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|Selector4~0 .lut_mask = "f3c0";
defparam \inst2|FTDI|Selector4~0 .operation_mode = "normal";
defparam \inst2|FTDI|Selector4~0 .output_mode = "comb_only";
defparam \inst2|FTDI|Selector4~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|Selector4~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxv_lcell \inst2|FTDI|Selector6~0 (
// Equation(s):
// \inst2|FTDI|Selector6~0_combout  = ((\inst2|FTDI|state.W1~regout  & ((\inst2|FP_CONTROLLER|WideOr19~combout ))) # (!\inst2|FTDI|state.W1~regout  & (!\inst2|FTDI|state.W2~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|FTDI|state.W1~regout ),
	.datac(\inst2|FTDI|state.W2~regout ),
	.datad(\inst2|FP_CONTROLLER|WideOr19~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FTDI|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FTDI|Selector6~0 .lut_mask = "cf03";
defparam \inst2|FTDI|Selector6~0 .operation_mode = "normal";
defparam \inst2|FTDI|Selector6~0 .output_mode = "comb_only";
defparam \inst2|FTDI|Selector6~0 .register_cascade_mode = "off";
defparam \inst2|FTDI|Selector6~0 .sum_lutc_input = "datac";
defparam \inst2|FTDI|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|WideOr17 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr17~combout  = (((\inst2|FLASH_MOD|FLASH|WideOr17~5 ) # (!\inst2|FLASH_MOD|FLASH|WideOr17~7_combout )) # (!\inst2|FLASH_MOD|FLASH|WideOr17~1 )) # (!\inst2|FLASH_MOD|FLASH|WideOr17~0 )

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr17~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr17~1 ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~7_combout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr17~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr17~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|WideOr17 .lut_mask = "ff7f";
defparam \inst2|FLASH_MOD|FLASH|WideOr17 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|WideOr17 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|WideOr17 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|WideOr17 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|WideOr17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \inst2|FLASH_MOD|FLASH|WideOr18~6 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr18~6_combout  = (((\inst2|FLASH_MOD|FLASH|WideOr18~4 ) # (!\inst2|FLASH_MOD|FLASH|WideOr18~5 )) # (!\inst2|FLASH_MOD|FLASH|WideOr18~1 )) # (!\inst2|FLASH_MOD|FLASH|WideOr18~2 )

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr18~2 ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr18~1 ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr18~4 ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr18~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr18~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|WideOr18~6 .lut_mask = "f7ff";
defparam \inst2|FLASH_MOD|FLASH|WideOr18~6 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|WideOr18~6 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|WideOr18~6 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|WideOr18~6 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|WideOr18~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxv_lcell \inst2|FLASH_MOD|FLASH|addr_reg[6] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|addr_reg [6] = DFFEAS((\inst2|FLASH_MOD|FLASH|WideOr18~6_combout ) # ((\inst2|FLASH_MOD|FLASH|WideOr17~combout  & ((\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [14]) # (!\inst2|FP_CONTROLLER|WideOr17~combout )))), 
// GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datab(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [14]),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~combout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr18~6_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|addr_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|addr_reg[6] .lut_mask = "ffd0";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[6] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[6] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[6] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[6] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|WideOr19 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr19~combout  = (((!\inst2|FLASH_MOD|FLASH|WideOr10~2 ) # (!\inst2|FLASH_MOD|FLASH|WideOr19~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr19~0 ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr10~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr19~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|WideOr19 .lut_mask = "0fff";
defparam \inst2|FLASH_MOD|FLASH|WideOr19 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|WideOr19 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|WideOr19 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|WideOr19 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|WideOr19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|addr_reg[5] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|addr_reg [5] = DFFEAS((\inst2|FLASH_MOD|FLASH|WideOr19~combout ) # ((\inst2|FP_CONTROLLER|WideOr17~combout  & (\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [13] & \inst2|FLASH_MOD|FLASH|WideOr17~combout ))), 
// GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datab(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [13]),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~combout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr19~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|addr_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|addr_reg[5] .lut_mask = "ff80";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[5] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[5] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[5] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[5] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \inst2|FLASH_MOD|FLASH|addr_reg[4] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|addr_reg [4] = DFFEAS((\inst2|FLASH_MOD|FLASH|WideOr18~6_combout ) # ((\inst2|FP_CONTROLLER|WideOr17~combout  & (\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [12] & \inst2|FLASH_MOD|FLASH|WideOr17~combout ))), 
// GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datab(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [12]),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~combout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr18~6_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|addr_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|addr_reg[4] .lut_mask = "ff80";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[4] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[4] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[4] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[4] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \inst2|FLASH_MOD|FLASH|addr_reg[3] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|addr_reg [3] = DFFEAS((\inst2|FLASH_MOD|FLASH|WideOr19~combout ) # ((\inst2|FLASH_MOD|FLASH|WideOr17~combout  & ((\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [11]) # (!\inst2|FP_CONTROLLER|WideOr17~combout )))), 
// GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datab(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [11]),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~combout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr19~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|addr_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|addr_reg[3] .lut_mask = "ffd0";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[3] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[3] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[3] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[3] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|addr_reg[2] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|addr_reg [2] = DFFEAS((\inst2|FLASH_MOD|FLASH|WideOr18~6_combout ) # ((\inst2|FP_CONTROLLER|WideOr17~combout  & (\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [10] & \inst2|FLASH_MOD|FLASH|WideOr17~combout ))), 
// GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datab(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [10]),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~combout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr18~6_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|addr_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|addr_reg[2] .lut_mask = "ff80";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[2] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[2] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[2] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[2] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|addr_reg[1] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|addr_reg [1] = DFFEAS((\inst2|FLASH_MOD|FLASH|WideOr19~combout ) # ((\inst2|FLASH_MOD|FLASH|WideOr17~combout  & ((\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [9]) # (!\inst2|FP_CONTROLLER|WideOr17~combout )))), 
// GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datab(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [9]),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~combout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr19~combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|addr_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|addr_reg[1] .lut_mask = "ffd0";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[1] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[1] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[1] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[1] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|addr_reg[0] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|addr_reg [0] = DFFEAS((\inst2|FLASH_MOD|FLASH|WideOr18~6_combout ) # ((\inst2|FP_CONTROLLER|WideOr17~combout  & (\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [8] & \inst2|FLASH_MOD|FLASH|WideOr17~combout ))), 
// GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datab(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [8]),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr17~combout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr18~6_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|addr_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|addr_reg[0] .lut_mask = "ff80";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[0] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[0] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[0] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[0] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|addr_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxv_lcell \inst2|IO[7]~0 (
// Equation(s):
// \inst2|IO[7]~0_combout  = (\PROG_en~combout  & (\inst2|FP_CONTROLLER|WideOr16~combout  & ((\inst2|FP_CONTROLLER|WideOr14~combout ) # (!\inst2|FP_CONTROLLER|WideOr15~combout ))))

	.clk(gnd),
	.dataa(\PROG_en~combout ),
	.datab(\inst2|FP_CONTROLLER|WideOr16~combout ),
	.datac(\inst2|FP_CONTROLLER|WideOr15~combout ),
	.datad(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|IO[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|IO[7]~0 .lut_mask = "8808";
defparam \inst2|IO[7]~0 .operation_mode = "normal";
defparam \inst2|IO[7]~0 .output_mode = "comb_only";
defparam \inst2|IO[7]~0 .register_cascade_mode = "off";
defparam \inst2|IO[7]~0 .sum_lutc_input = "datac";
defparam \inst2|IO[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxv_lcell \inst2|IO[7]~1 (
// Equation(s):
// \inst2|IO[7]~1_combout  = (\inst2|IO[7]~0_combout  & ((\inst2|FP_CONTROLLER|WideOr14~combout  & ((\inst2|DP|DP_MUX|Mux0~2 ))) # (!\inst2|FP_CONTROLLER|WideOr14~combout  & (\inst2|DP|FL_READ_REG|output_signal [7]))))

	.clk(gnd),
	.dataa(\inst2|IO[7]~0_combout ),
	.datab(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datac(\inst2|DP|FL_READ_REG|output_signal [7]),
	.datad(\inst2|DP|DP_MUX|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|IO[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|IO[7]~1 .lut_mask = "a820";
defparam \inst2|IO[7]~1 .operation_mode = "normal";
defparam \inst2|IO[7]~1 .output_mode = "comb_only";
defparam \inst2|IO[7]~1 .register_cascade_mode = "off";
defparam \inst2|IO[7]~1 .sum_lutc_input = "datac";
defparam \inst2|IO[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxv_lcell \inst2|IO[6]~2 (
// Equation(s):
// \inst2|IO[6]~2_combout  = ((\PROG_en~combout  & ((\inst2|DP|DP_MUX|Mux1~4 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\PROG_en~combout ),
	.datac(vcc),
	.datad(\inst2|DP|DP_MUX|Mux1~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|IO[6]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|IO[6]~2 .lut_mask = "cc00";
defparam \inst2|IO[6]~2 .operation_mode = "normal";
defparam \inst2|IO[6]~2 .output_mode = "comb_only";
defparam \inst2|IO[6]~2 .register_cascade_mode = "off";
defparam \inst2|IO[6]~2 .sum_lutc_input = "datac";
defparam \inst2|IO[6]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxv_lcell \inst2|IO[5]~3 (
// Equation(s):
// \inst2|IO[5]~3_combout  = (\PROG_en~combout  & ((\inst2|DP|DP_MUX|Mux2~0 ) # ((\inst2|DP|DP_MUX|Mux1~5_combout  & \inst2|DP|DP_MUX|Mux2~1 ))))

	.clk(gnd),
	.dataa(\PROG_en~combout ),
	.datab(\inst2|DP|DP_MUX|Mux2~0 ),
	.datac(\inst2|DP|DP_MUX|Mux1~5_combout ),
	.datad(\inst2|DP|DP_MUX|Mux2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|IO[5]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|IO[5]~3 .lut_mask = "a888";
defparam \inst2|IO[5]~3 .operation_mode = "normal";
defparam \inst2|IO[5]~3 .output_mode = "comb_only";
defparam \inst2|IO[5]~3 .register_cascade_mode = "off";
defparam \inst2|IO[5]~3 .sum_lutc_input = "datac";
defparam \inst2|IO[5]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxv_lcell \inst2|IO[4]~4 (
// Equation(s):
// \inst2|IO[4]~4_combout  = (\inst2|DP|DP_MUX|Mux3~2  & (((\PROG_en~combout ))))

	.clk(gnd),
	.dataa(\inst2|DP|DP_MUX|Mux3~2 ),
	.datab(vcc),
	.datac(\PROG_en~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|IO[4]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|IO[4]~4 .lut_mask = "a0a0";
defparam \inst2|IO[4]~4 .operation_mode = "normal";
defparam \inst2|IO[4]~4 .output_mode = "comb_only";
defparam \inst2|IO[4]~4 .register_cascade_mode = "off";
defparam \inst2|IO[4]~4 .sum_lutc_input = "datac";
defparam \inst2|IO[4]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \inst2|IO[3]~5 (
// Equation(s):
// \inst2|IO[3]~5_combout  = (\inst2|IO[7]~0_combout  & ((\inst2|FP_CONTROLLER|WideOr14~combout  & ((\inst2|DP|DP_MUX|Mux4~0 ))) # (!\inst2|FP_CONTROLLER|WideOr14~combout  & (\inst2|DP|FL_READ_REG|output_signal [3]))))

	.clk(gnd),
	.dataa(\inst2|IO[7]~0_combout ),
	.datab(\inst2|DP|FL_READ_REG|output_signal [3]),
	.datac(\inst2|DP|DP_MUX|Mux4~0 ),
	.datad(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|IO[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|IO[3]~5 .lut_mask = "a088";
defparam \inst2|IO[3]~5 .operation_mode = "normal";
defparam \inst2|IO[3]~5 .output_mode = "comb_only";
defparam \inst2|IO[3]~5 .register_cascade_mode = "off";
defparam \inst2|IO[3]~5 .sum_lutc_input = "datac";
defparam \inst2|IO[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxv_lcell \inst2|IO[2]~6 (
// Equation(s):
// \inst2|IO[2]~6_combout  = (\PROG_en~combout  & ((\inst2|DP|DP_MUX|Mux5~0 ) # ((\inst2|DP|DP_MUX|Mux1~5_combout  & \inst2|DP|DP_MUX|Mux5~1 ))))

	.clk(gnd),
	.dataa(\PROG_en~combout ),
	.datab(\inst2|DP|DP_MUX|Mux5~0 ),
	.datac(\inst2|DP|DP_MUX|Mux1~5_combout ),
	.datad(\inst2|DP|DP_MUX|Mux5~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|IO[2]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|IO[2]~6 .lut_mask = "a888";
defparam \inst2|IO[2]~6 .operation_mode = "normal";
defparam \inst2|IO[2]~6 .output_mode = "comb_only";
defparam \inst2|IO[2]~6 .register_cascade_mode = "off";
defparam \inst2|IO[2]~6 .sum_lutc_input = "datac";
defparam \inst2|IO[2]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxv_lcell \inst2|IO[1]~7 (
// Equation(s):
// \inst2|IO[1]~7_combout  = (\inst2|IO[7]~0_combout  & ((\inst2|FP_CONTROLLER|WideOr14~combout  & ((\inst2|DP|DP_MUX|Mux6~0 ))) # (!\inst2|FP_CONTROLLER|WideOr14~combout  & (\inst2|DP|FL_READ_REG|output_signal [1]))))

	.clk(gnd),
	.dataa(\inst2|DP|FL_READ_REG|output_signal [1]),
	.datab(\inst2|FP_CONTROLLER|WideOr14~combout ),
	.datac(\inst2|DP|DP_MUX|Mux6~0 ),
	.datad(\inst2|IO[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|IO[1]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|IO[1]~7 .lut_mask = "e200";
defparam \inst2|IO[1]~7 .operation_mode = "normal";
defparam \inst2|IO[1]~7 .output_mode = "comb_only";
defparam \inst2|IO[1]~7 .register_cascade_mode = "off";
defparam \inst2|IO[1]~7 .sum_lutc_input = "datac";
defparam \inst2|IO[1]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxv_lcell \inst2|IO[0]~8 (
// Equation(s):
// \inst2|IO[0]~8_combout  = (\PROG_en~combout  & ((\inst2|DP|DP_MUX|Mux7~0 ) # ((\inst2|DP|DP_MUX|Mux1~5_combout  & \inst2|DP|DP_MUX|Mux7~1 ))))

	.clk(gnd),
	.dataa(\PROG_en~combout ),
	.datab(\inst2|DP|DP_MUX|Mux7~0 ),
	.datac(\inst2|DP|DP_MUX|Mux1~5_combout ),
	.datad(\inst2|DP|DP_MUX|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|IO[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|IO[0]~8 .lut_mask = "a888";
defparam \inst2|IO[0]~8 .operation_mode = "normal";
defparam \inst2|IO[0]~8 .output_mode = "comb_only";
defparam \inst2|IO[0]~8 .register_cascade_mode = "off";
defparam \inst2|IO[0]~8 .sum_lutc_input = "datac";
defparam \inst2|IO[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|Selector4~7 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector4~7_combout  = (\inst2|FP_CONTROLLER|WideOr17~combout  & (((\inst2|FLASH_MOD|FLASH|state.R1~regout ) # (\inst2|FLASH_MOD|FLASH|state.R2~regout )) # (!\inst2|FLASH_MOD|FLASH|WideOr6~0 )))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr6~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|state.R1~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.R2~regout ),
	.datad(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector4~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|Selector4~7 .lut_mask = "fd00";
defparam \inst2|FLASH_MOD|FLASH|Selector4~7 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|Selector4~7 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|Selector4~7 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|Selector4~7 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|Selector4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[7] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector4~5  = (\inst2|FLASH_MOD|FLASH|state.CE17~regout ) # (((L4_output_signal[7] & \inst2|FLASH_MOD|FLASH|Selector4~7_combout )) # (!\inst2|FLASH_MOD|FLASH|Selector4~4 ))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|state.CE17~regout ),
	.datab(\inst2|FLASH_MOD|FLASH|Selector4~4 ),
	.datac(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [7]),
	.datad(\inst2|FLASH_MOD|FLASH|Selector4~7_combout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector4~5 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[7] .lut_mask = "fbbb";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[7] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[7] .output_mode = "comb_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[7] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[7] .sum_lutc_input = "qfbk";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|data_fabric2flash[7] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_fabric2flash [7] = DFFEAS(((\inst2|FLASH_MOD|FLASH|Selector4~5 ) # ((\inst2|FLASH_MOD|FLASH|WideOr8~0  & \inst2|DP|FL_IO[7]~0 ))) # (!\inst2|FLASH_MOD|FLASH|Selector6~0 ), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout 
// ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr8~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|Selector6~0 ),
	.datac(\inst2|DP|FL_IO[7]~0 ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector4~5 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_fabric2flash [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[7] .lut_mask = "ffb3";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[7] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[7] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[7] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[7] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|tri_reg (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|tri_reg~regout  = DFFEAS((\inst2|FLASH_MOD|FLASH|WideOr21~1_combout  & (\inst2|FLASH_MOD|FLASH|WideOr21~2  & (!\inst2|FLASH_MOD|FLASH|Selector1~2_combout  & !\inst2|FLASH_MOD|FLASH|Selector3~0 ))), GLOBAL(\inst2|div_clk~regout ), 
// !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr21~1_combout ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr21~2 ),
	.datac(\inst2|FLASH_MOD|FLASH|Selector1~2_combout ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector3~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|tri_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|tri_reg .lut_mask = "0008";
defparam \inst2|FLASH_MOD|FLASH|tri_reg .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|tri_reg .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|tri_reg .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|tri_reg .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|tri_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \inst2|FLASH_MOD|FLASH|WideOr10~3 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|WideOr10~3_combout  = (((\inst2|FLASH_MOD|FLASH|WideOr10~2  & \inst2|FLASH_MOD|FLASH|WideOr10~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr10~2 ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|WideOr10~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|WideOr10~3 .lut_mask = "f000";
defparam \inst2|FLASH_MOD|FLASH|WideOr10~3 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|WideOr10~3 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|WideOr10~3 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|WideOr10~3 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|WideOr10~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[6] (
// Equation(s):
// \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [6] = DFFEAS((((\inst2|DP|DP_MUX|Mux1~4 ))), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|DP|DP_MUX|Mux1~4 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[6] .lut_mask = "ff00";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[6] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[6] .output_mode = "reg_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[6] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[6] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[6] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector5~0  = (\inst2|FLASH_MOD|FLASH|WideOr6~0  & (!\inst2|FLASH_MOD|FLASH|WideOr6~1  & ((L4_output_signal[6]) # (!\inst2|FP_CONTROLLER|WideOr17~combout )))) # (!\inst2|FLASH_MOD|FLASH|WideOr6~0  & (((L4_output_signal[6])) # 
// (!\inst2|FP_CONTROLLER|WideOr17~combout )))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr6~0 ),
	.datab(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datac(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [6]),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr6~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector5~0 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[6] .lut_mask = "51f3";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[6] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[6] .output_mode = "comb_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[6] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[6] .sum_lutc_input = "qfbk";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|data_fabric2flash[6] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_fabric2flash [6] = DFFEAS(((\inst2|FLASH_MOD|FLASH|Selector5~0 ) # ((\inst2|FLASH_MOD|FLASH|WideOr8~0  & \inst2|DP|FL_IO[6]~1 ))) # (!\inst2|FLASH_MOD|FLASH|WideOr10~3_combout ), GLOBAL(\inst2|div_clk~regout ), 
// !GLOBAL(\FI_RST~combout ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr8~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr10~3_combout ),
	.datac(\inst2|FLASH_MOD|FLASH|Selector5~0 ),
	.datad(\inst2|DP|FL_IO[6]~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_fabric2flash [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[6] .lut_mask = "fbf3";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[6] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[6] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[6] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[6] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[5] (
// Equation(s):
// \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [5] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout , \inst2|DP|DP_MUX|Mux2~2 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|DP|DP_MUX|Mux2~2 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[5] .lut_mask = "0000";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[5] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[5] .output_mode = "reg_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[5] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[5] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[5] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector6~1  = (\inst2|FP_CONTROLLER|WideOr17~combout  & (L4_output_signal[5] & ((!\inst2|FLASH_MOD|FLASH|WideOr6~1 ) # (!\inst2|FLASH_MOD|FLASH|WideOr6~0 ))))

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr6~0 ),
	.datab(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datac(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [5]),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr6~1 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector6~1 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[5] .lut_mask = "40c0";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[5] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[5] .output_mode = "comb_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[5] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[5] .sum_lutc_input = "qfbk";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \inst2|FLASH_MOD|FLASH|data_fabric2flash[5] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_fabric2flash [5] = DFFEAS(((\inst2|FLASH_MOD|FLASH|Selector6~1 ) # ((\inst2|FLASH_MOD|FLASH|WideOr8~0  & \inst2|DP|FL_IO[5]~2 ))) # (!\inst2|FLASH_MOD|FLASH|Selector6~0 ), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout 
// ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|Selector6~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr8~0 ),
	.datac(\inst2|FLASH_MOD|FLASH|Selector6~1 ),
	.datad(\inst2|DP|FL_IO[5]~2 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_fabric2flash [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[5] .lut_mask = "fdf5";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[5] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[5] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[5] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[5] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|data_fabric2flash[4] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_fabric2flash [4] = DFFEAS(((\inst2|FLASH_MOD|FLASH|Selector7~5 ) # ((\inst2|FLASH_MOD|FLASH|WideOr8~0  & \inst2|DP|FL_IO[4]~3 ))) # (!\inst2|FLASH_MOD|FLASH|WideOr18~5 ), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout 
// ), , , , , , )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr8~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr18~5 ),
	.datac(\inst2|FLASH_MOD|FLASH|Selector7~5 ),
	.datad(\inst2|DP|FL_IO[4]~3 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_fabric2flash [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[4] .lut_mask = "fbf3";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[4] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[4] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[4] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[4] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5_combout  = (\inst2|FLASH_MOD|FLASH|WideOr16~0_combout  & (((\inst2|FLASH_MOD|FLASH|state.R1~regout ) # (\inst2|FLASH_MOD|FLASH|state.R2~regout )) # (!\inst2|FLASH_MOD|FLASH|WideOr6~0 )))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr6~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|state.R1~regout ),
	.datac(\inst2|FLASH_MOD|FLASH|state.R2~regout ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5 .lut_mask = "fd00";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[3] (
// Equation(s):
// \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [3] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout , \inst2|DP|DP_MUX|Mux4~1 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|DP|DP_MUX|Mux4~1 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[3] .lut_mask = "0000";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[3] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[3] .output_mode = "reg_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[3] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[3] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CLK~combout ),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RST~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RST~combout ),
	.padio(RST));
// synopsys translate_off
defparam \RST~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \inst3|sub|9 (
// Equation(s):
// \inst3|sub|9~regout  = DFFEAS((!\inst3|sub|9~regout ), GLOBAL(\CLK~combout ), \RST~combout , , , , , , )
// \inst3|sub|81  = CARRY((\inst3|sub|9~regout ))
// \inst3|sub|81~COUT1_3  = CARRY((\inst3|sub|9~regout ))

	.clk(\CLK~combout ),
	.dataa(\inst3|sub|9~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|sub|9~regout ),
	.cout(),
	.cout0(\inst3|sub|81 ),
	.cout1(\inst3|sub|81~COUT1_3 ));
// synopsys translate_off
defparam \inst3|sub|9 .lut_mask = "55aa";
defparam \inst3|sub|9 .operation_mode = "arithmetic";
defparam \inst3|sub|9 .output_mode = "reg_only";
defparam \inst3|sub|9 .register_cascade_mode = "off";
defparam \inst3|sub|9 .sum_lutc_input = "datac";
defparam \inst3|sub|9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \inst3|sub|87 (
// Equation(s):
// \inst3|sub|87~regout  = DFFEAS((\inst3|sub|87~regout  $ ((\inst3|sub|81 ))), GLOBAL(\CLK~combout ), \RST~combout , , , , , , )
// \inst3|sub|85  = CARRY(((!\inst3|sub|81 ) # (!\inst3|sub|87~regout )))
// \inst3|sub|85~COUT1_2  = CARRY(((!\inst3|sub|81~COUT1_3 ) # (!\inst3|sub|87~regout )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\inst3|sub|87~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst3|sub|81 ),
	.cin1(\inst3|sub|81~COUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|sub|87~regout ),
	.cout(),
	.cout0(\inst3|sub|85 ),
	.cout1(\inst3|sub|85~COUT1_2 ));
// synopsys translate_off
defparam \inst3|sub|87 .cin0_used = "true";
defparam \inst3|sub|87 .cin1_used = "true";
defparam \inst3|sub|87 .lut_mask = "3c3f";
defparam \inst3|sub|87 .operation_mode = "arithmetic";
defparam \inst3|sub|87 .output_mode = "reg_only";
defparam \inst3|sub|87 .register_cascade_mode = "off";
defparam \inst3|sub|87 .sum_lutc_input = "cin";
defparam \inst3|sub|87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \inst3|sub|99 (
// Equation(s):
// \inst3|sub|99~regout  = DFFEAS(\inst3|sub|99~regout  $ ((((!\inst3|sub|85 )))), GLOBAL(\CLK~combout ), \RST~combout , , , , , , )
// \inst3|sub|95  = CARRY((\inst3|sub|99~regout  & ((!\inst3|sub|85 ))))
// \inst3|sub|95~COUT1_2  = CARRY((\inst3|sub|99~regout  & ((!\inst3|sub|85~COUT1_2 ))))

	.clk(\CLK~combout ),
	.dataa(\inst3|sub|99~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst3|sub|85 ),
	.cin1(\inst3|sub|85~COUT1_2 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|sub|99~regout ),
	.cout(),
	.cout0(\inst3|sub|95 ),
	.cout1(\inst3|sub|95~COUT1_2 ));
// synopsys translate_off
defparam \inst3|sub|99 .cin0_used = "true";
defparam \inst3|sub|99 .cin1_used = "true";
defparam \inst3|sub|99 .lut_mask = "a50a";
defparam \inst3|sub|99 .operation_mode = "arithmetic";
defparam \inst3|sub|99 .output_mode = "reg_only";
defparam \inst3|sub|99 .register_cascade_mode = "off";
defparam \inst3|sub|99 .sum_lutc_input = "cin";
defparam \inst3|sub|99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \inst3|sub|110 (
// Equation(s):
// \inst3|sub|110~regout  = DFFEAS(((\inst3|sub|95  $ (\inst3|sub|110~regout ))), GLOBAL(\CLK~combout ), \RST~combout , , , , , , )

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|sub|110~regout ),
	.aclr(!\RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst3|sub|95 ),
	.cin1(\inst3|sub|95~COUT1_2 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|sub|110~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|sub|110 .cin0_used = "true";
defparam \inst3|sub|110 .cin1_used = "true";
defparam \inst3|sub|110 .lut_mask = "0ff0";
defparam \inst3|sub|110 .operation_mode = "normal";
defparam \inst3|sub|110 .output_mode = "reg_only";
defparam \inst3|sub|110 .register_cascade_mode = "off";
defparam \inst3|sub|110 .sum_lutc_input = "cin";
defparam \inst3|sub|110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[3] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector8~0  = ((\inst2|FP_CONTROLLER|WideOr17~combout  & (L4_output_signal[3])) # (!\inst2|FP_CONTROLLER|WideOr17~combout  & ((\inst3|sub|110~regout ))))

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datac(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [3]),
	.datad(\inst3|sub|110~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector8~0 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[3] .lut_mask = "f3c0";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[3] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[3] .output_mode = "comb_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[3] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[3] .sum_lutc_input = "qfbk";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \inst2|FLASH_MOD|FLASH|data_fabric2flash[3] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_fabric2flash [3] = DFFEAS((\inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5_combout  & (((\inst2|FLASH_MOD|FLASH|Selector8~0 )))) # (!\inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5_combout  & 
// (!\inst2|FLASH_MOD|FLASH|WideOr16~0_combout )), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|DP|FL_IO[3]~4 , , , \inst2|FLASH_MOD|FLASH|WideOr8~0 )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr16~0_combout ),
	.datab(\inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5_combout ),
	.datac(\inst2|DP|FL_IO[3]~4 ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector8~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FLASH_MOD|FLASH|WideOr8~0 ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_fabric2flash [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[3] .lut_mask = "dd11";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[3] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[3] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[3] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[3] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4 (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4_combout  = (\inst2|FLASH_MOD|FLASH|WideOr10~2  & (\inst2|FLASH_MOD|FLASH|WideOr10~1  & ((!\inst2|FLASH_MOD|FLASH|WideOr6~1 ) # (!\inst2|FLASH_MOD|FLASH|WideOr6~0 ))))

	.clk(gnd),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr6~0 ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr6~1 ),
	.datac(\inst2|FLASH_MOD|FLASH|WideOr10~2 ),
	.datad(\inst2|FLASH_MOD|FLASH|WideOr10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4 .lut_mask = "7000";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4 .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4 .output_mode = "comb_only";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4 .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4 .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[2] (
// Equation(s):
// \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [2] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout , \inst2|DP|DP_MUX|Mux5~2 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|DP|DP_MUX|Mux5~2 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[2] .lut_mask = "0000";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[2] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[2] .output_mode = "reg_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[2] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[2] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[2] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector9~0  = ((\inst2|FP_CONTROLLER|WideOr17~combout  & (L4_output_signal[2])) # (!\inst2|FP_CONTROLLER|WideOr17~combout  & ((\inst3|sub|99~regout ))))

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datac(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [2]),
	.datad(\inst3|sub|99~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector9~0 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[2] .lut_mask = "f3c0";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[2] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[2] .output_mode = "comb_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[2] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[2] .sum_lutc_input = "qfbk";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \inst2|FLASH_MOD|FLASH|data_fabric2flash[2] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_fabric2flash [2] = DFFEAS((\inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4_combout  & (((\inst2|FLASH_MOD|FLASH|Selector9~0 )))) # (!\inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4_combout  & 
// (!\inst2|FLASH_MOD|FLASH|WideOr10~3_combout )), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|DP|FL_IO[2]~5 , , , \inst2|FLASH_MOD|FLASH|WideOr8~0 )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4_combout ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr10~3_combout ),
	.datac(\inst2|DP|FL_IO[2]~5 ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector9~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FLASH_MOD|FLASH|WideOr8~0 ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_fabric2flash [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[2] .lut_mask = "bb11";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[2] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[2] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[2] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[2] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[1] (
// Equation(s):
// \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [1] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout , \inst2|DP|DP_MUX|Mux6~1 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|DP|DP_MUX|Mux6~1 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[1] .lut_mask = "0000";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[1] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[1] .output_mode = "reg_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[1] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[1] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[1] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector10~0  = ((\inst2|FP_CONTROLLER|WideOr17~combout  & (L4_output_signal[1])) # (!\inst2|FP_CONTROLLER|WideOr17~combout  & ((\inst3|sub|87~regout ))))

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datac(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [1]),
	.datad(\inst3|sub|87~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector10~0 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[1] .lut_mask = "f3c0";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[1] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[1] .output_mode = "comb_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[1] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[1] .sum_lutc_input = "qfbk";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \inst2|FLASH_MOD|FLASH|data_fabric2flash[1] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_fabric2flash [1] = DFFEAS((\inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5_combout  & (((\inst2|FLASH_MOD|FLASH|Selector10~0 )))) # (!\inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5_combout  & 
// (!\inst2|FLASH_MOD|FLASH|WideOr16~0_combout )), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|DP|FL_IO[1]~6 , , , \inst2|FLASH_MOD|FLASH|WideOr8~0 )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|WideOr16~0_combout ),
	.datab(\inst2|FLASH_MOD|FLASH|data_fabric2flash[1]~5_combout ),
	.datac(\inst2|DP|FL_IO[1]~6 ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector10~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FLASH_MOD|FLASH|WideOr8~0 ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_fabric2flash [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1] .lut_mask = "dd11";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[0] (
// Equation(s):
// \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [0] = DFFEAS(GND, GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , \inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout , \inst2|DP|DP_MUX|Mux7~2 , , , VCC)

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|DP|DP_MUX|Mux7~2 ),
	.datad(vcc),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_l~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[0] .lut_mask = "0000";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[0] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[0] .output_mode = "reg_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[0] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[0] .sum_lutc_input = "datac";
defparam \inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[0] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|Selector11~0  = ((\inst2|FP_CONTROLLER|WideOr17~combout  & (L4_output_signal[0])) # (!\inst2|FP_CONTROLLER|WideOr17~combout  & ((\inst3|sub|9~regout ))))

	.clk(\inst2|div_clk~regout ),
	.dataa(vcc),
	.datab(\inst2|FP_CONTROLLER|WideOr17~combout ),
	.datac(\inst2|DP|DP_ADDR_REG|ADDR_L_REG|output_signal [0]),
	.datad(\inst3|sub|9~regout ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|FP_CONTROLLER|dp_addr_ld_h ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|FLASH_MOD|FLASH|Selector11~0 ),
	.regout(\inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[0] .lut_mask = "f3c0";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[0] .operation_mode = "normal";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[0] .output_mode = "comb_only";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[0] .register_cascade_mode = "off";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[0] .sum_lutc_input = "qfbk";
defparam \inst2|DP|DP_ADDR_REG|ADDR_FULL_REG|output_signal[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \inst2|FLASH_MOD|FLASH|data_fabric2flash[0] (
// Equation(s):
// \inst2|FLASH_MOD|FLASH|data_fabric2flash [0] = DFFEAS((\inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4_combout  & (((\inst2|FLASH_MOD|FLASH|Selector11~0 )))) # (!\inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4_combout  & 
// (!\inst2|FLASH_MOD|FLASH|WideOr10~3_combout )), GLOBAL(\inst2|div_clk~regout ), !GLOBAL(\FI_RST~combout ), , , \inst2|DP|FL_IO[0]~7 , , , \inst2|FLASH_MOD|FLASH|WideOr8~0 )

	.clk(\inst2|div_clk~regout ),
	.dataa(\inst2|FLASH_MOD|FLASH|data_fabric2flash[0]~4_combout ),
	.datab(\inst2|FLASH_MOD|FLASH|WideOr10~3_combout ),
	.datac(\inst2|DP|FL_IO[0]~7 ),
	.datad(\inst2|FLASH_MOD|FLASH|Selector11~0 ),
	.aclr(\FI_RST~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FLASH_MOD|FLASH|WideOr8~0 ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|FLASH_MOD|FLASH|data_fabric2flash [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0] .lut_mask = "bb11";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0] .operation_mode = "normal";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0] .output_mode = "reg_only";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0] .register_cascade_mode = "off";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0] .sum_lutc_input = "datac";
defparam \inst2|FLASH_MOD|FLASH|data_fabric2flash[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_CEn~I (
	.datain(!\inst2|FLASH_MOD|FLASH|CE_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(FL_CEn));
// synopsys translate_off
defparam \FL_CEn~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_OEn~I (
	.datain(!\inst2|FLASH_MOD|FLASH|OE_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(FL_OEn));
// synopsys translate_off
defparam \FL_OEn~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_WEn~I (
	.datain(!\inst2|FLASH_MOD|FLASH|WE_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(FL_WEn));
// synopsys translate_off
defparam \FL_WEn~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_ALE~I (
	.datain(\inst2|FLASH_MOD|FLASH|ALE_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(FL_ALE));
// synopsys translate_off
defparam \FL_ALE~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_RD_n~I (
	.datain(!\inst2|FTDI|FTDI|RD_n~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(FT_RD_n));
// synopsys translate_off
defparam \FT_RD_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_WR_n~I (
	.datain(\inst2|FTDI|FTDI|state.W1~regout ),
	.oe(vcc),
	.combout(),
	.padio(FT_WR_n));
// synopsys translate_off
defparam \FT_WR_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_SIWU~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(FT_SIWU));
// synopsys translate_off
defparam \FT_SIWU~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_RX_LED~I (
	.datain(!\inst2|FTDI|Selector4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(FT_RX_LED));
// synopsys translate_off
defparam \FT_RX_LED~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FT_TX_LED~I (
	.datain(\inst2|FTDI|Selector6~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(FT_TX_LED));
// synopsys translate_off
defparam \FT_TX_LED~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \PROG_en_ind~I (
	.datain(\PROG_en~combout ),
	.oe(vcc),
	.combout(),
	.padio(PROG_en_ind));
// synopsys translate_off
defparam \PROG_en_ind~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[10]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[10]));
// synopsys translate_off
defparam \FL_addrOut[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[9]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[9]));
// synopsys translate_off
defparam \FL_addrOut[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[8]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[8]));
// synopsys translate_off
defparam \FL_addrOut[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[7]));
// synopsys translate_off
defparam \FL_addrOut[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[6]~I (
	.datain(\inst2|FLASH_MOD|FLASH|addr_reg [6]),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[6]));
// synopsys translate_off
defparam \FL_addrOut[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[5]~I (
	.datain(\inst2|FLASH_MOD|FLASH|addr_reg [5]),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[5]));
// synopsys translate_off
defparam \FL_addrOut[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[4]~I (
	.datain(\inst2|FLASH_MOD|FLASH|addr_reg [4]),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[4]));
// synopsys translate_off
defparam \FL_addrOut[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[3]~I (
	.datain(\inst2|FLASH_MOD|FLASH|addr_reg [3]),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[3]));
// synopsys translate_off
defparam \FL_addrOut[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[2]~I (
	.datain(\inst2|FLASH_MOD|FLASH|addr_reg [2]),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[2]));
// synopsys translate_off
defparam \FL_addrOut[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[1]~I (
	.datain(\inst2|FLASH_MOD|FLASH|addr_reg [1]),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[1]));
// synopsys translate_off
defparam \FL_addrOut[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \FL_addrOut[0]~I (
	.datain(\inst2|FLASH_MOD|FLASH|addr_reg [0]),
	.oe(vcc),
	.combout(),
	.padio(FL_addrOut[0]));
// synopsys translate_off
defparam \FL_addrOut[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \output[7]~I (
	.datain(\inst2|IO[7]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(\output [7]));
// synopsys translate_off
defparam \output[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \output[6]~I (
	.datain(\inst2|IO[6]~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(\output [6]));
// synopsys translate_off
defparam \output[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \output[5]~I (
	.datain(\inst2|IO[5]~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(\output [5]));
// synopsys translate_off
defparam \output[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \output[4]~I (
	.datain(\inst2|IO[4]~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(\output [4]));
// synopsys translate_off
defparam \output[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \output[3]~I (
	.datain(\inst2|IO[3]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(\output [3]));
// synopsys translate_off
defparam \output[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \output[2]~I (
	.datain(\inst2|IO[2]~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(\output [2]));
// synopsys translate_off
defparam \output[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \output[1]~I (
	.datain(\inst2|IO[1]~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(\output [1]));
// synopsys translate_off
defparam \output[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \output[0]~I (
	.datain(\inst2|IO[0]~8_combout ),
	.oe(vcc),
	.combout(),
	.padio(\output [0]));
// synopsys translate_off
defparam \output[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
