
---------- Begin Simulation Statistics ----------
final_tick                                18320148000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1360995                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666560                       # Number of bytes of host memory used
host_op_rate                                  1575608                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.78                       # Real time elapsed on the host
host_tick_rate                             2087012563                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11946875                       # Number of instructions simulated
sim_ops                                      13830928                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018320                       # Number of seconds simulated
sim_ticks                                 18320148000                       # Number of ticks simulated
system.cpu.Branches                           1999227                       # Number of branches fetched
system.cpu.committedInsts                    11946875                       # Number of instructions committed
system.cpu.committedOps                      13830928                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         36640296                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               36640295.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             49268749                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             6493369                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1204443                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                      551020                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              12393479                       # Number of integer alu accesses
system.cpu.num_int_insts                     12393479                       # number of integer instructions
system.cpu.num_int_register_reads            19432731                       # number of times the integer registers were read
system.cpu.num_int_register_writes            8513146                       # number of times the integer registers were written
system.cpu.num_load_insts                     2566381                       # Number of load instructions
system.cpu.num_mem_refs                       4491474                       # number of memory refs
system.cpu.num_store_insts                    1925093                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads              122096                       # number of times the vector registers were read
system.cpu.num_vec_register_writes             122069                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   9459499     67.12%     67.12% # Class of executed instruction
system.cpu.op_class::IntMult                   142498      1.01%     68.13% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                517      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.13% # Class of executed instruction
system.cpu.op_class::MemRead                  2566381     18.21%     86.34% # Class of executed instruction
system.cpu.op_class::MemWrite                 1925093     13.66%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   14093988                       # Class of executed instruction
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  18320148000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1648                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1286                       # Transaction distribution
system.membus.trans_dist::WritebackClean          119                       # Transaction distribution
system.membus.trans_dist::CleanEvict              741                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1812                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1812                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1239                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        33792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       277568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  311360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3460                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.005780                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.075819                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3440     99.42%     99.42% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.58%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3460                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11592500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2167500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16234500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18320148000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         195264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             221440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        82304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           82304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1286                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1286                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1428809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10658429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              12087239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1428809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1428809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4492540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4492540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4492540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1428809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10658429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16579779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016872564500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           70                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           70                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12481                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1128                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3460                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1404                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1404                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    227                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   182                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              198                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32965250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                93584000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10196.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28946.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2263                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1033                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1404                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.611408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.352351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.262248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          489     43.58%     43.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          265     23.62%     67.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          118     10.52%     77.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      4.19%     81.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      4.63%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           65      5.79%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      1.69%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.89%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57      5.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1122                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.842857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.615872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.711051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             55     78.57%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             8     11.43%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3      4.29%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.43%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.43%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.43%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      1.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            70                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           70                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.057143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.027769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               33     47.14%     47.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37     52.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            70                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 206912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   76416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  221440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                89856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        11.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     12.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18320134000                       # Total gap between requests
system.mem_ctrls.avgGap                    3766474.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       182592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        76416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1327500.192684032721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9966731.709809331223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4171145.342275619041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1404                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10086500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     83497500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 375528907250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24661.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27367.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 267470731.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6604500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3495195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18514020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5068620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1445633280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1660559910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5636570880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8776446405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.059798                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14637918250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    611520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3070709750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1470840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               762795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4569600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1164060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1445633280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        550941480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6570986400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8575528455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.092750                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17077525250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    611520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    631102750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     18320148000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18320148000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13902705                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13902705                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13902705                       # number of overall hits
system.cpu.icache.overall_hits::total        13902705                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            409                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          409                       # number of overall misses
system.cpu.icache.overall_misses::total           409                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23054500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23054500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23054500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23054500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13903114                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13903114                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13903114                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13903114                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56367.970660                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56367.970660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56367.970660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56367.970660                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          119                       # number of writebacks
system.cpu.icache.writebacks::total               119                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22645500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22645500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55367.970660                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55367.970660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55367.970660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55367.970660                       # average overall mshr miss latency
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13902705                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13902705                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           409                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23054500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23054500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13903114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13903114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56367.970660                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56367.970660                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22645500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22645500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55367.970660                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55367.970660                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18320148000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           235.767557                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13903114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               409                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          33992.943765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   235.767557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.460484                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.460484                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.566406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27806637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27806637                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18320148000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18320148000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18320148000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18320148000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18320148000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4154698                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4154698                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4160597                       # number of overall hits
system.cpu.dcache.overall_hits::total         4160597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2730                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3054                       # number of overall misses
system.cpu.dcache.overall_misses::total          3054                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    159205500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    159205500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    159205500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    159205500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4157428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4157428                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4163651                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4163651                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000657                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000657                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000733                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000733                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58317.032967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58317.032967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52130.157171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52130.157171                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1545                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                74                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.878378                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1286                       # number of writebacks
system.cpu.dcache.writebacks::total              1286                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3048                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3048                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    156340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    156340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    177405500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    177405500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000732                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000732                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57330.583058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57330.583058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58203.904199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58203.904199                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2027                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2344951                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2344951                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57930500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57930500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2345869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2345869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63105.119826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63105.119826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     56877500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     56877500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62161.202186                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62161.202186                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1809747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1809747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    101275000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    101275000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1811559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1811559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55891.280353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55891.280353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99463000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99463000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54891.280353                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54891.280353                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5899                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5899                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          324                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          324                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6223                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6223                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.052065                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.052065                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          321                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          321                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     21065000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     21065000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051583                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051583                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 65623.052960                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65623.052960                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        40019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       167000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       167000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        40022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        40022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000075                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000075                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 55666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 55666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 54666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        40022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40022                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        40022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40022                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18320148000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           921.628817                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4243689                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1390.917404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   921.628817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.900028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.900028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8490441                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8490441                       # Number of data accesses

---------- End Simulation Statistics   ----------
