
Blackshield_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014cc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .app_section  00000048  08008000  08008000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000010  08001654  08001654  00002654  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08001664  08001664  00004048  2**0
                  CONTENTS, READONLY
  5 .ARM          00000000  08001664  08001664  00004048  2**0
                  CONTENTS, READONLY
  6 .preinit_array 00000000  08001664  08001664  00004048  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08001664  08001664  00002664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08001668  08001668  00002668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000004  20000000  0800166c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .ccmram       00000000  10000000  10000000  00004048  2**0
                  CONTENTS
 11 .bss          000000b0  20000004  20000004  00005004  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200000b4  200000b4  00005004  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00004048  2**0
                  CONTENTS, READONLY
 14 .debug_info   00009014  00000000  00000000  00004078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001217  00000000  00000000  0000d08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 00000d0f  00000000  00000000  0000e2a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000330  00000000  00000000  0000efb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000447  00000000  00000000  0000f2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00000e06  00000000  00000000  0000f72f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0000682e  00000000  00000000  00010535  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0008fd5e  00000000  00000000  00016d63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  000a6ac1  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00000878  00000000  00000000  000a6b04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000056  00000000  00000000  000a737c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800163c 	.word	0x0800163c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	0800163c 	.word	0x0800163c

080001c8 <CRC_Init>:

#include "CRC.h"

void CRC_Init(void)
{
	RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN;
 80001c8:	4a02      	ldr	r2, [pc, #8]	@ (80001d4 <CRC_Init+0xc>)
 80001ca:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80001cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80001d0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80001d2:	4770      	bx	lr
 80001d4:	40023800 	.word	0x40023800

080001d8 <CRC_Compute_Flash_Data>:
	return (CRC -> DR)&0xFFFFffff;
}


uint32_t CRC_Compute_Flash_Data(volatile uint32_t Flash_Address, size_t length)
{
 80001d8:	b082      	sub	sp, #8
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80001da:	4a14      	ldr	r2, [pc, #80]	@ (800022c <CRC_Compute_Flash_Data+0x54>)
{
 80001dc:	9001      	str	r0, [sp, #4]
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80001de:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80001e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80001e4:	6313      	str	r3, [r2, #48]	@ 0x30

	DMA2_Stream0->CR = 0;
 80001e6:	4b12      	ldr	r3, [pc, #72]	@ (8000230 <CRC_Compute_Flash_Data+0x58>)
 80001e8:	2200      	movs	r2, #0
 80001ea:	611a      	str	r2, [r3, #16]
	while (DMA2_Stream0->CR & DMA_SxCR_EN);  // Make sure stream is disabled
 80001ec:	6918      	ldr	r0, [r3, #16]
 80001ee:	f010 0001 	ands.w	r0, r0, #1
 80001f2:	d1fb      	bne.n	80001ec <CRC_Compute_Flash_Data+0x14>

	DMA2_Stream0->PAR = (uint32_t)&CRC->DR;
 80001f4:	4a0f      	ldr	r2, [pc, #60]	@ (8000234 <CRC_Compute_Flash_Data+0x5c>)
 80001f6:	619a      	str	r2, [r3, #24]
	DMA2_Stream0->M0AR = (uint32_t)Flash_Address;
 80001f8:	9a01      	ldr	r2, [sp, #4]
 80001fa:	61da      	str	r2, [r3, #28]
	DMA2_Stream0->NDTR = length;
 80001fc:	6159      	str	r1, [r3, #20]
	DMA2_Stream0->CR |=
 80001fe:	691a      	ldr	r2, [r3, #16]
 8000200:	f442 42a8 	orr.w	r2, r2, #21504	@ 0x5400
 8000204:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000208:	611a      	str	r2, [r3, #16]
			(1 << DMA_SxCR_DIR_Pos)    |     // Memory-to-peripheral
			(0 << DMA_SxCR_PINC_Pos)   |     // Peripheral address not incremented
			(1 << DMA_SxCR_MINC_Pos)   |     // Memory address incremented
			(2 << DMA_SxCR_MSIZE_Pos)  |     // Memory size: word (32-bit)
			(2 << DMA_SxCR_PSIZE_Pos);       // Peripheral size: word
	DMA2_Stream0->FCR = 0; // Direct mode, no FIFO
 800020a:	6258      	str	r0, [r3, #36]	@ 0x24

	    DMA2_Stream0->CR |= DMA_SxCR_EN;
 800020c:	691a      	ldr	r2, [r3, #16]
 800020e:	f042 0201 	orr.w	r2, r2, #1
 8000212:	611a      	str	r2, [r3, #16]

	    // Wait for transfer complete
	    while (!(DMA2->LISR & DMA_LISR_TCIF0));
 8000214:	4b06      	ldr	r3, [pc, #24]	@ (8000230 <CRC_Compute_Flash_Data+0x58>)
 8000216:	681a      	ldr	r2, [r3, #0]
 8000218:	0692      	lsls	r2, r2, #26
 800021a:	d5fc      	bpl.n	8000216 <CRC_Compute_Flash_Data+0x3e>
	    DMA2->LIFCR |= DMA_LIFCR_CTCIF0;
 800021c:	689a      	ldr	r2, [r3, #8]
 800021e:	f042 0220 	orr.w	r2, r2, #32
 8000222:	609a      	str	r2, [r3, #8]

	    uint32_t crc_value = CRC->DR;
 8000224:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <CRC_Compute_Flash_Data+0x5c>)
 8000226:	6818      	ldr	r0, [r3, #0]

	    return crc_value;
}
 8000228:	b002      	add	sp, #8
 800022a:	4770      	bx	lr
 800022c:	40023800 	.word	0x40023800
 8000230:	40026400 	.word	0x40026400
 8000234:	40023000 	.word	0x40023000

08000238 <DMA1_Stream0_IRQHandler>:
volatile uint32_t DMA_LISR = 0;
volatile uint32_t DMA_HISR = 0;


void DMA1_Stream0_IRQHandler(void)
{
 8000238:	b570      	push	{r4, r5, r6, lr}
	DMA_LISR = DMA1 -> LISR;
 800023a:	4d37      	ldr	r5, [pc, #220]	@ (8000318 <DMA1_Stream0_IRQHandler+0xe0>)
 800023c:	4c37      	ldr	r4, [pc, #220]	@ (800031c <DMA1_Stream0_IRQHandler+0xe4>)
 800023e:	682b      	ldr	r3, [r5, #0]
 8000240:	6023      	str	r3, [r4, #0]

	if(DMA_LISR & DMA_LISR_FEIF0)
 8000242:	6823      	ldr	r3, [r4, #0]
 8000244:	07db      	lsls	r3, r3, #31
 8000246:	d50b      	bpl.n	8000260 <DMA1_Stream0_IRQHandler+0x28>
	{

		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000248:	4b35      	ldr	r3, [pc, #212]	@ (8000320 <DMA1_Stream0_IRQHandler+0xe8>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	69da      	ldr	r2, [r3, #28]
 800024e:	0616      	lsls	r6, r2, #24
 8000250:	d506      	bpl.n	8000260 <DMA1_Stream0_IRQHandler+0x28>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000254:	b123      	cbz	r3, 8000260 <DMA1_Stream0_IRQHandler+0x28>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000256:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF0;
 8000258:	68ab      	ldr	r3, [r5, #8]
 800025a:	f043 0301 	orr.w	r3, r3, #1
 800025e:	60ab      	str	r3, [r5, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF0)
 8000260:	6823      	ldr	r3, [r4, #0]
 8000262:	075d      	lsls	r5, r3, #29
 8000264:	d50c      	bpl.n	8000280 <DMA1_Stream0_IRQHandler+0x48>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8000266:	4b2e      	ldr	r3, [pc, #184]	@ (8000320 <DMA1_Stream0_IRQHandler+0xe8>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	69da      	ldr	r2, [r3, #28]
 800026c:	0790      	lsls	r0, r2, #30
 800026e:	d507      	bpl.n	8000280 <DMA1_Stream0_IRQHandler+0x48>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000272:	b12b      	cbz	r3, 8000280 <DMA1_Stream0_IRQHandler+0x48>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000274:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8000276:	4a28      	ldr	r2, [pc, #160]	@ (8000318 <DMA1_Stream0_IRQHandler+0xe0>)
 8000278:	6893      	ldr	r3, [r2, #8]
 800027a:	f043 0304 	orr.w	r3, r3, #4
 800027e:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF0)
 8000280:	6823      	ldr	r3, [r4, #0]
 8000282:	0719      	lsls	r1, r3, #28
 8000284:	d50c      	bpl.n	80002a0 <DMA1_Stream0_IRQHandler+0x68>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8000286:	4b26      	ldr	r3, [pc, #152]	@ (8000320 <DMA1_Stream0_IRQHandler+0xe8>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	69da      	ldr	r2, [r3, #28]
 800028c:	0752      	lsls	r2, r2, #29
 800028e:	d507      	bpl.n	80002a0 <DMA1_Stream0_IRQHandler+0x68>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000292:	b12b      	cbz	r3, 80002a0 <DMA1_Stream0_IRQHandler+0x68>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000294:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF0;
 8000296:	4a20      	ldr	r2, [pc, #128]	@ (8000318 <DMA1_Stream0_IRQHandler+0xe0>)
 8000298:	6893      	ldr	r3, [r2, #8]
 800029a:	f043 0308 	orr.w	r3, r3, #8
 800029e:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF0)
 80002a0:	6823      	ldr	r3, [r4, #0]
 80002a2:	06db      	lsls	r3, r3, #27
 80002a4:	d518      	bpl.n	80002d8 <DMA1_Stream0_IRQHandler+0xa0>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80002a6:	4d1e      	ldr	r5, [pc, #120]	@ (8000320 <DMA1_Stream0_IRQHandler+0xe8>)
 80002a8:	682b      	ldr	r3, [r5, #0]
 80002aa:	69da      	ldr	r2, [r3, #28]
 80002ac:	0716      	lsls	r6, r2, #28
 80002ae:	d513      	bpl.n	80002d8 <DMA1_Stream0_IRQHandler+0xa0>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80002b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80002b2:	b18b      	cbz	r3, 80002d8 <DMA1_Stream0_IRQHandler+0xa0>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80002b4:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF0;
 80002b6:	4a18      	ldr	r2, [pc, #96]	@ (8000318 <DMA1_Stream0_IRQHandler+0xe0>)
 80002b8:	6893      	ldr	r3, [r2, #8]
 80002ba:	f043 0310 	orr.w	r3, r3, #16
 80002be:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80002c0:	682b      	ldr	r3, [r5, #0]
 80002c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80002c4:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80002c8:	d106      	bne.n	80002d8 <DMA1_Stream0_IRQHandler+0xa0>
				{
					if((__DMA1_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80002ca:	685a      	ldr	r2, [r3, #4]
 80002cc:	6812      	ldr	r2, [r2, #0]
 80002ce:	0355      	lsls	r5, r2, #13
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80002d0:	bf4c      	ite	mi
 80002d2:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					}
					else
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80002d4:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 80002d6:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF0)
 80002d8:	6823      	ldr	r3, [r4, #0]
 80002da:	0698      	lsls	r0, r3, #26
 80002dc:	d51a      	bpl.n	8000314 <DMA1_Stream0_IRQHandler+0xdc>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80002de:	4c10      	ldr	r4, [pc, #64]	@ (8000320 <DMA1_Stream0_IRQHandler+0xe8>)
 80002e0:	6823      	ldr	r3, [r4, #0]
 80002e2:	69da      	ldr	r2, [r3, #28]
 80002e4:	06d1      	lsls	r1, r2, #27
 80002e6:	d515      	bpl.n	8000314 <DMA1_Stream0_IRQHandler+0xdc>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80002e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002ea:	b19b      	cbz	r3, 8000314 <DMA1_Stream0_IRQHandler+0xdc>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80002ec:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
 80002ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000318 <DMA1_Stream0_IRQHandler+0xe0>)
 80002f0:	6893      	ldr	r3, [r2, #8]
 80002f2:	f043 0320 	orr.w	r3, r3, #32
 80002f6:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80002f8:	6823      	ldr	r3, [r4, #0]
 80002fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80002fc:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000300:	d108      	bne.n	8000314 <DMA1_Stream0_IRQHandler+0xdc>
				{
					if((__DMA1_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000302:	685a      	ldr	r2, [r3, #4]
 8000304:	6812      	ldr	r2, [r2, #0]
 8000306:	0352      	lsls	r2, r2, #13
				}
			}
		}

	}
}
 8000308:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800030c:	bf4c      	ite	mi
 800030e:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000310:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000312:	4718      	bx	r3
}
 8000314:	bd70      	pop	{r4, r5, r6, pc}
 8000316:	bf00      	nop
 8000318:	40026000 	.word	0x40026000
 800031c:	20000024 	.word	0x20000024
 8000320:	20000064 	.word	0x20000064

08000324 <DMA1_Stream1_IRQHandler>:

void DMA1_Stream1_IRQHandler(void)
{
 8000324:	b570      	push	{r4, r5, r6, lr}
	DMA_LISR = DMA1 -> LISR;
 8000326:	4d37      	ldr	r5, [pc, #220]	@ (8000404 <DMA1_Stream1_IRQHandler+0xe0>)
 8000328:	4c37      	ldr	r4, [pc, #220]	@ (8000408 <DMA1_Stream1_IRQHandler+0xe4>)
 800032a:	682b      	ldr	r3, [r5, #0]
 800032c:	6023      	str	r3, [r4, #0]

	if(DMA_LISR & DMA_LISR_FEIF1)
 800032e:	6823      	ldr	r3, [r4, #0]
 8000330:	065b      	lsls	r3, r3, #25
 8000332:	d50b      	bpl.n	800034c <DMA1_Stream1_IRQHandler+0x28>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000334:	4b35      	ldr	r3, [pc, #212]	@ (800040c <DMA1_Stream1_IRQHandler+0xe8>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	69da      	ldr	r2, [r3, #28]
 800033a:	0616      	lsls	r6, r2, #24
 800033c:	d506      	bpl.n	800034c <DMA1_Stream1_IRQHandler+0x28>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800033e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000340:	b123      	cbz	r3, 800034c <DMA1_Stream1_IRQHandler+0x28>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000342:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF1;
 8000344:	68ab      	ldr	r3, [r5, #8]
 8000346:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800034a:	60ab      	str	r3, [r5, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF1)
 800034c:	6823      	ldr	r3, [r4, #0]
 800034e:	05dd      	lsls	r5, r3, #23
 8000350:	d50c      	bpl.n	800036c <DMA1_Stream1_IRQHandler+0x48>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8000352:	4b2e      	ldr	r3, [pc, #184]	@ (800040c <DMA1_Stream1_IRQHandler+0xe8>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	69da      	ldr	r2, [r3, #28]
 8000358:	0790      	lsls	r0, r2, #30
 800035a:	d507      	bpl.n	800036c <DMA1_Stream1_IRQHandler+0x48>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800035c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800035e:	b12b      	cbz	r3, 800036c <DMA1_Stream1_IRQHandler+0x48>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000360:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8000362:	4a28      	ldr	r2, [pc, #160]	@ (8000404 <DMA1_Stream1_IRQHandler+0xe0>)
 8000364:	6893      	ldr	r3, [r2, #8]
 8000366:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800036a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF1)
 800036c:	6823      	ldr	r3, [r4, #0]
 800036e:	0599      	lsls	r1, r3, #22
 8000370:	d50c      	bpl.n	800038c <DMA1_Stream1_IRQHandler+0x68>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8000372:	4b26      	ldr	r3, [pc, #152]	@ (800040c <DMA1_Stream1_IRQHandler+0xe8>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	69da      	ldr	r2, [r3, #28]
 8000378:	0752      	lsls	r2, r2, #29
 800037a:	d507      	bpl.n	800038c <DMA1_Stream1_IRQHandler+0x68>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800037c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800037e:	b12b      	cbz	r3, 800038c <DMA1_Stream1_IRQHandler+0x68>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000380:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8000382:	4a20      	ldr	r2, [pc, #128]	@ (8000404 <DMA1_Stream1_IRQHandler+0xe0>)
 8000384:	6893      	ldr	r3, [r2, #8]
 8000386:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800038a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF1)
 800038c:	6823      	ldr	r3, [r4, #0]
 800038e:	055b      	lsls	r3, r3, #21
 8000390:	d518      	bpl.n	80003c4 <DMA1_Stream1_IRQHandler+0xa0>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8000392:	4d1e      	ldr	r5, [pc, #120]	@ (800040c <DMA1_Stream1_IRQHandler+0xe8>)
 8000394:	682b      	ldr	r3, [r5, #0]
 8000396:	69da      	ldr	r2, [r3, #28]
 8000398:	0716      	lsls	r6, r2, #28
 800039a:	d513      	bpl.n	80003c4 <DMA1_Stream1_IRQHandler+0xa0>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800039c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800039e:	b18b      	cbz	r3, 80003c4 <DMA1_Stream1_IRQHandler+0xa0>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80003a0:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF1;
 80003a2:	4a18      	ldr	r2, [pc, #96]	@ (8000404 <DMA1_Stream1_IRQHandler+0xe0>)
 80003a4:	6893      	ldr	r3, [r2, #8]
 80003a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80003aa:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80003ac:	682b      	ldr	r3, [r5, #0]
 80003ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80003b0:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80003b4:	d106      	bne.n	80003c4 <DMA1_Stream1_IRQHandler+0xa0>
				{
					if((__DMA1_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80003b6:	685a      	ldr	r2, [r3, #4]
 80003b8:	6812      	ldr	r2, [r2, #0]
 80003ba:	0355      	lsls	r5, r2, #13
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80003bc:	bf4c      	ite	mi
 80003be:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					}
					else
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80003c0:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 80003c2:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF1)
 80003c4:	6823      	ldr	r3, [r4, #0]
 80003c6:	0518      	lsls	r0, r3, #20
 80003c8:	d51a      	bpl.n	8000400 <DMA1_Stream1_IRQHandler+0xdc>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80003ca:	4c10      	ldr	r4, [pc, #64]	@ (800040c <DMA1_Stream1_IRQHandler+0xe8>)
 80003cc:	6823      	ldr	r3, [r4, #0]
 80003ce:	69da      	ldr	r2, [r3, #28]
 80003d0:	06d1      	lsls	r1, r2, #27
 80003d2:	d515      	bpl.n	8000400 <DMA1_Stream1_IRQHandler+0xdc>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80003d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003d6:	b19b      	cbz	r3, 8000400 <DMA1_Stream1_IRQHandler+0xdc>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80003d8:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
 80003da:	4a0a      	ldr	r2, [pc, #40]	@ (8000404 <DMA1_Stream1_IRQHandler+0xe0>)
 80003dc:	6893      	ldr	r3, [r2, #8]
 80003de:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80003e2:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80003e4:	6823      	ldr	r3, [r4, #0]
 80003e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80003e8:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80003ec:	d108      	bne.n	8000400 <DMA1_Stream1_IRQHandler+0xdc>
				{
					if((__DMA1_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80003ee:	685a      	ldr	r2, [r3, #4]
 80003f0:	6812      	ldr	r2, [r2, #0]
 80003f2:	0352      	lsls	r2, r2, #13
					}
				}
			}
		}
	}
}
 80003f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80003f8:	bf4c      	ite	mi
 80003fa:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80003fc:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 80003fe:	4718      	bx	r3
}
 8000400:	bd70      	pop	{r4, r5, r6, pc}
 8000402:	bf00      	nop
 8000404:	40026000 	.word	0x40026000
 8000408:	20000024 	.word	0x20000024
 800040c:	20000060 	.word	0x20000060

08000410 <DMA1_Stream2_IRQHandler>:


void DMA1_Stream2_IRQHandler(void)
{
 8000410:	b570      	push	{r4, r5, r6, lr}
	DMA_LISR = DMA1 -> LISR;
 8000412:	4d37      	ldr	r5, [pc, #220]	@ (80004f0 <DMA1_Stream2_IRQHandler+0xe0>)
 8000414:	4c37      	ldr	r4, [pc, #220]	@ (80004f4 <DMA1_Stream2_IRQHandler+0xe4>)
 8000416:	682b      	ldr	r3, [r5, #0]
 8000418:	6023      	str	r3, [r4, #0]

	if(DMA_LISR & DMA_LISR_FEIF2)
 800041a:	6823      	ldr	r3, [r4, #0]
 800041c:	03db      	lsls	r3, r3, #15
 800041e:	d50b      	bpl.n	8000438 <DMA1_Stream2_IRQHandler+0x28>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000420:	4b35      	ldr	r3, [pc, #212]	@ (80004f8 <DMA1_Stream2_IRQHandler+0xe8>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	69da      	ldr	r2, [r3, #28]
 8000426:	0616      	lsls	r6, r2, #24
 8000428:	d506      	bpl.n	8000438 <DMA1_Stream2_IRQHandler+0x28>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800042a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800042c:	b123      	cbz	r3, 8000438 <DMA1_Stream2_IRQHandler+0x28>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800042e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8000430:	68ab      	ldr	r3, [r5, #8]
 8000432:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000436:	60ab      	str	r3, [r5, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF2)
 8000438:	6823      	ldr	r3, [r4, #0]
 800043a:	035d      	lsls	r5, r3, #13
 800043c:	d50c      	bpl.n	8000458 <DMA1_Stream2_IRQHandler+0x48>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 800043e:	4b2e      	ldr	r3, [pc, #184]	@ (80004f8 <DMA1_Stream2_IRQHandler+0xe8>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	69da      	ldr	r2, [r3, #28]
 8000444:	0790      	lsls	r0, r2, #30
 8000446:	d507      	bpl.n	8000458 <DMA1_Stream2_IRQHandler+0x48>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800044a:	b12b      	cbz	r3, 8000458 <DMA1_Stream2_IRQHandler+0x48>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 800044c:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 800044e:	4a28      	ldr	r2, [pc, #160]	@ (80004f0 <DMA1_Stream2_IRQHandler+0xe0>)
 8000450:	6893      	ldr	r3, [r2, #8]
 8000452:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000456:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF2)
 8000458:	6823      	ldr	r3, [r4, #0]
 800045a:	0319      	lsls	r1, r3, #12
 800045c:	d50c      	bpl.n	8000478 <DMA1_Stream2_IRQHandler+0x68>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 800045e:	4b26      	ldr	r3, [pc, #152]	@ (80004f8 <DMA1_Stream2_IRQHandler+0xe8>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	69da      	ldr	r2, [r3, #28]
 8000464:	0752      	lsls	r2, r2, #29
 8000466:	d507      	bpl.n	8000478 <DMA1_Stream2_IRQHandler+0x68>
		{
			if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
			{
				if (__DMA1_Stream2_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800046a:	b12b      	cbz	r3, 8000478 <DMA1_Stream2_IRQHandler+0x68>
				{
					__DMA1_Stream2_Config__ ->ISR_Routines.Transfer_Error_ISR();
 800046c:	4798      	blx	r3
					DMA1 -> LIFCR |= DMA_LIFCR_CTEIF2;
 800046e:	4a20      	ldr	r2, [pc, #128]	@ (80004f0 <DMA1_Stream2_IRQHandler+0xe0>)
 8000470:	6893      	ldr	r3, [r2, #8]
 8000472:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000476:	6093      	str	r3, [r2, #8]
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF2)
 8000478:	6823      	ldr	r3, [r4, #0]
 800047a:	02db      	lsls	r3, r3, #11
 800047c:	d518      	bpl.n	80004b0 <DMA1_Stream2_IRQHandler+0xa0>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 800047e:	4d1e      	ldr	r5, [pc, #120]	@ (80004f8 <DMA1_Stream2_IRQHandler+0xe8>)
 8000480:	682b      	ldr	r3, [r5, #0]
 8000482:	69da      	ldr	r2, [r3, #28]
 8000484:	0716      	lsls	r6, r2, #28
 8000486:	d513      	bpl.n	80004b0 <DMA1_Stream2_IRQHandler+0xa0>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800048a:	b18b      	cbz	r3, 80004b0 <DMA1_Stream2_IRQHandler+0xa0>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800048c:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF2;
 800048e:	4a18      	ldr	r2, [pc, #96]	@ (80004f0 <DMA1_Stream2_IRQHandler+0xe0>)
 8000490:	6893      	ldr	r3, [r2, #8]
 8000492:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000496:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000498:	682b      	ldr	r3, [r5, #0]
 800049a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800049c:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80004a0:	d106      	bne.n	80004b0 <DMA1_Stream2_IRQHandler+0xa0>
				{
					if((__DMA1_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80004a2:	685a      	ldr	r2, [r3, #4]
 80004a4:	6812      	ldr	r2, [r2, #0]
 80004a6:	0355      	lsls	r5, r2, #13
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80004a8:	bf4c      	ite	mi
 80004aa:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					}
					else
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80004ac:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 80004ae:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF2)
 80004b0:	6823      	ldr	r3, [r4, #0]
 80004b2:	0298      	lsls	r0, r3, #10
 80004b4:	d51a      	bpl.n	80004ec <DMA1_Stream2_IRQHandler+0xdc>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80004b6:	4c10      	ldr	r4, [pc, #64]	@ (80004f8 <DMA1_Stream2_IRQHandler+0xe8>)
 80004b8:	6823      	ldr	r3, [r4, #0]
 80004ba:	69da      	ldr	r2, [r3, #28]
 80004bc:	06d1      	lsls	r1, r2, #27
 80004be:	d515      	bpl.n	80004ec <DMA1_Stream2_IRQHandler+0xdc>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80004c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004c2:	b19b      	cbz	r3, 80004ec <DMA1_Stream2_IRQHandler+0xdc>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80004c4:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
 80004c6:	4a0a      	ldr	r2, [pc, #40]	@ (80004f0 <DMA1_Stream2_IRQHandler+0xe0>)
 80004c8:	6893      	ldr	r3, [r2, #8]
 80004ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80004ce:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80004d0:	6823      	ldr	r3, [r4, #0]
 80004d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80004d4:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80004d8:	d108      	bne.n	80004ec <DMA1_Stream2_IRQHandler+0xdc>
				{
					if((__DMA1_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80004da:	685a      	ldr	r2, [r3, #4]
 80004dc:	6812      	ldr	r2, [r2, #0]
 80004de:	0352      	lsls	r2, r2, #13
					}
				}
			}
		}
	}
}
 80004e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80004e4:	bf4c      	ite	mi
 80004e6:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80004e8:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 80004ea:	4718      	bx	r3
}
 80004ec:	bd70      	pop	{r4, r5, r6, pc}
 80004ee:	bf00      	nop
 80004f0:	40026000 	.word	0x40026000
 80004f4:	20000024 	.word	0x20000024
 80004f8:	2000005c 	.word	0x2000005c

080004fc <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void)
{
 80004fc:	b570      	push	{r4, r5, r6, lr}
	DMA_LISR = DMA1 -> LISR;
 80004fe:	4d37      	ldr	r5, [pc, #220]	@ (80005dc <DMA1_Stream3_IRQHandler+0xe0>)
 8000500:	4c37      	ldr	r4, [pc, #220]	@ (80005e0 <DMA1_Stream3_IRQHandler+0xe4>)
 8000502:	682b      	ldr	r3, [r5, #0]
 8000504:	6023      	str	r3, [r4, #0]

	if(DMA_LISR & DMA_LISR_FEIF3)
 8000506:	6823      	ldr	r3, [r4, #0]
 8000508:	025b      	lsls	r3, r3, #9
 800050a:	d50b      	bpl.n	8000524 <DMA1_Stream3_IRQHandler+0x28>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 800050c:	4b35      	ldr	r3, [pc, #212]	@ (80005e4 <DMA1_Stream3_IRQHandler+0xe8>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	69da      	ldr	r2, [r3, #28]
 8000512:	0616      	lsls	r6, r2, #24
 8000514:	d506      	bpl.n	8000524 <DMA1_Stream3_IRQHandler+0x28>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000518:	b123      	cbz	r3, 8000524 <DMA1_Stream3_IRQHandler+0x28>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800051a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF3;
 800051c:	68ab      	ldr	r3, [r5, #8]
 800051e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000522:	60ab      	str	r3, [r5, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_DMEIF3)
 8000524:	6823      	ldr	r3, [r4, #0]
 8000526:	01dd      	lsls	r5, r3, #7
 8000528:	d50c      	bpl.n	8000544 <DMA1_Stream3_IRQHandler+0x48>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 800052a:	4b2e      	ldr	r3, [pc, #184]	@ (80005e4 <DMA1_Stream3_IRQHandler+0xe8>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	69da      	ldr	r2, [r3, #28]
 8000530:	0790      	lsls	r0, r2, #30
 8000532:	d507      	bpl.n	8000544 <DMA1_Stream3_IRQHandler+0x48>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000536:	b12b      	cbz	r3, 8000544 <DMA1_Stream3_IRQHandler+0x48>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000538:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 800053a:	4a28      	ldr	r2, [pc, #160]	@ (80005dc <DMA1_Stream3_IRQHandler+0xe0>)
 800053c:	6893      	ldr	r3, [r2, #8]
 800053e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000542:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TEIF3)
 8000544:	6823      	ldr	r3, [r4, #0]
 8000546:	0199      	lsls	r1, r3, #6
 8000548:	d50c      	bpl.n	8000564 <DMA1_Stream3_IRQHandler+0x68>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 800054a:	4b26      	ldr	r3, [pc, #152]	@ (80005e4 <DMA1_Stream3_IRQHandler+0xe8>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	69da      	ldr	r2, [r3, #28]
 8000550:	0752      	lsls	r2, r2, #29
 8000552:	d507      	bpl.n	8000564 <DMA1_Stream3_IRQHandler+0x68>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000556:	b12b      	cbz	r3, 8000564 <DMA1_Stream3_IRQHandler+0x68>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000558:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF3;
 800055a:	4a20      	ldr	r2, [pc, #128]	@ (80005dc <DMA1_Stream3_IRQHandler+0xe0>)
 800055c:	6893      	ldr	r3, [r2, #8]
 800055e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000562:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF3)
 8000564:	6823      	ldr	r3, [r4, #0]
 8000566:	015b      	lsls	r3, r3, #5
 8000568:	d518      	bpl.n	800059c <DMA1_Stream3_IRQHandler+0xa0>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 800056a:	4d1e      	ldr	r5, [pc, #120]	@ (80005e4 <DMA1_Stream3_IRQHandler+0xe8>)
 800056c:	682b      	ldr	r3, [r5, #0]
 800056e:	69da      	ldr	r2, [r3, #28]
 8000570:	0716      	lsls	r6, r2, #28
 8000572:	d513      	bpl.n	800059c <DMA1_Stream3_IRQHandler+0xa0>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000576:	b18b      	cbz	r3, 800059c <DMA1_Stream3_IRQHandler+0xa0>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000578:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF3;
 800057a:	4a18      	ldr	r2, [pc, #96]	@ (80005dc <DMA1_Stream3_IRQHandler+0xe0>)
 800057c:	6893      	ldr	r3, [r2, #8]
 800057e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000582:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000584:	682b      	ldr	r3, [r5, #0]
 8000586:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000588:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 800058c:	d106      	bne.n	800059c <DMA1_Stream3_IRQHandler+0xa0>
				{
					if((__DMA1_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800058e:	685a      	ldr	r2, [r3, #4]
 8000590:	6812      	ldr	r2, [r2, #0]
 8000592:	0355      	lsls	r5, r2, #13
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000594:	bf4c      	ite	mi
 8000596:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					}
					else
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000598:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 800059a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF3)
 800059c:	6823      	ldr	r3, [r4, #0]
 800059e:	0118      	lsls	r0, r3, #4
 80005a0:	d51a      	bpl.n	80005d8 <DMA1_Stream3_IRQHandler+0xdc>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80005a2:	4c10      	ldr	r4, [pc, #64]	@ (80005e4 <DMA1_Stream3_IRQHandler+0xe8>)
 80005a4:	6823      	ldr	r3, [r4, #0]
 80005a6:	69da      	ldr	r2, [r3, #28]
 80005a8:	06d1      	lsls	r1, r2, #27
 80005aa:	d515      	bpl.n	80005d8 <DMA1_Stream3_IRQHandler+0xdc>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ae:	b19b      	cbz	r3, 80005d8 <DMA1_Stream3_IRQHandler+0xdc>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80005b0:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
 80005b2:	4a0a      	ldr	r2, [pc, #40]	@ (80005dc <DMA1_Stream3_IRQHandler+0xe0>)
 80005b4:	6893      	ldr	r3, [r2, #8]
 80005b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80005ba:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80005bc:	6823      	ldr	r3, [r4, #0]
 80005be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80005c0:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80005c4:	d108      	bne.n	80005d8 <DMA1_Stream3_IRQHandler+0xdc>
				{
					if((__DMA1_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80005c6:	685a      	ldr	r2, [r3, #4]
 80005c8:	6812      	ldr	r2, [r2, #0]
 80005ca:	0352      	lsls	r2, r2, #13
					}
				}
			}
		}
	}
}
 80005cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80005d0:	bf4c      	ite	mi
 80005d2:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80005d4:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 80005d6:	4718      	bx	r3
}
 80005d8:	bd70      	pop	{r4, r5, r6, pc}
 80005da:	bf00      	nop
 80005dc:	40026000 	.word	0x40026000
 80005e0:	20000024 	.word	0x20000024
 80005e4:	20000058 	.word	0x20000058

080005e8 <DMA1_Stream4_IRQHandler>:

void DMA1_Stream4_IRQHandler(void)
{
 80005e8:	b570      	push	{r4, r5, r6, lr}
	DMA_HISR = DMA1 -> HISR;
 80005ea:	4d2f      	ldr	r5, [pc, #188]	@ (80006a8 <DMA1_Stream4_IRQHandler+0xc0>)
 80005ec:	4c2f      	ldr	r4, [pc, #188]	@ (80006ac <DMA1_Stream4_IRQHandler+0xc4>)
 80005ee:	686b      	ldr	r3, [r5, #4]
 80005f0:	6023      	str	r3, [r4, #0]

	if(DMA_HISR & DMA_HISR_FEIF4)
 80005f2:	6823      	ldr	r3, [r4, #0]
 80005f4:	07da      	lsls	r2, r3, #31
 80005f6:	d508      	bpl.n	800060a <DMA1_Stream4_IRQHandler+0x22>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80005f8:	4b2d      	ldr	r3, [pc, #180]	@ (80006b0 <DMA1_Stream4_IRQHandler+0xc8>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80005fe:	b123      	cbz	r3, 800060a <DMA1_Stream4_IRQHandler+0x22>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000600:	4798      	blx	r3
			DMA1 -> LIFCR |= DMA_HIFCR_CFEIF5;
 8000602:	68ab      	ldr	r3, [r5, #8]
 8000604:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000608:	60ab      	str	r3, [r5, #8]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF4)
 800060a:	6823      	ldr	r3, [r4, #0]
 800060c:	075b      	lsls	r3, r3, #29
 800060e:	d509      	bpl.n	8000624 <DMA1_Stream4_IRQHandler+0x3c>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000610:	4b27      	ldr	r3, [pc, #156]	@ (80006b0 <DMA1_Stream4_IRQHandler+0xc8>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000616:	b12b      	cbz	r3, 8000624 <DMA1_Stream4_IRQHandler+0x3c>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000618:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 800061a:	4a23      	ldr	r2, [pc, #140]	@ (80006a8 <DMA1_Stream4_IRQHandler+0xc0>)
 800061c:	68d3      	ldr	r3, [r2, #12]
 800061e:	f043 0304 	orr.w	r3, r3, #4
 8000622:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF4)
 8000624:	6823      	ldr	r3, [r4, #0]
 8000626:	071e      	lsls	r6, r3, #28
 8000628:	d509      	bpl.n	800063e <DMA1_Stream4_IRQHandler+0x56>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800062a:	4b21      	ldr	r3, [pc, #132]	@ (80006b0 <DMA1_Stream4_IRQHandler+0xc8>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000630:	b12b      	cbz	r3, 800063e <DMA1_Stream4_IRQHandler+0x56>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000632:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF4;
 8000634:	4a1c      	ldr	r2, [pc, #112]	@ (80006a8 <DMA1_Stream4_IRQHandler+0xc0>)
 8000636:	68d3      	ldr	r3, [r2, #12]
 8000638:	f043 0308 	orr.w	r3, r3, #8
 800063c:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF4)
 800063e:	6823      	ldr	r3, [r4, #0]
 8000640:	06dd      	lsls	r5, r3, #27
 8000642:	d515      	bpl.n	8000670 <DMA1_Stream4_IRQHandler+0x88>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000644:	4d1a      	ldr	r5, [pc, #104]	@ (80006b0 <DMA1_Stream4_IRQHandler+0xc8>)
 8000646:	682b      	ldr	r3, [r5, #0]
 8000648:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800064a:	b18b      	cbz	r3, 8000670 <DMA1_Stream4_IRQHandler+0x88>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800064c:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF4;
 800064e:	4a16      	ldr	r2, [pc, #88]	@ (80006a8 <DMA1_Stream4_IRQHandler+0xc0>)
 8000650:	68d3      	ldr	r3, [r2, #12]
 8000652:	f043 0310 	orr.w	r3, r3, #16
 8000656:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000658:	682b      	ldr	r3, [r5, #0]
 800065a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800065c:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000660:	d106      	bne.n	8000670 <DMA1_Stream4_IRQHandler+0x88>
			{
				if((__DMA1_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000662:	685a      	ldr	r2, [r3, #4]
 8000664:	6812      	ldr	r2, [r2, #0]
 8000666:	0350      	lsls	r0, r2, #13
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000668:	bf4c      	ite	mi
 800066a:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
				}
				else
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800066c:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 800066e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF4)
 8000670:	6823      	ldr	r3, [r4, #0]
 8000672:	0699      	lsls	r1, r3, #26
 8000674:	d517      	bpl.n	80006a6 <DMA1_Stream4_IRQHandler+0xbe>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000676:	4c0e      	ldr	r4, [pc, #56]	@ (80006b0 <DMA1_Stream4_IRQHandler+0xc8>)
 8000678:	6823      	ldr	r3, [r4, #0]
 800067a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067c:	b19b      	cbz	r3, 80006a6 <DMA1_Stream4_IRQHandler+0xbe>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800067e:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
 8000680:	4a09      	ldr	r2, [pc, #36]	@ (80006a8 <DMA1_Stream4_IRQHandler+0xc0>)
 8000682:	68d3      	ldr	r3, [r2, #12]
 8000684:	f043 0320 	orr.w	r3, r3, #32
 8000688:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800068a:	6823      	ldr	r3, [r4, #0]
 800068c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800068e:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000692:	d108      	bne.n	80006a6 <DMA1_Stream4_IRQHandler+0xbe>
			{
				if((__DMA1_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000694:	685a      	ldr	r2, [r3, #4]
 8000696:	6812      	ldr	r2, [r2, #0]
 8000698:	0352      	lsls	r2, r2, #13
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 800069a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800069e:	bf4c      	ite	mi
 80006a0:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80006a2:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 80006a4:	4718      	bx	r3
}
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	40026000 	.word	0x40026000
 80006ac:	20000020 	.word	0x20000020
 80006b0:	20000054 	.word	0x20000054

080006b4 <DMA1_Stream5_IRQHandler>:




void DMA1_Stream5_IRQHandler(void)
{
 80006b4:	b570      	push	{r4, r5, r6, lr}
	DMA_HISR = DMA1 -> HISR;
 80006b6:	4d2f      	ldr	r5, [pc, #188]	@ (8000774 <DMA1_Stream5_IRQHandler+0xc0>)
 80006b8:	4c2f      	ldr	r4, [pc, #188]	@ (8000778 <DMA1_Stream5_IRQHandler+0xc4>)
 80006ba:	686b      	ldr	r3, [r5, #4]
 80006bc:	6023      	str	r3, [r4, #0]

	if(DMA_HISR & DMA_HISR_FEIF5)
 80006be:	6823      	ldr	r3, [r4, #0]
 80006c0:	065a      	lsls	r2, r3, #25
 80006c2:	d508      	bpl.n	80006d6 <DMA1_Stream5_IRQHandler+0x22>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80006c4:	4b2d      	ldr	r3, [pc, #180]	@ (800077c <DMA1_Stream5_IRQHandler+0xc8>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80006ca:	b123      	cbz	r3, 80006d6 <DMA1_Stream5_IRQHandler+0x22>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80006cc:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF5;
 80006ce:	68eb      	ldr	r3, [r5, #12]
 80006d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006d4:	60eb      	str	r3, [r5, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF5)
 80006d6:	6823      	ldr	r3, [r4, #0]
 80006d8:	05db      	lsls	r3, r3, #23
 80006da:	d509      	bpl.n	80006f0 <DMA1_Stream5_IRQHandler+0x3c>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80006dc:	4b27      	ldr	r3, [pc, #156]	@ (800077c <DMA1_Stream5_IRQHandler+0xc8>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e2:	b12b      	cbz	r3, 80006f0 <DMA1_Stream5_IRQHandler+0x3c>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80006e4:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 80006e6:	4a23      	ldr	r2, [pc, #140]	@ (8000774 <DMA1_Stream5_IRQHandler+0xc0>)
 80006e8:	68d3      	ldr	r3, [r2, #12]
 80006ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006ee:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF5)
 80006f0:	6823      	ldr	r3, [r4, #0]
 80006f2:	059e      	lsls	r6, r3, #22
 80006f4:	d509      	bpl.n	800070a <DMA1_Stream5_IRQHandler+0x56>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80006f6:	4b21      	ldr	r3, [pc, #132]	@ (800077c <DMA1_Stream5_IRQHandler+0xc8>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006fc:	b12b      	cbz	r3, 800070a <DMA1_Stream5_IRQHandler+0x56>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80006fe:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF5;
 8000700:	4a1c      	ldr	r2, [pc, #112]	@ (8000774 <DMA1_Stream5_IRQHandler+0xc0>)
 8000702:	68d3      	ldr	r3, [r2, #12]
 8000704:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000708:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF5)
 800070a:	6823      	ldr	r3, [r4, #0]
 800070c:	055d      	lsls	r5, r3, #21
 800070e:	d515      	bpl.n	800073c <DMA1_Stream5_IRQHandler+0x88>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000710:	4d1a      	ldr	r5, [pc, #104]	@ (800077c <DMA1_Stream5_IRQHandler+0xc8>)
 8000712:	682b      	ldr	r3, [r5, #0]
 8000714:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000716:	b18b      	cbz	r3, 800073c <DMA1_Stream5_IRQHandler+0x88>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000718:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF5;
 800071a:	4a16      	ldr	r2, [pc, #88]	@ (8000774 <DMA1_Stream5_IRQHandler+0xc0>)
 800071c:	68d3      	ldr	r3, [r2, #12]
 800071e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000722:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000724:	682b      	ldr	r3, [r5, #0]
 8000726:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000728:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 800072c:	d106      	bne.n	800073c <DMA1_Stream5_IRQHandler+0x88>
			{
				if((__DMA1_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800072e:	685a      	ldr	r2, [r3, #4]
 8000730:	6812      	ldr	r2, [r2, #0]
 8000732:	0350      	lsls	r0, r2, #13
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000734:	bf4c      	ite	mi
 8000736:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
				}
				else
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000738:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 800073a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF5)
 800073c:	6823      	ldr	r3, [r4, #0]
 800073e:	0519      	lsls	r1, r3, #20
 8000740:	d517      	bpl.n	8000772 <DMA1_Stream5_IRQHandler+0xbe>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000742:	4c0e      	ldr	r4, [pc, #56]	@ (800077c <DMA1_Stream5_IRQHandler+0xc8>)
 8000744:	6823      	ldr	r3, [r4, #0]
 8000746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000748:	b19b      	cbz	r3, 8000772 <DMA1_Stream5_IRQHandler+0xbe>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800074a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
 800074c:	4a09      	ldr	r2, [pc, #36]	@ (8000774 <DMA1_Stream5_IRQHandler+0xc0>)
 800074e:	68d3      	ldr	r3, [r2, #12]
 8000750:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000754:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000756:	6823      	ldr	r3, [r4, #0]
 8000758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800075a:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 800075e:	d108      	bne.n	8000772 <DMA1_Stream5_IRQHandler+0xbe>
			{
				if((__DMA1_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000760:	685a      	ldr	r2, [r3, #4]
 8000762:	6812      	ldr	r2, [r2, #0]
 8000764:	0352      	lsls	r2, r2, #13
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000766:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800076a:	bf4c      	ite	mi
 800076c:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800076e:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000770:	4718      	bx	r3
}
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	40026000 	.word	0x40026000
 8000778:	20000020 	.word	0x20000020
 800077c:	20000050 	.word	0x20000050

08000780 <DMA1_Stream6_IRQHandler>:



void DMA1_Stream6_IRQHandler(void)
{
 8000780:	b570      	push	{r4, r5, r6, lr}
	DMA_HISR = DMA1 -> HISR;
 8000782:	4d2f      	ldr	r5, [pc, #188]	@ (8000840 <DMA1_Stream6_IRQHandler+0xc0>)
 8000784:	4c2f      	ldr	r4, [pc, #188]	@ (8000844 <DMA1_Stream6_IRQHandler+0xc4>)
 8000786:	686b      	ldr	r3, [r5, #4]
 8000788:	6023      	str	r3, [r4, #0]

	if(DMA_HISR & DMA_HISR_FEIF6)
 800078a:	6823      	ldr	r3, [r4, #0]
 800078c:	03da      	lsls	r2, r3, #15
 800078e:	d508      	bpl.n	80007a2 <DMA1_Stream6_IRQHandler+0x22>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000790:	4b2d      	ldr	r3, [pc, #180]	@ (8000848 <DMA1_Stream6_IRQHandler+0xc8>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000796:	b123      	cbz	r3, 80007a2 <DMA1_Stream6_IRQHandler+0x22>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000798:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF6;
 800079a:	68eb      	ldr	r3, [r5, #12]
 800079c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80007a0:	60eb      	str	r3, [r5, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF6)
 80007a2:	6823      	ldr	r3, [r4, #0]
 80007a4:	035b      	lsls	r3, r3, #13
 80007a6:	d509      	bpl.n	80007bc <DMA1_Stream6_IRQHandler+0x3c>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80007a8:	4b27      	ldr	r3, [pc, #156]	@ (8000848 <DMA1_Stream6_IRQHandler+0xc8>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ae:	b12b      	cbz	r3, 80007bc <DMA1_Stream6_IRQHandler+0x3c>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80007b0:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 80007b2:	4a23      	ldr	r2, [pc, #140]	@ (8000840 <DMA1_Stream6_IRQHandler+0xc0>)
 80007b4:	68d3      	ldr	r3, [r2, #12]
 80007b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007ba:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF6)
 80007bc:	6823      	ldr	r3, [r4, #0]
 80007be:	031e      	lsls	r6, r3, #12
 80007c0:	d509      	bpl.n	80007d6 <DMA1_Stream6_IRQHandler+0x56>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80007c2:	4b21      	ldr	r3, [pc, #132]	@ (8000848 <DMA1_Stream6_IRQHandler+0xc8>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007c8:	b12b      	cbz	r3, 80007d6 <DMA1_Stream6_IRQHandler+0x56>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80007ca:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF6;
 80007cc:	4a1c      	ldr	r2, [pc, #112]	@ (8000840 <DMA1_Stream6_IRQHandler+0xc0>)
 80007ce:	68d3      	ldr	r3, [r2, #12]
 80007d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80007d4:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF6)
 80007d6:	6823      	ldr	r3, [r4, #0]
 80007d8:	02dd      	lsls	r5, r3, #11
 80007da:	d515      	bpl.n	8000808 <DMA1_Stream6_IRQHandler+0x88>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80007dc:	4d1a      	ldr	r5, [pc, #104]	@ (8000848 <DMA1_Stream6_IRQHandler+0xc8>)
 80007de:	682b      	ldr	r3, [r5, #0]
 80007e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007e2:	b18b      	cbz	r3, 8000808 <DMA1_Stream6_IRQHandler+0x88>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80007e4:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF6;
 80007e6:	4a16      	ldr	r2, [pc, #88]	@ (8000840 <DMA1_Stream6_IRQHandler+0xc0>)
 80007e8:	68d3      	ldr	r3, [r2, #12]
 80007ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80007ee:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80007f0:	682b      	ldr	r3, [r5, #0]
 80007f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007f4:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80007f8:	d106      	bne.n	8000808 <DMA1_Stream6_IRQHandler+0x88>
			{
				if((__DMA1_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80007fa:	685a      	ldr	r2, [r3, #4]
 80007fc:	6812      	ldr	r2, [r2, #0]
 80007fe:	0350      	lsls	r0, r2, #13
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000800:	bf4c      	ite	mi
 8000802:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
				}
				else
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000804:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000806:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF6)
 8000808:	6823      	ldr	r3, [r4, #0]
 800080a:	0299      	lsls	r1, r3, #10
 800080c:	d517      	bpl.n	800083e <DMA1_Stream6_IRQHandler+0xbe>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800080e:	4c0e      	ldr	r4, [pc, #56]	@ (8000848 <DMA1_Stream6_IRQHandler+0xc8>)
 8000810:	6823      	ldr	r3, [r4, #0]
 8000812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000814:	b19b      	cbz	r3, 800083e <DMA1_Stream6_IRQHandler+0xbe>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8000816:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
 8000818:	4a09      	ldr	r2, [pc, #36]	@ (8000840 <DMA1_Stream6_IRQHandler+0xc0>)
 800081a:	68d3      	ldr	r3, [r2, #12]
 800081c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000820:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000822:	6823      	ldr	r3, [r4, #0]
 8000824:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000826:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 800082a:	d108      	bne.n	800083e <DMA1_Stream6_IRQHandler+0xbe>
			{
				if((__DMA1_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800082c:	685a      	ldr	r2, [r3, #4]
 800082e:	6812      	ldr	r2, [r2, #0]
 8000830:	0352      	lsls	r2, r2, #13
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000832:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000836:	bf4c      	ite	mi
 8000838:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800083a:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 800083c:	4718      	bx	r3
}
 800083e:	bd70      	pop	{r4, r5, r6, pc}
 8000840:	40026000 	.word	0x40026000
 8000844:	20000020 	.word	0x20000020
 8000848:	2000004c 	.word	0x2000004c

0800084c <DMA1_Stream7_IRQHandler>:


void DMA1_Stream7_IRQHandler(void)
{
 800084c:	b570      	push	{r4, r5, r6, lr}
	DMA_HISR = DMA1 -> HISR;
 800084e:	4d2f      	ldr	r5, [pc, #188]	@ (800090c <DMA1_Stream7_IRQHandler+0xc0>)
 8000850:	4c2f      	ldr	r4, [pc, #188]	@ (8000910 <DMA1_Stream7_IRQHandler+0xc4>)
 8000852:	686b      	ldr	r3, [r5, #4]
 8000854:	6023      	str	r3, [r4, #0]

	if(DMA_HISR & DMA_HISR_FEIF7)
 8000856:	6823      	ldr	r3, [r4, #0]
 8000858:	025a      	lsls	r2, r3, #9
 800085a:	d508      	bpl.n	800086e <DMA1_Stream7_IRQHandler+0x22>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800085c:	4b2d      	ldr	r3, [pc, #180]	@ (8000914 <DMA1_Stream7_IRQHandler+0xc8>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000862:	b123      	cbz	r3, 800086e <DMA1_Stream7_IRQHandler+0x22>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000864:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8000866:	68eb      	ldr	r3, [r5, #12]
 8000868:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800086c:	60eb      	str	r3, [r5, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF7)
 800086e:	6823      	ldr	r3, [r4, #0]
 8000870:	01db      	lsls	r3, r3, #7
 8000872:	d509      	bpl.n	8000888 <DMA1_Stream7_IRQHandler+0x3c>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000874:	4b27      	ldr	r3, [pc, #156]	@ (8000914 <DMA1_Stream7_IRQHandler+0xc8>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800087a:	b12b      	cbz	r3, 8000888 <DMA1_Stream7_IRQHandler+0x3c>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 800087c:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 800087e:	4a23      	ldr	r2, [pc, #140]	@ (800090c <DMA1_Stream7_IRQHandler+0xc0>)
 8000880:	68d3      	ldr	r3, [r2, #12]
 8000882:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000886:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF7)
 8000888:	6823      	ldr	r3, [r4, #0]
 800088a:	019e      	lsls	r6, r3, #6
 800088c:	d509      	bpl.n	80008a2 <DMA1_Stream7_IRQHandler+0x56>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800088e:	4b21      	ldr	r3, [pc, #132]	@ (8000914 <DMA1_Stream7_IRQHandler+0xc8>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000894:	b12b      	cbz	r3, 80008a2 <DMA1_Stream7_IRQHandler+0x56>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000896:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8000898:	4a1c      	ldr	r2, [pc, #112]	@ (800090c <DMA1_Stream7_IRQHandler+0xc0>)
 800089a:	68d3      	ldr	r3, [r2, #12]
 800089c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80008a0:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF7)
 80008a2:	6823      	ldr	r3, [r4, #0]
 80008a4:	015d      	lsls	r5, r3, #5
 80008a6:	d515      	bpl.n	80008d4 <DMA1_Stream7_IRQHandler+0x88>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80008a8:	4d1a      	ldr	r5, [pc, #104]	@ (8000914 <DMA1_Stream7_IRQHandler+0xc8>)
 80008aa:	682b      	ldr	r3, [r5, #0]
 80008ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008ae:	b18b      	cbz	r3, 80008d4 <DMA1_Stream7_IRQHandler+0x88>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80008b0:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF7;
 80008b2:	4a16      	ldr	r2, [pc, #88]	@ (800090c <DMA1_Stream7_IRQHandler+0xc0>)
 80008b4:	68d3      	ldr	r3, [r2, #12]
 80008b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80008ba:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80008bc:	682b      	ldr	r3, [r5, #0]
 80008be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008c0:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80008c4:	d106      	bne.n	80008d4 <DMA1_Stream7_IRQHandler+0x88>
			{
				if((__DMA1_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80008c6:	685a      	ldr	r2, [r3, #4]
 80008c8:	6812      	ldr	r2, [r2, #0]
 80008ca:	0350      	lsls	r0, r2, #13
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80008cc:	bf4c      	ite	mi
 80008ce:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
				}
				else
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80008d0:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 80008d2:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF7)
 80008d4:	6823      	ldr	r3, [r4, #0]
 80008d6:	0119      	lsls	r1, r3, #4
 80008d8:	d517      	bpl.n	800090a <DMA1_Stream7_IRQHandler+0xbe>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80008da:	4c0e      	ldr	r4, [pc, #56]	@ (8000914 <DMA1_Stream7_IRQHandler+0xc8>)
 80008dc:	6823      	ldr	r3, [r4, #0]
 80008de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e0:	b19b      	cbz	r3, 800090a <DMA1_Stream7_IRQHandler+0xbe>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80008e2:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
 80008e4:	4a09      	ldr	r2, [pc, #36]	@ (800090c <DMA1_Stream7_IRQHandler+0xc0>)
 80008e6:	68d3      	ldr	r3, [r2, #12]
 80008e8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80008ec:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80008ee:	6823      	ldr	r3, [r4, #0]
 80008f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008f2:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80008f6:	d108      	bne.n	800090a <DMA1_Stream7_IRQHandler+0xbe>
			{
				if((__DMA1_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80008f8:	685a      	ldr	r2, [r3, #4]
 80008fa:	6812      	ldr	r2, [r2, #0]
 80008fc:	0352      	lsls	r2, r2, #13
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80008fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000902:	bf4c      	ite	mi
 8000904:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000906:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000908:	4718      	bx	r3
}
 800090a:	bd70      	pop	{r4, r5, r6, pc}
 800090c:	40026000 	.word	0x40026000
 8000910:	20000020 	.word	0x20000020
 8000914:	20000048 	.word	0x20000048

08000918 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void)
{
 8000918:	b570      	push	{r4, r5, r6, lr}
	DMA_LISR = DMA2 -> LISR;
 800091a:	4d37      	ldr	r5, [pc, #220]	@ (80009f8 <DMA2_Stream0_IRQHandler+0xe0>)
 800091c:	4c37      	ldr	r4, [pc, #220]	@ (80009fc <DMA2_Stream0_IRQHandler+0xe4>)
 800091e:	682b      	ldr	r3, [r5, #0]
 8000920:	6023      	str	r3, [r4, #0]

	if(DMA_LISR & DMA_LISR_FEIF0)
 8000922:	6823      	ldr	r3, [r4, #0]
 8000924:	07db      	lsls	r3, r3, #31
 8000926:	d50b      	bpl.n	8000940 <DMA2_Stream0_IRQHandler+0x28>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000928:	4b35      	ldr	r3, [pc, #212]	@ (8000a00 <DMA2_Stream0_IRQHandler+0xe8>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	69da      	ldr	r2, [r3, #28]
 800092e:	0616      	lsls	r6, r2, #24
 8000930:	d506      	bpl.n	8000940 <DMA2_Stream0_IRQHandler+0x28>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000934:	b123      	cbz	r3, 8000940 <DMA2_Stream0_IRQHandler+0x28>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000936:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CFEIF0;
 8000938:	68ab      	ldr	r3, [r5, #8]
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	60ab      	str	r3, [r5, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_DMEIF0)
 8000940:	6823      	ldr	r3, [r4, #0]
 8000942:	075d      	lsls	r5, r3, #29
 8000944:	d50c      	bpl.n	8000960 <DMA2_Stream0_IRQHandler+0x48>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8000946:	4b2e      	ldr	r3, [pc, #184]	@ (8000a00 <DMA2_Stream0_IRQHandler+0xe8>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	69da      	ldr	r2, [r3, #28]
 800094c:	0790      	lsls	r0, r2, #30
 800094e:	d507      	bpl.n	8000960 <DMA2_Stream0_IRQHandler+0x48>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000952:	b12b      	cbz	r3, 8000960 <DMA2_Stream0_IRQHandler+0x48>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000954:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8000956:	4a28      	ldr	r2, [pc, #160]	@ (80009f8 <DMA2_Stream0_IRQHandler+0xe0>)
 8000958:	6893      	ldr	r3, [r2, #8]
 800095a:	f043 0304 	orr.w	r3, r3, #4
 800095e:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TEIF0)
 8000960:	6823      	ldr	r3, [r4, #0]
 8000962:	0719      	lsls	r1, r3, #28
 8000964:	d50c      	bpl.n	8000980 <DMA2_Stream0_IRQHandler+0x68>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8000966:	4b26      	ldr	r3, [pc, #152]	@ (8000a00 <DMA2_Stream0_IRQHandler+0xe8>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	69da      	ldr	r2, [r3, #28]
 800096c:	0752      	lsls	r2, r2, #29
 800096e:	d507      	bpl.n	8000980 <DMA2_Stream0_IRQHandler+0x68>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000972:	b12b      	cbz	r3, 8000980 <DMA2_Stream0_IRQHandler+0x68>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000974:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTEIF0;
 8000976:	4a20      	ldr	r2, [pc, #128]	@ (80009f8 <DMA2_Stream0_IRQHandler+0xe0>)
 8000978:	6893      	ldr	r3, [r2, #8]
 800097a:	f043 0308 	orr.w	r3, r3, #8
 800097e:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_HTIF0)
 8000980:	6823      	ldr	r3, [r4, #0]
 8000982:	06db      	lsls	r3, r3, #27
 8000984:	d518      	bpl.n	80009b8 <DMA2_Stream0_IRQHandler+0xa0>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8000986:	4d1e      	ldr	r5, [pc, #120]	@ (8000a00 <DMA2_Stream0_IRQHandler+0xe8>)
 8000988:	682b      	ldr	r3, [r5, #0]
 800098a:	69da      	ldr	r2, [r3, #28]
 800098c:	0716      	lsls	r6, r2, #28
 800098e:	d513      	bpl.n	80009b8 <DMA2_Stream0_IRQHandler+0xa0>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000990:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000992:	b18b      	cbz	r3, 80009b8 <DMA2_Stream0_IRQHandler+0xa0>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000994:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8000996:	4a18      	ldr	r2, [pc, #96]	@ (80009f8 <DMA2_Stream0_IRQHandler+0xe0>)
 8000998:	6893      	ldr	r3, [r2, #8]
 800099a:	f043 0310 	orr.w	r3, r3, #16
 800099e:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80009a0:	682b      	ldr	r3, [r5, #0]
 80009a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80009a4:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80009a8:	d106      	bne.n	80009b8 <DMA2_Stream0_IRQHandler+0xa0>
				{
					if((__DMA2_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80009aa:	685a      	ldr	r2, [r3, #4]
 80009ac:	6812      	ldr	r2, [r2, #0]
 80009ae:	0355      	lsls	r5, r2, #13
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80009b0:	bf4c      	ite	mi
 80009b2:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					}
					else
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80009b4:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 80009b6:	4798      	blx	r3
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TCIF0)
 80009b8:	6823      	ldr	r3, [r4, #0]
 80009ba:	0698      	lsls	r0, r3, #26
 80009bc:	d51a      	bpl.n	80009f4 <DMA2_Stream0_IRQHandler+0xdc>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80009be:	4c10      	ldr	r4, [pc, #64]	@ (8000a00 <DMA2_Stream0_IRQHandler+0xe8>)
 80009c0:	6823      	ldr	r3, [r4, #0]
 80009c2:	69da      	ldr	r2, [r3, #28]
 80009c4:	06d1      	lsls	r1, r2, #27
 80009c6:	d515      	bpl.n	80009f4 <DMA2_Stream0_IRQHandler+0xdc>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80009c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ca:	b19b      	cbz	r3, 80009f4 <DMA2_Stream0_IRQHandler+0xdc>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80009cc:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 80009ce:	4a0a      	ldr	r2, [pc, #40]	@ (80009f8 <DMA2_Stream0_IRQHandler+0xe0>)
 80009d0:	6893      	ldr	r3, [r2, #8]
 80009d2:	f043 0320 	orr.w	r3, r3, #32
 80009d6:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80009d8:	6823      	ldr	r3, [r4, #0]
 80009da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80009dc:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80009e0:	d108      	bne.n	80009f4 <DMA2_Stream0_IRQHandler+0xdc>
				{
					if((__DMA2_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80009e2:	685a      	ldr	r2, [r3, #4]
 80009e4:	6812      	ldr	r2, [r2, #0]
 80009e6:	0352      	lsls	r2, r2, #13
				}
			}
		}

	}
}
 80009e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80009ec:	bf4c      	ite	mi
 80009ee:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80009f0:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 80009f2:	4718      	bx	r3
}
 80009f4:	bd70      	pop	{r4, r5, r6, pc}
 80009f6:	bf00      	nop
 80009f8:	40026400 	.word	0x40026400
 80009fc:	20000024 	.word	0x20000024
 8000a00:	20000044 	.word	0x20000044

08000a04 <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 8000a04:	b570      	push	{r4, r5, r6, lr}
	DMA_LISR = DMA2 -> LISR;
 8000a06:	4d2f      	ldr	r5, [pc, #188]	@ (8000ac4 <DMA2_Stream1_IRQHandler+0xc0>)
 8000a08:	4c2f      	ldr	r4, [pc, #188]	@ (8000ac8 <DMA2_Stream1_IRQHandler+0xc4>)
 8000a0a:	682b      	ldr	r3, [r5, #0]
 8000a0c:	6023      	str	r3, [r4, #0]

	if(DMA_LISR & DMA_LISR_FEIF1)
 8000a0e:	6823      	ldr	r3, [r4, #0]
 8000a10:	065a      	lsls	r2, r3, #25
 8000a12:	d508      	bpl.n	8000a26 <DMA2_Stream1_IRQHandler+0x22>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000a14:	4b2d      	ldr	r3, [pc, #180]	@ (8000acc <DMA2_Stream1_IRQHandler+0xc8>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a1a:	b123      	cbz	r3, 8000a26 <DMA2_Stream1_IRQHandler+0x22>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000a1c:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CFEIF1;
 8000a1e:	68ab      	ldr	r3, [r5, #8]
 8000a20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a24:	60ab      	str	r3, [r5, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF1)
 8000a26:	6823      	ldr	r3, [r4, #0]
 8000a28:	05db      	lsls	r3, r3, #23
 8000a2a:	d509      	bpl.n	8000a40 <DMA2_Stream1_IRQHandler+0x3c>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000a2c:	4b27      	ldr	r3, [pc, #156]	@ (8000acc <DMA2_Stream1_IRQHandler+0xc8>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a32:	b12b      	cbz	r3, 8000a40 <DMA2_Stream1_IRQHandler+0x3c>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000a34:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8000a36:	4a23      	ldr	r2, [pc, #140]	@ (8000ac4 <DMA2_Stream1_IRQHandler+0xc0>)
 8000a38:	6893      	ldr	r3, [r2, #8]
 8000a3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a3e:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF1)
 8000a40:	6823      	ldr	r3, [r4, #0]
 8000a42:	059e      	lsls	r6, r3, #22
 8000a44:	d509      	bpl.n	8000a5a <DMA2_Stream1_IRQHandler+0x56>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000a46:	4b21      	ldr	r3, [pc, #132]	@ (8000acc <DMA2_Stream1_IRQHandler+0xc8>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a4c:	b12b      	cbz	r3, 8000a5a <DMA2_Stream1_IRQHandler+0x56>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000a4e:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8000a50:	4a1c      	ldr	r2, [pc, #112]	@ (8000ac4 <DMA2_Stream1_IRQHandler+0xc0>)
 8000a52:	6893      	ldr	r3, [r2, #8]
 8000a54:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a58:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF1)
 8000a5a:	6823      	ldr	r3, [r4, #0]
 8000a5c:	055d      	lsls	r5, r3, #21
 8000a5e:	d515      	bpl.n	8000a8c <DMA2_Stream1_IRQHandler+0x88>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000a60:	4d1a      	ldr	r5, [pc, #104]	@ (8000acc <DMA2_Stream1_IRQHandler+0xc8>)
 8000a62:	682b      	ldr	r3, [r5, #0]
 8000a64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a66:	b18b      	cbz	r3, 8000a8c <DMA2_Stream1_IRQHandler+0x88>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000a68:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8000a6a:	4a16      	ldr	r2, [pc, #88]	@ (8000ac4 <DMA2_Stream1_IRQHandler+0xc0>)
 8000a6c:	6893      	ldr	r3, [r2, #8]
 8000a6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a72:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000a74:	682b      	ldr	r3, [r5, #0]
 8000a76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a78:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000a7c:	d106      	bne.n	8000a8c <DMA2_Stream1_IRQHandler+0x88>
			{
				if((__DMA2_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000a7e:	685a      	ldr	r2, [r3, #4]
 8000a80:	6812      	ldr	r2, [r2, #0]
 8000a82:	0350      	lsls	r0, r2, #13
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000a84:	bf4c      	ite	mi
 8000a86:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
				}
				else
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000a88:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000a8a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF1)
 8000a8c:	6823      	ldr	r3, [r4, #0]
 8000a8e:	0519      	lsls	r1, r3, #20
 8000a90:	d517      	bpl.n	8000ac2 <DMA2_Stream1_IRQHandler+0xbe>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000a92:	4c0e      	ldr	r4, [pc, #56]	@ (8000acc <DMA2_Stream1_IRQHandler+0xc8>)
 8000a94:	6823      	ldr	r3, [r4, #0]
 8000a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a98:	b19b      	cbz	r3, 8000ac2 <DMA2_Stream1_IRQHandler+0xbe>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8000a9a:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
 8000a9c:	4a09      	ldr	r2, [pc, #36]	@ (8000ac4 <DMA2_Stream1_IRQHandler+0xc0>)
 8000a9e:	6893      	ldr	r3, [r2, #8]
 8000aa0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000aa4:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000aa6:	6823      	ldr	r3, [r4, #0]
 8000aa8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000aaa:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000aae:	d108      	bne.n	8000ac2 <DMA2_Stream1_IRQHandler+0xbe>
			{
				if((__DMA2_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000ab0:	685a      	ldr	r2, [r3, #4]
 8000ab2:	6812      	ldr	r2, [r2, #0]
 8000ab4:	0352      	lsls	r2, r2, #13
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000ab6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000aba:	bf4c      	ite	mi
 8000abc:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000abe:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000ac0:	4718      	bx	r3
}
 8000ac2:	bd70      	pop	{r4, r5, r6, pc}
 8000ac4:	40026400 	.word	0x40026400
 8000ac8:	20000024 	.word	0x20000024
 8000acc:	20000040 	.word	0x20000040

08000ad0 <DMA2_Stream2_IRQHandler>:


void DMA2_Stream2_IRQHandler(void)
{
 8000ad0:	b570      	push	{r4, r5, r6, lr}
	DMA_LISR = DMA2 -> LISR;
 8000ad2:	4d2f      	ldr	r5, [pc, #188]	@ (8000b90 <DMA2_Stream2_IRQHandler+0xc0>)
 8000ad4:	4c2f      	ldr	r4, [pc, #188]	@ (8000b94 <DMA2_Stream2_IRQHandler+0xc4>)
 8000ad6:	682b      	ldr	r3, [r5, #0]
 8000ad8:	6023      	str	r3, [r4, #0]

	if(DMA_LISR & DMA_LISR_FEIF2)
 8000ada:	6823      	ldr	r3, [r4, #0]
 8000adc:	03da      	lsls	r2, r3, #15
 8000ade:	d508      	bpl.n	8000af2 <DMA2_Stream2_IRQHandler+0x22>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8000b98 <DMA2_Stream2_IRQHandler+0xc8>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ae6:	b123      	cbz	r3, 8000af2 <DMA2_Stream2_IRQHandler+0x22>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000ae8:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8000aea:	68ab      	ldr	r3, [r5, #8]
 8000aec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000af0:	60ab      	str	r3, [r5, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF2)
 8000af2:	6823      	ldr	r3, [r4, #0]
 8000af4:	035b      	lsls	r3, r3, #13
 8000af6:	d509      	bpl.n	8000b0c <DMA2_Stream2_IRQHandler+0x3c>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000af8:	4b27      	ldr	r3, [pc, #156]	@ (8000b98 <DMA2_Stream2_IRQHandler+0xc8>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afe:	b12b      	cbz	r3, 8000b0c <DMA2_Stream2_IRQHandler+0x3c>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000b00:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 8000b02:	4a23      	ldr	r2, [pc, #140]	@ (8000b90 <DMA2_Stream2_IRQHandler+0xc0>)
 8000b04:	6893      	ldr	r3, [r2, #8]
 8000b06:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b0a:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF2)
 8000b0c:	6823      	ldr	r3, [r4, #0]
 8000b0e:	031e      	lsls	r6, r3, #12
 8000b10:	d509      	bpl.n	8000b26 <DMA2_Stream2_IRQHandler+0x56>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000b12:	4b21      	ldr	r3, [pc, #132]	@ (8000b98 <DMA2_Stream2_IRQHandler+0xc8>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b18:	b12b      	cbz	r3, 8000b26 <DMA2_Stream2_IRQHandler+0x56>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000b1a:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8000b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000b90 <DMA2_Stream2_IRQHandler+0xc0>)
 8000b1e:	6893      	ldr	r3, [r2, #8]
 8000b20:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000b24:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF2)
 8000b26:	6823      	ldr	r3, [r4, #0]
 8000b28:	02dd      	lsls	r5, r3, #11
 8000b2a:	d515      	bpl.n	8000b58 <DMA2_Stream2_IRQHandler+0x88>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000b2c:	4d1a      	ldr	r5, [pc, #104]	@ (8000b98 <DMA2_Stream2_IRQHandler+0xc8>)
 8000b2e:	682b      	ldr	r3, [r5, #0]
 8000b30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b32:	b18b      	cbz	r3, 8000b58 <DMA2_Stream2_IRQHandler+0x88>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000b34:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CHTIF2;
 8000b36:	4a16      	ldr	r2, [pc, #88]	@ (8000b90 <DMA2_Stream2_IRQHandler+0xc0>)
 8000b38:	6893      	ldr	r3, [r2, #8]
 8000b3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000b3e:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000b40:	682b      	ldr	r3, [r5, #0]
 8000b42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b44:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000b48:	d106      	bne.n	8000b58 <DMA2_Stream2_IRQHandler+0x88>
			{
				if((__DMA2_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000b4a:	685a      	ldr	r2, [r3, #4]
 8000b4c:	6812      	ldr	r2, [r2, #0]
 8000b4e:	0350      	lsls	r0, r2, #13
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000b50:	bf4c      	ite	mi
 8000b52:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
				}
				else
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000b54:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000b56:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF2)
 8000b58:	6823      	ldr	r3, [r4, #0]
 8000b5a:	0299      	lsls	r1, r3, #10
 8000b5c:	d517      	bpl.n	8000b8e <DMA2_Stream2_IRQHandler+0xbe>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000b5e:	4c0e      	ldr	r4, [pc, #56]	@ (8000b98 <DMA2_Stream2_IRQHandler+0xc8>)
 8000b60:	6823      	ldr	r3, [r4, #0]
 8000b62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b64:	b19b      	cbz	r3, 8000b8e <DMA2_Stream2_IRQHandler+0xbe>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8000b66:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8000b68:	4a09      	ldr	r2, [pc, #36]	@ (8000b90 <DMA2_Stream2_IRQHandler+0xc0>)
 8000b6a:	6893      	ldr	r3, [r2, #8]
 8000b6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b70:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000b72:	6823      	ldr	r3, [r4, #0]
 8000b74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b76:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000b7a:	d108      	bne.n	8000b8e <DMA2_Stream2_IRQHandler+0xbe>
			{
				if((__DMA2_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000b7c:	685a      	ldr	r2, [r3, #4]
 8000b7e:	6812      	ldr	r2, [r2, #0]
 8000b80:	0352      	lsls	r2, r2, #13
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000b82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000b86:	bf4c      	ite	mi
 8000b88:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000b8a:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000b8c:	4718      	bx	r3
}
 8000b8e:	bd70      	pop	{r4, r5, r6, pc}
 8000b90:	40026400 	.word	0x40026400
 8000b94:	20000024 	.word	0x20000024
 8000b98:	2000003c 	.word	0x2000003c

08000b9c <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 8000b9c:	b570      	push	{r4, r5, r6, lr}
	DMA_LISR = DMA2 -> LISR;
 8000b9e:	4d37      	ldr	r5, [pc, #220]	@ (8000c7c <DMA2_Stream3_IRQHandler+0xe0>)
 8000ba0:	4c37      	ldr	r4, [pc, #220]	@ (8000c80 <DMA2_Stream3_IRQHandler+0xe4>)
 8000ba2:	682b      	ldr	r3, [r5, #0]
 8000ba4:	6023      	str	r3, [r4, #0]

	if(DMA_LISR & DMA_LISR_FEIF3)
 8000ba6:	6823      	ldr	r3, [r4, #0]
 8000ba8:	025b      	lsls	r3, r3, #9
 8000baa:	d50b      	bpl.n	8000bc4 <DMA2_Stream3_IRQHandler+0x28>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000bac:	4b35      	ldr	r3, [pc, #212]	@ (8000c84 <DMA2_Stream3_IRQHandler+0xe8>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	69da      	ldr	r2, [r3, #28]
 8000bb2:	0616      	lsls	r6, r2, #24
 8000bb4:	d506      	bpl.n	8000bc4 <DMA2_Stream3_IRQHandler+0x28>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000bb8:	b123      	cbz	r3, 8000bc4 <DMA2_Stream3_IRQHandler+0x28>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000bba:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8000bbc:	68ab      	ldr	r3, [r5, #8]
 8000bbe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bc2:	60ab      	str	r3, [r5, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF3)
 8000bc4:	6823      	ldr	r3, [r4, #0]
 8000bc6:	01dd      	lsls	r5, r3, #7
 8000bc8:	d50c      	bpl.n	8000be4 <DMA2_Stream3_IRQHandler+0x48>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8000bca:	4b2e      	ldr	r3, [pc, #184]	@ (8000c84 <DMA2_Stream3_IRQHandler+0xe8>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	69da      	ldr	r2, [r3, #28]
 8000bd0:	0790      	lsls	r0, r2, #30
 8000bd2:	d507      	bpl.n	8000be4 <DMA2_Stream3_IRQHandler+0x48>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd6:	b12b      	cbz	r3, 8000be4 <DMA2_Stream3_IRQHandler+0x48>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000bd8:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8000bda:	4a28      	ldr	r2, [pc, #160]	@ (8000c7c <DMA2_Stream3_IRQHandler+0xe0>)
 8000bdc:	6893      	ldr	r3, [r2, #8]
 8000bde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000be2:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF3)
 8000be4:	6823      	ldr	r3, [r4, #0]
 8000be6:	0199      	lsls	r1, r3, #6
 8000be8:	d50c      	bpl.n	8000c04 <DMA2_Stream3_IRQHandler+0x68>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8000bea:	4b26      	ldr	r3, [pc, #152]	@ (8000c84 <DMA2_Stream3_IRQHandler+0xe8>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	69da      	ldr	r2, [r3, #28]
 8000bf0:	0752      	lsls	r2, r2, #29
 8000bf2:	d507      	bpl.n	8000c04 <DMA2_Stream3_IRQHandler+0x68>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bf6:	b12b      	cbz	r3, 8000c04 <DMA2_Stream3_IRQHandler+0x68>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000bf8:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8000bfa:	4a20      	ldr	r2, [pc, #128]	@ (8000c7c <DMA2_Stream3_IRQHandler+0xe0>)
 8000bfc:	6893      	ldr	r3, [r2, #8]
 8000bfe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c02:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF3)
 8000c04:	6823      	ldr	r3, [r4, #0]
 8000c06:	015b      	lsls	r3, r3, #5
 8000c08:	d518      	bpl.n	8000c3c <DMA2_Stream3_IRQHandler+0xa0>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8000c0a:	4d1e      	ldr	r5, [pc, #120]	@ (8000c84 <DMA2_Stream3_IRQHandler+0xe8>)
 8000c0c:	682b      	ldr	r3, [r5, #0]
 8000c0e:	69da      	ldr	r2, [r3, #28]
 8000c10:	0716      	lsls	r6, r2, #28
 8000c12:	d513      	bpl.n	8000c3c <DMA2_Stream3_IRQHandler+0xa0>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000c14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c16:	b18b      	cbz	r3, 8000c3c <DMA2_Stream3_IRQHandler+0xa0>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000c18:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CHTIF3;
 8000c1a:	4a18      	ldr	r2, [pc, #96]	@ (8000c7c <DMA2_Stream3_IRQHandler+0xe0>)
 8000c1c:	6893      	ldr	r3, [r2, #8]
 8000c1e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000c22:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000c24:	682b      	ldr	r3, [r5, #0]
 8000c26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c28:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000c2c:	d106      	bne.n	8000c3c <DMA2_Stream3_IRQHandler+0xa0>
				{
					if((__DMA2_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000c2e:	685a      	ldr	r2, [r3, #4]
 8000c30:	6812      	ldr	r2, [r2, #0]
 8000c32:	0355      	lsls	r5, r2, #13
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000c34:	bf4c      	ite	mi
 8000c36:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					}
					else
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000c38:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000c3a:	4798      	blx	r3
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TCIF3)
 8000c3c:	6823      	ldr	r3, [r4, #0]
 8000c3e:	0118      	lsls	r0, r3, #4
 8000c40:	d51a      	bpl.n	8000c78 <DMA2_Stream3_IRQHandler+0xdc>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8000c42:	4c10      	ldr	r4, [pc, #64]	@ (8000c84 <DMA2_Stream3_IRQHandler+0xe8>)
 8000c44:	6823      	ldr	r3, [r4, #0]
 8000c46:	69da      	ldr	r2, [r3, #28]
 8000c48:	06d1      	lsls	r1, r2, #27
 8000c4a:	d515      	bpl.n	8000c78 <DMA2_Stream3_IRQHandler+0xdc>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4e:	b19b      	cbz	r3, 8000c78 <DMA2_Stream3_IRQHandler+0xdc>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8000c50:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8000c52:	4a0a      	ldr	r2, [pc, #40]	@ (8000c7c <DMA2_Stream3_IRQHandler+0xe0>)
 8000c54:	6893      	ldr	r3, [r2, #8]
 8000c56:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000c5a:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000c5c:	6823      	ldr	r3, [r4, #0]
 8000c5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c60:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000c64:	d108      	bne.n	8000c78 <DMA2_Stream3_IRQHandler+0xdc>
				{
					if((__DMA2_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000c66:	685a      	ldr	r2, [r3, #4]
 8000c68:	6812      	ldr	r2, [r2, #0]
 8000c6a:	0352      	lsls	r2, r2, #13
					}
				}
			}
		}
	}
}
 8000c6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000c70:	bf4c      	ite	mi
 8000c72:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000c74:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000c76:	4718      	bx	r3
}
 8000c78:	bd70      	pop	{r4, r5, r6, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40026400 	.word	0x40026400
 8000c80:	20000024 	.word	0x20000024
 8000c84:	20000038 	.word	0x20000038

08000c88 <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
 8000c88:	b570      	push	{r4, r5, r6, lr}
	DMA_HISR = DMA2 -> HISR;
 8000c8a:	4d2f      	ldr	r5, [pc, #188]	@ (8000d48 <DMA2_Stream4_IRQHandler+0xc0>)
 8000c8c:	4c2f      	ldr	r4, [pc, #188]	@ (8000d4c <DMA2_Stream4_IRQHandler+0xc4>)
 8000c8e:	686b      	ldr	r3, [r5, #4]
 8000c90:	6023      	str	r3, [r4, #0]

	if(DMA_HISR & DMA_HISR_FEIF4)
 8000c92:	6823      	ldr	r3, [r4, #0]
 8000c94:	07da      	lsls	r2, r3, #31
 8000c96:	d508      	bpl.n	8000caa <DMA2_Stream4_IRQHandler+0x22>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000c98:	4b2d      	ldr	r3, [pc, #180]	@ (8000d50 <DMA2_Stream4_IRQHandler+0xc8>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c9e:	b123      	cbz	r3, 8000caa <DMA2_Stream4_IRQHandler+0x22>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000ca0:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_HIFCR_CFEIF5;
 8000ca2:	68ab      	ldr	r3, [r5, #8]
 8000ca4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ca8:	60ab      	str	r3, [r5, #8]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF4)
 8000caa:	6823      	ldr	r3, [r4, #0]
 8000cac:	075b      	lsls	r3, r3, #29
 8000cae:	d509      	bpl.n	8000cc4 <DMA2_Stream4_IRQHandler+0x3c>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000cb0:	4b27      	ldr	r3, [pc, #156]	@ (8000d50 <DMA2_Stream4_IRQHandler+0xc8>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb6:	b12b      	cbz	r3, 8000cc4 <DMA2_Stream4_IRQHandler+0x3c>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000cb8:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 8000cba:	4a23      	ldr	r2, [pc, #140]	@ (8000d48 <DMA2_Stream4_IRQHandler+0xc0>)
 8000cbc:	68d3      	ldr	r3, [r2, #12]
 8000cbe:	f043 0304 	orr.w	r3, r3, #4
 8000cc2:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF4)
 8000cc4:	6823      	ldr	r3, [r4, #0]
 8000cc6:	071e      	lsls	r6, r3, #28
 8000cc8:	d509      	bpl.n	8000cde <DMA2_Stream4_IRQHandler+0x56>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000cca:	4b21      	ldr	r3, [pc, #132]	@ (8000d50 <DMA2_Stream4_IRQHandler+0xc8>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cd0:	b12b      	cbz	r3, 8000cde <DMA2_Stream4_IRQHandler+0x56>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000cd2:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF4;
 8000cd4:	4a1c      	ldr	r2, [pc, #112]	@ (8000d48 <DMA2_Stream4_IRQHandler+0xc0>)
 8000cd6:	68d3      	ldr	r3, [r2, #12]
 8000cd8:	f043 0308 	orr.w	r3, r3, #8
 8000cdc:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF4)
 8000cde:	6823      	ldr	r3, [r4, #0]
 8000ce0:	06dd      	lsls	r5, r3, #27
 8000ce2:	d515      	bpl.n	8000d10 <DMA2_Stream4_IRQHandler+0x88>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000ce4:	4d1a      	ldr	r5, [pc, #104]	@ (8000d50 <DMA2_Stream4_IRQHandler+0xc8>)
 8000ce6:	682b      	ldr	r3, [r5, #0]
 8000ce8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cea:	b18b      	cbz	r3, 8000d10 <DMA2_Stream4_IRQHandler+0x88>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000cec:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF4;
 8000cee:	4a16      	ldr	r2, [pc, #88]	@ (8000d48 <DMA2_Stream4_IRQHandler+0xc0>)
 8000cf0:	68d3      	ldr	r3, [r2, #12]
 8000cf2:	f043 0310 	orr.w	r3, r3, #16
 8000cf6:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000cf8:	682b      	ldr	r3, [r5, #0]
 8000cfa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000cfc:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000d00:	d106      	bne.n	8000d10 <DMA2_Stream4_IRQHandler+0x88>
			{
				if((__DMA2_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000d02:	685a      	ldr	r2, [r3, #4]
 8000d04:	6812      	ldr	r2, [r2, #0]
 8000d06:	0350      	lsls	r0, r2, #13
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000d08:	bf4c      	ite	mi
 8000d0a:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
				}
				else
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000d0c:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000d0e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF4)
 8000d10:	6823      	ldr	r3, [r4, #0]
 8000d12:	0699      	lsls	r1, r3, #26
 8000d14:	d517      	bpl.n	8000d46 <DMA2_Stream4_IRQHandler+0xbe>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000d16:	4c0e      	ldr	r4, [pc, #56]	@ (8000d50 <DMA2_Stream4_IRQHandler+0xc8>)
 8000d18:	6823      	ldr	r3, [r4, #0]
 8000d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1c:	b19b      	cbz	r3, 8000d46 <DMA2_Stream4_IRQHandler+0xbe>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8000d1e:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
 8000d20:	4a09      	ldr	r2, [pc, #36]	@ (8000d48 <DMA2_Stream4_IRQHandler+0xc0>)
 8000d22:	68d3      	ldr	r3, [r2, #12]
 8000d24:	f043 0320 	orr.w	r3, r3, #32
 8000d28:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000d2a:	6823      	ldr	r3, [r4, #0]
 8000d2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d2e:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000d32:	d108      	bne.n	8000d46 <DMA2_Stream4_IRQHandler+0xbe>
			{
				if((__DMA2_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000d34:	685a      	ldr	r2, [r3, #4]
 8000d36:	6812      	ldr	r2, [r2, #0]
 8000d38:	0352      	lsls	r2, r2, #13
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000d3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000d3e:	bf4c      	ite	mi
 8000d40:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000d42:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000d44:	4718      	bx	r3
}
 8000d46:	bd70      	pop	{r4, r5, r6, pc}
 8000d48:	40026400 	.word	0x40026400
 8000d4c:	20000020 	.word	0x20000020
 8000d50:	20000034 	.word	0x20000034

08000d54 <DMA2_Stream5_IRQHandler>:




void DMA2_Stream5_IRQHandler(void)
{
 8000d54:	b570      	push	{r4, r5, r6, lr}
	DMA_HISR = DMA2 -> HISR;
 8000d56:	4d2f      	ldr	r5, [pc, #188]	@ (8000e14 <DMA2_Stream5_IRQHandler+0xc0>)
 8000d58:	4c2f      	ldr	r4, [pc, #188]	@ (8000e18 <DMA2_Stream5_IRQHandler+0xc4>)
 8000d5a:	686b      	ldr	r3, [r5, #4]
 8000d5c:	6023      	str	r3, [r4, #0]

	if(DMA_HISR & DMA_HISR_FEIF5)
 8000d5e:	6823      	ldr	r3, [r4, #0]
 8000d60:	065a      	lsls	r2, r3, #25
 8000d62:	d508      	bpl.n	8000d76 <DMA2_Stream5_IRQHandler+0x22>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000d64:	4b2d      	ldr	r3, [pc, #180]	@ (8000e1c <DMA2_Stream5_IRQHandler+0xc8>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d6a:	b123      	cbz	r3, 8000d76 <DMA2_Stream5_IRQHandler+0x22>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000d6c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF5;
 8000d6e:	68eb      	ldr	r3, [r5, #12]
 8000d70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d74:	60eb      	str	r3, [r5, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF5)
 8000d76:	6823      	ldr	r3, [r4, #0]
 8000d78:	05db      	lsls	r3, r3, #23
 8000d7a:	d509      	bpl.n	8000d90 <DMA2_Stream5_IRQHandler+0x3c>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000d7c:	4b27      	ldr	r3, [pc, #156]	@ (8000e1c <DMA2_Stream5_IRQHandler+0xc8>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d82:	b12b      	cbz	r3, 8000d90 <DMA2_Stream5_IRQHandler+0x3c>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000d84:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8000d86:	4a23      	ldr	r2, [pc, #140]	@ (8000e14 <DMA2_Stream5_IRQHandler+0xc0>)
 8000d88:	68d3      	ldr	r3, [r2, #12]
 8000d8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d8e:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF5)
 8000d90:	6823      	ldr	r3, [r4, #0]
 8000d92:	059e      	lsls	r6, r3, #22
 8000d94:	d509      	bpl.n	8000daa <DMA2_Stream5_IRQHandler+0x56>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000d96:	4b21      	ldr	r3, [pc, #132]	@ (8000e1c <DMA2_Stream5_IRQHandler+0xc8>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d9c:	b12b      	cbz	r3, 8000daa <DMA2_Stream5_IRQHandler+0x56>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000d9e:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF5;
 8000da0:	4a1c      	ldr	r2, [pc, #112]	@ (8000e14 <DMA2_Stream5_IRQHandler+0xc0>)
 8000da2:	68d3      	ldr	r3, [r2, #12]
 8000da4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000da8:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF5)
 8000daa:	6823      	ldr	r3, [r4, #0]
 8000dac:	055d      	lsls	r5, r3, #21
 8000dae:	d515      	bpl.n	8000ddc <DMA2_Stream5_IRQHandler+0x88>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000db0:	4d1a      	ldr	r5, [pc, #104]	@ (8000e1c <DMA2_Stream5_IRQHandler+0xc8>)
 8000db2:	682b      	ldr	r3, [r5, #0]
 8000db4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000db6:	b18b      	cbz	r3, 8000ddc <DMA2_Stream5_IRQHandler+0x88>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000db8:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8000dba:	4a16      	ldr	r2, [pc, #88]	@ (8000e14 <DMA2_Stream5_IRQHandler+0xc0>)
 8000dbc:	68d3      	ldr	r3, [r2, #12]
 8000dbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dc2:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000dc4:	682b      	ldr	r3, [r5, #0]
 8000dc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000dc8:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000dcc:	d106      	bne.n	8000ddc <DMA2_Stream5_IRQHandler+0x88>
			{
				if((__DMA2_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000dce:	685a      	ldr	r2, [r3, #4]
 8000dd0:	6812      	ldr	r2, [r2, #0]
 8000dd2:	0350      	lsls	r0, r2, #13
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000dd4:	bf4c      	ite	mi
 8000dd6:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
				}
				else
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000dd8:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000dda:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF5)
 8000ddc:	6823      	ldr	r3, [r4, #0]
 8000dde:	0519      	lsls	r1, r3, #20
 8000de0:	d517      	bpl.n	8000e12 <DMA2_Stream5_IRQHandler+0xbe>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000de2:	4c0e      	ldr	r4, [pc, #56]	@ (8000e1c <DMA2_Stream5_IRQHandler+0xc8>)
 8000de4:	6823      	ldr	r3, [r4, #0]
 8000de6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de8:	b19b      	cbz	r3, 8000e12 <DMA2_Stream5_IRQHandler+0xbe>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8000dea:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
 8000dec:	4a09      	ldr	r2, [pc, #36]	@ (8000e14 <DMA2_Stream5_IRQHandler+0xc0>)
 8000dee:	68d3      	ldr	r3, [r2, #12]
 8000df0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000df4:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000df6:	6823      	ldr	r3, [r4, #0]
 8000df8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000dfa:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000dfe:	d108      	bne.n	8000e12 <DMA2_Stream5_IRQHandler+0xbe>
			{
				if((__DMA2_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000e00:	685a      	ldr	r2, [r3, #4]
 8000e02:	6812      	ldr	r2, [r2, #0]
 8000e04:	0352      	lsls	r2, r2, #13
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000e06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000e0a:	bf4c      	ite	mi
 8000e0c:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000e0e:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000e10:	4718      	bx	r3
}
 8000e12:	bd70      	pop	{r4, r5, r6, pc}
 8000e14:	40026400 	.word	0x40026400
 8000e18:	20000020 	.word	0x20000020
 8000e1c:	20000030 	.word	0x20000030

08000e20 <DMA2_Stream6_IRQHandler>:



void DMA2_Stream6_IRQHandler(void)
{
 8000e20:	b570      	push	{r4, r5, r6, lr}
	DMA_HISR = DMA2 -> HISR;
 8000e22:	4d2f      	ldr	r5, [pc, #188]	@ (8000ee0 <DMA2_Stream6_IRQHandler+0xc0>)
 8000e24:	4c2f      	ldr	r4, [pc, #188]	@ (8000ee4 <DMA2_Stream6_IRQHandler+0xc4>)
 8000e26:	686b      	ldr	r3, [r5, #4]
 8000e28:	6023      	str	r3, [r4, #0]

	if(DMA_HISR & DMA_HISR_FEIF6)
 8000e2a:	6823      	ldr	r3, [r4, #0]
 8000e2c:	03da      	lsls	r2, r3, #15
 8000e2e:	d508      	bpl.n	8000e42 <DMA2_Stream6_IRQHandler+0x22>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000e30:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee8 <DMA2_Stream6_IRQHandler+0xc8>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e36:	b123      	cbz	r3, 8000e42 <DMA2_Stream6_IRQHandler+0x22>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000e38:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8000e3a:	68eb      	ldr	r3, [r5, #12]
 8000e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e40:	60eb      	str	r3, [r5, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF6)
 8000e42:	6823      	ldr	r3, [r4, #0]
 8000e44:	035b      	lsls	r3, r3, #13
 8000e46:	d509      	bpl.n	8000e5c <DMA2_Stream6_IRQHandler+0x3c>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000e48:	4b27      	ldr	r3, [pc, #156]	@ (8000ee8 <DMA2_Stream6_IRQHandler+0xc8>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4e:	b12b      	cbz	r3, 8000e5c <DMA2_Stream6_IRQHandler+0x3c>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000e50:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8000e52:	4a23      	ldr	r2, [pc, #140]	@ (8000ee0 <DMA2_Stream6_IRQHandler+0xc0>)
 8000e54:	68d3      	ldr	r3, [r2, #12]
 8000e56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e5a:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF6)
 8000e5c:	6823      	ldr	r3, [r4, #0]
 8000e5e:	031e      	lsls	r6, r3, #12
 8000e60:	d509      	bpl.n	8000e76 <DMA2_Stream6_IRQHandler+0x56>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000e62:	4b21      	ldr	r3, [pc, #132]	@ (8000ee8 <DMA2_Stream6_IRQHandler+0xc8>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e68:	b12b      	cbz	r3, 8000e76 <DMA2_Stream6_IRQHandler+0x56>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000e6a:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8000e6c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ee0 <DMA2_Stream6_IRQHandler+0xc0>)
 8000e6e:	68d3      	ldr	r3, [r2, #12]
 8000e70:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000e74:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF6)
 8000e76:	6823      	ldr	r3, [r4, #0]
 8000e78:	02dd      	lsls	r5, r3, #11
 8000e7a:	d515      	bpl.n	8000ea8 <DMA2_Stream6_IRQHandler+0x88>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000e7c:	4d1a      	ldr	r5, [pc, #104]	@ (8000ee8 <DMA2_Stream6_IRQHandler+0xc8>)
 8000e7e:	682b      	ldr	r3, [r5, #0]
 8000e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e82:	b18b      	cbz	r3, 8000ea8 <DMA2_Stream6_IRQHandler+0x88>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000e84:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF6;
 8000e86:	4a16      	ldr	r2, [pc, #88]	@ (8000ee0 <DMA2_Stream6_IRQHandler+0xc0>)
 8000e88:	68d3      	ldr	r3, [r2, #12]
 8000e8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000e8e:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000e90:	682b      	ldr	r3, [r5, #0]
 8000e92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e94:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000e98:	d106      	bne.n	8000ea8 <DMA2_Stream6_IRQHandler+0x88>
			{
				if((__DMA2_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000e9a:	685a      	ldr	r2, [r3, #4]
 8000e9c:	6812      	ldr	r2, [r2, #0]
 8000e9e:	0350      	lsls	r0, r2, #13
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000ea0:	bf4c      	ite	mi
 8000ea2:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
				}
				else
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000ea4:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000ea6:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF6)
 8000ea8:	6823      	ldr	r3, [r4, #0]
 8000eaa:	0299      	lsls	r1, r3, #10
 8000eac:	d517      	bpl.n	8000ede <DMA2_Stream6_IRQHandler+0xbe>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000eae:	4c0e      	ldr	r4, [pc, #56]	@ (8000ee8 <DMA2_Stream6_IRQHandler+0xc8>)
 8000eb0:	6823      	ldr	r3, [r4, #0]
 8000eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb4:	b19b      	cbz	r3, 8000ede <DMA2_Stream6_IRQHandler+0xbe>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8000eb6:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
 8000eb8:	4a09      	ldr	r2, [pc, #36]	@ (8000ee0 <DMA2_Stream6_IRQHandler+0xc0>)
 8000eba:	68d3      	ldr	r3, [r2, #12]
 8000ebc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ec0:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000ec2:	6823      	ldr	r3, [r4, #0]
 8000ec4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ec6:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000eca:	d108      	bne.n	8000ede <DMA2_Stream6_IRQHandler+0xbe>
			{
				if((__DMA2_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000ecc:	685a      	ldr	r2, [r3, #4]
 8000ece:	6812      	ldr	r2, [r2, #0]
 8000ed0:	0352      	lsls	r2, r2, #13
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000ed2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000ed6:	bf4c      	ite	mi
 8000ed8:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000eda:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000edc:	4718      	bx	r3
}
 8000ede:	bd70      	pop	{r4, r5, r6, pc}
 8000ee0:	40026400 	.word	0x40026400
 8000ee4:	20000020 	.word	0x20000020
 8000ee8:	2000002c 	.word	0x2000002c

08000eec <DMA2_Stream7_IRQHandler>:


void DMA2_Stream7_IRQHandler(void)
{
 8000eec:	b570      	push	{r4, r5, r6, lr}
	DMA_HISR = DMA2 -> HISR;
 8000eee:	4d2f      	ldr	r5, [pc, #188]	@ (8000fac <DMA2_Stream7_IRQHandler+0xc0>)
 8000ef0:	4c2f      	ldr	r4, [pc, #188]	@ (8000fb0 <DMA2_Stream7_IRQHandler+0xc4>)
 8000ef2:	686b      	ldr	r3, [r5, #4]
 8000ef4:	6023      	str	r3, [r4, #0]

	if(DMA_HISR & DMA_HISR_FEIF7)
 8000ef6:	6823      	ldr	r3, [r4, #0]
 8000ef8:	025a      	lsls	r2, r3, #9
 8000efa:	d508      	bpl.n	8000f0e <DMA2_Stream7_IRQHandler+0x22>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8000efc:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb4 <DMA2_Stream7_IRQHandler+0xc8>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f02:	b123      	cbz	r3, 8000f0e <DMA2_Stream7_IRQHandler+0x22>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8000f04:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8000f06:	68eb      	ldr	r3, [r5, #12]
 8000f08:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f0c:	60eb      	str	r3, [r5, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF7)
 8000f0e:	6823      	ldr	r3, [r4, #0]
 8000f10:	01db      	lsls	r3, r3, #7
 8000f12:	d509      	bpl.n	8000f28 <DMA2_Stream7_IRQHandler+0x3c>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8000f14:	4b27      	ldr	r3, [pc, #156]	@ (8000fb4 <DMA2_Stream7_IRQHandler+0xc8>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1a:	b12b      	cbz	r3, 8000f28 <DMA2_Stream7_IRQHandler+0x3c>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8000f1c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8000f1e:	4a23      	ldr	r2, [pc, #140]	@ (8000fac <DMA2_Stream7_IRQHandler+0xc0>)
 8000f20:	68d3      	ldr	r3, [r2, #12]
 8000f22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f26:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF7)
 8000f28:	6823      	ldr	r3, [r4, #0]
 8000f2a:	019e      	lsls	r6, r3, #6
 8000f2c:	d509      	bpl.n	8000f42 <DMA2_Stream7_IRQHandler+0x56>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8000f2e:	4b21      	ldr	r3, [pc, #132]	@ (8000fb4 <DMA2_Stream7_IRQHandler+0xc8>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f34:	b12b      	cbz	r3, 8000f42 <DMA2_Stream7_IRQHandler+0x56>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8000f36:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8000f38:	4a1c      	ldr	r2, [pc, #112]	@ (8000fac <DMA2_Stream7_IRQHandler+0xc0>)
 8000f3a:	68d3      	ldr	r3, [r2, #12]
 8000f3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f40:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF7)
 8000f42:	6823      	ldr	r3, [r4, #0]
 8000f44:	015d      	lsls	r5, r3, #5
 8000f46:	d515      	bpl.n	8000f74 <DMA2_Stream7_IRQHandler+0x88>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8000f48:	4d1a      	ldr	r5, [pc, #104]	@ (8000fb4 <DMA2_Stream7_IRQHandler+0xc8>)
 8000f4a:	682b      	ldr	r3, [r5, #0]
 8000f4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f4e:	b18b      	cbz	r3, 8000f74 <DMA2_Stream7_IRQHandler+0x88>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8000f50:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8000f52:	4a16      	ldr	r2, [pc, #88]	@ (8000fac <DMA2_Stream7_IRQHandler+0xc0>)
 8000f54:	68d3      	ldr	r3, [r2, #12]
 8000f56:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000f5a:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000f5c:	682b      	ldr	r3, [r5, #0]
 8000f5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f60:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000f64:	d106      	bne.n	8000f74 <DMA2_Stream7_IRQHandler+0x88>
			{
				if((__DMA2_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	6812      	ldr	r2, [r2, #0]
 8000f6a:	0350      	lsls	r0, r2, #13
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000f6c:	bf4c      	ite	mi
 8000f6e:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
				}
				else
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000f70:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000f72:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF7)
 8000f74:	6823      	ldr	r3, [r4, #0]
 8000f76:	0119      	lsls	r1, r3, #4
 8000f78:	d517      	bpl.n	8000faa <DMA2_Stream7_IRQHandler+0xbe>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8000f7a:	4c0e      	ldr	r4, [pc, #56]	@ (8000fb4 <DMA2_Stream7_IRQHandler+0xc8>)
 8000f7c:	6823      	ldr	r3, [r4, #0]
 8000f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f80:	b19b      	cbz	r3, 8000faa <DMA2_Stream7_IRQHandler+0xbe>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8000f82:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8000f84:	4a09      	ldr	r2, [pc, #36]	@ (8000fac <DMA2_Stream7_IRQHandler+0xc0>)
 8000f86:	68d3      	ldr	r3, [r2, #12]
 8000f88:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000f8c:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8000f8e:	6823      	ldr	r3, [r4, #0]
 8000f90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f92:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8000f96:	d108      	bne.n	8000faa <DMA2_Stream7_IRQHandler+0xbe>
			{
				if((__DMA2_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8000f98:	685a      	ldr	r2, [r3, #4]
 8000f9a:	6812      	ldr	r2, [r2, #0]
 8000f9c:	0352      	lsls	r2, r2, #13
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8000f9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8000fa2:	bf4c      	ite	mi
 8000fa4:	6d1b      	ldrmi	r3, [r3, #80]	@ 0x50
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8000fa6:	6d5b      	ldrpl	r3, [r3, #84]	@ 0x54
 8000fa8:	4718      	bx	r3
}
 8000faa:	bd70      	pop	{r4, r5, r6, pc}
 8000fac:	40026400 	.word	0x40026400
 8000fb0:	20000020 	.word	0x20000020
 8000fb4:	20000028 	.word	0x20000028

08000fb8 <EXTI0_IRQHandler>:
 * @brief Interrupt handler for EXTI line 0.
 *
 * This ISR handles interrupts for pin 0, invoking the associated callback
 * function if one is registered.
 */
void EXTI0_IRQHandler(void) {
 8000fb8:	b508      	push	{r3, lr}
    if (EXTI_ISR[0]) EXTI_ISR[0](); // Invoke registered callback
 8000fba:	4b05      	ldr	r3, [pc, #20]	@ (8000fd0 <EXTI0_IRQHandler+0x18>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	b103      	cbz	r3, 8000fc2 <EXTI0_IRQHandler+0xa>
 8000fc0:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR0;        // Clear interrupt flag
 8000fc2:	4a04      	ldr	r2, [pc, #16]	@ (8000fd4 <EXTI0_IRQHandler+0x1c>)
 8000fc4:	6953      	ldr	r3, [r2, #20]
 8000fc6:	f043 0301 	orr.w	r3, r3, #1
 8000fca:	6153      	str	r3, [r2, #20]
}
 8000fcc:	bd08      	pop	{r3, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000068 	.word	0x20000068
 8000fd4:	40013c00 	.word	0x40013c00

08000fd8 <EXTI1_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 1.
 */
void EXTI1_IRQHandler(void) {
 8000fd8:	b508      	push	{r3, lr}
    if (EXTI_ISR[1]) EXTI_ISR[1]();
 8000fda:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <EXTI1_IRQHandler+0x18>)
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	b103      	cbz	r3, 8000fe2 <EXTI1_IRQHandler+0xa>
 8000fe0:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR1;
 8000fe2:	4a04      	ldr	r2, [pc, #16]	@ (8000ff4 <EXTI1_IRQHandler+0x1c>)
 8000fe4:	6953      	ldr	r3, [r2, #20]
 8000fe6:	f043 0302 	orr.w	r3, r3, #2
 8000fea:	6153      	str	r3, [r2, #20]
}
 8000fec:	bd08      	pop	{r3, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000068 	.word	0x20000068
 8000ff4:	40013c00 	.word	0x40013c00

08000ff8 <EXTI2_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 2.
 */
void EXTI2_IRQHandler(void) {
 8000ff8:	b508      	push	{r3, lr}
    if (EXTI_ISR[2]) EXTI_ISR[2]();
 8000ffa:	4b05      	ldr	r3, [pc, #20]	@ (8001010 <EXTI2_IRQHandler+0x18>)
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	b103      	cbz	r3, 8001002 <EXTI2_IRQHandler+0xa>
 8001000:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR2;
 8001002:	4a04      	ldr	r2, [pc, #16]	@ (8001014 <EXTI2_IRQHandler+0x1c>)
 8001004:	6953      	ldr	r3, [r2, #20]
 8001006:	f043 0304 	orr.w	r3, r3, #4
 800100a:	6153      	str	r3, [r2, #20]
}
 800100c:	bd08      	pop	{r3, pc}
 800100e:	bf00      	nop
 8001010:	20000068 	.word	0x20000068
 8001014:	40013c00 	.word	0x40013c00

08001018 <EXTI3_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 3.
 */
void EXTI3_IRQHandler(void) {
 8001018:	b508      	push	{r3, lr}
    if (EXTI_ISR[3]) EXTI_ISR[3]();
 800101a:	4b05      	ldr	r3, [pc, #20]	@ (8001030 <EXTI3_IRQHandler+0x18>)
 800101c:	68db      	ldr	r3, [r3, #12]
 800101e:	b103      	cbz	r3, 8001022 <EXTI3_IRQHandler+0xa>
 8001020:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR3;
 8001022:	4a04      	ldr	r2, [pc, #16]	@ (8001034 <EXTI3_IRQHandler+0x1c>)
 8001024:	6953      	ldr	r3, [r2, #20]
 8001026:	f043 0308 	orr.w	r3, r3, #8
 800102a:	6153      	str	r3, [r2, #20]
}
 800102c:	bd08      	pop	{r3, pc}
 800102e:	bf00      	nop
 8001030:	20000068 	.word	0x20000068
 8001034:	40013c00 	.word	0x40013c00

08001038 <EXTI4_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 4.
 */
void EXTI4_IRQHandler(void) {
 8001038:	b508      	push	{r3, lr}
    if (EXTI_ISR[4]) EXTI_ISR[4]();
 800103a:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <EXTI4_IRQHandler+0x18>)
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	b103      	cbz	r3, 8001042 <EXTI4_IRQHandler+0xa>
 8001040:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR4;
 8001042:	4a04      	ldr	r2, [pc, #16]	@ (8001054 <EXTI4_IRQHandler+0x1c>)
 8001044:	6953      	ldr	r3, [r2, #20]
 8001046:	f043 0310 	orr.w	r3, r3, #16
 800104a:	6153      	str	r3, [r2, #20]
}
 800104c:	bd08      	pop	{r3, pc}
 800104e:	bf00      	nop
 8001050:	20000068 	.word	0x20000068
 8001054:	40013c00 	.word	0x40013c00

08001058 <EXTI9_5_IRQHandler>:
/**
 * @brief Interrupt handler for EXTI lines 5 to 9.
 *
 * Handles interrupts for pins 5 to 9, checking each pin for active flags.
 */
void EXTI9_5_IRQHandler(void) {
 8001058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    for (int i = 5; i <= 9; ++i) {
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 800105c:	4e0a      	ldr	r6, [pc, #40]	@ (8001088 <EXTI9_5_IRQHandler+0x30>)
 800105e:	f8df 802c 	ldr.w	r8, [pc, #44]	@ 800108c <EXTI9_5_IRQHandler+0x34>
    for (int i = 5; i <= 9; ++i) {
 8001062:	2405      	movs	r4, #5
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 8001064:	2701      	movs	r7, #1
 8001066:	6973      	ldr	r3, [r6, #20]
 8001068:	fa07 f504 	lsl.w	r5, r7, r4
 800106c:	422b      	tst	r3, r5
 800106e:	d006      	beq.n	800107e <EXTI9_5_IRQHandler+0x26>
 8001070:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8001074:	b11b      	cbz	r3, 800107e <EXTI9_5_IRQHandler+0x26>
            EXTI_ISR[i]();        // Invoke callback for pin `i`
 8001076:	4798      	blx	r3
            EXTI->PR |= (1 << i); // Clear interrupt flag
 8001078:	6973      	ldr	r3, [r6, #20]
 800107a:	431d      	orrs	r5, r3
 800107c:	6175      	str	r5, [r6, #20]
    for (int i = 5; i <= 9; ++i) {
 800107e:	3401      	adds	r4, #1
 8001080:	2c0a      	cmp	r4, #10
 8001082:	d1f0      	bne.n	8001066 <EXTI9_5_IRQHandler+0xe>
        }
    }
}
 8001084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001088:	40013c00 	.word	0x40013c00
 800108c:	20000068 	.word	0x20000068

08001090 <EXTI15_10_IRQHandler>:
/**
 * @brief Interrupt handler for EXTI lines 10 to 15.
 *
 * Handles interrupts for pins 10 to 15, checking each pin for active flags.
 */
void EXTI15_10_IRQHandler(void) {
 8001090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    for (int i = 10; i <= 15; ++i) {
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 8001094:	4e0a      	ldr	r6, [pc, #40]	@ (80010c0 <EXTI15_10_IRQHandler+0x30>)
 8001096:	f8df 802c 	ldr.w	r8, [pc, #44]	@ 80010c4 <EXTI15_10_IRQHandler+0x34>
    for (int i = 10; i <= 15; ++i) {
 800109a:	240a      	movs	r4, #10
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 800109c:	2701      	movs	r7, #1
 800109e:	6973      	ldr	r3, [r6, #20]
 80010a0:	fa07 f504 	lsl.w	r5, r7, r4
 80010a4:	422b      	tst	r3, r5
 80010a6:	d006      	beq.n	80010b6 <EXTI15_10_IRQHandler+0x26>
 80010a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80010ac:	b11b      	cbz	r3, 80010b6 <EXTI15_10_IRQHandler+0x26>
            EXTI_ISR[i]();        // Invoke callback for pin `i`
 80010ae:	4798      	blx	r3
            EXTI->PR |= (1 << i); // Clear interrupt flag
 80010b0:	6973      	ldr	r3, [r6, #20]
 80010b2:	431d      	orrs	r5, r3
 80010b4:	6175      	str	r5, [r6, #20]
    for (int i = 10; i <= 15; ++i) {
 80010b6:	3401      	adds	r4, #1
 80010b8:	2c10      	cmp	r4, #16
 80010ba:	d1f0      	bne.n	800109e <EXTI15_10_IRQHandler+0xe>
        }
    }
}
 80010bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010c0:	40013c00 	.word	0x40013c00
 80010c4:	20000068 	.word	0x20000068

080010c8 <GPIO_Clock_Enable>:
 *
 * @param PORT Pointer to GPIO port base address.
 * @return GPIO_SUCCESS on success, GPIO_INVALID_PORT on failure.
 */
int GPIO_Clock_Enable(GPIO_TypeDef *PORT) {
    switch ((uint32_t)PORT) {
 80010c8:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <GPIO_Clock_Enable+0x88>)
 80010ca:	4298      	cmp	r0, r3
 80010cc:	d030      	beq.n	8001130 <GPIO_Clock_Enable+0x68>
 80010ce:	d80e      	bhi.n	80010ee <GPIO_Clock_Enable+0x26>
 80010d0:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80010d4:	4298      	cmp	r0, r3
 80010d6:	d021      	beq.n	800111c <GPIO_Clock_Enable+0x54>
 80010d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80010dc:	4298      	cmp	r0, r3
 80010de:	d022      	beq.n	8001126 <GPIO_Clock_Enable+0x5e>
 80010e0:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80010e4:	4298      	cmp	r0, r3
 80010e6:	d012      	beq.n	800110e <GPIO_Clock_Enable+0x46>
 80010e8:	f04f 30ff 	mov.w	r0, #4294967295
 80010ec:	4770      	bx	lr
 80010ee:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <GPIO_Clock_Enable+0x8c>)
 80010f0:	4298      	cmp	r0, r3
 80010f2:	d022      	beq.n	800113a <GPIO_Clock_Enable+0x72>
 80010f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80010f8:	4298      	cmp	r0, r3
 80010fa:	d023      	beq.n	8001144 <GPIO_Clock_Enable+0x7c>
 80010fc:	f5a3 6340 	sub.w	r3, r3, #3072	@ 0xc00
 8001100:	4298      	cmp	r0, r3
 8001102:	d1f1      	bne.n	80010e8 <GPIO_Clock_Enable+0x20>
        case (uint32_t)GPIOA: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; break;
        case (uint32_t)GPIOB: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; break;
        case (uint32_t)GPIOC: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; break;
        case (uint32_t)GPIOD: RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN; break;
        case (uint32_t)GPIOE: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN; break;
 8001104:	4a14      	ldr	r2, [pc, #80]	@ (8001158 <GPIO_Clock_Enable+0x90>)
 8001106:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001108:	f043 0310 	orr.w	r3, r3, #16
 800110c:	e003      	b.n	8001116 <GPIO_Clock_Enable+0x4e>
        case (uint32_t)GPIOA: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; break;
 800110e:	4a12      	ldr	r2, [pc, #72]	@ (8001158 <GPIO_Clock_Enable+0x90>)
 8001110:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001112:	f043 0301 	orr.w	r3, r3, #1
 8001116:	6313      	str	r3, [r2, #48]	@ 0x30
        case (uint32_t)GPIOF: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN; break;
        case (uint32_t)GPIOH: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN; break;
        default: return GPIO_INVALID_PORT;
    }
    return GPIO_SUCCESS;
 8001118:	2000      	movs	r0, #0
}
 800111a:	4770      	bx	lr
        case (uint32_t)GPIOB: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; break;
 800111c:	4a0e      	ldr	r2, [pc, #56]	@ (8001158 <GPIO_Clock_Enable+0x90>)
 800111e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001120:	f043 0302 	orr.w	r3, r3, #2
 8001124:	e7f7      	b.n	8001116 <GPIO_Clock_Enable+0x4e>
        case (uint32_t)GPIOC: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; break;
 8001126:	4a0c      	ldr	r2, [pc, #48]	@ (8001158 <GPIO_Clock_Enable+0x90>)
 8001128:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800112a:	f043 0304 	orr.w	r3, r3, #4
 800112e:	e7f2      	b.n	8001116 <GPIO_Clock_Enable+0x4e>
        case (uint32_t)GPIOD: RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN; break;
 8001130:	4a09      	ldr	r2, [pc, #36]	@ (8001158 <GPIO_Clock_Enable+0x90>)
 8001132:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001134:	f043 0308 	orr.w	r3, r3, #8
 8001138:	e7ed      	b.n	8001116 <GPIO_Clock_Enable+0x4e>
        case (uint32_t)GPIOF: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN; break;
 800113a:	4a07      	ldr	r2, [pc, #28]	@ (8001158 <GPIO_Clock_Enable+0x90>)
 800113c:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800113e:	f043 0320 	orr.w	r3, r3, #32
 8001142:	e7e8      	b.n	8001116 <GPIO_Clock_Enable+0x4e>
        case (uint32_t)GPIOH: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN; break;
 8001144:	4a04      	ldr	r2, [pc, #16]	@ (8001158 <GPIO_Clock_Enable+0x90>)
 8001146:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001148:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800114c:	e7e3      	b.n	8001116 <GPIO_Clock_Enable+0x4e>
 800114e:	bf00      	nop
 8001150:	40020c00 	.word	0x40020c00
 8001154:	40021400 	.word	0x40021400
 8001158:	40023800 	.word	0x40023800

0800115c <GPIO_Pin_Init>:


GPIO_Status GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function) {
 800115c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001160:	4604      	mov	r4, r0
 8001162:	461d      	mov	r5, r3
 8001164:	4617      	mov	r7, r2
 8001166:	f89d 9020 	ldrb.w	r9, [sp, #32]
 800116a:	f89d 8024 	ldrb.w	r8, [sp, #36]	@ 0x24
 800116e:	f89d 6028 	ldrb.w	r6, [sp, #40]	@ 0x28
//    if (pin > 15 || mode > 3 || speed > 3 || pull > 2) return GPIO_INVALID_PIN;

    GPIO_Clock_Enable(Port);
 8001172:	f7ff ffa9 	bl	80010c8 <GPIO_Clock_Enable>

    // Reset and set mode
    Port->MODER &= ~(3 << PIN_POS(pin));
 8001176:	f8d4 e000 	ldr.w	lr, [r4]
 800117a:	004b      	lsls	r3, r1, #1
 800117c:	2203      	movs	r2, #3
 800117e:	409a      	lsls	r2, r3
 8001180:	ea6f 0c02 	mvn.w	ip, r2
 8001184:	ea2e 0202 	bic.w	r2, lr, r2
 8001188:	6022      	str	r2, [r4, #0]
    Port->MODER |= mode << PIN_POS(pin);
 800118a:	f8d4 e000 	ldr.w	lr, [r4]
 800118e:	fa07 f203 	lsl.w	r2, r7, r3
 8001192:	ea42 020e 	orr.w	r2, r2, lr
 8001196:	6022      	str	r2, [r4, #0]

    // Reset and set output type
    Port->OTYPER &= ~(1 << pin);
 8001198:	6862      	ldr	r2, [r4, #4]
 800119a:	f04f 0e01 	mov.w	lr, #1
 800119e:	fa0e fe01 	lsl.w	lr, lr, r1
 80011a2:	ea22 020e 	bic.w	r2, r2, lr
 80011a6:	6062      	str	r2, [r4, #4]
    if (output_type != GPIO_Configuration.Output_Type.None) {
 80011a8:	2d02      	cmp	r5, #2
        Port->OTYPER |= output_type << pin;
 80011aa:	bf1f      	itttt	ne
 80011ac:	f8d4 e004 	ldrne.w	lr, [r4, #4]
 80011b0:	fa05 f201 	lslne.w	r2, r5, r1
 80011b4:	ea42 020e 	orrne.w	r2, r2, lr
 80011b8:	6062      	strne	r2, [r4, #4]
    }

    // Reset and set speed
    Port->OSPEEDR &= ~(3 << PIN_POS(pin));
 80011ba:	68a2      	ldr	r2, [r4, #8]
 80011bc:	ea0c 0202 	and.w	r2, ip, r2
 80011c0:	60a2      	str	r2, [r4, #8]
    if (speed != GPIO_Configuration.Speed.None) {
 80011c2:	f1b9 0f04 	cmp.w	r9, #4
        Port->OSPEEDR |= speed << PIN_POS(pin);
 80011c6:	bf1f      	itttt	ne
 80011c8:	68a2      	ldrne	r2, [r4, #8]
 80011ca:	fa09 f503 	lslne.w	r5, r9, r3
 80011ce:	4315      	orrne	r5, r2
 80011d0:	60a5      	strne	r5, [r4, #8]
    }

    // Reset and set pull-up/pull-down
    Port->PUPDR &= ~(3 << PIN_POS(pin));
 80011d2:	68e2      	ldr	r2, [r4, #12]
 80011d4:	ea0c 0202 	and.w	r2, ip, r2
    if (pull != GPIO_Configuration.Pull.None) {
 80011d8:	f1b8 0f04 	cmp.w	r8, #4
    Port->PUPDR &= ~(3 << PIN_POS(pin));
 80011dc:	60e2      	str	r2, [r4, #12]
        Port->PUPDR |= pull << PIN_POS(pin);
 80011de:	bf1f      	itttt	ne
 80011e0:	68e2      	ldrne	r2, [r4, #12]
 80011e2:	fa08 f303 	lslne.w	r3, r8, r3
 80011e6:	4313      	orrne	r3, r2
 80011e8:	60e3      	strne	r3, [r4, #12]
    }

    // Set alternate function
    if (mode == GPIO_Configuration.Mode.Alternate_Function) {
 80011ea:	2f02      	cmp	r7, #2
    Port->MODER &= ~(3 << PIN_POS(pin));
 80011ec:	b208      	sxth	r0, r1
    if (mode == GPIO_Configuration.Mode.Alternate_Function) {
 80011ee:	d10e      	bne.n	800120e <GPIO_Pin_Init+0xb2>
        if (pin < GPIO_AF_SPLIT_POINT) {
 80011f0:	2907      	cmp	r1, #7
 80011f2:	f04f 020f 	mov.w	r2, #15
 80011f6:	d80d      	bhi.n	8001214 <GPIO_Pin_Init+0xb8>
            Port->AFR[0] &= ~(0xF << (pin * 4));
 80011f8:	6a21      	ldr	r1, [r4, #32]
 80011fa:	0083      	lsls	r3, r0, #2
 80011fc:	409a      	lsls	r2, r3
 80011fe:	ea21 0202 	bic.w	r2, r1, r2
 8001202:	6222      	str	r2, [r4, #32]
            Port->AFR[0] |= alternate_function << (pin * 4);
 8001204:	6a22      	ldr	r2, [r4, #32]
 8001206:	fa06 f303 	lsl.w	r3, r6, r3
 800120a:	4313      	orrs	r3, r2
 800120c:	6223      	str	r3, [r4, #32]
            Port->AFR[1] |= alternate_function << ((pin - GPIO_AF_SPLIT_POINT) * 4);
        }
    }

    return GPIO_SUCCESS;
}
 800120e:	2000      	movs	r0, #0
 8001210:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            Port->AFR[1] &= ~(0xF << ((pin - GPIO_AF_SPLIT_POINT) * 4));
 8001214:	3908      	subs	r1, #8
 8001216:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001218:	0089      	lsls	r1, r1, #2
 800121a:	408a      	lsls	r2, r1
 800121c:	ea23 0302 	bic.w	r3, r3, r2
 8001220:	6263      	str	r3, [r4, #36]	@ 0x24
            Port->AFR[1] |= alternate_function << ((pin - GPIO_AF_SPLIT_POINT) * 4);
 8001222:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001224:	408e      	lsls	r6, r1
 8001226:	431e      	orrs	r6, r3
 8001228:	6266      	str	r6, [r4, #36]	@ 0x24
 800122a:	e7f0      	b.n	800120e <GPIO_Pin_Init+0xb2>

0800122c <UART4_IRQHandler>:




void UART4_IRQHandler(void)
{
 800122c:	b538      	push	{r3, r4, r5, lr}
	USART_SR = UART4 -> SR;
 800122e:	4d33      	ldr	r5, [pc, #204]	@ (80012fc <UART4_IRQHandler+0xd0>)
 8001230:	4c33      	ldr	r4, [pc, #204]	@ (8001300 <UART4_IRQHandler+0xd4>)
 8001232:	682b      	ldr	r3, [r5, #0]
 8001234:	b29b      	uxth	r3, r3
 8001236:	8023      	strh	r3, [r4, #0]
	if(USART_SR & USART_SR_CTS)
 8001238:	8823      	ldrh	r3, [r4, #0]
 800123a:	059a      	lsls	r2, r3, #22
 800123c:	d509      	bpl.n	8001252 <UART4_IRQHandler+0x26>
	{
		if (__usart_4_config__ ->ISR_Routines.CTS_ISR) {
 800123e:	4b31      	ldr	r3, [pc, #196]	@ (8001304 <UART4_IRQHandler+0xd8>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001246:	b123      	cbz	r3, 8001252 <UART4_IRQHandler+0x26>
			__usart_4_config__ ->ISR_Routines.CTS_ISR();
 8001248:	4798      	blx	r3
			UART4->SR &= ~USART_SR_CTS;  // Clear the Break interrupt flag
 800124a:	682b      	ldr	r3, [r5, #0]
 800124c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001250:	602b      	str	r3, [r5, #0]
		}
	}

	if(USART_SR & USART_SR_LBD)
 8001252:	8823      	ldrh	r3, [r4, #0]
 8001254:	05db      	lsls	r3, r3, #23
 8001256:	d50a      	bpl.n	800126e <UART4_IRQHandler+0x42>
	{
		if (__usart_4_config__ ->ISR_Routines.LIN_Break_Detection_ISR) {
 8001258:	4b2a      	ldr	r3, [pc, #168]	@ (8001304 <UART4_IRQHandler+0xd8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001260:	b12b      	cbz	r3, 800126e <UART4_IRQHandler+0x42>
			__usart_4_config__ ->ISR_Routines.LIN_Break_Detection_ISR();
 8001262:	4798      	blx	r3
			UART4->SR &= ~USART_SR_LBD;  // Clear the Break interrupt flag
 8001264:	4a25      	ldr	r2, [pc, #148]	@ (80012fc <UART4_IRQHandler+0xd0>)
 8001266:	6813      	ldr	r3, [r2, #0]
 8001268:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800126c:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_TXE)
 800126e:	8823      	ldrh	r3, [r4, #0]
 8001270:	061d      	lsls	r5, r3, #24
 8001272:	d50a      	bpl.n	800128a <UART4_IRQHandler+0x5e>
	{
		if (__usart_4_config__ ->ISR_Routines.Transmit_Empty_ISR) {
 8001274:	4b23      	ldr	r3, [pc, #140]	@ (8001304 <UART4_IRQHandler+0xd8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800127c:	b12b      	cbz	r3, 800128a <UART4_IRQHandler+0x5e>
			__usart_4_config__ ->ISR_Routines.Transmit_Empty_ISR();
 800127e:	4798      	blx	r3
			UART4->SR &= ~USART_SR_TXE;  // Clear the Break interrupt flag
 8001280:	4a1e      	ldr	r2, [pc, #120]	@ (80012fc <UART4_IRQHandler+0xd0>)
 8001282:	6813      	ldr	r3, [r2, #0]
 8001284:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001288:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_TC)
 800128a:	8823      	ldrh	r3, [r4, #0]
 800128c:	0658      	lsls	r0, r3, #25
 800128e:	d50a      	bpl.n	80012a6 <UART4_IRQHandler+0x7a>
	{
		if (__usart_4_config__ ->ISR_Routines.Transmission_Complete_ISR) {
 8001290:	4b1c      	ldr	r3, [pc, #112]	@ (8001304 <UART4_IRQHandler+0xd8>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8001298:	b12b      	cbz	r3, 80012a6 <UART4_IRQHandler+0x7a>
			__usart_4_config__ ->ISR_Routines.Transmission_Complete_ISR();
 800129a:	4798      	blx	r3
			UART4->SR &= ~USART_SR_TC;  // Clear the Break interrupt flag
 800129c:	4a17      	ldr	r2, [pc, #92]	@ (80012fc <UART4_IRQHandler+0xd0>)
 800129e:	6813      	ldr	r3, [r2, #0]
 80012a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80012a4:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_RXNE)
 80012a6:	8823      	ldrh	r3, [r4, #0]
 80012a8:	0699      	lsls	r1, r3, #26
 80012aa:	d50a      	bpl.n	80012c2 <UART4_IRQHandler+0x96>
	{
		if (__usart_4_config__ ->ISR_Routines.Receiver_Empty_ISR) {
 80012ac:	4b15      	ldr	r3, [pc, #84]	@ (8001304 <UART4_IRQHandler+0xd8>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80012b4:	b12b      	cbz	r3, 80012c2 <UART4_IRQHandler+0x96>
			__usart_4_config__ ->ISR_Routines.Receiver_Empty_ISR();
 80012b6:	4798      	blx	r3
			UART4->SR &= ~USART_SR_RXNE;  // Clear the Break interrupt flag
 80012b8:	4a10      	ldr	r2, [pc, #64]	@ (80012fc <UART4_IRQHandler+0xd0>)
 80012ba:	6813      	ldr	r3, [r2, #0]
 80012bc:	f023 0320 	bic.w	r3, r3, #32
 80012c0:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_IDLE)
 80012c2:	8823      	ldrh	r3, [r4, #0]
 80012c4:	06da      	lsls	r2, r3, #27
 80012c6:	d50a      	bpl.n	80012de <UART4_IRQHandler+0xb2>
	{
		if (__usart_4_config__ ->ISR_Routines.Idle_Line_ISR) {
 80012c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001304 <UART4_IRQHandler+0xd8>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012d0:	b12b      	cbz	r3, 80012de <UART4_IRQHandler+0xb2>
			__usart_4_config__ ->ISR_Routines.Idle_Line_ISR();
 80012d2:	4798      	blx	r3
			UART4->SR &= ~USART_SR_IDLE;  // Clear the Break interrupt flag
 80012d4:	4a09      	ldr	r2, [pc, #36]	@ (80012fc <UART4_IRQHandler+0xd0>)
 80012d6:	6813      	ldr	r3, [r2, #0]
 80012d8:	f023 0310 	bic.w	r3, r3, #16
 80012dc:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_PE)
 80012de:	8823      	ldrh	r3, [r4, #0]
 80012e0:	07db      	lsls	r3, r3, #31
 80012e2:	d50a      	bpl.n	80012fa <UART4_IRQHandler+0xce>
	{
		if (__usart_4_config__ ->ISR_Routines.Parity_ISR) {
 80012e4:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <UART4_IRQHandler+0xd8>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80012ec:	b12b      	cbz	r3, 80012fa <UART4_IRQHandler+0xce>
			__usart_4_config__ ->ISR_Routines.Parity_ISR();
 80012ee:	4798      	blx	r3
			UART4->SR &= ~USART_SR_PE;  // Clear the Break interrupt flag
 80012f0:	4a02      	ldr	r2, [pc, #8]	@ (80012fc <UART4_IRQHandler+0xd0>)
 80012f2:	6813      	ldr	r3, [r2, #0]
 80012f4:	f023 0301 	bic.w	r3, r3, #1
 80012f8:	6013      	str	r3, [r2, #0]
		}
	}

}
 80012fa:	bd38      	pop	{r3, r4, r5, pc}
 80012fc:	40004c00 	.word	0x40004c00
 8001300:	200000a8 	.word	0x200000a8
 8001304:	200000ac 	.word	0x200000ac

08001308 <USART1_IRQHandler>:


void USART1_IRQHandler(void)
{
 8001308:	b538      	push	{r3, r4, r5, lr}
	USART_SR = USART1 -> SR;
 800130a:	4c30      	ldr	r4, [pc, #192]	@ (80013cc <USART1_IRQHandler+0xc4>)
 800130c:	4d30      	ldr	r5, [pc, #192]	@ (80013d0 <USART1_IRQHandler+0xc8>)
 800130e:	6823      	ldr	r3, [r4, #0]
 8001310:	b29b      	uxth	r3, r3
 8001312:	802b      	strh	r3, [r5, #0]
	if(USART_SR & USART_SR_CTS)
 8001314:	882b      	ldrh	r3, [r5, #0]
 8001316:	0599      	lsls	r1, r3, #22
 8001318:	d509      	bpl.n	800132e <USART1_IRQHandler+0x26>
	{
		if (__usart_1_config__ ->ISR_Routines.CTS_ISR) {
 800131a:	4b2e      	ldr	r3, [pc, #184]	@ (80013d4 <USART1_IRQHandler+0xcc>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001322:	b123      	cbz	r3, 800132e <USART1_IRQHandler+0x26>
			__usart_1_config__ ->ISR_Routines.CTS_ISR();
 8001324:	4798      	blx	r3
			USART1->SR &= ~USART_SR_CTS;  // Clear the Break interrupt flag
 8001326:	6823      	ldr	r3, [r4, #0]
 8001328:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800132c:	6023      	str	r3, [r4, #0]
		}
	}

	if(USART_SR & USART_SR_LBD)
 800132e:	882b      	ldrh	r3, [r5, #0]
 8001330:	05da      	lsls	r2, r3, #23
 8001332:	d509      	bpl.n	8001348 <USART1_IRQHandler+0x40>
	{
		if (__usart_1_config__ ->ISR_Routines.LIN_Break_Detection_ISR) {
 8001334:	4b27      	ldr	r3, [pc, #156]	@ (80013d4 <USART1_IRQHandler+0xcc>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800133c:	b123      	cbz	r3, 8001348 <USART1_IRQHandler+0x40>
			__usart_1_config__ ->ISR_Routines.LIN_Break_Detection_ISR();
 800133e:	4798      	blx	r3
			USART1->SR &= ~USART_SR_LBD;  // Clear the Break interrupt flag
 8001340:	6823      	ldr	r3, [r4, #0]
 8001342:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001346:	6023      	str	r3, [r4, #0]
		}
	}

	if(USART_SR & USART_SR_TXE)
 8001348:	882b      	ldrh	r3, [r5, #0]
 800134a:	061b      	lsls	r3, r3, #24
 800134c:	d509      	bpl.n	8001362 <USART1_IRQHandler+0x5a>
	{
		if (__usart_1_config__ ->ISR_Routines.Transmit_Empty_ISR) {
 800134e:	4b21      	ldr	r3, [pc, #132]	@ (80013d4 <USART1_IRQHandler+0xcc>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001356:	b123      	cbz	r3, 8001362 <USART1_IRQHandler+0x5a>
			__usart_1_config__ ->ISR_Routines.Transmit_Empty_ISR();
 8001358:	4798      	blx	r3
			USART1->SR &= ~USART_SR_TXE;  // Clear the Break interrupt flag
 800135a:	6823      	ldr	r3, [r4, #0]
 800135c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001360:	6023      	str	r3, [r4, #0]
		}
	}


	if(USART_SR & USART_SR_TC)
 8001362:	882b      	ldrh	r3, [r5, #0]
 8001364:	0658      	lsls	r0, r3, #25
 8001366:	d509      	bpl.n	800137c <USART1_IRQHandler+0x74>
	{
		if (__usart_1_config__ ->ISR_Routines.Transmission_Complete_ISR) {
 8001368:	4b1a      	ldr	r3, [pc, #104]	@ (80013d4 <USART1_IRQHandler+0xcc>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8001370:	b123      	cbz	r3, 800137c <USART1_IRQHandler+0x74>
			__usart_1_config__ ->ISR_Routines.Transmission_Complete_ISR();
 8001372:	4798      	blx	r3
			USART1->SR &= ~USART_SR_TC;  // Clear the Break interrupt flag
 8001374:	6823      	ldr	r3, [r4, #0]
 8001376:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800137a:	6023      	str	r3, [r4, #0]
		}
	}

	if(USART_SR & USART_SR_RXNE)
 800137c:	882b      	ldrh	r3, [r5, #0]
 800137e:	0699      	lsls	r1, r3, #26
 8001380:	d509      	bpl.n	8001396 <USART1_IRQHandler+0x8e>
	{
		if (__usart_1_config__ ->ISR_Routines.Receiver_Empty_ISR) {
 8001382:	4b14      	ldr	r3, [pc, #80]	@ (80013d4 <USART1_IRQHandler+0xcc>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800138a:	b123      	cbz	r3, 8001396 <USART1_IRQHandler+0x8e>
			__usart_1_config__ ->ISR_Routines.Receiver_Empty_ISR();
 800138c:	4798      	blx	r3
			USART1->SR &= ~USART_SR_RXNE;  // Clear the Break interrupt flag
 800138e:	6823      	ldr	r3, [r4, #0]
 8001390:	f023 0320 	bic.w	r3, r3, #32
 8001394:	6023      	str	r3, [r4, #0]
		}
	}


	if(USART_SR & USART_SR_IDLE)
 8001396:	882b      	ldrh	r3, [r5, #0]
 8001398:	06da      	lsls	r2, r3, #27
 800139a:	d509      	bpl.n	80013b0 <USART1_IRQHandler+0xa8>
	{
		if (__usart_1_config__ ->ISR_Routines.Idle_Line_ISR) {
 800139c:	4b0d      	ldr	r3, [pc, #52]	@ (80013d4 <USART1_IRQHandler+0xcc>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80013a4:	b123      	cbz	r3, 80013b0 <USART1_IRQHandler+0xa8>
			__usart_1_config__ ->ISR_Routines.Idle_Line_ISR();
 80013a6:	4798      	blx	r3
			USART1->SR &= ~USART_SR_IDLE;  // Clear the Break interrupt flag
 80013a8:	6823      	ldr	r3, [r4, #0]
 80013aa:	f023 0310 	bic.w	r3, r3, #16
 80013ae:	6023      	str	r3, [r4, #0]
		}
	}

	if(USART_SR & USART_SR_PE)
 80013b0:	882b      	ldrh	r3, [r5, #0]
 80013b2:	07db      	lsls	r3, r3, #31
 80013b4:	d509      	bpl.n	80013ca <USART1_IRQHandler+0xc2>
	{
		if (__usart_1_config__ ->ISR_Routines.Parity_ISR) {
 80013b6:	4b07      	ldr	r3, [pc, #28]	@ (80013d4 <USART1_IRQHandler+0xcc>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80013be:	b123      	cbz	r3, 80013ca <USART1_IRQHandler+0xc2>
			__usart_1_config__ ->ISR_Routines.Parity_ISR();
 80013c0:	4798      	blx	r3
			USART1->SR &= ~USART_SR_PE;  // Clear the Break interrupt flag
 80013c2:	6823      	ldr	r3, [r4, #0]
 80013c4:	f023 0301 	bic.w	r3, r3, #1
 80013c8:	6023      	str	r3, [r4, #0]
		}
	}

}
 80013ca:	bd38      	pop	{r3, r4, r5, pc}
 80013cc:	40011000 	.word	0x40011000
 80013d0:	200000a8 	.word	0x200000a8
 80013d4:	200000b0 	.word	0x200000b0

080013d8 <Delay_ms.constprop.0.isra.0>:
}

__STATIC_INLINE uint32_t Delay_ms(volatile float ms)
{
	unsigned long x =0x29040 * (ms);
	SysTick->LOAD =  x ;
 80013d8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80013dc:	4a05      	ldr	r2, [pc, #20]	@ (80013f4 <Delay_ms.constprop.0.isra.0+0x1c>)
 80013de:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0;
 80013e0:	2200      	movs	r2, #0
 80013e2:	619a      	str	r2, [r3, #24]
	SysTick->CTRL |= 1;
 80013e4:	691a      	ldr	r2, [r3, #16]
 80013e6:	f042 0201 	orr.w	r2, r2, #1
 80013ea:	611a      	str	r2, [r3, #16]
	while((SysTick->CTRL & 0x00010000) == 0);
 80013ec:	691a      	ldr	r2, [r3, #16]
 80013ee:	03d2      	lsls	r2, r2, #15
 80013f0:	d5fc      	bpl.n	80013ec <Delay_ms.constprop.0.isra.0+0x14>
	return (0UL);                                                     /* Function successful */
}
 80013f2:	4770      	bx	lr
 80013f4:	00029040 	.word	0x00029040

080013f8 <main>:
void Erase_Firmware_Func(void);
bool Validate_Command(uint16_t len, Commands command);
/*==============================================================================================*/

int main(void)
{
 80013f8:	b530      	push	{r4, r5, lr}
 80013fa:	b085      	sub	sp, #20
	SystemInit();
 80013fc:	f000 f890 	bl	8001520 <SystemInit>
	RCC->PLLCFGR = 0x00000000;
 8001400:	4b3f      	ldr	r3, [pc, #252]	@ (8001500 <main+0x108>)
 8001402:	2200      	movs	r2, #0
 8001404:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800140c:	601a      	str	r2, [r3, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	0390      	lsls	r0, r2, #14
 8001412:	d5fc      	bpl.n	800140e <main+0x16>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 8001414:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 8001416:	493b      	ldr	r1, [pc, #236]	@ (8001504 <main+0x10c>)
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 8001418:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800141c:	641a      	str	r2, [r3, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 800141e:	680a      	ldr	r2, [r1, #0]
 8001420:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001424:	600a      	str	r2, [r1, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 8001426:	f501 31e6 	add.w	r1, r1, #117760	@ 0x1cc00
 800142a:	680a      	ldr	r2, [r1, #0]
 800142c:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8001430:	f042 0205 	orr.w	r2, r2, #5
 8001434:	600a      	str	r2, [r1, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 8001436:	6859      	ldr	r1, [r3, #4]
 8001438:	4a33      	ldr	r2, [pc, #204]	@ (8001508 <main+0x110>)
 800143a:	430a      	orrs	r2, r1
 800143c:	605a      	str	r2, [r3, #4]
	RCC ->PLLCFGR |= 1 << 22;
 800143e:	685a      	ldr	r2, [r3, #4]
 8001440:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001444:	605a      	str	r2, [r3, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	609a      	str	r2, [r3, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 800144a:	689a      	ldr	r2, [r3, #8]
 800144c:	f442 52a0 	orr.w	r2, r2, #5120	@ 0x1400
 8001450:	609a      	str	r2, [r3, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001452:	689a      	ldr	r2, [r3, #8]
 8001454:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001458:	609a      	str	r2, [r3, #8]
	RCC -> CR |= RCC_CR_PLLON;
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001460:	601a      	str	r2, [r3, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 8001462:	4b27      	ldr	r3, [pc, #156]	@ (8001500 <main+0x108>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	0191      	lsls	r1, r2, #6
 8001468:	d5fc      	bpl.n	8001464 <main+0x6c>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 800146a:	689a      	ldr	r2, [r3, #8]
 800146c:	f042 0202 	orr.w	r2, r2, #2
 8001470:	609a      	str	r2, [r3, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 8001472:	689a      	ldr	r2, [r3, #8]
 8001474:	0712      	lsls	r2, r2, #28
 8001476:	d5fc      	bpl.n	8001472 <main+0x7a>
	SystemCoreClockUpdate();
 8001478:	f000 f85c 	bl	8001534 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 800147c:	4b23      	ldr	r3, [pc, #140]	@ (800150c <main+0x114>)
 800147e:	22a8      	movs	r2, #168	@ 0xa8
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	fbb3 f3f2 	udiv	r3, r3, r2
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001486:	3b01      	subs	r3, #1
 8001488:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800148c:	d20a      	bcs.n	80014a4 <main+0xac>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800148e:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001492:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001494:	6153      	str	r3, [r2, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001496:	4b1e      	ldr	r3, [pc, #120]	@ (8001510 <main+0x118>)
 8001498:	f883 1023 	strb.w	r1, [r3, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800149c:	2300      	movs	r3, #0
 800149e:	6193      	str	r3, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014a0:	2307      	movs	r3, #7
 80014a2:	6113      	str	r3, [r2, #16]
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80014a4:	4a16      	ldr	r2, [pc, #88]	@ (8001500 <main+0x108>)
	MCU_Clock_Setup();
	Delay_Config();
	CRC_Init();

	GPIO_Pin_Init(GPIOC, 0, GPIO_Configuration.Mode.Input, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.None, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.None);
 80014a6:	4d1b      	ldr	r5, [pc, #108]	@ (8001514 <main+0x11c>)
 80014a8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80014aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014ae:	6453      	str	r3, [r2, #68]	@ 0x44
	SysTick->CTRL = 0;
 80014b0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80014b4:	2400      	movs	r4, #0
	SysTick->LOAD = 0x00FFFFFF;
 80014b6:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
	SysTick->CTRL = 0;
 80014ba:	611c      	str	r4, [r3, #16]
	SysTick->LOAD = 0x00FFFFFF;
 80014bc:	615a      	str	r2, [r3, #20]
	SysTick->CTRL = 5;
 80014be:	2205      	movs	r2, #5
	SysTick->VAL = 0;
 80014c0:	619c      	str	r4, [r3, #24]
	SysTick->CTRL = 5;
 80014c2:	611a      	str	r2, [r3, #16]
	CRC_Init();
 80014c4:	f7fe fe80 	bl	80001c8 <CRC_Init>
	GPIO_Pin_Init(GPIOC, 0, GPIO_Configuration.Mode.Input, GPIO_Configuration.Output_Type.None, GPIO_Configuration.Speed.None, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.None);
 80014c8:	2304      	movs	r3, #4
 80014ca:	e9cd 3300 	strd	r3, r3, [sp]
 80014ce:	9402      	str	r4, [sp, #8]
 80014d0:	2302      	movs	r3, #2
 80014d2:	4622      	mov	r2, r4
 80014d4:	4621      	mov	r1, r4
 80014d6:	4628      	mov	r0, r5
 80014d8:	f7ff fe40 	bl	800115c <GPIO_Pin_Init>

	if((GPIOC -> IDR & GPIO_IDR_ID0) == true)
 80014dc:	692b      	ldr	r3, [r5, #16]
 80014de:	07db      	lsls	r3, r3, #31
 80014e0:	d40a      	bmi.n	80014f8 <main+0x100>
	else
	{
//		Application();

		//Validate Firmware:
		uint32_t calculated_crc = CRC_Compute_Flash_Data(APP_ADDRESS, APP_SIZE_BYTES);
 80014e2:	480d      	ldr	r0, [pc, #52]	@ (8001518 <main+0x120>)
 80014e4:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 80014e8:	f7fe fe76 	bl	80001d8 <CRC_Compute_Flash_Data>
		uint32_t stored_crc     = *((uint32_t*)APP_CRC_ADDRESS);
 80014ec:	4b0b      	ldr	r3, [pc, #44]	@ (800151c <main+0x124>)

		if (calculated_crc == stored_crc) {
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4298      	cmp	r0, r3
 80014f2:	d101      	bne.n	80014f8 <main+0x100>
			Blink_App();
 80014f4:	f006 fd84 	bl	8008000 <Blink_App>
//	while(1)
//	{
//
//	}

}
 80014f8:	2000      	movs	r0, #0
 80014fa:	b005      	add	sp, #20
 80014fc:	bd30      	pop	{r4, r5, pc}
 80014fe:	bf00      	nop
 8001500:	40023800 	.word	0x40023800
 8001504:	40007000 	.word	0x40007000
 8001508:	07005408 	.word	0x07005408
 800150c:	20000000 	.word	0x20000000
 8001510:	e000ed00 	.word	0xe000ed00
 8001514:	40020800 	.word	0x40020800
 8001518:	08008000 	.word	0x08008000
 800151c:	08018000 	.word	0x08018000

08001520 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001520:	4a03      	ldr	r2, [pc, #12]	@ (8001530 <SystemInit+0x10>)
 8001522:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001526:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800152a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800152e:	4770      	bx	lr
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001534:	4b15      	ldr	r3, [pc, #84]	@ (800158c <SystemCoreClockUpdate+0x58>)
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 800153c:	2a04      	cmp	r2, #4
 800153e:	d021      	beq.n	8001584 <SystemCoreClockUpdate+0x50>
 8001540:	2a08      	cmp	r2, #8
 8001542:	d121      	bne.n	8001588 <SystemCoreClockUpdate+0x54>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001544:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001546:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001548:	685b      	ldr	r3, [r3, #4]
      if (pllsource != 0)
 800154a:	0249      	lsls	r1, r1, #9
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800154c:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001550:	bf4c      	ite	mi
 8001552:	490f      	ldrmi	r1, [pc, #60]	@ (8001590 <SystemCoreClockUpdate+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001554:	490f      	ldrpl	r1, [pc, #60]	@ (8001594 <SystemCoreClockUpdate+0x60>)
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001556:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800155a:	fbb1 f2f2 	udiv	r2, r1, r2
 800155e:	4353      	muls	r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001560:	4a0a      	ldr	r2, [pc, #40]	@ (800158c <SystemCoreClockUpdate+0x58>)
 8001562:	6852      	ldr	r2, [r2, #4]
 8001564:	f3c2 4201 	ubfx	r2, r2, #16, #2
 8001568:	3201      	adds	r2, #1
 800156a:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllp;
 800156c:	fbb3 f3f2 	udiv	r3, r3, r2
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001570:	4a06      	ldr	r2, [pc, #24]	@ (800158c <SystemCoreClockUpdate+0x58>)
 8001572:	4909      	ldr	r1, [pc, #36]	@ (8001598 <SystemCoreClockUpdate+0x64>)
 8001574:	6892      	ldr	r2, [r2, #8]
 8001576:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800157a:	5c8a      	ldrb	r2, [r1, r2]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800157c:	40d3      	lsrs	r3, r2
 800157e:	4a07      	ldr	r2, [pc, #28]	@ (800159c <SystemCoreClockUpdate+0x68>)
 8001580:	6013      	str	r3, [r2, #0]
}
 8001582:	4770      	bx	lr
  switch (tmp)
 8001584:	4b02      	ldr	r3, [pc, #8]	@ (8001590 <SystemCoreClockUpdate+0x5c>)
 8001586:	e7f3      	b.n	8001570 <SystemCoreClockUpdate+0x3c>
 8001588:	4b02      	ldr	r3, [pc, #8]	@ (8001594 <SystemCoreClockUpdate+0x60>)
 800158a:	e7f1      	b.n	8001570 <SystemCoreClockUpdate+0x3c>
 800158c:	40023800 	.word	0x40023800
 8001590:	007a1200 	.word	0x007a1200
 8001594:	00f42400 	.word	0x00f42400
 8001598:	08001654 	.word	0x08001654
 800159c:	20000000 	.word	0x20000000

080015a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015a0:	480d      	ldr	r0, [pc, #52]	@ (80015d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015a2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80015a4:	f7ff ffbc 	bl	8001520 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015a8:	480c      	ldr	r0, [pc, #48]	@ (80015dc <LoopForever+0x6>)
  ldr r1, =_edata
 80015aa:	490d      	ldr	r1, [pc, #52]	@ (80015e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015ac:	4a0d      	ldr	r2, [pc, #52]	@ (80015e4 <LoopForever+0xe>)
  movs r3, #0
 80015ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015b0:	e002      	b.n	80015b8 <LoopCopyDataInit>

080015b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015b6:	3304      	adds	r3, #4

080015b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015bc:	d3f9      	bcc.n	80015b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015be:	4a0a      	ldr	r2, [pc, #40]	@ (80015e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015c0:	4c0a      	ldr	r4, [pc, #40]	@ (80015ec <LoopForever+0x16>)
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015c4:	e001      	b.n	80015ca <LoopFillZerobss>

080015c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c8:	3204      	adds	r2, #4

080015ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015cc:	d3fb      	bcc.n	80015c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80015ce:	f000 f811 	bl	80015f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015d2:	f7ff ff11 	bl	80013f8 <main>

080015d6 <LoopForever>:

LoopForever:
  b LoopForever
 80015d6:	e7fe      	b.n	80015d6 <LoopForever>
  ldr   r0, =_estack
 80015d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015e0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80015e4:	0800166c 	.word	0x0800166c
  ldr r2, =_sbss
 80015e8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80015ec:	200000b4 	.word	0x200000b4

080015f0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015f0:	e7fe      	b.n	80015f0 <ADC_IRQHandler>
	...

080015f4 <__libc_init_array>:
 80015f4:	b570      	push	{r4, r5, r6, lr}
 80015f6:	4d0d      	ldr	r5, [pc, #52]	@ (800162c <__libc_init_array+0x38>)
 80015f8:	4c0d      	ldr	r4, [pc, #52]	@ (8001630 <__libc_init_array+0x3c>)
 80015fa:	1b64      	subs	r4, r4, r5
 80015fc:	10a4      	asrs	r4, r4, #2
 80015fe:	2600      	movs	r6, #0
 8001600:	42a6      	cmp	r6, r4
 8001602:	d109      	bne.n	8001618 <__libc_init_array+0x24>
 8001604:	4d0b      	ldr	r5, [pc, #44]	@ (8001634 <__libc_init_array+0x40>)
 8001606:	4c0c      	ldr	r4, [pc, #48]	@ (8001638 <__libc_init_array+0x44>)
 8001608:	f000 f818 	bl	800163c <_init>
 800160c:	1b64      	subs	r4, r4, r5
 800160e:	10a4      	asrs	r4, r4, #2
 8001610:	2600      	movs	r6, #0
 8001612:	42a6      	cmp	r6, r4
 8001614:	d105      	bne.n	8001622 <__libc_init_array+0x2e>
 8001616:	bd70      	pop	{r4, r5, r6, pc}
 8001618:	f855 3b04 	ldr.w	r3, [r5], #4
 800161c:	4798      	blx	r3
 800161e:	3601      	adds	r6, #1
 8001620:	e7ee      	b.n	8001600 <__libc_init_array+0xc>
 8001622:	f855 3b04 	ldr.w	r3, [r5], #4
 8001626:	4798      	blx	r3
 8001628:	3601      	adds	r6, #1
 800162a:	e7f2      	b.n	8001612 <__libc_init_array+0x1e>
 800162c:	08001664 	.word	0x08001664
 8001630:	08001664 	.word	0x08001664
 8001634:	08001664 	.word	0x08001664
 8001638:	08001668 	.word	0x08001668

0800163c <_init>:
 800163c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800163e:	bf00      	nop
 8001640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001642:	bc08      	pop	{r3}
 8001644:	469e      	mov	lr, r3
 8001646:	4770      	bx	lr

08001648 <_fini>:
 8001648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800164a:	bf00      	nop
 800164c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800164e:	bc08      	pop	{r3}
 8001650:	469e      	mov	lr, r3
 8001652:	4770      	bx	lr

Disassembly of section .app_section:

08008000 <Blink_App>:
{
 8008000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	GPIO_Pin_Init(GPIOD, 12, GPIO_Configuration.Mode.General_Purpose_Output, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.None);
 8008002:	2204      	movs	r2, #4
 8008004:	2300      	movs	r3, #0
 8008006:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800800a:	2202      	movs	r2, #2
 800800c:	9200      	str	r2, [sp, #0]
 800800e:	210c      	movs	r1, #12
 8008010:	480c      	ldr	r0, [pc, #48]	@ (8008044 <Blink_App+0x44>)
 8008012:	2201      	movs	r2, #1
 8008014:	f7f9 f8a2 	bl	800115c <GPIO_Pin_Init>
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set high (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_High(GPIO_TypeDef *Port, int pin)
{
	Port -> ODR |= 1 << pin;
 8008018:	490a      	ldr	r1, [pc, #40]	@ (8008044 <Blink_App+0x44>)
 800801a:	694b      	ldr	r3, [r1, #20]
 800801c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008020:	614b      	str	r3, [r1, #20]
 8008022:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
__STATIC_INLINE uint32_t Delay_s(unsigned long s)
{
	s = s * 1000;
	for (; s>0; s--)
	{
		Delay_ms(1);
 8008026:	f7f9 f9d7 	bl	80013d8 <Delay_ms.constprop.0.isra.0>
	for (; s>0; s--)
 800802a:	3801      	subs	r0, #1
 800802c:	d1fb      	bne.n	8008026 <Blink_App+0x26>
	Port -> ODR &= ~(1 << pin);
 800802e:	694b      	ldr	r3, [r1, #20]
 8008030:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008034:	614b      	str	r3, [r1, #20]
 8008036:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		Delay_ms(1);
 800803a:	f7f9 f9cd 	bl	80013d8 <Delay_ms.constprop.0.isra.0>
	for (; s>0; s--)
 800803e:	3801      	subs	r0, #1
 8008040:	d1fb      	bne.n	800803a <Blink_App+0x3a>
 8008042:	e7ea      	b.n	800801a <Blink_App+0x1a>
 8008044:	40020c00 	.word	0x40020c00
