<!-- README_EN.md -->
# FPGA-based Neural Network Acceleration Framework with RISC-V Architecture

**Last Updated: 2025.04.01 | Long-term Maintenance Project**

*ps:I haven't started yet.*

## ðŸŒŸ Project Vision
Explore innovative approaches for neural network computing through software-hardware co-design on self-developed RISC-V processor architecture. Key focuses:
- Full assembly-level algorithm core development
- Scalable hardware acceleration interface
- Cross-layer memory optimization scheme
- Dynamic computation scheduling mechanism

## ðŸ›  Technical Approach
### Hardware Foundation
- Customized five-stage pipeline RISC-V processor
- Reconfigurable computing unit interface design
- Neural network-oriented memory subsystem

### Software Strategy
- Register-level computation graph optimization
- Hardware abstraction layer instruction design
- Dynamic resource scheduling framework

## ðŸ”® Expansion Directions
- Heterogeneous computing units collaboration architecture
- Adaptive precision computation scheme
- Computational flow visualization debugger
- Automated instruction fusion engine

## ðŸ“¥ Get Started
```bash
git clone https://github.com/yawkeebitke/FPGA_CNN.git
```

