// Seed: 2815468948
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  logic id_2;
  logic id_3;
  logic id_4;
  reg   id_5;
  always @(posedge 1) begin
    id_5 <= 1;
  end
endmodule
