// Seed: 791112313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  and (id_6, id_5, id_1, id_2);
  module_2(
      id_1, id_2, id_7
  );
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input wand id_0
    , id_2
);
  tri1 id_3 = 1 - id_2;
  id_4(
      1, 1 ==? id_5
  ); module_0(
      id_3, id_3, id_2, id_3, id_3, id_2
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2 == 1;
endmodule
