INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/Vivado Projects/CPE233_Lab3/CPE233_Lab3.srcs/sources_1/new/ALU_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/Vivado Projects/CPE233_Lab6/CPE233_Lab6.srcs/sources_1/new/BCG_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/Vivado Projects/CPE233_Lab2/CPE233_Lab2.srcs/sources_1/new/PC_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/mux_8t1_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/reg_nb_sync_clr_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/univ_sseg_v1_05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/CSR_v1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/OTTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Wrapper_v1_08.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/TwoMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/dbounce_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/one_shot_posneg_v1_03.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_shot_bdir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/otter_mcu_pipeline_template_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vicer/Vivado Projects/CPE233_Lab7/CPE233_Lab7.srcs/sim_1/new/Exp7_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp7_testbench
