design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/piotro/ppcpu_caravel/openlane/dcache_ram,dcache_ram,22_09_09_18_21,flow completed,0h22m18s0ms,0h11m41s0ms,-2.5,0.6697498304,-1,41.0,4388.74,-1,0,0,0,0,0,0,0,25,0,-1,-1,1213871,192777,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,844262919.0,0.0,59.03,53.22,18.68,25.81,-1,5374,10806,70,5421,0,0,0,10715,1,0,2,1,145,0,0,5166,5420,5330,11,588,9176,0,9764,641167.4304,0.029,0.00788,0.000209,0.0366,0.0103,2.49e-07,0.0422,0.0122,3.26e-07,4.8,11.0,90.9090909090909,10,AREA 0,5,40,1,153.6,153.18,0.45,0.3,sky130_fd_sc_hd,4,4
