library ieee;
use ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL; 

entity 2Digit_BCD_Converter is
	port (
		binary_input		: in std_logic_vector(3 downto 0);
		binary_output_1	: out std_logic_vector(3 downto 0);
		binary_output_2	: out std_logic_vector(3 downto 0));
end 2Digit_BCD_Converter;

architecture dataflow of 2Digit_BCD_Converter is
begin
	process(binary_input)
		variable binary_input_unsigned 				: unsigned(3 downto 0);
		variable binary_input_unsigned_low_digit  : unsigned(3 downto 0);
		variable binary_input_unsigned_high_digit : unsigned(3 downto 0);
	begin
		binary_input_unsigned := unsigned(binary_input_unsigned);
		if binary_input_unsigned > 9 then
			-- Get each digits value
			binary_input_unsigned_low_digit  := binary_input_unsigned - 10; 
			binary_input_unsigned_high_digit := binary_input_unsigned - binary_input_unsigned_low_digit;
			binary_output_1 <= binary_input_unsigned_low_digit;
			binary_output_2 <= binary_input_unsigned_high_digit;
		else
			-- Print just on one 7segment display
			binary_output_1 <= binary_input_unsigned;
			binary_output_2 <= "0000";
		end if;
	end process;
end dataflow;
