https://github.com/hbens/sysnum-2025

https://docs.riscv.org/reference/isa/_attachments/riscv-unprivileged.pdf

# Rapport de conception du microprocesseur


base instructions : add, xor, and, or, addi, load, stroe, jmp, jz

