<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKFX" slack="12.625" period="15.625" constraintValue="15.625" deviceLimit="3.000" freqLimit="333.333" physResource="new_clk/dcm_sp_inst/CLKFX" logResource="new_clk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="new_clk/clkfx"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="new_clk/dcm_sp_inst/CLK0" logResource="new_clk/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="new_clk/clk0"/><twPinLimit anchorID="12" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLK0" logResource="new_clk/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="new_clk/clk0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tdcmper_CLKFX" slack="184.375" period="15.625" constraintValue="15.625" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLKFX" logResource="new_clk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="new_clk/clkfx"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;</twConstName><twItemCnt>133971</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10974</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.377</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.248</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>11.548</twTotPathDel><twClkSkew dest = "0.814" src = "0.351">-0.463</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y14.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[5]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.806</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.607</twLogDel><twRouteDel>8.941</twRouteDel><twTotDel>11.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.555</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>11.241</twTotPathDel><twClkSkew dest = "0.814" src = "0.351">-0.463</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y14.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[5]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y40.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.926</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_11</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_11</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.588</twLogDel><twRouteDel>8.653</twRouteDel><twTotDel>11.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.748</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>11.048</twTotPathDel><twClkSkew dest = "0.814" src = "0.351">-0.463</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y14.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[5]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.370</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f1_tdc_control/Mmux_Byte_countr_d1</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.607</twLogDel><twRouteDel>8.441</twRouteDel><twTotDel>11.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.791</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>11.005</twTotPathDel><twClkSkew dest = "0.814" src = "0.351">-0.463</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y14.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[5]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.233</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[11]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.611</twLogDel><twRouteDel>8.394</twRouteDel><twTotDel>11.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.816</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_13</twDest><twTotPathDel>10.548</twTotPathDel><twClkSkew dest = "0.749" src = "0.718">-0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f4_CH_B_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>mems_rom/n0639[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.835</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_D_q[13]</twComp><twBEL>mems_rom/f2_CH_D_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_13</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>7.581</twRouteDel><twTotDel>10.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.842</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_13</twDest><twTotPathDel>10.547</twTotPathDel><twClkSkew dest = "0.774" src = "0.718">-0.056</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f4_CH_B_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>mems_rom/n0639[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.810</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[13]</twComp><twBEL>mems_rom/f2_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.556</twRouteDel><twTotDel>10.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.921</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f5_CH_D_q_14</twDest><twTotPathDel>10.396</twTotPathDel><twClkSkew dest = "0.297" src = "0.313">0.016</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f5_CH_D_q_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f6_CH_A_q[13]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.557</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.440</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f5_CH_D_q[15]</twComp><twBEL>mems_rom/Mmux_f5_CH_D_d61</twBEL><twBEL>mems_rom/f5_CH_D_q_14</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>7.453</twRouteDel><twTotDel>10.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.925</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_13</twDest><twTotPathDel>10.454</twTotPathDel><twClkSkew dest = "0.661" src = "0.615">-0.046</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y12.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f4_CH_B_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>mems_rom/n0639[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.835</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_D_q[13]</twComp><twBEL>mems_rom/f2_CH_D_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_13</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>7.487</twRouteDel><twTotDel>10.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.951</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_13</twDest><twTotPathDel>10.453</twTotPathDel><twClkSkew dest = "0.686" src = "0.615">-0.071</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y12.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f4_CH_B_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>mems_rom/n0639[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.810</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[13]</twComp><twBEL>mems_rom/f2_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.462</twRouteDel><twTotDel>10.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.026</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f3_CH_C_q_13</twDest><twTotPathDel>10.328</twTotPathDel><twClkSkew dest = "0.739" src = "0.718">-0.021</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f3_CH_C_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f4_CH_B_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>mems_rom/n0639[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.591</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f3_CH_C_q[13]</twComp><twBEL>mems_rom/f3_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f3_CH_C_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.337</twRouteDel><twTotDel>10.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.063</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_13</twDest><twTotPathDel>10.301</twTotPathDel><twClkSkew dest = "0.749" src = "0.718">-0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f6_CH_A_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.131</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.835</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_D_q[13]</twComp><twBEL>mems_rom/f2_CH_D_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_13</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>7.334</twRouteDel><twTotDel>10.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.089</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_13</twDest><twTotPathDel>10.300</twTotPathDel><twClkSkew dest = "0.774" src = "0.718">-0.056</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f6_CH_A_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.131</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.810</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[13]</twComp><twBEL>mems_rom/f2_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.309</twRouteDel><twTotDel>10.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.099</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f5_CH_D_q_14</twDest><twTotPathDel>10.225</twTotPathDel><twClkSkew dest = "0.297" src = "0.306">0.009</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f5_CH_D_q_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y18.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y18.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f6_CH_A_q[13]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.557</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.440</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f5_CH_D_q[15]</twComp><twBEL>mems_rom/Mmux_f5_CH_D_d61</twBEL><twBEL>mems_rom/f5_CH_D_q_14</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>7.282</twRouteDel><twTotDel>10.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.129</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f3_CH_D_q_13</twDest><twTotPathDel>10.230</twTotPathDel><twClkSkew dest = "0.744" src = "0.718">-0.026</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f3_CH_D_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f4_CH_B_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>mems_rom/n0639[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.493</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f3_CH_D_q[13]</twComp><twBEL>mems_rom/f3_CH_D_q_13_dpot</twBEL><twBEL>mems_rom/f3_CH_D_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.239</twRouteDel><twTotDel>10.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.132</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>10.664</twTotPathDel><twClkSkew dest = "0.814" src = "0.351">-0.463</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[5]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.980</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[11]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>8.141</twRouteDel><twTotDel>10.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.135</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f3_CH_C_q_13</twDest><twTotPathDel>10.234</twTotPathDel><twClkSkew dest = "0.651" src = "0.615">-0.036</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f3_CH_C_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y12.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f4_CH_B_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>mems_rom/n0639[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.591</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f3_CH_C_q[13]</twComp><twBEL>mems_rom/f3_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f3_CH_C_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.243</twRouteDel><twTotDel>10.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.141</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f5_CH_D_q_15</twDest><twTotPathDel>10.176</twTotPathDel><twClkSkew dest = "0.297" src = "0.313">0.016</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f5_CH_D_q_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f6_CH_A_q[13]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.C6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.158</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy&lt;5&gt;11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.619</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy&lt;5&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f5_CH_D_q[15]</twComp><twBEL>mems_rom/Mmux_f5_CH_D_d71</twBEL><twBEL>mems_rom/f5_CH_D_q_15</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>7.233</twRouteDel><twTotDel>10.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.160</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_13</twDest><twTotPathDel>10.204</twTotPathDel><twClkSkew dest = "0.749" src = "0.718">-0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f6_CH_A_q[13]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.970</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.835</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_D_q[13]</twComp><twBEL>mems_rom/f2_CH_D_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_13</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>7.261</twRouteDel><twTotDel>10.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.186</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_13</twDest><twTotPathDel>10.203</twTotPathDel><twClkSkew dest = "0.774" src = "0.718">-0.056</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f6_CH_A_q[13]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.970</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.810</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[13]</twComp><twBEL>mems_rom/f2_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_13</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>7.236</twRouteDel><twTotDel>10.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.238</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f3_CH_D_q_13</twDest><twTotPathDel>10.136</twTotPathDel><twClkSkew dest = "0.656" src = "0.615">-0.041</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f3_CH_D_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y12.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.153</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f4_CH_B_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>mems_rom/n0639[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.493</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f3_CH_D_q[13]</twComp><twBEL>mems_rom/f3_CH_D_q_13_dpot</twBEL><twBEL>mems_rom/f3_CH_D_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.145</twRouteDel><twTotDel>10.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.242</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_13</twDest><twTotPathDel>10.122</twTotPathDel><twClkSkew dest = "0.749" src = "0.718">-0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f6_CH_A_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>mems_rom/n0639[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.835</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_D_q[13]</twComp><twBEL>mems_rom/f2_CH_D_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_13</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>7.155</twRouteDel><twTotDel>10.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.248</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>10.548</twTotPathDel><twClkSkew dest = "0.814" src = "0.351">-0.463</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y14.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[5]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.751</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>f4_addr[15]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.606</twLogDel><twRouteDel>7.942</twRouteDel><twTotDel>10.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.256</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>10.540</twTotPathDel><twClkSkew dest = "0.814" src = "0.351">-0.463</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[5]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.886</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.519</twLogDel><twRouteDel>8.021</twRouteDel><twTotDel>10.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.258</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_13</twDest><twTotPathDel>10.121</twTotPathDel><twClkSkew dest = "0.661" src = "0.615">-0.046</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y12.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f6_CH_C_q[9]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>mems_rom/n0639[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.835</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_D_q[13]</twComp><twBEL>mems_rom/f2_CH_D_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_13</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>7.154</twRouteDel><twTotDel>10.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.268</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_13</twDest><twTotPathDel>10.121</twTotPathDel><twClkSkew dest = "0.774" src = "0.718">-0.056</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f6_CH_A_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>mems_rom/n0639[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.810</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[13]</twComp><twBEL>mems_rom/f2_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.130</twRouteDel><twTotDel>10.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.273</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f3_CH_C_q_13</twDest><twTotPathDel>10.081</twTotPathDel><twClkSkew dest = "0.739" src = "0.718">-0.021</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f3_CH_C_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f6_CH_A_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">2.131</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.591</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y8.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f3_CH_C_q[13]</twComp><twBEL>mems_rom/f3_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f3_CH_C_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.090</twRouteDel><twTotDel>10.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.284</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_C_q_13</twDest><twTotPathDel>10.120</twTotPathDel><twClkSkew dest = "0.686" src = "0.615">-0.071</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_C_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y12.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y12.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f6_CH_C_q[9]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>mems_rom/n0639[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.810</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y11.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f2_CH_C_q[13]</twComp><twBEL>mems_rom/f2_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_C_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.129</twRouteDel><twTotDel>10.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.301</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f1_CH_C_q_13</twDest><twTotPathDel>10.004</twTotPathDel><twClkSkew dest = "0.690" src = "0.718">0.028</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f1_CH_C_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y21.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f4_CH_B_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>mems_rom/n0639[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.267</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f1_CH_C_q[13]</twComp><twBEL>mems_rom/f1_CH_C_q_13_dpot</twBEL><twBEL>mems_rom/f1_CH_C_q_13</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>7.013</twRouteDel><twTotDel>10.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.306</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f5_CH_C_q_14</twDest><twTotPathDel>10.003</twTotPathDel><twClkSkew dest = "0.289" src = "0.313">0.024</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f5_CH_C_q_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y16.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>mems_rom/f6_CH_A_q[13]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y17.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.557</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_lut[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f1_CH_C_q[15]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.023</twDelInfo><twComp>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_cy[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mems_rom/f5_CH_C_q[15]</twComp><twBEL>mems_rom/Mmux_f5_CH_C_d61</twBEL><twBEL>mems_rom/f5_CH_C_q_14</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>7.036</twRouteDel><twTotDel>10.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.313</twSlack><twSrc BELType="RAM">mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">mems_rom/f2_CH_D_q_13</twDest><twTotPathDel>10.057</twTotPathDel><twClkSkew dest = "0.661" src = "0.624">-0.037</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>mems_rom/f2_CH_D_q_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>RAMB16_X1Y14.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f6_CH_A_q[11]</twComp><twBEL>mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>mems_rom/n0639[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/f5_CH_D_q[13]</twComp><twBEL>mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_206_OUT_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y12.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.835</twDelInfo><twComp>mems_rom/PWR_18_o_ROM_DOUT[7]_sub_206_OUT[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y12.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>mems_rom/f2_CH_D_q[13]</twComp><twBEL>mems_rom/f2_CH_D_q_13_dpot</twBEL><twBEL>mems_rom/f2_CH_D_q_13</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>7.090</twRouteDel><twTotDel>10.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y16.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y20.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="mems_rom/ROM_9x120/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tbcper_I" slack="12.959" period="15.625" constraintValue="15.625" deviceLimit="2.666" freqLimit="375.094" physResource="new_clk/clkout1_buf/I0" logResource="new_clk/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="new_clk/clkfx"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tockper" slack="13.376" period="15.625" constraintValue="15.625" deviceLimit="2.249" freqLimit="444.642" physResource="tx_q/CLK0" logResource="fifo_manager/serial_tx_TDC/tx_q/CK0" locationPin="OLOGIC_X6Y1.CLK0" clockNet="clk_64mhz"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tickper" slack="13.759" period="15.625" constraintValue="15.625" deviceLimit="1.866" freqLimit="535.906" physResource="main_control/serial_rx2/rx_q/CLK0" logResource="main_control/serial_rx2/rx_q/CLK0" locationPin="ILOGIC_X6Y0.CLK0" clockNet="clk_64mhz"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[33]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem33/DP/CLK" locationPin="SLICE_X0Y25.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[33]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem34/DP/CLK" locationPin="SLICE_X0Y25.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[33]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem33/SP/CLK" locationPin="SLICE_X0Y25.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[33]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem34/SP/CLK" locationPin="SLICE_X0Y25.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem32/DP/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem35/DP/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem32/SP/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem35/SP/CLK" locationPin="SLICE_X0Y36.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem30/DP/CLK" locationPin="SLICE_X0Y45.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem31/DP/CLK" locationPin="SLICE_X0Y45.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem30/SP/CLK" locationPin="SLICE_X0Y45.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[30]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem31/SP/CLK" locationPin="SLICE_X0Y45.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem36/DP/CLK" locationPin="SLICE_X4Y25.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem37/DP/CLK" locationPin="SLICE_X4Y25.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem36/SP/CLK" locationPin="SLICE_X4Y25.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem37/SP/CLK" locationPin="SLICE_X4Y25.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem43/DP/CLK" locationPin="SLICE_X4Y26.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem44/DP/CLK" locationPin="SLICE_X4Y26.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem43/SP/CLK" locationPin="SLICE_X4Y26.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[43]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem44/SP/CLK" locationPin="SLICE_X4Y26.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[20]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem18/DP/CLK" locationPin="SLICE_X4Y41.CLK" clockNet="clk_64mhz"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tcp" slack="14.368" period="15.625" constraintValue="15.625" deviceLimit="1.257" freqLimit="795.545" physResource="fifo_manager/w_data_FROM_FIFO_TO_SERIAL[20]/CLK" logResource="fifo_manager/fifo/Mram_buf_mem21/DP/CLK" locationPin="SLICE_X4Y41.CLK" clockNet="clk_64mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="14.563" errors="0" errorRollup="0" items="0" itemsRollup="133971"/><twConstRollup name="TS_new_clk_clkfx" fullName="TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;" type="child" depth="1" requirement="15.625" prefType="period" actual="11.377" actualRollup="N/A" errors="0" errorRollup="0" items="133971" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">0</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>11.377</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="111"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>133971</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>18792</twConnCnt></twConstCov><twStats anchorID="112"><twMinPer>11.377</twMinPer><twFootnote number="1" /><twMaxFreq>87.897</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Feb 27 19:08:30 2018 </twTimestamp></twFoot><twClientInfo anchorID="113"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 457 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
