Time resolution is 1 ps
$finish called at time : 50010 ns : File "C:/Users/IC-Wi/Desktop/2022102037/Delta Sigma Modulator/Verilog/Verilog.srcs/sim_1/new/secondorderSDM_tb.v" Line 38
