Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/FPGA/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b32c6ed8badd455c8169aaefe598e7c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_byte_rx_tb_behav xil_defaultlib.uart_byte_rx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "H:/FPGA/souce/12_uart_rx_byte/uart_rx_byte.srcs/sources_1/new/uart_tx.v" Line 1. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/FPGA/souce/12_uart_rx_byte/uart_rx_byte.srcs/sources_1/new/uart_byte_rx.v" Line 1. Module uart_byte_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/FPGA/souce/12_uart_rx_byte/uart_rx_byte.srcs/sources_1/new/uart_tx.v" Line 1. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/FPGA/souce/12_uart_rx_byte/uart_rx_byte.srcs/sources_1/new/uart_byte_rx.v" Line 1. Module uart_byte_rx doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_byte_rx
Compiling module xil_defaultlib.uart_byte_rx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_byte_rx_tb_behav
