





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Interrupts</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-1843129.html">
    <link rel="next" href="rbint-1866131.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-1843129.html">Previous</a></li>


          

<li><a href="rbint-1712194.html">Up</a></li>


          

<li><a href="rbint-1866131.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>Lists</li>
              <li>
                <ul>
                  <li><a href="index.html">Comments</a></li>
                  <li><a href="rbint-7995.html">Interrupts</a></li>
                  <li><a href="rbint-15401.html">Glossary</a></li>
                  <li><a href="rbint-64347.html">Memory</a></li>
                  <li><a href="rbint-180090.html">CMOS</a></li>
                  <li><a href="rbint-250757.html">86 Bugs</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br><span class="line"><span class="ngu">Int 1A Fn B10A  - Pci Bios V2.0c+ - Read Configuration Dword  <span class="ngb">(Cont.)</span></span></span><br><span class="line"></span><br><span class="line"> 92h   BYTE    (TI PCI1130) Device Control Register (see #0818)</span><br><span class="line"> 93h   BYTE    (TI PCI1130) Buffer Control Register</span><br><span class="line">800h 64+ BYTEs ExCa Socket Interface Registers (see #0811)</span><br><span class="line"></span><br><span class="line">Format of ExCa memory-mapped registers:</span><br><span class="line">Offset Size    Description (Table 0811)</span><br><span class="line"> 00h   BYTE    identification and revision register</span><br><span class="line"> 01h   BYTE    interface status register</span><br><span class="line"> 02h   BYTE    power control register</span><br><span class="line"> 03h   BYTE    interrupt and general control</span><br><span class="line"> 04h   BYTE    card status change</span><br><span class="line"> 05h   BYTE    card status change interrupt configuration</span><br><span class="line"> 06h   BYTE    address window enable</span><br><span class="line"> 07h   BYTE    I/O window control register</span><br><span class="line"> 08h   WORD    I/O window 0 start address</span><br><span class="line"> 0Ah   WORD    I/O window 0 end address</span><br><span class="line"> 0Ch   WORD    I/O window 1 start address</span><br><span class="line"> 0Eh   WORD    I/O window 1 end address</span><br><span class="line"> 10h   WORD    memory window 0 start address</span><br><span class="line"> 12h   WORD    memory window 0 end address</span><br><span class="line"> 14h   WORD    memory window 0 offset address</span><br><span class="line"> 16h  2 BYTEs  user-defined</span><br><span class="line"> 18h   WORD    memory window 1 start address</span><br><span class="line"> 1Ah   WORD    memory window 1 end address</span><br><span class="line"> 1Ch   WORD    memory window 1 offset address</span><br><span class="line"> 1Eh   BYTE    user-defined</span><br><span class="line"> 1Fh   BYTE    reserved</span><br><span class="line"> 20h   WORD    memory window 2 start address</span><br><span class="line"> 22h   WORD    memory window 2 end address</span><br><span class="line"> 24h   WORD    memory window 2 offset address</span><br><span class="line"> 26h  2 BYTEs  user-defined</span><br><span class="line"> 28h   WORD    memory window 3 start address</span><br><span class="line"> 2Ah   WORD    memory window 3 end address</span><br><span class="line"> 2Ch   WORD    memory window 3 offset address</span><br><span class="line"> 2Eh  2 BYTEs  user-defined</span><br><span class="line"> 30h   WORD    memory window 4 start address</span><br><span class="line"> 32h   WORD    memory window 4 end address</span><br><span class="line"> 34h   WORD    memory window 4 offset address</span><br><span class="line"> 36h 10 BYTEs  user-defined</span><br><span class="line">---optional---</span><br><span class="line"> 40h   BYTE    memory window 0 start address high byte</span><br><span class="line"> 41h   BYTE    memory window 1 start address high byte</span><br><span class="line"> 42h   BYTE    memory window 2 start address high byte</span><br><span class="line"> 43h   BYTE    memory window 3 start address high byte</span><br><span class="line"> 44h   BYTE    memory window 4 start address high byte</span><br><span class="line"> 45h-7FFh  user-defined</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0810</span><br><span class="line"></span><br><span class="line">Bitfields for CardBus Socket Event Register:</span><br><span class="line">Bit(s) Description (Table 0812)</span><br><span class="line"> 0 CSTSCHG pin asserted (status change)</span><br><span class="line"> 1 CCD1# (card detect 1) changed state</span><br><span class="line"> 2 CCD2# (card detect 2) changed state</span><br><span class="line"> 3 interface power cycle completed</span><br><span class="line">31-4   reserved (0)</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  the bits in this register are set by the bridge, and cleared by writing</span><br><span class="line">     a one into the bits one wishes to clear</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0810,#0813,#0815</span><br><span class="line"></span><br><span class="line">Bitfields for CardBus Socket Event Mask Register:</span><br><span class="line">Bit(s) Description (Table 0813)</span><br><span class="line"> 0 write-protect (enable status-change interrupt on WriteProtect switch)</span><br><span class="line"> 1 ready mask (allow status-change interrupt on Ready line change)</span><br><span class="line"> 3-2   battery condition (allow status-change int on battery-condition change)</span><br><span class="line"> 4 general wakeup enabled</span><br><span class="line"> 5 binary audio mode enabled on CAUDIO pin</span><br><span class="line"> 6 Pulse Width Modulation enabled on CAUDIO pin</span><br><span class="line">   (CAUDIO state undefined if both bits 5 and 6 set)</span><br><span class="line"> 13-7  reserved (0)</span><br><span class="line"> 14    Wakeup mask (enable wakeup events via status-change pin)</span><br><span class="line"> 15    enable card interrupts via CINT# pin and wakeup events</span><br><span class="line"> 31-16 reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0810,#0812,#0814</span><br><span class="line"></span><br><span class="line">Bitfields for CardBus Socket Present State Register:</span><br><span class="line">Bit(s) Description (Table 0814)</span><br><span class="line"> 0 CSTSCHG pin asserted (status change)</span><br><span class="line"> 1 CCD1# (card detect 1) changed state</span><br><span class="line"> 2 CCD2# (card detect 2) changed state</span><br><span class="line"> 3 interface power cycle completed</span><br><span class="line"> 4 16-bit PC card inserted</span><br><span class="line"> 5 CardBus card inserted</span><br><span class="line"> 6 card&#39;s interrupt pin asserted</span><br><span class="line"> 7 card inserted but type can not be determined</span><br><span class="line"> 8 data may have been lost due to abrupt card removal</span><br><span class="line"> 9 attempted to apply Vcc voltage not supported by the card</span><br><span class="line"> 10    card can accept Vcc = 5.0 volts</span><br><span class="line"> 11    card can accept Vcc = 3.3 volts</span><br><span class="line"> 12    card can accept Vcc = X.X volts</span><br><span class="line"> 13    card can accept Vcc = Y.Y volts</span><br><span class="line"> 27-14 reserved (0)</span><br><span class="line"> 28    socket can accept Vcc = 5.0 volts</span><br><span class="line"> 29    socket can accept Vcc = 3.3 volts</span><br><span class="line"> 30    socket can accept Vcc = X.X volts</span><br><span class="line"> 31    socket can accept Vcc = Y.Y volts</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  bits 0-3 may be cleared by writing a 1 into the respective bits</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0810,#0812,#0813,#0816</span><br><span class="line"></span><br><span class="line">Bitfields for CardBus Socket Force Event Register:</span><br><span class="line">Bit(s) Description (Table 0815)</span><br><span class="line"> 0 write-protect</span><br><span class="line"> 1 ready</span><br><span class="line"> 2 battery voltage detect 2</span><br><span class="line"> 3 battery voltage detect 1</span><br><span class="line"> 4 general wakeup</span><br><span class="line"> 14-5  reserved (0)</span><br><span class="line"> 15    enable card interrupts via CINT# pin</span><br><span class="line"> 31-16 reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  this register can simulate events by forcing the values of some of the</span><br><span class="line">     bits in the Event Mask Register; any bit of this register which is</span><br><span class="line">     set to 1 forces the corresponding bit in the Mask Register to 1,</span><br><span class="line">     while bits set to 0 leave the corresponding bit unchanged</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0810,#0812,#0816</span><br><span class="line"></span><br><span class="line">Bitfields for CardBus Socket Control Register:</span><br><span class="line">Bit(s) Description (Table 0816)</span><br><span class="line"> 2-0   Vpp control</span><br><span class="line">   000 power off</span><br><span class="line">   001 12.0 Volts</span><br><span class="line">   010 5.0 Volts</span><br><span class="line">   011 3.3 Volts</span><br><span class="line">   100 reserved (X.X Volts)</span><br><span class="line">   101 reserved (Y.Y Volts)</span><br><span class="line">   110 reserved</span><br><span class="line">   111 reserved</span><br><span class="line"> 3 reserved (0)</span><br><span class="line"> 6-4   Vcc control (as for Vpp, but 12.0V not supported)</span><br><span class="line"> 31-7  reserved (0)</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0810,#0813,#0815</span><br><span class="line"></span><br><span class="line">Bitfields for TI PCI1130 Card Control Register:</span><br><span class="line">Bit(s) Description (Table 0817)</span><br><span class="line"> 0 interrupt pending</span><br><span class="line"> 1 speaker output enabled</span><br><span class="line"> 2 reserved</span><br><span class="line"> 3 enable status-change interrupt routing (to INTA# for socket A, INTB#</span><br><span class="line">     for socket B)</span><br><span class="line"> 4 function interrupt routed to corresponding PCI interrupt pin</span><br><span class="line"> 5 PCI interrupts enabled</span><br><span class="line"> 6 ZOOM video mode enabled</span><br><span class="line"> 7 Ring Indicator enabled on IRQ15/RI_OUT pin</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0810,#0818</span><br><span class="line"></span><br><span class="line">Bitfields for TI PCI1130 Device Control Register:</span><br><span class="line">Bit(s) Description (Table 0818)</span><br><span class="line"> 0 reserved (0)</span><br><span class="line"> 2-1   interrupt mode enable</span><br><span class="line">   00 no interrupt</span><br><span class="line">   01 ISA mode (direct IRQ routing)</span><br><span class="line">   10 serialized interrupt mode</span><br><span class="line">   11 reserved</span><br><span class="line"> 4-3   reserved</span><br><span class="line"> 5 3volt Socket Capable force bit</span><br><span class="line"> 6 5volt Socket Capable force bit</span><br><span class="line"> 7 reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0810,#0817</span><br><span class="line"></span><br><span class="line">Bitfields for PCI Configuration I/O base and limit:</span><br><span class="line">Bit(s) Description (Table 0819)</span><br><span class="line"> 3-0   (read-only) address decoding type</span><br><span class="line">   0000 16-bit</span><br><span class="line">   0001 32-bit</span><br><span class="line">   other reserved</span><br><span class="line"> 7-4   bits 15-12 of I/O address range</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0798,#0820</span><br><span class="line"></span><br><span class="line">Bitfields for PCI Configuration memory base and limit:</span><br><span class="line">Bit(s) Description (Table 0820)</span><br><span class="line"> 3-0   address decode type</span><br><span class="line">   0000 32-bit address decoder</span><br><span class="line">   0001 64-bit address decoder</span><br><span class="line">   other reserved</span><br><span class="line"> 15-4  bits 31-20 of memory address range</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0798,#0819</span><br><span class="line"></span><br><span class="line">Format of PCI Configuration Data for VLSI VL82C591 Host/PCI bridge:</span><br><span class="line">Offset Size    Description (Table 0821)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 1004h, device ID 0005h)</span><br><span class="line"> 40h   BYTE    bus number</span><br><span class="line"> 41h   BYTE    subordinate bus number</span><br><span class="line"> 42h   WORD    reserved</span><br><span class="line"> 44h  4 DWORDs reserved</span><br><span class="line"> 54h  2 BYTEs  device-specific configuration registers</span><br><span class="line"> 56h   WORD    reserved</span><br><span class="line"> 58h  2 BYTEs  device-specific configuration registers</span><br><span class="line"> 5Ah   WORD    reserved</span><br><span class="line"> 5Ch  5 BYTEs  device-specific configuration registers</span><br><span class="line">   ...</span><br><span class="line"> FFh   BYTE    device-specific configuration register</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0798,#0656,#0822</span><br><span class="line"></span><br><span class="line">Format of PCI Configuration data for VLSI VL82C593 PCI/ISA bridge:</span><br><span class="line">Offset Size    Description (Table 0822)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 1004, device ID 0006h)</span><br><span class="line"> 40h  4 DWORDs reserved</span><br><span class="line"> 50h 11 BYTEs  device-specific configuration registers</span><br><span class="line"> 5Bh   BYTE    reserved</span><br><span class="line"> 5Ch 25 BYTEs  device-specific configuration registers</span><br><span class="line"> 75h 138 BYTEs reserved</span><br><span class="line"> FFh   BYTE    device-specific configuration register</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0798,#0821</span><br><span class="line"></span><br><span class="line">Format of AMD Am53C974A PC-SCSI PCI configuration data:</span><br><span class="line">Offset Size    Description (Table 0823)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 1022h, device ID 2020h)</span><br><span class="line"> 10h   DWORD   I/O base address (see PORT xxxxh&#34;Am53C974A&#34;)</span><br><span class="line"> 40h 16 BYTEs  scratch registers</span><br><span class="line">       (used by AMD&#39;s PC-SCSI drivers as follows:</span><br><span class="line">           40h/41h  SCSI configuration register 0 (see #0824,#0825)</span><br><span class="line">           ...</span><br><span class="line">           4Eh/4Fh  SCSI configuration register 7)</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0670</span><br><span class="line"></span><br><span class="line">Bitfields for AMD Am53C974A Target Device Configuration Register:</span><br><span class="line">Bit(s) Description (Table 0824)</span><br><span class="line"> 15-14 reserved</span><br><span class="line"> 13    &#34;FSCSI&#34; Fast SCSI drive is present</span><br><span class="line"> 12-8  &#34;SPD&#34; synchronous period</span><br><span class="line"> 7-4   synchronous offset (0 = asynchronous transfers)</span><br><span class="line"> 3-1   SCSI bus status</span><br><span class="line"> 0 target device is present and active</span><br><span class="line">   if 0, all other bits must be cleared to zero for target devices</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0823,#0825</span><br><span class="line"></span><br><span class="line">Bitfields for AMD Am53C974A Host Configuration Register:</span><br><span class="line">Bit(s) Description (Table 0825)</span><br><span class="line"> 15-9  reserved</span><br><span class="line"> 8 SCSI bus has been reset</span><br><span class="line"> 7 starting BIOS number (bits 6-4) is valid</span><br><span class="line"> 6-4   starting BIOS number (000 = BIOS drive 80h, 001 = drive 81h, etc)</span><br><span class="line"> 3 this device is a SCSI host</span><br><span class="line"> 2 protected-mode driver initialized</span><br><span class="line"> 1 real-mode driver initialized</span><br><span class="line"> 0 target device present</span><br><span class="line">   =0 indicates that this is a host if bit 3 is set</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0823,#0824</span><br><span class="line"></span><br><span class="line">Format of PCI Configuration data for PC Technology RZ-1000 EIDE controller:</span><br><span class="line">Offset Size    Description (Table 0826)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 1042h, device ID 1000h)</span><br><span class="line"> 10h   DWORD   base address for controller I/O registers</span><br><span class="line">       (set to 01F1h for primary controller, 0171h for secondary)</span><br><span class="line"> 14h   DWORD   base address for controller digital I/O port</span><br><span class="line">       (set to 03F5h for primary, 0375h for secondary)</span><br><span class="line"> 40h   DWORD   ???</span><br><span class="line">       bits 7-1: ???</span><br><span class="line">       bit 13: read-ahead mode enabled</span><br><span class="line">           (Read-Ahead is buggy on original RZ-1000, and is</span><br><span class="line">             thus typically disabled by clearing this bit)</span><br><span class="line">       bit 16: ???</span><br><span class="line"> 44h   DWORD   ???</span><br><span class="line"> 48h  8 BYTEs  ???</span><br><span class="line"> 50h 176 BYTEs unused???</span><br><span class="line"></span><br><span class="line">Format of OpenHCI Host Controller memory-mapped registers:</span><br><span class="line">Offset Size    Description (Table 0827)</span><br><span class="line"> 00h   DWORD   &#34;HcRevision&#34;        OpenHCI revision (see #0828)</span><br><span class="line"> 04h   DWORD   &#34;HcControl&#34;     HC operating modes (see #0829)</span><br><span class="line"> 08h   DWORD   &#34;HcCommandStatus&#34;   command/status (see #0830)</span><br><span class="line"> 0Ch   DWORD   &#34;HcInterruptStatus&#34; interrupt status (see #0831)</span><br><span class="line"> 10h   DWORD   &#34;HcInterruptEnable&#34; enable interrupts (see #0832)</span><br><span class="line"> 14h   DWORD   &#34;HcInterruptDisable&#34;    disable interrupts (see #0832)</span><br><span class="line"> 18h   DWORD   &#34;HcHCCA&#34;        HC Communications Area (see #0833)</span><br><span class="line"> 1Ch   DWORD   &#34;HcPeriodCurrentED&#34; Endpoint Descriptor addr (see #0834)</span><br><span class="line"> 20h   DWORD   &#34;HcControlHeadED&#34;   Control Endpoint Descriptor (see #0835)</span><br><span class="line"> 24h   DWORD   &#34;HcControlCurrentED&#34;    Control Endpoint Descriptor (see #0835)</span><br><span class="line"> 28h   DWORD   &#34;HcBulkHeadED&#34;      Bulk Endpoint Descriptor (see #0836)</span><br><span class="line"> 2Ch   DWORD   &#34;HcBulkCurrentED&#34;   Bulk Endpoint Descriptor (see #0836)</span><br><span class="line"> 30h   DWORD   &#34;HcDoneHead&#34;        last completed Xfer Descr. (see #0837)</span><br><span class="line"> 34h   DWORD   &#34;HcFmInterval&#34;      Frame bit-time interval (see #0838)</span><br><span class="line"> 38h   DWORD   &#34;HcFmRemaining&#34;     bit time remaining in Frame (see #0839)</span><br><span class="line"> 3Ch   DWORD   &#34;HcFmNumber&#34;        Frame Number (bits 15-0)</span><br><span class="line"> 40h   DWORD   &#34;HcPeriodicStart&#34;   earliest time to start periodic list</span><br><span class="line">                   (bits 13-0)</span><br><span class="line"> 44h   DWORD   &#34;HcLSThreshold&#34;     threshold for Low Speed transaction</span><br><span class="line">                   (bits 11-0)</span><br><span class="line"> 48h   DWORD   &#34;HcRhDescriptorA&#34;   Root Hub Descriptor A (see #0840)</span><br><span class="line"> 4Ch   DWORD   &#34;HcRhDescriptorB&#34;   Root Hub Descriptor B (see #0841)</span><br><span class="line"> 50h   DWORD   &#34;HcRhStatus&#34;        Root Hub status (see #0842)</span><br><span class="line"> 54h  N DWORDs &#34;HCRhPortStatus[1-N]&#34;   Root Hub port status N (see #0843)</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  OpenHCI reserves a full 4K page of the systems address space for its</span><br><span class="line">     memory-mapped registers</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0798,#0802,#F059</span><br><span class="line"></span><br><span class="line">Bitfields for OpenHCI &#34;HcRevision&#34; register:</span><br><span class="line">Bit(s) Description (Table 0828)</span><br><span class="line"> 31-8  reserved</span><br><span class="line"> 7-0   BCD OpenHCI specification number (10h = 1.0, 11h = 1.1)</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  this register is read-only</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0827,#0829</span><br><span class="line"></span><br><span class="line">Bitfields for OpenHCI &#34;HcControl&#34; register:</span><br><span class="line">Bit(s) Description (Table 0829)</span><br><span class="line"> 31-11 reserved</span><br><span class="line"> 10    RWE enable Remote Wakeup feature</span><br><span class="line"> 9 RWC controller supports Remote Wakeup signalling</span><br><span class="line"> 8 IR  Interrupt Routing</span><br><span class="line">       0 normal host bus interrupt</span><br><span class="line">       1 System Managment Interrupt</span><br><span class="line"> 7-6   HCFS    USB Host Controller Functional State</span><br><span class="line">       00 USBReset</span><br><span class="line">       01 USBResume</span><br><span class="line">       10 USBOperational</span><br><span class="line">       11 USBSuspend</span><br><span class="line"> 5 BLE enable Bulk List processing in next frame</span><br><span class="line"> 4 CLE enable Control List processing in next frame</span><br><span class="line"> 3 IE  enable Isochronous ED processing</span><br><span class="line"></span><br><span class="line"><span class="ngb">.NG limit reached, continued in next section...</span></span><br></pre>
  
  
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:34:52</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

