// Seed: 2351990466
module module_0 (
    input  id_0,
    output id_1,
    output id_2,
    output id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_2[1] = id_0;
  assign id_4 = id_0;
  logic id_7;
endmodule
module module_1;
  assign id_1 = 1;
  tri id_4, id_5;
  assign id_5[1 : 1] = 1;
  logic id_6;
  type_10(
      (1), 1
  );
  integer id_7 = 1;
endmodule
