Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: currentstate_reg[2]/Q
    (Clocked by sysclk R)
Endpoint: temp_output_signals_reg[5]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 968.7
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 31.3)
Data arrival time: 503.8
Slack: 464.9
Logic depth: 15
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9     0,   38                       
currentstate_reg[2]/CK->Q
                         DFF_X1*                 rr    163.4    163.4    163.4      0.0      0.0      6.2     75.9     10    38,   38  /PD_TOP        (1.10)
i_0_2_73/A->ZN           INV_X8                  rf    176.6     13.2     13.0      0.2     15.3      3.7     27.1      6    38,   38  /PD_TOP        (1.10)
i_0_2_2/A1->ZN           NAND2_X4*               fr    211.3     34.7     34.6      0.1      6.1      2.4     40.1      4    38,   38  /PD_TOP        (1.10)
i_0_2_24/A2->ZN          NAND2_X4                rf    232.0     20.7     20.7      0.0     15.3      1.9     13.9      3    38,   38  /PD_TOP        (1.10)
i_0_2_29/A1->ZN          NAND2_X4                fr    260.4     28.4     28.4      0.0     10.7      0.6     26.0      1    38,   38  /PD_TOP        (1.10)
i_0_2_30/A->ZN           INV_X8                  rf    267.5      7.1      7.1      0.0     21.5      0.6      4.5      1    38,   38  /PD_TOP        (1.10)
i_0_2_31/A2->ZN          NAND2_X4                fr    281.6     14.1     14.1      0.0      3.5      0.7      4.5      1    38,   38  /PD_TOP        (1.10)
i_0_2_32/A3->ZN          NAND4_X4                rf    311.7     30.1     30.1      0.0      9.6      0.7      4.5      1    38,   38  /PD_TOP        (1.10)
i_0_2_34/A1->ZN          NAND2_X4                fr    342.6     30.9     30.9      0.0     15.7      0.6     26.0      1    38,   38  /PD_TOP        (1.10)
i_0_2_35/A->ZN           INV_X8                  rf    349.9      7.3      7.3      0.0     21.5      0.6      4.8      1    38,   38  /PD_TOP        (1.10)
i_0_2_36/B2->ZN          AOI21_X4                fr    379.3     29.4     29.4      0.0      3.5      0.7      4.6      1    38,   38  /PD_TOP        (1.10)
i_0_2_37/A2->ZN          NAND2_X4*               rf    418.0     38.7     38.7      0.0     22.0      3.1     42.7      5    38,   38  /PD_TOP        (1.10)
i_0_1/i_0/A->ZN          INV_X8                  fr    432.5     14.5     14.4      0.1     15.3      1.2      8.7      2    38,   38  /PD_TOP        (1.10)
i_0_1/i_4/A1->ZN         NAND2_X4                rf    446.7     14.2     14.2      0.0      6.4      1.2      9.7      2    38,   38  /PD_TOP        (1.10)
i_0_1/i_12/A1->ZN        NOR2_X2                 fr    468.0     21.3     21.3      0.0      9.1      0.7      2.6      1    38,   38  /PD_TOP        (1.10)
i_0_3_7/A1->ZN           AND3_X4                 rr    503.8     35.8     35.8      0.0     13.9      0.7      1.9      1    38,   38  /PD_TOP        (1.10)
temp_output_signals_reg[5]/D
                         DFF_X1#                  r    503.8      0.0               0.0      8.0                             38,   38  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: sensors[2]
    (Clocked by rtDefaultClock R)
Endpoint: temp_output_signals_reg[5]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 961.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.0)
Data arrival time: 960.9
Slack: 0.1
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
sensors[2]               {set_input_delay}        f    700.0    700.0    700.0                        7.4     48.4      5    37,    0                       
i_0_2_77/A->ZN           INV_X8                  fr    747.1     46.7     46.7      0.0    100.0      4.1     27.9      6    38,   38  /PD_TOP        (1.10)
i_0_2_84/A3->ZN          NAND4_X4                rf    777.9     30.8     30.7      0.1     11.1      0.8      4.7      1    38,   38  /PD_TOP        (1.10)
i_0_2_89/A1->ZN          NAND3_X4                fr    810.6     32.7     32.7      0.0     15.8      0.6     26.1      1    38,   38  /PD_TOP        (1.10)
i_0_2_90/A->ZN           INV_X8                  rf    817.7      7.1      7.1      0.0     24.5      0.6      4.5      1    38,   38  /PD_TOP        (1.10)
i_0_2_108/A->ZN          AOI21_X4*               fr    894.8     77.1     77.1      0.0      3.5      3.8     47.9      6    38,   38  /PD_TOP        (1.10)
i_0_3_1/A1->ZN           NAND3_X4                rf    924.6     30.2     29.7      0.5     15.3      4.4     17.5      6    38,   38  /PD_TOP        (1.10)
i_0_3_7/A3->ZN           AND3_X4                 ff    960.9     36.3     36.2      0.1     19.2      0.7      1.9      1    38,   38  /PD_TOP        (1.10)
temp_output_signals_reg[5]/D
                         DFF_X1#                  f    960.9      0.0               0.0      5.5                             38,   38  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: currentstate_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: display[0]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 700.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 166.5
Slack: 533.5
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9     0,   38                       
currentstate_reg[0]/CK->Q
                         DFF_X1*                 rr    166.1    166.1    166.1      0.0      0.0     12.3     87.1     12    38,   38  /PD_TOP        (1.10)
display[0]                                        r    166.5      0.4               0.4     15.3                             37,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
