                                            // Instructions:    63
                                            // Expected cycles: 40
                                            // Expected IPC:    1.57
                                            //
                                            // Cycle bound:     40.0
                                            // IPC bound:       1.57
                                            //
                                            // Wall time:     8.49s
                                            // User time:     8.49s
                                            //
                                            // ---------- cycle (expected) ----------->
                                            // 0                        25
                                            // |------------------------|--------------
        mov x11, x12                        // *.......................................
        add x14, x12, #1048576              // *.......................................
        add x10, x9, x6                     // *.......................................
        add x9, x11, #1048576               // .*......................................
        asr x7, x10, #1                     // ..*.....................................
        lsl x12, x14, #22                   // ..*.....................................
        add v16.4S, v10.4S, v16.4S          // ...*....................................
        add x9, x9, x0                      // ...*....................................
        add x10, x7, #1048576               // ....*...................................
        mov x14, x7                         // ....*...................................
        asr x6, x12, #43                    // ....*...................................
        add x12, x14, #1048576              // .....*..................................
        csneg x3, x3, x13, pl               // .....*..................................
        asr x9, x9, #42                     // .....*..................................
        lsl x7, x10, #22                    // ......*.................................
        mul x11, x6, x4                     // ......*.................................
        add x10, x12, x0                    // .......*................................
        smulh x12, x9, x5                   // .......*................................
        smulh x13, x6, x4                   // .......*................................
        mul x14, x9, x5                     // ........*...............................
        and v10.16B, v16.16B, v8.16B        // ..........*.............................
        sshr v16.4S, v16.4S, #30            // ..........*.............................
        adds x14, x11, x14                  // ...........*............................
        asr x7, x7, #43                     // ...........*............................
        asr x10, x10, #42                   // ...........*............................
        lsr x11, x14, #20                   // ............*...........................
        adc x12, x13, x12                   // .............*..........................
        smulh x13, x7, x4                   // .............*..........................
        smulh x14, x10, x5                  // .............*..........................
        lsl x12, x12, #44                   // ..............*.........................
        mul x4, x7, x4                      // ..............*.........................
        mul x5, x10, x5                     // ...............*........................
        orr x12, x11, x12                   // ................*.......................
        ushr v16.2D, v16.2D, #32            // ................*.......................
        adds x11, x4, x5                    // ..................*.....................
        mov x5, x12                         // ..................*.....................
        adc x14, x13, x14                   // ...................*....................
        add v11.4S, v11.4S, v16.4S          // ...................*....................
        lsl x12, x14, #44                   // ....................*...................
        lsr x4, x11, #20                    // ....................*...................
        and x14, x5, #1048575               // .....................*..................
        sub x11, x14, x0                    // ......................*.................
        orr x4, x4, x12                     // ......................*.................
        sub x12, x3, #1                     // ......................*.................
        and x14, x4, #1048575               // .......................*................
        sub x14, x14, x2                    // ........................*...............
        tst x14, #1                         // .........................*..............
        csel x13, x11, xzr, ne              // ..........................*.............
        tst x12, x14, ror #1                // ..........................*.............
        csneg x3, x12, x3, pl               // ............................*...........
        csneg x13, x13, x13, pl             // ............................*...........
        add x12, x14, x13                   // .............................*..........
        sub x13, x3, #1                     // .............................*..........
        asr x12, x12, #1                    // ...............................*........
        csel x11, x14, x11, mi              // .................................*......
        tst x12, #1                         // .................................*......
        csel x14, x11, xzr, ne              // ..................................*.....
        tst x13, x12, ror #1                // ..................................*.....
        csneg x3, x13, x3, pl               // ....................................*...
        csel x11, x12, x11, mi              // ....................................*...
        csneg x14, x14, x14, pl             // ....................................*...
        add x12, x12, x14                   // .....................................*..
        asr x12, x12, #1                    // .......................................*

                                                        // ---------- cycle (expected) ----------->
                                                        // 0                        25
                                                        // |------------------------|--------------
        // mov x11, x12                                 // *.......................................
        // add x12, x12, #1048576                       // *.......................................
        // add x10, x9, x6                              // *.......................................
        // add x11, x11, #1048576                       // .*......................................
        // lsl x12, x12, #22                            // ..*.....................................
        // csneg x3, x3, x13, pl                        // .....*..................................
        // add v16.4s, v10.4s, v16.4s                   // ...*....................................
        // add x11, x11, x0                             // ...*....................................
        // asr x13, x10, #1                             // ..*.....................................
        // asr x6, x12, #43                             // ....*...................................
        // asr x9, x11, #42                             // .....*..................................
        // and v10.16b, v16.16b, v8.16b                 // ..........*.............................
        // sshr v16.4s, v16.4s, #30                     // ..........*.............................
        // smulh x10, x6, x4                            // .......*................................
        // mul x7, x6, x4                               // ......*.................................
        // mul x11, x9, x5                              // ........*...............................
        // smulh x12, x9, x5                            // .......*................................
        // ushr v16.2d, v16.2d, #32                     // ................*.......................
        // adds x11, x7, x11                            // ...........*............................
        // mov x7, x13                                  // ....*...................................
        // add x13, x13, #1048576                       // ....*...................................
        // add x7, x7, #1048576                         // .....*..................................
        // add v11.4s, v11.4s, v16.4s                   // ...................*....................
        // adc x12, x10, x12                            // .............*..........................
        // add x10, x7, x0                              // .......*................................
        // lsl x7, x13, #22                             // ......*.................................
        // lsl x13, x12, #44                            // ..............*.........................
        // lsr x11, x11, #20                            // ............*...........................
        // asr x7, x7, #43                              // ...........*............................
        // asr x10, x10, #42                            // ...........*............................
        // orr x11, x11, x13                            // ................*.......................
        // mul x13, x10, x5                             // ...............*........................
        // smulh x12, x7, x4                            // .............*..........................
        // smulh x5, x10, x5                            // .............*..........................
        // mul x4, x7, x4                               // ..............*.........................
        // adds x4, x4, x13                             // ..................*.....................
        // adc x12, x12, x5                             // ...................*....................
        // lsr x4, x4, #20                              // ....................*...................
        // mov x5, x11                                  // ..................*.....................
        // lsl x11, x12, #44                            // ....................*...................
        // and x12, x5, #1048575                        // .....................*..................
        // orr x4, x4, x11                              // ......................*.................
        // sub x11, x12, x0                             // ......................*.................
        // and x12, x4, #1048575                        // .......................*................
        // sub x12, x12, x2                             // ........................*...............
        // sub x13,x3,#1                                // ......................*.................
        // tst x12, #1                                  // .........................*..............
        // csel x14, x11, xzr, ne                       // ..........................*.............
        // tst x13, x12, ror #1                         // ..........................*.............
        // csneg x3, x13, x3, pl                        // ............................*...........
        // csel x11, x12, x11, mi                       // .................................*......
        // csneg x14, x14, x14, pl                      // ............................*...........
        // add x12,x12,x14                              // .............................*..........
        // asr x12, x12, #1                             // ...............................*........
        // sub x13,x3,#1                                // .............................*..........
        // tst x12, #1                                  // .................................*......
        // csel x14, x11, xzr, ne                       // ..................................*.....
        // tst x13, x12, ror #1                         // ..................................*.....
        // csneg x3, x13, x3, pl                        // ....................................*...
        // csel x11, x12, x11, mi                       // ....................................*...
        // csneg x14, x14, x14, pl                      // ....................................*...
        // add x12,x12,x14                              // .....................................*..
        // asr x12, x12, #1                             // .......................................*
