#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Mon Aug 13 20:42:18 2018
# Process ID: 4804
# Current directory: P:/18summer/engs031/G18/final_31/final_31.runs/synth_1
# Command line: vivado.exe -log instrument_shell.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source instrument_shell.tcl
# Log file: P:/18summer/engs031/G18/final_31/final_31.runs/synth_1/instrument_shell.vds
# Journal file: P:/18summer/engs031/G18/final_31/final_31.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source instrument_shell.tcl -notrace
Command: synth_design -top instrument_shell -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 368.125 ; gain = 96.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'instrument_shell' [P:/18summer/engs031/G18/final_31/final_31.srcs/sources_1/new/instrument_shell.vhd:47]
INFO: [Synth 8-113] binding component instance 'A_clock_buffer' to cell 'BUFG' [P:/18summer/engs031/G18/final_31/final_31.srcs/sources_1/new/instrument_shell.vhd:84]
WARNING: [Synth 8-614] signal 'distance' is read in the process but is not in the sensitivity list [P:/18summer/engs031/G18/final_31/final_31.srcs/sources_1/new/instrument_shell.vhd:105]
INFO: [Synth 8-3491] module 'mux7seg' declared at '//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab5_files/mux7seg.vhd:25' bound to instance 'display' of component 'mux7seg' [P:/18summer/engs031/G18/final_31/final_31.srcs/sources_1/new/instrument_shell.vhd:161]
INFO: [Synth 8-638] synthesizing module 'mux7seg' [//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab5_files/mux7seg.vhd:34]
INFO: [Synth 8-226] default block is never used [//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab5_files/mux7seg.vhd:70]
INFO: [Synth 8-226] default block is never used [//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab5_files/mux7seg.vhd:84]
INFO: [Synth 8-226] default block is never used [//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab5_files/mux7seg.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'mux7seg' (1#1) [//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab5_files/mux7seg.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'instrument_shell' (2#1) [P:/18summer/engs031/G18/final_31/final_31.srcs/sources_1/new/instrument_shell.vhd:47]
WARNING: [Synth 8-3917] design instrument_shell has port rx driven by constant 1
WARNING: [Synth 8-3331] design instrument_shell has unconnected port speaker_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 410.582 ; gain = 138.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 410.582 ; gain = 138.520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab6.xdc]
Finished Parsing XDC File [//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab6.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab6.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/instrument_shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/instrument_shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 711.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cdcount_reg was removed.  [//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab5_files/mux7seg.vhd:52]
INFO: [Synth 8-5546] ROM "aclk_unbuf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "distance" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [P:/18summer/engs031/G18/final_31/final_31.srcs/sources_1/new/instrument_shell.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element distance_reg was removed.  [P:/18summer/engs031/G18/final_31/final_31.srcs/sources_1/new/instrument_shell.vhd:111]
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [P:/18summer/engs031/G18/final_31/final_31.srcs/sources_1/new/instrument_shell.vhd:116]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instrument_shell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module mux7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "aclk_unbuf" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element display/cdcount_reg was removed.  [//thayerfs.thayer.dartmouth.edu/home/Desktop/Lab5_files/mux7seg.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [P:/18summer/engs031/G18/final_31/final_31.srcs/sources_1/new/instrument_shell.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element distance_reg was removed.  [P:/18summer/engs031/G18/final_31/final_31.srcs/sources_1/new/instrument_shell.vhd:111]
WARNING: [Synth 8-3917] design instrument_shell has port rx driven by constant 1
WARNING: [Synth 8-3331] design instrument_shell has unconnected port speaker_en
INFO: [Synth 8-3886] merging instance 'i_reg[12]' (LD) to 'i_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_reg[13]' (LD) to 'i_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_reg[10]' (LD) to 'i_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_reg[14]' (LD) to 'i_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_reg[11]' (LD) to 'i_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_reg[9]' (LD) to 'i_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_reg[15]' (LD) to 'i_reg[8]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     4|
|3     |LUT2 |    16|
|4     |LUT3 |     9|
|5     |LUT4 |    15|
|6     |LUT5 |    15|
|7     |LUT6 |    21|
|8     |FDCE |    16|
|9     |FDRE |    24|
|10    |LD   |     9|
|11    |IBUF |     2|
|12    |OBUF |    13|
+------+-----+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   146|
|2     |  display |mux7seg |    44|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 711.004 ; gain = 438.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 711.004 ; gain = 138.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 711.004 ; gain = 438.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 711.004 ; gain = 451.469
INFO: [Common 17-1381] The checkpoint 'P:/18summer/engs031/G18/final_31/final_31.runs/synth_1/instrument_shell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file instrument_shell_utilization_synth.rpt -pb instrument_shell_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 711.004 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 13 20:43:10 2018...
