	component NIOSII_Test is
		port (
			audio_interface_ADCDAT          : in    std_logic                     := 'X';             -- ADCDAT
			audio_interface_ADCLRCK         : in    std_logic                     := 'X';             -- ADCLRCK
			audio_interface_BCLK            : in    std_logic                     := 'X';             -- BCLK
			clk_clk                         : in    std_logic                     := 'X';             -- clk
			onchip_memory_access_address    : in    std_logic_vector(16 downto 0) := (others => 'X'); -- address
			onchip_memory_access_chipselect : in    std_logic                     := 'X';             -- chipselect
			onchip_memory_access_clken      : in    std_logic                     := 'X';             -- clken
			onchip_memory_access_write      : in    std_logic                     := 'X';             -- write
			onchip_memory_access_readdata   : out   std_logic_vector(31 downto 0);                    -- readdata
			onchip_memory_access_writedata  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			onchip_memory_access_byteenable : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			reset_reset                     : in    std_logic                     := 'X';             -- reset
			sdram_clk_clk                   : out   std_logic;                                        -- clk
			sdram_wire_addr                 : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_wire_ba                   : out   std_logic;                                        -- ba
			sdram_wire_cas_n                : out   std_logic;                                        -- cas_n
			sdram_wire_cke                  : out   std_logic;                                        -- cke
			sdram_wire_cs_n                 : out   std_logic;                                        -- cs_n
			sdram_wire_dq                   : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                  : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n                : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                 : out   std_logic                                         -- we_n
		);
	end component NIOSII_Test;

