--Justin 
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;


ENTITY TestDisarm IS
	PORT (KEY : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
			SW : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
			HEX2 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
			HEX1 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
			HEX0 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
			LEDR : OUT STD_LOGIC_VECTOR (9 DOWNTO 0));
	END TestDisarm;
	
	
ARCHITECTURE Structural OF TestDisarm IS
	COMPONENT DisarmSystem
		PORT (Clock : IN STD_LOGIC;
				Resetn : IN STD_LOGIC;
				w : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
				sseg2 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
				sseg1 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
				sseg0 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
				disarm : OUT STD_LOGIC);
		END COMPONENT;
		
		SIGNAL ResetnSignal : STD_LOGIC := '1';
		SIGNAL DisarmSignal : STD_LOGIC;
		
		
BEGIN 
	DisarmInstantiate: DisarmSystem

		PORT MAP (Clock => KEY(0),
					 Resetn => ResetnSignal,
					 w => SW,
					 sseg2 => HEX2,
					 sseg1 => HEX1,
					 sseg0 => HEX0,
					 disarm => DisarmSignal);
					 
		LEDR(9 DOWNTO 1) <= (OTHERS => '0');
		LEDR(0) <= DisarmSignal;

END Structural;	