// Seed: 4201854570
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wire id_4,
    input supply1 id_5,
    output wor id_6
    , id_10, id_11,
    input supply1 id_7,
    input wire id_8
);
  wire id_12;
  assign id_10 = 1;
  generate
    wire id_13;
  endgenerate
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    output wire id_3,
    output tri0 id_4,
    input wire id_5,
    input wor id_6,
    input wire id_7,
    input tri0 id_8,
    input uwire id_9,
    output logic id_10,
    input logic id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    output tri id_15,
    input wor id_16
);
  wire  id_18;
  logic id_19 = id_11;
  always id_3 = 1;
  always begin : LABEL_0
    id_10 <= id_19;
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_15,
      id_5,
      id_1,
      id_6,
      id_4,
      id_9,
      id_9
  );
endmodule
