<?xml version="1.0" encoding="UTF-8"?>
<module id="DIB" HW_revision="" XML_version="1.0" description="" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="DLAR" width="32" description="Provides CoreSight discovery information for the SCS" id="DLAR" offset="0x0">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether Non-secure invasive debug is allowed" id="KEY" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DLSR" width="32" description="Provides CoreSight discovery information for the SCS" id="DLSR" offset="0x4">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code." id="RESERVED4" resetval="0x8ee0540">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="Indicates whether Secure invasive debug is implemented and allowed" id="nTT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Indicates whether Non-secure non-invasive debug is allowed" id="SLK" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether Non-secure invasive debug is allowed" id="SLI" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DAUTHSTATUS" width="32" description="Provides CoreSight discovery information for the SCS" id="DAUTHSTATUS" offset="0x8">
      <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code." id="RESERVED4" resetval="0x47702a0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Indicates whether Secure non-invasive debug is implemented and allowed" id="SNID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="Indicates whether Secure invasive debug is implemented and allowed" id="SID" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Indicates whether Non-secure non-invasive debug is allowed" id="NSNID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether Non-secure invasive debug is allowed" id="NSID" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DDEVARCH" width="32" description="Provides CoreSight discovery information for the SCS" id="DDEVARCH" offset="0xc">
      <bitfield range="" begin="31" width="11" end="21" rwaccess="RO" description="Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code." id="ARCHITECT" resetval="0x23b">
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RO" description="Defines that the DEVARCH register is present" id="PRESENT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Defines the architecture revision of the component" id="REVISION" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Defines the architecture version of the component" id="ARCHVER" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="11" width="12" end="0" rwaccess="RO" description="Defines the architecture of the component" id="ARCHPART" resetval="0xa04">
      </bitfield>
   </register>
   <register acronym="DDEVTYPE" width="32" description="Provides CoreSight discovery information for the SCS" id="DDEVTYPE" offset="0x1c">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Component sub-type" id="SUB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="CoreSight major type" id="MAJOR" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DPIDR4" width="32" description="Provides CoreSight discovery information for the SCS" id="DPIDR4" offset="0x20">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="See CoreSight Architecture Specification" id="SIZE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="DES_2" resetval="0x4">
      </bitfield>
   </register>
   <register acronym="DPIDR5" width="32" description="Provides CoreSight discovery information for the SCS" id="DPIDR5" offset="0x24">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DPIDR6" width="32" description="Provides CoreSight discovery information for the SCS" id="DPIDR6" offset="0x28">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DPIDR7" width="32" description="Provides CoreSight discovery information for the SCS" id="DPIDR7" offset="0x2c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DPIDR0" width="32" description="Provides CoreSight discovery information for the SCS" id="DPIDR0" offset="0x30">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PART_0" resetval="0x21">
      </bitfield>
   </register>
   <register acronym="DPIDR1" width="32" description="Provides CoreSight discovery information for the SCS" id="DPIDR1" offset="0x34">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="See CoreSight Architecture Specification" id="DES_0" resetval="0xb">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PART_1" resetval="0xd">
      </bitfield>
   </register>
   <register acronym="DPIDR2" width="32" description="Provides CoreSight discovery information for the SCS" id="DPIDR2" offset="0x38">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="See CoreSight Architecture Specification" id="REVISION" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="See CoreSight Architecture Specification" id="JEDEC" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="DES_1" resetval="0x3">
      </bitfield>
   </register>
   <register acronym="DPIDR3" width="32" description="Provides CoreSight discovery information for the SCS" id="DPIDR3" offset="0x3c">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="See CoreSight Architecture Specification" id="REVAND" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="CMOD" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DCIDR0" width="32" description="Provides CoreSight discovery information for the SCS" id="DCIDR0" offset="0x40">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PRMBL_0" resetval="0xd">
      </bitfield>
   </register>
   <register acronym="DCIDR1" width="32" description="Provides CoreSight discovery information for the SCS" id="DCIDR1" offset="0x44">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="See CoreSight Architecture Specification" id="CLASS" resetval="0x9">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PRMBL_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DCIDR2" width="32" description="Provides CoreSight discovery information for the SCS" id="DCIDR2" offset="0x48">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PRMBL_2" resetval="0x5">
      </bitfield>
   </register>
   <register acronym="DCIDR3" width="32" description="Provides CoreSight discovery information for the SCS" id="DCIDR3" offset="0x4c">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="See CoreSight Architecture Specification" id="PRMBL_3" resetval="0xb1">
      </bitfield>
   </register>
</module>
