

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_19_11'
================================================================
* Date:           Thu Oct  2 22:22:08 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.868 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      772|      772|  3.088 us|  3.088 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |      770|      770|         4|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_local = alloca i32 1" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:138]   --->   Operation 7 'alloca' 'sum_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:138]   --->   Operation 8 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.39ns)   --->   "%store_ln19 = store i10 0, i10 %i_7" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:138]   --->   Operation 9 'store' 'store_ln19' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln18 = store i32 0, i32 %sum_local" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:138]   --->   Operation 10 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i49"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i10 %i_7" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:138]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%add_ln19 = add i10 %i, i10 1" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:138]   --->   Operation 13 'add' 'add_ln19' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "%icmp_ln19 = icmp_eq  i10 %i, i10 768" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:138]   --->   Operation 14 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.i49.split, void %for.end.i53.exitStub" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:138]   --->   Operation 15 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i10 %i" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:138]   --->   Operation 16 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln18_2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:138]   --->   Operation 17 'partselect' 'lshr_ln18_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %lshr_ln18_2" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:138]   --->   Operation 18 'zext' 'zext_ln18' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer_output_addr = getelementptr i32 %layer_output, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 19 'getelementptr' 'layer_output_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer_output_28_addr = getelementptr i32 %layer_output_28, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 20 'getelementptr' 'layer_output_28_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer_output_29_addr = getelementptr i32 %layer_output_29, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 21 'getelementptr' 'layer_output_29_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer_output_30_addr = getelementptr i32 %layer_output_30, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 22 'getelementptr' 'layer_output_30_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer_output_31_addr = getelementptr i32 %layer_output_31, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 23 'getelementptr' 'layer_output_31_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer_output_32_addr = getelementptr i32 %layer_output_32, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 24 'getelementptr' 'layer_output_32_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer_output_33_addr = getelementptr i32 %layer_output_33, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 25 'getelementptr' 'layer_output_33_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer_output_34_addr = getelementptr i32 %layer_output_34, i64 0, i64 %zext_ln18" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 26 'getelementptr' 'layer_output_34_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_load = muxlogic i7 %layer_output_addr"   --->   Operation 27 'muxlogic' 'muxLogicRAMAddr_to_layer_output_load' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 28 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_load = load i7 %layer_output_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 28 'load' 'layer_output_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 29 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_28_load = muxlogic i7 %layer_output_28_addr"   --->   Operation 29 'muxlogic' 'muxLogicRAMAddr_to_layer_output_28_load' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 30 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_28_load = load i7 %layer_output_28_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 30 'load' 'layer_output_28_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 31 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_29_load = muxlogic i7 %layer_output_29_addr"   --->   Operation 31 'muxlogic' 'muxLogicRAMAddr_to_layer_output_29_load' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 32 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_29_load = load i7 %layer_output_29_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 32 'load' 'layer_output_29_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_30_load = muxlogic i7 %layer_output_30_addr"   --->   Operation 33 'muxlogic' 'muxLogicRAMAddr_to_layer_output_30_load' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 34 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_30_load = load i7 %layer_output_30_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 34 'load' 'layer_output_30_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 35 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_31_load = muxlogic i7 %layer_output_31_addr"   --->   Operation 35 'muxlogic' 'muxLogicRAMAddr_to_layer_output_31_load' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 36 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_31_load = load i7 %layer_output_31_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 36 'load' 'layer_output_31_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 37 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_32_load = muxlogic i7 %layer_output_32_addr"   --->   Operation 37 'muxlogic' 'muxLogicRAMAddr_to_layer_output_32_load' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 38 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_32_load = load i7 %layer_output_32_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 38 'load' 'layer_output_32_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 39 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_33_load = muxlogic i7 %layer_output_33_addr"   --->   Operation 39 'muxlogic' 'muxLogicRAMAddr_to_layer_output_33_load' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 40 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_33_load = load i7 %layer_output_33_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 40 'load' 'layer_output_33_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 41 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_34_load = muxlogic i7 %layer_output_34_addr"   --->   Operation 41 'muxlogic' 'muxLogicRAMAddr_to_layer_output_34_load' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 42 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_34_load = load i7 %layer_output_34_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 42 'load' 'layer_output_34_load' <Predicate = (!icmp_ln19)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 43 [1/1] (0.60ns)   --->   "%icmp_ln21 = icmp_eq  i10 %add_ln19, i10 768" [kernel_RMS_Norm.cpp:21->llama_layer.cpp:138]   --->   Operation 43 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.39ns)   --->   "%store_ln19 = store i10 %add_ln19, i10 %i_7" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:138]   --->   Operation 44 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 45 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_load = load i7 %layer_output_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 45 'load' 'layer_output_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 46 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_28_load = load i7 %layer_output_28_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 46 'load' 'layer_output_28_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 47 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_29_load = load i7 %layer_output_29_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 47 'load' 'layer_output_29_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 48 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_30_load = load i7 %layer_output_30_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 48 'load' 'layer_output_30_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 49 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_31_load = load i7 %layer_output_31_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 49 'load' 'layer_output_31_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 50 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_32_load = load i7 %layer_output_32_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 50 'load' 'layer_output_32_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 51 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_33_load = load i7 %layer_output_33_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 51 'load' 'layer_output_33_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 52 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_34_load = load i7 %layer_output_34_addr" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 52 'load' 'layer_output_34_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 53 [1/1] (0.70ns)   --->   "%v = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %layer_output_load, i3 1, i32 %layer_output_28_load, i3 2, i32 %layer_output_29_load, i3 3, i32 %layer_output_30_load, i3 4, i32 %layer_output_31_load, i3 5, i32 %layer_output_32_load, i3 6, i32 %layer_output_33_load, i3 7, i32 %layer_output_34_load, i32 <undef>, i3 %trunc_ln19" [kernel_RMS_Norm.cpp:20->llama_layer.cpp:138]   --->   Operation 53 'sparsemux' 'v' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.86>
ST_3 : Operation 54 [2/2] (2.86ns)   --->   "%sum_local_2 = fmacc i32 @_ssdm_op_FMACC, i32 %v, i32 %v, i1 %icmp_ln21" [kernel_RMS_Norm.cpp:21->llama_layer.cpp:138]   --->   Operation 54 'fmacc' 'sum_local_2' <Predicate = true> <Delay = 2.86> <CoreInst = "FMac_primitivedsp">   --->   Core 12 'FMac_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmacc'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sum_local_load = load i32 %sum_local"   --->   Operation 61 'load' 'sum_local_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_local_4_out, i32 %sum_local_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.28>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_107" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:138]   --->   Operation 55 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:138]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_72" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:138]   --->   Operation 57 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (0.28ns)   --->   "%sum_local_2 = fmacc i32 @_ssdm_op_FMACC, i32 %v, i32 %v, i1 %icmp_ln21" [kernel_RMS_Norm.cpp:21->llama_layer.cpp:138]   --->   Operation 58 'fmacc' 'sum_local_2' <Predicate = true> <Delay = 0.28> <CoreInst = "FMac_primitivedsp">   --->   Core 12 'FMac_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmacc'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln18 = store i32 %sum_local_2, i32 %sum_local" [kernel_RMS_Norm.cpp:18->llama_layer.cpp:138]   --->   Operation 59 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i49" [kernel_RMS_Norm.cpp:19->llama_layer.cpp:138]   --->   Operation 60 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.142ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln19', kernel_RMS_Norm.cpp:19->llama_layer.cpp:138) of constant 0 on local variable 'i', kernel_RMS_Norm.cpp:19->llama_layer.cpp:138 [12]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_RMS_Norm.cpp:19->llama_layer.cpp:138) on local variable 'i', kernel_RMS_Norm.cpp:19->llama_layer.cpp:138 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln19', kernel_RMS_Norm.cpp:19->llama_layer.cpp:138) [18]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_layer_output_load') [35]  (0.421 ns)
	'load' operation 32 bit ('layer_output_load', kernel_RMS_Norm.cpp:20->llama_layer.cpp:138) on array 'layer_output' [36]  (0.721 ns)

 <State 2>: 1.575ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_output_load', kernel_RMS_Norm.cpp:20->llama_layer.cpp:138) on array 'layer_output' [36]  (0.870 ns)
	'sparsemux' operation 32 bit ('v', kernel_RMS_Norm.cpp:20->llama_layer.cpp:138) [51]  (0.705 ns)

 <State 3>: 2.868ns
The critical path consists of the following:
	'fmacc' operation 32 bit ('sum_local', kernel_RMS_Norm.cpp:21->llama_layer.cpp:138) [53]  (2.868 ns)

 <State 4>: 0.705ns
The critical path consists of the following:
	'fmacc' operation 32 bit ('sum_local', kernel_RMS_Norm.cpp:21->llama_layer.cpp:138) [53]  (0.284 ns)
	'store' operation 0 bit ('store_ln18', kernel_RMS_Norm.cpp:18->llama_layer.cpp:138) of variable 'sum_local', kernel_RMS_Norm.cpp:21->llama_layer.cpp:138 on local variable 'sum_local', kernel_RMS_Norm.cpp:18->llama_layer.cpp:138 [55]  (0.421 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
