#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 20 21:14:41 2020
# Process ID: 2580
# Current directory: C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/impl_1
# Command line: vivado.exe -log testbench.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source testbench.tcl -notrace
# Log file: C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/impl_1/testbench.vdi
# Journal file: C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source testbench.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 401.977 ; gain = 40.191
Command: link_design -top testbench -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_17/BCD_modulo_3_util_vector_logic_0_17.dcp' for cell 'BCD_modulo_3_i/final_check'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_15/BCD_modulo_3_util_vector_logic_0_15.dcp' for cell 'BCD_modulo_3_i/not_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_16/BCD_modulo_3_util_vector_logic_0_16.dcp' for cell 'BCD_modulo_3_i/not_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_2/BCD_modulo_3_util_vector_logic_0_2.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_3/BCD_modulo_3_util_vector_logic_0_3.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_0/BCD_modulo_3_util_vector_logic_10_0.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_1/BCD_modulo_3_util_vector_logic_10_1.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_0/BCD_modulo_3_util_vector_logic_12_0.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_0/BCD_modulo_3_util_vector_logic_13_0.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_1/BCD_modulo_3_util_vector_logic_13_1.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_14'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_2/BCD_modulo_3_util_vector_logic_13_2.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_15'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_3/BCD_modulo_3_util_vector_logic_13_3.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_16'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_0/BCD_modulo_3_util_vector_logic_14_0.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_17'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_0/BCD_modulo_3_util_vector_logic_15_0.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_18'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_4/BCD_modulo_3_util_vector_logic_13_4.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_19'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_4/BCD_modulo_3_util_vector_logic_0_4.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_1/BCD_modulo_3_util_vector_logic_14_1.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_20'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_1/BCD_modulo_3_util_vector_logic_15_1.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_21'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_0/BCD_modulo_3_util_vector_logic_22_0.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_22'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_1/BCD_modulo_3_util_vector_logic_22_1.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_23'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_5/BCD_modulo_3_util_vector_logic_0_5.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_1/BCD_modulo_3_util_vector_logic_4_1.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_2/BCD_modulo_3_util_vector_logic_4_2.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_3/BCD_modulo_3_util_vector_logic_4_3.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_4/BCD_modulo_3_util_vector_logic_4_4.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_5/BCD_modulo_3_util_vector_logic_4_5.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_6/BCD_modulo_3_util_vector_logic_4_6.dcp' for cell 'BCD_modulo_3_i/Mode_3_for_one_digit_0/util_vector_logic_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_6/BCD_modulo_3_util_vector_logic_0_6.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_0/BCD_modulo_3_util_vector_logic_1_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_2/BCD_modulo_3_util_vector_logic_10_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_0/BCD_modulo_3_util_vector_logic_11_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_1/BCD_modulo_3_util_vector_logic_12_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_5/BCD_modulo_3_util_vector_logic_13_5.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_2/BCD_modulo_3_util_vector_logic_14_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_14'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_2/BCD_modulo_3_util_vector_logic_15_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_15'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_0/BCD_modulo_3_util_vector_logic_16_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_16'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_0/BCD_modulo_3_util_vector_logic_17_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_17'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_0/BCD_modulo_3_util_vector_logic_18_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_18'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_0/BCD_modulo_3_util_vector_logic_19_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_19'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_0/BCD_modulo_3_util_vector_logic_2_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_0/BCD_modulo_3_util_vector_logic_20_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_20'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_0/BCD_modulo_3_util_vector_logic_21_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_21'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_2/BCD_modulo_3_util_vector_logic_22_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_22'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_0/BCD_modulo_3_util_vector_logic_23_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_23'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_0/BCD_modulo_3_util_vector_logic_3_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_7/BCD_modulo_3_util_vector_logic_4_7.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_0/BCD_modulo_3_util_vector_logic_5_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_0/BCD_modulo_3_util_vector_logic_6_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_0/BCD_modulo_3_util_vector_logic_7_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_0/BCD_modulo_3_util_vector_logic_8_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_0/BCD_modulo_3_util_vector_logic_9_0.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_1/util_vector_logic_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_11/BCD_modulo_3_util_vector_logic_0_11.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_1/BCD_modulo_3_util_vector_logic_1_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_3/BCD_modulo_3_util_vector_logic_10_3.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_1/BCD_modulo_3_util_vector_logic_11_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_2/BCD_modulo_3_util_vector_logic_12_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_10/BCD_modulo_3_util_vector_logic_13_10.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_4/BCD_modulo_3_util_vector_logic_14_4.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_14'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_5/BCD_modulo_3_util_vector_logic_15_5.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_15'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_3/BCD_modulo_3_util_vector_logic_16_3.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_16'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_3/BCD_modulo_3_util_vector_logic_17_3.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_17'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_1/BCD_modulo_3_util_vector_logic_18_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_18'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_1/BCD_modulo_3_util_vector_logic_19_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_19'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_1/BCD_modulo_3_util_vector_logic_2_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_1/BCD_modulo_3_util_vector_logic_20_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_20'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_1/BCD_modulo_3_util_vector_logic_21_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_21'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_3/BCD_modulo_3_util_vector_logic_22_3.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_22'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_1/BCD_modulo_3_util_vector_logic_23_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_23'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_1/BCD_modulo_3_util_vector_logic_3_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_18/BCD_modulo_3_util_vector_logic_4_18.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_2/BCD_modulo_3_util_vector_logic_5_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_1/BCD_modulo_3_util_vector_logic_6_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_2/BCD_modulo_3_util_vector_logic_7_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_1/BCD_modulo_3_util_vector_logic_8_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_1/BCD_modulo_3_util_vector_logic_9_1.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_2/util_vector_logic_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_12/BCD_modulo_3_util_vector_logic_0_12.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_1_2/BCD_modulo_3_util_vector_logic_1_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_10_4/BCD_modulo_3_util_vector_logic_10_4.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_11_2/BCD_modulo_3_util_vector_logic_11_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_12_3/BCD_modulo_3_util_vector_logic_12_3.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_13_11/BCD_modulo_3_util_vector_logic_13_11.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_14_5/BCD_modulo_3_util_vector_logic_14_5.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_14'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_15_6/BCD_modulo_3_util_vector_logic_15_6.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_15'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_16_4/BCD_modulo_3_util_vector_logic_16_4.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_16'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_17_4/BCD_modulo_3_util_vector_logic_17_4.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_17'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_18_2/BCD_modulo_3_util_vector_logic_18_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_18'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_19_2/BCD_modulo_3_util_vector_logic_19_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_19'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_2_2/BCD_modulo_3_util_vector_logic_2_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_20_2/BCD_modulo_3_util_vector_logic_20_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_20'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_21_2/BCD_modulo_3_util_vector_logic_21_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_21'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_22_4/BCD_modulo_3_util_vector_logic_22_4.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_22'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_23_2/BCD_modulo_3_util_vector_logic_23_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_23'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_3_2/BCD_modulo_3_util_vector_logic_3_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_4_19/BCD_modulo_3_util_vector_logic_4_19.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_5_3/BCD_modulo_3_util_vector_logic_5_3.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_6_2/BCD_modulo_3_util_vector_logic_6_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_7_3/BCD_modulo_3_util_vector_logic_7_3.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_8_2/BCD_modulo_3_util_vector_logic_8_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_9_2/BCD_modulo_3_util_vector_logic_9_2.dcp' for cell 'BCD_modulo_3_i/mode_3_for_one_digit_3/util_vector_logic_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.srcs/sources_1/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_7/BCD_modulo_3_util_vector_logic_0_7.dcp' for cell 'BCD_modulo_3_i/mode_3_of_sum_0/util_vector_logic_0'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 958.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 958.762 ; gain = 556.785
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 985.906 ; gain = 27.145

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 04d85309

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1524.277 ; gain = 538.371

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 46c40567

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1673.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 36 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b7bf77cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1673.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 141 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3e84b9f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.688 . Memory (MB): peak = 1673.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 3e84b9f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.691 . Memory (MB): peak = 1673.750 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 3e84b9f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1673.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3e84b9f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.700 . Memory (MB): peak = 1673.750 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              36  |                                              0  |
|  Constant propagation         |               0  |             141  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1673.750 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 3e84b9f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.724 . Memory (MB): peak = 1673.750 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 3e84b9f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1673.750 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 3e84b9f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.750 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1673.750 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 3e84b9f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1673.750 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1673.750 ; gain = 714.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1673.750 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/impl_1/testbench_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file testbench_drc_opted.rpt -pb testbench_drc_opted.pb -rpx testbench_drc_opted.rpx
Command: report_drc -file testbench_drc_opted.rpt -pb testbench_drc_opted.pb -rpx testbench_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/project_2.runs/impl_1/testbench_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1673.750 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1673.750 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1673.750 ; gain = 0.000
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1673.750 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Tue Oct 20 21:15:58 2020...
