// VERILOG_OUTPUT: a.v

// regression in ssa conversion. ssa position mistake.

def generateNumbers() {
  int i = 0;
  int y = 0;
  int t = 1;
  t = t;
  if ((t & 1) == 1) {
    t = t ^ 100;
  }
  assert(t == 101);
}

def main() {
  int index = 0;
  if (index == 0) {
    generateNumbers();
  }
}

main();

compile();
writeHdl("a.v");
