Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.sopcinfo --report-file=html:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.html --report-file=sip:C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/final_fpga.sip --report-file=csv:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.csv --report-file=spd:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.spd --report-file=cmp:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.qsys
Progress: Loading final_fpga/final_fpga.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding grab_if_0 [grab_if 1.1]
Progress: Parameterizing module grab_if_0
Progress: Adding regfile_final_0 [regfile_final 1.0]
Progress: Parameterizing module regfile_final_0
Progress: Adding dma_engine_0 [dma_engine 1.0]
Progress: Parameterizing module dma_engine_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_fpga.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_fpga.sysid: Time stamp will be automatically updated when this component is generated.
Info: final_fpga: Generating final_fpga "final_fpga" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 21 modules, 70 connections
Info: merlin_domain_transform: After transform: 47 modules, 187 connections
Info: merlin_router_transform: After transform: 58 modules, 220 connections
Info: merlin_traffic_limiter_transform: After transform: 59 modules, 224 connections
Info: merlin_burst_transform: After transform: 60 modules, 227 connections
Info: reset_adaptation_transform: After transform: 61 modules, 229 connections
Info: merlin_network_to_switch_transform: After transform: 82 modules, 283 connections
Info: merlin_width_transform: After transform: 86 modules, 295 connections
Info: limiter_update_transform: After transform: 86 modules, 296 connections
Info: merlin_mm_transform: After transform: 86 modules, 296 connections
Info: merlin_interrupt_mapper_transform: After transform: 87 modules, 299 connections
Info: onchip_mem: Starting RTL generation for module 'final_fpga_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_fpga_onchip_mem --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0001_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0001_onchip_mem_gen//final_fpga_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0001_onchip_mem_gen/  ]
Info: onchip_mem: Done RTL generation for module 'final_fpga_onchip_mem'
Info: onchip_mem: "final_fpga" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'final_fpga_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=final_fpga_cpu --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0002_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0002_cpu_gen//final_fpga_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0002_cpu_gen/    --bogus  ]
Info: cpu: # 2013.12.01 15:41:35 (*) Starting Nios II generation
Info: cpu: # 2013.12.01 15:41:35 (*)   Checking for plaintext license.
Info: cpu: # 2013.12.01 15:41:35 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.12.01 15:41:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.12.01 15:41:37 (*)   Plaintext license not found.
Info: cpu: # 2013.12.01 15:41:37 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.12.01 15:41:37 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.12.01 15:41:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.12.01 15:41:39 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2013.12.01 15:41:39 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.12.01 15:41:39 (*)   Creating all objects for CPU
Info: cpu: # 2013.12.01 15:41:40 (*)     Pipeline frontend
Info: cpu: # 2013.12.01 15:41:41 (*)   Creating 'C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0002_cpu_gen//final_fpga_cpu_nios2_waves.do'
Info: cpu: # 2013.12.01 15:41:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.12.01 15:41:45 (*)   Creating encrypted RTL
Info: cpu: # 2013.12.01 15:41:46 (*)   Creating IP functional simulation model
Info: cpu: # 2013.12.01 15:41:56 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'final_fpga_cpu'
Info: cpu: "final_fpga" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'final_fpga_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_fpga_jtag_uart --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0003_jtag_uart_gen//final_fpga_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0003_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'final_fpga_jtag_uart'
Info: jtag_uart: "final_fpga" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'final_fpga_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_fpga_sys_clk_timer --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0004_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0004_sys_clk_timer_gen//final_fpga_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0004_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'final_fpga_sys_clk_timer'
Info: sys_clk_timer: "final_fpga" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: Generating VHDL simulation model
Info: sysid: Generated simulation model final_fpga_sysid.vho
Info: sysid: "final_fpga" instantiated altera_avalon_sysid_qsys "sysid"
Info: new_sdram_controller_0: Starting RTL generation for module 'final_fpga_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_fpga_new_sdram_controller_0 --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0008_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0008_new_sdram_controller_0_gen//final_fpga_new_sdram_controller_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0008_new_sdram_controller_0_gen/  ]
Info: new_sdram_controller_0: Done RTL generation for module 'final_fpga_new_sdram_controller_0'
Info: new_sdram_controller_0: "final_fpga" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: grab_if_0: "final_fpga" instantiated grab_if "grab_if_0"
Info: regfile_final_0: "final_fpga" instantiated regfile_final "regfile_final_0"
Info: dma_engine_0: "final_fpga" instantiated dma_engine "dma_engine_0"
Info: cpu_data_master_translator: "final_fpga" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_jtag_debug_module_translator: "final_fpga" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_data_master_translator_avalon_universal_master_0_agent: "final_fpga" instantiated altera_merlin_master_agent "cpu_data_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "final_fpga" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "final_fpga" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo: "final_fpga" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "final_fpga" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: "final_fpga" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info: addr_router: "final_fpga" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "final_fpga" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "final_fpga" instantiated altera_merlin_router "id_router"
Info: id_router_005: "final_fpga" instantiated altera_merlin_router "id_router_005"
Info: limiter: "final_fpga" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "final_fpga" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "final_fpga" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model final_fpga_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "final_fpga" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model final_fpga_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "final_fpga" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: Generating VHDL simulation model
Info: cmd_xbar_demux_002: Generated simulation model final_fpga_cmd_xbar_demux_002.vho
Info: cmd_xbar_demux_002: "final_fpga" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model final_fpga_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "final_fpga" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_005: Generating VHDL simulation model
Info: cmd_xbar_mux_005: Generated simulation model final_fpga_cmd_xbar_mux_005.vho
Info: cmd_xbar_mux_005: "final_fpga" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model final_fpga_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "final_fpga" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_005: Generating VHDL simulation model
Info: rsp_xbar_demux_005: Generated simulation model final_fpga_rsp_xbar_demux_005.vho
Info: rsp_xbar_demux_005: "final_fpga" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model final_fpga_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "final_fpga" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: width_adapter: "final_fpga" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model final_fpga_irq_mapper.vho
Info: irq_mapper: "final_fpga" instantiated altera_irq_mapper "irq_mapper"
Info: final_fpga: Done final_fpga" with 35 modules, 240 files, 12520561 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	26 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/pwhite8/vlsi/fpga/final_fpga/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga.ipx
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/ --report-file=sopcinfo:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.sopcinfo --report-file=html:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.qsys
Progress: Loading final_fpga/final_fpga.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding grab_if_0 [grab_if 1.1]
Progress: Parameterizing module grab_if_0
Progress: Adding regfile_final_0 [regfile_final 1.0]
Progress: Parameterizing module regfile_final_0
Progress: Adding dma_engine_0 [dma_engine 1.0]
Progress: Parameterizing module dma_engine_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_fpga.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_fpga.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.02 seconds
Info: Reading index C:/altera/13.0/ip/altera/altera_components.ipx
Info: C:/altera/13.0/ip/altera/altera_components.ipx described 823 plugins, 0 paths, in 0.13 seconds
Info: C:/altera/13.0/ip/**/* matched 97 files in 0.14 seconds
Info: P:/.altera.quartus/ip/13.0/**/* matched 0 files in 0.01 seconds
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga.ipx
Progress: Loading final_fpga/final_fpga.qsys
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/* matched 17 files in 0.00 seconds
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga.ipx
Warning: C:/Users/pwhite8/vlsi/fpga/final_fpga/*/* repeats C:/Users/pwhite8/vlsi/fpga/final_fpga/*
Warning: C:/Users/pwhite8/vlsi/fpga/final_fpga/*/* repeats C:/Users/pwhite8/vlsi/fpga/final_fpga/ip/**/*
Warning: C:/Users/pwhite8/vlsi/fpga/final_fpga/*/* repeats C:/Users/pwhite8/vlsi/fpga/final_fpga/*/*
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga.ipx described 0 plugins, 3 paths, in 0.00 seconds
Info: Reading index C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/first_nios2_system.ipx
Progress: Loading fpga/comparator_hw.tcl
Progress: Loading fpga/counter_hw.tcl
Progress: Loading fpga/dma_engine_hw.tcl
Progress: Loading fpga/first_nios2_system.qsys
Progress: Loading fpga/grab_if_hw.tcl
Progress: Loading fpga/regfile_final_hw.tcl
Progress: Loading fpga/regfile_hw.tcl
Info: C:/Users/pwhite8/vlsi/fpga/* matched 122 files in 0.14 seconds
Info: C:/Users/pwhite8/vlsi/fpga/ip/**/* matched 0 files in 0.00 seconds
Progress: Loading final_fpga/final_fpga.qsys
Info: C:/Users/pwhite8/vlsi/fpga/*/* matched 641 files in 0.03 seconds
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/first_nios2_system.ipx described 0 plugins, 3 paths, in 0.17 seconds
Progress: Loading testbench/first_nios2_system_tb.qsys
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/*/* matched 89 files in 0.18 seconds
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga.ipx described 0 plugins, 3 paths, in 0.18 seconds
Info: Reading index C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/first_nios2_system.ipx
Warning: C:/Users/pwhite8/vlsi/fpga/*/* repeats C:/Users/pwhite8/vlsi/fpga/*
Warning: C:/Users/pwhite8/vlsi/fpga/*/* repeats C:/Users/pwhite8/vlsi/fpga/ip/**/*
Warning: C:/Users/pwhite8/vlsi/fpga/*/* repeats C:/Users/pwhite8/vlsi/fpga/*/*
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/first_nios2_system.ipx described 0 plugins, 3 paths, in 0.00 seconds
Progress: Loading testbench/first_nios2_system_tb.qsys
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/* matched 9 files in 0.19 seconds
Info: C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/*/* matched 8 files in 0.00 seconds
Info: Reading index C:/altera/13.0/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0/quartus/sopc_builder/**/* matched 9 files in 0.02 seconds
Info: Reading index C:/altera/13.0/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0.40 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.40 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #6 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #6 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: final_fpga
Info: TB_Gen: System design is: final_fpga
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property new_sdram_controller EXPORT_OF
Info: get_instance_property new_sdram_controller_0 CLASS_NAME
Info: get_instance_assignment new_sdram_controller_0 testbench.partner.map.wire
Info: get_interface_property grab_if_conduit EXPORT_OF
Info: get_instance_property grab_if_0 CLASS_NAME
Info: get_instance_assignment grab_if_0 testbench.partner.map.conduit_end
Info: get_interface_property regfile_conduit EXPORT_OF
Info: get_instance_property regfile_final_0 CLASS_NAME
Info: get_instance_assignment regfile_final_0 testbench.partner.map.conduit_end
Info: get_interface_property dma_conduit EXPORT_OF
Info: get_instance_property dma_engine_0 CLASS_NAME
Info: get_instance_assignment dma_engine_0 testbench.partner.map.conduit_end
Info: send_message Info TB_Gen: Creating testbench system : final_fpga_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : final_fpga_tb with all standard BFMs
Info: create_system final_fpga_tb
Info: add_instance final_fpga_inst final_fpga 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces final_fpga_inst
Info: get_instance_interface_property final_fpga_inst clk CLASS_NAME
Info: get_instance_interface_property final_fpga_inst reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst new_sdram_controller CLASS_NAME
Info: get_instance_interface_property final_fpga_inst grab_if_conduit CLASS_NAME
Info: get_instance_interface_property final_fpga_inst regfile_conduit CLASS_NAME
Info: get_instance_interface_property final_fpga_inst dma_conduit CLASS_NAME
Info: get_instance_interface_property final_fpga_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property final_fpga_inst clk CLASS_NAME
Info: add_instance final_fpga_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property final_fpga_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst clk clockRate
Info: set_instance_parameter_value final_fpga_inst_clk_bfm CLOCK_RATE 100000000.0
Info: set_instance_parameter_value final_fpga_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property final_fpga_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property final_fpga_inst clk CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_clk_bfm
Info: get_instance_interface_property final_fpga_inst_clk_bfm clk CLASS_NAME
Info: add_connection final_fpga_inst_clk_bfm.clk final_fpga_inst.clk
Info: get_instance_interface_property final_fpga_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property final_fpga_inst reset CLASS_NAME
Info: add_instance final_fpga_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property final_fpga_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports final_fpga_inst reset
Info: get_instance_interface_port_property final_fpga_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value final_fpga_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value final_fpga_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property final_fpga_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_reset_bfm
Info: get_instance_interface_property final_fpga_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property final_fpga_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst reset associatedClock
Info: get_instance_interfaces final_fpga_inst_clk_bfm
Info: get_instance_interface_property final_fpga_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: final_fpga_inst_reset_bfm is not associated to any clock; connecting final_fpga_inst_reset_bfm to 'final_fpga_inst_clk_bfm.clk'
Warning: TB_Gen: final_fpga_inst_reset_bfm is not associated to any clock; connecting final_fpga_inst_reset_bfm to 'final_fpga_inst_clk_bfm.clk'
Info: add_connection final_fpga_inst_clk_bfm.clk final_fpga_inst_reset_bfm.clk
Info: get_instance_interface_property final_fpga_inst reset CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_reset_bfm
Info: get_instance_interface_property final_fpga_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_reset_bfm clk CLASS_NAME
Info: add_connection final_fpga_inst_reset_bfm.reset final_fpga_inst.reset
Info: get_instance_interface_property final_fpga_inst new_sdram_controller CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: new_sdram_controller
Info: TB_Gen: conduit_end found: new_sdram_controller
Info: get_instance_interface_property final_fpga_inst new_sdram_controller CLASS_NAME
Info: add_instance final_fpga_inst_new_sdram_controller_bfm altera_conduit_bfm 
Info: get_instance_property final_fpga_inst_new_sdram_controller_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst new_sdram_controller associatedClock
Info: get_instance_interface_parameter_value final_fpga_inst new_sdram_controller associatedReset
Info: get_instance_interface_ports final_fpga_inst new_sdram_controller
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_addr ROLE
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_addr WIDTH
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_addr DIRECTION
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_ba ROLE
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_ba WIDTH
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_ba DIRECTION
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_cas_n ROLE
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_cas_n WIDTH
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_cas_n DIRECTION
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_cke ROLE
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_cke WIDTH
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_cke DIRECTION
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_cs_n ROLE
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_cs_n WIDTH
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_cs_n DIRECTION
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_dq ROLE
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_dq WIDTH
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_dq DIRECTION
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_dqm ROLE
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_dqm WIDTH
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_dqm DIRECTION
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_ras_n ROLE
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_ras_n WIDTH
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_ras_n DIRECTION
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_we_n ROLE
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_we_n WIDTH
Info: get_instance_interface_port_property final_fpga_inst new_sdram_controller new_sdram_controller_we_n DIRECTION
Info: set_instance_parameter_value final_fpga_inst_new_sdram_controller_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value final_fpga_inst_new_sdram_controller_bfm ENABLE_RESET 0
Info: set_instance_parameter_value final_fpga_inst_new_sdram_controller_bfm SIGNAL_ROLES addr ba cas_n cke cs_n dq dqm ras_n we_n
Info: set_instance_parameter_value final_fpga_inst_new_sdram_controller_bfm SIGNAL_WIDTHS 12 2 1 1 1 16 2 1 1
Info: set_instance_parameter_value final_fpga_inst_new_sdram_controller_bfm SIGNAL_DIRECTIONS input input input input input bidir input input input
Info: get_instance_property final_fpga_inst_new_sdram_controller_bfm CLASS_NAME
Info: get_instance_interface_property final_fpga_inst new_sdram_controller CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_new_sdram_controller_bfm
Info: get_instance_interface_property final_fpga_inst_new_sdram_controller_bfm conduit CLASS_NAME
Info: add_connection final_fpga_inst_new_sdram_controller_bfm.conduit final_fpga_inst.new_sdram_controller
Info: get_instance_interface_property final_fpga_inst grab_if_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: grab_if_conduit
Info: TB_Gen: conduit_end found: grab_if_conduit
Info: get_instance_interface_property final_fpga_inst grab_if_conduit CLASS_NAME
Info: add_instance final_fpga_inst_grab_if_conduit_bfm altera_conduit_bfm 
Info: get_instance_property final_fpga_inst_grab_if_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst grab_if_conduit associatedClock
Info: get_instance_interface_parameter_value final_fpga_inst grab_if_conduit associatedReset
Info: get_instance_interface_ports final_fpga_inst grab_if_conduit
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_gclk ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_gclk WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_gclk DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_vdata ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_vdata WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_vdata DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GSSHT ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GSSHT WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GSSHT DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GMODE ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GMODE WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GMODE DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GCONT ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GCONT WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GCONT DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GFMT ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GFMT WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GFMT DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GFSTART ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GFSTART WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GFSTART DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GLPITCH ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GLPITCH WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GLPITCH DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GYSS ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GYSS WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GYSS DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GXSS ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GXSS WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GXSS DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GACTIVE ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GACTIVE WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GACTIVE DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GSPDG ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GSPDG WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_GSPDG DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_DEBUG_GRABIF1 ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_DEBUG_GRABIF1 WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_DEBUG_GRABIF1 DIRECTION
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_DEBUG_GRABIF2 ROLE
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_DEBUG_GRABIF2 WIDTH
Info: get_instance_interface_port_property final_fpga_inst grab_if_conduit grab_if_conduit_DEBUG_GRABIF2 DIRECTION
Info: set_instance_parameter_value final_fpga_inst_grab_if_conduit_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value final_fpga_inst_grab_if_conduit_bfm ENABLE_RESET 1
Info: set_instance_parameter_value final_fpga_inst_grab_if_conduit_bfm SIGNAL_ROLES gclk vdata GSSHT GMODE GCONT GFMT GFSTART GLPITCH GYSS GXSS GACTIVE GSPDG DEBUG_GRABIF1 DEBUG_GRABIF2
Info: set_instance_parameter_value final_fpga_inst_grab_if_conduit_bfm SIGNAL_WIDTHS 1 8 1 2 1 1 23 23 2 2 1 1 32 32
Info: set_instance_parameter_value final_fpga_inst_grab_if_conduit_bfm SIGNAL_DIRECTIONS output output output output output output output output output output input input input input
Info: get_instance_property final_fpga_inst_grab_if_conduit_bfm CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_grab_if_conduit_bfm
Info: get_instance_interface_property final_fpga_inst_grab_if_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_grab_if_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_grab_if_conduit_bfm conduit CLASS_NAME
Info: get_instance_property final_fpga_inst_grab_if_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst grab_if_conduit associatedClock
Info: get_instance_interface_property final_fpga_inst clk CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_clk_bfm
Info: get_instance_interface_property final_fpga_inst_clk_bfm clk CLASS_NAME
Info: add_connection final_fpga_inst_clk_bfm.clk final_fpga_inst_grab_if_conduit_bfm.clk
Info: get_instance_interfaces final_fpga_inst_grab_if_conduit_bfm
Info: get_instance_interface_property final_fpga_inst_grab_if_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_grab_if_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_grab_if_conduit_bfm conduit CLASS_NAME
Info: get_instance_property final_fpga_inst_grab_if_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst grab_if_conduit associatedReset
Info: get_instance_interface_property final_fpga_inst reset CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_reset_bfm
Info: get_instance_interface_property final_fpga_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_reset_bfm clk CLASS_NAME
Info: add_connection final_fpga_inst_reset_bfm.reset final_fpga_inst_grab_if_conduit_bfm.reset
Info: get_instance_interface_property final_fpga_inst grab_if_conduit CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_grab_if_conduit_bfm
Info: get_instance_interface_property final_fpga_inst_grab_if_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_grab_if_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_grab_if_conduit_bfm conduit CLASS_NAME
Info: add_connection final_fpga_inst_grab_if_conduit_bfm.conduit final_fpga_inst.grab_if_conduit
Info: get_instance_interface_property final_fpga_inst regfile_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: regfile_conduit
Info: TB_Gen: conduit_end found: regfile_conduit
Info: get_instance_interface_property final_fpga_inst regfile_conduit CLASS_NAME
Info: add_instance final_fpga_inst_regfile_conduit_bfm altera_conduit_bfm 
Info: get_instance_property final_fpga_inst_regfile_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst regfile_conduit associatedClock
Info: get_instance_interface_parameter_value final_fpga_inst regfile_conduit associatedReset
Info: get_instance_interface_ports final_fpga_inst regfile_conduit
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GSPDG ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GSPDG WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GSPDG DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GACTIVE ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GACTIVE WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GACTIVE DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GFMT ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GFMT WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GFMT DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GMODE ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GMODE WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GMODE DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GXSS ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GXSS WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GXSS DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GYSS ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GYSS WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GYSS DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GFSTART ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GFSTART WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GFSTART DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GLPITCH ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GLPITCH WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GLPITCH DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_SOFIEN ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_SOFIEN WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_SOFIEN DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMAEN ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMAEN WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMAEN DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMALR ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMALR WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMALR DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMAFSTART ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMAFSTART WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMAFSTART DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMALPITCH ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMALPITCH WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMALPITCH DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMAXSIZE ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMAXSIZE WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_DMAXSIZE DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VGAHZOOM ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VGAHZOOM WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VGAHZOOM DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VGAVZOOM ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VGAVZOOM WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VGAVZOOM DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_PFMT ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_PFMT WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_PFMT DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HTOTAL ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HTOTAL WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HTOTAL DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HSSYNC ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HSSYNC WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HSSYNC DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HESYNC ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HESYNC WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HESYNC DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HSVALID ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HSVALID WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HSVALID DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HEVALID ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HEVALID WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_HEVALID DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VTOTAL ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VTOTAL WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VTOTAL DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VSSYNC ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VSSYNC WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VSSYNC DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VESYNC ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VESYNC WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VESYNC DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VSVALID ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VSVALID WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VSVALID DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VEVALID ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VEVALID WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_VEVALID DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GACTIVE_IN ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GACTIVE_IN WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GACTIVE_IN DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GSPDG_IN ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GSPDG_IN WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GSPDG_IN DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GSSHT ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GSSHT WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_GSSHT DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_SOFISTS ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_SOFISTS WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_SOFISTS DIRECTION
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_EOFIEN ROLE
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_EOFIEN WIDTH
Info: get_instance_interface_port_property final_fpga_inst regfile_conduit regfile_conduit_EOFIEN DIRECTION
Info: set_instance_parameter_value final_fpga_inst_regfile_conduit_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value final_fpga_inst_regfile_conduit_bfm ENABLE_RESET 1
Info: set_instance_parameter_value final_fpga_inst_regfile_conduit_bfm SIGNAL_ROLES GSPDG GACTIVE GFMT GMODE GXSS GYSS GFSTART GLPITCH SOFIEN DMAEN DMALR DMAFSTART DMALPITCH DMAXSIZE VGAHZOOM VGAVZOOM PFMT HTOTAL HSSYNC HESYNC HSVALID HEVALID VTOTAL VSSYNC VESYNC VSVALID VEVALID GACTIVE_IN GSPDG_IN GSSHT SOFISTS EOFIEN
Info: set_instance_parameter_value final_fpga_inst_regfile_conduit_bfm SIGNAL_WIDTHS 1 1 1 2 2 2 23 23 1 1 1 23 23 16 2 2 2 16 16 16 16 16 16 16 16 16 16 1 1 1 1 1
Info: set_instance_parameter_value final_fpga_inst_regfile_conduit_bfm SIGNAL_DIRECTIONS input input input input input input input input input input input input input input input input input input input input input input input input input input input output output input input input
Info: get_instance_property final_fpga_inst_regfile_conduit_bfm CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_regfile_conduit_bfm
Info: get_instance_interface_property final_fpga_inst_regfile_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_regfile_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_regfile_conduit_bfm conduit CLASS_NAME
Info: get_instance_property final_fpga_inst_regfile_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst regfile_conduit associatedClock
Info: get_instance_interface_property final_fpga_inst clk CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_clk_bfm
Info: get_instance_interface_property final_fpga_inst_clk_bfm clk CLASS_NAME
Info: add_connection final_fpga_inst_clk_bfm.clk final_fpga_inst_regfile_conduit_bfm.clk
Info: get_instance_interfaces final_fpga_inst_regfile_conduit_bfm
Info: get_instance_interface_property final_fpga_inst_regfile_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_regfile_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_regfile_conduit_bfm conduit CLASS_NAME
Info: get_instance_property final_fpga_inst_regfile_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst regfile_conduit associatedReset
Info: get_instance_interface_property final_fpga_inst reset CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_reset_bfm
Info: get_instance_interface_property final_fpga_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_reset_bfm clk CLASS_NAME
Info: add_connection final_fpga_inst_reset_bfm.reset final_fpga_inst_regfile_conduit_bfm.reset
Info: get_instance_interface_property final_fpga_inst regfile_conduit CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_regfile_conduit_bfm
Info: get_instance_interface_property final_fpga_inst_regfile_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_regfile_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_regfile_conduit_bfm conduit CLASS_NAME
Info: add_connection final_fpga_inst_regfile_conduit_bfm.conduit final_fpga_inst.regfile_conduit
Info: get_instance_interface_property final_fpga_inst dma_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: dma_conduit
Info: TB_Gen: conduit_end found: dma_conduit
Info: get_instance_interface_property final_fpga_inst dma_conduit CLASS_NAME
Info: add_instance final_fpga_inst_dma_conduit_bfm altera_conduit_bfm 
Info: get_instance_property final_fpga_inst_dma_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst dma_conduit associatedClock
Info: get_instance_interface_parameter_value final_fpga_inst dma_conduit associatedReset
Info: get_instance_interface_ports final_fpga_inst dma_conduit
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMAEN ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMAEN WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMAEN DIRECTION
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMALR ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMALR WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMALR DIRECTION
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMAFSTART ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMAFSTART WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMAFSTART DIRECTION
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMALPITCH ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMALPITCH WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMALPITCH DIRECTION
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMAXSIZE ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMAXSIZE WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_DMAXSIZE DIRECTION
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_data ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_data WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_data DIRECTION
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_write_address ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_write_address WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_write_address DIRECTION
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_write_enable ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_write_enable WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_write_enable DIRECTION
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_read_enable ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_read_enable WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_read_enable DIRECTION
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_SOL_in ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_SOL_in WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_SOL_in DIRECTION
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_SOF_in ROLE
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_SOF_in WIDTH
Info: get_instance_interface_port_property final_fpga_inst dma_conduit dma_conduit_SOF_in DIRECTION
Info: set_instance_parameter_value final_fpga_inst_dma_conduit_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value final_fpga_inst_dma_conduit_bfm ENABLE_RESET 1
Info: set_instance_parameter_value final_fpga_inst_dma_conduit_bfm SIGNAL_ROLES DMAEN DMALR DMAFSTART DMALPITCH DMAXSIZE data write_address write_enable read_enable SOL_in SOF_in
Info: set_instance_parameter_value final_fpga_inst_dma_conduit_bfm SIGNAL_WIDTHS 1 1 23 23 16 32 11 1 1 1 1
Info: set_instance_parameter_value final_fpga_inst_dma_conduit_bfm SIGNAL_DIRECTIONS output output output output output input input input output output output
Info: get_instance_property final_fpga_inst_dma_conduit_bfm CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_dma_conduit_bfm
Info: get_instance_interface_property final_fpga_inst_dma_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_dma_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_dma_conduit_bfm conduit CLASS_NAME
Info: get_instance_property final_fpga_inst_dma_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst dma_conduit associatedClock
Info: get_instance_interface_property final_fpga_inst clk CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_clk_bfm
Info: get_instance_interface_property final_fpga_inst_clk_bfm clk CLASS_NAME
Info: add_connection final_fpga_inst_clk_bfm.clk final_fpga_inst_dma_conduit_bfm.clk
Info: get_instance_interfaces final_fpga_inst_dma_conduit_bfm
Info: get_instance_interface_property final_fpga_inst_dma_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_dma_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_dma_conduit_bfm conduit CLASS_NAME
Info: get_instance_property final_fpga_inst_dma_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value final_fpga_inst dma_conduit associatedReset
Info: get_instance_interface_property final_fpga_inst reset CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_reset_bfm
Info: get_instance_interface_property final_fpga_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_reset_bfm clk CLASS_NAME
Info: add_connection final_fpga_inst_reset_bfm.reset final_fpga_inst_dma_conduit_bfm.reset
Info: get_instance_interface_property final_fpga_inst dma_conduit CLASS_NAME
Info: get_instance_interfaces final_fpga_inst_dma_conduit_bfm
Info: get_instance_interface_property final_fpga_inst_dma_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_dma_conduit_bfm reset CLASS_NAME
Info: get_instance_interface_property final_fpga_inst_dma_conduit_bfm conduit CLASS_NAME
Info: add_connection final_fpga_inst_dma_conduit_bfm.conduit final_fpga_inst.dma_conduit
Info: send_message Info TB_Gen: Saving testbench system: final_fpga_tb.qsys
Info: TB_Gen: Saving testbench system: final_fpga_tb.qsys
Info: save_system final_fpga_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/ --output-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb.qsys --report-file=csv:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga_tb.csv --report-file=spd:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga_tb.spd
Progress: Loading testbench/final_fpga_tb.qsys
Progress: Reading input file
Progress: Adding final_fpga_inst [final_fpga 1.0]
Progress: Parameterizing module final_fpga_inst
Progress: Adding final_fpga_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module final_fpga_inst_clk_bfm
Progress: Adding final_fpga_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module final_fpga_inst_reset_bfm
Progress: Adding final_fpga_inst_new_sdram_controller_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module final_fpga_inst_new_sdram_controller_bfm
Progress: Adding final_fpga_inst_grab_if_conduit_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module final_fpga_inst_grab_if_conduit_bfm
Progress: Adding final_fpga_inst_regfile_conduit_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module final_fpga_inst_regfile_conduit_bfm
Progress: Adding final_fpga_inst_dma_conduit_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module final_fpga_inst_dma_conduit_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_fpga_tb.final_fpga_inst.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_fpga_tb.final_fpga_inst.sysid: Time stamp will be automatically updated when this component is generated.
Info: final_fpga_tb.final_fpga_inst_clk_bfm: Elaborate: altera_clock_source
Info: final_fpga_tb.final_fpga_inst_clk_bfm:            $Revision: #1 $
Info: final_fpga_tb.final_fpga_inst_clk_bfm:            $Date: 2013/02/11 $
Info: final_fpga_tb.final_fpga_inst_reset_bfm: Elaborate: altera_reset_source
Info: final_fpga_tb.final_fpga_inst_reset_bfm:            $Revision: #1 $
Info: final_fpga_tb.final_fpga_inst_reset_bfm:            $Date: 2013/02/11 $
Info: final_fpga_tb.final_fpga_inst_reset_bfm: Reset is negatively asserted.
Info: final_fpga_tb: Generating final_fpga_tb "final_fpga_tb" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 13 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 7 modules, 13 connections
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 21 modules, 70 connections
Info: merlin_domain_transform: After transform: 47 modules, 187 connections
Info: merlin_router_transform: After transform: 58 modules, 220 connections
Info: merlin_traffic_limiter_transform: After transform: 59 modules, 224 connections
Info: merlin_burst_transform: After transform: 60 modules, 227 connections
Info: reset_adaptation_transform: After transform: 61 modules, 229 connections
Info: merlin_network_to_switch_transform: After transform: 82 modules, 283 connections
Info: merlin_width_transform: After transform: 86 modules, 295 connections
Info: limiter_update_transform: After transform: 86 modules, 296 connections
Info: merlin_mm_transform: After transform: 86 modules, 296 connections
Info: merlin_interrupt_mapper_transform: After transform: 87 modules, 299 connections
Info: final_fpga_inst: "final_fpga_tb" instantiated final_fpga "final_fpga_inst"
Info: final_fpga_inst_clk_bfm: "final_fpga_tb" instantiated altera_avalon_clock_source "final_fpga_inst_clk_bfm"
Info: final_fpga_inst_reset_bfm: "final_fpga_tb" instantiated altera_avalon_reset_source "final_fpga_inst_reset_bfm"
Warning: final_fpga_inst_new_sdram_controller_bfm: No files generated for fileset SIM_VHDL
Info: final_fpga_inst_new_sdram_controller_bfm: "final_fpga_tb" instantiated altera_conduit_bfm "final_fpga_inst_new_sdram_controller_bfm"
Warning: final_fpga_inst_grab_if_conduit_bfm: No files generated for fileset SIM_VHDL
Info: final_fpga_inst_grab_if_conduit_bfm: "final_fpga_tb" instantiated altera_conduit_bfm "final_fpga_inst_grab_if_conduit_bfm"
Warning: final_fpga_inst_regfile_conduit_bfm: No files generated for fileset SIM_VHDL
Info: final_fpga_inst_regfile_conduit_bfm: "final_fpga_tb" instantiated altera_conduit_bfm "final_fpga_inst_regfile_conduit_bfm"
Warning: final_fpga_inst_dma_conduit_bfm: No files generated for fileset SIM_VHDL
Info: final_fpga_inst_dma_conduit_bfm: "final_fpga_tb" instantiated altera_conduit_bfm "final_fpga_inst_dma_conduit_bfm"
Info: onchip_mem: Starting RTL generation for module 'final_fpga_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_fpga_onchip_mem --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0078_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0078_onchip_mem_gen//final_fpga_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0078_onchip_mem_gen/  ]
Info: onchip_mem: Done RTL generation for module 'final_fpga_onchip_mem'
Info: onchip_mem: "final_fpga_inst" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'final_fpga_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=final_fpga_cpu --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0079_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0079_cpu_gen//final_fpga_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0079_cpu_gen/    --bogus  ]
Info: cpu: # 2013.12.01 15:43:30 (*) Starting Nios II generation
Info: cpu: # 2013.12.01 15:43:30 (*)   Checking for plaintext license.
Info: cpu: # 2013.12.01 15:43:31 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.12.01 15:43:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.12.01 15:43:33 (*)   Plaintext license not found.
Info: cpu: # 2013.12.01 15:43:33 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.12.01 15:43:33 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.12.01 15:43:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.12.01 15:43:34 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2013.12.01 15:43:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.12.01 15:43:35 (*)   Creating all objects for CPU
Info: cpu: # 2013.12.01 15:43:35 (*)     Pipeline frontend
Info: cpu: # 2013.12.01 15:43:36 (*)   Creating 'C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0079_cpu_gen//final_fpga_cpu_nios2_waves.do'
Info: cpu: # 2013.12.01 15:43:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.12.01 15:43:40 (*)   Creating encrypted RTL
Info: cpu: # 2013.12.01 15:43:42 (*)   Creating IP functional simulation model
Info: cpu: # 2013.12.01 15:43:51 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'final_fpga_cpu'
Info: cpu: "final_fpga_inst" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'final_fpga_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_fpga_jtag_uart --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0080_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0080_jtag_uart_gen//final_fpga_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0080_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'final_fpga_jtag_uart'
Info: jtag_uart: "final_fpga_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'final_fpga_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_fpga_sys_clk_timer --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0081_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0081_sys_clk_timer_gen//final_fpga_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0081_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'final_fpga_sys_clk_timer'
Info: sys_clk_timer: "final_fpga_inst" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: Generating VHDL simulation model
Info: sysid: Generated simulation model final_fpga_sysid.vho
Info: sysid: "final_fpga_inst" instantiated altera_avalon_sysid_qsys "sysid"
Info: new_sdram_controller_0: Starting RTL generation for module 'final_fpga_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_fpga_new_sdram_controller_0 --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0085_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0085_new_sdram_controller_0_gen//final_fpga_new_sdram_controller_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0085_new_sdram_controller_0_gen/  ]
Info: new_sdram_controller_0: Done RTL generation for module 'final_fpga_new_sdram_controller_0'
Info: new_sdram_controller_0: "final_fpga_inst" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: grab_if_0: "final_fpga_inst" instantiated grab_if "grab_if_0"
Info: regfile_final_0: "final_fpga_inst" instantiated regfile_final "regfile_final_0"
Info: dma_engine_0: "final_fpga_inst" instantiated dma_engine "dma_engine_0"
Info: cpu_data_master_translator: "final_fpga_inst" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_jtag_debug_module_translator: "final_fpga_inst" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_data_master_translator_avalon_universal_master_0_agent: "final_fpga_inst" instantiated altera_merlin_master_agent "cpu_data_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "final_fpga_inst" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "final_fpga_inst" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo: "final_fpga_inst" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "final_fpga_inst" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: "final_fpga_inst" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info: addr_router: "final_fpga_inst" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "final_fpga_inst" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "final_fpga_inst" instantiated altera_merlin_router "id_router"
Info: id_router_005: "final_fpga_inst" instantiated altera_merlin_router "id_router_005"
Info: limiter: "final_fpga_inst" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "final_fpga_inst" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "final_fpga_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model final_fpga_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "final_fpga_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model final_fpga_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "final_fpga_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: Generating VHDL simulation model
Info: cmd_xbar_demux_002: Generated simulation model final_fpga_cmd_xbar_demux_002.vho
Info: cmd_xbar_demux_002: "final_fpga_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model final_fpga_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "final_fpga_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_005: Generating VHDL simulation model
Info: cmd_xbar_mux_005: Generated simulation model final_fpga_cmd_xbar_mux_005.vho
Info: cmd_xbar_mux_005: "final_fpga_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model final_fpga_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "final_fpga_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_005: Generating VHDL simulation model
Info: rsp_xbar_demux_005: Generated simulation model final_fpga_rsp_xbar_demux_005.vho
Info: rsp_xbar_demux_005: "final_fpga_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model final_fpga_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "final_fpga_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: width_adapter: "final_fpga_inst" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/final_fpga_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model final_fpga_irq_mapper.vho
Info: irq_mapper: "final_fpga_inst" instantiated altera_irq_mapper "irq_mapper"
Info: final_fpga_tb: Done final_fpga_tb" with 42 modules, 243 files, 12646402 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga_tb.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/
Info: Doing: ip-make-simscript --spd=C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga_tb.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	29 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/pwhite8/vlsi/fpga/final_fpga/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/ --report-file=bsf:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.qsys
Progress: Loading final_fpga/final_fpga.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding grab_if_0 [grab_if 1.1]
Progress: Parameterizing module grab_if_0
Progress: Adding regfile_final_0 [regfile_final 1.0]
Progress: Parameterizing module regfile_final_0
Progress: Adding dma_engine_0 [dma_engine 1.0]
Progress: Parameterizing module dma_engine_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_fpga.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_fpga.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.sopcinfo --report-file=html:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.html --report-file=qip:C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.qip --report-file=cmp:C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.qsys --language=VHDL
Progress: Loading final_fpga/final_fpga.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding grab_if_0 [grab_if 1.1]
Progress: Parameterizing module grab_if_0
Progress: Adding regfile_final_0 [regfile_final 1.0]
Progress: Parameterizing module regfile_final_0
Progress: Adding dma_engine_0 [dma_engine 1.0]
Progress: Parameterizing module dma_engine_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_fpga.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_fpga.sysid: Time stamp will be automatically updated when this component is generated.
Info: final_fpga: Generating final_fpga "final_fpga" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 21 modules, 70 connections
Info: merlin_domain_transform: After transform: 47 modules, 187 connections
Info: merlin_router_transform: After transform: 58 modules, 220 connections
Info: merlin_traffic_limiter_transform: After transform: 59 modules, 224 connections
Info: merlin_burst_transform: After transform: 60 modules, 227 connections
Info: reset_adaptation_transform: After transform: 61 modules, 229 connections
Info: merlin_network_to_switch_transform: After transform: 82 modules, 283 connections
Info: merlin_width_transform: After transform: 86 modules, 295 connections
Info: limiter_update_transform: After transform: 86 modules, 296 connections
Info: merlin_mm_transform: After transform: 86 modules, 296 connections
Info: merlin_interrupt_mapper_transform: After transform: 87 modules, 299 connections
Info: onchip_mem: Starting RTL generation for module 'final_fpga_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_fpga_onchip_mem --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0149_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0149_onchip_mem_gen//final_fpga_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'final_fpga_onchip_mem'
Info: onchip_mem: "final_fpga" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'final_fpga_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=final_fpga_cpu --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0150_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0150_cpu_gen//final_fpga_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2013.12.01 15:44:56 (*) Starting Nios II generation
Info: cpu: # 2013.12.01 15:44:56 (*)   Checking for plaintext license.
Info: cpu: # 2013.12.01 15:44:56 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.12.01 15:44:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.12.01 15:44:58 (*)   Plaintext license not found.
Info: cpu: # 2013.12.01 15:44:58 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.12.01 15:44:59 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.12.01 15:44:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.12.01 15:45:00 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2013.12.01 15:45:00 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.12.01 15:45:00 (*)   Creating all objects for CPU
Info: cpu: # 2013.12.01 15:45:01 (*)     Pipeline frontend
Info: cpu: # 2013.12.01 15:45:02 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.12.01 15:45:05 (*)   Creating encrypted RTL
Info: cpu: # 2013.12.01 15:45:06 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'final_fpga_cpu'
Info: cpu: "final_fpga" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'final_fpga_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_fpga_jtag_uart --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0151_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0151_jtag_uart_gen//final_fpga_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'final_fpga_jtag_uart'
Info: jtag_uart: "final_fpga" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'final_fpga_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_fpga_sys_clk_timer --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0152_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0152_sys_clk_timer_gen//final_fpga_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'final_fpga_sys_clk_timer'
Info: sys_clk_timer: "final_fpga" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "final_fpga" instantiated altera_avalon_sysid_qsys "sysid"
Info: new_sdram_controller_0: Starting RTL generation for module 'final_fpga_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_fpga_new_sdram_controller_0 --dir=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0154_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt6040_5497680174392819811.dir/0154_new_sdram_controller_0_gen//final_fpga_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'final_fpga_new_sdram_controller_0'
Info: new_sdram_controller_0: "final_fpga" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: grab_if_0: "final_fpga" instantiated grab_if "grab_if_0"
Info: regfile_final_0: "final_fpga" instantiated regfile_final "regfile_final_0"
Info: dma_engine_0: "final_fpga" instantiated dma_engine "dma_engine_0"
Info: cpu_data_master_translator: "final_fpga" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_jtag_debug_module_translator: "final_fpga" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_data_master_translator_avalon_universal_master_0_agent: "final_fpga" instantiated altera_merlin_master_agent "cpu_data_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "final_fpga" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "final_fpga" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "final_fpga" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "final_fpga" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "final_fpga" instantiated altera_merlin_router "id_router"
Info: id_router_005: "final_fpga" instantiated altera_merlin_router "id_router_005"
Info: limiter: "final_fpga" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "final_fpga" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "final_fpga" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "final_fpga" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "final_fpga" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "final_fpga" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "final_fpga" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_005: "final_fpga" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "final_fpga" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_005: "final_fpga" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_mux: "final_fpga" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "final_fpga" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "final_fpga" instantiated altera_irq_mapper "irq_mapper"
Info: final_fpga: Done final_fpga" with 32 modules, 177 files, 3787298 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
