\hypertarget{struct_c_c_u___c_f_g_s_t_a_t___t}{}\section{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T Struct Reference}
\label{struct_c_c_u___c_f_g_s_t_a_t___t}\index{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T@{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T}}


C\+CU clock config/status register pair.  




{\ttfamily \#include $<$cguccu\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_c_u___c_f_g_s_t_a_t___t_a11260973b5e9833ce0197c5b14fdb39c}{C\+FG}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_c_c_u___c_f_g_s_t_a_t___t_a626b3e2c80c99a80389c779dfb958e45}{S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+CU clock config/status register pair. 

Definition at line 81 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_c_c_u___c_f_g_s_t_a_t___t_a11260973b5e9833ce0197c5b14fdb39c}\label{struct_c_c_u___c_f_g_s_t_a_t___t_a11260973b5e9833ce0197c5b14fdb39c}} 
\index{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T@{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T}!C\+FG@{C\+FG}}
\index{C\+FG@{C\+FG}!C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T@{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T}}
\subsubsection{\texorpdfstring{C\+FG}{CFG}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+\+T\+::\+C\+FG}

C\+CU clock configuration register 

Definition at line 82 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_c_c_u___c_f_g_s_t_a_t___t_a626b3e2c80c99a80389c779dfb958e45}\label{struct_c_c_u___c_f_g_s_t_a_t___t_a626b3e2c80c99a80389c779dfb958e45}} 
\index{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T@{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T}!S\+T\+AT@{S\+T\+AT}}
\index{S\+T\+AT@{S\+T\+AT}!C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T@{C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+T}}
\subsubsection{\texorpdfstring{S\+T\+AT}{STAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t C\+C\+U\+\_\+\+C\+F\+G\+S\+T\+A\+T\+\_\+\+T\+::\+S\+T\+AT}

C\+CU clock status register 

Definition at line 83 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{cguccu__18xx__43xx_8h}{cguccu\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
