{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525505132242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525505132249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 05 14:25:31 2018 " "Processing started: Sat May 05 14:25:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525505132249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505132249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_Computer_simplified -c system " "Command: quartus_sta MIPS_Computer_simplified -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505132249 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1525505132920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505133161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505133161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505133252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505133252 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134182 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "system.sdc " "Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134342 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134342 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525505134354 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525505134354 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525505134354 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134354 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|combout " "Node \"interface\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134360 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~12\|datad " "Node \"interface\|Add1~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134360 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~12\|combout " "Node \"interface\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134360 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~21\|dataa " "Node \"interface\|Add0~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134360 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~21\|combout " "Node \"interface\|Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134360 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|dataa " "Node \"interface\|Add0~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134360 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|datad " "Node \"interface\|Add0~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134360 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 188 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 192 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134360 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~10\|dataa " "Node \"interface\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~10\|combout " "Node \"interface\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|dataa " "Node \"interface\|Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|combout " "Node \"interface\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~18\|dataa " "Node \"interface\|Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~18\|combout " "Node \"interface\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|datac " "Node \"interface\|Add0~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 192 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134361 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~8\|datab " "Node \"interface\|Add1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~8\|combout " "Node \"interface\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|datac " "Node \"interface\|Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|combout " "Node \"interface\|Add0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~15\|datab " "Node \"interface\|Add0~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~15\|combout " "Node \"interface\|Add0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|datad " "Node \"interface\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134361 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 192 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134361 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~6\|datab " "Node \"interface\|Add1~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~6\|combout " "Node \"interface\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~12\|dataa " "Node \"interface\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~12\|combout " "Node \"interface\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|datac " "Node \"interface\|Add0~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|combout " "Node \"interface\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|datad " "Node \"interface\|Add0~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 192 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134362 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~4\|datab " "Node \"interface\|Add1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~4\|combout " "Node \"interface\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~9\|datab " "Node \"interface\|Add0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~9\|combout " "Node \"interface\|Add0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|datab " "Node \"interface\|Add0~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|combout " "Node \"interface\|Add0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|datad " "Node \"interface\|Add0~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134362 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 192 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134362 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~2\|datab " "Node \"interface\|Add1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~2\|combout " "Node \"interface\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~6\|datab " "Node \"interface\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~6\|combout " "Node \"interface\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|datac " "Node \"interface\|Add0~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|combout " "Node \"interface\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|datad " "Node \"interface\|Add0~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 192 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134363 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~0\|datab " "Node \"interface\|Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~0\|combout " "Node \"interface\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|datab " "Node \"interface\|Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|combout " "Node \"interface\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~3\|dataa " "Node \"interface\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~3\|combout " "Node \"interface\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|datac " "Node \"interface\|Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134363 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 192 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134363 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|combout " "Node \"interface\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134364 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|datab " "Node \"interface\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134364 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~0\|dataa " "Node \"interface\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134364 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~0\|combout " "Node \"interface\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134364 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|datac " "Node \"interface\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525505134364 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134364 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: cin  to: combout " "Cell: interface\|uALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: datab  to: combout " "Cell: interface\|uALU\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: cin  to: combout " "Cell: interface\|uALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: cin  to: combout " "Cell: interface\|uALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: datab  to: combout " "Cell: interface\|uALU\|Add1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: cin  to: combout " "Cell: interface\|uALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: datab  to: combout " "Cell: interface\|uALU\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: cin  to: combout " "Cell: interface\|uALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: cin  to: combout " "Cell: interface\|uALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: cin  to: combout " "Cell: interface\|uALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: datab  to: combout " "Cell: interface\|uALU\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: cin  to: combout " "Cell: interface\|uALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: datab  to: combout " "Cell: interface\|uALU\|Add1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: cin  to: combout " "Cell: interface\|uALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: cin  to: combout " "Cell: interface\|uALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: cin  to: combout " "Cell: interface\|uALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: cin  to: combout " "Cell: interface\|uALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: cin  to: combout " "Cell: interface\|uALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: datab  to: combout " "Cell: interface\|uALU\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: cin  to: combout " "Cell: interface\|uALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: datab  to: combout " "Cell: interface\|uALU\|Add1~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: cin  to: combout " "Cell: interface\|uALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: datab  to: combout " "Cell: interface\|uALU\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: cin  to: combout " "Cell: interface\|uALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: cin  to: combout " "Cell: interface\|uALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: datab  to: combout " "Cell: interface\|uALU\|Add1~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: cin  to: combout " "Cell: interface\|uALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: cin  to: combout " "Cell: interface\|uALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: datab  to: combout " "Cell: interface\|uALU\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: cin  to: combout " "Cell: interface\|uALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: datab  to: combout " "Cell: interface\|uALU\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: cin  to: combout " "Cell: interface\|uALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: cin  to: combout " "Cell: interface\|uALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: datab  to: combout " "Cell: interface\|uALU\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: cin  to: combout " "Cell: interface\|uALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: cin  to: combout " "Cell: interface\|uALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: datab  to: combout " "Cell: interface\|uALU\|Add1~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: cin  to: combout " "Cell: interface\|uALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: datab  to: combout " "Cell: interface\|uALU\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: cin  to: combout " "Cell: interface\|uALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: cin  to: combout " "Cell: interface\|uALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: datab  to: combout " "Cell: interface\|uALU\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: cin  to: combout " "Cell: interface\|uALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: datab  to: combout " "Cell: interface\|uALU\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: cin  to: combout " "Cell: interface\|uALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: datad  to: combout " "Cell: interface\|uALU\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: cin  to: combout " "Cell: interface\|uALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: cin  to: combout " "Cell: interface\|uALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datad  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: dataa  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[28\] " "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[28\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505134375 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134375 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505134390 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525505134421 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525505134477 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525505135570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505135570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.660 " "Worst-case setup slack is -44.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.660            -401.480 CLOCK_50  " "  -44.660            -401.480 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.713          -10545.602 KEY\[0\]  " "  -39.713          -10545.602 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.661             -27.079 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -9.661             -27.079 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505135578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.982 " "Worst-case hold slack is -4.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.982             -33.516 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.982             -33.516 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 KEY\[0\]  " "    0.345               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 CLOCK_50  " "    0.393               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505135652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505135656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505135664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.519 " "Worst-case minimum pulse width slack is -8.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.519            -803.303 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.519            -803.303 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1589.693 KEY\[0\]  " "   -3.000           -1589.693 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.500 CLOCK_50  " "   -3.000             -79.500 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505135668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505135668 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525505136329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505136398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505137447 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: cin  to: combout " "Cell: interface\|uALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: datab  to: combout " "Cell: interface\|uALU\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: cin  to: combout " "Cell: interface\|uALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: cin  to: combout " "Cell: interface\|uALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: datab  to: combout " "Cell: interface\|uALU\|Add1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: cin  to: combout " "Cell: interface\|uALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: datab  to: combout " "Cell: interface\|uALU\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: cin  to: combout " "Cell: interface\|uALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: cin  to: combout " "Cell: interface\|uALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: cin  to: combout " "Cell: interface\|uALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: datab  to: combout " "Cell: interface\|uALU\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: cin  to: combout " "Cell: interface\|uALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: datab  to: combout " "Cell: interface\|uALU\|Add1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: cin  to: combout " "Cell: interface\|uALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: cin  to: combout " "Cell: interface\|uALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: cin  to: combout " "Cell: interface\|uALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: cin  to: combout " "Cell: interface\|uALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: cin  to: combout " "Cell: interface\|uALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: datab  to: combout " "Cell: interface\|uALU\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: cin  to: combout " "Cell: interface\|uALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: datab  to: combout " "Cell: interface\|uALU\|Add1~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: cin  to: combout " "Cell: interface\|uALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: datab  to: combout " "Cell: interface\|uALU\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: cin  to: combout " "Cell: interface\|uALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: cin  to: combout " "Cell: interface\|uALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: datab  to: combout " "Cell: interface\|uALU\|Add1~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: cin  to: combout " "Cell: interface\|uALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: cin  to: combout " "Cell: interface\|uALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: datab  to: combout " "Cell: interface\|uALU\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: cin  to: combout " "Cell: interface\|uALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: datab  to: combout " "Cell: interface\|uALU\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: cin  to: combout " "Cell: interface\|uALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: cin  to: combout " "Cell: interface\|uALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: datab  to: combout " "Cell: interface\|uALU\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: cin  to: combout " "Cell: interface\|uALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: cin  to: combout " "Cell: interface\|uALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: datab  to: combout " "Cell: interface\|uALU\|Add1~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: cin  to: combout " "Cell: interface\|uALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: datab  to: combout " "Cell: interface\|uALU\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: cin  to: combout " "Cell: interface\|uALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: cin  to: combout " "Cell: interface\|uALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: datab  to: combout " "Cell: interface\|uALU\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: cin  to: combout " "Cell: interface\|uALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: datab  to: combout " "Cell: interface\|uALU\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: cin  to: combout " "Cell: interface\|uALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: datad  to: combout " "Cell: interface\|uALU\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: cin  to: combout " "Cell: interface\|uALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: cin  to: combout " "Cell: interface\|uALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datad  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: dataa  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[28\] " "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[28\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505137689 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505137689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505137693 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525505137845 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505137845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.810 " "Worst-case setup slack is -40.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.810            -363.932 CLOCK_50  " "  -40.810            -363.932 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.280           -9563.641 KEY\[0\]  " "  -36.280           -9563.641 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.763             -25.145 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.763             -25.145 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505137856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.669 " "Worst-case hold slack is -4.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.669             -31.586 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.669             -31.586 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 KEY\[0\]  " "    0.205               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 CLOCK_50  " "    0.345               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505137933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505137943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505137954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.693 " "Worst-case minimum pulse width slack is -7.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.693            -690.843 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -7.693            -690.843 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1589.649 KEY\[0\]  " "   -3.000           -1589.649 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.500 CLOCK_50  " "   -3.000             -79.500 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505137965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505137965 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525505138520 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: cin  to: combout " "Cell: interface\|uALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: datab  to: combout " "Cell: interface\|uALU\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: cin  to: combout " "Cell: interface\|uALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: cin  to: combout " "Cell: interface\|uALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: datab  to: combout " "Cell: interface\|uALU\|Add1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: cin  to: combout " "Cell: interface\|uALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: datab  to: combout " "Cell: interface\|uALU\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: cin  to: combout " "Cell: interface\|uALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: cin  to: combout " "Cell: interface\|uALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: cin  to: combout " "Cell: interface\|uALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: datab  to: combout " "Cell: interface\|uALU\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: cin  to: combout " "Cell: interface\|uALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: datab  to: combout " "Cell: interface\|uALU\|Add1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: cin  to: combout " "Cell: interface\|uALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: cin  to: combout " "Cell: interface\|uALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: cin  to: combout " "Cell: interface\|uALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: cin  to: combout " "Cell: interface\|uALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: cin  to: combout " "Cell: interface\|uALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: datab  to: combout " "Cell: interface\|uALU\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: cin  to: combout " "Cell: interface\|uALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: datab  to: combout " "Cell: interface\|uALU\|Add1~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: cin  to: combout " "Cell: interface\|uALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: datab  to: combout " "Cell: interface\|uALU\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: cin  to: combout " "Cell: interface\|uALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: cin  to: combout " "Cell: interface\|uALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: datab  to: combout " "Cell: interface\|uALU\|Add1~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: cin  to: combout " "Cell: interface\|uALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: cin  to: combout " "Cell: interface\|uALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: datab  to: combout " "Cell: interface\|uALU\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: cin  to: combout " "Cell: interface\|uALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: datab  to: combout " "Cell: interface\|uALU\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: cin  to: combout " "Cell: interface\|uALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: cin  to: combout " "Cell: interface\|uALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: datab  to: combout " "Cell: interface\|uALU\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: cin  to: combout " "Cell: interface\|uALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: cin  to: combout " "Cell: interface\|uALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: datab  to: combout " "Cell: interface\|uALU\|Add1~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: cin  to: combout " "Cell: interface\|uALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: datab  to: combout " "Cell: interface\|uALU\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: cin  to: combout " "Cell: interface\|uALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: cin  to: combout " "Cell: interface\|uALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: datab  to: combout " "Cell: interface\|uALU\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: cin  to: combout " "Cell: interface\|uALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: datab  to: combout " "Cell: interface\|uALU\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: cin  to: combout " "Cell: interface\|uALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: datad  to: combout " "Cell: interface\|uALU\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: cin  to: combout " "Cell: interface\|uALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: cin  to: combout " "Cell: interface\|uALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datad  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: dataa  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[28\] " "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[28\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525505138755 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505138755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505138760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525505138819 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505138819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.677 " "Worst-case setup slack is -21.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.677            -173.079 CLOCK_50  " "  -21.677            -173.079 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.504           -4774.139 KEY\[0\]  " "  -19.504           -4774.139 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.838             -13.892 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.838             -13.892 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505138841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.472 " "Worst-case hold slack is -2.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.472             -16.651 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.472             -16.651 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.526 KEY\[0\]  " "   -0.137              -0.526 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLOCK_50  " "    0.175               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505138932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505138948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505138974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.261 " "Worst-case minimum pulse width slack is -4.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.261            -280.940 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.261            -280.940 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1191.627 KEY\[0\]  " "   -3.000           -1191.627 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.922 CLOCK_50  " "   -3.000             -54.922 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525505138996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505138996 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505140399 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505140400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 68 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "786 " "Peak virtual memory: 786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525505140655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 05 14:25:40 2018 " "Processing ended: Sat May 05 14:25:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525505140655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525505140655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525505140655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525505140655 ""}
