<dec f='llvm/build/lib/Target/AMDGPU/R600GenRegisterInfo.inc' l='8854' type='const llvm::TargetRegisterClass'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='132' u='m' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='232' u='m' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='591' u='a' c='_ZNK4llvm18R600TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='595' u='a' c='_ZNK4llvm18R600TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='599' u='a' c='_ZNK4llvm18R600TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='603' u='a' c='_ZNK4llvm18R600TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='607' u='a' c='_ZNK4llvm18R600TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='611' u='a' c='_ZNK4llvm18R600TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1081' u='m' c='_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp' l='91' u='a' c='_ZNK4llvm16R600RegisterInfo26getCFGStructurizerRegClassENS_3MVTE'/>
