{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@299:309@HdlStmAssign", "    .rx_ip_data (rx_ip_data_s[n*32+31:n*32]),\n    .rx_data (rx_data_s[n*32+31:n*32]));\n  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n"], "Clone Blocks": [["hdl/projects/daq2/a10gx/system_top.v@300:310", "    .rx_data (rx_data_s[n*32+31:n*32]));\n  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@299:309", "    .rx_ip_data (rx_ip_data_s[n*32+31:n*32]),\n    .rx_data (rx_data_s[n*32+31:n*32]));\n  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@328:338", "    .rx_ip_data (rx_ip_data_s[n*32+31:n*32]),\n    .rx_data (rx_data_s[n*32+31:n*32]));\n  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@302:312", "  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@302:312", "  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@329:339", "    .rx_data (rx_data_s[n*32+31:n*32]));\n  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@300:310", "    .rx_data (rx_data_s[n*32+31:n*32]));\n  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@301:311", "  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@330:340", "  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n"], ["hdl/projects/daq2/a10gx/system_top.v@301:311", "  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@331:341", "  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n"]], "Diff Content": {"Delete": [[304, "  assign rx_xcvr_status_s[15:15] = 1'd0;\n"]], "Add": []}}