<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element st_source_bfm_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10M08SAE144C8GES" />
 <parameter name="deviceFamily" value="MAX 10" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="st_source_bfm_0.clk" type="clock" dir="end">
  <port name="clk" internal="clk" />
 </interface>
 <interface
   name="clk_reset"
   internal="st_source_bfm_0.clk_reset"
   type="reset"
   dir="end">
  <port name="reset" internal="reset" />
 </interface>
 <interface
   name="src"
   internal="st_source_bfm_0.src"
   type="avalon_streaming"
   dir="start">
  <port name="src_data" internal="src_data" />
  <port name="src_valid" internal="src_valid" />
  <port name="src_ready" internal="src_ready" />
 </interface>
 <module
   name="st_source_bfm_0"
   kind="altera_avalon_st_source_bfm"
   version="20.1"
   enabled="1"
   autoexport="1">
  <parameter name="ST_BEATSPERCYCLE" value="1" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ST_ERROR_DESCRIPTOR" value="" />
  <parameter name="ST_ERROR_W" value="1" />
  <parameter name="ST_MAX_CHANNELS" value="1" />
  <parameter name="ST_NUMSYMBOLS" value="4" />
  <parameter name="ST_READY_LATENCY" value="0" />
  <parameter name="ST_SYMBOL_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="USE_PACKET" value="0" />
  <parameter name="USE_READY" value="1" />
  <parameter name="USE_VALID" value="1" />
  <parameter name="VHDL_ID" value="0" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
