Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: S-2021.06-SP3
Date   : Sun Nov 20 19:33:39 2022
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MAC_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  counter_reg[2]/CK (DFF_X2)             0.0000     0.0000 r
  counter_reg[2]/QN (DFF_X2)             0.5122     0.5122 r
  U6125/ZN (INV_X4)                      0.0798     0.5920 f
  U2238/ZN (AND2_X2)                     0.1983     0.7904 f
  U1811/ZN (NAND2_X4)                    0.1367     0.9270 r
  U4689/ZN (NAND2_X2)                    0.0880     1.0150 f
  U2077/ZN (INV_X4)                      0.0849     1.0999 r
  U3741/ZN (NAND3_X2)                    0.0668     1.1667 f
  U3743/ZN (NOR2_X4)                     0.1860     1.3527 r
  U4550/ZN (INV_X4)                      0.0645     1.4172 f
  U3498/ZN (INV_X4)                      0.1603     1.5775 r
  U3725/ZN (NAND2_X1)                    0.0983     1.6758 f
  U4373/ZN (NAND4_X2)                    0.2639     1.9397 r
  U5990/ZN (NAND3_X1)                    0.1388     2.0785 f
  U1694/ZN (AND3_X2)                     0.2712     2.3498 f
  U6067/ZN (NAND2_X2)                    0.0994     2.4492 r
  U5989/ZN (INV_X1)                      0.0605     2.5097 f
  U4704/ZN (NOR2_X2)                     0.1381     2.6478 r
  U2571/ZN (INV_X1)                      0.0486     2.6964 f
  U3094/ZN (NAND2_X1)                    0.1170     2.8134 r
  U4703/ZN (NAND2_X2)                    0.0782     2.8915 f
  U4705/ZN (XNOR2_X2)                    0.2465     3.1381 f
  U1550/ZN (INV_X1)                      0.1099     3.2480 r
  U2496/ZN (NAND2_X1)                    0.0731     3.3211 f
  U3740/ZN (NAND2_X2)                    0.1312     3.4523 r
  U3739/ZN (XNOR2_X2)                    0.2954     3.7477 r
  U1880/ZN (INV_X1)                      0.0786     3.8263 f
  U4424/ZN (NAND2_X2)                    0.1113     3.9375 r
  U4456/ZN (NAND3_X2)                    0.1117     4.0492 f
  U4061/ZN (NAND3_X4)                    0.1363     4.1855 r
  U4049/ZN (INV_X1)                      0.0603     4.2458 f
  U2865/ZN (NAND3_X1)                    0.1139     4.3596 r
  U1697/ZN (NAND3_X1)                    0.1190     4.4787 f
  U1696/ZN (AND2_X1)                     0.1701     4.6488 f
  MAC_reg[0][11]/D (DFF_X2)              0.0000     4.6488 f
  data arrival time                                 4.6488

  clock clk (rise edge)                  5.0000     5.0000
  clock network delay (ideal)            0.0000     5.0000
  clock uncertainty                     -0.0500     4.9500
  MAC_reg[0][11]/CK (DFF_X2)             0.0000     4.9500 r
  library setup time                    -0.3008     4.6492
  data required time                                4.6492
  -----------------------------------------------------------
  data required time                                4.6492
  data arrival time                                -4.6488
  -----------------------------------------------------------
  slack (MET)                                       0.0004


1
