// Seed: 2147704775
module module_0 (
    output tri0 id_0
);
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri0 id_6
);
  logic id_8;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
  supply1 id_9 = 1, id_10 = -1 !== id_2, id_11 = 1'b0 ? id_8 : id_4, id_12 = id_1;
endmodule
module module_2 #(
    parameter id_7 = 32'd60
) (
    output tri0 id_0,
    output uwire id_1,
    input supply0 id_2
);
  wire id_4, id_5, id_6;
  wire _id_7, id_8, id_9;
  logic id_10 = -1;
  wire [id_7 : 1] id_11, id_12;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
