-- Clock divider [By Johnni :D]

library ieee;
use ieee.std_logic_1164.all;

entity clock_divider is
	--setup:
	
end clock_divider;


architecture rtl of clock_divider is
	-- loop:
begin
	
	
	
	
end rtl;

