--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/net/penguin/data/software/ISE/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 525376 paths analyzed, 10421 endpoints analyzed, 16 failing endpoints
 16 timing errors detected. (16 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.916ns.
--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/sum28_12 (SLICE_X52Y125.CE), 1247 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_1 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/sum28_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.858ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.605 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_1 to SPM0405HD4H/MEMS_Filter/sum28_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y98.CMUX    Tshcko                0.518   SPM0405HD4H/MEMS_Filter/n0539[7:0]<3>
                                                       SPM0405HD4H/MEMS_Filter/i_1
    SLICE_X27Y96.D4      net (fanout=31)       1.609   SPM0405HD4H/MEMS_Filter/i<1>
    SLICE_X27Y96.D       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<71>
                                                       SPM0405HD4H/MEMS_Filter/Msub_n0539[7:0]_xor<1>11
    SLICE_X12Y98.A6      net (fanout=128)      1.507   SPM0405HD4H/MEMS_Filter/n0539[7:0]<1>
    SLICE_X12Y98.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/data<27>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B2      net (fanout=1)        5.742   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<19>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_638_o_136
    SLICE_X33Y95.B2      net (fanout=5)        1.409   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_11_f82
    SLICE_X33Y95.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A6      net (fanout=4)        1.778   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A4      net (fanout=2)        0.877   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_788_o_2_f7
    SLICE_X32Y99.B1      net (fanout=1)        1.317   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_788_o
    SLICE_X32Y99.B       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/_n3992_inv1
    SLICE_X52Y125.CE     net (fanout=4)        4.047   SPM0405HD4H/MEMS_Filter/_n3992_inv
    SLICE_X52Y125.CLK    Tceck                 0.313   SPM0405HD4H/MEMS_Filter/sum28<15>
                                                       SPM0405HD4H/MEMS_Filter/sum28_12
    -------------------------------------------------  ---------------------------
    Total                                     20.858ns (2.572ns logic, 18.286ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_0 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/sum28_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.776ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.605 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_0 to SPM0405HD4H/MEMS_Filter/sum28_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BMUX    Tshcko                0.518   SPM0405HD4H/MEMS_Filter/i<5>
                                                       SPM0405HD4H/MEMS_Filter/i_0
    SLICE_X12Y98.A3      net (fanout=160)      3.293   SPM0405HD4H/MEMS_Filter/i<0>
    SLICE_X12Y98.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/data<27>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B2      net (fanout=1)        5.742   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<19>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_638_o_136
    SLICE_X33Y95.B2      net (fanout=5)        1.409   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_11_f82
    SLICE_X33Y95.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A6      net (fanout=4)        1.778   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A4      net (fanout=2)        0.877   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_788_o_2_f7
    SLICE_X32Y99.B1      net (fanout=1)        1.317   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_788_o
    SLICE_X32Y99.B       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/_n3992_inv1
    SLICE_X52Y125.CE     net (fanout=4)        4.047   SPM0405HD4H/MEMS_Filter/_n3992_inv
    SLICE_X52Y125.CLK    Tceck                 0.313   SPM0405HD4H/MEMS_Filter/sum28<15>
                                                       SPM0405HD4H/MEMS_Filter/sum28_12
    -------------------------------------------------  ---------------------------
    Total                                     20.776ns (2.313ns logic, 18.463ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_0 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/sum28_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.459ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.605 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_0 to SPM0405HD4H/MEMS_Filter/sum28_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BMUX    Tshcko                0.518   SPM0405HD4H/MEMS_Filter/i<5>
                                                       SPM0405HD4H/MEMS_Filter/i_0
    SLICE_X27Y96.D5      net (fanout=160)      1.210   SPM0405HD4H/MEMS_Filter/i<0>
    SLICE_X27Y96.D       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<71>
                                                       SPM0405HD4H/MEMS_Filter/Msub_n0539[7:0]_xor<1>11
    SLICE_X12Y98.A6      net (fanout=128)      1.507   SPM0405HD4H/MEMS_Filter/n0539[7:0]<1>
    SLICE_X12Y98.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/data<27>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B2      net (fanout=1)        5.742   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<19>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_638_o_136
    SLICE_X33Y95.B2      net (fanout=5)        1.409   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_11_f82
    SLICE_X33Y95.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A6      net (fanout=4)        1.778   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A4      net (fanout=2)        0.877   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_788_o_2_f7
    SLICE_X32Y99.B1      net (fanout=1)        1.317   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_788_o
    SLICE_X32Y99.B       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/_n3992_inv1
    SLICE_X52Y125.CE     net (fanout=4)        4.047   SPM0405HD4H/MEMS_Filter/_n3992_inv
    SLICE_X52Y125.CLK    Tceck                 0.313   SPM0405HD4H/MEMS_Filter/sum28<15>
                                                       SPM0405HD4H/MEMS_Filter/sum28_12
    -------------------------------------------------  ---------------------------
    Total                                     20.459ns (2.572ns logic, 17.887ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/sum28_14 (SLICE_X52Y125.CE), 1247 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_1 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/sum28_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.814ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.605 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_1 to SPM0405HD4H/MEMS_Filter/sum28_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y98.CMUX    Tshcko                0.518   SPM0405HD4H/MEMS_Filter/n0539[7:0]<3>
                                                       SPM0405HD4H/MEMS_Filter/i_1
    SLICE_X27Y96.D4      net (fanout=31)       1.609   SPM0405HD4H/MEMS_Filter/i<1>
    SLICE_X27Y96.D       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<71>
                                                       SPM0405HD4H/MEMS_Filter/Msub_n0539[7:0]_xor<1>11
    SLICE_X12Y98.A6      net (fanout=128)      1.507   SPM0405HD4H/MEMS_Filter/n0539[7:0]<1>
    SLICE_X12Y98.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/data<27>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B2      net (fanout=1)        5.742   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<19>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_638_o_136
    SLICE_X33Y95.B2      net (fanout=5)        1.409   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_11_f82
    SLICE_X33Y95.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A6      net (fanout=4)        1.778   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A4      net (fanout=2)        0.877   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_788_o_2_f7
    SLICE_X32Y99.B1      net (fanout=1)        1.317   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_788_o
    SLICE_X32Y99.B       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/_n3992_inv1
    SLICE_X52Y125.CE     net (fanout=4)        4.047   SPM0405HD4H/MEMS_Filter/_n3992_inv
    SLICE_X52Y125.CLK    Tceck                 0.269   SPM0405HD4H/MEMS_Filter/sum28<15>
                                                       SPM0405HD4H/MEMS_Filter/sum28_14
    -------------------------------------------------  ---------------------------
    Total                                     20.814ns (2.528ns logic, 18.286ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_0 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/sum28_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.732ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.605 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_0 to SPM0405HD4H/MEMS_Filter/sum28_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BMUX    Tshcko                0.518   SPM0405HD4H/MEMS_Filter/i<5>
                                                       SPM0405HD4H/MEMS_Filter/i_0
    SLICE_X12Y98.A3      net (fanout=160)      3.293   SPM0405HD4H/MEMS_Filter/i<0>
    SLICE_X12Y98.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/data<27>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B2      net (fanout=1)        5.742   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<19>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_638_o_136
    SLICE_X33Y95.B2      net (fanout=5)        1.409   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_11_f82
    SLICE_X33Y95.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A6      net (fanout=4)        1.778   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A4      net (fanout=2)        0.877   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_788_o_2_f7
    SLICE_X32Y99.B1      net (fanout=1)        1.317   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_788_o
    SLICE_X32Y99.B       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/_n3992_inv1
    SLICE_X52Y125.CE     net (fanout=4)        4.047   SPM0405HD4H/MEMS_Filter/_n3992_inv
    SLICE_X52Y125.CLK    Tceck                 0.269   SPM0405HD4H/MEMS_Filter/sum28<15>
                                                       SPM0405HD4H/MEMS_Filter/sum28_14
    -------------------------------------------------  ---------------------------
    Total                                     20.732ns (2.269ns logic, 18.463ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_0 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/sum28_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.415ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.605 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_0 to SPM0405HD4H/MEMS_Filter/sum28_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BMUX    Tshcko                0.518   SPM0405HD4H/MEMS_Filter/i<5>
                                                       SPM0405HD4H/MEMS_Filter/i_0
    SLICE_X27Y96.D5      net (fanout=160)      1.210   SPM0405HD4H/MEMS_Filter/i<0>
    SLICE_X27Y96.D       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<71>
                                                       SPM0405HD4H/MEMS_Filter/Msub_n0539[7:0]_xor<1>11
    SLICE_X12Y98.A6      net (fanout=128)      1.507   SPM0405HD4H/MEMS_Filter/n0539[7:0]<1>
    SLICE_X12Y98.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/data<27>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B2      net (fanout=1)        5.742   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<19>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_638_o_136
    SLICE_X33Y95.B2      net (fanout=5)        1.409   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_11_f82
    SLICE_X33Y95.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A6      net (fanout=4)        1.778   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A4      net (fanout=2)        0.877   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_788_o_2_f7
    SLICE_X32Y99.B1      net (fanout=1)        1.317   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_788_o
    SLICE_X32Y99.B       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/_n3992_inv1
    SLICE_X52Y125.CE     net (fanout=4)        4.047   SPM0405HD4H/MEMS_Filter/_n3992_inv
    SLICE_X52Y125.CLK    Tceck                 0.269   SPM0405HD4H/MEMS_Filter/sum28<15>
                                                       SPM0405HD4H/MEMS_Filter/sum28_14
    -------------------------------------------------  ---------------------------
    Total                                     20.415ns (2.528ns logic, 17.887ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/sum28_15 (SLICE_X52Y125.CE), 1247 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_1 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/sum28_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.811ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.605 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_1 to SPM0405HD4H/MEMS_Filter/sum28_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y98.CMUX    Tshcko                0.518   SPM0405HD4H/MEMS_Filter/n0539[7:0]<3>
                                                       SPM0405HD4H/MEMS_Filter/i_1
    SLICE_X27Y96.D4      net (fanout=31)       1.609   SPM0405HD4H/MEMS_Filter/i<1>
    SLICE_X27Y96.D       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<71>
                                                       SPM0405HD4H/MEMS_Filter/Msub_n0539[7:0]_xor<1>11
    SLICE_X12Y98.A6      net (fanout=128)      1.507   SPM0405HD4H/MEMS_Filter/n0539[7:0]<1>
    SLICE_X12Y98.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/data<27>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B2      net (fanout=1)        5.742   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<19>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_638_o_136
    SLICE_X33Y95.B2      net (fanout=5)        1.409   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_11_f82
    SLICE_X33Y95.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A6      net (fanout=4)        1.778   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A4      net (fanout=2)        0.877   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_788_o_2_f7
    SLICE_X32Y99.B1      net (fanout=1)        1.317   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_788_o
    SLICE_X32Y99.B       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/_n3992_inv1
    SLICE_X52Y125.CE     net (fanout=4)        4.047   SPM0405HD4H/MEMS_Filter/_n3992_inv
    SLICE_X52Y125.CLK    Tceck                 0.266   SPM0405HD4H/MEMS_Filter/sum28<15>
                                                       SPM0405HD4H/MEMS_Filter/sum28_15
    -------------------------------------------------  ---------------------------
    Total                                     20.811ns (2.525ns logic, 18.286ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_0 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/sum28_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.729ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.605 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_0 to SPM0405HD4H/MEMS_Filter/sum28_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BMUX    Tshcko                0.518   SPM0405HD4H/MEMS_Filter/i<5>
                                                       SPM0405HD4H/MEMS_Filter/i_0
    SLICE_X12Y98.A3      net (fanout=160)      3.293   SPM0405HD4H/MEMS_Filter/i<0>
    SLICE_X12Y98.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/data<27>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B2      net (fanout=1)        5.742   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<19>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_638_o_136
    SLICE_X33Y95.B2      net (fanout=5)        1.409   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_11_f82
    SLICE_X33Y95.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A6      net (fanout=4)        1.778   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A4      net (fanout=2)        0.877   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_788_o_2_f7
    SLICE_X32Y99.B1      net (fanout=1)        1.317   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_788_o
    SLICE_X32Y99.B       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/_n3992_inv1
    SLICE_X52Y125.CE     net (fanout=4)        4.047   SPM0405HD4H/MEMS_Filter/_n3992_inv
    SLICE_X52Y125.CLK    Tceck                 0.266   SPM0405HD4H/MEMS_Filter/sum28<15>
                                                       SPM0405HD4H/MEMS_Filter/sum28_15
    -------------------------------------------------  ---------------------------
    Total                                     20.729ns (2.266ns logic, 18.463ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_0 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/sum28_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.412ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.605 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_0 to SPM0405HD4H/MEMS_Filter/sum28_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BMUX    Tshcko                0.518   SPM0405HD4H/MEMS_Filter/i<5>
                                                       SPM0405HD4H/MEMS_Filter/i_0
    SLICE_X27Y96.D5      net (fanout=160)      1.210   SPM0405HD4H/MEMS_Filter/i<0>
    SLICE_X27Y96.D       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<71>
                                                       SPM0405HD4H/MEMS_Filter/Msub_n0539[7:0]_xor<1>11
    SLICE_X12Y98.A6      net (fanout=128)      1.507   SPM0405HD4H/MEMS_Filter/n0539[7:0]<1>
    SLICE_X12Y98.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/data<27>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B2      net (fanout=1)        5.742   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_1318
    SLICE_X39Y97.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/data<19>
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_638_o_136
    SLICE_X33Y95.B2      net (fanout=5)        1.409   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_620_o_11_f82
    SLICE_X33Y95.B       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A6      net (fanout=4)        1.778   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_82
    SLICE_X33Y95.A       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_644_o_92
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A4      net (fanout=2)        0.877   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_692_o_4
    SLICE_X32Y99.A       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_788_o_2_f7
    SLICE_X32Y99.B1      net (fanout=1)        1.317   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_788_o
    SLICE_X32Y99.B       Tilo                  0.235   SPM0405HD4H/MEMS_Filter/Mmux_GND_9_o_GND_9_o_equal_674_o_13
                                                       SPM0405HD4H/MEMS_Filter/_n3992_inv1
    SLICE_X52Y125.CE     net (fanout=4)        4.047   SPM0405HD4H/MEMS_Filter/_n3992_inv
    SLICE_X52Y125.CLK    Tceck                 0.266   SPM0405HD4H/MEMS_Filter/sum28<15>
                                                       SPM0405HD4H/MEMS_Filter/sum28_15
    -------------------------------------------------  ---------------------------
    Total                                     20.412ns (2.525ns logic, 17.887ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_23 (SLICE_X12Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPM0405HD4H/MEMS_Filter/data_22 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/data_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPM0405HD4H/MEMS_Filter/data_22 to SPM0405HD4H/MEMS_Filter/data_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y97.CQ      Tcko                  0.200   SPM0405HD4H/MEMS_Filter/data<23>
                                                       SPM0405HD4H/MEMS_Filter/data_22
    SLICE_X12Y97.DX      net (fanout=2)        0.137   SPM0405HD4H/MEMS_Filter/data<22>
    SLICE_X12Y97.CLK     Tckdi       (-Th)    -0.048   SPM0405HD4H/MEMS_Filter/data<23>
                                                       SPM0405HD4H/MEMS_Filter/data_23
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_315 (SLICE_X12Y103.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPM0405HD4H/MEMS_Filter/data_314 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/data_315 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPM0405HD4H/MEMS_Filter/data_314 to SPM0405HD4H/MEMS_Filter/data_315
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.CQ     Tcko                  0.200   SPM0405HD4H/MEMS_Filter/data<315>
                                                       SPM0405HD4H/MEMS_Filter/data_314
    SLICE_X12Y103.DX     net (fanout=2)        0.137   SPM0405HD4H/MEMS_Filter/data<314>
    SLICE_X12Y103.CLK    Tckdi       (-Th)    -0.048   SPM0405HD4H/MEMS_Filter/data<315>
                                                       SPM0405HD4H/MEMS_Filter/data_315
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_375 (SLICE_X20Y94.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPM0405HD4H/MEMS_Filter/data_374 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/data_375 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPM0405HD4H/MEMS_Filter/data_374 to SPM0405HD4H/MEMS_Filter/data_375
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y94.CQ      Tcko                  0.200   SPM0405HD4H/MEMS_Filter/data<375>
                                                       SPM0405HD4H/MEMS_Filter/data_374
    SLICE_X20Y94.DX      net (fanout=2)        0.137   SPM0405HD4H/MEMS_Filter/data<374>
    SLICE_X20Y94.CLK     Tckdi       (-Th)    -0.048   SPM0405HD4H/MEMS_Filter/data<375>
                                                       SPM0405HD4H/MEMS_Filter/data_375
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450101/CLKA
  Logical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450101/CLKA
  Location pin: RAMB16_X3Y44.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450101/CLKB
  Logical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450101/CLKB
  Location pin: RAMB16_X3Y44.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450111/CLKA
  Logical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450111/CLKA
  Location pin: RAMB16_X3Y46.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Minimum allowable offset is   2.805ns.
--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_0 (SLICE_X24Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     497.195ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dat_i (PAD)
  Destination:          SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          500.000ns
  Data Path Delay:      6.526ns (Levels of Logic = 1)
  Clock Path Delay:     3.746ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dat_i to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 1.547   dat_i
                                                       dat_i
                                                       dat_i_IBUF
                                                       ProtoComp2257.IMUX.1
    SLICE_X24Y85.AX      net (fanout=1)        4.865   dat_i_IBUF
    SLICE_X24Y85.CLK     Tdick                 0.114   SPM0405HD4H/MEMS_Filter/data<3>
                                                       SPM0405HD4H/MEMS_Filter/data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (1.661ns logic, 4.865ns route)
                                                       (25.5% logic, 74.5% route)

  Minimum Clock Path at Slow Process Corner: clk to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.344   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp2257.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.816   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X24Y85.CLK     net (fanout=349)      1.389   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (1.541ns logic, 2.205ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_0 (SLICE_X24Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -248.796ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               dat_i (PAD)
  Destination:          SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          -250.000ns
  Data Path Delay:      3.135ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.906ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: dat_i to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 0.589   dat_i
                                                       dat_i
                                                       dat_i_IBUF
                                                       ProtoComp2257.IMUX.1
    SLICE_X24Y85.AX      net (fanout=1)        2.498   dat_i_IBUF
    SLICE_X24Y85.CLK     Tckdi       (-Th)    -0.048   SPM0405HD4H/MEMS_Filter/data<3>
                                                       SPM0405HD4H/MEMS_Filter/data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.135ns (0.637ns logic, 2.498ns route)
                                                       (20.3% logic, 79.7% route)

  Maximum Clock Path at Fast Process Corner: clk to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 0.887   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp2257.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.245   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X24Y85.CLK     net (fanout=349)      0.711   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.950ns logic, 0.956ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dat_i       |    2.805(R)|      SLOW  |   -1.204(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.916|         |         |         |
---------------+---------+---------+---------+---------+

COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 1.601; Ideal Clock Offset To Actual Clock -372.996; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
dat_i             |    2.805(R)|      SLOW  |   -1.204(R)|      FAST  |  497.195| -248.796|      372.996|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.805|         -  |      -1.204|         -  |  497.195| -248.796|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 17  Score: 258892  (Setup/Max: 10096, Hold: 248796)

Constraints cover 525377 paths, 0 nets, and 7962 connections

Design statistics:
   Minimum period:  20.916ns{1}   (Maximum frequency:  47.810MHz)
   Minimum input required time before clock:   2.805ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 29 19:13:41 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 724 MB



