0.7
2020.2
May  7 2023
15:24:31
C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.gen/sources_1/bd/question1_design/hdl/question1_design_wrapper.vhd,1704314181,vhdl,,,,question1_design_wrapper,,,,,,,,
C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.ip_user_files/bd/question1_design/ip/question1_design_xlconcat_0_0/sim/question1_design_xlconcat_0_0.v,1704314181,verilog,,C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.ip_user_files/bd/question1_design/ip/question1_design_xlconstant_0_0/sim/question1_design_xlconstant_0_0.v,,question1_design_xlconcat_0_0,,,,,,,,
C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.ip_user_files/bd/question1_design/ip/question1_design_xlconstant_0_0/sim/question1_design_xlconstant_0_0.v,1704314181,verilog,,C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.ip_user_files/bd/question1_design/ip/question1_design_xlconstant_1_0/sim/question1_design_xlconstant_1_0.v,,question1_design_xlconstant_0_0,,,,,,,,
C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.ip_user_files/bd/question1_design/ip/question1_design_xlconstant_1_0/sim/question1_design_xlconstant_1_0.v,1704314181,verilog,,,,question1_design_xlconstant_1_0,,,,,,,,
C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.ip_user_files/bd/question1_design/sim/question1_design.vhd,1704314181,vhdl,,,,question1_design,,,,,,,,
C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.srcs/sim_1/new/testBench.vhd,1704314173,vhdl,,,,cfg_tb_question1_design_wrapper;tb_question1_design_wrapper,,,,,,,,
