<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p468" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_468{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_468{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_468{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_468{left:69px;bottom:1084px;}
#t5_468{left:95px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t6_468{left:306px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t7_468{left:95px;bottom:1071px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t8_468{left:69px;bottom:1045px;}
#t9_468{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#ta_468{left:358px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tb_468{left:95px;bottom:1031px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tc_468{left:69px;bottom:1005px;}
#td_468{left:95px;bottom:1008px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#te_468{left:365px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_468{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_468{left:95px;bottom:967px;}
#th_468{left:121px;bottom:967px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#ti_468{left:95px;bottom:943px;}
#tj_468{left:121px;bottom:943px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#tk_468{left:121px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_468{left:69px;bottom:899px;}
#tm_468{left:95px;bottom:903px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tn_468{left:253px;bottom:903px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#to_468{left:69px;bottom:878px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tp_468{left:69px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_468{left:69px;bottom:837px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tr_468{left:69px;bottom:820px;letter-spacing:-0.14px;}
#ts_468{left:69px;bottom:794px;}
#tt_468{left:95px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_468{left:69px;bottom:771px;}
#tv_468{left:95px;bottom:774px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#tw_468{left:95px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tx_468{left:69px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_468{left:69px;bottom:303px;letter-spacing:0.14px;}
#tz_468{left:151px;bottom:303px;letter-spacing:0.16px;word-spacing:0.01px;}
#t10_468{left:69px;bottom:279px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t11_468{left:69px;bottom:262px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_468{left:69px;bottom:238px;letter-spacing:-0.17px;word-spacing:-0.89px;}
#t13_468{left:69px;bottom:221px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t14_468{left:69px;bottom:204px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t15_468{left:69px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_468{left:69px;bottom:171px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t17_468{left:69px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_468{left:69px;bottom:137px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_468{left:197px;bottom:361px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1a_468{left:289px;bottom:361px;letter-spacing:0.15px;word-spacing:0.02px;}
#t1b_468{left:277px;bottom:439px;letter-spacing:-0.04px;word-spacing:0.14px;}
#t1c_468{left:277px;bottom:456px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1d_468{left:396px;bottom:534px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1e_468{left:258px;bottom:517px;letter-spacing:-0.16px;}
#t1f_468{left:665px;bottom:516px;}
#t1g_468{left:313px;bottom:489px;letter-spacing:0.11px;}
#t1h_468{left:526px;bottom:516px;letter-spacing:-0.16px;}
#t1i_468{left:514px;bottom:516px;letter-spacing:-0.97px;}
#t1j_468{left:500px;bottom:516px;letter-spacing:-0.16px;}
#t1k_468{left:515px;bottom:491px;}
#t1l_468{left:574px;bottom:489px;letter-spacing:0.11px;}
#t1m_468{left:417px;bottom:516px;letter-spacing:-0.16px;}
#t1n_468{left:435px;bottom:489px;letter-spacing:0.12px;}
#t1o_468{left:248px;bottom:583px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1p_468{left:248px;bottom:600px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1q_468{left:396px;bottom:678px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1r_468{left:258px;bottom:661px;letter-spacing:-0.16px;}
#t1s_468{left:665px;bottom:660px;}
#t1t_468{left:313px;bottom:633px;letter-spacing:0.11px;}
#t1u_468{left:514px;bottom:660px;letter-spacing:-0.97px;}
#t1v_468{left:500px;bottom:660px;letter-spacing:-0.16px;}
#t1w_468{left:595px;bottom:633px;letter-spacing:-0.1px;}
#t1x_468{left:417px;bottom:660px;letter-spacing:-0.25px;}
#t1y_468{left:435px;bottom:633px;letter-spacing:0.13px;}
#t1z_468{left:552px;bottom:660px;}
#t20_468{left:542px;bottom:660px;}
#t21_468{left:290px;bottom:412px;letter-spacing:0.11px;}

.s1_468{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_468{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_468{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_468{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_468{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_468{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_468{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_468{font-size:12px;font-family:Arial_3ed;color:#000;}
.s9_468{font-size:11px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts468" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg468Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg468" style="-webkit-user-select: none;"><object width="935" height="1210" data="468/468.svg" type="image/svg+xml" id="pdf468" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_468" class="t s1_468">12-26 </span><span id="t2_468" class="t s1_468">Vol. 3A </span>
<span id="t3_468" class="t s2_468">MEMORY CACHE CONTROL </span>
<span id="t4_468" class="t s3_468">• </span><span id="t5_468" class="t s4_468">Type field, bits 0 through 7 </span><span id="t6_468" class="t s5_468">— Specifies the memory type for the range (see Table 12-8 for the encoding of </span>
<span id="t7_468" class="t s5_468">this field). </span>
<span id="t8_468" class="t s3_468">• </span><span id="t9_468" class="t s4_468">PhysBase field, bits 12 through 31 </span><span id="ta_468" class="t s5_468">— Specifies the base address of the address range. The address must be </span>
<span id="tb_468" class="t s5_468">less than 4 GBytes and is automatically aligned on a 4-KByte boundary. </span>
<span id="tc_468" class="t s3_468">• </span><span id="td_468" class="t s4_468">PhysMask field, bits 12 through 31 </span><span id="te_468" class="t s5_468">— Specifies a mask that determines the range of the region being </span>
<span id="tf_468" class="t s5_468">mapped, according to the following relationships: </span>
<span id="tg_468" class="t s5_468">— </span><span id="th_468" class="t s5_468">Address_Within_Range AND PhysMask = PhysBase AND PhysMask </span>
<span id="ti_468" class="t s5_468">— </span><span id="tj_468" class="t s5_468">This value is extended by 12 bits at the low end to form the mask value. For more information: see Section </span>
<span id="tk_468" class="t s5_468">12.11.3, “Example Base and Mask Calculations.” </span>
<span id="tl_468" class="t s3_468">• </span><span id="tm_468" class="t s4_468">V (valid) flag, bit 11 </span><span id="tn_468" class="t s5_468">— Enables the register pair when set; disables register pair when clear. </span>
<span id="to_468" class="t s5_468">Before attempting to access these SMRR registers, software must test bit 11 in the IA32_MTRRCAP register. If </span>
<span id="tp_468" class="t s5_468">SMRR is not supported, reads from or writes to registers cause general-protection exceptions. </span>
<span id="tq_468" class="t s5_468">When the valid flag in the IA32_SMRR_PHYSMASK MSR is 1, accesses to the specified address range are treated as </span>
<span id="tr_468" class="t s5_468">follows: </span>
<span id="ts_468" class="t s3_468">• </span><span id="tt_468" class="t s5_468">If the logical processor is in SMM, accesses uses the memory type in the IA32_SMRR_PHYSBASE MSR. </span>
<span id="tu_468" class="t s3_468">• </span><span id="tv_468" class="t s5_468">If the logical processor is not in SMM, write accesses are ignored and read accesses return a fixed value for each </span>
<span id="tw_468" class="t s5_468">byte. The uncacheable memory type (UC) is used in this case. </span>
<span id="tx_468" class="t s5_468">The above items apply even if the address range specified overlaps with a range specified by the MTRRs. </span>
<span id="ty_468" class="t s6_468">12.11.3 </span><span id="tz_468" class="t s6_468">Example Base and Mask Calculations </span>
<span id="t10_468" class="t s5_468">The examples in this section apply to processors that support a maximum physical address size of 36 bits. The base </span>
<span id="t11_468" class="t s5_468">and mask values entered in variable-range MTRR pairs are 24-bit values that the processor extends to 36-bits. </span>
<span id="t12_468" class="t s5_468">For example, to enter a base address of 2 MBytes (200000H) in the IA32_MTRR_PHYSBASE3 register, the 12 least- </span>
<span id="t13_468" class="t s5_468">significant bits are truncated and the value 000200H is entered in the PhysBase field. The same operation must be </span>
<span id="t14_468" class="t s5_468">performed on mask values. For example, to map the address range from 200000H to 3FFFFFH (2 MBytes to 4 </span>
<span id="t15_468" class="t s5_468">MBytes), a mask value of FFFE00000H is required. Again, the 12 least-significant bits of this mask value are trun- </span>
<span id="t16_468" class="t s5_468">cated, so that the value entered in the PhysMask field of IA32_MTRR_PHYSMASK3 is FFFE00H. This mask is chosen </span>
<span id="t17_468" class="t s5_468">so that when any address in the 200000H to 3FFFFFH range is AND’d with the mask value, it will return the same </span>
<span id="t18_468" class="t s5_468">value as when the base address is AND’d with the mask value (which is 200000H). </span>
<span id="t19_468" class="t s7_468">Figure 12-8. </span><span id="t1a_468" class="t s7_468">IA32_SMRR_PHYSBASE and IA32_SMRR_PHYSMASK SMRR Pair </span>
<span id="t1b_468" class="t s8_468">V — Valid </span>
<span id="t1c_468" class="t s8_468">PhysMask — Sets range mask </span>
<span id="t1d_468" class="t s8_468">IA32_SMRR_PHYSMASK Register </span>
<span id="t1e_468" class="t s9_468">63 </span><span id="t1f_468" class="t s9_468">0 </span>
<span id="t1g_468" class="t s8_468">Reserved </span>
<span id="t1h_468" class="t s9_468">10 </span><span id="t1i_468" class="t s9_468">11 </span><span id="t1j_468" class="t s9_468">12 </span>
<span id="t1k_468" class="t s8_468">V </span>
<span id="t1l_468" class="t s8_468">Reserved </span>
<span id="t1m_468" class="t s9_468">31 </span>
<span id="t1n_468" class="t s8_468">PhysMask </span>
<span id="t1o_468" class="t s8_468">Type — Memory type for range </span>
<span id="t1p_468" class="t s8_468">PhysBase — Base address of range </span>
<span id="t1q_468" class="t s8_468">IA32_SMRR_PHYSBASE Register </span>
<span id="t1r_468" class="t s9_468">63 </span><span id="t1s_468" class="t s9_468">0 </span>
<span id="t1t_468" class="t s8_468">Reserved </span>
<span id="t1u_468" class="t s9_468">11 </span><span id="t1v_468" class="t s9_468">12 </span>
<span id="t1w_468" class="t s8_468">Type </span>
<span id="t1x_468" class="t s9_468">31 </span>
<span id="t1y_468" class="t s8_468">PhysBase </span>
<span id="t1z_468" class="t s9_468">7 </span><span id="t20_468" class="t s9_468">8 </span>
<span id="t21_468" class="t s8_468">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
