module FP17_ADD_leading_sign_23_0(mantissa, rtn);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_IntLeadZero_23U_leading_sign_23_0_rtn_or_2_nl;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_and_83_nl;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_and_85_nl;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_and_90_nl;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_14_2_sdt_1;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_18_3_sdt_3;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_26_2_sdt_1;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_26_2_sdt_2;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_34_2_sdt_1;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_42_4_sdt_4;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_50_2_sdt_1;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_50_2_sdt_2;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_56_2_sdt_1;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_6_2_sdt_1;
  wire IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_6_2_sdt_2;
  wire c_h_1_10;
  wire c_h_1_2;
  wire c_h_1_5;
  wire c_h_1_6;
  wire c_h_1_9;
  input [22:0] mantissa;
  output [4:0] rtn;
  assign c_h_1_2 = IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_6_2_sdt_1 & IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_6_2_sdt_2;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_18_3_sdt_3 = _021_ & IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_14_2_sdt_1;
  assign c_h_1_5 = IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_26_2_sdt_1 & IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_26_2_sdt_2;
  assign c_h_1_6 = c_h_1_2 & IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_18_3_sdt_3;
  assign _000_ = _022_ & IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_34_2_sdt_1;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_42_4_sdt_4 = _000_ & c_h_1_5;
  assign c_h_1_9 = IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_50_2_sdt_1 & IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_50_2_sdt_2;
  assign c_h_1_10 = c_h_1_6 & IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_42_4_sdt_4;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_and_85_nl = c_h_1_6 & _038_;
  assign _001_ = c_h_1_2 & _062_;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_and_83_nl = _001_ & _063_;
  assign _002_ = IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_6_2_sdt_1 & _064_;
  assign _003_ = IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_26_2_sdt_1 & _065_;
  assign _004_ = _041_ & c_h_1_6;
  assign _005_ = _002_ & _042_;
  assign _006_ = IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_50_2_sdt_1 & _066_;
  assign _007_ = _043_ & c_h_1_10;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_and_90_nl = _005_ & _044_;
  assign _008_ = _068_ & c_h_1_2;
  assign _009_ = _046_ & _048_;
  assign _010_ = _070_ & c_h_1_5;
  assign _011_ = _050_ & _052_;
  assign _012_ = _053_ & c_h_1_6;
  assign _013_ = _009_ & _054_;
  assign _014_ = _057_ & c_h_1_9;
  assign _015_ = _056_ & _058_;
  assign _016_ = _059_ & c_h_1_10;
  assign _017_ = _013_ & _060_;
  assign _018_ = _061_ & IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_56_2_sdt_1;
  assign _019_ = _018_ & c_h_1_9;
  assign _020_ = _019_ & c_h_1_10;
  assign _021_ = ! mantissa[16:15];
  assign _022_ = ! mantissa[8:7];
  assign _023_ = mantissa[2:1] == 1'b1;
  assign _024_ = | mantissa[18:17];
  assign _025_ = | mantissa[12:11];
  assign _026_ = | mantissa[14:13];
  assign _027_ = | mantissa[10:9];
  assign _028_ = | mantissa[4:3];
  assign _029_ = | mantissa[6:5];
  assign _030_ = | mantissa[2:1];
  assign _031_ = mantissa[21:20] != 1'b1;
  assign _032_ = mantissa[17:16] != 1'b1;
  assign _033_ = mantissa[13:12] != 1'b1;
  assign _034_ = mantissa[9:8] != 1'b1;
  assign _035_ = mantissa[5:4] != 1'b1;
  assign _036_ = | mantissa[20:19];
  assign _037_ = | mantissa[22:21];
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_14_2_sdt_1 = ~ _024_;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_26_2_sdt_2 = ~ _025_;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_26_2_sdt_1 = ~ _026_;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_34_2_sdt_1 = ~ _027_;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_50_2_sdt_2 = ~ _028_;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_50_2_sdt_1 = ~ _029_;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_56_2_sdt_1 = ~ _030_;
  assign _038_ = ~ IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_42_4_sdt_4;
  assign _039_ = ~ IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_18_3_sdt_3;
  assign _040_ = ~ c_h_1_10;
  assign _041_ = ~ _003_;
  assign _042_ = ~ _004_;
  assign _043_ = ~ _006_;
  assign _044_ = ~ _007_;
  assign _045_ = ~ _031_;
  assign _046_ = ~ _067_;
  assign _047_ = ~ _032_;
  assign _048_ = ~ _008_;
  assign _049_ = ~ _033_;
  assign _050_ = ~ _069_;
  assign _051_ = ~ _034_;
  assign _052_ = ~ _010_;
  assign _053_ = ~ _011_;
  assign _054_ = ~ _012_;
  assign _055_ = ~ _035_;
  assign _056_ = ~ _071_;
  assign _057_ = ~ _023_;
  assign _058_ = ~ _014_;
  assign _059_ = ~ _015_;
  assign _060_ = ~ _016_;
  assign _061_ = ~ mantissa[0];
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_6_2_sdt_2 = ~ _036_;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_6_2_sdt_1 = ~ _037_;
  assign _062_ = c_h_1_5 | _039_;
  assign _063_ = c_h_1_9 | _040_;
  assign _064_ = IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_14_2_sdt_1 | _036_;
  assign _065_ = IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_34_2_sdt_1 | _025_;
  assign _066_ = IntLeadZero_23U_leading_sign_23_0_rtn_wrs_c_56_2_sdt_1 | _028_;
  assign _067_ = mantissa[22] | _045_;
  assign _068_ = mantissa[18] | _047_;
  assign _069_ = mantissa[14] | _049_;
  assign _070_ = mantissa[10] | _051_;
  assign _071_ = mantissa[6] | _055_;
  assign IntLeadZero_23U_leading_sign_23_0_rtn_IntLeadZero_23U_leading_sign_23_0_rtn_or_2_nl = _017_ | _020_;
  assign rtn = { c_h_1_10, IntLeadZero_23U_leading_sign_23_0_rtn_and_85_nl, IntLeadZero_23U_leading_sign_23_0_rtn_and_83_nl, IntLeadZero_23U_leading_sign_23_0_rtn_and_90_nl, IntLeadZero_23U_leading_sign_23_0_rtn_IntLeadZero_23U_leading_sign_23_0_rtn_or_2_nl };
endmodule
