

================================================================
== Vitis HLS Report for 'run_inference'
================================================================
* Date:           Fri Jul  5 07:59:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.648 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16404|    16404|  82.020 us|  82.020 us|  16404|  16404|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                     |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_15_1_U0  |dataflow_in_loop_VITIS_LOOP_15_1  |       20|       20|  0.100 us|  0.100 us|    2|    2|  dataflow|
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |    16403|    16403|        22|          -|          -|  8192|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|      205|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        8|  1087|    15522|    88137|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       28|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|  1087|    15755|    88204|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    36|        1|       20|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    12|       ~0|        6|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+------+-------+-------+-----+
    |               Instance              |              Module              | BRAM_18K|  DSP |   FF  |  LUT  | URAM|
    +-------------------------------------+----------------------------------+---------+------+-------+-------+-----+
    |dataflow_in_loop_VITIS_LOOP_15_1_U0  |dataflow_in_loop_VITIS_LOOP_15_1  |        8|  1087|  15522|  88137|    0|
    +-------------------------------------+----------------------------------+---------+------+-------+-------+-----+
    |Total                                |                                  |        8|  1087|  15522|  88137|    0|
    +-------------------------------------+----------------------------------+---------+------+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  67|  16|          14|           1|
    |loop_dataflow_output_count  |         +|   0|  67|  16|          14|           1|
    |bound_minus_1               |         -|   0|  71|  17|          15|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 205|  49|          43|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   14|         28|
    |loop_dataflow_output_count  |   9|          2|   14|         28|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   28|         56|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  14|   0|   14|          0|
    |loop_dataflow_output_count  |  14|   0|   14|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  28|   0|   28|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|in_buf_address0     |  out|   13|   ap_memory|         in_buf|         array|
|in_buf_ce0          |  out|    1|   ap_memory|         in_buf|         array|
|in_buf_d0           |  out|  256|   ap_memory|         in_buf|         array|
|in_buf_q0           |   in|  256|   ap_memory|         in_buf|         array|
|in_buf_we0          |  out|    1|   ap_memory|         in_buf|         array|
|in_buf_address1     |  out|   13|   ap_memory|         in_buf|         array|
|in_buf_ce1          |  out|    1|   ap_memory|         in_buf|         array|
|in_buf_d1           |  out|  256|   ap_memory|         in_buf|         array|
|in_buf_q1           |   in|  256|   ap_memory|         in_buf|         array|
|in_buf_we1          |  out|    1|   ap_memory|         in_buf|         array|
|out_buf_0_address0  |  out|   13|   ap_memory|      out_buf_0|         array|
|out_buf_0_ce0       |  out|    1|   ap_memory|      out_buf_0|         array|
|out_buf_0_d0        |  out|   16|   ap_memory|      out_buf_0|         array|
|out_buf_0_q0        |   in|   16|   ap_memory|      out_buf_0|         array|
|out_buf_0_we0       |  out|    1|   ap_memory|      out_buf_0|         array|
|out_buf_0_address1  |  out|   13|   ap_memory|      out_buf_0|         array|
|out_buf_0_ce1       |  out|    1|   ap_memory|      out_buf_0|         array|
|out_buf_0_d1        |  out|   16|   ap_memory|      out_buf_0|         array|
|out_buf_0_q1        |   in|   16|   ap_memory|      out_buf_0|         array|
|out_buf_0_we1       |  out|    1|   ap_memory|      out_buf_0|         array|
|out_buf_1_address0  |  out|   13|   ap_memory|      out_buf_1|         array|
|out_buf_1_ce0       |  out|    1|   ap_memory|      out_buf_1|         array|
|out_buf_1_d0        |  out|   16|   ap_memory|      out_buf_1|         array|
|out_buf_1_q0        |   in|   16|   ap_memory|      out_buf_1|         array|
|out_buf_1_we0       |  out|    1|   ap_memory|      out_buf_1|         array|
|out_buf_1_address1  |  out|   13|   ap_memory|      out_buf_1|         array|
|out_buf_1_ce1       |  out|    1|   ap_memory|      out_buf_1|         array|
|out_buf_1_d1        |  out|   16|   ap_memory|      out_buf_1|         array|
|out_buf_1_q1        |   in|   16|   ap_memory|      out_buf_1|         array|
|out_buf_1_we1       |  out|    1|   ap_memory|      out_buf_1|         array|
|out_buf_2_address0  |  out|   13|   ap_memory|      out_buf_2|         array|
|out_buf_2_ce0       |  out|    1|   ap_memory|      out_buf_2|         array|
|out_buf_2_d0        |  out|   16|   ap_memory|      out_buf_2|         array|
|out_buf_2_q0        |   in|   16|   ap_memory|      out_buf_2|         array|
|out_buf_2_we0       |  out|    1|   ap_memory|      out_buf_2|         array|
|out_buf_2_address1  |  out|   13|   ap_memory|      out_buf_2|         array|
|out_buf_2_ce1       |  out|    1|   ap_memory|      out_buf_2|         array|
|out_buf_2_d1        |  out|   16|   ap_memory|      out_buf_2|         array|
|out_buf_2_q1        |   in|   16|   ap_memory|      out_buf_2|         array|
|out_buf_2_we1       |  out|    1|   ap_memory|      out_buf_2|         array|
|out_buf_3_address0  |  out|   13|   ap_memory|      out_buf_3|         array|
|out_buf_3_ce0       |  out|    1|   ap_memory|      out_buf_3|         array|
|out_buf_3_d0        |  out|   16|   ap_memory|      out_buf_3|         array|
|out_buf_3_q0        |   in|   16|   ap_memory|      out_buf_3|         array|
|out_buf_3_we0       |  out|    1|   ap_memory|      out_buf_3|         array|
|out_buf_3_address1  |  out|   13|   ap_memory|      out_buf_3|         array|
|out_buf_3_ce1       |  out|    1|   ap_memory|      out_buf_3|         array|
|out_buf_3_d1        |  out|   16|   ap_memory|      out_buf_3|         array|
|out_buf_3_q1        |   in|   16|   ap_memory|      out_buf_3|         array|
|out_buf_3_we1       |  out|    1|   ap_memory|      out_buf_3|         array|
|out_buf_4_address0  |  out|   13|   ap_memory|      out_buf_4|         array|
|out_buf_4_ce0       |  out|    1|   ap_memory|      out_buf_4|         array|
|out_buf_4_d0        |  out|   16|   ap_memory|      out_buf_4|         array|
|out_buf_4_q0        |   in|   16|   ap_memory|      out_buf_4|         array|
|out_buf_4_we0       |  out|    1|   ap_memory|      out_buf_4|         array|
|out_buf_4_address1  |  out|   13|   ap_memory|      out_buf_4|         array|
|out_buf_4_ce1       |  out|    1|   ap_memory|      out_buf_4|         array|
|out_buf_4_d1        |  out|   16|   ap_memory|      out_buf_4|         array|
|out_buf_4_q1        |   in|   16|   ap_memory|      out_buf_4|         array|
|out_buf_4_we1       |  out|    1|   ap_memory|      out_buf_4|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|in_buf_empty_n      |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|in_buf_read         |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_0_full_n    |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_0_write     |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_1_full_n    |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_1_write     |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_2_full_n    |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_2_write     |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_3_full_n    |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_3_write     |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_4_full_n    |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|out_buf_4_write     |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  run_inference|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  run_inference|  return value|
+--------------------+-----+-----+------------+---------------+--------------+

