{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717813192794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717813192795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  8 03:19:52 2024 " "Processing started: Sat Jun  8 03:19:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717813192795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813192795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosvprocessor -c niosvprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosvprocessor -c niosvprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813192795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717813194216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717813194216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/niosvprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/niosvprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor " "Found entity 1: niosvprocessor" {  } { { "niosvprocessor/synthesis/niosvprocessor.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/niosvprocessor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosvprocessor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosvprocessor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_irq_mapper " "Found entity 1: niosvprocessor_irq_mapper" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_irq_mapper.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0 " "Found entity 1: niosvprocessor_mm_interconnect_0" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosvprocessor_mm_interconnect_0_avalon_st_adapter" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_rsp_mux_002 " "Found entity 1: niosvprocessor_mm_interconnect_0_rsp_mux_002" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208231 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_rsp_mux " "Found entity 1: niosvprocessor_mm_interconnect_0_rsp_mux" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_rsp_demux " "Found entity 1: niosvprocessor_mm_interconnect_0_rsp_demux" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_cmd_mux_001 " "Found entity 1: niosvprocessor_mm_interconnect_0_cmd_mux_001" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_cmd_mux " "Found entity 1: niosvprocessor_mm_interconnect_0_cmd_mux" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_cmd_demux_002 " "Found entity 1: niosvprocessor_mm_interconnect_0_cmd_demux_002" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_cmd_demux " "Found entity 1: niosvprocessor_mm_interconnect_0_cmd_demux" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208251 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208251 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208251 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208251 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717813208257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "niosvprocessor/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "niosvprocessor/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717813208262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "niosvprocessor/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "niosvprocessor/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "niosvprocessor/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosvprocessor/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208285 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosvprocessor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosvprocessor_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at niosvprocessor_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717813208294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosvprocessor_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at niosvprocessor_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717813208294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_router_005_default_decode " "Found entity 1: niosvprocessor_mm_interconnect_0_router_005_default_decode" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208296 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosvprocessor_mm_interconnect_0_router_005 " "Found entity 2: niosvprocessor_mm_interconnect_0_router_005" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosvprocessor_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at niosvprocessor_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717813208299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosvprocessor_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at niosvprocessor_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717813208299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_router_004_default_decode " "Found entity 1: niosvprocessor_mm_interconnect_0_router_004_default_decode" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208300 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosvprocessor_mm_interconnect_0_router_004 " "Found entity 2: niosvprocessor_mm_interconnect_0_router_004" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosvprocessor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosvprocessor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717813208304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosvprocessor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosvprocessor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717813208304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosvprocessor_mm_interconnect_0_router_002_default_decode" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208304 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosvprocessor_mm_interconnect_0_router_002 " "Found entity 2: niosvprocessor_mm_interconnect_0_router_002" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosvprocessor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosvprocessor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717813208306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosvprocessor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosvprocessor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717813208306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_mm_interconnect_0_router_default_decode " "Found entity 1: niosvprocessor_mm_interconnect_0_router_default_decode" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208307 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosvprocessor_mm_interconnect_0_router " "Found entity 2: niosvprocessor_mm_interconnect_0_router" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "niosvprocessor/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_sram " "Found entity 1: niosvprocessor_sram" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_sram.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_niosvprocessor " "Found entity 1: niosvprocessor_niosvprocessor" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_niosvprocessor_irq_mapper " "Found entity 1: niosvprocessor_niosvprocessor_irq_mapper" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor_irq_mapper.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_dm_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file niosvprocessor/synthesis/submodules/niosv_dm_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_dm_def (SystemVerilog) (niosvprocessor) " "Found design unit 1: niosv_dm_def (SystemVerilog) (niosvprocessor)" {  } { { "niosvprocessor/synthesis/submodules/niosv_dm_def.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_dm_def.sv" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ram " "Found entity 1: niosv_ram" {  } { { "niosvprocessor/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_dm_jtag2mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_dm_jtag2mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_jtag2mm " "Found entity 1: niosv_dm_jtag2mm" {  } { { "niosvprocessor/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_dm_jtag2mm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_dm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_dm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_top " "Found entity 1: niosv_dm_top" {  } { { "niosvprocessor/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_dm_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813208824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813208824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_debug_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_debug_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_module " "Found entity 1: niosv_debug_module" {  } { { "niosvprocessor/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_debug_module.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209031 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle niosvprocessor/synthesis/submodules/altera_std_synchronizer_bundle.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"niosvprocessor/synthesis/submodules/altera_std_synchronizer_bundle.v\" instead of from Quartus Prime megafunction library" {  } { { "niosvprocessor/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1717813209033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_bundle " "Found entity 1: altera_std_synchronizer_bundle" {  } { { "niosvprocessor/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "niosvprocessor/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209035 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer niosvprocessor/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"niosvprocessor/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "niosvprocessor/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1717813209037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "niosvprocessor/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "niosvprocessor/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "niosvprocessor/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_timer_msip.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_timer_msip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_timer_msip " "Found entity 1: niosv_timer_msip" {  } { { "niosvprocessor/synthesis/submodules/niosv_timer_msip.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_timer_msip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_opcode_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file niosvprocessor/synthesis/submodules/niosv_opcode_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_opcode_def (SystemVerilog) (niosvprocessor) " "Found design unit 1: niosv_opcode_def (SystemVerilog) (niosvprocessor)" {  } { { "niosvprocessor/synthesis/submodules/niosv_opcode_def.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_opcode_def.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_mem_op_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_mem_op_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_mem_op_state " "Found entity 1: niosv_mem_op_state" {  } { { "niosvprocessor/synthesis/submodules/niosv_mem_op_state.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_mem_op_state.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_reg_file " "Found entity 1: niosv_reg_file" {  } { { "niosvprocessor/synthesis/submodules/niosv_reg_file.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_reg_file.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csr " "Found entity 1: niosv_csr" {  } { { "niosvprocessor/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_csr.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_interrupt_handler " "Found entity 1: niosv_interrupt_handler" {  } { { "niosvprocessor/synthesis/submodules/niosv_interrupt_handler.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_interrupt_handler.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_multiplier " "Found entity 1: niosv_multiplier" {  } { { "niosvprocessor/synthesis/submodules/niosv_multiplier.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_multiplier.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813209947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813209947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_divider " "Found entity 1: niosv_divider" {  } { { "niosvprocessor/synthesis/submodules/niosv_divider.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_divider.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813210058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_instr_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_instr_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_instr_buffer " "Found entity 1: niosv_instr_buffer" {  } { { "niosvprocessor/synthesis/submodules/niosv_instr_buffer.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_instr_buffer.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813210169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_32dec.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_32dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_32dec_altecc_decoder_jqe " "Found entity 1: niosv_altecc_32dec_altecc_decoder_jqe" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_32dec.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_32dec.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210305 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_32dec " "Found entity 2: niosv_altecc_32dec" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_32dec.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_32dec.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813210305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_32enc.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_32enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_32enc_altecc_encoder_08b " "Found entity 1: niosv_altecc_32enc_altecc_encoder_08b" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_32enc.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_32enc.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210430 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_32enc " "Found entity 2: niosv_altecc_32enc" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_32enc.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_32enc.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813210430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_dec20.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_dec20.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec20_altecc_decoder_cqe " "Found entity 1: niosv_altecc_dec20_altecc_decoder_cqe" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec20.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec20.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210562 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec20 " "Found entity 2: niosv_altecc_dec20" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec20.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec20.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813210562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_enc20.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_enc20.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc20_altecc_encoder_p7b " "Found entity 1: niosv_altecc_enc20_altecc_encoder_p7b" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc20.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc20.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210684 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc20 " "Found entity 2: niosv_altecc_enc20" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc20.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc20.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813210684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_dec21.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_dec21.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec21_altecc_decoder_eqe " "Found entity 1: niosv_altecc_dec21_altecc_decoder_eqe" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec21.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec21.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210806 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec21 " "Found entity 2: niosv_altecc_dec21" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec21.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec21.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813210806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_enc21.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_enc21.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc21_altecc_encoder_r7b " "Found entity 1: niosv_altecc_enc21_altecc_encoder_r7b" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc21.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc21.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210917 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc21 " "Found entity 2: niosv_altecc_enc21" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc21.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc21.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813210917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813210917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_dec22.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_dec22.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec22_altecc_decoder_gqe " "Found entity 1: niosv_altecc_dec22_altecc_decoder_gqe" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec22.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec22.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211051 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec22 " "Found entity 2: niosv_altecc_dec22" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec22.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec22.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813211051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_enc22.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_enc22.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc22_altecc_encoder_t7b " "Found entity 1: niosv_altecc_enc22_altecc_encoder_t7b" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc22.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc22.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211170 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc22 " "Found entity 2: niosv_altecc_enc22" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc22.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc22.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813211170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_dec23.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_dec23.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec23_altecc_decoder_iqe " "Found entity 1: niosv_altecc_dec23_altecc_decoder_iqe" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec23.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec23.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211300 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec23 " "Found entity 2: niosv_altecc_dec23" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec23.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec23.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813211300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_enc23.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_enc23.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc23_altecc_encoder_v7b " "Found entity 1: niosv_altecc_enc23_altecc_encoder_v7b" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc23.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc23.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211424 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc23 " "Found entity 2: niosv_altecc_enc23" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc23.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc23.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813211424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_dec24.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_dec24.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec24_altecc_decoder_bqe " "Found entity 1: niosv_altecc_dec24_altecc_decoder_bqe" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec24.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec24.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211553 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec24 " "Found entity 2: niosv_altecc_dec24" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec24.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec24.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813211553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_enc24.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_enc24.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc24_altecc_encoder_o7b " "Found entity 1: niosv_altecc_enc24_altecc_encoder_o7b" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc24.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc24.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211667 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc24 " "Found entity 2: niosv_altecc_enc24" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc24.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc24.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813211667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_dec25.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_dec25.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec25_altecc_decoder_dqe " "Found entity 1: niosv_altecc_dec25_altecc_decoder_dqe" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec25.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec25.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211793 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec25 " "Found entity 2: niosv_altecc_dec25" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec25.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec25.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813211793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_enc25.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_enc25.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc25_altecc_encoder_q7b " "Found entity 1: niosv_altecc_enc25_altecc_encoder_q7b" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc25.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc25.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211907 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc25 " "Found entity 2: niosv_altecc_enc25" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc25.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc25.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813211907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813211907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_dec26.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_dec26.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec26_altecc_decoder_fqe " "Found entity 1: niosv_altecc_dec26_altecc_decoder_fqe" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec26.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec26.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813212038 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec26 " "Found entity 2: niosv_altecc_dec26" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_dec26.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_dec26.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813212038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813212038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_altecc_enc26.v 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_altecc_enc26.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc26_altecc_encoder_s7b " "Found entity 1: niosv_altecc_enc26_altecc_encoder_s7b" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc26.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc26.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813212162 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc26 " "Found entity 2: niosv_altecc_enc26" {  } { { "niosvprocessor/synthesis/submodules/niosv_altecc_enc26.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_altecc_enc26.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813212162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813212162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_ecc_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_ecc_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ecc_ram " "Found entity 1: niosv_ecc_ram" {  } { { "niosvprocessor/synthesis/submodules/niosv_ecc_ram.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_ecc_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813212270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813212270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_enc_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_enc_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_enc_dec " "Found entity 1: niosv_enc_dec" {  } { { "niosvprocessor/synthesis/submodules/niosv_enc_dec.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_enc_dec.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813212389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813212389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_tcm_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_tcm_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_tcm_ram " "Found entity 1: niosv_tcm_ram" {  } { { "niosvprocessor/synthesis/submodules/niosv_tcm_ram.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_tcm_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813212505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813212505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_victim_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_victim_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_victim_buffer " "Found entity 1: niosv_victim_buffer" {  } { { "niosvprocessor/synthesis/submodules/niosv_victim_buffer.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_victim_buffer.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813212618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813212618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_g_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_g_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_alu " "Found entity 1: niosv_g_alu" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_alu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_alu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813212738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813212738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_g_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_g_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_fetch " "Found entity 1: niosv_g_fetch" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fetch.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fetch.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813212855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813212855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_g_dcache.sv 3 3 " "Found 3 design units, including 3 entities, in source file niosvprocessor/synthesis/submodules/niosv_g_dcache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_dcache " "Found entity 1: niosv_g_dcache" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_dcache.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213075 ""} { "Info" "ISGN_ENTITY_NAME" "2 dcache_mem_op_state " "Found entity 2: dcache_mem_op_state" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_dcache.sv" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213075 ""} { "Info" "ISGN_ENTITY_NAME" "3 dtcs_mem_op_state_slv " "Found entity 3: dtcs_mem_op_state_slv" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_dcache.sv" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813213075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_g_instr_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosvprocessor/synthesis/submodules/niosv_g_instr_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_instr_cache " "Found entity 1: niosv_g_instr_cache" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_instr_cache.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_instr_cache.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213255 ""} { "Info" "ISGN_ENTITY_NAME" "2 itcs_mem_op_state_slv " "Found entity 2: itcs_mem_op_state_slv" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_instr_cache.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_instr_cache.sv" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813213255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_g_fp_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file niosvprocessor/synthesis/submodules/niosv_g_fp_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_g_fp_def (SystemVerilog) (niosvprocessor) " "Found design unit 1: niosv_g_fp_def (SystemVerilog) (niosvprocessor)" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fp_def.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fp_def.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813213371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv 22 22 " "Found 22 design units, including 22 entities, in source file niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_fpu " "Found entity 1: niosv_g_fpu" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_g_fpu_classifier " "Found entity 2: niosv_g_fpu_classifier" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosv_g_fpu_E_to_fpr_ops " "Found entity 3: niosv_g_fpu_E_to_fpr_ops" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 683 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosv_g_fpu_E_to_gpr_ops " "Found entity 4: niosv_g_fpu_E_to_gpr_ops" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosv_g_fp32_fclass " "Found entity 5: niosv_g_fp32_fclass" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosv_g_fpu_int_to_fp32 " "Found entity 6: niosv_g_fpu_int_to_fp32" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 859 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosv_g_fpu_fp32_to_int " "Found entity 7: niosv_g_fpu_fp32_to_int" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 966 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosv_g_fpu_fp32_min_max " "Found entity 8: niosv_g_fpu_fp32_min_max" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 1101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosv_g_fpu_fp32_dsp_adder " "Found entity 9: niosv_g_fpu_fp32_dsp_adder" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 1173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosv_g_fpu_fp32_dsp_fused_multiplier " "Found entity 10: niosv_g_fpu_fp32_dsp_fused_multiplier" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 1316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosv_g_fpu_generic_fp32_dsp_adder " "Found entity 11: niosv_g_fpu_generic_fp32_dsp_adder" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 1578 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosv_g_fpu_soft_float_multiply_add_ops " "Found entity 12: niosv_g_fpu_soft_float_multiply_add_ops" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 1745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosv_g_fpu_fp32_divider " "Found entity 13: niosv_g_fpu_fp32_divider" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 2033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosv_g_fpu_fp32_sqrt " "Found entity 14: niosv_g_fpu_fp32_sqrt" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 2082 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosv_g_fpu_tennm_fp32_adder " "Found entity 15: niosv_g_fpu_tennm_fp32_adder" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 2156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosv_g_fpu_tennm_fp32_multiplier " "Found entity 16: niosv_g_fpu_tennm_fp32_multiplier" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 2212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosv_g_fpu_fourteennm_fp32_adder " "Found entity 17: niosv_g_fpu_fourteennm_fp32_adder" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 2266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosv_g_fpu_fourteennm_fp32_multiplier " "Found entity 18: niosv_g_fpu_fourteennm_fp32_multiplier" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 2330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosv_g_fpu_twentynm_fp32_adder " "Found entity 19: niosv_g_fpu_twentynm_fp32_adder" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 2413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosv_g_fpu_twentynm_fp32_multiplier " "Found entity 20: niosv_g_fpu_twentynm_fp32_multiplier" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosv_g_fpu_cyclone10gx_fp32_adder " "Found entity 21: niosv_g_fpu_cyclone10gx_fp32_adder" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 2618 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosv_g_fpu_cyclone10gx_fp32_multiplier " "Found entity 22: niosv_g_fpu_cyclone10gx_fp32_multiplier" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_fpu.sv" 2690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813213726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/int33_to_fp32.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/int33_to_fp32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int33_to_fp32 " "Found entity 1: int33_to_fp32" {  } { { "niosvprocessor/synthesis/submodules/int33_to_fp32.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/int33_to_fp32.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813213884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813213884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/fp32_to_int32.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/fp32_to_int32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_to_int32 " "Found entity 1: fp32_to_int32" {  } { { "niosvprocessor/synthesis/submodules/fp32_to_int32.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/fp32_to_int32.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813214045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813214045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/fp32_to_uint32.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/fp32_to_uint32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_to_uint32 " "Found entity 1: fp32_to_uint32" {  } { { "niosvprocessor/synthesis/submodules/fp32_to_uint32.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/fp32_to_uint32.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813214202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813214202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/fp32_alu_cycloneivgx.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/fp32_alu_cycloneivgx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_alu_cycloneivgx " "Found entity 1: fp32_alu_cycloneivgx" {  } { { "niosvprocessor/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/fp32_alu_cycloneivgx.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813214499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813214499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/fp32_mult_cycloneivgx.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/fp32_mult_cycloneivgx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_mult_cycloneivgx " "Found entity 1: fp32_mult_cycloneivgx" {  } { { "niosvprocessor/synthesis/submodules/fp32_mult_cycloneivgx.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/fp32_mult_cycloneivgx.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813214671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813214671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/fp32_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/fp32_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_div " "Found entity 1: fp32_div" {  } { { "niosvprocessor/synthesis/submodules/fp32_div.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/fp32_div.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813214811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813214811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/fp32_sqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/fp32_sqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_sqrt " "Found entity 1: fp32_sqrt" {  } { { "niosvprocessor/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/fp32_sqrt.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813214993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813214993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_g_dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file niosvprocessor/synthesis/submodules/niosv_g_dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_dspba_delay_ver " "Found entity 1: niosv_g_dspba_delay_ver" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_dspba_library_ver.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215131 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_g_dspba_sync_reg_ver " "Found entity 2: niosv_g_dspba_sync_reg_ver" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_dspba_library_ver.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215131 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosv_g_dspba_pipe " "Found entity 3: niosv_g_dspba_pipe" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_dspba_library_ver.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215131 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosv_g_dspba_dcfifo_mixed_widths " "Found entity 4: niosv_g_dspba_dcfifo_mixed_widths" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_dspba_library_ver.sv" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813215131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/instr_decoder_niosvprocessor_niosvprocessor_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/instr_decoder_niosvprocessor_niosvprocessor_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder_niosvprocessor_niosvprocessor_hart " "Found entity 1: instr_decoder_niosvprocessor_niosvprocessor_hart" {  } { { "niosvprocessor/synthesis/submodules/instr_decoder_niosvprocessor_niosvprocessor_hart.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/instr_decoder_niosvprocessor_niosvprocessor_hart.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813215136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosv_g_core_niosvprocessor_niosvprocessor_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosv_g_core_niosvprocessor_niosvprocessor_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_core_niosvprocessor_niosvprocessor_hart " "Found entity 1: niosv_g_core_niosvprocessor_niosvprocessor_hart" {  } { { "niosvprocessor/synthesis/submodules/niosv_g_core_niosvprocessor_niosvprocessor_hart.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosv_g_core_niosvprocessor_niosvprocessor_hart.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813215147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_niosvprocessor_hart " "Found entity 1: niosvprocessor_niosvprocessor_hart" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor_hart.sv" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_niosvprocessor_hart.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813215151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosvprocessor_jtag_sim_scfifo_w " "Found entity 1: niosvprocessor_jtag_sim_scfifo_w" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215156 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosvprocessor_jtag_scfifo_w " "Found entity 2: niosvprocessor_jtag_scfifo_w" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215156 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosvprocessor_jtag_sim_scfifo_r " "Found entity 3: niosvprocessor_jtag_sim_scfifo_r" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215156 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosvprocessor_jtag_scfifo_r " "Found entity 4: niosvprocessor_jtag_scfifo_r" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215156 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosvprocessor_jtag " "Found entity 5: niosvprocessor_jtag" {  } { { "niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/niosvprocessor/synthesis/submodules/niosvprocessor_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813215156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcode.v 1 1 " "Found 1 design units, including 1 entities, in source file testcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 testcode " "Found entity 1: testcode" {  } { { "testcode.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/testcode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717813215158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813215158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testcode " "Elaborating entity \"testcode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717813215392 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testcode.v(30) " "Verilog HDL warning at testcode.v(30): ignoring unsupported system task" {  } { { "testcode.v" "" { Text "C:/Users/f_off/Desktop/quartusprojects/testcode.v" 30 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1717813215394 "|testcode"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "uut top_level_design " "Node instance \"uut\" instantiates undefined entity \"top_level_design\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "testcode.v" "uut" { Text "C:/Users/f_off/Desktop/quartusprojects/testcode.v" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1717813215437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/f_off/Desktop/quartusprojects/output_files/niosvprocessor.map.smsg " "Generated suppressed messages file C:/Users/f_off/Desktop/quartusprojects/output_files/niosvprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813215536 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717813216168 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun  8 03:20:16 2024 " "Processing ended: Sat Jun  8 03:20:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717813216168 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717813216168 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717813216168 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717813216168 ""}
