// Seed: 1843920544
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wand id_7,
    output wor id_8,
    input wor id_9
);
  wire id_11;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output wor id_2,
    input wor id_3,
    input tri0 id_4,
    input tri0 id_5
    , id_14,
    input tri0 id_6,
    output tri0 id_7,
    inout wor id_8,
    input supply0 id_9,
    output wor id_10,
    input wor id_11,
    input supply0 id_12
);
  genvar id_15;
  always @(id_1 or posedge id_14);
  tri1 id_16 = id_1;
  assign id_8 = id_15;
  wire id_17, id_18, id_19, id_20;
  module_0(
      id_16, id_1, id_6, id_4, id_6, id_2, id_6, id_16, id_16, id_9
  );
  wire id_21;
  wire id_22;
endmodule
