
STMars_modular_robot_v1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007864  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  080079f8  080079f8  000179f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d08  08007d08  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007d08  08007d08  00017d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d10  08007d10  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d10  08007d10  00017d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d14  08007d14  00017d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007d18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  200001dc  08007ef4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  08007ef4  00020344  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d25e  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020d5  00000000  00000000  0002d46a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a80  00000000  00000000  0002f540  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000948  00000000  00000000  0002ffc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020b17  00000000  00000000  00030908  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c8da  00000000  00000000  0005141f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c1314  00000000  00000000  0005dcf9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011f00d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003570  00000000  00000000  0011f088  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080079dc 	.word	0x080079dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080079dc 	.word	0x080079dc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8e:	f107 030c 	add.w	r3, r7, #12
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9e:	4b1d      	ldr	r3, [pc, #116]	; (8001014 <MX_GPIO_Init+0x8c>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa2:	4a1c      	ldr	r2, [pc, #112]	; (8001014 <MX_GPIO_Init+0x8c>)
 8000fa4:	f043 0304 	orr.w	r3, r3, #4
 8000fa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000faa:	4b1a      	ldr	r3, [pc, #104]	; (8001014 <MX_GPIO_Init+0x8c>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fae:	f003 0304 	and.w	r3, r3, #4
 8000fb2:	60bb      	str	r3, [r7, #8]
 8000fb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	4b17      	ldr	r3, [pc, #92]	; (8001014 <MX_GPIO_Init+0x8c>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fba:	4a16      	ldr	r2, [pc, #88]	; (8001014 <MX_GPIO_Init+0x8c>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fc2:	4b14      	ldr	r3, [pc, #80]	; (8001014 <MX_GPIO_Init+0x8c>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fce:	4b11      	ldr	r3, [pc, #68]	; (8001014 <MX_GPIO_Init+0x8c>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd2:	4a10      	ldr	r2, [pc, #64]	; (8001014 <MX_GPIO_Init+0x8c>)
 8000fd4:	f043 0302 	orr.w	r3, r3, #2
 8000fd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fda:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <MX_GPIO_Init+0x8c>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fde:	f003 0302 	and.w	r3, r3, #2
 8000fe2:	603b      	str	r3, [r7, #0]
 8000fe4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2108      	movs	r1, #8
 8000fea:	480b      	ldr	r0, [pc, #44]	; (8001018 <MX_GPIO_Init+0x90>)
 8000fec:	f000 fe5e 	bl	8001cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000ff0:	2308      	movs	r3, #8
 8000ff2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001000:	f107 030c 	add.w	r3, r7, #12
 8001004:	4619      	mov	r1, r3
 8001006:	4804      	ldr	r0, [pc, #16]	; (8001018 <MX_GPIO_Init+0x90>)
 8001008:	f000 fce6 	bl	80019d8 <HAL_GPIO_Init>

}
 800100c:	bf00      	nop
 800100e:	3720      	adds	r7, #32
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40021000 	.word	0x40021000
 8001018:	48000400 	.word	0x48000400

0800101c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001020:	f000 fb13 	bl	800164a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001024:	f000 f812 	bl	800104c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001028:	f7ff ffae 	bl	8000f88 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800102c:	f000 fa2e 	bl	800148c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001030:	f000 f9fc 	bl	800142c <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001034:	f000 f88e 	bl	8001154 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &Value, 1);
 8001038:	2201      	movs	r2, #1
 800103a:	4902      	ldr	r1, [pc, #8]	; (8001044 <main+0x28>)
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <main+0x2c>)
 800103e:	f002 f881 	bl	8003144 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001042:	e7fe      	b.n	8001042 <main+0x26>
 8001044:	20000204 	.word	0x20000204
 8001048:	2000023c 	.word	0x2000023c

0800104c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b0ac      	sub	sp, #176	; 0xb0
 8001050:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001052:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001056:	2244      	movs	r2, #68	; 0x44
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f002 ff7e 	bl	8003f5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001060:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	2254      	movs	r2, #84	; 0x54
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f002 ff70 	bl	8003f5c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800107c:	f000 fe2e 	bl	8001cdc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001080:	4b33      	ldr	r3, [pc, #204]	; (8001150 <SystemClock_Config+0x104>)
 8001082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001086:	4a32      	ldr	r2, [pc, #200]	; (8001150 <SystemClock_Config+0x104>)
 8001088:	f023 0318 	bic.w	r3, r3, #24
 800108c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001090:	2314      	movs	r3, #20
 8001092:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001094:	2301      	movs	r3, #1
 8001096:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001098:	2301      	movs	r3, #1
 800109a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010a4:	2360      	movs	r3, #96	; 0x60
 80010a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010aa:	2302      	movs	r3, #2
 80010ac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010b0:	2301      	movs	r3, #1
 80010b2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010b6:	2301      	movs	r3, #1
 80010b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 40;
 80010bc:	2328      	movs	r3, #40	; 0x28
 80010be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010c2:	2307      	movs	r3, #7
 80010c4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010c8:	2302      	movs	r3, #2
 80010ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010ce:	2302      	movs	r3, #2
 80010d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80010d8:	4618      	mov	r0, r3
 80010da:	f000 fe73 	bl	8001dc4 <HAL_RCC_OscConfig>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80010e4:	f000 f896 	bl	8001214 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e8:	230f      	movs	r3, #15
 80010ea:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ec:	2303      	movs	r3, #3
 80010ee:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010f4:	2300      	movs	r3, #0
 80010f6:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010f8:	2300      	movs	r3, #0
 80010fa:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010fc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001100:	2104      	movs	r1, #4
 8001102:	4618      	mov	r0, r3
 8001104:	f001 fa7e 	bl	8002604 <HAL_RCC_ClockConfig>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800110e:	f000 f881 	bl	8001214 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8001112:	2303      	movs	r3, #3
 8001114:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001116:	2300      	movs	r3, #0
 8001118:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800111a:	2300      	movs	r3, #0
 800111c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	4618      	mov	r0, r3
 8001122:	f001 fc73 	bl	8002a0c <HAL_RCCEx_PeriphCLKConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800112c:	f000 f872 	bl	8001214 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001130:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001134:	f000 fdf0 	bl	8001d18 <HAL_PWREx_ControlVoltageScaling>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 800113e:	f000 f869 	bl	8001214 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001142:	f001 fe55 	bl	8002df0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001146:	bf00      	nop
 8001148:	37b0      	adds	r7, #176	; 0xb0
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40021000 	.word	0x40021000

08001154 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001158:	2200      	movs	r2, #0
 800115a:	2100      	movs	r1, #0
 800115c:	2025      	movs	r0, #37	; 0x25
 800115e:	f000 fbc4 	bl	80018ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001162:	2025      	movs	r0, #37	; 0x25
 8001164:	f000 fbdd 	bl	8001922 <HAL_NVIC_EnableIRQ>
}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}

0800116c <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) // funkcja wywolywana po pomyslnym przeslaniu uarta
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	if(huart == &huart1) // spr czy nasz uart 2 przychodzi, huart to wskaznik, a huart2 to struktura, wiec potrzebujemy jej adres do spr ==
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a10      	ldr	r2, [pc, #64]	; (80011b8 <HAL_UART_TxCpltCallback+0x4c>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d118      	bne.n	80011ae <HAL_UART_TxCpltCallback+0x42>
	{
		i++;
 800117c:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <HAL_UART_TxCpltCallback+0x50>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	3301      	adds	r3, #1
 8001182:	b2da      	uxtb	r2, r3
 8001184:	4b0d      	ldr	r3, [pc, #52]	; (80011bc <HAL_UART_TxCpltCallback+0x50>)
 8001186:	701a      	strb	r2, [r3, #0]
		LenToSend = sprintf((char*) MessageToSend, "Int nr: %d\r\n", i);
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <HAL_UART_TxCpltCallback+0x50>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	490c      	ldr	r1, [pc, #48]	; (80011c0 <HAL_UART_TxCpltCallback+0x54>)
 8001190:	480c      	ldr	r0, [pc, #48]	; (80011c4 <HAL_UART_TxCpltCallback+0x58>)
 8001192:	f003 fd2f 	bl	8004bf4 <siprintf>
 8001196:	4603      	mov	r3, r0
 8001198:	b2da      	uxtb	r2, r3
 800119a:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <HAL_UART_TxCpltCallback+0x5c>)
 800119c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart1, MessageToSend, LenToSend);
 800119e:	4b0a      	ldr	r3, [pc, #40]	; (80011c8 <HAL_UART_TxCpltCallback+0x5c>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	461a      	mov	r2, r3
 80011a6:	4907      	ldr	r1, [pc, #28]	; (80011c4 <HAL_UART_TxCpltCallback+0x58>)
 80011a8:	4803      	ldr	r0, [pc, #12]	; (80011b8 <HAL_UART_TxCpltCallback+0x4c>)
 80011aa:	f001 ff6f 	bl	800308c <HAL_UART_Transmit_IT>
	}
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	2000023c 	.word	0x2000023c
 80011bc:	20000216 	.word	0x20000216
 80011c0:	080079f8 	.word	0x080079f8
 80011c4:	20000218 	.word	0x20000218
 80011c8:	20000238 	.word	0x20000238

080011cc <HAL_UART_RxCpltCallback>:

//ODBIOR
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4a0c      	ldr	r2, [pc, #48]	; (8001208 <HAL_UART_RxCpltCallback+0x3c>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d111      	bne.n	8001200 <HAL_UART_RxCpltCallback+0x34>
	{
		HAL_UART_Receive_IT(&huart1, &Value, 1); // wywolanie przerwania po otrzymaniu 1 znaku
 80011dc:	2201      	movs	r2, #1
 80011de:	490b      	ldr	r1, [pc, #44]	; (800120c <HAL_UART_RxCpltCallback+0x40>)
 80011e0:	4809      	ldr	r0, [pc, #36]	; (8001208 <HAL_UART_RxCpltCallback+0x3c>)
 80011e2:	f001 ffaf 	bl	8003144 <HAL_UART_Receive_IT>
//
//		if(strcmp(ReceiveChar, "\n") == 0)
//		{
//			UART_ParseLine(&MessageToRead);
//		}
		if(Value == '\n')
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <HAL_UART_RxCpltCallback+0x40>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b0a      	cmp	r3, #10
 80011ec:	d102      	bne.n	80011f4 <HAL_UART_RxCpltCallback+0x28>
		{
			UART_ParseLine(&MessageToRead);
 80011ee:	4808      	ldr	r0, [pc, #32]	; (8001210 <HAL_UART_RxCpltCallback+0x44>)
 80011f0:	f000 f908 	bl	8001404 <UART_ParseLine>
		}
		RB_Write(&MessageToRead, Value);
 80011f4:	4b05      	ldr	r3, [pc, #20]	; (800120c <HAL_UART_RxCpltCallback+0x40>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	4619      	mov	r1, r3
 80011fa:	4805      	ldr	r0, [pc, #20]	; (8001210 <HAL_UART_RxCpltCallback+0x44>)
 80011fc:	f000 f80e 	bl	800121c <RB_Write>
	}

}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	2000023c 	.word	0x2000023c
 800120c:	20000204 	.word	0x20000204
 8001210:	20000208 	.word	0x20000208

08001214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121a:	e7fe      	b.n	800121a <Error_Handler+0x6>

0800121c <RB_Write>:
	return RB_OK;	// Return Success
}


RB_Status RB_Write(RingBuffer *rb, uint8_t Value)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	460b      	mov	r3, r1
 8001226:	70fb      	strb	r3, [r7, #3]
	uint8_t TmpHead = (rb->Head + 1) % RING_BUFFER_SIZE; // Temp Head pointer for free space check
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	1c5a      	adds	r2, r3, #1
 800122e:	4b12      	ldr	r3, [pc, #72]	; (8001278 <RB_Write+0x5c>)
 8001230:	fb83 1302 	smull	r1, r3, r3, r2
 8001234:	1059      	asrs	r1, r3, #1
 8001236:	17d3      	asrs	r3, r2, #31
 8001238:	1ac9      	subs	r1, r1, r3
 800123a:	460b      	mov	r3, r1
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	440b      	add	r3, r1
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	1ad1      	subs	r1, r2, r3
 8001244:	460b      	mov	r3, r1
 8001246:	73fb      	strb	r3, [r7, #15]

	if(TmpHead == rb->Tail) // Check if there is one free space in front of Had pointer
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	785b      	ldrb	r3, [r3, #1]
 800124c:	7bfa      	ldrb	r2, [r7, #15]
 800124e:	429a      	cmp	r2, r3
 8001250:	d101      	bne.n	8001256 <RB_Write+0x3a>
	{
		return RB_ERROR; // No free space error
 8001252:	2301      	movs	r3, #1
 8001254:	e00a      	b.n	800126c <RB_Write+0x50>
	}

	rb->Buffer[rb->Head] = Value; // Write new byte in Head position
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	461a      	mov	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4413      	add	r3, r2
 8001260:	78fa      	ldrb	r2, [r7, #3]
 8001262:	709a      	strb	r2, [r3, #2]
	rb->Head = TmpHead; 	// New Head pointer value
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	7bfa      	ldrb	r2, [r7, #15]
 8001268:	701a      	strb	r2, [r3, #0]

	return RB_OK;	// Return Success
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	3714      	adds	r7, #20
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	2aaaaaab 	.word	0x2aaaaaab

0800127c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001282:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <HAL_MspInit+0x44>)
 8001284:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001286:	4a0e      	ldr	r2, [pc, #56]	; (80012c0 <HAL_MspInit+0x44>)
 8001288:	f043 0301 	orr.w	r3, r3, #1
 800128c:	6613      	str	r3, [r2, #96]	; 0x60
 800128e:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <HAL_MspInit+0x44>)
 8001290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800129a:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <HAL_MspInit+0x44>)
 800129c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800129e:	4a08      	ldr	r2, [pc, #32]	; (80012c0 <HAL_MspInit+0x44>)
 80012a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a4:	6593      	str	r3, [r2, #88]	; 0x58
 80012a6:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <HAL_MspInit+0x44>)
 80012a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ae:	603b      	str	r3, [r7, #0]
 80012b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	40021000 	.word	0x40021000

080012c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012c8:	e7fe      	b.n	80012c8 <NMI_Handler+0x4>

080012ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ca:	b480      	push	{r7}
 80012cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ce:	e7fe      	b.n	80012ce <HardFault_Handler+0x4>

080012d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d4:	e7fe      	b.n	80012d4 <MemManage_Handler+0x4>

080012d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012d6:	b480      	push	{r7}
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012da:	e7fe      	b.n	80012da <BusFault_Handler+0x4>

080012dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e0:	e7fe      	b.n	80012e0 <UsageFault_Handler+0x4>

080012e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e2:	b480      	push	{r7}
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr

080012fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012fe:	b480      	push	{r7}
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001302:	bf00      	nop
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001310:	f000 f9f0 	bl	80016f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}

08001318 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
//	UARTDMA_UartIrqHandler(&huartdma1); // WERSJA NA DMA!!!
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800131c:	4802      	ldr	r0, [pc, #8]	; (8001328 <USART1_IRQHandler+0x10>)
 800131e:	f001 ffb3 	bl	8003288 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	2000023c 	.word	0x2000023c

0800132c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001334:	4a14      	ldr	r2, [pc, #80]	; (8001388 <_sbrk+0x5c>)
 8001336:	4b15      	ldr	r3, [pc, #84]	; (800138c <_sbrk+0x60>)
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <_sbrk+0x64>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d102      	bne.n	800134e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <_sbrk+0x64>)
 800134a:	4a12      	ldr	r2, [pc, #72]	; (8001394 <_sbrk+0x68>)
 800134c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800134e:	4b10      	ldr	r3, [pc, #64]	; (8001390 <_sbrk+0x64>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	429a      	cmp	r2, r3
 800135a:	d207      	bcs.n	800136c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800135c:	f002 fdd4 	bl	8003f08 <__errno>
 8001360:	4602      	mov	r2, r0
 8001362:	230c      	movs	r3, #12
 8001364:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	e009      	b.n	8001380 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <_sbrk+0x64>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001372:	4b07      	ldr	r3, [pc, #28]	; (8001390 <_sbrk+0x64>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	4a05      	ldr	r2, [pc, #20]	; (8001390 <_sbrk+0x64>)
 800137c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800137e:	68fb      	ldr	r3, [r7, #12]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3718      	adds	r7, #24
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20010000 	.word	0x20010000
 800138c:	00000400 	.word	0x00000400
 8001390:	200001f8 	.word	0x200001f8
 8001394:	20000348 	.word	0x20000348

08001398 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800139c:	4b17      	ldr	r3, [pc, #92]	; (80013fc <SystemInit+0x64>)
 800139e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013a2:	4a16      	ldr	r2, [pc, #88]	; (80013fc <SystemInit+0x64>)
 80013a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80013ac:	4b14      	ldr	r3, [pc, #80]	; (8001400 <SystemInit+0x68>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a13      	ldr	r2, [pc, #76]	; (8001400 <SystemInit+0x68>)
 80013b2:	f043 0301 	orr.w	r3, r3, #1
 80013b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80013b8:	4b11      	ldr	r3, [pc, #68]	; (8001400 <SystemInit+0x68>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80013be:	4b10      	ldr	r3, [pc, #64]	; (8001400 <SystemInit+0x68>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a0f      	ldr	r2, [pc, #60]	; (8001400 <SystemInit+0x68>)
 80013c4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80013c8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80013cc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80013ce:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <SystemInit+0x68>)
 80013d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013d4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80013d6:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <SystemInit+0x68>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a09      	ldr	r2, [pc, #36]	; (8001400 <SystemInit+0x68>)
 80013dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013e0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80013e2:	4b07      	ldr	r3, [pc, #28]	; (8001400 <SystemInit+0x68>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013e8:	4b04      	ldr	r3, [pc, #16]	; (80013fc <SystemInit+0x64>)
 80013ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013ee:	609a      	str	r2, [r3, #8]
#endif
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000ed00 	.word	0xe000ed00
 8001400:	40021000 	.word	0x40021000

08001404 <UART_ParseLine>:

#include "uart_decryption.h"
#include "main.h"

void UART_ParseLine(RingBuffer *ReceiveMessage)
{
 8001404:	b490      	push	{r4, r7}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]

	RingBuffer Order = *ReceiveMessage;
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	f107 0308 	add.w	r3, r7, #8
 8001412:	4614      	mov	r4, r2
 8001414:	6820      	ldr	r0, [r4, #0]
 8001416:	6861      	ldr	r1, [r4, #4]
 8001418:	68a2      	ldr	r2, [r4, #8]
 800141a:	c307      	stmia	r3!, {r0, r1, r2}
 800141c:	89a2      	ldrh	r2, [r4, #12]
 800141e:	801a      	strh	r2, [r3, #0]

	Order = Order;


}
 8001420:	bf00      	nop
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bc90      	pop	{r4, r7}
 8001428:	4770      	bx	lr
	...

0800142c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;
DMA_HandleTypeDef hdma_usart1_rx;
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
void MX_USART1_UART_Init(void)
{
 8001430:	4b14      	ldr	r3, [pc, #80]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001432:	4a15      	ldr	r2, [pc, #84]	; (8001488 <MX_USART1_UART_Init+0x5c>)
 8001434:	601a      	str	r2, [r3, #0]

 8001436:	4b13      	ldr	r3, [pc, #76]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001438:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800143c:	605a      	str	r2, [r3, #4]
  huart1.Instance = USART1;
 800143e:	4b11      	ldr	r3, [pc, #68]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  huart1.Init.BaudRate = 38400;
 8001444:	4b0f      	ldr	r3, [pc, #60]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001446:	2200      	movs	r2, #0
 8001448:	60da      	str	r2, [r3, #12]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800144a:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <MX_USART1_UART_Init+0x58>)
 800144c:	2200      	movs	r2, #0
 800144e:	611a      	str	r2, [r3, #16]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001450:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001452:	220c      	movs	r2, #12
 8001454:	615a      	str	r2, [r3, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800145c:	4b09      	ldr	r3, [pc, #36]	; (8001484 <MX_USART1_UART_Init+0x58>)
 800145e:	2200      	movs	r2, #0
 8001460:	61da      	str	r2, [r3, #28]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001462:	4b08      	ldr	r3, [pc, #32]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001464:	2200      	movs	r2, #0
 8001466:	621a      	str	r2, [r3, #32]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001468:	4b06      	ldr	r3, [pc, #24]	; (8001484 <MX_USART1_UART_Init+0x58>)
 800146a:	2200      	movs	r2, #0
 800146c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800146e:	4805      	ldr	r0, [pc, #20]	; (8001484 <MX_USART1_UART_Init+0x58>)
 8001470:	f001 fdbe 	bl	8002ff0 <HAL_UART_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_USART1_UART_Init+0x52>
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800147a:	f7ff fecb 	bl	8001214 <Error_Handler>
  {
    Error_Handler();
  }
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	2000023c 	.word	0x2000023c
 8001488:	40013800 	.word	0x40013800

0800148c <MX_USART2_UART_Init>:

}
/* USART2 init function */

 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
void MX_USART2_UART_Init(void)
{
 8001490:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 8001492:	4a15      	ldr	r2, [pc, #84]	; (80014e8 <MX_USART2_UART_Init+0x5c>)
 8001494:	601a      	str	r2, [r3, #0]

 8001496:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 8001498:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800149c:	605a      	str	r2, [r3, #4]
  huart2.Instance = USART2;
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	609a      	str	r2, [r3, #8]
  huart2.Init.BaudRate = 115200;
 80014a4:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	60da      	str	r2, [r3, #12]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014b0:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 80014b2:	220c      	movs	r2, #12
 80014b4:	615a      	str	r2, [r3, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014b6:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	619a      	str	r2, [r3, #24]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014bc:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 80014be:	2200      	movs	r2, #0
 80014c0:	61da      	str	r2, [r3, #28]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c2:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	621a      	str	r2, [r3, #32]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c8:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ce:	4805      	ldr	r0, [pc, #20]	; (80014e4 <MX_USART2_UART_Init+0x58>)
 80014d0:	f001 fd8e 	bl	8002ff0 <HAL_UART_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_USART2_UART_Init+0x52>
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014da:	f7ff fe9b 	bl	8001214 <Error_Handler>
  {
    Error_Handler();
  }
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200002bc 	.word	0x200002bc
 80014e8:	40004400 	.word	0x40004400

080014ec <HAL_UART_MspInit>:

}

 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08c      	sub	sp, #48	; 0x30
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014f4:	f107 031c 	add.w	r3, r7, #28
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]

 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a38      	ldr	r2, [pc, #224]	; (80015ec <HAL_UART_MspInit+0x100>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d12a      	bne.n	8001564 <HAL_UART_MspInit+0x78>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
 800150e:	4b38      	ldr	r3, [pc, #224]	; (80015f0 <HAL_UART_MspInit+0x104>)
 8001510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001512:	4a37      	ldr	r2, [pc, #220]	; (80015f0 <HAL_UART_MspInit+0x104>)
 8001514:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001518:	6613      	str	r3, [r2, #96]	; 0x60
 800151a:	4b35      	ldr	r3, [pc, #212]	; (80015f0 <HAL_UART_MspInit+0x104>)
 800151c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800151e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001522:	61bb      	str	r3, [r7, #24]
 8001524:	69bb      	ldr	r3, [r7, #24]
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001526:	4b32      	ldr	r3, [pc, #200]	; (80015f0 <HAL_UART_MspInit+0x104>)
 8001528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152a:	4a31      	ldr	r2, [pc, #196]	; (80015f0 <HAL_UART_MspInit+0x104>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001532:	4b2f      	ldr	r3, [pc, #188]	; (80015f0 <HAL_UART_MspInit+0x104>)
 8001534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	617b      	str	r3, [r7, #20]
 800153c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
 800153e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001542:	61fb      	str	r3, [r7, #28]
    */
 8001544:	2302      	movs	r3, #2
 8001546:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001548:	2300      	movs	r3, #0
 800154a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154c:	2303      	movs	r3, #3
 800154e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001550:	2307      	movs	r3, #7
 8001552:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001554:	f107 031c 	add.w	r3, r7, #28
 8001558:	4619      	mov	r1, r3
 800155a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155e:	f000 fa3b 	bl	80019d8 <HAL_GPIO_Init>
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001562:	e03f      	b.n	80015e4 <HAL_UART_MspInit+0xf8>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a22      	ldr	r2, [pc, #136]	; (80015f4 <HAL_UART_MspInit+0x108>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d13a      	bne.n	80015e4 <HAL_UART_MspInit+0xf8>
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800156e:	4b20      	ldr	r3, [pc, #128]	; (80015f0 <HAL_UART_MspInit+0x104>)
 8001570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001572:	4a1f      	ldr	r2, [pc, #124]	; (80015f0 <HAL_UART_MspInit+0x104>)
 8001574:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001578:	6593      	str	r3, [r2, #88]	; 0x58
 800157a:	4b1d      	ldr	r3, [pc, #116]	; (80015f0 <HAL_UART_MspInit+0x104>)
 800157c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001582:	613b      	str	r3, [r7, #16]
 8001584:	693b      	ldr	r3, [r7, #16]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001586:	4b1a      	ldr	r3, [pc, #104]	; (80015f0 <HAL_UART_MspInit+0x104>)
 8001588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158a:	4a19      	ldr	r2, [pc, #100]	; (80015f0 <HAL_UART_MspInit+0x104>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001592:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <HAL_UART_MspInit+0x104>)
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]

 800159e:	2304      	movs	r3, #4
 80015a0:	61fb      	str	r3, [r7, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80015a2:	2302      	movs	r3, #2
 80015a4:	623b      	str	r3, [r7, #32]

 80015a6:	2300      	movs	r3, #0
 80015a8:	627b      	str	r3, [r7, #36]	; 0x24
    /* USART1_TX Init */
 80015aa:	2303      	movs	r3, #3
 80015ac:	62bb      	str	r3, [r7, #40]	; 0x28
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80015ae:	2307      	movs	r3, #7
 80015b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 80015b2:	f107 031c 	add.w	r3, r7, #28
 80015b6:	4619      	mov	r1, r3
 80015b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015bc:	f000 fa0c 	bl	80019d8 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015c4:	61fb      	str	r3, [r7, #28]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015c6:	2302      	movs	r3, #2
 80015c8:	623b      	str	r3, [r7, #32]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015ca:	2300      	movs	r3, #0
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015ce:	2303      	movs	r3, #3
 80015d0:	62bb      	str	r3, [r7, #40]	; 0x28
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80015d2:	2303      	movs	r3, #3
 80015d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015d6:	f107 031c 	add.w	r3, r7, #28
 80015da:	4619      	mov	r1, r3
 80015dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015e0:	f000 f9fa 	bl	80019d8 <HAL_GPIO_Init>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80015e4:	bf00      	nop
 80015e6:	3730      	adds	r7, #48	; 0x30
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40013800 	.word	0x40013800
 80015f0:	40021000 	.word	0x40021000
 80015f4:	40004400 	.word	0x40004400

080015f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001630 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015fc:	f7ff fecc 	bl	8001398 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001600:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001602:	e003      	b.n	800160c <LoopCopyDataInit>

08001604 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001604:	4b0b      	ldr	r3, [pc, #44]	; (8001634 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001606:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001608:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800160a:	3104      	adds	r1, #4

0800160c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800160c:	480a      	ldr	r0, [pc, #40]	; (8001638 <LoopForever+0xa>)
	ldr	r3, =_edata
 800160e:	4b0b      	ldr	r3, [pc, #44]	; (800163c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001610:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001612:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001614:	d3f6      	bcc.n	8001604 <CopyDataInit>
	ldr	r2, =_sbss
 8001616:	4a0a      	ldr	r2, [pc, #40]	; (8001640 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001618:	e002      	b.n	8001620 <LoopFillZerobss>

0800161a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800161a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800161c:	f842 3b04 	str.w	r3, [r2], #4

08001620 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <LoopForever+0x16>)
	cmp	r2, r3
 8001622:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001624:	d3f9      	bcc.n	800161a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001626:	f002 fc75 	bl	8003f14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800162a:	f7ff fcf7 	bl	800101c <main>

0800162e <LoopForever>:

LoopForever:
    b LoopForever
 800162e:	e7fe      	b.n	800162e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001630:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001634:	08007d18 	.word	0x08007d18
	ldr	r0, =_sdata
 8001638:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800163c:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8001640:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8001644:	20000344 	.word	0x20000344

08001648 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001648:	e7fe      	b.n	8001648 <ADC1_IRQHandler>

0800164a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	b082      	sub	sp, #8
 800164e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001650:	2300      	movs	r3, #0
 8001652:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001654:	2003      	movs	r0, #3
 8001656:	f000 f93d 	bl	80018d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800165a:	2000      	movs	r0, #0
 800165c:	f000 f80e 	bl	800167c <HAL_InitTick>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d002      	beq.n	800166c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	71fb      	strb	r3, [r7, #7]
 800166a:	e001      	b.n	8001670 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800166c:	f7ff fe06 	bl	800127c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001670:	79fb      	ldrb	r3, [r7, #7]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
	...

0800167c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001684:	2300      	movs	r3, #0
 8001686:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001688:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <HAL_InitTick+0x6c>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d023      	beq.n	80016d8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001690:	4b16      	ldr	r3, [pc, #88]	; (80016ec <HAL_InitTick+0x70>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <HAL_InitTick+0x6c>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	4619      	mov	r1, r3
 800169a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800169e:	fbb3 f3f1 	udiv	r3, r3, r1
 80016a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a6:	4618      	mov	r0, r3
 80016a8:	f000 f949 	bl	800193e <HAL_SYSTICK_Config>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d10f      	bne.n	80016d2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2b0f      	cmp	r3, #15
 80016b6:	d809      	bhi.n	80016cc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016b8:	2200      	movs	r2, #0
 80016ba:	6879      	ldr	r1, [r7, #4]
 80016bc:	f04f 30ff 	mov.w	r0, #4294967295
 80016c0:	f000 f913 	bl	80018ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016c4:	4a0a      	ldr	r2, [pc, #40]	; (80016f0 <HAL_InitTick+0x74>)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	e007      	b.n	80016dc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	73fb      	strb	r3, [r7, #15]
 80016d0:	e004      	b.n	80016dc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	73fb      	strb	r3, [r7, #15]
 80016d6:	e001      	b.n	80016dc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000008 	.word	0x20000008
 80016ec:	20000000 	.word	0x20000000
 80016f0:	20000004 	.word	0x20000004

080016f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016f8:	4b06      	ldr	r3, [pc, #24]	; (8001714 <HAL_IncTick+0x20>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	4b06      	ldr	r3, [pc, #24]	; (8001718 <HAL_IncTick+0x24>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4413      	add	r3, r2
 8001704:	4a04      	ldr	r2, [pc, #16]	; (8001718 <HAL_IncTick+0x24>)
 8001706:	6013      	str	r3, [r2, #0]
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	20000008 	.word	0x20000008
 8001718:	2000033c 	.word	0x2000033c

0800171c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return uwTick;
 8001720:	4b03      	ldr	r3, [pc, #12]	; (8001730 <HAL_GetTick+0x14>)
 8001722:	681b      	ldr	r3, [r3, #0]
}
 8001724:	4618      	mov	r0, r3
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	2000033c 	.word	0x2000033c

08001734 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001744:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <__NVIC_SetPriorityGrouping+0x44>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800174a:	68ba      	ldr	r2, [r7, #8]
 800174c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001750:	4013      	ands	r3, r2
 8001752:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800175c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001764:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001766:	4a04      	ldr	r2, [pc, #16]	; (8001778 <__NVIC_SetPriorityGrouping+0x44>)
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	60d3      	str	r3, [r2, #12]
}
 800176c:	bf00      	nop
 800176e:	3714      	adds	r7, #20
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001780:	4b04      	ldr	r3, [pc, #16]	; (8001794 <__NVIC_GetPriorityGrouping+0x18>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	0a1b      	lsrs	r3, r3, #8
 8001786:	f003 0307 	and.w	r3, r3, #7
}
 800178a:	4618      	mov	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr
 8001794:	e000ed00 	.word	0xe000ed00

08001798 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	db0b      	blt.n	80017c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	f003 021f 	and.w	r2, r3, #31
 80017b0:	4907      	ldr	r1, [pc, #28]	; (80017d0 <__NVIC_EnableIRQ+0x38>)
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	095b      	lsrs	r3, r3, #5
 80017b8:	2001      	movs	r0, #1
 80017ba:	fa00 f202 	lsl.w	r2, r0, r2
 80017be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	e000e100 	.word	0xe000e100

080017d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	6039      	str	r1, [r7, #0]
 80017de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	db0a      	blt.n	80017fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	490c      	ldr	r1, [pc, #48]	; (8001820 <__NVIC_SetPriority+0x4c>)
 80017ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f2:	0112      	lsls	r2, r2, #4
 80017f4:	b2d2      	uxtb	r2, r2
 80017f6:	440b      	add	r3, r1
 80017f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017fc:	e00a      	b.n	8001814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4908      	ldr	r1, [pc, #32]	; (8001824 <__NVIC_SetPriority+0x50>)
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	f003 030f 	and.w	r3, r3, #15
 800180a:	3b04      	subs	r3, #4
 800180c:	0112      	lsls	r2, r2, #4
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	440b      	add	r3, r1
 8001812:	761a      	strb	r2, [r3, #24]
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	e000e100 	.word	0xe000e100
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001828:	b480      	push	{r7}
 800182a:	b089      	sub	sp, #36	; 0x24
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	60b9      	str	r1, [r7, #8]
 8001832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f003 0307 	and.w	r3, r3, #7
 800183a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	f1c3 0307 	rsb	r3, r3, #7
 8001842:	2b04      	cmp	r3, #4
 8001844:	bf28      	it	cs
 8001846:	2304      	movcs	r3, #4
 8001848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3304      	adds	r3, #4
 800184e:	2b06      	cmp	r3, #6
 8001850:	d902      	bls.n	8001858 <NVIC_EncodePriority+0x30>
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	3b03      	subs	r3, #3
 8001856:	e000      	b.n	800185a <NVIC_EncodePriority+0x32>
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800185c:	f04f 32ff 	mov.w	r2, #4294967295
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	43da      	mvns	r2, r3
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	401a      	ands	r2, r3
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001870:	f04f 31ff 	mov.w	r1, #4294967295
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	fa01 f303 	lsl.w	r3, r1, r3
 800187a:	43d9      	mvns	r1, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001880:	4313      	orrs	r3, r2
         );
}
 8001882:	4618      	mov	r0, r3
 8001884:	3724      	adds	r7, #36	; 0x24
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
	...

08001890 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3b01      	subs	r3, #1
 800189c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018a0:	d301      	bcc.n	80018a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018a2:	2301      	movs	r3, #1
 80018a4:	e00f      	b.n	80018c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018a6:	4a0a      	ldr	r2, [pc, #40]	; (80018d0 <SysTick_Config+0x40>)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3b01      	subs	r3, #1
 80018ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ae:	210f      	movs	r1, #15
 80018b0:	f04f 30ff 	mov.w	r0, #4294967295
 80018b4:	f7ff ff8e 	bl	80017d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b8:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <SysTick_Config+0x40>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018be:	4b04      	ldr	r3, [pc, #16]	; (80018d0 <SysTick_Config+0x40>)
 80018c0:	2207      	movs	r2, #7
 80018c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	e000e010 	.word	0xe000e010

080018d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f7ff ff29 	bl	8001734 <__NVIC_SetPriorityGrouping>
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b086      	sub	sp, #24
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	4603      	mov	r3, r0
 80018f2:	60b9      	str	r1, [r7, #8]
 80018f4:	607a      	str	r2, [r7, #4]
 80018f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018fc:	f7ff ff3e 	bl	800177c <__NVIC_GetPriorityGrouping>
 8001900:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	68b9      	ldr	r1, [r7, #8]
 8001906:	6978      	ldr	r0, [r7, #20]
 8001908:	f7ff ff8e 	bl	8001828 <NVIC_EncodePriority>
 800190c:	4602      	mov	r2, r0
 800190e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001912:	4611      	mov	r1, r2
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff ff5d 	bl	80017d4 <__NVIC_SetPriority>
}
 800191a:	bf00      	nop
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b082      	sub	sp, #8
 8001926:	af00      	add	r7, sp, #0
 8001928:	4603      	mov	r3, r0
 800192a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800192c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff31 	bl	8001798 <__NVIC_EnableIRQ>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b082      	sub	sp, #8
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7ff ffa2 	bl	8001890 <SysTick_Config>
 800194c:	4603      	mov	r3, r0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b084      	sub	sp, #16
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800195e:	2300      	movs	r3, #0
 8001960:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001968:	b2db      	uxtb	r3, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d005      	beq.n	800197a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2204      	movs	r2, #4
 8001972:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	73fb      	strb	r3, [r7, #15]
 8001978:	e029      	b.n	80019ce <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f022 020e 	bic.w	r2, r2, #14
 8001988:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f022 0201 	bic.w	r2, r2, #1
 8001998:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199e:	f003 021c 	and.w	r2, r3, #28
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	2101      	movs	r1, #1
 80019a8:	fa01 f202 	lsl.w	r2, r1, r2
 80019ac:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2201      	movs	r2, #1
 80019b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	4798      	blx	r3
    }
  }
  return status;
 80019ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3710      	adds	r7, #16
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019d8:	b480      	push	{r7}
 80019da:	b087      	sub	sp, #28
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019e2:	2300      	movs	r3, #0
 80019e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019e6:	e148      	b.n	8001c7a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	2101      	movs	r1, #1
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	fa01 f303 	lsl.w	r3, r1, r3
 80019f4:	4013      	ands	r3, r2
 80019f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	f000 813a 	beq.w	8001c74 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d00b      	beq.n	8001a20 <HAL_GPIO_Init+0x48>
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d007      	beq.n	8001a20 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a14:	2b11      	cmp	r3, #17
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b12      	cmp	r3, #18
 8001a1e:	d130      	bne.n	8001a82 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	2203      	movs	r2, #3
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4013      	ands	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	68da      	ldr	r2, [r3, #12]
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a56:	2201      	movs	r2, #1
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	4013      	ands	r3, r2
 8001a64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	091b      	lsrs	r3, r3, #4
 8001a6c:	f003 0201 	and.w	r2, r3, #1
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	2203      	movs	r2, #3
 8001a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a92:	43db      	mvns	r3, r3
 8001a94:	693a      	ldr	r2, [r7, #16]
 8001a96:	4013      	ands	r3, r2
 8001a98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	689a      	ldr	r2, [r3, #8]
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d003      	beq.n	8001ac2 <HAL_GPIO_Init+0xea>
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b12      	cmp	r3, #18
 8001ac0:	d123      	bne.n	8001b0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	08da      	lsrs	r2, r3, #3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3208      	adds	r2, #8
 8001aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ace:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	f003 0307 	and.w	r3, r3, #7
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	220f      	movs	r2, #15
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	691a      	ldr	r2, [r3, #16]
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	08da      	lsrs	r2, r3, #3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3208      	adds	r2, #8
 8001b04:	6939      	ldr	r1, [r7, #16]
 8001b06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	2203      	movs	r2, #3
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f003 0203 	and.w	r2, r3, #3
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f000 8094 	beq.w	8001c74 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4c:	4b52      	ldr	r3, [pc, #328]	; (8001c98 <HAL_GPIO_Init+0x2c0>)
 8001b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b50:	4a51      	ldr	r2, [pc, #324]	; (8001c98 <HAL_GPIO_Init+0x2c0>)
 8001b52:	f043 0301 	orr.w	r3, r3, #1
 8001b56:	6613      	str	r3, [r2, #96]	; 0x60
 8001b58:	4b4f      	ldr	r3, [pc, #316]	; (8001c98 <HAL_GPIO_Init+0x2c0>)
 8001b5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b64:	4a4d      	ldr	r2, [pc, #308]	; (8001c9c <HAL_GPIO_Init+0x2c4>)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	089b      	lsrs	r3, r3, #2
 8001b6a:	3302      	adds	r3, #2
 8001b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	220f      	movs	r2, #15
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	43db      	mvns	r3, r3
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4013      	ands	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b8e:	d00d      	beq.n	8001bac <HAL_GPIO_Init+0x1d4>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a43      	ldr	r2, [pc, #268]	; (8001ca0 <HAL_GPIO_Init+0x2c8>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d007      	beq.n	8001ba8 <HAL_GPIO_Init+0x1d0>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a42      	ldr	r2, [pc, #264]	; (8001ca4 <HAL_GPIO_Init+0x2cc>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d101      	bne.n	8001ba4 <HAL_GPIO_Init+0x1cc>
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	e004      	b.n	8001bae <HAL_GPIO_Init+0x1d6>
 8001ba4:	2307      	movs	r3, #7
 8001ba6:	e002      	b.n	8001bae <HAL_GPIO_Init+0x1d6>
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e000      	b.n	8001bae <HAL_GPIO_Init+0x1d6>
 8001bac:	2300      	movs	r3, #0
 8001bae:	697a      	ldr	r2, [r7, #20]
 8001bb0:	f002 0203 	and.w	r2, r2, #3
 8001bb4:	0092      	lsls	r2, r2, #2
 8001bb6:	4093      	lsls	r3, r2
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bbe:	4937      	ldr	r1, [pc, #220]	; (8001c9c <HAL_GPIO_Init+0x2c4>)
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	089b      	lsrs	r3, r3, #2
 8001bc4:	3302      	adds	r3, #2
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001bcc:	4b36      	ldr	r3, [pc, #216]	; (8001ca8 <HAL_GPIO_Init+0x2d0>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d003      	beq.n	8001bf0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bf0:	4a2d      	ldr	r2, [pc, #180]	; (8001ca8 <HAL_GPIO_Init+0x2d0>)
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001bf6:	4b2c      	ldr	r3, [pc, #176]	; (8001ca8 <HAL_GPIO_Init+0x2d0>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4013      	ands	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d003      	beq.n	8001c1a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c1a:	4a23      	ldr	r2, [pc, #140]	; (8001ca8 <HAL_GPIO_Init+0x2d0>)
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c20:	4b21      	ldr	r3, [pc, #132]	; (8001ca8 <HAL_GPIO_Init+0x2d0>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d003      	beq.n	8001c44 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c44:	4a18      	ldr	r2, [pc, #96]	; (8001ca8 <HAL_GPIO_Init+0x2d0>)
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <HAL_GPIO_Init+0x2d0>)
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	43db      	mvns	r3, r3
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4013      	ands	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d003      	beq.n	8001c6e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ca8 <HAL_GPIO_Init+0x2d0>)
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	3301      	adds	r3, #1
 8001c78:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	fa22 f303 	lsr.w	r3, r2, r3
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	f47f aeaf 	bne.w	80019e8 <HAL_GPIO_Init+0x10>
  }
}
 8001c8a:	bf00      	nop
 8001c8c:	371c      	adds	r7, #28
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	40010000 	.word	0x40010000
 8001ca0:	48000400 	.word	0x48000400
 8001ca4:	48000800 	.word	0x48000800
 8001ca8:	40010400 	.word	0x40010400

08001cac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	807b      	strh	r3, [r7, #2]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cbc:	787b      	ldrb	r3, [r7, #1]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d003      	beq.n	8001cca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cc2:	887a      	ldrh	r2, [r7, #2]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001cc8:	e002      	b.n	8001cd0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cca:	887a      	ldrh	r2, [r7, #2]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ce0:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a04      	ldr	r2, [pc, #16]	; (8001cf8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001ce6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cea:	6013      	str	r3, [r2, #0]
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	40007000 	.word	0x40007000

08001cfc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d00:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <HAL_PWREx_GetVoltageRange+0x18>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	40007000 	.word	0x40007000

08001d18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d26:	d130      	bne.n	8001d8a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d28:	4b23      	ldr	r3, [pc, #140]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d34:	d038      	beq.n	8001da8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d36:	4b20      	ldr	r3, [pc, #128]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d3e:	4a1e      	ldr	r2, [pc, #120]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d44:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d46:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2232      	movs	r2, #50	; 0x32
 8001d4c:	fb02 f303 	mul.w	r3, r2, r3
 8001d50:	4a1b      	ldr	r2, [pc, #108]	; (8001dc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001d52:	fba2 2303 	umull	r2, r3, r2, r3
 8001d56:	0c9b      	lsrs	r3, r3, #18
 8001d58:	3301      	adds	r3, #1
 8001d5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d5c:	e002      	b.n	8001d64 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	3b01      	subs	r3, #1
 8001d62:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d64:	4b14      	ldr	r3, [pc, #80]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d70:	d102      	bne.n	8001d78 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1f2      	bne.n	8001d5e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d78:	4b0f      	ldr	r3, [pc, #60]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d7a:	695b      	ldr	r3, [r3, #20]
 8001d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d84:	d110      	bne.n	8001da8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e00f      	b.n	8001daa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d8a:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d96:	d007      	beq.n	8001da8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d98:	4b07      	ldr	r3, [pc, #28]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001da0:	4a05      	ldr	r2, [pc, #20]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001da2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001da6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	40007000 	.word	0x40007000
 8001dbc:	20000000 	.word	0x20000000
 8001dc0:	431bde83 	.word	0x431bde83

08001dc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b088      	sub	sp, #32
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d102      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	f000 bc11 	b.w	80025fa <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dd8:	4ba0      	ldr	r3, [pc, #640]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f003 030c 	and.w	r3, r3, #12
 8001de0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001de2:	4b9e      	ldr	r3, [pc, #632]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	f003 0303 	and.w	r3, r3, #3
 8001dea:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0310 	and.w	r3, r3, #16
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f000 80e4 	beq.w	8001fc2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d007      	beq.n	8001e10 <HAL_RCC_OscConfig+0x4c>
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	2b0c      	cmp	r3, #12
 8001e04:	f040 808b 	bne.w	8001f1e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	f040 8087 	bne.w	8001f1e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e10:	4b92      	ldr	r3, [pc, #584]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d005      	beq.n	8001e28 <HAL_RCC_OscConfig+0x64>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e3e8      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a1a      	ldr	r2, [r3, #32]
 8001e2c:	4b8b      	ldr	r3, [pc, #556]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0308 	and.w	r3, r3, #8
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d004      	beq.n	8001e42 <HAL_RCC_OscConfig+0x7e>
 8001e38:	4b88      	ldr	r3, [pc, #544]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e40:	e005      	b.n	8001e4e <HAL_RCC_OscConfig+0x8a>
 8001e42:	4b86      	ldr	r3, [pc, #536]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e48:	091b      	lsrs	r3, r3, #4
 8001e4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d223      	bcs.n	8001e9a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6a1b      	ldr	r3, [r3, #32]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f000 fd78 	bl	800294c <RCC_SetFlashLatencyFromMSIRange>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e3c9      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e66:	4b7d      	ldr	r3, [pc, #500]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a7c      	ldr	r2, [pc, #496]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e6c:	f043 0308 	orr.w	r3, r3, #8
 8001e70:	6013      	str	r3, [r2, #0]
 8001e72:	4b7a      	ldr	r3, [pc, #488]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
 8001e7e:	4977      	ldr	r1, [pc, #476]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e84:	4b75      	ldr	r3, [pc, #468]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	021b      	lsls	r3, r3, #8
 8001e92:	4972      	ldr	r1, [pc, #456]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	604b      	str	r3, [r1, #4]
 8001e98:	e025      	b.n	8001ee6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e9a:	4b70      	ldr	r3, [pc, #448]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a6f      	ldr	r2, [pc, #444]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001ea0:	f043 0308 	orr.w	r3, r3, #8
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	4b6d      	ldr	r3, [pc, #436]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6a1b      	ldr	r3, [r3, #32]
 8001eb2:	496a      	ldr	r1, [pc, #424]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eb8:	4b68      	ldr	r3, [pc, #416]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	69db      	ldr	r3, [r3, #28]
 8001ec4:	021b      	lsls	r3, r3, #8
 8001ec6:	4965      	ldr	r1, [pc, #404]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d109      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f000 fd38 	bl	800294c <RCC_SetFlashLatencyFromMSIRange>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e389      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ee6:	f000 fc6f 	bl	80027c8 <HAL_RCC_GetSysClockFreq>
 8001eea:	4601      	mov	r1, r0
 8001eec:	4b5b      	ldr	r3, [pc, #364]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	091b      	lsrs	r3, r3, #4
 8001ef2:	f003 030f 	and.w	r3, r3, #15
 8001ef6:	4a5a      	ldr	r2, [pc, #360]	; (8002060 <HAL_RCC_OscConfig+0x29c>)
 8001ef8:	5cd3      	ldrb	r3, [r2, r3]
 8001efa:	f003 031f 	and.w	r3, r3, #31
 8001efe:	fa21 f303 	lsr.w	r3, r1, r3
 8001f02:	4a58      	ldr	r2, [pc, #352]	; (8002064 <HAL_RCC_OscConfig+0x2a0>)
 8001f04:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001f06:	4b58      	ldr	r3, [pc, #352]	; (8002068 <HAL_RCC_OscConfig+0x2a4>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fbb6 	bl	800167c <HAL_InitTick>
 8001f10:	4603      	mov	r3, r0
 8001f12:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d052      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001f1a:	7bfb      	ldrb	r3, [r7, #15]
 8001f1c:	e36d      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d032      	beq.n	8001f8c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f26:	4b4d      	ldr	r3, [pc, #308]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a4c      	ldr	r2, [pc, #304]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f2c:	f043 0301 	orr.w	r3, r3, #1
 8001f30:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f32:	f7ff fbf3 	bl	800171c <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f3a:	f7ff fbef 	bl	800171c <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e356      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f4c:	4b43      	ldr	r3, [pc, #268]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d0f0      	beq.n	8001f3a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f58:	4b40      	ldr	r3, [pc, #256]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a3f      	ldr	r2, [pc, #252]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f5e:	f043 0308 	orr.w	r3, r3, #8
 8001f62:	6013      	str	r3, [r2, #0]
 8001f64:	4b3d      	ldr	r3, [pc, #244]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a1b      	ldr	r3, [r3, #32]
 8001f70:	493a      	ldr	r1, [pc, #232]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f76:	4b39      	ldr	r3, [pc, #228]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	021b      	lsls	r3, r3, #8
 8001f84:	4935      	ldr	r1, [pc, #212]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	604b      	str	r3, [r1, #4]
 8001f8a:	e01a      	b.n	8001fc2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f8c:	4b33      	ldr	r3, [pc, #204]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a32      	ldr	r2, [pc, #200]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001f92:	f023 0301 	bic.w	r3, r3, #1
 8001f96:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f98:	f7ff fbc0 	bl	800171c <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fa0:	f7ff fbbc 	bl	800171c <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e323      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001fb2:	4b2a      	ldr	r3, [pc, #168]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1f0      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x1dc>
 8001fbe:	e000      	b.n	8001fc2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fc0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d073      	beq.n	80020b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	2b08      	cmp	r3, #8
 8001fd2:	d005      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x21c>
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	2b0c      	cmp	r3, #12
 8001fd8:	d10e      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	2b03      	cmp	r3, #3
 8001fde:	d10b      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe0:	4b1e      	ldr	r3, [pc, #120]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d063      	beq.n	80020b4 <HAL_RCC_OscConfig+0x2f0>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d15f      	bne.n	80020b4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e300      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002000:	d106      	bne.n	8002010 <HAL_RCC_OscConfig+0x24c>
 8002002:	4b16      	ldr	r3, [pc, #88]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a15      	ldr	r2, [pc, #84]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8002008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800200c:	6013      	str	r3, [r2, #0]
 800200e:	e01d      	b.n	800204c <HAL_RCC_OscConfig+0x288>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002018:	d10c      	bne.n	8002034 <HAL_RCC_OscConfig+0x270>
 800201a:	4b10      	ldr	r3, [pc, #64]	; (800205c <HAL_RCC_OscConfig+0x298>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a0f      	ldr	r2, [pc, #60]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8002020:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	4b0d      	ldr	r3, [pc, #52]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a0c      	ldr	r2, [pc, #48]	; (800205c <HAL_RCC_OscConfig+0x298>)
 800202c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002030:	6013      	str	r3, [r2, #0]
 8002032:	e00b      	b.n	800204c <HAL_RCC_OscConfig+0x288>
 8002034:	4b09      	ldr	r3, [pc, #36]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a08      	ldr	r2, [pc, #32]	; (800205c <HAL_RCC_OscConfig+0x298>)
 800203a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	4b06      	ldr	r3, [pc, #24]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a05      	ldr	r2, [pc, #20]	; (800205c <HAL_RCC_OscConfig+0x298>)
 8002046:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800204a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d01b      	beq.n	800208c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002054:	f7ff fb62 	bl	800171c <HAL_GetTick>
 8002058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800205a:	e010      	b.n	800207e <HAL_RCC_OscConfig+0x2ba>
 800205c:	40021000 	.word	0x40021000
 8002060:	08007a08 	.word	0x08007a08
 8002064:	20000000 	.word	0x20000000
 8002068:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800206c:	f7ff fb56 	bl	800171c <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b64      	cmp	r3, #100	; 0x64
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e2bd      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800207e:	4baf      	ldr	r3, [pc, #700]	; (800233c <HAL_RCC_OscConfig+0x578>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d0f0      	beq.n	800206c <HAL_RCC_OscConfig+0x2a8>
 800208a:	e014      	b.n	80020b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800208c:	f7ff fb46 	bl	800171c <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002094:	f7ff fb42 	bl	800171c <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b64      	cmp	r3, #100	; 0x64
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e2a9      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020a6:	4ba5      	ldr	r3, [pc, #660]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f0      	bne.n	8002094 <HAL_RCC_OscConfig+0x2d0>
 80020b2:	e000      	b.n	80020b6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d060      	beq.n	8002184 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	2b04      	cmp	r3, #4
 80020c6:	d005      	beq.n	80020d4 <HAL_RCC_OscConfig+0x310>
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	2b0c      	cmp	r3, #12
 80020cc:	d119      	bne.n	8002102 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d116      	bne.n	8002102 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020d4:	4b99      	ldr	r3, [pc, #612]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d005      	beq.n	80020ec <HAL_RCC_OscConfig+0x328>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d101      	bne.n	80020ec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e286      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ec:	4b93      	ldr	r3, [pc, #588]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	691b      	ldr	r3, [r3, #16]
 80020f8:	061b      	lsls	r3, r3, #24
 80020fa:	4990      	ldr	r1, [pc, #576]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002100:	e040      	b.n	8002184 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d023      	beq.n	8002152 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800210a:	4b8c      	ldr	r3, [pc, #560]	; (800233c <HAL_RCC_OscConfig+0x578>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a8b      	ldr	r2, [pc, #556]	; (800233c <HAL_RCC_OscConfig+0x578>)
 8002110:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002114:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002116:	f7ff fb01 	bl	800171c <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800211c:	e008      	b.n	8002130 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800211e:	f7ff fafd 	bl	800171c <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e264      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002130:	4b82      	ldr	r3, [pc, #520]	; (800233c <HAL_RCC_OscConfig+0x578>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0f0      	beq.n	800211e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800213c:	4b7f      	ldr	r3, [pc, #508]	; (800233c <HAL_RCC_OscConfig+0x578>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	061b      	lsls	r3, r3, #24
 800214a:	497c      	ldr	r1, [pc, #496]	; (800233c <HAL_RCC_OscConfig+0x578>)
 800214c:	4313      	orrs	r3, r2
 800214e:	604b      	str	r3, [r1, #4]
 8002150:	e018      	b.n	8002184 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002152:	4b7a      	ldr	r3, [pc, #488]	; (800233c <HAL_RCC_OscConfig+0x578>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a79      	ldr	r2, [pc, #484]	; (800233c <HAL_RCC_OscConfig+0x578>)
 8002158:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800215c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215e:	f7ff fadd 	bl	800171c <HAL_GetTick>
 8002162:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002164:	e008      	b.n	8002178 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002166:	f7ff fad9 	bl	800171c <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e240      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002178:	4b70      	ldr	r3, [pc, #448]	; (800233c <HAL_RCC_OscConfig+0x578>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1f0      	bne.n	8002166 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0308 	and.w	r3, r3, #8
 800218c:	2b00      	cmp	r3, #0
 800218e:	d03c      	beq.n	800220a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	695b      	ldr	r3, [r3, #20]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d01c      	beq.n	80021d2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002198:	4b68      	ldr	r3, [pc, #416]	; (800233c <HAL_RCC_OscConfig+0x578>)
 800219a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800219e:	4a67      	ldr	r2, [pc, #412]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021a8:	f7ff fab8 	bl	800171c <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021b0:	f7ff fab4 	bl	800171c <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e21b      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021c2:	4b5e      	ldr	r3, [pc, #376]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80021c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0ef      	beq.n	80021b0 <HAL_RCC_OscConfig+0x3ec>
 80021d0:	e01b      	b.n	800220a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021d2:	4b5a      	ldr	r3, [pc, #360]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80021d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021d8:	4a58      	ldr	r2, [pc, #352]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80021da:	f023 0301 	bic.w	r3, r3, #1
 80021de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021e2:	f7ff fa9b 	bl	800171c <HAL_GetTick>
 80021e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021e8:	e008      	b.n	80021fc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021ea:	f7ff fa97 	bl	800171c <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d901      	bls.n	80021fc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e1fe      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021fc:	4b4f      	ldr	r3, [pc, #316]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80021fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1ef      	bne.n	80021ea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0304 	and.w	r3, r3, #4
 8002212:	2b00      	cmp	r3, #0
 8002214:	f000 80a6 	beq.w	8002364 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002218:	2300      	movs	r3, #0
 800221a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800221c:	4b47      	ldr	r3, [pc, #284]	; (800233c <HAL_RCC_OscConfig+0x578>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002220:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d10d      	bne.n	8002244 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002228:	4b44      	ldr	r3, [pc, #272]	; (800233c <HAL_RCC_OscConfig+0x578>)
 800222a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800222c:	4a43      	ldr	r2, [pc, #268]	; (800233c <HAL_RCC_OscConfig+0x578>)
 800222e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002232:	6593      	str	r3, [r2, #88]	; 0x58
 8002234:	4b41      	ldr	r3, [pc, #260]	; (800233c <HAL_RCC_OscConfig+0x578>)
 8002236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800223c:	60bb      	str	r3, [r7, #8]
 800223e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002240:	2301      	movs	r3, #1
 8002242:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002244:	4b3e      	ldr	r3, [pc, #248]	; (8002340 <HAL_RCC_OscConfig+0x57c>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800224c:	2b00      	cmp	r3, #0
 800224e:	d118      	bne.n	8002282 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002250:	4b3b      	ldr	r3, [pc, #236]	; (8002340 <HAL_RCC_OscConfig+0x57c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a3a      	ldr	r2, [pc, #232]	; (8002340 <HAL_RCC_OscConfig+0x57c>)
 8002256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800225a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800225c:	f7ff fa5e 	bl	800171c <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002264:	f7ff fa5a 	bl	800171c <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e1c1      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002276:	4b32      	ldr	r3, [pc, #200]	; (8002340 <HAL_RCC_OscConfig+0x57c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0f0      	beq.n	8002264 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d108      	bne.n	800229c <HAL_RCC_OscConfig+0x4d8>
 800228a:	4b2c      	ldr	r3, [pc, #176]	; (800233c <HAL_RCC_OscConfig+0x578>)
 800228c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002290:	4a2a      	ldr	r2, [pc, #168]	; (800233c <HAL_RCC_OscConfig+0x578>)
 8002292:	f043 0301 	orr.w	r3, r3, #1
 8002296:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800229a:	e024      	b.n	80022e6 <HAL_RCC_OscConfig+0x522>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	2b05      	cmp	r3, #5
 80022a2:	d110      	bne.n	80022c6 <HAL_RCC_OscConfig+0x502>
 80022a4:	4b25      	ldr	r3, [pc, #148]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80022a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022aa:	4a24      	ldr	r2, [pc, #144]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80022ac:	f043 0304 	orr.w	r3, r3, #4
 80022b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022b4:	4b21      	ldr	r3, [pc, #132]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80022b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ba:	4a20      	ldr	r2, [pc, #128]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80022bc:	f043 0301 	orr.w	r3, r3, #1
 80022c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022c4:	e00f      	b.n	80022e6 <HAL_RCC_OscConfig+0x522>
 80022c6:	4b1d      	ldr	r3, [pc, #116]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80022c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022cc:	4a1b      	ldr	r2, [pc, #108]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80022ce:	f023 0301 	bic.w	r3, r3, #1
 80022d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022d6:	4b19      	ldr	r3, [pc, #100]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80022d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022dc:	4a17      	ldr	r2, [pc, #92]	; (800233c <HAL_RCC_OscConfig+0x578>)
 80022de:	f023 0304 	bic.w	r3, r3, #4
 80022e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d016      	beq.n	800231c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ee:	f7ff fa15 	bl	800171c <HAL_GetTick>
 80022f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022f4:	e00a      	b.n	800230c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022f6:	f7ff fa11 	bl	800171c <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	f241 3288 	movw	r2, #5000	; 0x1388
 8002304:	4293      	cmp	r3, r2
 8002306:	d901      	bls.n	800230c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e176      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800230c:	4b0b      	ldr	r3, [pc, #44]	; (800233c <HAL_RCC_OscConfig+0x578>)
 800230e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0ed      	beq.n	80022f6 <HAL_RCC_OscConfig+0x532>
 800231a:	e01a      	b.n	8002352 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800231c:	f7ff f9fe 	bl	800171c <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002322:	e00f      	b.n	8002344 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002324:	f7ff f9fa 	bl	800171c <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002332:	4293      	cmp	r3, r2
 8002334:	d906      	bls.n	8002344 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e15f      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
 800233a:	bf00      	nop
 800233c:	40021000 	.word	0x40021000
 8002340:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002344:	4baa      	ldr	r3, [pc, #680]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 8002346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1e8      	bne.n	8002324 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002352:	7ffb      	ldrb	r3, [r7, #31]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d105      	bne.n	8002364 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002358:	4ba5      	ldr	r3, [pc, #660]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800235a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800235c:	4aa4      	ldr	r2, [pc, #656]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800235e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002362:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0320 	and.w	r3, r3, #32
 800236c:	2b00      	cmp	r3, #0
 800236e:	d03c      	beq.n	80023ea <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002374:	2b00      	cmp	r3, #0
 8002376:	d01c      	beq.n	80023b2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002378:	4b9d      	ldr	r3, [pc, #628]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800237a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800237e:	4a9c      	ldr	r2, [pc, #624]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 8002380:	f043 0301 	orr.w	r3, r3, #1
 8002384:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002388:	f7ff f9c8 	bl	800171c <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002390:	f7ff f9c4 	bl	800171c <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e12b      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80023a2:	4b93      	ldr	r3, [pc, #588]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80023a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0ef      	beq.n	8002390 <HAL_RCC_OscConfig+0x5cc>
 80023b0:	e01b      	b.n	80023ea <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80023b2:	4b8f      	ldr	r3, [pc, #572]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80023b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80023b8:	4a8d      	ldr	r2, [pc, #564]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80023ba:	f023 0301 	bic.w	r3, r3, #1
 80023be:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c2:	f7ff f9ab 	bl	800171c <HAL_GetTick>
 80023c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80023c8:	e008      	b.n	80023dc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023ca:	f7ff f9a7 	bl	800171c <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d901      	bls.n	80023dc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	e10e      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80023dc:	4b84      	ldr	r3, [pc, #528]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80023de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1ef      	bne.n	80023ca <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 8102 	beq.w	80025f8 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	f040 80c5 	bne.w	8002588 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80023fe:	4b7c      	ldr	r3, [pc, #496]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	f003 0203 	and.w	r2, r3, #3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240e:	429a      	cmp	r2, r3
 8002410:	d12c      	bne.n	800246c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241c:	3b01      	subs	r3, #1
 800241e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002420:	429a      	cmp	r2, r3
 8002422:	d123      	bne.n	800246c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800242e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002430:	429a      	cmp	r2, r3
 8002432:	d11b      	bne.n	800246c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800243e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002440:	429a      	cmp	r2, r3
 8002442:	d113      	bne.n	800246c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800244e:	085b      	lsrs	r3, r3, #1
 8002450:	3b01      	subs	r3, #1
 8002452:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002454:	429a      	cmp	r2, r3
 8002456:	d109      	bne.n	800246c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	085b      	lsrs	r3, r3, #1
 8002464:	3b01      	subs	r3, #1
 8002466:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002468:	429a      	cmp	r2, r3
 800246a:	d067      	beq.n	800253c <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	2b0c      	cmp	r3, #12
 8002470:	d062      	beq.n	8002538 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002472:	4b5f      	ldr	r3, [pc, #380]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e0bb      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002482:	4b5b      	ldr	r3, [pc, #364]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a5a      	ldr	r2, [pc, #360]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 8002488:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800248c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800248e:	f7ff f945 	bl	800171c <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002496:	f7ff f941 	bl	800171c <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e0a8      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024a8:	4b51      	ldr	r3, [pc, #324]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d1f0      	bne.n	8002496 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024b4:	4b4e      	ldr	r3, [pc, #312]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	4b4e      	ldr	r3, [pc, #312]	; (80025f4 <HAL_RCC_OscConfig+0x830>)
 80024ba:	4013      	ands	r3, r2
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80024c4:	3a01      	subs	r2, #1
 80024c6:	0112      	lsls	r2, r2, #4
 80024c8:	4311      	orrs	r1, r2
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80024ce:	0212      	lsls	r2, r2, #8
 80024d0:	4311      	orrs	r1, r2
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80024d6:	0852      	lsrs	r2, r2, #1
 80024d8:	3a01      	subs	r2, #1
 80024da:	0552      	lsls	r2, r2, #21
 80024dc:	4311      	orrs	r1, r2
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80024e2:	0852      	lsrs	r2, r2, #1
 80024e4:	3a01      	subs	r2, #1
 80024e6:	0652      	lsls	r2, r2, #25
 80024e8:	4311      	orrs	r1, r2
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80024ee:	06d2      	lsls	r2, r2, #27
 80024f0:	430a      	orrs	r2, r1
 80024f2:	493f      	ldr	r1, [pc, #252]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80024f8:	4b3d      	ldr	r3, [pc, #244]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a3c      	ldr	r2, [pc, #240]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80024fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002502:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002504:	4b3a      	ldr	r3, [pc, #232]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	4a39      	ldr	r2, [pc, #228]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800250a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800250e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002510:	f7ff f904 	bl	800171c <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002518:	f7ff f900 	bl	800171c <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e067      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800252a:	4b31      	ldr	r3, [pc, #196]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d0f0      	beq.n	8002518 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002536:	e05f      	b.n	80025f8 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e05e      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800253c:	4b2c      	ldr	r3, [pc, #176]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d157      	bne.n	80025f8 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002548:	4b29      	ldr	r3, [pc, #164]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a28      	ldr	r2, [pc, #160]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800254e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002552:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002554:	4b26      	ldr	r3, [pc, #152]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	4a25      	ldr	r2, [pc, #148]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800255a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800255e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002560:	f7ff f8dc 	bl	800171c <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002568:	f7ff f8d8 	bl	800171c <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e03f      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800257a:	4b1d      	ldr	r3, [pc, #116]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d0f0      	beq.n	8002568 <HAL_RCC_OscConfig+0x7a4>
 8002586:	e037      	b.n	80025f8 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	2b0c      	cmp	r3, #12
 800258c:	d02d      	beq.n	80025ea <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800258e:	4b18      	ldr	r3, [pc, #96]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a17      	ldr	r2, [pc, #92]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 8002594:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002598:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800259a:	4b15      	ldr	r3, [pc, #84]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d105      	bne.n	80025b2 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80025a6:	4b12      	ldr	r3, [pc, #72]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	4a11      	ldr	r2, [pc, #68]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80025ac:	f023 0303 	bic.w	r3, r3, #3
 80025b0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80025b2:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	4a0e      	ldr	r2, [pc, #56]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80025b8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80025bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025c0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c2:	f7ff f8ab 	bl	800171c <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025c8:	e008      	b.n	80025dc <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ca:	f7ff f8a7 	bl	800171c <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e00e      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025dc:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <HAL_RCC_OscConfig+0x82c>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1f0      	bne.n	80025ca <HAL_RCC_OscConfig+0x806>
 80025e8:	e006      	b.n	80025f8 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e005      	b.n	80025fa <HAL_RCC_OscConfig+0x836>
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000
 80025f4:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3720      	adds	r7, #32
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop

08002604 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d101      	bne.n	8002618 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e0c8      	b.n	80027aa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002618:	4b66      	ldr	r3, [pc, #408]	; (80027b4 <HAL_RCC_ClockConfig+0x1b0>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0307 	and.w	r3, r3, #7
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d910      	bls.n	8002648 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002626:	4b63      	ldr	r3, [pc, #396]	; (80027b4 <HAL_RCC_ClockConfig+0x1b0>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f023 0207 	bic.w	r2, r3, #7
 800262e:	4961      	ldr	r1, [pc, #388]	; (80027b4 <HAL_RCC_ClockConfig+0x1b0>)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	4313      	orrs	r3, r2
 8002634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002636:	4b5f      	ldr	r3, [pc, #380]	; (80027b4 <HAL_RCC_ClockConfig+0x1b0>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	429a      	cmp	r2, r3
 8002642:	d001      	beq.n	8002648 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e0b0      	b.n	80027aa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	2b00      	cmp	r3, #0
 8002652:	d04c      	beq.n	80026ee <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	2b03      	cmp	r3, #3
 800265a:	d107      	bne.n	800266c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800265c:	4b56      	ldr	r3, [pc, #344]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d121      	bne.n	80026ac <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e09e      	b.n	80027aa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	2b02      	cmp	r3, #2
 8002672:	d107      	bne.n	8002684 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002674:	4b50      	ldr	r3, [pc, #320]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d115      	bne.n	80026ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e092      	b.n	80027aa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d107      	bne.n	800269c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800268c:	4b4a      	ldr	r3, [pc, #296]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d109      	bne.n	80026ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e086      	b.n	80027aa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800269c:	4b46      	ldr	r3, [pc, #280]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e07e      	b.n	80027aa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80026ac:	4b42      	ldr	r3, [pc, #264]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f023 0203 	bic.w	r2, r3, #3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	493f      	ldr	r1, [pc, #252]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026be:	f7ff f82d 	bl	800171c <HAL_GetTick>
 80026c2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026c4:	e00a      	b.n	80026dc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c6:	f7ff f829 	bl	800171c <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d901      	bls.n	80026dc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80026d8:	2303      	movs	r3, #3
 80026da:	e066      	b.n	80027aa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026dc:	4b36      	ldr	r3, [pc, #216]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f003 020c 	and.w	r2, r3, #12
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d1eb      	bne.n	80026c6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d008      	beq.n	800270c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026fa:	4b2f      	ldr	r3, [pc, #188]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	492c      	ldr	r1, [pc, #176]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002708:	4313      	orrs	r3, r2
 800270a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800270c:	4b29      	ldr	r3, [pc, #164]	; (80027b4 <HAL_RCC_ClockConfig+0x1b0>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0307 	and.w	r3, r3, #7
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	429a      	cmp	r2, r3
 8002718:	d210      	bcs.n	800273c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800271a:	4b26      	ldr	r3, [pc, #152]	; (80027b4 <HAL_RCC_ClockConfig+0x1b0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f023 0207 	bic.w	r2, r3, #7
 8002722:	4924      	ldr	r1, [pc, #144]	; (80027b4 <HAL_RCC_ClockConfig+0x1b0>)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	4313      	orrs	r3, r2
 8002728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800272a:	4b22      	ldr	r3, [pc, #136]	; (80027b4 <HAL_RCC_ClockConfig+0x1b0>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	429a      	cmp	r2, r3
 8002736:	d001      	beq.n	800273c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e036      	b.n	80027aa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0304 	and.w	r3, r3, #4
 8002744:	2b00      	cmp	r3, #0
 8002746:	d008      	beq.n	800275a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002748:	4b1b      	ldr	r3, [pc, #108]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	4918      	ldr	r1, [pc, #96]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002756:	4313      	orrs	r3, r2
 8002758:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0308 	and.w	r3, r3, #8
 8002762:	2b00      	cmp	r3, #0
 8002764:	d009      	beq.n	800277a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002766:	4b14      	ldr	r3, [pc, #80]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	4910      	ldr	r1, [pc, #64]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002776:	4313      	orrs	r3, r2
 8002778:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800277a:	f000 f825 	bl	80027c8 <HAL_RCC_GetSysClockFreq>
 800277e:	4601      	mov	r1, r0
 8002780:	4b0d      	ldr	r3, [pc, #52]	; (80027b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	091b      	lsrs	r3, r3, #4
 8002786:	f003 030f 	and.w	r3, r3, #15
 800278a:	4a0c      	ldr	r2, [pc, #48]	; (80027bc <HAL_RCC_ClockConfig+0x1b8>)
 800278c:	5cd3      	ldrb	r3, [r2, r3]
 800278e:	f003 031f 	and.w	r3, r3, #31
 8002792:	fa21 f303 	lsr.w	r3, r1, r3
 8002796:	4a0a      	ldr	r2, [pc, #40]	; (80027c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002798:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800279a:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <HAL_RCC_ClockConfig+0x1c0>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fe ff6c 	bl	800167c <HAL_InitTick>
 80027a4:	4603      	mov	r3, r0
 80027a6:	72fb      	strb	r3, [r7, #11]

  return status;
 80027a8:	7afb      	ldrb	r3, [r7, #11]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40022000 	.word	0x40022000
 80027b8:	40021000 	.word	0x40021000
 80027bc:	08007a08 	.word	0x08007a08
 80027c0:	20000000 	.word	0x20000000
 80027c4:	20000004 	.word	0x20000004

080027c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b089      	sub	sp, #36	; 0x24
 80027cc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
 80027d2:	2300      	movs	r3, #0
 80027d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027d6:	4b3d      	ldr	r3, [pc, #244]	; (80028cc <HAL_RCC_GetSysClockFreq+0x104>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 030c 	and.w	r3, r3, #12
 80027de:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027e0:	4b3a      	ldr	r3, [pc, #232]	; (80028cc <HAL_RCC_GetSysClockFreq+0x104>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	f003 0303 	and.w	r3, r3, #3
 80027e8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d005      	beq.n	80027fc <HAL_RCC_GetSysClockFreq+0x34>
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	2b0c      	cmp	r3, #12
 80027f4:	d121      	bne.n	800283a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d11e      	bne.n	800283a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80027fc:	4b33      	ldr	r3, [pc, #204]	; (80028cc <HAL_RCC_GetSysClockFreq+0x104>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0308 	and.w	r3, r3, #8
 8002804:	2b00      	cmp	r3, #0
 8002806:	d107      	bne.n	8002818 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002808:	4b30      	ldr	r3, [pc, #192]	; (80028cc <HAL_RCC_GetSysClockFreq+0x104>)
 800280a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800280e:	0a1b      	lsrs	r3, r3, #8
 8002810:	f003 030f 	and.w	r3, r3, #15
 8002814:	61fb      	str	r3, [r7, #28]
 8002816:	e005      	b.n	8002824 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002818:	4b2c      	ldr	r3, [pc, #176]	; (80028cc <HAL_RCC_GetSysClockFreq+0x104>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	091b      	lsrs	r3, r3, #4
 800281e:	f003 030f 	and.w	r3, r3, #15
 8002822:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002824:	4a2a      	ldr	r2, [pc, #168]	; (80028d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800282c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10d      	bne.n	8002850 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002838:	e00a      	b.n	8002850 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	2b04      	cmp	r3, #4
 800283e:	d102      	bne.n	8002846 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002840:	4b24      	ldr	r3, [pc, #144]	; (80028d4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002842:	61bb      	str	r3, [r7, #24]
 8002844:	e004      	b.n	8002850 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	2b08      	cmp	r3, #8
 800284a:	d101      	bne.n	8002850 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800284c:	4b22      	ldr	r3, [pc, #136]	; (80028d8 <HAL_RCC_GetSysClockFreq+0x110>)
 800284e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	2b0c      	cmp	r3, #12
 8002854:	d133      	bne.n	80028be <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002856:	4b1d      	ldr	r3, [pc, #116]	; (80028cc <HAL_RCC_GetSysClockFreq+0x104>)
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	f003 0303 	and.w	r3, r3, #3
 800285e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	2b02      	cmp	r3, #2
 8002864:	d002      	beq.n	800286c <HAL_RCC_GetSysClockFreq+0xa4>
 8002866:	2b03      	cmp	r3, #3
 8002868:	d003      	beq.n	8002872 <HAL_RCC_GetSysClockFreq+0xaa>
 800286a:	e005      	b.n	8002878 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800286c:	4b19      	ldr	r3, [pc, #100]	; (80028d4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800286e:	617b      	str	r3, [r7, #20]
      break;
 8002870:	e005      	b.n	800287e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002872:	4b19      	ldr	r3, [pc, #100]	; (80028d8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002874:	617b      	str	r3, [r7, #20]
      break;
 8002876:	e002      	b.n	800287e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	617b      	str	r3, [r7, #20]
      break;
 800287c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800287e:	4b13      	ldr	r3, [pc, #76]	; (80028cc <HAL_RCC_GetSysClockFreq+0x104>)
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	091b      	lsrs	r3, r3, #4
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	3301      	adds	r3, #1
 800288a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800288c:	4b0f      	ldr	r3, [pc, #60]	; (80028cc <HAL_RCC_GetSysClockFreq+0x104>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	0a1b      	lsrs	r3, r3, #8
 8002892:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	fb02 f203 	mul.w	r2, r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028a4:	4b09      	ldr	r3, [pc, #36]	; (80028cc <HAL_RCC_GetSysClockFreq+0x104>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	0e5b      	lsrs	r3, r3, #25
 80028aa:	f003 0303 	and.w	r3, r3, #3
 80028ae:	3301      	adds	r3, #1
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80028b4:	697a      	ldr	r2, [r7, #20]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028bc:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80028be:	69bb      	ldr	r3, [r7, #24]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3724      	adds	r7, #36	; 0x24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr
 80028cc:	40021000 	.word	0x40021000
 80028d0:	08007a20 	.word	0x08007a20
 80028d4:	00f42400 	.word	0x00f42400
 80028d8:	007a1200 	.word	0x007a1200

080028dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028e0:	4b03      	ldr	r3, [pc, #12]	; (80028f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80028e2:	681b      	ldr	r3, [r3, #0]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	20000000 	.word	0x20000000

080028f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80028f8:	f7ff fff0 	bl	80028dc <HAL_RCC_GetHCLKFreq>
 80028fc:	4601      	mov	r1, r0
 80028fe:	4b06      	ldr	r3, [pc, #24]	; (8002918 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	0a1b      	lsrs	r3, r3, #8
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	4a04      	ldr	r2, [pc, #16]	; (800291c <HAL_RCC_GetPCLK1Freq+0x28>)
 800290a:	5cd3      	ldrb	r3, [r2, r3]
 800290c:	f003 031f 	and.w	r3, r3, #31
 8002910:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002914:	4618      	mov	r0, r3
 8002916:	bd80      	pop	{r7, pc}
 8002918:	40021000 	.word	0x40021000
 800291c:	08007a18 	.word	0x08007a18

08002920 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002924:	f7ff ffda 	bl	80028dc <HAL_RCC_GetHCLKFreq>
 8002928:	4601      	mov	r1, r0
 800292a:	4b06      	ldr	r3, [pc, #24]	; (8002944 <HAL_RCC_GetPCLK2Freq+0x24>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	0adb      	lsrs	r3, r3, #11
 8002930:	f003 0307 	and.w	r3, r3, #7
 8002934:	4a04      	ldr	r2, [pc, #16]	; (8002948 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002936:	5cd3      	ldrb	r3, [r2, r3]
 8002938:	f003 031f 	and.w	r3, r3, #31
 800293c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002940:	4618      	mov	r0, r3
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40021000 	.word	0x40021000
 8002948:	08007a18 	.word	0x08007a18

0800294c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b086      	sub	sp, #24
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002954:	2300      	movs	r3, #0
 8002956:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002958:	4b2a      	ldr	r3, [pc, #168]	; (8002a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800295a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800295c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d003      	beq.n	800296c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002964:	f7ff f9ca 	bl	8001cfc <HAL_PWREx_GetVoltageRange>
 8002968:	6178      	str	r0, [r7, #20]
 800296a:	e014      	b.n	8002996 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800296c:	4b25      	ldr	r3, [pc, #148]	; (8002a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800296e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002970:	4a24      	ldr	r2, [pc, #144]	; (8002a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002972:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002976:	6593      	str	r3, [r2, #88]	; 0x58
 8002978:	4b22      	ldr	r3, [pc, #136]	; (8002a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800297a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002984:	f7ff f9ba 	bl	8001cfc <HAL_PWREx_GetVoltageRange>
 8002988:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800298a:	4b1e      	ldr	r3, [pc, #120]	; (8002a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800298c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800298e:	4a1d      	ldr	r2, [pc, #116]	; (8002a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002990:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002994:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800299c:	d10b      	bne.n	80029b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b80      	cmp	r3, #128	; 0x80
 80029a2:	d919      	bls.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2ba0      	cmp	r3, #160	; 0xa0
 80029a8:	d902      	bls.n	80029b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029aa:	2302      	movs	r3, #2
 80029ac:	613b      	str	r3, [r7, #16]
 80029ae:	e013      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029b0:	2301      	movs	r3, #1
 80029b2:	613b      	str	r3, [r7, #16]
 80029b4:	e010      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2b80      	cmp	r3, #128	; 0x80
 80029ba:	d902      	bls.n	80029c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80029bc:	2303      	movs	r3, #3
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	e00a      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b80      	cmp	r3, #128	; 0x80
 80029c6:	d102      	bne.n	80029ce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029c8:	2302      	movs	r3, #2
 80029ca:	613b      	str	r3, [r7, #16]
 80029cc:	e004      	b.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2b70      	cmp	r3, #112	; 0x70
 80029d2:	d101      	bne.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029d4:	2301      	movs	r3, #1
 80029d6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80029d8:	4b0b      	ldr	r3, [pc, #44]	; (8002a08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f023 0207 	bic.w	r2, r3, #7
 80029e0:	4909      	ldr	r1, [pc, #36]	; (8002a08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80029e8:	4b07      	ldr	r3, [pc, #28]	; (8002a08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d001      	beq.n	80029fa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e000      	b.n	80029fc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40021000 	.word	0x40021000
 8002a08:	40022000 	.word	0x40022000

08002a0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a14:	2300      	movs	r3, #0
 8002a16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a18:	2300      	movs	r3, #0
 8002a1a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d02f      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a2c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002a30:	d005      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002a32:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002a36:	d015      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d007      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002a3c:	e00f      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002a3e:	4bac      	ldr	r3, [pc, #688]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	4aab      	ldr	r2, [pc, #684]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002a44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a48:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a4a:	e00c      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3304      	adds	r3, #4
 8002a50:	2100      	movs	r1, #0
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 f9dc 	bl	8002e10 <RCCEx_PLLSAI1_Config>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a5c:	e003      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	74fb      	strb	r3, [r7, #19]
      break;
 8002a62:	e000      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 8002a64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a66:	7cfb      	ldrb	r3, [r7, #19]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d10b      	bne.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a6c:	4ba0      	ldr	r3, [pc, #640]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a72:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a7a:	499d      	ldr	r1, [pc, #628]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002a82:	e001      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a84:	7cfb      	ldrb	r3, [r7, #19]
 8002a86:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 8099 	beq.w	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a96:	2300      	movs	r3, #0
 8002a98:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a9a:	4b95      	ldr	r3, [pc, #596]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002aaa:	2300      	movs	r3, #0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00d      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ab0:	4b8f      	ldr	r3, [pc, #572]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab4:	4a8e      	ldr	r2, [pc, #568]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aba:	6593      	str	r3, [r2, #88]	; 0x58
 8002abc:	4b8c      	ldr	r3, [pc, #560]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002abe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac4:	60bb      	str	r3, [r7, #8]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002acc:	4b89      	ldr	r3, [pc, #548]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a88      	ldr	r2, [pc, #544]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002ad2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ad6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ad8:	f7fe fe20 	bl	800171c <HAL_GetTick>
 8002adc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ade:	e009      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ae0:	f7fe fe1c 	bl	800171c <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d902      	bls.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	74fb      	strb	r3, [r7, #19]
        break;
 8002af2:	e005      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002af4:	4b7f      	ldr	r3, [pc, #508]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0ef      	beq.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8002b00:	7cfb      	ldrb	r3, [r7, #19]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d155      	bne.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b06:	4b7a      	ldr	r3, [pc, #488]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b10:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d01e      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d019      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b22:	4b73      	ldr	r3, [pc, #460]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b2c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b2e:	4b70      	ldr	r3, [pc, #448]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b34:	4a6e      	ldr	r2, [pc, #440]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002b36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b3e:	4b6c      	ldr	r3, [pc, #432]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b44:	4a6a      	ldr	r2, [pc, #424]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002b46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b4e:	4a68      	ldr	r2, [pc, #416]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d016      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b60:	f7fe fddc 	bl	800171c <HAL_GetTick>
 8002b64:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b66:	e00b      	b.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b68:	f7fe fdd8 	bl	800171c <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d902      	bls.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	74fb      	strb	r3, [r7, #19]
            break;
 8002b7e:	e006      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b80:	4b5b      	ldr	r3, [pc, #364]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d0ec      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 8002b8e:	7cfb      	ldrb	r3, [r7, #19]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d10b      	bne.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b94:	4b56      	ldr	r3, [pc, #344]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ba2:	4953      	ldr	r1, [pc, #332]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002baa:	e004      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002bac:	7cfb      	ldrb	r3, [r7, #19]
 8002bae:	74bb      	strb	r3, [r7, #18]
 8002bb0:	e001      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bb2:	7cfb      	ldrb	r3, [r7, #19]
 8002bb4:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bb6:	7c7b      	ldrb	r3, [r7, #17]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d105      	bne.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bbc:	4b4c      	ldr	r3, [pc, #304]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc0:	4a4b      	ldr	r2, [pc, #300]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002bc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bc6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00a      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bd4:	4b46      	ldr	r3, [pc, #280]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bda:	f023 0203 	bic.w	r2, r3, #3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a1b      	ldr	r3, [r3, #32]
 8002be2:	4943      	ldr	r1, [pc, #268]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00a      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bf6:	4b3e      	ldr	r3, [pc, #248]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bfc:	f023 020c 	bic.w	r2, r3, #12
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	493a      	ldr	r1, [pc, #232]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0320 	and.w	r3, r3, #32
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00a      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c18:	4b35      	ldr	r3, [pc, #212]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c1e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c26:	4932      	ldr	r1, [pc, #200]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00a      	beq.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c3a:	4b2d      	ldr	r3, [pc, #180]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c40:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c48:	4929      	ldr	r1, [pc, #164]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00a      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c5c:	4b24      	ldr	r3, [pc, #144]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c62:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c6a:	4921      	ldr	r1, [pc, #132]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00a      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c7e:	4b1c      	ldr	r3, [pc, #112]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c84:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8c:	4918      	ldr	r1, [pc, #96]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00a      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ca0:	4b13      	ldr	r3, [pc, #76]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	4910      	ldr	r1, [pc, #64]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d02c      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002cc2:	4b0b      	ldr	r3, [pc, #44]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	4907      	ldr	r1, [pc, #28]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ce0:	d10a      	bne.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ce2:	4b03      	ldr	r3, [pc, #12]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	4a02      	ldr	r2, [pc, #8]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002ce8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002cec:	60d3      	str	r3, [r2, #12]
 8002cee:	e015      	b.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d00:	d10c      	bne.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x310>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	3304      	adds	r3, #4
 8002d06:	2101      	movs	r1, #1
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f000 f881 	bl	8002e10 <RCCEx_PLLSAI1_Config>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d12:	7cfb      	ldrb	r3, [r7, #19]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x310>
        {
          /* set overall return value */
          status = ret;
 8002d18:	7cfb      	ldrb	r3, [r7, #19]
 8002d1a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d028      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d28:	4b30      	ldr	r3, [pc, #192]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d36:	492d      	ldr	r1, [pc, #180]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d46:	d106      	bne.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d48:	4b28      	ldr	r3, [pc, #160]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	4a27      	ldr	r2, [pc, #156]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d52:	60d3      	str	r3, [r2, #12]
 8002d54:	e011      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d5e:	d10c      	bne.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	3304      	adds	r3, #4
 8002d64:	2101      	movs	r1, #1
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 f852 	bl	8002e10 <RCCEx_PLLSAI1_Config>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d70:	7cfb      	ldrb	r3, [r7, #19]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x36e>
      {
        /* set overall return value */
        status = ret;
 8002d76:	7cfb      	ldrb	r3, [r7, #19]
 8002d78:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d01c      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d86:	4b19      	ldr	r3, [pc, #100]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d94:	4915      	ldr	r1, [pc, #84]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002da0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002da4:	d10c      	bne.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	3304      	adds	r3, #4
 8002daa:	2102      	movs	r1, #2
 8002dac:	4618      	mov	r0, r3
 8002dae:	f000 f82f 	bl	8002e10 <RCCEx_PLLSAI1_Config>
 8002db2:	4603      	mov	r3, r0
 8002db4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002db6:	7cfb      	ldrb	r3, [r7, #19]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 8002dbc:	7cfb      	ldrb	r3, [r7, #19]
 8002dbe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00a      	beq.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002dcc:	4b07      	ldr	r3, [pc, #28]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dd2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dda:	4904      	ldr	r1, [pc, #16]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002de2:	7cbb      	ldrb	r3, [r7, #18]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3718      	adds	r7, #24
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40021000 	.word	0x40021000

08002df0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002df4:	4b05      	ldr	r3, [pc, #20]	; (8002e0c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a04      	ldr	r2, [pc, #16]	; (8002e0c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002dfa:	f043 0304 	orr.w	r3, r3, #4
 8002dfe:	6013      	str	r3, [r2, #0]
}
 8002e00:	bf00      	nop
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	40021000 	.word	0x40021000

08002e10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e1e:	4b73      	ldr	r3, [pc, #460]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	f003 0303 	and.w	r3, r3, #3
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d018      	beq.n	8002e5c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002e2a:	4b70      	ldr	r3, [pc, #448]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	f003 0203 	and.w	r2, r3, #3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d10d      	bne.n	8002e56 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
       ||
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d009      	beq.n	8002e56 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002e42:	4b6a      	ldr	r3, [pc, #424]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	091b      	lsrs	r3, r3, #4
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	1c5a      	adds	r2, r3, #1
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
       ||
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d044      	beq.n	8002ee0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	73fb      	strb	r3, [r7, #15]
 8002e5a:	e041      	b.n	8002ee0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d00c      	beq.n	8002e7e <RCCEx_PLLSAI1_Config+0x6e>
 8002e64:	2b03      	cmp	r3, #3
 8002e66:	d013      	beq.n	8002e90 <RCCEx_PLLSAI1_Config+0x80>
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d120      	bne.n	8002eae <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e6c:	4b5f      	ldr	r3, [pc, #380]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d11d      	bne.n	8002eb4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e7c:	e01a      	b.n	8002eb4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e7e:	4b5b      	ldr	r3, [pc, #364]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d116      	bne.n	8002eb8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e8e:	e013      	b.n	8002eb8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e90:	4b56      	ldr	r3, [pc, #344]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10f      	bne.n	8002ebc <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e9c:	4b53      	ldr	r3, [pc, #332]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d109      	bne.n	8002ebc <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002eac:	e006      	b.n	8002ebc <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb2:	e004      	b.n	8002ebe <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002eb4:	bf00      	nop
 8002eb6:	e002      	b.n	8002ebe <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002eb8:	bf00      	nop
 8002eba:	e000      	b.n	8002ebe <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002ebc:	bf00      	nop
    }

    if(status == HAL_OK)
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10d      	bne.n	8002ee0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002ec4:	4b49      	ldr	r3, [pc, #292]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6819      	ldr	r1, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	011b      	lsls	r3, r3, #4
 8002ed8:	430b      	orrs	r3, r1
 8002eda:	4944      	ldr	r1, [pc, #272]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002ee0:	7bfb      	ldrb	r3, [r7, #15]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d17c      	bne.n	8002fe0 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002ee6:	4b41      	ldr	r3, [pc, #260]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a40      	ldr	r2, [pc, #256]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002eec:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ef0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ef2:	f7fe fc13 	bl	800171c <HAL_GetTick>
 8002ef6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ef8:	e009      	b.n	8002f0e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002efa:	f7fe fc0f 	bl	800171c <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d902      	bls.n	8002f0e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	73fb      	strb	r3, [r7, #15]
        break;
 8002f0c:	e005      	b.n	8002f1a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002f0e:	4b37      	ldr	r3, [pc, #220]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1ef      	bne.n	8002efa <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002f1a:	7bfb      	ldrb	r3, [r7, #15]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d15f      	bne.n	8002fe0 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d110      	bne.n	8002f48 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f26:	4b31      	ldr	r3, [pc, #196]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002f2e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	6892      	ldr	r2, [r2, #8]
 8002f36:	0211      	lsls	r1, r2, #8
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	68d2      	ldr	r2, [r2, #12]
 8002f3c:	06d2      	lsls	r2, r2, #27
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	492a      	ldr	r1, [pc, #168]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	610b      	str	r3, [r1, #16]
 8002f46:	e027      	b.n	8002f98 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d112      	bne.n	8002f74 <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f4e:	4b27      	ldr	r3, [pc, #156]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002f56:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	6892      	ldr	r2, [r2, #8]
 8002f5e:	0211      	lsls	r1, r2, #8
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6912      	ldr	r2, [r2, #16]
 8002f64:	0852      	lsrs	r2, r2, #1
 8002f66:	3a01      	subs	r2, #1
 8002f68:	0552      	lsls	r2, r2, #21
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	491f      	ldr	r1, [pc, #124]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	610b      	str	r3, [r1, #16]
 8002f72:	e011      	b.n	8002f98 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f74:	4b1d      	ldr	r3, [pc, #116]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f7c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6892      	ldr	r2, [r2, #8]
 8002f84:	0211      	lsls	r1, r2, #8
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	6952      	ldr	r2, [r2, #20]
 8002f8a:	0852      	lsrs	r2, r2, #1
 8002f8c:	3a01      	subs	r2, #1
 8002f8e:	0652      	lsls	r2, r2, #25
 8002f90:	430a      	orrs	r2, r1
 8002f92:	4916      	ldr	r1, [pc, #88]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002f98:	4b14      	ldr	r3, [pc, #80]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a13      	ldr	r2, [pc, #76]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f9e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002fa2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa4:	f7fe fbba 	bl	800171c <HAL_GetTick>
 8002fa8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002faa:	e009      	b.n	8002fc0 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fac:	f7fe fbb6 	bl	800171c <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d902      	bls.n	8002fc0 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	73fb      	strb	r3, [r7, #15]
          break;
 8002fbe:	e005      	b.n	8002fcc <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0ef      	beq.n	8002fac <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d106      	bne.n	8002fe0 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002fd2:	4b06      	ldr	r3, [pc, #24]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002fd4:	691a      	ldr	r2, [r3, #16]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	4904      	ldr	r1, [pc, #16]	; (8002fec <RCCEx_PLLSAI1_Config+0x1dc>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40021000 	.word	0x40021000

08002ff0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e040      	b.n	8003084 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003006:	2b00      	cmp	r3, #0
 8003008:	d106      	bne.n	8003018 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7fe fa6a 	bl	80014ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2224      	movs	r2, #36	; 0x24
 800301c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f022 0201 	bic.w	r2, r2, #1
 800302c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 fa7c 	bl	800352c <UART_SetConfig>
 8003034:	4603      	mov	r3, r0
 8003036:	2b01      	cmp	r3, #1
 8003038:	d101      	bne.n	800303e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e022      	b.n	8003084 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003042:	2b00      	cmp	r3, #0
 8003044:	d002      	beq.n	800304c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 fc80 	bl	800394c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	685a      	ldr	r2, [r3, #4]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800305a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689a      	ldr	r2, [r3, #8]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800306a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 0201 	orr.w	r2, r2, #1
 800307a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 fd07 	bl	8003a90 <UART_CheckIdleState>
 8003082:	4603      	mov	r3, r0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3708      	adds	r7, #8
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	4613      	mov	r3, r2
 8003098:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800309e:	2b20      	cmp	r3, #32
 80030a0:	d144      	bne.n	800312c <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d002      	beq.n	80030ae <HAL_UART_Transmit_IT+0x22>
 80030a8:	88fb      	ldrh	r3, [r7, #6]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e03d      	b.n	800312e <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d101      	bne.n	80030c0 <HAL_UART_Transmit_IT+0x34>
 80030bc:	2302      	movs	r3, #2
 80030be:	e036      	b.n	800312e <HAL_UART_Transmit_IT+0xa2>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	68ba      	ldr	r2, [r7, #8]
 80030cc:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	88fa      	ldrh	r2, [r7, #6]
 80030d2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	88fa      	ldrh	r2, [r7, #6]
 80030da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2221      	movs	r2, #33	; 0x21
 80030ee:	675a      	str	r2, [r3, #116]	; 0x74
      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030f8:	d107      	bne.n	800310a <HAL_UART_Transmit_IT+0x7e>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d103      	bne.n	800310a <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	4a0d      	ldr	r2, [pc, #52]	; (800313c <HAL_UART_Transmit_IT+0xb0>)
 8003106:	665a      	str	r2, [r3, #100]	; 0x64
 8003108:	e002      	b.n	8003110 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	4a0c      	ldr	r2, [pc, #48]	; (8003140 <HAL_UART_Transmit_IT+0xb4>)
 800310e:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003126:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8003128:	2300      	movs	r3, #0
 800312a:	e000      	b.n	800312e <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 800312c:	2302      	movs	r3, #2
  }
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	08003cf1 	.word	0x08003cf1
 8003140:	08003c7d 	.word	0x08003c7d

08003144 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	4613      	mov	r3, r2
 8003150:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003156:	2b20      	cmp	r3, #32
 8003158:	f040 808a 	bne.w	8003270 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d002      	beq.n	8003168 <HAL_UART_Receive_IT+0x24>
 8003162:	88fb      	ldrh	r3, [r7, #6]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d101      	bne.n	800316c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e082      	b.n	8003272 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003172:	2b01      	cmp	r3, #1
 8003174:	d101      	bne.n	800317a <HAL_UART_Receive_IT+0x36>
 8003176:	2302      	movs	r3, #2
 8003178:	e07b      	b.n	8003272 <HAL_UART_Receive_IT+0x12e>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	68ba      	ldr	r2, [r7, #8]
 8003186:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	88fa      	ldrh	r2, [r7, #6]
 800318c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	88fa      	ldrh	r2, [r7, #6]
 8003194:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031a6:	d10e      	bne.n	80031c6 <HAL_UART_Receive_IT+0x82>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d105      	bne.n	80031bc <HAL_UART_Receive_IT+0x78>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80031b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80031ba:	e02d      	b.n	8003218 <HAL_UART_Receive_IT+0xd4>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	22ff      	movs	r2, #255	; 0xff
 80031c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80031c4:	e028      	b.n	8003218 <HAL_UART_Receive_IT+0xd4>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10d      	bne.n	80031ea <HAL_UART_Receive_IT+0xa6>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d104      	bne.n	80031e0 <HAL_UART_Receive_IT+0x9c>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	22ff      	movs	r2, #255	; 0xff
 80031da:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80031de:	e01b      	b.n	8003218 <HAL_UART_Receive_IT+0xd4>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	227f      	movs	r2, #127	; 0x7f
 80031e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80031e8:	e016      	b.n	8003218 <HAL_UART_Receive_IT+0xd4>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031f2:	d10d      	bne.n	8003210 <HAL_UART_Receive_IT+0xcc>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d104      	bne.n	8003206 <HAL_UART_Receive_IT+0xc2>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	227f      	movs	r2, #127	; 0x7f
 8003200:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003204:	e008      	b.n	8003218 <HAL_UART_Receive_IT+0xd4>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	223f      	movs	r2, #63	; 0x3f
 800320a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800320e:	e003      	b.n	8003218 <HAL_UART_Receive_IT+0xd4>
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2200      	movs	r2, #0
 800321c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2222      	movs	r2, #34	; 0x22
 8003222:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0201 	orr.w	r2, r2, #1
 8003232:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800323c:	d107      	bne.n	800324e <HAL_UART_Receive_IT+0x10a>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d103      	bne.n	800324e <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	4a0d      	ldr	r2, [pc, #52]	; (8003280 <HAL_UART_Receive_IT+0x13c>)
 800324a:	661a      	str	r2, [r3, #96]	; 0x60
 800324c:	e002      	b.n	8003254 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	4a0c      	ldr	r2, [pc, #48]	; (8003284 <HAL_UART_Receive_IT+0x140>)
 8003252:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800326a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800326c:	2300      	movs	r3, #0
 800326e:	e000      	b.n	8003272 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8003270:	2302      	movs	r3, #2
  }
}
 8003272:	4618      	mov	r0, r3
 8003274:	3714      	adds	r7, #20
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	08003e49 	.word	0x08003e49
 8003284:	08003d9f 	.word	0x08003d9f

08003288 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b088      	sub	sp, #32
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80032a8:	69fa      	ldr	r2, [r7, #28]
 80032aa:	f640 030f 	movw	r3, #2063	; 0x80f
 80032ae:	4013      	ands	r3, r2
 80032b0:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d113      	bne.n	80032e0 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f003 0320 	and.w	r3, r3, #32
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00e      	beq.n	80032e0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	f003 0320 	and.w	r3, r3, #32
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d009      	beq.n	80032e0 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f000 8114 	beq.w	80034fe <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	4798      	blx	r3
      }
      return;
 80032de:	e10e      	b.n	80034fe <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	f000 80d6 	beq.w	8003494 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d105      	bne.n	80032fe <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	4b86      	ldr	r3, [pc, #536]	; (8003510 <HAL_UART_IRQHandler+0x288>)
 80032f6:	4013      	ands	r3, r2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 80cb 	beq.w	8003494 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	f003 0301 	and.w	r3, r3, #1
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00e      	beq.n	8003326 <HAL_UART_IRQHandler+0x9e>
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800330e:	2b00      	cmp	r3, #0
 8003310:	d009      	beq.n	8003326 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2201      	movs	r2, #1
 8003318:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800331e:	f043 0201 	orr.w	r2, r3, #1
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	f003 0302 	and.w	r3, r3, #2
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00e      	beq.n	800334e <HAL_UART_IRQHandler+0xc6>
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	2b00      	cmp	r3, #0
 8003338:	d009      	beq.n	800334e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2202      	movs	r2, #2
 8003340:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003346:	f043 0204 	orr.w	r2, r3, #4
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00e      	beq.n	8003376 <HAL_UART_IRQHandler+0xee>
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d009      	beq.n	8003376 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2204      	movs	r2, #4
 8003368:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800336e:	f043 0202 	orr.w	r2, r3, #2
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	f003 0308 	and.w	r3, r3, #8
 800337c:	2b00      	cmp	r3, #0
 800337e:	d013      	beq.n	80033a8 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	f003 0320 	and.w	r3, r3, #32
 8003386:	2b00      	cmp	r3, #0
 8003388:	d104      	bne.n	8003394 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003390:	2b00      	cmp	r3, #0
 8003392:	d009      	beq.n	80033a8 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2208      	movs	r2, #8
 800339a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033a0:	f043 0208 	orr.w	r2, r3, #8
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00f      	beq.n	80033d2 <HAL_UART_IRQHandler+0x14a>
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00a      	beq.n	80033d2 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80033c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033ca:	f043 0220 	orr.w	r2, r3, #32
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	f000 8093 	beq.w	8003502 <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	f003 0320 	and.w	r3, r3, #32
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00c      	beq.n	8003400 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	f003 0320 	and.w	r3, r3, #32
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d007      	beq.n	8003400 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d003      	beq.n	8003400 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003404:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003410:	2b40      	cmp	r3, #64	; 0x40
 8003412:	d004      	beq.n	800341e <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800341a:	2b00      	cmp	r3, #0
 800341c:	d031      	beq.n	8003482 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 fbf6 	bl	8003c10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800342e:	2b40      	cmp	r3, #64	; 0x40
 8003430:	d123      	bne.n	800347a <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689a      	ldr	r2, [r3, #8]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003440:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003446:	2b00      	cmp	r3, #0
 8003448:	d013      	beq.n	8003472 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800344e:	4a31      	ldr	r2, [pc, #196]	; (8003514 <HAL_UART_IRQHandler+0x28c>)
 8003450:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003456:	4618      	mov	r0, r3
 8003458:	f7fe fa7d 	bl	8001956 <HAL_DMA_Abort_IT>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d016      	beq.n	8003490 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800346c:	4610      	mov	r0, r2
 800346e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003470:	e00e      	b.n	8003490 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f850 	bl	8003518 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003478:	e00a      	b.n	8003490 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 f84c 	bl	8003518 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003480:	e006      	b.n	8003490 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f848 	bl	8003518 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800348e:	e038      	b.n	8003502 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003490:	bf00      	nop
    return;
 8003492:	e036      	b.n	8003502 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00d      	beq.n	80034ba <HAL_UART_IRQHandler+0x232>
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d008      	beq.n	80034ba <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80034b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 fd1d 	bl	8003ef2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80034b8:	e026      	b.n	8003508 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00d      	beq.n	80034e0 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d008      	beq.n	80034e0 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d017      	beq.n	8003506 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	4798      	blx	r3
    }
    return;
 80034de:	e012      	b.n	8003506 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00e      	beq.n	8003508 <HAL_UART_IRQHandler+0x280>
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d009      	beq.n	8003508 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 fc39 	bl	8003d6c <UART_EndTransmit_IT>
    return;
 80034fa:	bf00      	nop
 80034fc:	e004      	b.n	8003508 <HAL_UART_IRQHandler+0x280>
      return;
 80034fe:	bf00      	nop
 8003500:	e002      	b.n	8003508 <HAL_UART_IRQHandler+0x280>
    return;
 8003502:	bf00      	nop
 8003504:	e000      	b.n	8003508 <HAL_UART_IRQHandler+0x280>
    return;
 8003506:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003508:	3720      	adds	r7, #32
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	04000120 	.word	0x04000120
 8003514:	08003c51 	.word	0x08003c51

08003518 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800352c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003530:	b088      	sub	sp, #32
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003536:	2300      	movs	r3, #0
 8003538:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	431a      	orrs	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	695b      	ldr	r3, [r3, #20]
 8003548:	431a      	orrs	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	69db      	ldr	r3, [r3, #28]
 800354e:	4313      	orrs	r3, r2
 8003550:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	4bb0      	ldr	r3, [pc, #704]	; (800381c <UART_SetConfig+0x2f0>)
 800355a:	4013      	ands	r3, r2
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	6812      	ldr	r2, [r2, #0]
 8003560:	69f9      	ldr	r1, [r7, #28]
 8003562:	430b      	orrs	r3, r1
 8003564:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	430a      	orrs	r2, r1
 800357a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4aa6      	ldr	r2, [pc, #664]	; (8003820 <UART_SetConfig+0x2f4>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d004      	beq.n	8003596 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a1b      	ldr	r3, [r3, #32]
 8003590:	69fa      	ldr	r2, [r7, #28]
 8003592:	4313      	orrs	r3, r2
 8003594:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	69fa      	ldr	r2, [r7, #28]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a9d      	ldr	r2, [pc, #628]	; (8003824 <UART_SetConfig+0x2f8>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d121      	bne.n	80035f8 <UART_SetConfig+0xcc>
 80035b4:	4b9c      	ldr	r3, [pc, #624]	; (8003828 <UART_SetConfig+0x2fc>)
 80035b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	2b03      	cmp	r3, #3
 80035c0:	d816      	bhi.n	80035f0 <UART_SetConfig+0xc4>
 80035c2:	a201      	add	r2, pc, #4	; (adr r2, 80035c8 <UART_SetConfig+0x9c>)
 80035c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c8:	080035d9 	.word	0x080035d9
 80035cc:	080035e5 	.word	0x080035e5
 80035d0:	080035df 	.word	0x080035df
 80035d4:	080035eb 	.word	0x080035eb
 80035d8:	2301      	movs	r3, #1
 80035da:	76fb      	strb	r3, [r7, #27]
 80035dc:	e072      	b.n	80036c4 <UART_SetConfig+0x198>
 80035de:	2302      	movs	r3, #2
 80035e0:	76fb      	strb	r3, [r7, #27]
 80035e2:	e06f      	b.n	80036c4 <UART_SetConfig+0x198>
 80035e4:	2304      	movs	r3, #4
 80035e6:	76fb      	strb	r3, [r7, #27]
 80035e8:	e06c      	b.n	80036c4 <UART_SetConfig+0x198>
 80035ea:	2308      	movs	r3, #8
 80035ec:	76fb      	strb	r3, [r7, #27]
 80035ee:	e069      	b.n	80036c4 <UART_SetConfig+0x198>
 80035f0:	2310      	movs	r3, #16
 80035f2:	76fb      	strb	r3, [r7, #27]
 80035f4:	bf00      	nop
 80035f6:	e065      	b.n	80036c4 <UART_SetConfig+0x198>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a8b      	ldr	r2, [pc, #556]	; (800382c <UART_SetConfig+0x300>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d134      	bne.n	800366c <UART_SetConfig+0x140>
 8003602:	4b89      	ldr	r3, [pc, #548]	; (8003828 <UART_SetConfig+0x2fc>)
 8003604:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003608:	f003 030c 	and.w	r3, r3, #12
 800360c:	2b0c      	cmp	r3, #12
 800360e:	d829      	bhi.n	8003664 <UART_SetConfig+0x138>
 8003610:	a201      	add	r2, pc, #4	; (adr r2, 8003618 <UART_SetConfig+0xec>)
 8003612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003616:	bf00      	nop
 8003618:	0800364d 	.word	0x0800364d
 800361c:	08003665 	.word	0x08003665
 8003620:	08003665 	.word	0x08003665
 8003624:	08003665 	.word	0x08003665
 8003628:	08003659 	.word	0x08003659
 800362c:	08003665 	.word	0x08003665
 8003630:	08003665 	.word	0x08003665
 8003634:	08003665 	.word	0x08003665
 8003638:	08003653 	.word	0x08003653
 800363c:	08003665 	.word	0x08003665
 8003640:	08003665 	.word	0x08003665
 8003644:	08003665 	.word	0x08003665
 8003648:	0800365f 	.word	0x0800365f
 800364c:	2300      	movs	r3, #0
 800364e:	76fb      	strb	r3, [r7, #27]
 8003650:	e038      	b.n	80036c4 <UART_SetConfig+0x198>
 8003652:	2302      	movs	r3, #2
 8003654:	76fb      	strb	r3, [r7, #27]
 8003656:	e035      	b.n	80036c4 <UART_SetConfig+0x198>
 8003658:	2304      	movs	r3, #4
 800365a:	76fb      	strb	r3, [r7, #27]
 800365c:	e032      	b.n	80036c4 <UART_SetConfig+0x198>
 800365e:	2308      	movs	r3, #8
 8003660:	76fb      	strb	r3, [r7, #27]
 8003662:	e02f      	b.n	80036c4 <UART_SetConfig+0x198>
 8003664:	2310      	movs	r3, #16
 8003666:	76fb      	strb	r3, [r7, #27]
 8003668:	bf00      	nop
 800366a:	e02b      	b.n	80036c4 <UART_SetConfig+0x198>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a6b      	ldr	r2, [pc, #428]	; (8003820 <UART_SetConfig+0x2f4>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d124      	bne.n	80036c0 <UART_SetConfig+0x194>
 8003676:	4b6c      	ldr	r3, [pc, #432]	; (8003828 <UART_SetConfig+0x2fc>)
 8003678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800367c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003680:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003684:	d012      	beq.n	80036ac <UART_SetConfig+0x180>
 8003686:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800368a:	d802      	bhi.n	8003692 <UART_SetConfig+0x166>
 800368c:	2b00      	cmp	r3, #0
 800368e:	d007      	beq.n	80036a0 <UART_SetConfig+0x174>
 8003690:	e012      	b.n	80036b8 <UART_SetConfig+0x18c>
 8003692:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003696:	d006      	beq.n	80036a6 <UART_SetConfig+0x17a>
 8003698:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800369c:	d009      	beq.n	80036b2 <UART_SetConfig+0x186>
 800369e:	e00b      	b.n	80036b8 <UART_SetConfig+0x18c>
 80036a0:	2300      	movs	r3, #0
 80036a2:	76fb      	strb	r3, [r7, #27]
 80036a4:	e00e      	b.n	80036c4 <UART_SetConfig+0x198>
 80036a6:	2302      	movs	r3, #2
 80036a8:	76fb      	strb	r3, [r7, #27]
 80036aa:	e00b      	b.n	80036c4 <UART_SetConfig+0x198>
 80036ac:	2304      	movs	r3, #4
 80036ae:	76fb      	strb	r3, [r7, #27]
 80036b0:	e008      	b.n	80036c4 <UART_SetConfig+0x198>
 80036b2:	2308      	movs	r3, #8
 80036b4:	76fb      	strb	r3, [r7, #27]
 80036b6:	e005      	b.n	80036c4 <UART_SetConfig+0x198>
 80036b8:	2310      	movs	r3, #16
 80036ba:	76fb      	strb	r3, [r7, #27]
 80036bc:	bf00      	nop
 80036be:	e001      	b.n	80036c4 <UART_SetConfig+0x198>
 80036c0:	2310      	movs	r3, #16
 80036c2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a55      	ldr	r2, [pc, #340]	; (8003820 <UART_SetConfig+0x2f4>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d174      	bne.n	80037b8 <UART_SetConfig+0x28c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036ce:	7efb      	ldrb	r3, [r7, #27]
 80036d0:	2b08      	cmp	r3, #8
 80036d2:	d824      	bhi.n	800371e <UART_SetConfig+0x1f2>
 80036d4:	a201      	add	r2, pc, #4	; (adr r2, 80036dc <UART_SetConfig+0x1b0>)
 80036d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036da:	bf00      	nop
 80036dc:	08003701 	.word	0x08003701
 80036e0:	0800371f 	.word	0x0800371f
 80036e4:	08003709 	.word	0x08003709
 80036e8:	0800371f 	.word	0x0800371f
 80036ec:	0800370f 	.word	0x0800370f
 80036f0:	0800371f 	.word	0x0800371f
 80036f4:	0800371f 	.word	0x0800371f
 80036f8:	0800371f 	.word	0x0800371f
 80036fc:	08003717 	.word	0x08003717
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003700:	f7ff f8f8 	bl	80028f4 <HAL_RCC_GetPCLK1Freq>
 8003704:	6178      	str	r0, [r7, #20]
        break;
 8003706:	e00f      	b.n	8003728 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003708:	4b49      	ldr	r3, [pc, #292]	; (8003830 <UART_SetConfig+0x304>)
 800370a:	617b      	str	r3, [r7, #20]
        break;
 800370c:	e00c      	b.n	8003728 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800370e:	f7ff f85b 	bl	80027c8 <HAL_RCC_GetSysClockFreq>
 8003712:	6178      	str	r0, [r7, #20]
        break;
 8003714:	e008      	b.n	8003728 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003716:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800371a:	617b      	str	r3, [r7, #20]
        break;
 800371c:	e004      	b.n	8003728 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 800371e:	2300      	movs	r3, #0
 8003720:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	76bb      	strb	r3, [r7, #26]
        break;
 8003726:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	2b00      	cmp	r3, #0
 800372c:	f000 8100 	beq.w	8003930 <UART_SetConfig+0x404>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	4613      	mov	r3, r2
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	4413      	add	r3, r2
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	429a      	cmp	r2, r3
 800373e:	d305      	bcc.n	800374c <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	429a      	cmp	r2, r3
 800374a:	d902      	bls.n	8003752 <UART_SetConfig+0x226>
      {
        ret = HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	76bb      	strb	r3, [r7, #26]
 8003750:	e0ee      	b.n	8003930 <UART_SetConfig+0x404>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	4619      	mov	r1, r3
 8003756:	f04f 0200 	mov.w	r2, #0
 800375a:	f04f 0300 	mov.w	r3, #0
 800375e:	f04f 0400 	mov.w	r4, #0
 8003762:	0214      	lsls	r4, r2, #8
 8003764:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003768:	020b      	lsls	r3, r1, #8
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	6852      	ldr	r2, [r2, #4]
 800376e:	0852      	lsrs	r2, r2, #1
 8003770:	4611      	mov	r1, r2
 8003772:	f04f 0200 	mov.w	r2, #0
 8003776:	eb13 0b01 	adds.w	fp, r3, r1
 800377a:	eb44 0c02 	adc.w	ip, r4, r2
 800377e:	4658      	mov	r0, fp
 8003780:	4661      	mov	r1, ip
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f04f 0400 	mov.w	r4, #0
 800378a:	461a      	mov	r2, r3
 800378c:	4623      	mov	r3, r4
 800378e:	f7fd fa7b 	bl	8000c88 <__aeabi_uldivmod>
 8003792:	4603      	mov	r3, r0
 8003794:	460c      	mov	r4, r1
 8003796:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800379e:	d308      	bcc.n	80037b2 <UART_SetConfig+0x286>
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037a6:	d204      	bcs.n	80037b2 <UART_SetConfig+0x286>
        {
          huart->Instance->BRR = usartdiv;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	60da      	str	r2, [r3, #12]
 80037b0:	e0be      	b.n	8003930 <UART_SetConfig+0x404>
        }
        else
        {
          ret = HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	76bb      	strb	r3, [r7, #26]
 80037b6:	e0bb      	b.n	8003930 <UART_SetConfig+0x404>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037c0:	d169      	bne.n	8003896 <UART_SetConfig+0x36a>
  {
    switch (clocksource)
 80037c2:	7efb      	ldrb	r3, [r7, #27]
 80037c4:	2b08      	cmp	r3, #8
 80037c6:	d835      	bhi.n	8003834 <UART_SetConfig+0x308>
 80037c8:	a201      	add	r2, pc, #4	; (adr r2, 80037d0 <UART_SetConfig+0x2a4>)
 80037ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ce:	bf00      	nop
 80037d0:	080037f5 	.word	0x080037f5
 80037d4:	080037fd 	.word	0x080037fd
 80037d8:	08003805 	.word	0x08003805
 80037dc:	08003835 	.word	0x08003835
 80037e0:	0800380b 	.word	0x0800380b
 80037e4:	08003835 	.word	0x08003835
 80037e8:	08003835 	.word	0x08003835
 80037ec:	08003835 	.word	0x08003835
 80037f0:	08003813 	.word	0x08003813
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037f4:	f7ff f87e 	bl	80028f4 <HAL_RCC_GetPCLK1Freq>
 80037f8:	6178      	str	r0, [r7, #20]
        break;
 80037fa:	e020      	b.n	800383e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037fc:	f7ff f890 	bl	8002920 <HAL_RCC_GetPCLK2Freq>
 8003800:	6178      	str	r0, [r7, #20]
        break;
 8003802:	e01c      	b.n	800383e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003804:	4b0a      	ldr	r3, [pc, #40]	; (8003830 <UART_SetConfig+0x304>)
 8003806:	617b      	str	r3, [r7, #20]
        break;
 8003808:	e019      	b.n	800383e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800380a:	f7fe ffdd 	bl	80027c8 <HAL_RCC_GetSysClockFreq>
 800380e:	6178      	str	r0, [r7, #20]
        break;
 8003810:	e015      	b.n	800383e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003812:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003816:	617b      	str	r3, [r7, #20]
        break;
 8003818:	e011      	b.n	800383e <UART_SetConfig+0x312>
 800381a:	bf00      	nop
 800381c:	efff69f3 	.word	0xefff69f3
 8003820:	40008000 	.word	0x40008000
 8003824:	40013800 	.word	0x40013800
 8003828:	40021000 	.word	0x40021000
 800382c:	40004400 	.word	0x40004400
 8003830:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003834:	2300      	movs	r3, #0
 8003836:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	76bb      	strb	r3, [r7, #26]
        break;
 800383c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d075      	beq.n	8003930 <UART_SetConfig+0x404>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	005a      	lsls	r2, r3, #1
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	085b      	lsrs	r3, r3, #1
 800384e:	441a      	add	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	fbb2 f3f3 	udiv	r3, r2, r3
 8003858:	b29b      	uxth	r3, r3
 800385a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	2b0f      	cmp	r3, #15
 8003860:	d916      	bls.n	8003890 <UART_SetConfig+0x364>
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003868:	d212      	bcs.n	8003890 <UART_SetConfig+0x364>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	b29b      	uxth	r3, r3
 800386e:	f023 030f 	bic.w	r3, r3, #15
 8003872:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	085b      	lsrs	r3, r3, #1
 8003878:	b29b      	uxth	r3, r3
 800387a:	f003 0307 	and.w	r3, r3, #7
 800387e:	b29a      	uxth	r2, r3
 8003880:	89fb      	ldrh	r3, [r7, #14]
 8003882:	4313      	orrs	r3, r2
 8003884:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	89fa      	ldrh	r2, [r7, #14]
 800388c:	60da      	str	r2, [r3, #12]
 800388e:	e04f      	b.n	8003930 <UART_SetConfig+0x404>
      }
      else
      {
        ret = HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	76bb      	strb	r3, [r7, #26]
 8003894:	e04c      	b.n	8003930 <UART_SetConfig+0x404>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003896:	7efb      	ldrb	r3, [r7, #27]
 8003898:	2b08      	cmp	r3, #8
 800389a:	d828      	bhi.n	80038ee <UART_SetConfig+0x3c2>
 800389c:	a201      	add	r2, pc, #4	; (adr r2, 80038a4 <UART_SetConfig+0x378>)
 800389e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a2:	bf00      	nop
 80038a4:	080038c9 	.word	0x080038c9
 80038a8:	080038d1 	.word	0x080038d1
 80038ac:	080038d9 	.word	0x080038d9
 80038b0:	080038ef 	.word	0x080038ef
 80038b4:	080038df 	.word	0x080038df
 80038b8:	080038ef 	.word	0x080038ef
 80038bc:	080038ef 	.word	0x080038ef
 80038c0:	080038ef 	.word	0x080038ef
 80038c4:	080038e7 	.word	0x080038e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038c8:	f7ff f814 	bl	80028f4 <HAL_RCC_GetPCLK1Freq>
 80038cc:	6178      	str	r0, [r7, #20]
        break;
 80038ce:	e013      	b.n	80038f8 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038d0:	f7ff f826 	bl	8002920 <HAL_RCC_GetPCLK2Freq>
 80038d4:	6178      	str	r0, [r7, #20]
        break;
 80038d6:	e00f      	b.n	80038f8 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038d8:	4b1b      	ldr	r3, [pc, #108]	; (8003948 <UART_SetConfig+0x41c>)
 80038da:	617b      	str	r3, [r7, #20]
        break;
 80038dc:	e00c      	b.n	80038f8 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038de:	f7fe ff73 	bl	80027c8 <HAL_RCC_GetSysClockFreq>
 80038e2:	6178      	str	r0, [r7, #20]
        break;
 80038e4:	e008      	b.n	80038f8 <UART_SetConfig+0x3cc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038ea:	617b      	str	r3, [r7, #20]
        break;
 80038ec:	e004      	b.n	80038f8 <UART_SetConfig+0x3cc>
      default:
        pclk = 0U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	76bb      	strb	r3, [r7, #26]
        break;
 80038f6:	bf00      	nop
    }

    if (pclk != 0U)
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d018      	beq.n	8003930 <UART_SetConfig+0x404>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	085a      	lsrs	r2, r3, #1
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	441a      	add	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003910:	b29b      	uxth	r3, r3
 8003912:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	2b0f      	cmp	r3, #15
 8003918:	d908      	bls.n	800392c <UART_SetConfig+0x400>
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003920:	d204      	bcs.n	800392c <UART_SetConfig+0x400>
      {
        huart->Instance->BRR = usartdiv;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	60da      	str	r2, [r3, #12]
 800392a:	e001      	b.n	8003930 <UART_SetConfig+0x404>
      }
      else
      {
        ret = HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800393c:	7ebb      	ldrb	r3, [r7, #26]
}
 800393e:	4618      	mov	r0, r3
 8003940:	3720      	adds	r7, #32
 8003942:	46bd      	mov	sp, r7
 8003944:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003948:	00f42400 	.word	0x00f42400

0800394c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	2b00      	cmp	r3, #0
 800395e:	d00a      	beq.n	8003976 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00a      	beq.n	8003998 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399c:	f003 0304 	and.w	r3, r3, #4
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00a      	beq.n	80039ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039be:	f003 0308 	and.w	r3, r3, #8
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00a      	beq.n	80039dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	430a      	orrs	r2, r1
 80039da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e0:	f003 0310 	and.w	r3, r3, #16
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00a      	beq.n	80039fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a02:	f003 0320 	and.w	r3, r3, #32
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00a      	beq.n	8003a20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d01a      	beq.n	8003a62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a4a:	d10a      	bne.n	8003a62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	430a      	orrs	r2, r1
 8003a82:	605a      	str	r2, [r3, #4]
  }
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003a9e:	f7fd fe3d 	bl	800171c <HAL_GetTick>
 8003aa2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0308 	and.w	r3, r3, #8
 8003aae:	2b08      	cmp	r3, #8
 8003ab0:	d10e      	bne.n	8003ad0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ab2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f82a 	bl	8003b1a <UART_WaitOnFlagUntilTimeout>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d001      	beq.n	8003ad0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e020      	b.n	8003b12 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0304 	and.w	r3, r3, #4
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	d10e      	bne.n	8003afc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ade:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f814 	bl	8003b1a <UART_WaitOnFlagUntilTimeout>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d001      	beq.n	8003afc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e00a      	b.n	8003b12 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2220      	movs	r2, #32
 8003b00:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2220      	movs	r2, #32
 8003b06:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3710      	adds	r7, #16
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}

08003b1a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b1a:	b580      	push	{r7, lr}
 8003b1c:	b084      	sub	sp, #16
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	60f8      	str	r0, [r7, #12]
 8003b22:	60b9      	str	r1, [r7, #8]
 8003b24:	603b      	str	r3, [r7, #0]
 8003b26:	4613      	mov	r3, r2
 8003b28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b2a:	e05d      	b.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b32:	d059      	beq.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b34:	f7fd fdf2 	bl	800171c <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d302      	bcc.n	8003b4a <UART_WaitOnFlagUntilTimeout+0x30>
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d11b      	bne.n	8003b82 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003b58:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689a      	ldr	r2, [r3, #8]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 0201 	bic.w	r2, r2, #1
 8003b68:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2220      	movs	r2, #32
 8003b6e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2220      	movs	r2, #32
 8003b74:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e042      	b.n	8003c08 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0304 	and.w	r3, r3, #4
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d02b      	beq.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	69db      	ldr	r3, [r3, #28]
 8003b96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b9e:	d123      	bne.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ba8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003bb8:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	689a      	ldr	r2, [r3, #8]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f022 0201 	bic.w	r2, r2, #1
 8003bc8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e00f      	b.n	8003c08 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	69da      	ldr	r2, [r3, #28]
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	bf0c      	ite	eq
 8003bf8:	2301      	moveq	r3, #1
 8003bfa:	2300      	movne	r3, #0
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	461a      	mov	r2, r3
 8003c00:	79fb      	ldrb	r3, [r7, #7]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d092      	beq.n	8003b2c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003c26:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	689a      	ldr	r2, [r3, #8]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0201 	bic.w	r2, r2, #1
 8003c36:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f7ff fc52 	bl	8003518 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c74:	bf00      	nop
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c88:	2b21      	cmp	r3, #33	; 0x21
 8003c8a:	d12b      	bne.n	8003ce4 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d110      	bne.n	8003cba <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ca6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cb6:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8003cb8:	e014      	b.n	8003ce4 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cbe:	781a      	ldrb	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	b292      	uxth	r2, r2
 8003cc6:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ccc:	1c5a      	adds	r2, r3, #1
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cfc:	2b21      	cmp	r3, #33	; 0x21
 8003cfe:	d12f      	bne.n	8003d60 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d110      	bne.n	8003d2e <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d1a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d2a:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8003d2c:	e018      	b.n	8003d60 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d32:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	881a      	ldrh	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d40:	b292      	uxth	r2, r2
 8003d42:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d48:	1c9a      	adds	r2, r3, #2
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	3b01      	subs	r3, #1
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8003d60:	bf00      	nop
 8003d62:	3714      	adds	r7, #20
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d82:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2220      	movs	r2, #32
 8003d88:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f7fd f9eb 	bl	800116c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d96:	bf00      	nop
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b084      	sub	sp, #16
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003dac:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003db2:	2b22      	cmp	r3, #34	; 0x22
 8003db4:	d13a      	bne.n	8003e2c <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003dbc:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003dbe:	89bb      	ldrh	r3, [r7, #12]
 8003dc0:	b2d9      	uxtb	r1, r3
 8003dc2:	89fb      	ldrh	r3, [r7, #14]
 8003dc4:	b2da      	uxtb	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dca:	400a      	ands	r2, r1
 8003dcc:	b2d2      	uxtb	r2, r2
 8003dce:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd4:	1c5a      	adds	r2, r3, #1
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	3b01      	subs	r3, #1
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d123      	bne.n	8003e40 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003e06:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	689a      	ldr	r2, [r3, #8]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 0201 	bic.w	r2, r2, #1
 8003e16:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f7fd f9d1 	bl	80011cc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003e2a:	e009      	b.n	8003e40 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	8b1b      	ldrh	r3, [r3, #24]
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f042 0208 	orr.w	r2, r2, #8
 8003e3c:	b292      	uxth	r2, r2
 8003e3e:	831a      	strh	r2, [r3, #24]
}
 8003e40:	bf00      	nop
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003e56:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e5c:	2b22      	cmp	r3, #34	; 0x22
 8003e5e:	d13a      	bne.n	8003ed6 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003e66:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e6c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8003e6e:	89ba      	ldrh	r2, [r7, #12]
 8003e70:	89fb      	ldrh	r3, [r7, #14]
 8003e72:	4013      	ands	r3, r2
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e7e:	1c9a      	adds	r2, r3, #2
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	b29a      	uxth	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d123      	bne.n	8003eea <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003eb0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 0201 	bic.w	r2, r2, #1
 8003ec0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f7fd f97c 	bl	80011cc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003ed4:	e009      	b.n	8003eea <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	8b1b      	ldrh	r3, [r3, #24]
 8003edc:	b29a      	uxth	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f042 0208 	orr.w	r2, r2, #8
 8003ee6:	b292      	uxth	r2, r2
 8003ee8:	831a      	strh	r2, [r3, #24]
}
 8003eea:	bf00      	nop
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003ef2:	b480      	push	{r7}
 8003ef4:	b083      	sub	sp, #12
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003efa:	bf00      	nop
 8003efc:	370c      	adds	r7, #12
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
	...

08003f08 <__errno>:
 8003f08:	4b01      	ldr	r3, [pc, #4]	; (8003f10 <__errno+0x8>)
 8003f0a:	6818      	ldr	r0, [r3, #0]
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	2000000c 	.word	0x2000000c

08003f14 <__libc_init_array>:
 8003f14:	b570      	push	{r4, r5, r6, lr}
 8003f16:	4e0d      	ldr	r6, [pc, #52]	; (8003f4c <__libc_init_array+0x38>)
 8003f18:	4c0d      	ldr	r4, [pc, #52]	; (8003f50 <__libc_init_array+0x3c>)
 8003f1a:	1ba4      	subs	r4, r4, r6
 8003f1c:	10a4      	asrs	r4, r4, #2
 8003f1e:	2500      	movs	r5, #0
 8003f20:	42a5      	cmp	r5, r4
 8003f22:	d109      	bne.n	8003f38 <__libc_init_array+0x24>
 8003f24:	4e0b      	ldr	r6, [pc, #44]	; (8003f54 <__libc_init_array+0x40>)
 8003f26:	4c0c      	ldr	r4, [pc, #48]	; (8003f58 <__libc_init_array+0x44>)
 8003f28:	f003 fd58 	bl	80079dc <_init>
 8003f2c:	1ba4      	subs	r4, r4, r6
 8003f2e:	10a4      	asrs	r4, r4, #2
 8003f30:	2500      	movs	r5, #0
 8003f32:	42a5      	cmp	r5, r4
 8003f34:	d105      	bne.n	8003f42 <__libc_init_array+0x2e>
 8003f36:	bd70      	pop	{r4, r5, r6, pc}
 8003f38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f3c:	4798      	blx	r3
 8003f3e:	3501      	adds	r5, #1
 8003f40:	e7ee      	b.n	8003f20 <__libc_init_array+0xc>
 8003f42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f46:	4798      	blx	r3
 8003f48:	3501      	adds	r5, #1
 8003f4a:	e7f2      	b.n	8003f32 <__libc_init_array+0x1e>
 8003f4c:	08007d10 	.word	0x08007d10
 8003f50:	08007d10 	.word	0x08007d10
 8003f54:	08007d10 	.word	0x08007d10
 8003f58:	08007d14 	.word	0x08007d14

08003f5c <memset>:
 8003f5c:	4402      	add	r2, r0
 8003f5e:	4603      	mov	r3, r0
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d100      	bne.n	8003f66 <memset+0xa>
 8003f64:	4770      	bx	lr
 8003f66:	f803 1b01 	strb.w	r1, [r3], #1
 8003f6a:	e7f9      	b.n	8003f60 <memset+0x4>

08003f6c <__cvt>:
 8003f6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f70:	ec55 4b10 	vmov	r4, r5, d0
 8003f74:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8003f76:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003f7a:	2d00      	cmp	r5, #0
 8003f7c:	460e      	mov	r6, r1
 8003f7e:	4691      	mov	r9, r2
 8003f80:	4619      	mov	r1, r3
 8003f82:	bfb8      	it	lt
 8003f84:	4622      	movlt	r2, r4
 8003f86:	462b      	mov	r3, r5
 8003f88:	f027 0720 	bic.w	r7, r7, #32
 8003f8c:	bfbb      	ittet	lt
 8003f8e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003f92:	461d      	movlt	r5, r3
 8003f94:	2300      	movge	r3, #0
 8003f96:	232d      	movlt	r3, #45	; 0x2d
 8003f98:	bfb8      	it	lt
 8003f9a:	4614      	movlt	r4, r2
 8003f9c:	2f46      	cmp	r7, #70	; 0x46
 8003f9e:	700b      	strb	r3, [r1, #0]
 8003fa0:	d004      	beq.n	8003fac <__cvt+0x40>
 8003fa2:	2f45      	cmp	r7, #69	; 0x45
 8003fa4:	d100      	bne.n	8003fa8 <__cvt+0x3c>
 8003fa6:	3601      	adds	r6, #1
 8003fa8:	2102      	movs	r1, #2
 8003faa:	e000      	b.n	8003fae <__cvt+0x42>
 8003fac:	2103      	movs	r1, #3
 8003fae:	ab03      	add	r3, sp, #12
 8003fb0:	9301      	str	r3, [sp, #4]
 8003fb2:	ab02      	add	r3, sp, #8
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	4632      	mov	r2, r6
 8003fb8:	4653      	mov	r3, sl
 8003fba:	ec45 4b10 	vmov	d0, r4, r5
 8003fbe:	f001 fd77 	bl	8005ab0 <_dtoa_r>
 8003fc2:	2f47      	cmp	r7, #71	; 0x47
 8003fc4:	4680      	mov	r8, r0
 8003fc6:	d102      	bne.n	8003fce <__cvt+0x62>
 8003fc8:	f019 0f01 	tst.w	r9, #1
 8003fcc:	d026      	beq.n	800401c <__cvt+0xb0>
 8003fce:	2f46      	cmp	r7, #70	; 0x46
 8003fd0:	eb08 0906 	add.w	r9, r8, r6
 8003fd4:	d111      	bne.n	8003ffa <__cvt+0x8e>
 8003fd6:	f898 3000 	ldrb.w	r3, [r8]
 8003fda:	2b30      	cmp	r3, #48	; 0x30
 8003fdc:	d10a      	bne.n	8003ff4 <__cvt+0x88>
 8003fde:	2200      	movs	r2, #0
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	4620      	mov	r0, r4
 8003fe4:	4629      	mov	r1, r5
 8003fe6:	f7fc fd6f 	bl	8000ac8 <__aeabi_dcmpeq>
 8003fea:	b918      	cbnz	r0, 8003ff4 <__cvt+0x88>
 8003fec:	f1c6 0601 	rsb	r6, r6, #1
 8003ff0:	f8ca 6000 	str.w	r6, [sl]
 8003ff4:	f8da 3000 	ldr.w	r3, [sl]
 8003ff8:	4499      	add	r9, r3
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	4620      	mov	r0, r4
 8004000:	4629      	mov	r1, r5
 8004002:	f7fc fd61 	bl	8000ac8 <__aeabi_dcmpeq>
 8004006:	b938      	cbnz	r0, 8004018 <__cvt+0xac>
 8004008:	2230      	movs	r2, #48	; 0x30
 800400a:	9b03      	ldr	r3, [sp, #12]
 800400c:	454b      	cmp	r3, r9
 800400e:	d205      	bcs.n	800401c <__cvt+0xb0>
 8004010:	1c59      	adds	r1, r3, #1
 8004012:	9103      	str	r1, [sp, #12]
 8004014:	701a      	strb	r2, [r3, #0]
 8004016:	e7f8      	b.n	800400a <__cvt+0x9e>
 8004018:	f8cd 900c 	str.w	r9, [sp, #12]
 800401c:	9b03      	ldr	r3, [sp, #12]
 800401e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004020:	eba3 0308 	sub.w	r3, r3, r8
 8004024:	4640      	mov	r0, r8
 8004026:	6013      	str	r3, [r2, #0]
 8004028:	b004      	add	sp, #16
 800402a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800402e <__exponent>:
 800402e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004030:	2900      	cmp	r1, #0
 8004032:	4604      	mov	r4, r0
 8004034:	bfba      	itte	lt
 8004036:	4249      	neglt	r1, r1
 8004038:	232d      	movlt	r3, #45	; 0x2d
 800403a:	232b      	movge	r3, #43	; 0x2b
 800403c:	2909      	cmp	r1, #9
 800403e:	f804 2b02 	strb.w	r2, [r4], #2
 8004042:	7043      	strb	r3, [r0, #1]
 8004044:	dd20      	ble.n	8004088 <__exponent+0x5a>
 8004046:	f10d 0307 	add.w	r3, sp, #7
 800404a:	461f      	mov	r7, r3
 800404c:	260a      	movs	r6, #10
 800404e:	fb91 f5f6 	sdiv	r5, r1, r6
 8004052:	fb06 1115 	mls	r1, r6, r5, r1
 8004056:	3130      	adds	r1, #48	; 0x30
 8004058:	2d09      	cmp	r5, #9
 800405a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800405e:	f103 32ff 	add.w	r2, r3, #4294967295
 8004062:	4629      	mov	r1, r5
 8004064:	dc09      	bgt.n	800407a <__exponent+0x4c>
 8004066:	3130      	adds	r1, #48	; 0x30
 8004068:	3b02      	subs	r3, #2
 800406a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800406e:	42bb      	cmp	r3, r7
 8004070:	4622      	mov	r2, r4
 8004072:	d304      	bcc.n	800407e <__exponent+0x50>
 8004074:	1a10      	subs	r0, r2, r0
 8004076:	b003      	add	sp, #12
 8004078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800407a:	4613      	mov	r3, r2
 800407c:	e7e7      	b.n	800404e <__exponent+0x20>
 800407e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004082:	f804 2b01 	strb.w	r2, [r4], #1
 8004086:	e7f2      	b.n	800406e <__exponent+0x40>
 8004088:	2330      	movs	r3, #48	; 0x30
 800408a:	4419      	add	r1, r3
 800408c:	7083      	strb	r3, [r0, #2]
 800408e:	1d02      	adds	r2, r0, #4
 8004090:	70c1      	strb	r1, [r0, #3]
 8004092:	e7ef      	b.n	8004074 <__exponent+0x46>

08004094 <_printf_float>:
 8004094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004098:	b08d      	sub	sp, #52	; 0x34
 800409a:	460c      	mov	r4, r1
 800409c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80040a0:	4616      	mov	r6, r2
 80040a2:	461f      	mov	r7, r3
 80040a4:	4605      	mov	r5, r0
 80040a6:	f002 fde7 	bl	8006c78 <_localeconv_r>
 80040aa:	6803      	ldr	r3, [r0, #0]
 80040ac:	9304      	str	r3, [sp, #16]
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7fc f88e 	bl	80001d0 <strlen>
 80040b4:	2300      	movs	r3, #0
 80040b6:	930a      	str	r3, [sp, #40]	; 0x28
 80040b8:	f8d8 3000 	ldr.w	r3, [r8]
 80040bc:	9005      	str	r0, [sp, #20]
 80040be:	3307      	adds	r3, #7
 80040c0:	f023 0307 	bic.w	r3, r3, #7
 80040c4:	f103 0208 	add.w	r2, r3, #8
 80040c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80040cc:	f8d4 b000 	ldr.w	fp, [r4]
 80040d0:	f8c8 2000 	str.w	r2, [r8]
 80040d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80040dc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80040e0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80040e4:	9307      	str	r3, [sp, #28]
 80040e6:	f8cd 8018 	str.w	r8, [sp, #24]
 80040ea:	f04f 32ff 	mov.w	r2, #4294967295
 80040ee:	4ba7      	ldr	r3, [pc, #668]	; (800438c <_printf_float+0x2f8>)
 80040f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040f4:	f7fc fd1a 	bl	8000b2c <__aeabi_dcmpun>
 80040f8:	bb70      	cbnz	r0, 8004158 <_printf_float+0xc4>
 80040fa:	f04f 32ff 	mov.w	r2, #4294967295
 80040fe:	4ba3      	ldr	r3, [pc, #652]	; (800438c <_printf_float+0x2f8>)
 8004100:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004104:	f7fc fcf4 	bl	8000af0 <__aeabi_dcmple>
 8004108:	bb30      	cbnz	r0, 8004158 <_printf_float+0xc4>
 800410a:	2200      	movs	r2, #0
 800410c:	2300      	movs	r3, #0
 800410e:	4640      	mov	r0, r8
 8004110:	4649      	mov	r1, r9
 8004112:	f7fc fce3 	bl	8000adc <__aeabi_dcmplt>
 8004116:	b110      	cbz	r0, 800411e <_printf_float+0x8a>
 8004118:	232d      	movs	r3, #45	; 0x2d
 800411a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800411e:	4a9c      	ldr	r2, [pc, #624]	; (8004390 <_printf_float+0x2fc>)
 8004120:	4b9c      	ldr	r3, [pc, #624]	; (8004394 <_printf_float+0x300>)
 8004122:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004126:	bf8c      	ite	hi
 8004128:	4690      	movhi	r8, r2
 800412a:	4698      	movls	r8, r3
 800412c:	2303      	movs	r3, #3
 800412e:	f02b 0204 	bic.w	r2, fp, #4
 8004132:	6123      	str	r3, [r4, #16]
 8004134:	6022      	str	r2, [r4, #0]
 8004136:	f04f 0900 	mov.w	r9, #0
 800413a:	9700      	str	r7, [sp, #0]
 800413c:	4633      	mov	r3, r6
 800413e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004140:	4621      	mov	r1, r4
 8004142:	4628      	mov	r0, r5
 8004144:	f000 f9e6 	bl	8004514 <_printf_common>
 8004148:	3001      	adds	r0, #1
 800414a:	f040 808d 	bne.w	8004268 <_printf_float+0x1d4>
 800414e:	f04f 30ff 	mov.w	r0, #4294967295
 8004152:	b00d      	add	sp, #52	; 0x34
 8004154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004158:	4642      	mov	r2, r8
 800415a:	464b      	mov	r3, r9
 800415c:	4640      	mov	r0, r8
 800415e:	4649      	mov	r1, r9
 8004160:	f7fc fce4 	bl	8000b2c <__aeabi_dcmpun>
 8004164:	b110      	cbz	r0, 800416c <_printf_float+0xd8>
 8004166:	4a8c      	ldr	r2, [pc, #560]	; (8004398 <_printf_float+0x304>)
 8004168:	4b8c      	ldr	r3, [pc, #560]	; (800439c <_printf_float+0x308>)
 800416a:	e7da      	b.n	8004122 <_printf_float+0x8e>
 800416c:	6861      	ldr	r1, [r4, #4]
 800416e:	1c4b      	adds	r3, r1, #1
 8004170:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004174:	a80a      	add	r0, sp, #40	; 0x28
 8004176:	d13e      	bne.n	80041f6 <_printf_float+0x162>
 8004178:	2306      	movs	r3, #6
 800417a:	6063      	str	r3, [r4, #4]
 800417c:	2300      	movs	r3, #0
 800417e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004182:	ab09      	add	r3, sp, #36	; 0x24
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	ec49 8b10 	vmov	d0, r8, r9
 800418a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800418e:	6022      	str	r2, [r4, #0]
 8004190:	f8cd a004 	str.w	sl, [sp, #4]
 8004194:	6861      	ldr	r1, [r4, #4]
 8004196:	4628      	mov	r0, r5
 8004198:	f7ff fee8 	bl	8003f6c <__cvt>
 800419c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80041a0:	2b47      	cmp	r3, #71	; 0x47
 80041a2:	4680      	mov	r8, r0
 80041a4:	d109      	bne.n	80041ba <_printf_float+0x126>
 80041a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041a8:	1cd8      	adds	r0, r3, #3
 80041aa:	db02      	blt.n	80041b2 <_printf_float+0x11e>
 80041ac:	6862      	ldr	r2, [r4, #4]
 80041ae:	4293      	cmp	r3, r2
 80041b0:	dd47      	ble.n	8004242 <_printf_float+0x1ae>
 80041b2:	f1aa 0a02 	sub.w	sl, sl, #2
 80041b6:	fa5f fa8a 	uxtb.w	sl, sl
 80041ba:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80041be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80041c0:	d824      	bhi.n	800420c <_printf_float+0x178>
 80041c2:	3901      	subs	r1, #1
 80041c4:	4652      	mov	r2, sl
 80041c6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80041ca:	9109      	str	r1, [sp, #36]	; 0x24
 80041cc:	f7ff ff2f 	bl	800402e <__exponent>
 80041d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80041d2:	1813      	adds	r3, r2, r0
 80041d4:	2a01      	cmp	r2, #1
 80041d6:	4681      	mov	r9, r0
 80041d8:	6123      	str	r3, [r4, #16]
 80041da:	dc02      	bgt.n	80041e2 <_printf_float+0x14e>
 80041dc:	6822      	ldr	r2, [r4, #0]
 80041de:	07d1      	lsls	r1, r2, #31
 80041e0:	d501      	bpl.n	80041e6 <_printf_float+0x152>
 80041e2:	3301      	adds	r3, #1
 80041e4:	6123      	str	r3, [r4, #16]
 80041e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d0a5      	beq.n	800413a <_printf_float+0xa6>
 80041ee:	232d      	movs	r3, #45	; 0x2d
 80041f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041f4:	e7a1      	b.n	800413a <_printf_float+0xa6>
 80041f6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80041fa:	f000 8177 	beq.w	80044ec <_printf_float+0x458>
 80041fe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004202:	d1bb      	bne.n	800417c <_printf_float+0xe8>
 8004204:	2900      	cmp	r1, #0
 8004206:	d1b9      	bne.n	800417c <_printf_float+0xe8>
 8004208:	2301      	movs	r3, #1
 800420a:	e7b6      	b.n	800417a <_printf_float+0xe6>
 800420c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004210:	d119      	bne.n	8004246 <_printf_float+0x1b2>
 8004212:	2900      	cmp	r1, #0
 8004214:	6863      	ldr	r3, [r4, #4]
 8004216:	dd0c      	ble.n	8004232 <_printf_float+0x19e>
 8004218:	6121      	str	r1, [r4, #16]
 800421a:	b913      	cbnz	r3, 8004222 <_printf_float+0x18e>
 800421c:	6822      	ldr	r2, [r4, #0]
 800421e:	07d2      	lsls	r2, r2, #31
 8004220:	d502      	bpl.n	8004228 <_printf_float+0x194>
 8004222:	3301      	adds	r3, #1
 8004224:	440b      	add	r3, r1
 8004226:	6123      	str	r3, [r4, #16]
 8004228:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800422a:	65a3      	str	r3, [r4, #88]	; 0x58
 800422c:	f04f 0900 	mov.w	r9, #0
 8004230:	e7d9      	b.n	80041e6 <_printf_float+0x152>
 8004232:	b913      	cbnz	r3, 800423a <_printf_float+0x1a6>
 8004234:	6822      	ldr	r2, [r4, #0]
 8004236:	07d0      	lsls	r0, r2, #31
 8004238:	d501      	bpl.n	800423e <_printf_float+0x1aa>
 800423a:	3302      	adds	r3, #2
 800423c:	e7f3      	b.n	8004226 <_printf_float+0x192>
 800423e:	2301      	movs	r3, #1
 8004240:	e7f1      	b.n	8004226 <_printf_float+0x192>
 8004242:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004246:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800424a:	4293      	cmp	r3, r2
 800424c:	db05      	blt.n	800425a <_printf_float+0x1c6>
 800424e:	6822      	ldr	r2, [r4, #0]
 8004250:	6123      	str	r3, [r4, #16]
 8004252:	07d1      	lsls	r1, r2, #31
 8004254:	d5e8      	bpl.n	8004228 <_printf_float+0x194>
 8004256:	3301      	adds	r3, #1
 8004258:	e7e5      	b.n	8004226 <_printf_float+0x192>
 800425a:	2b00      	cmp	r3, #0
 800425c:	bfd4      	ite	le
 800425e:	f1c3 0302 	rsble	r3, r3, #2
 8004262:	2301      	movgt	r3, #1
 8004264:	4413      	add	r3, r2
 8004266:	e7de      	b.n	8004226 <_printf_float+0x192>
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	055a      	lsls	r2, r3, #21
 800426c:	d407      	bmi.n	800427e <_printf_float+0x1ea>
 800426e:	6923      	ldr	r3, [r4, #16]
 8004270:	4642      	mov	r2, r8
 8004272:	4631      	mov	r1, r6
 8004274:	4628      	mov	r0, r5
 8004276:	47b8      	blx	r7
 8004278:	3001      	adds	r0, #1
 800427a:	d12b      	bne.n	80042d4 <_printf_float+0x240>
 800427c:	e767      	b.n	800414e <_printf_float+0xba>
 800427e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004282:	f240 80dc 	bls.w	800443e <_printf_float+0x3aa>
 8004286:	2200      	movs	r2, #0
 8004288:	2300      	movs	r3, #0
 800428a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800428e:	f7fc fc1b 	bl	8000ac8 <__aeabi_dcmpeq>
 8004292:	2800      	cmp	r0, #0
 8004294:	d033      	beq.n	80042fe <_printf_float+0x26a>
 8004296:	2301      	movs	r3, #1
 8004298:	4a41      	ldr	r2, [pc, #260]	; (80043a0 <_printf_float+0x30c>)
 800429a:	4631      	mov	r1, r6
 800429c:	4628      	mov	r0, r5
 800429e:	47b8      	blx	r7
 80042a0:	3001      	adds	r0, #1
 80042a2:	f43f af54 	beq.w	800414e <_printf_float+0xba>
 80042a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042aa:	429a      	cmp	r2, r3
 80042ac:	db02      	blt.n	80042b4 <_printf_float+0x220>
 80042ae:	6823      	ldr	r3, [r4, #0]
 80042b0:	07d8      	lsls	r0, r3, #31
 80042b2:	d50f      	bpl.n	80042d4 <_printf_float+0x240>
 80042b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042b8:	4631      	mov	r1, r6
 80042ba:	4628      	mov	r0, r5
 80042bc:	47b8      	blx	r7
 80042be:	3001      	adds	r0, #1
 80042c0:	f43f af45 	beq.w	800414e <_printf_float+0xba>
 80042c4:	f04f 0800 	mov.w	r8, #0
 80042c8:	f104 091a 	add.w	r9, r4, #26
 80042cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042ce:	3b01      	subs	r3, #1
 80042d0:	4543      	cmp	r3, r8
 80042d2:	dc09      	bgt.n	80042e8 <_printf_float+0x254>
 80042d4:	6823      	ldr	r3, [r4, #0]
 80042d6:	079b      	lsls	r3, r3, #30
 80042d8:	f100 8103 	bmi.w	80044e2 <_printf_float+0x44e>
 80042dc:	68e0      	ldr	r0, [r4, #12]
 80042de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80042e0:	4298      	cmp	r0, r3
 80042e2:	bfb8      	it	lt
 80042e4:	4618      	movlt	r0, r3
 80042e6:	e734      	b.n	8004152 <_printf_float+0xbe>
 80042e8:	2301      	movs	r3, #1
 80042ea:	464a      	mov	r2, r9
 80042ec:	4631      	mov	r1, r6
 80042ee:	4628      	mov	r0, r5
 80042f0:	47b8      	blx	r7
 80042f2:	3001      	adds	r0, #1
 80042f4:	f43f af2b 	beq.w	800414e <_printf_float+0xba>
 80042f8:	f108 0801 	add.w	r8, r8, #1
 80042fc:	e7e6      	b.n	80042cc <_printf_float+0x238>
 80042fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004300:	2b00      	cmp	r3, #0
 8004302:	dc2b      	bgt.n	800435c <_printf_float+0x2c8>
 8004304:	2301      	movs	r3, #1
 8004306:	4a26      	ldr	r2, [pc, #152]	; (80043a0 <_printf_float+0x30c>)
 8004308:	4631      	mov	r1, r6
 800430a:	4628      	mov	r0, r5
 800430c:	47b8      	blx	r7
 800430e:	3001      	adds	r0, #1
 8004310:	f43f af1d 	beq.w	800414e <_printf_float+0xba>
 8004314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004316:	b923      	cbnz	r3, 8004322 <_printf_float+0x28e>
 8004318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800431a:	b913      	cbnz	r3, 8004322 <_printf_float+0x28e>
 800431c:	6823      	ldr	r3, [r4, #0]
 800431e:	07d9      	lsls	r1, r3, #31
 8004320:	d5d8      	bpl.n	80042d4 <_printf_float+0x240>
 8004322:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004326:	4631      	mov	r1, r6
 8004328:	4628      	mov	r0, r5
 800432a:	47b8      	blx	r7
 800432c:	3001      	adds	r0, #1
 800432e:	f43f af0e 	beq.w	800414e <_printf_float+0xba>
 8004332:	f04f 0900 	mov.w	r9, #0
 8004336:	f104 0a1a 	add.w	sl, r4, #26
 800433a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800433c:	425b      	negs	r3, r3
 800433e:	454b      	cmp	r3, r9
 8004340:	dc01      	bgt.n	8004346 <_printf_float+0x2b2>
 8004342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004344:	e794      	b.n	8004270 <_printf_float+0x1dc>
 8004346:	2301      	movs	r3, #1
 8004348:	4652      	mov	r2, sl
 800434a:	4631      	mov	r1, r6
 800434c:	4628      	mov	r0, r5
 800434e:	47b8      	blx	r7
 8004350:	3001      	adds	r0, #1
 8004352:	f43f aefc 	beq.w	800414e <_printf_float+0xba>
 8004356:	f109 0901 	add.w	r9, r9, #1
 800435a:	e7ee      	b.n	800433a <_printf_float+0x2a6>
 800435c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800435e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004360:	429a      	cmp	r2, r3
 8004362:	bfa8      	it	ge
 8004364:	461a      	movge	r2, r3
 8004366:	2a00      	cmp	r2, #0
 8004368:	4691      	mov	r9, r2
 800436a:	dd07      	ble.n	800437c <_printf_float+0x2e8>
 800436c:	4613      	mov	r3, r2
 800436e:	4631      	mov	r1, r6
 8004370:	4642      	mov	r2, r8
 8004372:	4628      	mov	r0, r5
 8004374:	47b8      	blx	r7
 8004376:	3001      	adds	r0, #1
 8004378:	f43f aee9 	beq.w	800414e <_printf_float+0xba>
 800437c:	f104 031a 	add.w	r3, r4, #26
 8004380:	f04f 0b00 	mov.w	fp, #0
 8004384:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004388:	9306      	str	r3, [sp, #24]
 800438a:	e015      	b.n	80043b8 <_printf_float+0x324>
 800438c:	7fefffff 	.word	0x7fefffff
 8004390:	08007a54 	.word	0x08007a54
 8004394:	08007a50 	.word	0x08007a50
 8004398:	08007a5c 	.word	0x08007a5c
 800439c:	08007a58 	.word	0x08007a58
 80043a0:	08007a60 	.word	0x08007a60
 80043a4:	2301      	movs	r3, #1
 80043a6:	9a06      	ldr	r2, [sp, #24]
 80043a8:	4631      	mov	r1, r6
 80043aa:	4628      	mov	r0, r5
 80043ac:	47b8      	blx	r7
 80043ae:	3001      	adds	r0, #1
 80043b0:	f43f aecd 	beq.w	800414e <_printf_float+0xba>
 80043b4:	f10b 0b01 	add.w	fp, fp, #1
 80043b8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80043bc:	ebaa 0309 	sub.w	r3, sl, r9
 80043c0:	455b      	cmp	r3, fp
 80043c2:	dcef      	bgt.n	80043a4 <_printf_float+0x310>
 80043c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043c8:	429a      	cmp	r2, r3
 80043ca:	44d0      	add	r8, sl
 80043cc:	db15      	blt.n	80043fa <_printf_float+0x366>
 80043ce:	6823      	ldr	r3, [r4, #0]
 80043d0:	07da      	lsls	r2, r3, #31
 80043d2:	d412      	bmi.n	80043fa <_printf_float+0x366>
 80043d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80043d8:	eba3 020a 	sub.w	r2, r3, sl
 80043dc:	eba3 0a01 	sub.w	sl, r3, r1
 80043e0:	4592      	cmp	sl, r2
 80043e2:	bfa8      	it	ge
 80043e4:	4692      	movge	sl, r2
 80043e6:	f1ba 0f00 	cmp.w	sl, #0
 80043ea:	dc0e      	bgt.n	800440a <_printf_float+0x376>
 80043ec:	f04f 0800 	mov.w	r8, #0
 80043f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80043f4:	f104 091a 	add.w	r9, r4, #26
 80043f8:	e019      	b.n	800442e <_printf_float+0x39a>
 80043fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80043fe:	4631      	mov	r1, r6
 8004400:	4628      	mov	r0, r5
 8004402:	47b8      	blx	r7
 8004404:	3001      	adds	r0, #1
 8004406:	d1e5      	bne.n	80043d4 <_printf_float+0x340>
 8004408:	e6a1      	b.n	800414e <_printf_float+0xba>
 800440a:	4653      	mov	r3, sl
 800440c:	4642      	mov	r2, r8
 800440e:	4631      	mov	r1, r6
 8004410:	4628      	mov	r0, r5
 8004412:	47b8      	blx	r7
 8004414:	3001      	adds	r0, #1
 8004416:	d1e9      	bne.n	80043ec <_printf_float+0x358>
 8004418:	e699      	b.n	800414e <_printf_float+0xba>
 800441a:	2301      	movs	r3, #1
 800441c:	464a      	mov	r2, r9
 800441e:	4631      	mov	r1, r6
 8004420:	4628      	mov	r0, r5
 8004422:	47b8      	blx	r7
 8004424:	3001      	adds	r0, #1
 8004426:	f43f ae92 	beq.w	800414e <_printf_float+0xba>
 800442a:	f108 0801 	add.w	r8, r8, #1
 800442e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004432:	1a9b      	subs	r3, r3, r2
 8004434:	eba3 030a 	sub.w	r3, r3, sl
 8004438:	4543      	cmp	r3, r8
 800443a:	dcee      	bgt.n	800441a <_printf_float+0x386>
 800443c:	e74a      	b.n	80042d4 <_printf_float+0x240>
 800443e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004440:	2a01      	cmp	r2, #1
 8004442:	dc01      	bgt.n	8004448 <_printf_float+0x3b4>
 8004444:	07db      	lsls	r3, r3, #31
 8004446:	d53a      	bpl.n	80044be <_printf_float+0x42a>
 8004448:	2301      	movs	r3, #1
 800444a:	4642      	mov	r2, r8
 800444c:	4631      	mov	r1, r6
 800444e:	4628      	mov	r0, r5
 8004450:	47b8      	blx	r7
 8004452:	3001      	adds	r0, #1
 8004454:	f43f ae7b 	beq.w	800414e <_printf_float+0xba>
 8004458:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800445c:	4631      	mov	r1, r6
 800445e:	4628      	mov	r0, r5
 8004460:	47b8      	blx	r7
 8004462:	3001      	adds	r0, #1
 8004464:	f108 0801 	add.w	r8, r8, #1
 8004468:	f43f ae71 	beq.w	800414e <_printf_float+0xba>
 800446c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800446e:	2200      	movs	r2, #0
 8004470:	f103 3aff 	add.w	sl, r3, #4294967295
 8004474:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004478:	2300      	movs	r3, #0
 800447a:	f7fc fb25 	bl	8000ac8 <__aeabi_dcmpeq>
 800447e:	b9c8      	cbnz	r0, 80044b4 <_printf_float+0x420>
 8004480:	4653      	mov	r3, sl
 8004482:	4642      	mov	r2, r8
 8004484:	4631      	mov	r1, r6
 8004486:	4628      	mov	r0, r5
 8004488:	47b8      	blx	r7
 800448a:	3001      	adds	r0, #1
 800448c:	d10e      	bne.n	80044ac <_printf_float+0x418>
 800448e:	e65e      	b.n	800414e <_printf_float+0xba>
 8004490:	2301      	movs	r3, #1
 8004492:	4652      	mov	r2, sl
 8004494:	4631      	mov	r1, r6
 8004496:	4628      	mov	r0, r5
 8004498:	47b8      	blx	r7
 800449a:	3001      	adds	r0, #1
 800449c:	f43f ae57 	beq.w	800414e <_printf_float+0xba>
 80044a0:	f108 0801 	add.w	r8, r8, #1
 80044a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044a6:	3b01      	subs	r3, #1
 80044a8:	4543      	cmp	r3, r8
 80044aa:	dcf1      	bgt.n	8004490 <_printf_float+0x3fc>
 80044ac:	464b      	mov	r3, r9
 80044ae:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80044b2:	e6de      	b.n	8004272 <_printf_float+0x1de>
 80044b4:	f04f 0800 	mov.w	r8, #0
 80044b8:	f104 0a1a 	add.w	sl, r4, #26
 80044bc:	e7f2      	b.n	80044a4 <_printf_float+0x410>
 80044be:	2301      	movs	r3, #1
 80044c0:	e7df      	b.n	8004482 <_printf_float+0x3ee>
 80044c2:	2301      	movs	r3, #1
 80044c4:	464a      	mov	r2, r9
 80044c6:	4631      	mov	r1, r6
 80044c8:	4628      	mov	r0, r5
 80044ca:	47b8      	blx	r7
 80044cc:	3001      	adds	r0, #1
 80044ce:	f43f ae3e 	beq.w	800414e <_printf_float+0xba>
 80044d2:	f108 0801 	add.w	r8, r8, #1
 80044d6:	68e3      	ldr	r3, [r4, #12]
 80044d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80044da:	1a9b      	subs	r3, r3, r2
 80044dc:	4543      	cmp	r3, r8
 80044de:	dcf0      	bgt.n	80044c2 <_printf_float+0x42e>
 80044e0:	e6fc      	b.n	80042dc <_printf_float+0x248>
 80044e2:	f04f 0800 	mov.w	r8, #0
 80044e6:	f104 0919 	add.w	r9, r4, #25
 80044ea:	e7f4      	b.n	80044d6 <_printf_float+0x442>
 80044ec:	2900      	cmp	r1, #0
 80044ee:	f43f ae8b 	beq.w	8004208 <_printf_float+0x174>
 80044f2:	2300      	movs	r3, #0
 80044f4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80044f8:	ab09      	add	r3, sp, #36	; 0x24
 80044fa:	9300      	str	r3, [sp, #0]
 80044fc:	ec49 8b10 	vmov	d0, r8, r9
 8004500:	6022      	str	r2, [r4, #0]
 8004502:	f8cd a004 	str.w	sl, [sp, #4]
 8004506:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800450a:	4628      	mov	r0, r5
 800450c:	f7ff fd2e 	bl	8003f6c <__cvt>
 8004510:	4680      	mov	r8, r0
 8004512:	e648      	b.n	80041a6 <_printf_float+0x112>

08004514 <_printf_common>:
 8004514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004518:	4691      	mov	r9, r2
 800451a:	461f      	mov	r7, r3
 800451c:	688a      	ldr	r2, [r1, #8]
 800451e:	690b      	ldr	r3, [r1, #16]
 8004520:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004524:	4293      	cmp	r3, r2
 8004526:	bfb8      	it	lt
 8004528:	4613      	movlt	r3, r2
 800452a:	f8c9 3000 	str.w	r3, [r9]
 800452e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004532:	4606      	mov	r6, r0
 8004534:	460c      	mov	r4, r1
 8004536:	b112      	cbz	r2, 800453e <_printf_common+0x2a>
 8004538:	3301      	adds	r3, #1
 800453a:	f8c9 3000 	str.w	r3, [r9]
 800453e:	6823      	ldr	r3, [r4, #0]
 8004540:	0699      	lsls	r1, r3, #26
 8004542:	bf42      	ittt	mi
 8004544:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004548:	3302      	addmi	r3, #2
 800454a:	f8c9 3000 	strmi.w	r3, [r9]
 800454e:	6825      	ldr	r5, [r4, #0]
 8004550:	f015 0506 	ands.w	r5, r5, #6
 8004554:	d107      	bne.n	8004566 <_printf_common+0x52>
 8004556:	f104 0a19 	add.w	sl, r4, #25
 800455a:	68e3      	ldr	r3, [r4, #12]
 800455c:	f8d9 2000 	ldr.w	r2, [r9]
 8004560:	1a9b      	subs	r3, r3, r2
 8004562:	42ab      	cmp	r3, r5
 8004564:	dc28      	bgt.n	80045b8 <_printf_common+0xa4>
 8004566:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800456a:	6822      	ldr	r2, [r4, #0]
 800456c:	3300      	adds	r3, #0
 800456e:	bf18      	it	ne
 8004570:	2301      	movne	r3, #1
 8004572:	0692      	lsls	r2, r2, #26
 8004574:	d42d      	bmi.n	80045d2 <_printf_common+0xbe>
 8004576:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800457a:	4639      	mov	r1, r7
 800457c:	4630      	mov	r0, r6
 800457e:	47c0      	blx	r8
 8004580:	3001      	adds	r0, #1
 8004582:	d020      	beq.n	80045c6 <_printf_common+0xb2>
 8004584:	6823      	ldr	r3, [r4, #0]
 8004586:	68e5      	ldr	r5, [r4, #12]
 8004588:	f8d9 2000 	ldr.w	r2, [r9]
 800458c:	f003 0306 	and.w	r3, r3, #6
 8004590:	2b04      	cmp	r3, #4
 8004592:	bf08      	it	eq
 8004594:	1aad      	subeq	r5, r5, r2
 8004596:	68a3      	ldr	r3, [r4, #8]
 8004598:	6922      	ldr	r2, [r4, #16]
 800459a:	bf0c      	ite	eq
 800459c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045a0:	2500      	movne	r5, #0
 80045a2:	4293      	cmp	r3, r2
 80045a4:	bfc4      	itt	gt
 80045a6:	1a9b      	subgt	r3, r3, r2
 80045a8:	18ed      	addgt	r5, r5, r3
 80045aa:	f04f 0900 	mov.w	r9, #0
 80045ae:	341a      	adds	r4, #26
 80045b0:	454d      	cmp	r5, r9
 80045b2:	d11a      	bne.n	80045ea <_printf_common+0xd6>
 80045b4:	2000      	movs	r0, #0
 80045b6:	e008      	b.n	80045ca <_printf_common+0xb6>
 80045b8:	2301      	movs	r3, #1
 80045ba:	4652      	mov	r2, sl
 80045bc:	4639      	mov	r1, r7
 80045be:	4630      	mov	r0, r6
 80045c0:	47c0      	blx	r8
 80045c2:	3001      	adds	r0, #1
 80045c4:	d103      	bne.n	80045ce <_printf_common+0xba>
 80045c6:	f04f 30ff 	mov.w	r0, #4294967295
 80045ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ce:	3501      	adds	r5, #1
 80045d0:	e7c3      	b.n	800455a <_printf_common+0x46>
 80045d2:	18e1      	adds	r1, r4, r3
 80045d4:	1c5a      	adds	r2, r3, #1
 80045d6:	2030      	movs	r0, #48	; 0x30
 80045d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80045dc:	4422      	add	r2, r4
 80045de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045e2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045e6:	3302      	adds	r3, #2
 80045e8:	e7c5      	b.n	8004576 <_printf_common+0x62>
 80045ea:	2301      	movs	r3, #1
 80045ec:	4622      	mov	r2, r4
 80045ee:	4639      	mov	r1, r7
 80045f0:	4630      	mov	r0, r6
 80045f2:	47c0      	blx	r8
 80045f4:	3001      	adds	r0, #1
 80045f6:	d0e6      	beq.n	80045c6 <_printf_common+0xb2>
 80045f8:	f109 0901 	add.w	r9, r9, #1
 80045fc:	e7d8      	b.n	80045b0 <_printf_common+0x9c>
	...

08004600 <_printf_i>:
 8004600:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004604:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004608:	460c      	mov	r4, r1
 800460a:	7e09      	ldrb	r1, [r1, #24]
 800460c:	b085      	sub	sp, #20
 800460e:	296e      	cmp	r1, #110	; 0x6e
 8004610:	4617      	mov	r7, r2
 8004612:	4606      	mov	r6, r0
 8004614:	4698      	mov	r8, r3
 8004616:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004618:	f000 80b3 	beq.w	8004782 <_printf_i+0x182>
 800461c:	d822      	bhi.n	8004664 <_printf_i+0x64>
 800461e:	2963      	cmp	r1, #99	; 0x63
 8004620:	d036      	beq.n	8004690 <_printf_i+0x90>
 8004622:	d80a      	bhi.n	800463a <_printf_i+0x3a>
 8004624:	2900      	cmp	r1, #0
 8004626:	f000 80b9 	beq.w	800479c <_printf_i+0x19c>
 800462a:	2958      	cmp	r1, #88	; 0x58
 800462c:	f000 8083 	beq.w	8004736 <_printf_i+0x136>
 8004630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004634:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004638:	e032      	b.n	80046a0 <_printf_i+0xa0>
 800463a:	2964      	cmp	r1, #100	; 0x64
 800463c:	d001      	beq.n	8004642 <_printf_i+0x42>
 800463e:	2969      	cmp	r1, #105	; 0x69
 8004640:	d1f6      	bne.n	8004630 <_printf_i+0x30>
 8004642:	6820      	ldr	r0, [r4, #0]
 8004644:	6813      	ldr	r3, [r2, #0]
 8004646:	0605      	lsls	r5, r0, #24
 8004648:	f103 0104 	add.w	r1, r3, #4
 800464c:	d52a      	bpl.n	80046a4 <_printf_i+0xa4>
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6011      	str	r1, [r2, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	da03      	bge.n	800465e <_printf_i+0x5e>
 8004656:	222d      	movs	r2, #45	; 0x2d
 8004658:	425b      	negs	r3, r3
 800465a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800465e:	486f      	ldr	r0, [pc, #444]	; (800481c <_printf_i+0x21c>)
 8004660:	220a      	movs	r2, #10
 8004662:	e039      	b.n	80046d8 <_printf_i+0xd8>
 8004664:	2973      	cmp	r1, #115	; 0x73
 8004666:	f000 809d 	beq.w	80047a4 <_printf_i+0x1a4>
 800466a:	d808      	bhi.n	800467e <_printf_i+0x7e>
 800466c:	296f      	cmp	r1, #111	; 0x6f
 800466e:	d020      	beq.n	80046b2 <_printf_i+0xb2>
 8004670:	2970      	cmp	r1, #112	; 0x70
 8004672:	d1dd      	bne.n	8004630 <_printf_i+0x30>
 8004674:	6823      	ldr	r3, [r4, #0]
 8004676:	f043 0320 	orr.w	r3, r3, #32
 800467a:	6023      	str	r3, [r4, #0]
 800467c:	e003      	b.n	8004686 <_printf_i+0x86>
 800467e:	2975      	cmp	r1, #117	; 0x75
 8004680:	d017      	beq.n	80046b2 <_printf_i+0xb2>
 8004682:	2978      	cmp	r1, #120	; 0x78
 8004684:	d1d4      	bne.n	8004630 <_printf_i+0x30>
 8004686:	2378      	movs	r3, #120	; 0x78
 8004688:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800468c:	4864      	ldr	r0, [pc, #400]	; (8004820 <_printf_i+0x220>)
 800468e:	e055      	b.n	800473c <_printf_i+0x13c>
 8004690:	6813      	ldr	r3, [r2, #0]
 8004692:	1d19      	adds	r1, r3, #4
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6011      	str	r1, [r2, #0]
 8004698:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800469c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046a0:	2301      	movs	r3, #1
 80046a2:	e08c      	b.n	80047be <_printf_i+0x1be>
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	6011      	str	r1, [r2, #0]
 80046a8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80046ac:	bf18      	it	ne
 80046ae:	b21b      	sxthne	r3, r3
 80046b0:	e7cf      	b.n	8004652 <_printf_i+0x52>
 80046b2:	6813      	ldr	r3, [r2, #0]
 80046b4:	6825      	ldr	r5, [r4, #0]
 80046b6:	1d18      	adds	r0, r3, #4
 80046b8:	6010      	str	r0, [r2, #0]
 80046ba:	0628      	lsls	r0, r5, #24
 80046bc:	d501      	bpl.n	80046c2 <_printf_i+0xc2>
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	e002      	b.n	80046c8 <_printf_i+0xc8>
 80046c2:	0668      	lsls	r0, r5, #25
 80046c4:	d5fb      	bpl.n	80046be <_printf_i+0xbe>
 80046c6:	881b      	ldrh	r3, [r3, #0]
 80046c8:	4854      	ldr	r0, [pc, #336]	; (800481c <_printf_i+0x21c>)
 80046ca:	296f      	cmp	r1, #111	; 0x6f
 80046cc:	bf14      	ite	ne
 80046ce:	220a      	movne	r2, #10
 80046d0:	2208      	moveq	r2, #8
 80046d2:	2100      	movs	r1, #0
 80046d4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80046d8:	6865      	ldr	r5, [r4, #4]
 80046da:	60a5      	str	r5, [r4, #8]
 80046dc:	2d00      	cmp	r5, #0
 80046de:	f2c0 8095 	blt.w	800480c <_printf_i+0x20c>
 80046e2:	6821      	ldr	r1, [r4, #0]
 80046e4:	f021 0104 	bic.w	r1, r1, #4
 80046e8:	6021      	str	r1, [r4, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d13d      	bne.n	800476a <_printf_i+0x16a>
 80046ee:	2d00      	cmp	r5, #0
 80046f0:	f040 808e 	bne.w	8004810 <_printf_i+0x210>
 80046f4:	4665      	mov	r5, ip
 80046f6:	2a08      	cmp	r2, #8
 80046f8:	d10b      	bne.n	8004712 <_printf_i+0x112>
 80046fa:	6823      	ldr	r3, [r4, #0]
 80046fc:	07db      	lsls	r3, r3, #31
 80046fe:	d508      	bpl.n	8004712 <_printf_i+0x112>
 8004700:	6923      	ldr	r3, [r4, #16]
 8004702:	6862      	ldr	r2, [r4, #4]
 8004704:	429a      	cmp	r2, r3
 8004706:	bfde      	ittt	le
 8004708:	2330      	movle	r3, #48	; 0x30
 800470a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800470e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004712:	ebac 0305 	sub.w	r3, ip, r5
 8004716:	6123      	str	r3, [r4, #16]
 8004718:	f8cd 8000 	str.w	r8, [sp]
 800471c:	463b      	mov	r3, r7
 800471e:	aa03      	add	r2, sp, #12
 8004720:	4621      	mov	r1, r4
 8004722:	4630      	mov	r0, r6
 8004724:	f7ff fef6 	bl	8004514 <_printf_common>
 8004728:	3001      	adds	r0, #1
 800472a:	d14d      	bne.n	80047c8 <_printf_i+0x1c8>
 800472c:	f04f 30ff 	mov.w	r0, #4294967295
 8004730:	b005      	add	sp, #20
 8004732:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004736:	4839      	ldr	r0, [pc, #228]	; (800481c <_printf_i+0x21c>)
 8004738:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800473c:	6813      	ldr	r3, [r2, #0]
 800473e:	6821      	ldr	r1, [r4, #0]
 8004740:	1d1d      	adds	r5, r3, #4
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6015      	str	r5, [r2, #0]
 8004746:	060a      	lsls	r2, r1, #24
 8004748:	d50b      	bpl.n	8004762 <_printf_i+0x162>
 800474a:	07ca      	lsls	r2, r1, #31
 800474c:	bf44      	itt	mi
 800474e:	f041 0120 	orrmi.w	r1, r1, #32
 8004752:	6021      	strmi	r1, [r4, #0]
 8004754:	b91b      	cbnz	r3, 800475e <_printf_i+0x15e>
 8004756:	6822      	ldr	r2, [r4, #0]
 8004758:	f022 0220 	bic.w	r2, r2, #32
 800475c:	6022      	str	r2, [r4, #0]
 800475e:	2210      	movs	r2, #16
 8004760:	e7b7      	b.n	80046d2 <_printf_i+0xd2>
 8004762:	064d      	lsls	r5, r1, #25
 8004764:	bf48      	it	mi
 8004766:	b29b      	uxthmi	r3, r3
 8004768:	e7ef      	b.n	800474a <_printf_i+0x14a>
 800476a:	4665      	mov	r5, ip
 800476c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004770:	fb02 3311 	mls	r3, r2, r1, r3
 8004774:	5cc3      	ldrb	r3, [r0, r3]
 8004776:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800477a:	460b      	mov	r3, r1
 800477c:	2900      	cmp	r1, #0
 800477e:	d1f5      	bne.n	800476c <_printf_i+0x16c>
 8004780:	e7b9      	b.n	80046f6 <_printf_i+0xf6>
 8004782:	6813      	ldr	r3, [r2, #0]
 8004784:	6825      	ldr	r5, [r4, #0]
 8004786:	6961      	ldr	r1, [r4, #20]
 8004788:	1d18      	adds	r0, r3, #4
 800478a:	6010      	str	r0, [r2, #0]
 800478c:	0628      	lsls	r0, r5, #24
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	d501      	bpl.n	8004796 <_printf_i+0x196>
 8004792:	6019      	str	r1, [r3, #0]
 8004794:	e002      	b.n	800479c <_printf_i+0x19c>
 8004796:	066a      	lsls	r2, r5, #25
 8004798:	d5fb      	bpl.n	8004792 <_printf_i+0x192>
 800479a:	8019      	strh	r1, [r3, #0]
 800479c:	2300      	movs	r3, #0
 800479e:	6123      	str	r3, [r4, #16]
 80047a0:	4665      	mov	r5, ip
 80047a2:	e7b9      	b.n	8004718 <_printf_i+0x118>
 80047a4:	6813      	ldr	r3, [r2, #0]
 80047a6:	1d19      	adds	r1, r3, #4
 80047a8:	6011      	str	r1, [r2, #0]
 80047aa:	681d      	ldr	r5, [r3, #0]
 80047ac:	6862      	ldr	r2, [r4, #4]
 80047ae:	2100      	movs	r1, #0
 80047b0:	4628      	mov	r0, r5
 80047b2:	f7fb fd15 	bl	80001e0 <memchr>
 80047b6:	b108      	cbz	r0, 80047bc <_printf_i+0x1bc>
 80047b8:	1b40      	subs	r0, r0, r5
 80047ba:	6060      	str	r0, [r4, #4]
 80047bc:	6863      	ldr	r3, [r4, #4]
 80047be:	6123      	str	r3, [r4, #16]
 80047c0:	2300      	movs	r3, #0
 80047c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047c6:	e7a7      	b.n	8004718 <_printf_i+0x118>
 80047c8:	6923      	ldr	r3, [r4, #16]
 80047ca:	462a      	mov	r2, r5
 80047cc:	4639      	mov	r1, r7
 80047ce:	4630      	mov	r0, r6
 80047d0:	47c0      	blx	r8
 80047d2:	3001      	adds	r0, #1
 80047d4:	d0aa      	beq.n	800472c <_printf_i+0x12c>
 80047d6:	6823      	ldr	r3, [r4, #0]
 80047d8:	079b      	lsls	r3, r3, #30
 80047da:	d413      	bmi.n	8004804 <_printf_i+0x204>
 80047dc:	68e0      	ldr	r0, [r4, #12]
 80047de:	9b03      	ldr	r3, [sp, #12]
 80047e0:	4298      	cmp	r0, r3
 80047e2:	bfb8      	it	lt
 80047e4:	4618      	movlt	r0, r3
 80047e6:	e7a3      	b.n	8004730 <_printf_i+0x130>
 80047e8:	2301      	movs	r3, #1
 80047ea:	464a      	mov	r2, r9
 80047ec:	4639      	mov	r1, r7
 80047ee:	4630      	mov	r0, r6
 80047f0:	47c0      	blx	r8
 80047f2:	3001      	adds	r0, #1
 80047f4:	d09a      	beq.n	800472c <_printf_i+0x12c>
 80047f6:	3501      	adds	r5, #1
 80047f8:	68e3      	ldr	r3, [r4, #12]
 80047fa:	9a03      	ldr	r2, [sp, #12]
 80047fc:	1a9b      	subs	r3, r3, r2
 80047fe:	42ab      	cmp	r3, r5
 8004800:	dcf2      	bgt.n	80047e8 <_printf_i+0x1e8>
 8004802:	e7eb      	b.n	80047dc <_printf_i+0x1dc>
 8004804:	2500      	movs	r5, #0
 8004806:	f104 0919 	add.w	r9, r4, #25
 800480a:	e7f5      	b.n	80047f8 <_printf_i+0x1f8>
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1ac      	bne.n	800476a <_printf_i+0x16a>
 8004810:	7803      	ldrb	r3, [r0, #0]
 8004812:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004816:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800481a:	e76c      	b.n	80046f6 <_printf_i+0xf6>
 800481c:	08007a62 	.word	0x08007a62
 8004820:	08007a73 	.word	0x08007a73

08004824 <_scanf_float>:
 8004824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004828:	469a      	mov	sl, r3
 800482a:	688b      	ldr	r3, [r1, #8]
 800482c:	4616      	mov	r6, r2
 800482e:	1e5a      	subs	r2, r3, #1
 8004830:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004834:	b087      	sub	sp, #28
 8004836:	bf83      	ittte	hi
 8004838:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800483c:	189b      	addhi	r3, r3, r2
 800483e:	9301      	strhi	r3, [sp, #4]
 8004840:	2300      	movls	r3, #0
 8004842:	bf86      	itte	hi
 8004844:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004848:	608b      	strhi	r3, [r1, #8]
 800484a:	9301      	strls	r3, [sp, #4]
 800484c:	680b      	ldr	r3, [r1, #0]
 800484e:	4688      	mov	r8, r1
 8004850:	f04f 0b00 	mov.w	fp, #0
 8004854:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004858:	f848 3b1c 	str.w	r3, [r8], #28
 800485c:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8004860:	4607      	mov	r7, r0
 8004862:	460c      	mov	r4, r1
 8004864:	4645      	mov	r5, r8
 8004866:	465a      	mov	r2, fp
 8004868:	46d9      	mov	r9, fp
 800486a:	f8cd b008 	str.w	fp, [sp, #8]
 800486e:	68a1      	ldr	r1, [r4, #8]
 8004870:	b181      	cbz	r1, 8004894 <_scanf_float+0x70>
 8004872:	6833      	ldr	r3, [r6, #0]
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	2b49      	cmp	r3, #73	; 0x49
 8004878:	d071      	beq.n	800495e <_scanf_float+0x13a>
 800487a:	d84d      	bhi.n	8004918 <_scanf_float+0xf4>
 800487c:	2b39      	cmp	r3, #57	; 0x39
 800487e:	d840      	bhi.n	8004902 <_scanf_float+0xde>
 8004880:	2b31      	cmp	r3, #49	; 0x31
 8004882:	f080 8088 	bcs.w	8004996 <_scanf_float+0x172>
 8004886:	2b2d      	cmp	r3, #45	; 0x2d
 8004888:	f000 8090 	beq.w	80049ac <_scanf_float+0x188>
 800488c:	d815      	bhi.n	80048ba <_scanf_float+0x96>
 800488e:	2b2b      	cmp	r3, #43	; 0x2b
 8004890:	f000 808c 	beq.w	80049ac <_scanf_float+0x188>
 8004894:	f1b9 0f00 	cmp.w	r9, #0
 8004898:	d003      	beq.n	80048a2 <_scanf_float+0x7e>
 800489a:	6823      	ldr	r3, [r4, #0]
 800489c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048a0:	6023      	str	r3, [r4, #0]
 80048a2:	3a01      	subs	r2, #1
 80048a4:	2a01      	cmp	r2, #1
 80048a6:	f200 80ea 	bhi.w	8004a7e <_scanf_float+0x25a>
 80048aa:	4545      	cmp	r5, r8
 80048ac:	f200 80dc 	bhi.w	8004a68 <_scanf_float+0x244>
 80048b0:	2601      	movs	r6, #1
 80048b2:	4630      	mov	r0, r6
 80048b4:	b007      	add	sp, #28
 80048b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048ba:	2b2e      	cmp	r3, #46	; 0x2e
 80048bc:	f000 809f 	beq.w	80049fe <_scanf_float+0x1da>
 80048c0:	2b30      	cmp	r3, #48	; 0x30
 80048c2:	d1e7      	bne.n	8004894 <_scanf_float+0x70>
 80048c4:	6820      	ldr	r0, [r4, #0]
 80048c6:	f410 7f80 	tst.w	r0, #256	; 0x100
 80048ca:	d064      	beq.n	8004996 <_scanf_float+0x172>
 80048cc:	9b01      	ldr	r3, [sp, #4]
 80048ce:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80048d2:	6020      	str	r0, [r4, #0]
 80048d4:	f109 0901 	add.w	r9, r9, #1
 80048d8:	b11b      	cbz	r3, 80048e2 <_scanf_float+0xbe>
 80048da:	3b01      	subs	r3, #1
 80048dc:	3101      	adds	r1, #1
 80048de:	9301      	str	r3, [sp, #4]
 80048e0:	60a1      	str	r1, [r4, #8]
 80048e2:	68a3      	ldr	r3, [r4, #8]
 80048e4:	3b01      	subs	r3, #1
 80048e6:	60a3      	str	r3, [r4, #8]
 80048e8:	6923      	ldr	r3, [r4, #16]
 80048ea:	3301      	adds	r3, #1
 80048ec:	6123      	str	r3, [r4, #16]
 80048ee:	6873      	ldr	r3, [r6, #4]
 80048f0:	3b01      	subs	r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	6073      	str	r3, [r6, #4]
 80048f6:	f340 80ac 	ble.w	8004a52 <_scanf_float+0x22e>
 80048fa:	6833      	ldr	r3, [r6, #0]
 80048fc:	3301      	adds	r3, #1
 80048fe:	6033      	str	r3, [r6, #0]
 8004900:	e7b5      	b.n	800486e <_scanf_float+0x4a>
 8004902:	2b45      	cmp	r3, #69	; 0x45
 8004904:	f000 8085 	beq.w	8004a12 <_scanf_float+0x1ee>
 8004908:	2b46      	cmp	r3, #70	; 0x46
 800490a:	d06a      	beq.n	80049e2 <_scanf_float+0x1be>
 800490c:	2b41      	cmp	r3, #65	; 0x41
 800490e:	d1c1      	bne.n	8004894 <_scanf_float+0x70>
 8004910:	2a01      	cmp	r2, #1
 8004912:	d1bf      	bne.n	8004894 <_scanf_float+0x70>
 8004914:	2202      	movs	r2, #2
 8004916:	e046      	b.n	80049a6 <_scanf_float+0x182>
 8004918:	2b65      	cmp	r3, #101	; 0x65
 800491a:	d07a      	beq.n	8004a12 <_scanf_float+0x1ee>
 800491c:	d818      	bhi.n	8004950 <_scanf_float+0x12c>
 800491e:	2b54      	cmp	r3, #84	; 0x54
 8004920:	d066      	beq.n	80049f0 <_scanf_float+0x1cc>
 8004922:	d811      	bhi.n	8004948 <_scanf_float+0x124>
 8004924:	2b4e      	cmp	r3, #78	; 0x4e
 8004926:	d1b5      	bne.n	8004894 <_scanf_float+0x70>
 8004928:	2a00      	cmp	r2, #0
 800492a:	d146      	bne.n	80049ba <_scanf_float+0x196>
 800492c:	f1b9 0f00 	cmp.w	r9, #0
 8004930:	d145      	bne.n	80049be <_scanf_float+0x19a>
 8004932:	6821      	ldr	r1, [r4, #0]
 8004934:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004938:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800493c:	d13f      	bne.n	80049be <_scanf_float+0x19a>
 800493e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004942:	6021      	str	r1, [r4, #0]
 8004944:	2201      	movs	r2, #1
 8004946:	e02e      	b.n	80049a6 <_scanf_float+0x182>
 8004948:	2b59      	cmp	r3, #89	; 0x59
 800494a:	d01e      	beq.n	800498a <_scanf_float+0x166>
 800494c:	2b61      	cmp	r3, #97	; 0x61
 800494e:	e7de      	b.n	800490e <_scanf_float+0xea>
 8004950:	2b6e      	cmp	r3, #110	; 0x6e
 8004952:	d0e9      	beq.n	8004928 <_scanf_float+0x104>
 8004954:	d815      	bhi.n	8004982 <_scanf_float+0x15e>
 8004956:	2b66      	cmp	r3, #102	; 0x66
 8004958:	d043      	beq.n	80049e2 <_scanf_float+0x1be>
 800495a:	2b69      	cmp	r3, #105	; 0x69
 800495c:	d19a      	bne.n	8004894 <_scanf_float+0x70>
 800495e:	f1bb 0f00 	cmp.w	fp, #0
 8004962:	d138      	bne.n	80049d6 <_scanf_float+0x1b2>
 8004964:	f1b9 0f00 	cmp.w	r9, #0
 8004968:	d197      	bne.n	800489a <_scanf_float+0x76>
 800496a:	6821      	ldr	r1, [r4, #0]
 800496c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004970:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004974:	d195      	bne.n	80048a2 <_scanf_float+0x7e>
 8004976:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800497a:	6021      	str	r1, [r4, #0]
 800497c:	f04f 0b01 	mov.w	fp, #1
 8004980:	e011      	b.n	80049a6 <_scanf_float+0x182>
 8004982:	2b74      	cmp	r3, #116	; 0x74
 8004984:	d034      	beq.n	80049f0 <_scanf_float+0x1cc>
 8004986:	2b79      	cmp	r3, #121	; 0x79
 8004988:	d184      	bne.n	8004894 <_scanf_float+0x70>
 800498a:	f1bb 0f07 	cmp.w	fp, #7
 800498e:	d181      	bne.n	8004894 <_scanf_float+0x70>
 8004990:	f04f 0b08 	mov.w	fp, #8
 8004994:	e007      	b.n	80049a6 <_scanf_float+0x182>
 8004996:	eb12 0f0b 	cmn.w	r2, fp
 800499a:	f47f af7b 	bne.w	8004894 <_scanf_float+0x70>
 800499e:	6821      	ldr	r1, [r4, #0]
 80049a0:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80049a4:	6021      	str	r1, [r4, #0]
 80049a6:	702b      	strb	r3, [r5, #0]
 80049a8:	3501      	adds	r5, #1
 80049aa:	e79a      	b.n	80048e2 <_scanf_float+0xbe>
 80049ac:	6821      	ldr	r1, [r4, #0]
 80049ae:	0608      	lsls	r0, r1, #24
 80049b0:	f57f af70 	bpl.w	8004894 <_scanf_float+0x70>
 80049b4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80049b8:	e7f4      	b.n	80049a4 <_scanf_float+0x180>
 80049ba:	2a02      	cmp	r2, #2
 80049bc:	d047      	beq.n	8004a4e <_scanf_float+0x22a>
 80049be:	f1bb 0f01 	cmp.w	fp, #1
 80049c2:	d003      	beq.n	80049cc <_scanf_float+0x1a8>
 80049c4:	f1bb 0f04 	cmp.w	fp, #4
 80049c8:	f47f af64 	bne.w	8004894 <_scanf_float+0x70>
 80049cc:	f10b 0b01 	add.w	fp, fp, #1
 80049d0:	fa5f fb8b 	uxtb.w	fp, fp
 80049d4:	e7e7      	b.n	80049a6 <_scanf_float+0x182>
 80049d6:	f1bb 0f03 	cmp.w	fp, #3
 80049da:	d0f7      	beq.n	80049cc <_scanf_float+0x1a8>
 80049dc:	f1bb 0f05 	cmp.w	fp, #5
 80049e0:	e7f2      	b.n	80049c8 <_scanf_float+0x1a4>
 80049e2:	f1bb 0f02 	cmp.w	fp, #2
 80049e6:	f47f af55 	bne.w	8004894 <_scanf_float+0x70>
 80049ea:	f04f 0b03 	mov.w	fp, #3
 80049ee:	e7da      	b.n	80049a6 <_scanf_float+0x182>
 80049f0:	f1bb 0f06 	cmp.w	fp, #6
 80049f4:	f47f af4e 	bne.w	8004894 <_scanf_float+0x70>
 80049f8:	f04f 0b07 	mov.w	fp, #7
 80049fc:	e7d3      	b.n	80049a6 <_scanf_float+0x182>
 80049fe:	6821      	ldr	r1, [r4, #0]
 8004a00:	0588      	lsls	r0, r1, #22
 8004a02:	f57f af47 	bpl.w	8004894 <_scanf_float+0x70>
 8004a06:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8004a0a:	6021      	str	r1, [r4, #0]
 8004a0c:	f8cd 9008 	str.w	r9, [sp, #8]
 8004a10:	e7c9      	b.n	80049a6 <_scanf_float+0x182>
 8004a12:	6821      	ldr	r1, [r4, #0]
 8004a14:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8004a18:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8004a1c:	d006      	beq.n	8004a2c <_scanf_float+0x208>
 8004a1e:	0548      	lsls	r0, r1, #21
 8004a20:	f57f af38 	bpl.w	8004894 <_scanf_float+0x70>
 8004a24:	f1b9 0f00 	cmp.w	r9, #0
 8004a28:	f43f af3b 	beq.w	80048a2 <_scanf_float+0x7e>
 8004a2c:	0588      	lsls	r0, r1, #22
 8004a2e:	bf58      	it	pl
 8004a30:	9802      	ldrpl	r0, [sp, #8]
 8004a32:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004a36:	bf58      	it	pl
 8004a38:	eba9 0000 	subpl.w	r0, r9, r0
 8004a3c:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8004a40:	bf58      	it	pl
 8004a42:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8004a46:	6021      	str	r1, [r4, #0]
 8004a48:	f04f 0900 	mov.w	r9, #0
 8004a4c:	e7ab      	b.n	80049a6 <_scanf_float+0x182>
 8004a4e:	2203      	movs	r2, #3
 8004a50:	e7a9      	b.n	80049a6 <_scanf_float+0x182>
 8004a52:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004a56:	9205      	str	r2, [sp, #20]
 8004a58:	4631      	mov	r1, r6
 8004a5a:	4638      	mov	r0, r7
 8004a5c:	4798      	blx	r3
 8004a5e:	9a05      	ldr	r2, [sp, #20]
 8004a60:	2800      	cmp	r0, #0
 8004a62:	f43f af04 	beq.w	800486e <_scanf_float+0x4a>
 8004a66:	e715      	b.n	8004894 <_scanf_float+0x70>
 8004a68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a6c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004a70:	4632      	mov	r2, r6
 8004a72:	4638      	mov	r0, r7
 8004a74:	4798      	blx	r3
 8004a76:	6923      	ldr	r3, [r4, #16]
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	6123      	str	r3, [r4, #16]
 8004a7c:	e715      	b.n	80048aa <_scanf_float+0x86>
 8004a7e:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004a82:	2b06      	cmp	r3, #6
 8004a84:	d80a      	bhi.n	8004a9c <_scanf_float+0x278>
 8004a86:	f1bb 0f02 	cmp.w	fp, #2
 8004a8a:	d968      	bls.n	8004b5e <_scanf_float+0x33a>
 8004a8c:	f1ab 0b03 	sub.w	fp, fp, #3
 8004a90:	fa5f fb8b 	uxtb.w	fp, fp
 8004a94:	eba5 0b0b 	sub.w	fp, r5, fp
 8004a98:	455d      	cmp	r5, fp
 8004a9a:	d14b      	bne.n	8004b34 <_scanf_float+0x310>
 8004a9c:	6823      	ldr	r3, [r4, #0]
 8004a9e:	05da      	lsls	r2, r3, #23
 8004aa0:	d51f      	bpl.n	8004ae2 <_scanf_float+0x2be>
 8004aa2:	055b      	lsls	r3, r3, #21
 8004aa4:	d468      	bmi.n	8004b78 <_scanf_float+0x354>
 8004aa6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004aaa:	6923      	ldr	r3, [r4, #16]
 8004aac:	2965      	cmp	r1, #101	; 0x65
 8004aae:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ab2:	f105 3bff 	add.w	fp, r5, #4294967295
 8004ab6:	6123      	str	r3, [r4, #16]
 8004ab8:	d00d      	beq.n	8004ad6 <_scanf_float+0x2b2>
 8004aba:	2945      	cmp	r1, #69	; 0x45
 8004abc:	d00b      	beq.n	8004ad6 <_scanf_float+0x2b2>
 8004abe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ac2:	4632      	mov	r2, r6
 8004ac4:	4638      	mov	r0, r7
 8004ac6:	4798      	blx	r3
 8004ac8:	6923      	ldr	r3, [r4, #16]
 8004aca:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	f1a5 0b02 	sub.w	fp, r5, #2
 8004ad4:	6123      	str	r3, [r4, #16]
 8004ad6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ada:	4632      	mov	r2, r6
 8004adc:	4638      	mov	r0, r7
 8004ade:	4798      	blx	r3
 8004ae0:	465d      	mov	r5, fp
 8004ae2:	6826      	ldr	r6, [r4, #0]
 8004ae4:	f016 0610 	ands.w	r6, r6, #16
 8004ae8:	d17a      	bne.n	8004be0 <_scanf_float+0x3bc>
 8004aea:	702e      	strb	r6, [r5, #0]
 8004aec:	6823      	ldr	r3, [r4, #0]
 8004aee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004af2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004af6:	d142      	bne.n	8004b7e <_scanf_float+0x35a>
 8004af8:	9b02      	ldr	r3, [sp, #8]
 8004afa:	eba9 0303 	sub.w	r3, r9, r3
 8004afe:	425a      	negs	r2, r3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d149      	bne.n	8004b98 <_scanf_float+0x374>
 8004b04:	2200      	movs	r2, #0
 8004b06:	4641      	mov	r1, r8
 8004b08:	4638      	mov	r0, r7
 8004b0a:	f000 fea5 	bl	8005858 <_strtod_r>
 8004b0e:	6825      	ldr	r5, [r4, #0]
 8004b10:	f8da 3000 	ldr.w	r3, [sl]
 8004b14:	f015 0f02 	tst.w	r5, #2
 8004b18:	f103 0204 	add.w	r2, r3, #4
 8004b1c:	ec59 8b10 	vmov	r8, r9, d0
 8004b20:	f8ca 2000 	str.w	r2, [sl]
 8004b24:	d043      	beq.n	8004bae <_scanf_float+0x38a>
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	e9c3 8900 	strd	r8, r9, [r3]
 8004b2c:	68e3      	ldr	r3, [r4, #12]
 8004b2e:	3301      	adds	r3, #1
 8004b30:	60e3      	str	r3, [r4, #12]
 8004b32:	e6be      	b.n	80048b2 <_scanf_float+0x8e>
 8004b34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b38:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004b3c:	4632      	mov	r2, r6
 8004b3e:	4638      	mov	r0, r7
 8004b40:	4798      	blx	r3
 8004b42:	6923      	ldr	r3, [r4, #16]
 8004b44:	3b01      	subs	r3, #1
 8004b46:	6123      	str	r3, [r4, #16]
 8004b48:	e7a6      	b.n	8004a98 <_scanf_float+0x274>
 8004b4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b4e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004b52:	4632      	mov	r2, r6
 8004b54:	4638      	mov	r0, r7
 8004b56:	4798      	blx	r3
 8004b58:	6923      	ldr	r3, [r4, #16]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	6123      	str	r3, [r4, #16]
 8004b5e:	4545      	cmp	r5, r8
 8004b60:	d8f3      	bhi.n	8004b4a <_scanf_float+0x326>
 8004b62:	e6a5      	b.n	80048b0 <_scanf_float+0x8c>
 8004b64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004b68:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004b6c:	4632      	mov	r2, r6
 8004b6e:	4638      	mov	r0, r7
 8004b70:	4798      	blx	r3
 8004b72:	6923      	ldr	r3, [r4, #16]
 8004b74:	3b01      	subs	r3, #1
 8004b76:	6123      	str	r3, [r4, #16]
 8004b78:	4545      	cmp	r5, r8
 8004b7a:	d8f3      	bhi.n	8004b64 <_scanf_float+0x340>
 8004b7c:	e698      	b.n	80048b0 <_scanf_float+0x8c>
 8004b7e:	9b03      	ldr	r3, [sp, #12]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d0bf      	beq.n	8004b04 <_scanf_float+0x2e0>
 8004b84:	9904      	ldr	r1, [sp, #16]
 8004b86:	230a      	movs	r3, #10
 8004b88:	4632      	mov	r2, r6
 8004b8a:	3101      	adds	r1, #1
 8004b8c:	4638      	mov	r0, r7
 8004b8e:	f000 feef 	bl	8005970 <_strtol_r>
 8004b92:	9b03      	ldr	r3, [sp, #12]
 8004b94:	9d04      	ldr	r5, [sp, #16]
 8004b96:	1ac2      	subs	r2, r0, r3
 8004b98:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004b9c:	429d      	cmp	r5, r3
 8004b9e:	bf28      	it	cs
 8004ba0:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8004ba4:	490f      	ldr	r1, [pc, #60]	; (8004be4 <_scanf_float+0x3c0>)
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	f000 f824 	bl	8004bf4 <siprintf>
 8004bac:	e7aa      	b.n	8004b04 <_scanf_float+0x2e0>
 8004bae:	f015 0504 	ands.w	r5, r5, #4
 8004bb2:	d1b8      	bne.n	8004b26 <_scanf_float+0x302>
 8004bb4:	681f      	ldr	r7, [r3, #0]
 8004bb6:	ee10 2a10 	vmov	r2, s0
 8004bba:	464b      	mov	r3, r9
 8004bbc:	ee10 0a10 	vmov	r0, s0
 8004bc0:	4649      	mov	r1, r9
 8004bc2:	f7fb ffb3 	bl	8000b2c <__aeabi_dcmpun>
 8004bc6:	b128      	cbz	r0, 8004bd4 <_scanf_float+0x3b0>
 8004bc8:	4628      	mov	r0, r5
 8004bca:	f000 f80d 	bl	8004be8 <nanf>
 8004bce:	ed87 0a00 	vstr	s0, [r7]
 8004bd2:	e7ab      	b.n	8004b2c <_scanf_float+0x308>
 8004bd4:	4640      	mov	r0, r8
 8004bd6:	4649      	mov	r1, r9
 8004bd8:	f7fc f806 	bl	8000be8 <__aeabi_d2f>
 8004bdc:	6038      	str	r0, [r7, #0]
 8004bde:	e7a5      	b.n	8004b2c <_scanf_float+0x308>
 8004be0:	2600      	movs	r6, #0
 8004be2:	e666      	b.n	80048b2 <_scanf_float+0x8e>
 8004be4:	08007a84 	.word	0x08007a84

08004be8 <nanf>:
 8004be8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004bf0 <nanf+0x8>
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	7fc00000 	.word	0x7fc00000

08004bf4 <siprintf>:
 8004bf4:	b40e      	push	{r1, r2, r3}
 8004bf6:	b500      	push	{lr}
 8004bf8:	b09c      	sub	sp, #112	; 0x70
 8004bfa:	ab1d      	add	r3, sp, #116	; 0x74
 8004bfc:	9002      	str	r0, [sp, #8]
 8004bfe:	9006      	str	r0, [sp, #24]
 8004c00:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c04:	4809      	ldr	r0, [pc, #36]	; (8004c2c <siprintf+0x38>)
 8004c06:	9107      	str	r1, [sp, #28]
 8004c08:	9104      	str	r1, [sp, #16]
 8004c0a:	4909      	ldr	r1, [pc, #36]	; (8004c30 <siprintf+0x3c>)
 8004c0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c10:	9105      	str	r1, [sp, #20]
 8004c12:	6800      	ldr	r0, [r0, #0]
 8004c14:	9301      	str	r3, [sp, #4]
 8004c16:	a902      	add	r1, sp, #8
 8004c18:	f002 fd70 	bl	80076fc <_svfiprintf_r>
 8004c1c:	9b02      	ldr	r3, [sp, #8]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	701a      	strb	r2, [r3, #0]
 8004c22:	b01c      	add	sp, #112	; 0x70
 8004c24:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c28:	b003      	add	sp, #12
 8004c2a:	4770      	bx	lr
 8004c2c:	2000000c 	.word	0x2000000c
 8004c30:	ffff0208 	.word	0xffff0208

08004c34 <sulp>:
 8004c34:	b570      	push	{r4, r5, r6, lr}
 8004c36:	4604      	mov	r4, r0
 8004c38:	460d      	mov	r5, r1
 8004c3a:	ec45 4b10 	vmov	d0, r4, r5
 8004c3e:	4616      	mov	r6, r2
 8004c40:	f002 fb18 	bl	8007274 <__ulp>
 8004c44:	ec51 0b10 	vmov	r0, r1, d0
 8004c48:	b17e      	cbz	r6, 8004c6a <sulp+0x36>
 8004c4a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004c4e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	dd09      	ble.n	8004c6a <sulp+0x36>
 8004c56:	051b      	lsls	r3, r3, #20
 8004c58:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004c5c:	2400      	movs	r4, #0
 8004c5e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004c62:	4622      	mov	r2, r4
 8004c64:	462b      	mov	r3, r5
 8004c66:	f7fb fcc7 	bl	80005f8 <__aeabi_dmul>
 8004c6a:	bd70      	pop	{r4, r5, r6, pc}
 8004c6c:	0000      	movs	r0, r0
	...

08004c70 <_strtod_l>:
 8004c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c74:	461f      	mov	r7, r3
 8004c76:	b0a1      	sub	sp, #132	; 0x84
 8004c78:	2300      	movs	r3, #0
 8004c7a:	4681      	mov	r9, r0
 8004c7c:	4638      	mov	r0, r7
 8004c7e:	460e      	mov	r6, r1
 8004c80:	9217      	str	r2, [sp, #92]	; 0x5c
 8004c82:	931c      	str	r3, [sp, #112]	; 0x70
 8004c84:	f001 fff5 	bl	8006c72 <__localeconv_l>
 8004c88:	4680      	mov	r8, r0
 8004c8a:	6800      	ldr	r0, [r0, #0]
 8004c8c:	f7fb faa0 	bl	80001d0 <strlen>
 8004c90:	f04f 0a00 	mov.w	sl, #0
 8004c94:	4604      	mov	r4, r0
 8004c96:	f04f 0b00 	mov.w	fp, #0
 8004c9a:	961b      	str	r6, [sp, #108]	; 0x6c
 8004c9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004c9e:	781a      	ldrb	r2, [r3, #0]
 8004ca0:	2a0d      	cmp	r2, #13
 8004ca2:	d832      	bhi.n	8004d0a <_strtod_l+0x9a>
 8004ca4:	2a09      	cmp	r2, #9
 8004ca6:	d236      	bcs.n	8004d16 <_strtod_l+0xa6>
 8004ca8:	2a00      	cmp	r2, #0
 8004caa:	d03e      	beq.n	8004d2a <_strtod_l+0xba>
 8004cac:	2300      	movs	r3, #0
 8004cae:	930d      	str	r3, [sp, #52]	; 0x34
 8004cb0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004cb2:	782b      	ldrb	r3, [r5, #0]
 8004cb4:	2b30      	cmp	r3, #48	; 0x30
 8004cb6:	f040 80ac 	bne.w	8004e12 <_strtod_l+0x1a2>
 8004cba:	786b      	ldrb	r3, [r5, #1]
 8004cbc:	2b58      	cmp	r3, #88	; 0x58
 8004cbe:	d001      	beq.n	8004cc4 <_strtod_l+0x54>
 8004cc0:	2b78      	cmp	r3, #120	; 0x78
 8004cc2:	d167      	bne.n	8004d94 <_strtod_l+0x124>
 8004cc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004cc6:	9301      	str	r3, [sp, #4]
 8004cc8:	ab1c      	add	r3, sp, #112	; 0x70
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	9702      	str	r7, [sp, #8]
 8004cce:	ab1d      	add	r3, sp, #116	; 0x74
 8004cd0:	4a88      	ldr	r2, [pc, #544]	; (8004ef4 <_strtod_l+0x284>)
 8004cd2:	a91b      	add	r1, sp, #108	; 0x6c
 8004cd4:	4648      	mov	r0, r9
 8004cd6:	f001 fcf2 	bl	80066be <__gethex>
 8004cda:	f010 0407 	ands.w	r4, r0, #7
 8004cde:	4606      	mov	r6, r0
 8004ce0:	d005      	beq.n	8004cee <_strtod_l+0x7e>
 8004ce2:	2c06      	cmp	r4, #6
 8004ce4:	d12b      	bne.n	8004d3e <_strtod_l+0xce>
 8004ce6:	3501      	adds	r5, #1
 8004ce8:	2300      	movs	r3, #0
 8004cea:	951b      	str	r5, [sp, #108]	; 0x6c
 8004cec:	930d      	str	r3, [sp, #52]	; 0x34
 8004cee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	f040 859a 	bne.w	800582a <_strtod_l+0xbba>
 8004cf6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004cf8:	b1e3      	cbz	r3, 8004d34 <_strtod_l+0xc4>
 8004cfa:	4652      	mov	r2, sl
 8004cfc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004d00:	ec43 2b10 	vmov	d0, r2, r3
 8004d04:	b021      	add	sp, #132	; 0x84
 8004d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d0a:	2a2b      	cmp	r2, #43	; 0x2b
 8004d0c:	d015      	beq.n	8004d3a <_strtod_l+0xca>
 8004d0e:	2a2d      	cmp	r2, #45	; 0x2d
 8004d10:	d004      	beq.n	8004d1c <_strtod_l+0xac>
 8004d12:	2a20      	cmp	r2, #32
 8004d14:	d1ca      	bne.n	8004cac <_strtod_l+0x3c>
 8004d16:	3301      	adds	r3, #1
 8004d18:	931b      	str	r3, [sp, #108]	; 0x6c
 8004d1a:	e7bf      	b.n	8004c9c <_strtod_l+0x2c>
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	920d      	str	r2, [sp, #52]	; 0x34
 8004d20:	1c5a      	adds	r2, r3, #1
 8004d22:	921b      	str	r2, [sp, #108]	; 0x6c
 8004d24:	785b      	ldrb	r3, [r3, #1]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d1c2      	bne.n	8004cb0 <_strtod_l+0x40>
 8004d2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004d2c:	961b      	str	r6, [sp, #108]	; 0x6c
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	f040 8579 	bne.w	8005826 <_strtod_l+0xbb6>
 8004d34:	4652      	mov	r2, sl
 8004d36:	465b      	mov	r3, fp
 8004d38:	e7e2      	b.n	8004d00 <_strtod_l+0x90>
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	e7ef      	b.n	8004d1e <_strtod_l+0xae>
 8004d3e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004d40:	b13a      	cbz	r2, 8004d52 <_strtod_l+0xe2>
 8004d42:	2135      	movs	r1, #53	; 0x35
 8004d44:	a81e      	add	r0, sp, #120	; 0x78
 8004d46:	f002 fb8d 	bl	8007464 <__copybits>
 8004d4a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004d4c:	4648      	mov	r0, r9
 8004d4e:	f001 fffa 	bl	8006d46 <_Bfree>
 8004d52:	3c01      	subs	r4, #1
 8004d54:	2c04      	cmp	r4, #4
 8004d56:	d806      	bhi.n	8004d66 <_strtod_l+0xf6>
 8004d58:	e8df f004 	tbb	[pc, r4]
 8004d5c:	1714030a 	.word	0x1714030a
 8004d60:	0a          	.byte	0x0a
 8004d61:	00          	.byte	0x00
 8004d62:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8004d66:	0730      	lsls	r0, r6, #28
 8004d68:	d5c1      	bpl.n	8004cee <_strtod_l+0x7e>
 8004d6a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004d6e:	e7be      	b.n	8004cee <_strtod_l+0x7e>
 8004d70:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8004d74:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004d76:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004d7a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004d7e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004d82:	e7f0      	b.n	8004d66 <_strtod_l+0xf6>
 8004d84:	f8df b170 	ldr.w	fp, [pc, #368]	; 8004ef8 <_strtod_l+0x288>
 8004d88:	e7ed      	b.n	8004d66 <_strtod_l+0xf6>
 8004d8a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8004d8e:	f04f 3aff 	mov.w	sl, #4294967295
 8004d92:	e7e8      	b.n	8004d66 <_strtod_l+0xf6>
 8004d94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004d96:	1c5a      	adds	r2, r3, #1
 8004d98:	921b      	str	r2, [sp, #108]	; 0x6c
 8004d9a:	785b      	ldrb	r3, [r3, #1]
 8004d9c:	2b30      	cmp	r3, #48	; 0x30
 8004d9e:	d0f9      	beq.n	8004d94 <_strtod_l+0x124>
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d0a4      	beq.n	8004cee <_strtod_l+0x7e>
 8004da4:	2301      	movs	r3, #1
 8004da6:	2500      	movs	r5, #0
 8004da8:	9306      	str	r3, [sp, #24]
 8004daa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004dac:	9308      	str	r3, [sp, #32]
 8004dae:	9507      	str	r5, [sp, #28]
 8004db0:	9505      	str	r5, [sp, #20]
 8004db2:	220a      	movs	r2, #10
 8004db4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004db6:	7807      	ldrb	r7, [r0, #0]
 8004db8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8004dbc:	b2d9      	uxtb	r1, r3
 8004dbe:	2909      	cmp	r1, #9
 8004dc0:	d929      	bls.n	8004e16 <_strtod_l+0x1a6>
 8004dc2:	4622      	mov	r2, r4
 8004dc4:	f8d8 1000 	ldr.w	r1, [r8]
 8004dc8:	f002 fda0 	bl	800790c <strncmp>
 8004dcc:	2800      	cmp	r0, #0
 8004dce:	d031      	beq.n	8004e34 <_strtod_l+0x1c4>
 8004dd0:	2000      	movs	r0, #0
 8004dd2:	9c05      	ldr	r4, [sp, #20]
 8004dd4:	9004      	str	r0, [sp, #16]
 8004dd6:	463b      	mov	r3, r7
 8004dd8:	4602      	mov	r2, r0
 8004dda:	2b65      	cmp	r3, #101	; 0x65
 8004ddc:	d001      	beq.n	8004de2 <_strtod_l+0x172>
 8004dde:	2b45      	cmp	r3, #69	; 0x45
 8004de0:	d114      	bne.n	8004e0c <_strtod_l+0x19c>
 8004de2:	b924      	cbnz	r4, 8004dee <_strtod_l+0x17e>
 8004de4:	b910      	cbnz	r0, 8004dec <_strtod_l+0x17c>
 8004de6:	9b06      	ldr	r3, [sp, #24]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d09e      	beq.n	8004d2a <_strtod_l+0xba>
 8004dec:	2400      	movs	r4, #0
 8004dee:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004df0:	1c73      	adds	r3, r6, #1
 8004df2:	931b      	str	r3, [sp, #108]	; 0x6c
 8004df4:	7873      	ldrb	r3, [r6, #1]
 8004df6:	2b2b      	cmp	r3, #43	; 0x2b
 8004df8:	d078      	beq.n	8004eec <_strtod_l+0x27c>
 8004dfa:	2b2d      	cmp	r3, #45	; 0x2d
 8004dfc:	d070      	beq.n	8004ee0 <_strtod_l+0x270>
 8004dfe:	f04f 0c00 	mov.w	ip, #0
 8004e02:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8004e06:	2f09      	cmp	r7, #9
 8004e08:	d97c      	bls.n	8004f04 <_strtod_l+0x294>
 8004e0a:	961b      	str	r6, [sp, #108]	; 0x6c
 8004e0c:	f04f 0e00 	mov.w	lr, #0
 8004e10:	e09a      	b.n	8004f48 <_strtod_l+0x2d8>
 8004e12:	2300      	movs	r3, #0
 8004e14:	e7c7      	b.n	8004da6 <_strtod_l+0x136>
 8004e16:	9905      	ldr	r1, [sp, #20]
 8004e18:	2908      	cmp	r1, #8
 8004e1a:	bfdd      	ittte	le
 8004e1c:	9907      	ldrle	r1, [sp, #28]
 8004e1e:	fb02 3301 	mlale	r3, r2, r1, r3
 8004e22:	9307      	strle	r3, [sp, #28]
 8004e24:	fb02 3505 	mlagt	r5, r2, r5, r3
 8004e28:	9b05      	ldr	r3, [sp, #20]
 8004e2a:	3001      	adds	r0, #1
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	9305      	str	r3, [sp, #20]
 8004e30:	901b      	str	r0, [sp, #108]	; 0x6c
 8004e32:	e7bf      	b.n	8004db4 <_strtod_l+0x144>
 8004e34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004e36:	191a      	adds	r2, r3, r4
 8004e38:	921b      	str	r2, [sp, #108]	; 0x6c
 8004e3a:	9a05      	ldr	r2, [sp, #20]
 8004e3c:	5d1b      	ldrb	r3, [r3, r4]
 8004e3e:	2a00      	cmp	r2, #0
 8004e40:	d037      	beq.n	8004eb2 <_strtod_l+0x242>
 8004e42:	9c05      	ldr	r4, [sp, #20]
 8004e44:	4602      	mov	r2, r0
 8004e46:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004e4a:	2909      	cmp	r1, #9
 8004e4c:	d913      	bls.n	8004e76 <_strtod_l+0x206>
 8004e4e:	2101      	movs	r1, #1
 8004e50:	9104      	str	r1, [sp, #16]
 8004e52:	e7c2      	b.n	8004dda <_strtod_l+0x16a>
 8004e54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004e56:	1c5a      	adds	r2, r3, #1
 8004e58:	921b      	str	r2, [sp, #108]	; 0x6c
 8004e5a:	785b      	ldrb	r3, [r3, #1]
 8004e5c:	3001      	adds	r0, #1
 8004e5e:	2b30      	cmp	r3, #48	; 0x30
 8004e60:	d0f8      	beq.n	8004e54 <_strtod_l+0x1e4>
 8004e62:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004e66:	2a08      	cmp	r2, #8
 8004e68:	f200 84e4 	bhi.w	8005834 <_strtod_l+0xbc4>
 8004e6c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004e6e:	9208      	str	r2, [sp, #32]
 8004e70:	4602      	mov	r2, r0
 8004e72:	2000      	movs	r0, #0
 8004e74:	4604      	mov	r4, r0
 8004e76:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8004e7a:	f100 0101 	add.w	r1, r0, #1
 8004e7e:	d012      	beq.n	8004ea6 <_strtod_l+0x236>
 8004e80:	440a      	add	r2, r1
 8004e82:	eb00 0c04 	add.w	ip, r0, r4
 8004e86:	4621      	mov	r1, r4
 8004e88:	270a      	movs	r7, #10
 8004e8a:	458c      	cmp	ip, r1
 8004e8c:	d113      	bne.n	8004eb6 <_strtod_l+0x246>
 8004e8e:	1821      	adds	r1, r4, r0
 8004e90:	2908      	cmp	r1, #8
 8004e92:	f104 0401 	add.w	r4, r4, #1
 8004e96:	4404      	add	r4, r0
 8004e98:	dc19      	bgt.n	8004ece <_strtod_l+0x25e>
 8004e9a:	9b07      	ldr	r3, [sp, #28]
 8004e9c:	210a      	movs	r1, #10
 8004e9e:	fb01 e303 	mla	r3, r1, r3, lr
 8004ea2:	9307      	str	r3, [sp, #28]
 8004ea4:	2100      	movs	r1, #0
 8004ea6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ea8:	1c58      	adds	r0, r3, #1
 8004eaa:	901b      	str	r0, [sp, #108]	; 0x6c
 8004eac:	785b      	ldrb	r3, [r3, #1]
 8004eae:	4608      	mov	r0, r1
 8004eb0:	e7c9      	b.n	8004e46 <_strtod_l+0x1d6>
 8004eb2:	9805      	ldr	r0, [sp, #20]
 8004eb4:	e7d3      	b.n	8004e5e <_strtod_l+0x1ee>
 8004eb6:	2908      	cmp	r1, #8
 8004eb8:	f101 0101 	add.w	r1, r1, #1
 8004ebc:	dc03      	bgt.n	8004ec6 <_strtod_l+0x256>
 8004ebe:	9b07      	ldr	r3, [sp, #28]
 8004ec0:	437b      	muls	r3, r7
 8004ec2:	9307      	str	r3, [sp, #28]
 8004ec4:	e7e1      	b.n	8004e8a <_strtod_l+0x21a>
 8004ec6:	2910      	cmp	r1, #16
 8004ec8:	bfd8      	it	le
 8004eca:	437d      	mulle	r5, r7
 8004ecc:	e7dd      	b.n	8004e8a <_strtod_l+0x21a>
 8004ece:	2c10      	cmp	r4, #16
 8004ed0:	bfdc      	itt	le
 8004ed2:	210a      	movle	r1, #10
 8004ed4:	fb01 e505 	mlale	r5, r1, r5, lr
 8004ed8:	e7e4      	b.n	8004ea4 <_strtod_l+0x234>
 8004eda:	2301      	movs	r3, #1
 8004edc:	9304      	str	r3, [sp, #16]
 8004ede:	e781      	b.n	8004de4 <_strtod_l+0x174>
 8004ee0:	f04f 0c01 	mov.w	ip, #1
 8004ee4:	1cb3      	adds	r3, r6, #2
 8004ee6:	931b      	str	r3, [sp, #108]	; 0x6c
 8004ee8:	78b3      	ldrb	r3, [r6, #2]
 8004eea:	e78a      	b.n	8004e02 <_strtod_l+0x192>
 8004eec:	f04f 0c00 	mov.w	ip, #0
 8004ef0:	e7f8      	b.n	8004ee4 <_strtod_l+0x274>
 8004ef2:	bf00      	nop
 8004ef4:	08007a8c 	.word	0x08007a8c
 8004ef8:	7ff00000 	.word	0x7ff00000
 8004efc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004efe:	1c5f      	adds	r7, r3, #1
 8004f00:	971b      	str	r7, [sp, #108]	; 0x6c
 8004f02:	785b      	ldrb	r3, [r3, #1]
 8004f04:	2b30      	cmp	r3, #48	; 0x30
 8004f06:	d0f9      	beq.n	8004efc <_strtod_l+0x28c>
 8004f08:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8004f0c:	2f08      	cmp	r7, #8
 8004f0e:	f63f af7d 	bhi.w	8004e0c <_strtod_l+0x19c>
 8004f12:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004f16:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f18:	930a      	str	r3, [sp, #40]	; 0x28
 8004f1a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f1c:	1c5f      	adds	r7, r3, #1
 8004f1e:	971b      	str	r7, [sp, #108]	; 0x6c
 8004f20:	785b      	ldrb	r3, [r3, #1]
 8004f22:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8004f26:	f1b8 0f09 	cmp.w	r8, #9
 8004f2a:	d937      	bls.n	8004f9c <_strtod_l+0x32c>
 8004f2c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004f2e:	1a7f      	subs	r7, r7, r1
 8004f30:	2f08      	cmp	r7, #8
 8004f32:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8004f36:	dc37      	bgt.n	8004fa8 <_strtod_l+0x338>
 8004f38:	45be      	cmp	lr, r7
 8004f3a:	bfa8      	it	ge
 8004f3c:	46be      	movge	lr, r7
 8004f3e:	f1bc 0f00 	cmp.w	ip, #0
 8004f42:	d001      	beq.n	8004f48 <_strtod_l+0x2d8>
 8004f44:	f1ce 0e00 	rsb	lr, lr, #0
 8004f48:	2c00      	cmp	r4, #0
 8004f4a:	d151      	bne.n	8004ff0 <_strtod_l+0x380>
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	f47f aece 	bne.w	8004cee <_strtod_l+0x7e>
 8004f52:	9a06      	ldr	r2, [sp, #24]
 8004f54:	2a00      	cmp	r2, #0
 8004f56:	f47f aeca 	bne.w	8004cee <_strtod_l+0x7e>
 8004f5a:	9a04      	ldr	r2, [sp, #16]
 8004f5c:	2a00      	cmp	r2, #0
 8004f5e:	f47f aee4 	bne.w	8004d2a <_strtod_l+0xba>
 8004f62:	2b4e      	cmp	r3, #78	; 0x4e
 8004f64:	d027      	beq.n	8004fb6 <_strtod_l+0x346>
 8004f66:	dc21      	bgt.n	8004fac <_strtod_l+0x33c>
 8004f68:	2b49      	cmp	r3, #73	; 0x49
 8004f6a:	f47f aede 	bne.w	8004d2a <_strtod_l+0xba>
 8004f6e:	49a0      	ldr	r1, [pc, #640]	; (80051f0 <_strtod_l+0x580>)
 8004f70:	a81b      	add	r0, sp, #108	; 0x6c
 8004f72:	f001 fdd7 	bl	8006b24 <__match>
 8004f76:	2800      	cmp	r0, #0
 8004f78:	f43f aed7 	beq.w	8004d2a <_strtod_l+0xba>
 8004f7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f7e:	499d      	ldr	r1, [pc, #628]	; (80051f4 <_strtod_l+0x584>)
 8004f80:	3b01      	subs	r3, #1
 8004f82:	a81b      	add	r0, sp, #108	; 0x6c
 8004f84:	931b      	str	r3, [sp, #108]	; 0x6c
 8004f86:	f001 fdcd 	bl	8006b24 <__match>
 8004f8a:	b910      	cbnz	r0, 8004f92 <_strtod_l+0x322>
 8004f8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f8e:	3301      	adds	r3, #1
 8004f90:	931b      	str	r3, [sp, #108]	; 0x6c
 8004f92:	f8df b274 	ldr.w	fp, [pc, #628]	; 8005208 <_strtod_l+0x598>
 8004f96:	f04f 0a00 	mov.w	sl, #0
 8004f9a:	e6a8      	b.n	8004cee <_strtod_l+0x7e>
 8004f9c:	210a      	movs	r1, #10
 8004f9e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8004fa2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004fa6:	e7b8      	b.n	8004f1a <_strtod_l+0x2aa>
 8004fa8:	46be      	mov	lr, r7
 8004faa:	e7c8      	b.n	8004f3e <_strtod_l+0x2ce>
 8004fac:	2b69      	cmp	r3, #105	; 0x69
 8004fae:	d0de      	beq.n	8004f6e <_strtod_l+0x2fe>
 8004fb0:	2b6e      	cmp	r3, #110	; 0x6e
 8004fb2:	f47f aeba 	bne.w	8004d2a <_strtod_l+0xba>
 8004fb6:	4990      	ldr	r1, [pc, #576]	; (80051f8 <_strtod_l+0x588>)
 8004fb8:	a81b      	add	r0, sp, #108	; 0x6c
 8004fba:	f001 fdb3 	bl	8006b24 <__match>
 8004fbe:	2800      	cmp	r0, #0
 8004fc0:	f43f aeb3 	beq.w	8004d2a <_strtod_l+0xba>
 8004fc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004fc6:	781b      	ldrb	r3, [r3, #0]
 8004fc8:	2b28      	cmp	r3, #40	; 0x28
 8004fca:	d10e      	bne.n	8004fea <_strtod_l+0x37a>
 8004fcc:	aa1e      	add	r2, sp, #120	; 0x78
 8004fce:	498b      	ldr	r1, [pc, #556]	; (80051fc <_strtod_l+0x58c>)
 8004fd0:	a81b      	add	r0, sp, #108	; 0x6c
 8004fd2:	f001 fdbb 	bl	8006b4c <__hexnan>
 8004fd6:	2805      	cmp	r0, #5
 8004fd8:	d107      	bne.n	8004fea <_strtod_l+0x37a>
 8004fda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004fdc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8004fe0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004fe4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004fe8:	e681      	b.n	8004cee <_strtod_l+0x7e>
 8004fea:	f8df b224 	ldr.w	fp, [pc, #548]	; 8005210 <_strtod_l+0x5a0>
 8004fee:	e7d2      	b.n	8004f96 <_strtod_l+0x326>
 8004ff0:	ebae 0302 	sub.w	r3, lr, r2
 8004ff4:	9306      	str	r3, [sp, #24]
 8004ff6:	9b05      	ldr	r3, [sp, #20]
 8004ff8:	9807      	ldr	r0, [sp, #28]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	bf08      	it	eq
 8004ffe:	4623      	moveq	r3, r4
 8005000:	2c10      	cmp	r4, #16
 8005002:	9305      	str	r3, [sp, #20]
 8005004:	46a0      	mov	r8, r4
 8005006:	bfa8      	it	ge
 8005008:	f04f 0810 	movge.w	r8, #16
 800500c:	f7fb fa7a 	bl	8000504 <__aeabi_ui2d>
 8005010:	2c09      	cmp	r4, #9
 8005012:	4682      	mov	sl, r0
 8005014:	468b      	mov	fp, r1
 8005016:	dc13      	bgt.n	8005040 <_strtod_l+0x3d0>
 8005018:	9b06      	ldr	r3, [sp, #24]
 800501a:	2b00      	cmp	r3, #0
 800501c:	f43f ae67 	beq.w	8004cee <_strtod_l+0x7e>
 8005020:	9b06      	ldr	r3, [sp, #24]
 8005022:	dd7a      	ble.n	800511a <_strtod_l+0x4aa>
 8005024:	2b16      	cmp	r3, #22
 8005026:	dc61      	bgt.n	80050ec <_strtod_l+0x47c>
 8005028:	4a75      	ldr	r2, [pc, #468]	; (8005200 <_strtod_l+0x590>)
 800502a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800502e:	e9de 0100 	ldrd	r0, r1, [lr]
 8005032:	4652      	mov	r2, sl
 8005034:	465b      	mov	r3, fp
 8005036:	f7fb fadf 	bl	80005f8 <__aeabi_dmul>
 800503a:	4682      	mov	sl, r0
 800503c:	468b      	mov	fp, r1
 800503e:	e656      	b.n	8004cee <_strtod_l+0x7e>
 8005040:	4b6f      	ldr	r3, [pc, #444]	; (8005200 <_strtod_l+0x590>)
 8005042:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005046:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800504a:	f7fb fad5 	bl	80005f8 <__aeabi_dmul>
 800504e:	4606      	mov	r6, r0
 8005050:	4628      	mov	r0, r5
 8005052:	460f      	mov	r7, r1
 8005054:	f7fb fa56 	bl	8000504 <__aeabi_ui2d>
 8005058:	4602      	mov	r2, r0
 800505a:	460b      	mov	r3, r1
 800505c:	4630      	mov	r0, r6
 800505e:	4639      	mov	r1, r7
 8005060:	f7fb f914 	bl	800028c <__adddf3>
 8005064:	2c0f      	cmp	r4, #15
 8005066:	4682      	mov	sl, r0
 8005068:	468b      	mov	fp, r1
 800506a:	ddd5      	ble.n	8005018 <_strtod_l+0x3a8>
 800506c:	9b06      	ldr	r3, [sp, #24]
 800506e:	eba4 0808 	sub.w	r8, r4, r8
 8005072:	4498      	add	r8, r3
 8005074:	f1b8 0f00 	cmp.w	r8, #0
 8005078:	f340 8096 	ble.w	80051a8 <_strtod_l+0x538>
 800507c:	f018 030f 	ands.w	r3, r8, #15
 8005080:	d00a      	beq.n	8005098 <_strtod_l+0x428>
 8005082:	495f      	ldr	r1, [pc, #380]	; (8005200 <_strtod_l+0x590>)
 8005084:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005088:	4652      	mov	r2, sl
 800508a:	465b      	mov	r3, fp
 800508c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005090:	f7fb fab2 	bl	80005f8 <__aeabi_dmul>
 8005094:	4682      	mov	sl, r0
 8005096:	468b      	mov	fp, r1
 8005098:	f038 080f 	bics.w	r8, r8, #15
 800509c:	d073      	beq.n	8005186 <_strtod_l+0x516>
 800509e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80050a2:	dd47      	ble.n	8005134 <_strtod_l+0x4c4>
 80050a4:	2400      	movs	r4, #0
 80050a6:	46a0      	mov	r8, r4
 80050a8:	9407      	str	r4, [sp, #28]
 80050aa:	9405      	str	r4, [sp, #20]
 80050ac:	2322      	movs	r3, #34	; 0x22
 80050ae:	f8df b158 	ldr.w	fp, [pc, #344]	; 8005208 <_strtod_l+0x598>
 80050b2:	f8c9 3000 	str.w	r3, [r9]
 80050b6:	f04f 0a00 	mov.w	sl, #0
 80050ba:	9b07      	ldr	r3, [sp, #28]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f43f ae16 	beq.w	8004cee <_strtod_l+0x7e>
 80050c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80050c4:	4648      	mov	r0, r9
 80050c6:	f001 fe3e 	bl	8006d46 <_Bfree>
 80050ca:	9905      	ldr	r1, [sp, #20]
 80050cc:	4648      	mov	r0, r9
 80050ce:	f001 fe3a 	bl	8006d46 <_Bfree>
 80050d2:	4641      	mov	r1, r8
 80050d4:	4648      	mov	r0, r9
 80050d6:	f001 fe36 	bl	8006d46 <_Bfree>
 80050da:	9907      	ldr	r1, [sp, #28]
 80050dc:	4648      	mov	r0, r9
 80050de:	f001 fe32 	bl	8006d46 <_Bfree>
 80050e2:	4621      	mov	r1, r4
 80050e4:	4648      	mov	r0, r9
 80050e6:	f001 fe2e 	bl	8006d46 <_Bfree>
 80050ea:	e600      	b.n	8004cee <_strtod_l+0x7e>
 80050ec:	9a06      	ldr	r2, [sp, #24]
 80050ee:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80050f2:	4293      	cmp	r3, r2
 80050f4:	dbba      	blt.n	800506c <_strtod_l+0x3fc>
 80050f6:	4d42      	ldr	r5, [pc, #264]	; (8005200 <_strtod_l+0x590>)
 80050f8:	f1c4 040f 	rsb	r4, r4, #15
 80050fc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005100:	4652      	mov	r2, sl
 8005102:	465b      	mov	r3, fp
 8005104:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005108:	f7fb fa76 	bl	80005f8 <__aeabi_dmul>
 800510c:	9b06      	ldr	r3, [sp, #24]
 800510e:	1b1c      	subs	r4, r3, r4
 8005110:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005114:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005118:	e78d      	b.n	8005036 <_strtod_l+0x3c6>
 800511a:	f113 0f16 	cmn.w	r3, #22
 800511e:	dba5      	blt.n	800506c <_strtod_l+0x3fc>
 8005120:	4a37      	ldr	r2, [pc, #220]	; (8005200 <_strtod_l+0x590>)
 8005122:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005126:	e9d2 2300 	ldrd	r2, r3, [r2]
 800512a:	4650      	mov	r0, sl
 800512c:	4659      	mov	r1, fp
 800512e:	f7fb fb8d 	bl	800084c <__aeabi_ddiv>
 8005132:	e782      	b.n	800503a <_strtod_l+0x3ca>
 8005134:	2300      	movs	r3, #0
 8005136:	4e33      	ldr	r6, [pc, #204]	; (8005204 <_strtod_l+0x594>)
 8005138:	ea4f 1828 	mov.w	r8, r8, asr #4
 800513c:	4650      	mov	r0, sl
 800513e:	4659      	mov	r1, fp
 8005140:	461d      	mov	r5, r3
 8005142:	f1b8 0f01 	cmp.w	r8, #1
 8005146:	dc21      	bgt.n	800518c <_strtod_l+0x51c>
 8005148:	b10b      	cbz	r3, 800514e <_strtod_l+0x4de>
 800514a:	4682      	mov	sl, r0
 800514c:	468b      	mov	fp, r1
 800514e:	4b2d      	ldr	r3, [pc, #180]	; (8005204 <_strtod_l+0x594>)
 8005150:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005154:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005158:	4652      	mov	r2, sl
 800515a:	465b      	mov	r3, fp
 800515c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005160:	f7fb fa4a 	bl	80005f8 <__aeabi_dmul>
 8005164:	4b28      	ldr	r3, [pc, #160]	; (8005208 <_strtod_l+0x598>)
 8005166:	460a      	mov	r2, r1
 8005168:	400b      	ands	r3, r1
 800516a:	4928      	ldr	r1, [pc, #160]	; (800520c <_strtod_l+0x59c>)
 800516c:	428b      	cmp	r3, r1
 800516e:	4682      	mov	sl, r0
 8005170:	d898      	bhi.n	80050a4 <_strtod_l+0x434>
 8005172:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005176:	428b      	cmp	r3, r1
 8005178:	bf86      	itte	hi
 800517a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005214 <_strtod_l+0x5a4>
 800517e:	f04f 3aff 	movhi.w	sl, #4294967295
 8005182:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005186:	2300      	movs	r3, #0
 8005188:	9304      	str	r3, [sp, #16]
 800518a:	e077      	b.n	800527c <_strtod_l+0x60c>
 800518c:	f018 0f01 	tst.w	r8, #1
 8005190:	d006      	beq.n	80051a0 <_strtod_l+0x530>
 8005192:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519a:	f7fb fa2d 	bl	80005f8 <__aeabi_dmul>
 800519e:	2301      	movs	r3, #1
 80051a0:	3501      	adds	r5, #1
 80051a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80051a6:	e7cc      	b.n	8005142 <_strtod_l+0x4d2>
 80051a8:	d0ed      	beq.n	8005186 <_strtod_l+0x516>
 80051aa:	f1c8 0800 	rsb	r8, r8, #0
 80051ae:	f018 020f 	ands.w	r2, r8, #15
 80051b2:	d00a      	beq.n	80051ca <_strtod_l+0x55a>
 80051b4:	4b12      	ldr	r3, [pc, #72]	; (8005200 <_strtod_l+0x590>)
 80051b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80051ba:	4650      	mov	r0, sl
 80051bc:	4659      	mov	r1, fp
 80051be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c2:	f7fb fb43 	bl	800084c <__aeabi_ddiv>
 80051c6:	4682      	mov	sl, r0
 80051c8:	468b      	mov	fp, r1
 80051ca:	ea5f 1828 	movs.w	r8, r8, asr #4
 80051ce:	d0da      	beq.n	8005186 <_strtod_l+0x516>
 80051d0:	f1b8 0f1f 	cmp.w	r8, #31
 80051d4:	dd20      	ble.n	8005218 <_strtod_l+0x5a8>
 80051d6:	2400      	movs	r4, #0
 80051d8:	46a0      	mov	r8, r4
 80051da:	9407      	str	r4, [sp, #28]
 80051dc:	9405      	str	r4, [sp, #20]
 80051de:	2322      	movs	r3, #34	; 0x22
 80051e0:	f04f 0a00 	mov.w	sl, #0
 80051e4:	f04f 0b00 	mov.w	fp, #0
 80051e8:	f8c9 3000 	str.w	r3, [r9]
 80051ec:	e765      	b.n	80050ba <_strtod_l+0x44a>
 80051ee:	bf00      	nop
 80051f0:	08007a55 	.word	0x08007a55
 80051f4:	08007ae3 	.word	0x08007ae3
 80051f8:	08007a5d 	.word	0x08007a5d
 80051fc:	08007aa0 	.word	0x08007aa0
 8005200:	08007b20 	.word	0x08007b20
 8005204:	08007af8 	.word	0x08007af8
 8005208:	7ff00000 	.word	0x7ff00000
 800520c:	7ca00000 	.word	0x7ca00000
 8005210:	fff80000 	.word	0xfff80000
 8005214:	7fefffff 	.word	0x7fefffff
 8005218:	f018 0310 	ands.w	r3, r8, #16
 800521c:	bf18      	it	ne
 800521e:	236a      	movne	r3, #106	; 0x6a
 8005220:	4da0      	ldr	r5, [pc, #640]	; (80054a4 <_strtod_l+0x834>)
 8005222:	9304      	str	r3, [sp, #16]
 8005224:	4650      	mov	r0, sl
 8005226:	4659      	mov	r1, fp
 8005228:	2300      	movs	r3, #0
 800522a:	f1b8 0f00 	cmp.w	r8, #0
 800522e:	f300 810a 	bgt.w	8005446 <_strtod_l+0x7d6>
 8005232:	b10b      	cbz	r3, 8005238 <_strtod_l+0x5c8>
 8005234:	4682      	mov	sl, r0
 8005236:	468b      	mov	fp, r1
 8005238:	9b04      	ldr	r3, [sp, #16]
 800523a:	b1bb      	cbz	r3, 800526c <_strtod_l+0x5fc>
 800523c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005240:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005244:	2b00      	cmp	r3, #0
 8005246:	4659      	mov	r1, fp
 8005248:	dd10      	ble.n	800526c <_strtod_l+0x5fc>
 800524a:	2b1f      	cmp	r3, #31
 800524c:	f340 8107 	ble.w	800545e <_strtod_l+0x7ee>
 8005250:	2b34      	cmp	r3, #52	; 0x34
 8005252:	bfde      	ittt	le
 8005254:	3b20      	suble	r3, #32
 8005256:	f04f 32ff 	movle.w	r2, #4294967295
 800525a:	fa02 f303 	lslle.w	r3, r2, r3
 800525e:	f04f 0a00 	mov.w	sl, #0
 8005262:	bfcc      	ite	gt
 8005264:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005268:	ea03 0b01 	andle.w	fp, r3, r1
 800526c:	2200      	movs	r2, #0
 800526e:	2300      	movs	r3, #0
 8005270:	4650      	mov	r0, sl
 8005272:	4659      	mov	r1, fp
 8005274:	f7fb fc28 	bl	8000ac8 <__aeabi_dcmpeq>
 8005278:	2800      	cmp	r0, #0
 800527a:	d1ac      	bne.n	80051d6 <_strtod_l+0x566>
 800527c:	9b07      	ldr	r3, [sp, #28]
 800527e:	9300      	str	r3, [sp, #0]
 8005280:	9a05      	ldr	r2, [sp, #20]
 8005282:	9908      	ldr	r1, [sp, #32]
 8005284:	4623      	mov	r3, r4
 8005286:	4648      	mov	r0, r9
 8005288:	f001 fdaf 	bl	8006dea <__s2b>
 800528c:	9007      	str	r0, [sp, #28]
 800528e:	2800      	cmp	r0, #0
 8005290:	f43f af08 	beq.w	80050a4 <_strtod_l+0x434>
 8005294:	9a06      	ldr	r2, [sp, #24]
 8005296:	9b06      	ldr	r3, [sp, #24]
 8005298:	2a00      	cmp	r2, #0
 800529a:	f1c3 0300 	rsb	r3, r3, #0
 800529e:	bfa8      	it	ge
 80052a0:	2300      	movge	r3, #0
 80052a2:	930e      	str	r3, [sp, #56]	; 0x38
 80052a4:	2400      	movs	r4, #0
 80052a6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80052aa:	9316      	str	r3, [sp, #88]	; 0x58
 80052ac:	46a0      	mov	r8, r4
 80052ae:	9b07      	ldr	r3, [sp, #28]
 80052b0:	4648      	mov	r0, r9
 80052b2:	6859      	ldr	r1, [r3, #4]
 80052b4:	f001 fd13 	bl	8006cde <_Balloc>
 80052b8:	9005      	str	r0, [sp, #20]
 80052ba:	2800      	cmp	r0, #0
 80052bc:	f43f aef6 	beq.w	80050ac <_strtod_l+0x43c>
 80052c0:	9b07      	ldr	r3, [sp, #28]
 80052c2:	691a      	ldr	r2, [r3, #16]
 80052c4:	3202      	adds	r2, #2
 80052c6:	f103 010c 	add.w	r1, r3, #12
 80052ca:	0092      	lsls	r2, r2, #2
 80052cc:	300c      	adds	r0, #12
 80052ce:	f001 fcfb 	bl	8006cc8 <memcpy>
 80052d2:	aa1e      	add	r2, sp, #120	; 0x78
 80052d4:	a91d      	add	r1, sp, #116	; 0x74
 80052d6:	ec4b ab10 	vmov	d0, sl, fp
 80052da:	4648      	mov	r0, r9
 80052dc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80052e0:	f002 f83e 	bl	8007360 <__d2b>
 80052e4:	901c      	str	r0, [sp, #112]	; 0x70
 80052e6:	2800      	cmp	r0, #0
 80052e8:	f43f aee0 	beq.w	80050ac <_strtod_l+0x43c>
 80052ec:	2101      	movs	r1, #1
 80052ee:	4648      	mov	r0, r9
 80052f0:	f001 fe07 	bl	8006f02 <__i2b>
 80052f4:	4680      	mov	r8, r0
 80052f6:	2800      	cmp	r0, #0
 80052f8:	f43f aed8 	beq.w	80050ac <_strtod_l+0x43c>
 80052fc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80052fe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005300:	2e00      	cmp	r6, #0
 8005302:	bfab      	itete	ge
 8005304:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005306:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005308:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800530a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800530c:	bfac      	ite	ge
 800530e:	18f7      	addge	r7, r6, r3
 8005310:	1b9d      	sublt	r5, r3, r6
 8005312:	9b04      	ldr	r3, [sp, #16]
 8005314:	1af6      	subs	r6, r6, r3
 8005316:	4416      	add	r6, r2
 8005318:	4b63      	ldr	r3, [pc, #396]	; (80054a8 <_strtod_l+0x838>)
 800531a:	3e01      	subs	r6, #1
 800531c:	429e      	cmp	r6, r3
 800531e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005322:	f280 80af 	bge.w	8005484 <_strtod_l+0x814>
 8005326:	1b9b      	subs	r3, r3, r6
 8005328:	2b1f      	cmp	r3, #31
 800532a:	eba2 0203 	sub.w	r2, r2, r3
 800532e:	f04f 0101 	mov.w	r1, #1
 8005332:	f300 809b 	bgt.w	800546c <_strtod_l+0x7fc>
 8005336:	fa01 f303 	lsl.w	r3, r1, r3
 800533a:	930f      	str	r3, [sp, #60]	; 0x3c
 800533c:	2300      	movs	r3, #0
 800533e:	930a      	str	r3, [sp, #40]	; 0x28
 8005340:	18be      	adds	r6, r7, r2
 8005342:	9b04      	ldr	r3, [sp, #16]
 8005344:	42b7      	cmp	r7, r6
 8005346:	4415      	add	r5, r2
 8005348:	441d      	add	r5, r3
 800534a:	463b      	mov	r3, r7
 800534c:	bfa8      	it	ge
 800534e:	4633      	movge	r3, r6
 8005350:	42ab      	cmp	r3, r5
 8005352:	bfa8      	it	ge
 8005354:	462b      	movge	r3, r5
 8005356:	2b00      	cmp	r3, #0
 8005358:	bfc2      	ittt	gt
 800535a:	1af6      	subgt	r6, r6, r3
 800535c:	1aed      	subgt	r5, r5, r3
 800535e:	1aff      	subgt	r7, r7, r3
 8005360:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005362:	b1bb      	cbz	r3, 8005394 <_strtod_l+0x724>
 8005364:	4641      	mov	r1, r8
 8005366:	461a      	mov	r2, r3
 8005368:	4648      	mov	r0, r9
 800536a:	f001 fe69 	bl	8007040 <__pow5mult>
 800536e:	4680      	mov	r8, r0
 8005370:	2800      	cmp	r0, #0
 8005372:	f43f ae9b 	beq.w	80050ac <_strtod_l+0x43c>
 8005376:	4601      	mov	r1, r0
 8005378:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800537a:	4648      	mov	r0, r9
 800537c:	f001 fdca 	bl	8006f14 <__multiply>
 8005380:	900c      	str	r0, [sp, #48]	; 0x30
 8005382:	2800      	cmp	r0, #0
 8005384:	f43f ae92 	beq.w	80050ac <_strtod_l+0x43c>
 8005388:	991c      	ldr	r1, [sp, #112]	; 0x70
 800538a:	4648      	mov	r0, r9
 800538c:	f001 fcdb 	bl	8006d46 <_Bfree>
 8005390:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005392:	931c      	str	r3, [sp, #112]	; 0x70
 8005394:	2e00      	cmp	r6, #0
 8005396:	dc7a      	bgt.n	800548e <_strtod_l+0x81e>
 8005398:	9b06      	ldr	r3, [sp, #24]
 800539a:	2b00      	cmp	r3, #0
 800539c:	dd08      	ble.n	80053b0 <_strtod_l+0x740>
 800539e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80053a0:	9905      	ldr	r1, [sp, #20]
 80053a2:	4648      	mov	r0, r9
 80053a4:	f001 fe4c 	bl	8007040 <__pow5mult>
 80053a8:	9005      	str	r0, [sp, #20]
 80053aa:	2800      	cmp	r0, #0
 80053ac:	f43f ae7e 	beq.w	80050ac <_strtod_l+0x43c>
 80053b0:	2d00      	cmp	r5, #0
 80053b2:	dd08      	ble.n	80053c6 <_strtod_l+0x756>
 80053b4:	462a      	mov	r2, r5
 80053b6:	9905      	ldr	r1, [sp, #20]
 80053b8:	4648      	mov	r0, r9
 80053ba:	f001 fe8f 	bl	80070dc <__lshift>
 80053be:	9005      	str	r0, [sp, #20]
 80053c0:	2800      	cmp	r0, #0
 80053c2:	f43f ae73 	beq.w	80050ac <_strtod_l+0x43c>
 80053c6:	2f00      	cmp	r7, #0
 80053c8:	dd08      	ble.n	80053dc <_strtod_l+0x76c>
 80053ca:	4641      	mov	r1, r8
 80053cc:	463a      	mov	r2, r7
 80053ce:	4648      	mov	r0, r9
 80053d0:	f001 fe84 	bl	80070dc <__lshift>
 80053d4:	4680      	mov	r8, r0
 80053d6:	2800      	cmp	r0, #0
 80053d8:	f43f ae68 	beq.w	80050ac <_strtod_l+0x43c>
 80053dc:	9a05      	ldr	r2, [sp, #20]
 80053de:	991c      	ldr	r1, [sp, #112]	; 0x70
 80053e0:	4648      	mov	r0, r9
 80053e2:	f001 fee9 	bl	80071b8 <__mdiff>
 80053e6:	4604      	mov	r4, r0
 80053e8:	2800      	cmp	r0, #0
 80053ea:	f43f ae5f 	beq.w	80050ac <_strtod_l+0x43c>
 80053ee:	68c3      	ldr	r3, [r0, #12]
 80053f0:	930c      	str	r3, [sp, #48]	; 0x30
 80053f2:	2300      	movs	r3, #0
 80053f4:	60c3      	str	r3, [r0, #12]
 80053f6:	4641      	mov	r1, r8
 80053f8:	f001 fec4 	bl	8007184 <__mcmp>
 80053fc:	2800      	cmp	r0, #0
 80053fe:	da55      	bge.n	80054ac <_strtod_l+0x83c>
 8005400:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005402:	b9e3      	cbnz	r3, 800543e <_strtod_l+0x7ce>
 8005404:	f1ba 0f00 	cmp.w	sl, #0
 8005408:	d119      	bne.n	800543e <_strtod_l+0x7ce>
 800540a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800540e:	b9b3      	cbnz	r3, 800543e <_strtod_l+0x7ce>
 8005410:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005414:	0d1b      	lsrs	r3, r3, #20
 8005416:	051b      	lsls	r3, r3, #20
 8005418:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800541c:	d90f      	bls.n	800543e <_strtod_l+0x7ce>
 800541e:	6963      	ldr	r3, [r4, #20]
 8005420:	b913      	cbnz	r3, 8005428 <_strtod_l+0x7b8>
 8005422:	6923      	ldr	r3, [r4, #16]
 8005424:	2b01      	cmp	r3, #1
 8005426:	dd0a      	ble.n	800543e <_strtod_l+0x7ce>
 8005428:	4621      	mov	r1, r4
 800542a:	2201      	movs	r2, #1
 800542c:	4648      	mov	r0, r9
 800542e:	f001 fe55 	bl	80070dc <__lshift>
 8005432:	4641      	mov	r1, r8
 8005434:	4604      	mov	r4, r0
 8005436:	f001 fea5 	bl	8007184 <__mcmp>
 800543a:	2800      	cmp	r0, #0
 800543c:	dc67      	bgt.n	800550e <_strtod_l+0x89e>
 800543e:	9b04      	ldr	r3, [sp, #16]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d171      	bne.n	8005528 <_strtod_l+0x8b8>
 8005444:	e63d      	b.n	80050c2 <_strtod_l+0x452>
 8005446:	f018 0f01 	tst.w	r8, #1
 800544a:	d004      	beq.n	8005456 <_strtod_l+0x7e6>
 800544c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005450:	f7fb f8d2 	bl	80005f8 <__aeabi_dmul>
 8005454:	2301      	movs	r3, #1
 8005456:	ea4f 0868 	mov.w	r8, r8, asr #1
 800545a:	3508      	adds	r5, #8
 800545c:	e6e5      	b.n	800522a <_strtod_l+0x5ba>
 800545e:	f04f 32ff 	mov.w	r2, #4294967295
 8005462:	fa02 f303 	lsl.w	r3, r2, r3
 8005466:	ea03 0a0a 	and.w	sl, r3, sl
 800546a:	e6ff      	b.n	800526c <_strtod_l+0x5fc>
 800546c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8005470:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8005474:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8005478:	36e2      	adds	r6, #226	; 0xe2
 800547a:	fa01 f306 	lsl.w	r3, r1, r6
 800547e:	930a      	str	r3, [sp, #40]	; 0x28
 8005480:	910f      	str	r1, [sp, #60]	; 0x3c
 8005482:	e75d      	b.n	8005340 <_strtod_l+0x6d0>
 8005484:	2300      	movs	r3, #0
 8005486:	930a      	str	r3, [sp, #40]	; 0x28
 8005488:	2301      	movs	r3, #1
 800548a:	930f      	str	r3, [sp, #60]	; 0x3c
 800548c:	e758      	b.n	8005340 <_strtod_l+0x6d0>
 800548e:	4632      	mov	r2, r6
 8005490:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005492:	4648      	mov	r0, r9
 8005494:	f001 fe22 	bl	80070dc <__lshift>
 8005498:	901c      	str	r0, [sp, #112]	; 0x70
 800549a:	2800      	cmp	r0, #0
 800549c:	f47f af7c 	bne.w	8005398 <_strtod_l+0x728>
 80054a0:	e604      	b.n	80050ac <_strtod_l+0x43c>
 80054a2:	bf00      	nop
 80054a4:	08007ab8 	.word	0x08007ab8
 80054a8:	fffffc02 	.word	0xfffffc02
 80054ac:	465d      	mov	r5, fp
 80054ae:	f040 8086 	bne.w	80055be <_strtod_l+0x94e>
 80054b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80054b8:	b32a      	cbz	r2, 8005506 <_strtod_l+0x896>
 80054ba:	4aaf      	ldr	r2, [pc, #700]	; (8005778 <_strtod_l+0xb08>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d153      	bne.n	8005568 <_strtod_l+0x8f8>
 80054c0:	9b04      	ldr	r3, [sp, #16]
 80054c2:	4650      	mov	r0, sl
 80054c4:	b1d3      	cbz	r3, 80054fc <_strtod_l+0x88c>
 80054c6:	4aad      	ldr	r2, [pc, #692]	; (800577c <_strtod_l+0xb0c>)
 80054c8:	402a      	ands	r2, r5
 80054ca:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80054ce:	f04f 31ff 	mov.w	r1, #4294967295
 80054d2:	d816      	bhi.n	8005502 <_strtod_l+0x892>
 80054d4:	0d12      	lsrs	r2, r2, #20
 80054d6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80054da:	fa01 f303 	lsl.w	r3, r1, r3
 80054de:	4298      	cmp	r0, r3
 80054e0:	d142      	bne.n	8005568 <_strtod_l+0x8f8>
 80054e2:	4ba7      	ldr	r3, [pc, #668]	; (8005780 <_strtod_l+0xb10>)
 80054e4:	429d      	cmp	r5, r3
 80054e6:	d102      	bne.n	80054ee <_strtod_l+0x87e>
 80054e8:	3001      	adds	r0, #1
 80054ea:	f43f addf 	beq.w	80050ac <_strtod_l+0x43c>
 80054ee:	4ba3      	ldr	r3, [pc, #652]	; (800577c <_strtod_l+0xb0c>)
 80054f0:	402b      	ands	r3, r5
 80054f2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80054f6:	f04f 0a00 	mov.w	sl, #0
 80054fa:	e7a0      	b.n	800543e <_strtod_l+0x7ce>
 80054fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005500:	e7ed      	b.n	80054de <_strtod_l+0x86e>
 8005502:	460b      	mov	r3, r1
 8005504:	e7eb      	b.n	80054de <_strtod_l+0x86e>
 8005506:	bb7b      	cbnz	r3, 8005568 <_strtod_l+0x8f8>
 8005508:	f1ba 0f00 	cmp.w	sl, #0
 800550c:	d12c      	bne.n	8005568 <_strtod_l+0x8f8>
 800550e:	9904      	ldr	r1, [sp, #16]
 8005510:	4a9a      	ldr	r2, [pc, #616]	; (800577c <_strtod_l+0xb0c>)
 8005512:	465b      	mov	r3, fp
 8005514:	b1f1      	cbz	r1, 8005554 <_strtod_l+0x8e4>
 8005516:	ea02 010b 	and.w	r1, r2, fp
 800551a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800551e:	dc19      	bgt.n	8005554 <_strtod_l+0x8e4>
 8005520:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005524:	f77f ae5b 	ble.w	80051de <_strtod_l+0x56e>
 8005528:	4a96      	ldr	r2, [pc, #600]	; (8005784 <_strtod_l+0xb14>)
 800552a:	2300      	movs	r3, #0
 800552c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8005530:	4650      	mov	r0, sl
 8005532:	4659      	mov	r1, fp
 8005534:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005538:	f7fb f85e 	bl	80005f8 <__aeabi_dmul>
 800553c:	4682      	mov	sl, r0
 800553e:	468b      	mov	fp, r1
 8005540:	2900      	cmp	r1, #0
 8005542:	f47f adbe 	bne.w	80050c2 <_strtod_l+0x452>
 8005546:	2800      	cmp	r0, #0
 8005548:	f47f adbb 	bne.w	80050c2 <_strtod_l+0x452>
 800554c:	2322      	movs	r3, #34	; 0x22
 800554e:	f8c9 3000 	str.w	r3, [r9]
 8005552:	e5b6      	b.n	80050c2 <_strtod_l+0x452>
 8005554:	4013      	ands	r3, r2
 8005556:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800555a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800555e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005562:	f04f 3aff 	mov.w	sl, #4294967295
 8005566:	e76a      	b.n	800543e <_strtod_l+0x7ce>
 8005568:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800556a:	b193      	cbz	r3, 8005592 <_strtod_l+0x922>
 800556c:	422b      	tst	r3, r5
 800556e:	f43f af66 	beq.w	800543e <_strtod_l+0x7ce>
 8005572:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005574:	9a04      	ldr	r2, [sp, #16]
 8005576:	4650      	mov	r0, sl
 8005578:	4659      	mov	r1, fp
 800557a:	b173      	cbz	r3, 800559a <_strtod_l+0x92a>
 800557c:	f7ff fb5a 	bl	8004c34 <sulp>
 8005580:	4602      	mov	r2, r0
 8005582:	460b      	mov	r3, r1
 8005584:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005588:	f7fa fe80 	bl	800028c <__adddf3>
 800558c:	4682      	mov	sl, r0
 800558e:	468b      	mov	fp, r1
 8005590:	e755      	b.n	800543e <_strtod_l+0x7ce>
 8005592:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005594:	ea13 0f0a 	tst.w	r3, sl
 8005598:	e7e9      	b.n	800556e <_strtod_l+0x8fe>
 800559a:	f7ff fb4b 	bl	8004c34 <sulp>
 800559e:	4602      	mov	r2, r0
 80055a0:	460b      	mov	r3, r1
 80055a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80055a6:	f7fa fe6f 	bl	8000288 <__aeabi_dsub>
 80055aa:	2200      	movs	r2, #0
 80055ac:	2300      	movs	r3, #0
 80055ae:	4682      	mov	sl, r0
 80055b0:	468b      	mov	fp, r1
 80055b2:	f7fb fa89 	bl	8000ac8 <__aeabi_dcmpeq>
 80055b6:	2800      	cmp	r0, #0
 80055b8:	f47f ae11 	bne.w	80051de <_strtod_l+0x56e>
 80055bc:	e73f      	b.n	800543e <_strtod_l+0x7ce>
 80055be:	4641      	mov	r1, r8
 80055c0:	4620      	mov	r0, r4
 80055c2:	f001 ff1c 	bl	80073fe <__ratio>
 80055c6:	ec57 6b10 	vmov	r6, r7, d0
 80055ca:	2200      	movs	r2, #0
 80055cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055d0:	ee10 0a10 	vmov	r0, s0
 80055d4:	4639      	mov	r1, r7
 80055d6:	f7fb fa8b 	bl	8000af0 <__aeabi_dcmple>
 80055da:	2800      	cmp	r0, #0
 80055dc:	d077      	beq.n	80056ce <_strtod_l+0xa5e>
 80055de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d04a      	beq.n	800567a <_strtod_l+0xa0a>
 80055e4:	4b68      	ldr	r3, [pc, #416]	; (8005788 <_strtod_l+0xb18>)
 80055e6:	2200      	movs	r2, #0
 80055e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80055ec:	4f66      	ldr	r7, [pc, #408]	; (8005788 <_strtod_l+0xb18>)
 80055ee:	2600      	movs	r6, #0
 80055f0:	4b62      	ldr	r3, [pc, #392]	; (800577c <_strtod_l+0xb0c>)
 80055f2:	402b      	ands	r3, r5
 80055f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80055f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80055f8:	4b64      	ldr	r3, [pc, #400]	; (800578c <_strtod_l+0xb1c>)
 80055fa:	429a      	cmp	r2, r3
 80055fc:	f040 80ce 	bne.w	800579c <_strtod_l+0xb2c>
 8005600:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005604:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005608:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800560c:	ec4b ab10 	vmov	d0, sl, fp
 8005610:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005614:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005618:	f001 fe2c 	bl	8007274 <__ulp>
 800561c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005620:	ec53 2b10 	vmov	r2, r3, d0
 8005624:	f7fa ffe8 	bl	80005f8 <__aeabi_dmul>
 8005628:	4652      	mov	r2, sl
 800562a:	465b      	mov	r3, fp
 800562c:	f7fa fe2e 	bl	800028c <__adddf3>
 8005630:	460b      	mov	r3, r1
 8005632:	4952      	ldr	r1, [pc, #328]	; (800577c <_strtod_l+0xb0c>)
 8005634:	4a56      	ldr	r2, [pc, #344]	; (8005790 <_strtod_l+0xb20>)
 8005636:	4019      	ands	r1, r3
 8005638:	4291      	cmp	r1, r2
 800563a:	4682      	mov	sl, r0
 800563c:	d95b      	bls.n	80056f6 <_strtod_l+0xa86>
 800563e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005640:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005644:	4293      	cmp	r3, r2
 8005646:	d103      	bne.n	8005650 <_strtod_l+0x9e0>
 8005648:	9b08      	ldr	r3, [sp, #32]
 800564a:	3301      	adds	r3, #1
 800564c:	f43f ad2e 	beq.w	80050ac <_strtod_l+0x43c>
 8005650:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8005780 <_strtod_l+0xb10>
 8005654:	f04f 3aff 	mov.w	sl, #4294967295
 8005658:	991c      	ldr	r1, [sp, #112]	; 0x70
 800565a:	4648      	mov	r0, r9
 800565c:	f001 fb73 	bl	8006d46 <_Bfree>
 8005660:	9905      	ldr	r1, [sp, #20]
 8005662:	4648      	mov	r0, r9
 8005664:	f001 fb6f 	bl	8006d46 <_Bfree>
 8005668:	4641      	mov	r1, r8
 800566a:	4648      	mov	r0, r9
 800566c:	f001 fb6b 	bl	8006d46 <_Bfree>
 8005670:	4621      	mov	r1, r4
 8005672:	4648      	mov	r0, r9
 8005674:	f001 fb67 	bl	8006d46 <_Bfree>
 8005678:	e619      	b.n	80052ae <_strtod_l+0x63e>
 800567a:	f1ba 0f00 	cmp.w	sl, #0
 800567e:	d11a      	bne.n	80056b6 <_strtod_l+0xa46>
 8005680:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005684:	b9eb      	cbnz	r3, 80056c2 <_strtod_l+0xa52>
 8005686:	2200      	movs	r2, #0
 8005688:	4b3f      	ldr	r3, [pc, #252]	; (8005788 <_strtod_l+0xb18>)
 800568a:	4630      	mov	r0, r6
 800568c:	4639      	mov	r1, r7
 800568e:	f7fb fa25 	bl	8000adc <__aeabi_dcmplt>
 8005692:	b9c8      	cbnz	r0, 80056c8 <_strtod_l+0xa58>
 8005694:	4630      	mov	r0, r6
 8005696:	4639      	mov	r1, r7
 8005698:	2200      	movs	r2, #0
 800569a:	4b3e      	ldr	r3, [pc, #248]	; (8005794 <_strtod_l+0xb24>)
 800569c:	f7fa ffac 	bl	80005f8 <__aeabi_dmul>
 80056a0:	4606      	mov	r6, r0
 80056a2:	460f      	mov	r7, r1
 80056a4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80056a8:	9618      	str	r6, [sp, #96]	; 0x60
 80056aa:	9319      	str	r3, [sp, #100]	; 0x64
 80056ac:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80056b0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80056b4:	e79c      	b.n	80055f0 <_strtod_l+0x980>
 80056b6:	f1ba 0f01 	cmp.w	sl, #1
 80056ba:	d102      	bne.n	80056c2 <_strtod_l+0xa52>
 80056bc:	2d00      	cmp	r5, #0
 80056be:	f43f ad8e 	beq.w	80051de <_strtod_l+0x56e>
 80056c2:	2200      	movs	r2, #0
 80056c4:	4b34      	ldr	r3, [pc, #208]	; (8005798 <_strtod_l+0xb28>)
 80056c6:	e78f      	b.n	80055e8 <_strtod_l+0x978>
 80056c8:	2600      	movs	r6, #0
 80056ca:	4f32      	ldr	r7, [pc, #200]	; (8005794 <_strtod_l+0xb24>)
 80056cc:	e7ea      	b.n	80056a4 <_strtod_l+0xa34>
 80056ce:	4b31      	ldr	r3, [pc, #196]	; (8005794 <_strtod_l+0xb24>)
 80056d0:	4630      	mov	r0, r6
 80056d2:	4639      	mov	r1, r7
 80056d4:	2200      	movs	r2, #0
 80056d6:	f7fa ff8f 	bl	80005f8 <__aeabi_dmul>
 80056da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80056dc:	4606      	mov	r6, r0
 80056de:	460f      	mov	r7, r1
 80056e0:	b933      	cbnz	r3, 80056f0 <_strtod_l+0xa80>
 80056e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056e6:	9010      	str	r0, [sp, #64]	; 0x40
 80056e8:	9311      	str	r3, [sp, #68]	; 0x44
 80056ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80056ee:	e7df      	b.n	80056b0 <_strtod_l+0xa40>
 80056f0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80056f4:	e7f9      	b.n	80056ea <_strtod_l+0xa7a>
 80056f6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80056fa:	9b04      	ldr	r3, [sp, #16]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1ab      	bne.n	8005658 <_strtod_l+0x9e8>
 8005700:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005704:	0d1b      	lsrs	r3, r3, #20
 8005706:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005708:	051b      	lsls	r3, r3, #20
 800570a:	429a      	cmp	r2, r3
 800570c:	465d      	mov	r5, fp
 800570e:	d1a3      	bne.n	8005658 <_strtod_l+0x9e8>
 8005710:	4639      	mov	r1, r7
 8005712:	4630      	mov	r0, r6
 8005714:	f7fb fa20 	bl	8000b58 <__aeabi_d2iz>
 8005718:	f7fa ff04 	bl	8000524 <__aeabi_i2d>
 800571c:	460b      	mov	r3, r1
 800571e:	4602      	mov	r2, r0
 8005720:	4639      	mov	r1, r7
 8005722:	4630      	mov	r0, r6
 8005724:	f7fa fdb0 	bl	8000288 <__aeabi_dsub>
 8005728:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800572a:	4606      	mov	r6, r0
 800572c:	460f      	mov	r7, r1
 800572e:	b933      	cbnz	r3, 800573e <_strtod_l+0xace>
 8005730:	f1ba 0f00 	cmp.w	sl, #0
 8005734:	d103      	bne.n	800573e <_strtod_l+0xace>
 8005736:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800573a:	2d00      	cmp	r5, #0
 800573c:	d06d      	beq.n	800581a <_strtod_l+0xbaa>
 800573e:	a30a      	add	r3, pc, #40	; (adr r3, 8005768 <_strtod_l+0xaf8>)
 8005740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005744:	4630      	mov	r0, r6
 8005746:	4639      	mov	r1, r7
 8005748:	f7fb f9c8 	bl	8000adc <__aeabi_dcmplt>
 800574c:	2800      	cmp	r0, #0
 800574e:	f47f acb8 	bne.w	80050c2 <_strtod_l+0x452>
 8005752:	a307      	add	r3, pc, #28	; (adr r3, 8005770 <_strtod_l+0xb00>)
 8005754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005758:	4630      	mov	r0, r6
 800575a:	4639      	mov	r1, r7
 800575c:	f7fb f9dc 	bl	8000b18 <__aeabi_dcmpgt>
 8005760:	2800      	cmp	r0, #0
 8005762:	f43f af79 	beq.w	8005658 <_strtod_l+0x9e8>
 8005766:	e4ac      	b.n	80050c2 <_strtod_l+0x452>
 8005768:	94a03595 	.word	0x94a03595
 800576c:	3fdfffff 	.word	0x3fdfffff
 8005770:	35afe535 	.word	0x35afe535
 8005774:	3fe00000 	.word	0x3fe00000
 8005778:	000fffff 	.word	0x000fffff
 800577c:	7ff00000 	.word	0x7ff00000
 8005780:	7fefffff 	.word	0x7fefffff
 8005784:	39500000 	.word	0x39500000
 8005788:	3ff00000 	.word	0x3ff00000
 800578c:	7fe00000 	.word	0x7fe00000
 8005790:	7c9fffff 	.word	0x7c9fffff
 8005794:	3fe00000 	.word	0x3fe00000
 8005798:	bff00000 	.word	0xbff00000
 800579c:	9b04      	ldr	r3, [sp, #16]
 800579e:	b333      	cbz	r3, 80057ee <_strtod_l+0xb7e>
 80057a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057a2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80057a6:	d822      	bhi.n	80057ee <_strtod_l+0xb7e>
 80057a8:	a327      	add	r3, pc, #156	; (adr r3, 8005848 <_strtod_l+0xbd8>)
 80057aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ae:	4630      	mov	r0, r6
 80057b0:	4639      	mov	r1, r7
 80057b2:	f7fb f99d 	bl	8000af0 <__aeabi_dcmple>
 80057b6:	b1a0      	cbz	r0, 80057e2 <_strtod_l+0xb72>
 80057b8:	4639      	mov	r1, r7
 80057ba:	4630      	mov	r0, r6
 80057bc:	f7fb f9f4 	bl	8000ba8 <__aeabi_d2uiz>
 80057c0:	2800      	cmp	r0, #0
 80057c2:	bf08      	it	eq
 80057c4:	2001      	moveq	r0, #1
 80057c6:	f7fa fe9d 	bl	8000504 <__aeabi_ui2d>
 80057ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057cc:	4606      	mov	r6, r0
 80057ce:	460f      	mov	r7, r1
 80057d0:	bb03      	cbnz	r3, 8005814 <_strtod_l+0xba4>
 80057d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80057d6:	9012      	str	r0, [sp, #72]	; 0x48
 80057d8:	9313      	str	r3, [sp, #76]	; 0x4c
 80057da:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80057de:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80057e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80057e6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80057ea:	1a9b      	subs	r3, r3, r2
 80057ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80057ee:	ed9d 0b08 	vldr	d0, [sp, #32]
 80057f2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80057f6:	f001 fd3d 	bl	8007274 <__ulp>
 80057fa:	4650      	mov	r0, sl
 80057fc:	ec53 2b10 	vmov	r2, r3, d0
 8005800:	4659      	mov	r1, fp
 8005802:	f7fa fef9 	bl	80005f8 <__aeabi_dmul>
 8005806:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800580a:	f7fa fd3f 	bl	800028c <__adddf3>
 800580e:	4682      	mov	sl, r0
 8005810:	468b      	mov	fp, r1
 8005812:	e772      	b.n	80056fa <_strtod_l+0xa8a>
 8005814:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8005818:	e7df      	b.n	80057da <_strtod_l+0xb6a>
 800581a:	a30d      	add	r3, pc, #52	; (adr r3, 8005850 <_strtod_l+0xbe0>)
 800581c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005820:	f7fb f95c 	bl	8000adc <__aeabi_dcmplt>
 8005824:	e79c      	b.n	8005760 <_strtod_l+0xaf0>
 8005826:	2300      	movs	r3, #0
 8005828:	930d      	str	r3, [sp, #52]	; 0x34
 800582a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800582c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800582e:	6013      	str	r3, [r2, #0]
 8005830:	f7ff ba61 	b.w	8004cf6 <_strtod_l+0x86>
 8005834:	2b65      	cmp	r3, #101	; 0x65
 8005836:	f04f 0200 	mov.w	r2, #0
 800583a:	f43f ab4e 	beq.w	8004eda <_strtod_l+0x26a>
 800583e:	2101      	movs	r1, #1
 8005840:	4614      	mov	r4, r2
 8005842:	9104      	str	r1, [sp, #16]
 8005844:	f7ff bacb 	b.w	8004dde <_strtod_l+0x16e>
 8005848:	ffc00000 	.word	0xffc00000
 800584c:	41dfffff 	.word	0x41dfffff
 8005850:	94a03595 	.word	0x94a03595
 8005854:	3fcfffff 	.word	0x3fcfffff

08005858 <_strtod_r>:
 8005858:	4b05      	ldr	r3, [pc, #20]	; (8005870 <_strtod_r+0x18>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	b410      	push	{r4}
 800585e:	6a1b      	ldr	r3, [r3, #32]
 8005860:	4c04      	ldr	r4, [pc, #16]	; (8005874 <_strtod_r+0x1c>)
 8005862:	2b00      	cmp	r3, #0
 8005864:	bf08      	it	eq
 8005866:	4623      	moveq	r3, r4
 8005868:	f85d 4b04 	ldr.w	r4, [sp], #4
 800586c:	f7ff ba00 	b.w	8004c70 <_strtod_l>
 8005870:	2000000c 	.word	0x2000000c
 8005874:	20000070 	.word	0x20000070

08005878 <_strtol_l.isra.0>:
 8005878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	4680      	mov	r8, r0
 800587e:	4689      	mov	r9, r1
 8005880:	4692      	mov	sl, r2
 8005882:	461e      	mov	r6, r3
 8005884:	460f      	mov	r7, r1
 8005886:	463d      	mov	r5, r7
 8005888:	9808      	ldr	r0, [sp, #32]
 800588a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800588e:	f001 f9ed 	bl	8006c6c <__locale_ctype_ptr_l>
 8005892:	4420      	add	r0, r4
 8005894:	7843      	ldrb	r3, [r0, #1]
 8005896:	f013 0308 	ands.w	r3, r3, #8
 800589a:	d132      	bne.n	8005902 <_strtol_l.isra.0+0x8a>
 800589c:	2c2d      	cmp	r4, #45	; 0x2d
 800589e:	d132      	bne.n	8005906 <_strtol_l.isra.0+0x8e>
 80058a0:	787c      	ldrb	r4, [r7, #1]
 80058a2:	1cbd      	adds	r5, r7, #2
 80058a4:	2201      	movs	r2, #1
 80058a6:	2e00      	cmp	r6, #0
 80058a8:	d05d      	beq.n	8005966 <_strtol_l.isra.0+0xee>
 80058aa:	2e10      	cmp	r6, #16
 80058ac:	d109      	bne.n	80058c2 <_strtol_l.isra.0+0x4a>
 80058ae:	2c30      	cmp	r4, #48	; 0x30
 80058b0:	d107      	bne.n	80058c2 <_strtol_l.isra.0+0x4a>
 80058b2:	782b      	ldrb	r3, [r5, #0]
 80058b4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80058b8:	2b58      	cmp	r3, #88	; 0x58
 80058ba:	d14f      	bne.n	800595c <_strtol_l.isra.0+0xe4>
 80058bc:	786c      	ldrb	r4, [r5, #1]
 80058be:	2610      	movs	r6, #16
 80058c0:	3502      	adds	r5, #2
 80058c2:	2a00      	cmp	r2, #0
 80058c4:	bf14      	ite	ne
 80058c6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80058ca:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80058ce:	2700      	movs	r7, #0
 80058d0:	fbb1 fcf6 	udiv	ip, r1, r6
 80058d4:	4638      	mov	r0, r7
 80058d6:	fb06 1e1c 	mls	lr, r6, ip, r1
 80058da:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80058de:	2b09      	cmp	r3, #9
 80058e0:	d817      	bhi.n	8005912 <_strtol_l.isra.0+0x9a>
 80058e2:	461c      	mov	r4, r3
 80058e4:	42a6      	cmp	r6, r4
 80058e6:	dd23      	ble.n	8005930 <_strtol_l.isra.0+0xb8>
 80058e8:	1c7b      	adds	r3, r7, #1
 80058ea:	d007      	beq.n	80058fc <_strtol_l.isra.0+0x84>
 80058ec:	4584      	cmp	ip, r0
 80058ee:	d31c      	bcc.n	800592a <_strtol_l.isra.0+0xb2>
 80058f0:	d101      	bne.n	80058f6 <_strtol_l.isra.0+0x7e>
 80058f2:	45a6      	cmp	lr, r4
 80058f4:	db19      	blt.n	800592a <_strtol_l.isra.0+0xb2>
 80058f6:	fb00 4006 	mla	r0, r0, r6, r4
 80058fa:	2701      	movs	r7, #1
 80058fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005900:	e7eb      	b.n	80058da <_strtol_l.isra.0+0x62>
 8005902:	462f      	mov	r7, r5
 8005904:	e7bf      	b.n	8005886 <_strtol_l.isra.0+0xe>
 8005906:	2c2b      	cmp	r4, #43	; 0x2b
 8005908:	bf04      	itt	eq
 800590a:	1cbd      	addeq	r5, r7, #2
 800590c:	787c      	ldrbeq	r4, [r7, #1]
 800590e:	461a      	mov	r2, r3
 8005910:	e7c9      	b.n	80058a6 <_strtol_l.isra.0+0x2e>
 8005912:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005916:	2b19      	cmp	r3, #25
 8005918:	d801      	bhi.n	800591e <_strtol_l.isra.0+0xa6>
 800591a:	3c37      	subs	r4, #55	; 0x37
 800591c:	e7e2      	b.n	80058e4 <_strtol_l.isra.0+0x6c>
 800591e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005922:	2b19      	cmp	r3, #25
 8005924:	d804      	bhi.n	8005930 <_strtol_l.isra.0+0xb8>
 8005926:	3c57      	subs	r4, #87	; 0x57
 8005928:	e7dc      	b.n	80058e4 <_strtol_l.isra.0+0x6c>
 800592a:	f04f 37ff 	mov.w	r7, #4294967295
 800592e:	e7e5      	b.n	80058fc <_strtol_l.isra.0+0x84>
 8005930:	1c7b      	adds	r3, r7, #1
 8005932:	d108      	bne.n	8005946 <_strtol_l.isra.0+0xce>
 8005934:	2322      	movs	r3, #34	; 0x22
 8005936:	f8c8 3000 	str.w	r3, [r8]
 800593a:	4608      	mov	r0, r1
 800593c:	f1ba 0f00 	cmp.w	sl, #0
 8005940:	d107      	bne.n	8005952 <_strtol_l.isra.0+0xda>
 8005942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005946:	b102      	cbz	r2, 800594a <_strtol_l.isra.0+0xd2>
 8005948:	4240      	negs	r0, r0
 800594a:	f1ba 0f00 	cmp.w	sl, #0
 800594e:	d0f8      	beq.n	8005942 <_strtol_l.isra.0+0xca>
 8005950:	b10f      	cbz	r7, 8005956 <_strtol_l.isra.0+0xde>
 8005952:	f105 39ff 	add.w	r9, r5, #4294967295
 8005956:	f8ca 9000 	str.w	r9, [sl]
 800595a:	e7f2      	b.n	8005942 <_strtol_l.isra.0+0xca>
 800595c:	2430      	movs	r4, #48	; 0x30
 800595e:	2e00      	cmp	r6, #0
 8005960:	d1af      	bne.n	80058c2 <_strtol_l.isra.0+0x4a>
 8005962:	2608      	movs	r6, #8
 8005964:	e7ad      	b.n	80058c2 <_strtol_l.isra.0+0x4a>
 8005966:	2c30      	cmp	r4, #48	; 0x30
 8005968:	d0a3      	beq.n	80058b2 <_strtol_l.isra.0+0x3a>
 800596a:	260a      	movs	r6, #10
 800596c:	e7a9      	b.n	80058c2 <_strtol_l.isra.0+0x4a>
	...

08005970 <_strtol_r>:
 8005970:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005972:	4c06      	ldr	r4, [pc, #24]	; (800598c <_strtol_r+0x1c>)
 8005974:	4d06      	ldr	r5, [pc, #24]	; (8005990 <_strtol_r+0x20>)
 8005976:	6824      	ldr	r4, [r4, #0]
 8005978:	6a24      	ldr	r4, [r4, #32]
 800597a:	2c00      	cmp	r4, #0
 800597c:	bf08      	it	eq
 800597e:	462c      	moveq	r4, r5
 8005980:	9400      	str	r4, [sp, #0]
 8005982:	f7ff ff79 	bl	8005878 <_strtol_l.isra.0>
 8005986:	b003      	add	sp, #12
 8005988:	bd30      	pop	{r4, r5, pc}
 800598a:	bf00      	nop
 800598c:	2000000c 	.word	0x2000000c
 8005990:	20000070 	.word	0x20000070

08005994 <quorem>:
 8005994:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005998:	6903      	ldr	r3, [r0, #16]
 800599a:	690c      	ldr	r4, [r1, #16]
 800599c:	42a3      	cmp	r3, r4
 800599e:	4680      	mov	r8, r0
 80059a0:	f2c0 8082 	blt.w	8005aa8 <quorem+0x114>
 80059a4:	3c01      	subs	r4, #1
 80059a6:	f101 0714 	add.w	r7, r1, #20
 80059aa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80059ae:	f100 0614 	add.w	r6, r0, #20
 80059b2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80059b6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80059ba:	eb06 030c 	add.w	r3, r6, ip
 80059be:	3501      	adds	r5, #1
 80059c0:	eb07 090c 	add.w	r9, r7, ip
 80059c4:	9301      	str	r3, [sp, #4]
 80059c6:	fbb0 f5f5 	udiv	r5, r0, r5
 80059ca:	b395      	cbz	r5, 8005a32 <quorem+0x9e>
 80059cc:	f04f 0a00 	mov.w	sl, #0
 80059d0:	4638      	mov	r0, r7
 80059d2:	46b6      	mov	lr, r6
 80059d4:	46d3      	mov	fp, sl
 80059d6:	f850 2b04 	ldr.w	r2, [r0], #4
 80059da:	b293      	uxth	r3, r2
 80059dc:	fb05 a303 	mla	r3, r5, r3, sl
 80059e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	ebab 0303 	sub.w	r3, fp, r3
 80059ea:	0c12      	lsrs	r2, r2, #16
 80059ec:	f8de b000 	ldr.w	fp, [lr]
 80059f0:	fb05 a202 	mla	r2, r5, r2, sl
 80059f4:	fa13 f38b 	uxtah	r3, r3, fp
 80059f8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80059fc:	fa1f fb82 	uxth.w	fp, r2
 8005a00:	f8de 2000 	ldr.w	r2, [lr]
 8005a04:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005a08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a12:	4581      	cmp	r9, r0
 8005a14:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005a18:	f84e 3b04 	str.w	r3, [lr], #4
 8005a1c:	d2db      	bcs.n	80059d6 <quorem+0x42>
 8005a1e:	f856 300c 	ldr.w	r3, [r6, ip]
 8005a22:	b933      	cbnz	r3, 8005a32 <quorem+0x9e>
 8005a24:	9b01      	ldr	r3, [sp, #4]
 8005a26:	3b04      	subs	r3, #4
 8005a28:	429e      	cmp	r6, r3
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	d330      	bcc.n	8005a90 <quorem+0xfc>
 8005a2e:	f8c8 4010 	str.w	r4, [r8, #16]
 8005a32:	4640      	mov	r0, r8
 8005a34:	f001 fba6 	bl	8007184 <__mcmp>
 8005a38:	2800      	cmp	r0, #0
 8005a3a:	db25      	blt.n	8005a88 <quorem+0xf4>
 8005a3c:	3501      	adds	r5, #1
 8005a3e:	4630      	mov	r0, r6
 8005a40:	f04f 0c00 	mov.w	ip, #0
 8005a44:	f857 2b04 	ldr.w	r2, [r7], #4
 8005a48:	f8d0 e000 	ldr.w	lr, [r0]
 8005a4c:	b293      	uxth	r3, r2
 8005a4e:	ebac 0303 	sub.w	r3, ip, r3
 8005a52:	0c12      	lsrs	r2, r2, #16
 8005a54:	fa13 f38e 	uxtah	r3, r3, lr
 8005a58:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a66:	45b9      	cmp	r9, r7
 8005a68:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005a6c:	f840 3b04 	str.w	r3, [r0], #4
 8005a70:	d2e8      	bcs.n	8005a44 <quorem+0xb0>
 8005a72:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005a76:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005a7a:	b92a      	cbnz	r2, 8005a88 <quorem+0xf4>
 8005a7c:	3b04      	subs	r3, #4
 8005a7e:	429e      	cmp	r6, r3
 8005a80:	461a      	mov	r2, r3
 8005a82:	d30b      	bcc.n	8005a9c <quorem+0x108>
 8005a84:	f8c8 4010 	str.w	r4, [r8, #16]
 8005a88:	4628      	mov	r0, r5
 8005a8a:	b003      	add	sp, #12
 8005a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a90:	6812      	ldr	r2, [r2, #0]
 8005a92:	3b04      	subs	r3, #4
 8005a94:	2a00      	cmp	r2, #0
 8005a96:	d1ca      	bne.n	8005a2e <quorem+0x9a>
 8005a98:	3c01      	subs	r4, #1
 8005a9a:	e7c5      	b.n	8005a28 <quorem+0x94>
 8005a9c:	6812      	ldr	r2, [r2, #0]
 8005a9e:	3b04      	subs	r3, #4
 8005aa0:	2a00      	cmp	r2, #0
 8005aa2:	d1ef      	bne.n	8005a84 <quorem+0xf0>
 8005aa4:	3c01      	subs	r4, #1
 8005aa6:	e7ea      	b.n	8005a7e <quorem+0xea>
 8005aa8:	2000      	movs	r0, #0
 8005aaa:	e7ee      	b.n	8005a8a <quorem+0xf6>
 8005aac:	0000      	movs	r0, r0
	...

08005ab0 <_dtoa_r>:
 8005ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ab4:	ec57 6b10 	vmov	r6, r7, d0
 8005ab8:	b097      	sub	sp, #92	; 0x5c
 8005aba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005abc:	9106      	str	r1, [sp, #24]
 8005abe:	4604      	mov	r4, r0
 8005ac0:	920b      	str	r2, [sp, #44]	; 0x2c
 8005ac2:	9312      	str	r3, [sp, #72]	; 0x48
 8005ac4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005ac8:	e9cd 6700 	strd	r6, r7, [sp]
 8005acc:	b93d      	cbnz	r5, 8005ade <_dtoa_r+0x2e>
 8005ace:	2010      	movs	r0, #16
 8005ad0:	f001 f8e0 	bl	8006c94 <malloc>
 8005ad4:	6260      	str	r0, [r4, #36]	; 0x24
 8005ad6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ada:	6005      	str	r5, [r0, #0]
 8005adc:	60c5      	str	r5, [r0, #12]
 8005ade:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ae0:	6819      	ldr	r1, [r3, #0]
 8005ae2:	b151      	cbz	r1, 8005afa <_dtoa_r+0x4a>
 8005ae4:	685a      	ldr	r2, [r3, #4]
 8005ae6:	604a      	str	r2, [r1, #4]
 8005ae8:	2301      	movs	r3, #1
 8005aea:	4093      	lsls	r3, r2
 8005aec:	608b      	str	r3, [r1, #8]
 8005aee:	4620      	mov	r0, r4
 8005af0:	f001 f929 	bl	8006d46 <_Bfree>
 8005af4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005af6:	2200      	movs	r2, #0
 8005af8:	601a      	str	r2, [r3, #0]
 8005afa:	1e3b      	subs	r3, r7, #0
 8005afc:	bfbb      	ittet	lt
 8005afe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005b02:	9301      	strlt	r3, [sp, #4]
 8005b04:	2300      	movge	r3, #0
 8005b06:	2201      	movlt	r2, #1
 8005b08:	bfac      	ite	ge
 8005b0a:	f8c8 3000 	strge.w	r3, [r8]
 8005b0e:	f8c8 2000 	strlt.w	r2, [r8]
 8005b12:	4baf      	ldr	r3, [pc, #700]	; (8005dd0 <_dtoa_r+0x320>)
 8005b14:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005b18:	ea33 0308 	bics.w	r3, r3, r8
 8005b1c:	d114      	bne.n	8005b48 <_dtoa_r+0x98>
 8005b1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005b20:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b24:	6013      	str	r3, [r2, #0]
 8005b26:	9b00      	ldr	r3, [sp, #0]
 8005b28:	b923      	cbnz	r3, 8005b34 <_dtoa_r+0x84>
 8005b2a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	f000 8542 	beq.w	80065b8 <_dtoa_r+0xb08>
 8005b34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b36:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005de4 <_dtoa_r+0x334>
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 8544 	beq.w	80065c8 <_dtoa_r+0xb18>
 8005b40:	f10b 0303 	add.w	r3, fp, #3
 8005b44:	f000 bd3e 	b.w	80065c4 <_dtoa_r+0xb14>
 8005b48:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	2300      	movs	r3, #0
 8005b50:	4630      	mov	r0, r6
 8005b52:	4639      	mov	r1, r7
 8005b54:	f7fa ffb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b58:	4681      	mov	r9, r0
 8005b5a:	b168      	cbz	r0, 8005b78 <_dtoa_r+0xc8>
 8005b5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005b5e:	2301      	movs	r3, #1
 8005b60:	6013      	str	r3, [r2, #0]
 8005b62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 8524 	beq.w	80065b2 <_dtoa_r+0xb02>
 8005b6a:	4b9a      	ldr	r3, [pc, #616]	; (8005dd4 <_dtoa_r+0x324>)
 8005b6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b6e:	f103 3bff 	add.w	fp, r3, #4294967295
 8005b72:	6013      	str	r3, [r2, #0]
 8005b74:	f000 bd28 	b.w	80065c8 <_dtoa_r+0xb18>
 8005b78:	aa14      	add	r2, sp, #80	; 0x50
 8005b7a:	a915      	add	r1, sp, #84	; 0x54
 8005b7c:	ec47 6b10 	vmov	d0, r6, r7
 8005b80:	4620      	mov	r0, r4
 8005b82:	f001 fbed 	bl	8007360 <__d2b>
 8005b86:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005b8a:	9004      	str	r0, [sp, #16]
 8005b8c:	2d00      	cmp	r5, #0
 8005b8e:	d07c      	beq.n	8005c8a <_dtoa_r+0x1da>
 8005b90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005b94:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005b98:	46b2      	mov	sl, r6
 8005b9a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8005b9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005ba2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	4b8b      	ldr	r3, [pc, #556]	; (8005dd8 <_dtoa_r+0x328>)
 8005baa:	4650      	mov	r0, sl
 8005bac:	4659      	mov	r1, fp
 8005bae:	f7fa fb6b 	bl	8000288 <__aeabi_dsub>
 8005bb2:	a381      	add	r3, pc, #516	; (adr r3, 8005db8 <_dtoa_r+0x308>)
 8005bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb8:	f7fa fd1e 	bl	80005f8 <__aeabi_dmul>
 8005bbc:	a380      	add	r3, pc, #512	; (adr r3, 8005dc0 <_dtoa_r+0x310>)
 8005bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc2:	f7fa fb63 	bl	800028c <__adddf3>
 8005bc6:	4606      	mov	r6, r0
 8005bc8:	4628      	mov	r0, r5
 8005bca:	460f      	mov	r7, r1
 8005bcc:	f7fa fcaa 	bl	8000524 <__aeabi_i2d>
 8005bd0:	a37d      	add	r3, pc, #500	; (adr r3, 8005dc8 <_dtoa_r+0x318>)
 8005bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd6:	f7fa fd0f 	bl	80005f8 <__aeabi_dmul>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	460b      	mov	r3, r1
 8005bde:	4630      	mov	r0, r6
 8005be0:	4639      	mov	r1, r7
 8005be2:	f7fa fb53 	bl	800028c <__adddf3>
 8005be6:	4606      	mov	r6, r0
 8005be8:	460f      	mov	r7, r1
 8005bea:	f7fa ffb5 	bl	8000b58 <__aeabi_d2iz>
 8005bee:	2200      	movs	r2, #0
 8005bf0:	4682      	mov	sl, r0
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	4630      	mov	r0, r6
 8005bf6:	4639      	mov	r1, r7
 8005bf8:	f7fa ff70 	bl	8000adc <__aeabi_dcmplt>
 8005bfc:	b148      	cbz	r0, 8005c12 <_dtoa_r+0x162>
 8005bfe:	4650      	mov	r0, sl
 8005c00:	f7fa fc90 	bl	8000524 <__aeabi_i2d>
 8005c04:	4632      	mov	r2, r6
 8005c06:	463b      	mov	r3, r7
 8005c08:	f7fa ff5e 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c0c:	b908      	cbnz	r0, 8005c12 <_dtoa_r+0x162>
 8005c0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c12:	f1ba 0f16 	cmp.w	sl, #22
 8005c16:	d859      	bhi.n	8005ccc <_dtoa_r+0x21c>
 8005c18:	4970      	ldr	r1, [pc, #448]	; (8005ddc <_dtoa_r+0x32c>)
 8005c1a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005c1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c22:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c26:	f7fa ff77 	bl	8000b18 <__aeabi_dcmpgt>
 8005c2a:	2800      	cmp	r0, #0
 8005c2c:	d050      	beq.n	8005cd0 <_dtoa_r+0x220>
 8005c2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c32:	2300      	movs	r3, #0
 8005c34:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005c38:	1b5d      	subs	r5, r3, r5
 8005c3a:	f1b5 0801 	subs.w	r8, r5, #1
 8005c3e:	bf49      	itett	mi
 8005c40:	f1c5 0301 	rsbmi	r3, r5, #1
 8005c44:	2300      	movpl	r3, #0
 8005c46:	9305      	strmi	r3, [sp, #20]
 8005c48:	f04f 0800 	movmi.w	r8, #0
 8005c4c:	bf58      	it	pl
 8005c4e:	9305      	strpl	r3, [sp, #20]
 8005c50:	f1ba 0f00 	cmp.w	sl, #0
 8005c54:	db3e      	blt.n	8005cd4 <_dtoa_r+0x224>
 8005c56:	2300      	movs	r3, #0
 8005c58:	44d0      	add	r8, sl
 8005c5a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005c5e:	9307      	str	r3, [sp, #28]
 8005c60:	9b06      	ldr	r3, [sp, #24]
 8005c62:	2b09      	cmp	r3, #9
 8005c64:	f200 8090 	bhi.w	8005d88 <_dtoa_r+0x2d8>
 8005c68:	2b05      	cmp	r3, #5
 8005c6a:	bfc4      	itt	gt
 8005c6c:	3b04      	subgt	r3, #4
 8005c6e:	9306      	strgt	r3, [sp, #24]
 8005c70:	9b06      	ldr	r3, [sp, #24]
 8005c72:	f1a3 0302 	sub.w	r3, r3, #2
 8005c76:	bfcc      	ite	gt
 8005c78:	2500      	movgt	r5, #0
 8005c7a:	2501      	movle	r5, #1
 8005c7c:	2b03      	cmp	r3, #3
 8005c7e:	f200 808f 	bhi.w	8005da0 <_dtoa_r+0x2f0>
 8005c82:	e8df f003 	tbb	[pc, r3]
 8005c86:	7f7d      	.short	0x7f7d
 8005c88:	7131      	.short	0x7131
 8005c8a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8005c8e:	441d      	add	r5, r3
 8005c90:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005c94:	2820      	cmp	r0, #32
 8005c96:	dd13      	ble.n	8005cc0 <_dtoa_r+0x210>
 8005c98:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005c9c:	9b00      	ldr	r3, [sp, #0]
 8005c9e:	fa08 f800 	lsl.w	r8, r8, r0
 8005ca2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005ca6:	fa23 f000 	lsr.w	r0, r3, r0
 8005caa:	ea48 0000 	orr.w	r0, r8, r0
 8005cae:	f7fa fc29 	bl	8000504 <__aeabi_ui2d>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	4682      	mov	sl, r0
 8005cb6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8005cba:	3d01      	subs	r5, #1
 8005cbc:	9313      	str	r3, [sp, #76]	; 0x4c
 8005cbe:	e772      	b.n	8005ba6 <_dtoa_r+0xf6>
 8005cc0:	9b00      	ldr	r3, [sp, #0]
 8005cc2:	f1c0 0020 	rsb	r0, r0, #32
 8005cc6:	fa03 f000 	lsl.w	r0, r3, r0
 8005cca:	e7f0      	b.n	8005cae <_dtoa_r+0x1fe>
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e7b1      	b.n	8005c34 <_dtoa_r+0x184>
 8005cd0:	900f      	str	r0, [sp, #60]	; 0x3c
 8005cd2:	e7b0      	b.n	8005c36 <_dtoa_r+0x186>
 8005cd4:	9b05      	ldr	r3, [sp, #20]
 8005cd6:	eba3 030a 	sub.w	r3, r3, sl
 8005cda:	9305      	str	r3, [sp, #20]
 8005cdc:	f1ca 0300 	rsb	r3, sl, #0
 8005ce0:	9307      	str	r3, [sp, #28]
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	930e      	str	r3, [sp, #56]	; 0x38
 8005ce6:	e7bb      	b.n	8005c60 <_dtoa_r+0x1b0>
 8005ce8:	2301      	movs	r3, #1
 8005cea:	930a      	str	r3, [sp, #40]	; 0x28
 8005cec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	dd59      	ble.n	8005da6 <_dtoa_r+0x2f6>
 8005cf2:	9302      	str	r3, [sp, #8]
 8005cf4:	4699      	mov	r9, r3
 8005cf6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	6072      	str	r2, [r6, #4]
 8005cfc:	2204      	movs	r2, #4
 8005cfe:	f102 0014 	add.w	r0, r2, #20
 8005d02:	4298      	cmp	r0, r3
 8005d04:	6871      	ldr	r1, [r6, #4]
 8005d06:	d953      	bls.n	8005db0 <_dtoa_r+0x300>
 8005d08:	4620      	mov	r0, r4
 8005d0a:	f000 ffe8 	bl	8006cde <_Balloc>
 8005d0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d10:	6030      	str	r0, [r6, #0]
 8005d12:	f1b9 0f0e 	cmp.w	r9, #14
 8005d16:	f8d3 b000 	ldr.w	fp, [r3]
 8005d1a:	f200 80e6 	bhi.w	8005eea <_dtoa_r+0x43a>
 8005d1e:	2d00      	cmp	r5, #0
 8005d20:	f000 80e3 	beq.w	8005eea <_dtoa_r+0x43a>
 8005d24:	ed9d 7b00 	vldr	d7, [sp]
 8005d28:	f1ba 0f00 	cmp.w	sl, #0
 8005d2c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005d30:	dd74      	ble.n	8005e1c <_dtoa_r+0x36c>
 8005d32:	4a2a      	ldr	r2, [pc, #168]	; (8005ddc <_dtoa_r+0x32c>)
 8005d34:	f00a 030f 	and.w	r3, sl, #15
 8005d38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005d3c:	ed93 7b00 	vldr	d7, [r3]
 8005d40:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005d44:	06f0      	lsls	r0, r6, #27
 8005d46:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005d4a:	d565      	bpl.n	8005e18 <_dtoa_r+0x368>
 8005d4c:	4b24      	ldr	r3, [pc, #144]	; (8005de0 <_dtoa_r+0x330>)
 8005d4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005d52:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d56:	f7fa fd79 	bl	800084c <__aeabi_ddiv>
 8005d5a:	e9cd 0100 	strd	r0, r1, [sp]
 8005d5e:	f006 060f 	and.w	r6, r6, #15
 8005d62:	2503      	movs	r5, #3
 8005d64:	4f1e      	ldr	r7, [pc, #120]	; (8005de0 <_dtoa_r+0x330>)
 8005d66:	e04c      	b.n	8005e02 <_dtoa_r+0x352>
 8005d68:	2301      	movs	r3, #1
 8005d6a:	930a      	str	r3, [sp, #40]	; 0x28
 8005d6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d6e:	4453      	add	r3, sl
 8005d70:	f103 0901 	add.w	r9, r3, #1
 8005d74:	9302      	str	r3, [sp, #8]
 8005d76:	464b      	mov	r3, r9
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	bfb8      	it	lt
 8005d7c:	2301      	movlt	r3, #1
 8005d7e:	e7ba      	b.n	8005cf6 <_dtoa_r+0x246>
 8005d80:	2300      	movs	r3, #0
 8005d82:	e7b2      	b.n	8005cea <_dtoa_r+0x23a>
 8005d84:	2300      	movs	r3, #0
 8005d86:	e7f0      	b.n	8005d6a <_dtoa_r+0x2ba>
 8005d88:	2501      	movs	r5, #1
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	9306      	str	r3, [sp, #24]
 8005d8e:	950a      	str	r5, [sp, #40]	; 0x28
 8005d90:	f04f 33ff 	mov.w	r3, #4294967295
 8005d94:	9302      	str	r3, [sp, #8]
 8005d96:	4699      	mov	r9, r3
 8005d98:	2200      	movs	r2, #0
 8005d9a:	2312      	movs	r3, #18
 8005d9c:	920b      	str	r2, [sp, #44]	; 0x2c
 8005d9e:	e7aa      	b.n	8005cf6 <_dtoa_r+0x246>
 8005da0:	2301      	movs	r3, #1
 8005da2:	930a      	str	r3, [sp, #40]	; 0x28
 8005da4:	e7f4      	b.n	8005d90 <_dtoa_r+0x2e0>
 8005da6:	2301      	movs	r3, #1
 8005da8:	9302      	str	r3, [sp, #8]
 8005daa:	4699      	mov	r9, r3
 8005dac:	461a      	mov	r2, r3
 8005dae:	e7f5      	b.n	8005d9c <_dtoa_r+0x2ec>
 8005db0:	3101      	adds	r1, #1
 8005db2:	6071      	str	r1, [r6, #4]
 8005db4:	0052      	lsls	r2, r2, #1
 8005db6:	e7a2      	b.n	8005cfe <_dtoa_r+0x24e>
 8005db8:	636f4361 	.word	0x636f4361
 8005dbc:	3fd287a7 	.word	0x3fd287a7
 8005dc0:	8b60c8b3 	.word	0x8b60c8b3
 8005dc4:	3fc68a28 	.word	0x3fc68a28
 8005dc8:	509f79fb 	.word	0x509f79fb
 8005dcc:	3fd34413 	.word	0x3fd34413
 8005dd0:	7ff00000 	.word	0x7ff00000
 8005dd4:	08007a61 	.word	0x08007a61
 8005dd8:	3ff80000 	.word	0x3ff80000
 8005ddc:	08007b20 	.word	0x08007b20
 8005de0:	08007af8 	.word	0x08007af8
 8005de4:	08007ae9 	.word	0x08007ae9
 8005de8:	07f1      	lsls	r1, r6, #31
 8005dea:	d508      	bpl.n	8005dfe <_dtoa_r+0x34e>
 8005dec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005df0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005df4:	f7fa fc00 	bl	80005f8 <__aeabi_dmul>
 8005df8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005dfc:	3501      	adds	r5, #1
 8005dfe:	1076      	asrs	r6, r6, #1
 8005e00:	3708      	adds	r7, #8
 8005e02:	2e00      	cmp	r6, #0
 8005e04:	d1f0      	bne.n	8005de8 <_dtoa_r+0x338>
 8005e06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005e0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e0e:	f7fa fd1d 	bl	800084c <__aeabi_ddiv>
 8005e12:	e9cd 0100 	strd	r0, r1, [sp]
 8005e16:	e01a      	b.n	8005e4e <_dtoa_r+0x39e>
 8005e18:	2502      	movs	r5, #2
 8005e1a:	e7a3      	b.n	8005d64 <_dtoa_r+0x2b4>
 8005e1c:	f000 80a0 	beq.w	8005f60 <_dtoa_r+0x4b0>
 8005e20:	f1ca 0600 	rsb	r6, sl, #0
 8005e24:	4b9f      	ldr	r3, [pc, #636]	; (80060a4 <_dtoa_r+0x5f4>)
 8005e26:	4fa0      	ldr	r7, [pc, #640]	; (80060a8 <_dtoa_r+0x5f8>)
 8005e28:	f006 020f 	and.w	r2, r6, #15
 8005e2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005e38:	f7fa fbde 	bl	80005f8 <__aeabi_dmul>
 8005e3c:	e9cd 0100 	strd	r0, r1, [sp]
 8005e40:	1136      	asrs	r6, r6, #4
 8005e42:	2300      	movs	r3, #0
 8005e44:	2502      	movs	r5, #2
 8005e46:	2e00      	cmp	r6, #0
 8005e48:	d17f      	bne.n	8005f4a <_dtoa_r+0x49a>
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d1e1      	bne.n	8005e12 <_dtoa_r+0x362>
 8005e4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f000 8087 	beq.w	8005f64 <_dtoa_r+0x4b4>
 8005e56:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	4b93      	ldr	r3, [pc, #588]	; (80060ac <_dtoa_r+0x5fc>)
 8005e5e:	4630      	mov	r0, r6
 8005e60:	4639      	mov	r1, r7
 8005e62:	f7fa fe3b 	bl	8000adc <__aeabi_dcmplt>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d07c      	beq.n	8005f64 <_dtoa_r+0x4b4>
 8005e6a:	f1b9 0f00 	cmp.w	r9, #0
 8005e6e:	d079      	beq.n	8005f64 <_dtoa_r+0x4b4>
 8005e70:	9b02      	ldr	r3, [sp, #8]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	dd35      	ble.n	8005ee2 <_dtoa_r+0x432>
 8005e76:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005e7a:	9308      	str	r3, [sp, #32]
 8005e7c:	4639      	mov	r1, r7
 8005e7e:	2200      	movs	r2, #0
 8005e80:	4b8b      	ldr	r3, [pc, #556]	; (80060b0 <_dtoa_r+0x600>)
 8005e82:	4630      	mov	r0, r6
 8005e84:	f7fa fbb8 	bl	80005f8 <__aeabi_dmul>
 8005e88:	e9cd 0100 	strd	r0, r1, [sp]
 8005e8c:	9f02      	ldr	r7, [sp, #8]
 8005e8e:	3501      	adds	r5, #1
 8005e90:	4628      	mov	r0, r5
 8005e92:	f7fa fb47 	bl	8000524 <__aeabi_i2d>
 8005e96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005e9a:	f7fa fbad 	bl	80005f8 <__aeabi_dmul>
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	4b84      	ldr	r3, [pc, #528]	; (80060b4 <_dtoa_r+0x604>)
 8005ea2:	f7fa f9f3 	bl	800028c <__adddf3>
 8005ea6:	4605      	mov	r5, r0
 8005ea8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005eac:	2f00      	cmp	r7, #0
 8005eae:	d15d      	bne.n	8005f6c <_dtoa_r+0x4bc>
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	4b81      	ldr	r3, [pc, #516]	; (80060b8 <_dtoa_r+0x608>)
 8005eb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005eb8:	f7fa f9e6 	bl	8000288 <__aeabi_dsub>
 8005ebc:	462a      	mov	r2, r5
 8005ebe:	4633      	mov	r3, r6
 8005ec0:	e9cd 0100 	strd	r0, r1, [sp]
 8005ec4:	f7fa fe28 	bl	8000b18 <__aeabi_dcmpgt>
 8005ec8:	2800      	cmp	r0, #0
 8005eca:	f040 8288 	bne.w	80063de <_dtoa_r+0x92e>
 8005ece:	462a      	mov	r2, r5
 8005ed0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005ed4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ed8:	f7fa fe00 	bl	8000adc <__aeabi_dcmplt>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	f040 827c 	bne.w	80063da <_dtoa_r+0x92a>
 8005ee2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005ee6:	e9cd 2300 	strd	r2, r3, [sp]
 8005eea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f2c0 8150 	blt.w	8006192 <_dtoa_r+0x6e2>
 8005ef2:	f1ba 0f0e 	cmp.w	sl, #14
 8005ef6:	f300 814c 	bgt.w	8006192 <_dtoa_r+0x6e2>
 8005efa:	4b6a      	ldr	r3, [pc, #424]	; (80060a4 <_dtoa_r+0x5f4>)
 8005efc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005f00:	ed93 7b00 	vldr	d7, [r3]
 8005f04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005f0c:	f280 80d8 	bge.w	80060c0 <_dtoa_r+0x610>
 8005f10:	f1b9 0f00 	cmp.w	r9, #0
 8005f14:	f300 80d4 	bgt.w	80060c0 <_dtoa_r+0x610>
 8005f18:	f040 825e 	bne.w	80063d8 <_dtoa_r+0x928>
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	4b66      	ldr	r3, [pc, #408]	; (80060b8 <_dtoa_r+0x608>)
 8005f20:	ec51 0b17 	vmov	r0, r1, d7
 8005f24:	f7fa fb68 	bl	80005f8 <__aeabi_dmul>
 8005f28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f2c:	f7fa fdea 	bl	8000b04 <__aeabi_dcmpge>
 8005f30:	464f      	mov	r7, r9
 8005f32:	464e      	mov	r6, r9
 8005f34:	2800      	cmp	r0, #0
 8005f36:	f040 8234 	bne.w	80063a2 <_dtoa_r+0x8f2>
 8005f3a:	2331      	movs	r3, #49	; 0x31
 8005f3c:	f10b 0501 	add.w	r5, fp, #1
 8005f40:	f88b 3000 	strb.w	r3, [fp]
 8005f44:	f10a 0a01 	add.w	sl, sl, #1
 8005f48:	e22f      	b.n	80063aa <_dtoa_r+0x8fa>
 8005f4a:	07f2      	lsls	r2, r6, #31
 8005f4c:	d505      	bpl.n	8005f5a <_dtoa_r+0x4aa>
 8005f4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f52:	f7fa fb51 	bl	80005f8 <__aeabi_dmul>
 8005f56:	3501      	adds	r5, #1
 8005f58:	2301      	movs	r3, #1
 8005f5a:	1076      	asrs	r6, r6, #1
 8005f5c:	3708      	adds	r7, #8
 8005f5e:	e772      	b.n	8005e46 <_dtoa_r+0x396>
 8005f60:	2502      	movs	r5, #2
 8005f62:	e774      	b.n	8005e4e <_dtoa_r+0x39e>
 8005f64:	f8cd a020 	str.w	sl, [sp, #32]
 8005f68:	464f      	mov	r7, r9
 8005f6a:	e791      	b.n	8005e90 <_dtoa_r+0x3e0>
 8005f6c:	4b4d      	ldr	r3, [pc, #308]	; (80060a4 <_dtoa_r+0x5f4>)
 8005f6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f72:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005f76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d047      	beq.n	800600c <_dtoa_r+0x55c>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	460b      	mov	r3, r1
 8005f80:	2000      	movs	r0, #0
 8005f82:	494e      	ldr	r1, [pc, #312]	; (80060bc <_dtoa_r+0x60c>)
 8005f84:	f7fa fc62 	bl	800084c <__aeabi_ddiv>
 8005f88:	462a      	mov	r2, r5
 8005f8a:	4633      	mov	r3, r6
 8005f8c:	f7fa f97c 	bl	8000288 <__aeabi_dsub>
 8005f90:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005f94:	465d      	mov	r5, fp
 8005f96:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005f9a:	f7fa fddd 	bl	8000b58 <__aeabi_d2iz>
 8005f9e:	4606      	mov	r6, r0
 8005fa0:	f7fa fac0 	bl	8000524 <__aeabi_i2d>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005fac:	f7fa f96c 	bl	8000288 <__aeabi_dsub>
 8005fb0:	3630      	adds	r6, #48	; 0x30
 8005fb2:	f805 6b01 	strb.w	r6, [r5], #1
 8005fb6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005fba:	e9cd 0100 	strd	r0, r1, [sp]
 8005fbe:	f7fa fd8d 	bl	8000adc <__aeabi_dcmplt>
 8005fc2:	2800      	cmp	r0, #0
 8005fc4:	d163      	bne.n	800608e <_dtoa_r+0x5de>
 8005fc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fca:	2000      	movs	r0, #0
 8005fcc:	4937      	ldr	r1, [pc, #220]	; (80060ac <_dtoa_r+0x5fc>)
 8005fce:	f7fa f95b 	bl	8000288 <__aeabi_dsub>
 8005fd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005fd6:	f7fa fd81 	bl	8000adc <__aeabi_dcmplt>
 8005fda:	2800      	cmp	r0, #0
 8005fdc:	f040 80b7 	bne.w	800614e <_dtoa_r+0x69e>
 8005fe0:	eba5 030b 	sub.w	r3, r5, fp
 8005fe4:	429f      	cmp	r7, r3
 8005fe6:	f77f af7c 	ble.w	8005ee2 <_dtoa_r+0x432>
 8005fea:	2200      	movs	r2, #0
 8005fec:	4b30      	ldr	r3, [pc, #192]	; (80060b0 <_dtoa_r+0x600>)
 8005fee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ff2:	f7fa fb01 	bl	80005f8 <__aeabi_dmul>
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005ffc:	4b2c      	ldr	r3, [pc, #176]	; (80060b0 <_dtoa_r+0x600>)
 8005ffe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006002:	f7fa faf9 	bl	80005f8 <__aeabi_dmul>
 8006006:	e9cd 0100 	strd	r0, r1, [sp]
 800600a:	e7c4      	b.n	8005f96 <_dtoa_r+0x4e6>
 800600c:	462a      	mov	r2, r5
 800600e:	4633      	mov	r3, r6
 8006010:	f7fa faf2 	bl	80005f8 <__aeabi_dmul>
 8006014:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006018:	eb0b 0507 	add.w	r5, fp, r7
 800601c:	465e      	mov	r6, fp
 800601e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006022:	f7fa fd99 	bl	8000b58 <__aeabi_d2iz>
 8006026:	4607      	mov	r7, r0
 8006028:	f7fa fa7c 	bl	8000524 <__aeabi_i2d>
 800602c:	3730      	adds	r7, #48	; 0x30
 800602e:	4602      	mov	r2, r0
 8006030:	460b      	mov	r3, r1
 8006032:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006036:	f7fa f927 	bl	8000288 <__aeabi_dsub>
 800603a:	f806 7b01 	strb.w	r7, [r6], #1
 800603e:	42ae      	cmp	r6, r5
 8006040:	e9cd 0100 	strd	r0, r1, [sp]
 8006044:	f04f 0200 	mov.w	r2, #0
 8006048:	d126      	bne.n	8006098 <_dtoa_r+0x5e8>
 800604a:	4b1c      	ldr	r3, [pc, #112]	; (80060bc <_dtoa_r+0x60c>)
 800604c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006050:	f7fa f91c 	bl	800028c <__adddf3>
 8006054:	4602      	mov	r2, r0
 8006056:	460b      	mov	r3, r1
 8006058:	e9dd 0100 	ldrd	r0, r1, [sp]
 800605c:	f7fa fd5c 	bl	8000b18 <__aeabi_dcmpgt>
 8006060:	2800      	cmp	r0, #0
 8006062:	d174      	bne.n	800614e <_dtoa_r+0x69e>
 8006064:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006068:	2000      	movs	r0, #0
 800606a:	4914      	ldr	r1, [pc, #80]	; (80060bc <_dtoa_r+0x60c>)
 800606c:	f7fa f90c 	bl	8000288 <__aeabi_dsub>
 8006070:	4602      	mov	r2, r0
 8006072:	460b      	mov	r3, r1
 8006074:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006078:	f7fa fd30 	bl	8000adc <__aeabi_dcmplt>
 800607c:	2800      	cmp	r0, #0
 800607e:	f43f af30 	beq.w	8005ee2 <_dtoa_r+0x432>
 8006082:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006086:	2b30      	cmp	r3, #48	; 0x30
 8006088:	f105 32ff 	add.w	r2, r5, #4294967295
 800608c:	d002      	beq.n	8006094 <_dtoa_r+0x5e4>
 800608e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006092:	e04a      	b.n	800612a <_dtoa_r+0x67a>
 8006094:	4615      	mov	r5, r2
 8006096:	e7f4      	b.n	8006082 <_dtoa_r+0x5d2>
 8006098:	4b05      	ldr	r3, [pc, #20]	; (80060b0 <_dtoa_r+0x600>)
 800609a:	f7fa faad 	bl	80005f8 <__aeabi_dmul>
 800609e:	e9cd 0100 	strd	r0, r1, [sp]
 80060a2:	e7bc      	b.n	800601e <_dtoa_r+0x56e>
 80060a4:	08007b20 	.word	0x08007b20
 80060a8:	08007af8 	.word	0x08007af8
 80060ac:	3ff00000 	.word	0x3ff00000
 80060b0:	40240000 	.word	0x40240000
 80060b4:	401c0000 	.word	0x401c0000
 80060b8:	40140000 	.word	0x40140000
 80060bc:	3fe00000 	.word	0x3fe00000
 80060c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80060c4:	465d      	mov	r5, fp
 80060c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80060ca:	4630      	mov	r0, r6
 80060cc:	4639      	mov	r1, r7
 80060ce:	f7fa fbbd 	bl	800084c <__aeabi_ddiv>
 80060d2:	f7fa fd41 	bl	8000b58 <__aeabi_d2iz>
 80060d6:	4680      	mov	r8, r0
 80060d8:	f7fa fa24 	bl	8000524 <__aeabi_i2d>
 80060dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80060e0:	f7fa fa8a 	bl	80005f8 <__aeabi_dmul>
 80060e4:	4602      	mov	r2, r0
 80060e6:	460b      	mov	r3, r1
 80060e8:	4630      	mov	r0, r6
 80060ea:	4639      	mov	r1, r7
 80060ec:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80060f0:	f7fa f8ca 	bl	8000288 <__aeabi_dsub>
 80060f4:	f805 6b01 	strb.w	r6, [r5], #1
 80060f8:	eba5 060b 	sub.w	r6, r5, fp
 80060fc:	45b1      	cmp	r9, r6
 80060fe:	4602      	mov	r2, r0
 8006100:	460b      	mov	r3, r1
 8006102:	d139      	bne.n	8006178 <_dtoa_r+0x6c8>
 8006104:	f7fa f8c2 	bl	800028c <__adddf3>
 8006108:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800610c:	4606      	mov	r6, r0
 800610e:	460f      	mov	r7, r1
 8006110:	f7fa fd02 	bl	8000b18 <__aeabi_dcmpgt>
 8006114:	b9c8      	cbnz	r0, 800614a <_dtoa_r+0x69a>
 8006116:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800611a:	4630      	mov	r0, r6
 800611c:	4639      	mov	r1, r7
 800611e:	f7fa fcd3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006122:	b110      	cbz	r0, 800612a <_dtoa_r+0x67a>
 8006124:	f018 0f01 	tst.w	r8, #1
 8006128:	d10f      	bne.n	800614a <_dtoa_r+0x69a>
 800612a:	9904      	ldr	r1, [sp, #16]
 800612c:	4620      	mov	r0, r4
 800612e:	f000 fe0a 	bl	8006d46 <_Bfree>
 8006132:	2300      	movs	r3, #0
 8006134:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006136:	702b      	strb	r3, [r5, #0]
 8006138:	f10a 0301 	add.w	r3, sl, #1
 800613c:	6013      	str	r3, [r2, #0]
 800613e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006140:	2b00      	cmp	r3, #0
 8006142:	f000 8241 	beq.w	80065c8 <_dtoa_r+0xb18>
 8006146:	601d      	str	r5, [r3, #0]
 8006148:	e23e      	b.n	80065c8 <_dtoa_r+0xb18>
 800614a:	f8cd a020 	str.w	sl, [sp, #32]
 800614e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006152:	2a39      	cmp	r2, #57	; 0x39
 8006154:	f105 33ff 	add.w	r3, r5, #4294967295
 8006158:	d108      	bne.n	800616c <_dtoa_r+0x6bc>
 800615a:	459b      	cmp	fp, r3
 800615c:	d10a      	bne.n	8006174 <_dtoa_r+0x6c4>
 800615e:	9b08      	ldr	r3, [sp, #32]
 8006160:	3301      	adds	r3, #1
 8006162:	9308      	str	r3, [sp, #32]
 8006164:	2330      	movs	r3, #48	; 0x30
 8006166:	f88b 3000 	strb.w	r3, [fp]
 800616a:	465b      	mov	r3, fp
 800616c:	781a      	ldrb	r2, [r3, #0]
 800616e:	3201      	adds	r2, #1
 8006170:	701a      	strb	r2, [r3, #0]
 8006172:	e78c      	b.n	800608e <_dtoa_r+0x5de>
 8006174:	461d      	mov	r5, r3
 8006176:	e7ea      	b.n	800614e <_dtoa_r+0x69e>
 8006178:	2200      	movs	r2, #0
 800617a:	4b9b      	ldr	r3, [pc, #620]	; (80063e8 <_dtoa_r+0x938>)
 800617c:	f7fa fa3c 	bl	80005f8 <__aeabi_dmul>
 8006180:	2200      	movs	r2, #0
 8006182:	2300      	movs	r3, #0
 8006184:	4606      	mov	r6, r0
 8006186:	460f      	mov	r7, r1
 8006188:	f7fa fc9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800618c:	2800      	cmp	r0, #0
 800618e:	d09a      	beq.n	80060c6 <_dtoa_r+0x616>
 8006190:	e7cb      	b.n	800612a <_dtoa_r+0x67a>
 8006192:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006194:	2a00      	cmp	r2, #0
 8006196:	f000 808b 	beq.w	80062b0 <_dtoa_r+0x800>
 800619a:	9a06      	ldr	r2, [sp, #24]
 800619c:	2a01      	cmp	r2, #1
 800619e:	dc6e      	bgt.n	800627e <_dtoa_r+0x7ce>
 80061a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80061a2:	2a00      	cmp	r2, #0
 80061a4:	d067      	beq.n	8006276 <_dtoa_r+0x7c6>
 80061a6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80061aa:	9f07      	ldr	r7, [sp, #28]
 80061ac:	9d05      	ldr	r5, [sp, #20]
 80061ae:	9a05      	ldr	r2, [sp, #20]
 80061b0:	2101      	movs	r1, #1
 80061b2:	441a      	add	r2, r3
 80061b4:	4620      	mov	r0, r4
 80061b6:	9205      	str	r2, [sp, #20]
 80061b8:	4498      	add	r8, r3
 80061ba:	f000 fea2 	bl	8006f02 <__i2b>
 80061be:	4606      	mov	r6, r0
 80061c0:	2d00      	cmp	r5, #0
 80061c2:	dd0c      	ble.n	80061de <_dtoa_r+0x72e>
 80061c4:	f1b8 0f00 	cmp.w	r8, #0
 80061c8:	dd09      	ble.n	80061de <_dtoa_r+0x72e>
 80061ca:	4545      	cmp	r5, r8
 80061cc:	9a05      	ldr	r2, [sp, #20]
 80061ce:	462b      	mov	r3, r5
 80061d0:	bfa8      	it	ge
 80061d2:	4643      	movge	r3, r8
 80061d4:	1ad2      	subs	r2, r2, r3
 80061d6:	9205      	str	r2, [sp, #20]
 80061d8:	1aed      	subs	r5, r5, r3
 80061da:	eba8 0803 	sub.w	r8, r8, r3
 80061de:	9b07      	ldr	r3, [sp, #28]
 80061e0:	b1eb      	cbz	r3, 800621e <_dtoa_r+0x76e>
 80061e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d067      	beq.n	80062b8 <_dtoa_r+0x808>
 80061e8:	b18f      	cbz	r7, 800620e <_dtoa_r+0x75e>
 80061ea:	4631      	mov	r1, r6
 80061ec:	463a      	mov	r2, r7
 80061ee:	4620      	mov	r0, r4
 80061f0:	f000 ff26 	bl	8007040 <__pow5mult>
 80061f4:	9a04      	ldr	r2, [sp, #16]
 80061f6:	4601      	mov	r1, r0
 80061f8:	4606      	mov	r6, r0
 80061fa:	4620      	mov	r0, r4
 80061fc:	f000 fe8a 	bl	8006f14 <__multiply>
 8006200:	9904      	ldr	r1, [sp, #16]
 8006202:	9008      	str	r0, [sp, #32]
 8006204:	4620      	mov	r0, r4
 8006206:	f000 fd9e 	bl	8006d46 <_Bfree>
 800620a:	9b08      	ldr	r3, [sp, #32]
 800620c:	9304      	str	r3, [sp, #16]
 800620e:	9b07      	ldr	r3, [sp, #28]
 8006210:	1bda      	subs	r2, r3, r7
 8006212:	d004      	beq.n	800621e <_dtoa_r+0x76e>
 8006214:	9904      	ldr	r1, [sp, #16]
 8006216:	4620      	mov	r0, r4
 8006218:	f000 ff12 	bl	8007040 <__pow5mult>
 800621c:	9004      	str	r0, [sp, #16]
 800621e:	2101      	movs	r1, #1
 8006220:	4620      	mov	r0, r4
 8006222:	f000 fe6e 	bl	8006f02 <__i2b>
 8006226:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006228:	4607      	mov	r7, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	f000 81d0 	beq.w	80065d0 <_dtoa_r+0xb20>
 8006230:	461a      	mov	r2, r3
 8006232:	4601      	mov	r1, r0
 8006234:	4620      	mov	r0, r4
 8006236:	f000 ff03 	bl	8007040 <__pow5mult>
 800623a:	9b06      	ldr	r3, [sp, #24]
 800623c:	2b01      	cmp	r3, #1
 800623e:	4607      	mov	r7, r0
 8006240:	dc40      	bgt.n	80062c4 <_dtoa_r+0x814>
 8006242:	9b00      	ldr	r3, [sp, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d139      	bne.n	80062bc <_dtoa_r+0x80c>
 8006248:	9b01      	ldr	r3, [sp, #4]
 800624a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800624e:	2b00      	cmp	r3, #0
 8006250:	d136      	bne.n	80062c0 <_dtoa_r+0x810>
 8006252:	9b01      	ldr	r3, [sp, #4]
 8006254:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006258:	0d1b      	lsrs	r3, r3, #20
 800625a:	051b      	lsls	r3, r3, #20
 800625c:	b12b      	cbz	r3, 800626a <_dtoa_r+0x7ba>
 800625e:	9b05      	ldr	r3, [sp, #20]
 8006260:	3301      	adds	r3, #1
 8006262:	9305      	str	r3, [sp, #20]
 8006264:	f108 0801 	add.w	r8, r8, #1
 8006268:	2301      	movs	r3, #1
 800626a:	9307      	str	r3, [sp, #28]
 800626c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800626e:	2b00      	cmp	r3, #0
 8006270:	d12a      	bne.n	80062c8 <_dtoa_r+0x818>
 8006272:	2001      	movs	r0, #1
 8006274:	e030      	b.n	80062d8 <_dtoa_r+0x828>
 8006276:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006278:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800627c:	e795      	b.n	80061aa <_dtoa_r+0x6fa>
 800627e:	9b07      	ldr	r3, [sp, #28]
 8006280:	f109 37ff 	add.w	r7, r9, #4294967295
 8006284:	42bb      	cmp	r3, r7
 8006286:	bfbf      	itttt	lt
 8006288:	9b07      	ldrlt	r3, [sp, #28]
 800628a:	9707      	strlt	r7, [sp, #28]
 800628c:	1afa      	sublt	r2, r7, r3
 800628e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006290:	bfbb      	ittet	lt
 8006292:	189b      	addlt	r3, r3, r2
 8006294:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006296:	1bdf      	subge	r7, r3, r7
 8006298:	2700      	movlt	r7, #0
 800629a:	f1b9 0f00 	cmp.w	r9, #0
 800629e:	bfb5      	itete	lt
 80062a0:	9b05      	ldrlt	r3, [sp, #20]
 80062a2:	9d05      	ldrge	r5, [sp, #20]
 80062a4:	eba3 0509 	sublt.w	r5, r3, r9
 80062a8:	464b      	movge	r3, r9
 80062aa:	bfb8      	it	lt
 80062ac:	2300      	movlt	r3, #0
 80062ae:	e77e      	b.n	80061ae <_dtoa_r+0x6fe>
 80062b0:	9f07      	ldr	r7, [sp, #28]
 80062b2:	9d05      	ldr	r5, [sp, #20]
 80062b4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80062b6:	e783      	b.n	80061c0 <_dtoa_r+0x710>
 80062b8:	9a07      	ldr	r2, [sp, #28]
 80062ba:	e7ab      	b.n	8006214 <_dtoa_r+0x764>
 80062bc:	2300      	movs	r3, #0
 80062be:	e7d4      	b.n	800626a <_dtoa_r+0x7ba>
 80062c0:	9b00      	ldr	r3, [sp, #0]
 80062c2:	e7d2      	b.n	800626a <_dtoa_r+0x7ba>
 80062c4:	2300      	movs	r3, #0
 80062c6:	9307      	str	r3, [sp, #28]
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80062ce:	6918      	ldr	r0, [r3, #16]
 80062d0:	f000 fdc9 	bl	8006e66 <__hi0bits>
 80062d4:	f1c0 0020 	rsb	r0, r0, #32
 80062d8:	4440      	add	r0, r8
 80062da:	f010 001f 	ands.w	r0, r0, #31
 80062de:	d047      	beq.n	8006370 <_dtoa_r+0x8c0>
 80062e0:	f1c0 0320 	rsb	r3, r0, #32
 80062e4:	2b04      	cmp	r3, #4
 80062e6:	dd3b      	ble.n	8006360 <_dtoa_r+0x8b0>
 80062e8:	9b05      	ldr	r3, [sp, #20]
 80062ea:	f1c0 001c 	rsb	r0, r0, #28
 80062ee:	4403      	add	r3, r0
 80062f0:	9305      	str	r3, [sp, #20]
 80062f2:	4405      	add	r5, r0
 80062f4:	4480      	add	r8, r0
 80062f6:	9b05      	ldr	r3, [sp, #20]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	dd05      	ble.n	8006308 <_dtoa_r+0x858>
 80062fc:	461a      	mov	r2, r3
 80062fe:	9904      	ldr	r1, [sp, #16]
 8006300:	4620      	mov	r0, r4
 8006302:	f000 feeb 	bl	80070dc <__lshift>
 8006306:	9004      	str	r0, [sp, #16]
 8006308:	f1b8 0f00 	cmp.w	r8, #0
 800630c:	dd05      	ble.n	800631a <_dtoa_r+0x86a>
 800630e:	4639      	mov	r1, r7
 8006310:	4642      	mov	r2, r8
 8006312:	4620      	mov	r0, r4
 8006314:	f000 fee2 	bl	80070dc <__lshift>
 8006318:	4607      	mov	r7, r0
 800631a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800631c:	b353      	cbz	r3, 8006374 <_dtoa_r+0x8c4>
 800631e:	4639      	mov	r1, r7
 8006320:	9804      	ldr	r0, [sp, #16]
 8006322:	f000 ff2f 	bl	8007184 <__mcmp>
 8006326:	2800      	cmp	r0, #0
 8006328:	da24      	bge.n	8006374 <_dtoa_r+0x8c4>
 800632a:	2300      	movs	r3, #0
 800632c:	220a      	movs	r2, #10
 800632e:	9904      	ldr	r1, [sp, #16]
 8006330:	4620      	mov	r0, r4
 8006332:	f000 fd1f 	bl	8006d74 <__multadd>
 8006336:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006338:	9004      	str	r0, [sp, #16]
 800633a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800633e:	2b00      	cmp	r3, #0
 8006340:	f000 814d 	beq.w	80065de <_dtoa_r+0xb2e>
 8006344:	2300      	movs	r3, #0
 8006346:	4631      	mov	r1, r6
 8006348:	220a      	movs	r2, #10
 800634a:	4620      	mov	r0, r4
 800634c:	f000 fd12 	bl	8006d74 <__multadd>
 8006350:	9b02      	ldr	r3, [sp, #8]
 8006352:	2b00      	cmp	r3, #0
 8006354:	4606      	mov	r6, r0
 8006356:	dc4f      	bgt.n	80063f8 <_dtoa_r+0x948>
 8006358:	9b06      	ldr	r3, [sp, #24]
 800635a:	2b02      	cmp	r3, #2
 800635c:	dd4c      	ble.n	80063f8 <_dtoa_r+0x948>
 800635e:	e011      	b.n	8006384 <_dtoa_r+0x8d4>
 8006360:	d0c9      	beq.n	80062f6 <_dtoa_r+0x846>
 8006362:	9a05      	ldr	r2, [sp, #20]
 8006364:	331c      	adds	r3, #28
 8006366:	441a      	add	r2, r3
 8006368:	9205      	str	r2, [sp, #20]
 800636a:	441d      	add	r5, r3
 800636c:	4498      	add	r8, r3
 800636e:	e7c2      	b.n	80062f6 <_dtoa_r+0x846>
 8006370:	4603      	mov	r3, r0
 8006372:	e7f6      	b.n	8006362 <_dtoa_r+0x8b2>
 8006374:	f1b9 0f00 	cmp.w	r9, #0
 8006378:	dc38      	bgt.n	80063ec <_dtoa_r+0x93c>
 800637a:	9b06      	ldr	r3, [sp, #24]
 800637c:	2b02      	cmp	r3, #2
 800637e:	dd35      	ble.n	80063ec <_dtoa_r+0x93c>
 8006380:	f8cd 9008 	str.w	r9, [sp, #8]
 8006384:	9b02      	ldr	r3, [sp, #8]
 8006386:	b963      	cbnz	r3, 80063a2 <_dtoa_r+0x8f2>
 8006388:	4639      	mov	r1, r7
 800638a:	2205      	movs	r2, #5
 800638c:	4620      	mov	r0, r4
 800638e:	f000 fcf1 	bl	8006d74 <__multadd>
 8006392:	4601      	mov	r1, r0
 8006394:	4607      	mov	r7, r0
 8006396:	9804      	ldr	r0, [sp, #16]
 8006398:	f000 fef4 	bl	8007184 <__mcmp>
 800639c:	2800      	cmp	r0, #0
 800639e:	f73f adcc 	bgt.w	8005f3a <_dtoa_r+0x48a>
 80063a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063a4:	465d      	mov	r5, fp
 80063a6:	ea6f 0a03 	mvn.w	sl, r3
 80063aa:	f04f 0900 	mov.w	r9, #0
 80063ae:	4639      	mov	r1, r7
 80063b0:	4620      	mov	r0, r4
 80063b2:	f000 fcc8 	bl	8006d46 <_Bfree>
 80063b6:	2e00      	cmp	r6, #0
 80063b8:	f43f aeb7 	beq.w	800612a <_dtoa_r+0x67a>
 80063bc:	f1b9 0f00 	cmp.w	r9, #0
 80063c0:	d005      	beq.n	80063ce <_dtoa_r+0x91e>
 80063c2:	45b1      	cmp	r9, r6
 80063c4:	d003      	beq.n	80063ce <_dtoa_r+0x91e>
 80063c6:	4649      	mov	r1, r9
 80063c8:	4620      	mov	r0, r4
 80063ca:	f000 fcbc 	bl	8006d46 <_Bfree>
 80063ce:	4631      	mov	r1, r6
 80063d0:	4620      	mov	r0, r4
 80063d2:	f000 fcb8 	bl	8006d46 <_Bfree>
 80063d6:	e6a8      	b.n	800612a <_dtoa_r+0x67a>
 80063d8:	2700      	movs	r7, #0
 80063da:	463e      	mov	r6, r7
 80063dc:	e7e1      	b.n	80063a2 <_dtoa_r+0x8f2>
 80063de:	f8dd a020 	ldr.w	sl, [sp, #32]
 80063e2:	463e      	mov	r6, r7
 80063e4:	e5a9      	b.n	8005f3a <_dtoa_r+0x48a>
 80063e6:	bf00      	nop
 80063e8:	40240000 	.word	0x40240000
 80063ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063ee:	f8cd 9008 	str.w	r9, [sp, #8]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f000 80fa 	beq.w	80065ec <_dtoa_r+0xb3c>
 80063f8:	2d00      	cmp	r5, #0
 80063fa:	dd05      	ble.n	8006408 <_dtoa_r+0x958>
 80063fc:	4631      	mov	r1, r6
 80063fe:	462a      	mov	r2, r5
 8006400:	4620      	mov	r0, r4
 8006402:	f000 fe6b 	bl	80070dc <__lshift>
 8006406:	4606      	mov	r6, r0
 8006408:	9b07      	ldr	r3, [sp, #28]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d04c      	beq.n	80064a8 <_dtoa_r+0x9f8>
 800640e:	6871      	ldr	r1, [r6, #4]
 8006410:	4620      	mov	r0, r4
 8006412:	f000 fc64 	bl	8006cde <_Balloc>
 8006416:	6932      	ldr	r2, [r6, #16]
 8006418:	3202      	adds	r2, #2
 800641a:	4605      	mov	r5, r0
 800641c:	0092      	lsls	r2, r2, #2
 800641e:	f106 010c 	add.w	r1, r6, #12
 8006422:	300c      	adds	r0, #12
 8006424:	f000 fc50 	bl	8006cc8 <memcpy>
 8006428:	2201      	movs	r2, #1
 800642a:	4629      	mov	r1, r5
 800642c:	4620      	mov	r0, r4
 800642e:	f000 fe55 	bl	80070dc <__lshift>
 8006432:	9b00      	ldr	r3, [sp, #0]
 8006434:	f8cd b014 	str.w	fp, [sp, #20]
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	46b1      	mov	r9, r6
 800643e:	9307      	str	r3, [sp, #28]
 8006440:	4606      	mov	r6, r0
 8006442:	4639      	mov	r1, r7
 8006444:	9804      	ldr	r0, [sp, #16]
 8006446:	f7ff faa5 	bl	8005994 <quorem>
 800644a:	4649      	mov	r1, r9
 800644c:	4605      	mov	r5, r0
 800644e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006452:	9804      	ldr	r0, [sp, #16]
 8006454:	f000 fe96 	bl	8007184 <__mcmp>
 8006458:	4632      	mov	r2, r6
 800645a:	9000      	str	r0, [sp, #0]
 800645c:	4639      	mov	r1, r7
 800645e:	4620      	mov	r0, r4
 8006460:	f000 feaa 	bl	80071b8 <__mdiff>
 8006464:	68c3      	ldr	r3, [r0, #12]
 8006466:	4602      	mov	r2, r0
 8006468:	bb03      	cbnz	r3, 80064ac <_dtoa_r+0x9fc>
 800646a:	4601      	mov	r1, r0
 800646c:	9008      	str	r0, [sp, #32]
 800646e:	9804      	ldr	r0, [sp, #16]
 8006470:	f000 fe88 	bl	8007184 <__mcmp>
 8006474:	9a08      	ldr	r2, [sp, #32]
 8006476:	4603      	mov	r3, r0
 8006478:	4611      	mov	r1, r2
 800647a:	4620      	mov	r0, r4
 800647c:	9308      	str	r3, [sp, #32]
 800647e:	f000 fc62 	bl	8006d46 <_Bfree>
 8006482:	9b08      	ldr	r3, [sp, #32]
 8006484:	b9a3      	cbnz	r3, 80064b0 <_dtoa_r+0xa00>
 8006486:	9a06      	ldr	r2, [sp, #24]
 8006488:	b992      	cbnz	r2, 80064b0 <_dtoa_r+0xa00>
 800648a:	9a07      	ldr	r2, [sp, #28]
 800648c:	b982      	cbnz	r2, 80064b0 <_dtoa_r+0xa00>
 800648e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006492:	d029      	beq.n	80064e8 <_dtoa_r+0xa38>
 8006494:	9b00      	ldr	r3, [sp, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	dd01      	ble.n	800649e <_dtoa_r+0x9ee>
 800649a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800649e:	9b05      	ldr	r3, [sp, #20]
 80064a0:	1c5d      	adds	r5, r3, #1
 80064a2:	f883 8000 	strb.w	r8, [r3]
 80064a6:	e782      	b.n	80063ae <_dtoa_r+0x8fe>
 80064a8:	4630      	mov	r0, r6
 80064aa:	e7c2      	b.n	8006432 <_dtoa_r+0x982>
 80064ac:	2301      	movs	r3, #1
 80064ae:	e7e3      	b.n	8006478 <_dtoa_r+0x9c8>
 80064b0:	9a00      	ldr	r2, [sp, #0]
 80064b2:	2a00      	cmp	r2, #0
 80064b4:	db04      	blt.n	80064c0 <_dtoa_r+0xa10>
 80064b6:	d125      	bne.n	8006504 <_dtoa_r+0xa54>
 80064b8:	9a06      	ldr	r2, [sp, #24]
 80064ba:	bb1a      	cbnz	r2, 8006504 <_dtoa_r+0xa54>
 80064bc:	9a07      	ldr	r2, [sp, #28]
 80064be:	bb0a      	cbnz	r2, 8006504 <_dtoa_r+0xa54>
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	ddec      	ble.n	800649e <_dtoa_r+0x9ee>
 80064c4:	2201      	movs	r2, #1
 80064c6:	9904      	ldr	r1, [sp, #16]
 80064c8:	4620      	mov	r0, r4
 80064ca:	f000 fe07 	bl	80070dc <__lshift>
 80064ce:	4639      	mov	r1, r7
 80064d0:	9004      	str	r0, [sp, #16]
 80064d2:	f000 fe57 	bl	8007184 <__mcmp>
 80064d6:	2800      	cmp	r0, #0
 80064d8:	dc03      	bgt.n	80064e2 <_dtoa_r+0xa32>
 80064da:	d1e0      	bne.n	800649e <_dtoa_r+0x9ee>
 80064dc:	f018 0f01 	tst.w	r8, #1
 80064e0:	d0dd      	beq.n	800649e <_dtoa_r+0x9ee>
 80064e2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80064e6:	d1d8      	bne.n	800649a <_dtoa_r+0x9ea>
 80064e8:	9b05      	ldr	r3, [sp, #20]
 80064ea:	9a05      	ldr	r2, [sp, #20]
 80064ec:	1c5d      	adds	r5, r3, #1
 80064ee:	2339      	movs	r3, #57	; 0x39
 80064f0:	7013      	strb	r3, [r2, #0]
 80064f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064f6:	2b39      	cmp	r3, #57	; 0x39
 80064f8:	f105 32ff 	add.w	r2, r5, #4294967295
 80064fc:	d04f      	beq.n	800659e <_dtoa_r+0xaee>
 80064fe:	3301      	adds	r3, #1
 8006500:	7013      	strb	r3, [r2, #0]
 8006502:	e754      	b.n	80063ae <_dtoa_r+0x8fe>
 8006504:	9a05      	ldr	r2, [sp, #20]
 8006506:	2b00      	cmp	r3, #0
 8006508:	f102 0501 	add.w	r5, r2, #1
 800650c:	dd06      	ble.n	800651c <_dtoa_r+0xa6c>
 800650e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006512:	d0e9      	beq.n	80064e8 <_dtoa_r+0xa38>
 8006514:	f108 0801 	add.w	r8, r8, #1
 8006518:	9b05      	ldr	r3, [sp, #20]
 800651a:	e7c2      	b.n	80064a2 <_dtoa_r+0x9f2>
 800651c:	9a02      	ldr	r2, [sp, #8]
 800651e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006522:	eba5 030b 	sub.w	r3, r5, fp
 8006526:	4293      	cmp	r3, r2
 8006528:	d021      	beq.n	800656e <_dtoa_r+0xabe>
 800652a:	2300      	movs	r3, #0
 800652c:	220a      	movs	r2, #10
 800652e:	9904      	ldr	r1, [sp, #16]
 8006530:	4620      	mov	r0, r4
 8006532:	f000 fc1f 	bl	8006d74 <__multadd>
 8006536:	45b1      	cmp	r9, r6
 8006538:	9004      	str	r0, [sp, #16]
 800653a:	f04f 0300 	mov.w	r3, #0
 800653e:	f04f 020a 	mov.w	r2, #10
 8006542:	4649      	mov	r1, r9
 8006544:	4620      	mov	r0, r4
 8006546:	d105      	bne.n	8006554 <_dtoa_r+0xaa4>
 8006548:	f000 fc14 	bl	8006d74 <__multadd>
 800654c:	4681      	mov	r9, r0
 800654e:	4606      	mov	r6, r0
 8006550:	9505      	str	r5, [sp, #20]
 8006552:	e776      	b.n	8006442 <_dtoa_r+0x992>
 8006554:	f000 fc0e 	bl	8006d74 <__multadd>
 8006558:	4631      	mov	r1, r6
 800655a:	4681      	mov	r9, r0
 800655c:	2300      	movs	r3, #0
 800655e:	220a      	movs	r2, #10
 8006560:	4620      	mov	r0, r4
 8006562:	f000 fc07 	bl	8006d74 <__multadd>
 8006566:	4606      	mov	r6, r0
 8006568:	e7f2      	b.n	8006550 <_dtoa_r+0xaa0>
 800656a:	f04f 0900 	mov.w	r9, #0
 800656e:	2201      	movs	r2, #1
 8006570:	9904      	ldr	r1, [sp, #16]
 8006572:	4620      	mov	r0, r4
 8006574:	f000 fdb2 	bl	80070dc <__lshift>
 8006578:	4639      	mov	r1, r7
 800657a:	9004      	str	r0, [sp, #16]
 800657c:	f000 fe02 	bl	8007184 <__mcmp>
 8006580:	2800      	cmp	r0, #0
 8006582:	dcb6      	bgt.n	80064f2 <_dtoa_r+0xa42>
 8006584:	d102      	bne.n	800658c <_dtoa_r+0xadc>
 8006586:	f018 0f01 	tst.w	r8, #1
 800658a:	d1b2      	bne.n	80064f2 <_dtoa_r+0xa42>
 800658c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006590:	2b30      	cmp	r3, #48	; 0x30
 8006592:	f105 32ff 	add.w	r2, r5, #4294967295
 8006596:	f47f af0a 	bne.w	80063ae <_dtoa_r+0x8fe>
 800659a:	4615      	mov	r5, r2
 800659c:	e7f6      	b.n	800658c <_dtoa_r+0xadc>
 800659e:	4593      	cmp	fp, r2
 80065a0:	d105      	bne.n	80065ae <_dtoa_r+0xafe>
 80065a2:	2331      	movs	r3, #49	; 0x31
 80065a4:	f10a 0a01 	add.w	sl, sl, #1
 80065a8:	f88b 3000 	strb.w	r3, [fp]
 80065ac:	e6ff      	b.n	80063ae <_dtoa_r+0x8fe>
 80065ae:	4615      	mov	r5, r2
 80065b0:	e79f      	b.n	80064f2 <_dtoa_r+0xa42>
 80065b2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006618 <_dtoa_r+0xb68>
 80065b6:	e007      	b.n	80065c8 <_dtoa_r+0xb18>
 80065b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065ba:	f8df b060 	ldr.w	fp, [pc, #96]	; 800661c <_dtoa_r+0xb6c>
 80065be:	b11b      	cbz	r3, 80065c8 <_dtoa_r+0xb18>
 80065c0:	f10b 0308 	add.w	r3, fp, #8
 80065c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80065c6:	6013      	str	r3, [r2, #0]
 80065c8:	4658      	mov	r0, fp
 80065ca:	b017      	add	sp, #92	; 0x5c
 80065cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d0:	9b06      	ldr	r3, [sp, #24]
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	f77f ae35 	ble.w	8006242 <_dtoa_r+0x792>
 80065d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065da:	9307      	str	r3, [sp, #28]
 80065dc:	e649      	b.n	8006272 <_dtoa_r+0x7c2>
 80065de:	9b02      	ldr	r3, [sp, #8]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	dc03      	bgt.n	80065ec <_dtoa_r+0xb3c>
 80065e4:	9b06      	ldr	r3, [sp, #24]
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	f73f aecc 	bgt.w	8006384 <_dtoa_r+0x8d4>
 80065ec:	465d      	mov	r5, fp
 80065ee:	4639      	mov	r1, r7
 80065f0:	9804      	ldr	r0, [sp, #16]
 80065f2:	f7ff f9cf 	bl	8005994 <quorem>
 80065f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80065fa:	f805 8b01 	strb.w	r8, [r5], #1
 80065fe:	9a02      	ldr	r2, [sp, #8]
 8006600:	eba5 030b 	sub.w	r3, r5, fp
 8006604:	429a      	cmp	r2, r3
 8006606:	ddb0      	ble.n	800656a <_dtoa_r+0xaba>
 8006608:	2300      	movs	r3, #0
 800660a:	220a      	movs	r2, #10
 800660c:	9904      	ldr	r1, [sp, #16]
 800660e:	4620      	mov	r0, r4
 8006610:	f000 fbb0 	bl	8006d74 <__multadd>
 8006614:	9004      	str	r0, [sp, #16]
 8006616:	e7ea      	b.n	80065ee <_dtoa_r+0xb3e>
 8006618:	08007a60 	.word	0x08007a60
 800661c:	08007ae0 	.word	0x08007ae0

08006620 <rshift>:
 8006620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006622:	6906      	ldr	r6, [r0, #16]
 8006624:	114b      	asrs	r3, r1, #5
 8006626:	429e      	cmp	r6, r3
 8006628:	f100 0414 	add.w	r4, r0, #20
 800662c:	dd30      	ble.n	8006690 <rshift+0x70>
 800662e:	f011 011f 	ands.w	r1, r1, #31
 8006632:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006636:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800663a:	d108      	bne.n	800664e <rshift+0x2e>
 800663c:	4621      	mov	r1, r4
 800663e:	42b2      	cmp	r2, r6
 8006640:	460b      	mov	r3, r1
 8006642:	d211      	bcs.n	8006668 <rshift+0x48>
 8006644:	f852 3b04 	ldr.w	r3, [r2], #4
 8006648:	f841 3b04 	str.w	r3, [r1], #4
 800664c:	e7f7      	b.n	800663e <rshift+0x1e>
 800664e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8006652:	f1c1 0c20 	rsb	ip, r1, #32
 8006656:	40cd      	lsrs	r5, r1
 8006658:	3204      	adds	r2, #4
 800665a:	4623      	mov	r3, r4
 800665c:	42b2      	cmp	r2, r6
 800665e:	4617      	mov	r7, r2
 8006660:	d30c      	bcc.n	800667c <rshift+0x5c>
 8006662:	601d      	str	r5, [r3, #0]
 8006664:	b105      	cbz	r5, 8006668 <rshift+0x48>
 8006666:	3304      	adds	r3, #4
 8006668:	1b1a      	subs	r2, r3, r4
 800666a:	42a3      	cmp	r3, r4
 800666c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006670:	bf08      	it	eq
 8006672:	2300      	moveq	r3, #0
 8006674:	6102      	str	r2, [r0, #16]
 8006676:	bf08      	it	eq
 8006678:	6143      	streq	r3, [r0, #20]
 800667a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800667c:	683f      	ldr	r7, [r7, #0]
 800667e:	fa07 f70c 	lsl.w	r7, r7, ip
 8006682:	433d      	orrs	r5, r7
 8006684:	f843 5b04 	str.w	r5, [r3], #4
 8006688:	f852 5b04 	ldr.w	r5, [r2], #4
 800668c:	40cd      	lsrs	r5, r1
 800668e:	e7e5      	b.n	800665c <rshift+0x3c>
 8006690:	4623      	mov	r3, r4
 8006692:	e7e9      	b.n	8006668 <rshift+0x48>

08006694 <__hexdig_fun>:
 8006694:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006698:	2b09      	cmp	r3, #9
 800669a:	d802      	bhi.n	80066a2 <__hexdig_fun+0xe>
 800669c:	3820      	subs	r0, #32
 800669e:	b2c0      	uxtb	r0, r0
 80066a0:	4770      	bx	lr
 80066a2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80066a6:	2b05      	cmp	r3, #5
 80066a8:	d801      	bhi.n	80066ae <__hexdig_fun+0x1a>
 80066aa:	3847      	subs	r0, #71	; 0x47
 80066ac:	e7f7      	b.n	800669e <__hexdig_fun+0xa>
 80066ae:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80066b2:	2b05      	cmp	r3, #5
 80066b4:	d801      	bhi.n	80066ba <__hexdig_fun+0x26>
 80066b6:	3827      	subs	r0, #39	; 0x27
 80066b8:	e7f1      	b.n	800669e <__hexdig_fun+0xa>
 80066ba:	2000      	movs	r0, #0
 80066bc:	4770      	bx	lr

080066be <__gethex>:
 80066be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c2:	b08b      	sub	sp, #44	; 0x2c
 80066c4:	468a      	mov	sl, r1
 80066c6:	9002      	str	r0, [sp, #8]
 80066c8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80066ca:	9306      	str	r3, [sp, #24]
 80066cc:	4690      	mov	r8, r2
 80066ce:	f000 fad0 	bl	8006c72 <__localeconv_l>
 80066d2:	6803      	ldr	r3, [r0, #0]
 80066d4:	9303      	str	r3, [sp, #12]
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7f9 fd7a 	bl	80001d0 <strlen>
 80066dc:	9b03      	ldr	r3, [sp, #12]
 80066de:	9001      	str	r0, [sp, #4]
 80066e0:	4403      	add	r3, r0
 80066e2:	f04f 0b00 	mov.w	fp, #0
 80066e6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80066ea:	9307      	str	r3, [sp, #28]
 80066ec:	f8da 3000 	ldr.w	r3, [sl]
 80066f0:	3302      	adds	r3, #2
 80066f2:	461f      	mov	r7, r3
 80066f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80066f8:	2830      	cmp	r0, #48	; 0x30
 80066fa:	d06c      	beq.n	80067d6 <__gethex+0x118>
 80066fc:	f7ff ffca 	bl	8006694 <__hexdig_fun>
 8006700:	4604      	mov	r4, r0
 8006702:	2800      	cmp	r0, #0
 8006704:	d16a      	bne.n	80067dc <__gethex+0x11e>
 8006706:	9a01      	ldr	r2, [sp, #4]
 8006708:	9903      	ldr	r1, [sp, #12]
 800670a:	4638      	mov	r0, r7
 800670c:	f001 f8fe 	bl	800790c <strncmp>
 8006710:	2800      	cmp	r0, #0
 8006712:	d166      	bne.n	80067e2 <__gethex+0x124>
 8006714:	9b01      	ldr	r3, [sp, #4]
 8006716:	5cf8      	ldrb	r0, [r7, r3]
 8006718:	18fe      	adds	r6, r7, r3
 800671a:	f7ff ffbb 	bl	8006694 <__hexdig_fun>
 800671e:	2800      	cmp	r0, #0
 8006720:	d062      	beq.n	80067e8 <__gethex+0x12a>
 8006722:	4633      	mov	r3, r6
 8006724:	7818      	ldrb	r0, [r3, #0]
 8006726:	2830      	cmp	r0, #48	; 0x30
 8006728:	461f      	mov	r7, r3
 800672a:	f103 0301 	add.w	r3, r3, #1
 800672e:	d0f9      	beq.n	8006724 <__gethex+0x66>
 8006730:	f7ff ffb0 	bl	8006694 <__hexdig_fun>
 8006734:	fab0 f580 	clz	r5, r0
 8006738:	096d      	lsrs	r5, r5, #5
 800673a:	4634      	mov	r4, r6
 800673c:	f04f 0b01 	mov.w	fp, #1
 8006740:	463a      	mov	r2, r7
 8006742:	4616      	mov	r6, r2
 8006744:	3201      	adds	r2, #1
 8006746:	7830      	ldrb	r0, [r6, #0]
 8006748:	f7ff ffa4 	bl	8006694 <__hexdig_fun>
 800674c:	2800      	cmp	r0, #0
 800674e:	d1f8      	bne.n	8006742 <__gethex+0x84>
 8006750:	9a01      	ldr	r2, [sp, #4]
 8006752:	9903      	ldr	r1, [sp, #12]
 8006754:	4630      	mov	r0, r6
 8006756:	f001 f8d9 	bl	800790c <strncmp>
 800675a:	b950      	cbnz	r0, 8006772 <__gethex+0xb4>
 800675c:	b954      	cbnz	r4, 8006774 <__gethex+0xb6>
 800675e:	9b01      	ldr	r3, [sp, #4]
 8006760:	18f4      	adds	r4, r6, r3
 8006762:	4622      	mov	r2, r4
 8006764:	4616      	mov	r6, r2
 8006766:	3201      	adds	r2, #1
 8006768:	7830      	ldrb	r0, [r6, #0]
 800676a:	f7ff ff93 	bl	8006694 <__hexdig_fun>
 800676e:	2800      	cmp	r0, #0
 8006770:	d1f8      	bne.n	8006764 <__gethex+0xa6>
 8006772:	b10c      	cbz	r4, 8006778 <__gethex+0xba>
 8006774:	1ba4      	subs	r4, r4, r6
 8006776:	00a4      	lsls	r4, r4, #2
 8006778:	7833      	ldrb	r3, [r6, #0]
 800677a:	2b50      	cmp	r3, #80	; 0x50
 800677c:	d001      	beq.n	8006782 <__gethex+0xc4>
 800677e:	2b70      	cmp	r3, #112	; 0x70
 8006780:	d140      	bne.n	8006804 <__gethex+0x146>
 8006782:	7873      	ldrb	r3, [r6, #1]
 8006784:	2b2b      	cmp	r3, #43	; 0x2b
 8006786:	d031      	beq.n	80067ec <__gethex+0x12e>
 8006788:	2b2d      	cmp	r3, #45	; 0x2d
 800678a:	d033      	beq.n	80067f4 <__gethex+0x136>
 800678c:	1c71      	adds	r1, r6, #1
 800678e:	f04f 0900 	mov.w	r9, #0
 8006792:	7808      	ldrb	r0, [r1, #0]
 8006794:	f7ff ff7e 	bl	8006694 <__hexdig_fun>
 8006798:	1e43      	subs	r3, r0, #1
 800679a:	b2db      	uxtb	r3, r3
 800679c:	2b18      	cmp	r3, #24
 800679e:	d831      	bhi.n	8006804 <__gethex+0x146>
 80067a0:	f1a0 0210 	sub.w	r2, r0, #16
 80067a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80067a8:	f7ff ff74 	bl	8006694 <__hexdig_fun>
 80067ac:	1e43      	subs	r3, r0, #1
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	2b18      	cmp	r3, #24
 80067b2:	d922      	bls.n	80067fa <__gethex+0x13c>
 80067b4:	f1b9 0f00 	cmp.w	r9, #0
 80067b8:	d000      	beq.n	80067bc <__gethex+0xfe>
 80067ba:	4252      	negs	r2, r2
 80067bc:	4414      	add	r4, r2
 80067be:	f8ca 1000 	str.w	r1, [sl]
 80067c2:	b30d      	cbz	r5, 8006808 <__gethex+0x14a>
 80067c4:	f1bb 0f00 	cmp.w	fp, #0
 80067c8:	bf0c      	ite	eq
 80067ca:	2706      	moveq	r7, #6
 80067cc:	2700      	movne	r7, #0
 80067ce:	4638      	mov	r0, r7
 80067d0:	b00b      	add	sp, #44	; 0x2c
 80067d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067d6:	f10b 0b01 	add.w	fp, fp, #1
 80067da:	e78a      	b.n	80066f2 <__gethex+0x34>
 80067dc:	2500      	movs	r5, #0
 80067de:	462c      	mov	r4, r5
 80067e0:	e7ae      	b.n	8006740 <__gethex+0x82>
 80067e2:	463e      	mov	r6, r7
 80067e4:	2501      	movs	r5, #1
 80067e6:	e7c7      	b.n	8006778 <__gethex+0xba>
 80067e8:	4604      	mov	r4, r0
 80067ea:	e7fb      	b.n	80067e4 <__gethex+0x126>
 80067ec:	f04f 0900 	mov.w	r9, #0
 80067f0:	1cb1      	adds	r1, r6, #2
 80067f2:	e7ce      	b.n	8006792 <__gethex+0xd4>
 80067f4:	f04f 0901 	mov.w	r9, #1
 80067f8:	e7fa      	b.n	80067f0 <__gethex+0x132>
 80067fa:	230a      	movs	r3, #10
 80067fc:	fb03 0202 	mla	r2, r3, r2, r0
 8006800:	3a10      	subs	r2, #16
 8006802:	e7cf      	b.n	80067a4 <__gethex+0xe6>
 8006804:	4631      	mov	r1, r6
 8006806:	e7da      	b.n	80067be <__gethex+0x100>
 8006808:	1bf3      	subs	r3, r6, r7
 800680a:	3b01      	subs	r3, #1
 800680c:	4629      	mov	r1, r5
 800680e:	2b07      	cmp	r3, #7
 8006810:	dc49      	bgt.n	80068a6 <__gethex+0x1e8>
 8006812:	9802      	ldr	r0, [sp, #8]
 8006814:	f000 fa63 	bl	8006cde <_Balloc>
 8006818:	9b01      	ldr	r3, [sp, #4]
 800681a:	f100 0914 	add.w	r9, r0, #20
 800681e:	f04f 0b00 	mov.w	fp, #0
 8006822:	f1c3 0301 	rsb	r3, r3, #1
 8006826:	4605      	mov	r5, r0
 8006828:	f8cd 9010 	str.w	r9, [sp, #16]
 800682c:	46da      	mov	sl, fp
 800682e:	9308      	str	r3, [sp, #32]
 8006830:	42b7      	cmp	r7, r6
 8006832:	d33b      	bcc.n	80068ac <__gethex+0x1ee>
 8006834:	9804      	ldr	r0, [sp, #16]
 8006836:	f840 ab04 	str.w	sl, [r0], #4
 800683a:	eba0 0009 	sub.w	r0, r0, r9
 800683e:	1080      	asrs	r0, r0, #2
 8006840:	6128      	str	r0, [r5, #16]
 8006842:	0147      	lsls	r7, r0, #5
 8006844:	4650      	mov	r0, sl
 8006846:	f000 fb0e 	bl	8006e66 <__hi0bits>
 800684a:	f8d8 6000 	ldr.w	r6, [r8]
 800684e:	1a3f      	subs	r7, r7, r0
 8006850:	42b7      	cmp	r7, r6
 8006852:	dd64      	ble.n	800691e <__gethex+0x260>
 8006854:	1bbf      	subs	r7, r7, r6
 8006856:	4639      	mov	r1, r7
 8006858:	4628      	mov	r0, r5
 800685a:	f000 fe1d 	bl	8007498 <__any_on>
 800685e:	4682      	mov	sl, r0
 8006860:	b178      	cbz	r0, 8006882 <__gethex+0x1c4>
 8006862:	1e7b      	subs	r3, r7, #1
 8006864:	1159      	asrs	r1, r3, #5
 8006866:	f003 021f 	and.w	r2, r3, #31
 800686a:	f04f 0a01 	mov.w	sl, #1
 800686e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006872:	fa0a f202 	lsl.w	r2, sl, r2
 8006876:	420a      	tst	r2, r1
 8006878:	d003      	beq.n	8006882 <__gethex+0x1c4>
 800687a:	4553      	cmp	r3, sl
 800687c:	dc46      	bgt.n	800690c <__gethex+0x24e>
 800687e:	f04f 0a02 	mov.w	sl, #2
 8006882:	4639      	mov	r1, r7
 8006884:	4628      	mov	r0, r5
 8006886:	f7ff fecb 	bl	8006620 <rshift>
 800688a:	443c      	add	r4, r7
 800688c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006890:	42a3      	cmp	r3, r4
 8006892:	da52      	bge.n	800693a <__gethex+0x27c>
 8006894:	4629      	mov	r1, r5
 8006896:	9802      	ldr	r0, [sp, #8]
 8006898:	f000 fa55 	bl	8006d46 <_Bfree>
 800689c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800689e:	2300      	movs	r3, #0
 80068a0:	6013      	str	r3, [r2, #0]
 80068a2:	27a3      	movs	r7, #163	; 0xa3
 80068a4:	e793      	b.n	80067ce <__gethex+0x110>
 80068a6:	3101      	adds	r1, #1
 80068a8:	105b      	asrs	r3, r3, #1
 80068aa:	e7b0      	b.n	800680e <__gethex+0x150>
 80068ac:	1e73      	subs	r3, r6, #1
 80068ae:	9305      	str	r3, [sp, #20]
 80068b0:	9a07      	ldr	r2, [sp, #28]
 80068b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d018      	beq.n	80068ec <__gethex+0x22e>
 80068ba:	f1bb 0f20 	cmp.w	fp, #32
 80068be:	d107      	bne.n	80068d0 <__gethex+0x212>
 80068c0:	9b04      	ldr	r3, [sp, #16]
 80068c2:	f8c3 a000 	str.w	sl, [r3]
 80068c6:	3304      	adds	r3, #4
 80068c8:	f04f 0a00 	mov.w	sl, #0
 80068cc:	9304      	str	r3, [sp, #16]
 80068ce:	46d3      	mov	fp, sl
 80068d0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80068d4:	f7ff fede 	bl	8006694 <__hexdig_fun>
 80068d8:	f000 000f 	and.w	r0, r0, #15
 80068dc:	fa00 f00b 	lsl.w	r0, r0, fp
 80068e0:	ea4a 0a00 	orr.w	sl, sl, r0
 80068e4:	f10b 0b04 	add.w	fp, fp, #4
 80068e8:	9b05      	ldr	r3, [sp, #20]
 80068ea:	e00d      	b.n	8006908 <__gethex+0x24a>
 80068ec:	9b05      	ldr	r3, [sp, #20]
 80068ee:	9a08      	ldr	r2, [sp, #32]
 80068f0:	4413      	add	r3, r2
 80068f2:	42bb      	cmp	r3, r7
 80068f4:	d3e1      	bcc.n	80068ba <__gethex+0x1fc>
 80068f6:	4618      	mov	r0, r3
 80068f8:	9a01      	ldr	r2, [sp, #4]
 80068fa:	9903      	ldr	r1, [sp, #12]
 80068fc:	9309      	str	r3, [sp, #36]	; 0x24
 80068fe:	f001 f805 	bl	800790c <strncmp>
 8006902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006904:	2800      	cmp	r0, #0
 8006906:	d1d8      	bne.n	80068ba <__gethex+0x1fc>
 8006908:	461e      	mov	r6, r3
 800690a:	e791      	b.n	8006830 <__gethex+0x172>
 800690c:	1eb9      	subs	r1, r7, #2
 800690e:	4628      	mov	r0, r5
 8006910:	f000 fdc2 	bl	8007498 <__any_on>
 8006914:	2800      	cmp	r0, #0
 8006916:	d0b2      	beq.n	800687e <__gethex+0x1c0>
 8006918:	f04f 0a03 	mov.w	sl, #3
 800691c:	e7b1      	b.n	8006882 <__gethex+0x1c4>
 800691e:	da09      	bge.n	8006934 <__gethex+0x276>
 8006920:	1bf7      	subs	r7, r6, r7
 8006922:	4629      	mov	r1, r5
 8006924:	463a      	mov	r2, r7
 8006926:	9802      	ldr	r0, [sp, #8]
 8006928:	f000 fbd8 	bl	80070dc <__lshift>
 800692c:	1be4      	subs	r4, r4, r7
 800692e:	4605      	mov	r5, r0
 8006930:	f100 0914 	add.w	r9, r0, #20
 8006934:	f04f 0a00 	mov.w	sl, #0
 8006938:	e7a8      	b.n	800688c <__gethex+0x1ce>
 800693a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800693e:	42a0      	cmp	r0, r4
 8006940:	dd6a      	ble.n	8006a18 <__gethex+0x35a>
 8006942:	1b04      	subs	r4, r0, r4
 8006944:	42a6      	cmp	r6, r4
 8006946:	dc2e      	bgt.n	80069a6 <__gethex+0x2e8>
 8006948:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800694c:	2b02      	cmp	r3, #2
 800694e:	d022      	beq.n	8006996 <__gethex+0x2d8>
 8006950:	2b03      	cmp	r3, #3
 8006952:	d024      	beq.n	800699e <__gethex+0x2e0>
 8006954:	2b01      	cmp	r3, #1
 8006956:	d115      	bne.n	8006984 <__gethex+0x2c6>
 8006958:	42a6      	cmp	r6, r4
 800695a:	d113      	bne.n	8006984 <__gethex+0x2c6>
 800695c:	2e01      	cmp	r6, #1
 800695e:	dc0b      	bgt.n	8006978 <__gethex+0x2ba>
 8006960:	9a06      	ldr	r2, [sp, #24]
 8006962:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006966:	6013      	str	r3, [r2, #0]
 8006968:	2301      	movs	r3, #1
 800696a:	612b      	str	r3, [r5, #16]
 800696c:	f8c9 3000 	str.w	r3, [r9]
 8006970:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006972:	2762      	movs	r7, #98	; 0x62
 8006974:	601d      	str	r5, [r3, #0]
 8006976:	e72a      	b.n	80067ce <__gethex+0x110>
 8006978:	1e71      	subs	r1, r6, #1
 800697a:	4628      	mov	r0, r5
 800697c:	f000 fd8c 	bl	8007498 <__any_on>
 8006980:	2800      	cmp	r0, #0
 8006982:	d1ed      	bne.n	8006960 <__gethex+0x2a2>
 8006984:	4629      	mov	r1, r5
 8006986:	9802      	ldr	r0, [sp, #8]
 8006988:	f000 f9dd 	bl	8006d46 <_Bfree>
 800698c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800698e:	2300      	movs	r3, #0
 8006990:	6013      	str	r3, [r2, #0]
 8006992:	2750      	movs	r7, #80	; 0x50
 8006994:	e71b      	b.n	80067ce <__gethex+0x110>
 8006996:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006998:	2b00      	cmp	r3, #0
 800699a:	d0e1      	beq.n	8006960 <__gethex+0x2a2>
 800699c:	e7f2      	b.n	8006984 <__gethex+0x2c6>
 800699e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d1dd      	bne.n	8006960 <__gethex+0x2a2>
 80069a4:	e7ee      	b.n	8006984 <__gethex+0x2c6>
 80069a6:	1e67      	subs	r7, r4, #1
 80069a8:	f1ba 0f00 	cmp.w	sl, #0
 80069ac:	d131      	bne.n	8006a12 <__gethex+0x354>
 80069ae:	b127      	cbz	r7, 80069ba <__gethex+0x2fc>
 80069b0:	4639      	mov	r1, r7
 80069b2:	4628      	mov	r0, r5
 80069b4:	f000 fd70 	bl	8007498 <__any_on>
 80069b8:	4682      	mov	sl, r0
 80069ba:	117a      	asrs	r2, r7, #5
 80069bc:	2301      	movs	r3, #1
 80069be:	f007 071f 	and.w	r7, r7, #31
 80069c2:	fa03 f707 	lsl.w	r7, r3, r7
 80069c6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80069ca:	4621      	mov	r1, r4
 80069cc:	421f      	tst	r7, r3
 80069ce:	4628      	mov	r0, r5
 80069d0:	bf18      	it	ne
 80069d2:	f04a 0a02 	orrne.w	sl, sl, #2
 80069d6:	1b36      	subs	r6, r6, r4
 80069d8:	f7ff fe22 	bl	8006620 <rshift>
 80069dc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80069e0:	2702      	movs	r7, #2
 80069e2:	f1ba 0f00 	cmp.w	sl, #0
 80069e6:	d048      	beq.n	8006a7a <__gethex+0x3bc>
 80069e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d015      	beq.n	8006a1c <__gethex+0x35e>
 80069f0:	2b03      	cmp	r3, #3
 80069f2:	d017      	beq.n	8006a24 <__gethex+0x366>
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d109      	bne.n	8006a0c <__gethex+0x34e>
 80069f8:	f01a 0f02 	tst.w	sl, #2
 80069fc:	d006      	beq.n	8006a0c <__gethex+0x34e>
 80069fe:	f8d9 3000 	ldr.w	r3, [r9]
 8006a02:	ea4a 0a03 	orr.w	sl, sl, r3
 8006a06:	f01a 0f01 	tst.w	sl, #1
 8006a0a:	d10e      	bne.n	8006a2a <__gethex+0x36c>
 8006a0c:	f047 0710 	orr.w	r7, r7, #16
 8006a10:	e033      	b.n	8006a7a <__gethex+0x3bc>
 8006a12:	f04f 0a01 	mov.w	sl, #1
 8006a16:	e7d0      	b.n	80069ba <__gethex+0x2fc>
 8006a18:	2701      	movs	r7, #1
 8006a1a:	e7e2      	b.n	80069e2 <__gethex+0x324>
 8006a1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a1e:	f1c3 0301 	rsb	r3, r3, #1
 8006a22:	9315      	str	r3, [sp, #84]	; 0x54
 8006a24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d0f0      	beq.n	8006a0c <__gethex+0x34e>
 8006a2a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8006a2e:	f105 0314 	add.w	r3, r5, #20
 8006a32:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8006a36:	eb03 010a 	add.w	r1, r3, sl
 8006a3a:	f04f 0c00 	mov.w	ip, #0
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a44:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006a48:	d01c      	beq.n	8006a84 <__gethex+0x3c6>
 8006a4a:	3201      	adds	r2, #1
 8006a4c:	6002      	str	r2, [r0, #0]
 8006a4e:	2f02      	cmp	r7, #2
 8006a50:	f105 0314 	add.w	r3, r5, #20
 8006a54:	d138      	bne.n	8006ac8 <__gethex+0x40a>
 8006a56:	f8d8 2000 	ldr.w	r2, [r8]
 8006a5a:	3a01      	subs	r2, #1
 8006a5c:	42b2      	cmp	r2, r6
 8006a5e:	d10a      	bne.n	8006a76 <__gethex+0x3b8>
 8006a60:	1171      	asrs	r1, r6, #5
 8006a62:	2201      	movs	r2, #1
 8006a64:	f006 061f 	and.w	r6, r6, #31
 8006a68:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006a6c:	fa02 f606 	lsl.w	r6, r2, r6
 8006a70:	421e      	tst	r6, r3
 8006a72:	bf18      	it	ne
 8006a74:	4617      	movne	r7, r2
 8006a76:	f047 0720 	orr.w	r7, r7, #32
 8006a7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a7c:	601d      	str	r5, [r3, #0]
 8006a7e:	9b06      	ldr	r3, [sp, #24]
 8006a80:	601c      	str	r4, [r3, #0]
 8006a82:	e6a4      	b.n	80067ce <__gethex+0x110>
 8006a84:	4299      	cmp	r1, r3
 8006a86:	f843 cc04 	str.w	ip, [r3, #-4]
 8006a8a:	d8d8      	bhi.n	8006a3e <__gethex+0x380>
 8006a8c:	68ab      	ldr	r3, [r5, #8]
 8006a8e:	4599      	cmp	r9, r3
 8006a90:	db12      	blt.n	8006ab8 <__gethex+0x3fa>
 8006a92:	6869      	ldr	r1, [r5, #4]
 8006a94:	9802      	ldr	r0, [sp, #8]
 8006a96:	3101      	adds	r1, #1
 8006a98:	f000 f921 	bl	8006cde <_Balloc>
 8006a9c:	692a      	ldr	r2, [r5, #16]
 8006a9e:	3202      	adds	r2, #2
 8006aa0:	f105 010c 	add.w	r1, r5, #12
 8006aa4:	4683      	mov	fp, r0
 8006aa6:	0092      	lsls	r2, r2, #2
 8006aa8:	300c      	adds	r0, #12
 8006aaa:	f000 f90d 	bl	8006cc8 <memcpy>
 8006aae:	4629      	mov	r1, r5
 8006ab0:	9802      	ldr	r0, [sp, #8]
 8006ab2:	f000 f948 	bl	8006d46 <_Bfree>
 8006ab6:	465d      	mov	r5, fp
 8006ab8:	692b      	ldr	r3, [r5, #16]
 8006aba:	1c5a      	adds	r2, r3, #1
 8006abc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006ac0:	612a      	str	r2, [r5, #16]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	615a      	str	r2, [r3, #20]
 8006ac6:	e7c2      	b.n	8006a4e <__gethex+0x390>
 8006ac8:	692a      	ldr	r2, [r5, #16]
 8006aca:	454a      	cmp	r2, r9
 8006acc:	dd0b      	ble.n	8006ae6 <__gethex+0x428>
 8006ace:	2101      	movs	r1, #1
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f7ff fda5 	bl	8006620 <rshift>
 8006ad6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006ada:	3401      	adds	r4, #1
 8006adc:	42a3      	cmp	r3, r4
 8006ade:	f6ff aed9 	blt.w	8006894 <__gethex+0x1d6>
 8006ae2:	2701      	movs	r7, #1
 8006ae4:	e7c7      	b.n	8006a76 <__gethex+0x3b8>
 8006ae6:	f016 061f 	ands.w	r6, r6, #31
 8006aea:	d0fa      	beq.n	8006ae2 <__gethex+0x424>
 8006aec:	449a      	add	sl, r3
 8006aee:	f1c6 0620 	rsb	r6, r6, #32
 8006af2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006af6:	f000 f9b6 	bl	8006e66 <__hi0bits>
 8006afa:	42b0      	cmp	r0, r6
 8006afc:	dbe7      	blt.n	8006ace <__gethex+0x410>
 8006afe:	e7f0      	b.n	8006ae2 <__gethex+0x424>

08006b00 <L_shift>:
 8006b00:	f1c2 0208 	rsb	r2, r2, #8
 8006b04:	0092      	lsls	r2, r2, #2
 8006b06:	b570      	push	{r4, r5, r6, lr}
 8006b08:	f1c2 0620 	rsb	r6, r2, #32
 8006b0c:	6843      	ldr	r3, [r0, #4]
 8006b0e:	6804      	ldr	r4, [r0, #0]
 8006b10:	fa03 f506 	lsl.w	r5, r3, r6
 8006b14:	432c      	orrs	r4, r5
 8006b16:	40d3      	lsrs	r3, r2
 8006b18:	6004      	str	r4, [r0, #0]
 8006b1a:	f840 3f04 	str.w	r3, [r0, #4]!
 8006b1e:	4288      	cmp	r0, r1
 8006b20:	d3f4      	bcc.n	8006b0c <L_shift+0xc>
 8006b22:	bd70      	pop	{r4, r5, r6, pc}

08006b24 <__match>:
 8006b24:	b530      	push	{r4, r5, lr}
 8006b26:	6803      	ldr	r3, [r0, #0]
 8006b28:	3301      	adds	r3, #1
 8006b2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b2e:	b914      	cbnz	r4, 8006b36 <__match+0x12>
 8006b30:	6003      	str	r3, [r0, #0]
 8006b32:	2001      	movs	r0, #1
 8006b34:	bd30      	pop	{r4, r5, pc}
 8006b36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b3a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006b3e:	2d19      	cmp	r5, #25
 8006b40:	bf98      	it	ls
 8006b42:	3220      	addls	r2, #32
 8006b44:	42a2      	cmp	r2, r4
 8006b46:	d0f0      	beq.n	8006b2a <__match+0x6>
 8006b48:	2000      	movs	r0, #0
 8006b4a:	e7f3      	b.n	8006b34 <__match+0x10>

08006b4c <__hexnan>:
 8006b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b50:	680b      	ldr	r3, [r1, #0]
 8006b52:	6801      	ldr	r1, [r0, #0]
 8006b54:	115f      	asrs	r7, r3, #5
 8006b56:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8006b5a:	f013 031f 	ands.w	r3, r3, #31
 8006b5e:	b087      	sub	sp, #28
 8006b60:	bf18      	it	ne
 8006b62:	3704      	addne	r7, #4
 8006b64:	2500      	movs	r5, #0
 8006b66:	1f3e      	subs	r6, r7, #4
 8006b68:	4682      	mov	sl, r0
 8006b6a:	4690      	mov	r8, r2
 8006b6c:	9301      	str	r3, [sp, #4]
 8006b6e:	f847 5c04 	str.w	r5, [r7, #-4]
 8006b72:	46b1      	mov	r9, r6
 8006b74:	4634      	mov	r4, r6
 8006b76:	9502      	str	r5, [sp, #8]
 8006b78:	46ab      	mov	fp, r5
 8006b7a:	784a      	ldrb	r2, [r1, #1]
 8006b7c:	1c4b      	adds	r3, r1, #1
 8006b7e:	9303      	str	r3, [sp, #12]
 8006b80:	b342      	cbz	r2, 8006bd4 <__hexnan+0x88>
 8006b82:	4610      	mov	r0, r2
 8006b84:	9105      	str	r1, [sp, #20]
 8006b86:	9204      	str	r2, [sp, #16]
 8006b88:	f7ff fd84 	bl	8006694 <__hexdig_fun>
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	d143      	bne.n	8006c18 <__hexnan+0xcc>
 8006b90:	9a04      	ldr	r2, [sp, #16]
 8006b92:	9905      	ldr	r1, [sp, #20]
 8006b94:	2a20      	cmp	r2, #32
 8006b96:	d818      	bhi.n	8006bca <__hexnan+0x7e>
 8006b98:	9b02      	ldr	r3, [sp, #8]
 8006b9a:	459b      	cmp	fp, r3
 8006b9c:	dd13      	ble.n	8006bc6 <__hexnan+0x7a>
 8006b9e:	454c      	cmp	r4, r9
 8006ba0:	d206      	bcs.n	8006bb0 <__hexnan+0x64>
 8006ba2:	2d07      	cmp	r5, #7
 8006ba4:	dc04      	bgt.n	8006bb0 <__hexnan+0x64>
 8006ba6:	462a      	mov	r2, r5
 8006ba8:	4649      	mov	r1, r9
 8006baa:	4620      	mov	r0, r4
 8006bac:	f7ff ffa8 	bl	8006b00 <L_shift>
 8006bb0:	4544      	cmp	r4, r8
 8006bb2:	d944      	bls.n	8006c3e <__hexnan+0xf2>
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	f1a4 0904 	sub.w	r9, r4, #4
 8006bba:	f844 3c04 	str.w	r3, [r4, #-4]
 8006bbe:	f8cd b008 	str.w	fp, [sp, #8]
 8006bc2:	464c      	mov	r4, r9
 8006bc4:	461d      	mov	r5, r3
 8006bc6:	9903      	ldr	r1, [sp, #12]
 8006bc8:	e7d7      	b.n	8006b7a <__hexnan+0x2e>
 8006bca:	2a29      	cmp	r2, #41	; 0x29
 8006bcc:	d14a      	bne.n	8006c64 <__hexnan+0x118>
 8006bce:	3102      	adds	r1, #2
 8006bd0:	f8ca 1000 	str.w	r1, [sl]
 8006bd4:	f1bb 0f00 	cmp.w	fp, #0
 8006bd8:	d044      	beq.n	8006c64 <__hexnan+0x118>
 8006bda:	454c      	cmp	r4, r9
 8006bdc:	d206      	bcs.n	8006bec <__hexnan+0xa0>
 8006bde:	2d07      	cmp	r5, #7
 8006be0:	dc04      	bgt.n	8006bec <__hexnan+0xa0>
 8006be2:	462a      	mov	r2, r5
 8006be4:	4649      	mov	r1, r9
 8006be6:	4620      	mov	r0, r4
 8006be8:	f7ff ff8a 	bl	8006b00 <L_shift>
 8006bec:	4544      	cmp	r4, r8
 8006bee:	d928      	bls.n	8006c42 <__hexnan+0xf6>
 8006bf0:	4643      	mov	r3, r8
 8006bf2:	f854 2b04 	ldr.w	r2, [r4], #4
 8006bf6:	f843 2b04 	str.w	r2, [r3], #4
 8006bfa:	42a6      	cmp	r6, r4
 8006bfc:	d2f9      	bcs.n	8006bf2 <__hexnan+0xa6>
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f843 2b04 	str.w	r2, [r3], #4
 8006c04:	429e      	cmp	r6, r3
 8006c06:	d2fb      	bcs.n	8006c00 <__hexnan+0xb4>
 8006c08:	6833      	ldr	r3, [r6, #0]
 8006c0a:	b91b      	cbnz	r3, 8006c14 <__hexnan+0xc8>
 8006c0c:	4546      	cmp	r6, r8
 8006c0e:	d127      	bne.n	8006c60 <__hexnan+0x114>
 8006c10:	2301      	movs	r3, #1
 8006c12:	6033      	str	r3, [r6, #0]
 8006c14:	2005      	movs	r0, #5
 8006c16:	e026      	b.n	8006c66 <__hexnan+0x11a>
 8006c18:	3501      	adds	r5, #1
 8006c1a:	2d08      	cmp	r5, #8
 8006c1c:	f10b 0b01 	add.w	fp, fp, #1
 8006c20:	dd06      	ble.n	8006c30 <__hexnan+0xe4>
 8006c22:	4544      	cmp	r4, r8
 8006c24:	d9cf      	bls.n	8006bc6 <__hexnan+0x7a>
 8006c26:	2300      	movs	r3, #0
 8006c28:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c2c:	2501      	movs	r5, #1
 8006c2e:	3c04      	subs	r4, #4
 8006c30:	6822      	ldr	r2, [r4, #0]
 8006c32:	f000 000f 	and.w	r0, r0, #15
 8006c36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006c3a:	6020      	str	r0, [r4, #0]
 8006c3c:	e7c3      	b.n	8006bc6 <__hexnan+0x7a>
 8006c3e:	2508      	movs	r5, #8
 8006c40:	e7c1      	b.n	8006bc6 <__hexnan+0x7a>
 8006c42:	9b01      	ldr	r3, [sp, #4]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d0df      	beq.n	8006c08 <__hexnan+0xbc>
 8006c48:	f04f 32ff 	mov.w	r2, #4294967295
 8006c4c:	f1c3 0320 	rsb	r3, r3, #32
 8006c50:	fa22 f303 	lsr.w	r3, r2, r3
 8006c54:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006c58:	401a      	ands	r2, r3
 8006c5a:	f847 2c04 	str.w	r2, [r7, #-4]
 8006c5e:	e7d3      	b.n	8006c08 <__hexnan+0xbc>
 8006c60:	3e04      	subs	r6, #4
 8006c62:	e7d1      	b.n	8006c08 <__hexnan+0xbc>
 8006c64:	2004      	movs	r0, #4
 8006c66:	b007      	add	sp, #28
 8006c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c6c <__locale_ctype_ptr_l>:
 8006c6c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006c70:	4770      	bx	lr

08006c72 <__localeconv_l>:
 8006c72:	30f0      	adds	r0, #240	; 0xf0
 8006c74:	4770      	bx	lr
	...

08006c78 <_localeconv_r>:
 8006c78:	4b04      	ldr	r3, [pc, #16]	; (8006c8c <_localeconv_r+0x14>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	6a18      	ldr	r0, [r3, #32]
 8006c7e:	4b04      	ldr	r3, [pc, #16]	; (8006c90 <_localeconv_r+0x18>)
 8006c80:	2800      	cmp	r0, #0
 8006c82:	bf08      	it	eq
 8006c84:	4618      	moveq	r0, r3
 8006c86:	30f0      	adds	r0, #240	; 0xf0
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop
 8006c8c:	2000000c 	.word	0x2000000c
 8006c90:	20000070 	.word	0x20000070

08006c94 <malloc>:
 8006c94:	4b02      	ldr	r3, [pc, #8]	; (8006ca0 <malloc+0xc>)
 8006c96:	4601      	mov	r1, r0
 8006c98:	6818      	ldr	r0, [r3, #0]
 8006c9a:	f000 bc7b 	b.w	8007594 <_malloc_r>
 8006c9e:	bf00      	nop
 8006ca0:	2000000c 	.word	0x2000000c

08006ca4 <__ascii_mbtowc>:
 8006ca4:	b082      	sub	sp, #8
 8006ca6:	b901      	cbnz	r1, 8006caa <__ascii_mbtowc+0x6>
 8006ca8:	a901      	add	r1, sp, #4
 8006caa:	b142      	cbz	r2, 8006cbe <__ascii_mbtowc+0x1a>
 8006cac:	b14b      	cbz	r3, 8006cc2 <__ascii_mbtowc+0x1e>
 8006cae:	7813      	ldrb	r3, [r2, #0]
 8006cb0:	600b      	str	r3, [r1, #0]
 8006cb2:	7812      	ldrb	r2, [r2, #0]
 8006cb4:	1c10      	adds	r0, r2, #0
 8006cb6:	bf18      	it	ne
 8006cb8:	2001      	movne	r0, #1
 8006cba:	b002      	add	sp, #8
 8006cbc:	4770      	bx	lr
 8006cbe:	4610      	mov	r0, r2
 8006cc0:	e7fb      	b.n	8006cba <__ascii_mbtowc+0x16>
 8006cc2:	f06f 0001 	mvn.w	r0, #1
 8006cc6:	e7f8      	b.n	8006cba <__ascii_mbtowc+0x16>

08006cc8 <memcpy>:
 8006cc8:	b510      	push	{r4, lr}
 8006cca:	1e43      	subs	r3, r0, #1
 8006ccc:	440a      	add	r2, r1
 8006cce:	4291      	cmp	r1, r2
 8006cd0:	d100      	bne.n	8006cd4 <memcpy+0xc>
 8006cd2:	bd10      	pop	{r4, pc}
 8006cd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cdc:	e7f7      	b.n	8006cce <memcpy+0x6>

08006cde <_Balloc>:
 8006cde:	b570      	push	{r4, r5, r6, lr}
 8006ce0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006ce2:	4604      	mov	r4, r0
 8006ce4:	460e      	mov	r6, r1
 8006ce6:	b93d      	cbnz	r5, 8006cf8 <_Balloc+0x1a>
 8006ce8:	2010      	movs	r0, #16
 8006cea:	f7ff ffd3 	bl	8006c94 <malloc>
 8006cee:	6260      	str	r0, [r4, #36]	; 0x24
 8006cf0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006cf4:	6005      	str	r5, [r0, #0]
 8006cf6:	60c5      	str	r5, [r0, #12]
 8006cf8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006cfa:	68eb      	ldr	r3, [r5, #12]
 8006cfc:	b183      	cbz	r3, 8006d20 <_Balloc+0x42>
 8006cfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006d06:	b9b8      	cbnz	r0, 8006d38 <_Balloc+0x5a>
 8006d08:	2101      	movs	r1, #1
 8006d0a:	fa01 f506 	lsl.w	r5, r1, r6
 8006d0e:	1d6a      	adds	r2, r5, #5
 8006d10:	0092      	lsls	r2, r2, #2
 8006d12:	4620      	mov	r0, r4
 8006d14:	f000 fbe1 	bl	80074da <_calloc_r>
 8006d18:	b160      	cbz	r0, 8006d34 <_Balloc+0x56>
 8006d1a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006d1e:	e00e      	b.n	8006d3e <_Balloc+0x60>
 8006d20:	2221      	movs	r2, #33	; 0x21
 8006d22:	2104      	movs	r1, #4
 8006d24:	4620      	mov	r0, r4
 8006d26:	f000 fbd8 	bl	80074da <_calloc_r>
 8006d2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d2c:	60e8      	str	r0, [r5, #12]
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1e4      	bne.n	8006cfe <_Balloc+0x20>
 8006d34:	2000      	movs	r0, #0
 8006d36:	bd70      	pop	{r4, r5, r6, pc}
 8006d38:	6802      	ldr	r2, [r0, #0]
 8006d3a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d44:	e7f7      	b.n	8006d36 <_Balloc+0x58>

08006d46 <_Bfree>:
 8006d46:	b570      	push	{r4, r5, r6, lr}
 8006d48:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006d4a:	4606      	mov	r6, r0
 8006d4c:	460d      	mov	r5, r1
 8006d4e:	b93c      	cbnz	r4, 8006d60 <_Bfree+0x1a>
 8006d50:	2010      	movs	r0, #16
 8006d52:	f7ff ff9f 	bl	8006c94 <malloc>
 8006d56:	6270      	str	r0, [r6, #36]	; 0x24
 8006d58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d5c:	6004      	str	r4, [r0, #0]
 8006d5e:	60c4      	str	r4, [r0, #12]
 8006d60:	b13d      	cbz	r5, 8006d72 <_Bfree+0x2c>
 8006d62:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006d64:	686a      	ldr	r2, [r5, #4]
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d6c:	6029      	str	r1, [r5, #0]
 8006d6e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006d72:	bd70      	pop	{r4, r5, r6, pc}

08006d74 <__multadd>:
 8006d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d78:	690d      	ldr	r5, [r1, #16]
 8006d7a:	461f      	mov	r7, r3
 8006d7c:	4606      	mov	r6, r0
 8006d7e:	460c      	mov	r4, r1
 8006d80:	f101 0c14 	add.w	ip, r1, #20
 8006d84:	2300      	movs	r3, #0
 8006d86:	f8dc 0000 	ldr.w	r0, [ip]
 8006d8a:	b281      	uxth	r1, r0
 8006d8c:	fb02 7101 	mla	r1, r2, r1, r7
 8006d90:	0c0f      	lsrs	r7, r1, #16
 8006d92:	0c00      	lsrs	r0, r0, #16
 8006d94:	fb02 7000 	mla	r0, r2, r0, r7
 8006d98:	b289      	uxth	r1, r1
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006da0:	429d      	cmp	r5, r3
 8006da2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006da6:	f84c 1b04 	str.w	r1, [ip], #4
 8006daa:	dcec      	bgt.n	8006d86 <__multadd+0x12>
 8006dac:	b1d7      	cbz	r7, 8006de4 <__multadd+0x70>
 8006dae:	68a3      	ldr	r3, [r4, #8]
 8006db0:	42ab      	cmp	r3, r5
 8006db2:	dc12      	bgt.n	8006dda <__multadd+0x66>
 8006db4:	6861      	ldr	r1, [r4, #4]
 8006db6:	4630      	mov	r0, r6
 8006db8:	3101      	adds	r1, #1
 8006dba:	f7ff ff90 	bl	8006cde <_Balloc>
 8006dbe:	6922      	ldr	r2, [r4, #16]
 8006dc0:	3202      	adds	r2, #2
 8006dc2:	f104 010c 	add.w	r1, r4, #12
 8006dc6:	4680      	mov	r8, r0
 8006dc8:	0092      	lsls	r2, r2, #2
 8006dca:	300c      	adds	r0, #12
 8006dcc:	f7ff ff7c 	bl	8006cc8 <memcpy>
 8006dd0:	4621      	mov	r1, r4
 8006dd2:	4630      	mov	r0, r6
 8006dd4:	f7ff ffb7 	bl	8006d46 <_Bfree>
 8006dd8:	4644      	mov	r4, r8
 8006dda:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006dde:	3501      	adds	r5, #1
 8006de0:	615f      	str	r7, [r3, #20]
 8006de2:	6125      	str	r5, [r4, #16]
 8006de4:	4620      	mov	r0, r4
 8006de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006dea <__s2b>:
 8006dea:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dee:	460c      	mov	r4, r1
 8006df0:	4615      	mov	r5, r2
 8006df2:	461f      	mov	r7, r3
 8006df4:	2209      	movs	r2, #9
 8006df6:	3308      	adds	r3, #8
 8006df8:	4606      	mov	r6, r0
 8006dfa:	fb93 f3f2 	sdiv	r3, r3, r2
 8006dfe:	2100      	movs	r1, #0
 8006e00:	2201      	movs	r2, #1
 8006e02:	429a      	cmp	r2, r3
 8006e04:	db20      	blt.n	8006e48 <__s2b+0x5e>
 8006e06:	4630      	mov	r0, r6
 8006e08:	f7ff ff69 	bl	8006cde <_Balloc>
 8006e0c:	9b08      	ldr	r3, [sp, #32]
 8006e0e:	6143      	str	r3, [r0, #20]
 8006e10:	2d09      	cmp	r5, #9
 8006e12:	f04f 0301 	mov.w	r3, #1
 8006e16:	6103      	str	r3, [r0, #16]
 8006e18:	dd19      	ble.n	8006e4e <__s2b+0x64>
 8006e1a:	f104 0809 	add.w	r8, r4, #9
 8006e1e:	46c1      	mov	r9, r8
 8006e20:	442c      	add	r4, r5
 8006e22:	f819 3b01 	ldrb.w	r3, [r9], #1
 8006e26:	4601      	mov	r1, r0
 8006e28:	3b30      	subs	r3, #48	; 0x30
 8006e2a:	220a      	movs	r2, #10
 8006e2c:	4630      	mov	r0, r6
 8006e2e:	f7ff ffa1 	bl	8006d74 <__multadd>
 8006e32:	45a1      	cmp	r9, r4
 8006e34:	d1f5      	bne.n	8006e22 <__s2b+0x38>
 8006e36:	eb08 0405 	add.w	r4, r8, r5
 8006e3a:	3c08      	subs	r4, #8
 8006e3c:	1b2d      	subs	r5, r5, r4
 8006e3e:	1963      	adds	r3, r4, r5
 8006e40:	42bb      	cmp	r3, r7
 8006e42:	db07      	blt.n	8006e54 <__s2b+0x6a>
 8006e44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e48:	0052      	lsls	r2, r2, #1
 8006e4a:	3101      	adds	r1, #1
 8006e4c:	e7d9      	b.n	8006e02 <__s2b+0x18>
 8006e4e:	340a      	adds	r4, #10
 8006e50:	2509      	movs	r5, #9
 8006e52:	e7f3      	b.n	8006e3c <__s2b+0x52>
 8006e54:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e58:	4601      	mov	r1, r0
 8006e5a:	3b30      	subs	r3, #48	; 0x30
 8006e5c:	220a      	movs	r2, #10
 8006e5e:	4630      	mov	r0, r6
 8006e60:	f7ff ff88 	bl	8006d74 <__multadd>
 8006e64:	e7eb      	b.n	8006e3e <__s2b+0x54>

08006e66 <__hi0bits>:
 8006e66:	0c02      	lsrs	r2, r0, #16
 8006e68:	0412      	lsls	r2, r2, #16
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	b9b2      	cbnz	r2, 8006e9c <__hi0bits+0x36>
 8006e6e:	0403      	lsls	r3, r0, #16
 8006e70:	2010      	movs	r0, #16
 8006e72:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006e76:	bf04      	itt	eq
 8006e78:	021b      	lsleq	r3, r3, #8
 8006e7a:	3008      	addeq	r0, #8
 8006e7c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006e80:	bf04      	itt	eq
 8006e82:	011b      	lsleq	r3, r3, #4
 8006e84:	3004      	addeq	r0, #4
 8006e86:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006e8a:	bf04      	itt	eq
 8006e8c:	009b      	lsleq	r3, r3, #2
 8006e8e:	3002      	addeq	r0, #2
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	db06      	blt.n	8006ea2 <__hi0bits+0x3c>
 8006e94:	005b      	lsls	r3, r3, #1
 8006e96:	d503      	bpl.n	8006ea0 <__hi0bits+0x3a>
 8006e98:	3001      	adds	r0, #1
 8006e9a:	4770      	bx	lr
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	e7e8      	b.n	8006e72 <__hi0bits+0xc>
 8006ea0:	2020      	movs	r0, #32
 8006ea2:	4770      	bx	lr

08006ea4 <__lo0bits>:
 8006ea4:	6803      	ldr	r3, [r0, #0]
 8006ea6:	f013 0207 	ands.w	r2, r3, #7
 8006eaa:	4601      	mov	r1, r0
 8006eac:	d00b      	beq.n	8006ec6 <__lo0bits+0x22>
 8006eae:	07da      	lsls	r2, r3, #31
 8006eb0:	d423      	bmi.n	8006efa <__lo0bits+0x56>
 8006eb2:	0798      	lsls	r0, r3, #30
 8006eb4:	bf49      	itett	mi
 8006eb6:	085b      	lsrmi	r3, r3, #1
 8006eb8:	089b      	lsrpl	r3, r3, #2
 8006eba:	2001      	movmi	r0, #1
 8006ebc:	600b      	strmi	r3, [r1, #0]
 8006ebe:	bf5c      	itt	pl
 8006ec0:	600b      	strpl	r3, [r1, #0]
 8006ec2:	2002      	movpl	r0, #2
 8006ec4:	4770      	bx	lr
 8006ec6:	b298      	uxth	r0, r3
 8006ec8:	b9a8      	cbnz	r0, 8006ef6 <__lo0bits+0x52>
 8006eca:	0c1b      	lsrs	r3, r3, #16
 8006ecc:	2010      	movs	r0, #16
 8006ece:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006ed2:	bf04      	itt	eq
 8006ed4:	0a1b      	lsreq	r3, r3, #8
 8006ed6:	3008      	addeq	r0, #8
 8006ed8:	071a      	lsls	r2, r3, #28
 8006eda:	bf04      	itt	eq
 8006edc:	091b      	lsreq	r3, r3, #4
 8006ede:	3004      	addeq	r0, #4
 8006ee0:	079a      	lsls	r2, r3, #30
 8006ee2:	bf04      	itt	eq
 8006ee4:	089b      	lsreq	r3, r3, #2
 8006ee6:	3002      	addeq	r0, #2
 8006ee8:	07da      	lsls	r2, r3, #31
 8006eea:	d402      	bmi.n	8006ef2 <__lo0bits+0x4e>
 8006eec:	085b      	lsrs	r3, r3, #1
 8006eee:	d006      	beq.n	8006efe <__lo0bits+0x5a>
 8006ef0:	3001      	adds	r0, #1
 8006ef2:	600b      	str	r3, [r1, #0]
 8006ef4:	4770      	bx	lr
 8006ef6:	4610      	mov	r0, r2
 8006ef8:	e7e9      	b.n	8006ece <__lo0bits+0x2a>
 8006efa:	2000      	movs	r0, #0
 8006efc:	4770      	bx	lr
 8006efe:	2020      	movs	r0, #32
 8006f00:	4770      	bx	lr

08006f02 <__i2b>:
 8006f02:	b510      	push	{r4, lr}
 8006f04:	460c      	mov	r4, r1
 8006f06:	2101      	movs	r1, #1
 8006f08:	f7ff fee9 	bl	8006cde <_Balloc>
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	6144      	str	r4, [r0, #20]
 8006f10:	6102      	str	r2, [r0, #16]
 8006f12:	bd10      	pop	{r4, pc}

08006f14 <__multiply>:
 8006f14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f18:	4614      	mov	r4, r2
 8006f1a:	690a      	ldr	r2, [r1, #16]
 8006f1c:	6923      	ldr	r3, [r4, #16]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	bfb8      	it	lt
 8006f22:	460b      	movlt	r3, r1
 8006f24:	4688      	mov	r8, r1
 8006f26:	bfbc      	itt	lt
 8006f28:	46a0      	movlt	r8, r4
 8006f2a:	461c      	movlt	r4, r3
 8006f2c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006f30:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006f34:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f38:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006f3c:	eb07 0609 	add.w	r6, r7, r9
 8006f40:	42b3      	cmp	r3, r6
 8006f42:	bfb8      	it	lt
 8006f44:	3101      	addlt	r1, #1
 8006f46:	f7ff feca 	bl	8006cde <_Balloc>
 8006f4a:	f100 0514 	add.w	r5, r0, #20
 8006f4e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006f52:	462b      	mov	r3, r5
 8006f54:	2200      	movs	r2, #0
 8006f56:	4573      	cmp	r3, lr
 8006f58:	d316      	bcc.n	8006f88 <__multiply+0x74>
 8006f5a:	f104 0214 	add.w	r2, r4, #20
 8006f5e:	f108 0114 	add.w	r1, r8, #20
 8006f62:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006f66:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	9b00      	ldr	r3, [sp, #0]
 8006f6e:	9201      	str	r2, [sp, #4]
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d80c      	bhi.n	8006f8e <__multiply+0x7a>
 8006f74:	2e00      	cmp	r6, #0
 8006f76:	dd03      	ble.n	8006f80 <__multiply+0x6c>
 8006f78:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d05d      	beq.n	800703c <__multiply+0x128>
 8006f80:	6106      	str	r6, [r0, #16]
 8006f82:	b003      	add	sp, #12
 8006f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f88:	f843 2b04 	str.w	r2, [r3], #4
 8006f8c:	e7e3      	b.n	8006f56 <__multiply+0x42>
 8006f8e:	f8b2 b000 	ldrh.w	fp, [r2]
 8006f92:	f1bb 0f00 	cmp.w	fp, #0
 8006f96:	d023      	beq.n	8006fe0 <__multiply+0xcc>
 8006f98:	4689      	mov	r9, r1
 8006f9a:	46ac      	mov	ip, r5
 8006f9c:	f04f 0800 	mov.w	r8, #0
 8006fa0:	f859 4b04 	ldr.w	r4, [r9], #4
 8006fa4:	f8dc a000 	ldr.w	sl, [ip]
 8006fa8:	b2a3      	uxth	r3, r4
 8006faa:	fa1f fa8a 	uxth.w	sl, sl
 8006fae:	fb0b a303 	mla	r3, fp, r3, sl
 8006fb2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006fb6:	f8dc 4000 	ldr.w	r4, [ip]
 8006fba:	4443      	add	r3, r8
 8006fbc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006fc0:	fb0b 840a 	mla	r4, fp, sl, r8
 8006fc4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006fc8:	46e2      	mov	sl, ip
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006fd0:	454f      	cmp	r7, r9
 8006fd2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006fd6:	f84a 3b04 	str.w	r3, [sl], #4
 8006fda:	d82b      	bhi.n	8007034 <__multiply+0x120>
 8006fdc:	f8cc 8004 	str.w	r8, [ip, #4]
 8006fe0:	9b01      	ldr	r3, [sp, #4]
 8006fe2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006fe6:	3204      	adds	r2, #4
 8006fe8:	f1ba 0f00 	cmp.w	sl, #0
 8006fec:	d020      	beq.n	8007030 <__multiply+0x11c>
 8006fee:	682b      	ldr	r3, [r5, #0]
 8006ff0:	4689      	mov	r9, r1
 8006ff2:	46a8      	mov	r8, r5
 8006ff4:	f04f 0b00 	mov.w	fp, #0
 8006ff8:	f8b9 c000 	ldrh.w	ip, [r9]
 8006ffc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007000:	fb0a 440c 	mla	r4, sl, ip, r4
 8007004:	445c      	add	r4, fp
 8007006:	46c4      	mov	ip, r8
 8007008:	b29b      	uxth	r3, r3
 800700a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800700e:	f84c 3b04 	str.w	r3, [ip], #4
 8007012:	f859 3b04 	ldr.w	r3, [r9], #4
 8007016:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800701a:	0c1b      	lsrs	r3, r3, #16
 800701c:	fb0a b303 	mla	r3, sl, r3, fp
 8007020:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007024:	454f      	cmp	r7, r9
 8007026:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800702a:	d805      	bhi.n	8007038 <__multiply+0x124>
 800702c:	f8c8 3004 	str.w	r3, [r8, #4]
 8007030:	3504      	adds	r5, #4
 8007032:	e79b      	b.n	8006f6c <__multiply+0x58>
 8007034:	46d4      	mov	ip, sl
 8007036:	e7b3      	b.n	8006fa0 <__multiply+0x8c>
 8007038:	46e0      	mov	r8, ip
 800703a:	e7dd      	b.n	8006ff8 <__multiply+0xe4>
 800703c:	3e01      	subs	r6, #1
 800703e:	e799      	b.n	8006f74 <__multiply+0x60>

08007040 <__pow5mult>:
 8007040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007044:	4615      	mov	r5, r2
 8007046:	f012 0203 	ands.w	r2, r2, #3
 800704a:	4606      	mov	r6, r0
 800704c:	460f      	mov	r7, r1
 800704e:	d007      	beq.n	8007060 <__pow5mult+0x20>
 8007050:	3a01      	subs	r2, #1
 8007052:	4c21      	ldr	r4, [pc, #132]	; (80070d8 <__pow5mult+0x98>)
 8007054:	2300      	movs	r3, #0
 8007056:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800705a:	f7ff fe8b 	bl	8006d74 <__multadd>
 800705e:	4607      	mov	r7, r0
 8007060:	10ad      	asrs	r5, r5, #2
 8007062:	d035      	beq.n	80070d0 <__pow5mult+0x90>
 8007064:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007066:	b93c      	cbnz	r4, 8007078 <__pow5mult+0x38>
 8007068:	2010      	movs	r0, #16
 800706a:	f7ff fe13 	bl	8006c94 <malloc>
 800706e:	6270      	str	r0, [r6, #36]	; 0x24
 8007070:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007074:	6004      	str	r4, [r0, #0]
 8007076:	60c4      	str	r4, [r0, #12]
 8007078:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800707c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007080:	b94c      	cbnz	r4, 8007096 <__pow5mult+0x56>
 8007082:	f240 2171 	movw	r1, #625	; 0x271
 8007086:	4630      	mov	r0, r6
 8007088:	f7ff ff3b 	bl	8006f02 <__i2b>
 800708c:	2300      	movs	r3, #0
 800708e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007092:	4604      	mov	r4, r0
 8007094:	6003      	str	r3, [r0, #0]
 8007096:	f04f 0800 	mov.w	r8, #0
 800709a:	07eb      	lsls	r3, r5, #31
 800709c:	d50a      	bpl.n	80070b4 <__pow5mult+0x74>
 800709e:	4639      	mov	r1, r7
 80070a0:	4622      	mov	r2, r4
 80070a2:	4630      	mov	r0, r6
 80070a4:	f7ff ff36 	bl	8006f14 <__multiply>
 80070a8:	4639      	mov	r1, r7
 80070aa:	4681      	mov	r9, r0
 80070ac:	4630      	mov	r0, r6
 80070ae:	f7ff fe4a 	bl	8006d46 <_Bfree>
 80070b2:	464f      	mov	r7, r9
 80070b4:	106d      	asrs	r5, r5, #1
 80070b6:	d00b      	beq.n	80070d0 <__pow5mult+0x90>
 80070b8:	6820      	ldr	r0, [r4, #0]
 80070ba:	b938      	cbnz	r0, 80070cc <__pow5mult+0x8c>
 80070bc:	4622      	mov	r2, r4
 80070be:	4621      	mov	r1, r4
 80070c0:	4630      	mov	r0, r6
 80070c2:	f7ff ff27 	bl	8006f14 <__multiply>
 80070c6:	6020      	str	r0, [r4, #0]
 80070c8:	f8c0 8000 	str.w	r8, [r0]
 80070cc:	4604      	mov	r4, r0
 80070ce:	e7e4      	b.n	800709a <__pow5mult+0x5a>
 80070d0:	4638      	mov	r0, r7
 80070d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070d6:	bf00      	nop
 80070d8:	08007be8 	.word	0x08007be8

080070dc <__lshift>:
 80070dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070e0:	460c      	mov	r4, r1
 80070e2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070e6:	6923      	ldr	r3, [r4, #16]
 80070e8:	6849      	ldr	r1, [r1, #4]
 80070ea:	eb0a 0903 	add.w	r9, sl, r3
 80070ee:	68a3      	ldr	r3, [r4, #8]
 80070f0:	4607      	mov	r7, r0
 80070f2:	4616      	mov	r6, r2
 80070f4:	f109 0501 	add.w	r5, r9, #1
 80070f8:	42ab      	cmp	r3, r5
 80070fa:	db32      	blt.n	8007162 <__lshift+0x86>
 80070fc:	4638      	mov	r0, r7
 80070fe:	f7ff fdee 	bl	8006cde <_Balloc>
 8007102:	2300      	movs	r3, #0
 8007104:	4680      	mov	r8, r0
 8007106:	f100 0114 	add.w	r1, r0, #20
 800710a:	461a      	mov	r2, r3
 800710c:	4553      	cmp	r3, sl
 800710e:	db2b      	blt.n	8007168 <__lshift+0x8c>
 8007110:	6920      	ldr	r0, [r4, #16]
 8007112:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007116:	f104 0314 	add.w	r3, r4, #20
 800711a:	f016 021f 	ands.w	r2, r6, #31
 800711e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007122:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007126:	d025      	beq.n	8007174 <__lshift+0x98>
 8007128:	f1c2 0e20 	rsb	lr, r2, #32
 800712c:	2000      	movs	r0, #0
 800712e:	681e      	ldr	r6, [r3, #0]
 8007130:	468a      	mov	sl, r1
 8007132:	4096      	lsls	r6, r2
 8007134:	4330      	orrs	r0, r6
 8007136:	f84a 0b04 	str.w	r0, [sl], #4
 800713a:	f853 0b04 	ldr.w	r0, [r3], #4
 800713e:	459c      	cmp	ip, r3
 8007140:	fa20 f00e 	lsr.w	r0, r0, lr
 8007144:	d814      	bhi.n	8007170 <__lshift+0x94>
 8007146:	6048      	str	r0, [r1, #4]
 8007148:	b108      	cbz	r0, 800714e <__lshift+0x72>
 800714a:	f109 0502 	add.w	r5, r9, #2
 800714e:	3d01      	subs	r5, #1
 8007150:	4638      	mov	r0, r7
 8007152:	f8c8 5010 	str.w	r5, [r8, #16]
 8007156:	4621      	mov	r1, r4
 8007158:	f7ff fdf5 	bl	8006d46 <_Bfree>
 800715c:	4640      	mov	r0, r8
 800715e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007162:	3101      	adds	r1, #1
 8007164:	005b      	lsls	r3, r3, #1
 8007166:	e7c7      	b.n	80070f8 <__lshift+0x1c>
 8007168:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800716c:	3301      	adds	r3, #1
 800716e:	e7cd      	b.n	800710c <__lshift+0x30>
 8007170:	4651      	mov	r1, sl
 8007172:	e7dc      	b.n	800712e <__lshift+0x52>
 8007174:	3904      	subs	r1, #4
 8007176:	f853 2b04 	ldr.w	r2, [r3], #4
 800717a:	f841 2f04 	str.w	r2, [r1, #4]!
 800717e:	459c      	cmp	ip, r3
 8007180:	d8f9      	bhi.n	8007176 <__lshift+0x9a>
 8007182:	e7e4      	b.n	800714e <__lshift+0x72>

08007184 <__mcmp>:
 8007184:	6903      	ldr	r3, [r0, #16]
 8007186:	690a      	ldr	r2, [r1, #16]
 8007188:	1a9b      	subs	r3, r3, r2
 800718a:	b530      	push	{r4, r5, lr}
 800718c:	d10c      	bne.n	80071a8 <__mcmp+0x24>
 800718e:	0092      	lsls	r2, r2, #2
 8007190:	3014      	adds	r0, #20
 8007192:	3114      	adds	r1, #20
 8007194:	1884      	adds	r4, r0, r2
 8007196:	4411      	add	r1, r2
 8007198:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800719c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071a0:	4295      	cmp	r5, r2
 80071a2:	d003      	beq.n	80071ac <__mcmp+0x28>
 80071a4:	d305      	bcc.n	80071b2 <__mcmp+0x2e>
 80071a6:	2301      	movs	r3, #1
 80071a8:	4618      	mov	r0, r3
 80071aa:	bd30      	pop	{r4, r5, pc}
 80071ac:	42a0      	cmp	r0, r4
 80071ae:	d3f3      	bcc.n	8007198 <__mcmp+0x14>
 80071b0:	e7fa      	b.n	80071a8 <__mcmp+0x24>
 80071b2:	f04f 33ff 	mov.w	r3, #4294967295
 80071b6:	e7f7      	b.n	80071a8 <__mcmp+0x24>

080071b8 <__mdiff>:
 80071b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071bc:	460d      	mov	r5, r1
 80071be:	4607      	mov	r7, r0
 80071c0:	4611      	mov	r1, r2
 80071c2:	4628      	mov	r0, r5
 80071c4:	4614      	mov	r4, r2
 80071c6:	f7ff ffdd 	bl	8007184 <__mcmp>
 80071ca:	1e06      	subs	r6, r0, #0
 80071cc:	d108      	bne.n	80071e0 <__mdiff+0x28>
 80071ce:	4631      	mov	r1, r6
 80071d0:	4638      	mov	r0, r7
 80071d2:	f7ff fd84 	bl	8006cde <_Balloc>
 80071d6:	2301      	movs	r3, #1
 80071d8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80071dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e0:	bfa4      	itt	ge
 80071e2:	4623      	movge	r3, r4
 80071e4:	462c      	movge	r4, r5
 80071e6:	4638      	mov	r0, r7
 80071e8:	6861      	ldr	r1, [r4, #4]
 80071ea:	bfa6      	itte	ge
 80071ec:	461d      	movge	r5, r3
 80071ee:	2600      	movge	r6, #0
 80071f0:	2601      	movlt	r6, #1
 80071f2:	f7ff fd74 	bl	8006cde <_Balloc>
 80071f6:	692b      	ldr	r3, [r5, #16]
 80071f8:	60c6      	str	r6, [r0, #12]
 80071fa:	6926      	ldr	r6, [r4, #16]
 80071fc:	f105 0914 	add.w	r9, r5, #20
 8007200:	f104 0214 	add.w	r2, r4, #20
 8007204:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007208:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800720c:	f100 0514 	add.w	r5, r0, #20
 8007210:	f04f 0e00 	mov.w	lr, #0
 8007214:	f852 ab04 	ldr.w	sl, [r2], #4
 8007218:	f859 4b04 	ldr.w	r4, [r9], #4
 800721c:	fa1e f18a 	uxtah	r1, lr, sl
 8007220:	b2a3      	uxth	r3, r4
 8007222:	1ac9      	subs	r1, r1, r3
 8007224:	0c23      	lsrs	r3, r4, #16
 8007226:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800722a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800722e:	b289      	uxth	r1, r1
 8007230:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007234:	45c8      	cmp	r8, r9
 8007236:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800723a:	4694      	mov	ip, r2
 800723c:	f845 3b04 	str.w	r3, [r5], #4
 8007240:	d8e8      	bhi.n	8007214 <__mdiff+0x5c>
 8007242:	45bc      	cmp	ip, r7
 8007244:	d304      	bcc.n	8007250 <__mdiff+0x98>
 8007246:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800724a:	b183      	cbz	r3, 800726e <__mdiff+0xb6>
 800724c:	6106      	str	r6, [r0, #16]
 800724e:	e7c5      	b.n	80071dc <__mdiff+0x24>
 8007250:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007254:	fa1e f381 	uxtah	r3, lr, r1
 8007258:	141a      	asrs	r2, r3, #16
 800725a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800725e:	b29b      	uxth	r3, r3
 8007260:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007264:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007268:	f845 3b04 	str.w	r3, [r5], #4
 800726c:	e7e9      	b.n	8007242 <__mdiff+0x8a>
 800726e:	3e01      	subs	r6, #1
 8007270:	e7e9      	b.n	8007246 <__mdiff+0x8e>
	...

08007274 <__ulp>:
 8007274:	4b12      	ldr	r3, [pc, #72]	; (80072c0 <__ulp+0x4c>)
 8007276:	ee10 2a90 	vmov	r2, s1
 800727a:	401a      	ands	r2, r3
 800727c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8007280:	2b00      	cmp	r3, #0
 8007282:	dd04      	ble.n	800728e <__ulp+0x1a>
 8007284:	2000      	movs	r0, #0
 8007286:	4619      	mov	r1, r3
 8007288:	ec41 0b10 	vmov	d0, r0, r1
 800728c:	4770      	bx	lr
 800728e:	425b      	negs	r3, r3
 8007290:	151b      	asrs	r3, r3, #20
 8007292:	2b13      	cmp	r3, #19
 8007294:	f04f 0000 	mov.w	r0, #0
 8007298:	f04f 0100 	mov.w	r1, #0
 800729c:	dc04      	bgt.n	80072a8 <__ulp+0x34>
 800729e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80072a2:	fa42 f103 	asr.w	r1, r2, r3
 80072a6:	e7ef      	b.n	8007288 <__ulp+0x14>
 80072a8:	3b14      	subs	r3, #20
 80072aa:	2b1e      	cmp	r3, #30
 80072ac:	f04f 0201 	mov.w	r2, #1
 80072b0:	bfda      	itte	le
 80072b2:	f1c3 031f 	rsble	r3, r3, #31
 80072b6:	fa02 f303 	lslle.w	r3, r2, r3
 80072ba:	4613      	movgt	r3, r2
 80072bc:	4618      	mov	r0, r3
 80072be:	e7e3      	b.n	8007288 <__ulp+0x14>
 80072c0:	7ff00000 	.word	0x7ff00000

080072c4 <__b2d>:
 80072c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c6:	6905      	ldr	r5, [r0, #16]
 80072c8:	f100 0714 	add.w	r7, r0, #20
 80072cc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80072d0:	1f2e      	subs	r6, r5, #4
 80072d2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80072d6:	4620      	mov	r0, r4
 80072d8:	f7ff fdc5 	bl	8006e66 <__hi0bits>
 80072dc:	f1c0 0320 	rsb	r3, r0, #32
 80072e0:	280a      	cmp	r0, #10
 80072e2:	600b      	str	r3, [r1, #0]
 80072e4:	f8df c074 	ldr.w	ip, [pc, #116]	; 800735c <__b2d+0x98>
 80072e8:	dc14      	bgt.n	8007314 <__b2d+0x50>
 80072ea:	f1c0 0e0b 	rsb	lr, r0, #11
 80072ee:	fa24 f10e 	lsr.w	r1, r4, lr
 80072f2:	42b7      	cmp	r7, r6
 80072f4:	ea41 030c 	orr.w	r3, r1, ip
 80072f8:	bf34      	ite	cc
 80072fa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80072fe:	2100      	movcs	r1, #0
 8007300:	3015      	adds	r0, #21
 8007302:	fa04 f000 	lsl.w	r0, r4, r0
 8007306:	fa21 f10e 	lsr.w	r1, r1, lr
 800730a:	ea40 0201 	orr.w	r2, r0, r1
 800730e:	ec43 2b10 	vmov	d0, r2, r3
 8007312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007314:	42b7      	cmp	r7, r6
 8007316:	bf3a      	itte	cc
 8007318:	f1a5 0608 	subcc.w	r6, r5, #8
 800731c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007320:	2100      	movcs	r1, #0
 8007322:	380b      	subs	r0, #11
 8007324:	d015      	beq.n	8007352 <__b2d+0x8e>
 8007326:	4084      	lsls	r4, r0
 8007328:	f1c0 0520 	rsb	r5, r0, #32
 800732c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8007330:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007334:	42be      	cmp	r6, r7
 8007336:	fa21 fc05 	lsr.w	ip, r1, r5
 800733a:	ea44 030c 	orr.w	r3, r4, ip
 800733e:	bf8c      	ite	hi
 8007340:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007344:	2400      	movls	r4, #0
 8007346:	fa01 f000 	lsl.w	r0, r1, r0
 800734a:	40ec      	lsrs	r4, r5
 800734c:	ea40 0204 	orr.w	r2, r0, r4
 8007350:	e7dd      	b.n	800730e <__b2d+0x4a>
 8007352:	ea44 030c 	orr.w	r3, r4, ip
 8007356:	460a      	mov	r2, r1
 8007358:	e7d9      	b.n	800730e <__b2d+0x4a>
 800735a:	bf00      	nop
 800735c:	3ff00000 	.word	0x3ff00000

08007360 <__d2b>:
 8007360:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007364:	460e      	mov	r6, r1
 8007366:	2101      	movs	r1, #1
 8007368:	ec59 8b10 	vmov	r8, r9, d0
 800736c:	4615      	mov	r5, r2
 800736e:	f7ff fcb6 	bl	8006cde <_Balloc>
 8007372:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007376:	4607      	mov	r7, r0
 8007378:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800737c:	bb34      	cbnz	r4, 80073cc <__d2b+0x6c>
 800737e:	9301      	str	r3, [sp, #4]
 8007380:	f1b8 0300 	subs.w	r3, r8, #0
 8007384:	d027      	beq.n	80073d6 <__d2b+0x76>
 8007386:	a802      	add	r0, sp, #8
 8007388:	f840 3d08 	str.w	r3, [r0, #-8]!
 800738c:	f7ff fd8a 	bl	8006ea4 <__lo0bits>
 8007390:	9900      	ldr	r1, [sp, #0]
 8007392:	b1f0      	cbz	r0, 80073d2 <__d2b+0x72>
 8007394:	9a01      	ldr	r2, [sp, #4]
 8007396:	f1c0 0320 	rsb	r3, r0, #32
 800739a:	fa02 f303 	lsl.w	r3, r2, r3
 800739e:	430b      	orrs	r3, r1
 80073a0:	40c2      	lsrs	r2, r0
 80073a2:	617b      	str	r3, [r7, #20]
 80073a4:	9201      	str	r2, [sp, #4]
 80073a6:	9b01      	ldr	r3, [sp, #4]
 80073a8:	61bb      	str	r3, [r7, #24]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	bf14      	ite	ne
 80073ae:	2102      	movne	r1, #2
 80073b0:	2101      	moveq	r1, #1
 80073b2:	6139      	str	r1, [r7, #16]
 80073b4:	b1c4      	cbz	r4, 80073e8 <__d2b+0x88>
 80073b6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80073ba:	4404      	add	r4, r0
 80073bc:	6034      	str	r4, [r6, #0]
 80073be:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80073c2:	6028      	str	r0, [r5, #0]
 80073c4:	4638      	mov	r0, r7
 80073c6:	b003      	add	sp, #12
 80073c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073d0:	e7d5      	b.n	800737e <__d2b+0x1e>
 80073d2:	6179      	str	r1, [r7, #20]
 80073d4:	e7e7      	b.n	80073a6 <__d2b+0x46>
 80073d6:	a801      	add	r0, sp, #4
 80073d8:	f7ff fd64 	bl	8006ea4 <__lo0bits>
 80073dc:	9b01      	ldr	r3, [sp, #4]
 80073de:	617b      	str	r3, [r7, #20]
 80073e0:	2101      	movs	r1, #1
 80073e2:	6139      	str	r1, [r7, #16]
 80073e4:	3020      	adds	r0, #32
 80073e6:	e7e5      	b.n	80073b4 <__d2b+0x54>
 80073e8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80073ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80073f0:	6030      	str	r0, [r6, #0]
 80073f2:	6918      	ldr	r0, [r3, #16]
 80073f4:	f7ff fd37 	bl	8006e66 <__hi0bits>
 80073f8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80073fc:	e7e1      	b.n	80073c2 <__d2b+0x62>

080073fe <__ratio>:
 80073fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007402:	4688      	mov	r8, r1
 8007404:	4669      	mov	r1, sp
 8007406:	4681      	mov	r9, r0
 8007408:	f7ff ff5c 	bl	80072c4 <__b2d>
 800740c:	a901      	add	r1, sp, #4
 800740e:	4640      	mov	r0, r8
 8007410:	ec57 6b10 	vmov	r6, r7, d0
 8007414:	f7ff ff56 	bl	80072c4 <__b2d>
 8007418:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800741c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007420:	eba3 0c02 	sub.w	ip, r3, r2
 8007424:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007428:	1a9b      	subs	r3, r3, r2
 800742a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800742e:	ec5b ab10 	vmov	sl, fp, d0
 8007432:	2b00      	cmp	r3, #0
 8007434:	bfce      	itee	gt
 8007436:	463a      	movgt	r2, r7
 8007438:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800743c:	465a      	movle	r2, fp
 800743e:	4659      	mov	r1, fp
 8007440:	463d      	mov	r5, r7
 8007442:	bfd4      	ite	le
 8007444:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8007448:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800744c:	4630      	mov	r0, r6
 800744e:	ee10 2a10 	vmov	r2, s0
 8007452:	460b      	mov	r3, r1
 8007454:	4629      	mov	r1, r5
 8007456:	f7f9 f9f9 	bl	800084c <__aeabi_ddiv>
 800745a:	ec41 0b10 	vmov	d0, r0, r1
 800745e:	b003      	add	sp, #12
 8007460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007464 <__copybits>:
 8007464:	3901      	subs	r1, #1
 8007466:	b510      	push	{r4, lr}
 8007468:	1149      	asrs	r1, r1, #5
 800746a:	6914      	ldr	r4, [r2, #16]
 800746c:	3101      	adds	r1, #1
 800746e:	f102 0314 	add.w	r3, r2, #20
 8007472:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007476:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800747a:	42a3      	cmp	r3, r4
 800747c:	4602      	mov	r2, r0
 800747e:	d303      	bcc.n	8007488 <__copybits+0x24>
 8007480:	2300      	movs	r3, #0
 8007482:	428a      	cmp	r2, r1
 8007484:	d305      	bcc.n	8007492 <__copybits+0x2e>
 8007486:	bd10      	pop	{r4, pc}
 8007488:	f853 2b04 	ldr.w	r2, [r3], #4
 800748c:	f840 2b04 	str.w	r2, [r0], #4
 8007490:	e7f3      	b.n	800747a <__copybits+0x16>
 8007492:	f842 3b04 	str.w	r3, [r2], #4
 8007496:	e7f4      	b.n	8007482 <__copybits+0x1e>

08007498 <__any_on>:
 8007498:	f100 0214 	add.w	r2, r0, #20
 800749c:	6900      	ldr	r0, [r0, #16]
 800749e:	114b      	asrs	r3, r1, #5
 80074a0:	4298      	cmp	r0, r3
 80074a2:	b510      	push	{r4, lr}
 80074a4:	db11      	blt.n	80074ca <__any_on+0x32>
 80074a6:	dd0a      	ble.n	80074be <__any_on+0x26>
 80074a8:	f011 011f 	ands.w	r1, r1, #31
 80074ac:	d007      	beq.n	80074be <__any_on+0x26>
 80074ae:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80074b2:	fa24 f001 	lsr.w	r0, r4, r1
 80074b6:	fa00 f101 	lsl.w	r1, r0, r1
 80074ba:	428c      	cmp	r4, r1
 80074bc:	d10b      	bne.n	80074d6 <__any_on+0x3e>
 80074be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d803      	bhi.n	80074ce <__any_on+0x36>
 80074c6:	2000      	movs	r0, #0
 80074c8:	bd10      	pop	{r4, pc}
 80074ca:	4603      	mov	r3, r0
 80074cc:	e7f7      	b.n	80074be <__any_on+0x26>
 80074ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074d2:	2900      	cmp	r1, #0
 80074d4:	d0f5      	beq.n	80074c2 <__any_on+0x2a>
 80074d6:	2001      	movs	r0, #1
 80074d8:	e7f6      	b.n	80074c8 <__any_on+0x30>

080074da <_calloc_r>:
 80074da:	b538      	push	{r3, r4, r5, lr}
 80074dc:	fb02 f401 	mul.w	r4, r2, r1
 80074e0:	4621      	mov	r1, r4
 80074e2:	f000 f857 	bl	8007594 <_malloc_r>
 80074e6:	4605      	mov	r5, r0
 80074e8:	b118      	cbz	r0, 80074f2 <_calloc_r+0x18>
 80074ea:	4622      	mov	r2, r4
 80074ec:	2100      	movs	r1, #0
 80074ee:	f7fc fd35 	bl	8003f5c <memset>
 80074f2:	4628      	mov	r0, r5
 80074f4:	bd38      	pop	{r3, r4, r5, pc}
	...

080074f8 <_free_r>:
 80074f8:	b538      	push	{r3, r4, r5, lr}
 80074fa:	4605      	mov	r5, r0
 80074fc:	2900      	cmp	r1, #0
 80074fe:	d045      	beq.n	800758c <_free_r+0x94>
 8007500:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007504:	1f0c      	subs	r4, r1, #4
 8007506:	2b00      	cmp	r3, #0
 8007508:	bfb8      	it	lt
 800750a:	18e4      	addlt	r4, r4, r3
 800750c:	f000 fa36 	bl	800797c <__malloc_lock>
 8007510:	4a1f      	ldr	r2, [pc, #124]	; (8007590 <_free_r+0x98>)
 8007512:	6813      	ldr	r3, [r2, #0]
 8007514:	4610      	mov	r0, r2
 8007516:	b933      	cbnz	r3, 8007526 <_free_r+0x2e>
 8007518:	6063      	str	r3, [r4, #4]
 800751a:	6014      	str	r4, [r2, #0]
 800751c:	4628      	mov	r0, r5
 800751e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007522:	f000 ba2c 	b.w	800797e <__malloc_unlock>
 8007526:	42a3      	cmp	r3, r4
 8007528:	d90c      	bls.n	8007544 <_free_r+0x4c>
 800752a:	6821      	ldr	r1, [r4, #0]
 800752c:	1862      	adds	r2, r4, r1
 800752e:	4293      	cmp	r3, r2
 8007530:	bf04      	itt	eq
 8007532:	681a      	ldreq	r2, [r3, #0]
 8007534:	685b      	ldreq	r3, [r3, #4]
 8007536:	6063      	str	r3, [r4, #4]
 8007538:	bf04      	itt	eq
 800753a:	1852      	addeq	r2, r2, r1
 800753c:	6022      	streq	r2, [r4, #0]
 800753e:	6004      	str	r4, [r0, #0]
 8007540:	e7ec      	b.n	800751c <_free_r+0x24>
 8007542:	4613      	mov	r3, r2
 8007544:	685a      	ldr	r2, [r3, #4]
 8007546:	b10a      	cbz	r2, 800754c <_free_r+0x54>
 8007548:	42a2      	cmp	r2, r4
 800754a:	d9fa      	bls.n	8007542 <_free_r+0x4a>
 800754c:	6819      	ldr	r1, [r3, #0]
 800754e:	1858      	adds	r0, r3, r1
 8007550:	42a0      	cmp	r0, r4
 8007552:	d10b      	bne.n	800756c <_free_r+0x74>
 8007554:	6820      	ldr	r0, [r4, #0]
 8007556:	4401      	add	r1, r0
 8007558:	1858      	adds	r0, r3, r1
 800755a:	4282      	cmp	r2, r0
 800755c:	6019      	str	r1, [r3, #0]
 800755e:	d1dd      	bne.n	800751c <_free_r+0x24>
 8007560:	6810      	ldr	r0, [r2, #0]
 8007562:	6852      	ldr	r2, [r2, #4]
 8007564:	605a      	str	r2, [r3, #4]
 8007566:	4401      	add	r1, r0
 8007568:	6019      	str	r1, [r3, #0]
 800756a:	e7d7      	b.n	800751c <_free_r+0x24>
 800756c:	d902      	bls.n	8007574 <_free_r+0x7c>
 800756e:	230c      	movs	r3, #12
 8007570:	602b      	str	r3, [r5, #0]
 8007572:	e7d3      	b.n	800751c <_free_r+0x24>
 8007574:	6820      	ldr	r0, [r4, #0]
 8007576:	1821      	adds	r1, r4, r0
 8007578:	428a      	cmp	r2, r1
 800757a:	bf04      	itt	eq
 800757c:	6811      	ldreq	r1, [r2, #0]
 800757e:	6852      	ldreq	r2, [r2, #4]
 8007580:	6062      	str	r2, [r4, #4]
 8007582:	bf04      	itt	eq
 8007584:	1809      	addeq	r1, r1, r0
 8007586:	6021      	streq	r1, [r4, #0]
 8007588:	605c      	str	r4, [r3, #4]
 800758a:	e7c7      	b.n	800751c <_free_r+0x24>
 800758c:	bd38      	pop	{r3, r4, r5, pc}
 800758e:	bf00      	nop
 8007590:	200001fc 	.word	0x200001fc

08007594 <_malloc_r>:
 8007594:	b570      	push	{r4, r5, r6, lr}
 8007596:	1ccd      	adds	r5, r1, #3
 8007598:	f025 0503 	bic.w	r5, r5, #3
 800759c:	3508      	adds	r5, #8
 800759e:	2d0c      	cmp	r5, #12
 80075a0:	bf38      	it	cc
 80075a2:	250c      	movcc	r5, #12
 80075a4:	2d00      	cmp	r5, #0
 80075a6:	4606      	mov	r6, r0
 80075a8:	db01      	blt.n	80075ae <_malloc_r+0x1a>
 80075aa:	42a9      	cmp	r1, r5
 80075ac:	d903      	bls.n	80075b6 <_malloc_r+0x22>
 80075ae:	230c      	movs	r3, #12
 80075b0:	6033      	str	r3, [r6, #0]
 80075b2:	2000      	movs	r0, #0
 80075b4:	bd70      	pop	{r4, r5, r6, pc}
 80075b6:	f000 f9e1 	bl	800797c <__malloc_lock>
 80075ba:	4a21      	ldr	r2, [pc, #132]	; (8007640 <_malloc_r+0xac>)
 80075bc:	6814      	ldr	r4, [r2, #0]
 80075be:	4621      	mov	r1, r4
 80075c0:	b991      	cbnz	r1, 80075e8 <_malloc_r+0x54>
 80075c2:	4c20      	ldr	r4, [pc, #128]	; (8007644 <_malloc_r+0xb0>)
 80075c4:	6823      	ldr	r3, [r4, #0]
 80075c6:	b91b      	cbnz	r3, 80075d0 <_malloc_r+0x3c>
 80075c8:	4630      	mov	r0, r6
 80075ca:	f000 f98f 	bl	80078ec <_sbrk_r>
 80075ce:	6020      	str	r0, [r4, #0]
 80075d0:	4629      	mov	r1, r5
 80075d2:	4630      	mov	r0, r6
 80075d4:	f000 f98a 	bl	80078ec <_sbrk_r>
 80075d8:	1c43      	adds	r3, r0, #1
 80075da:	d124      	bne.n	8007626 <_malloc_r+0x92>
 80075dc:	230c      	movs	r3, #12
 80075de:	6033      	str	r3, [r6, #0]
 80075e0:	4630      	mov	r0, r6
 80075e2:	f000 f9cc 	bl	800797e <__malloc_unlock>
 80075e6:	e7e4      	b.n	80075b2 <_malloc_r+0x1e>
 80075e8:	680b      	ldr	r3, [r1, #0]
 80075ea:	1b5b      	subs	r3, r3, r5
 80075ec:	d418      	bmi.n	8007620 <_malloc_r+0x8c>
 80075ee:	2b0b      	cmp	r3, #11
 80075f0:	d90f      	bls.n	8007612 <_malloc_r+0x7e>
 80075f2:	600b      	str	r3, [r1, #0]
 80075f4:	50cd      	str	r5, [r1, r3]
 80075f6:	18cc      	adds	r4, r1, r3
 80075f8:	4630      	mov	r0, r6
 80075fa:	f000 f9c0 	bl	800797e <__malloc_unlock>
 80075fe:	f104 000b 	add.w	r0, r4, #11
 8007602:	1d23      	adds	r3, r4, #4
 8007604:	f020 0007 	bic.w	r0, r0, #7
 8007608:	1ac3      	subs	r3, r0, r3
 800760a:	d0d3      	beq.n	80075b4 <_malloc_r+0x20>
 800760c:	425a      	negs	r2, r3
 800760e:	50e2      	str	r2, [r4, r3]
 8007610:	e7d0      	b.n	80075b4 <_malloc_r+0x20>
 8007612:	428c      	cmp	r4, r1
 8007614:	684b      	ldr	r3, [r1, #4]
 8007616:	bf16      	itet	ne
 8007618:	6063      	strne	r3, [r4, #4]
 800761a:	6013      	streq	r3, [r2, #0]
 800761c:	460c      	movne	r4, r1
 800761e:	e7eb      	b.n	80075f8 <_malloc_r+0x64>
 8007620:	460c      	mov	r4, r1
 8007622:	6849      	ldr	r1, [r1, #4]
 8007624:	e7cc      	b.n	80075c0 <_malloc_r+0x2c>
 8007626:	1cc4      	adds	r4, r0, #3
 8007628:	f024 0403 	bic.w	r4, r4, #3
 800762c:	42a0      	cmp	r0, r4
 800762e:	d005      	beq.n	800763c <_malloc_r+0xa8>
 8007630:	1a21      	subs	r1, r4, r0
 8007632:	4630      	mov	r0, r6
 8007634:	f000 f95a 	bl	80078ec <_sbrk_r>
 8007638:	3001      	adds	r0, #1
 800763a:	d0cf      	beq.n	80075dc <_malloc_r+0x48>
 800763c:	6025      	str	r5, [r4, #0]
 800763e:	e7db      	b.n	80075f8 <_malloc_r+0x64>
 8007640:	200001fc 	.word	0x200001fc
 8007644:	20000200 	.word	0x20000200

08007648 <__ssputs_r>:
 8007648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800764c:	688e      	ldr	r6, [r1, #8]
 800764e:	429e      	cmp	r6, r3
 8007650:	4682      	mov	sl, r0
 8007652:	460c      	mov	r4, r1
 8007654:	4690      	mov	r8, r2
 8007656:	4699      	mov	r9, r3
 8007658:	d837      	bhi.n	80076ca <__ssputs_r+0x82>
 800765a:	898a      	ldrh	r2, [r1, #12]
 800765c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007660:	d031      	beq.n	80076c6 <__ssputs_r+0x7e>
 8007662:	6825      	ldr	r5, [r4, #0]
 8007664:	6909      	ldr	r1, [r1, #16]
 8007666:	1a6f      	subs	r7, r5, r1
 8007668:	6965      	ldr	r5, [r4, #20]
 800766a:	2302      	movs	r3, #2
 800766c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007670:	fb95 f5f3 	sdiv	r5, r5, r3
 8007674:	f109 0301 	add.w	r3, r9, #1
 8007678:	443b      	add	r3, r7
 800767a:	429d      	cmp	r5, r3
 800767c:	bf38      	it	cc
 800767e:	461d      	movcc	r5, r3
 8007680:	0553      	lsls	r3, r2, #21
 8007682:	d530      	bpl.n	80076e6 <__ssputs_r+0x9e>
 8007684:	4629      	mov	r1, r5
 8007686:	f7ff ff85 	bl	8007594 <_malloc_r>
 800768a:	4606      	mov	r6, r0
 800768c:	b950      	cbnz	r0, 80076a4 <__ssputs_r+0x5c>
 800768e:	230c      	movs	r3, #12
 8007690:	f8ca 3000 	str.w	r3, [sl]
 8007694:	89a3      	ldrh	r3, [r4, #12]
 8007696:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800769a:	81a3      	strh	r3, [r4, #12]
 800769c:	f04f 30ff 	mov.w	r0, #4294967295
 80076a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076a4:	463a      	mov	r2, r7
 80076a6:	6921      	ldr	r1, [r4, #16]
 80076a8:	f7ff fb0e 	bl	8006cc8 <memcpy>
 80076ac:	89a3      	ldrh	r3, [r4, #12]
 80076ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80076b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076b6:	81a3      	strh	r3, [r4, #12]
 80076b8:	6126      	str	r6, [r4, #16]
 80076ba:	6165      	str	r5, [r4, #20]
 80076bc:	443e      	add	r6, r7
 80076be:	1bed      	subs	r5, r5, r7
 80076c0:	6026      	str	r6, [r4, #0]
 80076c2:	60a5      	str	r5, [r4, #8]
 80076c4:	464e      	mov	r6, r9
 80076c6:	454e      	cmp	r6, r9
 80076c8:	d900      	bls.n	80076cc <__ssputs_r+0x84>
 80076ca:	464e      	mov	r6, r9
 80076cc:	4632      	mov	r2, r6
 80076ce:	4641      	mov	r1, r8
 80076d0:	6820      	ldr	r0, [r4, #0]
 80076d2:	f000 f93a 	bl	800794a <memmove>
 80076d6:	68a3      	ldr	r3, [r4, #8]
 80076d8:	1b9b      	subs	r3, r3, r6
 80076da:	60a3      	str	r3, [r4, #8]
 80076dc:	6823      	ldr	r3, [r4, #0]
 80076de:	441e      	add	r6, r3
 80076e0:	6026      	str	r6, [r4, #0]
 80076e2:	2000      	movs	r0, #0
 80076e4:	e7dc      	b.n	80076a0 <__ssputs_r+0x58>
 80076e6:	462a      	mov	r2, r5
 80076e8:	f000 f94a 	bl	8007980 <_realloc_r>
 80076ec:	4606      	mov	r6, r0
 80076ee:	2800      	cmp	r0, #0
 80076f0:	d1e2      	bne.n	80076b8 <__ssputs_r+0x70>
 80076f2:	6921      	ldr	r1, [r4, #16]
 80076f4:	4650      	mov	r0, sl
 80076f6:	f7ff feff 	bl	80074f8 <_free_r>
 80076fa:	e7c8      	b.n	800768e <__ssputs_r+0x46>

080076fc <_svfiprintf_r>:
 80076fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007700:	461d      	mov	r5, r3
 8007702:	898b      	ldrh	r3, [r1, #12]
 8007704:	061f      	lsls	r7, r3, #24
 8007706:	b09d      	sub	sp, #116	; 0x74
 8007708:	4680      	mov	r8, r0
 800770a:	460c      	mov	r4, r1
 800770c:	4616      	mov	r6, r2
 800770e:	d50f      	bpl.n	8007730 <_svfiprintf_r+0x34>
 8007710:	690b      	ldr	r3, [r1, #16]
 8007712:	b96b      	cbnz	r3, 8007730 <_svfiprintf_r+0x34>
 8007714:	2140      	movs	r1, #64	; 0x40
 8007716:	f7ff ff3d 	bl	8007594 <_malloc_r>
 800771a:	6020      	str	r0, [r4, #0]
 800771c:	6120      	str	r0, [r4, #16]
 800771e:	b928      	cbnz	r0, 800772c <_svfiprintf_r+0x30>
 8007720:	230c      	movs	r3, #12
 8007722:	f8c8 3000 	str.w	r3, [r8]
 8007726:	f04f 30ff 	mov.w	r0, #4294967295
 800772a:	e0c8      	b.n	80078be <_svfiprintf_r+0x1c2>
 800772c:	2340      	movs	r3, #64	; 0x40
 800772e:	6163      	str	r3, [r4, #20]
 8007730:	2300      	movs	r3, #0
 8007732:	9309      	str	r3, [sp, #36]	; 0x24
 8007734:	2320      	movs	r3, #32
 8007736:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800773a:	2330      	movs	r3, #48	; 0x30
 800773c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007740:	9503      	str	r5, [sp, #12]
 8007742:	f04f 0b01 	mov.w	fp, #1
 8007746:	4637      	mov	r7, r6
 8007748:	463d      	mov	r5, r7
 800774a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800774e:	b10b      	cbz	r3, 8007754 <_svfiprintf_r+0x58>
 8007750:	2b25      	cmp	r3, #37	; 0x25
 8007752:	d13e      	bne.n	80077d2 <_svfiprintf_r+0xd6>
 8007754:	ebb7 0a06 	subs.w	sl, r7, r6
 8007758:	d00b      	beq.n	8007772 <_svfiprintf_r+0x76>
 800775a:	4653      	mov	r3, sl
 800775c:	4632      	mov	r2, r6
 800775e:	4621      	mov	r1, r4
 8007760:	4640      	mov	r0, r8
 8007762:	f7ff ff71 	bl	8007648 <__ssputs_r>
 8007766:	3001      	adds	r0, #1
 8007768:	f000 80a4 	beq.w	80078b4 <_svfiprintf_r+0x1b8>
 800776c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800776e:	4453      	add	r3, sl
 8007770:	9309      	str	r3, [sp, #36]	; 0x24
 8007772:	783b      	ldrb	r3, [r7, #0]
 8007774:	2b00      	cmp	r3, #0
 8007776:	f000 809d 	beq.w	80078b4 <_svfiprintf_r+0x1b8>
 800777a:	2300      	movs	r3, #0
 800777c:	f04f 32ff 	mov.w	r2, #4294967295
 8007780:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007784:	9304      	str	r3, [sp, #16]
 8007786:	9307      	str	r3, [sp, #28]
 8007788:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800778c:	931a      	str	r3, [sp, #104]	; 0x68
 800778e:	462f      	mov	r7, r5
 8007790:	2205      	movs	r2, #5
 8007792:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007796:	4850      	ldr	r0, [pc, #320]	; (80078d8 <_svfiprintf_r+0x1dc>)
 8007798:	f7f8 fd22 	bl	80001e0 <memchr>
 800779c:	9b04      	ldr	r3, [sp, #16]
 800779e:	b9d0      	cbnz	r0, 80077d6 <_svfiprintf_r+0xda>
 80077a0:	06d9      	lsls	r1, r3, #27
 80077a2:	bf44      	itt	mi
 80077a4:	2220      	movmi	r2, #32
 80077a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80077aa:	071a      	lsls	r2, r3, #28
 80077ac:	bf44      	itt	mi
 80077ae:	222b      	movmi	r2, #43	; 0x2b
 80077b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80077b4:	782a      	ldrb	r2, [r5, #0]
 80077b6:	2a2a      	cmp	r2, #42	; 0x2a
 80077b8:	d015      	beq.n	80077e6 <_svfiprintf_r+0xea>
 80077ba:	9a07      	ldr	r2, [sp, #28]
 80077bc:	462f      	mov	r7, r5
 80077be:	2000      	movs	r0, #0
 80077c0:	250a      	movs	r5, #10
 80077c2:	4639      	mov	r1, r7
 80077c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077c8:	3b30      	subs	r3, #48	; 0x30
 80077ca:	2b09      	cmp	r3, #9
 80077cc:	d94d      	bls.n	800786a <_svfiprintf_r+0x16e>
 80077ce:	b1b8      	cbz	r0, 8007800 <_svfiprintf_r+0x104>
 80077d0:	e00f      	b.n	80077f2 <_svfiprintf_r+0xf6>
 80077d2:	462f      	mov	r7, r5
 80077d4:	e7b8      	b.n	8007748 <_svfiprintf_r+0x4c>
 80077d6:	4a40      	ldr	r2, [pc, #256]	; (80078d8 <_svfiprintf_r+0x1dc>)
 80077d8:	1a80      	subs	r0, r0, r2
 80077da:	fa0b f000 	lsl.w	r0, fp, r0
 80077de:	4318      	orrs	r0, r3
 80077e0:	9004      	str	r0, [sp, #16]
 80077e2:	463d      	mov	r5, r7
 80077e4:	e7d3      	b.n	800778e <_svfiprintf_r+0x92>
 80077e6:	9a03      	ldr	r2, [sp, #12]
 80077e8:	1d11      	adds	r1, r2, #4
 80077ea:	6812      	ldr	r2, [r2, #0]
 80077ec:	9103      	str	r1, [sp, #12]
 80077ee:	2a00      	cmp	r2, #0
 80077f0:	db01      	blt.n	80077f6 <_svfiprintf_r+0xfa>
 80077f2:	9207      	str	r2, [sp, #28]
 80077f4:	e004      	b.n	8007800 <_svfiprintf_r+0x104>
 80077f6:	4252      	negs	r2, r2
 80077f8:	f043 0302 	orr.w	r3, r3, #2
 80077fc:	9207      	str	r2, [sp, #28]
 80077fe:	9304      	str	r3, [sp, #16]
 8007800:	783b      	ldrb	r3, [r7, #0]
 8007802:	2b2e      	cmp	r3, #46	; 0x2e
 8007804:	d10c      	bne.n	8007820 <_svfiprintf_r+0x124>
 8007806:	787b      	ldrb	r3, [r7, #1]
 8007808:	2b2a      	cmp	r3, #42	; 0x2a
 800780a:	d133      	bne.n	8007874 <_svfiprintf_r+0x178>
 800780c:	9b03      	ldr	r3, [sp, #12]
 800780e:	1d1a      	adds	r2, r3, #4
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	9203      	str	r2, [sp, #12]
 8007814:	2b00      	cmp	r3, #0
 8007816:	bfb8      	it	lt
 8007818:	f04f 33ff 	movlt.w	r3, #4294967295
 800781c:	3702      	adds	r7, #2
 800781e:	9305      	str	r3, [sp, #20]
 8007820:	4d2e      	ldr	r5, [pc, #184]	; (80078dc <_svfiprintf_r+0x1e0>)
 8007822:	7839      	ldrb	r1, [r7, #0]
 8007824:	2203      	movs	r2, #3
 8007826:	4628      	mov	r0, r5
 8007828:	f7f8 fcda 	bl	80001e0 <memchr>
 800782c:	b138      	cbz	r0, 800783e <_svfiprintf_r+0x142>
 800782e:	2340      	movs	r3, #64	; 0x40
 8007830:	1b40      	subs	r0, r0, r5
 8007832:	fa03 f000 	lsl.w	r0, r3, r0
 8007836:	9b04      	ldr	r3, [sp, #16]
 8007838:	4303      	orrs	r3, r0
 800783a:	3701      	adds	r7, #1
 800783c:	9304      	str	r3, [sp, #16]
 800783e:	7839      	ldrb	r1, [r7, #0]
 8007840:	4827      	ldr	r0, [pc, #156]	; (80078e0 <_svfiprintf_r+0x1e4>)
 8007842:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007846:	2206      	movs	r2, #6
 8007848:	1c7e      	adds	r6, r7, #1
 800784a:	f7f8 fcc9 	bl	80001e0 <memchr>
 800784e:	2800      	cmp	r0, #0
 8007850:	d038      	beq.n	80078c4 <_svfiprintf_r+0x1c8>
 8007852:	4b24      	ldr	r3, [pc, #144]	; (80078e4 <_svfiprintf_r+0x1e8>)
 8007854:	bb13      	cbnz	r3, 800789c <_svfiprintf_r+0x1a0>
 8007856:	9b03      	ldr	r3, [sp, #12]
 8007858:	3307      	adds	r3, #7
 800785a:	f023 0307 	bic.w	r3, r3, #7
 800785e:	3308      	adds	r3, #8
 8007860:	9303      	str	r3, [sp, #12]
 8007862:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007864:	444b      	add	r3, r9
 8007866:	9309      	str	r3, [sp, #36]	; 0x24
 8007868:	e76d      	b.n	8007746 <_svfiprintf_r+0x4a>
 800786a:	fb05 3202 	mla	r2, r5, r2, r3
 800786e:	2001      	movs	r0, #1
 8007870:	460f      	mov	r7, r1
 8007872:	e7a6      	b.n	80077c2 <_svfiprintf_r+0xc6>
 8007874:	2300      	movs	r3, #0
 8007876:	3701      	adds	r7, #1
 8007878:	9305      	str	r3, [sp, #20]
 800787a:	4619      	mov	r1, r3
 800787c:	250a      	movs	r5, #10
 800787e:	4638      	mov	r0, r7
 8007880:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007884:	3a30      	subs	r2, #48	; 0x30
 8007886:	2a09      	cmp	r2, #9
 8007888:	d903      	bls.n	8007892 <_svfiprintf_r+0x196>
 800788a:	2b00      	cmp	r3, #0
 800788c:	d0c8      	beq.n	8007820 <_svfiprintf_r+0x124>
 800788e:	9105      	str	r1, [sp, #20]
 8007890:	e7c6      	b.n	8007820 <_svfiprintf_r+0x124>
 8007892:	fb05 2101 	mla	r1, r5, r1, r2
 8007896:	2301      	movs	r3, #1
 8007898:	4607      	mov	r7, r0
 800789a:	e7f0      	b.n	800787e <_svfiprintf_r+0x182>
 800789c:	ab03      	add	r3, sp, #12
 800789e:	9300      	str	r3, [sp, #0]
 80078a0:	4622      	mov	r2, r4
 80078a2:	4b11      	ldr	r3, [pc, #68]	; (80078e8 <_svfiprintf_r+0x1ec>)
 80078a4:	a904      	add	r1, sp, #16
 80078a6:	4640      	mov	r0, r8
 80078a8:	f7fc fbf4 	bl	8004094 <_printf_float>
 80078ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80078b0:	4681      	mov	r9, r0
 80078b2:	d1d6      	bne.n	8007862 <_svfiprintf_r+0x166>
 80078b4:	89a3      	ldrh	r3, [r4, #12]
 80078b6:	065b      	lsls	r3, r3, #25
 80078b8:	f53f af35 	bmi.w	8007726 <_svfiprintf_r+0x2a>
 80078bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80078be:	b01d      	add	sp, #116	; 0x74
 80078c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c4:	ab03      	add	r3, sp, #12
 80078c6:	9300      	str	r3, [sp, #0]
 80078c8:	4622      	mov	r2, r4
 80078ca:	4b07      	ldr	r3, [pc, #28]	; (80078e8 <_svfiprintf_r+0x1ec>)
 80078cc:	a904      	add	r1, sp, #16
 80078ce:	4640      	mov	r0, r8
 80078d0:	f7fc fe96 	bl	8004600 <_printf_i>
 80078d4:	e7ea      	b.n	80078ac <_svfiprintf_r+0x1b0>
 80078d6:	bf00      	nop
 80078d8:	08007bf4 	.word	0x08007bf4
 80078dc:	08007bfa 	.word	0x08007bfa
 80078e0:	08007bfe 	.word	0x08007bfe
 80078e4:	08004095 	.word	0x08004095
 80078e8:	08007649 	.word	0x08007649

080078ec <_sbrk_r>:
 80078ec:	b538      	push	{r3, r4, r5, lr}
 80078ee:	4c06      	ldr	r4, [pc, #24]	; (8007908 <_sbrk_r+0x1c>)
 80078f0:	2300      	movs	r3, #0
 80078f2:	4605      	mov	r5, r0
 80078f4:	4608      	mov	r0, r1
 80078f6:	6023      	str	r3, [r4, #0]
 80078f8:	f7f9 fd18 	bl	800132c <_sbrk>
 80078fc:	1c43      	adds	r3, r0, #1
 80078fe:	d102      	bne.n	8007906 <_sbrk_r+0x1a>
 8007900:	6823      	ldr	r3, [r4, #0]
 8007902:	b103      	cbz	r3, 8007906 <_sbrk_r+0x1a>
 8007904:	602b      	str	r3, [r5, #0]
 8007906:	bd38      	pop	{r3, r4, r5, pc}
 8007908:	20000340 	.word	0x20000340

0800790c <strncmp>:
 800790c:	b510      	push	{r4, lr}
 800790e:	b16a      	cbz	r2, 800792c <strncmp+0x20>
 8007910:	3901      	subs	r1, #1
 8007912:	1884      	adds	r4, r0, r2
 8007914:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007918:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800791c:	4293      	cmp	r3, r2
 800791e:	d103      	bne.n	8007928 <strncmp+0x1c>
 8007920:	42a0      	cmp	r0, r4
 8007922:	d001      	beq.n	8007928 <strncmp+0x1c>
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1f5      	bne.n	8007914 <strncmp+0x8>
 8007928:	1a98      	subs	r0, r3, r2
 800792a:	bd10      	pop	{r4, pc}
 800792c:	4610      	mov	r0, r2
 800792e:	e7fc      	b.n	800792a <strncmp+0x1e>

08007930 <__ascii_wctomb>:
 8007930:	b149      	cbz	r1, 8007946 <__ascii_wctomb+0x16>
 8007932:	2aff      	cmp	r2, #255	; 0xff
 8007934:	bf85      	ittet	hi
 8007936:	238a      	movhi	r3, #138	; 0x8a
 8007938:	6003      	strhi	r3, [r0, #0]
 800793a:	700a      	strbls	r2, [r1, #0]
 800793c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007940:	bf98      	it	ls
 8007942:	2001      	movls	r0, #1
 8007944:	4770      	bx	lr
 8007946:	4608      	mov	r0, r1
 8007948:	4770      	bx	lr

0800794a <memmove>:
 800794a:	4288      	cmp	r0, r1
 800794c:	b510      	push	{r4, lr}
 800794e:	eb01 0302 	add.w	r3, r1, r2
 8007952:	d807      	bhi.n	8007964 <memmove+0x1a>
 8007954:	1e42      	subs	r2, r0, #1
 8007956:	4299      	cmp	r1, r3
 8007958:	d00a      	beq.n	8007970 <memmove+0x26>
 800795a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800795e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007962:	e7f8      	b.n	8007956 <memmove+0xc>
 8007964:	4283      	cmp	r3, r0
 8007966:	d9f5      	bls.n	8007954 <memmove+0xa>
 8007968:	1881      	adds	r1, r0, r2
 800796a:	1ad2      	subs	r2, r2, r3
 800796c:	42d3      	cmn	r3, r2
 800796e:	d100      	bne.n	8007972 <memmove+0x28>
 8007970:	bd10      	pop	{r4, pc}
 8007972:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007976:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800797a:	e7f7      	b.n	800796c <memmove+0x22>

0800797c <__malloc_lock>:
 800797c:	4770      	bx	lr

0800797e <__malloc_unlock>:
 800797e:	4770      	bx	lr

08007980 <_realloc_r>:
 8007980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007982:	4607      	mov	r7, r0
 8007984:	4614      	mov	r4, r2
 8007986:	460e      	mov	r6, r1
 8007988:	b921      	cbnz	r1, 8007994 <_realloc_r+0x14>
 800798a:	4611      	mov	r1, r2
 800798c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007990:	f7ff be00 	b.w	8007594 <_malloc_r>
 8007994:	b922      	cbnz	r2, 80079a0 <_realloc_r+0x20>
 8007996:	f7ff fdaf 	bl	80074f8 <_free_r>
 800799a:	4625      	mov	r5, r4
 800799c:	4628      	mov	r0, r5
 800799e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079a0:	f000 f814 	bl	80079cc <_malloc_usable_size_r>
 80079a4:	42a0      	cmp	r0, r4
 80079a6:	d20f      	bcs.n	80079c8 <_realloc_r+0x48>
 80079a8:	4621      	mov	r1, r4
 80079aa:	4638      	mov	r0, r7
 80079ac:	f7ff fdf2 	bl	8007594 <_malloc_r>
 80079b0:	4605      	mov	r5, r0
 80079b2:	2800      	cmp	r0, #0
 80079b4:	d0f2      	beq.n	800799c <_realloc_r+0x1c>
 80079b6:	4631      	mov	r1, r6
 80079b8:	4622      	mov	r2, r4
 80079ba:	f7ff f985 	bl	8006cc8 <memcpy>
 80079be:	4631      	mov	r1, r6
 80079c0:	4638      	mov	r0, r7
 80079c2:	f7ff fd99 	bl	80074f8 <_free_r>
 80079c6:	e7e9      	b.n	800799c <_realloc_r+0x1c>
 80079c8:	4635      	mov	r5, r6
 80079ca:	e7e7      	b.n	800799c <_realloc_r+0x1c>

080079cc <_malloc_usable_size_r>:
 80079cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079d0:	1f18      	subs	r0, r3, #4
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	bfbc      	itt	lt
 80079d6:	580b      	ldrlt	r3, [r1, r0]
 80079d8:	18c0      	addlt	r0, r0, r3
 80079da:	4770      	bx	lr

080079dc <_init>:
 80079dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079de:	bf00      	nop
 80079e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079e2:	bc08      	pop	{r3}
 80079e4:	469e      	mov	lr, r3
 80079e6:	4770      	bx	lr

080079e8 <_fini>:
 80079e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ea:	bf00      	nop
 80079ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ee:	bc08      	pop	{r3}
 80079f0:	469e      	mov	lr, r3
 80079f2:	4770      	bx	lr
