DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I_inv2"
duLibraryName "Board"
duName "inverterIn"
elements [
]
mwi 0
uid 1806,0
)
(Instance
name "I_inv1"
duLibraryName "Board"
duName "inverterIn"
elements [
]
mwi 0
uid 1817,0
)
(Instance
name "I3"
duLibraryName "OBC"
duName "gpioBankControl"
elements [
(GiElement
name "PinNumber"
type "positive"
value "32"
)
]
mwi 0
uid 4619,0
)
(Instance
name "I5"
duLibraryName "OBC"
duName "gpioBankControl"
elements [
(GiElement
name "PinNumber"
type "positive"
value "32"
)
]
mwi 0
uid 4644,0
)
(Instance
name "I4"
duLibraryName "OBC"
duName "gpioBankControl"
elements [
(GiElement
name "PinNumber"
type "positive"
value "32"
)
]
mwi 0
uid 4669,0
)
(Instance
name "I2"
duLibraryName "OBC"
duName "gpioBankControl"
elements [
(GiElement
name "PinNumber"
type "positive"
value "32"
)
]
mwi 0
uid 4694,0
)
(Instance
name "I_dff"
duLibraryName "Board"
duName "DFF"
elements [
]
mwi 0
uid 5429,0
)
(Instance
name "I1"
duLibraryName "OBC"
duName "Test"
elements [
]
mwi 0
uid 5781,0
)
(Instance
name "I6"
duLibraryName "Gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 9291,0
)
(Instance
name "I7"
duLibraryName "Gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 9302,0
)
(Instance
name "I8"
duLibraryName "Gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 9321,0
)
(Instance
name "I9"
duLibraryName "Gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 9340,0
)
(Instance
name "I0"
duLibraryName "OBC"
duName "SPI_Control"
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
]
mwi 0
uid 10689,0
)
(Instance
name "I14"
duLibraryName "Board"
duName "SPI_IO_Tristate"
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
(GiElement
name "PinNumber"
type "integer"
value "32"
)
]
mwi 0
uid 11507,0
)
(Instance
name "I11"
duLibraryName "Board"
duName "SPI_IO_Tristate"
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
(GiElement
name "PinNumber"
type "integer"
value "32"
)
]
mwi 0
uid 11552,0
)
(Instance
name "I12"
duLibraryName "Board"
duName "SPI_IO_Tristate"
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
(GiElement
name "PinNumber"
type "integer"
value "32"
)
]
mwi 0
uid 11597,0
)
(Instance
name "I13"
duLibraryName "Board"
duName "SPI_IO_Tristate"
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
(GiElement
name "PinNumber"
type "integer"
value "32"
)
]
mwi 0
uid 11642,0
)
(Instance
name "I10"
duLibraryName "RiscV"
duName "Murax"
elements [
]
mwi 0
uid 12693,0
)
(Instance
name "U_0"
duLibraryName "Gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12702,0
)
(Instance
name "U_1"
duLibraryName "Gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12728,0
)
(Instance
name "U_5"
duLibraryName "Gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12754,0
)
(Instance
name "U_6"
duLibraryName "Gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12786,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb4"
number "4"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\obc_circuit\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\obc_circuit\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "obc"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\obc_circuit"
)
(vvPair
variable "d_logical"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\obc_circuit"
)
(vvPair
variable "date"
value "12.08.2020"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "obc_circuit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "student"
)
(vvPair
variable "graphical_source_date"
value "12.08.2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-3I0F3HP"
)
(vvPair
variable "graphical_source_time"
value "13:43:07"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-3I0F3HP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../Board/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Board"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/../Board/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/../Board/svassistant"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "obc_circuit"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\obc_circuit\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\OBC\\Prefs\\..\\Board\\hds\\obc_circuit\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR/NanoBlaze/hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:43:07"
)
(vvPair
variable "unit"
value "obc_circuit"
)
(vvPair
variable "user"
value "student"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 83,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "26000,8625,27500,9375"
)
(Line
uid 12,0
sl 0
ro 270
xt "27500,9000,28000,9000"
pts [
"27500,9000"
"28000,9000"
]
)
]
)
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "21500,8300,25000,9800"
st "clock"
ju 2
blo "25000,9500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
)
xt "-30000,17000,-20000,18000"
st "clock                : std_ulogic"
)
)
*3 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "11000,12625,12500,13375"
)
(Line
uid 40,0
sl 0
ro 270
xt "12500,13000,13000,13000"
pts [
"12500,13000"
"13000,13000"
]
)
]
)
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "4900,12300,10000,13800"
st "reset_N"
ju 2
blo "10000,13500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 49,0
decl (Decl
n "reset"
t "std_ulogic"
o 82
suid 2,0
)
declText (MLText
uid 50,0
va (VaSet
)
xt "-30000,95000,-16700,96000"
st "SIGNAL reset                : std_ulogic"
)
)
*5 (Grouping
uid 51,0
optionalChildren [
*6 (CommentText
uid 53,0
shape (Rectangle
uid 54,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "111000,89000,128000,90000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 55,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "111200,89000,121200,90000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 56,0
shape (Rectangle
uid 57,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "128000,85000,132000,86000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 58,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "128200,85000,131200,86000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 59,0
shape (Rectangle
uid 60,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "111000,87000,128000,88000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 61,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "111200,87000,121200,88000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 62,0
shape (Rectangle
uid 63,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "107000,87000,111000,88000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 64,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "107200,87000,109300,88000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 65,0
shape (Rectangle
uid 66,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "128000,86000,148000,90000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 67,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "128200,86200,137600,87200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*11 (CommentText
uid 68,0
shape (Rectangle
uid 69,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "132000,85000,148000,86000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 70,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "132200,85000,142400,86000"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 71,0
shape (Rectangle
uid 72,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "107000,85000,128000,87000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 73,0
va (VaSet
fg "32768,0,0"
)
xt "114000,85500,121000,86500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 74,0
shape (Rectangle
uid 75,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "107000,88000,111000,89000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 76,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "107200,88000,109300,89000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*14 (CommentText
uid 77,0
shape (Rectangle
uid 78,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "107000,89000,111000,90000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 79,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "107200,89000,109900,90000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*15 (CommentText
uid 80,0
shape (Rectangle
uid 81,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "111000,88000,128000,89000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 82,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "111200,88000,120400,89000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 52,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "107000,85000,148000,90000"
)
oxt "14000,66000,55000,71000"
)
*16 (Net
uid 253,0
decl (Decl
n "reset_N"
t "std_ulogic"
o 9
suid 3,0
)
declText (MLText
uid 254,0
va (VaSet
)
xt "-30000,21000,-19500,22000"
st "reset_N              : std_ulogic"
)
)
*17 (HdlText
uid 818,0
optionalChildren [
*18 (EmbeddedText
uid 823,0
commentText (CommentText
uid 824,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 825,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "18000,4000,24000,6000"
)
oxt "0,0,18000,5000"
text (MLText
uid 826,0
va (VaSet
)
xt "18200,4200,23400,5200"
st "
logic1 <= '1';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 6000
)
)
)
]
shape (Rectangle
uid 819,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "17000,3000,25000,7000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 820,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 821,0
va (VaSet
)
xt "17400,7000,19000,8000"
st "eb4"
blo "17400,7800"
tm "HdlTextNameMgr"
)
*20 (Text
uid 822,0
va (VaSet
)
xt "17400,8000,18200,9000"
st "4"
blo "17400,8800"
tm "HdlTextNumberMgr"
)
]
)
)
*21 (Net
uid 893,0
decl (Decl
n "resetSnch_N"
t "std_ulogic"
o 83
suid 10,0
)
declText (MLText
uid 894,0
va (VaSet
)
xt "-30000,96000,-15200,97000"
st "SIGNAL resetSnch_N          : std_ulogic"
)
)
*22 (Net
uid 895,0
decl (Decl
n "logic1"
t "std_uLogic"
o 81
suid 11,0
)
declText (MLText
uid 896,0
va (VaSet
)
xt "-30000,94000,-16400,95000"
st "SIGNAL logic1               : std_uLogic"
)
)
*23 (Net
uid 897,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 84
suid 12,0
)
declText (MLText
uid 898,0
va (VaSet
)
xt "-30000,97000,-15600,98000"
st "SIGNAL resetSynch           : std_ulogic"
)
)
*24 (SaComponent
uid 1806,0
optionalChildren [
*25 (CptPort
uid 1797,0
optionalChildren [
*26 (Circle
uid 1801,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40092,4546,41000,5454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1798,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "39342,4625,40092,5375"
)
tg (CPTG
uid 1799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1800,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "41000,4500,43400,6000"
st "in1"
blo "41000,5700"
)
s (Text
uid 1815,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "41000,5900,41000,5900"
blo "41000,5900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*27 (CptPort
uid 1802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1803,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46000,4625,46750,5375"
)
tg (CPTG
uid 1804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1805,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "42650,4500,45750,6000"
st "out1"
ju 2
blo "45750,5700"
)
s (Text
uid 1816,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "45750,5900,45750,5900"
ju 2
blo "45750,5900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 1807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "41000,2000,46000,8000"
)
showPorts 0
oxt "23000,4000,28000,10000"
ttg (MlTextGroup
uid 1808,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 1809,0
va (VaSet
)
xt "42460,7700,44860,8700"
st "Board"
blo "42460,8500"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 1810,0
va (VaSet
)
xt "42460,8700,46360,9700"
st "inverterIn"
blo "42460,9500"
tm "CptNameMgr"
)
*30 (Text
uid 1811,0
va (VaSet
)
xt "42460,9700,44760,10700"
st "I_inv2"
blo "42460,10500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1812,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1813,0
text (MLText
uid 1814,0
va (VaSet
)
xt "41000,8400,41000,8400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*31 (SaComponent
uid 1817,0
optionalChildren [
*32 (CptPort
uid 1826,0
optionalChildren [
*33 (Circle
uid 1831,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18092,12546,19000,13454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1827,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17342,12625,18092,13375"
)
tg (CPTG
uid 1828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1829,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "19000,12500,21400,14000"
st "in1"
blo "19000,13700"
)
s (Text
uid 1830,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "19000,13900,19000,13900"
blo "19000,13900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*34 (CptPort
uid 1832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1833,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "24000,12625,24750,13375"
)
tg (CPTG
uid 1834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1835,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "20650,12500,23750,14000"
st "out1"
ju 2
blo "23750,13700"
)
s (Text
uid 1836,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "23750,13900,23750,13900"
ju 2
blo "23750,13900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 1818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "19000,10000,24000,16000"
)
showPorts 0
oxt "23000,4000,28000,10000"
ttg (MlTextGroup
uid 1819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 1820,0
va (VaSet
)
xt "20460,15700,22860,16700"
st "Board"
blo "20460,16500"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 1821,0
va (VaSet
)
xt "20460,16700,24360,17700"
st "inverterIn"
blo "20460,17500"
tm "CptNameMgr"
)
*37 (Text
uid 1822,0
va (VaSet
)
xt "20460,17700,22760,18700"
st "I_inv1"
blo "20460,18500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1823,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1824,0
text (MLText
uid 1825,0
va (VaSet
)
xt "19000,16400,19000,16400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*38 (Net
uid 3854,0
decl (Decl
n "io_gpioA_write"
t "std_logic_vector"
b "(31 downto 0)"
o 69
suid 29,0
)
declText (MLText
uid 3855,0
va (VaSet
)
xt "-30000,79000,-8500,80000"
st "SIGNAL io_gpioA_write       : std_logic_vector(31 downto 0)"
)
)
*39 (Net
uid 3887,0
decl (Decl
n "io_gpioA_writeEnable"
t "std_logic_vector"
b "(31 downto 0)"
o 70
suid 30,0
)
declText (MLText
uid 3888,0
va (VaSet
)
xt "-30000,80000,-7400,81000"
st "SIGNAL io_gpioA_writeEnable : std_logic_vector(31 downto 0)"
)
)
*40 (Net
uid 3899,0
decl (Decl
n "io_gpioA_read"
t "std_logic_vector"
b "(31 downto 0)"
o 68
suid 32,0
)
declText (MLText
uid 3900,0
va (VaSet
)
xt "-30000,78000,-8500,79000"
st "SIGNAL io_gpioA_read        : std_logic_vector(31 downto 0)"
)
)
*41 (Net
uid 3955,0
decl (Decl
n "io_gpioB_write"
t "std_logic_vector"
b "(31 downto 0)"
o 72
suid 33,0
)
declText (MLText
uid 3956,0
va (VaSet
)
xt "-30000,82000,-8500,83000"
st "SIGNAL io_gpioB_write       : std_logic_vector(31 downto 0)"
)
)
*42 (Net
uid 3961,0
decl (Decl
n "io_gpioB_writeEnable"
t "std_logic_vector"
b "(31 downto 0)"
o 73
suid 34,0
)
declText (MLText
uid 3962,0
va (VaSet
)
xt "-30000,83000,-7400,84000"
st "SIGNAL io_gpioB_writeEnable : std_logic_vector(31 downto 0)"
)
)
*43 (Net
uid 3967,0
decl (Decl
n "io_gpioB_read"
t "std_logic_vector"
b "(31 downto 0)"
o 71
suid 35,0
)
declText (MLText
uid 3968,0
va (VaSet
)
xt "-30000,81000,-8500,82000"
st "SIGNAL io_gpioB_read        : std_logic_vector(31 downto 0)"
)
)
*44 (Net
uid 4068,0
decl (Decl
n "io_gpioC_write"
t "std_logic_vector"
b "(31 downto 0)"
o 75
suid 36,0
)
declText (MLText
uid 4069,0
va (VaSet
)
xt "-30000,85000,-8400,86000"
st "SIGNAL io_gpioC_write       : std_logic_vector(31 downto 0)"
)
)
*45 (Net
uid 4074,0
decl (Decl
n "io_gpioC_writeEnable"
t "std_logic_vector"
b "(31 downto 0)"
o 76
suid 37,0
)
declText (MLText
uid 4075,0
va (VaSet
)
xt "-30000,86000,-7300,87000"
st "SIGNAL io_gpioC_writeEnable : std_logic_vector(31 downto 0)"
)
)
*46 (Net
uid 4080,0
decl (Decl
n "io_gpioC_read"
t "std_logic_vector"
b "(31 downto 0)"
o 74
suid 38,0
)
declText (MLText
uid 4081,0
va (VaSet
)
xt "-30000,84000,-8400,85000"
st "SIGNAL io_gpioC_read        : std_logic_vector(31 downto 0)"
)
)
*47 (Net
uid 4086,0
decl (Decl
n "io_gpioD_write"
t "std_logic_vector"
b "(31 downto 0)"
o 78
suid 39,0
)
declText (MLText
uid 4087,0
va (VaSet
)
xt "-30000,88000,-8400,89000"
st "SIGNAL io_gpioD_write       : std_logic_vector(31 downto 0)"
)
)
*48 (Net
uid 4092,0
decl (Decl
n "io_gpioD_writeEnable"
t "std_logic_vector"
b "(31 downto 0)"
o 79
suid 40,0
)
declText (MLText
uid 4093,0
va (VaSet
)
xt "-30000,89000,-7300,90000"
st "SIGNAL io_gpioD_writeEnable : std_logic_vector(31 downto 0)"
)
)
*49 (Net
uid 4098,0
decl (Decl
n "io_gpioD_read"
t "std_logic_vector"
b "(31 downto 0)"
o 77
suid 41,0
)
declText (MLText
uid 4099,0
va (VaSet
)
xt "-30000,87000,-8400,88000"
st "SIGNAL io_gpioD_read        : std_logic_vector(31 downto 0)"
)
)
*50 (Net
uid 4263,0
lang 11
decl (Decl
n "SPI1"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 48
suid 44,0
)
declText (MLText
uid 4264,0
va (VaSet
)
xt "-30000,58000,-4800,59000"
st "SIGNAL SPI1                 : std_logic_vector(PinNumber-1 DOWNTO 0)"
)
)
*51 (Net
uid 4293,0
lang 11
decl (Decl
n "SPI2"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 53
suid 46,0
)
declText (MLText
uid 4294,0
va (VaSet
)
xt "-30000,63000,-4800,64000"
st "SIGNAL SPI2                 : std_logic_vector(PinNumber-1 DOWNTO 0)"
)
)
*52 (Net
uid 4295,0
lang 11
decl (Decl
n "SPI3"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 58
suid 47,0
)
declText (MLText
uid 4296,0
va (VaSet
)
xt "-30000,68000,-4800,69000"
st "SIGNAL SPI3                 : std_logic_vector(PinNumber-1 DOWNTO 0)"
)
)
*53 (Net
uid 4297,0
lang 11
decl (Decl
n "SPI4"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 63
suid 48,0
)
declText (MLText
uid 4298,0
va (VaSet
)
xt "-30000,73000,-4800,74000"
st "SIGNAL SPI4                 : std_logic_vector(PinNumber-1 DOWNTO 0)"
)
)
*54 (SaComponent
uid 4619,0
optionalChildren [
*55 (CptPort
uid 4603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,29625,116000,30375"
)
tg (CPTG
uid 4605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4606,0
va (VaSet
)
xt "117000,29500,126300,30500"
st "write : (PinNumber-1:0)"
blo "117000,30300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "write"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*56 (CptPort
uid 4607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,30625,116000,31375"
)
tg (CPTG
uid 4609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4610,0
va (VaSet
)
xt "117000,30500,127200,31500"
st "writeEn : (PinNumber-1:0)"
blo "117000,31300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEn"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*57 (CptPort
uid 4611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4612,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,31625,116000,32375"
)
tg (CPTG
uid 4613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4614,0
va (VaSet
)
xt "117000,31500,126100,32500"
st "read : (PinNumber-1:0)"
blo "117000,32300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "read"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*58 (CptPort
uid 4615,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143000,30625,143750,31375"
)
tg (CPTG
uid 4617,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4618,0
va (VaSet
)
xt "133000,30500,142000,31500"
st "pins : (PinNumber-1:0)"
ju 2
blo "142000,31300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "pins"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
]
shape (Rectangle
uid 4620,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "116000,29000,143000,33000"
)
oxt "15000,22000,42000,26000"
ttg (MlTextGroup
uid 4621,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 4622,0
va (VaSet
font "Arial,8,1"
)
xt "127200,29000,129400,30000"
st "OBC"
blo "127200,29800"
tm "BdLibraryNameMgr"
)
*60 (Text
uid 4623,0
va (VaSet
font "Arial,8,1"
)
xt "127200,30000,134500,31000"
st "gpioBankControl"
blo "127200,30800"
tm "CptNameMgr"
)
*61 (Text
uid 4624,0
va (VaSet
font "Arial,8,1"
)
xt "127200,31000,128200,32000"
st "I3"
blo "127200,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4625,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4626,0
text (MLText
uid 4627,0
va (VaSet
font "Courier New,8,0"
)
xt "116000,28200,133500,29000"
st "PinNumber = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "PinNumber"
type "positive"
value "32"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*62 (SaComponent
uid 4644,0
optionalChildren [
*63 (CptPort
uid 4628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,39625,116000,40375"
)
tg (CPTG
uid 4630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4631,0
va (VaSet
)
xt "117000,39500,126300,40500"
st "write : (PinNumber-1:0)"
blo "117000,40300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "write"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*64 (CptPort
uid 4632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,40625,116000,41375"
)
tg (CPTG
uid 4634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4635,0
va (VaSet
)
xt "117000,40500,127200,41500"
st "writeEn : (PinNumber-1:0)"
blo "117000,41300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEn"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*65 (CptPort
uid 4636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4637,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,41625,116000,42375"
)
tg (CPTG
uid 4638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4639,0
va (VaSet
)
xt "117000,41500,126100,42500"
st "read : (PinNumber-1:0)"
blo "117000,42300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "read"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*66 (CptPort
uid 4640,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143000,40625,143750,41375"
)
tg (CPTG
uid 4642,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4643,0
va (VaSet
)
xt "133000,40500,142000,41500"
st "pins : (PinNumber-1:0)"
ju 2
blo "142000,41300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "pins"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
]
shape (Rectangle
uid 4645,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "116000,39000,143000,43000"
)
oxt "15000,22000,42000,26000"
ttg (MlTextGroup
uid 4646,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 4647,0
va (VaSet
font "Arial,8,1"
)
xt "127200,39000,129400,40000"
st "OBC"
blo "127200,39800"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 4648,0
va (VaSet
font "Arial,8,1"
)
xt "127200,40000,134500,41000"
st "gpioBankControl"
blo "127200,40800"
tm "CptNameMgr"
)
*69 (Text
uid 4649,0
va (VaSet
font "Arial,8,1"
)
xt "127200,41000,128200,42000"
st "I5"
blo "127200,41800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4650,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4651,0
text (MLText
uid 4652,0
va (VaSet
font "Courier New,8,0"
)
xt "116000,38200,133500,39000"
st "PinNumber = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "PinNumber"
type "positive"
value "32"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*70 (SaComponent
uid 4669,0
optionalChildren [
*71 (CptPort
uid 4653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,34625,116000,35375"
)
tg (CPTG
uid 4655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4656,0
va (VaSet
)
xt "117000,34500,126300,35500"
st "write : (PinNumber-1:0)"
blo "117000,35300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "write"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*72 (CptPort
uid 4657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,35625,116000,36375"
)
tg (CPTG
uid 4659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4660,0
va (VaSet
)
xt "117000,35500,127200,36500"
st "writeEn : (PinNumber-1:0)"
blo "117000,36300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEn"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*73 (CptPort
uid 4661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4662,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,36625,116000,37375"
)
tg (CPTG
uid 4663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4664,0
va (VaSet
)
xt "117000,36500,126100,37500"
st "read : (PinNumber-1:0)"
blo "117000,37300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "read"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*74 (CptPort
uid 4665,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143000,35625,143750,36375"
)
tg (CPTG
uid 4667,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4668,0
va (VaSet
)
xt "133000,35500,142000,36500"
st "pins : (PinNumber-1:0)"
ju 2
blo "142000,36300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "pins"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
]
shape (Rectangle
uid 4670,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "116000,34000,143000,38000"
)
oxt "15000,22000,42000,26000"
ttg (MlTextGroup
uid 4671,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 4672,0
va (VaSet
font "Arial,8,1"
)
xt "127200,34000,129400,35000"
st "OBC"
blo "127200,34800"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 4673,0
va (VaSet
font "Arial,8,1"
)
xt "127200,35000,134500,36000"
st "gpioBankControl"
blo "127200,35800"
tm "CptNameMgr"
)
*77 (Text
uid 4674,0
va (VaSet
font "Arial,8,1"
)
xt "127200,36000,128200,37000"
st "I4"
blo "127200,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4675,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4676,0
text (MLText
uid 4677,0
va (VaSet
font "Courier New,8,0"
)
xt "116000,33200,133500,34000"
st "PinNumber = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "PinNumber"
type "positive"
value "32"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*78 (SaComponent
uid 4694,0
optionalChildren [
*79 (CptPort
uid 4678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,24625,116000,25375"
)
tg (CPTG
uid 4680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4681,0
va (VaSet
)
xt "117000,24500,126300,25500"
st "write : (PinNumber-1:0)"
blo "117000,25300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "write"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*80 (CptPort
uid 4682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,25625,116000,26375"
)
tg (CPTG
uid 4684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4685,0
va (VaSet
)
xt "117000,25500,127200,26500"
st "writeEn : (PinNumber-1:0)"
blo "117000,26300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEn"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*81 (CptPort
uid 4686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4687,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115250,26625,116000,27375"
)
tg (CPTG
uid 4688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4689,0
va (VaSet
)
xt "117000,26500,126100,27500"
st "read : (PinNumber-1:0)"
blo "117000,27300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "read"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*82 (CptPort
uid 4690,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143000,25625,143750,26375"
)
tg (CPTG
uid 4692,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4693,0
va (VaSet
)
xt "133000,25500,142000,26500"
st "pins : (PinNumber-1:0)"
ju 2
blo "142000,26300"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "pins"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
]
shape (Rectangle
uid 4695,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "116000,24000,143000,28000"
)
oxt "15000,22000,42000,26000"
ttg (MlTextGroup
uid 4696,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 4697,0
va (VaSet
font "Arial,8,1"
)
xt "127200,24000,129400,25000"
st "OBC"
blo "127200,24800"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 4698,0
va (VaSet
font "Arial,8,1"
)
xt "127200,25000,134500,26000"
st "gpioBankControl"
blo "127200,25800"
tm "CptNameMgr"
)
*85 (Text
uid 4699,0
va (VaSet
font "Arial,8,1"
)
xt "127200,26000,128200,27000"
st "I2"
blo "127200,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4700,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4701,0
text (MLText
uid 4702,0
va (VaSet
font "Courier New,8,0"
)
xt "116000,23200,133500,24000"
st "PinNumber = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "PinNumber"
type "positive"
value "32"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*86 (Net
uid 4705,0
decl (Decl
n "SPI1_sClk"
t "std_ulogic"
o 22
suid 52,0
)
declText (MLText
uid 4706,0
va (VaSet
)
xt "-30000,34000,-19000,35000"
st "SPI1_sClk            : std_ulogic"
)
)
*87 (Net
uid 4713,0
decl (Decl
n "SPI1_MOSI"
t "std_ulogic"
o 18
suid 53,0
)
declText (MLText
uid 4714,0
va (VaSet
)
xt "-30000,30000,-18600,31000"
st "SPI1_MOSI            : std_ulogic"
)
)
*88 (Net
uid 4721,0
decl (Decl
n "SPI1_MISO"
t "std_ulogic"
o 1
suid 54,0
)
declText (MLText
uid 4722,0
va (VaSet
)
xt "-30000,13000,-18600,14000"
st "SPI1_MISO            : std_ulogic"
)
)
*89 (Net
uid 4729,0
lang 11
decl (Decl
n "SPI1_SS1_n"
t "std_ulogic"
o 19
suid 55,0
)
declText (MLText
uid 4730,0
va (VaSet
)
xt "-30000,31000,-18600,32000"
st "SPI1_SS1_n           : std_ulogic"
)
)
*90 (Net
uid 4737,0
lang 11
decl (Decl
n "SPI1_SS3_n"
t "std_ulogic"
o 21
suid 56,0
)
declText (MLText
uid 4738,0
va (VaSet
)
xt "-30000,33000,-18600,34000"
st "SPI1_SS3_n           : std_ulogic"
)
)
*91 (Net
uid 4745,0
lang 11
decl (Decl
n "SPI1_SS2_n"
t "std_ulogic"
o 20
suid 57,0
)
declText (MLText
uid 4746,0
va (VaSet
)
xt "-30000,32000,-18600,33000"
st "SPI1_SS2_n           : std_ulogic"
)
)
*92 (Net
uid 4753,0
decl (Decl
n "SPI2_sClk"
t "std_ulogic"
o 26
suid 58,0
)
declText (MLText
uid 4754,0
va (VaSet
)
xt "-30000,38000,-19000,39000"
st "SPI2_sClk            : std_ulogic"
)
)
*93 (Net
uid 4761,0
decl (Decl
n "SPI2_MOSI"
t "std_ulogic"
o 24
suid 59,0
)
declText (MLText
uid 4762,0
va (VaSet
)
xt "-30000,36000,-18600,37000"
st "SPI2_MOSI            : std_ulogic"
)
)
*94 (Net
uid 4769,0
decl (Decl
n "SPI2_MISO"
t "std_ulogic"
o 2
suid 60,0
)
declText (MLText
uid 4770,0
va (VaSet
)
xt "-30000,14000,-18600,15000"
st "SPI2_MISO            : std_ulogic"
)
)
*95 (Net
uid 4777,0
lang 11
decl (Decl
n "SPI2_SS1_n"
t "std_ulogic"
o 25
suid 61,0
)
declText (MLText
uid 4778,0
va (VaSet
)
xt "-30000,37000,-18600,38000"
st "SPI2_SS1_n           : std_ulogic"
)
)
*96 (Net
uid 4785,0
decl (Decl
n "SPI3_sClk"
t "std_ulogic"
o 31
suid 62,0
)
declText (MLText
uid 4786,0
va (VaSet
)
xt "-30000,43000,-19000,44000"
st "SPI3_sClk            : std_ulogic"
)
)
*97 (Net
uid 4793,0
decl (Decl
n "SPI3_MOSI"
t "std_ulogic"
o 28
suid 63,0
)
declText (MLText
uid 4794,0
va (VaSet
)
xt "-30000,40000,-18600,41000"
st "SPI3_MOSI            : std_ulogic"
)
)
*98 (Net
uid 4801,0
decl (Decl
n "SPI3_MISO"
t "std_ulogic"
o 3
suid 64,0
)
declText (MLText
uid 4802,0
va (VaSet
)
xt "-30000,15000,-18600,16000"
st "SPI3_MISO            : std_ulogic"
)
)
*99 (Net
uid 4809,0
lang 11
decl (Decl
n "SPI3_SS1_n"
t "std_ulogic"
o 29
suid 65,0
)
declText (MLText
uid 4810,0
va (VaSet
)
xt "-30000,41000,-18600,42000"
st "SPI3_SS1_n           : std_ulogic"
)
)
*100 (Net
uid 4817,0
lang 11
decl (Decl
n "SPI3_SS2_n"
t "std_ulogic"
o 30
suid 66,0
)
declText (MLText
uid 4818,0
va (VaSet
)
xt "-30000,42000,-18600,43000"
st "SPI3_SS2_n           : std_ulogic"
)
)
*101 (Net
uid 4825,0
decl (Decl
n "SPI4_sClk"
t "std_ulogic"
o 36
suid 67,0
)
declText (MLText
uid 4826,0
va (VaSet
)
xt "-30000,48000,-19000,49000"
st "SPI4_sClk            : std_ulogic"
)
)
*102 (Net
uid 4833,0
decl (Decl
n "SPI4_MOSI"
t "std_ulogic"
o 33
suid 68,0
)
declText (MLText
uid 4834,0
va (VaSet
)
xt "-30000,45000,-18600,46000"
st "SPI4_MOSI            : std_ulogic"
)
)
*103 (Net
uid 4841,0
decl (Decl
n "SPI4_MISO"
t "std_ulogic"
o 4
suid 69,0
)
declText (MLText
uid 4842,0
va (VaSet
)
xt "-30000,16000,-18600,17000"
st "SPI4_MISO            : std_ulogic"
)
)
*104 (Net
uid 4849,0
lang 11
decl (Decl
n "SPI4_SS1_n"
t "std_ulogic"
o 34
suid 70,0
)
declText (MLText
uid 4850,0
va (VaSet
)
xt "-30000,46000,-18600,47000"
st "SPI4_SS1_n           : std_ulogic"
)
)
*105 (Net
uid 4857,0
lang 11
decl (Decl
n "SPI4_SS2_n"
t "std_ulogic"
o 35
suid 71,0
)
declText (MLText
uid 4858,0
va (VaSet
)
xt "-30000,47000,-18600,48000"
st "SPI4_SS2_n           : std_ulogic"
)
)
*106 (PortIoOut
uid 4865,0
shape (CompositeShape
uid 4866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4867,0
sl 0
ro 270
xt "262500,11625,264000,12375"
)
(Line
uid 4868,0
sl 0
ro 270
xt "262000,12000,262500,12000"
pts [
"262000,12000"
"262500,12000"
]
)
]
)
tg (WTG
uid 4869,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4870,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,11250,271500,12750"
st "SPI1_sClk"
blo "265000,12450"
tm "WireNameMgr"
)
)
)
*107 (PortIoOut
uid 4871,0
shape (CompositeShape
uid 4872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4873,0
sl 0
ro 270
xt "262500,12625,264000,13375"
)
(Line
uid 4874,0
sl 0
ro 270
xt "262000,13000,262500,13000"
pts [
"262000,13000"
"262500,13000"
]
)
]
)
tg (WTG
uid 4875,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4876,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,12250,271900,13750"
st "SPI1_MOSI"
blo "265000,13450"
tm "WireNameMgr"
)
)
)
*108 (PortIoIn
uid 4877,0
shape (CompositeShape
uid 4878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4879,0
sl 0
ro 90
xt "277500,13625,279000,14375"
)
(Line
uid 4880,0
sl 0
ro 90
xt "277000,14000,277500,14000"
pts [
"277500,14000"
"277000,14000"
]
)
]
)
tg (WTG
uid 4881,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4882,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "280000,13250,286900,14750"
st "SPI1_MISO"
blo "280000,14450"
tm "WireNameMgr"
)
)
)
*109 (PortIoOut
uid 4883,0
shape (CompositeShape
uid 4884,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4885,0
sl 0
ro 270
xt "262500,14625,264000,15375"
)
(Line
uid 4886,0
sl 0
ro 270
xt "262000,15000,262500,15000"
pts [
"262000,15000"
"262500,15000"
]
)
]
)
tg (WTG
uid 4887,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4888,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,14250,273400,15750"
st "SPI1_SS1_n"
blo "265000,15450"
tm "WireNameMgr"
)
)
)
*110 (PortIoOut
uid 4889,0
shape (CompositeShape
uid 4890,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4891,0
sl 0
ro 270
xt "262500,15625,264000,16375"
)
(Line
uid 4892,0
sl 0
ro 270
xt "262000,16000,262500,16000"
pts [
"262000,16000"
"262500,16000"
]
)
]
)
tg (WTG
uid 4893,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4894,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,15250,273400,16750"
st "SPI1_SS3_n"
blo "265000,16450"
tm "WireNameMgr"
)
)
)
*111 (PortIoOut
uid 4895,0
shape (CompositeShape
uid 4896,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4897,0
sl 0
ro 270
xt "262500,16625,264000,17375"
)
(Line
uid 4898,0
sl 0
ro 270
xt "262000,17000,262500,17000"
pts [
"262000,17000"
"262500,17000"
]
)
]
)
tg (WTG
uid 4899,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4900,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,16250,273400,17750"
st "SPI1_SS2_n"
blo "265000,17450"
tm "WireNameMgr"
)
)
)
*112 (PortIoOut
uid 4901,0
shape (CompositeShape
uid 4902,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4903,0
sl 0
ro 270
xt "262500,20625,264000,21375"
)
(Line
uid 4904,0
sl 0
ro 270
xt "262000,21000,262500,21000"
pts [
"262000,21000"
"262500,21000"
]
)
]
)
tg (WTG
uid 4905,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4906,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,20250,271500,21750"
st "SPI2_sClk"
blo "265000,21450"
tm "WireNameMgr"
)
)
)
*113 (PortIoOut
uid 4907,0
shape (CompositeShape
uid 4908,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4909,0
sl 0
ro 270
xt "262500,21625,264000,22375"
)
(Line
uid 4910,0
sl 0
ro 270
xt "262000,22000,262500,22000"
pts [
"262000,22000"
"262500,22000"
]
)
]
)
tg (WTG
uid 4911,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4912,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,21250,271900,22750"
st "SPI2_MOSI"
blo "265000,22450"
tm "WireNameMgr"
)
)
)
*114 (PortIoIn
uid 4913,0
shape (CompositeShape
uid 4914,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4915,0
sl 0
ro 90
xt "277500,22625,279000,23375"
)
(Line
uid 4916,0
sl 0
ro 90
xt "277000,23000,277500,23000"
pts [
"277500,23000"
"277000,23000"
]
)
]
)
tg (WTG
uid 4917,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4918,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "280000,22250,286900,23750"
st "SPI2_MISO"
blo "280000,23450"
tm "WireNameMgr"
)
)
)
*115 (PortIoOut
uid 4919,0
shape (CompositeShape
uid 4920,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4921,0
sl 0
ro 270
xt "262500,23625,264000,24375"
)
(Line
uid 4922,0
sl 0
ro 270
xt "262000,24000,262500,24000"
pts [
"262000,24000"
"262500,24000"
]
)
]
)
tg (WTG
uid 4923,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4924,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,23250,273400,24750"
st "SPI2_SS1_n"
blo "265000,24450"
tm "WireNameMgr"
)
)
)
*116 (PortIoOut
uid 4925,0
shape (CompositeShape
uid 4926,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4927,0
sl 0
ro 270
xt "262500,30625,264000,31375"
)
(Line
uid 4928,0
sl 0
ro 270
xt "262000,31000,262500,31000"
pts [
"262000,31000"
"262500,31000"
]
)
]
)
tg (WTG
uid 4929,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4930,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,30250,271500,31750"
st "SPI3_sClk"
blo "265000,31450"
tm "WireNameMgr"
)
)
)
*117 (PortIoOut
uid 4931,0
shape (CompositeShape
uid 4932,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4933,0
sl 0
ro 270
xt "262500,31625,264000,32375"
)
(Line
uid 4934,0
sl 0
ro 270
xt "262000,32000,262500,32000"
pts [
"262000,32000"
"262500,32000"
]
)
]
)
tg (WTG
uid 4935,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4936,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,31250,271900,32750"
st "SPI3_MOSI"
blo "265000,32450"
tm "WireNameMgr"
)
)
)
*118 (PortIoIn
uid 4937,0
shape (CompositeShape
uid 4938,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4939,0
sl 0
ro 90
xt "277500,32625,279000,33375"
)
(Line
uid 4940,0
sl 0
ro 90
xt "277000,33000,277500,33000"
pts [
"277500,33000"
"277000,33000"
]
)
]
)
tg (WTG
uid 4941,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4942,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "280000,32250,286900,33750"
st "SPI3_MISO"
blo "280000,33450"
tm "WireNameMgr"
)
)
)
*119 (PortIoOut
uid 4943,0
shape (CompositeShape
uid 4944,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4945,0
sl 0
ro 270
xt "262500,33625,264000,34375"
)
(Line
uid 4946,0
sl 0
ro 270
xt "262000,34000,262500,34000"
pts [
"262000,34000"
"262500,34000"
]
)
]
)
tg (WTG
uid 4947,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4948,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,33250,273400,34750"
st "SPI3_SS1_n"
blo "265000,34450"
tm "WireNameMgr"
)
)
)
*120 (PortIoOut
uid 4949,0
shape (CompositeShape
uid 4950,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4951,0
sl 0
ro 270
xt "262500,34625,264000,35375"
)
(Line
uid 4952,0
sl 0
ro 270
xt "262000,35000,262500,35000"
pts [
"262000,35000"
"262500,35000"
]
)
]
)
tg (WTG
uid 4953,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4954,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,34250,273400,35750"
st "SPI3_SS2_n"
blo "265000,35450"
tm "WireNameMgr"
)
)
)
*121 (PortIoOut
uid 4955,0
shape (CompositeShape
uid 4956,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4957,0
sl 0
ro 270
xt "262500,40625,264000,41375"
)
(Line
uid 4958,0
sl 0
ro 270
xt "262000,41000,262500,41000"
pts [
"262000,41000"
"262500,41000"
]
)
]
)
tg (WTG
uid 4959,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4960,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,40250,271500,41750"
st "SPI4_sClk"
blo "265000,41450"
tm "WireNameMgr"
)
)
)
*122 (PortIoOut
uid 4961,0
shape (CompositeShape
uid 4962,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4963,0
sl 0
ro 270
xt "262500,41625,264000,42375"
)
(Line
uid 4964,0
sl 0
ro 270
xt "262000,42000,262500,42000"
pts [
"262000,42000"
"262500,42000"
]
)
]
)
tg (WTG
uid 4965,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4966,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,41250,271900,42750"
st "SPI4_MOSI"
blo "265000,42450"
tm "WireNameMgr"
)
)
)
*123 (PortIoIn
uid 4967,0
shape (CompositeShape
uid 4968,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4969,0
sl 0
ro 90
xt "277500,42625,279000,43375"
)
(Line
uid 4970,0
sl 0
ro 90
xt "277000,43000,277500,43000"
pts [
"277500,43000"
"277000,43000"
]
)
]
)
tg (WTG
uid 4971,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4972,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "280000,42250,286900,43750"
st "SPI4_MISO"
blo "280000,43450"
tm "WireNameMgr"
)
)
)
*124 (PortIoOut
uid 4973,0
shape (CompositeShape
uid 4974,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4975,0
sl 0
ro 270
xt "262500,43625,264000,44375"
)
(Line
uid 4976,0
sl 0
ro 270
xt "262000,44000,262500,44000"
pts [
"262000,44000"
"262500,44000"
]
)
]
)
tg (WTG
uid 4977,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4978,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,43250,273400,44750"
st "SPI4_SS1_n"
blo "265000,44450"
tm "WireNameMgr"
)
)
)
*125 (PortIoOut
uid 4979,0
shape (CompositeShape
uid 4980,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4981,0
sl 0
ro 270
xt "262500,44625,264000,45375"
)
(Line
uid 4982,0
sl 0
ro 270
xt "262000,45000,262500,45000"
pts [
"262000,45000"
"262500,45000"
]
)
]
)
tg (WTG
uid 4983,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4984,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "265000,44250,273400,45750"
st "SPI4_SS2_n"
blo "265000,45450"
tm "WireNameMgr"
)
)
)
*126 (SaComponent
uid 5429,0
optionalChildren [
*127 (CptPort
uid 5412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5413,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,4625,30000,5375"
)
tg (CPTG
uid 5414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5415,0
va (VaSet
font "Arial,12,0"
)
xt "31000,4300,32600,5800"
st "D"
blo "31000,5500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*128 (CptPort
uid 5416,0
optionalChildren [
*129 (FFT
pts [
"30750,9000"
"30000,9375"
"30000,8625"
]
uid 5420,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,8625,30750,9375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5417,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,8625,30000,9375"
)
tg (CPTG
uid 5418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5419,0
va (VaSet
font "Arial,12,0"
)
xt "31000,8400,34100,9900"
st "CLK"
blo "31000,9600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
suid 2,0
)
)
)
*130 (CptPort
uid 5421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5422,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32625,11000,33375,11750"
)
tg (CPTG
uid 5423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5424,0
va (VaSet
font "Arial,12,0"
)
xt "32000,9600,35200,11100"
st "CLR"
blo "32000,10800"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*131 (CptPort
uid 5425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5426,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36000,4625,36750,5375"
)
tg (CPTG
uid 5427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5428,0
va (VaSet
font "Arial,12,0"
)
xt "33400,4300,35000,5800"
st "Q"
ju 2
blo "35000,5500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 5430,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,3000,36000,11000"
)
showPorts 0
oxt "23000,3000,29000,11000"
ttg (MlTextGroup
uid 5431,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
uid 5432,0
va (VaSet
)
xt "34600,10700,37000,11700"
st "Board"
blo "34600,11500"
tm "BdLibraryNameMgr"
)
*133 (Text
uid 5433,0
va (VaSet
)
xt "34600,11700,36600,12700"
st "DFF"
blo "34600,12500"
tm "CptNameMgr"
)
*134 (Text
uid 5434,0
va (VaSet
)
xt "34600,12700,36400,13700"
st "I_dff"
blo "34600,13500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5435,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5436,0
text (MLText
uid 5437,0
va (VaSet
)
xt "37000,10400,37000,10400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*135 (SaComponent
uid 5781,0
optionalChildren [
*136 (CptPort
uid 5753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5754,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,7625,87750,8375"
)
tg (CPTG
uid 5755,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5756,0
va (VaSet
font "Verdana,12,0"
)
xt "82100,7300,86000,8700"
st "Led1"
ju 2
blo "86000,8500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Led1"
t "std_logic"
o 3
suid 1,0
)
)
)
*137 (CptPort
uid 5757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5758,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,5625,76000,6375"
)
tg (CPTG
uid 5759,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5760,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,5300,80800,6700"
st "clock"
blo "77000,6500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*138 (CptPort
uid 5761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5762,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,10625,76000,11375"
)
tg (CPTG
uid 5763,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5764,0
va (VaSet
font "Verdana,12,0"
)
xt "77000,10300,81100,11700"
st "reset"
blo "77000,11500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*139 (CptPort
uid 5765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,8625,87750,9375"
)
tg (CPTG
uid 5767,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5768,0
va (VaSet
font "Verdana,12,0"
)
xt "82100,8300,86000,9700"
st "Led2"
ju 2
blo "86000,9500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Led2"
t "std_logic"
o 4
suid 4,0
)
)
)
*140 (CptPort
uid 5769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,9625,87750,10375"
)
tg (CPTG
uid 5771,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5772,0
va (VaSet
font "Verdana,12,0"
)
xt "82100,9300,86000,10700"
st "Led4"
ju 2
blo "86000,10500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Led4"
t "std_logic"
o 6
suid 5,0
)
)
)
*141 (CptPort
uid 5773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,10625,87750,11375"
)
tg (CPTG
uid 5775,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5776,0
va (VaSet
font "Verdana,12,0"
)
xt "82100,10300,86000,11700"
st "Led3"
ju 2
blo "86000,11500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Led3"
t "std_logic"
o 5
suid 6,0
)
)
)
*142 (CptPort
uid 5777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,11625,87750,12375"
)
tg (CPTG
uid 5779,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5780,0
va (VaSet
font "Verdana,12,0"
)
xt "82100,11300,86000,12700"
st "Led5"
ju 2
blo "86000,12500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Led5"
t "std_logic"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 5782,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "76000,4000,87000,13000"
)
oxt "36000,6000,47000,15000"
ttg (MlTextGroup
uid 5783,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
uid 5784,0
va (VaSet
font "Verdana,9,1"
)
xt "75800,12800,78500,14000"
st "OBC"
blo "75800,13800"
tm "BdLibraryNameMgr"
)
*144 (Text
uid 5785,0
va (VaSet
font "Verdana,9,1"
)
xt "75800,14000,78600,15200"
st "Test"
blo "75800,15000"
tm "CptNameMgr"
)
*145 (Text
uid 5786,0
va (VaSet
font "Verdana,9,1"
)
xt "75800,15200,77500,16400"
st "I1"
blo "75800,16200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5787,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5788,0
text (MLText
uid 5789,0
va (VaSet
font "Courier New,8,0"
)
xt "40000,10000,40000,10000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*146 (Net
uid 5790,0
lang 11
decl (Decl
n "Led1"
t "std_logic"
o 12
suid 74,0
)
declText (MLText
uid 5791,0
va (VaSet
)
xt "-30000,24000,-20400,25000"
st "Led1                 : std_logic"
)
)
*147 (Net
uid 5798,0
lang 11
decl (Decl
n "Led2"
t "std_logic"
o 13
suid 75,0
)
declText (MLText
uid 5799,0
va (VaSet
)
xt "-30000,25000,-20400,26000"
st "Led2                 : std_logic"
)
)
*148 (Net
uid 5806,0
lang 11
decl (Decl
n "Led4"
t "std_logic"
o 15
suid 76,0
)
declText (MLText
uid 5807,0
va (VaSet
)
xt "-30000,27000,-20400,28000"
st "Led4                 : std_logic"
)
)
*149 (Net
uid 5814,0
lang 11
decl (Decl
n "Led3"
t "std_logic"
o 14
suid 77,0
)
declText (MLText
uid 5815,0
va (VaSet
)
xt "-30000,26000,-20400,27000"
st "Led3                 : std_logic"
)
)
*150 (Net
uid 5822,0
lang 11
decl (Decl
n "Led5"
t "std_logic"
o 16
suid 78,0
)
declText (MLText
uid 5823,0
va (VaSet
)
xt "-30000,28000,-20400,29000"
st "Led5                 : std_logic"
)
)
*151 (PortIoOut
uid 5842,0
shape (CompositeShape
uid 5843,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5844,0
sl 0
ro 270
xt "94500,7625,96000,8375"
)
(Line
uid 5845,0
sl 0
ro 270
xt "94000,8000,94500,8000"
pts [
"94000,8000"
"94500,8000"
]
)
]
)
tg (WTG
uid 5846,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5847,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "97000,7250,100500,8750"
st "Led1"
blo "97000,8450"
tm "WireNameMgr"
)
)
)
*152 (PortIoOut
uid 5848,0
shape (CompositeShape
uid 5849,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5850,0
sl 0
ro 270
xt "94500,8625,96000,9375"
)
(Line
uid 5851,0
sl 0
ro 270
xt "94000,9000,94500,9000"
pts [
"94000,9000"
"94500,9000"
]
)
]
)
tg (WTG
uid 5852,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5853,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "97000,8250,100500,9750"
st "Led2"
blo "97000,9450"
tm "WireNameMgr"
)
)
)
*153 (PortIoOut
uid 5854,0
shape (CompositeShape
uid 5855,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5856,0
sl 0
ro 270
xt "94500,9625,96000,10375"
)
(Line
uid 5857,0
sl 0
ro 270
xt "94000,10000,94500,10000"
pts [
"94000,10000"
"94500,10000"
]
)
]
)
tg (WTG
uid 5858,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5859,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "97000,9250,100500,10750"
st "Led4"
blo "97000,10450"
tm "WireNameMgr"
)
)
)
*154 (PortIoOut
uid 5860,0
shape (CompositeShape
uid 5861,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5862,0
sl 0
ro 270
xt "94500,10625,96000,11375"
)
(Line
uid 5863,0
sl 0
ro 270
xt "94000,11000,94500,11000"
pts [
"94000,11000"
"94500,11000"
]
)
]
)
tg (WTG
uid 5864,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5865,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "97000,10250,100500,11750"
st "Led3"
blo "97000,11450"
tm "WireNameMgr"
)
)
)
*155 (PortIoOut
uid 5866,0
shape (CompositeShape
uid 5867,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5868,0
sl 0
ro 270
xt "94500,11625,96000,12375"
)
(Line
uid 5869,0
sl 0
ro 270
xt "94000,12000,94500,12000"
pts [
"94000,12000"
"94500,12000"
]
)
]
)
tg (WTG
uid 5870,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5871,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "97000,11250,100500,12750"
st "Led5"
blo "97000,12450"
tm "WireNameMgr"
)
)
)
*156 (PortIoOut
uid 5896,0
shape (CompositeShape
uid 5897,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5898,0
sl 0
ro 270
xt "108500,55625,110000,56375"
)
(Line
uid 5899,0
sl 0
ro 270
xt "108000,56000,108500,56000"
pts [
"108000,56000"
"108500,56000"
]
)
]
)
tg (WTG
uid 5900,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5901,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "111000,55500,116000,57000"
st "fpgaIO4"
blo "111000,56700"
tm "WireNameMgr"
)
)
)
*157 (PortIoOut
uid 5902,0
shape (CompositeShape
uid 5903,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5904,0
sl 0
ro 270
xt "117500,56625,119000,57375"
)
(Line
uid 5905,0
sl 0
ro 270
xt "117000,57000,117500,57000"
pts [
"117000,57000"
"117500,57000"
]
)
]
)
tg (WTG
uid 5906,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5907,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "120000,56500,125000,58000"
st "fpgaIO5"
blo "120000,57700"
tm "WireNameMgr"
)
)
)
*158 (PortIoOut
uid 5908,0
shape (CompositeShape
uid 5909,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5910,0
sl 0
ro 270
xt "108500,57625,110000,58375"
)
(Line
uid 5911,0
sl 0
ro 270
xt "108000,58000,108500,58000"
pts [
"108000,58000"
"108500,58000"
]
)
]
)
tg (WTG
uid 5912,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5913,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "111000,57500,116000,59000"
st "fpgaIO6"
blo "111000,58700"
tm "WireNameMgr"
)
)
)
*159 (PortIoOut
uid 5914,0
shape (CompositeShape
uid 5915,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5916,0
sl 0
ro 270
xt "108500,61625,110000,62375"
)
(Line
uid 5917,0
sl 0
ro 270
xt "108000,62000,108500,62000"
pts [
"108000,62000"
"108500,62000"
]
)
]
)
tg (WTG
uid 5918,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5919,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "111000,61500,117900,63000"
st "mem_Hold"
blo "111000,62700"
tm "WireNameMgr"
)
)
)
*160 (PortIoOut
uid 5920,0
shape (CompositeShape
uid 5921,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5922,0
sl 0
ro 270
xt "117500,61625,119000,62375"
)
(Line
uid 5923,0
sl 0
ro 270
xt "117000,62000,117500,62000"
pts [
"117000,62000"
"117500,62000"
]
)
]
)
tg (WTG
uid 5924,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5925,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "120000,61500,126200,63000"
st "mem_WP"
blo "120000,62700"
tm "WireNameMgr"
)
)
)
*161 (PortIoOut
uid 5926,0
shape (CompositeShape
uid 5927,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5928,0
sl 0
ro 270
xt "108500,64625,110000,65375"
)
(Line
uid 5929,0
sl 0
ro 270
xt "108000,65000,108500,65000"
pts [
"108000,65000"
"108500,65000"
]
)
]
)
tg (WTG
uid 5930,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5931,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "111000,64500,116900,66000"
st "ICSPCLK"
blo "111000,65700"
tm "WireNameMgr"
)
)
)
*162 (PortIoOut
uid 5932,0
shape (CompositeShape
uid 5933,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5934,0
sl 0
ro 270
xt "117500,65625,119000,66375"
)
(Line
uid 5935,0
sl 0
ro 270
xt "117000,66000,117500,66000"
pts [
"117000,66000"
"117500,66000"
]
)
]
)
tg (WTG
uid 5936,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5937,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "120000,65500,124100,67000"
st "MCLR"
blo "120000,66700"
tm "WireNameMgr"
)
)
)
*163 (PortIoOut
uid 5938,0
shape (CompositeShape
uid 5939,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5940,0
sl 0
ro 270
xt "108500,66625,110000,67375"
)
(Line
uid 5941,0
sl 0
ro 270
xt "108000,67000,108500,67000"
pts [
"108000,67000"
"108500,67000"
]
)
]
)
tg (WTG
uid 5942,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5943,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "111000,66500,116800,68000"
st "ICSPDAT"
blo "111000,67700"
tm "WireNameMgr"
)
)
)
*164 (Net
uid 6020,0
lang 11
decl (Decl
n "fpgaIO4"
t "std_logic"
o 42
suid 84,0
)
declText (MLText
uid 6021,0
va (VaSet
)
xt "-30000,51000,-20000,52000"
st "fpgaIO4              : std_logic"
)
)
*165 (Net
uid 6022,0
lang 11
decl (Decl
n "fpgaIO6"
t "std_logic"
o 44
suid 85,0
)
declText (MLText
uid 6023,0
va (VaSet
)
xt "-30000,53000,-20000,54000"
st "fpgaIO6              : std_logic"
)
)
*166 (Net
uid 6028,0
lang 11
decl (Decl
n "fpgaIO5"
t "std_logic"
o 43
suid 88,0
)
declText (MLText
uid 6029,0
va (VaSet
)
xt "-30000,52000,-20000,53000"
st "fpgaIO5              : std_logic"
)
)
*167 (Net
uid 6046,0
lang 11
decl (Decl
n "mem_Hold"
t "std_logic"
o 46
suid 89,0
)
declText (MLText
uid 6047,0
va (VaSet
)
xt "-30000,54000,-19000,55000"
st "mem_Hold             : std_logic"
)
)
*168 (Net
uid 6048,0
lang 11
decl (Decl
n "mem_WP"
t "std_logic"
o 47
suid 90,0
)
declText (MLText
uid 6049,0
va (VaSet
)
xt "-30000,55000,-18900,56000"
st "mem_WP               : std_logic"
)
)
*169 (Net
uid 6074,0
lang 11
decl (Decl
n "ICSPCLK"
t "std_logic"
o 10
suid 91,0
)
declText (MLText
uid 6075,0
va (VaSet
)
xt "-30000,22000,-19300,23000"
st "ICSPCLK              : std_logic"
)
)
*170 (Net
uid 6076,0
lang 11
decl (Decl
n "ICSPDAT"
t "std_logic"
o 11
suid 92,0
)
declText (MLText
uid 6077,0
va (VaSet
)
xt "-30000,23000,-19200,24000"
st "ICSPDAT              : std_logic"
)
)
*171 (Net
uid 6078,0
lang 11
decl (Decl
n "MCLR"
t "std_logic"
o 17
suid 93,0
)
declText (MLText
uid 6079,0
va (VaSet
)
xt "-30000,29000,-19700,30000"
st "MCLR                 : std_logic"
)
)
*172 (SaComponent
uid 9291,0
optionalChildren [
*173 (CptPort
uid 9283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9284,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "233250,69625,234000,70375"
)
tg (CPTG
uid 9285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9286,0
va (VaSet
isHidden 1
)
xt "234000,69700,235400,70700"
st "in1"
blo "234000,70500"
)
s (Text
uid 9300,0
va (VaSet
isHidden 1
)
xt "234000,70700,234000,70700"
blo "234000,70700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*174 (CptPort
uid 9287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9288,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "239000,69625,239750,70375"
)
tg (CPTG
uid 9289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9290,0
va (VaSet
isHidden 1
)
xt "237200,69700,239000,70700"
st "out1"
ju 2
blo "239000,70500"
)
s (Text
uid 9301,0
va (VaSet
isHidden 1
)
xt "239000,70700,239000,70700"
ju 2
blo "239000,70700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 9292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "234000,67000,239000,73000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 9293,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
uid 9294,0
va (VaSet
font "Arial,8,1"
)
xt "234910,72700,237410,73700"
st "Gates"
blo "234910,73500"
tm "BdLibraryNameMgr"
)
*176 (Text
uid 9295,0
va (VaSet
font "Arial,8,1"
)
xt "234910,73700,240410,74700"
st "bufferUlogic"
blo "234910,74500"
tm "CptNameMgr"
)
*177 (Text
uid 9296,0
va (VaSet
font "Arial,8,1"
)
xt "234910,74700,235910,75700"
st "I6"
blo "234910,75500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9297,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9298,0
text (MLText
uid 9299,0
va (VaSet
font "Courier New,8,0"
)
xt "234000,75600,251000,76400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*178 (SaComponent
uid 9302,0
optionalChildren [
*179 (CptPort
uid 9311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9312,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "233250,81625,234000,82375"
)
tg (CPTG
uid 9313,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9314,0
va (VaSet
isHidden 1
)
xt "234000,81700,235400,82700"
st "in1"
blo "234000,82500"
)
s (Text
uid 9315,0
va (VaSet
isHidden 1
)
xt "234000,82700,234000,82700"
blo "234000,82700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*180 (CptPort
uid 9316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9317,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "239000,81625,239750,82375"
)
tg (CPTG
uid 9318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9319,0
va (VaSet
isHidden 1
)
xt "237200,81700,239000,82700"
st "out1"
ju 2
blo "239000,82500"
)
s (Text
uid 9320,0
va (VaSet
isHidden 1
)
xt "239000,82700,239000,82700"
ju 2
blo "239000,82700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 9303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "234000,79000,239000,85000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 9304,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
uid 9305,0
va (VaSet
font "Arial,8,1"
)
xt "234910,84700,237410,85700"
st "Gates"
blo "234910,85500"
tm "BdLibraryNameMgr"
)
*182 (Text
uid 9306,0
va (VaSet
font "Arial,8,1"
)
xt "234910,85700,240410,86700"
st "bufferUlogic"
blo "234910,86500"
tm "CptNameMgr"
)
*183 (Text
uid 9307,0
va (VaSet
font "Arial,8,1"
)
xt "234910,86700,235910,87700"
st "I7"
blo "234910,87500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9308,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9309,0
text (MLText
uid 9310,0
va (VaSet
font "Courier New,8,0"
)
xt "234000,87600,251000,88400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*184 (SaComponent
uid 9321,0
optionalChildren [
*185 (CptPort
uid 9330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9331,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "233250,93625,234000,94375"
)
tg (CPTG
uid 9332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9333,0
va (VaSet
isHidden 1
)
xt "234000,93700,235400,94700"
st "in1"
blo "234000,94500"
)
s (Text
uid 9334,0
va (VaSet
isHidden 1
)
xt "234000,94700,234000,94700"
blo "234000,94700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*186 (CptPort
uid 9335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9336,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "239000,93625,239750,94375"
)
tg (CPTG
uid 9337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9338,0
va (VaSet
isHidden 1
)
xt "237200,93700,239000,94700"
st "out1"
ju 2
blo "239000,94500"
)
s (Text
uid 9339,0
va (VaSet
isHidden 1
)
xt "239000,94700,239000,94700"
ju 2
blo "239000,94700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 9322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "234000,91000,239000,97000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 9323,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
uid 9324,0
va (VaSet
font "Arial,8,1"
)
xt "234910,96700,237410,97700"
st "Gates"
blo "234910,97500"
tm "BdLibraryNameMgr"
)
*188 (Text
uid 9325,0
va (VaSet
font "Arial,8,1"
)
xt "234910,97700,240410,98700"
st "bufferUlogic"
blo "234910,98500"
tm "CptNameMgr"
)
*189 (Text
uid 9326,0
va (VaSet
font "Arial,8,1"
)
xt "234910,98700,235910,99700"
st "I8"
blo "234910,99500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9327,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9328,0
text (MLText
uid 9329,0
va (VaSet
font "Courier New,8,0"
)
xt "234000,99600,251000,100400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*190 (SaComponent
uid 9340,0
optionalChildren [
*191 (CptPort
uid 9349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9350,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "233250,104625,234000,105375"
)
tg (CPTG
uid 9351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9352,0
va (VaSet
isHidden 1
)
xt "234000,104700,235400,105700"
st "in1"
blo "234000,105500"
)
s (Text
uid 9353,0
va (VaSet
isHidden 1
)
xt "234000,105700,234000,105700"
blo "234000,105700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*192 (CptPort
uid 9354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9355,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "239000,104625,239750,105375"
)
tg (CPTG
uid 9356,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9357,0
va (VaSet
isHidden 1
)
xt "237200,104700,239000,105700"
st "out1"
ju 2
blo "239000,105500"
)
s (Text
uid 9358,0
va (VaSet
isHidden 1
)
xt "239000,105700,239000,105700"
ju 2
blo "239000,105700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 9341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "234000,102000,239000,108000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 9342,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
uid 9343,0
va (VaSet
font "Arial,8,1"
)
xt "234910,107700,237410,108700"
st "Gates"
blo "234910,108500"
tm "BdLibraryNameMgr"
)
*194 (Text
uid 9344,0
va (VaSet
font "Arial,8,1"
)
xt "234910,108700,240410,109700"
st "bufferUlogic"
blo "234910,109500"
tm "CptNameMgr"
)
*195 (Text
uid 9345,0
va (VaSet
font "Arial,8,1"
)
xt "234910,109700,235910,110700"
st "I9"
blo "234910,110500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9346,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9347,0
text (MLText
uid 9348,0
va (VaSet
font "Courier New,8,0"
)
xt "234000,110600,251000,111400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*196 (PortIoOut
uid 9391,0
shape (CompositeShape
uid 9392,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9393,0
sl 0
ro 270
xt "244500,69625,246000,70375"
)
(Line
uid 9394,0
sl 0
ro 270
xt "244000,70000,244500,70000"
pts [
"244000,70000"
"244500,70000"
]
)
]
)
tg (WTG
uid 9395,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9396,0
va (VaSet
font "Arial,12,0"
)
xt "247000,69250,255900,70750"
st "SPI1_unused"
blo "247000,70450"
tm "WireNameMgr"
)
)
)
*197 (PortIoOut
uid 9397,0
shape (CompositeShape
uid 9398,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9399,0
sl 0
ro 270
xt "244500,81625,246000,82375"
)
(Line
uid 9400,0
sl 0
ro 270
xt "244000,82000,244500,82000"
pts [
"244000,82000"
"244500,82000"
]
)
]
)
tg (WTG
uid 9401,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9402,0
va (VaSet
font "Arial,12,0"
)
xt "247000,81250,255900,82750"
st "SPI2_unused"
blo "247000,82450"
tm "WireNameMgr"
)
)
)
*198 (PortIoOut
uid 9403,0
shape (CompositeShape
uid 9404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9405,0
sl 0
ro 270
xt "244500,93625,246000,94375"
)
(Line
uid 9406,0
sl 0
ro 270
xt "244000,94000,244500,94000"
pts [
"244000,94000"
"244500,94000"
]
)
]
)
tg (WTG
uid 9407,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9408,0
va (VaSet
font "Arial,12,0"
)
xt "247000,93250,255900,94750"
st "SPI3_unused"
blo "247000,94450"
tm "WireNameMgr"
)
)
)
*199 (PortIoOut
uid 9409,0
shape (CompositeShape
uid 9410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9411,0
sl 0
ro 270
xt "244500,104625,246000,105375"
)
(Line
uid 9412,0
sl 0
ro 270
xt "244000,105000,244500,105000"
pts [
"244000,105000"
"244500,105000"
]
)
]
)
tg (WTG
uid 9413,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9414,0
va (VaSet
font "Arial,12,0"
)
xt "247000,104250,255900,105750"
st "SPI4_unused"
blo "247000,105450"
tm "WireNameMgr"
)
)
)
*200 (Net
uid 9441,0
decl (Decl
n "SPI2_unused"
t "std_uLogic"
o 27
suid 100,0
)
declText (MLText
uid 9442,0
va (VaSet
)
xt "-30000,39000,-18400,40000"
st "SPI2_unused          : std_uLogic"
)
)
*201 (Net
uid 9443,0
decl (Decl
n "SPI3_unused"
t "std_uLogic"
o 32
suid 101,0
)
declText (MLText
uid 9444,0
va (VaSet
)
xt "-30000,44000,-18400,45000"
st "SPI3_unused          : std_uLogic"
)
)
*202 (Net
uid 9445,0
decl (Decl
n "SPI4_unused"
t "std_uLogic"
o 37
suid 102,0
)
declText (MLText
uid 9446,0
va (VaSet
)
xt "-30000,49000,-18400,50000"
st "SPI4_unused          : std_uLogic"
)
)
*203 (Net
uid 9447,0
decl (Decl
n "SPI1_unused"
t "std_uLogic"
o 23
suid 103,0
)
declText (MLText
uid 9448,0
va (VaSet
)
xt "-30000,35000,-18400,36000"
st "SPI1_unused          : std_uLogic"
)
)
*204 (Net
uid 9997,0
lang 11
decl (Decl
n "io_jtag_tms"
t "std_logic"
o 8
suid 105,0
)
declText (MLText
uid 9998,0
va (VaSet
)
xt "-30000,93000,-16500,94000"
st "SIGNAL io_jtag_tms          : std_logic"
)
)
*205 (Net
uid 10003,0
lang 11
decl (Decl
n "io_jtag_tdi"
t "std_logic"
o 7
suid 106,0
)
declText (MLText
uid 10004,0
va (VaSet
)
xt "-30000,91000,-17000,92000"
st "SIGNAL io_jtag_tdi          : std_logic"
)
)
*206 (Net
uid 10011,0
lang 11
decl (Decl
n "io_jtag_tck"
t "std_logic"
o 6
suid 107,0
)
declText (MLText
uid 10012,0
va (VaSet
)
xt "-30000,90000,-16800,91000"
st "SIGNAL io_jtag_tck          : std_logic"
)
)
*207 (Net
uid 10017,0
lang 11
decl (Decl
n "io_jtag_tdo"
t "std_logic"
o 45
suid 108,0
)
declText (MLText
uid 10018,0
va (VaSet
)
xt "-30000,92000,-16800,93000"
st "SIGNAL io_jtag_tdo          : std_logic"
)
)
*208 (SaComponent
uid 10689,0
optionalChildren [
*209 (CptPort
uid 10477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,50625,225000,51375"
)
tg (CPTG
uid 10479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10480,0
va (VaSet
)
xt "226000,50500,228200,51500"
st "clock"
blo "226000,51300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 20
suid 1,0
)
)
)
*210 (CptPort
uid 10481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,51625,225000,52375"
)
tg (CPTG
uid 10483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10484,0
va (VaSet
)
xt "226000,51500,228100,52500"
st "reset"
blo "226000,52300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 21
suid 2,0
)
)
)
*211 (CptPort
uid 10485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,11625,252750,12375"
)
tg (CPTG
uid 10487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10488,0
va (VaSet
)
xt "247000,11500,251000,12500"
st "SPI1_sClk"
ju 2
blo "251000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_sClk"
t "std_ulogic"
o 29
suid 3,0
)
)
)
*212 (CptPort
uid 10489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,12625,252750,13375"
)
tg (CPTG
uid 10491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10492,0
va (VaSet
)
xt "246600,12500,251000,13500"
st "SPI1_MOSI"
ju 2
blo "251000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_MOSI"
t "std_ulogic"
o 23
suid 4,0
)
)
)
*213 (CptPort
uid 10493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10494,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,13625,252750,14375"
)
tg (CPTG
uid 10495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10496,0
va (VaSet
)
xt "246600,13500,251000,14500"
st "SPI1_MISO"
ju 2
blo "251000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI1_MISO"
t "std_ulogic"
o 2
suid 5,0
)
)
)
*214 (CptPort
uid 10497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,14625,252750,15375"
)
tg (CPTG
uid 10499,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10500,0
va (VaSet
)
xt "246000,14500,251000,15500"
st "SPI1_SS1_n"
ju 2
blo "251000,15300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS1_n"
t "std_ulogic"
o 24
suid 6,0
)
)
)
*215 (CptPort
uid 10501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,15625,252750,16375"
)
tg (CPTG
uid 10503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10504,0
va (VaSet
)
xt "246000,15500,251000,16500"
st "SPI1_SS3_n"
ju 2
blo "251000,16300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS3_n"
t "std_ulogic"
o 26
suid 7,0
)
)
)
*216 (CptPort
uid 10505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,16625,252750,17375"
)
tg (CPTG
uid 10507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10508,0
va (VaSet
)
xt "246000,16500,251000,17500"
st "SPI1_SS2_n"
ju 2
blo "251000,17300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS2_n"
t "std_ulogic"
o 25
suid 8,0
)
)
)
*217 (CptPort
uid 10509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,20625,252750,21375"
)
tg (CPTG
uid 10511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10512,0
va (VaSet
)
xt "247000,20500,251000,21500"
st "SPI2_sClk"
ju 2
blo "251000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI2_sClk"
t "std_ulogic"
o 36
suid 9,0
)
)
)
*218 (CptPort
uid 10513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,21625,252750,22375"
)
tg (CPTG
uid 10515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10516,0
va (VaSet
)
xt "246600,21500,251000,22500"
st "SPI2_MOSI"
ju 2
blo "251000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI2_MOSI"
t "std_ulogic"
o 32
suid 10,0
)
)
)
*219 (CptPort
uid 10517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10518,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,22625,252750,23375"
)
tg (CPTG
uid 10519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10520,0
va (VaSet
)
xt "246600,22500,251000,23500"
st "SPI2_MISO"
ju 2
blo "251000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI2_MISO"
t "std_ulogic"
o 7
suid 11,0
)
)
)
*220 (CptPort
uid 10521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,23625,252750,24375"
)
tg (CPTG
uid 10523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10524,0
va (VaSet
)
xt "246000,23500,251000,24500"
st "SPI2_SS1_n"
ju 2
blo "251000,24300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI2_SS1_n"
t "std_ulogic"
o 33
suid 12,0
)
)
)
*221 (CptPort
uid 10525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,30625,252750,31375"
)
tg (CPTG
uid 10527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10528,0
va (VaSet
)
xt "247000,30500,251000,31500"
st "SPI3_sClk"
ju 2
blo "251000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI3_sClk"
t "std_ulogic"
o 44
suid 13,0
)
)
)
*222 (CptPort
uid 10529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,31625,252750,32375"
)
tg (CPTG
uid 10531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10532,0
va (VaSet
)
xt "246600,31500,251000,32500"
st "SPI3_MOSI"
ju 2
blo "251000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI3_MOSI"
t "std_ulogic"
o 39
suid 14,0
)
)
)
*223 (CptPort
uid 10533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10534,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,32625,252750,33375"
)
tg (CPTG
uid 10535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10536,0
va (VaSet
)
xt "246600,32500,251000,33500"
st "SPI3_MISO"
ju 2
blo "251000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI3_MISO"
t "std_ulogic"
o 11
suid 15,0
)
)
)
*224 (CptPort
uid 10537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,33625,252750,34375"
)
tg (CPTG
uid 10539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10540,0
va (VaSet
)
xt "246000,33500,251000,34500"
st "SPI3_SS1_n"
ju 2
blo "251000,34300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI3_SS1_n"
t "std_ulogic"
o 40
suid 16,0
)
)
)
*225 (CptPort
uid 10541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,34625,252750,35375"
)
tg (CPTG
uid 10543,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10544,0
va (VaSet
)
xt "246000,34500,251000,35500"
st "SPI3_SS2_n"
ju 2
blo "251000,35300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI3_SS2_n"
t "std_ulogic"
o 41
suid 17,0
)
)
)
*226 (CptPort
uid 10545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,40625,252750,41375"
)
tg (CPTG
uid 10547,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10548,0
va (VaSet
)
xt "247000,40500,251000,41500"
st "SPI4_sClk"
ju 2
blo "251000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI4_sClk"
t "std_ulogic"
o 52
suid 18,0
)
)
)
*227 (CptPort
uid 10549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,41625,252750,42375"
)
tg (CPTG
uid 10551,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10552,0
va (VaSet
)
xt "246600,41500,251000,42500"
st "SPI4_MOSI"
ju 2
blo "251000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI4_MOSI"
t "std_ulogic"
o 47
suid 19,0
)
)
)
*228 (CptPort
uid 10553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10554,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,42625,252750,43375"
)
tg (CPTG
uid 10555,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10556,0
va (VaSet
)
xt "246600,42500,251000,43500"
st "SPI4_MISO"
ju 2
blo "251000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI4_MISO"
t "std_ulogic"
o 16
suid 20,0
)
)
)
*229 (CptPort
uid 10557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,43625,252750,44375"
)
tg (CPTG
uid 10559,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10560,0
va (VaSet
)
xt "246000,43500,251000,44500"
st "SPI4_SS1_n"
ju 2
blo "251000,44300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI4_SS1_n"
t "std_ulogic"
o 48
suid 21,0
)
)
)
*230 (CptPort
uid 10561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,44625,252750,45375"
)
tg (CPTG
uid 10563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10564,0
va (VaSet
)
xt "246000,44500,251000,45500"
st "SPI4_SS2_n"
ju 2
blo "251000,45300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI4_SS2_n"
t "std_ulogic"
o 49
suid 22,0
)
)
)
*231 (CptPort
uid 10565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,11625,225000,12375"
)
tg (CPTG
uid 10567,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10568,0
va (VaSet
)
xt "226000,11500,237800,12500"
st "SPI1_DataOut : (dataBitNb-1:0)"
blo "226000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI1_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 23,0
)
)
)
*232 (CptPort
uid 10569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10570,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,13625,225000,14375"
)
tg (CPTG
uid 10571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10572,0
va (VaSet
)
xt "226000,13500,232500,14500"
st "SPI1_masterFull"
blo "226000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_masterFull"
t "std_ulogic"
o 28
suid 24,0
)
)
)
*233 (CptPort
uid 10573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,12625,225000,13375"
)
tg (CPTG
uid 10575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10576,0
va (VaSet
)
xt "226000,12500,230700,13500"
st "SPI1_Write"
blo "226000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI1_Write"
t "std_ulogic"
o 5
suid 25,0
)
)
)
*234 (CptPort
uid 10577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10578,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,14625,225000,15375"
)
tg (CPTG
uid 10579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10580,0
va (VaSet
)
xt "226000,14500,237200,15500"
st "SPI1_DataIn : (dataBitNb-1:0)"
blo "226000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 22
suid 26,0
)
)
)
*235 (CptPort
uid 10581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10582,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,16625,225000,17375"
)
tg (CPTG
uid 10583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10584,0
va (VaSet
)
xt "226000,16500,232800,17500"
st "SPI1_slaveEmpty"
blo "226000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_slaveEmpty"
t "std_ulogic"
o 30
suid 27,0
)
)
)
*236 (CptPort
uid 10585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,15625,225000,16375"
)
tg (CPTG
uid 10587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10588,0
va (VaSet
)
xt "226000,15500,230200,16500"
st "SPI1_Read"
blo "226000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI1_Read"
t "std_ulogic"
o 3
suid 28,0
)
)
)
*237 (CptPort
uid 10589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10590,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,17625,225000,18375"
)
tg (CPTG
uid 10591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10592,0
va (VaSet
)
xt "226000,17500,232900,18500"
st "SPI1_endTransfer"
blo "226000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_endTransfer"
t "std_logic"
o 27
suid 29,0
)
)
)
*238 (CptPort
uid 10593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,21625,225000,22375"
)
tg (CPTG
uid 10595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10596,0
va (VaSet
)
xt "226000,21500,237800,22500"
st "SPI2_DataOut : (dataBitNb-1:0)"
blo "226000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI2_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 30,0
)
)
)
*239 (CptPort
uid 10597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10598,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,23625,225000,24375"
)
tg (CPTG
uid 10599,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10600,0
va (VaSet
)
xt "226000,23500,232500,24500"
st "SPI2_masterFull"
blo "226000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI2_masterFull"
t "std_ulogic"
o 35
suid 31,0
)
)
)
*240 (CptPort
uid 10601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,22625,225000,23375"
)
tg (CPTG
uid 10603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10604,0
va (VaSet
)
xt "226000,22500,230700,23500"
st "SPI2_Write"
blo "226000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI2_Write"
t "std_ulogic"
o 9
suid 32,0
)
)
)
*241 (CptPort
uid 10605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10606,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,24625,225000,25375"
)
tg (CPTG
uid 10607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10608,0
va (VaSet
)
xt "226000,24500,237200,25500"
st "SPI2_DataIn : (dataBitNb-1:0)"
blo "226000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI2_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 31
suid 33,0
)
)
)
*242 (CptPort
uid 10609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10610,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,26625,225000,27375"
)
tg (CPTG
uid 10611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10612,0
va (VaSet
)
xt "226000,26500,232800,27500"
st "SPI2_slaveEmpty"
blo "226000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI2_slaveEmpty"
t "std_ulogic"
o 37
suid 34,0
)
)
)
*243 (CptPort
uid 10613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,25625,225000,26375"
)
tg (CPTG
uid 10615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10616,0
va (VaSet
)
xt "226000,25500,230200,26500"
st "SPI2_Read"
blo "226000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI2_Read"
t "std_ulogic"
o 8
suid 35,0
)
)
)
*244 (CptPort
uid 10617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10618,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,27625,225000,28375"
)
tg (CPTG
uid 10619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10620,0
va (VaSet
)
xt "226000,27500,232900,28500"
st "SPI2_endTransfer"
blo "226000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI2_endTransfer"
t "std_logic"
o 34
suid 36,0
)
)
)
*245 (CptPort
uid 10621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,30625,225000,31375"
)
tg (CPTG
uid 10623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10624,0
va (VaSet
)
xt "226000,30500,237800,31500"
st "SPI3_DataOut : (dataBitNb-1:0)"
blo "226000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI3_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 10
suid 37,0
)
)
)
*246 (CptPort
uid 10625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10626,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,32625,225000,33375"
)
tg (CPTG
uid 10627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10628,0
va (VaSet
)
xt "226000,32500,232500,33500"
st "SPI3_masterFull"
blo "226000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI3_masterFull"
t "std_ulogic"
o 43
suid 38,0
)
)
)
*247 (CptPort
uid 10629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,31625,225000,32375"
)
tg (CPTG
uid 10631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10632,0
va (VaSet
)
xt "226000,31500,230700,32500"
st "SPI3_Write"
blo "226000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI3_Write"
t "std_ulogic"
o 14
suid 39,0
)
)
)
*248 (CptPort
uid 10633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10634,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,33625,225000,34375"
)
tg (CPTG
uid 10635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10636,0
va (VaSet
)
xt "226000,33500,237200,34500"
st "SPI3_DataIn : (dataBitNb-1:0)"
blo "226000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI3_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 38
suid 40,0
)
)
)
*249 (CptPort
uid 10637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10638,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,35625,225000,36375"
)
tg (CPTG
uid 10639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10640,0
va (VaSet
)
xt "226000,35500,232800,36500"
st "SPI3_slaveEmpty"
blo "226000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI3_slaveEmpty"
t "std_ulogic"
o 45
suid 41,0
)
)
)
*250 (CptPort
uid 10641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,34625,225000,35375"
)
tg (CPTG
uid 10643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10644,0
va (VaSet
)
xt "226000,34500,230200,35500"
st "SPI3_Read"
blo "226000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI3_Read"
t "std_ulogic"
o 12
suid 42,0
)
)
)
*251 (CptPort
uid 10645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10646,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,36625,225000,37375"
)
tg (CPTG
uid 10647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10648,0
va (VaSet
)
xt "226000,36500,232900,37500"
st "SPI3_endTransfer"
blo "226000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI3_endTransfer"
t "std_logic"
o 42
suid 43,0
)
)
)
*252 (CptPort
uid 10649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,40625,225000,41375"
)
tg (CPTG
uid 10651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10652,0
va (VaSet
)
xt "226000,40500,237800,41500"
st "SPI4_DataOut : (dataBitNb-1:0)"
blo "226000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI4_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 15
suid 44,0
)
)
)
*253 (CptPort
uid 10653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10654,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,42625,225000,43375"
)
tg (CPTG
uid 10655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10656,0
va (VaSet
)
xt "226000,42500,232500,43500"
st "SPI4_masterFull"
blo "226000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI4_masterFull"
t "std_ulogic"
o 51
suid 45,0
)
)
)
*254 (CptPort
uid 10657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,41625,225000,42375"
)
tg (CPTG
uid 10659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10660,0
va (VaSet
)
xt "226000,41500,230700,42500"
st "SPI4_Write"
blo "226000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI4_Write"
t "std_ulogic"
o 19
suid 46,0
)
)
)
*255 (CptPort
uid 10661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10662,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,43625,225000,44375"
)
tg (CPTG
uid 10663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10664,0
va (VaSet
)
xt "226000,43500,237200,44500"
st "SPI4_DataIn : (dataBitNb-1:0)"
blo "226000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI4_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 46
suid 47,0
)
)
)
*256 (CptPort
uid 10665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10666,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,46625,225000,47375"
)
tg (CPTG
uid 10667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10668,0
va (VaSet
)
xt "226000,46500,232800,47500"
st "SPI4_slaveEmpty"
blo "226000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI4_slaveEmpty"
t "std_ulogic"
o 53
suid 48,0
)
)
)
*257 (CptPort
uid 10669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,44625,225000,45375"
)
tg (CPTG
uid 10671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10672,0
va (VaSet
)
xt "226000,44500,230200,45500"
st "SPI4_Read"
blo "226000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI4_Read"
t "std_ulogic"
o 17
suid 49,0
)
)
)
*258 (CptPort
uid 10673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10674,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,45625,225000,46375"
)
tg (CPTG
uid 10675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10676,0
va (VaSet
)
xt "226000,45500,232900,46500"
st "SPI4_endTransfer"
blo "226000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI4_endTransfer"
t "std_logic"
o 50
suid 50,0
)
)
)
*259 (CptPort
uid 10677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,18625,225000,19375"
)
tg (CPTG
uid 10679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10680,0
va (VaSet
)
xt "226000,18500,233100,19500"
st "SPI1_Select : (1:0)"
blo "226000,19300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SPI1_Select"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 4
suid 51,0
)
)
)
*260 (CptPort
uid 10681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,37625,225000,38375"
)
tg (CPTG
uid 10683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10684,0
va (VaSet
)
xt "226000,37500,233100,38500"
st "SPI3_Select : (1:0)"
blo "226000,38300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SPI3_Select"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 13
suid 52,0
)
)
)
*261 (CptPort
uid 10685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224250,47625,225000,48375"
)
tg (CPTG
uid 10687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10688,0
va (VaSet
)
xt "226000,47500,233100,48500"
st "SPI4_Select : (1:0)"
blo "226000,48300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SPI4_Select"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 18
suid 53,0
)
)
)
]
shape (Rectangle
uid 10690,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "225000,11000,252000,54000"
)
oxt "15000,11000,42000,54000"
ttg (MlTextGroup
uid 10691,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*262 (Text
uid 10692,0
va (VaSet
font "Arial,8,1"
)
xt "245200,50000,247400,51000"
st "OBC"
blo "245200,50800"
tm "BdLibraryNameMgr"
)
*263 (Text
uid 10693,0
va (VaSet
font "Arial,8,1"
)
xt "245200,51000,250500,52000"
st "SPI_Control"
blo "245200,51800"
tm "CptNameMgr"
)
*264 (Text
uid 10694,0
va (VaSet
font "Arial,8,1"
)
xt "245200,52000,246200,53000"
st "I0"
blo "245200,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10695,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10696,0
text (MLText
uid 10697,0
va (VaSet
font "Courier New,8,0"
)
xt "225000,54600,241500,55400"
st "dataBitNb = 8    ( integer )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*265 (Net
uid 10746,0
decl (Decl
n "SPI1_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 49
suid 109,0
)
declText (MLText
uid 10747,0
va (VaSet
)
xt "-30000,59000,-3800,60000"
st "SIGNAL SPI1_DataIn          : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*266 (Net
uid 10752,0
decl (Decl
n "SPI1_masterFull"
t "std_ulogic"
o 51
suid 110,0
)
declText (MLText
uid 10753,0
va (VaSet
)
xt "-30000,61000,-14700,62000"
st "SIGNAL SPI1_masterFull      : std_ulogic"
)
)
*267 (Net
uid 10760,0
decl (Decl
n "SPI1_slaveEmpty"
t "std_ulogic"
o 52
suid 111,0
)
declText (MLText
uid 10761,0
va (VaSet
)
xt "-30000,62000,-14400,63000"
st "SIGNAL SPI1_slaveEmpty      : std_ulogic"
)
)
*268 (Net
uid 10768,0
decl (Decl
n "SPI1_endTransfer"
t "std_logic"
o 50
suid 112,0
)
declText (MLText
uid 10769,0
va (VaSet
)
xt "-30000,60000,-15300,61000"
st "SIGNAL SPI1_endTransfer     : std_logic"
)
)
*269 (Net
uid 11094,0
decl (Decl
n "SPI2_masterFull"
t "std_ulogic"
o 56
suid 114,0
)
declText (MLText
uid 11095,0
va (VaSet
)
xt "-30000,66000,-14700,67000"
st "SIGNAL SPI2_masterFull      : std_ulogic"
)
)
*270 (Net
uid 11096,0
decl (Decl
n "SPI2_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 54
suid 115,0
)
declText (MLText
uid 11097,0
va (VaSet
)
xt "-30000,64000,-3800,65000"
st "SIGNAL SPI2_DataIn          : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*271 (Net
uid 11098,0
decl (Decl
n "SPI2_slaveEmpty"
t "std_ulogic"
o 57
suid 116,0
)
declText (MLText
uid 11099,0
va (VaSet
)
xt "-30000,67000,-14400,68000"
st "SIGNAL SPI2_slaveEmpty      : std_ulogic"
)
)
*272 (Net
uid 11100,0
decl (Decl
n "SPI2_endTransfer"
t "std_logic"
o 55
suid 117,0
)
declText (MLText
uid 11101,0
va (VaSet
)
xt "-30000,65000,-15300,66000"
st "SIGNAL SPI2_endTransfer     : std_logic"
)
)
*273 (Net
uid 11134,0
decl (Decl
n "SPI3_masterFull"
t "std_ulogic"
o 61
suid 118,0
)
declText (MLText
uid 11135,0
va (VaSet
)
xt "-30000,71000,-14700,72000"
st "SIGNAL SPI3_masterFull      : std_ulogic"
)
)
*274 (Net
uid 11136,0
decl (Decl
n "SPI3_slaveEmpty"
t "std_ulogic"
o 62
suid 119,0
)
declText (MLText
uid 11137,0
va (VaSet
)
xt "-30000,72000,-14400,73000"
st "SIGNAL SPI3_slaveEmpty      : std_ulogic"
)
)
*275 (Net
uid 11138,0
decl (Decl
n "SPI3_endTransfer"
t "std_logic"
o 60
suid 120,0
)
declText (MLText
uid 11139,0
va (VaSet
)
xt "-30000,70000,-15300,71000"
st "SIGNAL SPI3_endTransfer     : std_logic"
)
)
*276 (Net
uid 11140,0
decl (Decl
n "SPI3_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 59
suid 121,0
)
declText (MLText
uid 11141,0
va (VaSet
)
xt "-30000,69000,-3800,70000"
st "SIGNAL SPI3_DataIn          : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*277 (Net
uid 11415,0
decl (Decl
n "SPI4_masterFull"
t "std_ulogic"
o 66
suid 122,0
)
declText (MLText
uid 11416,0
va (VaSet
)
xt "-30000,76000,-14700,77000"
st "SIGNAL SPI4_masterFull      : std_ulogic"
)
)
*278 (Net
uid 11417,0
decl (Decl
n "SPI4_slaveEmpty"
t "std_ulogic"
o 67
suid 123,0
)
declText (MLText
uid 11418,0
va (VaSet
)
xt "-30000,77000,-14400,78000"
st "SIGNAL SPI4_slaveEmpty      : std_ulogic"
)
)
*279 (Net
uid 11419,0
decl (Decl
n "SPI4_endTransfer"
t "std_logic"
o 65
suid 124,0
)
declText (MLText
uid 11420,0
va (VaSet
)
xt "-30000,75000,-15300,76000"
st "SIGNAL SPI4_endTransfer     : std_logic"
)
)
*280 (Net
uid 11421,0
decl (Decl
n "SPI4_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 64
suid 125,0
)
declText (MLText
uid 11422,0
va (VaSet
)
xt "-30000,74000,-3800,75000"
st "SIGNAL SPI4_DataIn          : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*281 (SaComponent
uid 11507,0
optionalChildren [
*282 (CptPort
uid 11471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11472,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,43625,194750,44375"
)
tg (CPTG
uid 11473,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11474,0
va (VaSet
)
xt "182200,43500,193000,44500"
st "SPI_DataIn : (dataBitNb-1:0)"
ju 2
blo "193000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*283 (CptPort
uid 11475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11476,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,46625,194750,47375"
)
tg (CPTG
uid 11477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11478,0
va (VaSet
)
xt "186500,46500,193000,47500"
st "SPI_endTransfer"
ju 2
blo "193000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_endTransfer"
t "std_logic"
o 2
suid 2,0
)
)
)
*284 (CptPort
uid 11479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11480,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,45625,194750,46375"
)
tg (CPTG
uid 11481,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11482,0
va (VaSet
)
xt "186600,45500,193000,46500"
st "SPI_slaveEmpty"
ju 2
blo "193000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_slaveEmpty"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*285 (CptPort
uid 11483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11484,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,42625,194750,43375"
)
tg (CPTG
uid 11485,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11486,0
va (VaSet
)
xt "186900,42500,193000,43500"
st "SPI_masterFull"
ju 2
blo "193000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_masterFull"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*286 (CptPort
uid 11487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11488,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,43625,166000,44375"
)
tg (CPTG
uid 11489,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11490,0
va (VaSet
)
xt "167000,43500,176200,44500"
st "DataIn : (dataBitNb-1:0)"
blo "167000,44300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DataIn"
t "std_logic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 5,0
)
)
)
*287 (CptPort
uid 11491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11492,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,42625,166000,43375"
)
tg (CPTG
uid 11493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11494,0
va (VaSet
)
xt "167000,42500,171500,43500"
st "masterFull"
blo "167000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_uLogic"
o 8
suid 6,0
)
)
)
*288 (CptPort
uid 11495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,40625,166000,41375"
)
tg (CPTG
uid 11497,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11498,0
va (VaSet
)
xt "167000,40500,180600,41500"
st "writeEnable_Risc : (PinNumber-1:0)"
blo "167000,41300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnable_Risc"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 5
suid 7,0
)
)
)
*289 (CptPort
uid 11499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11500,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,46625,166000,47375"
)
tg (CPTG
uid 11501,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11502,0
va (VaSet
)
xt "167000,46500,171900,47500"
st "endTransfer"
blo "167000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "endTransfer"
t "std_uLogic"
o 7
suid 8,0
)
)
)
*290 (CptPort
uid 11503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11504,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,45625,166000,46375"
)
tg (CPTG
uid 11505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11506,0
va (VaSet
)
xt "167000,45500,171800,46500"
st "slaveEmpty"
blo "167000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_uLogic"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 11508,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "166000,40000,194000,48000"
)
oxt "14000,14000,42000,22000"
ttg (MlTextGroup
uid 11509,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*291 (Text
uid 11510,0
va (VaSet
font "Arial,8,1"
)
xt "177200,44000,179900,45000"
st "Board"
blo "177200,44800"
tm "BdLibraryNameMgr"
)
*292 (Text
uid 11511,0
va (VaSet
font "Arial,8,1"
)
xt "177200,45000,183600,46000"
st "SPI_IO_Tristate"
blo "177200,45800"
tm "CptNameMgr"
)
*293 (Text
uid 11512,0
va (VaSet
font "Arial,8,1"
)
xt "177200,46000,178600,47000"
st "I14"
blo "177200,46800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11513,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11514,0
text (MLText
uid 11515,0
va (VaSet
font "Courier New,8,0"
)
xt "166000,48400,183000,50000"
st "dataBitNb = 8     ( integer )  
PinNumber = 32    ( integer )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
(GiElement
name "PinNumber"
type "integer"
value "32"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*294 (SaComponent
uid 11552,0
optionalChildren [
*295 (CptPort
uid 11516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11517,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,14625,194750,15375"
)
tg (CPTG
uid 11518,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11519,0
va (VaSet
)
xt "182200,14500,193000,15500"
st "SPI_DataIn : (dataBitNb-1:0)"
ju 2
blo "193000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*296 (CptPort
uid 11520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11521,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,17625,194750,18375"
)
tg (CPTG
uid 11522,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11523,0
va (VaSet
)
xt "186500,17500,193000,18500"
st "SPI_endTransfer"
ju 2
blo "193000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_endTransfer"
t "std_logic"
o 2
suid 2,0
)
)
)
*297 (CptPort
uid 11524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11525,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,16625,194750,17375"
)
tg (CPTG
uid 11526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11527,0
va (VaSet
)
xt "186600,16500,193000,17500"
st "SPI_slaveEmpty"
ju 2
blo "193000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_slaveEmpty"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*298 (CptPort
uid 11528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11529,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,13625,194750,14375"
)
tg (CPTG
uid 11530,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11531,0
va (VaSet
)
xt "186900,13500,193000,14500"
st "SPI_masterFull"
ju 2
blo "193000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_masterFull"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*299 (CptPort
uid 11532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11533,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,14625,166000,15375"
)
tg (CPTG
uid 11534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11535,0
va (VaSet
)
xt "167000,14500,176200,15500"
st "DataIn : (dataBitNb-1:0)"
blo "167000,15300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DataIn"
t "std_logic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 5,0
)
)
)
*300 (CptPort
uid 11536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11537,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,13625,166000,14375"
)
tg (CPTG
uid 11538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11539,0
va (VaSet
)
xt "167000,13500,171500,14500"
st "masterFull"
blo "167000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_uLogic"
o 8
suid 6,0
)
)
)
*301 (CptPort
uid 11540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,11625,166000,12375"
)
tg (CPTG
uid 11542,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11543,0
va (VaSet
)
xt "167000,11500,180600,12500"
st "writeEnable_Risc : (PinNumber-1:0)"
blo "167000,12300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnable_Risc"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 5
suid 7,0
)
)
)
*302 (CptPort
uid 11544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11545,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,17625,166000,18375"
)
tg (CPTG
uid 11546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11547,0
va (VaSet
)
xt "167000,17500,171900,18500"
st "endTransfer"
blo "167000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "endTransfer"
t "std_uLogic"
o 7
suid 8,0
)
)
)
*303 (CptPort
uid 11548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11549,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,16625,166000,17375"
)
tg (CPTG
uid 11550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11551,0
va (VaSet
)
xt "167000,16500,171800,17500"
st "slaveEmpty"
blo "167000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_uLogic"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 11553,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "166000,11000,194000,19000"
)
oxt "14000,14000,42000,22000"
ttg (MlTextGroup
uid 11554,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*304 (Text
uid 11555,0
va (VaSet
font "Arial,8,1"
)
xt "177200,15000,179900,16000"
st "Board"
blo "177200,15800"
tm "BdLibraryNameMgr"
)
*305 (Text
uid 11556,0
va (VaSet
font "Arial,8,1"
)
xt "177200,16000,183600,17000"
st "SPI_IO_Tristate"
blo "177200,16800"
tm "CptNameMgr"
)
*306 (Text
uid 11557,0
va (VaSet
font "Arial,8,1"
)
xt "177200,17000,178600,18000"
st "I11"
blo "177200,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11558,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11559,0
text (MLText
uid 11560,0
va (VaSet
font "Courier New,8,0"
)
xt "166000,9400,183000,11000"
st "dataBitNb = 8     ( integer )  
PinNumber = 32    ( integer )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
(GiElement
name "PinNumber"
type "integer"
value "32"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*307 (SaComponent
uid 11597,0
optionalChildren [
*308 (CptPort
uid 11561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11562,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,24625,194750,25375"
)
tg (CPTG
uid 11563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11564,0
va (VaSet
)
xt "182200,24500,193000,25500"
st "SPI_DataIn : (dataBitNb-1:0)"
ju 2
blo "193000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*309 (CptPort
uid 11565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11566,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,27625,194750,28375"
)
tg (CPTG
uid 11567,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11568,0
va (VaSet
)
xt "186500,27500,193000,28500"
st "SPI_endTransfer"
ju 2
blo "193000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_endTransfer"
t "std_logic"
o 2
suid 2,0
)
)
)
*310 (CptPort
uid 11569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11570,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,26625,194750,27375"
)
tg (CPTG
uid 11571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11572,0
va (VaSet
)
xt "186600,26500,193000,27500"
st "SPI_slaveEmpty"
ju 2
blo "193000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_slaveEmpty"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*311 (CptPort
uid 11573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11574,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,23625,194750,24375"
)
tg (CPTG
uid 11575,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11576,0
va (VaSet
)
xt "186900,23500,193000,24500"
st "SPI_masterFull"
ju 2
blo "193000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_masterFull"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*312 (CptPort
uid 11577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11578,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,24625,166000,25375"
)
tg (CPTG
uid 11579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11580,0
va (VaSet
)
xt "167000,24500,176200,25500"
st "DataIn : (dataBitNb-1:0)"
blo "167000,25300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DataIn"
t "std_logic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 5,0
)
)
)
*313 (CptPort
uid 11581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11582,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,23625,166000,24375"
)
tg (CPTG
uid 11583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11584,0
va (VaSet
)
xt "167000,23500,171500,24500"
st "masterFull"
blo "167000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_uLogic"
o 8
suid 6,0
)
)
)
*314 (CptPort
uid 11585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,21625,166000,22375"
)
tg (CPTG
uid 11587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11588,0
va (VaSet
)
xt "167000,21500,180600,22500"
st "writeEnable_Risc : (PinNumber-1:0)"
blo "167000,22300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnable_Risc"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 5
suid 7,0
)
)
)
*315 (CptPort
uid 11589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11590,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,27625,166000,28375"
)
tg (CPTG
uid 11591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11592,0
va (VaSet
)
xt "167000,27500,171900,28500"
st "endTransfer"
blo "167000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "endTransfer"
t "std_uLogic"
o 7
suid 8,0
)
)
)
*316 (CptPort
uid 11593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11594,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,26625,166000,27375"
)
tg (CPTG
uid 11595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11596,0
va (VaSet
)
xt "167000,26500,171800,27500"
st "slaveEmpty"
blo "167000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_uLogic"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 11598,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "166000,21000,194000,29000"
)
oxt "14000,14000,42000,22000"
ttg (MlTextGroup
uid 11599,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*317 (Text
uid 11600,0
va (VaSet
font "Arial,8,1"
)
xt "177200,25000,179900,26000"
st "Board"
blo "177200,25800"
tm "BdLibraryNameMgr"
)
*318 (Text
uid 11601,0
va (VaSet
font "Arial,8,1"
)
xt "177200,26000,183600,27000"
st "SPI_IO_Tristate"
blo "177200,26800"
tm "CptNameMgr"
)
*319 (Text
uid 11602,0
va (VaSet
font "Arial,8,1"
)
xt "177200,27000,178600,28000"
st "I12"
blo "177200,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11603,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11604,0
text (MLText
uid 11605,0
va (VaSet
font "Courier New,8,0"
)
xt "166000,19400,183000,21000"
st "dataBitNb = 8     ( integer )  
PinNumber = 32    ( integer )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
(GiElement
name "PinNumber"
type "integer"
value "32"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*320 (SaComponent
uid 11642,0
optionalChildren [
*321 (CptPort
uid 11606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11607,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,33625,194750,34375"
)
tg (CPTG
uid 11608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11609,0
va (VaSet
)
xt "182200,33500,193000,34500"
st "SPI_DataIn : (dataBitNb-1:0)"
ju 2
blo "193000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*322 (CptPort
uid 11610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11611,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,36625,194750,37375"
)
tg (CPTG
uid 11612,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11613,0
va (VaSet
)
xt "186500,36500,193000,37500"
st "SPI_endTransfer"
ju 2
blo "193000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_endTransfer"
t "std_logic"
o 2
suid 2,0
)
)
)
*323 (CptPort
uid 11614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11615,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,35625,194750,36375"
)
tg (CPTG
uid 11616,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11617,0
va (VaSet
)
xt "186600,35500,193000,36500"
st "SPI_slaveEmpty"
ju 2
blo "193000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_slaveEmpty"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*324 (CptPort
uid 11618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11619,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "194000,32625,194750,33375"
)
tg (CPTG
uid 11620,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11621,0
va (VaSet
)
xt "186900,32500,193000,33500"
st "SPI_masterFull"
ju 2
blo "193000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "SPI_masterFull"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*325 (CptPort
uid 11622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11623,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,33625,166000,34375"
)
tg (CPTG
uid 11624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11625,0
va (VaSet
)
xt "167000,33500,176200,34500"
st "DataIn : (dataBitNb-1:0)"
blo "167000,34300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DataIn"
t "std_logic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 5,0
)
)
)
*326 (CptPort
uid 11626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11627,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,32625,166000,33375"
)
tg (CPTG
uid 11628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11629,0
va (VaSet
)
xt "167000,32500,171500,33500"
st "masterFull"
blo "167000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_uLogic"
o 8
suid 6,0
)
)
)
*327 (CptPort
uid 11630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,30625,166000,31375"
)
tg (CPTG
uid 11632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11633,0
va (VaSet
)
xt "167000,30500,180600,31500"
st "writeEnable_Risc : (PinNumber-1:0)"
blo "167000,31300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnable_Risc"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 5
suid 7,0
)
)
)
*328 (CptPort
uid 11634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11635,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,36625,166000,37375"
)
tg (CPTG
uid 11636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11637,0
va (VaSet
)
xt "167000,36500,171900,37500"
st "endTransfer"
blo "167000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "endTransfer"
t "std_uLogic"
o 7
suid 8,0
)
)
)
*329 (CptPort
uid 11638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11639,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165250,35625,166000,36375"
)
tg (CPTG
uid 11640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11641,0
va (VaSet
)
xt "167000,35500,171800,36500"
st "slaveEmpty"
blo "167000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_uLogic"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 11643,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "166000,30000,194000,38000"
)
oxt "14000,14000,42000,22000"
ttg (MlTextGroup
uid 11644,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*330 (Text
uid 11645,0
va (VaSet
font "Arial,8,1"
)
xt "177200,34000,179900,35000"
st "Board"
blo "177200,34800"
tm "BdLibraryNameMgr"
)
*331 (Text
uid 11646,0
va (VaSet
font "Arial,8,1"
)
xt "177200,35000,183600,36000"
st "SPI_IO_Tristate"
blo "177200,35800"
tm "CptNameMgr"
)
*332 (Text
uid 11647,0
va (VaSet
font "Arial,8,1"
)
xt "177200,36000,178600,37000"
st "I13"
blo "177200,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11648,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11649,0
text (MLText
uid 11650,0
va (VaSet
font "Courier New,8,0"
)
xt "166000,38400,183000,40000"
st "dataBitNb = 8     ( integer )  
PinNumber = 32    ( integer )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
(GiElement
name "PinNumber"
type "integer"
value "32"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*333 (SaComponent
uid 12693,0
optionalChildren [
*334 (CptPort
uid 12621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,24625,69000,25375"
)
tg (CPTG
uid 12623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12624,0
va (VaSet
)
xt "70000,24500,75800,25500"
st "io_asyncReset"
blo "70000,25300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "io_asyncReset"
t "wire"
o 1
)
)
)
*335 (CptPort
uid 12625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,25625,69000,26375"
)
tg (CPTG
uid 12627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12628,0
va (VaSet
)
xt "70000,25500,74700,26500"
st "io_mainClk"
blo "70000,26300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "io_mainClk"
t "wire"
o 2
)
)
)
*336 (CptPort
uid 12629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,31625,69000,32375"
)
tg (CPTG
uid 12631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12632,0
va (VaSet
)
xt "70000,31500,74700,32500"
st "io_jtag_tms"
blo "70000,32300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "io_jtag_tms"
t "wire"
o 3
)
)
)
*337 (CptPort
uid 12633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,32625,69000,33375"
)
tg (CPTG
uid 12635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12636,0
va (VaSet
)
xt "70000,32500,74200,33500"
st "io_jtag_tdi"
blo "70000,33300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "io_jtag_tdi"
t "wire"
o 4
)
)
)
*338 (CptPort
uid 12637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12638,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,34625,69000,35375"
)
tg (CPTG
uid 12639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12640,0
va (VaSet
)
xt "70000,34500,74400,35500"
st "io_jtag_tdo"
blo "70000,35300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "io_jtag_tdo"
t "wire"
o 5
)
)
)
*339 (CptPort
uid 12641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,33625,69000,34375"
)
tg (CPTG
uid 12643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12644,0
va (VaSet
)
xt "70000,33500,74400,34500"
st "io_jtag_tck"
blo "70000,34300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "io_jtag_tck"
t "wire"
o 6
)
)
)
*340 (CptPort
uid 12645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12646,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,26625,92750,27375"
)
tg (CPTG
uid 12647,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12648,0
va (VaSet
)
xt "82600,26500,91000,27500"
st "io_gpioA_read : [31:0]"
ju 2
blo "91000,27300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "io_gpioA_read"
t "wire"
b "[31:0]"
o 7
)
)
)
*341 (CptPort
uid 12649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,24625,92750,25375"
)
tg (CPTG
uid 12651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12652,0
va (VaSet
)
xt "82400,24500,91000,25500"
st "io_gpioA_write : [31:0]"
ju 2
blo "91000,25300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "io_gpioA_write"
t "wire"
b "[31:0]"
o 8
)
)
)
*342 (CptPort
uid 12653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,25625,92750,26375"
)
tg (CPTG
uid 12655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12656,0
va (VaSet
)
xt "80100,25500,91000,26500"
st "io_gpioA_writeEnable : [31:0]"
ju 2
blo "91000,26300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "io_gpioA_writeEnable"
t "wire"
b "[31:0]"
o 9
)
)
)
*343 (CptPort
uid 12657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12658,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,31625,92750,32375"
)
tg (CPTG
uid 12659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12660,0
va (VaSet
)
xt "82600,31500,91000,32500"
st "io_gpioB_read : [31:0]"
ju 2
blo "91000,32300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "io_gpioB_read"
t "wire"
b "[31:0]"
o 10
)
)
)
*344 (CptPort
uid 12661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,29625,92750,30375"
)
tg (CPTG
uid 12663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12664,0
va (VaSet
)
xt "82400,29500,91000,30500"
st "io_gpioB_write : [31:0]"
ju 2
blo "91000,30300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "io_gpioB_write"
t "wire"
b "[31:0]"
o 11
)
)
)
*345 (CptPort
uid 12665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,30625,92750,31375"
)
tg (CPTG
uid 12667,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12668,0
va (VaSet
)
xt "80100,30500,91000,31500"
st "io_gpioB_writeEnable : [31:0]"
ju 2
blo "91000,31300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "io_gpioB_writeEnable"
t "wire"
b "[31:0]"
o 12
)
)
)
*346 (CptPort
uid 12669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12670,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,36625,92750,37375"
)
tg (CPTG
uid 12671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12672,0
va (VaSet
)
xt "82500,36500,91000,37500"
st "io_gpioC_read : [31:0]"
ju 2
blo "91000,37300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "io_gpioC_read"
t "wire"
b "[31:0]"
o 13
)
)
)
*347 (CptPort
uid 12673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,34625,92750,35375"
)
tg (CPTG
uid 12675,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12676,0
va (VaSet
)
xt "82300,34500,91000,35500"
st "io_gpioC_write : [31:0]"
ju 2
blo "91000,35300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "io_gpioC_write"
t "wire"
b "[31:0]"
o 14
)
)
)
*348 (CptPort
uid 12677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,35625,92750,36375"
)
tg (CPTG
uid 12679,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12680,0
va (VaSet
)
xt "80000,35500,91000,36500"
st "io_gpioC_writeEnable : [31:0]"
ju 2
blo "91000,36300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "io_gpioC_writeEnable"
t "wire"
b "[31:0]"
o 15
)
)
)
*349 (CptPort
uid 12681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12682,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,41625,92750,42375"
)
tg (CPTG
uid 12683,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12684,0
va (VaSet
)
xt "82500,41500,91000,42500"
st "io_gpioD_read : [31:0]"
ju 2
blo "91000,42300"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "io_gpioD_read"
t "wire"
b "[31:0]"
o 16
)
)
)
*350 (CptPort
uid 12685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,39625,92750,40375"
)
tg (CPTG
uid 12687,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12688,0
va (VaSet
)
xt "82300,39500,91000,40500"
st "io_gpioD_write : [31:0]"
ju 2
blo "91000,40300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "io_gpioD_write"
t "wire"
b "[31:0]"
o 17
)
)
)
*351 (CptPort
uid 12689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,40625,92750,41375"
)
tg (CPTG
uid 12691,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12692,0
va (VaSet
)
xt "80000,40500,91000,41500"
st "io_gpioD_writeEnable : [31:0]"
ju 2
blo "91000,41300"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "io_gpioD_writeEnable"
t "wire"
b "[31:0]"
o 18
)
)
)
]
shape (Rectangle
uid 12694,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,24000,92000,43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12695,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*352 (Text
uid 12696,0
va (VaSet
)
xt "74200,37000,76700,38000"
st "RiscV"
blo "74200,37800"
tm "BdLibraryNameMgr"
)
*353 (Text
uid 12697,0
va (VaSet
)
xt "74200,38000,76800,39000"
st "Murax"
blo "74200,38800"
tm "CptNameMgr"
)
*354 (Text
uid 12698,0
va (VaSet
)
xt "74200,39000,75600,40000"
st "I10"
blo "74200,39800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12699,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12700,0
text (MLText
uid 12701,0
va (VaSet
)
xt "80500,24000,80500,24000"
)
header ""
)
elements [
]
)
ordering 1
archFileType "UNKNOWN"
)
*355 (SaComponent
uid 12702,0
optionalChildren [
*356 (CptPort
uid 12712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12713,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "30250,31625,31000,32375"
)
tg (CPTG
uid 12714,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12715,0
va (VaSet
isHidden 1
)
xt "31000,31700,32400,32700"
st "in1"
blo "31000,32500"
)
s (Text
uid 12716,0
va (VaSet
isHidden 1
)
xt "31000,32700,31000,32700"
blo "31000,32700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*357 (CptPort
uid 12717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12718,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36000,31625,36750,32375"
)
tg (CPTG
uid 12719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12720,0
va (VaSet
isHidden 1
)
xt "34200,31700,36000,32700"
st "out1"
ju 2
blo "36000,32500"
)
s (Text
uid 12721,0
va (VaSet
isHidden 1
)
xt "36000,32700,36000,32700"
ju 2
blo "36000,32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 12703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,29000,36000,35000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 12704,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*358 (Text
uid 12705,0
va (VaSet
font "Arial,8,1"
)
xt "31910,34700,34410,35700"
st "Gates"
blo "31910,35500"
tm "BdLibraryNameMgr"
)
*359 (Text
uid 12706,0
va (VaSet
font "Arial,8,1"
)
xt "31910,35700,37410,36700"
st "bufferUlogic"
blo "31910,36500"
tm "CptNameMgr"
)
*360 (Text
uid 12707,0
va (VaSet
font "Arial,8,1"
)
xt "31910,36700,33710,37700"
st "U_0"
blo "31910,37500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12708,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12709,0
text (MLText
uid 12710,0
va (VaSet
font "Courier New,8,0"
)
xt "31000,37600,48000,38400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12711,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,33250,32750,34750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*361 (PortIoIn
uid 12722,0
shape (CompositeShape
uid 12723,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12724,0
sl 0
ro 270
xt "24000,31625,25500,32375"
)
(Line
uid 12725,0
sl 0
ro 270
xt "25500,32000,26000,32000"
pts [
"25500,32000"
"26000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12726,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12727,0
va (VaSet
isHidden 1
)
xt "20000,31500,23000,32500"
st "fpgaIO0"
ju 2
blo "23000,32300"
tm "WireNameMgr"
)
)
)
*362 (SaComponent
uid 12728,0
optionalChildren [
*363 (CptPort
uid 12738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12739,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "30250,43625,31000,44375"
)
tg (CPTG
uid 12740,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12741,0
va (VaSet
isHidden 1
)
xt "31000,43700,32400,44700"
st "in1"
blo "31000,44500"
)
s (Text
uid 12742,0
va (VaSet
isHidden 1
)
xt "31000,44700,31000,44700"
blo "31000,44700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*364 (CptPort
uid 12743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12744,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36000,43625,36750,44375"
)
tg (CPTG
uid 12745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12746,0
va (VaSet
isHidden 1
)
xt "34200,43700,36000,44700"
st "out1"
ju 2
blo "36000,44500"
)
s (Text
uid 12747,0
va (VaSet
isHidden 1
)
xt "36000,44700,36000,44700"
ju 2
blo "36000,44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 12729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,41000,36000,47000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 12730,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*365 (Text
uid 12731,0
va (VaSet
font "Arial,8,1"
)
xt "31910,46700,34410,47700"
st "Gates"
blo "31910,47500"
tm "BdLibraryNameMgr"
)
*366 (Text
uid 12732,0
va (VaSet
font "Arial,8,1"
)
xt "31910,47700,37410,48700"
st "bufferUlogic"
blo "31910,48500"
tm "CptNameMgr"
)
*367 (Text
uid 12733,0
va (VaSet
font "Arial,8,1"
)
xt "31910,48700,33710,49700"
st "U_1"
blo "31910,49500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12734,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12735,0
text (MLText
uid 12736,0
va (VaSet
font "Courier New,8,0"
)
xt "31000,49600,48000,50400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12737,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,45250,32750,46750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*368 (PortIoIn
uid 12748,0
shape (CompositeShape
uid 12749,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12750,0
sl 0
ro 270
xt "24000,43625,25500,44375"
)
(Line
uid 12751,0
sl 0
ro 270
xt "25500,44000,26000,44000"
pts [
"25500,44000"
"26000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12752,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12753,0
va (VaSet
isHidden 1
)
xt "20000,43500,23000,44500"
st "fpgaIO1"
ju 2
blo "23000,44300"
tm "WireNameMgr"
)
)
)
*369 (SaComponent
uid 12754,0
optionalChildren [
*370 (CptPort
uid 12764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12765,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "30250,55625,31000,56375"
)
tg (CPTG
uid 12766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12767,0
va (VaSet
isHidden 1
)
xt "31000,55700,32400,56700"
st "in1"
blo "31000,56500"
)
s (Text
uid 12768,0
va (VaSet
isHidden 1
)
xt "31000,56700,31000,56700"
blo "31000,56700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*371 (CptPort
uid 12769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12770,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36000,55625,36750,56375"
)
tg (CPTG
uid 12771,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12772,0
va (VaSet
isHidden 1
)
xt "34200,55700,36000,56700"
st "out1"
ju 2
blo "36000,56500"
)
s (Text
uid 12773,0
va (VaSet
isHidden 1
)
xt "36000,56700,36000,56700"
ju 2
blo "36000,56700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 12755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,53000,36000,59000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 12756,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*372 (Text
uid 12757,0
va (VaSet
font "Arial,8,1"
)
xt "31910,58700,34410,59700"
st "Gates"
blo "31910,59500"
tm "BdLibraryNameMgr"
)
*373 (Text
uid 12758,0
va (VaSet
font "Arial,8,1"
)
xt "31910,59700,37410,60700"
st "bufferUlogic"
blo "31910,60500"
tm "CptNameMgr"
)
*374 (Text
uid 12759,0
va (VaSet
font "Arial,8,1"
)
xt "31910,60700,33710,61700"
st "U_5"
blo "31910,61500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12760,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12761,0
text (MLText
uid 12762,0
va (VaSet
font "Courier New,8,0"
)
xt "31000,61600,48000,62400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12763,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,57250,32750,58750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*375 (PortIoIn
uid 12774,0
shape (CompositeShape
uid 12775,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12776,0
sl 0
ro 270
xt "24000,55625,25500,56375"
)
(Line
uid 12777,0
sl 0
ro 270
xt "25500,56000,26000,56000"
pts [
"25500,56000"
"26000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12778,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12779,0
va (VaSet
isHidden 1
)
xt "20000,55500,23000,56500"
st "fpgaIO2"
ju 2
blo "23000,56300"
tm "WireNameMgr"
)
)
)
*376 (PortIoOut
uid 12780,0
shape (CompositeShape
uid 12781,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12782,0
sl 0
ro 90
xt "24000,67625,25500,68375"
)
(Line
uid 12783,0
sl 0
ro 90
xt "25500,68000,26000,68000"
pts [
"26000,68000"
"25500,68000"
]
)
]
)
tg (WTG
uid 12784,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12785,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "18000,67250,23000,68750"
st "fpgaIO3"
ju 2
blo "23000,68450"
tm "WireNameMgr"
)
)
)
*377 (SaComponent
uid 12786,0
optionalChildren [
*378 (CptPort
uid 12796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12797,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36000,67625,36750,68375"
)
tg (CPTG
uid 12798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12799,0
va (VaSet
isHidden 1
)
xt "49750,67700,51150,68700"
st "in1"
ju 2
blo "51150,68500"
)
s (Text
uid 12800,0
va (VaSet
isHidden 1
)
xt "51150,68700,51150,68700"
ju 2
blo "51150,68700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*379 (CptPort
uid 12801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12802,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "30250,67625,31000,68375"
)
tg (CPTG
uid 12803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12804,0
va (VaSet
isHidden 1
)
xt "41450,67700,43250,68700"
st "out1"
blo "41450,68500"
)
s (Text
uid 12805,0
va (VaSet
isHidden 1
)
xt "41450,68700,41450,68700"
blo "41450,68700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 12787,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,65000,36000,71000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 12788,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*380 (Text
uid 12789,0
va (VaSet
font "Arial,8,1"
)
xt "31910,70700,34410,71700"
st "Gates"
blo "31910,71500"
tm "BdLibraryNameMgr"
)
*381 (Text
uid 12790,0
va (VaSet
font "Arial,8,1"
)
xt "31910,71700,37410,72700"
st "bufferUlogic"
blo "31910,72500"
tm "CptNameMgr"
)
*382 (Text
uid 12791,0
va (VaSet
font "Arial,8,1"
)
xt "31910,72700,33710,73700"
st "U_6"
blo "31910,73500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12792,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12793,0
text (MLText
uid 12794,0
va (VaSet
font "Courier New,8,0"
)
xt "31000,73600,48000,74400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12795,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "31250,69250,32750,70750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*383 (Net
uid 12854,0
lang 11
decl (Decl
n "fpgaIO0"
t "std_logic"
o 87
suid 130,0
)
declText (MLText
uid 12855,0
va (VaSet
)
xt "-30000,18000,-20000,19000"
st "fpgaIO0              : std_logic"
)
)
*384 (Net
uid 12856,0
lang 11
decl (Decl
n "fpgaIO1"
t "std_logic"
o 86
suid 131,0
)
declText (MLText
uid 12857,0
va (VaSet
)
xt "-30000,19000,-20000,20000"
st "fpgaIO1              : std_logic"
)
)
*385 (Net
uid 12860,0
lang 11
decl (Decl
n "fpgaIO2"
t "std_logic"
o 84
suid 133,0
)
declText (MLText
uid 12861,0
va (VaSet
)
xt "-30000,20000,-20000,21000"
st "fpgaIO2              : std_logic"
)
)
*386 (Net
uid 12862,0
lang 11
decl (Decl
n "fpgaIO3"
t "std_logic"
o 85
suid 134,0
)
declText (MLText
uid 12863,0
va (VaSet
)
xt "-30000,50000,-20000,51000"
st "fpgaIO3              : std_logic"
)
)
*387 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "13000,13000,18092,13000"
pts [
"13000,13000"
"18092,13000"
]
)
start &3
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
font "Arial,12,0"
)
xt "12000,11600,17100,13100"
st "reset_N"
blo "12000,12800"
tm "WireNameMgr"
)
)
on &16
)
*388 (Wire
uid 245,0
shape (OrthoPolyLine
uid 246,0
va (VaSet
vasetType 3
)
xt "46000,5000,57250,5000"
pts [
"46000,5000"
"57250,5000"
]
)
start &27
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "Arial,12,0"
)
xt "51000,3600,58500,5100"
st "resetSynch"
blo "51000,4800"
tm "WireNameMgr"
)
)
on &23
)
*389 (Wire
uid 873,0
shape (OrthoPolyLine
uid 874,0
va (VaSet
vasetType 3
)
xt "28000,9000,30000,9000"
pts [
"28000,9000"
"30000,9000"
]
)
start &1
end &128
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 878,0
va (VaSet
font "Arial,12,0"
)
xt "26000,7600,29500,9100"
st "clock"
blo "26000,8800"
tm "WireNameMgr"
)
)
on &2
)
*390 (Wire
uid 879,0
shape (OrthoPolyLine
uid 880,0
va (VaSet
vasetType 3
)
xt "24000,11000,33000,13000"
pts [
"24000,13000"
"33000,13000"
"33000,11000"
]
)
start &34
end &130
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 882,0
va (VaSet
font "Arial,12,0"
)
xt "25000,11600,28500,13100"
st "reset"
blo "25000,12800"
tm "WireNameMgr"
)
)
on &4
)
*391 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
)
xt "36000,5000,40092,5000"
pts [
"36000,5000"
"40092,5000"
]
)
start &131
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
font "Arial,12,0"
)
xt "35000,3600,43600,5100"
st "resetSnch_N"
blo "35000,4800"
tm "WireNameMgr"
)
)
on &21
)
*392 (Wire
uid 887,0
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
)
xt "25000,5000,30000,5000"
pts [
"30000,5000"
"25000,5000"
]
)
start &127
end &17
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 892,0
va (VaSet
font "Arial,12,0"
)
xt "26000,3600,30000,5100"
st "logic1"
blo "26000,4800"
tm "WireNameMgr"
)
)
on &22
)
*393 (Wire
uid 3124,0
shape (OrthoPolyLine
uid 3125,0
va (VaSet
vasetType 3
)
xt "216000,51000,224250,51000"
pts [
"216000,51000"
"224250,51000"
]
)
end &209
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3129,0
va (VaSet
font "Arial,12,0"
)
xt "216000,49500,219500,51000"
st "clock"
blo "216000,50700"
tm "WireNameMgr"
)
)
on &2
)
*394 (Wire
uid 3130,0
shape (OrthoPolyLine
uid 3131,0
va (VaSet
vasetType 3
)
xt "216000,52000,224250,52000"
pts [
"216000,52000"
"224250,52000"
]
)
end &210
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3135,0
va (VaSet
font "Arial,12,0"
)
xt "216000,50500,223500,52000"
st "resetSynch"
blo "216000,51700"
tm "WireNameMgr"
)
)
on &23
)
*395 (Wire
uid 3856,0
shape (OrthoPolyLine
uid 3857,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,25000,115250,25000"
pts [
"92750,25000"
"115250,25000"
]
)
start &341
end &79
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3861,0
va (VaSet
font "Arial,12,0"
)
xt "94000,23500,103500,25000"
st "io_gpioA_write"
blo "94000,24700"
tm "WireNameMgr"
)
)
on &38
)
*396 (Wire
uid 3889,0
shape (OrthoPolyLine
uid 3890,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,26000,115250,26000"
pts [
"92750,26000"
"115250,26000"
]
)
start &342
end &80
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3892,0
va (VaSet
font "Arial,12,0"
)
xt "94000,24500,108100,26000"
st "io_gpioA_writeEnable"
blo "94000,25700"
tm "WireNameMgr"
)
)
on &39
)
*397 (Wire
uid 3901,0
shape (OrthoPolyLine
uid 3902,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,27000,115250,27000"
pts [
"92750,27000"
"115250,27000"
]
)
start &340
end &81
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3904,0
va (VaSet
font "Arial,12,0"
)
xt "94000,25500,103400,27000"
st "io_gpioA_read"
blo "94000,26700"
tm "WireNameMgr"
)
)
on &40
)
*398 (Wire
uid 3957,0
shape (OrthoPolyLine
uid 3958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,30000,115250,30000"
pts [
"92750,30000"
"115250,30000"
]
)
start &344
end &55
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3960,0
va (VaSet
font "Arial,12,0"
)
xt "94000,28500,103600,30000"
st "io_gpioB_write"
blo "94000,29700"
tm "WireNameMgr"
)
)
on &41
)
*399 (Wire
uid 3963,0
shape (OrthoPolyLine
uid 3964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,31000,115250,31000"
pts [
"92750,31000"
"115250,31000"
]
)
start &345
end &56
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3966,0
va (VaSet
font "Arial,12,0"
)
xt "94000,29500,108200,31000"
st "io_gpioB_writeEnable"
blo "94000,30700"
tm "WireNameMgr"
)
)
on &42
)
*400 (Wire
uid 3969,0
shape (OrthoPolyLine
uid 3970,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,32000,115250,32000"
pts [
"92750,32000"
"115250,32000"
]
)
start &343
end &57
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3972,0
va (VaSet
font "Arial,12,0"
)
xt "94000,30500,103500,32000"
st "io_gpioB_read"
blo "94000,31700"
tm "WireNameMgr"
)
)
on &43
)
*401 (Wire
uid 4070,0
shape (OrthoPolyLine
uid 4071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,35000,115250,35000"
pts [
"92750,35000"
"115250,35000"
]
)
start &347
end &71
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4073,0
va (VaSet
font "Arial,12,0"
)
xt "94000,33500,103700,35000"
st "io_gpioC_write"
blo "94000,34700"
tm "WireNameMgr"
)
)
on &44
)
*402 (Wire
uid 4076,0
shape (OrthoPolyLine
uid 4077,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,36000,115250,36000"
pts [
"92750,36000"
"115250,36000"
]
)
start &348
end &72
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4079,0
va (VaSet
font "Arial,12,0"
)
xt "94000,34500,108300,36000"
st "io_gpioC_writeEnable"
blo "94000,35700"
tm "WireNameMgr"
)
)
on &45
)
*403 (Wire
uid 4082,0
shape (OrthoPolyLine
uid 4083,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,37000,115250,37000"
pts [
"92750,37000"
"115250,37000"
]
)
start &346
end &73
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4085,0
va (VaSet
font "Arial,12,0"
)
xt "94000,35500,103600,37000"
st "io_gpioC_read"
blo "94000,36700"
tm "WireNameMgr"
)
)
on &46
)
*404 (Wire
uid 4088,0
shape (OrthoPolyLine
uid 4089,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,40000,115250,40000"
pts [
"92750,40000"
"115250,40000"
]
)
start &350
end &63
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4091,0
va (VaSet
font "Arial,12,0"
)
xt "94000,38500,103700,40000"
st "io_gpioD_write"
blo "94000,39700"
tm "WireNameMgr"
)
)
on &47
)
*405 (Wire
uid 4094,0
shape (OrthoPolyLine
uid 4095,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,41000,115250,41000"
pts [
"92750,41000"
"115250,41000"
]
)
start &351
end &64
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4097,0
va (VaSet
font "Arial,12,0"
)
xt "94000,39500,108300,41000"
st "io_gpioD_writeEnable"
blo "94000,40700"
tm "WireNameMgr"
)
)
on &48
)
*406 (Wire
uid 4100,0
shape (OrthoPolyLine
uid 4101,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,42000,115250,42000"
pts [
"92750,42000"
"115250,42000"
]
)
start &349
end &65
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4103,0
va (VaSet
font "Arial,12,0"
)
xt "94000,40500,103600,42000"
st "io_gpioD_read"
blo "94000,41700"
tm "WireNameMgr"
)
)
on &49
)
*407 (Wire
uid 4257,0
shape (OrthoPolyLine
uid 4258,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "143750,26000,149000,26000"
pts [
"143750,26000"
"149000,26000"
]
)
start &82
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4262,0
va (VaSet
font "Arial,12,0"
)
xt "145000,24500,148300,26000"
st "SPI1"
blo "145000,25700"
tm "WireNameMgr"
)
)
on &50
)
*408 (Wire
uid 4275,0
shape (OrthoPolyLine
uid 4276,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "143750,41000,149000,41000"
pts [
"143750,41000"
"149000,41000"
]
)
start &66
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4280,0
va (VaSet
font "Arial,12,0"
)
xt "145000,39500,148300,41000"
st "SPI4"
blo "145000,40700"
tm "WireNameMgr"
)
)
on &53
)
*409 (Wire
uid 4281,0
shape (OrthoPolyLine
uid 4282,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "143750,31000,149000,31000"
pts [
"143750,31000"
"149000,31000"
]
)
start &58
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4286,0
va (VaSet
font "Arial,12,0"
)
xt "145000,29500,148300,31000"
st "SPI2"
blo "145000,30700"
tm "WireNameMgr"
)
)
on &51
)
*410 (Wire
uid 4287,0
shape (OrthoPolyLine
uid 4288,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "143750,36000,149000,36000"
pts [
"143750,36000"
"149000,36000"
]
)
start &74
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4292,0
va (VaSet
font "Arial,12,0"
)
xt "145000,34500,148300,36000"
st "SPI3"
blo "145000,35700"
tm "WireNameMgr"
)
)
on &52
)
*411 (Wire
uid 4325,0
shape (OrthoPolyLine
uid 4326,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "208000,12000,224250,12000"
pts [
"208000,12000"
"224250,12000"
]
)
end &231
sat 16
eat 32
sty 1
sl "(7 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4330,0
va (VaSet
font "Arial,12,0"
)
xt "209000,10500,214800,12000"
st "SPI1(7:0)"
blo "209000,11700"
tm "WireNameMgr"
)
)
on &50
)
*412 (Wire
uid 4349,0
shape (OrthoPolyLine
uid 4350,0
va (VaSet
vasetType 3
)
xt "208000,13000,224250,13000"
pts [
"208000,13000"
"224250,13000"
]
)
end &233
sat 16
eat 32
sl "(16)"
stc 0
st 0
sf 1
tg (WTG
uid 4353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4354,0
va (VaSet
font "Arial,12,0"
)
xt "215000,11500,220500,13000"
st "SPI1(16)"
blo "215000,12700"
tm "WireNameMgr"
)
)
on &50
)
*413 (Wire
uid 4371,0
shape (OrthoPolyLine
uid 4372,0
va (VaSet
vasetType 3
)
xt "208000,16000,224250,16000"
pts [
"208000,16000"
"224250,16000"
]
)
end &236
sat 16
eat 32
sl "(18)"
stc 0
st 0
sf 1
tg (WTG
uid 4377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4378,0
va (VaSet
font "Arial,12,0"
)
xt "209000,14500,214500,16000"
st "SPI1(18)"
blo "209000,15700"
tm "WireNameMgr"
)
)
on &50
)
*414 (Wire
uid 4411,0
shape (OrthoPolyLine
uid 4412,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "208000,19000,224250,19000"
pts [
"208000,19000"
"224250,19000"
]
)
end &259
sat 16
eat 32
sty 1
sl "(22 DOWNTO 21)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4418,0
va (VaSet
font "Arial,12,0"
)
xt "215000,17500,222900,19000"
st "SPI1(22:21)"
blo "215000,18700"
tm "WireNameMgr"
)
)
on &50
)
*415 (Wire
uid 4435,0
shape (OrthoPolyLine
uid 4436,0
va (VaSet
vasetType 3
)
xt "208000,26000,224250,26000"
pts [
"208000,26000"
"224250,26000"
]
)
end &243
sat 16
eat 32
sl "(18)"
stc 0
st 0
sf 1
tg (WTG
uid 4441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4442,0
va (VaSet
font "Arial,12,0"
)
xt "209000,24500,214500,26000"
st "SPI2(18)"
blo "209000,25700"
tm "WireNameMgr"
)
)
on &51
)
*416 (Wire
uid 4443,0
shape (OrthoPolyLine
uid 4444,0
va (VaSet
vasetType 3
)
xt "208000,23000,224250,23000"
pts [
"208000,23000"
"224250,23000"
]
)
end &240
sat 16
eat 32
sl "(16)"
stc 0
st 0
sf 1
tg (WTG
uid 4449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4450,0
va (VaSet
font "Arial,12,0"
)
xt "215000,21500,220500,23000"
st "SPI2(16)"
blo "215000,22700"
tm "WireNameMgr"
)
)
on &51
)
*417 (Wire
uid 4467,0
shape (OrthoPolyLine
uid 4468,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "208000,22000,224250,22000"
pts [
"208000,22000"
"224250,22000"
]
)
end &238
sat 16
eat 32
sty 1
sl "(7 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4474,0
va (VaSet
font "Arial,12,0"
)
xt "209000,20500,214800,22000"
st "SPI2(7:0)"
blo "209000,21700"
tm "WireNameMgr"
)
)
on &51
)
*418 (Wire
uid 4491,0
shape (OrthoPolyLine
uid 4492,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "208000,38000,224250,38000"
pts [
"208000,38000"
"224250,38000"
]
)
end &260
sat 16
eat 32
sty 1
sl "(22 DOWNTO 21)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4498,0
va (VaSet
font "Arial,12,0"
)
xt "215000,36500,222900,38000"
st "SPI3(22:21)"
blo "215000,37700"
tm "WireNameMgr"
)
)
on &52
)
*419 (Wire
uid 4499,0
shape (OrthoPolyLine
uid 4500,0
va (VaSet
vasetType 3
)
xt "208000,35000,224250,35000"
pts [
"208000,35000"
"224250,35000"
]
)
end &250
sat 16
eat 32
sl "(18)"
stc 0
st 0
sf 1
tg (WTG
uid 4505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4506,0
va (VaSet
font "Arial,12,0"
)
xt "209000,33500,214500,35000"
st "SPI3(18)"
blo "209000,34700"
tm "WireNameMgr"
)
)
on &52
)
*420 (Wire
uid 4507,0
shape (OrthoPolyLine
uid 4508,0
va (VaSet
vasetType 3
)
xt "208000,32000,224250,32000"
pts [
"208000,32000"
"224250,32000"
]
)
end &247
sat 16
eat 32
sl "(16)"
stc 0
st 0
sf 1
tg (WTG
uid 4513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4514,0
va (VaSet
font "Arial,12,0"
)
xt "215000,30500,220500,32000"
st "SPI3(16)"
blo "215000,31700"
tm "WireNameMgr"
)
)
on &52
)
*421 (Wire
uid 4531,0
shape (OrthoPolyLine
uid 4532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "208000,31000,224250,31000"
pts [
"208000,31000"
"224250,31000"
]
)
end &245
sat 16
eat 32
sty 1
sl "(7 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4538,0
va (VaSet
font "Arial,12,0"
)
xt "209000,29500,214800,31000"
st "SPI3(7:0)"
blo "209000,30700"
tm "WireNameMgr"
)
)
on &52
)
*422 (Wire
uid 4555,0
shape (OrthoPolyLine
uid 4556,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "208000,48000,224250,48000"
pts [
"208000,48000"
"224250,48000"
]
)
end &261
sat 16
eat 32
sty 1
sl "(22 DOWNTO 21)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4562,0
va (VaSet
font "Arial,12,0"
)
xt "215000,46500,222900,48000"
st "SPI4(22:21)"
blo "215000,47700"
tm "WireNameMgr"
)
)
on &53
)
*423 (Wire
uid 4563,0
shape (OrthoPolyLine
uid 4564,0
va (VaSet
vasetType 3
)
xt "208000,45000,224250,45000"
pts [
"208000,45000"
"224250,45000"
]
)
end &257
sat 16
eat 32
sl "(18)"
stc 0
st 0
sf 1
tg (WTG
uid 4569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4570,0
va (VaSet
font "Arial,12,0"
)
xt "209000,43500,214500,45000"
st "SPI4(18)"
blo "209000,44700"
tm "WireNameMgr"
)
)
on &53
)
*424 (Wire
uid 4571,0
shape (OrthoPolyLine
uid 4572,0
va (VaSet
vasetType 3
)
xt "208000,42000,224250,42000"
pts [
"208000,42000"
"224250,42000"
]
)
end &254
sat 16
eat 32
sl "(16)"
stc 0
st 0
sf 1
tg (WTG
uid 4577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4578,0
va (VaSet
font "Arial,12,0"
)
xt "215000,40500,220500,42000"
st "SPI4(16)"
blo "215000,41700"
tm "WireNameMgr"
)
)
on &53
)
*425 (Wire
uid 4595,0
shape (OrthoPolyLine
uid 4596,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "208000,41000,224250,41000"
pts [
"208000,41000"
"224250,41000"
]
)
end &252
sat 16
eat 32
sty 1
sl "(7 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4602,0
va (VaSet
font "Arial,12,0"
)
xt "209000,39500,214800,41000"
st "SPI4(7:0)"
blo "209000,40700"
tm "WireNameMgr"
)
)
on &53
)
*426 (Wire
uid 4707,0
shape (OrthoPolyLine
uid 4708,0
va (VaSet
vasetType 3
)
xt "252750,12000,262000,12000"
pts [
"252750,12000"
"262000,12000"
]
)
start &211
end &106
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4712,0
va (VaSet
font "Arial,12,0"
)
xt "254000,10500,260500,12000"
st "SPI1_sClk"
blo "254000,11700"
tm "WireNameMgr"
)
)
on &86
)
*427 (Wire
uid 4715,0
shape (OrthoPolyLine
uid 4716,0
va (VaSet
vasetType 3
)
xt "252750,13000,262000,13000"
pts [
"252750,13000"
"262000,13000"
]
)
start &212
end &107
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4720,0
va (VaSet
font "Arial,12,0"
)
xt "254000,11500,260900,13000"
st "SPI1_MOSI"
blo "254000,12700"
tm "WireNameMgr"
)
)
on &87
)
*428 (Wire
uid 4723,0
shape (OrthoPolyLine
uid 4724,0
va (VaSet
vasetType 3
)
xt "252750,14000,277000,14000"
pts [
"277000,14000"
"252750,14000"
]
)
start &108
end &213
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4728,0
va (VaSet
font "Arial,12,0"
)
xt "269000,12500,275900,14000"
st "SPI1_MISO"
blo "269000,13700"
tm "WireNameMgr"
)
)
on &88
)
*429 (Wire
uid 4731,0
shape (OrthoPolyLine
uid 4732,0
va (VaSet
vasetType 3
)
xt "252750,15000,262000,15000"
pts [
"252750,15000"
"262000,15000"
]
)
start &214
end &109
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4736,0
va (VaSet
font "Arial,12,0"
)
xt "253000,13500,261400,15000"
st "SPI1_SS1_n"
blo "253000,14700"
tm "WireNameMgr"
)
)
on &89
)
*430 (Wire
uid 4739,0
shape (OrthoPolyLine
uid 4740,0
va (VaSet
vasetType 3
)
xt "252750,16000,262000,16000"
pts [
"252750,16000"
"262000,16000"
]
)
start &215
end &110
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4744,0
va (VaSet
font "Arial,12,0"
)
xt "253000,14500,261400,16000"
st "SPI1_SS3_n"
blo "253000,15700"
tm "WireNameMgr"
)
)
on &90
)
*431 (Wire
uid 4747,0
shape (OrthoPolyLine
uid 4748,0
va (VaSet
vasetType 3
)
xt "252750,17000,262000,17000"
pts [
"252750,17000"
"262000,17000"
]
)
start &216
end &111
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4752,0
va (VaSet
font "Arial,12,0"
)
xt "253000,15500,261400,17000"
st "SPI1_SS2_n"
blo "253000,16700"
tm "WireNameMgr"
)
)
on &91
)
*432 (Wire
uid 4755,0
shape (OrthoPolyLine
uid 4756,0
va (VaSet
vasetType 3
)
xt "252750,21000,262000,21000"
pts [
"252750,21000"
"262000,21000"
]
)
start &217
end &112
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4760,0
va (VaSet
font "Arial,12,0"
)
xt "254000,19500,260500,21000"
st "SPI2_sClk"
blo "254000,20700"
tm "WireNameMgr"
)
)
on &92
)
*433 (Wire
uid 4763,0
shape (OrthoPolyLine
uid 4764,0
va (VaSet
vasetType 3
)
xt "252750,22000,262000,22000"
pts [
"252750,22000"
"262000,22000"
]
)
start &218
end &113
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4768,0
va (VaSet
font "Arial,12,0"
)
xt "254000,20500,260900,22000"
st "SPI2_MOSI"
blo "254000,21700"
tm "WireNameMgr"
)
)
on &93
)
*434 (Wire
uid 4771,0
shape (OrthoPolyLine
uid 4772,0
va (VaSet
vasetType 3
)
xt "252750,23000,277000,23000"
pts [
"277000,23000"
"252750,23000"
]
)
start &114
end &219
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4776,0
va (VaSet
font "Arial,12,0"
)
xt "269000,21500,275900,23000"
st "SPI2_MISO"
blo "269000,22700"
tm "WireNameMgr"
)
)
on &94
)
*435 (Wire
uid 4779,0
shape (OrthoPolyLine
uid 4780,0
va (VaSet
vasetType 3
)
xt "252750,24000,262000,24000"
pts [
"252750,24000"
"262000,24000"
]
)
start &220
end &115
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4784,0
va (VaSet
font "Arial,12,0"
)
xt "253000,22500,261400,24000"
st "SPI2_SS1_n"
blo "253000,23700"
tm "WireNameMgr"
)
)
on &95
)
*436 (Wire
uid 4787,0
shape (OrthoPolyLine
uid 4788,0
va (VaSet
vasetType 3
)
xt "252750,31000,262000,31000"
pts [
"252750,31000"
"262000,31000"
]
)
start &221
end &116
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4792,0
va (VaSet
font "Arial,12,0"
)
xt "254000,29500,260500,31000"
st "SPI3_sClk"
blo "254000,30700"
tm "WireNameMgr"
)
)
on &96
)
*437 (Wire
uid 4795,0
shape (OrthoPolyLine
uid 4796,0
va (VaSet
vasetType 3
)
xt "252750,32000,262000,32000"
pts [
"252750,32000"
"262000,32000"
]
)
start &222
end &117
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4800,0
va (VaSet
font "Arial,12,0"
)
xt "254000,30500,260900,32000"
st "SPI3_MOSI"
blo "254000,31700"
tm "WireNameMgr"
)
)
on &97
)
*438 (Wire
uid 4803,0
shape (OrthoPolyLine
uid 4804,0
va (VaSet
vasetType 3
)
xt "252750,33000,277000,33000"
pts [
"277000,33000"
"252750,33000"
]
)
start &118
end &223
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4808,0
va (VaSet
font "Arial,12,0"
)
xt "269000,31500,275900,33000"
st "SPI3_MISO"
blo "269000,32700"
tm "WireNameMgr"
)
)
on &98
)
*439 (Wire
uid 4811,0
shape (OrthoPolyLine
uid 4812,0
va (VaSet
vasetType 3
)
xt "252750,34000,262000,34000"
pts [
"252750,34000"
"262000,34000"
]
)
start &224
end &119
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4816,0
va (VaSet
font "Arial,12,0"
)
xt "253000,32500,261400,34000"
st "SPI3_SS1_n"
blo "253000,33700"
tm "WireNameMgr"
)
)
on &99
)
*440 (Wire
uid 4819,0
shape (OrthoPolyLine
uid 4820,0
va (VaSet
vasetType 3
)
xt "252750,35000,262000,35000"
pts [
"252750,35000"
"262000,35000"
]
)
start &225
end &120
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4824,0
va (VaSet
font "Arial,12,0"
)
xt "253000,33500,261400,35000"
st "SPI3_SS2_n"
blo "253000,34700"
tm "WireNameMgr"
)
)
on &100
)
*441 (Wire
uid 4827,0
shape (OrthoPolyLine
uid 4828,0
va (VaSet
vasetType 3
)
xt "252750,41000,262000,41000"
pts [
"252750,41000"
"262000,41000"
]
)
start &226
end &121
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4832,0
va (VaSet
font "Arial,12,0"
)
xt "254000,39500,260500,41000"
st "SPI4_sClk"
blo "254000,40700"
tm "WireNameMgr"
)
)
on &101
)
*442 (Wire
uid 4835,0
shape (OrthoPolyLine
uid 4836,0
va (VaSet
vasetType 3
)
xt "252750,42000,262000,42000"
pts [
"252750,42000"
"262000,42000"
]
)
start &227
end &122
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4840,0
va (VaSet
font "Arial,12,0"
)
xt "254000,40500,260900,42000"
st "SPI4_MOSI"
blo "254000,41700"
tm "WireNameMgr"
)
)
on &102
)
*443 (Wire
uid 4843,0
shape (OrthoPolyLine
uid 4844,0
va (VaSet
vasetType 3
)
xt "252750,43000,277000,43000"
pts [
"277000,43000"
"252750,43000"
]
)
start &123
end &228
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4848,0
va (VaSet
font "Arial,12,0"
)
xt "269000,41500,275900,43000"
st "SPI4_MISO"
blo "269000,42700"
tm "WireNameMgr"
)
)
on &103
)
*444 (Wire
uid 4851,0
shape (OrthoPolyLine
uid 4852,0
va (VaSet
vasetType 3
)
xt "252750,44000,262000,44000"
pts [
"252750,44000"
"262000,44000"
]
)
start &229
end &124
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4856,0
va (VaSet
font "Arial,12,0"
)
xt "253000,42500,261400,44000"
st "SPI4_SS1_n"
blo "253000,43700"
tm "WireNameMgr"
)
)
on &104
)
*445 (Wire
uid 4859,0
shape (OrthoPolyLine
uid 4860,0
va (VaSet
vasetType 3
)
xt "252750,45000,262000,45000"
pts [
"252750,45000"
"262000,45000"
]
)
start &230
end &125
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4864,0
va (VaSet
font "Arial,12,0"
)
xt "253000,43500,261400,45000"
st "SPI4_SS2_n"
blo "253000,44700"
tm "WireNameMgr"
)
)
on &105
)
*446 (Wire
uid 5792,0
shape (OrthoPolyLine
uid 5793,0
va (VaSet
vasetType 3
)
xt "87750,8000,94000,8000"
pts [
"87750,8000"
"94000,8000"
]
)
start &136
end &151
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5797,0
va (VaSet
font "Arial,12,0"
)
xt "89000,6500,92500,8000"
st "Led1"
blo "89000,7700"
tm "WireNameMgr"
)
)
on &146
)
*447 (Wire
uid 5800,0
shape (OrthoPolyLine
uid 5801,0
va (VaSet
vasetType 3
)
xt "87750,9000,94000,9000"
pts [
"87750,9000"
"94000,9000"
]
)
start &139
end &152
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5805,0
va (VaSet
font "Arial,12,0"
)
xt "89000,7500,92500,9000"
st "Led2"
blo "89000,8700"
tm "WireNameMgr"
)
)
on &147
)
*448 (Wire
uid 5808,0
shape (OrthoPolyLine
uid 5809,0
va (VaSet
vasetType 3
)
xt "87750,10000,94000,10000"
pts [
"87750,10000"
"94000,10000"
]
)
start &140
end &153
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5813,0
va (VaSet
font "Arial,12,0"
)
xt "89000,8500,92500,10000"
st "Led4"
blo "89000,9700"
tm "WireNameMgr"
)
)
on &148
)
*449 (Wire
uid 5816,0
shape (OrthoPolyLine
uid 5817,0
va (VaSet
vasetType 3
)
xt "87750,11000,94000,11000"
pts [
"87750,11000"
"94000,11000"
]
)
start &141
end &154
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5821,0
va (VaSet
font "Arial,12,0"
)
xt "89000,9500,92500,11000"
st "Led3"
blo "89000,10700"
tm "WireNameMgr"
)
)
on &149
)
*450 (Wire
uid 5824,0
shape (OrthoPolyLine
uid 5825,0
va (VaSet
vasetType 3
)
xt "87750,12000,94000,12000"
pts [
"87750,12000"
"94000,12000"
]
)
start &142
end &155
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5829,0
va (VaSet
font "Arial,12,0"
)
xt "89000,10500,92500,12000"
st "Led5"
blo "89000,11700"
tm "WireNameMgr"
)
)
on &150
)
*451 (Wire
uid 5830,0
shape (OrthoPolyLine
uid 5831,0
va (VaSet
vasetType 3
)
xt "70000,6000,75250,6000"
pts [
"70000,6000"
"75250,6000"
]
)
end &137
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5835,0
va (VaSet
font "Arial,12,0"
)
xt "71000,4500,74500,6000"
st "clock"
blo "71000,5700"
tm "WireNameMgr"
)
)
on &2
)
*452 (Wire
uid 5836,0
shape (OrthoPolyLine
uid 5837,0
va (VaSet
vasetType 3
)
xt "70000,11000,75250,11000"
pts [
"70000,11000"
"75250,11000"
]
)
end &138
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5841,0
va (VaSet
font "Arial,12,0"
)
xt "71000,9500,78500,11000"
st "resetSynch"
blo "71000,10700"
tm "WireNameMgr"
)
)
on &23
)
*453 (Wire
uid 5986,0
shape (OrthoPolyLine
uid 5987,0
va (VaSet
vasetType 3
)
xt "103000,56000,108000,56000"
pts [
"103000,56000"
"108000,56000"
]
)
end &156
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5993,0
va (VaSet
font "Arial,12,0"
)
xt "103000,54500,108000,56000"
st "fpgaIO4"
blo "103000,55700"
tm "WireNameMgr"
)
)
on &164
)
*454 (Wire
uid 6002,0
shape (OrthoPolyLine
uid 6003,0
va (VaSet
vasetType 3
)
xt "112000,57000,117000,57000"
pts [
"112000,57000"
"117000,57000"
]
)
end &157
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6009,0
va (VaSet
font "Arial,12,0"
)
xt "112000,55500,117000,57000"
st "fpgaIO5"
blo "112000,56700"
tm "WireNameMgr"
)
)
on &166
)
*455 (Wire
uid 6010,0
shape (OrthoPolyLine
uid 6011,0
va (VaSet
vasetType 3
)
xt "103000,58000,108000,58000"
pts [
"103000,58000"
"108000,58000"
]
)
end &158
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6017,0
va (VaSet
font "Arial,12,0"
)
xt "103000,56500,108000,58000"
st "fpgaIO6"
blo "103000,57700"
tm "WireNameMgr"
)
)
on &165
)
*456 (Wire
uid 6030,0
shape (OrthoPolyLine
uid 6031,0
va (VaSet
vasetType 3
)
xt "103000,62000,108000,62000"
pts [
"103000,62000"
"108000,62000"
]
)
end &159
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6037,0
va (VaSet
font "Arial,12,0"
)
xt "103000,60500,109900,62000"
st "mem_Hold"
blo "103000,61700"
tm "WireNameMgr"
)
)
on &167
)
*457 (Wire
uid 6038,0
shape (OrthoPolyLine
uid 6039,0
va (VaSet
vasetType 3
)
xt "112000,62000,117000,62000"
pts [
"112000,62000"
"117000,62000"
]
)
end &160
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6045,0
va (VaSet
font "Arial,12,0"
)
xt "112000,60500,118200,62000"
st "mem_WP"
blo "112000,61700"
tm "WireNameMgr"
)
)
on &168
)
*458 (Wire
uid 6050,0
shape (OrthoPolyLine
uid 6051,0
va (VaSet
vasetType 3
)
xt "103000,65000,108000,65000"
pts [
"103000,65000"
"108000,65000"
]
)
end &161
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6057,0
va (VaSet
font "Arial,12,0"
)
xt "103000,63500,108900,65000"
st "ICSPCLK"
blo "103000,64700"
tm "WireNameMgr"
)
)
on &169
)
*459 (Wire
uid 6058,0
shape (OrthoPolyLine
uid 6059,0
va (VaSet
vasetType 3
)
xt "103000,67000,108000,67000"
pts [
"103000,67000"
"108000,67000"
]
)
end &163
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6065,0
va (VaSet
font "Arial,12,0"
)
xt "103000,65500,108800,67000"
st "ICSPDAT"
blo "103000,66700"
tm "WireNameMgr"
)
)
on &170
)
*460 (Wire
uid 6066,0
shape (OrthoPolyLine
uid 6067,0
va (VaSet
vasetType 3
)
xt "112000,66000,117000,66000"
pts [
"112000,66000"
"117000,66000"
]
)
end &162
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6073,0
va (VaSet
font "Arial,12,0"
)
xt "112000,64500,116100,66000"
st "MCLR"
blo "112000,65700"
tm "WireNameMgr"
)
)
on &171
)
*461 (Wire
uid 9359,0
shape (OrthoPolyLine
uid 9360,0
va (VaSet
vasetType 3
)
xt "224000,70000,234000,70000"
pts [
"234000,70000"
"224000,70000"
]
)
start &173
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 9365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9366,0
va (VaSet
font "Arial,12,0"
)
xt "226000,68500,232900,70000"
st "SPI1_MISO"
blo "226000,69700"
tm "WireNameMgr"
)
)
on &88
)
*462 (Wire
uid 9367,0
shape (OrthoPolyLine
uid 9368,0
va (VaSet
vasetType 3
)
xt "224000,82000,234000,82000"
pts [
"234000,82000"
"224000,82000"
]
)
start &179
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 9373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9374,0
va (VaSet
font "Arial,12,0"
)
xt "226000,80500,232900,82000"
st "SPI2_MISO"
blo "226000,81700"
tm "WireNameMgr"
)
)
on &94
)
*463 (Wire
uid 9375,0
shape (OrthoPolyLine
uid 9376,0
va (VaSet
vasetType 3
)
xt "224000,94000,234000,94000"
pts [
"234000,94000"
"224000,94000"
]
)
start &185
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 9381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9382,0
va (VaSet
font "Arial,12,0"
)
xt "226000,92500,232900,94000"
st "SPI3_MISO"
blo "226000,93700"
tm "WireNameMgr"
)
)
on &98
)
*464 (Wire
uid 9383,0
shape (OrthoPolyLine
uid 9384,0
va (VaSet
vasetType 3
)
xt "224000,105000,234000,105000"
pts [
"234000,105000"
"224000,105000"
]
)
start &191
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 9389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9390,0
va (VaSet
font "Arial,12,0"
)
xt "226000,103500,232900,105000"
st "SPI4_MISO"
blo "226000,104700"
tm "WireNameMgr"
)
)
on &103
)
*465 (Wire
uid 9417,0
shape (OrthoPolyLine
uid 9418,0
va (VaSet
vasetType 3
)
xt "239000,70000,244000,70000"
pts [
"239000,70000"
"244000,70000"
]
)
start &174
end &196
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 9419,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9420,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "241000,68500,249900,70000"
st "SPI1_unused"
blo "241000,69700"
tm "WireNameMgr"
)
s (Text
uid 9638,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "241000,70000,241000,70000"
blo "241000,70000"
tm "SignalTypeMgr"
)
)
on &203
)
*466 (Wire
uid 9423,0
shape (OrthoPolyLine
uid 9424,0
va (VaSet
vasetType 3
)
xt "239000,82000,244000,82000"
pts [
"239000,82000"
"244000,82000"
]
)
start &180
end &197
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 9425,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9426,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "241000,80500,249900,82000"
st "SPI2_unused"
blo "241000,81700"
tm "WireNameMgr"
)
s (Text
uid 9639,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "241000,82000,241000,82000"
blo "241000,82000"
tm "SignalTypeMgr"
)
)
on &200
)
*467 (Wire
uid 9429,0
shape (OrthoPolyLine
uid 9430,0
va (VaSet
vasetType 3
)
xt "239000,94000,244000,94000"
pts [
"239000,94000"
"244000,94000"
]
)
start &186
end &198
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 9431,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9432,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "241000,92500,249900,94000"
st "SPI3_unused"
blo "241000,93700"
tm "WireNameMgr"
)
s (Text
uid 9640,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "241000,94000,241000,94000"
blo "241000,94000"
tm "SignalTypeMgr"
)
)
on &201
)
*468 (Wire
uid 9435,0
shape (OrthoPolyLine
uid 9436,0
va (VaSet
vasetType 3
)
xt "239000,105000,244000,105000"
pts [
"239000,105000"
"244000,105000"
]
)
start &192
end &199
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 9437,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9438,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "241000,103500,249900,105000"
st "SPI4_unused"
blo "241000,104700"
tm "WireNameMgr"
)
s (Text
uid 9641,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "241000,105000,241000,105000"
blo "241000,105000"
tm "SignalTypeMgr"
)
)
on &202
)
*469 (Wire
uid 9957,0
shape (OrthoPolyLine
uid 9958,0
va (VaSet
vasetType 3
)
xt "62000,26000,68250,26000"
pts [
"62000,26000"
"68250,26000"
]
)
end &335
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9964,0
va (VaSet
font "Arial,12,0"
)
xt "62000,26500,65500,28000"
st "clock"
blo "62000,27700"
tm "WireNameMgr"
)
)
on &2
)
*470 (Wire
uid 9965,0
shape (OrthoPolyLine
uid 9966,0
va (VaSet
vasetType 3
)
xt "62000,25000,68250,25000"
pts [
"62000,25000"
"68250,25000"
]
)
end &334
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9972,0
va (VaSet
font "Arial,12,0"
)
xt "63000,23600,66500,25100"
st "reset"
blo "63000,24800"
tm "WireNameMgr"
)
)
on &4
)
*471 (Wire
uid 10754,0
shape (OrthoPolyLine
uid 10755,0
va (VaSet
vasetType 3
)
xt "194750,14000,224250,14000"
pts [
"224250,14000"
"194750,14000"
]
)
start &232
end &298
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10759,0
va (VaSet
font "Arial,12,0"
)
xt "196000,12500,206600,14000"
st "SPI1_masterFull"
blo "196000,13700"
tm "WireNameMgr"
)
)
on &266
)
*472 (Wire
uid 10762,0
shape (OrthoPolyLine
uid 10763,0
va (VaSet
vasetType 3
)
xt "194750,17000,224250,17000"
pts [
"194750,17000"
"224250,17000"
]
)
start &297
end &235
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10767,0
va (VaSet
font "Arial,12,0"
)
xt "197000,15500,208000,17000"
st "SPI1_slaveEmpty"
blo "197000,16700"
tm "WireNameMgr"
)
)
on &267
)
*473 (Wire
uid 10770,0
shape (OrthoPolyLine
uid 10771,0
va (VaSet
vasetType 3
)
xt "194750,18000,224250,18000"
pts [
"194750,18000"
"224250,18000"
]
)
start &296
end &237
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10775,0
va (VaSet
font "Arial,12,0"
)
xt "197000,16500,208400,18000"
st "SPI1_endTransfer"
blo "197000,17700"
tm "WireNameMgr"
)
)
on &268
)
*474 (Wire
uid 10826,0
shape (OrthoPolyLine
uid 10827,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "194750,15000,224250,15000"
pts [
"194750,15000"
"224250,15000"
]
)
start &295
end &234
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 10830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10831,0
va (VaSet
font "Arial,12,0"
)
xt "215000,13500,223300,15000"
st "SPI1_DataIn"
blo "215000,14700"
tm "WireNameMgr"
)
)
on &265
)
*475 (Wire
uid 11062,0
shape (OrthoPolyLine
uid 11063,0
va (VaSet
vasetType 3
)
xt "194750,24000,224250,24000"
pts [
"224250,24000"
"194750,24000"
]
)
start &239
end &311
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 11068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11069,0
va (VaSet
font "Arial,12,0"
)
xt "196000,22500,206600,24000"
st "SPI2_masterFull"
blo "196000,23700"
tm "WireNameMgr"
)
)
on &269
)
*476 (Wire
uid 11070,0
shape (OrthoPolyLine
uid 11071,0
va (VaSet
vasetType 3
)
xt "194750,27000,224250,27000"
pts [
"194750,27000"
"224250,27000"
]
)
start &310
end &242
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 11076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11077,0
va (VaSet
font "Arial,12,0"
)
xt "197000,25500,208000,27000"
st "SPI2_slaveEmpty"
blo "197000,26700"
tm "WireNameMgr"
)
)
on &271
)
*477 (Wire
uid 11078,0
shape (OrthoPolyLine
uid 11079,0
va (VaSet
vasetType 3
)
xt "194750,28000,224250,28000"
pts [
"194750,28000"
"224250,28000"
]
)
start &309
end &244
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 11084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11085,0
va (VaSet
font "Arial,12,0"
)
xt "197000,26500,208400,28000"
st "SPI2_endTransfer"
blo "197000,27700"
tm "WireNameMgr"
)
)
on &272
)
*478 (Wire
uid 11086,0
shape (OrthoPolyLine
uid 11087,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "194750,25000,224250,25000"
pts [
"194750,25000"
"224250,25000"
]
)
start &308
end &241
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 11092,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11093,0
va (VaSet
font "Arial,12,0"
)
xt "215000,23500,223300,25000"
st "SPI2_DataIn"
blo "215000,24700"
tm "WireNameMgr"
)
)
on &270
)
*479 (Wire
uid 11102,0
shape (OrthoPolyLine
uid 11103,0
va (VaSet
vasetType 3
)
xt "194750,33000,224250,33000"
pts [
"224250,33000"
"194750,33000"
]
)
start &246
end &324
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 11108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11109,0
va (VaSet
font "Arial,12,0"
)
xt "196000,31500,206600,33000"
st "SPI3_masterFull"
blo "196000,32700"
tm "WireNameMgr"
)
)
on &273
)
*480 (Wire
uid 11110,0
shape (OrthoPolyLine
uid 11111,0
va (VaSet
vasetType 3
)
xt "194750,36000,224250,36000"
pts [
"194750,36000"
"224250,36000"
]
)
start &323
end &249
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 11116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11117,0
va (VaSet
font "Arial,12,0"
)
xt "197000,34500,208000,36000"
st "SPI3_slaveEmpty"
blo "197000,35700"
tm "WireNameMgr"
)
)
on &274
)
*481 (Wire
uid 11118,0
shape (OrthoPolyLine
uid 11119,0
va (VaSet
vasetType 3
)
xt "194750,37000,224250,37000"
pts [
"194750,37000"
"224250,37000"
]
)
start &322
end &251
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 11124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11125,0
va (VaSet
font "Arial,12,0"
)
xt "197000,35500,208400,37000"
st "SPI3_endTransfer"
blo "197000,36700"
tm "WireNameMgr"
)
)
on &275
)
*482 (Wire
uid 11126,0
shape (OrthoPolyLine
uid 11127,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "194750,34000,224250,34000"
pts [
"194750,34000"
"224250,34000"
]
)
start &321
end &248
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 11132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11133,0
va (VaSet
font "Arial,12,0"
)
xt "215000,32500,223300,34000"
st "SPI3_DataIn"
blo "215000,33700"
tm "WireNameMgr"
)
)
on &276
)
*483 (Wire
uid 11383,0
shape (OrthoPolyLine
uid 11384,0
va (VaSet
vasetType 3
)
xt "194750,47000,224250,47000"
pts [
"194750,47000"
"224250,47000"
]
)
start &283
end &256
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 11389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11390,0
va (VaSet
font "Arial,12,0"
)
xt "197000,45500,208400,47000"
st "SPI4_endTransfer"
blo "197000,46700"
tm "WireNameMgr"
)
)
on &279
)
*484 (Wire
uid 11391,0
shape (OrthoPolyLine
uid 11392,0
va (VaSet
vasetType 3
)
xt "194750,43000,224250,43000"
pts [
"224250,43000"
"194750,43000"
]
)
start &253
end &285
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 11397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11398,0
va (VaSet
font "Arial,12,0"
)
xt "196000,41500,206600,43000"
st "SPI4_masterFull"
blo "196000,42700"
tm "WireNameMgr"
)
)
on &277
)
*485 (Wire
uid 11399,0
shape (OrthoPolyLine
uid 11400,0
va (VaSet
vasetType 3
)
xt "194750,46000,224250,46000"
pts [
"194750,46000"
"224250,46000"
]
)
start &284
end &258
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 11405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11406,0
va (VaSet
font "Arial,12,0"
)
xt "197000,44500,208000,46000"
st "SPI4_slaveEmpty"
blo "197000,45700"
tm "WireNameMgr"
)
)
on &278
)
*486 (Wire
uid 11407,0
shape (OrthoPolyLine
uid 11408,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "194750,44000,224250,44000"
pts [
"194750,44000"
"224250,44000"
]
)
start &282
end &255
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 11413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11414,0
va (VaSet
font "Arial,12,0"
)
xt "215000,42500,223300,44000"
st "SPI4_DataIn"
blo "215000,43700"
tm "WireNameMgr"
)
)
on &280
)
*487 (Wire
uid 11431,0
shape (OrthoPolyLine
uid 11432,0
va (VaSet
vasetType 3
)
xt "154000,14000,165250,14000"
pts [
"154000,14000"
"165250,14000"
]
)
end &300
sat 16
eat 32
sl "(17)"
stc 0
st 0
sf 1
tg (WTG
uid 11437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11438,0
va (VaSet
font "Arial,12,0"
)
xt "154000,12500,159500,14000"
st "SPI1(17)"
blo "154000,13700"
tm "WireNameMgr"
)
)
on &50
)
*488 (Wire
uid 11439,0
shape (OrthoPolyLine
uid 11440,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154000,15000,165250,15000"
pts [
"154000,15000"
"165250,15000"
]
)
end &299
sat 16
eat 32
sty 1
sl "(15 DOWNTO 8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11446,0
va (VaSet
font "Arial,12,0"
)
xt "159000,13500,166200,15000"
st "SPI1(15:8)"
blo "159000,14700"
tm "WireNameMgr"
)
)
on &50
)
*489 (Wire
uid 11447,0
shape (OrthoPolyLine
uid 11448,0
va (VaSet
vasetType 3
)
xt "154000,17000,165250,17000"
pts [
"154000,17000"
"165250,17000"
]
)
end &303
sat 16
eat 32
sl "(19)"
stc 0
st 0
sf 1
tg (WTG
uid 11453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11454,0
va (VaSet
font "Arial,12,0"
)
xt "154000,15500,159500,17000"
st "SPI1(19)"
blo "154000,16700"
tm "WireNameMgr"
)
)
on &50
)
*490 (Wire
uid 11455,0
shape (OrthoPolyLine
uid 11456,0
va (VaSet
vasetType 3
)
xt "154000,18000,165250,18000"
pts [
"154000,18000"
"165250,18000"
]
)
end &302
sat 16
eat 32
sl "(20)"
stc 0
st 0
sf 1
tg (WTG
uid 11461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11462,0
va (VaSet
font "Arial,12,0"
)
xt "159000,16500,164500,18000"
st "SPI1(20)"
blo "159000,17700"
tm "WireNameMgr"
)
)
on &50
)
*491 (Wire
uid 11463,0
shape (OrthoPolyLine
uid 11464,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154000,12000,165250,12000"
pts [
"154000,12000"
"165250,12000"
]
)
end &301
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 11469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11470,0
va (VaSet
font "Arial,12,0"
)
xt "154000,10500,168100,12000"
st "io_gpioA_writeEnable"
blo "154000,11700"
tm "WireNameMgr"
)
)
on &39
)
*492 (Wire
uid 11651,0
shape (OrthoPolyLine
uid 11652,0
va (VaSet
vasetType 3
)
xt "154000,27000,165250,27000"
pts [
"154000,27000"
"165250,27000"
]
)
end &316
sat 16
eat 32
sl "(19)"
stc 0
st 0
sf 1
tg (WTG
uid 11657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11658,0
va (VaSet
font "Arial,12,0"
)
xt "154000,25500,159500,27000"
st "SPI2(19)"
blo "154000,26700"
tm "WireNameMgr"
)
)
on &51
)
*493 (Wire
uid 11659,0
shape (OrthoPolyLine
uid 11660,0
va (VaSet
vasetType 3
)
xt "154000,28000,165250,28000"
pts [
"154000,28000"
"165250,28000"
]
)
end &315
sat 16
eat 32
sl "(20)"
stc 0
st 0
sf 1
tg (WTG
uid 11665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11666,0
va (VaSet
font "Arial,12,0"
)
xt "159000,26500,164500,28000"
st "SPI2(20)"
blo "159000,27700"
tm "WireNameMgr"
)
)
on &51
)
*494 (Wire
uid 11667,0
shape (OrthoPolyLine
uid 11668,0
va (VaSet
vasetType 3
)
xt "154000,24000,165250,24000"
pts [
"154000,24000"
"165250,24000"
]
)
end &313
sat 16
eat 32
sl "(17)"
stc 0
st 0
sf 1
tg (WTG
uid 11673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11674,0
va (VaSet
font "Arial,12,0"
)
xt "154000,22500,159500,24000"
st "SPI2(17)"
blo "154000,23700"
tm "WireNameMgr"
)
)
on &51
)
*495 (Wire
uid 11675,0
shape (OrthoPolyLine
uid 11676,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154000,22000,165250,22000"
pts [
"154000,22000"
"165250,22000"
]
)
end &314
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 11681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11682,0
va (VaSet
font "Arial,12,0"
)
xt "154000,20500,168200,22000"
st "io_gpioB_writeEnable"
blo "154000,21700"
tm "WireNameMgr"
)
)
on &42
)
*496 (Wire
uid 11683,0
shape (OrthoPolyLine
uid 11684,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154000,25000,165250,25000"
pts [
"154000,25000"
"165250,25000"
]
)
end &312
sat 16
eat 32
sty 1
sl "(15 DOWNTO 8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11690,0
va (VaSet
font "Arial,12,0"
)
xt "159000,23500,166200,25000"
st "SPI2(15:8)"
blo "159000,24700"
tm "WireNameMgr"
)
)
on &51
)
*497 (Wire
uid 11691,0
shape (OrthoPolyLine
uid 11692,0
va (VaSet
vasetType 3
)
xt "154000,36000,165250,36000"
pts [
"154000,36000"
"165250,36000"
]
)
end &329
sat 16
eat 32
sl "(19)"
stc 0
st 0
sf 1
tg (WTG
uid 11697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11698,0
va (VaSet
font "Arial,12,0"
)
xt "154000,34500,159500,36000"
st "SPI3(19)"
blo "154000,35700"
tm "WireNameMgr"
)
)
on &52
)
*498 (Wire
uid 11699,0
shape (OrthoPolyLine
uid 11700,0
va (VaSet
vasetType 3
)
xt "154000,37000,165250,37000"
pts [
"154000,37000"
"165250,37000"
]
)
end &328
sat 16
eat 32
sl "(20)"
stc 0
st 0
sf 1
tg (WTG
uid 11705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11706,0
va (VaSet
font "Arial,12,0"
)
xt "159000,35500,164500,37000"
st "SPI3(20)"
blo "159000,36700"
tm "WireNameMgr"
)
)
on &52
)
*499 (Wire
uid 11707,0
shape (OrthoPolyLine
uid 11708,0
va (VaSet
vasetType 3
)
xt "154000,33000,165250,33000"
pts [
"154000,33000"
"165250,33000"
]
)
end &326
sat 16
eat 32
sl "(17)"
stc 0
st 0
sf 1
tg (WTG
uid 11713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11714,0
va (VaSet
font "Arial,12,0"
)
xt "154000,31500,159500,33000"
st "SPI3(17)"
blo "154000,32700"
tm "WireNameMgr"
)
)
on &52
)
*500 (Wire
uid 11715,0
shape (OrthoPolyLine
uid 11716,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154000,31000,165250,31000"
pts [
"154000,31000"
"165250,31000"
]
)
end &327
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 11721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11722,0
va (VaSet
font "Arial,12,0"
)
xt "154000,29500,168300,31000"
st "io_gpioC_writeEnable"
blo "154000,30700"
tm "WireNameMgr"
)
)
on &45
)
*501 (Wire
uid 11723,0
shape (OrthoPolyLine
uid 11724,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154000,34000,165250,34000"
pts [
"154000,34000"
"165250,34000"
]
)
end &325
sat 16
eat 32
sty 1
sl "(15 DOWNTO 8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11730,0
va (VaSet
font "Arial,12,0"
)
xt "159000,32500,166200,34000"
st "SPI3(15:8)"
blo "159000,33700"
tm "WireNameMgr"
)
)
on &52
)
*502 (Wire
uid 11731,0
shape (OrthoPolyLine
uid 11732,0
va (VaSet
vasetType 3
)
xt "154000,46000,165250,46000"
pts [
"154000,46000"
"165250,46000"
]
)
end &290
sat 16
eat 32
sl "(19)"
stc 0
st 0
sf 1
tg (WTG
uid 11737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11738,0
va (VaSet
font "Arial,12,0"
)
xt "154000,44500,159500,46000"
st "SPI4(19)"
blo "154000,45700"
tm "WireNameMgr"
)
)
on &53
)
*503 (Wire
uid 11739,0
shape (OrthoPolyLine
uid 11740,0
va (VaSet
vasetType 3
)
xt "154000,47000,165250,47000"
pts [
"154000,47000"
"165250,47000"
]
)
end &289
sat 16
eat 32
sl "(20)"
stc 0
st 0
sf 1
tg (WTG
uid 11745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11746,0
va (VaSet
font "Arial,12,0"
)
xt "159000,45500,164500,47000"
st "SPI4(20)"
blo "159000,46700"
tm "WireNameMgr"
)
)
on &53
)
*504 (Wire
uid 11747,0
shape (OrthoPolyLine
uid 11748,0
va (VaSet
vasetType 3
)
xt "154000,43000,165250,43000"
pts [
"154000,43000"
"165250,43000"
]
)
end &287
sat 16
eat 32
sl "(17)"
stc 0
st 0
sf 1
tg (WTG
uid 11753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11754,0
va (VaSet
font "Arial,12,0"
)
xt "154000,41500,159500,43000"
st "SPI4(17)"
blo "154000,42700"
tm "WireNameMgr"
)
)
on &53
)
*505 (Wire
uid 11755,0
shape (OrthoPolyLine
uid 11756,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154000,41000,165250,41000"
pts [
"154000,41000"
"165250,41000"
]
)
end &288
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 11761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11762,0
va (VaSet
font "Arial,12,0"
)
xt "154000,39500,168300,41000"
st "io_gpioD_writeEnable"
blo "154000,40700"
tm "WireNameMgr"
)
)
on &48
)
*506 (Wire
uid 11763,0
shape (OrthoPolyLine
uid 11764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154000,44000,165250,44000"
pts [
"154000,44000"
"165250,44000"
]
)
end &286
sat 16
eat 32
sty 1
sl "(15 DOWNTO 8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11770,0
va (VaSet
font "Arial,12,0"
)
xt "159000,42500,166200,44000"
st "SPI4(15:8)"
blo "159000,43700"
tm "WireNameMgr"
)
)
on &53
)
*507 (Wire
uid 12806,0
shape (OrthoPolyLine
uid 12807,0
va (VaSet
vasetType 3
)
xt "26000,32000,31000,32000"
pts [
"26000,32000"
"31000,32000"
]
)
start &361
end &356
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12808,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12809,0
va (VaSet
font "Arial,12,0"
)
xt "26000,30500,31000,32000"
st "fpgaIO0"
blo "26000,31700"
tm "WireNameMgr"
)
)
on &383
)
*508 (Wire
uid 12810,0
shape (OrthoPolyLine
uid 12811,0
va (VaSet
vasetType 3
)
xt "26000,68000,31000,68000"
pts [
"31000,68000"
"26000,68000"
]
)
start &379
end &376
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12813,0
va (VaSet
font "Arial,12,0"
)
xt "26000,66500,31000,68000"
st "fpgaIO3"
blo "26000,67700"
tm "WireNameMgr"
)
)
on &386
)
*509 (Wire
uid 12814,0
shape (OrthoPolyLine
uid 12815,0
va (VaSet
vasetType 3
)
xt "26000,44000,31000,44000"
pts [
"31000,44000"
"26000,44000"
]
)
start &363
end &368
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12816,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12817,0
va (VaSet
font "Arial,12,0"
)
xt "25000,42500,30000,44000"
st "fpgaIO1"
blo "25000,43700"
tm "WireNameMgr"
)
)
on &384
)
*510 (Wire
uid 12818,0
shape (OrthoPolyLine
uid 12819,0
va (VaSet
vasetType 3
)
xt "26000,56000,31000,56000"
pts [
"31000,56000"
"26000,56000"
]
)
start &370
end &375
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12821,0
va (VaSet
font "Arial,12,0"
)
xt "25000,54500,30000,56000"
st "fpgaIO2"
blo "25000,55700"
tm "WireNameMgr"
)
)
on &385
)
*511 (Wire
uid 12822,0
shape (OrthoPolyLine
uid 12823,0
va (VaSet
vasetType 3
)
xt "36000,35000,68250,68000"
pts [
"36000,68000"
"52000,68000"
"52000,35000"
"68250,35000"
]
)
start &378
end &338
sat 32
eat 32
st 0
si 0
tg (WTG
uid 12826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12827,0
va (VaSet
font "Arial,12,0"
)
xt "38000,66500,45500,68000"
st "io_jtag_tdo"
blo "38000,67700"
tm "WireNameMgr"
)
)
on &207
)
*512 (Wire
uid 12828,0
shape (OrthoPolyLine
uid 12829,0
va (VaSet
vasetType 3
)
xt "36000,33000,68250,44000"
pts [
"36000,44000"
"46000,44000"
"46000,33000"
"68250,33000"
]
)
start &364
end &337
sat 32
eat 32
st 0
si 0
tg (WTG
uid 12832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12833,0
va (VaSet
font "Arial,12,0"
)
xt "38000,42500,45100,44000"
st "io_jtag_tdi"
blo "38000,43700"
tm "WireNameMgr"
)
)
on &205
)
*513 (Wire
uid 12834,0
shape (OrthoPolyLine
uid 12835,0
va (VaSet
vasetType 3
)
xt "36000,32000,68250,32000"
pts [
"68250,32000"
"36000,32000"
]
)
start &336
end &357
sat 32
eat 32
st 0
si 0
tg (WTG
uid 12838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12839,0
va (VaSet
font "Arial,12,0"
)
xt "59250,30500,67150,32000"
st "io_jtag_tms"
blo "59250,31700"
tm "WireNameMgr"
)
)
on &204
)
*514 (Wire
uid 12840,0
shape (OrthoPolyLine
uid 12841,0
va (VaSet
vasetType 3
)
xt "36000,34000,68250,56000"
pts [
"68250,34000"
"49000,34000"
"49000,56000"
"36000,56000"
]
)
start &339
end &371
sat 32
eat 32
st 0
si 0
tg (WTG
uid 12844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12845,0
va (VaSet
)
xt "60000,33000,64400,34000"
st "io_jtag_tck"
blo "60000,33800"
tm "WireNameMgr"
)
)
on &206
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *515 (PackageList
uid 84,0
stg "VerticalLayoutStrategy"
textVec [
*516 (Text
uid 85,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,0,2400,1000"
st "Package List"
blo "-3000,800"
)
*517 (MLText
uid 86,0
va (VaSet
)
xt "-3000,1000,8200,7000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
USE ieee.std_logic_arith.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 87,0
stg "VerticalLayoutStrategy"
textVec [
*518 (Text
uid 88,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*519 (Text
uid 89,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*520 (MLText
uid 90,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*521 (Text
uid 91,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*522 (MLText
uid 92,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*523 (Text
uid 93,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*524 (MLText
uid 94,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,24,1921,950"
viewArea "-8376,2506,150343,77319"
cachedDiagramExtent "-32000,0,286900,111400"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-101000,0"
lastUid 12871,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*525 (Text
va (VaSet
font "Arial,9,0"
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*526 (Text
va (VaSet
font "Arial,9,0"
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*527 (Text
va (VaSet
font "Arial,9,0"
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*528 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*529 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*530 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*531 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*532 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*533 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*534 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*535 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*536 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*537 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*538 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*539 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*540 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*541 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Arial,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Arial,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*542 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*543 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*544 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*545 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-32000,11000,-26600,12000"
st "Declarations"
blo "-32000,11800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-32000,12000,-29300,13000"
st "Ports:"
blo "-32000,12800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "-32000,56000,-28200,57000"
st "Pre User:"
blo "-32000,56800"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-30000,57000,-16800,61000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-32000,57000,-24900,58000"
st "Diagram Signals:"
blo "-32000,57800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-32000,11000,-27300,12000"
st "Post User:"
blo "-32000,11800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-32000,11000,-32000,11000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 134,0
usingSuid 1
emptyRow *546 (LEmptyRow
)
uid 1406,0
optionalChildren [
*547 (RefLabelRowHdr
)
*548 (TitleRowHdr
)
*549 (FilterRowHdr
)
*550 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*551 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*552 (GroupColHdr
tm "GroupColHdrMgr"
)
*553 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*554 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*555 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*556 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*557 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*558 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*559 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 1,0
)
)
uid 1377,0
)
*560 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 82
suid 2,0
)
)
uid 1379,0
)
*561 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_N"
t "std_ulogic"
o 9
suid 3,0
)
)
uid 1381,0
)
*562 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSnch_N"
t "std_ulogic"
o 83
suid 10,0
)
)
uid 1395,0
)
*563 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic1"
t "std_uLogic"
o 81
suid 11,0
)
)
uid 1397,0
)
*564 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 84
suid 12,0
)
)
uid 1399,0
)
*565 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioA_write"
t "std_logic_vector"
b "(31 downto 0)"
o 69
suid 29,0
)
)
uid 3981,0
)
*566 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioA_writeEnable"
t "std_logic_vector"
b "(31 downto 0)"
o 70
suid 30,0
)
)
uid 3983,0
)
*567 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioA_read"
t "std_logic_vector"
b "(31 downto 0)"
o 68
suid 32,0
)
)
uid 3985,0
)
*568 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioB_write"
t "std_logic_vector"
b "(31 downto 0)"
o 72
suid 33,0
)
)
uid 3987,0
)
*569 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioB_writeEnable"
t "std_logic_vector"
b "(31 downto 0)"
o 73
suid 34,0
)
)
uid 3989,0
)
*570 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioB_read"
t "std_logic_vector"
b "(31 downto 0)"
o 71
suid 35,0
)
)
uid 3991,0
)
*571 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioC_write"
t "std_logic_vector"
b "(31 downto 0)"
o 75
suid 36,0
)
)
uid 4241,0
)
*572 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioC_writeEnable"
t "std_logic_vector"
b "(31 downto 0)"
o 76
suid 37,0
)
)
uid 4243,0
)
*573 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioC_read"
t "std_logic_vector"
b "(31 downto 0)"
o 74
suid 38,0
)
)
uid 4245,0
)
*574 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioD_write"
t "std_logic_vector"
b "(31 downto 0)"
o 78
suid 39,0
)
)
uid 4247,0
)
*575 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioD_writeEnable"
t "std_logic_vector"
b "(31 downto 0)"
o 79
suid 40,0
)
)
uid 4249,0
)
*576 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "io_gpioD_read"
t "std_logic_vector"
b "(31 downto 0)"
o 77
suid 41,0
)
)
uid 4251,0
)
*577 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SPI1"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 48
suid 44,0
)
)
uid 4403,0
)
*578 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SPI2"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 53
suid 46,0
)
)
uid 4405,0
)
*579 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SPI3"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 58
suid 47,0
)
)
uid 4407,0
)
*580 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SPI4"
t "std_logic_vector"
b "(PinNumber-1 DOWNTO 0)"
o 63
suid 48,0
)
)
uid 4409,0
)
*581 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI1_sClk"
t "std_ulogic"
o 22
suid 52,0
)
)
uid 4985,0
)
*582 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI1_MOSI"
t "std_ulogic"
o 18
suid 53,0
)
)
uid 4987,0
)
*583 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPI1_MISO"
t "std_ulogic"
o 1
suid 54,0
)
)
uid 4989,0
)
*584 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS1_n"
t "std_ulogic"
o 19
suid 55,0
)
)
uid 4991,0
)
*585 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS3_n"
t "std_ulogic"
o 21
suid 56,0
)
)
uid 4993,0
)
*586 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS2_n"
t "std_ulogic"
o 20
suid 57,0
)
)
uid 4995,0
)
*587 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI2_sClk"
t "std_ulogic"
o 26
suid 58,0
)
)
uid 4997,0
)
*588 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI2_MOSI"
t "std_ulogic"
o 24
suid 59,0
)
)
uid 4999,0
)
*589 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPI2_MISO"
t "std_ulogic"
o 2
suid 60,0
)
)
uid 5001,0
)
*590 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI2_SS1_n"
t "std_ulogic"
o 25
suid 61,0
)
)
uid 5003,0
)
*591 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI3_sClk"
t "std_ulogic"
o 31
suid 62,0
)
)
uid 5005,0
)
*592 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI3_MOSI"
t "std_ulogic"
o 28
suid 63,0
)
)
uid 5007,0
)
*593 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPI3_MISO"
t "std_ulogic"
o 3
suid 64,0
)
)
uid 5009,0
)
*594 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI3_SS1_n"
t "std_ulogic"
o 29
suid 65,0
)
)
uid 5011,0
)
*595 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI3_SS2_n"
t "std_ulogic"
o 30
suid 66,0
)
)
uid 5013,0
)
*596 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI4_sClk"
t "std_ulogic"
o 36
suid 67,0
)
)
uid 5015,0
)
*597 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI4_MOSI"
t "std_ulogic"
o 33
suid 68,0
)
)
uid 5017,0
)
*598 (LeafLogPort
port (LogicalPort
decl (Decl
n "SPI4_MISO"
t "std_ulogic"
o 4
suid 69,0
)
)
uid 5019,0
)
*599 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI4_SS1_n"
t "std_ulogic"
o 34
suid 70,0
)
)
uid 5021,0
)
*600 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI4_SS2_n"
t "std_ulogic"
o 35
suid 71,0
)
)
uid 5023,0
)
*601 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Led1"
t "std_logic"
o 12
suid 74,0
)
)
uid 6080,0
)
*602 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Led2"
t "std_logic"
o 13
suid 75,0
)
)
uid 6082,0
)
*603 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Led4"
t "std_logic"
o 15
suid 76,0
)
)
uid 6084,0
)
*604 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Led3"
t "std_logic"
o 14
suid 77,0
)
)
uid 6086,0
)
*605 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Led5"
t "std_logic"
o 16
suid 78,0
)
)
uid 6088,0
)
*606 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "fpgaIO4"
t "std_logic"
o 42
suid 84,0
)
)
uid 6094,0
)
*607 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "fpgaIO6"
t "std_logic"
o 44
suid 85,0
)
)
uid 6096,0
)
*608 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "fpgaIO5"
t "std_logic"
o 43
suid 88,0
)
)
uid 6102,0
)
*609 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mem_Hold"
t "std_logic"
o 46
suid 89,0
)
)
uid 6104,0
)
*610 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mem_WP"
t "std_logic"
o 47
suid 90,0
)
)
uid 6106,0
)
*611 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ICSPCLK"
t "std_logic"
o 10
suid 91,0
)
)
uid 6108,0
)
*612 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ICSPDAT"
t "std_logic"
o 11
suid 92,0
)
)
uid 6110,0
)
*613 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "MCLR"
t "std_logic"
o 17
suid 93,0
)
)
uid 6112,0
)
*614 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI2_unused"
t "std_uLogic"
o 27
suid 100,0
)
)
uid 9449,0
)
*615 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI3_unused"
t "std_uLogic"
o 32
suid 101,0
)
)
uid 9451,0
)
*616 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI4_unused"
t "std_uLogic"
o 37
suid 102,0
)
)
uid 9453,0
)
*617 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SPI1_unused"
t "std_uLogic"
o 23
suid 103,0
)
)
uid 9455,0
)
*618 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "io_jtag_tms"
t "std_logic"
o 8
suid 105,0
)
)
uid 10025,0
)
*619 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "io_jtag_tdi"
t "std_logic"
o 7
suid 106,0
)
)
uid 10027,0
)
*620 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "io_jtag_tck"
t "std_logic"
o 6
suid 107,0
)
)
uid 10029,0
)
*621 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "io_jtag_tdo"
t "std_logic"
o 45
suid 108,0
)
)
uid 10031,0
)
*622 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI1_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 49
suid 109,0
)
)
uid 10784,0
)
*623 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI1_masterFull"
t "std_ulogic"
o 51
suid 110,0
)
)
uid 10786,0
)
*624 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI1_slaveEmpty"
t "std_ulogic"
o 52
suid 111,0
)
)
uid 10788,0
)
*625 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI1_endTransfer"
t "std_logic"
o 50
suid 112,0
)
)
uid 10790,0
)
*626 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI2_masterFull"
t "std_ulogic"
o 56
suid 114,0
)
)
uid 11142,0
)
*627 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI2_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 54
suid 115,0
)
)
uid 11144,0
)
*628 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI2_slaveEmpty"
t "std_ulogic"
o 57
suid 116,0
)
)
uid 11146,0
)
*629 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI2_endTransfer"
t "std_logic"
o 55
suid 117,0
)
)
uid 11148,0
)
*630 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI3_masterFull"
t "std_ulogic"
o 61
suid 118,0
)
)
uid 11150,0
)
*631 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI3_slaveEmpty"
t "std_ulogic"
o 62
suid 119,0
)
)
uid 11152,0
)
*632 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI3_endTransfer"
t "std_logic"
o 60
suid 120,0
)
)
uid 11154,0
)
*633 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI3_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 59
suid 121,0
)
)
uid 11156,0
)
*634 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI4_masterFull"
t "std_ulogic"
o 66
suid 122,0
)
)
uid 11423,0
)
*635 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI4_slaveEmpty"
t "std_ulogic"
o 67
suid 123,0
)
)
uid 11425,0
)
*636 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI4_endTransfer"
t "std_logic"
o 65
suid 124,0
)
)
uid 11427,0
)
*637 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI4_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 64
suid 125,0
)
)
uid 11429,0
)
*638 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "fpgaIO0"
t "std_logic"
o 87
suid 130,0
)
)
uid 12864,0
)
*639 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "fpgaIO1"
t "std_logic"
o 86
suid 131,0
)
)
uid 12866,0
)
*640 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "fpgaIO2"
t "std_logic"
o 84
suid 133,0
)
)
uid 12868,0
)
*641 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "fpgaIO3"
t "std_logic"
o 85
suid 134,0
)
)
uid 12870,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1419,0
optionalChildren [
*642 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *643 (MRCItem
litem &546
pos 83
dimension 20
)
uid 1421,0
optionalChildren [
*644 (MRCItem
litem &547
pos 0
dimension 20
uid 1422,0
)
*645 (MRCItem
litem &548
pos 1
dimension 23
uid 1423,0
)
*646 (MRCItem
litem &549
pos 2
hidden 1
dimension 20
uid 1424,0
)
*647 (MRCItem
litem &559
pos 0
dimension 20
uid 1378,0
)
*648 (MRCItem
litem &560
pos 43
dimension 20
uid 1380,0
)
*649 (MRCItem
litem &561
pos 1
dimension 20
uid 1382,0
)
*650 (MRCItem
litem &562
pos 44
dimension 20
uid 1396,0
)
*651 (MRCItem
litem &563
pos 45
dimension 20
uid 1398,0
)
*652 (MRCItem
litem &564
pos 46
dimension 20
uid 1400,0
)
*653 (MRCItem
litem &565
pos 47
dimension 20
uid 3982,0
)
*654 (MRCItem
litem &566
pos 48
dimension 20
uid 3984,0
)
*655 (MRCItem
litem &567
pos 49
dimension 20
uid 3986,0
)
*656 (MRCItem
litem &568
pos 50
dimension 20
uid 3988,0
)
*657 (MRCItem
litem &569
pos 51
dimension 20
uid 3990,0
)
*658 (MRCItem
litem &570
pos 52
dimension 20
uid 3992,0
)
*659 (MRCItem
litem &571
pos 53
dimension 20
uid 4242,0
)
*660 (MRCItem
litem &572
pos 54
dimension 20
uid 4244,0
)
*661 (MRCItem
litem &573
pos 55
dimension 20
uid 4246,0
)
*662 (MRCItem
litem &574
pos 56
dimension 20
uid 4248,0
)
*663 (MRCItem
litem &575
pos 57
dimension 20
uid 4250,0
)
*664 (MRCItem
litem &576
pos 58
dimension 20
uid 4252,0
)
*665 (MRCItem
litem &577
pos 59
dimension 20
uid 4404,0
)
*666 (MRCItem
litem &578
pos 60
dimension 20
uid 4406,0
)
*667 (MRCItem
litem &579
pos 61
dimension 20
uid 4408,0
)
*668 (MRCItem
litem &580
pos 62
dimension 20
uid 4410,0
)
*669 (MRCItem
litem &581
pos 2
dimension 20
uid 4986,0
)
*670 (MRCItem
litem &582
pos 3
dimension 20
uid 4988,0
)
*671 (MRCItem
litem &583
pos 4
dimension 20
uid 4990,0
)
*672 (MRCItem
litem &584
pos 5
dimension 20
uid 4992,0
)
*673 (MRCItem
litem &585
pos 6
dimension 20
uid 4994,0
)
*674 (MRCItem
litem &586
pos 7
dimension 20
uid 4996,0
)
*675 (MRCItem
litem &587
pos 8
dimension 20
uid 4998,0
)
*676 (MRCItem
litem &588
pos 9
dimension 20
uid 5000,0
)
*677 (MRCItem
litem &589
pos 10
dimension 20
uid 5002,0
)
*678 (MRCItem
litem &590
pos 11
dimension 20
uid 5004,0
)
*679 (MRCItem
litem &591
pos 12
dimension 20
uid 5006,0
)
*680 (MRCItem
litem &592
pos 13
dimension 20
uid 5008,0
)
*681 (MRCItem
litem &593
pos 14
dimension 20
uid 5010,0
)
*682 (MRCItem
litem &594
pos 15
dimension 20
uid 5012,0
)
*683 (MRCItem
litem &595
pos 16
dimension 20
uid 5014,0
)
*684 (MRCItem
litem &596
pos 17
dimension 20
uid 5016,0
)
*685 (MRCItem
litem &597
pos 18
dimension 20
uid 5018,0
)
*686 (MRCItem
litem &598
pos 19
dimension 20
uid 5020,0
)
*687 (MRCItem
litem &599
pos 20
dimension 20
uid 5022,0
)
*688 (MRCItem
litem &600
pos 21
dimension 20
uid 5024,0
)
*689 (MRCItem
litem &601
pos 22
dimension 20
uid 6081,0
)
*690 (MRCItem
litem &602
pos 23
dimension 20
uid 6083,0
)
*691 (MRCItem
litem &603
pos 24
dimension 20
uid 6085,0
)
*692 (MRCItem
litem &604
pos 25
dimension 20
uid 6087,0
)
*693 (MRCItem
litem &605
pos 26
dimension 20
uid 6089,0
)
*694 (MRCItem
litem &606
pos 27
dimension 20
uid 6095,0
)
*695 (MRCItem
litem &607
pos 28
dimension 20
uid 6097,0
)
*696 (MRCItem
litem &608
pos 29
dimension 20
uid 6103,0
)
*697 (MRCItem
litem &609
pos 30
dimension 20
uid 6105,0
)
*698 (MRCItem
litem &610
pos 31
dimension 20
uid 6107,0
)
*699 (MRCItem
litem &611
pos 32
dimension 20
uid 6109,0
)
*700 (MRCItem
litem &612
pos 33
dimension 20
uid 6111,0
)
*701 (MRCItem
litem &613
pos 34
dimension 20
uid 6113,0
)
*702 (MRCItem
litem &614
pos 35
dimension 20
uid 9450,0
)
*703 (MRCItem
litem &615
pos 36
dimension 20
uid 9452,0
)
*704 (MRCItem
litem &616
pos 37
dimension 20
uid 9454,0
)
*705 (MRCItem
litem &617
pos 38
dimension 20
uid 9456,0
)
*706 (MRCItem
litem &618
pos 39
dimension 20
uid 10026,0
)
*707 (MRCItem
litem &619
pos 40
dimension 20
uid 10028,0
)
*708 (MRCItem
litem &620
pos 41
dimension 20
uid 10030,0
)
*709 (MRCItem
litem &621
pos 42
dimension 20
uid 10032,0
)
*710 (MRCItem
litem &622
pos 63
dimension 20
uid 10785,0
)
*711 (MRCItem
litem &623
pos 64
dimension 20
uid 10787,0
)
*712 (MRCItem
litem &624
pos 65
dimension 20
uid 10789,0
)
*713 (MRCItem
litem &625
pos 66
dimension 20
uid 10791,0
)
*714 (MRCItem
litem &626
pos 67
dimension 20
uid 11143,0
)
*715 (MRCItem
litem &627
pos 68
dimension 20
uid 11145,0
)
*716 (MRCItem
litem &628
pos 69
dimension 20
uid 11147,0
)
*717 (MRCItem
litem &629
pos 70
dimension 20
uid 11149,0
)
*718 (MRCItem
litem &630
pos 71
dimension 20
uid 11151,0
)
*719 (MRCItem
litem &631
pos 72
dimension 20
uid 11153,0
)
*720 (MRCItem
litem &632
pos 73
dimension 20
uid 11155,0
)
*721 (MRCItem
litem &633
pos 74
dimension 20
uid 11157,0
)
*722 (MRCItem
litem &634
pos 75
dimension 20
uid 11424,0
)
*723 (MRCItem
litem &635
pos 76
dimension 20
uid 11426,0
)
*724 (MRCItem
litem &636
pos 77
dimension 20
uid 11428,0
)
*725 (MRCItem
litem &637
pos 78
dimension 20
uid 11430,0
)
*726 (MRCItem
litem &638
pos 79
dimension 20
uid 12865,0
)
*727 (MRCItem
litem &639
pos 80
dimension 20
uid 12867,0
)
*728 (MRCItem
litem &640
pos 81
dimension 20
uid 12869,0
)
*729 (MRCItem
litem &641
pos 82
dimension 20
uid 12871,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1425,0
optionalChildren [
*730 (MRCItem
litem &550
pos 0
dimension 20
uid 1426,0
)
*731 (MRCItem
litem &552
pos 1
dimension 50
uid 1427,0
)
*732 (MRCItem
litem &553
pos 2
dimension 100
uid 1428,0
)
*733 (MRCItem
litem &554
pos 3
dimension 50
uid 1429,0
)
*734 (MRCItem
litem &555
pos 4
dimension 100
uid 1430,0
)
*735 (MRCItem
litem &556
pos 5
dimension 100
uid 1431,0
)
*736 (MRCItem
litem &557
pos 6
dimension 50
uid 1432,0
)
*737 (MRCItem
litem &558
pos 7
dimension 80
uid 1433,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1420,0
vaOverrides [
]
)
]
)
uid 1405,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *738 (LEmptyRow
)
uid 1435,0
optionalChildren [
*739 (RefLabelRowHdr
)
*740 (TitleRowHdr
)
*741 (FilterRowHdr
)
*742 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*743 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*744 (GroupColHdr
tm "GroupColHdrMgr"
)
*745 (NameColHdr
tm "GenericNameColHdrMgr"
)
*746 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*747 (InitColHdr
tm "GenericValueColHdrMgr"
)
*748 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*749 (EolColHdr
tm "GenericEolColHdrMgr"
)
*750 (LogGeneric
generic (GiElement
name "PinNumber"
type "integer"
value "32"
)
uid 5039,0
)
*751 (LogGeneric
generic (GiElement
name "dataBitNb"
type "integer"
value "8"
)
uid 11920,0
)
]
)
pdm (PhysicalDM
uid 1447,0
optionalChildren [
*752 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *753 (MRCItem
litem &738
pos 2
dimension 20
)
uid 1449,0
optionalChildren [
*754 (MRCItem
litem &739
pos 0
dimension 20
uid 1450,0
)
*755 (MRCItem
litem &740
pos 1
dimension 23
uid 1451,0
)
*756 (MRCItem
litem &741
pos 2
hidden 1
dimension 20
uid 1452,0
)
*757 (MRCItem
litem &750
pos 0
dimension 20
uid 5040,0
)
*758 (MRCItem
litem &751
pos 1
dimension 20
uid 11921,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1453,0
optionalChildren [
*759 (MRCItem
litem &742
pos 0
dimension 20
uid 1454,0
)
*760 (MRCItem
litem &744
pos 1
dimension 50
uid 1455,0
)
*761 (MRCItem
litem &745
pos 2
dimension 100
uid 1456,0
)
*762 (MRCItem
litem &746
pos 3
dimension 100
uid 1457,0
)
*763 (MRCItem
litem &747
pos 4
dimension 50
uid 1458,0
)
*764 (MRCItem
litem &748
pos 5
dimension 50
uid 1459,0
)
*765 (MRCItem
litem &749
pos 6
dimension 80
uid 1460,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1448,0
vaOverrides [
]
)
]
)
uid 1434,0
type 1
)
activeModelName "BlockDiag"
)
