<module name="ISS_ISP5_SYS2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ISP5_KEY_EN1" acronym="ISP5_KEY_EN1" offset="0x0" width="32" description="IPIPE eFuse enable.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="KEY1_EN" width="1" begin="0" end="0" resetval="0" description="eFuse enable Equals 1 when ISP5_EFUSE3_EN = 1 or 0 otherwise." range="" rwaccess="R">
      <bitenum value="1" id="newEnum2" token="KEY1_EN_1_r" description="Enable"/>
      <bitenum value="0" id="newEnum1" token="KEY1_EN_0_r" description="Disable"/>
    </bitfield>
  </register>
  <register id="ISP5_KEY_EN2" acronym="ISP5_KEY_EN2" offset="0x4" width="32" description="ISIF eFuse enable.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="KEY1_EN" width="1" begin="0" end="0" resetval="1" description="eFuse enable Equals 1 when ISP5_EFUSE1_EN = 1 or 0 otherwise." range="" rwaccess="R">
      <bitenum value="1" id="newEnum2" token="KEY1_EN_1_r" description="Enable"/>
      <bitenum value="0" id="newEnum1" token="KEY1_EN_0_r" description="Disable"/>
    </bitfield>
  </register>
  <register id="ISP5_KEY_EN3" acronym="ISP5_KEY_EN3" offset="0x8" width="32" description="ISIF eFuse enable.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="KEY_EN" width="1" begin="0" end="0" resetval="0" description="eFuse enable Equals 1 when ISP5_EFUSE3_EN = 1 or 0 otherwise." range="" rwaccess="R">
      <bitenum value="1" id="newEnum2" token="KEY_EN_1_r" description="Enable"/>
      <bitenum value="0" id="newEnum1" token="KEY_EN_0_r" description="Disable"/>
    </bitfield>
  </register>
  <register id="ISP5_KEY_EN4" acronym="ISP5_KEY_EN4" offset="0xC" width="32" description="IPIPEIF eFuse enable.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="KEY2_EN" width="1" begin="1" end="1" resetval="0" description="eFuse enable Equals 1 when ISP5_EFUSE4_EN = 1 or 0 otherwise." range="" rwaccess="R">
      <bitenum value="1" id="newEnum2" token="KEY2_EN_1_r" description="Enable"/>
      <bitenum value="0" id="newEnum1" token="KEY2_EN_0_r" description="Disable"/>
    </bitfield>
    <bitfield id="KEY1_EN" width="1" begin="0" end="0" resetval="1" description="eFuse enable Equals 1 when ISP5_EFUSE1_EN = 1 or 0 otherwise." range="" rwaccess="R">
      <bitenum value="1" id="newEnum2" token="KEY1_EN_1_r" description="Enable"/>
      <bitenum value="0" id="newEnum1" token="KEY1_EN_0_r" description="Disable"/>
    </bitfield>
  </register>
  <register id="ISP5_KEY_EN5" acronym="ISP5_KEY_EN5" offset="0x10" width="32" description="H3A eFuse enable.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="KEY_EN" width="1" begin="0" end="0" resetval="0" description="eFuse enable Equals 1 when ISP5_EFUSE2_EN = 1 or 0 otherwise." range="" rwaccess="R">
      <bitenum value="1" id="newEnum2" token="KEY_EN_1_r" description="Enable"/>
      <bitenum value="0" id="newEnum1" token="KEY_EN_0_r" description="Disable"/>
    </bitfield>
  </register>
  <register id="ISP5_KEY_EN6" acronym="ISP5_KEY_EN6" offset="0x14" width="32" description="H3A eFuse enable.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="KEY_EN" width="1" begin="0" end="0" resetval="0" description="eFuse enable Equals 1 when ISP5_EFUSE3_EN = 1 or 0 otherwise." range="" rwaccess="R">
      <bitenum value="1" id="newEnum2" token="KEY_EN_1_r" description="Enable"/>
      <bitenum value="0" id="newEnum1" token="KEY_EN_0_r" description="Disable"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_RAW2_i_0" acronym="ISP5_IRQSTATUS_RAW2_i_0" offset="0x18" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by the MPU/IPU or the DMA_SYSTEM. When the data is read with the MPU/IPU, one need to pay attention to clear the ISP5_CTRL[26] HST_RD_CHK bit immediately after reading the last data, else this event will be set." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_HST_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_BOXCAR_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPEIF_UDF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_OVF_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_RAW2_i_1" acronym="ISP5_IRQSTATUS_RAW2_i_1" offset="0x28" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by the MPU/IPU or the DMA_SYSTEM. When the data is read with the MPU/IPU, one need to pay attention to clear the ISP5_CTRL[26] HST_RD_CHK bit immediately after reading the last data, else this event will be set." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_HST_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_BOXCAR_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPEIF_UDF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_OVF_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_RAW2_i_2" acronym="ISP5_IRQSTATUS_RAW2_i_2" offset="0x38" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by the MPU/IPU or the DMA_SYSTEM. When the data is read with the MPU/IPU, one need to pay attention to clear the ISP5_CTRL[26] HST_RD_CHK bit immediately after reading the last data, else this event will be set." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_HST_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_BOXCAR_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPEIF_UDF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_OVF_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_RAW2_i_3" acronym="ISP5_IRQSTATUS_RAW2_i_3" offset="0x48" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by the MPU/IPU or the DMA_SYSTEM. When the data is read with the MPU/IPU, one need to pay attention to clear the ISP5_CTRL[26] HST_RD_CHK bit immediately after reading the last data, else this event will be set." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_HST_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_BOXCAR_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPEIF_UDF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_OVF_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS2_i_0" acronym="ISP5_IRQSTATUS2_i_0" offset="0x1C" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_HST_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_HST_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_HST_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="ISIF_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="ISIF_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow Overflow errors are not recoverable at ISP level, a software reset is required at ISS level." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_BOXCAR_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_BOXCAR_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_BOXCAR_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPEIF_UDF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPEIF_UDF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPEIF_UDF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt. Overflow errors are not recoverable at ISP level, a software reset is required at ISS level." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="H3A_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="H3A_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS2_i_1" acronym="ISP5_IRQSTATUS2_i_1" offset="0x2C" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_HST_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_HST_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_HST_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="ISIF_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="ISIF_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow Overflow errors are not recoverable at ISP level, a software reset is required at ISS level." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_BOXCAR_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_BOXCAR_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_BOXCAR_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPEIF_UDF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPEIF_UDF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPEIF_UDF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt. Overflow errors are not recoverable at ISP level, a software reset is required at ISS level." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="H3A_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="H3A_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS2_i_2" acronym="ISP5_IRQSTATUS2_i_2" offset="0x3C" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_HST_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_HST_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_HST_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="ISIF_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="ISIF_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow Overflow errors are not recoverable at ISP level, a software reset is required at ISS level." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_BOXCAR_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_BOXCAR_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_BOXCAR_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPEIF_UDF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPEIF_UDF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPEIF_UDF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt. Overflow errors are not recoverable at ISP level, a software reset is required at ISS level." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="H3A_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="H3A_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS2_i_3" acronym="ISP5_IRQSTATUS2_i_3" offset="0x4C" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_HST_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_HST_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_HST_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="ISIF_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="ISIF_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow Overflow errors are not recoverable at ISP level, a software reset is required at ISS level." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_BOXCAR_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPE_BOXCAR_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_BOXCAR_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="IPIPEIF_UDF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="IPIPEIF_UDF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPEIF_UDF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt. Overflow errors are not recoverable at ISP level, a software reset is required at ISS level." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum3" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum4" token="H3A_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="newEnum4" token="H3A_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_SET2_i_0" acronym="ISP5_IRQENABLE_SET2_i_0" offset="0x20" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toSet"/>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toSet"/>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toSet"/>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toSet"/>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="H3A_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_SET2_i_1" acronym="ISP5_IRQENABLE_SET2_i_1" offset="0x30" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toSet"/>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toSet"/>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toSet"/>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toSet"/>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="H3A_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_SET2_i_2" acronym="ISP5_IRQENABLE_SET2_i_2" offset="0x40" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toSet"/>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toSet"/>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toSet"/>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toSet"/>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="H3A_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_SET2_i_3" acronym="ISP5_IRQENABLE_SET2_i_3" offset="0x50" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toSet"/>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toSet"/>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toSet"/>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toSet"/>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="H3A_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_CLR2_i_0" acronym="ISP5_IRQENABLE_CLR2_i_0" offset="0x24" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPE_HST_ERR_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="ISIF_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPE_BOXCAR_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPEIF_UDF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="H3A_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_CLR2_i_1" acronym="ISP5_IRQENABLE_CLR2_i_1" offset="0x34" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPE_HST_ERR_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="ISIF_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPE_BOXCAR_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPEIF_UDF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="H3A_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_CLR2_i_2" acronym="ISP5_IRQENABLE_CLR2_i_2" offset="0x44" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPE_HST_ERR_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="ISIF_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPE_BOXCAR_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPEIF_UDF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="H3A_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_CLR2_i_3" acronym="ISP5_IRQENABLE_CLR2_i_3" offset="0x54" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. Overflow / underflow errors are not recoverable at ISP level, a software reset is required at ISS level. The ISP outputs 4 interrupt lines ISP5_IRQ0 to ISP5_IRQ3. Any internal ISP event can be merged on the 4 lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_HST_ERR" width="1" begin="4" end="4" resetval="0" description="IPIPE HISTOGRAM memory read error This error will happen when the histogram data is not read fast enough by either the MPU/IPU or the DMA_SYSTEM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_ERR_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPE_HST_ERR_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="ISIF_OVF" width="1" begin="3" end="3" resetval="0" description="ISIF module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="ISIF_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="ISIF_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="ISIF_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="IPIPE_BOXCAR_OVF" width="1" begin="2" end="2" resetval="0" description="IPIPE BOXCAR module overflow" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPE_BOXCAR_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BOXCAR_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPE_BOXCAR_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="IPIPEIF_UDF" width="1" begin="1" end="1" resetval="0" description="IPIPEIF module underflow interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="IPIPEIF_UDF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_UDF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="IPIPEIF_UDF_0_r" description="Interrupt disabled"/>
    </bitfield>
    <bitfield id="H3A_OVF" width="1" begin="0" end="0" resetval="0" description="H3A module overflow interrupt." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="newEnum1" token="H3A_OVF_0_w" description="No action"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_w" description="Disable Interrupt"/>
      <bitenum value="1" id="newEnum2" token="H3A_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled" token="H3A_OVF_0_r" description="Interrupt disabled"/>
    </bitfield>
  </register>
</module>
