Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Aug 29 18:17:40 2024
| Host              : prince-ThinkPad-E14-Gen-5 running 64-bit Ubuntu 24.04 LTS
| Command           : report_timing_summary -file ./report/gesture_model_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : I
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.366        0.000                      0                15144        0.031        0.000                      0                15144        4.458        0.000                       0                  4064  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.366        0.000                      0                15144        0.031        0.000                      0                15144        4.458        0.000                       0                  4064  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/x_l_FH_V_25_reg_1405_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/divisor0_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.248ns (27.417%)  route 3.304ns (72.583%))
  Logic Levels:           15  (CARRY8=4 LUT1=1 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 10.043 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4197, unset)         0.030     0.030    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/x_l_FH_V_25_reg_1405_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/x_l_FH_V_25_reg_1405_reg[0]/Q
                         net (fo=9, unplaced)         0.123     0.230    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/x_l_FH_V_25_reg_1405[0]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.369 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1649_5_fu_898_p2_carry_i_4/O
                         net (fo=1, unplaced)         0.254     0.623    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1649_5_fu_898_p2_carry_i_4_n_6
                         CARRY8 (Prop_CARRY8_DI[0]_CO[4])
                                                      0.184     0.807 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1649_5_fu_898_p2_carry/CO[4]
                         net (fo=3, unplaced)         0.190     0.997    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1649_5_fu_898_p2
                         LUT4 (Prop_LUT4_I3_O)        0.038     1.035 f  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/x_l_FL_V_3_fu_974_p2_carry_i_1/O
                         net (fo=38, unplaced)        0.250     1.285    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/x_l_FL_V_3_fu_974_p2_carry_i_1_n_6
                         LUT1 (Prop_LUT1_I0_O)        0.070     1.355 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/x_l_FL_V_3_fu_974_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.254     1.609    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/p_0_in6_out
                         CARRY8 (Prop_CARRY8_DI[0]_O[2])
                                                      0.109     1.718 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/x_l_FL_V_3_fu_974_p2_carry/O[2]
                         net (fo=4, unplaced)         0.198     1.916    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/x_l_FL_V_8_fu_1016_p3[8]
                         LUT2 (Prop_LUT2_I1_O)        0.068     1.984 f  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1651_2_fu_1089_p2__0_carry_i_1/O
                         net (fo=1, unplaced)         0.255     2.239    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1651_2_fu_1089_p2__0_carry_i_1_n_6
                         CARRY8 (Prop_CARRY8_DI[2]_CO[2])
                                                      0.069     2.308 f  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1651_2_fu_1089_p2__0_carry/CO[2]
                         net (fo=5, unplaced)         0.204     2.512    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/zext_ln813_2_fu_1131_p1
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.550 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/ap_return_int_reg[0]_i_8/O
                         net (fo=1, unplaced)         0.186     2.736    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/ap_return_int_reg[0]_i_8_n_6
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.774 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/ap_return_int_reg[0]_i_2/O
                         net (fo=14, unplaced)        0.227     3.001    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/p_0_in7_out
                         LUT5 (Prop_LUT5_I3_O)        0.038     3.039 f  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1651_3_fu_1269_p2__0_carry_i_11/O
                         net (fo=2, unplaced)         0.186     3.225    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1651_3_fu_1269_p2__0_carry_i_11_n_6
                         LUT4 (Prop_LUT4_I3_O)        0.068     3.293 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1651_3_fu_1269_p2__0_carry_i_2/O
                         net (fo=1, unplaced)         0.255     3.548    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1651_3_fu_1269_p2__0_carry_i_2_n_6
                         CARRY8 (Prop_CARRY8_DI[2]_CO[3])
                                                      0.134     3.682 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1651_3_fu_1269_p2__0_carry/CO[3]
                         net (fo=2, unplaced)         0.091     3.773    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/icmp_ln1651_3_fu_1269_p2
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.811 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/ap_return_int_reg[5]_i_2/O
                         net (fo=9, unplaced)         0.217     4.028    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/ap_return_int_reg[5]_i_2_n_6
                         LUT4 (Prop_LUT4_I2_O)        0.070     4.098 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/ap_return_int_reg[4]_i_2/O
                         net (fo=2, unplaced)         0.186     4.284    bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/ap_return_int_reg[4]_i_2_n_6
                         LUT4 (Prop_LUT4_I1_O)        0.070     4.354 r  bd_0_i/hls_inst/inst/batchnorm_5_U0/grp_sqrt_fixed_17_9_s_fu_134/divisor0_reg[4]_srl2_i_1/O
                         net (fo=1, unplaced)         0.228     4.582    bd_0_i/hls_inst/inst/batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/grp_sqrt_fixed_17_9_s_fu_134_ap_return[4]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/divisor0_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4197, unset)         0.043    10.043    bd_0_i/hls_inst/inst/batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/divisor0_reg[4]_srl2/CLK
                         clock pessimism              0.000    10.043    
                         clock uncertainty           -0.035    10.008    
                         SRL16E (Setup_SRL16E_CLK_D)
                                                     -0.060     9.948    bd_0_i/hls_inst/inst/batchnorm_5_U0/sdiv_24ns_10ns_24_28_1_U38/divisor0_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  5.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dense_4_U0/zext_ln49_reg_424_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dense1_out_V_U/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.038ns (31.933%)  route 0.081ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4197, unset)         0.013     0.013    bd_0_i/hls_inst/inst/dense_4_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dense_4_U0/zext_ln49_reg_424_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/dense_4_U0/zext_ln49_reg_424_reg[2]/Q
                         net (fo=45, unplaced)        0.081     0.132    bd_0_i/hls_inst/inst/dense1_out_V_U/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_0_0/A3
                         RAMD32                                       r  bd_0_i/hls_inst/inst/dense1_out_V_U/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4197, unset)         0.039     0.039    bd_0_i/hls_inst/inst/dense1_out_V_U/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_0_0/WCLK
                         RAMD32                                       r  bd_0_i/hls_inst/inst/dense1_out_V_U/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.000     0.039    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     0.101    bd_0_i/hls_inst/inst/dense1_out_V_U/gesture_model_dense1_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431                bd_0_i/hls_inst/inst/flatten_out_V_U/gesture_model_flatten_out_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/dense_4_U0/dense_weights_4_V_U/q0_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/dense_4_U0/dense_weights_4_V_U/q0_reg_0/CLKARDCLK



