set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {acp_7seg_sa.vho acp_7seg_sa_vhd.sdo}}
	{{"Fast Model"} {acp_7seg_sa_fast.vho acp_7seg_sa_vhd_fast.sdo}}
}
