Oh no...

Cycle: 704
MARS instruction number: 660	Instruction: sw $2,24($30)
Expected:	Memory Write to Addr: 0x10010FC0 Val: 0x00000001
Got     :	Register Write to Reg: 0x02 Val: 0x00000002
Wrote to incorrect structure

Cycle: 708
MARS instruction number: 665	Instruction: lw $3,24($30)
Expected:	Register Write to Reg: 0x03 Val: 0x00000001
Got     :	Register Write to Reg: 0x02 Val: 0xFFFFFFFF
Incorrect write

Cycle: 712
MARS instruction number: 666	Instruction: addiu $2,$0,-1
Expected:	Register Write to Reg: 0x02 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x04 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


