==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'conv2D_fixedp/conv.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 355.020 ; gain = 12.586 ; free physical = 3428 ; free virtual = 6300
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 355.020 ; gain = 12.586 ; free physical = 3420 ; free virtual = 6300
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 355.297 ; gain = 12.863 ; free physical = 3405 ; free virtual = 6292
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 355.297 ; gain = 12.863 ; free physical = 3401 ; free virtual = 6289
INFO: [XFORM 203-11] Balancing expressions in function 'conv2Dfixp' (conv2D_fixedp/conv.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 483.016 ; gain = 140.582 ; free physical = 3375 ; free virtual = 6265
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 483.016 ; gain = 140.582 ; free physical = 3372 ; free virtual = 6264
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2Dfixp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv2Dfixp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.63ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_1', conv2D_fixedp/conv.cpp:26) (3.36 ns)
	'add' operation ('__Val2__', conv2D_fixedp/conv.cpp:26) (3.02 ns)
	'store' operation (conv2D_fixedp/conv.cpp:26) of variable 'tmp_13', conv2D_fixedp/conv.cpp:26 on array 'out_V' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.37 seconds; current allocated memory: 74.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 74.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2Dfixp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2Dfixp/in_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2Dfixp/out_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2Dfixp/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2Dfixp' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv2Dfixp_mac_muladd_16s_16s_20ns_20_1' to 'conv2Dfixp_mac_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2Dfixp_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2Dfixp'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 75.250 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 483.016 ; gain = 140.582 ; free physical = 3369 ; free virtual = 6265
INFO: [SYSC 207-301] Generating SystemC RTL for conv2Dfixp.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2Dfixp.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2Dfixp.
INFO: [HLS 200-112] Total elapsed time: 15.07 seconds; peak allocated memory: 75.250 MB.
