{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653069710957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653069710957 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Problema2CD EPM240T100C5 " "Selected device EPM240T100C5 for design \"Problema2CD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653069710958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653069711000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653069711000 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653069711021 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653069711023 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653069711051 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653069711051 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653069711051 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653069711051 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653069711051 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653069711051 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema2CD.sdc " "Synopsys Design Constraints File file not found: 'Problema2CD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653069711077 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653069711077 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1653069711082 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1653069711082 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 27 clocks " "Found 27 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         clkG " "   1.000         clkG" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits14:comb_12\|flipflopT:comb_3\|Q " "   1.000 contador5bits14:comb_12\|flipflopT:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits14:comb_12\|flipflopT:comb_4\|Q " "   1.000 contador5bits14:comb_12\|flipflopT:comb_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits14:comb_12\|flipflopT:comb_5\|Q " "   1.000 contador5bits14:comb_12\|flipflopT:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits14:comb_12\|flipflopT:comb_6\|Q " "   1.000 contador5bits14:comb_12\|flipflopT:comb_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits:comb_13\|flipflopT:comb_3\|Q " "   1.000 contador5bits:comb_13\|flipflopT:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits:comb_13\|flipflopT:comb_4\|Q " "   1.000 contador5bits:comb_13\|flipflopT:comb_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits:comb_13\|flipflopT:comb_5\|Q " "   1.000 contador5bits:comb_13\|flipflopT:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits:comb_13\|flipflopT:comb_6\|Q " "   1.000 contador5bits:comb_13\|flipflopT:comb_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_3\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_4\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_5\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_6\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_7\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_8\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_9\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_10\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_11\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_12\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_12\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_13\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_14\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_14\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_15\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_15\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_16\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_17\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_17\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_18\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_18\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_19\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_19\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069711082 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1653069711082 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653069711085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653069711085 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1653069711087 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clkG Global clock " "Automatically promoted signal \"clkG\" to use Global clock" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1653069711094 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clkG " "Pin \"clkG\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clkG } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkG" } } } } { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1653069711094 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "contador5bits:comb_13\|or0 Global clock " "Automatically promoted signal \"contador5bits:comb_13\|or0\" to use Global clock" {  } { { "contador5bits.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits.v" 18 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1653069711095 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "contador5bits14:comb_12\|or0 Global clock " "Automatically promoted signal \"contador5bits14:comb_12\|or0\" to use Global clock" {  } { { "contador5bits14.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits14.v" 18 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1653069711095 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1653069711095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1653069711096 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1653069711109 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1653069711125 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1653069711125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1653069711125 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653069711125 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653069711129 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653069711132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653069711200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653069711277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653069711278 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653069711664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653069711664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653069711692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653069711774 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653069711774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653069711881 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653069711881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653069711881 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653069711890 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653069711894 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1653069711900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653069711923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 15:01:51 2022 " "Processing ended: Fri May 20 15:01:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653069711923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653069711923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653069711923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653069711923 ""}
