Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module rom_tb.rom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 54201 ns : File "H:/FPGA/souce/16_rom_ip/project_1.srcs/sim_1/new/rom_tb.v" Line 79
