Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Dec 17 21:39:37 2021
| Host         : tennin running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -file /home/li/bambuhls/HLS_output//Synthesis/vivado_flow_7/post_place_timing_summary.rpt
| Design       : myproject
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 34 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.253      -97.339                     47                  748        0.188        0.000                      0                  605        4.500        0.000                       0                   238  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               3.115        0.000                      0                  605        0.188        0.000                      0                  605        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clock                   8.732        0.000                      0                  166                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       clock                                    -2.253      -97.339                     47                   48                                                                        
**default**       input port clock                          2.524        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        3.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 4.165ns (66.512%)  route 2.097ns (33.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.205     3.143    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, estimated)      1.872     5.115    _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/CLK
    DSP48_X4Y24          DSP48E1                                      r  _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      4.009     9.124 r  _myproject_i0/Datapath_i/fu_myproject_422558_422675/m1/out1/P[25]
                         net (fo=1, estimated)        1.019    10.143    _myproject_i0/Datapath_i/MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0/P[15]
    SLICE_X102Y61        LUT3 (Prop_lut3_I0_O)        0.156    10.299 r  _myproject_i0/Datapath_i/MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0/multiple_elements.memory_reg_i_7/O
                         net (fo=17, estimated)       1.078    11.377    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/DIADI[15]
    RAMB36_X5Y13         RAMB36E1                                     r  _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.095    12.899    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.990 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, estimated)      1.640    14.631    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/CLK
    RAMB36_X5Y13         RAMB36E1                                     r  _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg/CLKARDCLK
                         clock pessimism              0.369    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.472    14.492    _myproject_i0/Datapath_i/array_423023_0/ARRAY_1D_STD_BRAM_NN_instance/multiple_elements.memory_reg
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                  3.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 _myproject_i0/Datapath_i/reg_11/reg_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _myproject_i0/Datapath_i/reg_15/reg_out1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.340%)  route 0.375ns (72.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        0.929     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.122 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, estimated)      0.642     1.764    _myproject_i0/Datapath_i/reg_11/CLK
    SLICE_X111Y49        FDRE                                         r  _myproject_i0/Datapath_i/reg_11/reg_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.905 r  _myproject_i0/Datapath_i/reg_11/reg_out1_reg[1]/Q
                         net (fo=4, estimated)        0.375     2.280    _myproject_i0/Datapath_i/reg_15/Q[1]
    SLICE_X106Y62        FDRE                                         r  _myproject_i0/Datapath_i/reg_15/reg_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        0.978     1.334    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.363 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, estimated)      0.900     2.263    _myproject_i0/Datapath_i/reg_15/CLK
    SLICE_X106Y62        FDRE                                         r  _myproject_i0/Datapath_i/reg_15/reg_out1_reg[5]/C
                         clock pessimism             -0.241     2.022    
    SLICE_X106Y62        FDRE (Hold_fdre_C_D)         0.070     2.092    _myproject_i0/Datapath_i/reg_15/reg_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y27    _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y64  _myproject_i0/Controller_i/_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y76  _myproject_i0/done_delayed_REG/reg_out1_reg_replica_1/C



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 dense_1_input_q0[1]
                            (input port)
  Destination:            _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        5.470ns  (logic 0.935ns (17.101%)  route 4.535ns (82.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  dense_1_input_q0[1] (IN)
                         net (fo=0)                   0.000     0.000    dense_1_input_q0[1]
    W5                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  dense_1_input_q0_IBUF[1]_inst/O
                         net (fo=4, estimated)        4.535     5.470    _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/_dense_1_input_q0[1]
    DSP48_X4Y27          DSP48E1                                      r  _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1/B[1]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    K19                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.095    12.899    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.990 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, estimated)      1.688    14.678    _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/CLK
    DSP48_X4Y27          DSP48E1                                      r  _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1/CLK
                         clock pessimism              0.000    14.678    
                         clock uncertainty           -0.025    14.653    
    DSP48_X4Y27          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    14.203    _myproject_i0/Datapath_i/fu_myproject_422558_422686/m1/out1
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                  8.732    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clock
  To Clock:  

Setup :           47  Failing Endpoints,  Worst Slack       -2.253ns,  Total Violation      -97.339ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.253ns  (required time - arrival time)
  Source:                 _myproject_i0/Controller_i/_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            layer2_out_d1[15]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.150ns  (logic 3.430ns (47.971%)  route 3.720ns (52.029%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clock_IBUF_inst/O
                         net (fo=1, estimated)        2.205     3.143    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clock_IBUF_BUFG_inst/O
                         net (fo=239, estimated)      1.860     5.104    _myproject_i0/Controller_i/CLK
    SLICE_X110Y64        FDRE                                         r  _myproject_i0/Controller_i/_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDRE (Prop_fdre_C_Q)         0.456     5.560 f  _myproject_i0/Controller_i/_present_state_reg[2]/Q
                         net (fo=16, estimated)       0.491     6.051    _myproject_i0/Controller_i/_present_state[2]
    SLICE_X111Y64        LUT3 (Prop_lut3_I0_O)        0.124     6.175 r  _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_rewire/O
                         net (fo=6, estimated)        0.480     6.655    _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_3_n_0
    SLICE_X112Y65        LUT6 (Prop_lut6_I5_O)        0.124     6.779 r  _myproject_i0/Controller_i/reg_out1_i_1_rewire/O
                         net (fo=40, estimated)       1.024     7.803    _myproject_i0/Controller_i/selector_MUX_64_layer2_out_bambu_artificial_ParmMgr_modgen_68_i0_2_0_0
    SLICE_X113Y77        LUT4 (Prop_lut4_I0_O)        0.124     7.927 r  _myproject_i0/Controller_i/layer2_out_d1_OBUF[15]_inst_i_1/O
                         net (fo=1, estimated)        1.725     9.652    layer2_out_d1_OBUF[15]
    J20                  OBUF (Prop_obuf_I_O)         2.602    12.253 r  layer2_out_d1_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.253    layer2_out_d1[15]
    J20                                                               r  layer2_out_d1[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                 -2.253    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 start_port
                            (input port)
  Destination:            const_size_out_1_vld
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.476ns  (logic 3.704ns (49.545%)  route 3.772ns (50.455%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  start_port (IN)
                         net (fo=0)                   0.000     0.000    start_port
    K15                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  start_port_IBUF_inst/O
                         net (fo=2, estimated)        1.775     2.736    _myproject_i0/Controller_i/start_port_IBUF
    SLICE_X113Y76        LUT6 (Prop_lut6_I2_O)        0.124     2.860 r  _myproject_i0/Controller_i/const_size_in_1_vld_OBUF_inst_i_1/O
                         net (fo=37, estimated)       1.997     4.857    const_size_out_1_vld_OBUF
    M15                  OBUF (Prop_obuf_I_O)         2.619     7.476 r  const_size_out_1_vld_OBUF_inst/O
                         net (fo=0)                   0.000     7.476    const_size_out_1_vld
    M15                                                               r  const_size_out_1_vld (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  2.524    





