Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/test.v" Line 29. Module mips_processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/imem.v" Line 2. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/reg.v" Line 23. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/alu.v" Line 2. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/dmem.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/control.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/alucontrol.v" Line 2. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/test.v" Line 29. Module mips_processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/imem.v" Line 2. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/reg.v" Line 23. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/alu.v" Line 2. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/dmem.v" Line 2. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/control.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/alucontrol.v" Line 2. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.mips_processor
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
