{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521400057381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521400057391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 18 12:07:37 2018 " "Processing started: Sun Mar 18 12:07:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521400057391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400057391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Part1B -c Lab2Part1B " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Part1B -c Lab2Part1B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400057391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521400058372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521400058372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "ANDGate.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/ANDGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400066179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400066179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.v 1 1 " "Found 1 design units, including 1 entities, in source file orgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ORGate " "Found entity 1: ORGate" {  } { { "ORGate.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/ORGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400066199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400066199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nandgate.v 1 1 " "Found 1 design units, including 1 entities, in source file nandgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NANDGate " "Found entity 1: NANDGate" {  } { { "NANDGate.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/NANDGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400066209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400066209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.v 1 1 " "Found 1 design units, including 1 entities, in source file notgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOTGate " "Found entity 1: NOTGate" {  } { { "NOTGate.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/NOTGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400066219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400066219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allfourgates.v 1 1 " "Found 1 design units, including 1 entities, in source file allfourgates.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Part1B " "Found entity 1: Lab2Part1B" {  } { { "AllFourGates.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/AllFourGates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400066239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400066239 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//gaia/leesam/CPE 64/Lab #2/NewProject/output_files/ExclusiveOrGate.v " "Can't analyze file -- file //gaia/leesam/CPE 64/Lab #2/NewProject/output_files/ExclusiveOrGate.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521400066249 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//gaia/leesam/CPE 64/Lab #2/NewProject/output_files/SecondExclusiveOrGate.v " "Can't analyze file -- file //gaia/leesam/CPE 64/Lab #2/NewProject/output_files/SecondExclusiveOrGate.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521400066249 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//gaia/leesam/CPE 64/Lab #2/NewProject/Part3Q.v " "Can't analyze file -- file //gaia/leesam/CPE 64/Lab #2/NewProject/Part3Q.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521400066249 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "Lab2Part1B Part3QuartusDesign.v(1) " "Verilog HDL error at Part3QuartusDesign.v(1): module \"Lab2Part1B\" cannot be declared more than once" {  } { { "Part3QuartusDesign.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/Part3QuartusDesign.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1521400066269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Lab2Part1B AllFourGates.v(1) " "HDL info at AllFourGates.v(1): see declaration for object \"Lab2Part1B\"" {  } { { "AllFourGates.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/AllFourGates.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521400066269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3quartusdesign.v 0 0 " "Found 0 design units, including 0 entities, in source file part3quartusdesign.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400066269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4quartusdesign.v 1 1 " "Found 1 design units, including 1 entities, in source file part4quartusdesign.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part4QuartusDesign " "Found entity 1: Part4QuartusDesign" {  } { { "Part4QuartusDesign.v" "" { Text "//gaia/leesam/CPE 64/Lab #2/NewProject/Part4QuartusDesign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521400066279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400066279 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521400066810 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 18 12:07:46 2018 " "Processing ended: Sun Mar 18 12:07:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521400066810 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521400066810 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521400066810 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400066810 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521400067951 ""}
