// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 MediaTek Inc.
 */

#include <linux/device.h>
#include <linux/kconfig.h>
#include <linux/kthread.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/mutex.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_reserved_mem.h>
#include <linux/platform_device.h>
#include <linux/pm_wakeup.h>
#include <linux/proc_fs.h>
#include <linux/seq_file.h>
#include <linux/uaccess.h>
#include <linux/slab.h>
#include <linux/pm_qos.h>
#include <linux/cpuidle.h>
#include <linux/wait.h>
#include <linux/jiffies.h>
#include <linux/delay.h>
#include <linux/scmi_protocol.h>
#include <linux/arm-smccc.h>    /* for Kernel Native SMC API */
#include <linux/soc/mediatek/mtk_sip_svc.h> /* for SMC ID table */

#include "mtk_slbc_sram.h"
#include "slbc.h"
#include "slbc_ops.h"
#include "slbc_ipi.h"
#include "slbc_trace.h"
#include "tinysys-scmi.h"

#if IS_ENABLED(CONFIG_MTK_L3C_PART)
#include "l3c_part.h"
#endif /* CONFIG_MTK_L3C_PART */

#if IS_ENABLED(CONFIG_MTK_AEE_FEATURE)
#include "mt-plat/aee.h"
#endif /* CONFIG_MTK_AEE_FEATURE */

#if IS_ENABLED(CONFIG_MTK_TINYSYS_SSPM_V2) || IS_ENABLED(CONFIG_MTK_TINYSYS_SSPM_V3)
#include "sspm_reservedmem.h"
#include "sspm_reservedmem_define.h"
#endif /* CONFIG_MTK_TINYSYS_SSPM_V2 || CONFIG_MTK_TINYSYS_SSPM_V3 */

/* #define CREATE_TRACE_POINTS */
/* #include "slbc_events.h" */
#define trace_slbc_api(f, id)
#define trace_slbc_data(f, data)

enum mtk_slbc_kernel_ops {
	MTK_SLBC_KERNEL_OP_CPU_DCC = 0,
};

#define slbc_smc_send(_opid, _val1, _val2)                   \
({                                                           \
	struct arm_smccc_res res;                            \
	arm_smccc_smc(MTK_SIP_KERNEL_SLBC_CONTROL,           \
		      _opid, _val1, _val2, 0, 0, 0, 0, &res);\
	res.a0;                                              \
})

#if IS_ENABLED(CONFIG_MTK_AEE_FEATURE)
#define slbc_kernel_exception(cond, fmt, args...)                   \
	do {                                                        \
		if (cond)                                           \
			aee_kernel_exception("slbc", fmt, ##args);  \
	} while (0)
#else
#define slbc_kernel_exception(cond, fmt, args...)
#endif /* CONFIG_MTK_AEE_FEATURE */

#define ENABLE_SLBC
#define SLBC_CB
/* #define SLBC_CB_SLEEP */
/* #define SLBC_CB_TEST */
/* #define SLBC_DUMP_DATA */

#define SLBC_WAY_A_BASE			0x0f000000
/* FIXME: */
#define SLBC_WAY_B_BASE			0x880000000
#define SLBC_PADDR_MASK			0x00ffffff
#define SLBC_UID_VALID(uid)		(((uid) > UID_ZERO) && ((uid) < UID_MAX))
#define SLBC_SID_VALID(sid)		((sid) < ARRAY_SIZE(p_config))
#define SLBC_UID_STR(uid)		((SLBC_UID_VALID(uid)) ? slbc_uid_str[uid] : "UID_ERROR")
#define SLBC_TIMEOUT_LIMIT		500
#define SLBC_SCMI_RETRY_MAX		10 /* max retry times for slbc scmi init */


#define GID_MAX					80
#define GID_REQ					(-1)

enum force_type {
	FORCE_TYPE_NORMAL = 0,
	FORCE_TYPE_DYNAMIC,
};

#define SLC_CUST_PMU_CONFIG_NUM 8   /* cust pmu config num in dts */
#define SLC_CUST_PMU_NUM        16  /* cust pmu num in dts */
#define SLC_CUST_PMU_ARR_LEN    ((SLC_CUST_PMU_NUM)*(SLC_CUST_PMU_CONFIG_NUM))

struct slbc_cust_pmu_config_t {
	uint8_t enable;
	uint8_t r_w;
	uint8_t sel;
	uint8_t master;
	uint8_t category;
	uint8_t id;
	uint8_t pmu_id;
	uint8_t resv;
};

struct slbc_cust_pmu_t {
	struct slbc_cust_pmu_config_t config[SLC_CUST_PMU_NUM];
	uint32_t update_interval;
	uint64_t pmu[SLC_CUST_PMU_NUM];
	uint64_t timestamp;
};

static struct mtk_slbc *slbc;

static int venc_count;

static bool slbc_cg_pri;
static u16 slbc_init_window_size;
static int slb_disable;
static int slc_disable;
static int slbc_sram_enable;
static u32 slbc_force;
static int buffer_ref;
static int slbc_sspm_flg;
static u32 slbc_ref;
static u32 slbc_sta;
static u32 slbc_ack_c;
static u32 slbc_ack_g;
static u32 cpuqos_mode;
static u32 slbc_sram_con;
static u32 slbc_cache_used;
static u32 slbc_pmu_0;
static u32 slbc_pmu_1;
static u32 slbc_pmu_2;
static u32 slbc_pmu_3;
static u32 slbc_pmu_4;
static u32 slbc_pmu_5;
static u32 slbc_pmu_6;
static u32 slbc_total_ceil_n;
static u32 slbc_sspm_major_ver;
static u32 slbc_sspm_minor_ver;
static u32 slbc_sspm_patch_ver;
static u32 slbc_ipic_ret; /* ipic debug info */
static u32 slbc_ipic_uid; /* ipic debug info */
static u32 slbc_ipic_type; /* ipic debug info */
static u32 slbc_gpu_dynamic_cache; /* gpu dynamic cache debug info */
static u32 slbc_cust_pmu_config[SLC_CUST_PMU_NUM][SLC_CUST_PMU_CONFIG_NUM]; /* SLC cust pmu */
static u32 slbc_cust_pmu_update_interval; /* SLC cust pmu, update time interval */
static int debug_level;
static int uid_ref[UID_MAX]; /* SLB */
static int slc_uid_ref[ID_MAX]; /* SLC */
static int slc_vld_cnt[ID_MAX]; /* SLC */
static uint32_t slc_api_lvl_ref[API_ID_MAX]; /* SLC API priority */
static uint8_t slc_api_lvl_req[API_ID_MAX]; /* SLC API priority */
static struct slbc_cust_pmu_t *slbc_cust_pmu_data; /* SLC cust pmu*/
static u64 slbc_ipic_start_ts; /* ipic debug info */
static u64 slbc_ipic_end_ts; /* ipic debug info */

static u64 req_val_count;
static u64 rel_val_count;
static u64 req_val_min;
static u64 req_val_max;
static u64 req_val_total;
static u64 rel_val_min;
static u64 rel_val_max;
static u64 rel_val_total;

static int dis_sf_count;

static struct slbc_data test_d;
static struct slbc_gid_data test_gid_d;

static LIST_HEAD(slbc_ops_list);
static DEFINE_MUTEX(slbc_ops_lock);
static DEFINE_MUTEX(slbc_req_lock);
static DEFINE_MUTEX(slbc_rel_lock);
static DEFINE_MUTEX(slbc_ref_lock);
static DEFINE_MUTEX(slbc_sram_lock);
DECLARE_WAIT_QUEUE_HEAD(slbc_wq);

/* 1 in bit is from request done to relase done */
static unsigned long slbc_uid_used;
/* 1 in bit is for mask */
static unsigned long slbc_sid_mask;
/* 1 in bit is under request flow */
static unsigned long slbc_sid_req_q;
/* 1 in bit is under release flow */
static unsigned long slbc_sid_rel_q;
/* 1 in bit is for slot ussage */
static unsigned long slbc_slot_used;
/* 1 in bit is for CB fail sid */
static unsigned long slbc_sid_cb_fail;
/* 1 in bit is under wait flow */
static unsigned long slbc_sid_wait_q;
/* 1 in bit is for wait result(fail) */
static unsigned long slbc_sid_wait_fail;
/* 1 in bit is for wait result(done) */
static unsigned long slbc_sid_wait_done;

#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
static phys_addr_t slbc_mem_phys_addr, slbc_mem_virt_addr, slbc_mem_size;
#endif /* CONFIG_MTK_TINYSYS_SCMI */

enum slbc_cb_res {
	RES_ACTIVE = 0,
	RES_DEACTIVE,
	RES_LOW_PRIORITY,
};

#ifdef SLBC_CB_TEST
int user_activate(struct slbc_data *d)
{
	SLBC_TRACE_REC(LVL_NORM, TYPE_B, d->uid, 0, "req cb");
	slbc_request(d);
	return CB_OK;
}
int user_deactivate(struct slbc_data *d)
{
	SLBC_TRACE_REC(LVL_NORM, TYPE_B, d->uid, 0, "rel cb");
	slbc_release(d);
	return CB_OK;
}
void user_cb_register(void)
{
	static struct slbc_data mml_d = {.uid = UID_MML, .type = TP_BUFFER, .timeout = 100};
	static struct slbc_data disp_d = {.uid = UID_DISP, .type = TP_BUFFER, .timeout = 100};

	static struct slbc_ops mml_op = {.data = &mml_d,
			.activate = user_activate, .deactivate = user_deactivate};
	static struct slbc_ops disp_op = {.data = &disp_d,
			.activate = user_activate, .deactivate = user_deactivate};

	slbc_register_activate_ops(&mml_op);
	slbc_register_activate_ops(&disp_op);
}
#endif /* SLBC_CB_TEST */

static struct slbc_config p_config[] = {
	/* SLBC_ENTRY(id,           sid, max, fix, p, extra, res,   cache) */
	SLBC_ENTRY(UID_AOV_DC,      0,   0,   0,   0, 0x0,   0x07c, 0),
	SLBC_ENTRY(UID_MM_VENC,     1,   0,   0,   0, 0x0,   0x300, 0),
	SLBC_ENTRY(UID_MM_VENC_EXT, 2,   0,   0,   0, 0x0,   0x080, 0),
	SLBC_ENTRY(UID_AOV_APU,     3,   0,   0,   0, 0x0,   0x003, 0),
	SLBC_ENTRY(UID_BIF,         4,   0,   0,   0, 0x0,   0x030, 0),
};

#ifdef SLBC_CB
static struct slbc_data ops_d[ARRAY_SIZE(p_config)];
static struct slbc_ops ops_config[ARRAY_SIZE(p_config)];
static struct task_struct *slbc_activate_task[ARRAY_SIZE(p_config)];
static struct task_struct *slbc_deactivate_task[ARRAY_SIZE(p_config)];
#endif /* SLBC_CB */

u32 slbc_sram_read(u32 offset)
{
	u32 ret = 0;

	if (!slbc_sram_enable)
		return 0;

	if (!slbc->sram_vaddr || offset >= slbc->regsize)
		return 0;

	/* pr_info("#@# %s(%d) regs 0x%x 0%x\n", __func__, __LINE__, slbc->regs, offset); */

	mutex_lock(&slbc_sram_lock);
	ret = readl(slbc->sram_vaddr + offset);
	mutex_unlock(&slbc_sram_lock);

	return ret;
}

void slbc_sram_write(u32 offset, u32 val)
{
	if (!slbc_sram_enable)
		return;

	if (!slbc->sram_vaddr || offset >= slbc->regsize)
		return;

	/* pr_info("#@# %s(%d) regs 0x%x 0%x\n", __func__, __LINE__, slbc->regs, offset); */

	mutex_lock(&slbc_sram_lock);
	writel(val, slbc->sram_vaddr + offset);
	mutex_unlock(&slbc_sram_lock);
}

void slbc_sram_init(struct mtk_slbc *slbc)
{
	int i;

	SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, 0,
			"slbc_sram addr:0x%lx len:%d", (unsigned long)slbc->regs, slbc->regsize);

	/* print_hex_dump(KERN_INFO, "SLBC: ", DUMP_PREFIX_OFFSET, */
	/* 16, 4, slbc->sram_vaddr, slbc->regsize, 1); */

	for (i = 0; i < slbc->regsize; i += 4)
		writel(0x0, slbc->sram_vaddr + i);
}

static int slbc_shared_dram_init(struct platform_device *pdev)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int i = 0, ret = 0;

	unsigned char *byte_ptr;

	slbc_mem_phys_addr = sspm_reserve_mem_get_phys(SLBC_MEM_ID);
	slbc_mem_virt_addr = sspm_reserve_mem_get_virt(SLBC_MEM_ID);
	slbc_mem_size = sspm_reserve_mem_get_size(SLBC_MEM_ID);

	if (slbc_mem_phys_addr == 0 || slbc_mem_virt_addr == 0 || slbc_mem_size == 0 ) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, 0, "sspm shared dram init fail");
		return -1;
	}
	SLBC_TRACE_REC(LVL_NORM, TYPE_N, 0, 0, "sspm_mem_phys_addr=0x%llx, sspm_mem_virt_addr=0x%llx, size=0x%llx",
					slbc_mem_phys_addr,slbc_mem_virt_addr,slbc_mem_size);

	/* Clear data in shared memory */
	byte_ptr = (unsigned char *) (uintptr_t)slbc_mem_virt_addr;
	for (i = 0; i < slbc_mem_size; i++)
		byte_ptr[i] = 0x0;

	/* Send shared DRAM's info to SSPM via SCMI */
	ret = _slbc_sspm_shared_dram_scmi(slbc_mem_phys_addr, slbc_mem_size);
	if (ret)
		return ret;
#endif /* CONFIG_MTK_TINYSYS_SCMI */

	return 0;
}

static int slbc_test_bit(unsigned long nr , unsigned long *_addr)
{
	unsigned long addr[1] = {*_addr};

	return test_bit(nr, addr);
}

static void slbc_set_sram_data(struct slbc_data *d)
{
	SLBC_TRACE_REC(LVL_NORM, TYPE_B, d->uid, 0,
			"set pa:%lx va:%lx", (unsigned long)d->paddr, (unsigned long)d->vaddr);
}

static void slbc_clr_sram_data(struct slbc_data *d)
{
	SLBC_TRACE_REC(LVL_NORM, TYPE_B, d->uid, 0,
			"clr pa:%lx va:%lx", (unsigned long)d->paddr, (unsigned long)d->vaddr);
}

#if 0
static void slbc_debug_log(const char *fmt, ...)
{
#ifdef SLBC_DEBUG
	static char buf[1024];
	va_list va;
	int len;

	va_start(va, fmt);
	len = vsnprintf(buf, sizeof(buf), fmt, va);
	va_end(va);

	if (len)
		pr_info("#@# %s\n", buf);
#endif /* SLBC_DEBUG */
}
#endif

static int slbc_get_sid_by_uid(enum slbc_uid uid)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(p_config); i++) {
		if (p_config[i].uid == uid)
			return p_config[i].slot_id;
	}

	return SID_NOT_FOUND;
}

static u32 slbc_read_debug_sram(int sid)
{
	if (sid < 0 || sid >= ARRAY_SIZE(p_config) || sid >= 16)
		return SID_NOT_FOUND;

	if (sid < 8)
		return slbc_sram_read(SLBC_DEBUG_0 + sid * 4);
	else
		return slbc_sram_read(SLBC_DEBUG_8 + (sid - 8) * 4);
}

static void slbc_dcc_ctrl(u32 dcc_flag)
{
	mutex_lock(&slbc_ref_lock);
	if (dcc_flag) {
		if (venc_count == 0) {
			slbc_smc_send(MTK_SLBC_KERNEL_OP_CPU_DCC, 0, 0);
			pr_info("[slbc] disable DCC\n");
		}
		venc_count++;
	} else {
		venc_count--;
		if (venc_count == 0) {
			slbc_smc_send(MTK_SLBC_KERNEL_OP_CPU_DCC, 1, 1);
			pr_info("[slbc] enable DCC\n");
		}
	}
	pr_info("#@# %s(%d) venc_count %d\n",
		__func__, __LINE__, venc_count);
	slbc_sram_write(SLBC_DCC_COUNT, venc_count);
	slbc_sram_write(SLBC_DCC_CTRL, dcc_flag);
	mutex_unlock(&slbc_ref_lock);
}

static int slbc_check_api_lvl(uint8_t uid, uint32_t api_id, uint32_t enable)
{
	int ret = 0;

	if (uid >= ID_MAX)
		return -1;

	mutex_lock(&slbc_ref_lock);
	if (slc_api_lvl_req[api_id] == API_LVL_SDK) {
		if (enable)
			slc_api_lvl_ref[api_id] |= ((uint32_t)1 << uid);
		else
			slc_api_lvl_ref[api_id] &= ~((uint32_t)1 << uid);
	} else {
		if (slc_api_lvl_ref[api_id] & ((uint32_t)1 << uid)) {
			SLBC_TRACE_REC(LVL_ERR, TYPE_C, 0, 0,
			"slc api lvl err(id:%u, req:%u, ref_cnt:%u), proc:%s",
			api_id, slc_api_lvl_req[api_id], slc_api_lvl_ref[api_id], current->comm);
			ret = -1;
		}
	}
	mutex_unlock(&slbc_ref_lock);
	return ret;
}

static void slbc_set_api_lvl(uint32_t api_id, uint8_t lvl)
{
	mutex_lock(&slbc_ref_lock);
	slc_api_lvl_req[api_id] = lvl;
	mutex_unlock(&slbc_ref_lock);
}

int slbc_enable_gpu_dynamic_cache(uint32_t type)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int ret = 0;
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};

	ret = slbc_check_api_lvl((uint8_t)0, API_ID_ENABLE_GPU_DC, type);
	if (ret)
		return ret;

	/* check if there is any OEM's GPU force cmd before enable gpu dc mode */
	/* to prevent gpu dc mode from bypassing api lvl constraint and releasing GPU force size */
	if ((slc_api_lvl_req[API_ID_ENABLE_GPU_DC] != API_LVL_SDK) &&
			(slc_api_lvl_ref[API_ID_FORCE_CMD] & ((uint32_t)1 << ID_GPU))) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_C, 0, 0,
		"enable gpu dc failed (req:%u, force_ref_cnt:%u), proc:%s",
		slc_api_lvl_req[API_ID_ENABLE_GPU_DC],
		slc_api_lvl_ref[API_ID_FORCE_CMD],
		current->comm);
		return -1;
	}

	/* clear GPU's ref bit in force cmd when gpu dc mode is disabled */
	/* in case of user forgetting to release dc force size explicitly */
	if (!type && (slc_api_lvl_req[API_ID_ENABLE_GPU_DC] == API_LVL_SDK))
		slc_api_lvl_ref[API_ID_FORCE_CMD] &= ~((uint32_t)1 << ID_GPU);

	ret = slbc_ctrl_scmi_info(IPI_SLBC_GPU_DYNAMIC_CACHE, type, 0, 0, 0, &rvalue);
	if (ret)
		return ret;

	SLBC_TRACE_REC(LVL_NORM, TYPE_C, 0, 0,
			"type: %u  (proc:%s)",
			type, current->comm);

	return ret;
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

int slbc_force_cmd(unsigned int force, unsigned int type)
{
	uint32_t enable = 0;
	uint32_t uid = force & 0xffff;
	uint32_t size = (force >> 16) & 0x7fff;
	int ret = 0;

	/* disable GPU DC mode(lvl < SDK) if normal force is set by SDK */
	enable = slbc_sram_read(SLBC_ENABLE_GPU_DYNAMIC);
	if (enable && type == FORCE_TYPE_NORMAL &&
			(slc_api_lvl_req[API_ID_FORCE_CMD] == API_LVL_SDK) &&
			(slc_api_lvl_req[API_ID_ENABLE_GPU_DC] < API_LVL_SDK)) {
		ret = (int)slc_api_lvl_req[API_ID_ENABLE_GPU_DC];
		slbc_set_api_lvl(API_ID_ENABLE_GPU_DC, slc_api_lvl_req[API_ID_FORCE_CMD]);
		slbc_enable_gpu_dynamic_cache(0);
		slc_api_lvl_req[API_ID_ENABLE_GPU_DC] = (uint8_t)ret;
	}

	ret = slbc_check_api_lvl((uint8_t)uid, API_ID_FORCE_CMD, size);
	if (ret)
		return ret;

	enable = slbc_sram_read(SLBC_ENABLE_GPU_DYNAMIC);
	if (enable && (type != FORCE_TYPE_DYNAMIC) && (uid == ID_GPU)) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_C, 0, 0, "cmd:0x%x invalid, type:%u, enable:%u, uid:%u",
			force, type, enable, uid);
		return -EREQ_FAIL;
	}

	SLBC_TRACE_REC(LVL_NORM, TYPE_C, 0, 0,
			"force:%u, type: %u (proc:%s)",
			force, type, current->comm);

	slbc_force = force;
	return slbc_force_scmi_cmd(force);
}

int slbc_force_cache_ratio(enum slc_ach_uid uid, unsigned int ratio)
{
	unsigned int force_cmd;

	SLBC_TRACE_REC(LVL_QOS, TYPE_C, uid, 0, "uid:%d, ratio:%u (proc:%s)",
		uid, ratio, current->comm);

	/* set force_cmd[31] = 0x1 to indicate setting cache ratio */
	force_cmd = (0x1 << 31 | (ratio & 0x7fff) << 16) | (uid & 0xffff);
	slbc_force = force_cmd;

	return slbc_force_cmd(force_cmd, FORCE_TYPE_NORMAL);
}

int slbc_force_cache(enum slc_ach_uid uid, unsigned int size)
{
	unsigned int force_cmd;

	SLBC_TRACE_REC(LVL_QOS, TYPE_C, uid, 0, "uid:%d, size:%u (proc:%s)",
		uid, size, current->comm);

	/* set force_cmd[31] = 0x0 to indicate setting cache size */
	force_cmd = (0x0 << 31 | (size & 0x7fff) << 16) | (uid & 0xffff);
	slbc_force = force_cmd;

	return slbc_force_cmd(force_cmd, FORCE_TYPE_NORMAL);
}

int slbc_force_dynamic_cache(enum slc_ach_uid uid, unsigned int size)
{
	unsigned int force_cmd = 0, enable = 0;
	int ret = 0;

	ret = slbc_check_api_lvl((uint8_t)uid, API_ID_FORCE_CMD, size);
	if (ret)
		return ret;

	enable = slbc_sram_read(SLBC_ENABLE_GPU_DYNAMIC);
	if (!enable) {
		slbc_set_api_lvl(API_ID_ENABLE_GPU_DC, slc_api_lvl_req[API_ID_FORCE_CMD]);
		ret = slbc_enable_gpu_dynamic_cache(1);
		if (ret) {
			SLBC_TRACE_REC(LVL_ERR, TYPE_C, uid, 0, "fail(ret=%d), uid:%d, size:%u",
				ret, uid, size);
			return ret;
		}
	}

	SLBC_TRACE_REC(LVL_QOS, TYPE_C, uid, 0, "force_dynamic_cache, uid:%d, size:%u (proc:%s)",
		uid, size, current->comm);

	/* set force_cmd[31] = 0x0 to indicate setting cache size */
	force_cmd = (0x0 << 31 | (size & 0x7fff) << 16) | (uid & 0xffff);
	slbc_force = force_cmd;

	return slbc_force_cmd(force_cmd, FORCE_TYPE_DYNAMIC);
}

static int slbc_get_gpu_wb(uint32_t *val)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int ret = 0;
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};

	ret = slbc_ctrl_scmi_info(IPI_SLBC_GET_GPU_WB, 0, 0, 0, 0, &rvalue);
	if (ret)
		return ret;

	if (!val)
		return -1;
	*val = rvalue.slbc_resv1;

	return 0;
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

static int slbc_activate_thread(void *arg)
{
	struct slbc_ops *ops = arg;
	struct slbc_data *d;
	unsigned int uid;

	if (slbc_enable == 0)
		return -EDISABLED;

	if (!ops)
		return -EFAULT;
	d = ops->data;

	if (d->uid <= UID_ZERO || d->uid >= UID_MAX)
		return -EINVAL;
	uid = d->uid;

	if (ops->activate) {
		SLBC_TRACE_REC(LVL_QOS, TYPE_B, uid, 0,
				"%s activate CB run!", SLBC_UID_STR(uid));

		if (ops->activate(d) == CB_DONE)
			SLBC_TRACE_REC(LVL_WARN, TYPE_B, uid, -EFAULT,
					"%s activate CB fail!", SLBC_UID_STR(uid));
		else
			SLBC_TRACE_REC(LVL_QOS, TYPE_B, uid, 0,
					"%s activate CB done!", SLBC_UID_STR(uid));

		return 0;
	}

	SLBC_TRACE_REC(LVL_WARN, TYPE_B, uid, -EFAULT,
			"%s activate CB not found!", SLBC_UID_STR(uid));

	return -EFAULT;
}

static int slbc_deactivate_thread(void *arg)
{
	struct slbc_ops *ops = arg;
	struct slbc_data *d;
	unsigned int i, uid, sid;

	if (slbc_enable == 0)
		return -EDISABLED;

	if (!ops)
		return -EFAULT;
	d = ops->data;

	if (d->uid <= UID_ZERO || d->uid >= UID_MAX)
		return -EINVAL;
	uid = d->uid;

	sid = slbc_get_sid_by_uid((enum slbc_uid)uid);
	if (!SLBC_SID_VALID(sid))
		return -EINVAL;

	if (ops->deactivate) {
		SLBC_TRACE_REC(LVL_QOS, TYPE_B, uid, 0,
				"%s deactivate CB run!", SLBC_UID_STR(uid));

		if (ops->deactivate(d) == CB_DONE) {
			SLBC_TRACE_REC(LVL_WARN, TYPE_B, uid, -EFAULT,
					"%s deactivate CB fail!", SLBC_UID_STR(uid));

			/* add user to cb_fail */
			set_bit(sid, &slbc_sid_cb_fail);

			/* trigger wait sid to wakeup */
			for (i = 0; i < ARRAY_SIZE(p_config); i++) {
				if (slbc_test_bit(i, &slbc_sid_wait_q) &&
					(p_config[i].res_slot & p_config[sid].res_slot)) {
					set_bit(i, &slbc_sid_wait_fail);
				}
			}
		} else {
			SLBC_TRACE_REC(LVL_QOS, TYPE_B, uid, 0,
					"%s deactivate CB done!", SLBC_UID_STR(uid));

			/* clr user from cb_fail */
			clear_bit(sid, &slbc_sid_cb_fail);
		}
		return 0;
	}

	SLBC_TRACE_REC(LVL_WARN, TYPE_B, uid, -EFAULT,
			"%s deactivate CB not found!", SLBC_UID_STR(uid));

	return -EFAULT;
}

void slbc_buffer_cb_notify(u32 res, u32 sid, u32 sid_list)
{
	u32 i, fail;

	if (!SLBC_SID_VALID(sid))
		return;

	SLBC_TRACE_REC(LVL_QOS, TYPE_B, p_config[sid].uid, 0,
			"res %u sid %u sid_list 0x%x", res, sid, sid_list);

	switch (res) {
	case RES_ACTIVE:
		for (i = 0; i < ARRAY_SIZE(p_config); i++) {
			if ((sid_list & (1UL << i)) == 0)
				continue;

			if (slbc_test_bit(i, &slbc_sid_wait_q))
				set_bit(i, &slbc_sid_wait_done);
			else if (ops_config[i].activate)
				slbc_activate_task[i] = kthread_run(slbc_activate_thread,
					&ops_config[i], "slbc_activate_thread");
		}
		break;
	case RES_DEACTIVE:
		fail = 0;
		for (i = 0; i < ARRAY_SIZE(p_config); i++) {
			if (sid_list & (1UL << i) && !ops_config[i].deactivate) {
				SLBC_TRACE_REC(LVL_ERR, TYPE_B, p_config[sid].uid, -1,
						"%s block by no deactivate cb user %s",
						slbc_uid_str[p_config[sid].uid],
						slbc_uid_str[p_config[i].uid]);
				fail++;
			}
		}

		if (!fail && slbc_test_bit(sid, &slbc_sid_wait_q)) {
			for (i = 0; i < ARRAY_SIZE(p_config); i++) {
				if (sid_list & (1UL << i)) {
					slbc_deactivate_task[i] =
						kthread_run(slbc_deactivate_thread,
							&ops_config[i], "slbc_deactivate_thread");
				}
			}
		}
		break;
	case RES_LOW_PRIORITY:
		for (i = 0; i < ARRAY_SIZE(p_config); i++) {
			if (!(sid_list & (1UL << i)))
				continue;

			SLBC_TRACE_REC(LVL_ERR, TYPE_B, p_config[sid].uid, -1,
				"%s block by high priority user %s",
				slbc_uid_str[p_config[sid].uid], slbc_uid_str[p_config[i].uid]);
		}
		break;
	default:
		break;
	}
}

int slbc_register_activate_ops(struct slbc_ops *ops)
{
#ifdef SLBC_CB
	u32 sid;

	if (!ops)
		return -EFAULT;

	if (!ops->data)
		return -EFAULT;

	if (ops->data->uid == UID_MM_VENC || ops->data->uid == UID_MM_VENC_EXT) {
		SLBC_TRACE_REC(LVL_QOS, TYPE_B, ops->data->uid, -EFAULT,
				"register slbc ops fail: venc no need to register slb callback");
		return -EFAULT;
	}

	sid = slbc_get_sid_by_uid((enum slbc_uid)ops->data->uid);
	if (sid == SID_NOT_FOUND) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_B, ops->data->uid, -EFAULT,
				"register slbc ops fail: invalid uid %d!", ops->data->uid);
		return -EFAULT;
	}

	if (ops->data->type != TP_BUFFER) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_B, ops->data->uid, -EFAULT,
				"%s register slbc ops fail: invalid type %d!",
				slbc_uid_str[ops->data->uid], ops->data->type);
		return -EFAULT;
	}

	if (ops_config[sid].data) {
		SLBC_TRACE_REC(LVL_QOS, TYPE_B, ops->data->uid, 0,
				"%s register slbc ops has been done", slbc_uid_str[ops->data->uid]);
		return 0;
	}

	ops_d[sid] = *(ops->data);
	ops_config[sid].data = &ops_d[sid];
	ops_config[sid].activate = ops->activate;
	ops_config[sid].deactivate = ops->deactivate;

	SLBC_TRACE_REC(LVL_QOS, TYPE_B, ops->data->uid, 0,
			"%s register slbc ops success", slbc_uid_str[ops->data->uid]);
#endif /* SLBC_CB */
	return 0;
}

static int slbc_request_status(struct slbc_data *d)
{
	int ret = 0;
	int uid = d->uid;

	/* slbc_debug_log("%s: TP_BUFFER\n", __func__); */

	if (uid <= UID_ZERO || uid > UID_MAX)
		ret = -EINVAL;
	else
		ret = _slbc_buffer_status_scmi(d);

	return ret;
}

#ifdef SLBC_CB
static int slbc_cb_timeout(int err, struct slbc_data *d)
{
	int ret = 0;
	int uid = d->uid;
#ifndef SLBC_CB_SLEEP
	unsigned int i = 0;
#endif /* SLBC_CB_SLEEP */

	if (!SLBC_UID_VALID(d->uid) || !SLBC_SID_VALID(d->sid))
		return err;

	if (err != -EWAIT_RELEASE)
		return err;

	/*  timeout handle */
	if (d->timeout == 0) {
		SLBC_TRACE_REC(LVL_WARN, TYPE_B, uid, -ENOT_AVAILABLE,
				"%s need to wait slb release!", slbc_uid_str[uid]);
		return -ENOT_AVAILABLE;
	} else if (d->timeout >= SLBC_TIMEOUT_LIMIT) {
		SLBC_TRACE_REC(LVL_WARN, TYPE_B, uid, -ENOT_AVAILABLE,
				"%s need to wait slb release (invalid timeout: %ums)!",
				slbc_uid_str[uid], d->timeout);
		return -ENOT_AVAILABLE;
	}

	/* cb timeout policy */
	SLBC_TRACE_REC(LVL_QOS, TYPE_B, uid, 0,
			"%s start to wait slb, timeout %ums", slbc_uid_str[uid], d->timeout);
#ifdef SLBC_CB_SLEEP
	ret = wait_event_timeout(slbc_wq,
			slbc_test_bit(d->sid, &slbc_sid_wait_done) ||
			slbc_test_bit(d->sid, &slbc_sid_wait_fail),
			msecs_to_jiffies(d->timeout));
#else /* SLBC_CB_SLEEP */
	ret = 0;
	for (i = 0; i < d->timeout; i++) {
		mdelay(1);
		if (slbc_test_bit(d->sid, &slbc_sid_wait_done) ||
			slbc_test_bit(d->sid, &slbc_sid_wait_fail)) {
			ret = 1;
			break;
		}
	}
#endif /* SLBC_CB_SLEEP */
	SLBC_TRACE_REC(LVL_QOS, TYPE_B, uid, ret,
			"%s stop to wait slb, slbc_sid_wait_done 0x%lx, slbc_sid_wait_fail 0x%lx",
			slbc_uid_str[uid], slbc_sid_wait_done, slbc_sid_wait_fail);

	if (ret) {
		if (slbc_test_bit(d->sid, &slbc_sid_wait_done)) {
			SLBC_TRACE_REC(LVL_QOS, TYPE_B, uid, 0,
					"%s wait slb success", slbc_uid_str[uid]);
			ret = _slbc_request_buffer_scmi(d);
		} else {
			SLBC_TRACE_REC(LVL_ERR, TYPE_B, uid, -EREQ_WAIT_FAIL,
					"%s wait slb fail, %s 0x%lx %s 0x%lx %s 0x%lx",
					slbc_uid_str[uid],
					"slbc_sid_wait_fail", slbc_sid_wait_fail,
					"slbc_sid_wait_done", slbc_sid_wait_done,
					"slbc_sid_cb_fail", slbc_sid_cb_fail);
			ret = -EREQ_WAIT_FAIL;
		}
	} else {
		SLBC_TRACE_REC(LVL_ERR, TYPE_B, uid, -EREQ_TIMEOUT,
				"%s wait timeout!", slbc_uid_str[uid]);
		ret = -EREQ_TIMEOUT;
	}

	return ret;
}

static void slbc_set_sid_wait_q(struct slbc_data *d)
{
	if (!SLBC_SID_VALID(d->sid))
		return;
	if (d->timeout > 0 && d->timeout < SLBC_TIMEOUT_LIMIT) {
		set_bit(d->sid, &slbc_sid_wait_q);
		clear_bit(d->sid, &slbc_sid_wait_done);
		clear_bit(d->sid, &slbc_sid_wait_fail);
	}
}

static void slbc_clr_sid_wait_q(struct slbc_data *d)
{
	if (!SLBC_SID_VALID(d->sid))
		return;
	if (d->timeout > 0 && d->timeout < SLBC_TIMEOUT_LIMIT)
		clear_bit(d->sid, &slbc_sid_wait_q);
}
#endif /* SLBC_CB */

static int slbc_request_buffer(struct slbc_data *d)
{
	int ret = 0;
	int uid = d->uid;
	int sid;

	/* slbc_debug_log("%s: TP_BUFFER", __func__); */

	if (uid <= UID_ZERO || uid > UID_MAX)
		d->config = NULL;
	else {
		SLBC_TRACE_REC(LVL_QOS, TYPE_B, uid, 0,
				"%s req TP_BUFFER", SLBC_UID_STR(uid));

		sid = slbc_get_sid_by_uid((enum slbc_uid)uid);
		if (sid != SID_NOT_FOUND) {
			d->sid = sid;
			d->config = &p_config[sid];
		}
	}

#ifdef SLBC_CB
	slbc_set_sid_wait_q(d);
#endif /* SLBC_CB */
	mutex_lock(&slbc_req_lock);
	ret = _slbc_request_buffer_scmi(d);
	mutex_unlock(&slbc_req_lock);

#ifdef SLBC_CB
	if (ret == -ENOT_AVAILABLE) {
		SLBC_TRACE_REC(LVL_WARN, TYPE_B, uid, -ENOT_AVAILABLE,
				"%s need to wait slb release!", SLBC_UID_STR(uid));
	} else if (ret == -EWAIT_RELEASE) {
		ret = slbc_cb_timeout(ret, d);
	}
	slbc_clr_sid_wait_q(d);
#endif /* SLBC_CB */

	if (!ret) {
		slbc_set_sram_data(d);

#if IS_ENABLED(CONFIG_MTK_SLBC_IPI)
		buffer_ref = slbc_sram_read(SLBC_BUFFER_REF);
#else
		buffer_ref++;
#endif /* CONFIG_MTK_SLBC_IPI */
	}

	return ret;
}

int slbc_status(struct slbc_data *d)
{
	int ret = 0;

	if ((d->type) == TP_BUFFER)
		ret = slbc_request_status(d);

	SLBC_TRACE_REC(LVL_QOS, TYPE_B, d->uid, ret,
			"uid 0x%x ret %d", d->uid, ret);

	return ret;
}

int slbc_request(struct slbc_data *d)
{
	int ret = 0;
	int sid;
	u64 begin, val;

	if (slbc_enable == 0)
		return -EDISABLED;

	begin = ktime_get_ns();

	if ((d->type) == TP_BUFFER) {
		ret = slbc_request_buffer(d);

		sid = slbc_get_sid_by_uid((enum slbc_uid)d->uid);
		if (sid != SID_NOT_FOUND)
			d->slot_used = p_config[sid].res_slot;

		if (!d->paddr)
			ret = -1;
		else
			d->emi_paddr = (void __iomem *)((((unsigned long)d->paddr)
					 & SLBC_PADDR_MASK) | SLBC_WAY_B_BASE);
	}

	SLBC_TRACE_REC(LVL_QOS, TYPE_B, d->uid, ret,
			"uid 0x%x ret %d d->ret %d pa 0x%lx emipa 0x%lx size 0x%lx",
			d->uid, ret, d->ret,
			(unsigned long)d->paddr, (unsigned long)d->emi_paddr, d->size);

	if (!ret) {
#if IS_ENABLED(CONFIG_MTK_SLBC_IPI)
		slbc_ref = slbc_sram_read(SLBC_REF);
#else
		slbc_ref++;
#endif /* CONFIG_MTK_SLBC_IPI */
	}

	val = (ktime_get_ns() - begin) / 1000000;
	req_val_count++;
	req_val_total += val;
	req_val_max = max(val, req_val_max);
	if (!req_val_min)
		req_val_min = val;
	else
		req_val_min = min(val, req_val_min);

	return ret;
}

static int slbc_release_buffer(struct slbc_data *d)
{
	int ret = 0;

	/* slbc_debug_log("%s: TP_BUFFER\n", __func__); */
	mutex_lock(&slbc_req_lock);
	ret = _slbc_release_buffer_scmi(d);
	mutex_unlock(&slbc_req_lock);

	if (!ret) {
		slbc_clr_sram_data(d);

#if IS_ENABLED(CONFIG_MTK_SLBC_IPI)
		buffer_ref = slbc_sram_read(SLBC_BUFFER_REF);
#else
		buffer_ref--;
#endif /* CONFIG_MTK_SLBC_IPI */
		WARN_ON(buffer_ref < 0);
	}

	return ret;
}

int slbc_release(struct slbc_data *d)
{
	int ret = 0;
	u64 begin, val;

	begin = ktime_get_ns();

	if ((d->type) == TP_BUFFER) {
		ret = slbc_release_buffer(d);
		d->size = 0;
	}

	SLBC_TRACE_REC(LVL_QOS, TYPE_B, d->uid, ret,
			"uid 0x%x ret %d d->ret %d pa 0x%lx size 0x%lx",
			d->uid, ret, d->ret,
			(unsigned long)d->paddr, d->size);

	if (!ret) {
#if IS_ENABLED(CONFIG_MTK_SLBC_IPI)
		slbc_ref = slbc_sram_read(SLBC_REF);
#else
		slbc_ref--;
#endif /* CONFIG_MTK_SLBC_IPI */
	}

	val = (ktime_get_ns() - begin) / 1000000;
	rel_val_count++;
	rel_val_total += val;
	rel_val_max = max(val, rel_val_max);
	if (!rel_val_min)
		rel_val_min = val;
	else
		rel_val_min = min(val, rel_val_min);

	return ret;
}

int slbc_gid_request(enum slc_ach_uid uid, int *gid, struct slbc_gid_data *data)
{
	int local_cnt = 0;
	int ret = 0;

	if (data->sign != SLC_DATA_MAGIC) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_C, uid, -EINVAL, "uid:%d ,invalid sign:%#x", uid, data->sign);
		return -EINVAL;
	}

	local_cnt = atomic_inc_return((atomic_t *) &slc_uid_ref[uid]);

	if (local_cnt == 1) {
		/* Set M/G and G/P tables */
		mutex_lock(&slbc_req_lock);
		ret = _slbc_ach_scmi(IPI_SLBC_GID_REQUEST_FROM_AP, uid, *gid, data);
		mutex_unlock(&slbc_req_lock);

		if (ret) {
			SLBC_TRACE_REC(LVL_ERR, TYPE_C, uid, ret, "ach scmi req fail, uid:%d, gid:%d", uid, *gid);
			return ret;
		}
	}

	SLBC_TRACE_REC(LVL_NORM, TYPE_C, uid, 0, "uid:%d, pid:%d, proc_name:%s, slb-like:%d, max_size:%u, min_size:%u",
		uid, current->pid, current->comm, data->slb_like, data->max_size, data->min_size);

	return ret;
}

int slbc_gid_release(enum slc_ach_uid uid, int gid)
{
	int local_cnt = 0;
	int ret = 0;

	local_cnt = atomic_dec_return((atomic_t *) &slc_uid_ref[uid]);

	if (local_cnt == 0) {
		/* Clear M/G and G/P tables */
		mutex_lock(&slbc_req_lock);
		ret = _slbc_ach_scmi(IPI_SLBC_GID_RELEASE_FROM_AP, uid, gid, NULL);
		mutex_unlock(&slbc_req_lock);

		if (ret) {
			SLBC_TRACE_REC(LVL_ERR, TYPE_C, uid, ret, "ach scmi rel fail, uid:%d, gid:%d", uid, gid);
			return ret;
		}
	}

	SLBC_TRACE_REC(LVL_NORM, TYPE_C, uid, 0, "uid:%d, pid:%d, proc_name:%s", uid, current->pid, current->comm);

	return ret;
}

int slbc_roi_update(enum slc_ach_uid uid, int gid, struct slbc_gid_data *data)
{
	int ret = 0;

	if (gid >= GID_MAX)
		return -EINVAL;

	mutex_lock(&slbc_req_lock);
	ret = _slbc_ach_scmi(IPI_SLBC_ROI_UPDATE_FROM_AP, uid, gid, data);
	if (ret) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_C, uid, ret, "ach scmi roi update fail, uid:%d, gid:%d", uid, gid);
		return ret;
	}
	mutex_unlock(&slbc_req_lock);

	return ret;
}

int slbc_validate(enum slc_ach_uid uid, int gid)
{
	int local_cnt = 0;
	int ret = 0;

	local_cnt = atomic_inc_return((atomic_t *) &slc_vld_cnt[uid]);

	if (local_cnt == 1) {
		mutex_lock(&slbc_req_lock);
		ret = _slbc_ach_scmi(IPI_SLBC_GID_VALID_FROM_AP, uid, gid, NULL);
		mutex_unlock(&slbc_req_lock);

		if (ret) {
			SLBC_TRACE_REC(LVL_ERR, TYPE_C, uid, ret, "ach scmi vld fail, uid:%d, gid:%d", uid, gid);
			return ret;
		}
	}

	SLBC_TRACE_REC(LVL_NORM, TYPE_C, uid, 0, "uid:%d, pid:%d, proc_name:%s", uid, current->pid, current->comm);

	return ret;
}

int slbc_invalidate(enum slc_ach_uid uid, int gid)
{
	int local_cnt = 0;
	int ret = 0;

	local_cnt = atomic_dec_return((atomic_t *) &slc_vld_cnt[uid]);

	if (local_cnt == 0) {
		mutex_lock(&slbc_req_lock);
		ret = _slbc_ach_scmi(IPI_SLBC_GID_INVALID_FROM_AP, uid, gid, NULL);
		mutex_unlock(&slbc_req_lock);

		if (ret) {
			SLBC_TRACE_REC(LVL_ERR, TYPE_C, uid, ret, "ach scmi invld fail, uid:%d, gid:%d", uid, gid);
			return ret;
		}
	}

	SLBC_TRACE_REC(LVL_NORM, TYPE_C, uid, 0, "uid:%d, pid:%d, proc_name:%s", uid, current->pid, current->comm);

	return ret;
}

int slbc_read_invalidate(enum slc_ach_uid uid, int gid, int enable)
{
	struct slbc_gid_data data;
	int ret = 0;


	SLBC_TRACE_REC(LVL_NORM, TYPE_C, uid, 0, "gid:%d", gid);
	if (gid >= GID_MAX)
		return -EINVAL;

	data.bw = enable;
	mutex_lock(&slbc_req_lock);
	ret = _slbc_ach_scmi(IPI_SLBC_GID_READ_INVALID_FROM_AP, uid, gid, &data);
	if (ret) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_C, uid, ret, "ach read invld fail, uid:%d, gid:%d", uid, gid);
		return ret;
	}
	mutex_unlock(&slbc_req_lock);

	return ret;
}

int slbc_ceil(enum slc_ach_uid uid, unsigned int ceil)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int ret = 0;
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};

	ret = slbc_check_api_lvl((uint8_t)uid, API_ID_CEIL, ceil);
	if (ret)
		return ret;

	SLBC_TRACE_REC(LVL_QOS, TYPE_C, uid, 0, "uid:%d, ceil:%u, (proc:%s)",
		uid, ceil, current->comm);
	ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_USER_CEIL_SET, uid ,ceil, 0, 0, &rvalue);

	return ret;
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

int slbc_total_ceil(unsigned int ceil)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int ret = 0;
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};

	ret = slbc_check_api_lvl((uint8_t)0, API_ID_TOTAL_CEIL, ceil);
	if (ret)
		return ret;

	SLBC_TRACE_REC(LVL_QOS, TYPE_C, 0, 0, "total ceil:%u (proc:%s)",
		ceil, current->comm);
	ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_USER_CEIL_SET, 0 ,ceil, 0, 0, &rvalue);

	return ret;
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

int slbc_window(unsigned int window)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int ret = 0;
	uint32_t val = 0;
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};

	val = ((window == slbc_init_window_size) || (window == 0)) ? 0 : 1;

	ret = slbc_check_api_lvl((uint8_t)0, API_ID_WINDOW, val);
	if (ret)
		return ret;

	SLBC_TRACE_REC(LVL_QOS, TYPE_C, 0, 0, "window:%d (proc:%s)",
		window, current->comm);
	ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_WINDOW_SET, window, 0, 0, 0, &rvalue);

	return ret;
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

int slbc_cg_priority(bool gpu_first)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int ret = 0;
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};

	ret = slbc_check_api_lvl((uint8_t)0, API_ID_CG_PRIORITY, (unsigned int)gpu_first);
	if (ret)
		return ret;

	SLBC_TRACE_REC(LVL_QOS, TYPE_C, 0, 0, "CG priority:%d, (proc:%s)",
		gpu_first, current->comm);
	ret = slbc_ctrl_scmi_info(IPI_SLBC_CG_PRIORITY_SET, gpu_first, 0, 0, 0, &rvalue);

	return ret;
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

int slbc_disable_sf(uint32_t disable)
{
	mutex_lock(&slbc_ref_lock);
	disable = disable & 0x10001;
	slbc_dis_sf_cmd(disable);
	if (disable & (0x1 << 16)) {
		if (disable & 0x1)
			dis_sf_count |= (0x1 << 1);
		else
			dis_sf_count &= ~(0x1 << 1);
	} else {
		if (disable & 0x1)
			dis_sf_count |= 0x1;
		else
			dis_sf_count &= ~0x1;
	}

	SLBC_TRACE_REC(LVL_QOS, TYPE_C, 0, 0, "disable:0x%x, dis_sf_count:0x%x (proc:%s)",
		disable, dis_sf_count, current->comm);
	mutex_unlock(&slbc_ref_lock);
	return 0;
}

#ifdef CONFIG_OPLUS_FEATURE_SLC
#include <linux/module.h>
static int dcc_disable;
module_param(dcc_disable, int, 0644);
#endif

int slbc_disable_dcc(bool disable)
{
	mutex_lock(&slbc_ref_lock);
#ifdef CONFIG_OPLUS_FEATURE_SLC
	if (dcc_disable) {
		pr_err("#@# %s(%d) venc_count %d %s %d\n",
				__func__, __LINE__, venc_count, current->comm, current->pid);
		mutex_unlock(&slbc_ref_lock);
		return 0;
	}
#endif
	if (disable) {
		if (venc_count == 0)
			slbc_smc_send(MTK_SLBC_KERNEL_OP_CPU_DCC, 0, 0);
		venc_count++;
	} else {
		venc_count--;
		if (venc_count == 0)
			slbc_smc_send(MTK_SLBC_KERNEL_OP_CPU_DCC, 1, 1);
	}
#ifdef CONFIG_OPLUS_FEATURE_SLC
	pr_info("#@# %s(%d) venc_count %d %s %d\n",
		__func__, __LINE__, venc_count, current->comm, current->pid);
#else
	pr_debug("#@# %s(%d) venc_count %d\n",
		__func__, __LINE__, venc_count);
#endif
	SLBC_TRACE_REC(LVL_QOS, TYPE_C, 0, 0, "venc_count:%d, (proc:%s)",
		venc_count, current->comm);
	slbc_sram_write(SLBC_DCC_COUNT, venc_count);
	mutex_unlock(&slbc_ref_lock);
	return 0;
}

int slbc_disable_slc(bool disable)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	slc_disable = (int)disable;
	pr_info("slc disable %d\n", slc_disable);
	SLBC_TRACE_REC(LVL_QOS, TYPE_C, 0, 0, "slc_disable:%d (proc:%s)",
		slc_disable, current->comm);

	return slbc_sspm_slc_disable(slc_disable);
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

int slbc_get_cache_size(enum slc_ach_uid uid)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int ret = 0;
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};

	ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_USER_INFO, uid, 0, 0, 0, &rvalue);
	if (ret)
		return -1;

	SLBC_TRACE_REC(LVL_NORM, TYPE_C, 0, 0,"cache_size:%u", rvalue.slbc_resv1);

	return rvalue.slbc_resv1;
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

int slbc_get_cache_hit_rate(enum slc_ach_uid uid)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int ret = 0;
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};

	ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_USER_INFO, uid, 0, 0, 0, &rvalue);
	if (ret)
		return -1;

	SLBC_TRACE_REC(LVL_NORM, TYPE_C, 0, 0,"cache_hit_rate:%u", rvalue.slbc_resv2);

	return rvalue.slbc_resv2;
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

int slbc_get_cache_hit_bw(enum slc_ach_uid uid)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int ret = 0;
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};

	ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_USER_INFO, uid, 0, 0, 0, &rvalue);
	if (ret)
		return -1;

	SLBC_TRACE_REC(LVL_NORM, TYPE_C, 0, 0,"cache_hit_bw:%u", rvalue.slbc_resv3);

	return rvalue.slbc_resv3;
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

int slbc_get_cache_usage(int *cpu, int *gpu, int *other)
{
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	int ret = 0;
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};

	ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_USAGE, 0, 0, 0, 0, &rvalue);
	if (ret)
		return ret;

	*cpu = (int) rvalue.slbc_resv1;
	*gpu = (int) rvalue.slbc_resv2;
	*other = (int) rvalue.slbc_resv3;

	SLBC_TRACE_REC(LVL_NORM, TYPE_C, 0, 0,
		"cpu size:%d, gpu size:%d, other size:%d",
		rvalue.slbc_resv1, rvalue.slbc_resv2, rvalue.slbc_resv3);

	return 0;
#else
	return 0;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
}

int slbc_get_cust_pmu(unsigned char idx, u64 *cnt, u64 *timestamp)
{
	if (!slbc_cust_pmu_data || idx >= SLC_CUST_PMU_NUM
		|| !slbc_cust_pmu_data || !cnt || !timestamp)
		return -1;

	*cnt = slbc_cust_pmu_data->pmu[idx];
	*timestamp = slbc_cust_pmu_data->timestamp;

	return 0;
}

#ifdef SLBC_DUMP_DATA
static void slbc_dump_data(struct seq_file *m, struct slbc_data *d)
{
	unsigned int uid = d->uid;

	if (d->uid <= UID_ZERO || d->uid >= UID_MAX)
		return;

	seq_printf(m, "ID %s\t", slbc_uid_str[uid]);

	slbc_uid_used = slbc_sram_read(SLBC_UID_USED);
	if (slbc_test_bit(uid, &slbc_uid_used))
		seq_puts(m, " activate\n");
	else
		seq_puts(m, " deactivate\n");

	seq_printf(m, "uid: %d\n", uid);
	seq_printf(m, "type: 0x%x\n", d->type);
	seq_printf(m, "size: %ld\n", d->size);
	seq_printf(m, "paddr: %lx\n", (unsigned long)d->paddr);
	seq_printf(m, "vaddr: %lx\n", (unsigned long)d->vaddr);
	seq_printf(m, "sid: %d\n", d->sid);
	seq_printf(m, "slot_used: 0x%x\n", d->slot_used);
	seq_printf(m, "config: %p\n", d->config);
	seq_printf(m, "ref: %d\n", d->ref);
	seq_printf(m, "pwr_ref: %d\n", d->pwr_ref);
}
#endif

static int slbc_init_cust_pmu_config(void)
{
	int i = 0;

	if (!slbc_sram_enable)
		return -1;

	if (!slbc->sram_vaddr ||
		((SLBC_CUST_PMU_OFFSET + sizeof(struct slbc_cust_pmu_t)) > slbc->regsize))
		return -1;

	slbc_cust_pmu_data = (struct slbc_cust_pmu_t *)(slbc->sram_vaddr + SLBC_CUST_PMU_OFFSET);
	if (!slbc_cust_pmu_data)
		return -1;

	for (i = 0; i < SLC_CUST_PMU_NUM; i++) {
		/* id, category, sel, r/w, master, enable, pmu_id, resv */
		slbc_cust_pmu_data->config[i].id = (unsigned char)slbc_cust_pmu_config[i][0];
		slbc_cust_pmu_data->config[i].category = (unsigned char)slbc_cust_pmu_config[i][1];
		slbc_cust_pmu_data->config[i].sel = (unsigned char)slbc_cust_pmu_config[i][2];
		slbc_cust_pmu_data->config[i].r_w = (unsigned char)slbc_cust_pmu_config[i][3];
		slbc_cust_pmu_data->config[i].master = (unsigned char)slbc_cust_pmu_config[i][4];
		slbc_cust_pmu_data->config[i].enable = (unsigned char)slbc_cust_pmu_config[i][5];
		slbc_cust_pmu_data->config[i].pmu_id = (unsigned char)slbc_cust_pmu_config[i][6];
		slbc_cust_pmu_data->config[i].resv = (unsigned char)slbc_cust_pmu_config[i][7];
	}
	slbc_cust_pmu_data->update_interval = slbc_cust_pmu_update_interval;
	return 0;
}

static int dbg_slbc_proc_show(struct seq_file *m, void *v)
{
	int i;
	int sid;
	int ret;
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};
#endif /* CONFIG_MTK_TINYSYS_SCMI */

	slbc_sspm_sram_update();

#if IS_ENABLED(CONFIG_MTK_SLBC_IPI)
	slbc_uid_used = slbc_sram_read(SLBC_UID_USED);
	slbc_uid_used |= ((unsigned long)slbc_sram_read(SLBC_UID_USED2)) << 32;
	slbc_sid_mask = slbc_sram_read(SLBC_SID_MASK);
	slbc_sid_req_q = slbc_sram_read(SLBC_SID_REQ_Q);
	slbc_sid_rel_q = slbc_sram_read(SLBC_SID_REL_Q);
	slbc_slot_used = slbc_sram_read(SLBC_SLOT_USED);
	slbc_force = slbc_sram_read(SLBC_FORCE);
	buffer_ref = slbc_sram_read(SLBC_BUFFER_REF);
	slbc_ref = slbc_sram_read(SLBC_REF);
	slbc_sta = slbc_sram_read(SLBC_STA);
	slbc_ack_c = slbc_sram_read(SLBC_ACK_C);
	slbc_ack_g = slbc_sram_read(SLBC_ACK_G);
	cpuqos_mode = slbc_sram_read(CPUQOS_MODE);
	slbc_sram_con = slbc_sram_read(SLBC_SRAM_CON);
	slbc_cache_used = slbc_sram_read(SLBC_CACHE_USED);
	slbc_pmu_0 = slbc_sram_read(SLBC_PMU_0);
	slbc_pmu_1 = slbc_sram_read(SLBC_PMU_1);
	slbc_pmu_2 = slbc_sram_read(SLBC_PMU_2);
	slbc_pmu_3 = slbc_sram_read(SLBC_PMU_3);
	slbc_pmu_4 = slbc_sram_read(SLBC_PMU_4);
	slbc_pmu_5 = slbc_sram_read(SLBC_PMU_5);
	slbc_pmu_6 = slbc_sram_read(SLBC_PMU_6);
	slbc_cg_pri = slbc_sram_read(SLBC_CG_PRIORITY);
	slbc_total_ceil_n = slbc_sram_read(SLBC_TOTAL_CEIL);
	slbc_ipic_start_ts = (u64)slbc_sram_read(SLBC_IPIC_START_TS_L) | ((u64)slbc_sram_read(SLBC_IPIC_START_TS_H) << 32);
	slbc_ipic_end_ts = (u64)slbc_sram_read(SLBC_IPIC_END_TS_L) | ((u64)slbc_sram_read(SLBC_IPIC_END_TS_H) << 32);
	slbc_ipic_uid = slbc_sram_read(SLBC_IPIC_UID);
	slbc_ipic_type = slbc_sram_read(SLBC_IPIC_TYPE);
	slbc_ipic_ret = slbc_sram_read(SLBC_IPIC_RET);
	slbc_gpu_dynamic_cache = slbc_sram_read(SLBC_ENABLE_GPU_DYNAMIC);

	for (i = 0; i < UID_MAX; i++) {
		sid = slbc_get_sid_by_uid(i);
		if (sid != SID_NOT_FOUND)
			uid_ref[i] = slbc_read_debug_sram(sid);
	}
#endif /* CONFIG_MTK_SLBC_IPI */

	seq_printf(m, "slbc_version: v%u.%u.%u\n", slbc_sspm_major_ver, slbc_sspm_minor_ver, slbc_sspm_patch_ver);
	seq_printf(m, "slbc_enable %x\n", slbc_enable);
	seq_printf(m, "slb_disable %x\n", slb_disable);
	seq_printf(m, "slc_disable %x\n", slc_disable);
	seq_printf(m, "slbc_sram_enable %x\n", slbc_sram_enable);
	seq_printf(m, "slbc_uid_used 0x%lx\n", slbc_uid_used);
	seq_printf(m, "slbc_sid_mask 0x%lx\n", slbc_sid_mask);
	seq_printf(m, "slbc_sid_req_q 0x%lx\n", slbc_sid_req_q);
	seq_printf(m, "slbc_sid_rel_q 0x%lx\n", slbc_sid_rel_q);
	seq_printf(m, "slbc_sid_cb_fail 0x%lx\n", slbc_sid_cb_fail);
	seq_printf(m, "slbc_sid_wait_q 0x%lx\n", slbc_sid_wait_q);
	seq_printf(m, "slbc_sid_wait_fail 0x%lx\n", slbc_sid_wait_fail);
	seq_printf(m, "slbc_sid_wait_done 0x%lx\n", slbc_sid_wait_done);
	seq_printf(m, "slbc_slot_used 0x%lx\n", slbc_slot_used);
	seq_printf(m, "slbc_force 0x%x\n", slbc_force);
	seq_printf(m, "buffer_ref %x\n", buffer_ref);
	seq_printf(m, "slbc_ref %x\n", slbc_ref);
	seq_printf(m, "venc_count %x\n", venc_count);
	seq_printf(m, "dcc_count %x\n", venc_count);
	seq_printf(m, "sf_count %x\n", dis_sf_count);
	seq_printf(m, "debug_level %x\n", debug_level);
	seq_printf(m, "slbc_sta %x\n", slbc_sta);
	seq_printf(m, "slbc_ack_c %x\n", slbc_ack_c);
	seq_printf(m, "slbc_ack_g %x\n", slbc_ack_g);
	seq_printf(m, "cpuqos_mode %x\n", cpuqos_mode);
	seq_printf(m, "slbc_sram_con %x\n", slbc_sram_con);
	seq_printf(m, "slbc_cache_used %x\n", slbc_cache_used);
	seq_printf(m, "slbc_pmu_0 %x\n", slbc_pmu_0);
	seq_printf(m, "slbc_pmu_1 %x\n", slbc_pmu_1);
	seq_printf(m, "slbc_pmu_2 %x\n", slbc_pmu_2);
	seq_printf(m, "slbc_pmu_3 %x\n", slbc_pmu_3);
	seq_printf(m, "slbc_pmu_4 %x\n", slbc_pmu_4);
	seq_printf(m, "slbc_pmu_5 %x\n", slbc_pmu_5);
	seq_printf(m, "slbc_pmu_6 %x\n", slbc_pmu_6);
	seq_printf(m, "cg_priority %d\n", slbc_cg_pri);
	seq_printf(m, "total_ceil %d\n", slbc_total_ceil_n);
	seq_printf(m, "slbc_ipic_start_ts %llu\n", slbc_ipic_start_ts);
	seq_printf(m, "slbc_ipic_end_ts %llu\n", slbc_ipic_end_ts);
	seq_printf(m, "slbc_ipic_type %u\n", slbc_ipic_type);
	seq_printf(m, "slbc_ipic_uid %u\n", slbc_ipic_uid);
	seq_printf(m, "slbc_ipic_ret %u\n", slbc_ipic_ret);
	seq_printf(m, "slbc_gpu_dynamic_cache %u\n", slbc_gpu_dynamic_cache);
	seq_puts(m, "SLC_API_ID         ");
	for (i = 0; i < API_ID_MAX; i++)
		seq_printf(m, "%3d", i);
	seq_puts(m, "\n");
	seq_puts(m, "SLC_API_REF        ");
	for (i = 0; i < API_ID_MAX; i++)
		seq_printf(m, "%3u", slc_api_lvl_ref[i]);
	seq_puts(m, "\n");
	seq_puts(m, "SLC_API_REQ        ");
	for (i = 0; i < API_ID_MAX; i++)
		seq_printf(m, "%3u", slc_api_lvl_req[i]);
	seq_puts(m, "\n");
	if (slbc_all_cache_mode) {
		seq_puts(m, "slc uid        ");
		for (i = 0; i < ID_MAX; i++)
			seq_printf(m, "%3d", i);
		seq_puts(m, "\n");
		seq_puts(m, "slc_uid_ref    ");
		for (i = 0; i < ID_MAX; i++)
			seq_printf(m, "%3d", slc_uid_ref[i]);
		seq_puts(m, "\n");
		seq_puts(m, "slc_vld_cnt    ");
		for (i = 0; i < ID_MAX; i++)
			seq_printf(m, "%3d", slc_vld_cnt[i]);
		seq_puts(m, "\n");
	}

	for (i = 0; i < UID_MAX; i++) {
		sid = slbc_get_sid_by_uid(i);
		if (sid != SID_NOT_FOUND)
			seq_printf(m, "uid_ref %s %x\n",
					slbc_uid_str[i], uid_ref[i]);
	}

#ifdef SLBC_DUMP_DATA
	mutex_lock(&slbc_ops_lock);
	for (i = 0; i < ARRAY_SIZE(p_config); i++) {
		struct slbc_data *d = ops_config[i].data;

		if (d != NULL)
			slbc_dump_data(m, d);
	}
	mutex_unlock(&slbc_ops_lock);
#endif

	if (req_val_count) {
		seq_printf(m, "stat req count:%lld min:%lld avg:%lld max:%lld\n",
				req_val_count, req_val_min,
				req_val_total / req_val_count, req_val_max);
		seq_printf(m, "stat rel count:%lld min:%lld avg:%lld max:%lld\n",
				rel_val_count, rel_val_min,
				rel_val_total / rel_val_count, rel_val_max);
	}

	if (slbc_sspm_flg) {
		seq_printf(m, "bypass getting SLC info from SSPM through SCMI, slbc_sspm_flg = %d\n", slbc_sspm_flg);
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, 0,
				"bypass getting SLC info from SSPM through SCMI, slbc_sspm_flg = %d", slbc_sspm_flg);
	} else {
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
		ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_WINDOW_GET, 0, 0, 0, 0, &rvalue);
		if (!ret)
			seq_printf(m, "SLC Window : %d ms\n", rvalue.slbc_resv1);

		for (i = 0; i < ID_MAX; i++) {
			ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_USER_PMU, i, 0, 0, 0, &rvalue);
			if (!ret) {
				seq_printf(m, "PMU %s : 0x%x, 0x%x, 0x%x\n",
						slc_ach_uid_str[i], rvalue.slbc_resv1, rvalue.slbc_resv2, rvalue.slbc_resv3);
			}
		}

		for (i = 0; i < ID_MAX; i++) {
			ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_USER_STATUS, i, 0, 0, 0, &rvalue);
			if (!ret) {
				seq_printf(m, "STATUS %s : 0x%x, 0x%x, 0x%x\n",
						slc_ach_uid_str[i], rvalue.slbc_resv1, rvalue.slbc_resv2, rvalue.slbc_resv3);
			}
		}

		for (i = 0; i < ID_MAX; i++) {
			ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_USER_CONFIG, i, 0, 0, 0, &rvalue);
			if (!ret) {
				seq_printf(m, "CONFIG %s : %d, %d, %d\n",
						slc_ach_uid_str[i], rvalue.slbc_resv1, rvalue.slbc_resv2, rvalue.slbc_resv3);
			}
		}
#endif /* CONFIG_MTK_TINYSYS_SCMI */

		seq_puts(m, "emi_pmu_read");
		for (i = 34; i <= 59; i++)
			seq_printf(m, " [%d]%d", i, emi_pmu_read_counter(i));
		seq_puts(m, "\n");
		seq_puts(m, "emi_gid_pmu_read");

		for (i = 0; i < 64; i++) {
			test_d.uid = i;
			ret = emi_gid_pmu_read_counter(&test_d);
			if (!ret)
				seq_printf(m, " [%d]%d, %d, %d", i, test_d.type, test_d.flag, test_d.timeout);//hit,quota,total
		}
		seq_puts(m, "\n");

		seq_puts(m, "emi_slc_all_cache_mode:\n");
		ret = emi_slc_test_result();
		seq_printf(m, "AXI2GID %s\n",(ret & 0x1) ? "PASS" : "FAIL");
		seq_printf(m, "PROI/QUOTA %s\n",(ret & 0x2) ? "PASS" : "FAIL");
	}

	seq_puts(m, "\n");
	return 0;
}

static ssize_t dbg_slbc_proc_write(struct file *file,
		const char __user *buffer, size_t count, loff_t *pos)
{
	int ret = 0;
	int i = 0;
	int temp;
	char *buf = (char *) __get_free_page(GFP_USER);
	char cmd[64];
	unsigned long val_1;
	unsigned long val_2;
	unsigned long val_3;
	unsigned int val_1_32_bit = 0;
	unsigned long long val_1_64_bit = 0;
	unsigned long long val_2_64_bit = 0;

	if (!buf)
		return -ENOMEM;

	ret = -EINVAL;

	if (count >= PAGE_SIZE)
		goto out;

	ret = -EFAULT;

	if (copy_from_user(buf, buffer, count))
		goto out;

	buf[count] = '\0';

	ret = sscanf(buf, "%63s %lx %lx %lx", cmd, &val_1, &val_2, &val_3);
	if (ret < 1) {
		ret = -EPERM;
		goto out;
	}

	if (!strcmp(cmd, "slbc_enable")) {
		if (slbc_enable == !!val_1) {
			pr_info("slbc: slbc_enable config has already %d\n", slbc_enable);
			goto out;
		}

		slbc_enable = !!val_1;
		pr_info("slbc enable %d\n", slbc_enable);

		/* ask slb user to release slb */
		if (slbc_enable == 0) {
			int i;

			slbc_sspm_sram_update();
			slbc_uid_used = slbc_sram_read(SLBC_UID_USED);
			slbc_uid_used |= ((unsigned long)slbc_sram_read(SLBC_UID_USED2)) << 32;

			mutex_lock(&slbc_ops_lock);
			for (i = 0; i < ARRAY_SIZE(p_config); i++) {
				struct slbc_data *d = ops_config[i].data;

				if (d == NULL)
					continue;

				if (slbc_test_bit(d->uid, &slbc_uid_used) && ops_config[i].deactivate)
					ops_config[i].deactivate(d);
			}
			mutex_unlock(&slbc_ops_lock);
		}

		/* enable/disable slc */
		slbc_sspm_enable(slbc_enable);
	} else if (!strcmp(cmd, "slb_disable")) {
		pr_info("slb disable %ld\n", val_1);
		slb_disable = val_1;
		slbc_sspm_slb_disable((int)!!val_1);
	} else if (!strcmp(cmd, "slc_disable")) {
		pr_info("slc disable %ld\n", val_1);
		slc_disable = val_1;
		slbc_disable_slc(!!val_1);
	} else if (!strcmp(cmd, "slbc_uid_used")) {
		slbc_uid_used = val_1;
		slbc_sram_write(SLBC_UID_USED, slbc_uid_used & 0xffffffff);
		slbc_sram_write(SLBC_UID_USED, (slbc_uid_used >> 32) & 0xffffffff);
	} else if (!strcmp(cmd, "slbc_sid_mask")) {
		slbc_sid_mask = val_1;
		slbc_sram_write(SLBC_SID_MASK, slbc_sid_mask);
	} else if (!strcmp(cmd, "slbc_sid_req_q")) {
		slbc_sid_req_q = val_1;
		slbc_sram_write(SLBC_SID_REQ_Q, slbc_sid_req_q);
	} else if (!strcmp(cmd, "slbc_sid_rel_q")) {
		slbc_sid_rel_q = val_1;
		slbc_sram_write(SLBC_SID_REL_Q, slbc_sid_rel_q);
	} else if (!strcmp(cmd, "slbc_slot_used")) {
		slbc_slot_used = val_1;
		slbc_sram_write(SLBC_SLOT_USED, slbc_slot_used);
	} else if (!strcmp(cmd, "test_slb_request")) {
		if (val_1 <= UID_ZERO || val_1 >= UID_MAX) {
			ret = -EPERM;
			goto out;
		}
		test_d.uid = val_1;
		test_d.type  = TP_BUFFER;
#ifdef SLBC_CB
		test_d.timeout = val_2;
#endif /* SLBC_CB */
		ret = slbc_request(&test_d);
	} else if (!strcmp(cmd, "test_slb_release")) {
		test_d.uid = val_1;
		test_d.type  = TP_BUFFER;
		ret = slbc_release(&test_d);
	} else if (!strcmp(cmd, "slbc_gid_request")) {
		if (val_1 <= ID_PD || val_1 >= ID_MAX ||
				val_2 >= GID_MAX) {
			ret = -EPERM;
			goto out;
		}
		temp = val_2;
		test_gid_d.dma_size = val_3;
		test_gid_d.sign = SLC_DATA_MAGIC;
		slbc_gid_request((enum slc_ach_uid)val_1, &temp, &test_gid_d);
	} else if (!strcmp(cmd, "slbc_gid_release")) {
		if (val_1 <= ID_PD || val_1 >= ID_MAX ||
				val_2 >= GID_MAX) {
			ret = -EPERM;
			goto out;
		}
		slbc_gid_release((enum slc_ach_uid)val_1, val_2);
	} else if (!strcmp(cmd, "slbc_validate")) {
		if (val_1 <= ID_PD || val_1 >= ID_MAX ||
				val_2 >= GID_MAX) {
			ret = -EPERM;
			goto out;
		}
		slbc_validate((enum slc_ach_uid)val_1, (int)val_2);
	} else if (!strcmp(cmd, "slbc_invalidate")) {
		if (val_1 <= ID_PD || val_1 >= ID_MAX ||
				val_2 >= GID_MAX) {
			ret = -EPERM;
			goto out;
		}
		slbc_invalidate((enum slc_ach_uid)val_1, (int)val_2);
	} else if (!strcmp(cmd, "slbc_read_invalidate")) {
		if (val_1 <= ID_PD || val_1 >= ID_MAX ||
				val_2 >= GID_MAX) {
			ret = -EPERM;
			goto out;
		}
		slbc_read_invalidate((enum slc_ach_uid)val_1, val_2, val_3);
	} else if (!strcmp(cmd, "slbc_ceil")) {
		if (val_1 <= ID_PD || val_1 >= ID_MAX) {
			ret = -EPERM;
			goto out;
		}
		slbc_set_api_lvl(API_ID_CEIL, API_LVL_NORMAL);
		slbc_ceil((enum slc_ach_uid)val_1, val_2);
	} else if (!strcmp(cmd, "slbc_total_ceil")) {
		slbc_set_api_lvl(API_ID_TOTAL_CEIL, API_LVL_NORMAL);
		slbc_total_ceil(val_1);
	} else if (!strcmp(cmd, "slbc_window")) {
		slbc_set_api_lvl(API_ID_WINDOW, API_LVL_NORMAL);
		slbc_window(val_1);
	} else if (!strcmp(cmd, "slbc_cg_priority")) {
		slbc_set_api_lvl(API_ID_CG_PRIORITY, API_LVL_NORMAL);
		slbc_cg_priority(val_1);
	} else if (!strcmp(cmd, "slbc_force")) {
		slbc_force = val_1;
		slbc_set_api_lvl(API_ID_FORCE_CMD, API_LVL_NORMAL);
		slbc_force_cmd(slbc_force, FORCE_TYPE_NORMAL);
	}  else if (!strcmp(cmd, "slbc_dynamic_force")) {
		slbc_set_api_lvl(API_ID_FORCE_CMD, API_LVL_NORMAL);
		slbc_force_dynamic_cache(val_1, val_2);
	} else if (!strcmp(cmd, "debug_level")) {
		debug_level = val_1;
	} else if (!strcmp(cmd, "slc_cpu_setting")) {
		slbc_disable_dcc(val_1);
	} else if (!strcmp(cmd, "slbc_enable_gpu_dynamic_cache")) {
		slbc_set_api_lvl(API_ID_ENABLE_GPU_DC, API_LVL_NORMAL);
		slbc_enable_gpu_dynamic_cache(val_1);
	} else if (!strcmp(cmd, "slbc_get_cust_pmu")) {
		slbc_get_cust_pmu((unsigned char)val_1, &val_1_64_bit, &val_2_64_bit);
		SLBC_TRACE_REC(LVL_NORM, TYPE_C, 0, 0,
		"cust_pmu[%lu] = %llu, timestamp = %llu",
		val_1, val_1_64_bit, val_2_64_bit);
	} else if (!strcmp(cmd, "slbc_get_gpu_wb")) {
		slbc_get_gpu_wb(&val_1_32_bit);
		SLBC_TRACE_REC(LVL_NORM, TYPE_C, 0, 0,
		"gpu_wb = %u", val_1_32_bit);
	} else if (!strcmp(cmd, "slbc_disable_sf")) {
		slbc_disable_sf(val_1);
	} else if (!strcmp(cmd, "slbc_get_cust_pmu_config")) {
		for (i = 0; i < SLC_CUST_PMU_NUM; i++)
			SLBC_TRACE_REC(LVL_NORM, TYPE_C, 0, 0,
			"cust_bw_pmu[%d], enable=%hu, sel:%hu, r_w:%hu, category:%hu, pmu_id:%hu\n", i,
			slbc_cust_pmu_data->config[i].enable, slbc_cust_pmu_data->config[i].sel,
			slbc_cust_pmu_data->config[i].r_w, slbc_cust_pmu_data->config[i].category,
			slbc_cust_pmu_data->config[i].pmu_id);
	} else if (!strcmp(cmd, "slbc_get_cache_user_info")) {
		slbc_get_cache_size((enum slc_ach_uid)val_1);
		slbc_get_cache_hit_rate((enum slc_ach_uid)val_1);
		slbc_get_cache_hit_bw((enum slc_ach_uid)val_1);
	} else if (!strcmp(cmd, "slbc_get_cache_user_usage")) {
		slbc_get_cache_usage(&i, &temp, &ret);
#if IS_ENABLED(CONFIG_MTK_SLBC_IPI)
	} else if (!strcmp(cmd, "gid_set")) {
		slbc_table_gid_set(val_1, val_2, val_3);
	} else if (!strcmp(cmd, "gid_release")) {
		slbc_table_gid_release(val_1);
	} else if (!strcmp(cmd, "gid_get")) {
		slbc_table_gid_get(val_1);
	} else if (!strcmp(cmd, "idt_set")) {
		slbc_table_idt_set(val_1, val_2, val_3);
	} else if (!strcmp(cmd, "idt_release")) {
		slbc_table_idt_release(val_1);
	} else if (!strcmp(cmd, "idt_get")) {
		slbc_table_idt_get(val_1);
	} else if (!strcmp(cmd, "gid_axi_set")) {
		slbc_table_gid_axi_set(val_1, val_2, val_3);
	} else if (!strcmp(cmd, "gid_axi_release")) {
		slbc_table_gid_axi_release(val_1);
	} else if (!strcmp(cmd, "gid_axi_get")) {
		slbc_table_gid_axi_get(val_1);
	} else if (!strcmp(cmd, "slb_select")) {
		emi_slb_select(val_1, val_2, val_3);
	} else if (!strcmp(cmd, "pmu_counter")) {
		emi_pmu_counter(val_1, val_2, val_3);
	} else if (!strcmp(cmd, "pmu_set_ctrl")) {
		emi_pmu_set_ctrl(val_1, val_2, val_3);
	} else if (!strcmp(cmd, "gid_pmu_set_ctrl")) {
		emi_gid_pmu_counter(val_1, val_2);
#endif
	} else if (!strcmp(cmd, "sram")) {
		pr_info("#@# %s(%d) slbc->regs 0x%lx slbc->regsize 0x%x\n",
				__func__, __LINE__,
				(unsigned long)slbc->regs, slbc->regsize);

		print_hex_dump(KERN_INFO, "SLBC: ", DUMP_PREFIX_OFFSET,
				16, 4, slbc->sram_vaddr, slbc->regsize, 1);
	} else if(!strcmp(cmd, "debug_slc_api_lv")) {
		for (i = 0; i < API_ID_MAX;i++){
			SLBC_TRACE_REC(LVL_NORM, TYPE_N, 0, 0,
			"[%d]ref_cnt=%u, req=%u", i, slc_api_lvl_ref[i],slc_api_lvl_req[i]);
		}
	} else {
		SLBC_TRACE_REC(LVL_WARN, TYPE_N, 0, 0,
				"wrong cmd %s val %ld", cmd, val_1);
	}

out:
	free_page((unsigned long)buf);

	if (ret < 0)
		return ret;

	return count;
}

PROC_FOPS_RW(dbg_slbc);

static int trace_slbc_proc_show(struct seq_file *m, void *v)
{
	slbc_trace_dump(m);
	return 0;
}

static ssize_t trace_slbc_proc_write(struct file *file,
		const char __user *buffer, size_t count, loff_t *pos)
{
	int ret = 0;
	char *buf = (char *) __get_free_page(GFP_USER);
	char cmd[64];
	unsigned long val_1;
	unsigned long val_2;

	if (!buf)
		return -ENOMEM;

	ret = -EINVAL;

	if (count >= PAGE_SIZE)
		goto out;

	ret = -EFAULT;

	if (copy_from_user(buf, buffer, count))
		goto out;

	buf[count] = '\0';

	ret = sscanf(buf, "%63s %lx %lx", cmd, &val_1, &val_2);
	if (ret < 1) {
		ret = -EPERM;
		goto out;
	}

	if (!strcmp(cmd, "enable")) {
		slbc_trace->enable = (val_1) ? 1 : 0;
	} else if (!strcmp(cmd, "log_enable")) {
		slbc_trace->log_enable = (val_1) ? 1 : 0;
	} else if (!strcmp(cmd, "rec_enable")) {
		slbc_trace->rec_enable = (val_1) ? 1 : 0;
	} else if (!strcmp(cmd, "log_mask")) {
		slbc_trace->log_mask = val_1;
	} else if (!strcmp(cmd, "rec_mask")) {
		slbc_trace->rec_mask = val_1;
	} else if (!strcmp(cmd, "dump_mask")) {
		slbc_trace->dump_mask = val_1;
	} else if (!strcmp(cmd, "focus_b")) {
		slbc_trace->focus = 1;
		slbc_trace->focus_type |= 1UL << TYPE_B;
		slbc_trace->focus_id = 0;
	} else if (!strcmp(cmd, "focus_b_id")) {
		if (!(slbc_trace->focus_type & 1UL << TYPE_B)) {
			slbc_trace->focus_type |= 1UL << TYPE_B;
			slbc_trace->focus_id = 0;
		}
			slbc_trace->focus = 1;
			slbc_trace->focus_id |= 1UL << val_1;
	} else if (!strcmp(cmd, "focus_c")) {
		slbc_trace->focus = 1;
		slbc_trace->focus_type |= 1UL << TYPE_C;
		slbc_trace->focus_id = 0;
	} else if (!strcmp(cmd, "focus_c_id")) {
		if (!(slbc_trace->focus_type & 1UL << TYPE_C)) {
			slbc_trace->focus_type |= 1UL << TYPE_C;
			slbc_trace->focus_id = 0;
		}
			slbc_trace->focus = 1;
			slbc_trace->focus_id |= 1UL << val_1;
	} else if (!strcmp(cmd, "focus_reset")) {
		slbc_trace->focus_type = 0;
		slbc_trace->focus_id = 0;
		slbc_trace->focus = 0;
	} else if (!strcmp(cmd, "dump_num")) {
		slbc_trace->dump_num = (u32)val_1;
	} else {
		SLBC_TRACE_REC(LVL_WARN, TYPE_N, 0, 0,
				"wrong cmd %s val %ld", cmd, val_1);
	}

out:
	free_page((unsigned long)buf);

	if (ret < 0)
		return ret;

	return count;
}

PROC_FOPS_RW(trace_slbc);

#define ID_CPU 1
#define ID_GPU 2
static int slbc_dump_info;
module_param(slbc_dump_info, int, 0644);

static int slbc_status_proc_show(struct seq_file *m, void *v)
{
	int cpu_usage, gpu_usage, other_usage;
	int cpu_hit_rate = 0, cpu_hit_bw = 0, gpu_hit_rate = 0, gpu_hit_bw = 0;

	slbc_get_cache_usage(&cpu_usage, &gpu_usage, &other_usage);
	if (slbc_dump_info) {
		cpu_hit_rate = slbc_get_cache_hit_rate(ID_CPU);
		cpu_hit_bw = slbc_get_cache_hit_bw(ID_CPU);
		gpu_hit_rate = slbc_get_cache_hit_rate(ID_GPU);
		gpu_hit_bw = slbc_get_cache_hit_bw(ID_GPU);
	}
	seq_printf(m, "%d,%d,%d,%d,%d,%d,%d\n",
		cpu_usage, gpu_usage, other_usage,
		cpu_hit_rate, cpu_hit_bw,
		gpu_hit_rate, gpu_hit_bw);
	return 0;
}
PROC_FOPS_RO(slbc_status);

static int slbc_create_debug_fs(void)
{
	int i;
	struct proc_dir_entry *dir = NULL;

	struct pentry {
		const char *name;
		const struct proc_ops *fops;
		void *data;
	};

	const struct pentry entries[] = {
		PROC_ENTRY(dbg_slbc),
		PROC_ENTRY(trace_slbc),
		PROC_ENTRY(slbc_status),
	};

	/* create /proc/slbc */
	dir = proc_mkdir("slbc", NULL);
	if (!dir) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, -ENOMEM,
				"fail to create /proc/slbc");

		return -ENOMEM;
	}

	for (i = 0; i < ARRAY_SIZE(entries); i++) {
		if (!proc_create_data(entries[i].name, 0660,
					dir, entries[i].fops, entries[i].data))
			SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, 0,
					"create /proc/slbc/%s failed", entries[i].name);
	}

	return 0;
}

static struct slbc_common_ops common_ops = {
	.slbc_status = slbc_status,
	.slbc_request = slbc_request,
	.slbc_release = slbc_release,
	.slbc_register_activate_ops = slbc_register_activate_ops,
	.slbc_activate_status = slbc_activate_status,
	.slbc_sram_read = slbc_sram_read,
	.slbc_sram_write = slbc_sram_write,
	.slbc_gid_request = slbc_gid_request,
	.slbc_gid_release = slbc_gid_release,
	.slbc_roi_update = slbc_roi_update,
	.slbc_validate = slbc_validate,
	.slbc_invalidate = slbc_invalidate,
	.slbc_read_invalidate = slbc_read_invalidate,
	.slbc_force_cache = slbc_force_cache,
	.slbc_force_dynamic_cache = slbc_force_dynamic_cache,
	.slbc_force_cache_ratio = slbc_force_cache_ratio,
	.slbc_ceil = slbc_ceil,
	.slbc_total_ceil = slbc_total_ceil,
	.slbc_window = slbc_window,
	.slbc_cg_priority = slbc_cg_priority,
	.slbc_enable_gpu_dynamic_cache = slbc_enable_gpu_dynamic_cache,
	.slbc_disable_sf = slbc_disable_sf,
	.slbc_disable_dcc = slbc_disable_dcc,
	.slbc_disable_slc = slbc_disable_slc,
	.slbc_get_cache_size = slbc_get_cache_size,
	.slbc_get_cache_hit_rate = slbc_get_cache_hit_rate,
	.slbc_get_cache_hit_bw = slbc_get_cache_hit_bw,
	.slbc_get_cache_usage = slbc_get_cache_usage,
	.slbc_get_cust_pmu = slbc_get_cust_pmu,
	.slbc_get_gpu_wb = slbc_get_gpu_wb,
	.slbc_set_api_lvl = slbc_set_api_lvl,
};

static struct slbc_ipi_ops ipi_ops = {
	.slbc_buffer_cb_notify = slbc_buffer_cb_notify,
	.slbc_dcc_ctrl = slbc_dcc_ctrl,
};

static int slbc_probe(struct platform_device *pdev)
{
	struct device_node *node = pdev->dev.of_node;
	struct device *dev = &pdev->dev;
	int ret = 0, i = 0;
	/* struct resource *res; */
	uint32_t reg[4] = {0, 0, 0, 0};
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
	struct scmi_tinysys_slbc_ctrl_status rvalue = {0};
#endif /* CONFIG_MTK_TINYSYS_SCMI */

	ret = slbc_trace_init(pdev);
	if (ret)
		pr_info("SLBC FAILED TO CREATE TRACE MEMORY (%d)\n", ret);

#if IS_ENABLED(CONFIG_MTK_SLBC_IPI)
	for (i = 0; i < SLBC_SCMI_RETRY_MAX; i++) {
		ret = slbc_scmi_init();
		if (ret == 0) {
			pr_info("slbc scmi init succeeded after retry %d\n", i);
			SLBC_TRACE_REC(LVL_NORM, TYPE_N, 0, ret,
				"slbc scmi init succeeded after retry %d", i);
			break;
		}
		udelay(500);
	}
	if (ret < 0) {
		pr_info("SLBC FAILED TO INIT SCMI (%d)\n", ret);
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, ret,
					"failed to init scmi (%d)", ret);
		return ret;
	}

	ret = slbc_shared_dram_init(pdev);
	if (ret) {
		pr_info("SLBC FAILED TO INIT SHARED DRAM MEMORY (%d)\n", ret);
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, ret,
				"failed to init shared dram (%d)", ret);
	}
#endif /* CONFIG_MTK_SLBC_IPI */

	slbc = devm_kzalloc(dev, sizeof(struct mtk_slbc), GFP_KERNEL);
	if (!slbc)
		return -ENOMEM;

	slbc->dev = dev;

#ifdef ENABLE_SLBC
	if (node) {
		ret = of_property_read_u32(node,
				"slbc-enable", &slbc_enable);
		if (ret)
			SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, ret,
					"failed to get slbc_enable from dts");
		else
			SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, ret,
					"slbc_enable %d", slbc_enable);

		ret = of_property_read_u32(node,
				"slbc-all-cache-enable", &slbc_all_cache_mode);
		if (ret)
			SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, ret,
					"failed to get slbc_all_cache_mode from dts");
		else
			SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, ret,
					"slbc_all_cache_mode %d", slbc_all_cache_mode);
	} else
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, -1,
				"find slbc node failed");
#else
	slbc_enable = 0;

	SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, 0,
			"slbc_enable %d", slbc_enable);
#endif /* ENABLE_SLBC */

	ret = of_property_read_u32_array(node, "reg", reg, 4);
	if (ret < 0) {
		slbc_sram_enable = 0;

		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, ret,
				"slbc of_property_read_u32_array ERR : %d", ret);
	} else {

		slbc->regs = (void *)(long)reg[1];
		slbc->regsize = reg[3];
		slbc->sram_vaddr = (void __iomem *) devm_memremap(dev,
				(resource_size_t)reg[1], slbc->regsize,
				MEMREMAP_WT);
		if (IS_ERR(slbc->sram_vaddr)) {
			slbc_sram_enable = 0;

			dev_notice(dev, "slbc could not ioremap resource for memory\n");
		} else {
			slbc_sram_enable = 1;

			SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, 0,
					"slbc->regs 0x%lx slbc->regsize 0x%x",
					(unsigned long)slbc->regs, slbc->regsize);
			slbc_sram_init(slbc);
		}
	}

	/* SLC customer PMU */
	ret = of_property_read_u32_array(node, "cust-pmu", &slbc_cust_pmu_config[0][0], SLC_CUST_PMU_ARR_LEN);
	if (ret < 0) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, -1,
				"slbc cust_pmu node not found");
	}
	ret = of_property_read_u32(node,
				"cust-pmu-update", &slbc_cust_pmu_update_interval);
	if (ret < 0) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, -1,
				"slbc cust_pmu_update node not found");
	}
	ret = slbc_init_cust_pmu_config();
	if (ret) {
		pr_info("SLBC FAILED TO INIT CUST PMU CONFIG (%d)\n", ret);
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, ret,
				"failed to init cust pmu config (%d)", ret);
	}

#if IS_ENABLED(CONFIG_PM_SLEEP)
	slbc->ws = wakeup_source_register(NULL, "slbc");
	if (!slbc->ws)
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, 0,
				"slbc wakelock register fail!");
#endif /* CONFIG_PM_SLEEP */

	ret = slbc_create_debug_fs();
	if (ret) {
		SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, ret,
				"SLBC FAILED TO CREATE DEBUG FILESYSTEM");

		return ret;
	}

	slbc_register_ipi_ops(&ipi_ops);
	slbc_register_common_ops(&common_ops);

	if (slbc_enable) {
		ret = slbc_sspm_enable(slbc_enable);
		if (ret) {
			pr_info("SLBC FAILED TO ENABLE SSPM SLBC (%d)\n", ret);
			SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, ret,
					"failed to enable sspm slbc (%d)", ret);

			/* sspm slbc is not enabled */
			if (ret == -EOPNOTSUPP)
				slbc_sspm_flg = ret;
		}

		ret = slbc_get_sspm_ver(&slbc_sspm_major_ver, &slbc_sspm_minor_ver, &slbc_sspm_patch_ver);
		if (ret) {
			pr_info("SLBC FAILED TO GET SSPM VERSION (%d)\n", ret);
			SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, ret,
					"failed to get sspm version (%d)", ret);
		}
#if IS_ENABLED(CONFIG_MTK_TINYSYS_SCMI)
		ret = slbc_ctrl_scmi_info(IPI_SLBC_CACHE_WINDOW_GET, 0, 0, 0, 0, &rvalue);
		if (ret) {
			pr_info("SLBC FAILED TO GET SLC WINDOW SIZE (%d)\n", ret);
			SLBC_TRACE_REC(LVL_ERR, TYPE_N, 0, ret,
					"failed to get sspm version (%d)", ret);
		}
		slbc_init_window_size = rvalue.slbc_resv1;
#endif /* CONFIG_MTK_TINYSYS_SCMI */
	}

#ifdef SLBC_CB_TEST
	user_cb_register();
#endif /* SLBC_CB_TEST */

	return 0;
}

static void slbc_remove(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;

	slbc_trace_exit();
	slbc_unregister_ipi_ops(&ipi_ops);
	slbc_unregister_common_ops(&common_ops);
	devm_kfree(dev, slbc);
}

static int slbc_suspend(struct device *dev)
{
#if IS_ENABLED(CONFIG_MTK_SLBC_IPI)
	slbc_suspend_resume_notify(1);
#endif /* CONFIG_MTK_SLBC_IPI */
	return 0;
}

static int slbc_suspend_cb(struct device *dev)
{
	int i;
	int sid;

	for (i = 0; i < UID_MAX; i++) {
		sid = slbc_get_sid_by_uid(i);
		if (sid != SID_NOT_FOUND)
			uid_ref[i] = slbc_read_debug_sram(sid);

		if (sid != SID_NOT_FOUND && uid_ref[i]) {
			if (i == UID_HIFI3) {
				SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, 0,
						"uid_ref %s %x",
						slbc_uid_str[i], uid_ref[i]);
			} else if (i == UID_AOV |
					i == UID_AOV_DC |
					i == UID_AOV_APU) {
				SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, 0,
						"uid_ref %s %x, screen off user",
						slbc_uid_str[i], uid_ref[i]);
			} else {
				SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, 0,
						"uid_ref %s %x, screen on user",
						slbc_uid_str[i], uid_ref[i]);
				slbc_kernel_exception(uid_ref[i], "screen on slb user(%s,%x) didn't release slb in suspend cb", slbc_uid_str[i], uid_ref[i]);
			}
		}
	}

	return 0;
}

static int slbc_resume(struct device *dev)
{
	int i;
	int sid;

	/* enable SSPM-side SLC task */
#if IS_ENABLED(CONFIG_MTK_SLBC_IPI)
	slbc_suspend_resume_notify(0);
#endif /* CONFIG_MTK_SLBC_IPI */

	/* check if suspend SLB users release SLB */
	for (i = 0; i < UID_MAX; i++) {
		sid = slbc_get_sid_by_uid(i);
		if (sid != SID_NOT_FOUND)
			uid_ref[i] = slbc_read_debug_sram(sid);

		if (sid != SID_NOT_FOUND && uid_ref[i]) {
			if (i == UID_HIFI3) {
				SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, 0,
						"uid_ref %s %x",
						slbc_uid_str[i], uid_ref[i]);
			} else if (i == UID_AOV |
					i == UID_AOV_DC |
					i == UID_AOV_APU) {
				SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, 0,
						"uid_ref %s %x, screen off user",
						slbc_uid_str[i], uid_ref[i]);
				slbc_kernel_exception(uid_ref[i], "screen off slb user(%s,%x) didn't release slb in resume cb", slbc_uid_str[i], uid_ref[i]);
			} else {
				SLBC_TRACE_REC(LVL_QOS, TYPE_N, 0, 0,
						"uid_ref %s %x, screen on user",
						slbc_uid_str[i], uid_ref[i]);
			}
		}
	}

	return 0;
}

static const struct dev_pm_ops slbc_pm_ops = {
	.suspend = slbc_suspend,
	.resume = slbc_resume,
	.suspend_late = slbc_suspend_cb,
};

static const struct of_device_id slbc_of_match[] = {
	{ .compatible = "mediatek,mtk-slbc", },
	{}
};

static struct platform_driver slbc_pdrv = {
	.probe = slbc_probe,
	.remove = slbc_remove,
	.driver = {
		.name = "slbc",
		.owner = THIS_MODULE,
		.of_match_table = of_match_ptr(slbc_of_match),
		.pm = &slbc_pm_ops,
	},
};

static int __init slbc_module_init(void)
{
	return platform_driver_register(&slbc_pdrv);
}
module_init(slbc_module_init);

static void __exit slbc_module_exit(void)
{
	platform_driver_unregister(&slbc_pdrv);
}
module_exit(slbc_module_exit);
MODULE_SOFTDEP("pre: emi-slb.ko");
MODULE_SOFTDEP("pre: tinysys-scmi.ko");
MODULE_DESCRIPTION("SLBC Driver mt6989 v0.1");
MODULE_IMPORT_NS(DMA_BUF);
MODULE_LICENSE("GPL");
