v 20070626 1
C 40000 39900 0 0 0 Noqsi-title-B.sym
{
T 50000 40400 5 10 1 1 0 0 1
date=$Date$
T 53900 40400 5 10 1 1 0 0 1
rev=$Revision$
T 55400 40100 5 10 1 1 0 0 1
auth=$Author$
T 50200 40700 5 8 1 1 0 0 1
fname=$Source$
T 53200 41100 5 14 1 1 0 4 1
title=Driver Board
}
T 50700 40100 9 10 1 0 0 0 1
1
C 46300 40800 1 0 0 ParallelRegs.sym
{
T 48000 43200 5 10 1 1 0 6 1
refdes=X1
T 46400 42900 5 10 0 0 0 0 1
device=ParallelRegs
}
C 48900 44700 1 0 0 ParallelDriver.sym
{
T 50600 48600 5 10 1 1 0 6 1
refdes=X2
T 49200 48900 5 10 0 0 0 0 1
device=ParallelDrivers
}
C 42400 44700 1 0 0 ParallelDriver.sym
{
T 44100 48600 5 10 1 1 0 6 1
refdes=X3
T 42700 48900 5 10 0 0 0 0 1
device=ParallelDrivers
}
C 43400 44400 1 0 0 gnd-1.sym
C 49900 44400 1 0 0 gnd-1.sym
C 47200 40500 1 0 0 gnd-1.sym
C 44400 40200 1 0 0 gnd-1.sym
N 49600 44700 49600 44300 4
N 42400 45500 42400 44100 4
N 42400 44100 48900 44100 4
N 48900 41500 48900 45500 4
N 42400 46000 42200 46000 4
N 42200 46000 42200 43900 4
N 42200 43900 48700 43900 4
N 42400 47500 42000 47500 4
N 42000 47500 42000 43700 4
N 42000 43700 48500 43700 4
N 48900 46000 48700 46000 4
N 48700 41900 48700 46000 4
N 48900 47500 48500 47500 4
N 48500 42300 48500 47500 4
N 42400 48000 41800 48000 4
N 41800 48000 41800 43500 4
N 41800 43500 48300 43500 4
N 48900 48000 48300 48000 4
N 48300 42700 48300 48000 4
N 42400 47000 41200 47000 4
{
T 41000 47200 5 10 1 1 0 0 1
netname=HP1VI
}
N 42400 46500 41200 46500 4
{
T 41000 46300 5 10 1 1 0 0 1
netname=LP1VI
}
N 48900 47000 47100 47000 4
{
T 47200 47100 5 10 1 1 0 0 1
netname=HP2VI
}
N 48900 46500 47100 46500 4
{
T 47100 46300 5 10 1 1 0 0 1
netname=LP2VI
}
N 48300 42300 48500 42300 4
N 48300 41900 48700 41900 4
N 48300 41500 48900 41500 4
N 46300 41500 46300 40100 4
N 46300 40100 43500 40100 4
N 43500 40100 43500 41000 4
N 43500 41000 43100 41000 4
N 43100 41000 43100 44700 4
N 44500 43100 41200 43100 4
{
T 40300 43000 5 10 1 1 0 0 1
netname=+3.3DAC
}
N 43500 42300 41200 42300 4
{
T 40600 42300 5 10 1 1 0 0 1
netname=DVIHI
}
N 43500 42000 41200 42000 4
{
T 40600 42000 5 10 1 1 0 0 1
netname=DVILO
}
N 43100 44300 41200 44300 4
{
T 41100 44400 5 10 1 1 0 0 1
netname=-12
}
N 41600 49000 54300 49000 4
{
T 41200 48700 5 10 1 1 0 0 1
netname=+12
}
N 43500 49300 43500 48800 4
N 49600 48800 49600 49000 4
N 50000 48800 50000 49300 4
N 46300 42700 46300 43300 4
N 46300 43300 41600 43300 4
N 41600 43300 41600 49000 4
N 43500 42600 43500 43300 4
N 44400 48000 45000 48000 4
{
T 44600 48100 5 10 1 1 0 0 1
netname=P1VI
}
N 50900 48000 51500 48000 4
{
T 50900 48100 5 10 1 1 0 0 1
netname=P2VI
}
T 42600 50000 9 30 1 0 0 0 1
IA Drivers
N 43100 49000 43100 48800 4
N 41200 49300 54700 49300 4
{
T 41300 49400 5 10 1 1 0 0 1
netname=+5
}
C 53600 44700 1 0 0 ParallelDriver.sym
{
T 55300 48600 5 10 1 1 0 6 1
refdes=X4
T 53900 48900 5 10 0 0 0 0 1
device=ParallelDrivers
}
C 54600 44400 1 0 0 gnd-1.sym
N 54300 44700 54300 44300 4
N 53600 46000 53400 46000 4
N 53600 47500 53200 47500 4
N 53600 48000 53000 48000 4
N 53600 47000 51800 47000 4
{
T 52100 47100 5 10 1 1 0 0 1
netname=HP3VI
}
N 53600 46500 51800 46500 4
{
T 52000 46300 5 10 1 1 0 0 1
netname=LP3VI
}
N 54300 48800 54300 49000 4
N 54700 48800 54700 49300 4
N 55600 48000 56200 48000 4
{
T 55600 48100 5 10 1 1 0 0 1
netname=P3VI
}
N 43100 44300 54300 44300 4
N 53600 45500 53600 44100 4
N 55000 44100 48900 44100 4
N 53400 43900 48700 43900 4
N 53200 43700 48500 43700 4
N 53000 48000 53000 43500 4
N 54200 43500 48300 43500 4
N 43500 41600 41200 41600 4
{
T 40500 41600 5 10 1 1 0 0 1
netname=DVSHI
}
N 43500 41300 41200 41300 4
{
T 40500 41300 5 10 1 1 0 0 1
netname=DVSLO
}
C 43500 40500 1 0 0 DACtoClock-2.sym
{
T 45200 42900 5 10 1 1 0 6 1
refdes=X5
T 43600 42600 5 10 0 0 0 0 1
device=DACtoClock
}
N 45500 42300 46300 42300 4
N 45500 42000 46300 42000 4
N 46300 42000 46300 41900 4
N 45500 41600 46000 41600 4
{
T 45500 41700 5 10 1 1 0 0 1
netname=VVSHI
}
N 45500 41300 46000 41300 4
{
T 45500 41100 5 10 1 1 0 0 1
netname=VVSLO
}
C 54200 43400 1 0 0 resistor-1.sym
{
T 54500 43800 5 10 0 0 0 0 1
device=RESISTOR
T 54400 43700 5 10 1 1 0 0 1
refdes=R1
T 54500 43200 5 10 1 1 0 0 1
value=300
T 54200 43400 5 10 0 1 0 0 1
footprint=2512
T 54200 43400 5 10 0 1 0 0 1
spec=5%
}
C 54200 42600 1 0 0 resistor-1.sym
{
T 54500 43000 5 10 0 0 0 0 1
device=RESISTOR
T 54400 42900 5 10 1 1 0 0 1
refdes=R2
T 54500 42400 5 10 1 1 0 0 1
value=300
T 54200 42600 5 10 0 1 0 0 1
footprint=2512
T 54200 42600 5 10 0 1 0 0 1
spec=5%
}
C 54200 41800 1 0 0 resistor-1.sym
{
T 54500 42200 5 10 0 0 0 0 1
device=RESISTOR
T 54400 42100 5 10 1 1 0 0 1
refdes=R3
T 54500 41600 5 10 1 1 0 0 1
value=300
T 54200 41800 5 10 0 1 0 0 1
footprint=2512
T 54200 41800 5 10 0 1 0 0 1
spec=5%
}
C 55000 44000 1 0 0 resistor-1.sym
{
T 55300 44400 5 10 0 0 0 0 1
device=RESISTOR
T 55200 44300 5 10 1 1 0 0 1
refdes=R4
T 55300 43800 5 10 1 1 0 0 1
value=300
T 55000 44000 5 10 0 1 0 0 1
footprint=2512
T 57600 42500 5 10 0 1 0 0 1
spec=5%
}
N 55100 43500 56300 43500 4
{
T 56400 43500 5 10 1 1 0 1 1
netname=TIHI
}
N 55900 44100 56300 44100 4
{
T 56400 44100 5 10 1 1 0 1 1
netname=TILO
}
N 55100 42700 56300 42700 4
{
T 56400 42700 5 10 1 1 0 1 1
netname=TILOG
}
N 55100 41900 56300 41900 4
{
T 56400 41900 5 10 1 1 0 1 1
netname=TIHIG
}
N 53400 42700 53400 46000 4
N 53400 42700 54200 42700 4
N 53200 41900 53200 47500 4
N 53200 41900 54200 41900 4
C 41200 49100 1 0 1 FX2-100-pin.sym
{
T 40800 49600 5 10 1 1 0 6 1
refdes=J1
T 40500 49700 5 10 0 1 0 6 1
device=FX2-100P-1.27DS
T 41200 49100 5 10 0 0 0 0 1
slot=2
}
C 41200 48300 1 0 1 FX2-100-pin.sym
{
T 40800 48800 5 10 1 1 0 6 1
refdes=J1
T 40500 48900 5 10 0 1 0 6 1
device=FX2-100P-1.27DS
T 41200 48300 5 10 0 0 0 0 1
slot=49
}
N 41200 48500 41600 48500 4
C 41200 46800 1 0 1 FX2-100-pin.sym
{
T 40800 47300 5 10 1 1 0 6 1
refdes=J1
T 40500 47400 5 10 0 1 0 6 1
device=FX2-100P-1.27DS
T 41200 46800 5 10 0 0 0 0 1
slot=4
}
C 41200 46300 1 0 1 FX2-100-pin.sym
{
T 40800 46100 5 10 1 1 0 6 1
refdes=J1
T 40500 46900 5 10 0 1 0 6 1
device=FX2-100P-1.27DS
T 41200 46300 5 10 0 0 0 0 1
slot=5
}
C 41200 44100 1 0 1 FX2-100-pin.sym
{
T 40800 44600 5 10 1 1 0 6 1
refdes=J1
T 40500 44700 5 10 0 1 0 6 1
device=FX2-100P-1.27DS
T 41200 44100 5 10 0 0 0 0 1
slot=50
}
C 45000 47800 1 0 0 FX2-100-pin.sym
{
T 45400 48300 5 10 1 1 0 0 1
refdes=J1
T 45700 48400 5 10 0 1 0 0 1
device=FX2-100P-1.27DS
T 45000 47800 5 10 0 0 0 0 1
slot=90
}
C 47100 46800 1 0 1 FX2-100-pin.sym
{
T 46700 47300 5 10 1 1 0 6 1
refdes=J1
T 46400 47400 5 10 0 1 0 6 1
device=FX2-100P-1.27DS
T 47100 46800 5 10 0 0 0 0 1
slot=6
}
C 47100 46300 1 0 1 FX2-100-pin.sym
{
T 46700 46100 5 10 1 1 0 6 1
refdes=J1
T 46400 46900 5 10 0 1 0 6 1
device=FX2-100P-1.27DS
T 47100 46300 5 10 0 0 0 0 1
slot=7
}
C 51500 47800 1 0 0 FX2-100-pin.sym
{
T 51900 48300 5 10 1 1 0 0 1
refdes=J1
T 52200 48400 5 10 0 1 0 0 1
device=FX2-100P-1.27DS
T 51500 47800 5 10 0 0 0 0 1
slot=41
}
C 51800 46800 1 0 1 FX2-100-pin.sym
{
T 51400 47300 5 10 1 1 0 6 1
refdes=J1
T 51100 47400 5 10 0 1 0 6 1
device=FX2-100P-1.27DS
T 51800 46800 5 10 0 0 0 0 1
slot=8
}
C 51800 46300 1 0 1 FX2-100-pin.sym
{
T 51400 46100 5 10 1 1 0 6 1
refdes=J1
T 51100 46900 5 10 0 1 0 6 1
device=FX2-100P-1.27DS
T 51800 46300 5 10 0 0 0 0 1
slot=9
}
C 56200 47800 1 0 0 FX2-100-pin.sym
{
T 56600 48300 5 10 1 1 0 0 1
refdes=J1
T 56900 48400 5 10 0 1 0 0 1
device=FX2-100P-1.27DS
T 56200 47800 5 10 0 0 0 0 1
slot=91
}
C 41200 45200 1 0 1 FX2-100-pin.sym
{
T 40800 45700 5 10 1 1 0 6 1
refdes=J1
T 40500 45800 5 10 0 1 0 6 1
device=FX2-100P-1.27DS
T 41200 45200 5 10 0 0 0 0 1
slot=1
}
C 41100 45100 1 0 0 gnd-1.sym
T 52000 40100 9 10 1 0 0 0 1
8
