// Seed: 3318278959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wor id_2;
  output wire id_1;
  assign id_2 = -1'h0;
endmodule
module module_1 #(
    parameter id_11 = 32'd92,
    parameter id_14 = 32'd11,
    parameter id_4  = 32'd35
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10[{id_11, -1, id_14, -1} : id_4],
    _id_11,
    id_12,
    id_13,
    _id_14
);
  input wire _id_14;
  inout wire id_13;
  inout wire id_12;
  output wire _id_11;
  input logic [7:0] id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_13,
      id_7,
      id_13,
      id_13
  );
  input wire id_5;
  output wire _id_4;
  inout wor id_3;
  input wire id_2;
  input wire id_1;
  logic id_15;
  ;
  assign id_3 = -1'b0;
  union packed {
    id_16 id_17;
    logic id_18  = -1 & 1;
    logic id_19;
  } id_20;
endmodule
