{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726557231400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726557231401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 09:13:51 2024 " "Processing started: Tue Sep 17 09:13:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726557231401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557231401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2-synth -c PE " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2-synth -c PE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557231401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726557231526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726557231526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/raswa151/courses/tsea84-labs/lab2/pe_types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /home/raswa151/courses/tsea84-labs/lab2/pe_types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pe_types " "Found design unit 1: pe_types" {  } { { "../pe_types.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/pe_types.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726557235071 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pe_types-body " "Found design unit 2: pe_types-body" {  } { { "../pe_types.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/pe_types.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726557235071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE_bin-start " "Found design unit 1: PE_bin-start" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726557235084 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE_bin " "Found entity 1: PE_bin" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726557235084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PE_bin " "Elaborating entity \"PE_bin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726557235129 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mul_tmp_1 PE_bin.vhdl(58) " "VHDL Process Statement warning at PE_bin.vhdl(58): inferring latch(es) for signal or variable \"mul_tmp_1\", which holds its previous value in one or more paths through the process" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1726557235130 "|PE_bin"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mul_tmp_2 PE_bin.vhdl(92) " "VHDL Process Statement warning at PE_bin.vhdl(92): inferring latch(es) for signal or variable \"mul_tmp_2\", which holds its previous value in one or more paths through the process" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1726557235131 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[0\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[0\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[1\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[1\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[2\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[2\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[3\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[3\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[4\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[4\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[5\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[5\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[6\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[6\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[7\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[7\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[8\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[8\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[9\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[9\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[10\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[10\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[11\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[11\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[12\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[12\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[13\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[13\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[14\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[14\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[15\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[15\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[16\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[16\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[17\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[17\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[18\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[18\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[19\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[19\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[20\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[20\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[21\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[21\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[22\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[22\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[23\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[23\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235132 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[24\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[24\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_2\[25\] PE_bin.vhdl(92) " "Inferred latch for \"mul_tmp_2\[25\]\" at PE_bin.vhdl(92)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[2\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[2\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[3\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[3\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[4\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[4\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[5\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[5\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[6\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[6\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[7\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[7\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[8\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[8\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[9\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[9\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[10\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[10\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[11\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[11\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[12\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[12\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[13\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[13\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[14\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[14\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[15\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[15\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[16\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[16\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[17\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[17\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[18\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[18\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[19\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[19\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[20\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[20\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[21\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[21\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[22\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[22\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[23\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[23\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[24\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[24\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp_1\[25\] PE_bin.vhdl(58) " "Inferred latch for \"mul_tmp_1\[25\]\" at PE_bin.vhdl(58)" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235133 "|PE_bin"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../PE_bin.vhdl" "Mult0" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726557235348 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726557235348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726557235406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235406 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726557235406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/synth/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726557235443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557235443 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mul_tmp_1\[24\] mul_tmp_1\[25\] " "Duplicate LATCH primitive \"mul_tmp_1\[24\]\" merged with LATCH primitive \"mul_tmp_1\[25\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235601 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mul_tmp_2\[23\] mul_tmp_2\[25\] " "Duplicate LATCH primitive \"mul_tmp_2\[23\]\" merged with LATCH primitive \"mul_tmp_2\[25\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235601 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mul_tmp_2\[24\] mul_tmp_2\[25\] " "Duplicate LATCH primitive \"mul_tmp_2\[24\]\" merged with LATCH primitive \"mul_tmp_2\[25\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235601 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1726557235601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[25\] " "Latch mul_tmp_2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[0\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[11\] " "Latch mul_tmp_2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[2\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[12\] " "Latch mul_tmp_2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[2\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[13\] " "Latch mul_tmp_2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[2\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[14\] " "Latch mul_tmp_2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[2\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[15\] " "Latch mul_tmp_2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[2\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[16\] " "Latch mul_tmp_2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[2\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[17\] " "Latch mul_tmp_2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[2\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[18\] " "Latch mul_tmp_2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[2\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[19\] " "Latch mul_tmp_2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[2\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[20\] " "Latch mul_tmp_2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[2\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[21\] " "Latch mul_tmp_2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[3\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[3\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mul_tmp_2\[22\] " "Latch mul_tmp_2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_op\[0\] " "Ports D and ENA on the latch are fed by the same signal reg_op\[0\]" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726557235602 ""}  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726557235602 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mul_tmp_2\[22\] mul_tmp_2\[25\] " "Duplicate LATCH primitive \"mul_tmp_2\[22\]\" merged with LATCH primitive \"mul_tmp_2\[25\]\"" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726557235726 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1726557235726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726557235775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726557236276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726557236276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "452 " "Implemented 452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726557236359 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726557236359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "404 " "Implemented 404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726557236359 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1726557236359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726557236359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726557236388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 09:13:56 2024 " "Processing ended: Tue Sep 17 09:13:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726557236388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726557236388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726557236388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726557236388 ""}
