# Reading F:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do remote_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/fumin/Documents/FPGA_proj/remote {C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:04 on Jul 10,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/fumin/Documents/FPGA_proj/remote" C:/Users/fumin/Documents/FPGA_proj/remote/remote_top.sv 
# -- Compiling module remote_top
# -- Compiling module remote_test
# 
# Top level modules:
# 	remote_test
# End time: 23:18:04 on Jul 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/fumin/Documents/FPGA_proj/remote {C:/Users/fumin/Documents/FPGA_proj/remote/clk_38k.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:04 on Jul 10,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/fumin/Documents/FPGA_proj/remote" C:/Users/fumin/Documents/FPGA_proj/remote/clk_38k.sv 
# -- Compiling module clk_38k
# -- Compiling module clk_testbench
# 
# Top level modules:
# 	clk_testbench
# End time: 23:18:05 on Jul 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/fumin/Documents/FPGA_proj/remote {C:/Users/fumin/Documents/FPGA_proj/remote/samsung_command.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:05 on Jul 10,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/fumin/Documents/FPGA_proj/remote" C:/Users/fumin/Documents/FPGA_proj/remote/samsung_command.sv 
# -- Compiling module samsung_command
# -- Compiling module command_testbench
# 
# Top level modules:
# 	command_testbench
# End time: 23:18:05 on Jul 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/fumin/Documents/FPGA_proj/remote {C:/Users/fumin/Documents/FPGA_proj/remote/ir_drive.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:05 on Jul 10,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/fumin/Documents/FPGA_proj/remote" C:/Users/fumin/Documents/FPGA_proj/remote/ir_drive.sv 
# -- Compiling module ir_drive
# -- Compiling module ir_test
# 
# Top level modules:
# 	ir_test
# End time: 23:18:05 on Jul 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/fumin/Documents/FPGA_proj/remote {C:/Users/fumin/Documents/FPGA_proj/remote/samsung_protocol.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:05 on Jul 10,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/fumin/Documents/FPGA_proj/remote" C:/Users/fumin/Documents/FPGA_proj/remote/samsung_protocol.sv 
# -- Compiling module samsung_protocol
# -- Compiling module prot_test
# 
# Top level modules:
# 	prot_test
# End time: 23:18:05 on Jul 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.remote_test
# vsim work.remote_test 
# Start time: 23:18:13 on Jul 10,2020
# Loading sv_std.std
# Loading work.remote_test
# Loading work.remote_top
# Loading work.clk_38k
# Loading work.samsung_command
# Loading work.samsung_protocol
# Loading work.ir_drive
add wave -position end  sim:/remote_test/CLOCK_50
add wave -position end  sim:/remote_test/IR_LED
add wave -position end  sim:/remote_test/KEY
run
run
# End time: 23:19:40 on Jul 10,2020, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
