{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "\n",
    "@si.coroutine(inputs={\"I\": si.Bit})\n",
    "def TFF(init=False):\n",
    "    value = init\n",
    "    I = yield\n",
    "    while True:\n",
    "        O = value\n",
    "        value = I ^ value\n",
    "        I = yield O"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "compiling Register3CE_0001\n",
      "compiling Or3\n",
      "compiling Or3x3\n",
      "compiling __silica_BufferTFF\n",
      "compiling And2\n",
      "compiling And2x3\n",
      "compiling XOr2\n",
      "compiling TFF\n",
      "compiling FullAdder\n",
      "compiling Add2Cout\n",
      "compiling Register2\n",
      "compiling Counter2\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "from loam.boards.icestick import IceStick\n",
    "from mantle import Counter\n",
    "\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "for i in range(len(icestick.J1)):\n",
    "    icestick.J1[i].output().on()\n",
    "main = icestick.main()\n",
    "tff = si.compile(TFF())()\n",
    "counter = Counter(2)\n",
    "m.wire(counter.O[1], tff.I)\n",
    "m.wire(tff.O, main.J1[0])\n",
    "wire(m.bits(0, 7), main.J1[1:])\n",
    "\n",
    "m.compile(\"build/silica_tff\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        lc40_6_13_7 (LogicCell40) [clk] -> lcout: 0.640 ns\n",
      "     0.640 ns net_11750 (inst0.inst0.inst0_Q)\n",
      "        t33 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_6_13_13900_13944 (InMux) I -> O: 0.260 ns\n",
      "        lc40_6_13_3 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     1.678 ns net_11746 (inst0.inst0.inst2_O)\n",
      "        t29 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_7_13_16013_16047 (InMux) I -> O: 0.260 ns\n",
      "        lc40_7_13_2 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     2.716 ns net_13854 (inst0.inst12.inst0_O)\n",
      "        t47 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_7_13_16004_16071 (InMux) I -> O: 0.260 ns\n",
      "        lc40_7_13_6 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     3.754 ns net_13858 (inst0.inst11.inst0_O)\n",
      "        odrv_7_13_13858_9781 (Odrv4) I -> O: 0.372 ns\n",
      "        t58 (Span4Mux_h4) I -> O: 0.316 ns\n",
      "        t57 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t56 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_12_17_27199_27192 (IoInMux) I -> O: 0.260 ns\n",
      "     5.402 ns net_27192 (inst0.inst11.inst0_O)\n",
      "        pre_io_12_17_1 (PRE_IO) DOUT0 [setup]: 0.070 ns\n",
      "     5.472 ns io_pad_12_17_1_din\n",
      "\n",
      "Resolvable net names on path:\n",
      "     0.640 ns ..  1.229 ns inst0.inst0.inst0_Q\n",
      "     1.678 ns ..  2.267 ns inst0.inst0.inst2_O\n",
      "     2.716 ns ..  3.305 ns inst0.inst12.inst0_O\n",
      "     3.754 ns ..  5.402 ns inst0.inst11.inst0_O\n",
      "\n",
      "Total number of logic levels: 4\n",
      "Total path delay: 5.47 ns (182.74 MHz)\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_tff.blif...\n",
      "prune...\n",
      "read_pcf build/silica_tff.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          9 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          27 / 1280\n",
      "  DFF        6\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLKIN$2, 6 / 6\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 108\n",
      "  at iteration #50: temp = 3.58845, wire length = 159\n",
      "  at iteration #100: temp = 0.995399, wire length = 54\n",
      "  at iteration #150: temp = 0.0964593, wire length = 17\n",
      "  final wire length = 17\n",
      "\n",
      "After placement:\n",
      "PIOs       5 / 96\n",
      "PLBs       4 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.03s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     6 / 6944\n",
      "span_12    1 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/silica_tff.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -q -p 'synth_ice40 -top main -blif build/silica_tff.blif' build/silica_tff.v\n",
    "arachne-pnr -d 1k -o build/silica_tff.txt -p build/silica_tff.pcf build/silica_tff.blif\n",
    "icepack build/silica_tff.txt build/silica_tff.bin\n",
    "icetime -tmd hx1k build/silica_tff.txt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling XOr2\n",
      "compiling TFF\n",
      "compiling FullAdder\n",
      "compiling Add2Cout\n",
      "compiling Register2\n",
      "compiling Counter2\n",
      "compiling main\n",
      "Warning (verilog): input CLK not connected to an output\n"
     ]
    }
   ],
   "source": [
    "from mantle import DFF\n",
    "\n",
    "TFF = m.DefineCircuit('TFF', 'I', m.In(m.Bit), 'O', m.Out(m.Bit), 'CLK', m.In(m.Bit))\n",
    "\n",
    "# create ff holding state first\n",
    "ff = DFF()\n",
    "\n",
    "# compute the next state\n",
    "ff( TFF.I ^ ff.O )\n",
    "\n",
    "m.wire(ff.O, TFF.O)\n",
    "m.wire(TFF.CLK, ff.CLK)\n",
    "\n",
    "m.EndDefine()\n",
    "\n",
    "\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "for i in range(len(icestick.J1)):\n",
    "    icestick.J1[i].output().on()\n",
    "main = icestick.main()\n",
    "tff = TFF()\n",
    "counter = Counter(2)\n",
    "m.wire(counter.O[1], tff.I)\n",
    "m.wire(tff.O, main.J1[0])\n",
    "wire(m.bits(0, 7), main.J1[1:])\n",
    "\n",
    "m.compile(\"build/magma_tff\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        pre_io_0_8_1 (PRE_IO) [clk] -> DIN0: 0.240 ns\n",
      "     0.240 ns net_836 (CLKIN$2)\n",
      "        odrv_0_8_836_886 (Odrv12) I -> O: 0.540 ns\n",
      "        t3 (Sp12to4) I -> O: 0.449 ns\n",
      "        t2 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t1 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t0 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_8_14_18234_18314 (ClkMux) I -> O: 0.309 ns\n",
      "     2.611 ns net_18314 (CLKIN$2)\n",
      "        lc40_8_14_7 (LogicCell40) clk [setup]: 0.000 ns\n",
      "     2.611 ns net_16091 (inst1.inst0.inst1.I0)\n",
      "\n",
      "Resolvable net names on path:\n",
      "     0.240 ns ..  2.611 ns CLKIN$2\n",
      "                  lcout -> inst1.inst0.inst1.I0\n",
      "\n",
      "Total number of logic levels: 1\n",
      "Total path delay: 2.61 ns (383.02 MHz)\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Warning: Wire main.\\inst0.CLK is used but has no driver.\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/magma_tff.blif...\n",
      "prune...\n",
      "read_pcf build/magma_tff.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          9 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          3 / 1280\n",
      "  DFF        3\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 73\n",
      "  at iteration #50: temp = 5.77093, wire length = 34\n",
      "  at iteration #100: temp = 1.86709, wire length = 27\n",
      "  at iteration #150: temp = 0.0756508, wire length = 21\n",
      "  final wire length = 21\n",
      "\n",
      "After placement:\n",
      "PIOs       5 / 96\n",
      "PLBs       2 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.00s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     7 / 6944\n",
      "span_12    1 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/magma_tff.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -q -p 'synth_ice40 -top main -blif build/magma_tff.blif' build/magma_tff.v\n",
    "arachne-pnr -d 1k -o build/magma_tff.txt -p build/magma_tff.pcf build/magma_tff.blif\n",
    "icepack build/magma_tff.txt build/magma_tff.bin\n",
    "icetime -tmd hx1k build/magma_tff.txt"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
