$date
	Thu Jan 30 22:32:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_dec_nov_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module inst_1 $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var reg 2 $ state_name [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
0"
x!
$end
#5
0!
b0 $
1"
#10
0"
#12
1#
#15
b1 $
1"
#20
0"
#22
0#
#25
b10 $
1"
#30
0"
#32
1#
#35
b0 $
1"
#40
0"
#45
b1 $
1"
#50
0"
#52
0#
#55
b10 $
1"
#60
0"
#62
1#
#65
b0 $
1"
#70
0"
#72
0#
#75
1"
#80
0"
#85
1"
#90
0"
#92
1#
#95
b1 $
1"
#100
0"
#105
b0 $
1"
#110
0"
#112
0#
#115
1"
#120
0"
#125
1"
#130
0"
#132
