{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.27465",
   "Default View_TopLeft":"-4293,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -20 -y 2800 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 10 -x 4420 -y 2820 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 10 -x 4420 -y 3210 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 10 -x 4420 -y 3290 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 10 -x 4420 -y 1580 -defaultsOSRD
preplace port mgt_clk0 -pg 1 -lvl 0 -x -20 -y 2690 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 10 -x 4420 -y 2120 -defaultsOSRD
preplace port sys_diff_clock -pg 1 -lvl 0 -x -20 -y 2880 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 10 -x 4420 -y 1260 -defaultsOSRD
preplace port onewire_EUI48 -pg 1 -lvl 10 -x 4420 -y 2000 -defaultsOSRD
preplace port TRX_spi -pg 1 -lvl 10 -x 4420 -y 810 -defaultsOSRD
preplace port TRX_rx_clk_64MHz -pg 1 -lvl 0 -x -20 -y 4170 -defaultsOSRD
preplace port TRX_tx_clk -pg 1 -lvl 10 -x 4420 -y 4190 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 10 -x 4420 -y 1230 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 10 -x 4420 -y 1200 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 10 -x 4420 -y 3500 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -20 -y 1960 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -20 -y 2050 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -20 -y 2080 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 10 -x 4420 -y 3180 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 10 -x 4420 -y 3470 -defaultsOSRD
preplace port ETH0_DA_Y -pg 1 -lvl 10 -x 4420 -y 2660 -defaultsOSRD
preplace port ETH0_LINK_LED -pg 1 -lvl 0 -x -20 -y 3730 -defaultsOSRD
preplace port rotenc_decoder_clk -pg 1 -lvl 10 -x 4420 -y 3530 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -20 -y 2850 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -20 -y 2310 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -20 -y 1590 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -20 -y 1830 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -20 -y 1870 -defaultsOSRD
preplace port TRX_clk_26MHz -pg 1 -lvl 0 -x -20 -y 480 -defaultsOSRD
preplace port FPGA_IO -pg 1 -lvl 0 -x -20 -y 890 -defaultsOSRD
preplace port ULI_SYSTEM_XIO -pg 1 -lvl 0 -x -20 -y 1990 -defaultsOSRD
preplace portBus CLK1B -pg 1 -lvl 0 -x -20 -y 2620 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 10 -x 4420 -y 1740 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 10 -x 4420 -y 1640 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 10 -x 4420 -y 1840 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 10 -x 4420 -y 1940 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 10 -x 4420 -y 3120 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 10 -x 4420 -y 2760 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 10 -x 4420 -y 220 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 10 -x 4420 -y 630 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 10 -x 4420 -y 80 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 10 -x 4420 -y 360 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 10 -x 4420 -y 750 -defaultsOSRD
preplace portBus rotenc_decoder_reset -pg 1 -lvl 10 -x 4420 -y 2600 -defaultsOSRD
preplace portBus TRX_reset -pg 1 -lvl 10 -x 4420 -y 1420 -defaultsOSRD
preplace portBus TRX_rfx_mode -pg 1 -lvl 10 -x 4420 -y 1320 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_P -pg 1 -lvl 10 -x 4420 -y 470 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_N -pg 1 -lvl 10 -x 4420 -y 500 -defaultsOSRD
preplace portBus TRX_rx_data_p -pg 1 -lvl 0 -x -20 -y 4320 -defaultsOSRD
preplace portBus TRX_rx_data_n -pg 1 -lvl 0 -x -20 -y 4200 -defaultsOSRD
preplace portBus TRX_tx_data_p -pg 1 -lvl 10 -x 4420 -y 4220 -defaultsOSRD
preplace portBus TRX_tx_data_n -pg 1 -lvl 10 -x 4420 -y 4250 -defaultsOSRD
preplace inst SC0712_0 -pg 1 -lvl 7 -x 3020 -y 1140 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 6 -x 2510 -y 3200 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 6 -x 2510 -y 1170 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 7 -x 3020 -y 2340 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 8 -x 3560 -y 2160 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -x 2510 -y 970 -defaultsOSRD
preplace inst axi_UART0_uartlite_0 -pg 1 -lvl 8 -x 3560 -y 1590 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 8 -x 3560 -y 1020 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 930 -y 2340 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1480 -y 2230 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -x 930 -y 2130 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 1980 -y 1250 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1980 -y 2160 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 1 -x 260 -y 1760 -defaultsOSRD
preplace inst microblaze_mcs_0 -pg 1 -lvl 6 -x 2510 -y 1950 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 8 -x 3560 -y 2890 -defaultsOSRD
preplace inst mii_to_rmii_0 -pg 1 -lvl 8 -x 3560 -y 3290 -defaultsOSRD
preplace inst mii_y_adapater_0 -pg 1 -lvl 7 -x 3020 -y 3390 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 4 -x 1480 -y 1870 -defaultsOSRD
preplace inst proc_sys_reset_eth -pg 1 -lvl 3 -x 930 -y 2740 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 1 -x 260 -y 2410 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 3 -x 930 -y 2540 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 570 -y 2620 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 1 -x 260 -y 2690 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 260 -y 2800 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 9 -x 4180 -y 1040 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2510 -y 2760 -defaultsOSRD
preplace inst axi_UART0_gpio_0 -pg 1 -lvl 6 -x 2510 -y 1770 -defaultsOSRD
preplace inst UART0_xlconcat_1 -pg 1 -lvl 1 -x 260 -y 2060 -defaultsOSRD
preplace inst UART0_xlslice_0 -pg 1 -lvl 9 -x 4180 -y 1740 -defaultsOSRD
preplace inst UART0_xlslice_1 -pg 1 -lvl 9 -x 4180 -y 1640 -defaultsOSRD
preplace inst UART0_xlslice_2 -pg 1 -lvl 9 -x 4180 -y 1840 -defaultsOSRD
preplace inst UART0_xlslice_3 -pg 1 -lvl 9 -x 4180 -y 1940 -defaultsOSRD
preplace inst rst_mig_7series_0_12M -pg 1 -lvl 9 -x 4180 -y 3080 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 8 -x 3560 -y 3100 -defaultsOSRD
preplace inst ETH0_selectio_wiz_0 -pg 1 -lvl 7 -x 3020 -y 3120 -defaultsOSRD
preplace inst ETH0_util_reduced_logic_0 -pg 1 -lvl 9 -x 4180 -y 2660 -defaultsOSRD
preplace inst ETH0_xlconcat_0 -pg 1 -lvl 6 -x 2510 -y 3390 -defaultsOSRD
preplace inst ETH0_xlslice_0to1_0 -pg 1 -lvl 8 -x 3560 -y 2660 -defaultsOSRD
preplace inst ETH0_xlslice_2to2_0 -pg 1 -lvl 9 -x 4180 -y 2760 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 8 -x 3560 -y 1280 -defaultsOSRD
preplace inst RGB_red_compare_0 -pg 1 -lvl 8 -x 3560 -y 220 -defaultsOSRD
preplace inst RGB_green_compare_0 -pg 1 -lvl 8 -x 3560 -y 640 -defaultsOSRD
preplace inst RGB_blue_compare_0 -pg 1 -lvl 8 -x 3560 -y 80 -defaultsOSRD
preplace inst LCD_BL_compare_0 -pg 1 -lvl 8 -x 3560 -y 360 -defaultsOSRD
preplace inst RGB_red_xlslice_0 -pg 1 -lvl 9 -x 4180 -y 220 -defaultsOSRD
preplace inst RGB_green_xlslice_0 -pg 1 -lvl 9 -x 4180 -y 630 -defaultsOSRD
preplace inst RGB_blue_xlslice_0 -pg 1 -lvl 9 -x 4180 -y 80 -defaultsOSRD
preplace inst LCD_BL_xlslice_0 -pg 1 -lvl 9 -x 4180 -y 360 -defaultsOSRD
preplace inst PWM_counter_binary_0 -pg 1 -lvl 6 -x 2510 -y 540 -defaultsOSRD
preplace inst PWM_ctr_xlslice_0 -pg 1 -lvl 7 -x 3020 -y 540 -defaultsOSRD
preplace inst axi_PWM_gpio_0 -pg 1 -lvl 6 -x 2510 -y 770 -defaultsOSRD
preplace inst PWM_gpio_xlslice_31to24_0 -pg 1 -lvl 7 -x 3020 -y 360 -defaultsOSRD
preplace inst PWM_gpio_xlslice_21to16_0 -pg 1 -lvl 7 -x 3020 -y 80 -defaultsOSRD
preplace inst PWM_gpio_xlslice_15to8_0 -pg 1 -lvl 7 -x 3020 -y 640 -defaultsOSRD
preplace inst PWM_gpio_xlslice_7to0_0 -pg 1 -lvl 7 -x 3020 -y 220 -defaultsOSRD
preplace inst PWM_GPIO_xlslice_1 -pg 1 -lvl 9 -x 4180 -y 750 -defaultsOSRD
preplace inst PWM_GPIO2_xlconcat_0 -pg 1 -lvl 9 -x 4180 -y 3390 -defaultsOSRD
preplace inst PWM_GPIO2_xlconstant_0 -pg 1 -lvl 8 -x 3560 -y 3430 -defaultsOSRD
preplace inst ROTENC_counter_32bit_0 -pg 1 -lvl 9 -x 4180 -y 2510 -defaultsOSRD
preplace inst axi_ROTENC_gpio_0 -pg 1 -lvl 6 -x 2510 -y 1540 -defaultsOSRD
preplace inst axi_ONEWIRE_gpio_0 -pg 1 -lvl 8 -x 3560 -y 2000 -defaultsOSRD
preplace inst TRX_axi_quad_spi_0 -pg 1 -lvl 8 -x 3560 -y 820 -defaultsOSRD
preplace inst axi_TRX_gpio_0 -pg 1 -lvl 6 -x 2510 -y 1380 -defaultsOSRD
preplace inst TRX_xlslice_0to0_0 -pg 1 -lvl 9 -x 4180 -y 1420 -defaultsOSRD
preplace inst TRX_xlslice_1to1_0 -pg 1 -lvl 9 -x 4180 -y 1320 -defaultsOSRD
preplace inst TRX_PLL_clk_wiz_0 -pg 1 -lvl 8 -x 3560 -y 490 -defaultsOSRD
preplace inst TRX_PLL_util_ds_buf_0 -pg 1 -lvl 9 -x 4180 -y 480 -defaultsOSRD
preplace inst TRX_rx_selectio_wiz_0 -pg 1 -lvl 9 -x 4180 -y 4240 -defaultsOSRD
preplace inst xlconstant_0x0000 -pg 1 -lvl 8 -x 3560 -y 4250 -defaultsOSRD
preplace inst TRX_rx_xlslice_15to15 -pg 1 -lvl 7 -x 3020 -y 4960 -defaultsOSRD
preplace inst TRX_rx_xlslice_13to13 -pg 1 -lvl 7 -x 3020 -y 4860 -defaultsOSRD
preplace inst TRX_rx_xlslice_14to14 -pg 1 -lvl 6 -x 2510 -y 5450 -defaultsOSRD -resize 160 88
preplace inst TRX_rx_xlslice_12to12 -pg 1 -lvl 6 -x 2510 -y 5340 -defaultsOSRD
preplace inst TRX_rx_xlslice_11to11 -pg 1 -lvl 7 -x 3020 -y 4760 -defaultsOSRD
preplace inst TRX_rx_xlslice_10to10 -pg 1 -lvl 6 -x 2510 -y 5240 -defaultsOSRD
preplace inst TRX_rx_xlslice_09to09 -pg 1 -lvl 7 -x 3020 -y 4660 -defaultsOSRD
preplace inst TRX_rx_xlslice_08to08 -pg 1 -lvl 6 -x 2510 -y 5140 -defaultsOSRD
preplace inst TRX_rx_xlslice_07to07 -pg 1 -lvl 7 -x 3020 -y 4560 -defaultsOSRD
preplace inst TRX_rx_xlslice_06to06 -pg 1 -lvl 6 -x 2510 -y 5040 -defaultsOSRD
preplace inst TRX_rx_xlslice_05to05 -pg 1 -lvl 7 -x 3020 -y 4460 -defaultsOSRD
preplace inst TRX_rx_xlslice_04to04 -pg 1 -lvl 6 -x 2510 -y 4940 -defaultsOSRD
preplace inst TRX_rx_xlslice_03to03 -pg 1 -lvl 7 -x 3020 -y 4360 -defaultsOSRD
preplace inst TRX_rx_xlslice_02to02 -pg 1 -lvl 6 -x 2510 -y 4840 -defaultsOSRD
preplace inst TRX_rx_xlslice_01to01 -pg 1 -lvl 7 -x 3020 -y 4260 -defaultsOSRD
preplace inst TRX_rx_xlslice_00to00 -pg 1 -lvl 6 -x 2510 -y 4740 -defaultsOSRD
preplace inst TRX_rx24_fifo_generator_0 -pg 1 -lvl 9 -x 4180 -y 3670 -defaultsOSRD
preplace inst TRX_rx09_fifo_generator_0 -pg 1 -lvl 8 -x 3560 -y 3640 -defaultsOSRD
preplace inst xlconstant_0b1 -pg 1 -lvl 4 -x 1480 -y 4100 -defaultsOSRD
preplace inst TRX_rx09_xlconcat_0 -pg 1 -lvl 7 -x 3020 -y 5130 -defaultsOSRD
preplace inst TRX_rx24_xlconcat_0 -pg 1 -lvl 8 -x 3560 -y 4570 -defaultsOSRD
preplace inst TRX_rx_counter_binary_0 -pg 1 -lvl 7 -x 3020 -y 3870 -defaultsOSRD
preplace inst TRX_rx_iorst_xlslice_6to6 -pg 1 -lvl 8 -x 3560 -y 3870 -defaultsOSRD
preplace inst TRX_clk_sys_reset_0 -pg 1 -lvl 6 -x 2510 -y 3030 -defaultsOSRD
preplace inst cfgmclk_util_ds_buf_0 -pg 1 -lvl 5 -x 1980 -y 1880 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 570 -y 2800 -defaultsOSRD
preplace inst TRX_rx09_bitslip_c_counter_binary_0 -pg 1 -lvl 7 -x 3020 -y 5530 -defaultsOSRD
preplace inst TRX_rx24_bitslip_c_counter_binary_0 -pg 1 -lvl 7 -x 3020 -y 5650 -defaultsOSRD
preplace inst TRX_rx_bitslip_xlconcat_0 -pg 1 -lvl 8 -x 3560 -y 5530 -defaultsOSRD
preplace inst TRX_rx_bitslip_fifo_generator_0 -pg 1 -lvl 9 -x 4180 -y 3950 -defaultsOSRD
preplace inst TRX_rx_bitslip_xlslice_0to0 -pg 1 -lvl 6 -x 2510 -y 5560 -defaultsOSRD
preplace inst TRX_rx_bitslip_xlslice_1to1 -pg 1 -lvl 6 -x 2510 -y 5660 -defaultsOSRD
preplace inst TRX_rx09_markers_util_reduced_logic_0 -pg 1 -lvl 7 -x 3020 -y 3640 -defaultsOSRD
preplace inst TRX_rx24_markers_util_reduced_logic_0 -pg 1 -lvl 7 -x 3020 -y 3990 -defaultsOSRD
preplace inst TRX_rx_markers_xlconcat_0 -pg 1 -lvl 8 -x 3560 -y 3980 -defaultsOSRD
preplace inst TRX_rx09_markers_xlconcat_0 -pg 1 -lvl 6 -x 2510 -y 3640 -defaultsOSRD
preplace inst TRX_rx24_markers_xlconcat_0 -pg 1 -lvl 6 -x 2510 -y 3880 -defaultsOSRD
preplace inst TRX_rx09_markers_xlslice_31to31 -pg 1 -lvl 5 -x 1980 -y 3670 -defaultsOSRD
preplace inst TRX_rx09_markers_xlslice_30to30 -pg 1 -lvl 4 -x 1480 -y 3550 -defaultsOSRD
preplace inst TRX_rx09_markers_xlslice_15to15 -pg 1 -lvl 4 -x 1480 -y 3330 -defaultsOSRD
preplace inst TRX_rx09_markers_xlslice_14to14 -pg 1 -lvl 5 -x 1980 -y 3450 -defaultsOSRD
preplace inst TRX_rx09_markers_util_vector_logic_30 -pg 1 -lvl 5 -x 1980 -y 3560 -defaultsOSRD
preplace inst TRX_rx09_markers_util_vector_logic_15 -pg 1 -lvl 5 -x 1980 -y 3340 -defaultsOSRD
preplace inst TRX_rx24_markers_xlslice_14to14 -pg 1 -lvl 5 -x 1980 -y 3810 -defaultsOSRD
preplace inst TRX_rx24_markers_xlslice_15to15 -pg 1 -lvl 4 -x 1480 -y 4000 -defaultsOSRD
preplace inst TRX_rx24_markers_xlslice_30to30 -pg 1 -lvl 4 -x 1480 -y 4240 -defaultsOSRD
preplace inst TRX_rx24_markers_xlslice_31to31 -pg 1 -lvl 5 -x 1980 -y 3910 -defaultsOSRD
preplace inst TRX_rx24_markers_util_vector_logic_15 -pg 1 -lvl 5 -x 1980 -y 4020 -defaultsOSRD
preplace inst TRX_rx24_markers_util_vector_logic_30 -pg 1 -lvl 5 -x 1980 -y 4250 -defaultsOSRD
preplace netloc ARESETN_1 1 1 6 NJ 2430 NJ 2430 1240J 2370 1840J 2320 NJ 2320 2830
preplace netloc BUFG_I_0_1 1 0 2 NJ 2620 NJ
preplace netloc M05_ARESETN_1 1 3 2 1160 1270 NJ
preplace netloc Net 1 7 3 3230J 1150 3990J 1250 4390J
preplace netloc Net1 1 3 5 1200 2850 NJ 2850 2160 3290 NJ 3290 NJ
preplace netloc SC0712_0_ext_scl_o 1 7 3 3210J 1200 3950J 1240 4400J
preplace netloc SC0712_0_mcs_clk_out 1 3 6 1250 1760 NJ 1760 2310 1260 NJ 1260 3240 1130 3820J
preplace netloc SC0712_0_mon_GPIO1_I 1 7 2 NJ 1190 3880
preplace netloc SC0712_0_mon_GPIO1_O 1 7 2 NJ 1170 3860
preplace netloc SC0712_0_reset_out 1 7 2 3360 910 3860J
preplace netloc axi_ethernetlite_0_ip2intc_irpt 1 0 7 20 2890 NJ 2890 NJ 2890 NJ 2890 NJ 2890 NJ 2890 2710
preplace netloc axi_iic_0_iic2intc_irpt 1 0 7 60 1970 NJ 1970 NJ 1970 1230J 2010 NJ 2010 2210J 2020 2760
preplace netloc axi_quad_spi_0_cfgmclk 1 4 5 1840 2240 2200J 2150 NJ 2150 3310J 2260 3770
preplace netloc axi_quad_spi_0_eos 1 3 6 1250 2490 NJ 2490 NJ 2490 NJ 2490 NJ 2490 3760
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 0 9 80 1580 NJ 1580 NJ 1580 NJ 1580 1770J 1670 NJ 1670 2850J 1680 NJ 1680 3780
preplace netloc axi_timer_0_interrupt 1 0 7 90 1590 NJ 1590 NJ 1590 NJ 1590 1760J 1660 NJ 1660 2730
preplace netloc axi_uartlite_0_interrupt 1 0 9 30 1990 NJ 1990 NJ 1990 1210J 2020 NJ 2020 2120J 2030 2830J 1910 NJ 1910 3760
preplace netloc fm_mgt_ref 1 8 1 3810 940n
preplace netloc fm_mig_50mhz 1 8 1 3800 920n
preplace netloc labtools_fmeter_0_update 1 8 1 3850 1000n
preplace netloc lt_CLK0 1 8 1 3840 980n
preplace netloc lt_CLK1B 1 8 1 3830 960n
preplace netloc mdm_1_debug_sys_rst 1 0 4 60 2290 NJ 2290 730 2020 1100
preplace netloc microblaze_0_Clk_100MHz 1 0 10 80 2160 NJ 2160 710 2000 1180 2030 1800 850 2240 2140 2850 2140 3280 2480 3920 3530 NJ
preplace netloc microblaze_0_intr 1 1 2 430 1940 720J
preplace netloc mig_7series_0_mmcm_locked 1 0 9 70 2300 NJ 2300 740 2260 1120J 2390 NJ 2390 2170 2870 NJ 2870 3230J 3030 3750
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 7 2 3360 4050 3780
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 2 7 760 1770 NJ 1770 1780 1770 2190 2160 NJ 2160 3370 2270 3750
preplace netloc mig_7series_0_ui_clk_sync_rst 1 0 9 90 2310 NJ 2310 750 2270 1110J 2380 NJ 2380 2180 2920 2820J 3030 3220 3170 3770
preplace netloc mii_y_adapater_0_phy_rst_n 1 7 3 3200J 3500 NJ 3500 NJ
preplace netloc proc_sys_reset_0_mb_reset 1 4 2 1740 1820 2230J
preplace netloc reset_1 1 0 4 10J 2130 NJ 2130 680J 1850 NJ
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 1 4 NJ 2390 710J 2410 1140J 2350 1820
preplace netloc rst_mig_7series_0_100M_mb_reset 1 1 3 440 2270 690 2240 1150J
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 1 9 430J 2120 700 1600 NJ 1600 1720 860 2280 1880 2840 1920 3200 2600 NJ 2600 NJ
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 3 5 1200J 2340 1750 2260 2280J 2170 NJ 2170 3300J
preplace netloc util_ds_buf_0_BUFG_O 1 2 6 690 2850 1110J 2830 1810 2830 2280 2900 NJ 2900 3210J
preplace netloc util_ds_buf_1_IBUF_OUT 1 1 5 NJ 2680 720J 2440 1110J 2740 NJ 2740 NJ
preplace netloc util_ds_buf_2_IBUF_OUT 1 1 1 NJ 2800
preplace netloc xlconcat_0_dout 1 6 2 2810J 1030 N
preplace netloc axi_gpio_0_ip2intc_irpt 1 0 7 80 1950 NJ 1950 NJ 1950 1220J 2060 NJ 2060 2120J 2070 2730
preplace netloc uart0_xlconcat_1_dout 1 1 6 NJ 2060 690J 2010 1190J 2040 NJ 2040 NJ 2040 2710
preplace netloc UART0EXT_RTSn_1 1 0 1 NJ 2050
preplace netloc UART0EXT_DTRn_1 1 0 1 0J 2070n
preplace netloc axi_uart0_gpio_0_gpio_io_o 1 6 3 NJ 1750 NJ 1750 3990
preplace netloc uart0_xlslice_0_Dout 1 9 1 NJ 1740
preplace netloc uart0_xlslice_1_Dout 1 9 1 NJ 1640
preplace netloc uart0_xlslice_2_Dout 1 9 1 NJ 1840
preplace netloc uart0_xlslice_3_Dout 1 9 1 NJ 1940
preplace netloc mig_7series_0_init_calib_complete 1 8 2 3840 3490 4390J
preplace netloc UART0_clk_wiz_0_clk_out1 1 6 4 2850 3200 NJ 3200 3910 3180 NJ
preplace netloc ETH0_util_reduced_logic_0_Res 1 9 1 NJ 2660
preplace netloc ETH0_LINK_LED_1 1 0 9 40J 3260 NJ 3260 NJ 3260 NJ 3260 NJ 3260 2150 3490 NJ 3490 NJ 3490 3760
preplace netloc ETH0_xlslice_0_Dout 1 8 1 NJ 2660
preplace netloc ETH0_xlslice_1_Dout 1 9 1 NJ 2760
preplace netloc ETH0_xlconcat_0_dout 1 6 1 2830 3100n
preplace netloc ETH0_selectio_wiz_0_data_in_to_device 1 7 2 3240 2760 NJ
preplace netloc rst_mig_7series_0_12M_peripheral_aresetn 1 9 1 NJ 3120
preplace netloc rst_mig_7series_0_12M_peripheral_reset 1 6 4 2840 3020 NJ 3020 3870J 2980 4370
preplace netloc axi_ethernetlite_0_phy_tx_en 1 5 4 2300 2930 2720 3040 3190J 3190 3820
preplace netloc mii_y_adapater_0_s_mii_rx_dv 1 5 4 2310 3310 2790 3320 3190J 3370 3750
preplace netloc axi_iic_1_iic2intc_irpt 1 0 9 40 1550 NJ 1550 NJ 1550 NJ 1550 1710J 1640 NJ 1640 NJ 1640 3330J 1670 3780
preplace netloc RGB_red_xlslice_0_Dout 1 9 1 NJ 220
preplace netloc RGB_green_xlslice_0_Dout 1 9 1 NJ 630
preplace netloc RGB_blue_xlslice_0_Dout 1 9 1 NJ 80
preplace netloc LCD_BL_xlslice_0_Dout 1 9 1 NJ 360
preplace netloc RGB_blue_compare_0_S 1 8 1 NJ 80
preplace netloc LCD_BL_compare_0_S 1 8 1 NJ 360
preplace netloc RGB_red_compare_0_S 1 8 1 NJ 220
preplace netloc RGB_green_compare_0_S 1 8 1 3800J 630n
preplace netloc PWM_counter_binary_0_Q 1 6 1 NJ 540
preplace netloc PWM_ctr_xlslice_0_Dout 1 7 1 3320 60n
preplace netloc axi_pwm_gpio_0_gpio_io_o 1 6 1 2730 80n
preplace netloc PWM_gpio_xlslice_7to0_0_Dout 1 7 1 NJ 220
preplace netloc PWM_gpio_xlslice_15to8_0_Dout 1 7 1 NJ 640
preplace netloc PWM_gpio_xlslice_21to16_0_Dout 1 7 1 NJ 80
preplace netloc PWM_gpio_xlslice_31to24_0_Dout 1 7 1 NJ 360
preplace netloc axi_pwm_gpio_0_ip2intc_irpt 1 0 7 50 1570 NJ 1570 NJ 1570 NJ 1570 1790J 1650 NJ 1650 2740
preplace netloc axi_pwm_gpio_0_gpio2_io_o 1 6 3 2740J 720 NJ 720 3800J
preplace netloc PWM_GPIO_xlslice_1_Dout 1 9 1 NJ 750
preplace netloc xlconcat_1_dout 1 6 4 2810J 730 NJ 730 3790J 820 4380
preplace netloc xlconstant_0_dout28 1 8 1 NJ 3430
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 9 0J 2560 NJ 2560 700J 2640 1250J 2540 NJ 2540 NJ 2540 NJ 2540 NJ 2540 NJ
preplace netloc rotenc_dec_cnt_en_1 1 0 9 0J 2280 NJ 2280 710J 2250 1140J 2330 NJ 2330 NJ 2330 2820J 2190 3190J 2290 3830J
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 1 8 NJ 2410 690J 2420 1230J 2360 1830J 2290 2300J 2180 NJ 2180 3290J 2280 3800
preplace netloc rotenc_counter_32bit_0_Q 1 6 4 2800 1510 NJ 1510 NJ 1510 4370
preplace netloc axi_rotenc_gpio_0_ip2intc_irpt 1 0 7 70 1980 NJ 1980 NJ 1980 1200J 2050 NJ 2050 NJ 2050 2750
preplace netloc BOARD_ROTENC_PUSH_1 1 0 7 30J 1560 NJ 1560 NJ 1560 NJ 1560 1840J 1610 2250J 1870 2720
preplace netloc PLL_int_1 1 0 1 NJ 1830
preplace netloc TRX_axi_quad_spi_1_ip2intc_irpt 1 0 9 90 1960 NJ 1960 NJ 1960 1240J 1970 NJ 1970 2200J 2060 NJ 2060 3230J 1920 3790
preplace netloc TRX_int_1 1 0 1 NJ 1870
preplace netloc axi_TRX_gpio_0_gpio_io_o 1 6 3 NJ 1390 NJ 1390 3990
preplace netloc TRX_xlslice_1to1_0_Dout 1 9 1 NJ 1420
preplace netloc TRX_xlslice_1to1_0_Dout1 1 9 1 NJ 1320
preplace netloc labtools_fmeter_0_F4 1 8 1 3890 1050n
preplace netloc FPGA_IO_1 1 0 9 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 2290J 1250 NJ 1250 3250J 1140 3870J
preplace netloc ULI_SYSTEM_XIO_1 1 0 9 0J 870 NJ 870 NJ 870 NJ 870 NJ 870 2300J 1270 NJ 1270 3260J 1180 3890J
preplace netloc TRX_clk_26MHz_1 1 0 8 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ
preplace netloc TRX_clk_wiz_0_clkfb_out 1 7 2 3360 560 3800
preplace netloc TRX_PLL_clk_wiz_0_clk_out1 1 8 1 N 480
preplace netloc TRX_PLL_util_ds_buf_0_OBUF_DS_P 1 9 1 NJ 470
preplace netloc TRX_PLL_util_ds_buf_0_OBUF_DS_N 1 9 1 4380J 490n
preplace netloc data_in_from_pins_p_0_1 1 0 9 50J 4160 NJ 4160 NJ 4160 NJ 4160 NJ 4160 2130J 4170 NJ 4170 NJ 4170 3760J
preplace netloc data_in_from_pins_n_0_1 1 0 9 90J 4170 NJ 4170 NJ 4170 NJ 4170 NJ 4170 2270J 4160 NJ 4160 NJ 4160 3770J
preplace netloc TRX_rx_selectio_wiz_0_clk_div_out 1 5 5 2310 2910 2770 3710 3350 3800 3990 4110 4370
preplace netloc xlconstant_0x0000_dout 1 8 1 3760J 4230n
preplace netloc TRX_rx_selectio_wiz_0_data_out_to_pins_p 1 9 1 4390J 4210n
preplace netloc TRX_rx_selectio_wiz_0_data_out_to_pins_n 1 9 1 4390J 4230n
preplace netloc TRX_rx09_fifo_generator_0_rd_data_count 1 8 1 3900 1140n
preplace netloc xlconstant_1_dout1 1 4 5 1810 3730 NJ 3730 NJ 3730 3330 3810 3980
preplace netloc TRX_rx09_xlconcat_0_dout 1 7 1 3300 3580n
preplace netloc TRX_rx24_xlconcat_0_dout 1 8 1 3950 3610n
preplace netloc TRX_rx_xlslice_00to00_Dout 1 6 1 2740J 4740n
preplace netloc TRX_rx_xlslice_02to02_Dout 1 6 1 2730J 4840n
preplace netloc TRX_rx_xlslice_01to01_Dout 1 7 1 3260J 4260n
preplace netloc TRX_rx_xlslice_03to03_Dout 1 7 1 3230J 4360n
preplace netloc TRX_rx_xlslice_04to04_Dout 1 6 1 2720J 4940n
preplace netloc TRX_rx_xlslice_05to05_Dout 1 7 1 3200J 4460n
preplace netloc TRX_rx_xlslice_06to06_Dout 1 6 1 2710J 5040n
preplace netloc TRX_rx_xlslice_07to07_Dout 1 7 1 NJ 4560
preplace netloc TRX_rx_xlslice_08to08_Dout 1 6 1 NJ 5140
preplace netloc TRX_rx_xlslice_09to09_Dout 1 7 1 3340J 4580n
preplace netloc TRX_rx_xlslice_10to10_Dout 1 6 1 2790J 5160n
preplace netloc TRX_rx_xlslice_11to11_Dout 1 7 1 3350J 4600n
preplace netloc TRX_rx_xlslice_12to12_Dout 1 6 1 2810J 5180n
preplace netloc TRX_rx_xlslice_13to13_Dout 1 7 1 3360J 4620n
preplace netloc TRX_rx_xlslice_14to14_Dout 1 6 1 2850J 5200n
preplace netloc TRX_rx_xlslice_15to15_Dout 1 7 1 3370J 4640n
preplace netloc TRX_rx_counter_binary_0_Q 1 7 1 NJ 3870
preplace netloc TRX_rx_iorst_xlslice_6to6_Dout 1 8 1 3750 3870n
preplace netloc TRX_clk_sys_reset_0_peripheral_reset 1 6 3 2800 3700 3340 3780 3940J
preplace netloc TRX_rx09_fifo_generator_0_dout 1 3 6 1250 3270 1740 3270 2120J 3300 NJ 3300 3320 1160 N
preplace netloc Net2 1 5 5 2310 4680 2830 5260 NJ 5260 NJ 5260 4370
preplace netloc TRX_rx24_fifo_generator_0_dout 1 3 6 1250 3910 1840 3750 2210J 3790 NJ 3790 NJ 3790 3930
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 7 2 3370 3180 3760
preplace netloc cfgmclk_util_ds_buf_0_BUFG_O 1 5 2 2170J 660 2850J
preplace netloc CLK0_util_ds_buf_1_BUFG_O 1 2 4 680J 2840 NJ 2840 NJ 2840 2260J
preplace netloc TRX_rx_xlconcat_0_dout 1 8 1 3990 4310n
preplace netloc TRX_rx09_c_counter_binary_0_THRESH0 1 7 1 N 5520
preplace netloc TRX_rx24_c_counter_binary_0_THRESH0 1 7 1 3280 5540n
preplace netloc TRX_rx_fifo_generator_0_dout 1 5 4 2290 4060 NJ 4060 NJ 4060 3970J
preplace netloc TRX_rx_xlslice_0to0_Dout 1 6 1 2840J 5540n
preplace netloc TRX_rx_xlslice_1to1_Dout 1 6 1 NJ 5660
preplace netloc TRX_rx09_markers_util_reduced_logic_0_Res 1 7 1 3200 3640n
preplace netloc TRX_rx24_markers_util_reduced_logic_0_Res 1 7 1 NJ 3990
preplace netloc TRX_rx_markers_xlconcat_0_dout 1 8 1 3960 3890n
preplace netloc TRX_rx09_markers_xlconcat_0_dout 1 6 1 NJ 3640
preplace netloc TRX_rx24_markers_xlconcat_0_dout 1 6 1 2720 3880n
preplace netloc TRX_rx09_markers_util_vector_logic_30_Res 1 5 1 2120 3560n
preplace netloc TRX_rx09_markers_xlslice_31to31_Dout 1 5 1 NJ 3670
preplace netloc TRX_rx09_markers_xlslice_30to30_Dout 1 4 1 NJ 3550
preplace netloc TRX_rx09_markers_xlslice_15to15_Dout 1 4 1 NJ 3330
preplace netloc TRX_rx09_markers_util_vector_logic_15_Res 1 5 1 2140 3340n
preplace netloc TRX_rx09_markers_xlslice_14to14_Dout 1 5 1 2130 3450n
preplace netloc TRX_rx24_markers_xlslice_14to14_Dout 1 5 1 2220J 3810n
preplace netloc TRX_rx24_markers_xlslice_31to31_Dout 1 5 1 NJ 3910
preplace netloc TRX_rx24_markers_util_vector_logic_15_Res 1 5 1 2150 3870n
preplace netloc TRX_rx24_markers_util_vector_logic_16_Res 1 5 1 2230 3890n
preplace netloc TRX_rx24_markers_xlslice_30to30_Dout 1 4 1 NJ 4240
preplace netloc TRX_rx24_markers_xlslice_15to15_Dout 1 4 1 1730J 4000n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 5 3 2270 1280 NJ 1280 3270J
preplace netloc axi_interconnect_0_M00_AXI 1 7 1 3260 2340n
preplace netloc axi_quad_spi_0_SPI_0 1 8 2 NJ 2120 NJ
preplace netloc mii_y_adapater_0_M_MII 1 7 1 3230 3270n
preplace netloc microblaze_0_intc_axi 1 2 4 750 880 NJ 880 NJ 880 2120
preplace netloc microblaze_0_axi_periph_M05_AXI 1 5 1 2220 1230n
preplace netloc sys_diff_clock_1 1 0 8 NJ 2880 NJ 2880 NJ 2880 NJ 2880 NJ 2880 NJ 2880 NJ 2880 3260J
preplace netloc diff_clk_in_0_1 1 0 9 10J 4180 NJ 4180 NJ 4180 NJ 4180 NJ 4180 NJ 4180 NJ 4180 NJ 4180 3990J
preplace netloc mii_to_rmii_0_RMII_PHY_M 1 8 2 NJ 3290 NJ
preplace netloc axi_iic_0_IIC 1 6 1 2780 1120n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 5 1 2260 1250n
preplace netloc microblaze_0_debug 1 3 1 1130 2220n
preplace netloc microblaze_0_dlmb_1 1 4 1 1770 2130n
preplace netloc microblaze_0_axi_periph_M09_AXI 1 5 1 2250 1310n
preplace netloc microblaze_0_axi_periph_M12_AXI 1 5 1 2190 1360n
preplace netloc microblaze_0_axi_periph_M11_AXI 1 5 3 2190J 1290 2770J 1020 3210
preplace netloc microblaze_0_M_AXI_IC 1 4 3 NJ 2270 NJ 2270 N
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 3 2150J 1080 2840J 1310 3350
preplace netloc axi_iic_1_IIC 1 8 2 NJ 1260 NJ
preplace netloc axi_ethernetlite_0_MDIO 1 6 4 NJ 3210 NJ 3210 NJ 3210 NJ
preplace netloc TRX_axi_quad_spi_0_SPI_0 1 8 2 NJ 810 NJ
preplace netloc axi_onewire_gpio_0_GPIO 1 8 2 NJ 2000 NJ
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 2800
preplace netloc TRX_rx_selectio_wiz_0_diff_clk_to_pins 1 9 1 NJ 4190
preplace netloc microblaze_0_axi_periph_M08_AXI 1 5 1 2140 750n
preplace netloc microblaze_0_M_AXI_DC 1 4 3 NJ 2250 NJ 2250 N
preplace netloc microblaze_mcs_0_GPIO1 1 6 1 2790 1140n
preplace netloc axi_ethernetlite_0_MII 1 6 1 2820 3170n
preplace netloc mig_7series_0_DDR3 1 8 2 NJ 2820 NJ
preplace netloc microblaze_0_ilmb_1 1 4 1 1790 2150n
preplace netloc mgt_clk0_1 1 0 1 NJ 2690
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 2130 920n
preplace netloc microblaze_0_interrupt 1 3 1 1170 2130n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 2220 1150n
preplace netloc microblaze_0_axi_periph_M10_AXI 1 5 3 2200 1300 NJ 1300 3190J
preplace netloc axi_uartlite_0_UART 1 8 2 NJ 1580 NJ
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 3 2160 1090 2830J 1290 3340J
preplace netloc microblaze_0_axi_dp 1 4 1 1730 950n
levelinfo -pg 1 -20 260 570 930 1480 1980 2510 3020 3560 4180 4420
pagesize -pg 1 -db -bbox -sgen -220 0 4640 5720
"
}
0
