// Seed: 489632806
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output supply1 id_2,
    output wand id_3,
    output supply0 id_4,
    input wor id_5,
    output wire id_6,
    input tri1 id_7,
    output wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input supply0 id_12,
    output wand id_13,
    input tri1 id_14,
    input tri0 id_15,
    output supply0 id_16,
    input tri0 id_17,
    input uwire id_18
);
  assign id_2 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output wand id_2,
    input  tri0 id_3,
    output wire id_4,
    input  wire id_5
);
  assign id_2 = id_3;
  module_0(
      id_3,
      id_5,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_5,
      id_2,
      id_5,
      id_5,
      id_1,
      id_3,
      id_1,
      id_3,
      id_5,
      id_0,
      id_3,
      id_5
  );
endmodule
