Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Apr 21 20:54:07 2025
| Host         : GDESK-44 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.014        0.000                      0                  433        0.105        0.000                      0                  433        4.500        0.000                       0                   243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             1.014        0.000                      0                  433        0.105        0.000                      0                  433        4.500        0.000                       0                   243  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 4.365ns (48.357%)  route 4.662ns (51.643%))
  Logic Levels:           20  (CARRY4=14 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.197    vbc/marioSpeed_reg[0]
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  vbc/marioSpeed_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.792    vbc/marioSpeed_reg[0]_i_12_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  vbc/marioSpeed_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.909    vbc/marioSpeed_reg[0]_i_11_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  vbc/marioSpeed_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    vbc/marioSpeed_reg[0]_i_10_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.143    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.260    vbc/posX_reg[9]_i_16_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  vbc/posX_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.377    vbc/posX_reg[9]_i_13_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  vbc/posX_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    vbc/posX_reg[9]_i_10_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  vbc/posX_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.620    vbc/posX_reg[9]_i_11_n_0
    SLICE_X62Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.737    vbc/posX_reg[9]_i_21_n_0
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  vbc/posX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.854    vbc/posX_reg[9]_i_12_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.971    vbc/posX_reg[9]_i_20_n_0
    SLICE_X62Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.190 r  vbc/posX_reg[9]_i_14/O[0]
                         net (fo=1, routed)           0.672     8.862    vbc/posX1[45]
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.295     9.157 r  vbc/posX[9]_i_7/O
                         net (fo=1, routed)           0.879    10.036    vbc/posX[9]_i_7_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  vbc/posX[9]_i_2/O
                         net (fo=53, routed)          0.477    10.637    vbc/posX[9]_i_2_n_0
    SLICE_X66Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.761 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    10.761    vbc/movement_counter[3]_i_5_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.274 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.274    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.528 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.493    12.021    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.367    12.388 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=13, routed)          0.760    13.148    vbc/marioWalkLeftSprite/sprite_pixel_color_reg[5]
    SLICE_X62Y115        LUT6 (Prop_lut6_I3_O)        0.124    13.272 f  vbc/marioWalkLeftSprite/sprite_pixel_color[7]_i_4/O
                         net (fo=1, routed)           0.840    14.112    vbc/marioJumpLeftSprite/sprite_pixel_color_reg[7]
    SLICE_X73Y115        LUT6 (Prop_lut6_I5_O)        0.124    14.236 r  vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_1/O
                         net (fo=1, routed)           0.000    14.236    vbc/marioJumpLeftSprite_n_8
    SLICE_X73Y115        FDRE                                         r  vbc/sprite_pixel_color_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.573    14.995    vbc/ClkPort_IBUF_BUFG
    SLICE_X73Y115        FDRE                                         r  vbc/sprite_pixel_color_reg[7]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X73Y115        FDRE (Setup_fdre_C_D)        0.031    15.250    vbc/sprite_pixel_color_reg[7]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 4.365ns (48.483%)  route 4.638ns (51.517%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.197    vbc/marioSpeed_reg[0]
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  vbc/marioSpeed_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.792    vbc/marioSpeed_reg[0]_i_12_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  vbc/marioSpeed_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.909    vbc/marioSpeed_reg[0]_i_11_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  vbc/marioSpeed_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    vbc/marioSpeed_reg[0]_i_10_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.143    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.260    vbc/posX_reg[9]_i_16_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  vbc/posX_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.377    vbc/posX_reg[9]_i_13_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  vbc/posX_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    vbc/posX_reg[9]_i_10_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  vbc/posX_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.620    vbc/posX_reg[9]_i_11_n_0
    SLICE_X62Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.737    vbc/posX_reg[9]_i_21_n_0
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  vbc/posX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.854    vbc/posX_reg[9]_i_12_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.971    vbc/posX_reg[9]_i_20_n_0
    SLICE_X62Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.190 r  vbc/posX_reg[9]_i_14/O[0]
                         net (fo=1, routed)           0.672     8.862    vbc/posX1[45]
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.295     9.157 r  vbc/posX[9]_i_7/O
                         net (fo=1, routed)           0.879    10.036    vbc/posX[9]_i_7_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  vbc/posX[9]_i_2/O
                         net (fo=53, routed)          0.477    10.637    vbc/posX[9]_i_2_n_0
    SLICE_X66Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.761 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    10.761    vbc/movement_counter[3]_i_5_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.274 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.274    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.528 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.493    12.021    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.367    12.388 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=13, routed)          0.739    13.127    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X72Y117        LUT4 (Prop_lut4_I0_O)        0.124    13.251 r  vbc/walkAnimation[0]_i_1/O
                         net (fo=5, routed)           0.837    14.088    vbc/marioJumpLeftSprite/sprite_pixel_color_reg[4]
    SLICE_X72Y116        LUT6 (Prop_lut6_I2_O)        0.124    14.212 r  vbc/marioJumpLeftSprite/sprite_pixel_color[11]_i_1/O
                         net (fo=1, routed)           0.000    14.212    vbc/marioJumpLeftSprite_n_4
    SLICE_X72Y116        FDRE                                         r  vbc/sprite_pixel_color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.572    14.994    vbc/ClkPort_IBUF_BUFG
    SLICE_X72Y116        FDRE                                         r  vbc/sprite_pixel_color_reg[11]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X72Y116        FDRE (Setup_fdre_C_D)        0.029    15.247    vbc/sprite_pixel_color_reg[11]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 4.365ns (48.623%)  route 4.612ns (51.377%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.197    vbc/marioSpeed_reg[0]
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  vbc/marioSpeed_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.792    vbc/marioSpeed_reg[0]_i_12_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  vbc/marioSpeed_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.909    vbc/marioSpeed_reg[0]_i_11_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  vbc/marioSpeed_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    vbc/marioSpeed_reg[0]_i_10_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.143    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.260    vbc/posX_reg[9]_i_16_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  vbc/posX_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.377    vbc/posX_reg[9]_i_13_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  vbc/posX_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    vbc/posX_reg[9]_i_10_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  vbc/posX_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.620    vbc/posX_reg[9]_i_11_n_0
    SLICE_X62Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.737    vbc/posX_reg[9]_i_21_n_0
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  vbc/posX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.854    vbc/posX_reg[9]_i_12_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.971    vbc/posX_reg[9]_i_20_n_0
    SLICE_X62Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.190 r  vbc/posX_reg[9]_i_14/O[0]
                         net (fo=1, routed)           0.672     8.862    vbc/posX1[45]
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.295     9.157 r  vbc/posX[9]_i_7/O
                         net (fo=1, routed)           0.879    10.036    vbc/posX[9]_i_7_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  vbc/posX[9]_i_2/O
                         net (fo=53, routed)          0.477    10.637    vbc/posX[9]_i_2_n_0
    SLICE_X66Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.761 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    10.761    vbc/movement_counter[3]_i_5_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.274 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.274    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.528 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.493    12.021    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.367    12.388 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=13, routed)          0.862    13.250    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X73Y115        LUT3 (Prop_lut3_I2_O)        0.124    13.374 r  vbc/sprite_pixel_color[9]_i_3/O
                         net (fo=3, routed)           0.689    14.063    vbc/marioJumpLeftSprite/sprite_pixel_color_reg[5]
    SLICE_X73Y115        LUT6 (Prop_lut6_I2_O)        0.124    14.187 r  vbc/marioJumpLeftSprite/sprite_pixel_color[5]_i_1/O
                         net (fo=1, routed)           0.000    14.187    vbc/marioJumpLeftSprite_n_9
    SLICE_X73Y115        FDRE                                         r  vbc/sprite_pixel_color_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.573    14.995    vbc/ClkPort_IBUF_BUFG
    SLICE_X73Y115        FDRE                                         r  vbc/sprite_pixel_color_reg[5]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X73Y115        FDRE (Setup_fdre_C_D)        0.029    15.248    vbc/sprite_pixel_color_reg[5]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 4.365ns (48.713%)  route 4.596ns (51.287%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.197    vbc/marioSpeed_reg[0]
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  vbc/marioSpeed_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.792    vbc/marioSpeed_reg[0]_i_12_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  vbc/marioSpeed_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.909    vbc/marioSpeed_reg[0]_i_11_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  vbc/marioSpeed_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    vbc/marioSpeed_reg[0]_i_10_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.143    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.260    vbc/posX_reg[9]_i_16_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  vbc/posX_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.377    vbc/posX_reg[9]_i_13_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  vbc/posX_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    vbc/posX_reg[9]_i_10_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  vbc/posX_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.620    vbc/posX_reg[9]_i_11_n_0
    SLICE_X62Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.737    vbc/posX_reg[9]_i_21_n_0
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  vbc/posX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.854    vbc/posX_reg[9]_i_12_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.971    vbc/posX_reg[9]_i_20_n_0
    SLICE_X62Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.190 r  vbc/posX_reg[9]_i_14/O[0]
                         net (fo=1, routed)           0.672     8.862    vbc/posX1[45]
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.295     9.157 r  vbc/posX[9]_i_7/O
                         net (fo=1, routed)           0.879    10.036    vbc/posX[9]_i_7_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  vbc/posX[9]_i_2/O
                         net (fo=53, routed)          0.477    10.637    vbc/posX[9]_i_2_n_0
    SLICE_X66Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.761 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    10.761    vbc/movement_counter[3]_i_5_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.274 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.274    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.528 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.493    12.021    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.367    12.388 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=13, routed)          0.739    13.127    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X72Y117        LUT4 (Prop_lut4_I0_O)        0.124    13.251 r  vbc/walkAnimation[0]_i_1/O
                         net (fo=5, routed)           0.795    14.046    vbc/marioJumpLeftSprite/sprite_pixel_color_reg[4]
    SLICE_X72Y116        LUT6 (Prop_lut6_I2_O)        0.124    14.170 r  vbc/marioJumpLeftSprite/sprite_pixel_color[4]_i_1/O
                         net (fo=1, routed)           0.000    14.170    vbc/marioJumpLeftSprite_n_10
    SLICE_X72Y116        FDRE                                         r  vbc/sprite_pixel_color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.572    14.994    vbc/ClkPort_IBUF_BUFG
    SLICE_X72Y116        FDRE                                         r  vbc/sprite_pixel_color_reg[4]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X72Y116        FDRE (Setup_fdre_C_D)        0.031    15.249    vbc/sprite_pixel_color_reg[4]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.952ns  (logic 4.365ns (48.758%)  route 4.587ns (51.242%))
  Logic Levels:           20  (CARRY4=14 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.197    vbc/marioSpeed_reg[0]
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  vbc/marioSpeed_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.792    vbc/marioSpeed_reg[0]_i_12_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  vbc/marioSpeed_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.909    vbc/marioSpeed_reg[0]_i_11_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  vbc/marioSpeed_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    vbc/marioSpeed_reg[0]_i_10_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.143    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.260    vbc/posX_reg[9]_i_16_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  vbc/posX_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.377    vbc/posX_reg[9]_i_13_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  vbc/posX_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    vbc/posX_reg[9]_i_10_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  vbc/posX_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.620    vbc/posX_reg[9]_i_11_n_0
    SLICE_X62Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.737    vbc/posX_reg[9]_i_21_n_0
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  vbc/posX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.854    vbc/posX_reg[9]_i_12_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.971    vbc/posX_reg[9]_i_20_n_0
    SLICE_X62Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.190 r  vbc/posX_reg[9]_i_14/O[0]
                         net (fo=1, routed)           0.672     8.862    vbc/posX1[45]
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.295     9.157 r  vbc/posX[9]_i_7/O
                         net (fo=1, routed)           0.879    10.036    vbc/posX[9]_i_7_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  vbc/posX[9]_i_2/O
                         net (fo=53, routed)          0.477    10.637    vbc/posX[9]_i_2_n_0
    SLICE_X66Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.761 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    10.761    vbc/movement_counter[3]_i_5_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.274 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.274    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.528 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.493    12.021    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.367    12.388 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=13, routed)          0.862    13.250    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X73Y115        LUT3 (Prop_lut3_I2_O)        0.124    13.374 r  vbc/sprite_pixel_color[9]_i_3/O
                         net (fo=3, routed)           0.664    14.038    vbc/marioJumpLeftSprite/sprite_pixel_color_reg[5]
    SLICE_X73Y114        LUT6 (Prop_lut6_I2_O)        0.124    14.162 r  vbc/marioJumpLeftSprite/sprite_pixel_color[9]_i_1/O
                         net (fo=1, routed)           0.000    14.162    vbc/marioJumpLeftSprite_n_6
    SLICE_X73Y114        FDRE                                         r  vbc/sprite_pixel_color_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.574    14.996    vbc/ClkPort_IBUF_BUFG
    SLICE_X73Y114        FDRE                                         r  vbc/sprite_pixel_color_reg[9]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X73Y114        FDRE (Setup_fdre_C_D)        0.031    15.251    vbc/sprite_pixel_color_reg[9]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 4.365ns (48.879%)  route 4.565ns (51.121%))
  Logic Levels:           20  (CARRY4=14 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.197    vbc/marioSpeed_reg[0]
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  vbc/marioSpeed_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.792    vbc/marioSpeed_reg[0]_i_12_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  vbc/marioSpeed_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.909    vbc/marioSpeed_reg[0]_i_11_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  vbc/marioSpeed_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    vbc/marioSpeed_reg[0]_i_10_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.143    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.260    vbc/posX_reg[9]_i_16_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  vbc/posX_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.377    vbc/posX_reg[9]_i_13_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  vbc/posX_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    vbc/posX_reg[9]_i_10_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  vbc/posX_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.620    vbc/posX_reg[9]_i_11_n_0
    SLICE_X62Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.737    vbc/posX_reg[9]_i_21_n_0
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  vbc/posX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.854    vbc/posX_reg[9]_i_12_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.971    vbc/posX_reg[9]_i_20_n_0
    SLICE_X62Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.190 r  vbc/posX_reg[9]_i_14/O[0]
                         net (fo=1, routed)           0.672     8.862    vbc/posX1[45]
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.295     9.157 r  vbc/posX[9]_i_7/O
                         net (fo=1, routed)           0.879    10.036    vbc/posX[9]_i_7_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  vbc/posX[9]_i_2/O
                         net (fo=53, routed)          0.477    10.637    vbc/posX[9]_i_2_n_0
    SLICE_X66Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.761 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    10.761    vbc/movement_counter[3]_i_5_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.274 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.274    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.528 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.493    12.021    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.367    12.388 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=13, routed)          0.739    13.127    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X72Y117        LUT4 (Prop_lut4_I0_O)        0.124    13.251 r  vbc/walkAnimation[0]_i_1/O
                         net (fo=5, routed)           0.764    14.016    vbc/marioJumpLeftSprite/sprite_pixel_color_reg[4]
    SLICE_X73Y116        LUT6 (Prop_lut6_I2_O)        0.124    14.140 r  vbc/marioJumpLeftSprite/sprite_pixel_color[8]_i_1/O
                         net (fo=1, routed)           0.000    14.140    vbc/marioJumpLeftSprite_n_7
    SLICE_X73Y116        FDRE                                         r  vbc/sprite_pixel_color_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.572    14.994    vbc/ClkPort_IBUF_BUFG
    SLICE_X73Y116        FDRE                                         r  vbc/sprite_pixel_color_reg[8]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X73Y116        FDRE (Setup_fdre_C_D)        0.029    15.247    vbc/sprite_pixel_color_reg[8]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 4.365ns (49.496%)  route 4.454ns (50.504%))
  Logic Levels:           20  (CARRY4=14 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.197    vbc/marioSpeed_reg[0]
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  vbc/marioSpeed_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.792    vbc/marioSpeed_reg[0]_i_12_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  vbc/marioSpeed_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.909    vbc/marioSpeed_reg[0]_i_11_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  vbc/marioSpeed_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    vbc/marioSpeed_reg[0]_i_10_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.143    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.260    vbc/posX_reg[9]_i_16_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  vbc/posX_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.377    vbc/posX_reg[9]_i_13_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  vbc/posX_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    vbc/posX_reg[9]_i_10_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  vbc/posX_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.620    vbc/posX_reg[9]_i_11_n_0
    SLICE_X62Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.737    vbc/posX_reg[9]_i_21_n_0
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  vbc/posX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.854    vbc/posX_reg[9]_i_12_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.971    vbc/posX_reg[9]_i_20_n_0
    SLICE_X62Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.190 r  vbc/posX_reg[9]_i_14/O[0]
                         net (fo=1, routed)           0.672     8.862    vbc/posX1[45]
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.295     9.157 r  vbc/posX[9]_i_7/O
                         net (fo=1, routed)           0.879    10.036    vbc/posX[9]_i_7_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  vbc/posX[9]_i_2/O
                         net (fo=53, routed)          0.477    10.637    vbc/posX[9]_i_2_n_0
    SLICE_X66Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.761 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    10.761    vbc/movement_counter[3]_i_5_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.274 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.274    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.528 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.493    12.021    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.367    12.388 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=13, routed)          0.705    13.093    vbc/marioWalkRightSprite/sprite_pixel_color_reg[4]
    SLICE_X64Y115        LUT6 (Prop_lut6_I3_O)        0.124    13.217 r  vbc/marioWalkRightSprite/sprite_pixel_color[10]_i_3/O
                         net (fo=1, routed)           0.688    13.904    vbc/marioJumpLeftSprite/sprite_pixel_color_reg[10]_0
    SLICE_X72Y116        LUT6 (Prop_lut6_I5_O)        0.124    14.028 r  vbc/marioJumpLeftSprite/sprite_pixel_color[10]_i_1/O
                         net (fo=1, routed)           0.000    14.028    vbc/marioJumpLeftSprite_n_5
    SLICE_X72Y116        FDRE                                         r  vbc/sprite_pixel_color_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.572    14.994    vbc/ClkPort_IBUF_BUFG
    SLICE_X72Y116        FDRE                                         r  vbc/sprite_pixel_color_reg[10]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X72Y116        FDRE (Setup_fdre_C_D)        0.031    15.249    vbc/sprite_pixel_color_reg[10]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -14.028    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/walkAnimation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 4.241ns (49.492%)  route 4.328ns (50.508%))
  Logic Levels:           19  (CARRY4=14 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.197    vbc/marioSpeed_reg[0]
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  vbc/marioSpeed_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.792    vbc/marioSpeed_reg[0]_i_12_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  vbc/marioSpeed_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.909    vbc/marioSpeed_reg[0]_i_11_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  vbc/marioSpeed_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    vbc/marioSpeed_reg[0]_i_10_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.143    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.260    vbc/posX_reg[9]_i_16_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  vbc/posX_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.377    vbc/posX_reg[9]_i_13_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  vbc/posX_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    vbc/posX_reg[9]_i_10_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  vbc/posX_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.620    vbc/posX_reg[9]_i_11_n_0
    SLICE_X62Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.737    vbc/posX_reg[9]_i_21_n_0
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  vbc/posX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.854    vbc/posX_reg[9]_i_12_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.971    vbc/posX_reg[9]_i_20_n_0
    SLICE_X62Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.190 r  vbc/posX_reg[9]_i_14/O[0]
                         net (fo=1, routed)           0.672     8.862    vbc/posX1[45]
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.295     9.157 r  vbc/posX[9]_i_7/O
                         net (fo=1, routed)           0.879    10.036    vbc/posX[9]_i_7_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  vbc/posX[9]_i_2/O
                         net (fo=53, routed)          0.477    10.637    vbc/posX[9]_i_2_n_0
    SLICE_X66Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.761 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    10.761    vbc/movement_counter[3]_i_5_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.274 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.274    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.528 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.493    12.021    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X67Y118        LUT5 (Prop_lut5_I0_O)        0.367    12.388 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=13, routed)          0.739    13.127    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X72Y117        LUT4 (Prop_lut4_I0_O)        0.124    13.251 r  vbc/walkAnimation[0]_i_1/O
                         net (fo=5, routed)           0.527    13.778    vbc/walkAnimation[0]_i_1_n_0
    SLICE_X72Y116        FDRE                                         r  vbc/walkAnimation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.572    14.994    vbc/ClkPort_IBUF_BUFG
    SLICE_X72Y116        FDRE                                         r  vbc/walkAnimation_reg[0]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X72Y116        FDRE (Setup_fdre_C_D)       -0.047    15.171    vbc/walkAnimation_reg[0]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/movement_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 3.828ns (49.123%)  route 3.965ns (50.877%))
  Logic Levels:           17  (CARRY4=13 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.197    vbc/marioSpeed_reg[0]
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  vbc/marioSpeed_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.792    vbc/marioSpeed_reg[0]_i_12_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  vbc/marioSpeed_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.909    vbc/marioSpeed_reg[0]_i_11_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  vbc/marioSpeed_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    vbc/marioSpeed_reg[0]_i_10_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.143    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.260    vbc/posX_reg[9]_i_16_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  vbc/posX_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.377    vbc/posX_reg[9]_i_13_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  vbc/posX_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    vbc/posX_reg[9]_i_10_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  vbc/posX_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.620    vbc/posX_reg[9]_i_11_n_0
    SLICE_X62Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.737    vbc/posX_reg[9]_i_21_n_0
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  vbc/posX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.854    vbc/posX_reg[9]_i_12_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.971    vbc/posX_reg[9]_i_20_n_0
    SLICE_X62Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.190 r  vbc/posX_reg[9]_i_14/O[0]
                         net (fo=1, routed)           0.672     8.862    vbc/posX1[45]
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.295     9.157 r  vbc/posX[9]_i_7/O
                         net (fo=1, routed)           0.879    10.036    vbc/posX[9]_i_7_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  vbc/posX[9]_i_2/O
                         net (fo=53, routed)          0.477    10.637    vbc/posX[9]_i_2_n_0
    SLICE_X66Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.761 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    10.761    vbc/movement_counter[3]_i_5_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.305 r  vbc/movement_counter_reg[3]_i_3/O[2]
                         net (fo=4, routed)           0.783    12.088    vbc/movement_counter[2]
    SLICE_X67Y118        LUT6 (Prop_lut6_I2_O)        0.301    12.389 r  vbc/movement_counter[3]_i_1/O
                         net (fo=4, routed)           0.613    13.002    vbc/movement_counter[3]_i_1_n_0
    SLICE_X66Y118        FDRE                                         r  vbc/movement_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.486    14.908    vbc/ClkPort_IBUF_BUFG
    SLICE_X66Y118        FDRE                                         r  vbc/movement_counter_reg[0]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X66Y118        FDRE (Setup_fdre_C_R)       -0.524    14.608    vbc/movement_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/movement_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 3.828ns (49.123%)  route 3.965ns (50.877%))
  Logic Levels:           17  (CARRY4=13 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y117        FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.197    vbc/marioSpeed_reg[0]
    SLICE_X62Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  vbc/marioSpeed_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.792    vbc/marioSpeed_reg[0]_i_12_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  vbc/marioSpeed_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.909    vbc/marioSpeed_reg[0]_i_11_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  vbc/marioSpeed_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    vbc/marioSpeed_reg[0]_i_10_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.143    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.260    vbc/posX_reg[9]_i_16_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  vbc/posX_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.377    vbc/posX_reg[9]_i_13_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  vbc/posX_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.494    vbc/posX_reg[9]_i_10_n_0
    SLICE_X62Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  vbc/posX_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.620    vbc/posX_reg[9]_i_11_n_0
    SLICE_X62Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.737    vbc/posX_reg[9]_i_21_n_0
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  vbc/posX_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.854    vbc/posX_reg[9]_i_12_n_0
    SLICE_X62Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.971    vbc/posX_reg[9]_i_20_n_0
    SLICE_X62Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.190 r  vbc/posX_reg[9]_i_14/O[0]
                         net (fo=1, routed)           0.672     8.862    vbc/posX1[45]
    SLICE_X61Y125        LUT4 (Prop_lut4_I3_O)        0.295     9.157 r  vbc/posX[9]_i_7/O
                         net (fo=1, routed)           0.879    10.036    vbc/posX[9]_i_7_n_0
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.160 r  vbc/posX[9]_i_2/O
                         net (fo=53, routed)          0.477    10.637    vbc/posX[9]_i_2_n_0
    SLICE_X66Y118        LUT5 (Prop_lut5_I1_O)        0.124    10.761 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    10.761    vbc/movement_counter[3]_i_5_n_0
    SLICE_X66Y118        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.305 r  vbc/movement_counter_reg[3]_i_3/O[2]
                         net (fo=4, routed)           0.783    12.088    vbc/movement_counter[2]
    SLICE_X67Y118        LUT6 (Prop_lut6_I2_O)        0.301    12.389 r  vbc/movement_counter[3]_i_1/O
                         net (fo=4, routed)           0.613    13.002    vbc/movement_counter[3]_i_1_n_0
    SLICE_X66Y118        FDRE                                         r  vbc/movement_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.486    14.908    vbc/ClkPort_IBUF_BUFG
    SLICE_X66Y118        FDRE                                         r  vbc/movement_counter_reg[1]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X66Y118        FDRE (Setup_fdre_C_R)       -0.524    14.608    vbc/movement_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  1.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  cnt/refresh_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    cnt/refresh_reg[8]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  cnt/refresh_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    cnt/refresh_reg[8]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  cnt/refresh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    cnt/refresh_reg[8]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  cnt/refresh_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    cnt/refresh_reg[8]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  cnt/refresh_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    cnt/refresh_reg[12]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  cnt/refresh_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    cnt/refresh_reg[12]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vbc/isMarioPixel_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rgb_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.587     1.506    vbc/ClkPort_IBUF_BUFG
    SLICE_X75Y115        FDRE                                         r  vbc/isMarioPixel_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  vbc/isMarioPixel_d_reg/Q
                         net (fo=8, routed)           0.110     1.758    vbc/isMarioPixel_d
    SLICE_X74Y115        LUT3 (Prop_lut3_I1_O)        0.048     1.806 r  vbc/rgb_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vbc/rgb_next[5]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  vbc/rgb_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.858     2.023    vbc/ClkPort_IBUF_BUFG
    SLICE_X74Y115        FDRE                                         r  vbc/rgb_next_reg[5]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.131     1.650    vbc/rgb_next_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vbc/isMarioPixel_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rgb_next_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.587     1.506    vbc/ClkPort_IBUF_BUFG
    SLICE_X75Y115        FDRE                                         r  vbc/isMarioPixel_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  vbc/isMarioPixel_d_reg/Q
                         net (fo=8, routed)           0.114     1.762    vbc/isMarioPixel_d
    SLICE_X74Y115        LUT3 (Prop_lut3_I1_O)        0.048     1.810 r  vbc/rgb_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vbc/rgb_next[9]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  vbc/rgb_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.858     2.023    vbc/ClkPort_IBUF_BUFG
    SLICE_X74Y115        FDRE                                         r  vbc/rgb_next_reg[9]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.131     1.650    vbc/rgb_next_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vbc/isMarioPixel_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rgb_next_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.587     1.506    vbc/ClkPort_IBUF_BUFG
    SLICE_X75Y115        FDRE                                         r  vbc/isMarioPixel_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  vbc/isMarioPixel_d_reg/Q
                         net (fo=8, routed)           0.110     1.758    vbc/isMarioPixel_d
    SLICE_X74Y115        LUT3 (Prop_lut3_I1_O)        0.045     1.803 r  vbc/rgb_next[10]_i_1/O
                         net (fo=1, routed)           0.000     1.803    vbc/rgb_next[10]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  vbc/rgb_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.858     2.023    vbc/ClkPort_IBUF_BUFG
    SLICE_X74Y115        FDRE                                         r  vbc/rgb_next_reg[10]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.120     1.639    vbc/rgb_next_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vbc/isMarioPixel_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rgb_next_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.587     1.506    vbc/ClkPort_IBUF_BUFG
    SLICE_X75Y115        FDRE                                         r  vbc/isMarioPixel_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y115        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  vbc/isMarioPixel_d_reg/Q
                         net (fo=8, routed)           0.114     1.762    vbc/isMarioPixel_d
    SLICE_X74Y115        LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  vbc/rgb_next[11]_i_2/O
                         net (fo=1, routed)           0.000     1.807    vbc/rgb_next[11]_i_2_n_0
    SLICE_X74Y115        FDRE                                         r  vbc/rgb_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.858     2.023    vbc/ClkPort_IBUF_BUFG
    SLICE_X74Y115        FDRE                                         r  vbc/rgb_next_reg[11]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.121     1.640    vbc/rgb_next_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y46    vbc/marioIdleLeftSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y44    vbc/marioIdleRightSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y47    vbc/marioJumpLeftSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y45    vbc/marioJumpRightSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y46    vbc/marioWalkLeftSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y44    vbc/marioWalkRightSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y98     cnt/refresh_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y100    cnt/refresh_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y100    cnt/refresh_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y98     cnt/refresh_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y98     cnt/refresh_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y98     cnt/refresh_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y98     cnt/refresh_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[13]/C



