
RF_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066b4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000284  08006774  08006774  00016774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069f8  080069f8  00020154  2**0
                  CONTENTS
  4 .ARM          00000000  080069f8  080069f8  00020154  2**0
                  CONTENTS
  5 .preinit_array 00000000  080069f8  080069f8  00020154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069f8  080069f8  000169f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080069fc  080069fc  000169fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000154  20000000  08006a00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000538  20000154  08006b54  00020154  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000068c  08006b54  0002068c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020154  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001311e  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a8c  00000000  00000000  0003329a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  00036d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001138  00000000  00000000  00038048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001608c  00000000  00000000  00039180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c881  00000000  00000000  0004f20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006b960  00000000  00000000  0006ba8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d73ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004818  00000000  00000000  000d7440  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000154 	.word	0x20000154
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800675c 	.word	0x0800675c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000158 	.word	0x20000158
 8000104:	0800675c 	.word	0x0800675c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <errorStateHandler>:
 * 
 * @param stateData 
 * @param event 
 */
void errorStateHandler(void *stateData, struct event *event )
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	6039      	str	r1, [r7, #0]
   puts( "ENTERED ERROR STATE!" );
 800022a:	4b04      	ldr	r3, [pc, #16]	; (800023c <errorStateHandler+0x1c>)
 800022c:	0018      	movs	r0, r3
 800022e:	f005 fe9f 	bl	8005f70 <puts>
}
 8000232:	46c0      	nop			; (mov r8, r8)
 8000234:	46bd      	mov	sp, r7
 8000236:	b002      	add	sp, #8
 8000238:	bd80      	pop	{r7, pc}
 800023a:	46c0      	nop			; (mov r8, r8)
 800023c:	08006774 	.word	0x08006774

08000240 <rfRecvStateAction>:
 * @param event 
 * @param newStateData 
 */
void rfRecvStateAction( void *oldStateData, struct event *event,
      void *newStateData )
{   
 8000240:	b590      	push	{r4, r7, lr}
 8000242:	b0a5      	sub	sp, #148	; 0x94
 8000244:	af00      	add	r7, sp, #0
 8000246:	60f8      	str	r0, [r7, #12]
 8000248:	60b9      	str	r1, [r7, #8]
 800024a:	607a      	str	r2, [r7, #4]
    uint8_t user_rxBuffer[RF_PACKET_SIZE] = { 0 };
 800024c:	2410      	movs	r4, #16
 800024e:	193b      	adds	r3, r7, r4
 8000250:	2200      	movs	r2, #0
 8000252:	601a      	str	r2, [r3, #0]
 8000254:	3304      	adds	r3, #4
 8000256:	227c      	movs	r2, #124	; 0x7c
 8000258:	2100      	movs	r1, #0
 800025a:	0018      	movs	r0, r3
 800025c:	f005 fd2b 	bl	8005cb6 <memset>
    memcpy(user_rxBuffer, g_rxBuffer, g_rxBuffer[0]);
 8000260:	4b0d      	ldr	r3, [pc, #52]	; (8000298 <rfRecvStateAction+0x58>)
 8000262:	781b      	ldrb	r3, [r3, #0]
 8000264:	001a      	movs	r2, r3
 8000266:	490c      	ldr	r1, [pc, #48]	; (8000298 <rfRecvStateAction+0x58>)
 8000268:	193b      	adds	r3, r7, r4
 800026a:	0018      	movs	r0, r3
 800026c:	f005 fd1a 	bl	8005ca4 <memcpy>
    uartSendData(BSP_TTL_CHANNEL1, user_rxBuffer, user_rxBuffer[0]);
 8000270:	193b      	adds	r3, r7, r4
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	b29a      	uxth	r2, r3
 8000276:	193b      	adds	r3, r7, r4
 8000278:	0019      	movs	r1, r3
 800027a:	2000      	movs	r0, #0
 800027c:	f001 fc84 	bl	8001b88 <uartSendData>
    
    RF_StartRx(g_rxBuffer, RF_PACKET_SIZE, INFINITE);
 8000280:	2301      	movs	r3, #1
 8000282:	425a      	negs	r2, r3
 8000284:	4b04      	ldr	r3, [pc, #16]	; (8000298 <rfRecvStateAction+0x58>)
 8000286:	2180      	movs	r1, #128	; 0x80
 8000288:	0018      	movs	r0, r3
 800028a:	f001 f939 	bl	8001500 <RF_StartRx>
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	b025      	add	sp, #148	; 0x94
 8000294:	bd90      	pop	{r4, r7, pc}
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	20000274 	.word	0x20000274

0800029c <rfRecvEnableRecv>:
 * @param event 
 * @param newStateData 
 */
void rfRecvEnableRecv( void *oldStateData, struct event *event,
      void *newStateData )
{   
 800029c:	b580      	push	{r7, lr}
 800029e:	b084      	sub	sp, #16
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	60f8      	str	r0, [r7, #12]
 80002a4:	60b9      	str	r1, [r7, #8]
 80002a6:	607a      	str	r2, [r7, #4]
    RF_StartRx(g_rxBuffer, RF_PACKET_SIZE, INFINITE);
 80002a8:	2301      	movs	r3, #1
 80002aa:	425a      	negs	r2, r3
 80002ac:	4b04      	ldr	r3, [pc, #16]	; (80002c0 <rfRecvEnableRecv+0x24>)
 80002ae:	2180      	movs	r1, #128	; 0x80
 80002b0:	0018      	movs	r0, r3
 80002b2:	f001 f925 	bl	8001500 <RF_StartRx>
}
 80002b6:	46c0      	nop			; (mov r8, r8)
 80002b8:	46bd      	mov	sp, r7
 80002ba:	b004      	add	sp, #16
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	46c0      	nop			; (mov r8, r8)
 80002c0:	20000274 	.word	0x20000274

080002c4 <rfRecvStateEnter>:
 * 
 * @param stateData 
 * @param event 
 */
void rfRecvStateEnter( void *stateData, struct event *event )
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	6039      	str	r1, [r7, #0]
    RF_StartRx(g_rxBuffer, RF_PACKET_SIZE, INFINITE);
 80002ce:	2301      	movs	r3, #1
 80002d0:	425a      	negs	r2, r3
 80002d2:	4b05      	ldr	r3, [pc, #20]	; (80002e8 <rfRecvStateEnter+0x24>)
 80002d4:	2180      	movs	r1, #128	; 0x80
 80002d6:	0018      	movs	r0, r3
 80002d8:	f001 f912 	bl	8001500 <RF_StartRx>
    rfTimerEnable();
 80002dc:	f001 fb64 	bl	80019a8 <rfTimerEnable>
}
 80002e0:	46c0      	nop			; (mov r8, r8)
 80002e2:	46bd      	mov	sp, r7
 80002e4:	b002      	add	sp, #8
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	20000274 	.word	0x20000274

080002ec <rfRecvStateExit>:
 * 
 * @param stateData 
 * @param event 
 */
void rfRecvStateExit( void *stateData, struct event *event )
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
 80002f4:	6039      	str	r1, [r7, #0]
    rfTimerDisable();
 80002f6:	f001 fb63 	bl	80019c0 <rfTimerDisable>
}
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	46bd      	mov	sp, r7
 80002fe:	b002      	add	sp, #8
 8000300:	bd80      	pop	{r7, pc}
	...

08000304 <rfRecvDefaultStateAction>:
 * @param event 
 * @param newStateData 
 */
void rfRecvDefaultStateAction( void *oldStateData, struct event *event,
      void *newStateData )
{   
 8000304:	b580      	push	{r7, lr}
 8000306:	b086      	sub	sp, #24
 8000308:	af00      	add	r7, sp, #0
 800030a:	60f8      	str	r0, [r7, #12]
 800030c:	60b9      	str	r1, [r7, #8]
 800030e:	607a      	str	r2, [r7, #4]
    RF_Process();
 8000310:	f001 f942 	bl	8001598 <RF_Process>
    mq_push(&mq, &(struct msg){rfRecvDefaultEvent, NULL});
 8000314:	2110      	movs	r1, #16
 8000316:	187b      	adds	r3, r7, r1
 8000318:	2202      	movs	r2, #2
 800031a:	601a      	str	r2, [r3, #0]
 800031c:	187b      	adds	r3, r7, r1
 800031e:	2200      	movs	r2, #0
 8000320:	605a      	str	r2, [r3, #4]
 8000322:	187a      	adds	r2, r7, r1
 8000324:	4b04      	ldr	r3, [pc, #16]	; (8000338 <rfRecvDefaultStateAction+0x34>)
 8000326:	0011      	movs	r1, r2
 8000328:	0018      	movs	r0, r3
 800032a:	f005 fb02 	bl	8005932 <mq_push>
}
 800032e:	46c0      	nop			; (mov r8, r8)
 8000330:	46bd      	mov	sp, r7
 8000332:	b006      	add	sp, #24
 8000334:	bd80      	pop	{r7, pc}
 8000336:	46c0      	nop			; (mov r8, r8)
 8000338:	20000300 	.word	0x20000300

0800033c <rfSendStateAction>:
 * @param event 
 * @param newStateData 
 */
void rfSendStateAction( void *oldStateData, struct event *event,
      void *newStateData )
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0
 8000342:	60f8      	str	r0, [r7, #12]
 8000344:	60b9      	str	r1, [r7, #8]
 8000346:	607a      	str	r2, [r7, #4]
//    puts( "Resetting" );
   //todo: use uart send interface to send data
}
 8000348:	46c0      	nop			; (mov r8, r8)
 800034a:	46bd      	mov	sp, r7
 800034c:	b004      	add	sp, #16
 800034e:	bd80      	pop	{r7, pc}

08000350 <rfSendStateEnter>:
 * 
 * @param stateData 
 * @param event 
 */
void rfSendStateEnter( void *stateData, struct event *event )
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
 8000358:	6039      	str	r1, [r7, #0]
	bufferSize = uartGetData(BSP_TTL_CHANNEL1, txBuffer + 1, 256);
 800035a:	4b12      	ldr	r3, [pc, #72]	; (80003a4 <rfSendStateEnter+0x54>)
 800035c:	2280      	movs	r2, #128	; 0x80
 800035e:	0052      	lsls	r2, r2, #1
 8000360:	0019      	movs	r1, r3
 8000362:	2000      	movs	r0, #0
 8000364:	f001 fc6e 	bl	8001c44 <uartGetData>
 8000368:	0002      	movs	r2, r0
 800036a:	4b0f      	ldr	r3, [pc, #60]	; (80003a8 <rfSendStateEnter+0x58>)
 800036c:	601a      	str	r2, [r3, #0]
	if (bufferSize)
 800036e:	4b0e      	ldr	r3, [pc, #56]	; (80003a8 <rfSendStateEnter+0x58>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	2b00      	cmp	r3, #0
 8000374:	d012      	beq.n	800039c <rfSendStateEnter+0x4c>
        // uartSendData(BSP_TTL_CHANNEL1, txBuffer, bufferSize);
        // HAL_Delay_nMs(1000);

		/* reset the value */
		// bufferSize = 0;
        txBuffer[0] = bufferSize + 1;
 8000376:	4b0c      	ldr	r3, [pc, #48]	; (80003a8 <rfSendStateEnter+0x58>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	b2db      	uxtb	r3, r3
 800037c:	3301      	adds	r3, #1
 800037e:	b2da      	uxtb	r2, r3
 8000380:	4b0a      	ldr	r3, [pc, #40]	; (80003ac <rfSendStateEnter+0x5c>)
 8000382:	701a      	strb	r2, [r3, #0]
        RF_StartTx(txBuffer,  txBuffer[0] , INFINITE);
 8000384:	4b09      	ldr	r3, [pc, #36]	; (80003ac <rfSendStateEnter+0x5c>)
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	b299      	uxth	r1, r3
 800038a:	2301      	movs	r3, #1
 800038c:	425a      	negs	r2, r3
 800038e:	4b07      	ldr	r3, [pc, #28]	; (80003ac <rfSendStateEnter+0x5c>)
 8000390:	0018      	movs	r0, r3
 8000392:	f001 f8df 	bl	8001554 <RF_StartTx>
		uartResetData(BSP_TTL_CHANNEL1);
 8000396:	2000      	movs	r0, #0
 8000398:	f001 fc82 	bl	8001ca0 <uartResetData>
	}
}
 800039c:	46c0      	nop			; (mov r8, r8)
 800039e:	46bd      	mov	sp, r7
 80003a0:	b002      	add	sp, #8
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	20000171 	.word	0x20000171
 80003a8:	20000270 	.word	0x20000270
 80003ac:	20000170 	.word	0x20000170

080003b0 <rfSendStateExit>:
 * 
 * @param stateData 
 * @param event 
 */
void rfSendStateExit( void *stateData, struct event *event )
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	6039      	str	r1, [r7, #0]
   bufferSize = 0;
 80003ba:	4b03      	ldr	r3, [pc, #12]	; (80003c8 <rfSendStateExit+0x18>)
 80003bc:	2200      	movs	r2, #0
 80003be:	601a      	str	r2, [r3, #0]
}
 80003c0:	46c0      	nop			; (mov r8, r8)
 80003c2:	46bd      	mov	sp, r7
 80003c4:	b002      	add	sp, #8
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	20000270 	.word	0x20000270

080003cc <stateActuator>:
 * 
 * @param None
 * @retval None
 */
void stateActuator(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
    struct msg *msg;
    stateM_init(&m, &rfRecvState, &errorState);
 80003d2:	4a13      	ldr	r2, [pc, #76]	; (8000420 <stateActuator+0x54>)
 80003d4:	4913      	ldr	r1, [pc, #76]	; (8000424 <stateActuator+0x58>)
 80003d6:	4b14      	ldr	r3, [pc, #80]	; (8000428 <stateActuator+0x5c>)
 80003d8:	0018      	movs	r0, r3
 80003da:	f005 fb18 	bl	8005a0e <stateM_init>
    mq_init(&mq);
 80003de:	4b13      	ldr	r3, [pc, #76]	; (800042c <stateActuator+0x60>)
 80003e0:	0018      	movs	r0, r3
 80003e2:	f005 fa6c 	bl	80058be <mq_init>
    
    /* triggle state machine */
    mq_push(&mq, &(struct msg){rfRecvDefaultEvent, NULL});
 80003e6:	1d3b      	adds	r3, r7, #4
 80003e8:	2202      	movs	r2, #2
 80003ea:	601a      	str	r2, [r3, #0]
 80003ec:	1d3b      	adds	r3, r7, #4
 80003ee:	2200      	movs	r2, #0
 80003f0:	605a      	str	r2, [r3, #4]
 80003f2:	1d3a      	adds	r2, r7, #4
 80003f4:	4b0d      	ldr	r3, [pc, #52]	; (800042c <stateActuator+0x60>)
 80003f6:	0011      	movs	r1, r2
 80003f8:	0018      	movs	r0, r3
 80003fa:	f005 fa9a 	bl	8005932 <mq_push>

    while ( 1 )
    {
        if ((msg = mq_pop( &mq )) != NULL)
 80003fe:	4b0b      	ldr	r3, [pc, #44]	; (800042c <stateActuator+0x60>)
 8000400:	0018      	movs	r0, r3
 8000402:	f005 fad5 	bl	80059b0 <mq_pop>
 8000406:	0003      	movs	r3, r0
 8000408:	60fb      	str	r3, [r7, #12]
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	2b00      	cmp	r3, #0
 800040e:	d0f6      	beq.n	80003fe <stateActuator+0x32>
        {
            stateM_handleEvent(&m, (struct event *)msg);
 8000410:	68fa      	ldr	r2, [r7, #12]
 8000412:	4b05      	ldr	r3, [pc, #20]	; (8000428 <stateActuator+0x5c>)
 8000414:	0011      	movs	r1, r2
 8000416:	0018      	movs	r0, r3
 8000418:	f005 fb10 	bl	8005a3c <stateM_handleEvent>
        if ((msg = mq_pop( &mq )) != NULL)
 800041c:	e7ef      	b.n	80003fe <stateActuator+0x32>
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	200000b0 	.word	0x200000b0
 8000424:	20000064 	.word	0x20000064
 8000428:	200002f4 	.word	0x200002f4
 800042c:	20000300 	.word	0x20000300

08000430 <Cmt2300_SoftReset>:
/*! ********************************************************
* @name    Cmt2300_SoftReset
* @desc    Soft reset.
* *********************************************************/
void Cmt2300_SoftReset(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(0x7F, 0xFF);
 8000434:	21ff      	movs	r1, #255	; 0xff
 8000436:	207f      	movs	r0, #127	; 0x7f
 8000438:	f000 fd0c 	bl	8000e54 <Cmt2300_WriteReg>
}
 800043c:	46c0      	nop			; (mov r8, r8)
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}

08000442 <Cmt2300_GetChipStatus>:
*          CMT2300_STA_TX
*          CMT2300_STA_EEPROM
*          CMT2300_STA_CAL
* *********************************************************/
uint8_t Cmt2300_GetChipStatus(void)
{
 8000442:	b580      	push	{r7, lr}
 8000444:	af00      	add	r7, sp, #0
    return Cmt2300_ReadReg(CMT2300_CUS_MODE_STA) & CMT2300_MASK_CHIP_MODE_STA;
 8000446:	2061      	movs	r0, #97	; 0x61
 8000448:	f000 fced 	bl	8000e26 <Cmt2300_ReadReg>
 800044c:	0003      	movs	r3, r0
 800044e:	001a      	movs	r2, r3
 8000450:	230f      	movs	r3, #15
 8000452:	4013      	ands	r3, r2
 8000454:	b2db      	uxtb	r3, r3
}
 8000456:	0018      	movs	r0, r3
 8000458:	46bd      	mov	sp, r7
 800045a:	bd80      	pop	{r7, pc}

0800045c <Cmt2300_WaitChipStatus>:
* @desc    Wait the chip status, and 50*200 us as timeout.
* @param   nStatus: the chip status
* @return  true or false
* *********************************************************/
bool Cmt2300_WaitChipStatus(uint8_t nStatus)
{
 800045c:	b5b0      	push	{r4, r5, r7, lr}
 800045e:	b084      	sub	sp, #16
 8000460:	af00      	add	r7, sp, #0
 8000462:	0002      	movs	r2, r0
 8000464:	1dfb      	adds	r3, r7, #7
 8000466:	701a      	strb	r2, [r3, #0]
#ifdef ENABLE_WAIT_CHIP_STATUS
    uint8_t i;
    uint8_t temp;

    for (i = 0; i < 50; i++)
 8000468:	230f      	movs	r3, #15
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	2200      	movs	r2, #0
 800046e:	701a      	strb	r2, [r3, #0]
 8000470:	e013      	b.n	800049a <Cmt2300_WaitChipStatus+0x3e>
    {
        //			Cmt2300_DelayUs(200);
        temp = Cmt2300_GetChipStatus();
 8000472:	250e      	movs	r5, #14
 8000474:	197c      	adds	r4, r7, r5
 8000476:	f7ff ffe4 	bl	8000442 <Cmt2300_GetChipStatus>
 800047a:	0003      	movs	r3, r0
 800047c:	7023      	strb	r3, [r4, #0]
        if (nStatus == temp)
 800047e:	1dfa      	adds	r2, r7, #7
 8000480:	197b      	adds	r3, r7, r5
 8000482:	7812      	ldrb	r2, [r2, #0]
 8000484:	781b      	ldrb	r3, [r3, #0]
 8000486:	429a      	cmp	r2, r3
 8000488:	d101      	bne.n	800048e <Cmt2300_WaitChipStatus+0x32>
            return true;
 800048a:	2301      	movs	r3, #1
 800048c:	e00b      	b.n	80004a6 <Cmt2300_WaitChipStatus+0x4a>
    for (i = 0; i < 50; i++)
 800048e:	210f      	movs	r1, #15
 8000490:	187b      	adds	r3, r7, r1
 8000492:	781a      	ldrb	r2, [r3, #0]
 8000494:	187b      	adds	r3, r7, r1
 8000496:	3201      	adds	r2, #1
 8000498:	701a      	strb	r2, [r3, #0]
 800049a:	230f      	movs	r3, #15
 800049c:	18fb      	adds	r3, r7, r3
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	2b31      	cmp	r3, #49	; 0x31
 80004a2:	d9e6      	bls.n	8000472 <Cmt2300_WaitChipStatus+0x16>
    }

    return false;
 80004a4:	2300      	movs	r3, #0
#else
    return true;
#endif
}
 80004a6:	0018      	movs	r0, r3
 80004a8:	46bd      	mov	sp, r7
 80004aa:	b004      	add	sp, #16
 80004ac:	bdb0      	pop	{r4, r5, r7, pc}

080004ae <Cmt2300_ConfigPktLenthType>:
//							CMT2300_PKT_TYPE_FIXED
//							CMT2300_PKT_TYPE_VARIABLE

//-----------------------------------------------------------------------------------------------
void Cmt2300_ConfigPktLenthType(uint8_t PktLenthType)
{
 80004ae:	b580      	push	{r7, lr}
 80004b0:	b084      	sub	sp, #16
 80004b2:	af00      	add	r7, sp, #0
 80004b4:	0002      	movs	r2, r0
 80004b6:	1dfb      	adds	r3, r7, #7
 80004b8:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_PKT14) & (~CMT2300_MASK_PKT_TYPE);
 80004ba:	2045      	movs	r0, #69	; 0x45
 80004bc:	f000 fcb3 	bl	8000e26 <Cmt2300_ReadReg>
 80004c0:	0003      	movs	r3, r0
 80004c2:	0019      	movs	r1, r3
 80004c4:	200f      	movs	r0, #15
 80004c6:	183b      	adds	r3, r7, r0
 80004c8:	2201      	movs	r2, #1
 80004ca:	4391      	bics	r1, r2
 80004cc:	000a      	movs	r2, r1
 80004ce:	701a      	strb	r2, [r3, #0]
    ;
    Cmt2300_WriteReg(CMT2300_CUS_PKT14, tmp | PktLenthType);
 80004d0:	183a      	adds	r2, r7, r0
 80004d2:	1dfb      	adds	r3, r7, #7
 80004d4:	7812      	ldrb	r2, [r2, #0]
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	4313      	orrs	r3, r2
 80004da:	b2db      	uxtb	r3, r3
 80004dc:	0019      	movs	r1, r3
 80004de:	2045      	movs	r0, #69	; 0x45
 80004e0:	f000 fcb8 	bl	8000e54 <Cmt2300_WriteReg>
}
 80004e4:	46c0      	nop			; (mov r8, r8)
 80004e6:	46bd      	mov	sp, r7
 80004e8:	b004      	add	sp, #16
 80004ea:	bd80      	pop	{r7, pc}

080004ec <Cmt2300_GoSleep>:
* @name    Cmt2300_GoSleep
* @desc    Entry SLEEP mode.
* @return  true or false
* *********************************************************/
bool Cmt2300_GoSleep(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(CMT2300_CUS_MODE_CTL, CMT2300_GO_SLEEP);
 80004f0:	2110      	movs	r1, #16
 80004f2:	2060      	movs	r0, #96	; 0x60
 80004f4:	f000 fcae 	bl	8000e54 <Cmt2300_WriteReg>
    return Cmt2300_WaitChipStatus(CMT2300_STA_SLEEP);
 80004f8:	2001      	movs	r0, #1
 80004fa:	f7ff ffaf 	bl	800045c <Cmt2300_WaitChipStatus>
 80004fe:	0003      	movs	r3, r0
}
 8000500:	0018      	movs	r0, r3
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}

08000506 <Cmt2300_GoStby>:
* @name    Cmt2300_GoStby
* @desc    Entry Sleep mode.
* @return  true or false
* *********************************************************/
bool Cmt2300_GoStby(void)
{
 8000506:	b580      	push	{r7, lr}
 8000508:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(CMT2300_CUS_MODE_CTL, CMT2300_GO_STBY);
 800050a:	2102      	movs	r1, #2
 800050c:	2060      	movs	r0, #96	; 0x60
 800050e:	f000 fca1 	bl	8000e54 <Cmt2300_WriteReg>
    return Cmt2300_WaitChipStatus(CMT2300_STA_STBY);
 8000512:	2002      	movs	r0, #2
 8000514:	f7ff ffa2 	bl	800045c <Cmt2300_WaitChipStatus>
 8000518:	0003      	movs	r3, r0
}
 800051a:	0018      	movs	r0, r3
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}

08000520 <Cmt2300_GoTx>:
* @name    Cmt2300_GoTx
* @desc    Entry Tx mode.
* @return  true or false
* *********************************************************/
bool Cmt2300_GoTx(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(CMT2300_CUS_MODE_CTL, CMT2300_GO_TX);
 8000524:	2140      	movs	r1, #64	; 0x40
 8000526:	2060      	movs	r0, #96	; 0x60
 8000528:	f000 fc94 	bl	8000e54 <Cmt2300_WriteReg>
    return Cmt2300_WaitChipStatus(CMT2300_STA_TX);
 800052c:	2006      	movs	r0, #6
 800052e:	f7ff ff95 	bl	800045c <Cmt2300_WaitChipStatus>
 8000532:	0003      	movs	r3, r0
}
 8000534:	0018      	movs	r0, r3
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}

0800053a <Cmt2300_GoRx>:
* @name    Cmt2300_GoRx
* @desc    Entry Rx mode.
* @return  true or false
* *********************************************************/
bool Cmt2300_GoRx(void)
{
 800053a:	b580      	push	{r7, lr}
 800053c:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(CMT2300_CUS_MODE_CTL, CMT2300_GO_RX);
 800053e:	2108      	movs	r1, #8
 8000540:	2060      	movs	r0, #96	; 0x60
 8000542:	f000 fc87 	bl	8000e54 <Cmt2300_WriteReg>
    return Cmt2300_WaitChipStatus(CMT2300_STA_RX);
 8000546:	2005      	movs	r0, #5
 8000548:	f7ff ff88 	bl	800045c <Cmt2300_WaitChipStatus>
 800054c:	0003      	movs	r3, r0
}
 800054e:	0018      	movs	r0, r3
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}

08000554 <Cmt2300_ConfigGpio>:
*            CMT2300_GPIO4_SEL_INT1
*            CMT2300_GPIO4_SEL_DOUT 
*            CMT2300_GPIO4_SEL_DCLK
* *********************************************************/
void Cmt2300_ConfigGpio(uint8_t nGpioSel)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
 800055a:	0002      	movs	r2, r0
 800055c:	1dfb      	adds	r3, r7, #7
 800055e:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_IO_SEL, nGpioSel);
 8000560:	1dfb      	adds	r3, r7, #7
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	0019      	movs	r1, r3
 8000566:	2065      	movs	r0, #101	; 0x65
 8000568:	f000 fc74 	bl	8000e54 <Cmt2300_WriteReg>
}
 800056c:	46c0      	nop			; (mov r8, r8)
 800056e:	46bd      	mov	sp, r7
 8000570:	b002      	add	sp, #8
 8000572:	bd80      	pop	{r7, pc}

08000574 <Cmt2300_ConfigInterrupt>:
*            CMT2300_INT_SEL_LED
*            CMT2300_INT_SEL_TRX_ACTIVE
*            CMT2300_INT_SEL_PKT_DONE
* *********************************************************/
void Cmt2300_ConfigInterrupt(uint8_t nInt1Sel, uint8_t nInt2Sel)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	0002      	movs	r2, r0
 800057c:	1dfb      	adds	r3, r7, #7
 800057e:	701a      	strb	r2, [r3, #0]
 8000580:	1dbb      	adds	r3, r7, #6
 8000582:	1c0a      	adds	r2, r1, #0
 8000584:	701a      	strb	r2, [r3, #0]
    nInt1Sel &= CMT2300_MASK_INT1_SEL;
 8000586:	1dfb      	adds	r3, r7, #7
 8000588:	1dfa      	adds	r2, r7, #7
 800058a:	7812      	ldrb	r2, [r2, #0]
 800058c:	211f      	movs	r1, #31
 800058e:	400a      	ands	r2, r1
 8000590:	701a      	strb	r2, [r3, #0]
    nInt1Sel |= (~CMT2300_MASK_INT1_SEL) & Cmt2300_ReadReg(CMT2300_CUS_INT1_CTL);
 8000592:	2066      	movs	r0, #102	; 0x66
 8000594:	f000 fc47 	bl	8000e26 <Cmt2300_ReadReg>
 8000598:	0003      	movs	r3, r0
 800059a:	001a      	movs	r2, r3
 800059c:	231f      	movs	r3, #31
 800059e:	439a      	bics	r2, r3
 80005a0:	0013      	movs	r3, r2
 80005a2:	b25a      	sxtb	r2, r3
 80005a4:	1dfb      	adds	r3, r7, #7
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	b25b      	sxtb	r3, r3
 80005aa:	4313      	orrs	r3, r2
 80005ac:	b25a      	sxtb	r2, r3
 80005ae:	1dfb      	adds	r3, r7, #7
 80005b0:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_INT1_CTL, nInt1Sel);
 80005b2:	1dfb      	adds	r3, r7, #7
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	0019      	movs	r1, r3
 80005b8:	2066      	movs	r0, #102	; 0x66
 80005ba:	f000 fc4b 	bl	8000e54 <Cmt2300_WriteReg>

    nInt2Sel &= CMT2300_MASK_INT2_SEL;
 80005be:	1dbb      	adds	r3, r7, #6
 80005c0:	1dba      	adds	r2, r7, #6
 80005c2:	7812      	ldrb	r2, [r2, #0]
 80005c4:	211f      	movs	r1, #31
 80005c6:	400a      	ands	r2, r1
 80005c8:	701a      	strb	r2, [r3, #0]
    nInt2Sel |= (~CMT2300_MASK_INT2_SEL) & Cmt2300_ReadReg(CMT2300_CUS_INT2_CTL);
 80005ca:	2067      	movs	r0, #103	; 0x67
 80005cc:	f000 fc2b 	bl	8000e26 <Cmt2300_ReadReg>
 80005d0:	0003      	movs	r3, r0
 80005d2:	001a      	movs	r2, r3
 80005d4:	231f      	movs	r3, #31
 80005d6:	439a      	bics	r2, r3
 80005d8:	0013      	movs	r3, r2
 80005da:	b25a      	sxtb	r2, r3
 80005dc:	1dbb      	adds	r3, r7, #6
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	b25b      	sxtb	r3, r3
 80005e2:	4313      	orrs	r3, r2
 80005e4:	b25a      	sxtb	r2, r3
 80005e6:	1dbb      	adds	r3, r7, #6
 80005e8:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_INT2_CTL, nInt2Sel);
 80005ea:	1dbb      	adds	r3, r7, #6
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	0019      	movs	r1, r3
 80005f0:	2067      	movs	r0, #103	; 0x67
 80005f2:	f000 fc2f 	bl	8000e54 <Cmt2300_WriteReg>
}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	46bd      	mov	sp, r7
 80005fa:	b002      	add	sp, #8
 80005fc:	bd80      	pop	{r7, pc}

080005fe <Cmt2300_EnableAntennaSwitch>:
*               GPIO1: RX_ACTIVE, GPIO2: TX_ACTIVE
*            1: RF_SWT1_EN=0, RF_SWT2_EN=1
*               GPIO1: RX_ACTIVE, GPIO2: ~RX_ACTIVE
* *********************************************************/
void Cmt2300_EnableAntennaSwitch(uint8_t nMode)
{
 80005fe:	b5b0      	push	{r4, r5, r7, lr}
 8000600:	b084      	sub	sp, #16
 8000602:	af00      	add	r7, sp, #0
 8000604:	0002      	movs	r2, r0
 8000606:	1dfb      	adds	r3, r7, #7
 8000608:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_INT1_CTL);
 800060a:	250f      	movs	r5, #15
 800060c:	197c      	adds	r4, r7, r5
 800060e:	2066      	movs	r0, #102	; 0x66
 8000610:	f000 fc09 	bl	8000e26 <Cmt2300_ReadReg>
 8000614:	0003      	movs	r3, r0
 8000616:	7023      	strb	r3, [r4, #0]

    if (0 == nMode)
 8000618:	1dfb      	adds	r3, r7, #7
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d10d      	bne.n	800063c <Cmt2300_EnableAntennaSwitch+0x3e>
    {
        tmp |= CMT2300_MASK_RF_SWT1_EN;
 8000620:	197b      	adds	r3, r7, r5
 8000622:	197a      	adds	r2, r7, r5
 8000624:	7812      	ldrb	r2, [r2, #0]
 8000626:	2180      	movs	r1, #128	; 0x80
 8000628:	4249      	negs	r1, r1
 800062a:	430a      	orrs	r2, r1
 800062c:	701a      	strb	r2, [r3, #0]
        tmp &= ~CMT2300_MASK_RF_SWT2_EN;
 800062e:	197b      	adds	r3, r7, r5
 8000630:	197a      	adds	r2, r7, r5
 8000632:	7812      	ldrb	r2, [r2, #0]
 8000634:	2140      	movs	r1, #64	; 0x40
 8000636:	438a      	bics	r2, r1
 8000638:	701a      	strb	r2, [r3, #0]
 800063a:	e010      	b.n	800065e <Cmt2300_EnableAntennaSwitch+0x60>
    }
    else if (1 == nMode)
 800063c:	1dfb      	adds	r3, r7, #7
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d10c      	bne.n	800065e <Cmt2300_EnableAntennaSwitch+0x60>
    {
        tmp &= ~CMT2300_MASK_RF_SWT1_EN;
 8000644:	200f      	movs	r0, #15
 8000646:	183b      	adds	r3, r7, r0
 8000648:	183a      	adds	r2, r7, r0
 800064a:	7812      	ldrb	r2, [r2, #0]
 800064c:	217f      	movs	r1, #127	; 0x7f
 800064e:	400a      	ands	r2, r1
 8000650:	701a      	strb	r2, [r3, #0]
        tmp |= CMT2300_MASK_RF_SWT2_EN;
 8000652:	183b      	adds	r3, r7, r0
 8000654:	183a      	adds	r2, r7, r0
 8000656:	7812      	ldrb	r2, [r2, #0]
 8000658:	2140      	movs	r1, #64	; 0x40
 800065a:	430a      	orrs	r2, r1
 800065c:	701a      	strb	r2, [r3, #0]
    }

    Cmt2300_WriteReg(CMT2300_CUS_INT1_CTL, tmp);
 800065e:	230f      	movs	r3, #15
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	0019      	movs	r1, r3
 8000666:	2066      	movs	r0, #102	; 0x66
 8000668:	f000 fbf4 	bl	8000e54 <Cmt2300_WriteReg>
}
 800066c:	46c0      	nop			; (mov r8, r8)
 800066e:	46bd      	mov	sp, r7
 8000670:	b004      	add	sp, #16
 8000672:	bdb0      	pop	{r4, r5, r7, pc}

08000674 <Cmt2300_EnableInterrupt>:
*            CMT2300_MASK_NODE_OK_EN  |
*            CMT2300_MASK_CRC_OK_EN   |
*            CMT2300_MASK_PKT_DONE_EN
* *********************************************************/
void Cmt2300_EnableInterrupt(uint8_t nEnable)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	0002      	movs	r2, r0
 800067c:	1dfb      	adds	r3, r7, #7
 800067e:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_INT_EN, nEnable);
 8000680:	1dfb      	adds	r3, r7, #7
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	0019      	movs	r1, r3
 8000686:	2068      	movs	r0, #104	; 0x68
 8000688:	f000 fbe4 	bl	8000e54 <Cmt2300_WriteReg>
}
 800068c:	46c0      	nop			; (mov r8, r8)
 800068e:	46bd      	mov	sp, r7
 8000690:	b002      	add	sp, #8
 8000692:	bd80      	pop	{r7, pc}

08000694 <Cmt2300_EnableFifoMerge>:
* @desc    Enable FIFO merge.
* @param   bEnable(true): use a single 64-byte FIFO for either Tx or Rx
*          bEnable(false): use a 32-byte FIFO for Tx and another 32-byte FIFO for Rx(default)
* *********************************************************/
void Cmt2300_EnableFifoMerge(bool bEnable)
{
 8000694:	b5b0      	push	{r4, r5, r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	0002      	movs	r2, r0
 800069c:	1dfb      	adds	r3, r7, #7
 800069e:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_FIFO_CTL);
 80006a0:	250f      	movs	r5, #15
 80006a2:	197c      	adds	r4, r7, r5
 80006a4:	2069      	movs	r0, #105	; 0x69
 80006a6:	f000 fbbe 	bl	8000e26 <Cmt2300_ReadReg>
 80006aa:	0003      	movs	r3, r0
 80006ac:	7023      	strb	r3, [r4, #0]

    if (bEnable)
 80006ae:	1dfb      	adds	r3, r7, #7
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d006      	beq.n	80006c4 <Cmt2300_EnableFifoMerge+0x30>
        tmp |= CMT2300_MASK_FIFO_MERGE_EN;
 80006b6:	197b      	adds	r3, r7, r5
 80006b8:	197a      	adds	r2, r7, r5
 80006ba:	7812      	ldrb	r2, [r2, #0]
 80006bc:	2102      	movs	r1, #2
 80006be:	430a      	orrs	r2, r1
 80006c0:	701a      	strb	r2, [r3, #0]
 80006c2:	e006      	b.n	80006d2 <Cmt2300_EnableFifoMerge+0x3e>
    else
        tmp &= ~CMT2300_MASK_FIFO_MERGE_EN;
 80006c4:	220f      	movs	r2, #15
 80006c6:	18bb      	adds	r3, r7, r2
 80006c8:	18ba      	adds	r2, r7, r2
 80006ca:	7812      	ldrb	r2, [r2, #0]
 80006cc:	2102      	movs	r1, #2
 80006ce:	438a      	bics	r2, r1
 80006d0:	701a      	strb	r2, [r3, #0]

    Cmt2300_WriteReg(CMT2300_CUS_FIFO_CTL, tmp);
 80006d2:	230f      	movs	r3, #15
 80006d4:	18fb      	adds	r3, r7, r3
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	0019      	movs	r1, r3
 80006da:	2069      	movs	r0, #105	; 0x69
 80006dc:	f000 fbba 	bl	8000e54 <Cmt2300_WriteReg>
}
 80006e0:	46c0      	nop			; (mov r8, r8)
 80006e2:	46bd      	mov	sp, r7
 80006e4:	b004      	add	sp, #16
 80006e6:	bdb0      	pop	{r4, r5, r7, pc}

080006e8 <Cmt2300_EnableReadFifo>:
/*! ********************************************************
* @name    Cmt2300_EnableReadFifo
* @desc    Enable SPI to read the FIFO.
* *********************************************************/
void Cmt2300_EnableReadFifo(void)
{
 80006e8:	b590      	push	{r4, r7, lr}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_FIFO_CTL);
 80006ee:	1dfc      	adds	r4, r7, #7
 80006f0:	2069      	movs	r0, #105	; 0x69
 80006f2:	f000 fb98 	bl	8000e26 <Cmt2300_ReadReg>
 80006f6:	0003      	movs	r3, r0
 80006f8:	7023      	strb	r3, [r4, #0]
    tmp &= ~CMT2300_MASK_SPI_FIFO_RD_WR_SEL;
 80006fa:	1dfb      	adds	r3, r7, #7
 80006fc:	1dfa      	adds	r2, r7, #7
 80006fe:	7812      	ldrb	r2, [r2, #0]
 8000700:	2101      	movs	r1, #1
 8000702:	438a      	bics	r2, r1
 8000704:	701a      	strb	r2, [r3, #0]
    tmp &= ~CMT2300_MASK_FIFO_RX_TX_SEL;
 8000706:	1dfb      	adds	r3, r7, #7
 8000708:	1dfa      	adds	r2, r7, #7
 800070a:	7812      	ldrb	r2, [r2, #0]
 800070c:	2104      	movs	r1, #4
 800070e:	438a      	bics	r2, r1
 8000710:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_FIFO_CTL, tmp);
 8000712:	1dfb      	adds	r3, r7, #7
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	0019      	movs	r1, r3
 8000718:	2069      	movs	r0, #105	; 0x69
 800071a:	f000 fb9b 	bl	8000e54 <Cmt2300_WriteReg>
}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	b003      	add	sp, #12
 8000724:	bd90      	pop	{r4, r7, pc}

08000726 <Cmt2300_EnableWriteFifo>:
/*! ********************************************************
* @name    Cmt2300_EnableWriteFifo
* @desc    Enable SPI to write the FIFO.
* *********************************************************/
void Cmt2300_EnableWriteFifo(void)
{
 8000726:	b590      	push	{r4, r7, lr}
 8000728:	b083      	sub	sp, #12
 800072a:	af00      	add	r7, sp, #0
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_FIFO_CTL);
 800072c:	1dfc      	adds	r4, r7, #7
 800072e:	2069      	movs	r0, #105	; 0x69
 8000730:	f000 fb79 	bl	8000e26 <Cmt2300_ReadReg>
 8000734:	0003      	movs	r3, r0
 8000736:	7023      	strb	r3, [r4, #0]
    tmp |= CMT2300_MASK_SPI_FIFO_RD_WR_SEL;
 8000738:	1dfb      	adds	r3, r7, #7
 800073a:	1dfa      	adds	r2, r7, #7
 800073c:	7812      	ldrb	r2, [r2, #0]
 800073e:	2101      	movs	r1, #1
 8000740:	430a      	orrs	r2, r1
 8000742:	701a      	strb	r2, [r3, #0]
    tmp |= CMT2300_MASK_FIFO_RX_TX_SEL;
 8000744:	1dfb      	adds	r3, r7, #7
 8000746:	1dfa      	adds	r2, r7, #7
 8000748:	7812      	ldrb	r2, [r2, #0]
 800074a:	2104      	movs	r1, #4
 800074c:	430a      	orrs	r2, r1
 800074e:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_FIFO_CTL, tmp);
 8000750:	1dfb      	adds	r3, r7, #7
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	0019      	movs	r1, r3
 8000756:	2069      	movs	r0, #105	; 0x69
 8000758:	f000 fb7c 	bl	8000e54 <Cmt2300_WriteReg>
}
 800075c:	46c0      	nop			; (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	b003      	add	sp, #12
 8000762:	bd90      	pop	{r4, r7, pc}

08000764 <Cmt2300_ClearFifo>:
*            CMT2300_MASK_TX_FIFO_FULL_FLG |
*            CMT2300_MASK_TX_FIFO_NMTY_FLG |
*            CMT2300_MASK_TX_FIFO_TH_FLG
* *********************************************************/
uint8_t Cmt2300_ClearFifo(void)
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_FIFO_CLR);
 800076a:	1dfc      	adds	r4, r7, #7
 800076c:	206c      	movs	r0, #108	; 0x6c
 800076e:	f000 fb5a 	bl	8000e26 <Cmt2300_ReadReg>
 8000772:	0003      	movs	r3, r0
 8000774:	7023      	strb	r3, [r4, #0]
    Cmt2300_WriteReg(CMT2300_CUS_FIFO_CLR, CMT2300_MASK_FIFO_CLR_RX | CMT2300_MASK_FIFO_CLR_TX);
 8000776:	2103      	movs	r1, #3
 8000778:	206c      	movs	r0, #108	; 0x6c
 800077a:	f000 fb6b 	bl	8000e54 <Cmt2300_WriteReg>
    return tmp;
 800077e:	1dfb      	adds	r3, r7, #7
 8000780:	781b      	ldrb	r3, [r3, #0]
}
 8000782:	0018      	movs	r0, r3
 8000784:	46bd      	mov	sp, r7
 8000786:	b003      	add	sp, #12
 8000788:	bd90      	pop	{r4, r7, pc}

0800078a <Cmt2300_ClearInterruptFlags>:
*            CMT2300_MASK_NODE_OK_FLG  |
*            CMT2300_MASK_CRC_OK_FLG   |
*            CMT2300_MASK_PKT_OK_FLG
* *********************************************************/
uint8_t Cmt2300_ClearInterruptFlags(void)
{
 800078a:	b590      	push	{r4, r7, lr}
 800078c:	b083      	sub	sp, #12
 800078e:	af00      	add	r7, sp, #0
    uint8_t nFlag1, nFlag2;
    uint8_t nClr1 = 0;
 8000790:	1d7b      	adds	r3, r7, #5
 8000792:	2200      	movs	r2, #0
 8000794:	701a      	strb	r2, [r3, #0]
    uint8_t nClr2 = 0;
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
    uint8_t nRet = 0;
 800079c:	1cfb      	adds	r3, r7, #3
 800079e:	2200      	movs	r2, #0
 80007a0:	701a      	strb	r2, [r3, #0]
    uint8_t nIntPolar;

    nIntPolar = Cmt2300_ReadReg(CMT2300_CUS_INT1_CTL);
 80007a2:	1cbc      	adds	r4, r7, #2
 80007a4:	2066      	movs	r0, #102	; 0x66
 80007a6:	f000 fb3e 	bl	8000e26 <Cmt2300_ReadReg>
 80007aa:	0003      	movs	r3, r0
 80007ac:	7023      	strb	r3, [r4, #0]
    nIntPolar = (nIntPolar & CMT2300_MASK_INT_POLAR) ? 1 : 0;
 80007ae:	1cbb      	adds	r3, r7, #2
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	115b      	asrs	r3, r3, #5
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	1cbb      	adds	r3, r7, #2
 80007b8:	2101      	movs	r1, #1
 80007ba:	400a      	ands	r2, r1
 80007bc:	701a      	strb	r2, [r3, #0]

    nFlag1 = Cmt2300_ReadReg(CMT2300_CUS_INT_FLAG);
 80007be:	1dfc      	adds	r4, r7, #7
 80007c0:	206d      	movs	r0, #109	; 0x6d
 80007c2:	f000 fb30 	bl	8000e26 <Cmt2300_ReadReg>
 80007c6:	0003      	movs	r3, r0
 80007c8:	7023      	strb	r3, [r4, #0]
    nFlag2 = Cmt2300_ReadReg(CMT2300_CUS_INT_CLR1);
 80007ca:	1dbc      	adds	r4, r7, #6
 80007cc:	206a      	movs	r0, #106	; 0x6a
 80007ce:	f000 fb2a 	bl	8000e26 <Cmt2300_ReadReg>
 80007d2:	0003      	movs	r3, r0
 80007d4:	7023      	strb	r3, [r4, #0]

    if (nIntPolar)
 80007d6:	1cbb      	adds	r3, r7, #2
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d009      	beq.n	80007f2 <Cmt2300_ClearInterruptFlags+0x68>
    {
        /* Interrupt flag active-low */
        nFlag1 = ~nFlag1;
 80007de:	1dfb      	adds	r3, r7, #7
 80007e0:	1dfa      	adds	r2, r7, #7
 80007e2:	7812      	ldrb	r2, [r2, #0]
 80007e4:	43d2      	mvns	r2, r2
 80007e6:	701a      	strb	r2, [r3, #0]
        nFlag2 = ~nFlag2;
 80007e8:	1dbb      	adds	r3, r7, #6
 80007ea:	1dba      	adds	r2, r7, #6
 80007ec:	7812      	ldrb	r2, [r2, #0]
 80007ee:	43d2      	mvns	r2, r2
 80007f0:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_LBD_FLG & nFlag1)
 80007f2:	1dfb      	adds	r3, r7, #7
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	b25b      	sxtb	r3, r3
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	da05      	bge.n	8000808 <Cmt2300_ClearInterruptFlags+0x7e>
    {
        nClr2 |= CMT2300_MASK_LBD_CLR; /* Clear LBD_FLG */
 80007fc:	1d3b      	adds	r3, r7, #4
 80007fe:	1d3a      	adds	r2, r7, #4
 8000800:	7812      	ldrb	r2, [r2, #0]
 8000802:	2120      	movs	r1, #32
 8000804:	430a      	orrs	r2, r1
 8000806:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_COL_ERR_FLG & nFlag1)
 8000808:	1dfb      	adds	r3, r7, #7
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2240      	movs	r2, #64	; 0x40
 800080e:	4013      	ands	r3, r2
 8000810:	b2db      	uxtb	r3, r3
 8000812:	2b00      	cmp	r3, #0
 8000814:	d005      	beq.n	8000822 <Cmt2300_ClearInterruptFlags+0x98>
    {
        nClr2 |= CMT2300_MASK_PKT_DONE_CLR; /* Clear COL_ERR_FLG by PKT_DONE_CLR */
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	1d3a      	adds	r2, r7, #4
 800081a:	7812      	ldrb	r2, [r2, #0]
 800081c:	2101      	movs	r1, #1
 800081e:	430a      	orrs	r2, r1
 8000820:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_PKT_ERR_FLG & nFlag1)
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	2220      	movs	r2, #32
 8000828:	4013      	ands	r3, r2
 800082a:	b2db      	uxtb	r3, r3
 800082c:	2b00      	cmp	r3, #0
 800082e:	d005      	beq.n	800083c <Cmt2300_ClearInterruptFlags+0xb2>
    {
        nClr2 |= CMT2300_MASK_PKT_DONE_CLR; /* Clear PKT_ERR_FLG by PKT_DONE_CLR */
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	1d3a      	adds	r2, r7, #4
 8000834:	7812      	ldrb	r2, [r2, #0]
 8000836:	2101      	movs	r1, #1
 8000838:	430a      	orrs	r2, r1
 800083a:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_PREAM_OK_FLG & nFlag1)
 800083c:	1dfb      	adds	r3, r7, #7
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	2210      	movs	r2, #16
 8000842:	4013      	ands	r3, r2
 8000844:	b2db      	uxtb	r3, r3
 8000846:	2b00      	cmp	r3, #0
 8000848:	d00b      	beq.n	8000862 <Cmt2300_ClearInterruptFlags+0xd8>
    {
        nClr2 |= CMT2300_MASK_PREAM_OK_CLR; /* Clear PREAM_OK_FLG */
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	1d3a      	adds	r2, r7, #4
 800084e:	7812      	ldrb	r2, [r2, #0]
 8000850:	2110      	movs	r1, #16
 8000852:	430a      	orrs	r2, r1
 8000854:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_PREAM_OK_FLG;  /* Return PREAM_OK_FLG */
 8000856:	1cfb      	adds	r3, r7, #3
 8000858:	1cfa      	adds	r2, r7, #3
 800085a:	7812      	ldrb	r2, [r2, #0]
 800085c:	2110      	movs	r1, #16
 800085e:	430a      	orrs	r2, r1
 8000860:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_SYNC_OK_FLG & nFlag1)
 8000862:	1dfb      	adds	r3, r7, #7
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	2208      	movs	r2, #8
 8000868:	4013      	ands	r3, r2
 800086a:	b2db      	uxtb	r3, r3
 800086c:	2b00      	cmp	r3, #0
 800086e:	d00b      	beq.n	8000888 <Cmt2300_ClearInterruptFlags+0xfe>
    {
        nClr2 |= CMT2300_MASK_SYNC_OK_CLR; /* Clear SYNC_OK_FLG */
 8000870:	1d3b      	adds	r3, r7, #4
 8000872:	1d3a      	adds	r2, r7, #4
 8000874:	7812      	ldrb	r2, [r2, #0]
 8000876:	2108      	movs	r1, #8
 8000878:	430a      	orrs	r2, r1
 800087a:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_SYNC_OK_FLG;  /* Return SYNC_OK_FLG */
 800087c:	1cfb      	adds	r3, r7, #3
 800087e:	1cfa      	adds	r2, r7, #3
 8000880:	7812      	ldrb	r2, [r2, #0]
 8000882:	2108      	movs	r1, #8
 8000884:	430a      	orrs	r2, r1
 8000886:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_NODE_OK_FLG & nFlag1)
 8000888:	1dfb      	adds	r3, r7, #7
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2204      	movs	r2, #4
 800088e:	4013      	ands	r3, r2
 8000890:	b2db      	uxtb	r3, r3
 8000892:	2b00      	cmp	r3, #0
 8000894:	d00b      	beq.n	80008ae <Cmt2300_ClearInterruptFlags+0x124>
    {
        nClr2 |= CMT2300_MASK_NODE_OK_CLR; /* Clear NODE_OK_FLG */
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	1d3a      	adds	r2, r7, #4
 800089a:	7812      	ldrb	r2, [r2, #0]
 800089c:	2104      	movs	r1, #4
 800089e:	430a      	orrs	r2, r1
 80008a0:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_NODE_OK_FLG;  /* Return NODE_OK_FLG */
 80008a2:	1cfb      	adds	r3, r7, #3
 80008a4:	1cfa      	adds	r2, r7, #3
 80008a6:	7812      	ldrb	r2, [r2, #0]
 80008a8:	2104      	movs	r1, #4
 80008aa:	430a      	orrs	r2, r1
 80008ac:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_CRC_OK_FLG & nFlag1)
 80008ae:	1dfb      	adds	r3, r7, #7
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	2202      	movs	r2, #2
 80008b4:	4013      	ands	r3, r2
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d00b      	beq.n	80008d4 <Cmt2300_ClearInterruptFlags+0x14a>
    {
        nClr2 |= CMT2300_MASK_CRC_OK_CLR; /* Clear CRC_OK_FLG */
 80008bc:	1d3b      	adds	r3, r7, #4
 80008be:	1d3a      	adds	r2, r7, #4
 80008c0:	7812      	ldrb	r2, [r2, #0]
 80008c2:	2102      	movs	r1, #2
 80008c4:	430a      	orrs	r2, r1
 80008c6:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_CRC_OK_FLG;  /* Return CRC_OK_FLG */
 80008c8:	1cfb      	adds	r3, r7, #3
 80008ca:	1cfa      	adds	r2, r7, #3
 80008cc:	7812      	ldrb	r2, [r2, #0]
 80008ce:	2102      	movs	r1, #2
 80008d0:	430a      	orrs	r2, r1
 80008d2:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_PKT_OK_FLG & nFlag1)
 80008d4:	1dfb      	adds	r3, r7, #7
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2201      	movs	r2, #1
 80008da:	4013      	ands	r3, r2
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d00b      	beq.n	80008fa <Cmt2300_ClearInterruptFlags+0x170>
    {
        nClr2 |= CMT2300_MASK_PKT_DONE_CLR; /* Clear PKT_OK_FLG */
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	1d3a      	adds	r2, r7, #4
 80008e6:	7812      	ldrb	r2, [r2, #0]
 80008e8:	2101      	movs	r1, #1
 80008ea:	430a      	orrs	r2, r1
 80008ec:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_PKT_OK_FLG;    /* Return PKT_OK_FLG */
 80008ee:	1cfb      	adds	r3, r7, #3
 80008f0:	1cfa      	adds	r2, r7, #3
 80008f2:	7812      	ldrb	r2, [r2, #0]
 80008f4:	2101      	movs	r1, #1
 80008f6:	430a      	orrs	r2, r1
 80008f8:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_SL_TMO_FLG & nFlag2)
 80008fa:	1dbb      	adds	r3, r7, #6
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2220      	movs	r2, #32
 8000900:	4013      	ands	r3, r2
 8000902:	b2db      	uxtb	r3, r3
 8000904:	2b00      	cmp	r3, #0
 8000906:	d00c      	beq.n	8000922 <Cmt2300_ClearInterruptFlags+0x198>
    {
        nClr1 |= CMT2300_MASK_SL_TMO_CLR; /* Clear SL_TMO_FLG */
 8000908:	1d7b      	adds	r3, r7, #5
 800090a:	1d7a      	adds	r2, r7, #5
 800090c:	7812      	ldrb	r2, [r2, #0]
 800090e:	2102      	movs	r1, #2
 8000910:	430a      	orrs	r2, r1
 8000912:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_SL_TMO_EN;   /* Return SL_TMO_FLG by SL_TMO_EN */
 8000914:	1cfb      	adds	r3, r7, #3
 8000916:	1cfa      	adds	r2, r7, #3
 8000918:	7812      	ldrb	r2, [r2, #0]
 800091a:	2180      	movs	r1, #128	; 0x80
 800091c:	4249      	negs	r1, r1
 800091e:	430a      	orrs	r2, r1
 8000920:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_RX_TMO_FLG & nFlag2)
 8000922:	1dbb      	adds	r3, r7, #6
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2210      	movs	r2, #16
 8000928:	4013      	ands	r3, r2
 800092a:	b2db      	uxtb	r3, r3
 800092c:	2b00      	cmp	r3, #0
 800092e:	d00b      	beq.n	8000948 <Cmt2300_ClearInterruptFlags+0x1be>
    {
        nClr1 |= CMT2300_MASK_RX_TMO_CLR; /* Clear RX_TMO_FLG */
 8000930:	1d7b      	adds	r3, r7, #5
 8000932:	1d7a      	adds	r2, r7, #5
 8000934:	7812      	ldrb	r2, [r2, #0]
 8000936:	2101      	movs	r1, #1
 8000938:	430a      	orrs	r2, r1
 800093a:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_RX_TMO_EN;   /* Return RX_TMO_FLG by RX_TMO_EN */
 800093c:	1cfb      	adds	r3, r7, #3
 800093e:	1cfa      	adds	r2, r7, #3
 8000940:	7812      	ldrb	r2, [r2, #0]
 8000942:	2140      	movs	r1, #64	; 0x40
 8000944:	430a      	orrs	r2, r1
 8000946:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_TX_DONE_FLG & nFlag2)
 8000948:	1dbb      	adds	r3, r7, #6
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2208      	movs	r2, #8
 800094e:	4013      	ands	r3, r2
 8000950:	b2db      	uxtb	r3, r3
 8000952:	2b00      	cmp	r3, #0
 8000954:	d00b      	beq.n	800096e <Cmt2300_ClearInterruptFlags+0x1e4>
    {
        nClr1 |= CMT2300_MASK_TX_DONE_CLR; /* Clear TX_DONE_FLG */
 8000956:	1d7b      	adds	r3, r7, #5
 8000958:	1d7a      	adds	r2, r7, #5
 800095a:	7812      	ldrb	r2, [r2, #0]
 800095c:	2104      	movs	r1, #4
 800095e:	430a      	orrs	r2, r1
 8000960:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_TX_DONE_EN;   /* Return TX_DONE_FLG by TX_DONE_EN */
 8000962:	1cfb      	adds	r3, r7, #3
 8000964:	1cfa      	adds	r2, r7, #3
 8000966:	7812      	ldrb	r2, [r2, #0]
 8000968:	2120      	movs	r1, #32
 800096a:	430a      	orrs	r2, r1
 800096c:	701a      	strb	r2, [r3, #0]
    }

    Cmt2300_WriteReg(CMT2300_CUS_INT_CLR1, nClr1);
 800096e:	1d7b      	adds	r3, r7, #5
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	0019      	movs	r1, r3
 8000974:	206a      	movs	r0, #106	; 0x6a
 8000976:	f000 fa6d 	bl	8000e54 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(CMT2300_CUS_INT_CLR2, nClr2);
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	0019      	movs	r1, r3
 8000980:	206b      	movs	r0, #107	; 0x6b
 8000982:	f000 fa67 	bl	8000e54 <Cmt2300_WriteReg>

    if (nIntPolar)
 8000986:	1cbb      	adds	r3, r7, #2
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d004      	beq.n	8000998 <Cmt2300_ClearInterruptFlags+0x20e>
    {
        /* Interrupt flag active-low */
        nRet = ~nRet;
 800098e:	1cfb      	adds	r3, r7, #3
 8000990:	1cfa      	adds	r2, r7, #3
 8000992:	7812      	ldrb	r2, [r2, #0]
 8000994:	43d2      	mvns	r2, r2
 8000996:	701a      	strb	r2, [r3, #0]
    }

    return nRet;
 8000998:	1cfb      	adds	r3, r7, #3
 800099a:	781b      	ldrb	r3, [r3, #0]
}
 800099c:	0018      	movs	r0, r3
 800099e:	46bd      	mov	sp, r7
 80009a0:	b003      	add	sp, #12
 80009a2:	bd90      	pop	{r4, r7, pc}

080009a4 <Cmt2300_ConfigDataRate>:
            =6 100k
            =7 200k

* *********************************************************/
void Cmt2300_ConfigDataRate(uint8_t DataRate)
{
 80009a4:	b590      	push	{r4, r7, lr}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	0002      	movs	r2, r0
 80009ac:	1dfb      	adds	r3, r7, #7
 80009ae:	701a      	strb	r2, [r3, #0]
 
    uint8_t tmp = Cmt2300_ReadReg(0x04) & 0x0f;
 80009b0:	2004      	movs	r0, #4
 80009b2:	f000 fa38 	bl	8000e26 <Cmt2300_ReadReg>
 80009b6:	0003      	movs	r3, r0
 80009b8:	0019      	movs	r1, r3
 80009ba:	240f      	movs	r4, #15
 80009bc:	193b      	adds	r3, r7, r4
 80009be:	220f      	movs	r2, #15
 80009c0:	400a      	ands	r2, r1
 80009c2:	701a      	strb	r2, [r3, #0]

    Cmt2300_ConfigRegBank(CMT2300_DATA_RATE_BANK_ADDR, g_cmt2300DataRate_SetTab[DataRate], CMT2300_DATA_RATE_BANK_SIZE);
 80009c4:	1dfb      	adds	r3, r7, #7
 80009c6:	781a      	ldrb	r2, [r3, #0]
 80009c8:	0013      	movs	r3, r2
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	189b      	adds	r3, r3, r2
 80009ce:	00db      	lsls	r3, r3, #3
 80009d0:	4a4d      	ldr	r2, [pc, #308]	; (8000b08 <Cmt2300_ConfigDataRate+0x164>)
 80009d2:	189b      	adds	r3, r3, r2
 80009d4:	2218      	movs	r2, #24
 80009d6:	0019      	movs	r1, r3
 80009d8:	2020      	movs	r0, #32
 80009da:	f000 f9ec 	bl	8000db6 <Cmt2300_ConfigRegBank>
    Cmt2300_WriteReg(0x04, (g_cmt2300DataRate_SetTab2[DataRate][0] & (~0x0f)) | tmp);
 80009de:	1dfb      	adds	r3, r7, #7
 80009e0:	781a      	ldrb	r2, [r3, #0]
 80009e2:	494a      	ldr	r1, [pc, #296]	; (8000b0c <Cmt2300_ConfigDataRate+0x168>)
 80009e4:	0013      	movs	r3, r2
 80009e6:	00db      	lsls	r3, r3, #3
 80009e8:	189b      	adds	r3, r3, r2
 80009ea:	5c5b      	ldrb	r3, [r3, r1]
 80009ec:	b25b      	sxtb	r3, r3
 80009ee:	220f      	movs	r2, #15
 80009f0:	4393      	bics	r3, r2
 80009f2:	b25a      	sxtb	r2, r3
 80009f4:	193b      	adds	r3, r7, r4
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	b25b      	sxtb	r3, r3
 80009fa:	4313      	orrs	r3, r2
 80009fc:	b25b      	sxtb	r3, r3
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	0019      	movs	r1, r3
 8000a02:	2004      	movs	r0, #4
 8000a04:	f000 fa26 	bl	8000e54 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x55, g_cmt2300DataRate_SetTab2[DataRate][1]);
 8000a08:	1dfb      	adds	r3, r7, #7
 8000a0a:	781a      	ldrb	r2, [r3, #0]
 8000a0c:	493f      	ldr	r1, [pc, #252]	; (8000b0c <Cmt2300_ConfigDataRate+0x168>)
 8000a0e:	0013      	movs	r3, r2
 8000a10:	00db      	lsls	r3, r3, #3
 8000a12:	189b      	adds	r3, r3, r2
 8000a14:	18cb      	adds	r3, r1, r3
 8000a16:	3301      	adds	r3, #1
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	0019      	movs	r1, r3
 8000a1c:	2055      	movs	r0, #85	; 0x55
 8000a1e:	f000 fa19 	bl	8000e54 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x56, g_cmt2300DataRate_SetTab2[DataRate][2]);
 8000a22:	1dfb      	adds	r3, r7, #7
 8000a24:	781a      	ldrb	r2, [r3, #0]
 8000a26:	4939      	ldr	r1, [pc, #228]	; (8000b0c <Cmt2300_ConfigDataRate+0x168>)
 8000a28:	0013      	movs	r3, r2
 8000a2a:	00db      	lsls	r3, r3, #3
 8000a2c:	189b      	adds	r3, r3, r2
 8000a2e:	18cb      	adds	r3, r1, r3
 8000a30:	3302      	adds	r3, #2
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	0019      	movs	r1, r3
 8000a36:	2056      	movs	r0, #86	; 0x56
 8000a38:	f000 fa0c 	bl	8000e54 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x57, g_cmt2300DataRate_SetTab2[DataRate][3]);
 8000a3c:	1dfb      	adds	r3, r7, #7
 8000a3e:	781a      	ldrb	r2, [r3, #0]
 8000a40:	4932      	ldr	r1, [pc, #200]	; (8000b0c <Cmt2300_ConfigDataRate+0x168>)
 8000a42:	0013      	movs	r3, r2
 8000a44:	00db      	lsls	r3, r3, #3
 8000a46:	189b      	adds	r3, r3, r2
 8000a48:	18cb      	adds	r3, r1, r3
 8000a4a:	3303      	adds	r3, #3
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	0019      	movs	r1, r3
 8000a50:	2057      	movs	r0, #87	; 0x57
 8000a52:	f000 f9ff 	bl	8000e54 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x58, g_cmt2300DataRate_SetTab2[DataRate][4]);
 8000a56:	1dfb      	adds	r3, r7, #7
 8000a58:	781a      	ldrb	r2, [r3, #0]
 8000a5a:	492c      	ldr	r1, [pc, #176]	; (8000b0c <Cmt2300_ConfigDataRate+0x168>)
 8000a5c:	0013      	movs	r3, r2
 8000a5e:	00db      	lsls	r3, r3, #3
 8000a60:	189b      	adds	r3, r3, r2
 8000a62:	18cb      	adds	r3, r1, r3
 8000a64:	3304      	adds	r3, #4
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	0019      	movs	r1, r3
 8000a6a:	2058      	movs	r0, #88	; 0x58
 8000a6c:	f000 f9f2 	bl	8000e54 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x59, g_cmt2300DataRate_SetTab2[DataRate][5]);
 8000a70:	1dfb      	adds	r3, r7, #7
 8000a72:	781a      	ldrb	r2, [r3, #0]
 8000a74:	4925      	ldr	r1, [pc, #148]	; (8000b0c <Cmt2300_ConfigDataRate+0x168>)
 8000a76:	0013      	movs	r3, r2
 8000a78:	00db      	lsls	r3, r3, #3
 8000a7a:	189b      	adds	r3, r3, r2
 8000a7c:	18cb      	adds	r3, r1, r3
 8000a7e:	3305      	adds	r3, #5
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	0019      	movs	r1, r3
 8000a84:	2059      	movs	r0, #89	; 0x59
 8000a86:	f000 f9e5 	bl	8000e54 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5a, g_cmt2300DataRate_SetTab2[DataRate][6]);
 8000a8a:	1dfb      	adds	r3, r7, #7
 8000a8c:	781a      	ldrb	r2, [r3, #0]
 8000a8e:	491f      	ldr	r1, [pc, #124]	; (8000b0c <Cmt2300_ConfigDataRate+0x168>)
 8000a90:	0013      	movs	r3, r2
 8000a92:	00db      	lsls	r3, r3, #3
 8000a94:	189b      	adds	r3, r3, r2
 8000a96:	18cb      	adds	r3, r1, r3
 8000a98:	3306      	adds	r3, #6
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	0019      	movs	r1, r3
 8000a9e:	205a      	movs	r0, #90	; 0x5a
 8000aa0:	f000 f9d8 	bl	8000e54 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5b, g_cmt2300DataRate_SetTab2[DataRate][7]);
 8000aa4:	1dfb      	adds	r3, r7, #7
 8000aa6:	781a      	ldrb	r2, [r3, #0]
 8000aa8:	4918      	ldr	r1, [pc, #96]	; (8000b0c <Cmt2300_ConfigDataRate+0x168>)
 8000aaa:	0013      	movs	r3, r2
 8000aac:	00db      	lsls	r3, r3, #3
 8000aae:	189b      	adds	r3, r3, r2
 8000ab0:	18cb      	adds	r3, r1, r3
 8000ab2:	3307      	adds	r3, #7
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	0019      	movs	r1, r3
 8000ab8:	205b      	movs	r0, #91	; 0x5b
 8000aba:	f000 f9cb 	bl	8000e54 <Cmt2300_WriteReg>
    tmp = Cmt2300_ReadReg(0x5e) & 0x3f;
 8000abe:	205e      	movs	r0, #94	; 0x5e
 8000ac0:	f000 f9b1 	bl	8000e26 <Cmt2300_ReadReg>
 8000ac4:	0003      	movs	r3, r0
 8000ac6:	0019      	movs	r1, r3
 8000ac8:	193b      	adds	r3, r7, r4
 8000aca:	223f      	movs	r2, #63	; 0x3f
 8000acc:	400a      	ands	r2, r1
 8000ace:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(0x5e, (g_cmt2300DataRate_SetTab2[DataRate][8] & (~0x3f)) | tmp);
 8000ad0:	1dfb      	adds	r3, r7, #7
 8000ad2:	781a      	ldrb	r2, [r3, #0]
 8000ad4:	490d      	ldr	r1, [pc, #52]	; (8000b0c <Cmt2300_ConfigDataRate+0x168>)
 8000ad6:	0013      	movs	r3, r2
 8000ad8:	00db      	lsls	r3, r3, #3
 8000ada:	189b      	adds	r3, r3, r2
 8000adc:	18cb      	adds	r3, r1, r3
 8000ade:	3308      	adds	r3, #8
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	b25b      	sxtb	r3, r3
 8000ae4:	223f      	movs	r2, #63	; 0x3f
 8000ae6:	4393      	bics	r3, r2
 8000ae8:	b25a      	sxtb	r2, r3
 8000aea:	193b      	adds	r3, r7, r4
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	4313      	orrs	r3, r2
 8000af2:	b25b      	sxtb	r3, r3
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	0019      	movs	r1, r3
 8000af8:	205e      	movs	r0, #94	; 0x5e
 8000afa:	f000 f9ab 	bl	8000e54 <Cmt2300_WriteReg>
}
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	46bd      	mov	sp, r7
 8000b02:	b005      	add	sp, #20
 8000b04:	bd90      	pop	{r4, r7, pc}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	080067a8 	.word	0x080067a8
 8000b0c:	08006868 	.word	0x08006868

08000b10 <Cmt2300_ConfigDataMode>:
//							CMT2300_DATA_MODE_DIRECT
//							CMT2300_DATA_MODE_PACKET

//-----------------------------------------------------------------------------------------------
void Cmt2300_ConfigDataMode(uint8_t DataMode)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	0002      	movs	r2, r0
 8000b18:	1dfb      	adds	r3, r7, #7
 8000b1a:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_PKT1) & (~0x03);
 8000b1c:	2038      	movs	r0, #56	; 0x38
 8000b1e:	f000 f982 	bl	8000e26 <Cmt2300_ReadReg>
 8000b22:	0003      	movs	r3, r0
 8000b24:	0019      	movs	r1, r3
 8000b26:	200f      	movs	r0, #15
 8000b28:	183b      	adds	r3, r7, r0
 8000b2a:	2203      	movs	r2, #3
 8000b2c:	4391      	bics	r1, r2
 8000b2e:	000a      	movs	r2, r1
 8000b30:	701a      	strb	r2, [r3, #0]
    ;
    Cmt2300_WriteReg(CMT2300_CUS_PKT1, tmp | DataMode);
 8000b32:	183a      	adds	r2, r7, r0
 8000b34:	1dfb      	adds	r3, r7, #7
 8000b36:	7812      	ldrb	r2, [r2, #0]
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	0019      	movs	r1, r3
 8000b40:	2038      	movs	r0, #56	; 0x38
 8000b42:	f000 f987 	bl	8000e54 <Cmt2300_WriteReg>
}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	b004      	add	sp, #16
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <Cmt2300_ConfigTxPower>:
* @name    Cmt2300_ConfigTxPower
* @desc    
* @param   TxPower = 0,1,2,34,5,6,7
* *********************************************************/
void Cmt2300_ConfigTxPower(uint8_t TxPower)
{
 8000b50:	b590      	push	{r4, r7, lr}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	0002      	movs	r2, r0
 8000b58:	1dfb      	adds	r3, r7, #7
 8000b5a:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(0x03) & (~0x01);
 8000b5c:	2003      	movs	r0, #3
 8000b5e:	f000 f962 	bl	8000e26 <Cmt2300_ReadReg>
 8000b62:	0003      	movs	r3, r0
 8000b64:	0019      	movs	r1, r3
 8000b66:	230f      	movs	r3, #15
 8000b68:	18fb      	adds	r3, r7, r3
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	4391      	bics	r1, r2
 8000b6e:	000a      	movs	r2, r1
 8000b70:	701a      	strb	r2, [r3, #0]

    if(TxPower>7)
 8000b72:	1dfb      	adds	r3, r7, #7
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	2b07      	cmp	r3, #7
 8000b78:	d902      	bls.n	8000b80 <Cmt2300_ConfigTxPower+0x30>
    {
       TxPower=7;
 8000b7a:	1dfb      	adds	r3, r7, #7
 8000b7c:	2207      	movs	r2, #7
 8000b7e:	701a      	strb	r2, [r3, #0]
    }
    
    Cmt2300_WriteReg(0x03, (g_cmt2300TxPower_Tab[TxPower][0] & 0x01) | tmp);
 8000b80:	1dfb      	adds	r3, r7, #7
 8000b82:	781a      	ldrb	r2, [r3, #0]
 8000b84:	4b25      	ldr	r3, [pc, #148]	; (8000c1c <Cmt2300_ConfigTxPower+0xcc>)
 8000b86:	0092      	lsls	r2, r2, #2
 8000b88:	5cd3      	ldrb	r3, [r2, r3]
 8000b8a:	b25b      	sxtb	r3, r3
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	4013      	ands	r3, r2
 8000b90:	b25a      	sxtb	r2, r3
 8000b92:	240f      	movs	r4, #15
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	b25b      	sxtb	r3, r3
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	b25b      	sxtb	r3, r3
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	0019      	movs	r1, r3
 8000ba2:	2003      	movs	r0, #3
 8000ba4:	f000 f956 	bl	8000e54 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5c, g_cmt2300TxPower_Tab[TxPower][1]);
 8000ba8:	1dfb      	adds	r3, r7, #7
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	4a1b      	ldr	r2, [pc, #108]	; (8000c1c <Cmt2300_ConfigTxPower+0xcc>)
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	18d3      	adds	r3, r2, r3
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	0019      	movs	r1, r3
 8000bb8:	205c      	movs	r0, #92	; 0x5c
 8000bba:	f000 f94b 	bl	8000e54 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5d, g_cmt2300TxPower_Tab[TxPower][2]);
 8000bbe:	1dfb      	adds	r3, r7, #7
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	4a16      	ldr	r2, [pc, #88]	; (8000c1c <Cmt2300_ConfigTxPower+0xcc>)
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	18d3      	adds	r3, r2, r3
 8000bc8:	3302      	adds	r3, #2
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	0019      	movs	r1, r3
 8000bce:	205d      	movs	r0, #93	; 0x5d
 8000bd0:	f000 f940 	bl	8000e54 <Cmt2300_WriteReg>
    tmp = Cmt2300_ReadReg(0x5e) & (~0x3f);
 8000bd4:	205e      	movs	r0, #94	; 0x5e
 8000bd6:	f000 f926 	bl	8000e26 <Cmt2300_ReadReg>
 8000bda:	0003      	movs	r3, r0
 8000bdc:	0019      	movs	r1, r3
 8000bde:	193b      	adds	r3, r7, r4
 8000be0:	223f      	movs	r2, #63	; 0x3f
 8000be2:	4391      	bics	r1, r2
 8000be4:	000a      	movs	r2, r1
 8000be6:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(0x5e, (g_cmt2300TxPower_Tab[TxPower][3] & 0x3f) | tmp);
 8000be8:	1dfb      	adds	r3, r7, #7
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	4a0b      	ldr	r2, [pc, #44]	; (8000c1c <Cmt2300_ConfigTxPower+0xcc>)
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	18d3      	adds	r3, r2, r3
 8000bf2:	3303      	adds	r3, #3
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	b25b      	sxtb	r3, r3
 8000bf8:	223f      	movs	r2, #63	; 0x3f
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	b25a      	sxtb	r2, r3
 8000bfe:	193b      	adds	r3, r7, r4
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	b25b      	sxtb	r3, r3
 8000c04:	4313      	orrs	r3, r2
 8000c06:	b25b      	sxtb	r3, r3
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	0019      	movs	r1, r3
 8000c0c:	205e      	movs	r0, #94	; 0x5e
 8000c0e:	f000 f921 	bl	8000e54 <Cmt2300_WriteReg>
}
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b005      	add	sp, #20
 8000c18:	bd90      	pop	{r4, r7, pc}
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	080068b0 	.word	0x080068b0

08000c20 <Cmt2300_IsExist>:
* @name    Cmt2300_IsExist
* @desc    Chip indentify.
* @return  true: chip is exist, false: chip not found
* *********************************************************/
bool Cmt2300_IsExist(void)
{
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
    uint8_t back, dat;

    back = Cmt2300_ReadReg(CMT2300_CUS_PKT17);
 8000c26:	1dfc      	adds	r4, r7, #7
 8000c28:	2048      	movs	r0, #72	; 0x48
 8000c2a:	f000 f8fc 	bl	8000e26 <Cmt2300_ReadReg>
 8000c2e:	0003      	movs	r3, r0
 8000c30:	7023      	strb	r3, [r4, #0]
    Cmt2300_WriteReg(CMT2300_CUS_PKT17, 0xAA);
 8000c32:	21aa      	movs	r1, #170	; 0xaa
 8000c34:	2048      	movs	r0, #72	; 0x48
 8000c36:	f000 f90d 	bl	8000e54 <Cmt2300_WriteReg>

    // system_delay_us(5*20);

    dat = Cmt2300_ReadReg(CMT2300_CUS_PKT17);
 8000c3a:	1dbc      	adds	r4, r7, #6
 8000c3c:	2048      	movs	r0, #72	; 0x48
 8000c3e:	f000 f8f2 	bl	8000e26 <Cmt2300_ReadReg>
 8000c42:	0003      	movs	r3, r0
 8000c44:	7023      	strb	r3, [r4, #0]
    Cmt2300_WriteReg(CMT2300_CUS_PKT17, back);
 8000c46:	1dfb      	adds	r3, r7, #7
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	0019      	movs	r1, r3
 8000c4c:	2048      	movs	r0, #72	; 0x48
 8000c4e:	f000 f901 	bl	8000e54 <Cmt2300_WriteReg>

    if (0xAA == dat)
 8000c52:	1dbb      	adds	r3, r7, #6
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	2baa      	cmp	r3, #170	; 0xaa
 8000c58:	d101      	bne.n	8000c5e <Cmt2300_IsExist+0x3e>
        return true;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	e000      	b.n	8000c60 <Cmt2300_IsExist+0x40>

    return false;
 8000c5e:	2300      	movs	r3, #0
}
 8000c60:	0018      	movs	r0, r3
 8000c62:	46bd      	mov	sp, r7
 8000c64:	b003      	add	sp, #12
 8000c66:	bd90      	pop	{r4, r7, pc}

08000c68 <Cmt2300_SetPayloadLength>:
* @name    Cmt2300_SetPayloadLength
* @desc    Set payload length.
* @param   nLength
* *********************************************************/
void Cmt2300_SetPayloadLength(uint16_t nLength)
{
 8000c68:	b5b0      	push	{r4, r5, r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	0002      	movs	r2, r0
 8000c70:	1dbb      	adds	r3, r7, #6
 8000c72:	801a      	strh	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_PKT14);
 8000c74:	250f      	movs	r5, #15
 8000c76:	197c      	adds	r4, r7, r5
 8000c78:	2045      	movs	r0, #69	; 0x45
 8000c7a:	f000 f8d4 	bl	8000e26 <Cmt2300_ReadReg>
 8000c7e:	0003      	movs	r3, r0
 8000c80:	7023      	strb	r3, [r4, #0]

    tmp &= ~CMT2300_MASK_PAYLOAD_LENG_10_8;
 8000c82:	0028      	movs	r0, r5
 8000c84:	183b      	adds	r3, r7, r0
 8000c86:	183a      	adds	r2, r7, r0
 8000c88:	7812      	ldrb	r2, [r2, #0]
 8000c8a:	2170      	movs	r1, #112	; 0x70
 8000c8c:	438a      	bics	r2, r1
 8000c8e:	701a      	strb	r2, [r3, #0]
    tmp |= (nLength >> 4) & CMT2300_MASK_PAYLOAD_LENG_10_8;
 8000c90:	1dbb      	adds	r3, r7, #6
 8000c92:	881b      	ldrh	r3, [r3, #0]
 8000c94:	091b      	lsrs	r3, r3, #4
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	b25b      	sxtb	r3, r3
 8000c9a:	2270      	movs	r2, #112	; 0x70
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	b25a      	sxtb	r2, r3
 8000ca0:	183b      	adds	r3, r7, r0
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	b25b      	sxtb	r3, r3
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	b25a      	sxtb	r2, r3
 8000caa:	183b      	adds	r3, r7, r0
 8000cac:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_PKT14, tmp);
 8000cae:	0004      	movs	r4, r0
 8000cb0:	183b      	adds	r3, r7, r0
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	0019      	movs	r1, r3
 8000cb6:	2045      	movs	r0, #69	; 0x45
 8000cb8:	f000 f8cc 	bl	8000e54 <Cmt2300_WriteReg>

    tmp = nLength & CMT2300_MASK_PAYLOAD_LENG_7_0;
 8000cbc:	0020      	movs	r0, r4
 8000cbe:	183b      	adds	r3, r7, r0
 8000cc0:	1dba      	adds	r2, r7, #6
 8000cc2:	8812      	ldrh	r2, [r2, #0]
 8000cc4:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_PKT15, tmp);
 8000cc6:	183b      	adds	r3, r7, r0
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	0019      	movs	r1, r3
 8000ccc:	2046      	movs	r0, #70	; 0x46
 8000cce:	f000 f8c1 	bl	8000e54 <Cmt2300_WriteReg>
}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b004      	add	sp, #16
 8000cd8:	bdb0      	pop	{r4, r5, r7, pc}

08000cda <Cmt2300_EnableLfosc>:
* @desc    If you need use sleep timer, you should enable LFOSC.
* @param   bEnable(true): Enable it(default)
*          bEnable(false): Disable it
* *********************************************************/
void Cmt2300_EnableLfosc(bool bEnable)
{
 8000cda:	b5b0      	push	{r4, r5, r7, lr}
 8000cdc:	b084      	sub	sp, #16
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	0002      	movs	r2, r0
 8000ce2:	1dfb      	adds	r3, r7, #7
 8000ce4:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_SYS2);
 8000ce6:	250f      	movs	r5, #15
 8000ce8:	197c      	adds	r4, r7, r5
 8000cea:	200d      	movs	r0, #13
 8000cec:	f000 f89b 	bl	8000e26 <Cmt2300_ReadReg>
 8000cf0:	0003      	movs	r3, r0
 8000cf2:	7023      	strb	r3, [r4, #0]

    if (bEnable)
 8000cf4:	1dfb      	adds	r3, r7, #7
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d013      	beq.n	8000d24 <Cmt2300_EnableLfosc+0x4a>
    {
        tmp |= CMT2300_MASK_LFOSC_RECAL_EN;
 8000cfc:	197b      	adds	r3, r7, r5
 8000cfe:	197a      	adds	r2, r7, r5
 8000d00:	7812      	ldrb	r2, [r2, #0]
 8000d02:	2180      	movs	r1, #128	; 0x80
 8000d04:	4249      	negs	r1, r1
 8000d06:	430a      	orrs	r2, r1
 8000d08:	701a      	strb	r2, [r3, #0]
        tmp |= CMT2300_MASK_LFOSC_CAL1_EN;
 8000d0a:	197b      	adds	r3, r7, r5
 8000d0c:	197a      	adds	r2, r7, r5
 8000d0e:	7812      	ldrb	r2, [r2, #0]
 8000d10:	2140      	movs	r1, #64	; 0x40
 8000d12:	430a      	orrs	r2, r1
 8000d14:	701a      	strb	r2, [r3, #0]
        tmp |= CMT2300_MASK_LFOSC_CAL2_EN;
 8000d16:	197b      	adds	r3, r7, r5
 8000d18:	197a      	adds	r2, r7, r5
 8000d1a:	7812      	ldrb	r2, [r2, #0]
 8000d1c:	2120      	movs	r1, #32
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	701a      	strb	r2, [r3, #0]
 8000d22:	e012      	b.n	8000d4a <Cmt2300_EnableLfosc+0x70>
    }
    else
    {
        tmp &= ~CMT2300_MASK_LFOSC_RECAL_EN;
 8000d24:	200f      	movs	r0, #15
 8000d26:	183b      	adds	r3, r7, r0
 8000d28:	183a      	adds	r2, r7, r0
 8000d2a:	7812      	ldrb	r2, [r2, #0]
 8000d2c:	217f      	movs	r1, #127	; 0x7f
 8000d2e:	400a      	ands	r2, r1
 8000d30:	701a      	strb	r2, [r3, #0]
        tmp &= ~CMT2300_MASK_LFOSC_CAL1_EN;
 8000d32:	183b      	adds	r3, r7, r0
 8000d34:	183a      	adds	r2, r7, r0
 8000d36:	7812      	ldrb	r2, [r2, #0]
 8000d38:	2140      	movs	r1, #64	; 0x40
 8000d3a:	438a      	bics	r2, r1
 8000d3c:	701a      	strb	r2, [r3, #0]
        tmp &= ~CMT2300_MASK_LFOSC_CAL2_EN;
 8000d3e:	183b      	adds	r3, r7, r0
 8000d40:	183a      	adds	r2, r7, r0
 8000d42:	7812      	ldrb	r2, [r2, #0]
 8000d44:	2120      	movs	r1, #32
 8000d46:	438a      	bics	r2, r1
 8000d48:	701a      	strb	r2, [r3, #0]
    }

    Cmt2300_WriteReg(CMT2300_CUS_SYS2, tmp);
 8000d4a:	230f      	movs	r3, #15
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	0019      	movs	r1, r3
 8000d52:	200d      	movs	r0, #13
 8000d54:	f000 f87e 	bl	8000e54 <Cmt2300_WriteReg>
}
 8000d58:	46c0      	nop			; (mov r8, r8)
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	b004      	add	sp, #16
 8000d5e:	bdb0      	pop	{r4, r5, r7, pc}

08000d60 <Cmt2300_Init>:
/*! ********************************************************
* @name    Cmt2300_Init
* @desc    Initialize chip status.
* *********************************************************/
void Cmt2300_Init(void)
{
 8000d60:	b590      	push	{r4, r7, lr}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
    uint8_t tmp;

    Cmt2300_SoftReset();
 8000d66:	f7ff fb63 	bl	8000430 <Cmt2300_SoftReset>
   
    Delay_Ms(10);
 8000d6a:	200a      	movs	r0, #10
 8000d6c:	f000 fd66 	bl	800183c <Delay_Ms>
   
    Cmt2300_GoStby();
 8000d70:	f7ff fbc9 	bl	8000506 <Cmt2300_GoStby>

    tmp = Cmt2300_ReadReg(CMT2300_CUS_MODE_STA);
 8000d74:	1dfc      	adds	r4, r7, #7
 8000d76:	2061      	movs	r0, #97	; 0x61
 8000d78:	f000 f855 	bl	8000e26 <Cmt2300_ReadReg>
 8000d7c:	0003      	movs	r3, r0
 8000d7e:	7023      	strb	r3, [r4, #0]
    tmp |= CMT2300_MASK_CFG_RETAIN;  /* Enable CFG_RETAIN */
 8000d80:	1dfb      	adds	r3, r7, #7
 8000d82:	1dfa      	adds	r2, r7, #7
 8000d84:	7812      	ldrb	r2, [r2, #0]
 8000d86:	2110      	movs	r1, #16
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	701a      	strb	r2, [r3, #0]
    tmp &= ~CMT2300_MASK_RSTN_IN_EN; /* Disable RSTN_IN */
 8000d8c:	1dfb      	adds	r3, r7, #7
 8000d8e:	1dfa      	adds	r2, r7, #7
 8000d90:	7812      	ldrb	r2, [r2, #0]
 8000d92:	2120      	movs	r1, #32
 8000d94:	438a      	bics	r2, r1
 8000d96:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_MODE_STA, tmp);
 8000d98:	1dfb      	adds	r3, r7, #7
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	0019      	movs	r1, r3
 8000d9e:	2061      	movs	r0, #97	; 0x61
 8000da0:	f000 f858 	bl	8000e54 <Cmt2300_WriteReg>

    Cmt2300_EnableLfosc(false); /* Diable LFOSC */
 8000da4:	2000      	movs	r0, #0
 8000da6:	f7ff ff98 	bl	8000cda <Cmt2300_EnableLfosc>

    Cmt2300_ClearInterruptFlags();
 8000daa:	f7ff fcee 	bl	800078a <Cmt2300_ClearInterruptFlags>
}
 8000dae:	46c0      	nop			; (mov r8, r8)
 8000db0:	46bd      	mov	sp, r7
 8000db2:	b003      	add	sp, #12
 8000db4:	bd90      	pop	{r4, r7, pc}

08000db6 <Cmt2300_ConfigRegBank>:
/*! ********************************************************
* @name    Cmt2300_ConfigRegBank
* @desc    Config one register bank.
* *********************************************************/
bool Cmt2300_ConfigRegBank(uint8_t base_addr, const uint8_t bank[], uint8_t len)
{
 8000db6:	b590      	push	{r4, r7, lr}
 8000db8:	b085      	sub	sp, #20
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6039      	str	r1, [r7, #0]
 8000dbe:	0011      	movs	r1, r2
 8000dc0:	1dfb      	adds	r3, r7, #7
 8000dc2:	1c02      	adds	r2, r0, #0
 8000dc4:	701a      	strb	r2, [r3, #0]
 8000dc6:	1dbb      	adds	r3, r7, #6
 8000dc8:	1c0a      	adds	r2, r1, #0
 8000dca:	701a      	strb	r2, [r3, #0]
    uint8_t i;
    for (i = 0; i < len; i++)
 8000dcc:	230f      	movs	r3, #15
 8000dce:	18fb      	adds	r3, r7, r3
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	701a      	strb	r2, [r3, #0]
 8000dd4:	e014      	b.n	8000e00 <Cmt2300_ConfigRegBank+0x4a>
        Cmt2300_WriteReg(i + base_addr, bank[i]);
 8000dd6:	210f      	movs	r1, #15
 8000dd8:	187a      	adds	r2, r7, r1
 8000dda:	1dfb      	adds	r3, r7, #7
 8000ddc:	7812      	ldrb	r2, [r2, #0]
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	18d3      	adds	r3, r2, r3
 8000de2:	b2d8      	uxtb	r0, r3
 8000de4:	000c      	movs	r4, r1
 8000de6:	187b      	adds	r3, r7, r1
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	683a      	ldr	r2, [r7, #0]
 8000dec:	18d3      	adds	r3, r2, r3
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	0019      	movs	r1, r3
 8000df2:	f000 f82f 	bl	8000e54 <Cmt2300_WriteReg>
    for (i = 0; i < len; i++)
 8000df6:	193b      	adds	r3, r7, r4
 8000df8:	781a      	ldrb	r2, [r3, #0]
 8000dfa:	193b      	adds	r3, r7, r4
 8000dfc:	3201      	adds	r2, #1
 8000dfe:	701a      	strb	r2, [r3, #0]
 8000e00:	230f      	movs	r3, #15
 8000e02:	18fa      	adds	r2, r7, r3
 8000e04:	1dbb      	adds	r3, r7, #6
 8000e06:	7812      	ldrb	r2, [r2, #0]
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d3e3      	bcc.n	8000dd6 <Cmt2300_ConfigRegBank+0x20>

    return true;
 8000e0e:	2301      	movs	r3, #1
}
 8000e10:	0018      	movs	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b005      	add	sp, #20
 8000e16:	bd90      	pop	{r4, r7, pc}

08000e18 <Cmt2300_InitGpio>:
/*! ********************************************************
* @name    Cmt2300_InitGpio
* @desc    Initializes the CMT2300 interface GPIOs.
* *********************************************************/
void Cmt2300_InitGpio(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
    cmt_spi3_init();
 8000e1c:	f000 f876 	bl	8000f0c <cmt_spi3_init>
}
 8000e20:	46c0      	nop			; (mov r8, r8)
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <Cmt2300_ReadReg>:
* @desc    Read the CMT2300 register at the specified address.
* @param   addr: register address
* @return  Register value
* *********************************************************/
uint8_t Cmt2300_ReadReg(uint8_t addr)
{
 8000e26:	b590      	push	{r4, r7, lr}
 8000e28:	b085      	sub	sp, #20
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	0002      	movs	r2, r0
 8000e2e:	1dfb      	adds	r3, r7, #7
 8000e30:	701a      	strb	r2, [r3, #0]
    uint8_t dat = 0xFF;
 8000e32:	240f      	movs	r4, #15
 8000e34:	193b      	adds	r3, r7, r4
 8000e36:	22ff      	movs	r2, #255	; 0xff
 8000e38:	701a      	strb	r2, [r3, #0]
    cmt_spi3_read(addr, &dat);
 8000e3a:	193a      	adds	r2, r7, r4
 8000e3c:	1dfb      	adds	r3, r7, #7
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	0011      	movs	r1, r2
 8000e42:	0018      	movs	r0, r3
 8000e44:	f000 f974 	bl	8001130 <cmt_spi3_read>

    return dat;
 8000e48:	193b      	adds	r3, r7, r4
 8000e4a:	781b      	ldrb	r3, [r3, #0]
}
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b005      	add	sp, #20
 8000e52:	bd90      	pop	{r4, r7, pc}

08000e54 <Cmt2300_WriteReg>:
* @desc    Write the CMT2300 register at the specified address.
* @param   addr: register address
*          dat: register value
* *********************************************************/
void Cmt2300_WriteReg(uint8_t addr, uint8_t dat)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	0002      	movs	r2, r0
 8000e5c:	1dfb      	adds	r3, r7, #7
 8000e5e:	701a      	strb	r2, [r3, #0]
 8000e60:	1dbb      	adds	r3, r7, #6
 8000e62:	1c0a      	adds	r2, r1, #0
 8000e64:	701a      	strb	r2, [r3, #0]
    cmt_spi3_write(addr, dat);
 8000e66:	1dbb      	adds	r3, r7, #6
 8000e68:	781a      	ldrb	r2, [r3, #0]
 8000e6a:	1dfb      	adds	r3, r7, #7
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	0011      	movs	r1, r2
 8000e70:	0018      	movs	r0, r3
 8000e72:	f000 f8e9 	bl	8001048 <cmt_spi3_write>
}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	b002      	add	sp, #8
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <Cmt2300_ReadFifo>:
* @desc    Reads the contents of the CMT2300 FIFO.
* @param   buf: buffer where to copy the FIFO read data
*          len: number of bytes to be read from the FIFO
* *********************************************************/
void Cmt2300_ReadFifo(uint8_t buf[], uint16_t len)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b082      	sub	sp, #8
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
 8000e86:	000a      	movs	r2, r1
 8000e88:	1cbb      	adds	r3, r7, #2
 8000e8a:	801a      	strh	r2, [r3, #0]
    cmt_spi3_read_fifo(buf, len);
 8000e8c:	1cbb      	adds	r3, r7, #2
 8000e8e:	881a      	ldrh	r2, [r3, #0]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	0011      	movs	r1, r2
 8000e94:	0018      	movs	r0, r3
 8000e96:	f000 fa4b 	bl	8001330 <cmt_spi3_read_fifo>
}
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	b002      	add	sp, #8
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <Cmt2300_WriteFifo>:
* @desc    Writes the buffer contents to the CMT2300 FIFO.
* @param   buf: buffer containing data to be put on the FIFO
*          len: number of bytes to be written to the FIFO
* *********************************************************/
void Cmt2300_WriteFifo(const uint8_t buf[], uint16_t len)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
 8000eaa:	000a      	movs	r2, r1
 8000eac:	1cbb      	adds	r3, r7, #2
 8000eae:	801a      	strh	r2, [r3, #0]
    cmt_spi3_write_fifo(buf, len);
 8000eb0:	1cbb      	adds	r3, r7, #2
 8000eb2:	881a      	ldrh	r2, [r3, #0]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	0011      	movs	r1, r2
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f000 f9af 	bl	800121c <cmt_spi3_write_fifo>
}
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b002      	add	sp, #8
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <cmt_spi3_delay>:
#include "cmt_spi3.h"
#include "./../../gpio.h"

void cmt_spi3_delay(void)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b082      	sub	sp, #8
 8000eca:	af00      	add	r7, sp, #0
    uint32_t n = 8;
 8000ecc:	2308      	movs	r3, #8
 8000ece:	607b      	str	r3, [r7, #4]
    while (n--)
 8000ed0:	46c0      	nop			; (mov r8, r8)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	1e5a      	subs	r2, r3, #1
 8000ed6:	607a      	str	r2, [r7, #4]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d1fa      	bne.n	8000ed2 <cmt_spi3_delay+0xc>
        ;
}
 8000edc:	46c0      	nop			; (mov r8, r8)
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b002      	add	sp, #8
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <cmt_spi3_delay_us>:

void cmt_spi3_delay_us(void)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b082      	sub	sp, #8
 8000eea:	af00      	add	r7, sp, #0
    uint16_t n = 8;
 8000eec:	1dbb      	adds	r3, r7, #6
 8000eee:	2208      	movs	r2, #8
 8000ef0:	801a      	strh	r2, [r3, #0]
    while (n--)
 8000ef2:	46c0      	nop			; (mov r8, r8)
 8000ef4:	1dbb      	adds	r3, r7, #6
 8000ef6:	881b      	ldrh	r3, [r3, #0]
 8000ef8:	1dba      	adds	r2, r7, #6
 8000efa:	1e59      	subs	r1, r3, #1
 8000efc:	8011      	strh	r1, [r2, #0]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1f8      	bne.n	8000ef4 <cmt_spi3_delay_us+0xe>
        ;
}
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	46c0      	nop			; (mov r8, r8)
 8000f06:	46bd      	mov	sp, r7
 8000f08:	b002      	add	sp, #8
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <cmt_spi3_init>:

void cmt_spi3_init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
    spi_gpio_init();
 8000f10:	f000 fcb8 	bl	8001884 <spi_gpio_init>
    cmt_spi3_sda_in();
 8000f14:	f000 fcee 	bl	80018f4 <cmt_spi3_sda_in>
    cmt_spi3_delay();
 8000f18:	f7ff ffd5 	bl	8000ec6 <cmt_spi3_delay>
}
 8000f1c:	46c0      	nop			; (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <cmt_spi3_send>:

void cmt_spi3_send(uint8_t data8)
{
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b084      	sub	sp, #16
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	0002      	movs	r2, r0
 8000f2a:	1dfb      	adds	r3, r7, #7
 8000f2c:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    for (i = 0; i < 8; i++)
 8000f2e:	230f      	movs	r3, #15
 8000f30:	18fb      	adds	r3, r7, r3
 8000f32:	2200      	movs	r2, #0
 8000f34:	701a      	strb	r2, [r3, #0]
 8000f36:	e034      	b.n	8000fa2 <cmt_spi3_send+0x80>
    {
        cmt_spi3_scl_0();
 8000f38:	2380      	movs	r3, #128	; 0x80
 8000f3a:	0119      	lsls	r1, r3, #4
 8000f3c:	2390      	movs	r3, #144	; 0x90
 8000f3e:	05db      	lsls	r3, r3, #23
 8000f40:	2200      	movs	r2, #0
 8000f42:	0018      	movs	r0, r3
 8000f44:	f002 f929 	bl	800319a <HAL_GPIO_WritePin>

        /* Send byte on the rising edge of SCL */
        if (data8 & 0x80)
 8000f48:	1dfb      	adds	r3, r7, #7
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	b25b      	sxtb	r3, r3
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	da08      	bge.n	8000f64 <cmt_spi3_send+0x42>
            cmt_spi3_sda_1();
 8000f52:	2380      	movs	r3, #128	; 0x80
 8000f54:	0059      	lsls	r1, r3, #1
 8000f56:	2390      	movs	r3, #144	; 0x90
 8000f58:	05db      	lsls	r3, r3, #23
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f002 f91c 	bl	800319a <HAL_GPIO_WritePin>
 8000f62:	e007      	b.n	8000f74 <cmt_spi3_send+0x52>
        else
            cmt_spi3_sda_0();
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	0059      	lsls	r1, r3, #1
 8000f68:	2390      	movs	r3, #144	; 0x90
 8000f6a:	05db      	lsls	r3, r3, #23
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f002 f913 	bl	800319a <HAL_GPIO_WritePin>

        cmt_spi3_delay();
 8000f74:	f7ff ffa7 	bl	8000ec6 <cmt_spi3_delay>

        data8 <<= 1;
 8000f78:	1dfa      	adds	r2, r7, #7
 8000f7a:	1dfb      	adds	r3, r7, #7
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	18db      	adds	r3, r3, r3
 8000f80:	7013      	strb	r3, [r2, #0]
        cmt_spi3_scl_1();
 8000f82:	2380      	movs	r3, #128	; 0x80
 8000f84:	0119      	lsls	r1, r3, #4
 8000f86:	2390      	movs	r3, #144	; 0x90
 8000f88:	05db      	lsls	r3, r3, #23
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f002 f904 	bl	800319a <HAL_GPIO_WritePin>
        cmt_spi3_delay();
 8000f92:	f7ff ff98 	bl	8000ec6 <cmt_spi3_delay>
    for (i = 0; i < 8; i++)
 8000f96:	210f      	movs	r1, #15
 8000f98:	187b      	adds	r3, r7, r1
 8000f9a:	781a      	ldrb	r2, [r3, #0]
 8000f9c:	187b      	adds	r3, r7, r1
 8000f9e:	3201      	adds	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]
 8000fa2:	230f      	movs	r3, #15
 8000fa4:	18fb      	adds	r3, r7, r3
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b07      	cmp	r3, #7
 8000faa:	d9c5      	bls.n	8000f38 <cmt_spi3_send+0x16>
    }
}
 8000fac:	46c0      	nop			; (mov r8, r8)
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	b004      	add	sp, #16
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <cmt_spi3_recv>:

uint8_t cmt_spi3_recv(void)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b082      	sub	sp, #8
 8000fba:	af00      	add	r7, sp, #0
    uint8_t i;
    uint8_t data8 = 0xFF;
 8000fbc:	1dbb      	adds	r3, r7, #6
 8000fbe:	22ff      	movs	r2, #255	; 0xff
 8000fc0:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < 8; i++)
 8000fc2:	1dfb      	adds	r3, r7, #7
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	701a      	strb	r2, [r3, #0]
 8000fc8:	e034      	b.n	8001034 <cmt_spi3_recv+0x7e>
    {
        cmt_spi3_scl_0();
 8000fca:	2380      	movs	r3, #128	; 0x80
 8000fcc:	0119      	lsls	r1, r3, #4
 8000fce:	2390      	movs	r3, #144	; 0x90
 8000fd0:	05db      	lsls	r3, r3, #23
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	f002 f8e0 	bl	800319a <HAL_GPIO_WritePin>
        cmt_spi3_delay();
 8000fda:	f7ff ff74 	bl	8000ec6 <cmt_spi3_delay>
        data8 <<= 1;
 8000fde:	1dba      	adds	r2, r7, #6
 8000fe0:	1dbb      	adds	r3, r7, #6
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	18db      	adds	r3, r3, r3
 8000fe6:	7013      	strb	r3, [r2, #0]

        cmt_spi3_scl_1();
 8000fe8:	2380      	movs	r3, #128	; 0x80
 8000fea:	0119      	lsls	r1, r3, #4
 8000fec:	2390      	movs	r3, #144	; 0x90
 8000fee:	05db      	lsls	r3, r3, #23
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	f002 f8d1 	bl	800319a <HAL_GPIO_WritePin>

        /* Read byte on the rising edge of SCL */
        if (cmt_spi3_sda_read())
 8000ff8:	2380      	movs	r3, #128	; 0x80
 8000ffa:	005a      	lsls	r2, r3, #1
 8000ffc:	2390      	movs	r3, #144	; 0x90
 8000ffe:	05db      	lsls	r3, r3, #23
 8001000:	0011      	movs	r1, r2
 8001002:	0018      	movs	r0, r3
 8001004:	f002 f8ac 	bl	8003160 <HAL_GPIO_ReadPin>
 8001008:	1e03      	subs	r3, r0, #0
 800100a:	d006      	beq.n	800101a <cmt_spi3_recv+0x64>
            data8 |= 0x01;
 800100c:	1dbb      	adds	r3, r7, #6
 800100e:	1dba      	adds	r2, r7, #6
 8001010:	7812      	ldrb	r2, [r2, #0]
 8001012:	2101      	movs	r1, #1
 8001014:	430a      	orrs	r2, r1
 8001016:	701a      	strb	r2, [r3, #0]
 8001018:	e005      	b.n	8001026 <cmt_spi3_recv+0x70>
        else
            data8 &= ~0x01;
 800101a:	1dbb      	adds	r3, r7, #6
 800101c:	1dba      	adds	r2, r7, #6
 800101e:	7812      	ldrb	r2, [r2, #0]
 8001020:	2101      	movs	r1, #1
 8001022:	438a      	bics	r2, r1
 8001024:	701a      	strb	r2, [r3, #0]

        cmt_spi3_delay();
 8001026:	f7ff ff4e 	bl	8000ec6 <cmt_spi3_delay>
    for (i = 0; i < 8; i++)
 800102a:	1dfb      	adds	r3, r7, #7
 800102c:	781a      	ldrb	r2, [r3, #0]
 800102e:	1dfb      	adds	r3, r7, #7
 8001030:	3201      	adds	r2, #1
 8001032:	701a      	strb	r2, [r3, #0]
 8001034:	1dfb      	adds	r3, r7, #7
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b07      	cmp	r3, #7
 800103a:	d9c6      	bls.n	8000fca <cmt_spi3_recv+0x14>
    }

    return data8;
 800103c:	1dbb      	adds	r3, r7, #6
 800103e:	781b      	ldrb	r3, [r3, #0]
}
 8001040:	0018      	movs	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	b002      	add	sp, #8
 8001046:	bd80      	pop	{r7, pc}

08001048 <cmt_spi3_write>:

void cmt_spi3_write(uint8_t addr, uint8_t dat)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	0002      	movs	r2, r0
 8001050:	1dfb      	adds	r3, r7, #7
 8001052:	701a      	strb	r2, [r3, #0]
 8001054:	1dbb      	adds	r3, r7, #6
 8001056:	1c0a      	adds	r2, r1, #0
 8001058:	701a      	strb	r2, [r3, #0]
    cmt_spi3_sda_out();
 800105a:	f000 fc19 	bl	8001890 <cmt_spi3_sda_out>
    cmt_spi3_sda_1();
 800105e:	2380      	movs	r3, #128	; 0x80
 8001060:	0059      	lsls	r1, r3, #1
 8001062:	2390      	movs	r3, #144	; 0x90
 8001064:	05db      	lsls	r3, r3, #23
 8001066:	2201      	movs	r2, #1
 8001068:	0018      	movs	r0, r3
 800106a:	f002 f896 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_scl_0();
 800106e:	2380      	movs	r3, #128	; 0x80
 8001070:	0119      	lsls	r1, r3, #4
 8001072:	2390      	movs	r3, #144	; 0x90
 8001074:	05db      	lsls	r3, r3, #23
 8001076:	2200      	movs	r2, #0
 8001078:	0018      	movs	r0, r3
 800107a:	f002 f88e 	bl	800319a <HAL_GPIO_WritePin>
    //    cmt_spi3_scl_out();
    cmt_spi3_scl_0();
 800107e:	2380      	movs	r3, #128	; 0x80
 8001080:	0119      	lsls	r1, r3, #4
 8001082:	2390      	movs	r3, #144	; 0x90
 8001084:	05db      	lsls	r3, r3, #23
 8001086:	2200      	movs	r2, #0
 8001088:	0018      	movs	r0, r3
 800108a:	f002 f886 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_fcsb_1();
 800108e:	2380      	movs	r3, #128	; 0x80
 8001090:	01db      	lsls	r3, r3, #7
 8001092:	4826      	ldr	r0, [pc, #152]	; (800112c <cmt_spi3_write+0xe4>)
 8001094:	2201      	movs	r2, #1
 8001096:	0019      	movs	r1, r3
 8001098:	f002 f87f 	bl	800319a <HAL_GPIO_WritePin>
    //    cmt_spi3_fcsb_out();
    cmt_spi3_fcsb_1();
 800109c:	2380      	movs	r3, #128	; 0x80
 800109e:	01db      	lsls	r3, r3, #7
 80010a0:	4822      	ldr	r0, [pc, #136]	; (800112c <cmt_spi3_write+0xe4>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	0019      	movs	r1, r3
 80010a6:	f002 f878 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_csb_0();
 80010aa:	2380      	movs	r3, #128	; 0x80
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	481f      	ldr	r0, [pc, #124]	; (800112c <cmt_spi3_write+0xe4>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	0019      	movs	r1, r3
 80010b4:	f002 f871 	bl	800319a <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 80010b8:	f7ff ff05 	bl	8000ec6 <cmt_spi3_delay>
    cmt_spi3_delay();
 80010bc:	f7ff ff03 	bl	8000ec6 <cmt_spi3_delay>

    /* r/w = 0 */
    cmt_spi3_send(addr & 0x7F);
 80010c0:	1dfb      	adds	r3, r7, #7
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	227f      	movs	r2, #127	; 0x7f
 80010c6:	4013      	ands	r3, r2
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	0018      	movs	r0, r3
 80010cc:	f7ff ff29 	bl	8000f22 <cmt_spi3_send>

    cmt_spi3_send(dat);
 80010d0:	1dbb      	adds	r3, r7, #6
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	0018      	movs	r0, r3
 80010d6:	f7ff ff24 	bl	8000f22 <cmt_spi3_send>

    cmt_spi3_scl_0();
 80010da:	2380      	movs	r3, #128	; 0x80
 80010dc:	0119      	lsls	r1, r3, #4
 80010de:	2390      	movs	r3, #144	; 0x90
 80010e0:	05db      	lsls	r3, r3, #23
 80010e2:	2200      	movs	r2, #0
 80010e4:	0018      	movs	r0, r3
 80010e6:	f002 f858 	bl	800319a <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 80010ea:	f7ff feec 	bl	8000ec6 <cmt_spi3_delay>
    cmt_spi3_delay();
 80010ee:	f7ff feea 	bl	8000ec6 <cmt_spi3_delay>

    cmt_spi3_csb_1();
 80010f2:	2380      	movs	r3, #128	; 0x80
 80010f4:	021b      	lsls	r3, r3, #8
 80010f6:	480d      	ldr	r0, [pc, #52]	; (800112c <cmt_spi3_write+0xe4>)
 80010f8:	2201      	movs	r2, #1
 80010fa:	0019      	movs	r1, r3
 80010fc:	f002 f84d 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_sda_1();
 8001100:	2380      	movs	r3, #128	; 0x80
 8001102:	0059      	lsls	r1, r3, #1
 8001104:	2390      	movs	r3, #144	; 0x90
 8001106:	05db      	lsls	r3, r3, #23
 8001108:	2201      	movs	r2, #1
 800110a:	0018      	movs	r0, r3
 800110c:	f002 f845 	bl	800319a <HAL_GPIO_WritePin>
    cmt_spi3_sda_in();
 8001110:	f000 fbf0 	bl	80018f4 <cmt_spi3_sda_in>

    cmt_spi3_fcsb_1();
 8001114:	2380      	movs	r3, #128	; 0x80
 8001116:	01db      	lsls	r3, r3, #7
 8001118:	4804      	ldr	r0, [pc, #16]	; (800112c <cmt_spi3_write+0xe4>)
 800111a:	2201      	movs	r2, #1
 800111c:	0019      	movs	r1, r3
 800111e:	f002 f83c 	bl	800319a <HAL_GPIO_WritePin>
}
 8001122:	46c0      	nop			; (mov r8, r8)
 8001124:	46bd      	mov	sp, r7
 8001126:	b002      	add	sp, #8
 8001128:	bd80      	pop	{r7, pc}
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	48000400 	.word	0x48000400

08001130 <cmt_spi3_read>:

void cmt_spi3_read(uint8_t addr, uint8_t *p_dat)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	0002      	movs	r2, r0
 8001138:	6039      	str	r1, [r7, #0]
 800113a:	1dfb      	adds	r3, r7, #7
 800113c:	701a      	strb	r2, [r3, #0]
    cmt_spi3_sda_out();
 800113e:	f000 fba7 	bl	8001890 <cmt_spi3_sda_out>
    cmt_spi3_sda_1();
 8001142:	2380      	movs	r3, #128	; 0x80
 8001144:	0059      	lsls	r1, r3, #1
 8001146:	2390      	movs	r3, #144	; 0x90
 8001148:	05db      	lsls	r3, r3, #23
 800114a:	2201      	movs	r2, #1
 800114c:	0018      	movs	r0, r3
 800114e:	f002 f824 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_scl_0();
 8001152:	2380      	movs	r3, #128	; 0x80
 8001154:	0119      	lsls	r1, r3, #4
 8001156:	2390      	movs	r3, #144	; 0x90
 8001158:	05db      	lsls	r3, r3, #23
 800115a:	2200      	movs	r2, #0
 800115c:	0018      	movs	r0, r3
 800115e:	f002 f81c 	bl	800319a <HAL_GPIO_WritePin>
    //    cmt_spi3_scl_out();
    cmt_spi3_scl_0();
 8001162:	2380      	movs	r3, #128	; 0x80
 8001164:	0119      	lsls	r1, r3, #4
 8001166:	2390      	movs	r3, #144	; 0x90
 8001168:	05db      	lsls	r3, r3, #23
 800116a:	2200      	movs	r2, #0
 800116c:	0018      	movs	r0, r3
 800116e:	f002 f814 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_fcsb_1();
 8001172:	2380      	movs	r3, #128	; 0x80
 8001174:	01db      	lsls	r3, r3, #7
 8001176:	4828      	ldr	r0, [pc, #160]	; (8001218 <cmt_spi3_read+0xe8>)
 8001178:	2201      	movs	r2, #1
 800117a:	0019      	movs	r1, r3
 800117c:	f002 f80d 	bl	800319a <HAL_GPIO_WritePin>
    //    cmt_spi3_fcsb_out();
    cmt_spi3_fcsb_1();
 8001180:	2380      	movs	r3, #128	; 0x80
 8001182:	01db      	lsls	r3, r3, #7
 8001184:	4824      	ldr	r0, [pc, #144]	; (8001218 <cmt_spi3_read+0xe8>)
 8001186:	2201      	movs	r2, #1
 8001188:	0019      	movs	r1, r3
 800118a:	f002 f806 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_csb_0();
 800118e:	2380      	movs	r3, #128	; 0x80
 8001190:	021b      	lsls	r3, r3, #8
 8001192:	4821      	ldr	r0, [pc, #132]	; (8001218 <cmt_spi3_read+0xe8>)
 8001194:	2200      	movs	r2, #0
 8001196:	0019      	movs	r1, r3
 8001198:	f001 ffff 	bl	800319a <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 800119c:	f7ff fe93 	bl	8000ec6 <cmt_spi3_delay>
    cmt_spi3_delay();
 80011a0:	f7ff fe91 	bl	8000ec6 <cmt_spi3_delay>

    /* r/w = 1 */
    cmt_spi3_send(addr | 0x80);
 80011a4:	1dfb      	adds	r3, r7, #7
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2280      	movs	r2, #128	; 0x80
 80011aa:	4252      	negs	r2, r2
 80011ac:	4313      	orrs	r3, r2
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	0018      	movs	r0, r3
 80011b2:	f7ff feb6 	bl	8000f22 <cmt_spi3_send>

    /* Must set SDA to input before the falling edge of SCL */
    cmt_spi3_sda_in();
 80011b6:	f000 fb9d 	bl	80018f4 <cmt_spi3_sda_in>

    *p_dat = cmt_spi3_recv();
 80011ba:	f7ff fefc 	bl	8000fb6 <cmt_spi3_recv>
 80011be:	0003      	movs	r3, r0
 80011c0:	001a      	movs	r2, r3
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	701a      	strb	r2, [r3, #0]

    cmt_spi3_scl_0();
 80011c6:	2380      	movs	r3, #128	; 0x80
 80011c8:	0119      	lsls	r1, r3, #4
 80011ca:	2390      	movs	r3, #144	; 0x90
 80011cc:	05db      	lsls	r3, r3, #23
 80011ce:	2200      	movs	r2, #0
 80011d0:	0018      	movs	r0, r3
 80011d2:	f001 ffe2 	bl	800319a <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 80011d6:	f7ff fe76 	bl	8000ec6 <cmt_spi3_delay>
    cmt_spi3_delay();
 80011da:	f7ff fe74 	bl	8000ec6 <cmt_spi3_delay>

    cmt_spi3_csb_1();
 80011de:	2380      	movs	r3, #128	; 0x80
 80011e0:	021b      	lsls	r3, r3, #8
 80011e2:	480d      	ldr	r0, [pc, #52]	; (8001218 <cmt_spi3_read+0xe8>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	0019      	movs	r1, r3
 80011e8:	f001 ffd7 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_sda_1();
 80011ec:	2380      	movs	r3, #128	; 0x80
 80011ee:	0059      	lsls	r1, r3, #1
 80011f0:	2390      	movs	r3, #144	; 0x90
 80011f2:	05db      	lsls	r3, r3, #23
 80011f4:	2201      	movs	r2, #1
 80011f6:	0018      	movs	r0, r3
 80011f8:	f001 ffcf 	bl	800319a <HAL_GPIO_WritePin>
    cmt_spi3_sda_in();
 80011fc:	f000 fb7a 	bl	80018f4 <cmt_spi3_sda_in>

    cmt_spi3_fcsb_1();
 8001200:	2380      	movs	r3, #128	; 0x80
 8001202:	01db      	lsls	r3, r3, #7
 8001204:	4804      	ldr	r0, [pc, #16]	; (8001218 <cmt_spi3_read+0xe8>)
 8001206:	2201      	movs	r2, #1
 8001208:	0019      	movs	r1, r3
 800120a:	f001 ffc6 	bl	800319a <HAL_GPIO_WritePin>
}
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	46bd      	mov	sp, r7
 8001212:	b002      	add	sp, #8
 8001214:	bd80      	pop	{r7, pc}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	48000400 	.word	0x48000400

0800121c <cmt_spi3_write_fifo>:

void cmt_spi3_write_fifo(const uint8_t *p_buf, uint16_t len)
{
 800121c:	b590      	push	{r4, r7, lr}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	000a      	movs	r2, r1
 8001226:	1cbb      	adds	r3, r7, #2
 8001228:	801a      	strh	r2, [r3, #0]
    uint16_t i;

    cmt_spi3_fcsb_1();
 800122a:	2380      	movs	r3, #128	; 0x80
 800122c:	01db      	lsls	r3, r3, #7
 800122e:	483f      	ldr	r0, [pc, #252]	; (800132c <cmt_spi3_write_fifo+0x110>)
 8001230:	2201      	movs	r2, #1
 8001232:	0019      	movs	r1, r3
 8001234:	f001 ffb1 	bl	800319a <HAL_GPIO_WritePin>
    //    cmt_spi3_fcsb_out();
    cmt_spi3_fcsb_1();
 8001238:	2380      	movs	r3, #128	; 0x80
 800123a:	01db      	lsls	r3, r3, #7
 800123c:	483b      	ldr	r0, [pc, #236]	; (800132c <cmt_spi3_write_fifo+0x110>)
 800123e:	2201      	movs	r2, #1
 8001240:	0019      	movs	r1, r3
 8001242:	f001 ffaa 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_csb_1();
 8001246:	2380      	movs	r3, #128	; 0x80
 8001248:	021b      	lsls	r3, r3, #8
 800124a:	4838      	ldr	r0, [pc, #224]	; (800132c <cmt_spi3_write_fifo+0x110>)
 800124c:	2201      	movs	r2, #1
 800124e:	0019      	movs	r1, r3
 8001250:	f001 ffa3 	bl	800319a <HAL_GPIO_WritePin>
    //    cmt_spi3_csb_out();
    cmt_spi3_csb_1();
 8001254:	2380      	movs	r3, #128	; 0x80
 8001256:	021b      	lsls	r3, r3, #8
 8001258:	4834      	ldr	r0, [pc, #208]	; (800132c <cmt_spi3_write_fifo+0x110>)
 800125a:	2201      	movs	r2, #1
 800125c:	0019      	movs	r1, r3
 800125e:	f001 ff9c 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_scl_0();
 8001262:	2380      	movs	r3, #128	; 0x80
 8001264:	0119      	lsls	r1, r3, #4
 8001266:	2390      	movs	r3, #144	; 0x90
 8001268:	05db      	lsls	r3, r3, #23
 800126a:	2200      	movs	r2, #0
 800126c:	0018      	movs	r0, r3
 800126e:	f001 ff94 	bl	800319a <HAL_GPIO_WritePin>
    //    cmt_spi3_scl_out();
    cmt_spi3_scl_0();
 8001272:	2380      	movs	r3, #128	; 0x80
 8001274:	0119      	lsls	r1, r3, #4
 8001276:	2390      	movs	r3, #144	; 0x90
 8001278:	05db      	lsls	r3, r3, #23
 800127a:	2200      	movs	r2, #0
 800127c:	0018      	movs	r0, r3
 800127e:	f001 ff8c 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_sda_out();
 8001282:	f000 fb05 	bl	8001890 <cmt_spi3_sda_out>

    for (i = 0; i < len; i++)
 8001286:	230e      	movs	r3, #14
 8001288:	18fb      	adds	r3, r7, r3
 800128a:	2200      	movs	r2, #0
 800128c:	801a      	strh	r2, [r3, #0]
 800128e:	e039      	b.n	8001304 <cmt_spi3_write_fifo+0xe8>
    {
        cmt_spi3_fcsb_0();
 8001290:	2380      	movs	r3, #128	; 0x80
 8001292:	01db      	lsls	r3, r3, #7
 8001294:	4825      	ldr	r0, [pc, #148]	; (800132c <cmt_spi3_write_fifo+0x110>)
 8001296:	2200      	movs	r2, #0
 8001298:	0019      	movs	r1, r3
 800129a:	f001 ff7e 	bl	800319a <HAL_GPIO_WritePin>

        /* > 1 SCL cycle */
        cmt_spi3_delay();
 800129e:	f7ff fe12 	bl	8000ec6 <cmt_spi3_delay>
        cmt_spi3_delay();
 80012a2:	f7ff fe10 	bl	8000ec6 <cmt_spi3_delay>

        cmt_spi3_send(p_buf[i]);
 80012a6:	240e      	movs	r4, #14
 80012a8:	193b      	adds	r3, r7, r4
 80012aa:	881b      	ldrh	r3, [r3, #0]
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	18d3      	adds	r3, r2, r3
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	0018      	movs	r0, r3
 80012b4:	f7ff fe35 	bl	8000f22 <cmt_spi3_send>

        cmt_spi3_scl_0();
 80012b8:	2380      	movs	r3, #128	; 0x80
 80012ba:	0119      	lsls	r1, r3, #4
 80012bc:	2390      	movs	r3, #144	; 0x90
 80012be:	05db      	lsls	r3, r3, #23
 80012c0:	2200      	movs	r2, #0
 80012c2:	0018      	movs	r0, r3
 80012c4:	f001 ff69 	bl	800319a <HAL_GPIO_WritePin>

        /* > 2 us */
        cmt_spi3_delay_us();
 80012c8:	f7ff fe0d 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80012cc:	f7ff fe0b 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80012d0:	f7ff fe09 	bl	8000ee6 <cmt_spi3_delay_us>

        cmt_spi3_fcsb_1();
 80012d4:	2380      	movs	r3, #128	; 0x80
 80012d6:	01db      	lsls	r3, r3, #7
 80012d8:	4814      	ldr	r0, [pc, #80]	; (800132c <cmt_spi3_write_fifo+0x110>)
 80012da:	2201      	movs	r2, #1
 80012dc:	0019      	movs	r1, r3
 80012de:	f001 ff5c 	bl	800319a <HAL_GPIO_WritePin>

        /* > 4 us */
        cmt_spi3_delay_us();
 80012e2:	f7ff fe00 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80012e6:	f7ff fdfe 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80012ea:	f7ff fdfc 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80012ee:	f7ff fdfa 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80012f2:	f7ff fdf8 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80012f6:	f7ff fdf6 	bl	8000ee6 <cmt_spi3_delay_us>
    for (i = 0; i < len; i++)
 80012fa:	193b      	adds	r3, r7, r4
 80012fc:	881a      	ldrh	r2, [r3, #0]
 80012fe:	193b      	adds	r3, r7, r4
 8001300:	3201      	adds	r2, #1
 8001302:	801a      	strh	r2, [r3, #0]
 8001304:	230e      	movs	r3, #14
 8001306:	18fa      	adds	r2, r7, r3
 8001308:	1cbb      	adds	r3, r7, #2
 800130a:	8812      	ldrh	r2, [r2, #0]
 800130c:	881b      	ldrh	r3, [r3, #0]
 800130e:	429a      	cmp	r2, r3
 8001310:	d3be      	bcc.n	8001290 <cmt_spi3_write_fifo+0x74>
    }

    cmt_spi3_sda_in();
 8001312:	f000 faef 	bl	80018f4 <cmt_spi3_sda_in>

    cmt_spi3_fcsb_1();
 8001316:	2380      	movs	r3, #128	; 0x80
 8001318:	01db      	lsls	r3, r3, #7
 800131a:	4804      	ldr	r0, [pc, #16]	; (800132c <cmt_spi3_write_fifo+0x110>)
 800131c:	2201      	movs	r2, #1
 800131e:	0019      	movs	r1, r3
 8001320:	f001 ff3b 	bl	800319a <HAL_GPIO_WritePin>
}
 8001324:	46c0      	nop			; (mov r8, r8)
 8001326:	46bd      	mov	sp, r7
 8001328:	b005      	add	sp, #20
 800132a:	bd90      	pop	{r4, r7, pc}
 800132c:	48000400 	.word	0x48000400

08001330 <cmt_spi3_read_fifo>:

void cmt_spi3_read_fifo(uint8_t *p_buf, uint16_t len)
{
 8001330:	b5b0      	push	{r4, r5, r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	000a      	movs	r2, r1
 800133a:	1cbb      	adds	r3, r7, #2
 800133c:	801a      	strh	r2, [r3, #0]
    uint16_t i;

    cmt_spi3_fcsb_1();
 800133e:	2380      	movs	r3, #128	; 0x80
 8001340:	01db      	lsls	r3, r3, #7
 8001342:	483f      	ldr	r0, [pc, #252]	; (8001440 <cmt_spi3_read_fifo+0x110>)
 8001344:	2201      	movs	r2, #1
 8001346:	0019      	movs	r1, r3
 8001348:	f001 ff27 	bl	800319a <HAL_GPIO_WritePin>
    //    cmt_spi3_fcsb_out();
    cmt_spi3_fcsb_1();
 800134c:	2380      	movs	r3, #128	; 0x80
 800134e:	01db      	lsls	r3, r3, #7
 8001350:	483b      	ldr	r0, [pc, #236]	; (8001440 <cmt_spi3_read_fifo+0x110>)
 8001352:	2201      	movs	r2, #1
 8001354:	0019      	movs	r1, r3
 8001356:	f001 ff20 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_csb_1();
 800135a:	2380      	movs	r3, #128	; 0x80
 800135c:	021b      	lsls	r3, r3, #8
 800135e:	4838      	ldr	r0, [pc, #224]	; (8001440 <cmt_spi3_read_fifo+0x110>)
 8001360:	2201      	movs	r2, #1
 8001362:	0019      	movs	r1, r3
 8001364:	f001 ff19 	bl	800319a <HAL_GPIO_WritePin>
    //    cmt_spi3_csb_out();
    cmt_spi3_csb_1();
 8001368:	2380      	movs	r3, #128	; 0x80
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	4834      	ldr	r0, [pc, #208]	; (8001440 <cmt_spi3_read_fifo+0x110>)
 800136e:	2201      	movs	r2, #1
 8001370:	0019      	movs	r1, r3
 8001372:	f001 ff12 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_scl_0();
 8001376:	2380      	movs	r3, #128	; 0x80
 8001378:	0119      	lsls	r1, r3, #4
 800137a:	2390      	movs	r3, #144	; 0x90
 800137c:	05db      	lsls	r3, r3, #23
 800137e:	2200      	movs	r2, #0
 8001380:	0018      	movs	r0, r3
 8001382:	f001 ff0a 	bl	800319a <HAL_GPIO_WritePin>
    //    cmt_spi3_scl_out();
    cmt_spi3_scl_0();
 8001386:	2380      	movs	r3, #128	; 0x80
 8001388:	0119      	lsls	r1, r3, #4
 800138a:	2390      	movs	r3, #144	; 0x90
 800138c:	05db      	lsls	r3, r3, #23
 800138e:	2200      	movs	r2, #0
 8001390:	0018      	movs	r0, r3
 8001392:	f001 ff02 	bl	800319a <HAL_GPIO_WritePin>

    cmt_spi3_sda_in();
 8001396:	f000 faad 	bl	80018f4 <cmt_spi3_sda_in>

    for (i = 0; i < len; i++)
 800139a:	230e      	movs	r3, #14
 800139c:	18fb      	adds	r3, r7, r3
 800139e:	2200      	movs	r2, #0
 80013a0:	801a      	strh	r2, [r3, #0]
 80013a2:	e039      	b.n	8001418 <cmt_spi3_read_fifo+0xe8>
    {
        cmt_spi3_fcsb_0();
 80013a4:	2380      	movs	r3, #128	; 0x80
 80013a6:	01db      	lsls	r3, r3, #7
 80013a8:	4825      	ldr	r0, [pc, #148]	; (8001440 <cmt_spi3_read_fifo+0x110>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	0019      	movs	r1, r3
 80013ae:	f001 fef4 	bl	800319a <HAL_GPIO_WritePin>

        /* > 1 SCL cycle */
        cmt_spi3_delay();
 80013b2:	f7ff fd88 	bl	8000ec6 <cmt_spi3_delay>
        cmt_spi3_delay();
 80013b6:	f7ff fd86 	bl	8000ec6 <cmt_spi3_delay>

        p_buf[i] = cmt_spi3_recv();
 80013ba:	250e      	movs	r5, #14
 80013bc:	197b      	adds	r3, r7, r5
 80013be:	881b      	ldrh	r3, [r3, #0]
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	18d4      	adds	r4, r2, r3
 80013c4:	f7ff fdf7 	bl	8000fb6 <cmt_spi3_recv>
 80013c8:	0003      	movs	r3, r0
 80013ca:	7023      	strb	r3, [r4, #0]

        cmt_spi3_scl_0();
 80013cc:	2380      	movs	r3, #128	; 0x80
 80013ce:	0119      	lsls	r1, r3, #4
 80013d0:	2390      	movs	r3, #144	; 0x90
 80013d2:	05db      	lsls	r3, r3, #23
 80013d4:	2200      	movs	r2, #0
 80013d6:	0018      	movs	r0, r3
 80013d8:	f001 fedf 	bl	800319a <HAL_GPIO_WritePin>

        /* > 2 us */
        cmt_spi3_delay_us();
 80013dc:	f7ff fd83 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80013e0:	f7ff fd81 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80013e4:	f7ff fd7f 	bl	8000ee6 <cmt_spi3_delay_us>

        cmt_spi3_fcsb_1();
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	01db      	lsls	r3, r3, #7
 80013ec:	4814      	ldr	r0, [pc, #80]	; (8001440 <cmt_spi3_read_fifo+0x110>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	0019      	movs	r1, r3
 80013f2:	f001 fed2 	bl	800319a <HAL_GPIO_WritePin>

        /* > 4 us */
        cmt_spi3_delay_us();
 80013f6:	f7ff fd76 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80013fa:	f7ff fd74 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80013fe:	f7ff fd72 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 8001402:	f7ff fd70 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 8001406:	f7ff fd6e 	bl	8000ee6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 800140a:	f7ff fd6c 	bl	8000ee6 <cmt_spi3_delay_us>
    for (i = 0; i < len; i++)
 800140e:	197b      	adds	r3, r7, r5
 8001410:	881a      	ldrh	r2, [r3, #0]
 8001412:	197b      	adds	r3, r7, r5
 8001414:	3201      	adds	r2, #1
 8001416:	801a      	strh	r2, [r3, #0]
 8001418:	230e      	movs	r3, #14
 800141a:	18fa      	adds	r2, r7, r3
 800141c:	1cbb      	adds	r3, r7, #2
 800141e:	8812      	ldrh	r2, [r2, #0]
 8001420:	881b      	ldrh	r3, [r3, #0]
 8001422:	429a      	cmp	r2, r3
 8001424:	d3be      	bcc.n	80013a4 <cmt_spi3_read_fifo+0x74>
    }

    cmt_spi3_sda_in();
 8001426:	f000 fa65 	bl	80018f4 <cmt_spi3_sda_in>

    cmt_spi3_fcsb_1();
 800142a:	2380      	movs	r3, #128	; 0x80
 800142c:	01db      	lsls	r3, r3, #7
 800142e:	4804      	ldr	r0, [pc, #16]	; (8001440 <cmt_spi3_read_fifo+0x110>)
 8001430:	2201      	movs	r2, #1
 8001432:	0019      	movs	r1, r3
 8001434:	f001 feb1 	bl	800319a <HAL_GPIO_WritePin>
}
 8001438:	46c0      	nop			; (mov r8, r8)
 800143a:	46bd      	mov	sp, r7
 800143c:	b004      	add	sp, #16
 800143e:	bdb0      	pop	{r4, r5, r7, pc}
 8001440:	48000400 	.word	0x48000400

08001444 <RF_Init>:
uint8_t PlayLoadlen;
uint8_t g_nInterrutFlags;
extern volatile uint32_t g_nSysTickCount;
extern volatile uint8_t  cmt2300_irq_request;	//request for irq
void RF_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
    Cmt2300_InitGpio();
 8001448:	f7ff fce6 	bl	8000e18 <Cmt2300_InitGpio>
    Cmt2300_Init();
 800144c:	f7ff fc88 	bl	8000d60 <Cmt2300_Init>

    /* Config registers */
    Cmt2300_ConfigRegBank(CMT2300_CMT_BANK_ADDR, g_cmt2300CmtBank, CMT2300_CMT_BANK_SIZE);
 8001450:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <RF_Init+0x60>)
 8001452:	220c      	movs	r2, #12
 8001454:	0019      	movs	r1, r3
 8001456:	2000      	movs	r0, #0
 8001458:	f7ff fcad 	bl	8000db6 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_SYSTEM_BANK_ADDR, g_cmt2300SystemBank, CMT2300_SYSTEM_BANK_SIZE);
 800145c:	4b12      	ldr	r3, [pc, #72]	; (80014a8 <RF_Init+0x64>)
 800145e:	220c      	movs	r2, #12
 8001460:	0019      	movs	r1, r3
 8001462:	200c      	movs	r0, #12
 8001464:	f7ff fca7 	bl	8000db6 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_FREQUENCY_BANK_ADDR, g_cmt2300FrequencyBank, CMT2300_FREQUENCY_BANK_SIZE);
 8001468:	4b10      	ldr	r3, [pc, #64]	; (80014ac <RF_Init+0x68>)
 800146a:	2208      	movs	r2, #8
 800146c:	0019      	movs	r1, r3
 800146e:	2018      	movs	r0, #24
 8001470:	f7ff fca1 	bl	8000db6 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_DATA_RATE_BANK_ADDR, g_cmt2300DataRateBank, CMT2300_DATA_RATE_BANK_SIZE);
 8001474:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <RF_Init+0x6c>)
 8001476:	2218      	movs	r2, #24
 8001478:	0019      	movs	r1, r3
 800147a:	2020      	movs	r0, #32
 800147c:	f7ff fc9b 	bl	8000db6 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_BASEBAND_BANK_ADDR, g_cmt2300BasebandBank, CMT2300_BASEBAND_BANK_SIZE);
 8001480:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <RF_Init+0x70>)
 8001482:	221d      	movs	r2, #29
 8001484:	0019      	movs	r1, r3
 8001486:	2038      	movs	r0, #56	; 0x38
 8001488:	f7ff fc95 	bl	8000db6 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_TX_BANK_ADDR, g_cmt2300TxBank, CMT2300_TX_BANK_SIZE);
 800148c:	4b0a      	ldr	r3, [pc, #40]	; (80014b8 <RF_Init+0x74>)
 800148e:	220b      	movs	r2, #11
 8001490:	0019      	movs	r1, r3
 8001492:	2055      	movs	r0, #85	; 0x55
 8001494:	f7ff fc8f 	bl	8000db6 <Cmt2300_ConfigRegBank>

    RF_Config();
 8001498:	f000 f810 	bl	80014bc <RF_Config>
}
 800149c:	46c0      	nop			; (mov r8, r8)
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	46c0      	nop			; (mov r8, r8)
 80014a4:	080068d0 	.word	0x080068d0
 80014a8:	080068dc 	.word	0x080068dc
 80014ac:	080068e8 	.word	0x080068e8
 80014b0:	080068f0 	.word	0x080068f0
 80014b4:	08006908 	.word	0x08006908
 80014b8:	08006928 	.word	0x08006928

080014bc <RF_Config>:
        g_nNextRFState = RF_STATE_RX_WAIT;
        return 0;
    }
}
void RF_Config(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
       and it can't output INT1/INT2 via GPIO1/GPIO2 */
    Cmt2300_EnableAntennaSwitch(0);

#else
    
    Cmt2300_EnableAntennaSwitch(0);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f7ff f89c 	bl	80005fe <Cmt2300_EnableAntennaSwitch>
        /* Config GPIOs */
    Cmt2300_ConfigGpio(
 80014c6:	2020      	movs	r0, #32
 80014c8:	f7ff f844 	bl	8000554 <Cmt2300_ConfigGpio>
       // CMT2300_GPIO1_SEL_INT1 | /* INT1 > GPIO1 */
       // CMT2300_GPIO2_SEL_INT2 | /* INT2 > GPIO2 */
        CMT2300_GPIO3_SEL_INT2);   /* INT2 > GPIO3 */

    /* Config interrupt */
    Cmt2300_ConfigInterrupt(
 80014cc:	2107      	movs	r1, #7
 80014ce:	200a      	movs	r0, #10
 80014d0:	f7ff f850 	bl	8000574 <Cmt2300_ConfigInterrupt>
        CMT2300_INT_SEL_PKT_OK   /* Config INT2 */
    );
#endif

    /* Enable interrupt */
         Cmt2300_EnableInterrupt(
 80014d4:	203f      	movs	r0, #63	; 0x3f
 80014d6:	f7ff f8cd 	bl	8000674 <Cmt2300_EnableInterrupt>
        CMT2300_MASK_SYNC_OK_EN |
        CMT2300_MASK_NODE_OK_EN |
        CMT2300_MASK_CRC_OK_EN |
        CMT2300_MASK_PKT_DONE_EN);

    Cmt2300_EnableLfosc(false);
 80014da:	2000      	movs	r0, #0
 80014dc:	f7ff fbfd 	bl	8000cda <Cmt2300_EnableLfosc>
    //Cmt2300_EnableFifoMerge(true);

    //Cmt2300_SetFifoThreshold(16);

    /* Go to sleep for configuration to take effect */
    Cmt2300_GoSleep();
 80014e0:	f7ff f804 	bl	80004ec <Cmt2300_GoSleep>
}
 80014e4:	46c0      	nop			; (mov r8, r8)
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
	...

080014ec <RF_GetStatus>:
{
    g_nNextRFState = nStatus;
}

EnumRFStatus RF_GetStatus(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
    return g_nNextRFState;
 80014f0:	4b02      	ldr	r3, [pc, #8]	; (80014fc <RF_GetStatus+0x10>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
}
 80014f4:	0018      	movs	r0, r3
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	46c0      	nop			; (mov r8, r8)
 80014fc:	20000390 	.word	0x20000390

08001500 <RF_StartRx>:
{
    return g_nInterrutFlags;
}

void RF_StartRx(uint8_t buf[], uint16_t len, uint32_t timeout)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	607a      	str	r2, [r7, #4]
 800150a:	200a      	movs	r0, #10
 800150c:	183b      	adds	r3, r7, r0
 800150e:	1c0a      	adds	r2, r1, #0
 8001510:	801a      	strh	r2, [r3, #0]
    g_pRxBuffer = buf;
 8001512:	4b0c      	ldr	r3, [pc, #48]	; (8001544 <RF_StartRx+0x44>)
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	601a      	str	r2, [r3, #0]
    g_nRxLength = len;
 8001518:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <RF_StartRx+0x48>)
 800151a:	183a      	adds	r2, r7, r0
 800151c:	8812      	ldrh	r2, [r2, #0]
 800151e:	801a      	strh	r2, [r3, #0]
    g_nRxTimeout = timeout;
 8001520:	4b0a      	ldr	r3, [pc, #40]	; (800154c <RF_StartRx+0x4c>)
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	601a      	str	r2, [r3, #0]

    memset(g_pRxBuffer, 0, g_nRxLength);
 8001526:	4b07      	ldr	r3, [pc, #28]	; (8001544 <RF_StartRx+0x44>)
 8001528:	6818      	ldr	r0, [r3, #0]
 800152a:	4b07      	ldr	r3, [pc, #28]	; (8001548 <RF_StartRx+0x48>)
 800152c:	881b      	ldrh	r3, [r3, #0]
 800152e:	001a      	movs	r2, r3
 8001530:	2100      	movs	r1, #0
 8001532:	f004 fbc0 	bl	8005cb6 <memset>

    g_nNextRFState = RF_STATE_RX_START;
 8001536:	4b06      	ldr	r3, [pc, #24]	; (8001550 <RF_StartRx+0x50>)
 8001538:	2201      	movs	r2, #1
 800153a:	701a      	strb	r2, [r3, #0]
}
 800153c:	46c0      	nop			; (mov r8, r8)
 800153e:	46bd      	mov	sp, r7
 8001540:	b004      	add	sp, #16
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000394 	.word	0x20000394
 8001548:	2000039c 	.word	0x2000039c
 800154c:	200000cc 	.word	0x200000cc
 8001550:	20000390 	.word	0x20000390

08001554 <RF_StartTx>:

void RF_StartTx(uint8_t buf[], uint16_t len, uint32_t timeout)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	607a      	str	r2, [r7, #4]
 800155e:	200a      	movs	r0, #10
 8001560:	183b      	adds	r3, r7, r0
 8001562:	1c0a      	adds	r2, r1, #0
 8001564:	801a      	strh	r2, [r3, #0]
    g_pTxBuffer = buf;
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <RF_StartTx+0x34>)
 8001568:	68fa      	ldr	r2, [r7, #12]
 800156a:	601a      	str	r2, [r3, #0]
    g_nTxLength = len;
 800156c:	4b07      	ldr	r3, [pc, #28]	; (800158c <RF_StartTx+0x38>)
 800156e:	183a      	adds	r2, r7, r0
 8001570:	8812      	ldrh	r2, [r2, #0]
 8001572:	801a      	strh	r2, [r3, #0]
    g_nTxTimeout = timeout;
 8001574:	4b06      	ldr	r3, [pc, #24]	; (8001590 <RF_StartTx+0x3c>)
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	601a      	str	r2, [r3, #0]

    g_nNextRFState = RF_STATE_TX_START;
 800157a:	4b06      	ldr	r3, [pc, #24]	; (8001594 <RF_StartTx+0x40>)
 800157c:	2205      	movs	r2, #5
 800157e:	701a      	strb	r2, [r3, #0]
}
 8001580:	46c0      	nop			; (mov r8, r8)
 8001582:	46bd      	mov	sp, r7
 8001584:	b004      	add	sp, #16
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000398 	.word	0x20000398
 800158c:	2000039e 	.word	0x2000039e
 8001590:	200000d0 	.word	0x200000d0
 8001594:	20000390 	.word	0x20000390

08001598 <RF_Process>:

EnumRFResult RF_Process(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
    EnumRFResult nRes = RF_BUSY;
 800159e:	1dfb      	adds	r3, r7, #7
 80015a0:	2201      	movs	r2, #1
 80015a2:	701a      	strb	r2, [r3, #0]

    switch (g_nNextRFState)
 80015a4:	4b7c      	ldr	r3, [pc, #496]	; (8001798 <RF_Process+0x200>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b09      	cmp	r3, #9
 80015aa:	d900      	bls.n	80015ae <RF_Process+0x16>
 80015ac:	e0e8      	b.n	8001780 <RF_Process+0x1e8>
 80015ae:	009a      	lsls	r2, r3, #2
 80015b0:	4b7a      	ldr	r3, [pc, #488]	; (800179c <RF_Process+0x204>)
 80015b2:	18d3      	adds	r3, r2, r3
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	469f      	mov	pc, r3
    {
    case RF_STATE_IDLE:
    {
        nRes = RF_IDLE;
 80015b8:	1dfb      	adds	r3, r7, #7
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]
        break;
 80015be:	e0e4      	b.n	800178a <RF_Process+0x1f2>
    }

    case RF_STATE_RX_START:
    {
        Cmt2300_GoStby();
 80015c0:	f7fe ffa1 	bl	8000506 <Cmt2300_GoStby>
        Cmt2300_ClearInterruptFlags();
 80015c4:	f7ff f8e1 	bl	800078a <Cmt2300_ClearInterruptFlags>

        /* Must clear FIFO after enable SPI to read or write the FIFO */
        Cmt2300_EnableReadFifo();
 80015c8:	f7ff f88e 	bl	80006e8 <Cmt2300_EnableReadFifo>
        Cmt2300_ClearFifo();
 80015cc:	f7ff f8ca 	bl	8000764 <Cmt2300_ClearFifo>

        if (false == Cmt2300_GoRx())
 80015d0:	f7fe ffb3 	bl	800053a <Cmt2300_GoRx>
 80015d4:	0003      	movs	r3, r0
 80015d6:	001a      	movs	r2, r3
 80015d8:	2301      	movs	r3, #1
 80015da:	4053      	eors	r3, r2
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d003      	beq.n	80015ea <RF_Process+0x52>
        {
            g_nNextRFState = RF_STATE_ERROR;
 80015e2:	4b6d      	ldr	r3, [pc, #436]	; (8001798 <RF_Process+0x200>)
 80015e4:	2209      	movs	r2, #9
 80015e6:	701a      	strb	r2, [r3, #0]
            g_nNextRFState = RF_STATE_RX_WAIT;

            g_nRxTimeCount = Cmt2300_GetTickCount();
        }

        break;
 80015e8:	e0cf      	b.n	800178a <RF_Process+0x1f2>
            cmt2300_irq_request=0;
 80015ea:	4b6d      	ldr	r3, [pc, #436]	; (80017a0 <RF_Process+0x208>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	701a      	strb	r2, [r3, #0]
            g_nNextRFState = RF_STATE_RX_WAIT;
 80015f0:	4b69      	ldr	r3, [pc, #420]	; (8001798 <RF_Process+0x200>)
 80015f2:	2202      	movs	r2, #2
 80015f4:	701a      	strb	r2, [r3, #0]
            g_nRxTimeCount = Cmt2300_GetTickCount();
 80015f6:	4b6b      	ldr	r3, [pc, #428]	; (80017a4 <RF_Process+0x20c>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	4b6b      	ldr	r3, [pc, #428]	; (80017a8 <RF_Process+0x210>)
 80015fc:	601a      	str	r2, [r3, #0]
        break;
 80015fe:	e0c4      	b.n	800178a <RF_Process+0x1f2>
    case RF_STATE_RX_WAIT:
    {
#ifdef ENABLE_ANTENNA_SWITCH
        if (CMT2300_MASK_PKT_OK_FLG & Cmt2300_ReadReg(CMT2300_CUS_INT_FLAG)) /* Read PKT_OK flag */
#else
        if (cmt2300_irq_request) /* Read INT2, PKT_OK */
 8001600:	4b67      	ldr	r3, [pc, #412]	; (80017a0 <RF_Process+0x208>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	b2db      	uxtb	r3, r3
 8001606:	2b00      	cmp	r3, #0
 8001608:	d005      	beq.n	8001616 <RF_Process+0x7e>
#endif
        {
            cmt2300_irq_request=0;
 800160a:	4b65      	ldr	r3, [pc, #404]	; (80017a0 <RF_Process+0x208>)
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
            g_nNextRFState = RF_STATE_RX_DONE;
 8001610:	4b61      	ldr	r3, [pc, #388]	; (8001798 <RF_Process+0x200>)
 8001612:	2203      	movs	r2, #3
 8001614:	701a      	strb	r2, [r3, #0]
        }

        if( (INFINITE != g_nRxTimeout) && ((g_nSysTickCount-g_nRxTimeCount) > g_nRxTimeout) )
 8001616:	4b65      	ldr	r3, [pc, #404]	; (80017ac <RF_Process+0x214>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	3301      	adds	r3, #1
 800161c:	d100      	bne.n	8001620 <RF_Process+0x88>
 800161e:	e0b1      	b.n	8001784 <RF_Process+0x1ec>
 8001620:	4b60      	ldr	r3, [pc, #384]	; (80017a4 <RF_Process+0x20c>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b60      	ldr	r3, [pc, #384]	; (80017a8 <RF_Process+0x210>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	1ad2      	subs	r2, r2, r3
 800162a:	4b60      	ldr	r3, [pc, #384]	; (80017ac <RF_Process+0x214>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	429a      	cmp	r2, r3
 8001630:	d800      	bhi.n	8001634 <RF_Process+0x9c>
 8001632:	e0a7      	b.n	8001784 <RF_Process+0x1ec>
            g_nNextRFState = RF_STATE_RX_TIMEOUT;
 8001634:	4b58      	ldr	r3, [pc, #352]	; (8001798 <RF_Process+0x200>)
 8001636:	2204      	movs	r2, #4
 8001638:	701a      	strb	r2, [r3, #0]
        
        break;
 800163a:	e0a3      	b.n	8001784 <RF_Process+0x1ec>
    }

    case RF_STATE_RX_DONE:
    {
        Cmt2300_GoStby();
 800163c:	f7fe ff63 	bl	8000506 <Cmt2300_GoStby>

        Cmt2300_ReadFifo(g_pRxBuffer, 1);//
 8001640:	4b5b      	ldr	r3, [pc, #364]	; (80017b0 <RF_Process+0x218>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2101      	movs	r1, #1
 8001646:	0018      	movs	r0, r3
 8001648:	f7ff fc19 	bl	8000e7e <Cmt2300_ReadFifo>
           
        PlayLoadlen=g_pRxBuffer[0];
 800164c:	4b58      	ldr	r3, [pc, #352]	; (80017b0 <RF_Process+0x218>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	781a      	ldrb	r2, [r3, #0]
 8001652:	4b58      	ldr	r3, [pc, #352]	; (80017b4 <RF_Process+0x21c>)
 8001654:	701a      	strb	r2, [r3, #0]
        
        /* The length need be smaller than 32 */
        Cmt2300_ReadFifo(g_pRxBuffer, PlayLoadlen);
 8001656:	4b56      	ldr	r3, [pc, #344]	; (80017b0 <RF_Process+0x218>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	4b56      	ldr	r3, [pc, #344]	; (80017b4 <RF_Process+0x21c>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	b29b      	uxth	r3, r3
 8001660:	0019      	movs	r1, r3
 8001662:	0010      	movs	r0, r2
 8001664:	f7ff fc0b 	bl	8000e7e <Cmt2300_ReadFifo>

        g_nInterrutFlags = Cmt2300_ClearInterruptFlags();
 8001668:	f7ff f88f 	bl	800078a <Cmt2300_ClearInterruptFlags>
 800166c:	0003      	movs	r3, r0
 800166e:	001a      	movs	r2, r3
 8001670:	4b51      	ldr	r3, [pc, #324]	; (80017b8 <RF_Process+0x220>)
 8001672:	701a      	strb	r2, [r3, #0]

        //        Cmt2300_GoSleep();
        g_nNextRFState = RF_STATE_IDLE;
 8001674:	4b48      	ldr	r3, [pc, #288]	; (8001798 <RF_Process+0x200>)
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
        nRes = RF_RX_DONE;
 800167a:	1dfb      	adds	r3, r7, #7
 800167c:	2202      	movs	r2, #2
 800167e:	701a      	strb	r2, [r3, #0]
        break;
 8001680:	e083      	b.n	800178a <RF_Process+0x1f2>

    case RF_STATE_RX_TIMEOUT:
    {
        //        Cmt2300_GoSleep();
        //
        g_nNextRFState = RF_STATE_IDLE;
 8001682:	4b45      	ldr	r3, [pc, #276]	; (8001798 <RF_Process+0x200>)
 8001684:	2200      	movs	r2, #0
 8001686:	701a      	strb	r2, [r3, #0]
        nRes = RF_RX_TIMEOUT;
 8001688:	1dfb      	adds	r3, r7, #7
 800168a:	2203      	movs	r2, #3
 800168c:	701a      	strb	r2, [r3, #0]
                
        break;
 800168e:	e07c      	b.n	800178a <RF_Process+0x1f2>
    }

    case RF_STATE_TX_START:
    {
        Cmt2300_GoStby();
 8001690:	f7fe ff39 	bl	8000506 <Cmt2300_GoStby>
        Cmt2300_ClearInterruptFlags();
 8001694:	f7ff f879 	bl	800078a <Cmt2300_ClearInterruptFlags>

        /* Must clear FIFO after enable SPI to read or write the FIFO */
        Cmt2300_EnableWriteFifo();
 8001698:	f7ff f845 	bl	8000726 <Cmt2300_EnableWriteFifo>
        Cmt2300_ClearFifo();
 800169c:	f7ff f862 	bl	8000764 <Cmt2300_ClearFifo>

        Cmt2300_SetPayloadLength(g_nTxLength); //
 80016a0:	4b46      	ldr	r3, [pc, #280]	; (80017bc <RF_Process+0x224>)
 80016a2:	881b      	ldrh	r3, [r3, #0]
 80016a4:	0018      	movs	r0, r3
 80016a6:	f7ff fadf 	bl	8000c68 <Cmt2300_SetPayloadLength>
      
        Cmt2300_WriteFifo(g_pTxBuffer, g_nTxLength);
 80016aa:	4b45      	ldr	r3, [pc, #276]	; (80017c0 <RF_Process+0x228>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	4b43      	ldr	r3, [pc, #268]	; (80017bc <RF_Process+0x224>)
 80016b0:	881b      	ldrh	r3, [r3, #0]
 80016b2:	0019      	movs	r1, r3
 80016b4:	0010      	movs	r0, r2
 80016b6:	f7ff fbf4 	bl	8000ea2 <Cmt2300_WriteFifo>

        if (0 == (CMT2300_MASK_TX_FIFO_NMTY_FLG & Cmt2300_ReadReg(CMT2300_CUS_FIFO_FLAG)))
 80016ba:	206e      	movs	r0, #110	; 0x6e
 80016bc:	f7ff fbb3 	bl	8000e26 <Cmt2300_ReadReg>
 80016c0:	0003      	movs	r3, r0
 80016c2:	001a      	movs	r2, r3
 80016c4:	2302      	movs	r3, #2
 80016c6:	4013      	ands	r3, r2
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d102      	bne.n	80016d4 <RF_Process+0x13c>
        {
            g_nNextRFState = RF_STATE_ERROR;
 80016ce:	4b32      	ldr	r3, [pc, #200]	; (8001798 <RF_Process+0x200>)
 80016d0:	2209      	movs	r2, #9
 80016d2:	701a      	strb	r2, [r3, #0]
        }

        if (false == Cmt2300_GoTx())
 80016d4:	f7fe ff24 	bl	8000520 <Cmt2300_GoTx>
 80016d8:	0003      	movs	r3, r0
 80016da:	001a      	movs	r2, r3
 80016dc:	2301      	movs	r3, #1
 80016de:	4053      	eors	r3, r2
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <RF_Process+0x156>
        {
            g_nNextRFState = RF_STATE_ERROR;
 80016e6:	4b2c      	ldr	r3, [pc, #176]	; (8001798 <RF_Process+0x200>)
 80016e8:	2209      	movs	r2, #9
 80016ea:	701a      	strb	r2, [r3, #0]
            g_nNextRFState = RF_STATE_TX_WAIT;

            g_nTxTimeCount = Cmt2300_GetTickCount();
        }

        break;
 80016ec:	e04d      	b.n	800178a <RF_Process+0x1f2>
            cmt2300_irq_request=0;
 80016ee:	4b2c      	ldr	r3, [pc, #176]	; (80017a0 <RF_Process+0x208>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
            g_nNextRFState = RF_STATE_TX_WAIT;
 80016f4:	4b28      	ldr	r3, [pc, #160]	; (8001798 <RF_Process+0x200>)
 80016f6:	2206      	movs	r2, #6
 80016f8:	701a      	strb	r2, [r3, #0]
            g_nTxTimeCount = Cmt2300_GetTickCount();
 80016fa:	4b2a      	ldr	r3, [pc, #168]	; (80017a4 <RF_Process+0x20c>)
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	4b31      	ldr	r3, [pc, #196]	; (80017c4 <RF_Process+0x22c>)
 8001700:	601a      	str	r2, [r3, #0]
        break;
 8001702:	e042      	b.n	800178a <RF_Process+0x1f2>
    case RF_STATE_TX_WAIT:
    {
#ifdef ENABLE_ANTENNA_SWITCH
        if (CMT2300_MASK_TX_DONE_FLG & Cmt2300_ReadReg(CMT2300_CUS_INT_CLR1)) /* Read TX_DONE flag */
#else
        if (CMT2300_MASK_TX_DONE_FLG & Cmt2300_ReadReg(CMT2300_CUS_INT_CLR1)) /* Read TX_DONE flag */
 8001704:	206a      	movs	r0, #106	; 0x6a
 8001706:	f7ff fb8e 	bl	8000e26 <Cmt2300_ReadReg>
 800170a:	0003      	movs	r3, r0
 800170c:	001a      	movs	r2, r3
 800170e:	2308      	movs	r3, #8
 8001710:	4013      	ands	r3, r2
 8001712:	b2db      	uxtb	r3, r3
 8001714:	2b00      	cmp	r3, #0
 8001716:	d002      	beq.n	800171e <RF_Process+0x186>
#endif
        {         
          g_nNextRFState = RF_STATE_TX_DONE;
 8001718:	4b1f      	ldr	r3, [pc, #124]	; (8001798 <RF_Process+0x200>)
 800171a:	2207      	movs	r2, #7
 800171c:	701a      	strb	r2, [r3, #0]
        }
        
        if( (INFINITE != g_nTxTimeout) && ((g_nSysTickCount-g_nTxTimeCount) > g_nTxTimeout) )
 800171e:	4b2a      	ldr	r3, [pc, #168]	; (80017c8 <RF_Process+0x230>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	3301      	adds	r3, #1
 8001724:	d030      	beq.n	8001788 <RF_Process+0x1f0>
 8001726:	4b1f      	ldr	r3, [pc, #124]	; (80017a4 <RF_Process+0x20c>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	4b26      	ldr	r3, [pc, #152]	; (80017c4 <RF_Process+0x22c>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	1ad2      	subs	r2, r2, r3
 8001730:	4b25      	ldr	r3, [pc, #148]	; (80017c8 <RF_Process+0x230>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d927      	bls.n	8001788 <RF_Process+0x1f0>
            g_nNextRFState = RF_STATE_TX_TIMEOUT;
 8001738:	4b17      	ldr	r3, [pc, #92]	; (8001798 <RF_Process+0x200>)
 800173a:	2208      	movs	r2, #8
 800173c:	701a      	strb	r2, [r3, #0]

        break;
 800173e:	e023      	b.n	8001788 <RF_Process+0x1f0>
    }

    case RF_STATE_TX_DONE:
    {
        Cmt2300_ClearInterruptFlags();
 8001740:	f7ff f823 	bl	800078a <Cmt2300_ClearInterruptFlags>
        //Cmt2300_GoSleep();

        g_nNextRFState = RF_STATE_IDLE;
 8001744:	4b14      	ldr	r3, [pc, #80]	; (8001798 <RF_Process+0x200>)
 8001746:	2200      	movs	r2, #0
 8001748:	701a      	strb	r2, [r3, #0]
        nRes = RF_TX_DONE;
 800174a:	1dfb      	adds	r3, r7, #7
 800174c:	2204      	movs	r2, #4
 800174e:	701a      	strb	r2, [r3, #0]
        break;
 8001750:	e01b      	b.n	800178a <RF_Process+0x1f2>
    }

    case RF_STATE_TX_TIMEOUT:
    {
        //        Cmt2300_GoSleep();      
        g_nNextRFState = RF_STATE_IDLE;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <RF_Process+0x200>)
 8001754:	2200      	movs	r2, #0
 8001756:	701a      	strb	r2, [r3, #0]
        nRes = RF_TX_TIMEOUT;
 8001758:	1dfb      	adds	r3, r7, #7
 800175a:	2205      	movs	r2, #5
 800175c:	701a      	strb	r2, [r3, #0]
        break;
 800175e:	e014      	b.n	800178a <RF_Process+0x1f2>
    }

    case RF_STATE_ERROR:
    {
        Cmt2300_SoftReset();
 8001760:	f7fe fe66 	bl	8000430 <Cmt2300_SoftReset>
        Delay_Ms(10);
 8001764:	200a      	movs	r0, #10
 8001766:	f000 f869 	bl	800183c <Delay_Ms>

        Cmt2300_GoStby();
 800176a:	f7fe fecc 	bl	8000506 <Cmt2300_GoStby>
        RF_Config();
 800176e:	f7ff fea5 	bl	80014bc <RF_Config>

        g_nNextRFState = RF_STATE_IDLE;
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <RF_Process+0x200>)
 8001774:	2200      	movs	r2, #0
 8001776:	701a      	strb	r2, [r3, #0]
        nRes = RF_ERROR;
 8001778:	1dfb      	adds	r3, r7, #7
 800177a:	2206      	movs	r2, #6
 800177c:	701a      	strb	r2, [r3, #0]
        break;
 800177e:	e004      	b.n	800178a <RF_Process+0x1f2>
    }

    default:
        break;
 8001780:	46c0      	nop			; (mov r8, r8)
 8001782:	e002      	b.n	800178a <RF_Process+0x1f2>
        break;
 8001784:	46c0      	nop			; (mov r8, r8)
 8001786:	e000      	b.n	800178a <RF_Process+0x1f2>
        break;
 8001788:	46c0      	nop			; (mov r8, r8)
    }

    return nRes;
 800178a:	1dfb      	adds	r3, r7, #7
 800178c:	781b      	ldrb	r3, [r3, #0]
}
 800178e:	0018      	movs	r0, r3
 8001790:	46bd      	mov	sp, r7
 8001792:	b002      	add	sp, #8
 8001794:	bd80      	pop	{r7, pc}
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	20000390 	.word	0x20000390
 800179c:	08006934 	.word	0x08006934
 80017a0:	200003aa 	.word	0x200003aa
 80017a4:	200003ac 	.word	0x200003ac
 80017a8:	200003a0 	.word	0x200003a0
 80017ac:	200000cc 	.word	0x200000cc
 80017b0:	20000394 	.word	0x20000394
 80017b4:	200003a8 	.word	0x200003a8
 80017b8:	200003a9 	.word	0x200003a9
 80017bc:	2000039e 	.word	0x2000039e
 80017c0:	20000398 	.word	0x20000398
 80017c4:	200003a4 	.word	0x200003a4
 80017c8:	200000d0 	.word	0x200000d0

080017cc <bspInit>:

/*----------------------------------------------------------------
 *  FUNCTION DEFINITION
 *--------------------------------------------------------------*/
void bspInit(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
    uartInit(BSP_TTL_CHANNEL1);
 80017d0:	2000      	movs	r0, #0
 80017d2:	f000 f981 	bl	8001ad8 <uartInit>
    
    RF_Init();
 80017d6:	f7ff fe35 	bl	8001444 <RF_Init>
    /* check rf is inited ok */
    if (Cmt2300_IsExist())
 80017da:	f7ff fa21 	bl	8000c20 <Cmt2300_IsExist>
 80017de:	1e03      	subs	r3, r0, #0
 80017e0:	d006      	beq.n	80017f0 <bspInit+0x24>
    {
        led1On();
 80017e2:	4b14      	ldr	r3, [pc, #80]	; (8001834 <bspInit+0x68>)
 80017e4:	2201      	movs	r2, #1
 80017e6:	2110      	movs	r1, #16
 80017e8:	0018      	movs	r0, r3
 80017ea:	f001 fcd6 	bl	800319a <HAL_GPIO_WritePin>
 80017ee:	e005      	b.n	80017fc <bspInit+0x30>
    }
    else
    {
        led2On();
 80017f0:	4b10      	ldr	r3, [pc, #64]	; (8001834 <bspInit+0x68>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	2120      	movs	r1, #32
 80017f6:	0018      	movs	r0, r3
 80017f8:	f001 fccf 	bl	800319a <HAL_GPIO_WritePin>
    }

    /* level7: 20dbm */
    Cmt2300_ConfigTxPower(7);
 80017fc:	2007      	movs	r0, #7
 80017fe:	f7ff f9a7 	bl	8000b50 <Cmt2300_ConfigTxPower>
    /* rate:1.2kbps */
    Cmt2300_ConfigDataRate(rf_rate_1K2);
 8001802:	2001      	movs	r0, #1
 8001804:	f7ff f8ce 	bl	80009a4 <Cmt2300_ConfigDataRate>
    /* packet type */
    Cmt2300_ConfigPktLenthType(CMT2300_PKT_TYPE_VARIABLE);
 8001808:	2001      	movs	r0, #1
 800180a:	f7fe fe50 	bl	80004ae <Cmt2300_ConfigPktLenthType>
    /* packet mode */
    Cmt2300_ConfigDataMode(CMT2300_DATA_MODE_PACKET);
 800180e:	2002      	movs	r0, #2
 8001810:	f7ff f97e 	bl	8000b10 <Cmt2300_ConfigDataMode>
    /* enable fifo */
    Cmt2300_EnableFifoMerge(true);
 8001814:	2001      	movs	r0, #1
 8001816:	f7fe ff3d 	bl	8000694 <Cmt2300_EnableFifoMerge>

    /* disable rf time */
    RF_StartRx(g_rxBuffer, RF_PACKET_SIZE, INFINITE);
 800181a:	2301      	movs	r3, #1
 800181c:	425a      	negs	r2, r3
 800181e:	4b06      	ldr	r3, [pc, #24]	; (8001838 <bspInit+0x6c>)
 8001820:	2180      	movs	r1, #128	; 0x80
 8001822:	0018      	movs	r0, r3
 8001824:	f7ff fe6c 	bl	8001500 <RF_StartRx>
    rfTimerEnable();
 8001828:	f000 f8be 	bl	80019a8 <rfTimerEnable>
}
 800182c:	46c0      	nop			; (mov r8, r8)
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	48000400 	.word	0x48000400
 8001838:	20000274 	.word	0x20000274

0800183c <Delay_Ms>:
    for(j=0;j<8;j++);
  }
}

void Delay_Ms(uint32_t delay)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  uint32_t i=0;
 8001844:	2300      	movs	r3, #0
 8001846:	60fb      	str	r3, [r7, #12]
  uint32_t j=0;
 8001848:	2300      	movs	r3, #0
 800184a:	60bb      	str	r3, [r7, #8]
  
  for(i=0;i<delay;i++)
 800184c:	2300      	movs	r3, #0
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	e00c      	b.n	800186c <Delay_Ms+0x30>
  {
    for(j=0;j<4540;j++);
 8001852:	2300      	movs	r3, #0
 8001854:	60bb      	str	r3, [r7, #8]
 8001856:	e002      	b.n	800185e <Delay_Ms+0x22>
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	3301      	adds	r3, #1
 800185c:	60bb      	str	r3, [r7, #8]
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	4a07      	ldr	r2, [pc, #28]	; (8001880 <Delay_Ms+0x44>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d9f8      	bls.n	8001858 <Delay_Ms+0x1c>
  for(i=0;i<delay;i++)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	3301      	adds	r3, #1
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fa      	ldr	r2, [r7, #12]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	429a      	cmp	r2, r3
 8001872:	d3ee      	bcc.n	8001852 <Delay_Ms+0x16>
  }
}
 8001874:	46c0      	nop			; (mov r8, r8)
 8001876:	46c0      	nop			; (mov r8, r8)
 8001878:	46bd      	mov	sp, r7
 800187a:	b004      	add	sp, #16
 800187c:	bd80      	pop	{r7, pc}
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	000011bb 	.word	0x000011bb

08001884 <spi_gpio_init>:
*  The following need to be modified by user
*  ************************************************************************ */

/* ************************************************************************ */
void spi_gpio_init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
    GPIO_InitStructure.GPIO_Pin = cmt_spi_sda_pin;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_Init(cmt_spi_sda_port, &GPIO_InitStructure);
#endif
}
 8001888:	46c0      	nop			; (mov r8, r8)
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
	...

08001890 <cmt_spi3_sda_out>:

void cmt_spi3_sda_out(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
#ifdef USE_CUBEIDE
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001896:	1d3b      	adds	r3, r7, #4
 8001898:	0018      	movs	r0, r3
 800189a:	2314      	movs	r3, #20
 800189c:	001a      	movs	r2, r3
 800189e:	2100      	movs	r1, #0
 80018a0:	f004 fa09 	bl	8005cb6 <memset>

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80018a4:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <cmt_spi3_sda_out+0x60>)
 80018a6:	695a      	ldr	r2, [r3, #20]
 80018a8:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <cmt_spi3_sda_out+0x60>)
 80018aa:	2180      	movs	r1, #128	; 0x80
 80018ac:	0289      	lsls	r1, r1, #10
 80018ae:	430a      	orrs	r2, r1
 80018b0:	615a      	str	r2, [r3, #20]
 80018b2:	4b0f      	ldr	r3, [pc, #60]	; (80018f0 <cmt_spi3_sda_out+0x60>)
 80018b4:	695a      	ldr	r2, [r3, #20]
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	029b      	lsls	r3, r3, #10
 80018ba:	4013      	ands	r3, r2
 80018bc:	603b      	str	r3, [r7, #0]
 80018be:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = GPIO_RF_SDIO_Pin;
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	2280      	movs	r2, #128	; 0x80
 80018c4:	0052      	lsls	r2, r2, #1
 80018c6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	2201      	movs	r2, #1
 80018cc:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018d4:	1d3b      	adds	r3, r7, #4
 80018d6:	2203      	movs	r2, #3
 80018d8:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIO_RF_SDIO_GPIO_Port, &GPIO_InitStruct);
 80018da:	1d3a      	adds	r2, r7, #4
 80018dc:	2390      	movs	r3, #144	; 0x90
 80018de:	05db      	lsls	r3, r3, #23
 80018e0:	0011      	movs	r1, r2
 80018e2:	0018      	movs	r0, r3
 80018e4:	f001 f9fc 	bl	8002ce0 <HAL_GPIO_Init>
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(cmt_spi_sda_port, &GPIO_InitStructure);
#endif
}
 80018e8:	46c0      	nop			; (mov r8, r8)
 80018ea:	46bd      	mov	sp, r7
 80018ec:	b006      	add	sp, #24
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40021000 	.word	0x40021000

080018f4 <cmt_spi3_sda_in>:
void cmt_spi3_sda_in(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
#ifdef USE_CUBEIDE
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fa:	1d3b      	adds	r3, r7, #4
 80018fc:	0018      	movs	r0, r3
 80018fe:	2314      	movs	r3, #20
 8001900:	001a      	movs	r2, r3
 8001902:	2100      	movs	r1, #0
 8001904:	f004 f9d7 	bl	8005cb6 <memset>

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001908:	4b11      	ldr	r3, [pc, #68]	; (8001950 <cmt_spi3_sda_in+0x5c>)
 800190a:	695a      	ldr	r2, [r3, #20]
 800190c:	4b10      	ldr	r3, [pc, #64]	; (8001950 <cmt_spi3_sda_in+0x5c>)
 800190e:	2180      	movs	r1, #128	; 0x80
 8001910:	0289      	lsls	r1, r1, #10
 8001912:	430a      	orrs	r2, r1
 8001914:	615a      	str	r2, [r3, #20]
 8001916:	4b0e      	ldr	r3, [pc, #56]	; (8001950 <cmt_spi3_sda_in+0x5c>)
 8001918:	695a      	ldr	r2, [r3, #20]
 800191a:	2380      	movs	r3, #128	; 0x80
 800191c:	029b      	lsls	r3, r3, #10
 800191e:	4013      	ands	r3, r2
 8001920:	603b      	str	r3, [r7, #0]
 8001922:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = GPIO_RF_SDIO_Pin;
 8001924:	1d3b      	adds	r3, r7, #4
 8001926:	2280      	movs	r2, #128	; 0x80
 8001928:	0052      	lsls	r2, r2, #1
 800192a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	2200      	movs	r2, #0
 8001930:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	2200      	movs	r2, #0
 8001936:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIO_RF_SDIO_GPIO_Port, &GPIO_InitStruct);
 8001938:	1d3a      	adds	r2, r7, #4
 800193a:	2390      	movs	r3, #144	; 0x90
 800193c:	05db      	lsls	r3, r3, #23
 800193e:	0011      	movs	r1, r2
 8001940:	0018      	movs	r0, r3
 8001942:	f001 f9cd 	bl	8002ce0 <HAL_GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = cmt_spi_sda_pin;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_Init(cmt_spi_sda_port, &GPIO_InitStructure);
#endif
}
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	46bd      	mov	sp, r7
 800194a:	b006      	add	sp, #24
 800194c:	bd80      	pop	{r7, pc}
 800194e:	46c0      	nop			; (mov r8, r8)
 8001950:	40021000 	.word	0x40021000

08001954 <HAL_GPIO_EXTI_Callback>:
#endif
}

#ifdef USE_CUBEIDE
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001954:	b5b0      	push	{r4, r5, r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	0002      	movs	r2, r0
 800195c:	1dbb      	adds	r3, r7, #6
 800195e:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == GPIO_RF_GPIO3_Pin)
 8001960:	1dbb      	adds	r3, r7, #6
 8001962:	881a      	ldrh	r2, [r3, #0]
 8001964:	2380      	movs	r3, #128	; 0x80
 8001966:	015b      	lsls	r3, r3, #5
 8001968:	429a      	cmp	r2, r3
 800196a:	d116      	bne.n	800199a <HAL_GPIO_EXTI_Callback+0x46>
	{
        EnumRFStatus ret = RF_GetStatus();
 800196c:	250f      	movs	r5, #15
 800196e:	197c      	adds	r4, r7, r5
 8001970:	f7ff fdbc 	bl	80014ec <RF_GetStatus>
 8001974:	0003      	movs	r3, r0
 8001976:	7023      	strb	r3, [r4, #0]
        if (ret == RF_STATE_RX_WAIT)
 8001978:	197b      	adds	r3, r7, r5
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b02      	cmp	r3, #2
 800197e:	d102      	bne.n	8001986 <HAL_GPIO_EXTI_Callback+0x32>
        {
            rfRecvDoneCallback();
 8001980:	f000 fad0 	bl	8001f24 <rfRecvDoneCallback>
 8001984:	e006      	b.n	8001994 <HAL_GPIO_EXTI_Callback+0x40>
        }
        else if (ret == RF_STATE_TX_WAIT)
 8001986:	230f      	movs	r3, #15
 8001988:	18fb      	adds	r3, r7, r3
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b06      	cmp	r3, #6
 800198e:	d101      	bne.n	8001994 <HAL_GPIO_EXTI_Callback+0x40>
        {
            rfSendDoneCallback();
 8001990:	f000 fade 	bl	8001f50 <rfSendDoneCallback>
        }
        
		cmt2300_irq_request = 1;
 8001994:	4b03      	ldr	r3, [pc, #12]	; (80019a4 <HAL_GPIO_EXTI_Callback+0x50>)
 8001996:	2201      	movs	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]
	}
}
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	46bd      	mov	sp, r7
 800199e:	b004      	add	sp, #16
 80019a0:	bdb0      	pop	{r4, r5, r7, pc}
 80019a2:	46c0      	nop			; (mov r8, r8)
 80019a4:	200003aa 	.word	0x200003aa

080019a8 <rfTimerEnable>:
/**
 * @brief rf timer enable
 * 
 */
void rfTimerEnable(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start_IT(&htim16);
 80019ac:	4b03      	ldr	r3, [pc, #12]	; (80019bc <rfTimerEnable+0x14>)
 80019ae:	0018      	movs	r0, r3
 80019b0:	f002 f9aa 	bl	8003d08 <HAL_TIM_Base_Start_IT>
}
 80019b4:	46c0      	nop			; (mov r8, r8)
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	46c0      	nop			; (mov r8, r8)
 80019bc:	200004d4 	.word	0x200004d4

080019c0 <rfTimerDisable>:
/**
 * @brief rf timer disable
 * 
 */
void rfTimerDisable(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Stop_IT(&htim16);
 80019c4:	4b03      	ldr	r3, [pc, #12]	; (80019d4 <rfTimerDisable+0x14>)
 80019c6:	0018      	movs	r0, r3
 80019c8:	f002 f9ea 	bl	8003da0 <HAL_TIM_Base_Stop_IT>
}
 80019cc:	46c0      	nop			; (mov r8, r8)
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	46c0      	nop			; (mov r8, r8)
 80019d4:	200004d4 	.word	0x200004d4

080019d8 <HAL_TIM_PeriodElapsedCallback>:
 * 
 * @param htim timer handler
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
    //	if(htim->Instance == htim14.Instance)
    //	{
    //		time10ms_flag = 1;
    //		timer10InterruptHandler();
    //	}
    if(htim->Instance == htim16.Instance)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <HAL_TIM_PeriodElapsedCallback+0x34>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d101      	bne.n	80019f0 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        HAL_Timer16Callback();
 80019ec:	f000 faf2 	bl	8001fd4 <HAL_Timer16Callback>
    }
    if (htim->Instance == htim17.Instance) {
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d103      	bne.n	8001a04 <HAL_TIM_PeriodElapsedCallback+0x2c>
        uartTimerIrqHandler(htim);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	0018      	movs	r0, r3
 8001a00:	f000 f9e8 	bl	8001dd4 <uartTimerIrqHandler>
    }
}
 8001a04:	46c0      	nop			; (mov r8, r8)
 8001a06:	46bd      	mov	sp, r7
 8001a08:	b002      	add	sp, #8
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200004d4 	.word	0x200004d4
 8001a10:	2000051c 	.word	0x2000051c

08001a14 <HAL_SysTick_Handler>:
 * 
 * @param None
 * @retval None
 */
void HAL_SysTick_Handler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
	g_nSysTickCount++;
 8001a18:	4b03      	ldr	r3, [pc, #12]	; (8001a28 <HAL_SysTick_Handler+0x14>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	4b02      	ldr	r3, [pc, #8]	; (8001a28 <HAL_SysTick_Handler+0x14>)
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	46c0      	nop			; (mov r8, r8)
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	200003ac 	.word	0x200003ac

08001a2c <kfifo_reset>:
/**
 * kfifo_reset - removes the entire FIFO contents
 * @fifo: the fifo to be emptied.
 */
static __inline void kfifo_reset(struct kfifo *fifo)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	fifo->in = fifo->out = 0;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2200      	movs	r2, #0
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68da      	ldr	r2, [r3, #12]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	609a      	str	r2, [r3, #8]
}
 8001a42:	46c0      	nop			; (mov r8, r8)
 8001a44:	46bd      	mov	sp, r7
 8001a46:	b002      	add	sp, #8
 8001a48:	bd80      	pop	{r7, pc}
	...

08001a4c <uartInitRxFifo>:
 * 
 * @param None
 * @retval None
 */
static void uartInitRxFifo(uartChannel_t channel)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	0002      	movs	r2, r0
 8001a54:	1dfb      	adds	r3, r7, #7
 8001a56:	701a      	strb	r2, [r3, #0]
    kfifo_init(&uart_rx_fifo[channel], uart_rx_buffer[channel], UART_BUFFER_SIZE);
 8001a58:	1dfb      	adds	r3, r7, #7
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	011a      	lsls	r2, r3, #4
 8001a5e:	4b08      	ldr	r3, [pc, #32]	; (8001a80 <uartInitRxFifo+0x34>)
 8001a60:	18d0      	adds	r0, r2, r3
 8001a62:	1dfb      	adds	r3, r7, #7
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	021a      	lsls	r2, r3, #8
 8001a68:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <uartInitRxFifo+0x38>)
 8001a6a:	18d3      	adds	r3, r2, r3
 8001a6c:	2280      	movs	r2, #128	; 0x80
 8001a6e:	0052      	lsls	r2, r2, #1
 8001a70:	0019      	movs	r1, r3
 8001a72:	f003 fe5c 	bl	800572e <kfifo_init>
}
 8001a76:	46c0      	nop			; (mov r8, r8)
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	b002      	add	sp, #8
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	200004b4 	.word	0x200004b4
 8001a84:	200003b4 	.word	0x200003b4

08001a88 <UART_Receive_IT>:
 * @param pData data
 * @param Size size
 * @return HAL_StatusTypeDef return handle status
 */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001a88:	b5b0      	push	{r4, r5, r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	1dbb      	adds	r3, r7, #6
 8001a94:	801a      	strh	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_OK;
 8001a96:	2517      	movs	r5, #23
 8001a98:	197b      	adds	r3, r7, r5
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]

    status = HAL_UART_Receive_IT(huart, pData, Size);
 8001a9e:	197c      	adds	r4, r7, r5
 8001aa0:	1dbb      	adds	r3, r7, #6
 8001aa2:	881a      	ldrh	r2, [r3, #0]
 8001aa4:	68b9      	ldr	r1, [r7, #8]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f002 fc95 	bl	80043d8 <HAL_UART_Receive_IT>
 8001aae:	0003      	movs	r3, r0
 8001ab0:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) {
 8001ab2:	197b      	adds	r3, r7, r5
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d007      	beq.n	8001aca <UART_Receive_IT+0x42>
        // if (HAL_UART_STATE_READY == huart->RxState && HAL_LOCKED == huart->Lock) {
        // {
        // 	__HAL_UNLOCK(huart);
        // }
        /* strategy2 */
        huart->RxState = HAL_UART_STATE_READY;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2280      	movs	r2, #128	; 0x80
 8001abe:	2120      	movs	r1, #32
 8001ac0:	5099      	str	r1, [r3, r2]
        __HAL_UNLOCK(huart);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2278      	movs	r2, #120	; 0x78
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	5499      	strb	r1, [r3, r2]
    }

    return status;
 8001aca:	2317      	movs	r3, #23
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	781b      	ldrb	r3, [r3, #0]
}
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	b006      	add	sp, #24
 8001ad6:	bdb0      	pop	{r4, r5, r7, pc}

08001ad8 <uartInit>:
 * 
 * @param channel uart channel
 * @retval None
 */
void uartInit(uartChannel_t channel)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	0002      	movs	r2, r0
 8001ae0:	1dfb      	adds	r3, r7, #7
 8001ae2:	701a      	strb	r2, [r3, #0]
    uartInitRxFifo(channel);
 8001ae4:	1dfb      	adds	r3, r7, #7
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	0018      	movs	r0, r3
 8001aea:	f7ff ffaf 	bl	8001a4c <uartInitRxFifo>
    uart_rx_counter[channel] = 0;
 8001aee:	1dfb      	adds	r3, r7, #7
 8001af0:	781a      	ldrb	r2, [r3, #0]
 8001af2:	4b11      	ldr	r3, [pc, #68]	; (8001b38 <uartInit+0x60>)
 8001af4:	0052      	lsls	r2, r2, #1
 8001af6:	2100      	movs	r1, #0
 8001af8:	52d1      	strh	r1, [r2, r3]
    uart_rx_size[channel] = 0;
 8001afa:	1dfb      	adds	r3, r7, #7
 8001afc:	781a      	ldrb	r2, [r3, #0]
 8001afe:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <uartInit+0x64>)
 8001b00:	0052      	lsls	r2, r2, #1
 8001b02:	2100      	movs	r1, #0
 8001b04:	52d1      	strh	r1, [r2, r3]
    uart_tx_status[UART_ENABLED_CHANNEL] = BSP_UART_IDLE;
 8001b06:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <uartInit+0x68>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	705a      	strb	r2, [r3, #1]
    uart_rx_status[UART_ENABLED_CHANNEL] = BSP_UART_IDLE;
 8001b0c:	4b0d      	ldr	r3, [pc, #52]	; (8001b44 <uartInit+0x6c>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	705a      	strb	r2, [r3, #1]
    UART_Receive_IT(uartPara[channel].uart_handle_addr, &uart_rx_byte[channel], 1);
 8001b12:	1dfb      	adds	r3, r7, #7
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	4a0c      	ldr	r2, [pc, #48]	; (8001b48 <uartInit+0x70>)
 8001b18:	011b      	lsls	r3, r3, #4
 8001b1a:	18d3      	adds	r3, r2, r3
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	6818      	ldr	r0, [r3, #0]
 8001b20:	1dfb      	adds	r3, r7, #7
 8001b22:	781a      	ldrb	r2, [r3, #0]
 8001b24:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <uartInit+0x74>)
 8001b26:	18d3      	adds	r3, r2, r3
 8001b28:	2201      	movs	r2, #1
 8001b2a:	0019      	movs	r1, r3
 8001b2c:	f7ff ffac 	bl	8001a88 <UART_Receive_IT>
}
 8001b30:	46c0      	nop			; (mov r8, r8)
 8001b32:	46bd      	mov	sp, r7
 8001b34:	b002      	add	sp, #8
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	200004c4 	.word	0x200004c4
 8001b3c:	200004c8 	.word	0x200004c8
 8001b40:	200004cc 	.word	0x200004cc
 8001b44:	200004d0 	.word	0x200004d0
 8001b48:	200000d4 	.word	0x200000d4
 8001b4c:	200003b0 	.word	0x200003b0

08001b50 <uartRecovery>:
 * 
 * @param channel 
 * @retval None
 */
static void uartRecovery(uartChannel_t channel)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	0002      	movs	r2, r0
 8001b58:	1dfb      	adds	r3, r7, #7
 8001b5a:	701a      	strb	r2, [r3, #0]
    HAL_UART_DeInit(uartPara[channel].uart_handle_addr);
 8001b5c:	1dfb      	adds	r3, r7, #7
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	4a08      	ldr	r2, [pc, #32]	; (8001b84 <uartRecovery+0x34>)
 8001b62:	011b      	lsls	r3, r3, #4
 8001b64:	18d3      	adds	r3, r2, r3
 8001b66:	3304      	adds	r3, #4
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	f002 fb56 	bl	800421c <HAL_UART_DeInit>
    uartInit(channel);
 8001b70:	1dfb      	adds	r3, r7, #7
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	0018      	movs	r0, r3
 8001b76:	f7ff ffaf 	bl	8001ad8 <uartInit>
}
 8001b7a:	46c0      	nop			; (mov r8, r8)
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	b002      	add	sp, #8
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	46c0      	nop			; (mov r8, r8)
 8001b84:	200000d4 	.word	0x200000d4

08001b88 <uartSendData>:
 * @param data
 * @param length
 * @retval None
 */
void uartSendData(uartChannel_t channel, uint8_t data[], uint16_t length)
{
 8001b88:	b590      	push	{r4, r7, lr}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6039      	str	r1, [r7, #0]
 8001b90:	0011      	movs	r1, r2
 8001b92:	1dfb      	adds	r3, r7, #7
 8001b94:	1c02      	adds	r2, r0, #0
 8001b96:	701a      	strb	r2, [r3, #0]
 8001b98:	1d3b      	adds	r3, r7, #4
 8001b9a:	1c0a      	adds	r2, r1, #0
 8001b9c:	801a      	strh	r2, [r3, #0]
    uart_tx_status[channel] = BSP_UART_TX_START;
 8001b9e:	1dfb      	adds	r3, r7, #7
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	4a0e      	ldr	r2, [pc, #56]	; (8001bdc <uartSendData+0x54>)
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	54d1      	strb	r1, [r2, r3]
	// if (HAL_UART_Transmit_DMA(uartPara[channel].uart_handle_addr, data, length) != HAL_OK)
	/* use IT mode send data */
	// if (HAL_UART_Transmit_IT( uartPara[channel].uart_handle_addr, data, length ) != HAL_OK)
	/* use poll mode send data */
	if (HAL_UART_Transmit(uartPara[channel].uart_handle_addr, data, length, 0xFFFF) != HAL_OK)
 8001ba8:	1dfb      	adds	r3, r7, #7
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	4a0c      	ldr	r2, [pc, #48]	; (8001be0 <uartSendData+0x58>)
 8001bae:	011b      	lsls	r3, r3, #4
 8001bb0:	18d3      	adds	r3, r2, r3
 8001bb2:	3304      	adds	r3, #4
 8001bb4:	6818      	ldr	r0, [r3, #0]
 8001bb6:	4c0b      	ldr	r4, [pc, #44]	; (8001be4 <uartSendData+0x5c>)
 8001bb8:	1d3b      	adds	r3, r7, #4
 8001bba:	881a      	ldrh	r2, [r3, #0]
 8001bbc:	6839      	ldr	r1, [r7, #0]
 8001bbe:	0023      	movs	r3, r4
 8001bc0:	f002 fb6a 	bl	8004298 <HAL_UART_Transmit>
 8001bc4:	1e03      	subs	r3, r0, #0
 8001bc6:	d004      	beq.n	8001bd2 <uartSendData+0x4a>
    {
        uartRecovery(channel);
 8001bc8:	1dfb      	adds	r3, r7, #7
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	0018      	movs	r0, r3
 8001bce:	f7ff ffbf 	bl	8001b50 <uartRecovery>
    }
}
 8001bd2:	46c0      	nop			; (mov r8, r8)
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	b003      	add	sp, #12
 8001bd8:	bd90      	pop	{r4, r7, pc}
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	200004cc 	.word	0x200004cc
 8001be0:	200000d4 	.word	0x200000d4
 8001be4:	0000ffff 	.word	0x0000ffff

08001be8 <HAL_UART_TxCpltCallback>:
 * 
 * @param huart 
 * @retval None
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 8001bf0:	230f      	movs	r3, #15
 8001bf2:	18fb      	adds	r3, r7, r3
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
 8001bf8:	e015      	b.n	8001c26 <HAL_UART_TxCpltCallback+0x3e>
	{
        if (uartPara[i].uart_instance == huart->Instance) 
 8001bfa:	210f      	movs	r1, #15
 8001bfc:	187b      	adds	r3, r7, r1
 8001bfe:	781a      	ldrb	r2, [r3, #0]
 8001c00:	4b0e      	ldr	r3, [pc, #56]	; (8001c3c <HAL_UART_TxCpltCallback+0x54>)
 8001c02:	0112      	lsls	r2, r2, #4
 8001c04:	58d2      	ldr	r2, [r2, r3]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d105      	bne.n	8001c1a <HAL_UART_TxCpltCallback+0x32>
        {
            uart_tx_status[i] = BSP_UART_TX_COMPLETED; 
 8001c0e:	187b      	adds	r3, r7, r1
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	4a0b      	ldr	r2, [pc, #44]	; (8001c40 <HAL_UART_TxCpltCallback+0x58>)
 8001c14:	2102      	movs	r1, #2
 8001c16:	54d1      	strb	r1, [r2, r3]
            break;
 8001c18:	e00b      	b.n	8001c32 <HAL_UART_TxCpltCallback+0x4a>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 8001c1a:	210f      	movs	r1, #15
 8001c1c:	187b      	adds	r3, r7, r1
 8001c1e:	781a      	ldrb	r2, [r3, #0]
 8001c20:	187b      	adds	r3, r7, r1
 8001c22:	3201      	adds	r2, #1
 8001c24:	701a      	strb	r2, [r3, #0]
 8001c26:	230f      	movs	r3, #15
 8001c28:	18fb      	adds	r3, r7, r3
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d0e4      	beq.n	8001bfa <HAL_UART_TxCpltCallback+0x12>
        }
    }
}
 8001c30:	46c0      	nop			; (mov r8, r8)
 8001c32:	46c0      	nop			; (mov r8, r8)
 8001c34:	46bd      	mov	sp, r7
 8001c36:	b004      	add	sp, #16
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	46c0      	nop			; (mov r8, r8)
 8001c3c:	200000d4 	.word	0x200000d4
 8001c40:	200004cc 	.word	0x200004cc

08001c44 <uartGetData>:
 * @param data 
 * @param length 
 * @retval uint32_t 
 */
uint32_t uartGetData(uartChannel_t channel, uint8_t data[], uint16_t length)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6039      	str	r1, [r7, #0]
 8001c4c:	0011      	movs	r1, r2
 8001c4e:	1dfb      	adds	r3, r7, #7
 8001c50:	1c02      	adds	r2, r0, #0
 8001c52:	701a      	strb	r2, [r3, #0]
 8001c54:	1d3b      	adds	r3, r7, #4
 8001c56:	1c0a      	adds	r2, r1, #0
 8001c58:	801a      	strh	r2, [r3, #0]
    uint32_t ret = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]

    if (BSP_UART_RX_COMPLETED == uart_rx_status[channel]) 
 8001c5e:	1dfb      	adds	r3, r7, #7
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	4a0d      	ldr	r2, [pc, #52]	; (8001c98 <uartGetData+0x54>)
 8001c64:	5cd3      	ldrb	r3, [r2, r3]
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b04      	cmp	r3, #4
 8001c6a:	d10d      	bne.n	8001c88 <uartGetData+0x44>
	{
		ret = kfifo_out(&uart_rx_fifo[channel], data, length);
 8001c6c:	1dfb      	adds	r3, r7, #7
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	011a      	lsls	r2, r3, #4
 8001c72:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <uartGetData+0x58>)
 8001c74:	18d0      	adds	r0, r2, r3
 8001c76:	1d3b      	adds	r3, r7, #4
 8001c78:	881a      	ldrh	r2, [r3, #0]
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	0019      	movs	r1, r3
 8001c7e:	f003 fdf7 	bl	8005870 <kfifo_out>
 8001c82:	0003      	movs	r3, r0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	e001      	b.n	8001c8c <uartGetData+0x48>
	}    
	else
	{
		ret = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60fb      	str	r3, [r7, #12]
	}

    return ret;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
}
 8001c8e:	0018      	movs	r0, r3
 8001c90:	46bd      	mov	sp, r7
 8001c92:	b004      	add	sp, #16
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	46c0      	nop			; (mov r8, r8)
 8001c98:	200004d0 	.word	0x200004d0
 8001c9c:	200004b4 	.word	0x200004b4

08001ca0 <uartResetData>:
 * 
 * @param channel 
 * @retval None
 */
void uartResetData(uartChannel_t channel)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	1dfb      	adds	r3, r7, #7
 8001caa:	701a      	strb	r2, [r3, #0]
    kfifo_reset(&uart_rx_fifo[channel]);
 8001cac:	1dfb      	adds	r3, r7, #7
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	011a      	lsls	r2, r3, #4
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	; (8001cdc <uartResetData+0x3c>)
 8001cb4:	18d3      	adds	r3, r2, r3
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	f7ff feb8 	bl	8001a2c <kfifo_reset>
    uart_rx_size[channel] = 0;
 8001cbc:	1dfb      	adds	r3, r7, #7
 8001cbe:	781a      	ldrb	r2, [r3, #0]
 8001cc0:	4b07      	ldr	r3, [pc, #28]	; (8001ce0 <uartResetData+0x40>)
 8001cc2:	0052      	lsls	r2, r2, #1
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	52d1      	strh	r1, [r2, r3]
    uart_rx_status[channel] = BSP_UART_IDLE;
 8001cc8:	1dfb      	adds	r3, r7, #7
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	4a05      	ldr	r2, [pc, #20]	; (8001ce4 <uartResetData+0x44>)
 8001cce:	2100      	movs	r1, #0
 8001cd0:	54d1      	strb	r1, [r2, r3]
}
 8001cd2:	46c0      	nop			; (mov r8, r8)
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	b002      	add	sp, #8
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	46c0      	nop			; (mov r8, r8)
 8001cdc:	200004b4 	.word	0x200004b4
 8001ce0:	200004c8 	.word	0x200004c8
 8001ce4:	200004d0 	.word	0x200004d0

08001ce8 <HAL_UART_RxCpltCallback>:
 * 
 * @param huart 
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ce8:	b590      	push	{r4, r7, lr}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 8001cf0:	230f      	movs	r3, #15
 8001cf2:	18fb      	adds	r3, r7, r3
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
 8001cf8:	e059      	b.n	8001dae <HAL_UART_RxCpltCallback+0xc6>
    {
        if (uartPara[i].uart_instance == huart->Instance) 
 8001cfa:	240f      	movs	r4, #15
 8001cfc:	193b      	adds	r3, r7, r4
 8001cfe:	781a      	ldrb	r2, [r3, #0]
 8001d00:	4b2f      	ldr	r3, [pc, #188]	; (8001dc0 <HAL_UART_RxCpltCallback+0xd8>)
 8001d02:	0112      	lsls	r2, r2, #4
 8001d04:	58d2      	ldr	r2, [r2, r3]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d149      	bne.n	8001da2 <HAL_UART_RxCpltCallback+0xba>
		{
            uart_rx_status[i] = BSP_UART_RX_START; 
 8001d0e:	193b      	adds	r3, r7, r4
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	4a2c      	ldr	r2, [pc, #176]	; (8001dc4 <HAL_UART_RxCpltCallback+0xdc>)
 8001d14:	2103      	movs	r1, #3
 8001d16:	54d1      	strb	r1, [r2, r3]
            uartPara[i].tim_instance->SR = 0; 
 8001d18:	193b      	adds	r3, r7, r4
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	4a28      	ldr	r2, [pc, #160]	; (8001dc0 <HAL_UART_RxCpltCallback+0xd8>)
 8001d1e:	011b      	lsls	r3, r3, #4
 8001d20:	18d3      	adds	r3, r2, r3
 8001d22:	3308      	adds	r3, #8
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2200      	movs	r2, #0
 8001d28:	611a      	str	r2, [r3, #16]
            uartPara[i].tim_instance->CNT = 1;
 8001d2a:	193b      	adds	r3, r7, r4
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	4a24      	ldr	r2, [pc, #144]	; (8001dc0 <HAL_UART_RxCpltCallback+0xd8>)
 8001d30:	011b      	lsls	r3, r3, #4
 8001d32:	18d3      	adds	r3, r2, r3
 8001d34:	3308      	adds	r3, #8
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	625a      	str	r2, [r3, #36]	; 0x24
            HAL_TIM_Base_Start_IT(uartPara[i].tim_handle_addr); 
 8001d3c:	193b      	adds	r3, r7, r4
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	4a1f      	ldr	r2, [pc, #124]	; (8001dc0 <HAL_UART_RxCpltCallback+0xd8>)
 8001d42:	011b      	lsls	r3, r3, #4
 8001d44:	18d3      	adds	r3, r2, r3
 8001d46:	330c      	adds	r3, #12
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	f001 ffdc 	bl	8003d08 <HAL_TIM_Base_Start_IT>
            kfifo_in(&uart_rx_fifo[i], &uart_rx_byte[i], sizeof(uart_rx_byte[i]));
 8001d50:	193b      	adds	r3, r7, r4
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	011a      	lsls	r2, r3, #4
 8001d56:	4b1c      	ldr	r3, [pc, #112]	; (8001dc8 <HAL_UART_RxCpltCallback+0xe0>)
 8001d58:	18d0      	adds	r0, r2, r3
 8001d5a:	193b      	adds	r3, r7, r4
 8001d5c:	781a      	ldrb	r2, [r3, #0]
 8001d5e:	4b1b      	ldr	r3, [pc, #108]	; (8001dcc <HAL_UART_RxCpltCallback+0xe4>)
 8001d60:	18d3      	adds	r3, r2, r3
 8001d62:	2201      	movs	r2, #1
 8001d64:	0019      	movs	r1, r3
 8001d66:	f003 fd5c 	bl	8005822 <kfifo_in>
            uart_rx_counter[i]++;
 8001d6a:	0020      	movs	r0, r4
 8001d6c:	193b      	adds	r3, r7, r4
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	4a17      	ldr	r2, [pc, #92]	; (8001dd0 <HAL_UART_RxCpltCallback+0xe8>)
 8001d72:	0059      	lsls	r1, r3, #1
 8001d74:	5a8a      	ldrh	r2, [r1, r2]
 8001d76:	3201      	adds	r2, #1
 8001d78:	b291      	uxth	r1, r2
 8001d7a:	4a15      	ldr	r2, [pc, #84]	; (8001dd0 <HAL_UART_RxCpltCallback+0xe8>)
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	5299      	strh	r1, [r3, r2]
            UART_Receive_IT(uartPara[i].uart_handle_addr, &uart_rx_byte[i], 1);
 8001d80:	0001      	movs	r1, r0
 8001d82:	187b      	adds	r3, r7, r1
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	4a0e      	ldr	r2, [pc, #56]	; (8001dc0 <HAL_UART_RxCpltCallback+0xd8>)
 8001d88:	011b      	lsls	r3, r3, #4
 8001d8a:	18d3      	adds	r3, r2, r3
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	6818      	ldr	r0, [r3, #0]
 8001d90:	187b      	adds	r3, r7, r1
 8001d92:	781a      	ldrb	r2, [r3, #0]
 8001d94:	4b0d      	ldr	r3, [pc, #52]	; (8001dcc <HAL_UART_RxCpltCallback+0xe4>)
 8001d96:	18d3      	adds	r3, r2, r3
 8001d98:	2201      	movs	r2, #1
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	f7ff fe74 	bl	8001a88 <UART_Receive_IT>
            return;
 8001da0:	e00a      	b.n	8001db8 <HAL_UART_RxCpltCallback+0xd0>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 8001da2:	210f      	movs	r1, #15
 8001da4:	187b      	adds	r3, r7, r1
 8001da6:	781a      	ldrb	r2, [r3, #0]
 8001da8:	187b      	adds	r3, r7, r1
 8001daa:	3201      	adds	r2, #1
 8001dac:	701a      	strb	r2, [r3, #0]
 8001dae:	230f      	movs	r3, #15
 8001db0:	18fb      	adds	r3, r7, r3
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0a0      	beq.n	8001cfa <HAL_UART_RxCpltCallback+0x12>
        }
    }
}
 8001db8:	46bd      	mov	sp, r7
 8001dba:	b005      	add	sp, #20
 8001dbc:	bd90      	pop	{r4, r7, pc}
 8001dbe:	46c0      	nop			; (mov r8, r8)
 8001dc0:	200000d4 	.word	0x200000d4
 8001dc4:	200004d0 	.word	0x200004d0
 8001dc8:	200004b4 	.word	0x200004b4
 8001dcc:	200003b0 	.word	0x200003b0
 8001dd0:	200004c4 	.word	0x200004c4

08001dd4 <uartTimerIrqHandler>:
 * 
 * @param htim 
 * @retval None
 */
void uartTimerIrqHandler(TIM_HandleTypeDef *htim)
{
 8001dd4:	b590      	push	{r4, r7, lr}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001ddc:	230f      	movs	r3, #15
 8001dde:	18fb      	adds	r3, r7, r3
 8001de0:	2200      	movs	r2, #0
 8001de2:	701a      	strb	r2, [r3, #0]
 8001de4:	e05f      	b.n	8001ea6 <uartTimerIrqHandler+0xd2>
    {
        if (uartPara[i].tim_instance == htim->Instance)
 8001de6:	210f      	movs	r1, #15
 8001de8:	187b      	adds	r3, r7, r1
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	4a33      	ldr	r2, [pc, #204]	; (8001ebc <uartTimerIrqHandler+0xe8>)
 8001dee:	011b      	lsls	r3, r3, #4
 8001df0:	18d3      	adds	r3, r2, r3
 8001df2:	3308      	adds	r3, #8
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d14d      	bne.n	8001e9a <uartTimerIrqHandler+0xc6>
		{
            HAL_TIM_Base_Stop_IT(uartPara[i].tim_handle_addr); 
 8001dfe:	000c      	movs	r4, r1
 8001e00:	187b      	adds	r3, r7, r1
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	4a2d      	ldr	r2, [pc, #180]	; (8001ebc <uartTimerIrqHandler+0xe8>)
 8001e06:	011b      	lsls	r3, r3, #4
 8001e08:	18d3      	adds	r3, r2, r3
 8001e0a:	330c      	adds	r3, #12
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	0018      	movs	r0, r3
 8001e10:	f001 ffc6 	bl	8003da0 <HAL_TIM_Base_Stop_IT>
            uart_rx_status[i] = BSP_UART_RX_COMPLETED;
 8001e14:	0020      	movs	r0, r4
 8001e16:	183b      	adds	r3, r7, r0
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	4a29      	ldr	r2, [pc, #164]	; (8001ec0 <uartTimerIrqHandler+0xec>)
 8001e1c:	2104      	movs	r1, #4
 8001e1e:	54d1      	strb	r1, [r2, r3]
            uart_rx_size[i] += uart_rx_counter[i];
 8001e20:	183b      	adds	r3, r7, r0
 8001e22:	781a      	ldrb	r2, [r3, #0]
 8001e24:	4b27      	ldr	r3, [pc, #156]	; (8001ec4 <uartTimerIrqHandler+0xf0>)
 8001e26:	0052      	lsls	r2, r2, #1
 8001e28:	5ad1      	ldrh	r1, [r2, r3]
 8001e2a:	183b      	adds	r3, r7, r0
 8001e2c:	781a      	ldrb	r2, [r3, #0]
 8001e2e:	4b26      	ldr	r3, [pc, #152]	; (8001ec8 <uartTimerIrqHandler+0xf4>)
 8001e30:	0052      	lsls	r2, r2, #1
 8001e32:	5ad3      	ldrh	r3, [r2, r3]
 8001e34:	183a      	adds	r2, r7, r0
 8001e36:	7812      	ldrb	r2, [r2, #0]
 8001e38:	18cb      	adds	r3, r1, r3
 8001e3a:	b299      	uxth	r1, r3
 8001e3c:	4b21      	ldr	r3, [pc, #132]	; (8001ec4 <uartTimerIrqHandler+0xf0>)
 8001e3e:	0052      	lsls	r2, r2, #1
 8001e40:	52d1      	strh	r1, [r2, r3]
            /* uart fifo overflow, discard one package */
            if (uart_rx_size[i] > UART_BUFFER_SIZE)
 8001e42:	183b      	adds	r3, r7, r0
 8001e44:	781a      	ldrb	r2, [r3, #0]
 8001e46:	4b1f      	ldr	r3, [pc, #124]	; (8001ec4 <uartTimerIrqHandler+0xf0>)
 8001e48:	0052      	lsls	r2, r2, #1
 8001e4a:	5ad2      	ldrh	r2, [r2, r3]
 8001e4c:	2380      	movs	r3, #128	; 0x80
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d918      	bls.n	8001e86 <uartTimerIrqHandler+0xb2>
            {
            	uart_rx_size[i] = uart_rx_counter[i];
 8001e54:	183b      	adds	r3, r7, r0
 8001e56:	7819      	ldrb	r1, [r3, #0]
 8001e58:	183b      	adds	r3, r7, r0
 8001e5a:	781a      	ldrb	r2, [r3, #0]
 8001e5c:	4b1a      	ldr	r3, [pc, #104]	; (8001ec8 <uartTimerIrqHandler+0xf4>)
 8001e5e:	0049      	lsls	r1, r1, #1
 8001e60:	5ac9      	ldrh	r1, [r1, r3]
 8001e62:	4b18      	ldr	r3, [pc, #96]	; (8001ec4 <uartTimerIrqHandler+0xf0>)
 8001e64:	0052      	lsls	r2, r2, #1
 8001e66:	52d1      	strh	r1, [r2, r3]
            	kfifo_reset(&uart_rx_fifo[i]);
 8001e68:	0004      	movs	r4, r0
 8001e6a:	183b      	adds	r3, r7, r0
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	011a      	lsls	r2, r3, #4
 8001e70:	4b16      	ldr	r3, [pc, #88]	; (8001ecc <uartTimerIrqHandler+0xf8>)
 8001e72:	18d3      	adds	r3, r2, r3
 8001e74:	0018      	movs	r0, r3
 8001e76:	f7ff fdd9 	bl	8001a2c <kfifo_reset>
            	uart_rx_size[i] = 0;
 8001e7a:	193b      	adds	r3, r7, r4
 8001e7c:	781a      	ldrb	r2, [r3, #0]
 8001e7e:	4b11      	ldr	r3, [pc, #68]	; (8001ec4 <uartTimerIrqHandler+0xf0>)
 8001e80:	0052      	lsls	r2, r2, #1
 8001e82:	2100      	movs	r1, #0
 8001e84:	52d1      	strh	r1, [r2, r3]
            }
            uart_rx_counter[i] = 0;
 8001e86:	230f      	movs	r3, #15
 8001e88:	18fb      	adds	r3, r7, r3
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	4b0e      	ldr	r3, [pc, #56]	; (8001ec8 <uartTimerIrqHandler+0xf4>)
 8001e8e:	0052      	lsls	r2, r2, #1
 8001e90:	2100      	movs	r1, #0
 8001e92:	52d1      	strh	r1, [r2, r3]

#ifdef USE_CUBEIDE
            uartRecvDoneCallback();
 8001e94:	f000 f8b8 	bl	8002008 <uartRecvDoneCallback>
#endif
//            UART_Receive_IT(uartPara[i].uart_handle_addr, &uart_rx_byte[i], 1);
            break;
 8001e98:	e00b      	b.n	8001eb2 <uartTimerIrqHandler+0xde>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001e9a:	210f      	movs	r1, #15
 8001e9c:	187b      	adds	r3, r7, r1
 8001e9e:	781a      	ldrb	r2, [r3, #0]
 8001ea0:	187b      	adds	r3, r7, r1
 8001ea2:	3201      	adds	r2, #1
 8001ea4:	701a      	strb	r2, [r3, #0]
 8001ea6:	230f      	movs	r3, #15
 8001ea8:	18fb      	adds	r3, r7, r3
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d09a      	beq.n	8001de6 <uartTimerIrqHandler+0x12>
        }
    }
}
 8001eb0:	46c0      	nop			; (mov r8, r8)
 8001eb2:	46c0      	nop			; (mov r8, r8)
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	b005      	add	sp, #20
 8001eb8:	bd90      	pop	{r4, r7, pc}
 8001eba:	46c0      	nop			; (mov r8, r8)
 8001ebc:	200000d4 	.word	0x200000d4
 8001ec0:	200004d0 	.word	0x200004d0
 8001ec4:	200004c8 	.word	0x200004c8
 8001ec8:	200004c4 	.word	0x200004c4
 8001ecc:	200004b4 	.word	0x200004b4

08001ed0 <HAL_UART_ErrorCallback>:
 * 
 * @param huart
 * @retval None 
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001ed8:	230f      	movs	r3, #15
 8001eda:	18fb      	adds	r3, r7, r3
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]
 8001ee0:	e014      	b.n	8001f0c <HAL_UART_ErrorCallback+0x3c>
    {
        if (uartPara[i].uart_instance == huart->Instance)
 8001ee2:	210f      	movs	r1, #15
 8001ee4:	187b      	adds	r3, r7, r1
 8001ee6:	781a      	ldrb	r2, [r3, #0]
 8001ee8:	4b0d      	ldr	r3, [pc, #52]	; (8001f20 <HAL_UART_ErrorCallback+0x50>)
 8001eea:	0112      	lsls	r2, r2, #4
 8001eec:	58d2      	ldr	r2, [r2, r3]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d104      	bne.n	8001f00 <HAL_UART_ErrorCallback+0x30>
        {
            uartRecovery(i);
 8001ef6:	187b      	adds	r3, r7, r1
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	0018      	movs	r0, r3
 8001efc:	f7ff fe28 	bl	8001b50 <uartRecovery>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001f00:	210f      	movs	r1, #15
 8001f02:	187b      	adds	r3, r7, r1
 8001f04:	781a      	ldrb	r2, [r3, #0]
 8001f06:	187b      	adds	r3, r7, r1
 8001f08:	3201      	adds	r2, #1
 8001f0a:	701a      	strb	r2, [r3, #0]
 8001f0c:	230f      	movs	r3, #15
 8001f0e:	18fb      	adds	r3, r7, r3
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d0e5      	beq.n	8001ee2 <HAL_UART_ErrorCallback+0x12>
        }
    }
}
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	46c0      	nop			; (mov r8, r8)
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	b004      	add	sp, #16
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	200000d4 	.word	0x200000d4

08001f24 <rfRecvDoneCallback>:
/**
 * @brief rf recv done callback
 * 
 */
void rfRecvDoneCallback(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
    mq_push(&mq, &(struct msg){uartRecvEvent, NULL});
 8001f2a:	003b      	movs	r3, r7
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	003b      	movs	r3, r7
 8001f32:	2200      	movs	r2, #0
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	003a      	movs	r2, r7
 8001f38:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <rfRecvDoneCallback+0x28>)
 8001f3a:	0011      	movs	r1, r2
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	f003 fcf8 	bl	8005932 <mq_push>
}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	46bd      	mov	sp, r7
 8001f46:	b002      	add	sp, #8
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	46c0      	nop			; (mov r8, r8)
 8001f4c:	20000300 	.word	0x20000300

08001f50 <rfSendDoneCallback>:
/**
 * @brief rf send done callback
 * 
 */
void rfSendDoneCallback(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
    mq_push(&mq, &(struct msg){rfSendEvent, NULL});
 8001f56:	003b      	movs	r3, r7
 8001f58:	2203      	movs	r2, #3
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	003b      	movs	r3, r7
 8001f5e:	2200      	movs	r2, #0
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	003a      	movs	r2, r7
 8001f64:	4b04      	ldr	r3, [pc, #16]	; (8001f78 <rfSendDoneCallback+0x28>)
 8001f66:	0011      	movs	r1, r2
 8001f68:	0018      	movs	r0, r3
 8001f6a:	f003 fce2 	bl	8005932 <mq_push>
}
 8001f6e:	46c0      	nop			; (mov r8, r8)
 8001f70:	46bd      	mov	sp, r7
 8001f72:	b002      	add	sp, #8
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	20000300 	.word	0x20000300

08001f7c <rfRecvTimeoutCallback>:
/**
 * @brief 
 * 
 */
void rfRecvTimeoutCallback(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
    mq_push(&mq, &(struct msg){rfRecvTimeoutEvent, NULL});
 8001f82:	003b      	movs	r3, r7
 8001f84:	2205      	movs	r2, #5
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	003b      	movs	r3, r7
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	003a      	movs	r2, r7
 8001f90:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <rfRecvTimeoutCallback+0x28>)
 8001f92:	0011      	movs	r1, r2
 8001f94:	0018      	movs	r0, r3
 8001f96:	f003 fccc 	bl	8005932 <mq_push>
}
 8001f9a:	46c0      	nop			; (mov r8, r8)
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	b002      	add	sp, #8
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	46c0      	nop			; (mov r8, r8)
 8001fa4:	20000300 	.word	0x20000300

08001fa8 <rfRecvErrorCallback>:
/**
 * @brief 
 * 
 */
void rfRecvErrorCallback(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
    mq_push(&mq, &(struct msg){rfRecvErrorEvent, NULL});
 8001fae:	003b      	movs	r3, r7
 8001fb0:	2204      	movs	r2, #4
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	003b      	movs	r3, r7
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	003a      	movs	r2, r7
 8001fbc:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <rfRecvErrorCallback+0x28>)
 8001fbe:	0011      	movs	r1, r2
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	f003 fcb6 	bl	8005932 <mq_push>
}
 8001fc6:	46c0      	nop			; (mov r8, r8)
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	b002      	add	sp, #8
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	46c0      	nop			; (mov r8, r8)
 8001fd0:	20000300 	.word	0x20000300

08001fd4 <HAL_Timer16Callback>:
/**
 * @brief timer16 callback,10ms
 * 
 */
void HAL_Timer16Callback(void)
{
 8001fd4:	b590      	push	{r4, r7, lr}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
    EnumRFStatus rfState = RF_GetStatus();
 8001fda:	1dfc      	adds	r4, r7, #7
 8001fdc:	f7ff fa86 	bl	80014ec <RF_GetStatus>
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	7023      	strb	r3, [r4, #0]
    if (RF_STATE_RX_TIMEOUT == rfState)
 8001fe4:	1dfb      	adds	r3, r7, #7
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b04      	cmp	r3, #4
 8001fea:	d102      	bne.n	8001ff2 <HAL_Timer16Callback+0x1e>
    {
        rfRecvTimeoutCallback();
 8001fec:	f7ff ffc6 	bl	8001f7c <rfRecvTimeoutCallback>
    }
    else if (RF_STATE_ERROR == rfState)
    {
        rfRecvErrorCallback();
    }
}
 8001ff0:	e005      	b.n	8001ffe <HAL_Timer16Callback+0x2a>
    else if (RF_STATE_ERROR == rfState)
 8001ff2:	1dfb      	adds	r3, r7, #7
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b09      	cmp	r3, #9
 8001ff8:	d101      	bne.n	8001ffe <HAL_Timer16Callback+0x2a>
        rfRecvErrorCallback();
 8001ffa:	f7ff ffd5 	bl	8001fa8 <rfRecvErrorCallback>
}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	46bd      	mov	sp, r7
 8002002:	b003      	add	sp, #12
 8002004:	bd90      	pop	{r4, r7, pc}
	...

08002008 <uartRecvDoneCallback>:
/**
 * @brief uart recv done callback
 * 
 */
void uartRecvDoneCallback(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
    mq_push(&mq, &(struct msg){uartRecvEvent, NULL});
 800200e:	003b      	movs	r3, r7
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	003b      	movs	r3, r7
 8002016:	2200      	movs	r2, #0
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	003a      	movs	r2, r7
 800201c:	4b04      	ldr	r3, [pc, #16]	; (8002030 <uartRecvDoneCallback+0x28>)
 800201e:	0011      	movs	r1, r2
 8002020:	0018      	movs	r0, r3
 8002022:	f003 fc86 	bl	8005932 <mq_push>
}
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	46bd      	mov	sp, r7
 800202a:	b002      	add	sp, #8
 800202c:	bd80      	pop	{r7, pc}
 800202e:	46c0      	nop			; (mov r8, r8)
 8002030:	20000300 	.word	0x20000300

08002034 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002038:	f000 fc60 	bl	80028fc <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800203c:	f000 f80f 	bl	800205e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002040:	f000 f91c 	bl	800227c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002044:	f000 f8ba 	bl	80021bc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002048:	f000 f8e8 	bl	800221c <MX_USART2_UART_Init>
  MX_TIM17_Init();
 800204c:	f000 f88e 	bl	800216c <MX_TIM17_Init>
  MX_TIM16_Init();
 8002050:	f000 f864 	bl	800211c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  bspInit();
 8002054:	f7ff fbba 	bl	80017cc <bspInit>
  stateActuator();
 8002058:	f7fe f9b8 	bl	80003cc <stateActuator>
//  messageQueueTest();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800205c:	e7fe      	b.n	800205c <main+0x28>

0800205e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800205e:	b590      	push	{r4, r7, lr}
 8002060:	b095      	sub	sp, #84	; 0x54
 8002062:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002064:	2420      	movs	r4, #32
 8002066:	193b      	adds	r3, r7, r4
 8002068:	0018      	movs	r0, r3
 800206a:	2330      	movs	r3, #48	; 0x30
 800206c:	001a      	movs	r2, r3
 800206e:	2100      	movs	r1, #0
 8002070:	f003 fe21 	bl	8005cb6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002074:	2310      	movs	r3, #16
 8002076:	18fb      	adds	r3, r7, r3
 8002078:	0018      	movs	r0, r3
 800207a:	2310      	movs	r3, #16
 800207c:	001a      	movs	r2, r3
 800207e:	2100      	movs	r1, #0
 8002080:	f003 fe19 	bl	8005cb6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002084:	003b      	movs	r3, r7
 8002086:	0018      	movs	r0, r3
 8002088:	2310      	movs	r3, #16
 800208a:	001a      	movs	r2, r3
 800208c:	2100      	movs	r1, #0
 800208e:	f003 fe12 	bl	8005cb6 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002092:	0021      	movs	r1, r4
 8002094:	187b      	adds	r3, r7, r1
 8002096:	2201      	movs	r2, #1
 8002098:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800209a:	187b      	adds	r3, r7, r1
 800209c:	2201      	movs	r2, #1
 800209e:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020a0:	187b      	adds	r3, r7, r1
 80020a2:	2202      	movs	r2, #2
 80020a4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020a6:	187b      	adds	r3, r7, r1
 80020a8:	2280      	movs	r2, #128	; 0x80
 80020aa:	0252      	lsls	r2, r2, #9
 80020ac:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 80020ae:	187b      	adds	r3, r7, r1
 80020b0:	2280      	movs	r2, #128	; 0x80
 80020b2:	02d2      	lsls	r2, r2, #11
 80020b4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80020b6:	187b      	adds	r3, r7, r1
 80020b8:	2200      	movs	r2, #0
 80020ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020bc:	187b      	adds	r3, r7, r1
 80020be:	0018      	movs	r0, r3
 80020c0:	f001 f8a4 	bl	800320c <HAL_RCC_OscConfig>
 80020c4:	1e03      	subs	r3, r0, #0
 80020c6:	d001      	beq.n	80020cc <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80020c8:	f000 f9c6 	bl	8002458 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020cc:	2110      	movs	r1, #16
 80020ce:	187b      	adds	r3, r7, r1
 80020d0:	2207      	movs	r2, #7
 80020d2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020d4:	187b      	adds	r3, r7, r1
 80020d6:	2202      	movs	r2, #2
 80020d8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020da:	187b      	adds	r3, r7, r1
 80020dc:	2200      	movs	r2, #0
 80020de:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020e0:	187b      	adds	r3, r7, r1
 80020e2:	2200      	movs	r2, #0
 80020e4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80020e6:	187b      	adds	r3, r7, r1
 80020e8:	2101      	movs	r1, #1
 80020ea:	0018      	movs	r0, r3
 80020ec:	f001 fba8 	bl	8003840 <HAL_RCC_ClockConfig>
 80020f0:	1e03      	subs	r3, r0, #0
 80020f2:	d001      	beq.n	80020f8 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80020f4:	f000 f9b0 	bl	8002458 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80020f8:	003b      	movs	r3, r7
 80020fa:	2201      	movs	r2, #1
 80020fc:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80020fe:	003b      	movs	r3, r7
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002104:	003b      	movs	r3, r7
 8002106:	0018      	movs	r0, r3
 8002108:	f001 fce0 	bl	8003acc <HAL_RCCEx_PeriphCLKConfig>
 800210c:	1e03      	subs	r3, r0, #0
 800210e:	d001      	beq.n	8002114 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002110:	f000 f9a2 	bl	8002458 <Error_Handler>
  }
}
 8002114:	46c0      	nop			; (mov r8, r8)
 8002116:	46bd      	mov	sp, r7
 8002118:	b015      	add	sp, #84	; 0x54
 800211a:	bd90      	pop	{r4, r7, pc}

0800211c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002120:	4b0f      	ldr	r3, [pc, #60]	; (8002160 <MX_TIM16_Init+0x44>)
 8002122:	4a10      	ldr	r2, [pc, #64]	; (8002164 <MX_TIM16_Init+0x48>)
 8002124:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 4800-1;
 8002126:	4b0e      	ldr	r3, [pc, #56]	; (8002160 <MX_TIM16_Init+0x44>)
 8002128:	4a0f      	ldr	r2, [pc, #60]	; (8002168 <MX_TIM16_Init+0x4c>)
 800212a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800212c:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <MX_TIM16_Init+0x44>)
 800212e:	2200      	movs	r2, #0
 8002130:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 100-1;
 8002132:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <MX_TIM16_Init+0x44>)
 8002134:	2263      	movs	r2, #99	; 0x63
 8002136:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002138:	4b09      	ldr	r3, [pc, #36]	; (8002160 <MX_TIM16_Init+0x44>)
 800213a:	2200      	movs	r2, #0
 800213c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800213e:	4b08      	ldr	r3, [pc, #32]	; (8002160 <MX_TIM16_Init+0x44>)
 8002140:	2200      	movs	r2, #0
 8002142:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002144:	4b06      	ldr	r3, [pc, #24]	; (8002160 <MX_TIM16_Init+0x44>)
 8002146:	2200      	movs	r2, #0
 8002148:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800214a:	4b05      	ldr	r3, [pc, #20]	; (8002160 <MX_TIM16_Init+0x44>)
 800214c:	0018      	movs	r0, r3
 800214e:	f001 fd8b 	bl	8003c68 <HAL_TIM_Base_Init>
 8002152:	1e03      	subs	r3, r0, #0
 8002154:	d001      	beq.n	800215a <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8002156:	f000 f97f 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800215a:	46c0      	nop			; (mov r8, r8)
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	200004d4 	.word	0x200004d4
 8002164:	40014400 	.word	0x40014400
 8002168:	000012bf 	.word	0x000012bf

0800216c <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8002170:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <MX_TIM17_Init+0x44>)
 8002172:	4a10      	ldr	r2, [pc, #64]	; (80021b4 <MX_TIM17_Init+0x48>)
 8002174:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 4800-1;
 8002176:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <MX_TIM17_Init+0x44>)
 8002178:	4a0f      	ldr	r2, [pc, #60]	; (80021b8 <MX_TIM17_Init+0x4c>)
 800217a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800217c:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <MX_TIM17_Init+0x44>)
 800217e:	2200      	movs	r2, #0
 8002180:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 36-1;
 8002182:	4b0b      	ldr	r3, [pc, #44]	; (80021b0 <MX_TIM17_Init+0x44>)
 8002184:	2223      	movs	r2, #35	; 0x23
 8002186:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002188:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <MX_TIM17_Init+0x44>)
 800218a:	2200      	movs	r2, #0
 800218c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800218e:	4b08      	ldr	r3, [pc, #32]	; (80021b0 <MX_TIM17_Init+0x44>)
 8002190:	2200      	movs	r2, #0
 8002192:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002194:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <MX_TIM17_Init+0x44>)
 8002196:	2200      	movs	r2, #0
 8002198:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800219a:	4b05      	ldr	r3, [pc, #20]	; (80021b0 <MX_TIM17_Init+0x44>)
 800219c:	0018      	movs	r0, r3
 800219e:	f001 fd63 	bl	8003c68 <HAL_TIM_Base_Init>
 80021a2:	1e03      	subs	r3, r0, #0
 80021a4:	d001      	beq.n	80021aa <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 80021a6:	f000 f957 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	2000051c 	.word	0x2000051c
 80021b4:	40014800 	.word	0x40014800
 80021b8:	000012bf 	.word	0x000012bf

080021bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021c0:	4b14      	ldr	r3, [pc, #80]	; (8002214 <MX_USART1_UART_Init+0x58>)
 80021c2:	4a15      	ldr	r2, [pc, #84]	; (8002218 <MX_USART1_UART_Init+0x5c>)
 80021c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021c6:	4b13      	ldr	r3, [pc, #76]	; (8002214 <MX_USART1_UART_Init+0x58>)
 80021c8:	22e1      	movs	r2, #225	; 0xe1
 80021ca:	0252      	lsls	r2, r2, #9
 80021cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021ce:	4b11      	ldr	r3, [pc, #68]	; (8002214 <MX_USART1_UART_Init+0x58>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021d4:	4b0f      	ldr	r3, [pc, #60]	; (8002214 <MX_USART1_UART_Init+0x58>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021da:	4b0e      	ldr	r3, [pc, #56]	; (8002214 <MX_USART1_UART_Init+0x58>)
 80021dc:	2200      	movs	r2, #0
 80021de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021e0:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <MX_USART1_UART_Init+0x58>)
 80021e2:	220c      	movs	r2, #12
 80021e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e6:	4b0b      	ldr	r3, [pc, #44]	; (8002214 <MX_USART1_UART_Init+0x58>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021ec:	4b09      	ldr	r3, [pc, #36]	; (8002214 <MX_USART1_UART_Init+0x58>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021f2:	4b08      	ldr	r3, [pc, #32]	; (8002214 <MX_USART1_UART_Init+0x58>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021f8:	4b06      	ldr	r3, [pc, #24]	; (8002214 <MX_USART1_UART_Init+0x58>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021fe:	4b05      	ldr	r3, [pc, #20]	; (8002214 <MX_USART1_UART_Init+0x58>)
 8002200:	0018      	movs	r0, r3
 8002202:	f001 ffb7 	bl	8004174 <HAL_UART_Init>
 8002206:	1e03      	subs	r3, r0, #0
 8002208:	d001      	beq.n	800220e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800220a:	f000 f925 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800220e:	46c0      	nop			; (mov r8, r8)
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	20000564 	.word	0x20000564
 8002218:	40013800 	.word	0x40013800

0800221c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002220:	4b14      	ldr	r3, [pc, #80]	; (8002274 <MX_USART2_UART_Init+0x58>)
 8002222:	4a15      	ldr	r2, [pc, #84]	; (8002278 <MX_USART2_UART_Init+0x5c>)
 8002224:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002226:	4b13      	ldr	r3, [pc, #76]	; (8002274 <MX_USART2_UART_Init+0x58>)
 8002228:	22e1      	movs	r2, #225	; 0xe1
 800222a:	0252      	lsls	r2, r2, #9
 800222c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <MX_USART2_UART_Init+0x58>)
 8002230:	2200      	movs	r2, #0
 8002232:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002234:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <MX_USART2_UART_Init+0x58>)
 8002236:	2200      	movs	r2, #0
 8002238:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <MX_USART2_UART_Init+0x58>)
 800223c:	2200      	movs	r2, #0
 800223e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <MX_USART2_UART_Init+0x58>)
 8002242:	220c      	movs	r2, #12
 8002244:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002246:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <MX_USART2_UART_Init+0x58>)
 8002248:	2200      	movs	r2, #0
 800224a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800224c:	4b09      	ldr	r3, [pc, #36]	; (8002274 <MX_USART2_UART_Init+0x58>)
 800224e:	2200      	movs	r2, #0
 8002250:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002252:	4b08      	ldr	r3, [pc, #32]	; (8002274 <MX_USART2_UART_Init+0x58>)
 8002254:	2200      	movs	r2, #0
 8002256:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002258:	4b06      	ldr	r3, [pc, #24]	; (8002274 <MX_USART2_UART_Init+0x58>)
 800225a:	2200      	movs	r2, #0
 800225c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800225e:	4b05      	ldr	r3, [pc, #20]	; (8002274 <MX_USART2_UART_Init+0x58>)
 8002260:	0018      	movs	r0, r3
 8002262:	f001 ff87 	bl	8004174 <HAL_UART_Init>
 8002266:	1e03      	subs	r3, r0, #0
 8002268:	d001      	beq.n	800226e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800226a:	f000 f8f5 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800226e:	46c0      	nop			; (mov r8, r8)
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	200005ec 	.word	0x200005ec
 8002278:	40004400 	.word	0x40004400

0800227c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800227c:	b590      	push	{r4, r7, lr}
 800227e:	b089      	sub	sp, #36	; 0x24
 8002280:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002282:	240c      	movs	r4, #12
 8002284:	193b      	adds	r3, r7, r4
 8002286:	0018      	movs	r0, r3
 8002288:	2314      	movs	r3, #20
 800228a:	001a      	movs	r2, r3
 800228c:	2100      	movs	r1, #0
 800228e:	f003 fd12 	bl	8005cb6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002292:	4b6e      	ldr	r3, [pc, #440]	; (800244c <MX_GPIO_Init+0x1d0>)
 8002294:	695a      	ldr	r2, [r3, #20]
 8002296:	4b6d      	ldr	r3, [pc, #436]	; (800244c <MX_GPIO_Init+0x1d0>)
 8002298:	2180      	movs	r1, #128	; 0x80
 800229a:	03c9      	lsls	r1, r1, #15
 800229c:	430a      	orrs	r2, r1
 800229e:	615a      	str	r2, [r3, #20]
 80022a0:	4b6a      	ldr	r3, [pc, #424]	; (800244c <MX_GPIO_Init+0x1d0>)
 80022a2:	695a      	ldr	r2, [r3, #20]
 80022a4:	2380      	movs	r3, #128	; 0x80
 80022a6:	03db      	lsls	r3, r3, #15
 80022a8:	4013      	ands	r3, r2
 80022aa:	60bb      	str	r3, [r7, #8]
 80022ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ae:	4b67      	ldr	r3, [pc, #412]	; (800244c <MX_GPIO_Init+0x1d0>)
 80022b0:	695a      	ldr	r2, [r3, #20]
 80022b2:	4b66      	ldr	r3, [pc, #408]	; (800244c <MX_GPIO_Init+0x1d0>)
 80022b4:	2180      	movs	r1, #128	; 0x80
 80022b6:	0289      	lsls	r1, r1, #10
 80022b8:	430a      	orrs	r2, r1
 80022ba:	615a      	str	r2, [r3, #20]
 80022bc:	4b63      	ldr	r3, [pc, #396]	; (800244c <MX_GPIO_Init+0x1d0>)
 80022be:	695a      	ldr	r2, [r3, #20]
 80022c0:	2380      	movs	r3, #128	; 0x80
 80022c2:	029b      	lsls	r3, r3, #10
 80022c4:	4013      	ands	r3, r2
 80022c6:	607b      	str	r3, [r7, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ca:	4b60      	ldr	r3, [pc, #384]	; (800244c <MX_GPIO_Init+0x1d0>)
 80022cc:	695a      	ldr	r2, [r3, #20]
 80022ce:	4b5f      	ldr	r3, [pc, #380]	; (800244c <MX_GPIO_Init+0x1d0>)
 80022d0:	2180      	movs	r1, #128	; 0x80
 80022d2:	02c9      	lsls	r1, r1, #11
 80022d4:	430a      	orrs	r2, r1
 80022d6:	615a      	str	r2, [r3, #20]
 80022d8:	4b5c      	ldr	r3, [pc, #368]	; (800244c <MX_GPIO_Init+0x1d0>)
 80022da:	695a      	ldr	r2, [r3, #20]
 80022dc:	2380      	movs	r3, #128	; 0x80
 80022de:	02db      	lsls	r3, r3, #11
 80022e0:	4013      	ands	r3, r2
 80022e2:	603b      	str	r3, [r7, #0]
 80022e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_RS485_EN_Pin|GPIO_RF_SCK_Pin, GPIO_PIN_RESET);
 80022e6:	2381      	movs	r3, #129	; 0x81
 80022e8:	0119      	lsls	r1, r3, #4
 80022ea:	2390      	movs	r3, #144	; 0x90
 80022ec:	05db      	lsls	r3, r3, #23
 80022ee:	2200      	movs	r2, #0
 80022f0:	0018      	movs	r0, r3
 80022f2:	f000 ff52 	bl	800319a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_RF_FCSB_Pin|GPIO_RF_CSB_Pin|GPIO_LED1_Pin|GPIO_LED2_Pin, GPIO_PIN_RESET);
 80022f6:	4956      	ldr	r1, [pc, #344]	; (8002450 <MX_GPIO_Init+0x1d4>)
 80022f8:	4b56      	ldr	r3, [pc, #344]	; (8002454 <MX_GPIO_Init+0x1d8>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	0018      	movs	r0, r3
 80022fe:	f000 ff4c 	bl	800319a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_RS485_EN_Pin */
  GPIO_InitStruct.Pin = GPIO_RS485_EN_Pin;
 8002302:	193b      	adds	r3, r7, r4
 8002304:	2210      	movs	r2, #16
 8002306:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002308:	193b      	adds	r3, r7, r4
 800230a:	2201      	movs	r2, #1
 800230c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	193b      	adds	r3, r7, r4
 8002310:	2200      	movs	r2, #0
 8002312:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002314:	193b      	adds	r3, r7, r4
 8002316:	2201      	movs	r2, #1
 8002318:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIO_RS485_EN_GPIO_Port, &GPIO_InitStruct);
 800231a:	193a      	adds	r2, r7, r4
 800231c:	2390      	movs	r3, #144	; 0x90
 800231e:	05db      	lsls	r3, r3, #23
 8002320:	0011      	movs	r1, r2
 8002322:	0018      	movs	r0, r3
 8002324:	f000 fcdc 	bl	8002ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO1_Pin;
 8002328:	0021      	movs	r1, r4
 800232a:	187b      	adds	r3, r7, r1
 800232c:	2280      	movs	r2, #128	; 0x80
 800232e:	0152      	lsls	r2, r2, #5
 8002330:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002332:	000c      	movs	r4, r1
 8002334:	193b      	adds	r3, r7, r4
 8002336:	2200      	movs	r2, #0
 8002338:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800233a:	193b      	adds	r3, r7, r4
 800233c:	2201      	movs	r2, #1
 800233e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO1_GPIO_Port, &GPIO_InitStruct);
 8002340:	193b      	adds	r3, r7, r4
 8002342:	4a44      	ldr	r2, [pc, #272]	; (8002454 <MX_GPIO_Init+0x1d8>)
 8002344:	0019      	movs	r1, r3
 8002346:	0010      	movs	r0, r2
 8002348:	f000 fcca 	bl	8002ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO2_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO2_Pin;
 800234c:	0021      	movs	r1, r4
 800234e:	187b      	adds	r3, r7, r1
 8002350:	2280      	movs	r2, #128	; 0x80
 8002352:	0192      	lsls	r2, r2, #6
 8002354:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002356:	187b      	adds	r3, r7, r1
 8002358:	2288      	movs	r2, #136	; 0x88
 800235a:	0352      	lsls	r2, r2, #13
 800235c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800235e:	187b      	adds	r3, r7, r1
 8002360:	2201      	movs	r2, #1
 8002362:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO2_GPIO_Port, &GPIO_InitStruct);
 8002364:	000c      	movs	r4, r1
 8002366:	187b      	adds	r3, r7, r1
 8002368:	4a3a      	ldr	r2, [pc, #232]	; (8002454 <MX_GPIO_Init+0x1d8>)
 800236a:	0019      	movs	r1, r3
 800236c:	0010      	movs	r0, r2
 800236e:	f000 fcb7 	bl	8002ce0 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_RF_FCSB_Pin GPIO_RF_CSB_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_FCSB_Pin|GPIO_RF_CSB_Pin;
 8002372:	0021      	movs	r1, r4
 8002374:	187b      	adds	r3, r7, r1
 8002376:	22c0      	movs	r2, #192	; 0xc0
 8002378:	0212      	lsls	r2, r2, #8
 800237a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800237c:	000c      	movs	r4, r1
 800237e:	193b      	adds	r3, r7, r4
 8002380:	2201      	movs	r2, #1
 8002382:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002384:	193b      	adds	r3, r7, r4
 8002386:	2200      	movs	r2, #0
 8002388:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800238a:	193b      	adds	r3, r7, r4
 800238c:	2203      	movs	r2, #3
 800238e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002390:	193b      	adds	r3, r7, r4
 8002392:	4a30      	ldr	r2, [pc, #192]	; (8002454 <MX_GPIO_Init+0x1d8>)
 8002394:	0019      	movs	r1, r3
 8002396:	0010      	movs	r0, r2
 8002398:	f000 fca2 	bl	8002ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_SDIO_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_SDIO_Pin;
 800239c:	193b      	adds	r3, r7, r4
 800239e:	2280      	movs	r2, #128	; 0x80
 80023a0:	0052      	lsls	r2, r2, #1
 80023a2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023a4:	193b      	adds	r3, r7, r4
 80023a6:	2200      	movs	r2, #0
 80023a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023aa:	193b      	adds	r3, r7, r4
 80023ac:	2200      	movs	r2, #0
 80023ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_SDIO_GPIO_Port, &GPIO_InitStruct);
 80023b0:	193a      	adds	r2, r7, r4
 80023b2:	2390      	movs	r3, #144	; 0x90
 80023b4:	05db      	lsls	r3, r3, #23
 80023b6:	0011      	movs	r1, r2
 80023b8:	0018      	movs	r0, r3
 80023ba:	f000 fc91 	bl	8002ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_SCK_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_SCK_Pin;
 80023be:	0021      	movs	r1, r4
 80023c0:	187b      	adds	r3, r7, r1
 80023c2:	2280      	movs	r2, #128	; 0x80
 80023c4:	0112      	lsls	r2, r2, #4
 80023c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023c8:	000c      	movs	r4, r1
 80023ca:	193b      	adds	r3, r7, r4
 80023cc:	2201      	movs	r2, #1
 80023ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d0:	193b      	adds	r3, r7, r4
 80023d2:	2200      	movs	r2, #0
 80023d4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023d6:	193b      	adds	r3, r7, r4
 80023d8:	2203      	movs	r2, #3
 80023da:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIO_RF_SCK_GPIO_Port, &GPIO_InitStruct);
 80023dc:	193a      	adds	r2, r7, r4
 80023de:	2390      	movs	r3, #144	; 0x90
 80023e0:	05db      	lsls	r3, r3, #23
 80023e2:	0011      	movs	r1, r2
 80023e4:	0018      	movs	r0, r3
 80023e6:	f000 fc7b 	bl	8002ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO3_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO3_Pin;
 80023ea:	193b      	adds	r3, r7, r4
 80023ec:	2280      	movs	r2, #128	; 0x80
 80023ee:	0152      	lsls	r2, r2, #5
 80023f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023f2:	193b      	adds	r3, r7, r4
 80023f4:	2288      	movs	r2, #136	; 0x88
 80023f6:	0352      	lsls	r2, r2, #13
 80023f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023fa:	193b      	adds	r3, r7, r4
 80023fc:	2201      	movs	r2, #1
 80023fe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO3_GPIO_Port, &GPIO_InitStruct);
 8002400:	193a      	adds	r2, r7, r4
 8002402:	2390      	movs	r3, #144	; 0x90
 8002404:	05db      	lsls	r3, r3, #23
 8002406:	0011      	movs	r1, r2
 8002408:	0018      	movs	r0, r3
 800240a:	f000 fc69 	bl	8002ce0 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin GPIO_LED2_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|GPIO_LED2_Pin;
 800240e:	0021      	movs	r1, r4
 8002410:	187b      	adds	r3, r7, r1
 8002412:	2230      	movs	r2, #48	; 0x30
 8002414:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002416:	187b      	adds	r3, r7, r1
 8002418:	2201      	movs	r2, #1
 800241a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241c:	187b      	adds	r3, r7, r1
 800241e:	2200      	movs	r2, #0
 8002420:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002422:	187b      	adds	r3, r7, r1
 8002424:	2201      	movs	r2, #1
 8002426:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002428:	187b      	adds	r3, r7, r1
 800242a:	4a0a      	ldr	r2, [pc, #40]	; (8002454 <MX_GPIO_Init+0x1d8>)
 800242c:	0019      	movs	r1, r3
 800242e:	0010      	movs	r0, r2
 8002430:	f000 fc56 	bl	8002ce0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002434:	2200      	movs	r2, #0
 8002436:	2100      	movs	r1, #0
 8002438:	2007      	movs	r0, #7
 800243a:	f000 fb91 	bl	8002b60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800243e:	2007      	movs	r0, #7
 8002440:	f000 fba3 	bl	8002b8a <HAL_NVIC_EnableIRQ>

}
 8002444:	46c0      	nop			; (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	b009      	add	sp, #36	; 0x24
 800244a:	bd90      	pop	{r4, r7, pc}
 800244c:	40021000 	.word	0x40021000
 8002450:	0000c030 	.word	0x0000c030
 8002454:	48000400 	.word	0x48000400

08002458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800245c:	b672      	cpsid	i
}
 800245e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002460:	e7fe      	b.n	8002460 <Error_Handler+0x8>
	...

08002464 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800246a:	4b0f      	ldr	r3, [pc, #60]	; (80024a8 <HAL_MspInit+0x44>)
 800246c:	699a      	ldr	r2, [r3, #24]
 800246e:	4b0e      	ldr	r3, [pc, #56]	; (80024a8 <HAL_MspInit+0x44>)
 8002470:	2101      	movs	r1, #1
 8002472:	430a      	orrs	r2, r1
 8002474:	619a      	str	r2, [r3, #24]
 8002476:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <HAL_MspInit+0x44>)
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	2201      	movs	r2, #1
 800247c:	4013      	ands	r3, r2
 800247e:	607b      	str	r3, [r7, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002482:	4b09      	ldr	r3, [pc, #36]	; (80024a8 <HAL_MspInit+0x44>)
 8002484:	69da      	ldr	r2, [r3, #28]
 8002486:	4b08      	ldr	r3, [pc, #32]	; (80024a8 <HAL_MspInit+0x44>)
 8002488:	2180      	movs	r1, #128	; 0x80
 800248a:	0549      	lsls	r1, r1, #21
 800248c:	430a      	orrs	r2, r1
 800248e:	61da      	str	r2, [r3, #28]
 8002490:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <HAL_MspInit+0x44>)
 8002492:	69da      	ldr	r2, [r3, #28]
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	055b      	lsls	r3, r3, #21
 8002498:	4013      	ands	r3, r2
 800249a:	603b      	str	r3, [r7, #0]
 800249c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	46bd      	mov	sp, r7
 80024a2:	b002      	add	sp, #8
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	46c0      	nop			; (mov r8, r8)
 80024a8:	40021000 	.word	0x40021000

080024ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a1c      	ldr	r2, [pc, #112]	; (800252c <HAL_TIM_Base_MspInit+0x80>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d116      	bne.n	80024ec <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80024be:	4b1c      	ldr	r3, [pc, #112]	; (8002530 <HAL_TIM_Base_MspInit+0x84>)
 80024c0:	699a      	ldr	r2, [r3, #24]
 80024c2:	4b1b      	ldr	r3, [pc, #108]	; (8002530 <HAL_TIM_Base_MspInit+0x84>)
 80024c4:	2180      	movs	r1, #128	; 0x80
 80024c6:	0289      	lsls	r1, r1, #10
 80024c8:	430a      	orrs	r2, r1
 80024ca:	619a      	str	r2, [r3, #24]
 80024cc:	4b18      	ldr	r3, [pc, #96]	; (8002530 <HAL_TIM_Base_MspInit+0x84>)
 80024ce:	699a      	ldr	r2, [r3, #24]
 80024d0:	2380      	movs	r3, #128	; 0x80
 80024d2:	029b      	lsls	r3, r3, #10
 80024d4:	4013      	ands	r3, r2
 80024d6:	60fb      	str	r3, [r7, #12]
 80024d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80024da:	2200      	movs	r2, #0
 80024dc:	2100      	movs	r1, #0
 80024de:	2015      	movs	r0, #21
 80024e0:	f000 fb3e 	bl	8002b60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80024e4:	2015      	movs	r0, #21
 80024e6:	f000 fb50 	bl	8002b8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80024ea:	e01a      	b.n	8002522 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM17)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a10      	ldr	r2, [pc, #64]	; (8002534 <HAL_TIM_Base_MspInit+0x88>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d115      	bne.n	8002522 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80024f6:	4b0e      	ldr	r3, [pc, #56]	; (8002530 <HAL_TIM_Base_MspInit+0x84>)
 80024f8:	699a      	ldr	r2, [r3, #24]
 80024fa:	4b0d      	ldr	r3, [pc, #52]	; (8002530 <HAL_TIM_Base_MspInit+0x84>)
 80024fc:	2180      	movs	r1, #128	; 0x80
 80024fe:	02c9      	lsls	r1, r1, #11
 8002500:	430a      	orrs	r2, r1
 8002502:	619a      	str	r2, [r3, #24]
 8002504:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <HAL_TIM_Base_MspInit+0x84>)
 8002506:	699a      	ldr	r2, [r3, #24]
 8002508:	2380      	movs	r3, #128	; 0x80
 800250a:	02db      	lsls	r3, r3, #11
 800250c:	4013      	ands	r3, r2
 800250e:	60bb      	str	r3, [r7, #8]
 8002510:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8002512:	2200      	movs	r2, #0
 8002514:	2100      	movs	r1, #0
 8002516:	2016      	movs	r0, #22
 8002518:	f000 fb22 	bl	8002b60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 800251c:	2016      	movs	r0, #22
 800251e:	f000 fb34 	bl	8002b8a <HAL_NVIC_EnableIRQ>
}
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	46bd      	mov	sp, r7
 8002526:	b004      	add	sp, #16
 8002528:	bd80      	pop	{r7, pc}
 800252a:	46c0      	nop			; (mov r8, r8)
 800252c:	40014400 	.word	0x40014400
 8002530:	40021000 	.word	0x40021000
 8002534:	40014800 	.word	0x40014800

08002538 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002538:	b590      	push	{r4, r7, lr}
 800253a:	b08d      	sub	sp, #52	; 0x34
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002540:	241c      	movs	r4, #28
 8002542:	193b      	adds	r3, r7, r4
 8002544:	0018      	movs	r0, r3
 8002546:	2314      	movs	r3, #20
 8002548:	001a      	movs	r2, r3
 800254a:	2100      	movs	r1, #0
 800254c:	f003 fbb3 	bl	8005cb6 <memset>
  if(huart->Instance==USART1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a3d      	ldr	r2, [pc, #244]	; (800264c <HAL_UART_MspInit+0x114>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d13c      	bne.n	80025d4 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800255a:	4b3d      	ldr	r3, [pc, #244]	; (8002650 <HAL_UART_MspInit+0x118>)
 800255c:	699a      	ldr	r2, [r3, #24]
 800255e:	4b3c      	ldr	r3, [pc, #240]	; (8002650 <HAL_UART_MspInit+0x118>)
 8002560:	2180      	movs	r1, #128	; 0x80
 8002562:	01c9      	lsls	r1, r1, #7
 8002564:	430a      	orrs	r2, r1
 8002566:	619a      	str	r2, [r3, #24]
 8002568:	4b39      	ldr	r3, [pc, #228]	; (8002650 <HAL_UART_MspInit+0x118>)
 800256a:	699a      	ldr	r2, [r3, #24]
 800256c:	2380      	movs	r3, #128	; 0x80
 800256e:	01db      	lsls	r3, r3, #7
 8002570:	4013      	ands	r3, r2
 8002572:	61bb      	str	r3, [r7, #24]
 8002574:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002576:	4b36      	ldr	r3, [pc, #216]	; (8002650 <HAL_UART_MspInit+0x118>)
 8002578:	695a      	ldr	r2, [r3, #20]
 800257a:	4b35      	ldr	r3, [pc, #212]	; (8002650 <HAL_UART_MspInit+0x118>)
 800257c:	2180      	movs	r1, #128	; 0x80
 800257e:	0289      	lsls	r1, r1, #10
 8002580:	430a      	orrs	r2, r1
 8002582:	615a      	str	r2, [r3, #20]
 8002584:	4b32      	ldr	r3, [pc, #200]	; (8002650 <HAL_UART_MspInit+0x118>)
 8002586:	695a      	ldr	r2, [r3, #20]
 8002588:	2380      	movs	r3, #128	; 0x80
 800258a:	029b      	lsls	r3, r3, #10
 800258c:	4013      	ands	r3, r2
 800258e:	617b      	str	r3, [r7, #20]
 8002590:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002592:	193b      	adds	r3, r7, r4
 8002594:	22c0      	movs	r2, #192	; 0xc0
 8002596:	00d2      	lsls	r2, r2, #3
 8002598:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800259a:	0021      	movs	r1, r4
 800259c:	187b      	adds	r3, r7, r1
 800259e:	2202      	movs	r2, #2
 80025a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a2:	187b      	adds	r3, r7, r1
 80025a4:	2200      	movs	r2, #0
 80025a6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025a8:	187b      	adds	r3, r7, r1
 80025aa:	2203      	movs	r2, #3
 80025ac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80025ae:	187b      	adds	r3, r7, r1
 80025b0:	2201      	movs	r2, #1
 80025b2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b4:	187a      	adds	r2, r7, r1
 80025b6:	2390      	movs	r3, #144	; 0x90
 80025b8:	05db      	lsls	r3, r3, #23
 80025ba:	0011      	movs	r1, r2
 80025bc:	0018      	movs	r0, r3
 80025be:	f000 fb8f 	bl	8002ce0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80025c2:	2200      	movs	r2, #0
 80025c4:	2101      	movs	r1, #1
 80025c6:	201b      	movs	r0, #27
 80025c8:	f000 faca 	bl	8002b60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80025cc:	201b      	movs	r0, #27
 80025ce:	f000 fadc 	bl	8002b8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80025d2:	e037      	b.n	8002644 <HAL_UART_MspInit+0x10c>
  else if(huart->Instance==USART2)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a1e      	ldr	r2, [pc, #120]	; (8002654 <HAL_UART_MspInit+0x11c>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d132      	bne.n	8002644 <HAL_UART_MspInit+0x10c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80025de:	4b1c      	ldr	r3, [pc, #112]	; (8002650 <HAL_UART_MspInit+0x118>)
 80025e0:	69da      	ldr	r2, [r3, #28]
 80025e2:	4b1b      	ldr	r3, [pc, #108]	; (8002650 <HAL_UART_MspInit+0x118>)
 80025e4:	2180      	movs	r1, #128	; 0x80
 80025e6:	0289      	lsls	r1, r1, #10
 80025e8:	430a      	orrs	r2, r1
 80025ea:	61da      	str	r2, [r3, #28]
 80025ec:	4b18      	ldr	r3, [pc, #96]	; (8002650 <HAL_UART_MspInit+0x118>)
 80025ee:	69da      	ldr	r2, [r3, #28]
 80025f0:	2380      	movs	r3, #128	; 0x80
 80025f2:	029b      	lsls	r3, r3, #10
 80025f4:	4013      	ands	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fa:	4b15      	ldr	r3, [pc, #84]	; (8002650 <HAL_UART_MspInit+0x118>)
 80025fc:	695a      	ldr	r2, [r3, #20]
 80025fe:	4b14      	ldr	r3, [pc, #80]	; (8002650 <HAL_UART_MspInit+0x118>)
 8002600:	2180      	movs	r1, #128	; 0x80
 8002602:	0289      	lsls	r1, r1, #10
 8002604:	430a      	orrs	r2, r1
 8002606:	615a      	str	r2, [r3, #20]
 8002608:	4b11      	ldr	r3, [pc, #68]	; (8002650 <HAL_UART_MspInit+0x118>)
 800260a:	695a      	ldr	r2, [r3, #20]
 800260c:	2380      	movs	r3, #128	; 0x80
 800260e:	029b      	lsls	r3, r3, #10
 8002610:	4013      	ands	r3, r2
 8002612:	60fb      	str	r3, [r7, #12]
 8002614:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002616:	211c      	movs	r1, #28
 8002618:	187b      	adds	r3, r7, r1
 800261a:	220c      	movs	r2, #12
 800261c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261e:	187b      	adds	r3, r7, r1
 8002620:	2202      	movs	r2, #2
 8002622:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	187b      	adds	r3, r7, r1
 8002626:	2200      	movs	r2, #0
 8002628:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800262a:	187b      	adds	r3, r7, r1
 800262c:	2203      	movs	r2, #3
 800262e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002630:	187b      	adds	r3, r7, r1
 8002632:	2201      	movs	r2, #1
 8002634:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002636:	187a      	adds	r2, r7, r1
 8002638:	2390      	movs	r3, #144	; 0x90
 800263a:	05db      	lsls	r3, r3, #23
 800263c:	0011      	movs	r1, r2
 800263e:	0018      	movs	r0, r3
 8002640:	f000 fb4e 	bl	8002ce0 <HAL_GPIO_Init>
}
 8002644:	46c0      	nop			; (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b00d      	add	sp, #52	; 0x34
 800264a:	bd90      	pop	{r4, r7, pc}
 800264c:	40013800 	.word	0x40013800
 8002650:	40021000 	.word	0x40021000
 8002654:	40004400 	.word	0x40004400

08002658 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a14      	ldr	r2, [pc, #80]	; (80026b8 <HAL_UART_MspDeInit+0x60>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d111      	bne.n	800268e <HAL_UART_MspDeInit+0x36>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800266a:	4b14      	ldr	r3, [pc, #80]	; (80026bc <HAL_UART_MspDeInit+0x64>)
 800266c:	699a      	ldr	r2, [r3, #24]
 800266e:	4b13      	ldr	r3, [pc, #76]	; (80026bc <HAL_UART_MspDeInit+0x64>)
 8002670:	4913      	ldr	r1, [pc, #76]	; (80026c0 <HAL_UART_MspDeInit+0x68>)
 8002672:	400a      	ands	r2, r1
 8002674:	619a      	str	r2, [r3, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8002676:	23c0      	movs	r3, #192	; 0xc0
 8002678:	00da      	lsls	r2, r3, #3
 800267a:	2390      	movs	r3, #144	; 0x90
 800267c:	05db      	lsls	r3, r3, #23
 800267e:	0011      	movs	r1, r2
 8002680:	0018      	movs	r0, r3
 8002682:	f000 fc9d 	bl	8002fc0 <HAL_GPIO_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002686:	201b      	movs	r0, #27
 8002688:	f000 fa8f 	bl	8002baa <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 800268c:	e010      	b.n	80026b0 <HAL_UART_MspDeInit+0x58>
  else if(huart->Instance==USART2)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a0c      	ldr	r2, [pc, #48]	; (80026c4 <HAL_UART_MspDeInit+0x6c>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d10b      	bne.n	80026b0 <HAL_UART_MspDeInit+0x58>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002698:	4b08      	ldr	r3, [pc, #32]	; (80026bc <HAL_UART_MspDeInit+0x64>)
 800269a:	69da      	ldr	r2, [r3, #28]
 800269c:	4b07      	ldr	r3, [pc, #28]	; (80026bc <HAL_UART_MspDeInit+0x64>)
 800269e:	490a      	ldr	r1, [pc, #40]	; (80026c8 <HAL_UART_MspDeInit+0x70>)
 80026a0:	400a      	ands	r2, r1
 80026a2:	61da      	str	r2, [r3, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80026a4:	2390      	movs	r3, #144	; 0x90
 80026a6:	05db      	lsls	r3, r3, #23
 80026a8:	210c      	movs	r1, #12
 80026aa:	0018      	movs	r0, r3
 80026ac:	f000 fc88 	bl	8002fc0 <HAL_GPIO_DeInit>
}
 80026b0:	46c0      	nop			; (mov r8, r8)
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b002      	add	sp, #8
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	40013800 	.word	0x40013800
 80026bc:	40021000 	.word	0x40021000
 80026c0:	ffffbfff 	.word	0xffffbfff
 80026c4:	40004400 	.word	0x40004400
 80026c8:	fffdffff 	.word	0xfffdffff

080026cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026d0:	e7fe      	b.n	80026d0 <NMI_Handler+0x4>

080026d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026d6:	e7fe      	b.n	80026d6 <HardFault_Handler+0x4>

080026d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80026dc:	46c0      	nop			; (mov r8, r8)
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026e6:	46c0      	nop			; (mov r8, r8)
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026f0:	f000 f94c 	bl	800298c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SysTick_Handler();
 80026f4:	f7ff f98e 	bl	8001a14 <HAL_SysTick_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80026f8:	46c0      	nop			; (mov r8, r8)
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}

080026fe <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002702:	2380      	movs	r3, #128	; 0x80
 8002704:	015b      	lsls	r3, r3, #5
 8002706:	0018      	movs	r0, r3
 8002708:	f000 fd64 	bl	80031d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800270c:	2380      	movs	r3, #128	; 0x80
 800270e:	019b      	lsls	r3, r3, #6
 8002710:	0018      	movs	r0, r3
 8002712:	f000 fd5f 	bl	80031d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002716:	46c0      	nop			; (mov r8, r8)
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002720:	4b03      	ldr	r3, [pc, #12]	; (8002730 <TIM16_IRQHandler+0x14>)
 8002722:	0018      	movs	r0, r3
 8002724:	f001 fb6a 	bl	8003dfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002728:	46c0      	nop			; (mov r8, r8)
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	46c0      	nop			; (mov r8, r8)
 8002730:	200004d4 	.word	0x200004d4

08002734 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002738:	4b03      	ldr	r3, [pc, #12]	; (8002748 <TIM17_IRQHandler+0x14>)
 800273a:	0018      	movs	r0, r3
 800273c:	f001 fb5e 	bl	8003dfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002740:	46c0      	nop			; (mov r8, r8)
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	46c0      	nop			; (mov r8, r8)
 8002748:	2000051c 	.word	0x2000051c

0800274c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002750:	4b03      	ldr	r3, [pc, #12]	; (8002760 <USART1_IRQHandler+0x14>)
 8002752:	0018      	movs	r0, r3
 8002754:	f001 fe98 	bl	8004488 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002758:	46c0      	nop			; (mov r8, r8)
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	46c0      	nop			; (mov r8, r8)
 8002760:	20000564 	.word	0x20000564

08002764 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]
 8002774:	e00a      	b.n	800278c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002776:	e000      	b.n	800277a <_read+0x16>
 8002778:	bf00      	nop
 800277a:	0001      	movs	r1, r0
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	1c5a      	adds	r2, r3, #1
 8002780:	60ba      	str	r2, [r7, #8]
 8002782:	b2ca      	uxtb	r2, r1
 8002784:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	3301      	adds	r3, #1
 800278a:	617b      	str	r3, [r7, #20]
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	429a      	cmp	r2, r3
 8002792:	dbf0      	blt.n	8002776 <_read+0x12>
	}

return len;
 8002794:	687b      	ldr	r3, [r7, #4]
}
 8002796:	0018      	movs	r0, r3
 8002798:	46bd      	mov	sp, r7
 800279a:	b006      	add	sp, #24
 800279c:	bd80      	pop	{r7, pc}

0800279e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b086      	sub	sp, #24
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	60f8      	str	r0, [r7, #12]
 80027a6:	60b9      	str	r1, [r7, #8]
 80027a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027aa:	2300      	movs	r3, #0
 80027ac:	617b      	str	r3, [r7, #20]
 80027ae:	e009      	b.n	80027c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	1c5a      	adds	r2, r3, #1
 80027b4:	60ba      	str	r2, [r7, #8]
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	0018      	movs	r0, r3
 80027ba:	e000      	b.n	80027be <_write+0x20>
 80027bc:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	3301      	adds	r3, #1
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	697a      	ldr	r2, [r7, #20]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	dbf1      	blt.n	80027b0 <_write+0x12>
	}
	return len;
 80027cc:	687b      	ldr	r3, [r7, #4]
}
 80027ce:	0018      	movs	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	b006      	add	sp, #24
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <_close>:

int _close(int file)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b082      	sub	sp, #8
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
	return -1;
 80027de:	2301      	movs	r3, #1
 80027e0:	425b      	negs	r3, r3
}
 80027e2:	0018      	movs	r0, r3
 80027e4:	46bd      	mov	sp, r7
 80027e6:	b002      	add	sp, #8
 80027e8:	bd80      	pop	{r7, pc}

080027ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b082      	sub	sp, #8
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
 80027f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	2280      	movs	r2, #128	; 0x80
 80027f8:	0192      	lsls	r2, r2, #6
 80027fa:	605a      	str	r2, [r3, #4]
	return 0;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	0018      	movs	r0, r3
 8002800:	46bd      	mov	sp, r7
 8002802:	b002      	add	sp, #8
 8002804:	bd80      	pop	{r7, pc}

08002806 <_isatty>:

int _isatty(int file)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b082      	sub	sp, #8
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
	return 1;
 800280e:	2301      	movs	r3, #1
}
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	b002      	add	sp, #8
 8002816:	bd80      	pop	{r7, pc}

08002818 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
	return 0;
 8002824:	2300      	movs	r3, #0
}
 8002826:	0018      	movs	r0, r3
 8002828:	46bd      	mov	sp, r7
 800282a:	b004      	add	sp, #16
 800282c:	bd80      	pop	{r7, pc}
	...

08002830 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002838:	4a14      	ldr	r2, [pc, #80]	; (800288c <_sbrk+0x5c>)
 800283a:	4b15      	ldr	r3, [pc, #84]	; (8002890 <_sbrk+0x60>)
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002844:	4b13      	ldr	r3, [pc, #76]	; (8002894 <_sbrk+0x64>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d102      	bne.n	8002852 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800284c:	4b11      	ldr	r3, [pc, #68]	; (8002894 <_sbrk+0x64>)
 800284e:	4a12      	ldr	r2, [pc, #72]	; (8002898 <_sbrk+0x68>)
 8002850:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002852:	4b10      	ldr	r3, [pc, #64]	; (8002894 <_sbrk+0x64>)
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	18d3      	adds	r3, r2, r3
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	429a      	cmp	r2, r3
 800285e:	d207      	bcs.n	8002870 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002860:	f003 f9ec 	bl	8005c3c <__errno>
 8002864:	0003      	movs	r3, r0
 8002866:	220c      	movs	r2, #12
 8002868:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800286a:	2301      	movs	r3, #1
 800286c:	425b      	negs	r3, r3
 800286e:	e009      	b.n	8002884 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002870:	4b08      	ldr	r3, [pc, #32]	; (8002894 <_sbrk+0x64>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002876:	4b07      	ldr	r3, [pc, #28]	; (8002894 <_sbrk+0x64>)
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	18d2      	adds	r2, r2, r3
 800287e:	4b05      	ldr	r3, [pc, #20]	; (8002894 <_sbrk+0x64>)
 8002880:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002882:	68fb      	ldr	r3, [r7, #12]
}
 8002884:	0018      	movs	r0, r3
 8002886:	46bd      	mov	sp, r7
 8002888:	b006      	add	sp, #24
 800288a:	bd80      	pop	{r7, pc}
 800288c:	20002000 	.word	0x20002000
 8002890:	00000400 	.word	0x00000400
 8002894:	20000674 	.word	0x20000674
 8002898:	20000690 	.word	0x20000690

0800289c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80028a0:	46c0      	nop			; (mov r8, r8)
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80028a8:	480d      	ldr	r0, [pc, #52]	; (80028e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80028aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80028ac:	f7ff fff6 	bl	800289c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028b0:	480c      	ldr	r0, [pc, #48]	; (80028e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80028b2:	490d      	ldr	r1, [pc, #52]	; (80028e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80028b4:	4a0d      	ldr	r2, [pc, #52]	; (80028ec <LoopForever+0xe>)
  movs r3, #0
 80028b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028b8:	e002      	b.n	80028c0 <LoopCopyDataInit>

080028ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028be:	3304      	adds	r3, #4

080028c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028c4:	d3f9      	bcc.n	80028ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028c6:	4a0a      	ldr	r2, [pc, #40]	; (80028f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80028c8:	4c0a      	ldr	r4, [pc, #40]	; (80028f4 <LoopForever+0x16>)
  movs r3, #0
 80028ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028cc:	e001      	b.n	80028d2 <LoopFillZerobss>

080028ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028d0:	3204      	adds	r2, #4

080028d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028d4:	d3fb      	bcc.n	80028ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80028d6:	f003 f9b7 	bl	8005c48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80028da:	f7ff fbab 	bl	8002034 <main>

080028de <LoopForever>:

LoopForever:
    b LoopForever
 80028de:	e7fe      	b.n	80028de <LoopForever>
  ldr   r0, =_estack
 80028e0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80028e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028e8:	20000154 	.word	0x20000154
  ldr r2, =_sidata
 80028ec:	08006a00 	.word	0x08006a00
  ldr r2, =_sbss
 80028f0:	20000154 	.word	0x20000154
  ldr r4, =_ebss
 80028f4:	2000068c 	.word	0x2000068c

080028f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028f8:	e7fe      	b.n	80028f8 <ADC1_IRQHandler>
	...

080028fc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002900:	4b07      	ldr	r3, [pc, #28]	; (8002920 <HAL_Init+0x24>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	4b06      	ldr	r3, [pc, #24]	; (8002920 <HAL_Init+0x24>)
 8002906:	2110      	movs	r1, #16
 8002908:	430a      	orrs	r2, r1
 800290a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800290c:	2000      	movs	r0, #0
 800290e:	f000 f809 	bl	8002924 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002912:	f7ff fda7 	bl	8002464 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	0018      	movs	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	46c0      	nop			; (mov r8, r8)
 8002920:	40022000 	.word	0x40022000

08002924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002924:	b590      	push	{r4, r7, lr}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800292c:	4b14      	ldr	r3, [pc, #80]	; (8002980 <HAL_InitTick+0x5c>)
 800292e:	681c      	ldr	r4, [r3, #0]
 8002930:	4b14      	ldr	r3, [pc, #80]	; (8002984 <HAL_InitTick+0x60>)
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	0019      	movs	r1, r3
 8002936:	23fa      	movs	r3, #250	; 0xfa
 8002938:	0098      	lsls	r0, r3, #2
 800293a:	f7fd fbe5 	bl	8000108 <__udivsi3>
 800293e:	0003      	movs	r3, r0
 8002940:	0019      	movs	r1, r3
 8002942:	0020      	movs	r0, r4
 8002944:	f7fd fbe0 	bl	8000108 <__udivsi3>
 8002948:	0003      	movs	r3, r0
 800294a:	0018      	movs	r0, r3
 800294c:	f000 f93d 	bl	8002bca <HAL_SYSTICK_Config>
 8002950:	1e03      	subs	r3, r0, #0
 8002952:	d001      	beq.n	8002958 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e00f      	b.n	8002978 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b03      	cmp	r3, #3
 800295c:	d80b      	bhi.n	8002976 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800295e:	6879      	ldr	r1, [r7, #4]
 8002960:	2301      	movs	r3, #1
 8002962:	425b      	negs	r3, r3
 8002964:	2200      	movs	r2, #0
 8002966:	0018      	movs	r0, r3
 8002968:	f000 f8fa 	bl	8002b60 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800296c:	4b06      	ldr	r3, [pc, #24]	; (8002988 <HAL_InitTick+0x64>)
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002972:	2300      	movs	r3, #0
 8002974:	e000      	b.n	8002978 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
}
 8002978:	0018      	movs	r0, r3
 800297a:	46bd      	mov	sp, r7
 800297c:	b003      	add	sp, #12
 800297e:	bd90      	pop	{r4, r7, pc}
 8002980:	200000e4 	.word	0x200000e4
 8002984:	200000ec 	.word	0x200000ec
 8002988:	200000e8 	.word	0x200000e8

0800298c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002990:	4b05      	ldr	r3, [pc, #20]	; (80029a8 <HAL_IncTick+0x1c>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	001a      	movs	r2, r3
 8002996:	4b05      	ldr	r3, [pc, #20]	; (80029ac <HAL_IncTick+0x20>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	18d2      	adds	r2, r2, r3
 800299c:	4b03      	ldr	r3, [pc, #12]	; (80029ac <HAL_IncTick+0x20>)
 800299e:	601a      	str	r2, [r3, #0]
}
 80029a0:	46c0      	nop			; (mov r8, r8)
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	200000ec 	.word	0x200000ec
 80029ac:	20000678 	.word	0x20000678

080029b0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  return uwTick;
 80029b4:	4b02      	ldr	r3, [pc, #8]	; (80029c0 <HAL_GetTick+0x10>)
 80029b6:	681b      	ldr	r3, [r3, #0]
}
 80029b8:	0018      	movs	r0, r3
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	20000678 	.word	0x20000678

080029c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	0002      	movs	r2, r0
 80029cc:	1dfb      	adds	r3, r7, #7
 80029ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80029d0:	1dfb      	adds	r3, r7, #7
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b7f      	cmp	r3, #127	; 0x7f
 80029d6:	d809      	bhi.n	80029ec <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029d8:	1dfb      	adds	r3, r7, #7
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	001a      	movs	r2, r3
 80029de:	231f      	movs	r3, #31
 80029e0:	401a      	ands	r2, r3
 80029e2:	4b04      	ldr	r3, [pc, #16]	; (80029f4 <__NVIC_EnableIRQ+0x30>)
 80029e4:	2101      	movs	r1, #1
 80029e6:	4091      	lsls	r1, r2
 80029e8:	000a      	movs	r2, r1
 80029ea:	601a      	str	r2, [r3, #0]
  }
}
 80029ec:	46c0      	nop			; (mov r8, r8)
 80029ee:	46bd      	mov	sp, r7
 80029f0:	b002      	add	sp, #8
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	e000e100 	.word	0xe000e100

080029f8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	0002      	movs	r2, r0
 8002a00:	1dfb      	adds	r3, r7, #7
 8002a02:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002a04:	1dfb      	adds	r3, r7, #7
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b7f      	cmp	r3, #127	; 0x7f
 8002a0a:	d810      	bhi.n	8002a2e <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a0c:	1dfb      	adds	r3, r7, #7
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	001a      	movs	r2, r3
 8002a12:	231f      	movs	r3, #31
 8002a14:	4013      	ands	r3, r2
 8002a16:	4908      	ldr	r1, [pc, #32]	; (8002a38 <__NVIC_DisableIRQ+0x40>)
 8002a18:	2201      	movs	r2, #1
 8002a1a:	409a      	lsls	r2, r3
 8002a1c:	0013      	movs	r3, r2
 8002a1e:	2280      	movs	r2, #128	; 0x80
 8002a20:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a22:	f3bf 8f4f 	dsb	sy
}
 8002a26:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8002a28:	f3bf 8f6f 	isb	sy
}
 8002a2c:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	46bd      	mov	sp, r7
 8002a32:	b002      	add	sp, #8
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	46c0      	nop			; (mov r8, r8)
 8002a38:	e000e100 	.word	0xe000e100

08002a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a3c:	b590      	push	{r4, r7, lr}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	0002      	movs	r2, r0
 8002a44:	6039      	str	r1, [r7, #0]
 8002a46:	1dfb      	adds	r3, r7, #7
 8002a48:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002a4a:	1dfb      	adds	r3, r7, #7
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b7f      	cmp	r3, #127	; 0x7f
 8002a50:	d828      	bhi.n	8002aa4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a52:	4a2f      	ldr	r2, [pc, #188]	; (8002b10 <__NVIC_SetPriority+0xd4>)
 8002a54:	1dfb      	adds	r3, r7, #7
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	b25b      	sxtb	r3, r3
 8002a5a:	089b      	lsrs	r3, r3, #2
 8002a5c:	33c0      	adds	r3, #192	; 0xc0
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	589b      	ldr	r3, [r3, r2]
 8002a62:	1dfa      	adds	r2, r7, #7
 8002a64:	7812      	ldrb	r2, [r2, #0]
 8002a66:	0011      	movs	r1, r2
 8002a68:	2203      	movs	r2, #3
 8002a6a:	400a      	ands	r2, r1
 8002a6c:	00d2      	lsls	r2, r2, #3
 8002a6e:	21ff      	movs	r1, #255	; 0xff
 8002a70:	4091      	lsls	r1, r2
 8002a72:	000a      	movs	r2, r1
 8002a74:	43d2      	mvns	r2, r2
 8002a76:	401a      	ands	r2, r3
 8002a78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	019b      	lsls	r3, r3, #6
 8002a7e:	22ff      	movs	r2, #255	; 0xff
 8002a80:	401a      	ands	r2, r3
 8002a82:	1dfb      	adds	r3, r7, #7
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	0018      	movs	r0, r3
 8002a88:	2303      	movs	r3, #3
 8002a8a:	4003      	ands	r3, r0
 8002a8c:	00db      	lsls	r3, r3, #3
 8002a8e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a90:	481f      	ldr	r0, [pc, #124]	; (8002b10 <__NVIC_SetPriority+0xd4>)
 8002a92:	1dfb      	adds	r3, r7, #7
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	b25b      	sxtb	r3, r3
 8002a98:	089b      	lsrs	r3, r3, #2
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	33c0      	adds	r3, #192	; 0xc0
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002aa2:	e031      	b.n	8002b08 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002aa4:	4a1b      	ldr	r2, [pc, #108]	; (8002b14 <__NVIC_SetPriority+0xd8>)
 8002aa6:	1dfb      	adds	r3, r7, #7
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	0019      	movs	r1, r3
 8002aac:	230f      	movs	r3, #15
 8002aae:	400b      	ands	r3, r1
 8002ab0:	3b08      	subs	r3, #8
 8002ab2:	089b      	lsrs	r3, r3, #2
 8002ab4:	3306      	adds	r3, #6
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	18d3      	adds	r3, r2, r3
 8002aba:	3304      	adds	r3, #4
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	1dfa      	adds	r2, r7, #7
 8002ac0:	7812      	ldrb	r2, [r2, #0]
 8002ac2:	0011      	movs	r1, r2
 8002ac4:	2203      	movs	r2, #3
 8002ac6:	400a      	ands	r2, r1
 8002ac8:	00d2      	lsls	r2, r2, #3
 8002aca:	21ff      	movs	r1, #255	; 0xff
 8002acc:	4091      	lsls	r1, r2
 8002ace:	000a      	movs	r2, r1
 8002ad0:	43d2      	mvns	r2, r2
 8002ad2:	401a      	ands	r2, r3
 8002ad4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	019b      	lsls	r3, r3, #6
 8002ada:	22ff      	movs	r2, #255	; 0xff
 8002adc:	401a      	ands	r2, r3
 8002ade:	1dfb      	adds	r3, r7, #7
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	4003      	ands	r3, r0
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002aec:	4809      	ldr	r0, [pc, #36]	; (8002b14 <__NVIC_SetPriority+0xd8>)
 8002aee:	1dfb      	adds	r3, r7, #7
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	001c      	movs	r4, r3
 8002af4:	230f      	movs	r3, #15
 8002af6:	4023      	ands	r3, r4
 8002af8:	3b08      	subs	r3, #8
 8002afa:	089b      	lsrs	r3, r3, #2
 8002afc:	430a      	orrs	r2, r1
 8002afe:	3306      	adds	r3, #6
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	18c3      	adds	r3, r0, r3
 8002b04:	3304      	adds	r3, #4
 8002b06:	601a      	str	r2, [r3, #0]
}
 8002b08:	46c0      	nop			; (mov r8, r8)
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	b003      	add	sp, #12
 8002b0e:	bd90      	pop	{r4, r7, pc}
 8002b10:	e000e100 	.word	0xe000e100
 8002b14:	e000ed00 	.word	0xe000ed00

08002b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	1e5a      	subs	r2, r3, #1
 8002b24:	2380      	movs	r3, #128	; 0x80
 8002b26:	045b      	lsls	r3, r3, #17
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d301      	bcc.n	8002b30 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e010      	b.n	8002b52 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b30:	4b0a      	ldr	r3, [pc, #40]	; (8002b5c <SysTick_Config+0x44>)
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	3a01      	subs	r2, #1
 8002b36:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b38:	2301      	movs	r3, #1
 8002b3a:	425b      	negs	r3, r3
 8002b3c:	2103      	movs	r1, #3
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f7ff ff7c 	bl	8002a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <SysTick_Config+0x44>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b4a:	4b04      	ldr	r3, [pc, #16]	; (8002b5c <SysTick_Config+0x44>)
 8002b4c:	2207      	movs	r2, #7
 8002b4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	0018      	movs	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b002      	add	sp, #8
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	e000e010 	.word	0xe000e010

08002b60 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60b9      	str	r1, [r7, #8]
 8002b68:	607a      	str	r2, [r7, #4]
 8002b6a:	210f      	movs	r1, #15
 8002b6c:	187b      	adds	r3, r7, r1
 8002b6e:	1c02      	adds	r2, r0, #0
 8002b70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002b72:	68ba      	ldr	r2, [r7, #8]
 8002b74:	187b      	adds	r3, r7, r1
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	b25b      	sxtb	r3, r3
 8002b7a:	0011      	movs	r1, r2
 8002b7c:	0018      	movs	r0, r3
 8002b7e:	f7ff ff5d 	bl	8002a3c <__NVIC_SetPriority>
}
 8002b82:	46c0      	nop			; (mov r8, r8)
 8002b84:	46bd      	mov	sp, r7
 8002b86:	b004      	add	sp, #16
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b082      	sub	sp, #8
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	0002      	movs	r2, r0
 8002b92:	1dfb      	adds	r3, r7, #7
 8002b94:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b96:	1dfb      	adds	r3, r7, #7
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	b25b      	sxtb	r3, r3
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f7ff ff11 	bl	80029c4 <__NVIC_EnableIRQ>
}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	b002      	add	sp, #8
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b082      	sub	sp, #8
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	0002      	movs	r2, r0
 8002bb2:	1dfb      	adds	r3, r7, #7
 8002bb4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002bb6:	1dfb      	adds	r3, r7, #7
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	b25b      	sxtb	r3, r3
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f7ff ff1b 	bl	80029f8 <__NVIC_DisableIRQ>
}
 8002bc2:	46c0      	nop			; (mov r8, r8)
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b002      	add	sp, #8
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b082      	sub	sp, #8
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	0018      	movs	r0, r3
 8002bd6:	f7ff ff9f 	bl	8002b18 <SysTick_Config>
 8002bda:	0003      	movs	r3, r0
}
 8002bdc:	0018      	movs	r0, r3
 8002bde:	46bd      	mov	sp, r7
 8002be0:	b002      	add	sp, #8
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2221      	movs	r2, #33	; 0x21
 8002bf0:	5c9b      	ldrb	r3, [r3, r2]
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d008      	beq.n	8002c0a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2204      	movs	r2, #4
 8002bfc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2220      	movs	r2, #32
 8002c02:	2100      	movs	r1, #0
 8002c04:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e020      	b.n	8002c4c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	210e      	movs	r1, #14
 8002c16:	438a      	bics	r2, r1
 8002c18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2101      	movs	r1, #1
 8002c26:	438a      	bics	r2, r1
 8002c28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c32:	2101      	movs	r1, #1
 8002c34:	4091      	lsls	r1, r2
 8002c36:	000a      	movs	r2, r1
 8002c38:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2221      	movs	r2, #33	; 0x21
 8002c3e:	2101      	movs	r1, #1
 8002c40:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2220      	movs	r2, #32
 8002c46:	2100      	movs	r1, #0
 8002c48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b002      	add	sp, #8
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c5c:	210f      	movs	r1, #15
 8002c5e:	187b      	adds	r3, r7, r1
 8002c60:	2200      	movs	r2, #0
 8002c62:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2221      	movs	r2, #33	; 0x21
 8002c68:	5c9b      	ldrb	r3, [r3, r2]
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d006      	beq.n	8002c7e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2204      	movs	r2, #4
 8002c74:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8002c76:	187b      	adds	r3, r7, r1
 8002c78:	2201      	movs	r2, #1
 8002c7a:	701a      	strb	r2, [r3, #0]
 8002c7c:	e028      	b.n	8002cd0 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	210e      	movs	r1, #14
 8002c8a:	438a      	bics	r2, r1
 8002c8c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2101      	movs	r1, #1
 8002c9a:	438a      	bics	r2, r1
 8002c9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	4091      	lsls	r1, r2
 8002caa:	000a      	movs	r2, r1
 8002cac:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2221      	movs	r2, #33	; 0x21
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2220      	movs	r2, #32
 8002cba:	2100      	movs	r1, #0
 8002cbc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d004      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	0010      	movs	r0, r2
 8002cce:	4798      	blx	r3
    }
  }
  return status;
 8002cd0:	230f      	movs	r3, #15
 8002cd2:	18fb      	adds	r3, r7, r3
 8002cd4:	781b      	ldrb	r3, [r3, #0]
}
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	b004      	add	sp, #16
 8002cdc:	bd80      	pop	{r7, pc}
	...

08002ce0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cea:	2300      	movs	r3, #0
 8002cec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cee:	e14f      	b.n	8002f90 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	697a      	ldr	r2, [r7, #20]
 8002cf8:	4091      	lsls	r1, r2
 8002cfa:	000a      	movs	r2, r1
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d100      	bne.n	8002d08 <HAL_GPIO_Init+0x28>
 8002d06:	e140      	b.n	8002f8a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	2203      	movs	r2, #3
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d005      	beq.n	8002d20 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	2203      	movs	r2, #3
 8002d1a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d130      	bne.n	8002d82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	2203      	movs	r2, #3
 8002d2c:	409a      	lsls	r2, r3
 8002d2e:	0013      	movs	r3, r2
 8002d30:	43da      	mvns	r2, r3
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	4013      	ands	r3, r2
 8002d36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	68da      	ldr	r2, [r3, #12]
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	005b      	lsls	r3, r3, #1
 8002d40:	409a      	lsls	r2, r3
 8002d42:	0013      	movs	r3, r2
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d56:	2201      	movs	r2, #1
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	409a      	lsls	r2, r3
 8002d5c:	0013      	movs	r3, r2
 8002d5e:	43da      	mvns	r2, r3
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	4013      	ands	r3, r2
 8002d64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	091b      	lsrs	r3, r3, #4
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	401a      	ands	r2, r3
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	409a      	lsls	r2, r3
 8002d74:	0013      	movs	r3, r2
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2203      	movs	r2, #3
 8002d88:	4013      	ands	r3, r2
 8002d8a:	2b03      	cmp	r3, #3
 8002d8c:	d017      	beq.n	8002dbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	2203      	movs	r2, #3
 8002d9a:	409a      	lsls	r2, r3
 8002d9c:	0013      	movs	r3, r2
 8002d9e:	43da      	mvns	r2, r3
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	4013      	ands	r3, r2
 8002da4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	005b      	lsls	r3, r3, #1
 8002dae:	409a      	lsls	r2, r3
 8002db0:	0013      	movs	r3, r2
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	2203      	movs	r2, #3
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d123      	bne.n	8002e12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	08da      	lsrs	r2, r3, #3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3208      	adds	r2, #8
 8002dd2:	0092      	lsls	r2, r2, #2
 8002dd4:	58d3      	ldr	r3, [r2, r3]
 8002dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	2207      	movs	r2, #7
 8002ddc:	4013      	ands	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	220f      	movs	r2, #15
 8002de2:	409a      	lsls	r2, r3
 8002de4:	0013      	movs	r3, r2
 8002de6:	43da      	mvns	r2, r3
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	4013      	ands	r3, r2
 8002dec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	691a      	ldr	r2, [r3, #16]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2107      	movs	r1, #7
 8002df6:	400b      	ands	r3, r1
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	409a      	lsls	r2, r3
 8002dfc:	0013      	movs	r3, r2
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	08da      	lsrs	r2, r3, #3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	3208      	adds	r2, #8
 8002e0c:	0092      	lsls	r2, r2, #2
 8002e0e:	6939      	ldr	r1, [r7, #16]
 8002e10:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	2203      	movs	r2, #3
 8002e1e:	409a      	lsls	r2, r3
 8002e20:	0013      	movs	r3, r2
 8002e22:	43da      	mvns	r2, r3
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	4013      	ands	r3, r2
 8002e28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	2203      	movs	r2, #3
 8002e30:	401a      	ands	r2, r3
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	409a      	lsls	r2, r3
 8002e38:	0013      	movs	r3, r2
 8002e3a:	693a      	ldr	r2, [r7, #16]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685a      	ldr	r2, [r3, #4]
 8002e4a:	23c0      	movs	r3, #192	; 0xc0
 8002e4c:	029b      	lsls	r3, r3, #10
 8002e4e:	4013      	ands	r3, r2
 8002e50:	d100      	bne.n	8002e54 <HAL_GPIO_Init+0x174>
 8002e52:	e09a      	b.n	8002f8a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e54:	4b54      	ldr	r3, [pc, #336]	; (8002fa8 <HAL_GPIO_Init+0x2c8>)
 8002e56:	699a      	ldr	r2, [r3, #24]
 8002e58:	4b53      	ldr	r3, [pc, #332]	; (8002fa8 <HAL_GPIO_Init+0x2c8>)
 8002e5a:	2101      	movs	r1, #1
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	619a      	str	r2, [r3, #24]
 8002e60:	4b51      	ldr	r3, [pc, #324]	; (8002fa8 <HAL_GPIO_Init+0x2c8>)
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	2201      	movs	r2, #1
 8002e66:	4013      	ands	r3, r2
 8002e68:	60bb      	str	r3, [r7, #8]
 8002e6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e6c:	4a4f      	ldr	r2, [pc, #316]	; (8002fac <HAL_GPIO_Init+0x2cc>)
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	089b      	lsrs	r3, r3, #2
 8002e72:	3302      	adds	r3, #2
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	589b      	ldr	r3, [r3, r2]
 8002e78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	2203      	movs	r2, #3
 8002e7e:	4013      	ands	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	220f      	movs	r2, #15
 8002e84:	409a      	lsls	r2, r3
 8002e86:	0013      	movs	r3, r2
 8002e88:	43da      	mvns	r2, r3
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	2390      	movs	r3, #144	; 0x90
 8002e94:	05db      	lsls	r3, r3, #23
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d013      	beq.n	8002ec2 <HAL_GPIO_Init+0x1e2>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a44      	ldr	r2, [pc, #272]	; (8002fb0 <HAL_GPIO_Init+0x2d0>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d00d      	beq.n	8002ebe <HAL_GPIO_Init+0x1de>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a43      	ldr	r2, [pc, #268]	; (8002fb4 <HAL_GPIO_Init+0x2d4>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d007      	beq.n	8002eba <HAL_GPIO_Init+0x1da>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a42      	ldr	r2, [pc, #264]	; (8002fb8 <HAL_GPIO_Init+0x2d8>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d101      	bne.n	8002eb6 <HAL_GPIO_Init+0x1d6>
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e006      	b.n	8002ec4 <HAL_GPIO_Init+0x1e4>
 8002eb6:	2305      	movs	r3, #5
 8002eb8:	e004      	b.n	8002ec4 <HAL_GPIO_Init+0x1e4>
 8002eba:	2302      	movs	r3, #2
 8002ebc:	e002      	b.n	8002ec4 <HAL_GPIO_Init+0x1e4>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <HAL_GPIO_Init+0x1e4>
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	2103      	movs	r1, #3
 8002ec8:	400a      	ands	r2, r1
 8002eca:	0092      	lsls	r2, r2, #2
 8002ecc:	4093      	lsls	r3, r2
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ed4:	4935      	ldr	r1, [pc, #212]	; (8002fac <HAL_GPIO_Init+0x2cc>)
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	089b      	lsrs	r3, r3, #2
 8002eda:	3302      	adds	r3, #2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ee2:	4b36      	ldr	r3, [pc, #216]	; (8002fbc <HAL_GPIO_Init+0x2dc>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	43da      	mvns	r2, r3
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685a      	ldr	r2, [r3, #4]
 8002ef6:	2380      	movs	r3, #128	; 0x80
 8002ef8:	035b      	lsls	r3, r3, #13
 8002efa:	4013      	ands	r3, r2
 8002efc:	d003      	beq.n	8002f06 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002f06:	4b2d      	ldr	r3, [pc, #180]	; (8002fbc <HAL_GPIO_Init+0x2dc>)
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002f0c:	4b2b      	ldr	r3, [pc, #172]	; (8002fbc <HAL_GPIO_Init+0x2dc>)
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	43da      	mvns	r2, r3
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685a      	ldr	r2, [r3, #4]
 8002f20:	2380      	movs	r3, #128	; 0x80
 8002f22:	039b      	lsls	r3, r3, #14
 8002f24:	4013      	ands	r3, r2
 8002f26:	d003      	beq.n	8002f30 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002f30:	4b22      	ldr	r3, [pc, #136]	; (8002fbc <HAL_GPIO_Init+0x2dc>)
 8002f32:	693a      	ldr	r2, [r7, #16]
 8002f34:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002f36:	4b21      	ldr	r3, [pc, #132]	; (8002fbc <HAL_GPIO_Init+0x2dc>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	43da      	mvns	r2, r3
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	4013      	ands	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685a      	ldr	r2, [r3, #4]
 8002f4a:	2380      	movs	r3, #128	; 0x80
 8002f4c:	029b      	lsls	r3, r3, #10
 8002f4e:	4013      	ands	r3, r2
 8002f50:	d003      	beq.n	8002f5a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002f52:	693a      	ldr	r2, [r7, #16]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002f5a:	4b18      	ldr	r3, [pc, #96]	; (8002fbc <HAL_GPIO_Init+0x2dc>)
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002f60:	4b16      	ldr	r3, [pc, #88]	; (8002fbc <HAL_GPIO_Init+0x2dc>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	43da      	mvns	r2, r3
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685a      	ldr	r2, [r3, #4]
 8002f74:	2380      	movs	r3, #128	; 0x80
 8002f76:	025b      	lsls	r3, r3, #9
 8002f78:	4013      	ands	r3, r2
 8002f7a:	d003      	beq.n	8002f84 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002f84:	4b0d      	ldr	r3, [pc, #52]	; (8002fbc <HAL_GPIO_Init+0x2dc>)
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	40da      	lsrs	r2, r3
 8002f98:	1e13      	subs	r3, r2, #0
 8002f9a:	d000      	beq.n	8002f9e <HAL_GPIO_Init+0x2be>
 8002f9c:	e6a8      	b.n	8002cf0 <HAL_GPIO_Init+0x10>
  } 
}
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	46c0      	nop			; (mov r8, r8)
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	b006      	add	sp, #24
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	40010000 	.word	0x40010000
 8002fb0:	48000400 	.word	0x48000400
 8002fb4:	48000800 	.word	0x48000800
 8002fb8:	48000c00 	.word	0x48000c00
 8002fbc:	40010400 	.word	0x40010400

08002fc0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002fce:	e0b1      	b.n	8003134 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	409a      	lsls	r2, r3
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	4013      	ands	r3, r2
 8002fda:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d100      	bne.n	8002fe4 <HAL_GPIO_DeInit+0x24>
 8002fe2:	e0a4      	b.n	800312e <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002fe4:	4a59      	ldr	r2, [pc, #356]	; (800314c <HAL_GPIO_DeInit+0x18c>)
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	089b      	lsrs	r3, r3, #2
 8002fea:	3302      	adds	r3, #2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	589b      	ldr	r3, [r3, r2]
 8002ff0:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	2203      	movs	r2, #3
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	220f      	movs	r2, #15
 8002ffc:	409a      	lsls	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	4013      	ands	r3, r2
 8003002:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	2390      	movs	r3, #144	; 0x90
 8003008:	05db      	lsls	r3, r3, #23
 800300a:	429a      	cmp	r2, r3
 800300c:	d013      	beq.n	8003036 <HAL_GPIO_DeInit+0x76>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a4f      	ldr	r2, [pc, #316]	; (8003150 <HAL_GPIO_DeInit+0x190>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d00d      	beq.n	8003032 <HAL_GPIO_DeInit+0x72>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a4e      	ldr	r2, [pc, #312]	; (8003154 <HAL_GPIO_DeInit+0x194>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d007      	beq.n	800302e <HAL_GPIO_DeInit+0x6e>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a4d      	ldr	r2, [pc, #308]	; (8003158 <HAL_GPIO_DeInit+0x198>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d101      	bne.n	800302a <HAL_GPIO_DeInit+0x6a>
 8003026:	2303      	movs	r3, #3
 8003028:	e006      	b.n	8003038 <HAL_GPIO_DeInit+0x78>
 800302a:	2305      	movs	r3, #5
 800302c:	e004      	b.n	8003038 <HAL_GPIO_DeInit+0x78>
 800302e:	2302      	movs	r3, #2
 8003030:	e002      	b.n	8003038 <HAL_GPIO_DeInit+0x78>
 8003032:	2301      	movs	r3, #1
 8003034:	e000      	b.n	8003038 <HAL_GPIO_DeInit+0x78>
 8003036:	2300      	movs	r3, #0
 8003038:	697a      	ldr	r2, [r7, #20]
 800303a:	2103      	movs	r1, #3
 800303c:	400a      	ands	r2, r1
 800303e:	0092      	lsls	r2, r2, #2
 8003040:	4093      	lsls	r3, r2
 8003042:	68fa      	ldr	r2, [r7, #12]
 8003044:	429a      	cmp	r2, r3
 8003046:	d132      	bne.n	80030ae <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003048:	4b44      	ldr	r3, [pc, #272]	; (800315c <HAL_GPIO_DeInit+0x19c>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	43d9      	mvns	r1, r3
 8003050:	4b42      	ldr	r3, [pc, #264]	; (800315c <HAL_GPIO_DeInit+0x19c>)
 8003052:	400a      	ands	r2, r1
 8003054:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003056:	4b41      	ldr	r3, [pc, #260]	; (800315c <HAL_GPIO_DeInit+0x19c>)
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	43d9      	mvns	r1, r3
 800305e:	4b3f      	ldr	r3, [pc, #252]	; (800315c <HAL_GPIO_DeInit+0x19c>)
 8003060:	400a      	ands	r2, r1
 8003062:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003064:	4b3d      	ldr	r3, [pc, #244]	; (800315c <HAL_GPIO_DeInit+0x19c>)
 8003066:	68da      	ldr	r2, [r3, #12]
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	43d9      	mvns	r1, r3
 800306c:	4b3b      	ldr	r3, [pc, #236]	; (800315c <HAL_GPIO_DeInit+0x19c>)
 800306e:	400a      	ands	r2, r1
 8003070:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003072:	4b3a      	ldr	r3, [pc, #232]	; (800315c <HAL_GPIO_DeInit+0x19c>)
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	43d9      	mvns	r1, r3
 800307a:	4b38      	ldr	r3, [pc, #224]	; (800315c <HAL_GPIO_DeInit+0x19c>)
 800307c:	400a      	ands	r2, r1
 800307e:	609a      	str	r2, [r3, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	2203      	movs	r2, #3
 8003084:	4013      	ands	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	220f      	movs	r2, #15
 800308a:	409a      	lsls	r2, r3
 800308c:	0013      	movs	r3, r2
 800308e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003090:	4a2e      	ldr	r2, [pc, #184]	; (800314c <HAL_GPIO_DeInit+0x18c>)
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	089b      	lsrs	r3, r3, #2
 8003096:	3302      	adds	r3, #2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	589a      	ldr	r2, [r3, r2]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	43d9      	mvns	r1, r3
 80030a0:	482a      	ldr	r0, [pc, #168]	; (800314c <HAL_GPIO_DeInit+0x18c>)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	089b      	lsrs	r3, r3, #2
 80030a6:	400a      	ands	r2, r1
 80030a8:	3302      	adds	r3, #2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	0052      	lsls	r2, r2, #1
 80030b6:	2103      	movs	r1, #3
 80030b8:	4091      	lsls	r1, r2
 80030ba:	000a      	movs	r2, r1
 80030bc:	43d2      	mvns	r2, r2
 80030be:	401a      	ands	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	08da      	lsrs	r2, r3, #3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	3208      	adds	r2, #8
 80030cc:	0092      	lsls	r2, r2, #2
 80030ce:	58d3      	ldr	r3, [r2, r3]
 80030d0:	697a      	ldr	r2, [r7, #20]
 80030d2:	2107      	movs	r1, #7
 80030d4:	400a      	ands	r2, r1
 80030d6:	0092      	lsls	r2, r2, #2
 80030d8:	210f      	movs	r1, #15
 80030da:	4091      	lsls	r1, r2
 80030dc:	000a      	movs	r2, r1
 80030de:	43d1      	mvns	r1, r2
 80030e0:	697a      	ldr	r2, [r7, #20]
 80030e2:	08d2      	lsrs	r2, r2, #3
 80030e4:	4019      	ands	r1, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	3208      	adds	r2, #8
 80030ea:	0092      	lsls	r2, r2, #2
 80030ec:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	0052      	lsls	r2, r2, #1
 80030f6:	2103      	movs	r1, #3
 80030f8:	4091      	lsls	r1, r2
 80030fa:	000a      	movs	r2, r1
 80030fc:	43d2      	mvns	r2, r2
 80030fe:	401a      	ands	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	2101      	movs	r1, #1
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	4091      	lsls	r1, r2
 800310e:	000a      	movs	r2, r1
 8003110:	43d2      	mvns	r2, r2
 8003112:	401a      	ands	r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	697a      	ldr	r2, [r7, #20]
 800311e:	0052      	lsls	r2, r2, #1
 8003120:	2103      	movs	r1, #3
 8003122:	4091      	lsls	r1, r2
 8003124:	000a      	movs	r2, r1
 8003126:	43d2      	mvns	r2, r2
 8003128:	401a      	ands	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	609a      	str	r2, [r3, #8]

    }

    position++;
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	3301      	adds	r3, #1
 8003132:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003134:	683a      	ldr	r2, [r7, #0]
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	40da      	lsrs	r2, r3
 800313a:	1e13      	subs	r3, r2, #0
 800313c:	d000      	beq.n	8003140 <HAL_GPIO_DeInit+0x180>
 800313e:	e747      	b.n	8002fd0 <HAL_GPIO_DeInit+0x10>
  }
}
 8003140:	46c0      	nop			; (mov r8, r8)
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	46bd      	mov	sp, r7
 8003146:	b006      	add	sp, #24
 8003148:	bd80      	pop	{r7, pc}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	40010000 	.word	0x40010000
 8003150:	48000400 	.word	0x48000400
 8003154:	48000800 	.word	0x48000800
 8003158:	48000c00 	.word	0x48000c00
 800315c:	40010400 	.word	0x40010400

08003160 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	000a      	movs	r2, r1
 800316a:	1cbb      	adds	r3, r7, #2
 800316c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	1cba      	adds	r2, r7, #2
 8003174:	8812      	ldrh	r2, [r2, #0]
 8003176:	4013      	ands	r3, r2
 8003178:	d004      	beq.n	8003184 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800317a:	230f      	movs	r3, #15
 800317c:	18fb      	adds	r3, r7, r3
 800317e:	2201      	movs	r2, #1
 8003180:	701a      	strb	r2, [r3, #0]
 8003182:	e003      	b.n	800318c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003184:	230f      	movs	r3, #15
 8003186:	18fb      	adds	r3, r7, r3
 8003188:	2200      	movs	r2, #0
 800318a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800318c:	230f      	movs	r3, #15
 800318e:	18fb      	adds	r3, r7, r3
 8003190:	781b      	ldrb	r3, [r3, #0]
  }
 8003192:	0018      	movs	r0, r3
 8003194:	46bd      	mov	sp, r7
 8003196:	b004      	add	sp, #16
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b082      	sub	sp, #8
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
 80031a2:	0008      	movs	r0, r1
 80031a4:	0011      	movs	r1, r2
 80031a6:	1cbb      	adds	r3, r7, #2
 80031a8:	1c02      	adds	r2, r0, #0
 80031aa:	801a      	strh	r2, [r3, #0]
 80031ac:	1c7b      	adds	r3, r7, #1
 80031ae:	1c0a      	adds	r2, r1, #0
 80031b0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031b2:	1c7b      	adds	r3, r7, #1
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d004      	beq.n	80031c4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80031ba:	1cbb      	adds	r3, r7, #2
 80031bc:	881a      	ldrh	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80031c2:	e003      	b.n	80031cc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80031c4:	1cbb      	adds	r3, r7, #2
 80031c6:	881a      	ldrh	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80031cc:	46c0      	nop			; (mov r8, r8)
 80031ce:	46bd      	mov	sp, r7
 80031d0:	b002      	add	sp, #8
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	0002      	movs	r2, r0
 80031dc:	1dbb      	adds	r3, r7, #6
 80031de:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80031e0:	4b09      	ldr	r3, [pc, #36]	; (8003208 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	1dba      	adds	r2, r7, #6
 80031e6:	8812      	ldrh	r2, [r2, #0]
 80031e8:	4013      	ands	r3, r2
 80031ea:	d008      	beq.n	80031fe <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80031ec:	4b06      	ldr	r3, [pc, #24]	; (8003208 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80031ee:	1dba      	adds	r2, r7, #6
 80031f0:	8812      	ldrh	r2, [r2, #0]
 80031f2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031f4:	1dbb      	adds	r3, r7, #6
 80031f6:	881b      	ldrh	r3, [r3, #0]
 80031f8:	0018      	movs	r0, r3
 80031fa:	f7fe fbab 	bl	8001954 <HAL_GPIO_EXTI_Callback>
  }
}
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	46bd      	mov	sp, r7
 8003202:	b002      	add	sp, #8
 8003204:	bd80      	pop	{r7, pc}
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	40010400 	.word	0x40010400

0800320c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e301      	b.n	8003822 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2201      	movs	r2, #1
 8003224:	4013      	ands	r3, r2
 8003226:	d100      	bne.n	800322a <HAL_RCC_OscConfig+0x1e>
 8003228:	e08d      	b.n	8003346 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800322a:	4bc3      	ldr	r3, [pc, #780]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	220c      	movs	r2, #12
 8003230:	4013      	ands	r3, r2
 8003232:	2b04      	cmp	r3, #4
 8003234:	d00e      	beq.n	8003254 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003236:	4bc0      	ldr	r3, [pc, #768]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	220c      	movs	r2, #12
 800323c:	4013      	ands	r3, r2
 800323e:	2b08      	cmp	r3, #8
 8003240:	d116      	bne.n	8003270 <HAL_RCC_OscConfig+0x64>
 8003242:	4bbd      	ldr	r3, [pc, #756]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	2380      	movs	r3, #128	; 0x80
 8003248:	025b      	lsls	r3, r3, #9
 800324a:	401a      	ands	r2, r3
 800324c:	2380      	movs	r3, #128	; 0x80
 800324e:	025b      	lsls	r3, r3, #9
 8003250:	429a      	cmp	r2, r3
 8003252:	d10d      	bne.n	8003270 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003254:	4bb8      	ldr	r3, [pc, #736]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	2380      	movs	r3, #128	; 0x80
 800325a:	029b      	lsls	r3, r3, #10
 800325c:	4013      	ands	r3, r2
 800325e:	d100      	bne.n	8003262 <HAL_RCC_OscConfig+0x56>
 8003260:	e070      	b.n	8003344 <HAL_RCC_OscConfig+0x138>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d000      	beq.n	800326c <HAL_RCC_OscConfig+0x60>
 800326a:	e06b      	b.n	8003344 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e2d8      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	2b01      	cmp	r3, #1
 8003276:	d107      	bne.n	8003288 <HAL_RCC_OscConfig+0x7c>
 8003278:	4baf      	ldr	r3, [pc, #700]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	4bae      	ldr	r3, [pc, #696]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800327e:	2180      	movs	r1, #128	; 0x80
 8003280:	0249      	lsls	r1, r1, #9
 8003282:	430a      	orrs	r2, r1
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	e02f      	b.n	80032e8 <HAL_RCC_OscConfig+0xdc>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10c      	bne.n	80032aa <HAL_RCC_OscConfig+0x9e>
 8003290:	4ba9      	ldr	r3, [pc, #676]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	4ba8      	ldr	r3, [pc, #672]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003296:	49a9      	ldr	r1, [pc, #676]	; (800353c <HAL_RCC_OscConfig+0x330>)
 8003298:	400a      	ands	r2, r1
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	4ba6      	ldr	r3, [pc, #664]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	4ba5      	ldr	r3, [pc, #660]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80032a2:	49a7      	ldr	r1, [pc, #668]	; (8003540 <HAL_RCC_OscConfig+0x334>)
 80032a4:	400a      	ands	r2, r1
 80032a6:	601a      	str	r2, [r3, #0]
 80032a8:	e01e      	b.n	80032e8 <HAL_RCC_OscConfig+0xdc>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	2b05      	cmp	r3, #5
 80032b0:	d10e      	bne.n	80032d0 <HAL_RCC_OscConfig+0xc4>
 80032b2:	4ba1      	ldr	r3, [pc, #644]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	4ba0      	ldr	r3, [pc, #640]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80032b8:	2180      	movs	r1, #128	; 0x80
 80032ba:	02c9      	lsls	r1, r1, #11
 80032bc:	430a      	orrs	r2, r1
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	4b9d      	ldr	r3, [pc, #628]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	4b9c      	ldr	r3, [pc, #624]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80032c6:	2180      	movs	r1, #128	; 0x80
 80032c8:	0249      	lsls	r1, r1, #9
 80032ca:	430a      	orrs	r2, r1
 80032cc:	601a      	str	r2, [r3, #0]
 80032ce:	e00b      	b.n	80032e8 <HAL_RCC_OscConfig+0xdc>
 80032d0:	4b99      	ldr	r3, [pc, #612]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	4b98      	ldr	r3, [pc, #608]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80032d6:	4999      	ldr	r1, [pc, #612]	; (800353c <HAL_RCC_OscConfig+0x330>)
 80032d8:	400a      	ands	r2, r1
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	4b96      	ldr	r3, [pc, #600]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	4b95      	ldr	r3, [pc, #596]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80032e2:	4997      	ldr	r1, [pc, #604]	; (8003540 <HAL_RCC_OscConfig+0x334>)
 80032e4:	400a      	ands	r2, r1
 80032e6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d014      	beq.n	800331a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f0:	f7ff fb5e 	bl	80029b0 <HAL_GetTick>
 80032f4:	0003      	movs	r3, r0
 80032f6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032f8:	e008      	b.n	800330c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032fa:	f7ff fb59 	bl	80029b0 <HAL_GetTick>
 80032fe:	0002      	movs	r2, r0
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b64      	cmp	r3, #100	; 0x64
 8003306:	d901      	bls.n	800330c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e28a      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800330c:	4b8a      	ldr	r3, [pc, #552]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	2380      	movs	r3, #128	; 0x80
 8003312:	029b      	lsls	r3, r3, #10
 8003314:	4013      	ands	r3, r2
 8003316:	d0f0      	beq.n	80032fa <HAL_RCC_OscConfig+0xee>
 8003318:	e015      	b.n	8003346 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331a:	f7ff fb49 	bl	80029b0 <HAL_GetTick>
 800331e:	0003      	movs	r3, r0
 8003320:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003324:	f7ff fb44 	bl	80029b0 <HAL_GetTick>
 8003328:	0002      	movs	r2, r0
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b64      	cmp	r3, #100	; 0x64
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e275      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003336:	4b80      	ldr	r3, [pc, #512]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	2380      	movs	r3, #128	; 0x80
 800333c:	029b      	lsls	r3, r3, #10
 800333e:	4013      	ands	r3, r2
 8003340:	d1f0      	bne.n	8003324 <HAL_RCC_OscConfig+0x118>
 8003342:	e000      	b.n	8003346 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003344:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2202      	movs	r2, #2
 800334c:	4013      	ands	r3, r2
 800334e:	d100      	bne.n	8003352 <HAL_RCC_OscConfig+0x146>
 8003350:	e069      	b.n	8003426 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003352:	4b79      	ldr	r3, [pc, #484]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	220c      	movs	r2, #12
 8003358:	4013      	ands	r3, r2
 800335a:	d00b      	beq.n	8003374 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800335c:	4b76      	ldr	r3, [pc, #472]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	220c      	movs	r2, #12
 8003362:	4013      	ands	r3, r2
 8003364:	2b08      	cmp	r3, #8
 8003366:	d11c      	bne.n	80033a2 <HAL_RCC_OscConfig+0x196>
 8003368:	4b73      	ldr	r3, [pc, #460]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	2380      	movs	r3, #128	; 0x80
 800336e:	025b      	lsls	r3, r3, #9
 8003370:	4013      	ands	r3, r2
 8003372:	d116      	bne.n	80033a2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003374:	4b70      	ldr	r3, [pc, #448]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2202      	movs	r2, #2
 800337a:	4013      	ands	r3, r2
 800337c:	d005      	beq.n	800338a <HAL_RCC_OscConfig+0x17e>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d001      	beq.n	800338a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e24b      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800338a:	4b6b      	ldr	r3, [pc, #428]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	22f8      	movs	r2, #248	; 0xf8
 8003390:	4393      	bics	r3, r2
 8003392:	0019      	movs	r1, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	00da      	lsls	r2, r3, #3
 800339a:	4b67      	ldr	r3, [pc, #412]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800339c:	430a      	orrs	r2, r1
 800339e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033a0:	e041      	b.n	8003426 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d024      	beq.n	80033f4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033aa:	4b63      	ldr	r3, [pc, #396]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	4b62      	ldr	r3, [pc, #392]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80033b0:	2101      	movs	r1, #1
 80033b2:	430a      	orrs	r2, r1
 80033b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b6:	f7ff fafb 	bl	80029b0 <HAL_GetTick>
 80033ba:	0003      	movs	r3, r0
 80033bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033c0:	f7ff faf6 	bl	80029b0 <HAL_GetTick>
 80033c4:	0002      	movs	r2, r0
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e227      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d2:	4b59      	ldr	r3, [pc, #356]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2202      	movs	r2, #2
 80033d8:	4013      	ands	r3, r2
 80033da:	d0f1      	beq.n	80033c0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033dc:	4b56      	ldr	r3, [pc, #344]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	22f8      	movs	r2, #248	; 0xf8
 80033e2:	4393      	bics	r3, r2
 80033e4:	0019      	movs	r1, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	00da      	lsls	r2, r3, #3
 80033ec:	4b52      	ldr	r3, [pc, #328]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80033ee:	430a      	orrs	r2, r1
 80033f0:	601a      	str	r2, [r3, #0]
 80033f2:	e018      	b.n	8003426 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033f4:	4b50      	ldr	r3, [pc, #320]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	4b4f      	ldr	r3, [pc, #316]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80033fa:	2101      	movs	r1, #1
 80033fc:	438a      	bics	r2, r1
 80033fe:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003400:	f7ff fad6 	bl	80029b0 <HAL_GetTick>
 8003404:	0003      	movs	r3, r0
 8003406:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800340a:	f7ff fad1 	bl	80029b0 <HAL_GetTick>
 800340e:	0002      	movs	r2, r0
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e202      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800341c:	4b46      	ldr	r3, [pc, #280]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2202      	movs	r2, #2
 8003422:	4013      	ands	r3, r2
 8003424:	d1f1      	bne.n	800340a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2208      	movs	r2, #8
 800342c:	4013      	ands	r3, r2
 800342e:	d036      	beq.n	800349e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	69db      	ldr	r3, [r3, #28]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d019      	beq.n	800346c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003438:	4b3f      	ldr	r3, [pc, #252]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800343a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800343c:	4b3e      	ldr	r3, [pc, #248]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800343e:	2101      	movs	r1, #1
 8003440:	430a      	orrs	r2, r1
 8003442:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003444:	f7ff fab4 	bl	80029b0 <HAL_GetTick>
 8003448:	0003      	movs	r3, r0
 800344a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800344c:	e008      	b.n	8003460 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800344e:	f7ff faaf 	bl	80029b0 <HAL_GetTick>
 8003452:	0002      	movs	r2, r0
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e1e0      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003460:	4b35      	ldr	r3, [pc, #212]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003464:	2202      	movs	r2, #2
 8003466:	4013      	ands	r3, r2
 8003468:	d0f1      	beq.n	800344e <HAL_RCC_OscConfig+0x242>
 800346a:	e018      	b.n	800349e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800346c:	4b32      	ldr	r3, [pc, #200]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800346e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003470:	4b31      	ldr	r3, [pc, #196]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003472:	2101      	movs	r1, #1
 8003474:	438a      	bics	r2, r1
 8003476:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003478:	f7ff fa9a 	bl	80029b0 <HAL_GetTick>
 800347c:	0003      	movs	r3, r0
 800347e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003480:	e008      	b.n	8003494 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003482:	f7ff fa95 	bl	80029b0 <HAL_GetTick>
 8003486:	0002      	movs	r2, r0
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e1c6      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003494:	4b28      	ldr	r3, [pc, #160]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003498:	2202      	movs	r2, #2
 800349a:	4013      	ands	r3, r2
 800349c:	d1f1      	bne.n	8003482 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2204      	movs	r2, #4
 80034a4:	4013      	ands	r3, r2
 80034a6:	d100      	bne.n	80034aa <HAL_RCC_OscConfig+0x29e>
 80034a8:	e0b4      	b.n	8003614 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034aa:	201f      	movs	r0, #31
 80034ac:	183b      	adds	r3, r7, r0
 80034ae:	2200      	movs	r2, #0
 80034b0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034b2:	4b21      	ldr	r3, [pc, #132]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80034b4:	69da      	ldr	r2, [r3, #28]
 80034b6:	2380      	movs	r3, #128	; 0x80
 80034b8:	055b      	lsls	r3, r3, #21
 80034ba:	4013      	ands	r3, r2
 80034bc:	d110      	bne.n	80034e0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034be:	4b1e      	ldr	r3, [pc, #120]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80034c0:	69da      	ldr	r2, [r3, #28]
 80034c2:	4b1d      	ldr	r3, [pc, #116]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80034c4:	2180      	movs	r1, #128	; 0x80
 80034c6:	0549      	lsls	r1, r1, #21
 80034c8:	430a      	orrs	r2, r1
 80034ca:	61da      	str	r2, [r3, #28]
 80034cc:	4b1a      	ldr	r3, [pc, #104]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 80034ce:	69da      	ldr	r2, [r3, #28]
 80034d0:	2380      	movs	r3, #128	; 0x80
 80034d2:	055b      	lsls	r3, r3, #21
 80034d4:	4013      	ands	r3, r2
 80034d6:	60fb      	str	r3, [r7, #12]
 80034d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80034da:	183b      	adds	r3, r7, r0
 80034dc:	2201      	movs	r2, #1
 80034de:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034e0:	4b18      	ldr	r3, [pc, #96]	; (8003544 <HAL_RCC_OscConfig+0x338>)
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	2380      	movs	r3, #128	; 0x80
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	4013      	ands	r3, r2
 80034ea:	d11a      	bne.n	8003522 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034ec:	4b15      	ldr	r3, [pc, #84]	; (8003544 <HAL_RCC_OscConfig+0x338>)
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	4b14      	ldr	r3, [pc, #80]	; (8003544 <HAL_RCC_OscConfig+0x338>)
 80034f2:	2180      	movs	r1, #128	; 0x80
 80034f4:	0049      	lsls	r1, r1, #1
 80034f6:	430a      	orrs	r2, r1
 80034f8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034fa:	f7ff fa59 	bl	80029b0 <HAL_GetTick>
 80034fe:	0003      	movs	r3, r0
 8003500:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003504:	f7ff fa54 	bl	80029b0 <HAL_GetTick>
 8003508:	0002      	movs	r2, r0
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	; 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e185      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003516:	4b0b      	ldr	r3, [pc, #44]	; (8003544 <HAL_RCC_OscConfig+0x338>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	2380      	movs	r3, #128	; 0x80
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	4013      	ands	r3, r2
 8003520:	d0f0      	beq.n	8003504 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d10e      	bne.n	8003548 <HAL_RCC_OscConfig+0x33c>
 800352a:	4b03      	ldr	r3, [pc, #12]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 800352c:	6a1a      	ldr	r2, [r3, #32]
 800352e:	4b02      	ldr	r3, [pc, #8]	; (8003538 <HAL_RCC_OscConfig+0x32c>)
 8003530:	2101      	movs	r1, #1
 8003532:	430a      	orrs	r2, r1
 8003534:	621a      	str	r2, [r3, #32]
 8003536:	e035      	b.n	80035a4 <HAL_RCC_OscConfig+0x398>
 8003538:	40021000 	.word	0x40021000
 800353c:	fffeffff 	.word	0xfffeffff
 8003540:	fffbffff 	.word	0xfffbffff
 8003544:	40007000 	.word	0x40007000
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d10c      	bne.n	800356a <HAL_RCC_OscConfig+0x35e>
 8003550:	4bb6      	ldr	r3, [pc, #728]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003552:	6a1a      	ldr	r2, [r3, #32]
 8003554:	4bb5      	ldr	r3, [pc, #724]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003556:	2101      	movs	r1, #1
 8003558:	438a      	bics	r2, r1
 800355a:	621a      	str	r2, [r3, #32]
 800355c:	4bb3      	ldr	r3, [pc, #716]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800355e:	6a1a      	ldr	r2, [r3, #32]
 8003560:	4bb2      	ldr	r3, [pc, #712]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003562:	2104      	movs	r1, #4
 8003564:	438a      	bics	r2, r1
 8003566:	621a      	str	r2, [r3, #32]
 8003568:	e01c      	b.n	80035a4 <HAL_RCC_OscConfig+0x398>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	2b05      	cmp	r3, #5
 8003570:	d10c      	bne.n	800358c <HAL_RCC_OscConfig+0x380>
 8003572:	4bae      	ldr	r3, [pc, #696]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003574:	6a1a      	ldr	r2, [r3, #32]
 8003576:	4bad      	ldr	r3, [pc, #692]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003578:	2104      	movs	r1, #4
 800357a:	430a      	orrs	r2, r1
 800357c:	621a      	str	r2, [r3, #32]
 800357e:	4bab      	ldr	r3, [pc, #684]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003580:	6a1a      	ldr	r2, [r3, #32]
 8003582:	4baa      	ldr	r3, [pc, #680]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003584:	2101      	movs	r1, #1
 8003586:	430a      	orrs	r2, r1
 8003588:	621a      	str	r2, [r3, #32]
 800358a:	e00b      	b.n	80035a4 <HAL_RCC_OscConfig+0x398>
 800358c:	4ba7      	ldr	r3, [pc, #668]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800358e:	6a1a      	ldr	r2, [r3, #32]
 8003590:	4ba6      	ldr	r3, [pc, #664]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003592:	2101      	movs	r1, #1
 8003594:	438a      	bics	r2, r1
 8003596:	621a      	str	r2, [r3, #32]
 8003598:	4ba4      	ldr	r3, [pc, #656]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800359a:	6a1a      	ldr	r2, [r3, #32]
 800359c:	4ba3      	ldr	r3, [pc, #652]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800359e:	2104      	movs	r1, #4
 80035a0:	438a      	bics	r2, r1
 80035a2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d014      	beq.n	80035d6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ac:	f7ff fa00 	bl	80029b0 <HAL_GetTick>
 80035b0:	0003      	movs	r3, r0
 80035b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b4:	e009      	b.n	80035ca <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035b6:	f7ff f9fb 	bl	80029b0 <HAL_GetTick>
 80035ba:	0002      	movs	r2, r0
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	4a9b      	ldr	r2, [pc, #620]	; (8003830 <HAL_RCC_OscConfig+0x624>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e12b      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ca:	4b98      	ldr	r3, [pc, #608]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	2202      	movs	r2, #2
 80035d0:	4013      	ands	r3, r2
 80035d2:	d0f0      	beq.n	80035b6 <HAL_RCC_OscConfig+0x3aa>
 80035d4:	e013      	b.n	80035fe <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035d6:	f7ff f9eb 	bl	80029b0 <HAL_GetTick>
 80035da:	0003      	movs	r3, r0
 80035dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035de:	e009      	b.n	80035f4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035e0:	f7ff f9e6 	bl	80029b0 <HAL_GetTick>
 80035e4:	0002      	movs	r2, r0
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	4a91      	ldr	r2, [pc, #580]	; (8003830 <HAL_RCC_OscConfig+0x624>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e116      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035f4:	4b8d      	ldr	r3, [pc, #564]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80035f6:	6a1b      	ldr	r3, [r3, #32]
 80035f8:	2202      	movs	r2, #2
 80035fa:	4013      	ands	r3, r2
 80035fc:	d1f0      	bne.n	80035e0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80035fe:	231f      	movs	r3, #31
 8003600:	18fb      	adds	r3, r7, r3
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d105      	bne.n	8003614 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003608:	4b88      	ldr	r3, [pc, #544]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800360a:	69da      	ldr	r2, [r3, #28]
 800360c:	4b87      	ldr	r3, [pc, #540]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800360e:	4989      	ldr	r1, [pc, #548]	; (8003834 <HAL_RCC_OscConfig+0x628>)
 8003610:	400a      	ands	r2, r1
 8003612:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2210      	movs	r2, #16
 800361a:	4013      	ands	r3, r2
 800361c:	d063      	beq.n	80036e6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d12a      	bne.n	800367c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003626:	4b81      	ldr	r3, [pc, #516]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003628:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800362a:	4b80      	ldr	r3, [pc, #512]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800362c:	2104      	movs	r1, #4
 800362e:	430a      	orrs	r2, r1
 8003630:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003632:	4b7e      	ldr	r3, [pc, #504]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003634:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003636:	4b7d      	ldr	r3, [pc, #500]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003638:	2101      	movs	r1, #1
 800363a:	430a      	orrs	r2, r1
 800363c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800363e:	f7ff f9b7 	bl	80029b0 <HAL_GetTick>
 8003642:	0003      	movs	r3, r0
 8003644:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003648:	f7ff f9b2 	bl	80029b0 <HAL_GetTick>
 800364c:	0002      	movs	r2, r0
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e0e3      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800365a:	4b74      	ldr	r3, [pc, #464]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800365c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800365e:	2202      	movs	r2, #2
 8003660:	4013      	ands	r3, r2
 8003662:	d0f1      	beq.n	8003648 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003664:	4b71      	ldr	r3, [pc, #452]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003668:	22f8      	movs	r2, #248	; 0xf8
 800366a:	4393      	bics	r3, r2
 800366c:	0019      	movs	r1, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	00da      	lsls	r2, r3, #3
 8003674:	4b6d      	ldr	r3, [pc, #436]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003676:	430a      	orrs	r2, r1
 8003678:	635a      	str	r2, [r3, #52]	; 0x34
 800367a:	e034      	b.n	80036e6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	3305      	adds	r3, #5
 8003682:	d111      	bne.n	80036a8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003684:	4b69      	ldr	r3, [pc, #420]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003686:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003688:	4b68      	ldr	r3, [pc, #416]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800368a:	2104      	movs	r1, #4
 800368c:	438a      	bics	r2, r1
 800368e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003690:	4b66      	ldr	r3, [pc, #408]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003694:	22f8      	movs	r2, #248	; 0xf8
 8003696:	4393      	bics	r3, r2
 8003698:	0019      	movs	r1, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	00da      	lsls	r2, r3, #3
 80036a0:	4b62      	ldr	r3, [pc, #392]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80036a2:	430a      	orrs	r2, r1
 80036a4:	635a      	str	r2, [r3, #52]	; 0x34
 80036a6:	e01e      	b.n	80036e6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80036a8:	4b60      	ldr	r3, [pc, #384]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80036aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036ac:	4b5f      	ldr	r3, [pc, #380]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80036ae:	2104      	movs	r1, #4
 80036b0:	430a      	orrs	r2, r1
 80036b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80036b4:	4b5d      	ldr	r3, [pc, #372]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80036b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036b8:	4b5c      	ldr	r3, [pc, #368]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80036ba:	2101      	movs	r1, #1
 80036bc:	438a      	bics	r2, r1
 80036be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036c0:	f7ff f976 	bl	80029b0 <HAL_GetTick>
 80036c4:	0003      	movs	r3, r0
 80036c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80036c8:	e008      	b.n	80036dc <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80036ca:	f7ff f971 	bl	80029b0 <HAL_GetTick>
 80036ce:	0002      	movs	r2, r0
 80036d0:	69bb      	ldr	r3, [r7, #24]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d901      	bls.n	80036dc <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e0a2      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80036dc:	4b53      	ldr	r3, [pc, #332]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80036de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036e0:	2202      	movs	r2, #2
 80036e2:	4013      	ands	r3, r2
 80036e4:	d1f1      	bne.n	80036ca <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d100      	bne.n	80036f0 <HAL_RCC_OscConfig+0x4e4>
 80036ee:	e097      	b.n	8003820 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036f0:	4b4e      	ldr	r3, [pc, #312]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	220c      	movs	r2, #12
 80036f6:	4013      	ands	r3, r2
 80036f8:	2b08      	cmp	r3, #8
 80036fa:	d100      	bne.n	80036fe <HAL_RCC_OscConfig+0x4f2>
 80036fc:	e06b      	b.n	80037d6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a1b      	ldr	r3, [r3, #32]
 8003702:	2b02      	cmp	r3, #2
 8003704:	d14c      	bne.n	80037a0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003706:	4b49      	ldr	r3, [pc, #292]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	4b48      	ldr	r3, [pc, #288]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800370c:	494a      	ldr	r1, [pc, #296]	; (8003838 <HAL_RCC_OscConfig+0x62c>)
 800370e:	400a      	ands	r2, r1
 8003710:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003712:	f7ff f94d 	bl	80029b0 <HAL_GetTick>
 8003716:	0003      	movs	r3, r0
 8003718:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800371a:	e008      	b.n	800372e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800371c:	f7ff f948 	bl	80029b0 <HAL_GetTick>
 8003720:	0002      	movs	r2, r0
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	2b02      	cmp	r3, #2
 8003728:	d901      	bls.n	800372e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e079      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800372e:	4b3f      	ldr	r3, [pc, #252]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	2380      	movs	r3, #128	; 0x80
 8003734:	049b      	lsls	r3, r3, #18
 8003736:	4013      	ands	r3, r2
 8003738:	d1f0      	bne.n	800371c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800373a:	4b3c      	ldr	r3, [pc, #240]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800373c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373e:	220f      	movs	r2, #15
 8003740:	4393      	bics	r3, r2
 8003742:	0019      	movs	r1, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003748:	4b38      	ldr	r3, [pc, #224]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800374a:	430a      	orrs	r2, r1
 800374c:	62da      	str	r2, [r3, #44]	; 0x2c
 800374e:	4b37      	ldr	r3, [pc, #220]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	4a3a      	ldr	r2, [pc, #232]	; (800383c <HAL_RCC_OscConfig+0x630>)
 8003754:	4013      	ands	r3, r2
 8003756:	0019      	movs	r1, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003760:	431a      	orrs	r2, r3
 8003762:	4b32      	ldr	r3, [pc, #200]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003764:	430a      	orrs	r2, r1
 8003766:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003768:	4b30      	ldr	r3, [pc, #192]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	4b2f      	ldr	r3, [pc, #188]	; (800382c <HAL_RCC_OscConfig+0x620>)
 800376e:	2180      	movs	r1, #128	; 0x80
 8003770:	0449      	lsls	r1, r1, #17
 8003772:	430a      	orrs	r2, r1
 8003774:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003776:	f7ff f91b 	bl	80029b0 <HAL_GetTick>
 800377a:	0003      	movs	r3, r0
 800377c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003780:	f7ff f916 	bl	80029b0 <HAL_GetTick>
 8003784:	0002      	movs	r2, r0
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e047      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003792:	4b26      	ldr	r3, [pc, #152]	; (800382c <HAL_RCC_OscConfig+0x620>)
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	2380      	movs	r3, #128	; 0x80
 8003798:	049b      	lsls	r3, r3, #18
 800379a:	4013      	ands	r3, r2
 800379c:	d0f0      	beq.n	8003780 <HAL_RCC_OscConfig+0x574>
 800379e:	e03f      	b.n	8003820 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037a0:	4b22      	ldr	r3, [pc, #136]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	4b21      	ldr	r3, [pc, #132]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80037a6:	4924      	ldr	r1, [pc, #144]	; (8003838 <HAL_RCC_OscConfig+0x62c>)
 80037a8:	400a      	ands	r2, r1
 80037aa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ac:	f7ff f900 	bl	80029b0 <HAL_GetTick>
 80037b0:	0003      	movs	r3, r0
 80037b2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037b4:	e008      	b.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037b6:	f7ff f8fb 	bl	80029b0 <HAL_GetTick>
 80037ba:	0002      	movs	r2, r0
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d901      	bls.n	80037c8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	e02c      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037c8:	4b18      	ldr	r3, [pc, #96]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	2380      	movs	r3, #128	; 0x80
 80037ce:	049b      	lsls	r3, r3, #18
 80037d0:	4013      	ands	r3, r2
 80037d2:	d1f0      	bne.n	80037b6 <HAL_RCC_OscConfig+0x5aa>
 80037d4:	e024      	b.n	8003820 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a1b      	ldr	r3, [r3, #32]
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e01f      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80037e2:	4b12      	ldr	r3, [pc, #72]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80037e8:	4b10      	ldr	r3, [pc, #64]	; (800382c <HAL_RCC_OscConfig+0x620>)
 80037ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ec:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	2380      	movs	r3, #128	; 0x80
 80037f2:	025b      	lsls	r3, r3, #9
 80037f4:	401a      	ands	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d10e      	bne.n	800381c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	220f      	movs	r2, #15
 8003802:	401a      	ands	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003808:	429a      	cmp	r2, r3
 800380a:	d107      	bne.n	800381c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	23f0      	movs	r3, #240	; 0xf0
 8003810:	039b      	lsls	r3, r3, #14
 8003812:	401a      	ands	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003818:	429a      	cmp	r2, r3
 800381a:	d001      	beq.n	8003820 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e000      	b.n	8003822 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	0018      	movs	r0, r3
 8003824:	46bd      	mov	sp, r7
 8003826:	b008      	add	sp, #32
 8003828:	bd80      	pop	{r7, pc}
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	40021000 	.word	0x40021000
 8003830:	00001388 	.word	0x00001388
 8003834:	efffffff 	.word	0xefffffff
 8003838:	feffffff 	.word	0xfeffffff
 800383c:	ffc2ffff 	.word	0xffc2ffff

08003840 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e0b3      	b.n	80039bc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003854:	4b5b      	ldr	r3, [pc, #364]	; (80039c4 <HAL_RCC_ClockConfig+0x184>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2201      	movs	r2, #1
 800385a:	4013      	ands	r3, r2
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d911      	bls.n	8003886 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003862:	4b58      	ldr	r3, [pc, #352]	; (80039c4 <HAL_RCC_ClockConfig+0x184>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2201      	movs	r2, #1
 8003868:	4393      	bics	r3, r2
 800386a:	0019      	movs	r1, r3
 800386c:	4b55      	ldr	r3, [pc, #340]	; (80039c4 <HAL_RCC_ClockConfig+0x184>)
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003874:	4b53      	ldr	r3, [pc, #332]	; (80039c4 <HAL_RCC_ClockConfig+0x184>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2201      	movs	r2, #1
 800387a:	4013      	ands	r3, r2
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	429a      	cmp	r2, r3
 8003880:	d001      	beq.n	8003886 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e09a      	b.n	80039bc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2202      	movs	r2, #2
 800388c:	4013      	ands	r3, r2
 800388e:	d015      	beq.n	80038bc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2204      	movs	r2, #4
 8003896:	4013      	ands	r3, r2
 8003898:	d006      	beq.n	80038a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800389a:	4b4b      	ldr	r3, [pc, #300]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 800389c:	685a      	ldr	r2, [r3, #4]
 800389e:	4b4a      	ldr	r3, [pc, #296]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 80038a0:	21e0      	movs	r1, #224	; 0xe0
 80038a2:	00c9      	lsls	r1, r1, #3
 80038a4:	430a      	orrs	r2, r1
 80038a6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038a8:	4b47      	ldr	r3, [pc, #284]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	22f0      	movs	r2, #240	; 0xf0
 80038ae:	4393      	bics	r3, r2
 80038b0:	0019      	movs	r1, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	4b44      	ldr	r3, [pc, #272]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 80038b8:	430a      	orrs	r2, r1
 80038ba:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2201      	movs	r2, #1
 80038c2:	4013      	ands	r3, r2
 80038c4:	d040      	beq.n	8003948 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d107      	bne.n	80038de <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ce:	4b3e      	ldr	r3, [pc, #248]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	2380      	movs	r3, #128	; 0x80
 80038d4:	029b      	lsls	r3, r3, #10
 80038d6:	4013      	ands	r3, r2
 80038d8:	d114      	bne.n	8003904 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e06e      	b.n	80039bc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d107      	bne.n	80038f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e6:	4b38      	ldr	r3, [pc, #224]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	2380      	movs	r3, #128	; 0x80
 80038ec:	049b      	lsls	r3, r3, #18
 80038ee:	4013      	ands	r3, r2
 80038f0:	d108      	bne.n	8003904 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e062      	b.n	80039bc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f6:	4b34      	ldr	r3, [pc, #208]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2202      	movs	r2, #2
 80038fc:	4013      	ands	r3, r2
 80038fe:	d101      	bne.n	8003904 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e05b      	b.n	80039bc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003904:	4b30      	ldr	r3, [pc, #192]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2203      	movs	r2, #3
 800390a:	4393      	bics	r3, r2
 800390c:	0019      	movs	r1, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	4b2d      	ldr	r3, [pc, #180]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 8003914:	430a      	orrs	r2, r1
 8003916:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003918:	f7ff f84a 	bl	80029b0 <HAL_GetTick>
 800391c:	0003      	movs	r3, r0
 800391e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003920:	e009      	b.n	8003936 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003922:	f7ff f845 	bl	80029b0 <HAL_GetTick>
 8003926:	0002      	movs	r2, r0
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	4a27      	ldr	r2, [pc, #156]	; (80039cc <HAL_RCC_ClockConfig+0x18c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e042      	b.n	80039bc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003936:	4b24      	ldr	r3, [pc, #144]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	220c      	movs	r2, #12
 800393c:	401a      	ands	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	429a      	cmp	r2, r3
 8003946:	d1ec      	bne.n	8003922 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003948:	4b1e      	ldr	r3, [pc, #120]	; (80039c4 <HAL_RCC_ClockConfig+0x184>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2201      	movs	r2, #1
 800394e:	4013      	ands	r3, r2
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	429a      	cmp	r2, r3
 8003954:	d211      	bcs.n	800397a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003956:	4b1b      	ldr	r3, [pc, #108]	; (80039c4 <HAL_RCC_ClockConfig+0x184>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2201      	movs	r2, #1
 800395c:	4393      	bics	r3, r2
 800395e:	0019      	movs	r1, r3
 8003960:	4b18      	ldr	r3, [pc, #96]	; (80039c4 <HAL_RCC_ClockConfig+0x184>)
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	430a      	orrs	r2, r1
 8003966:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003968:	4b16      	ldr	r3, [pc, #88]	; (80039c4 <HAL_RCC_ClockConfig+0x184>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2201      	movs	r2, #1
 800396e:	4013      	ands	r3, r2
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	429a      	cmp	r2, r3
 8003974:	d001      	beq.n	800397a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e020      	b.n	80039bc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2204      	movs	r2, #4
 8003980:	4013      	ands	r3, r2
 8003982:	d009      	beq.n	8003998 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003984:	4b10      	ldr	r3, [pc, #64]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	4a11      	ldr	r2, [pc, #68]	; (80039d0 <HAL_RCC_ClockConfig+0x190>)
 800398a:	4013      	ands	r3, r2
 800398c:	0019      	movs	r1, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	4b0d      	ldr	r3, [pc, #52]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 8003994:	430a      	orrs	r2, r1
 8003996:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003998:	f000 f820 	bl	80039dc <HAL_RCC_GetSysClockFreq>
 800399c:	0001      	movs	r1, r0
 800399e:	4b0a      	ldr	r3, [pc, #40]	; (80039c8 <HAL_RCC_ClockConfig+0x188>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	091b      	lsrs	r3, r3, #4
 80039a4:	220f      	movs	r2, #15
 80039a6:	4013      	ands	r3, r2
 80039a8:	4a0a      	ldr	r2, [pc, #40]	; (80039d4 <HAL_RCC_ClockConfig+0x194>)
 80039aa:	5cd3      	ldrb	r3, [r2, r3]
 80039ac:	000a      	movs	r2, r1
 80039ae:	40da      	lsrs	r2, r3
 80039b0:	4b09      	ldr	r3, [pc, #36]	; (80039d8 <HAL_RCC_ClockConfig+0x198>)
 80039b2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80039b4:	2000      	movs	r0, #0
 80039b6:	f7fe ffb5 	bl	8002924 <HAL_InitTick>
  
  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	0018      	movs	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	b004      	add	sp, #16
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40022000 	.word	0x40022000
 80039c8:	40021000 	.word	0x40021000
 80039cc:	00001388 	.word	0x00001388
 80039d0:	fffff8ff 	.word	0xfffff8ff
 80039d4:	0800695c 	.word	0x0800695c
 80039d8:	200000e4 	.word	0x200000e4

080039dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039e2:	2300      	movs	r3, #0
 80039e4:	60fb      	str	r3, [r7, #12]
 80039e6:	2300      	movs	r3, #0
 80039e8:	60bb      	str	r3, [r7, #8]
 80039ea:	2300      	movs	r3, #0
 80039ec:	617b      	str	r3, [r7, #20]
 80039ee:	2300      	movs	r3, #0
 80039f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80039f2:	2300      	movs	r3, #0
 80039f4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80039f6:	4b20      	ldr	r3, [pc, #128]	; (8003a78 <HAL_RCC_GetSysClockFreq+0x9c>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	220c      	movs	r2, #12
 8003a00:	4013      	ands	r3, r2
 8003a02:	2b04      	cmp	r3, #4
 8003a04:	d002      	beq.n	8003a0c <HAL_RCC_GetSysClockFreq+0x30>
 8003a06:	2b08      	cmp	r3, #8
 8003a08:	d003      	beq.n	8003a12 <HAL_RCC_GetSysClockFreq+0x36>
 8003a0a:	e02c      	b.n	8003a66 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a0c:	4b1b      	ldr	r3, [pc, #108]	; (8003a7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a0e:	613b      	str	r3, [r7, #16]
      break;
 8003a10:	e02c      	b.n	8003a6c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	0c9b      	lsrs	r3, r3, #18
 8003a16:	220f      	movs	r2, #15
 8003a18:	4013      	ands	r3, r2
 8003a1a:	4a19      	ldr	r2, [pc, #100]	; (8003a80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003a1c:	5cd3      	ldrb	r3, [r2, r3]
 8003a1e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003a20:	4b15      	ldr	r3, [pc, #84]	; (8003a78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a24:	220f      	movs	r2, #15
 8003a26:	4013      	ands	r3, r2
 8003a28:	4a16      	ldr	r2, [pc, #88]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003a2a:	5cd3      	ldrb	r3, [r2, r3]
 8003a2c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	2380      	movs	r3, #128	; 0x80
 8003a32:	025b      	lsls	r3, r3, #9
 8003a34:	4013      	ands	r3, r2
 8003a36:	d009      	beq.n	8003a4c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003a38:	68b9      	ldr	r1, [r7, #8]
 8003a3a:	4810      	ldr	r0, [pc, #64]	; (8003a7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a3c:	f7fc fb64 	bl	8000108 <__udivsi3>
 8003a40:	0003      	movs	r3, r0
 8003a42:	001a      	movs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4353      	muls	r3, r2
 8003a48:	617b      	str	r3, [r7, #20]
 8003a4a:	e009      	b.n	8003a60 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003a4c:	6879      	ldr	r1, [r7, #4]
 8003a4e:	000a      	movs	r2, r1
 8003a50:	0152      	lsls	r2, r2, #5
 8003a52:	1a52      	subs	r2, r2, r1
 8003a54:	0193      	lsls	r3, r2, #6
 8003a56:	1a9b      	subs	r3, r3, r2
 8003a58:	00db      	lsls	r3, r3, #3
 8003a5a:	185b      	adds	r3, r3, r1
 8003a5c:	021b      	lsls	r3, r3, #8
 8003a5e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	613b      	str	r3, [r7, #16]
      break;
 8003a64:	e002      	b.n	8003a6c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a66:	4b08      	ldr	r3, [pc, #32]	; (8003a88 <HAL_RCC_GetSysClockFreq+0xac>)
 8003a68:	613b      	str	r3, [r7, #16]
      break;
 8003a6a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003a6c:	693b      	ldr	r3, [r7, #16]
}
 8003a6e:	0018      	movs	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b006      	add	sp, #24
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	46c0      	nop			; (mov r8, r8)
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	00f42400 	.word	0x00f42400
 8003a80:	08006974 	.word	0x08006974
 8003a84:	08006984 	.word	0x08006984
 8003a88:	007a1200 	.word	0x007a1200

08003a8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a90:	4b02      	ldr	r3, [pc, #8]	; (8003a9c <HAL_RCC_GetHCLKFreq+0x10>)
 8003a92:	681b      	ldr	r3, [r3, #0]
}
 8003a94:	0018      	movs	r0, r3
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	46c0      	nop			; (mov r8, r8)
 8003a9c:	200000e4 	.word	0x200000e4

08003aa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003aa4:	f7ff fff2 	bl	8003a8c <HAL_RCC_GetHCLKFreq>
 8003aa8:	0001      	movs	r1, r0
 8003aaa:	4b06      	ldr	r3, [pc, #24]	; (8003ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	0a1b      	lsrs	r3, r3, #8
 8003ab0:	2207      	movs	r2, #7
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	4a04      	ldr	r2, [pc, #16]	; (8003ac8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ab6:	5cd3      	ldrb	r3, [r2, r3]
 8003ab8:	40d9      	lsrs	r1, r3
 8003aba:	000b      	movs	r3, r1
}    
 8003abc:	0018      	movs	r0, r3
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	46c0      	nop			; (mov r8, r8)
 8003ac4:	40021000 	.word	0x40021000
 8003ac8:	0800696c 	.word	0x0800696c

08003acc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	2380      	movs	r3, #128	; 0x80
 8003ae2:	025b      	lsls	r3, r3, #9
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	d100      	bne.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003ae8:	e08e      	b.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003aea:	2017      	movs	r0, #23
 8003aec:	183b      	adds	r3, r7, r0
 8003aee:	2200      	movs	r2, #0
 8003af0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003af2:	4b57      	ldr	r3, [pc, #348]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003af4:	69da      	ldr	r2, [r3, #28]
 8003af6:	2380      	movs	r3, #128	; 0x80
 8003af8:	055b      	lsls	r3, r3, #21
 8003afa:	4013      	ands	r3, r2
 8003afc:	d110      	bne.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003afe:	4b54      	ldr	r3, [pc, #336]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003b00:	69da      	ldr	r2, [r3, #28]
 8003b02:	4b53      	ldr	r3, [pc, #332]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003b04:	2180      	movs	r1, #128	; 0x80
 8003b06:	0549      	lsls	r1, r1, #21
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	61da      	str	r2, [r3, #28]
 8003b0c:	4b50      	ldr	r3, [pc, #320]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003b0e:	69da      	ldr	r2, [r3, #28]
 8003b10:	2380      	movs	r3, #128	; 0x80
 8003b12:	055b      	lsls	r3, r3, #21
 8003b14:	4013      	ands	r3, r2
 8003b16:	60bb      	str	r3, [r7, #8]
 8003b18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b1a:	183b      	adds	r3, r7, r0
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b20:	4b4c      	ldr	r3, [pc, #304]	; (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	2380      	movs	r3, #128	; 0x80
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	4013      	ands	r3, r2
 8003b2a:	d11a      	bne.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b2c:	4b49      	ldr	r3, [pc, #292]	; (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	4b48      	ldr	r3, [pc, #288]	; (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003b32:	2180      	movs	r1, #128	; 0x80
 8003b34:	0049      	lsls	r1, r1, #1
 8003b36:	430a      	orrs	r2, r1
 8003b38:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b3a:	f7fe ff39 	bl	80029b0 <HAL_GetTick>
 8003b3e:	0003      	movs	r3, r0
 8003b40:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b42:	e008      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b44:	f7fe ff34 	bl	80029b0 <HAL_GetTick>
 8003b48:	0002      	movs	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b64      	cmp	r3, #100	; 0x64
 8003b50:	d901      	bls.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e077      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b56:	4b3f      	ldr	r3, [pc, #252]	; (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	2380      	movs	r3, #128	; 0x80
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	4013      	ands	r3, r2
 8003b60:	d0f0      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b62:	4b3b      	ldr	r3, [pc, #236]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003b64:	6a1a      	ldr	r2, [r3, #32]
 8003b66:	23c0      	movs	r3, #192	; 0xc0
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d034      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	23c0      	movs	r3, #192	; 0xc0
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d02c      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b84:	4b32      	ldr	r3, [pc, #200]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003b86:	6a1b      	ldr	r3, [r3, #32]
 8003b88:	4a33      	ldr	r2, [pc, #204]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b8e:	4b30      	ldr	r3, [pc, #192]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003b90:	6a1a      	ldr	r2, [r3, #32]
 8003b92:	4b2f      	ldr	r3, [pc, #188]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003b94:	2180      	movs	r1, #128	; 0x80
 8003b96:	0249      	lsls	r1, r1, #9
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b9c:	4b2c      	ldr	r3, [pc, #176]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003b9e:	6a1a      	ldr	r2, [r3, #32]
 8003ba0:	4b2b      	ldr	r3, [pc, #172]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003ba2:	492e      	ldr	r1, [pc, #184]	; (8003c5c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003ba4:	400a      	ands	r2, r1
 8003ba6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003ba8:	4b29      	ldr	r3, [pc, #164]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	d013      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb6:	f7fe fefb 	bl	80029b0 <HAL_GetTick>
 8003bba:	0003      	movs	r3, r0
 8003bbc:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bbe:	e009      	b.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc0:	f7fe fef6 	bl	80029b0 <HAL_GetTick>
 8003bc4:	0002      	movs	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	4a25      	ldr	r2, [pc, #148]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d901      	bls.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e038      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd4:	4b1e      	ldr	r3, [pc, #120]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	2202      	movs	r2, #2
 8003bda:	4013      	ands	r3, r2
 8003bdc:	d0f0      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bde:	4b1c      	ldr	r3, [pc, #112]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	4a1d      	ldr	r2, [pc, #116]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003be4:	4013      	ands	r3, r2
 8003be6:	0019      	movs	r1, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	4b18      	ldr	r3, [pc, #96]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003bf2:	2317      	movs	r3, #23
 8003bf4:	18fb      	adds	r3, r7, r3
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d105      	bne.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bfc:	4b14      	ldr	r3, [pc, #80]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003bfe:	69da      	ldr	r2, [r3, #28]
 8003c00:	4b13      	ldr	r3, [pc, #76]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003c02:	4918      	ldr	r1, [pc, #96]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8003c04:	400a      	ands	r2, r1
 8003c06:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	4013      	ands	r3, r2
 8003c10:	d009      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c12:	4b0f      	ldr	r3, [pc, #60]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c16:	2203      	movs	r2, #3
 8003c18:	4393      	bics	r3, r2
 8003c1a:	0019      	movs	r1, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003c22:	430a      	orrs	r2, r1
 8003c24:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	d009      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c30:	4b07      	ldr	r3, [pc, #28]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c34:	2210      	movs	r2, #16
 8003c36:	4393      	bics	r3, r2
 8003c38:	0019      	movs	r1, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	68da      	ldr	r2, [r3, #12]
 8003c3e:	4b04      	ldr	r3, [pc, #16]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003c40:	430a      	orrs	r2, r1
 8003c42:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	0018      	movs	r0, r3
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	b006      	add	sp, #24
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	40021000 	.word	0x40021000
 8003c54:	40007000 	.word	0x40007000
 8003c58:	fffffcff 	.word	0xfffffcff
 8003c5c:	fffeffff 	.word	0xfffeffff
 8003c60:	00001388 	.word	0x00001388
 8003c64:	efffffff 	.word	0xefffffff

08003c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e042      	b.n	8003d00 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	223d      	movs	r2, #61	; 0x3d
 8003c7e:	5c9b      	ldrb	r3, [r3, r2]
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d107      	bne.n	8003c96 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	223c      	movs	r2, #60	; 0x3c
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	0018      	movs	r0, r3
 8003c92:	f7fe fc0b 	bl	80024ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	223d      	movs	r2, #61	; 0x3d
 8003c9a:	2102      	movs	r1, #2
 8003c9c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	0019      	movs	r1, r3
 8003ca8:	0010      	movs	r0, r2
 8003caa:	f000 f9dd 	bl	8004068 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2246      	movs	r2, #70	; 0x46
 8003cb2:	2101      	movs	r1, #1
 8003cb4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	223e      	movs	r2, #62	; 0x3e
 8003cba:	2101      	movs	r1, #1
 8003cbc:	5499      	strb	r1, [r3, r2]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	223f      	movs	r2, #63	; 0x3f
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	5499      	strb	r1, [r3, r2]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2240      	movs	r2, #64	; 0x40
 8003cca:	2101      	movs	r1, #1
 8003ccc:	5499      	strb	r1, [r3, r2]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2241      	movs	r2, #65	; 0x41
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2242      	movs	r2, #66	; 0x42
 8003cda:	2101      	movs	r1, #1
 8003cdc:	5499      	strb	r1, [r3, r2]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2243      	movs	r2, #67	; 0x43
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	5499      	strb	r1, [r3, r2]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2244      	movs	r2, #68	; 0x44
 8003cea:	2101      	movs	r1, #1
 8003cec:	5499      	strb	r1, [r3, r2]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2245      	movs	r2, #69	; 0x45
 8003cf2:	2101      	movs	r1, #1
 8003cf4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	223d      	movs	r2, #61	; 0x3d
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	0018      	movs	r0, r3
 8003d02:	46bd      	mov	sp, r7
 8003d04:	b002      	add	sp, #8
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	223d      	movs	r2, #61	; 0x3d
 8003d14:	5c9b      	ldrb	r3, [r3, r2]
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d001      	beq.n	8003d20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e035      	b.n	8003d8c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	223d      	movs	r2, #61	; 0x3d
 8003d24:	2102      	movs	r1, #2
 8003d26:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68da      	ldr	r2, [r3, #12]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2101      	movs	r1, #1
 8003d34:	430a      	orrs	r2, r1
 8003d36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a15      	ldr	r2, [pc, #84]	; (8003d94 <HAL_TIM_Base_Start_IT+0x8c>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d009      	beq.n	8003d56 <HAL_TIM_Base_Start_IT+0x4e>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a14      	ldr	r2, [pc, #80]	; (8003d98 <HAL_TIM_Base_Start_IT+0x90>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d004      	beq.n	8003d56 <HAL_TIM_Base_Start_IT+0x4e>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a12      	ldr	r2, [pc, #72]	; (8003d9c <HAL_TIM_Base_Start_IT+0x94>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d111      	bne.n	8003d7a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	2207      	movs	r2, #7
 8003d5e:	4013      	ands	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2b06      	cmp	r3, #6
 8003d66:	d010      	beq.n	8003d8a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2101      	movs	r1, #1
 8003d74:	430a      	orrs	r2, r1
 8003d76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d78:	e007      	b.n	8003d8a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2101      	movs	r1, #1
 8003d86:	430a      	orrs	r2, r1
 8003d88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	0018      	movs	r0, r3
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	b004      	add	sp, #16
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	40012c00 	.word	0x40012c00
 8003d98:	40000400 	.word	0x40000400
 8003d9c:	40014000 	.word	0x40014000

08003da0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68da      	ldr	r2, [r3, #12]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2101      	movs	r1, #1
 8003db4:	438a      	bics	r2, r1
 8003db6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	4a0d      	ldr	r2, [pc, #52]	; (8003df4 <HAL_TIM_Base_Stop_IT+0x54>)
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	d10d      	bne.n	8003de0 <HAL_TIM_Base_Stop_IT+0x40>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	4a0b      	ldr	r2, [pc, #44]	; (8003df8 <HAL_TIM_Base_Stop_IT+0x58>)
 8003dcc:	4013      	ands	r3, r2
 8003dce:	d107      	bne.n	8003de0 <HAL_TIM_Base_Stop_IT+0x40>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2101      	movs	r1, #1
 8003ddc:	438a      	bics	r2, r1
 8003dde:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	223d      	movs	r2, #61	; 0x3d
 8003de4:	2101      	movs	r1, #1
 8003de6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	0018      	movs	r0, r3
 8003dec:	46bd      	mov	sp, r7
 8003dee:	b002      	add	sp, #8
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	46c0      	nop			; (mov r8, r8)
 8003df4:	00001111 	.word	0x00001111
 8003df8:	00000444 	.word	0x00000444

08003dfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d124      	bne.n	8003e5c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	2202      	movs	r2, #2
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d11d      	bne.n	8003e5c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2203      	movs	r2, #3
 8003e26:	4252      	negs	r2, r2
 8003e28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	2203      	movs	r2, #3
 8003e38:	4013      	ands	r3, r2
 8003e3a:	d004      	beq.n	8003e46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	0018      	movs	r0, r3
 8003e40:	f000 f8fa 	bl	8004038 <HAL_TIM_IC_CaptureCallback>
 8003e44:	e007      	b.n	8003e56 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	0018      	movs	r0, r3
 8003e4a:	f000 f8ed 	bl	8004028 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	0018      	movs	r0, r3
 8003e52:	f000 f8f9 	bl	8004048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	2204      	movs	r2, #4
 8003e64:	4013      	ands	r3, r2
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	d125      	bne.n	8003eb6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	2204      	movs	r2, #4
 8003e72:	4013      	ands	r3, r2
 8003e74:	2b04      	cmp	r3, #4
 8003e76:	d11e      	bne.n	8003eb6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2205      	movs	r2, #5
 8003e7e:	4252      	negs	r2, r2
 8003e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2202      	movs	r2, #2
 8003e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	699a      	ldr	r2, [r3, #24]
 8003e8e:	23c0      	movs	r3, #192	; 0xc0
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4013      	ands	r3, r2
 8003e94:	d004      	beq.n	8003ea0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	0018      	movs	r0, r3
 8003e9a:	f000 f8cd 	bl	8004038 <HAL_TIM_IC_CaptureCallback>
 8003e9e:	e007      	b.n	8003eb0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	f000 f8c0 	bl	8004028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	0018      	movs	r0, r3
 8003eac:	f000 f8cc 	bl	8004048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	2208      	movs	r2, #8
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d124      	bne.n	8003f0e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	2208      	movs	r2, #8
 8003ecc:	4013      	ands	r3, r2
 8003ece:	2b08      	cmp	r3, #8
 8003ed0:	d11d      	bne.n	8003f0e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2209      	movs	r2, #9
 8003ed8:	4252      	negs	r2, r2
 8003eda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2204      	movs	r2, #4
 8003ee0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	69db      	ldr	r3, [r3, #28]
 8003ee8:	2203      	movs	r2, #3
 8003eea:	4013      	ands	r3, r2
 8003eec:	d004      	beq.n	8003ef8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	0018      	movs	r0, r3
 8003ef2:	f000 f8a1 	bl	8004038 <HAL_TIM_IC_CaptureCallback>
 8003ef6:	e007      	b.n	8003f08 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	0018      	movs	r0, r3
 8003efc:	f000 f894 	bl	8004028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	0018      	movs	r0, r3
 8003f04:	f000 f8a0 	bl	8004048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	2210      	movs	r2, #16
 8003f16:	4013      	ands	r3, r2
 8003f18:	2b10      	cmp	r3, #16
 8003f1a:	d125      	bne.n	8003f68 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	2210      	movs	r2, #16
 8003f24:	4013      	ands	r3, r2
 8003f26:	2b10      	cmp	r3, #16
 8003f28:	d11e      	bne.n	8003f68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2211      	movs	r2, #17
 8003f30:	4252      	negs	r2, r2
 8003f32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2208      	movs	r2, #8
 8003f38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	69da      	ldr	r2, [r3, #28]
 8003f40:	23c0      	movs	r3, #192	; 0xc0
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	4013      	ands	r3, r2
 8003f46:	d004      	beq.n	8003f52 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	f000 f874 	bl	8004038 <HAL_TIM_IC_CaptureCallback>
 8003f50:	e007      	b.n	8003f62 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	0018      	movs	r0, r3
 8003f56:	f000 f867 	bl	8004028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	0018      	movs	r0, r3
 8003f5e:	f000 f873 	bl	8004048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	4013      	ands	r3, r2
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d10f      	bne.n	8003f96 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	4013      	ands	r3, r2
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d108      	bne.n	8003f96 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2202      	movs	r2, #2
 8003f8a:	4252      	negs	r2, r2
 8003f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	0018      	movs	r0, r3
 8003f92:	f7fd fd21 	bl	80019d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	691b      	ldr	r3, [r3, #16]
 8003f9c:	2280      	movs	r2, #128	; 0x80
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b80      	cmp	r3, #128	; 0x80
 8003fa2:	d10f      	bne.n	8003fc4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	2280      	movs	r2, #128	; 0x80
 8003fac:	4013      	ands	r3, r2
 8003fae:	2b80      	cmp	r3, #128	; 0x80
 8003fb0:	d108      	bne.n	8003fc4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2281      	movs	r2, #129	; 0x81
 8003fb8:	4252      	negs	r2, r2
 8003fba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	f000 f8d0 	bl	8004164 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	2240      	movs	r2, #64	; 0x40
 8003fcc:	4013      	ands	r3, r2
 8003fce:	2b40      	cmp	r3, #64	; 0x40
 8003fd0:	d10f      	bne.n	8003ff2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	2240      	movs	r2, #64	; 0x40
 8003fda:	4013      	ands	r3, r2
 8003fdc:	2b40      	cmp	r3, #64	; 0x40
 8003fde:	d108      	bne.n	8003ff2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2241      	movs	r2, #65	; 0x41
 8003fe6:	4252      	negs	r2, r2
 8003fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	0018      	movs	r0, r3
 8003fee:	f000 f833 	bl	8004058 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	2220      	movs	r2, #32
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	2b20      	cmp	r3, #32
 8003ffe:	d10f      	bne.n	8004020 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	2220      	movs	r2, #32
 8004008:	4013      	ands	r3, r2
 800400a:	2b20      	cmp	r3, #32
 800400c:	d108      	bne.n	8004020 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2221      	movs	r2, #33	; 0x21
 8004014:	4252      	negs	r2, r2
 8004016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	0018      	movs	r0, r3
 800401c:	f000 f89a 	bl	8004154 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004020:	46c0      	nop			; (mov r8, r8)
 8004022:	46bd      	mov	sp, r7
 8004024:	b002      	add	sp, #8
 8004026:	bd80      	pop	{r7, pc}

08004028 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004030:	46c0      	nop			; (mov r8, r8)
 8004032:	46bd      	mov	sp, r7
 8004034:	b002      	add	sp, #8
 8004036:	bd80      	pop	{r7, pc}

08004038 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004040:	46c0      	nop			; (mov r8, r8)
 8004042:	46bd      	mov	sp, r7
 8004044:	b002      	add	sp, #8
 8004046:	bd80      	pop	{r7, pc}

08004048 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004050:	46c0      	nop			; (mov r8, r8)
 8004052:	46bd      	mov	sp, r7
 8004054:	b002      	add	sp, #8
 8004056:	bd80      	pop	{r7, pc}

08004058 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004060:	46c0      	nop			; (mov r8, r8)
 8004062:	46bd      	mov	sp, r7
 8004064:	b002      	add	sp, #8
 8004066:	bd80      	pop	{r7, pc}

08004068 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a2f      	ldr	r2, [pc, #188]	; (8004138 <TIM_Base_SetConfig+0xd0>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d003      	beq.n	8004088 <TIM_Base_SetConfig+0x20>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a2e      	ldr	r2, [pc, #184]	; (800413c <TIM_Base_SetConfig+0xd4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d108      	bne.n	800409a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2270      	movs	r2, #112	; 0x70
 800408c:	4393      	bics	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	4313      	orrs	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a26      	ldr	r2, [pc, #152]	; (8004138 <TIM_Base_SetConfig+0xd0>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d013      	beq.n	80040ca <TIM_Base_SetConfig+0x62>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a25      	ldr	r2, [pc, #148]	; (800413c <TIM_Base_SetConfig+0xd4>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d00f      	beq.n	80040ca <TIM_Base_SetConfig+0x62>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a24      	ldr	r2, [pc, #144]	; (8004140 <TIM_Base_SetConfig+0xd8>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d00b      	beq.n	80040ca <TIM_Base_SetConfig+0x62>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a23      	ldr	r2, [pc, #140]	; (8004144 <TIM_Base_SetConfig+0xdc>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d007      	beq.n	80040ca <TIM_Base_SetConfig+0x62>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a22      	ldr	r2, [pc, #136]	; (8004148 <TIM_Base_SetConfig+0xe0>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d003      	beq.n	80040ca <TIM_Base_SetConfig+0x62>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a21      	ldr	r2, [pc, #132]	; (800414c <TIM_Base_SetConfig+0xe4>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d108      	bne.n	80040dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	4a20      	ldr	r2, [pc, #128]	; (8004150 <TIM_Base_SetConfig+0xe8>)
 80040ce:	4013      	ands	r3, r2
 80040d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	4313      	orrs	r3, r2
 80040da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2280      	movs	r2, #128	; 0x80
 80040e0:	4393      	bics	r3, r2
 80040e2:	001a      	movs	r2, r3
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	689a      	ldr	r2, [r3, #8]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a0c      	ldr	r2, [pc, #48]	; (8004138 <TIM_Base_SetConfig+0xd0>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d00b      	beq.n	8004122 <TIM_Base_SetConfig+0xba>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a0d      	ldr	r2, [pc, #52]	; (8004144 <TIM_Base_SetConfig+0xdc>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d007      	beq.n	8004122 <TIM_Base_SetConfig+0xba>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a0c      	ldr	r2, [pc, #48]	; (8004148 <TIM_Base_SetConfig+0xe0>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d003      	beq.n	8004122 <TIM_Base_SetConfig+0xba>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a0b      	ldr	r2, [pc, #44]	; (800414c <TIM_Base_SetConfig+0xe4>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d103      	bne.n	800412a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	691a      	ldr	r2, [r3, #16]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2201      	movs	r2, #1
 800412e:	615a      	str	r2, [r3, #20]
}
 8004130:	46c0      	nop			; (mov r8, r8)
 8004132:	46bd      	mov	sp, r7
 8004134:	b004      	add	sp, #16
 8004136:	bd80      	pop	{r7, pc}
 8004138:	40012c00 	.word	0x40012c00
 800413c:	40000400 	.word	0x40000400
 8004140:	40002000 	.word	0x40002000
 8004144:	40014000 	.word	0x40014000
 8004148:	40014400 	.word	0x40014400
 800414c:	40014800 	.word	0x40014800
 8004150:	fffffcff 	.word	0xfffffcff

08004154 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800415c:	46c0      	nop			; (mov r8, r8)
 800415e:	46bd      	mov	sp, r7
 8004160:	b002      	add	sp, #8
 8004162:	bd80      	pop	{r7, pc}

08004164 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800416c:	46c0      	nop			; (mov r8, r8)
 800416e:	46bd      	mov	sp, r7
 8004170:	b002      	add	sp, #8
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e044      	b.n	8004210 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800418a:	2b00      	cmp	r3, #0
 800418c:	d107      	bne.n	800419e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2278      	movs	r2, #120	; 0x78
 8004192:	2100      	movs	r1, #0
 8004194:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	0018      	movs	r0, r3
 800419a:	f7fe f9cd 	bl	8002538 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2224      	movs	r2, #36	; 0x24
 80041a2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2101      	movs	r1, #1
 80041b0:	438a      	bics	r2, r1
 80041b2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	0018      	movs	r0, r3
 80041b8:	f000 fc3a 	bl	8004a30 <UART_SetConfig>
 80041bc:	0003      	movs	r3, r0
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d101      	bne.n	80041c6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e024      	b.n	8004210 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d003      	beq.n	80041d6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	0018      	movs	r0, r3
 80041d2:	f000 fd6d 	bl	8004cb0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	685a      	ldr	r2, [r3, #4]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	490d      	ldr	r1, [pc, #52]	; (8004218 <HAL_UART_Init+0xa4>)
 80041e2:	400a      	ands	r2, r1
 80041e4:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2108      	movs	r1, #8
 80041f2:	438a      	bics	r2, r1
 80041f4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2101      	movs	r1, #1
 8004202:	430a      	orrs	r2, r1
 8004204:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	0018      	movs	r0, r3
 800420a:	f000 fe05 	bl	8004e18 <UART_CheckIdleState>
 800420e:	0003      	movs	r3, r0
}
 8004210:	0018      	movs	r0, r3
 8004212:	46bd      	mov	sp, r7
 8004214:	b002      	add	sp, #8
 8004216:	bd80      	pop	{r7, pc}
 8004218:	fffff7ff 	.word	0xfffff7ff

0800421c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d101      	bne.n	800422e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e030      	b.n	8004290 <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2224      	movs	r2, #36	; 0x24
 8004232:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2101      	movs	r1, #1
 8004240:	438a      	bics	r2, r1
 8004242:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2200      	movs	r2, #0
 800424a:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2200      	movs	r2, #0
 8004252:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2200      	movs	r2, #0
 800425a:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	0018      	movs	r0, r3
 8004260:	f7fe f9fa 	bl	8002658 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2284      	movs	r2, #132	; 0x84
 8004268:	2100      	movs	r1, #0
 800426a:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2280      	movs	r2, #128	; 0x80
 8004276:	2100      	movs	r1, #0
 8004278:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2278      	movs	r2, #120	; 0x78
 800428a:	2100      	movs	r1, #0
 800428c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	0018      	movs	r0, r3
 8004292:	46bd      	mov	sp, r7
 8004294:	b002      	add	sp, #8
 8004296:	bd80      	pop	{r7, pc}

08004298 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b08a      	sub	sp, #40	; 0x28
 800429c:	af02      	add	r7, sp, #8
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	603b      	str	r3, [r7, #0]
 80042a4:	1dbb      	adds	r3, r7, #6
 80042a6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042ac:	2b20      	cmp	r3, #32
 80042ae:	d000      	beq.n	80042b2 <HAL_UART_Transmit+0x1a>
 80042b0:	e08d      	b.n	80043ce <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d003      	beq.n	80042c0 <HAL_UART_Transmit+0x28>
 80042b8:	1dbb      	adds	r3, r7, #6
 80042ba:	881b      	ldrh	r3, [r3, #0]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d101      	bne.n	80042c4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e085      	b.n	80043d0 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	689a      	ldr	r2, [r3, #8]
 80042c8:	2380      	movs	r3, #128	; 0x80
 80042ca:	015b      	lsls	r3, r3, #5
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d109      	bne.n	80042e4 <HAL_UART_Transmit+0x4c>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d105      	bne.n	80042e4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2201      	movs	r2, #1
 80042dc:	4013      	ands	r3, r2
 80042de:	d001      	beq.n	80042e4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e075      	b.n	80043d0 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2284      	movs	r2, #132	; 0x84
 80042e8:	2100      	movs	r1, #0
 80042ea:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2221      	movs	r2, #33	; 0x21
 80042f0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042f2:	f7fe fb5d 	bl	80029b0 <HAL_GetTick>
 80042f6:	0003      	movs	r3, r0
 80042f8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	1dba      	adds	r2, r7, #6
 80042fe:	2150      	movs	r1, #80	; 0x50
 8004300:	8812      	ldrh	r2, [r2, #0]
 8004302:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	1dba      	adds	r2, r7, #6
 8004308:	2152      	movs	r1, #82	; 0x52
 800430a:	8812      	ldrh	r2, [r2, #0]
 800430c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	689a      	ldr	r2, [r3, #8]
 8004312:	2380      	movs	r3, #128	; 0x80
 8004314:	015b      	lsls	r3, r3, #5
 8004316:	429a      	cmp	r2, r3
 8004318:	d108      	bne.n	800432c <HAL_UART_Transmit+0x94>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d104      	bne.n	800432c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8004322:	2300      	movs	r3, #0
 8004324:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	61bb      	str	r3, [r7, #24]
 800432a:	e003      	b.n	8004334 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004330:	2300      	movs	r3, #0
 8004332:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004334:	e030      	b.n	8004398 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	0013      	movs	r3, r2
 8004340:	2200      	movs	r2, #0
 8004342:	2180      	movs	r1, #128	; 0x80
 8004344:	f000 fe10 	bl	8004f68 <UART_WaitOnFlagUntilTimeout>
 8004348:	1e03      	subs	r3, r0, #0
 800434a:	d004      	beq.n	8004356 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2220      	movs	r2, #32
 8004350:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e03c      	b.n	80043d0 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10b      	bne.n	8004374 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	881a      	ldrh	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	05d2      	lsls	r2, r2, #23
 8004366:	0dd2      	lsrs	r2, r2, #23
 8004368:	b292      	uxth	r2, r2
 800436a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	3302      	adds	r3, #2
 8004370:	61bb      	str	r3, [r7, #24]
 8004372:	e008      	b.n	8004386 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	781a      	ldrb	r2, [r3, #0]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	b292      	uxth	r2, r2
 800437e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	3301      	adds	r3, #1
 8004384:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2252      	movs	r2, #82	; 0x52
 800438a:	5a9b      	ldrh	r3, [r3, r2]
 800438c:	b29b      	uxth	r3, r3
 800438e:	3b01      	subs	r3, #1
 8004390:	b299      	uxth	r1, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2252      	movs	r2, #82	; 0x52
 8004396:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2252      	movs	r2, #82	; 0x52
 800439c:	5a9b      	ldrh	r3, [r3, r2]
 800439e:	b29b      	uxth	r3, r3
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1c8      	bne.n	8004336 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	0013      	movs	r3, r2
 80043ae:	2200      	movs	r2, #0
 80043b0:	2140      	movs	r1, #64	; 0x40
 80043b2:	f000 fdd9 	bl	8004f68 <UART_WaitOnFlagUntilTimeout>
 80043b6:	1e03      	subs	r3, r0, #0
 80043b8:	d004      	beq.n	80043c4 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2220      	movs	r2, #32
 80043be:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e005      	b.n	80043d0 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2220      	movs	r2, #32
 80043c8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80043ca:	2300      	movs	r3, #0
 80043cc:	e000      	b.n	80043d0 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80043ce:	2302      	movs	r3, #2
  }
}
 80043d0:	0018      	movs	r0, r3
 80043d2:	46bd      	mov	sp, r7
 80043d4:	b008      	add	sp, #32
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b088      	sub	sp, #32
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	1dbb      	adds	r3, r7, #6
 80043e4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2280      	movs	r2, #128	; 0x80
 80043ea:	589b      	ldr	r3, [r3, r2]
 80043ec:	2b20      	cmp	r3, #32
 80043ee:	d145      	bne.n	800447c <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <HAL_UART_Receive_IT+0x26>
 80043f6:	1dbb      	adds	r3, r7, #6
 80043f8:	881b      	ldrh	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e03d      	b.n	800447e <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	689a      	ldr	r2, [r3, #8]
 8004406:	2380      	movs	r3, #128	; 0x80
 8004408:	015b      	lsls	r3, r3, #5
 800440a:	429a      	cmp	r2, r3
 800440c:	d109      	bne.n	8004422 <HAL_UART_Receive_IT+0x4a>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	691b      	ldr	r3, [r3, #16]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d105      	bne.n	8004422 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2201      	movs	r2, #1
 800441a:	4013      	ands	r3, r2
 800441c:	d001      	beq.n	8004422 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e02d      	b.n	800447e <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	2380      	movs	r3, #128	; 0x80
 8004430:	041b      	lsls	r3, r3, #16
 8004432:	4013      	ands	r3, r2
 8004434:	d019      	beq.n	800446a <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004436:	f3ef 8310 	mrs	r3, PRIMASK
 800443a:	613b      	str	r3, [r7, #16]
  return(result);
 800443c:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800443e:	61fb      	str	r3, [r7, #28]
 8004440:	2301      	movs	r3, #1
 8004442:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	f383 8810 	msr	PRIMASK, r3
}
 800444a:	46c0      	nop			; (mov r8, r8)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2180      	movs	r1, #128	; 0x80
 8004458:	04c9      	lsls	r1, r1, #19
 800445a:	430a      	orrs	r2, r1
 800445c:	601a      	str	r2, [r3, #0]
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	f383 8810 	msr	PRIMASK, r3
}
 8004468:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800446a:	1dbb      	adds	r3, r7, #6
 800446c:	881a      	ldrh	r2, [r3, #0]
 800446e:	68b9      	ldr	r1, [r7, #8]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	0018      	movs	r0, r3
 8004474:	f000 fde2 	bl	800503c <UART_Start_Receive_IT>
 8004478:	0003      	movs	r3, r0
 800447a:	e000      	b.n	800447e <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800447c:	2302      	movs	r3, #2
  }
}
 800447e:	0018      	movs	r0, r3
 8004480:	46bd      	mov	sp, r7
 8004482:	b008      	add	sp, #32
 8004484:	bd80      	pop	{r7, pc}
	...

08004488 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004488:	b590      	push	{r4, r7, lr}
 800448a:	b0ab      	sub	sp, #172	; 0xac
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	69db      	ldr	r3, [r3, #28]
 8004496:	22a4      	movs	r2, #164	; 0xa4
 8004498:	18b9      	adds	r1, r7, r2
 800449a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	20a0      	movs	r0, #160	; 0xa0
 80044a4:	1839      	adds	r1, r7, r0
 80044a6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	219c      	movs	r1, #156	; 0x9c
 80044b0:	1879      	adds	r1, r7, r1
 80044b2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80044b4:	0011      	movs	r1, r2
 80044b6:	18bb      	adds	r3, r7, r2
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a99      	ldr	r2, [pc, #612]	; (8004720 <HAL_UART_IRQHandler+0x298>)
 80044bc:	4013      	ands	r3, r2
 80044be:	2298      	movs	r2, #152	; 0x98
 80044c0:	18bc      	adds	r4, r7, r2
 80044c2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80044c4:	18bb      	adds	r3, r7, r2
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d114      	bne.n	80044f6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80044cc:	187b      	adds	r3, r7, r1
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2220      	movs	r2, #32
 80044d2:	4013      	ands	r3, r2
 80044d4:	d00f      	beq.n	80044f6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80044d6:	183b      	adds	r3, r7, r0
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2220      	movs	r2, #32
 80044dc:	4013      	ands	r3, r2
 80044de:	d00a      	beq.n	80044f6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d100      	bne.n	80044ea <HAL_UART_IRQHandler+0x62>
 80044e8:	e286      	b.n	80049f8 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	0010      	movs	r0, r2
 80044f2:	4798      	blx	r3
      }
      return;
 80044f4:	e280      	b.n	80049f8 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80044f6:	2398      	movs	r3, #152	; 0x98
 80044f8:	18fb      	adds	r3, r7, r3
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d100      	bne.n	8004502 <HAL_UART_IRQHandler+0x7a>
 8004500:	e114      	b.n	800472c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004502:	239c      	movs	r3, #156	; 0x9c
 8004504:	18fb      	adds	r3, r7, r3
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2201      	movs	r2, #1
 800450a:	4013      	ands	r3, r2
 800450c:	d106      	bne.n	800451c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800450e:	23a0      	movs	r3, #160	; 0xa0
 8004510:	18fb      	adds	r3, r7, r3
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a83      	ldr	r2, [pc, #524]	; (8004724 <HAL_UART_IRQHandler+0x29c>)
 8004516:	4013      	ands	r3, r2
 8004518:	d100      	bne.n	800451c <HAL_UART_IRQHandler+0x94>
 800451a:	e107      	b.n	800472c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800451c:	23a4      	movs	r3, #164	; 0xa4
 800451e:	18fb      	adds	r3, r7, r3
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	2201      	movs	r2, #1
 8004524:	4013      	ands	r3, r2
 8004526:	d012      	beq.n	800454e <HAL_UART_IRQHandler+0xc6>
 8004528:	23a0      	movs	r3, #160	; 0xa0
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	2380      	movs	r3, #128	; 0x80
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	4013      	ands	r3, r2
 8004534:	d00b      	beq.n	800454e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2201      	movs	r2, #1
 800453c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2284      	movs	r2, #132	; 0x84
 8004542:	589b      	ldr	r3, [r3, r2]
 8004544:	2201      	movs	r2, #1
 8004546:	431a      	orrs	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2184      	movs	r1, #132	; 0x84
 800454c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800454e:	23a4      	movs	r3, #164	; 0xa4
 8004550:	18fb      	adds	r3, r7, r3
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2202      	movs	r2, #2
 8004556:	4013      	ands	r3, r2
 8004558:	d011      	beq.n	800457e <HAL_UART_IRQHandler+0xf6>
 800455a:	239c      	movs	r3, #156	; 0x9c
 800455c:	18fb      	adds	r3, r7, r3
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2201      	movs	r2, #1
 8004562:	4013      	ands	r3, r2
 8004564:	d00b      	beq.n	800457e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2202      	movs	r2, #2
 800456c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2284      	movs	r2, #132	; 0x84
 8004572:	589b      	ldr	r3, [r3, r2]
 8004574:	2204      	movs	r2, #4
 8004576:	431a      	orrs	r2, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2184      	movs	r1, #132	; 0x84
 800457c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800457e:	23a4      	movs	r3, #164	; 0xa4
 8004580:	18fb      	adds	r3, r7, r3
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2204      	movs	r2, #4
 8004586:	4013      	ands	r3, r2
 8004588:	d011      	beq.n	80045ae <HAL_UART_IRQHandler+0x126>
 800458a:	239c      	movs	r3, #156	; 0x9c
 800458c:	18fb      	adds	r3, r7, r3
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2201      	movs	r2, #1
 8004592:	4013      	ands	r3, r2
 8004594:	d00b      	beq.n	80045ae <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2204      	movs	r2, #4
 800459c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2284      	movs	r2, #132	; 0x84
 80045a2:	589b      	ldr	r3, [r3, r2]
 80045a4:	2202      	movs	r2, #2
 80045a6:	431a      	orrs	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2184      	movs	r1, #132	; 0x84
 80045ac:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80045ae:	23a4      	movs	r3, #164	; 0xa4
 80045b0:	18fb      	adds	r3, r7, r3
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2208      	movs	r2, #8
 80045b6:	4013      	ands	r3, r2
 80045b8:	d017      	beq.n	80045ea <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80045ba:	23a0      	movs	r3, #160	; 0xa0
 80045bc:	18fb      	adds	r3, r7, r3
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2220      	movs	r2, #32
 80045c2:	4013      	ands	r3, r2
 80045c4:	d105      	bne.n	80045d2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80045c6:	239c      	movs	r3, #156	; 0x9c
 80045c8:	18fb      	adds	r3, r7, r3
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2201      	movs	r2, #1
 80045ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80045d0:	d00b      	beq.n	80045ea <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2208      	movs	r2, #8
 80045d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2284      	movs	r2, #132	; 0x84
 80045de:	589b      	ldr	r3, [r3, r2]
 80045e0:	2208      	movs	r2, #8
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2184      	movs	r1, #132	; 0x84
 80045e8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80045ea:	23a4      	movs	r3, #164	; 0xa4
 80045ec:	18fb      	adds	r3, r7, r3
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	2380      	movs	r3, #128	; 0x80
 80045f2:	011b      	lsls	r3, r3, #4
 80045f4:	4013      	ands	r3, r2
 80045f6:	d013      	beq.n	8004620 <HAL_UART_IRQHandler+0x198>
 80045f8:	23a0      	movs	r3, #160	; 0xa0
 80045fa:	18fb      	adds	r3, r7, r3
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	2380      	movs	r3, #128	; 0x80
 8004600:	04db      	lsls	r3, r3, #19
 8004602:	4013      	ands	r3, r2
 8004604:	d00c      	beq.n	8004620 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2280      	movs	r2, #128	; 0x80
 800460c:	0112      	lsls	r2, r2, #4
 800460e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2284      	movs	r2, #132	; 0x84
 8004614:	589b      	ldr	r3, [r3, r2]
 8004616:	2220      	movs	r2, #32
 8004618:	431a      	orrs	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2184      	movs	r1, #132	; 0x84
 800461e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2284      	movs	r2, #132	; 0x84
 8004624:	589b      	ldr	r3, [r3, r2]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d100      	bne.n	800462c <HAL_UART_IRQHandler+0x1a4>
 800462a:	e1e7      	b.n	80049fc <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800462c:	23a4      	movs	r3, #164	; 0xa4
 800462e:	18fb      	adds	r3, r7, r3
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2220      	movs	r2, #32
 8004634:	4013      	ands	r3, r2
 8004636:	d00e      	beq.n	8004656 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004638:	23a0      	movs	r3, #160	; 0xa0
 800463a:	18fb      	adds	r3, r7, r3
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2220      	movs	r2, #32
 8004640:	4013      	ands	r3, r2
 8004642:	d008      	beq.n	8004656 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004648:	2b00      	cmp	r3, #0
 800464a:	d004      	beq.n	8004656 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	0010      	movs	r0, r2
 8004654:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2284      	movs	r2, #132	; 0x84
 800465a:	589b      	ldr	r3, [r3, r2]
 800465c:	2194      	movs	r1, #148	; 0x94
 800465e:	187a      	adds	r2, r7, r1
 8004660:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	2240      	movs	r2, #64	; 0x40
 800466a:	4013      	ands	r3, r2
 800466c:	2b40      	cmp	r3, #64	; 0x40
 800466e:	d004      	beq.n	800467a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004670:	187b      	adds	r3, r7, r1
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2228      	movs	r2, #40	; 0x28
 8004676:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004678:	d047      	beq.n	800470a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	0018      	movs	r0, r3
 800467e:	f000 fd93 	bl	80051a8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	2240      	movs	r2, #64	; 0x40
 800468a:	4013      	ands	r3, r2
 800468c:	2b40      	cmp	r3, #64	; 0x40
 800468e:	d137      	bne.n	8004700 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004690:	f3ef 8310 	mrs	r3, PRIMASK
 8004694:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004696:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004698:	2090      	movs	r0, #144	; 0x90
 800469a:	183a      	adds	r2, r7, r0
 800469c:	6013      	str	r3, [r2, #0]
 800469e:	2301      	movs	r3, #1
 80046a0:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80046a4:	f383 8810 	msr	PRIMASK, r3
}
 80046a8:	46c0      	nop			; (mov r8, r8)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	689a      	ldr	r2, [r3, #8]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2140      	movs	r1, #64	; 0x40
 80046b6:	438a      	bics	r2, r1
 80046b8:	609a      	str	r2, [r3, #8]
 80046ba:	183b      	adds	r3, r7, r0
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80046c2:	f383 8810 	msr	PRIMASK, r3
}
 80046c6:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d012      	beq.n	80046f6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046d4:	4a14      	ldr	r2, [pc, #80]	; (8004728 <HAL_UART_IRQHandler+0x2a0>)
 80046d6:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046dc:	0018      	movs	r0, r3
 80046de:	f7fe fab9 	bl	8002c54 <HAL_DMA_Abort_IT>
 80046e2:	1e03      	subs	r3, r0, #0
 80046e4:	d01a      	beq.n	800471c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046f0:	0018      	movs	r0, r3
 80046f2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046f4:	e012      	b.n	800471c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	0018      	movs	r0, r3
 80046fa:	f7fd fbe9 	bl	8001ed0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046fe:	e00d      	b.n	800471c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	0018      	movs	r0, r3
 8004704:	f7fd fbe4 	bl	8001ed0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004708:	e008      	b.n	800471c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	0018      	movs	r0, r3
 800470e:	f7fd fbdf 	bl	8001ed0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2284      	movs	r2, #132	; 0x84
 8004716:	2100      	movs	r1, #0
 8004718:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800471a:	e16f      	b.n	80049fc <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800471c:	46c0      	nop			; (mov r8, r8)
    return;
 800471e:	e16d      	b.n	80049fc <HAL_UART_IRQHandler+0x574>
 8004720:	0000080f 	.word	0x0000080f
 8004724:	04000120 	.word	0x04000120
 8004728:	08005271 	.word	0x08005271

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004730:	2b01      	cmp	r3, #1
 8004732:	d000      	beq.n	8004736 <HAL_UART_IRQHandler+0x2ae>
 8004734:	e139      	b.n	80049aa <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004736:	23a4      	movs	r3, #164	; 0xa4
 8004738:	18fb      	adds	r3, r7, r3
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2210      	movs	r2, #16
 800473e:	4013      	ands	r3, r2
 8004740:	d100      	bne.n	8004744 <HAL_UART_IRQHandler+0x2bc>
 8004742:	e132      	b.n	80049aa <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004744:	23a0      	movs	r3, #160	; 0xa0
 8004746:	18fb      	adds	r3, r7, r3
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2210      	movs	r2, #16
 800474c:	4013      	ands	r3, r2
 800474e:	d100      	bne.n	8004752 <HAL_UART_IRQHandler+0x2ca>
 8004750:	e12b      	b.n	80049aa <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2210      	movs	r2, #16
 8004758:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	2240      	movs	r2, #64	; 0x40
 8004762:	4013      	ands	r3, r2
 8004764:	2b40      	cmp	r3, #64	; 0x40
 8004766:	d000      	beq.n	800476a <HAL_UART_IRQHandler+0x2e2>
 8004768:	e09f      	b.n	80048aa <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685a      	ldr	r2, [r3, #4]
 8004772:	217e      	movs	r1, #126	; 0x7e
 8004774:	187b      	adds	r3, r7, r1
 8004776:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004778:	187b      	adds	r3, r7, r1
 800477a:	881b      	ldrh	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d100      	bne.n	8004782 <HAL_UART_IRQHandler+0x2fa>
 8004780:	e13e      	b.n	8004a00 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2258      	movs	r2, #88	; 0x58
 8004786:	5a9b      	ldrh	r3, [r3, r2]
 8004788:	187a      	adds	r2, r7, r1
 800478a:	8812      	ldrh	r2, [r2, #0]
 800478c:	429a      	cmp	r2, r3
 800478e:	d300      	bcc.n	8004792 <HAL_UART_IRQHandler+0x30a>
 8004790:	e136      	b.n	8004a00 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	187a      	adds	r2, r7, r1
 8004796:	215a      	movs	r1, #90	; 0x5a
 8004798:	8812      	ldrh	r2, [r2, #0]
 800479a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	2b20      	cmp	r3, #32
 80047a4:	d06f      	beq.n	8004886 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047a6:	f3ef 8310 	mrs	r3, PRIMASK
 80047aa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80047ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047ae:	67bb      	str	r3, [r7, #120]	; 0x78
 80047b0:	2301      	movs	r3, #1
 80047b2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047b6:	f383 8810 	msr	PRIMASK, r3
}
 80047ba:	46c0      	nop			; (mov r8, r8)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4992      	ldr	r1, [pc, #584]	; (8004a10 <HAL_UART_IRQHandler+0x588>)
 80047c8:	400a      	ands	r2, r1
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80047ce:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d2:	f383 8810 	msr	PRIMASK, r3
}
 80047d6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047d8:	f3ef 8310 	mrs	r3, PRIMASK
 80047dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80047de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047e0:	677b      	str	r3, [r7, #116]	; 0x74
 80047e2:	2301      	movs	r3, #1
 80047e4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047e8:	f383 8810 	msr	PRIMASK, r3
}
 80047ec:	46c0      	nop			; (mov r8, r8)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	689a      	ldr	r2, [r3, #8]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2101      	movs	r1, #1
 80047fa:	438a      	bics	r2, r1
 80047fc:	609a      	str	r2, [r3, #8]
 80047fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004800:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004802:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004804:	f383 8810 	msr	PRIMASK, r3
}
 8004808:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800480a:	f3ef 8310 	mrs	r3, PRIMASK
 800480e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004810:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004812:	673b      	str	r3, [r7, #112]	; 0x70
 8004814:	2301      	movs	r3, #1
 8004816:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004818:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800481a:	f383 8810 	msr	PRIMASK, r3
}
 800481e:	46c0      	nop			; (mov r8, r8)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689a      	ldr	r2, [r3, #8]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	2140      	movs	r1, #64	; 0x40
 800482c:	438a      	bics	r2, r1
 800482e:	609a      	str	r2, [r3, #8]
 8004830:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004832:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004834:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004836:	f383 8810 	msr	PRIMASK, r3
}
 800483a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2280      	movs	r2, #128	; 0x80
 8004840:	2120      	movs	r1, #32
 8004842:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800484a:	f3ef 8310 	mrs	r3, PRIMASK
 800484e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004850:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004852:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004854:	2301      	movs	r3, #1
 8004856:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004858:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800485a:	f383 8810 	msr	PRIMASK, r3
}
 800485e:	46c0      	nop			; (mov r8, r8)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2110      	movs	r1, #16
 800486c:	438a      	bics	r2, r1
 800486e:	601a      	str	r2, [r3, #0]
 8004870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004872:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004874:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004876:	f383 8810 	msr	PRIMASK, r3
}
 800487a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004880:	0018      	movs	r0, r3
 8004882:	f7fe f9af 	bl	8002be4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2202      	movs	r2, #2
 800488a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2258      	movs	r2, #88	; 0x58
 8004890:	5a9a      	ldrh	r2, [r3, r2]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	215a      	movs	r1, #90	; 0x5a
 8004896:	5a5b      	ldrh	r3, [r3, r1]
 8004898:	b29b      	uxth	r3, r3
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	b29a      	uxth	r2, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	0011      	movs	r1, r2
 80048a2:	0018      	movs	r0, r3
 80048a4:	f000 f8b8 	bl	8004a18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80048a8:	e0aa      	b.n	8004a00 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2258      	movs	r2, #88	; 0x58
 80048ae:	5a99      	ldrh	r1, [r3, r2]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	225a      	movs	r2, #90	; 0x5a
 80048b4:	5a9b      	ldrh	r3, [r3, r2]
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	208e      	movs	r0, #142	; 0x8e
 80048ba:	183b      	adds	r3, r7, r0
 80048bc:	1a8a      	subs	r2, r1, r2
 80048be:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	225a      	movs	r2, #90	; 0x5a
 80048c4:	5a9b      	ldrh	r3, [r3, r2]
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d100      	bne.n	80048ce <HAL_UART_IRQHandler+0x446>
 80048cc:	e09a      	b.n	8004a04 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 80048ce:	183b      	adds	r3, r7, r0
 80048d0:	881b      	ldrh	r3, [r3, #0]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d100      	bne.n	80048d8 <HAL_UART_IRQHandler+0x450>
 80048d6:	e095      	b.n	8004a04 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048d8:	f3ef 8310 	mrs	r3, PRIMASK
 80048dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80048de:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048e0:	2488      	movs	r4, #136	; 0x88
 80048e2:	193a      	adds	r2, r7, r4
 80048e4:	6013      	str	r3, [r2, #0]
 80048e6:	2301      	movs	r3, #1
 80048e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	f383 8810 	msr	PRIMASK, r3
}
 80048f0:	46c0      	nop			; (mov r8, r8)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4945      	ldr	r1, [pc, #276]	; (8004a14 <HAL_UART_IRQHandler+0x58c>)
 80048fe:	400a      	ands	r2, r1
 8004900:	601a      	str	r2, [r3, #0]
 8004902:	193b      	adds	r3, r7, r4
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	f383 8810 	msr	PRIMASK, r3
}
 800490e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004910:	f3ef 8310 	mrs	r3, PRIMASK
 8004914:	61bb      	str	r3, [r7, #24]
  return(result);
 8004916:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004918:	2484      	movs	r4, #132	; 0x84
 800491a:	193a      	adds	r2, r7, r4
 800491c:	6013      	str	r3, [r2, #0]
 800491e:	2301      	movs	r3, #1
 8004920:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	f383 8810 	msr	PRIMASK, r3
}
 8004928:	46c0      	nop			; (mov r8, r8)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2101      	movs	r1, #1
 8004936:	438a      	bics	r2, r1
 8004938:	609a      	str	r2, [r3, #8]
 800493a:	193b      	adds	r3, r7, r4
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004940:	6a3b      	ldr	r3, [r7, #32]
 8004942:	f383 8810 	msr	PRIMASK, r3
}
 8004946:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2280      	movs	r2, #128	; 0x80
 800494c:	2120      	movs	r1, #32
 800494e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800495c:	f3ef 8310 	mrs	r3, PRIMASK
 8004960:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004962:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004964:	2480      	movs	r4, #128	; 0x80
 8004966:	193a      	adds	r2, r7, r4
 8004968:	6013      	str	r3, [r2, #0]
 800496a:	2301      	movs	r3, #1
 800496c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004970:	f383 8810 	msr	PRIMASK, r3
}
 8004974:	46c0      	nop			; (mov r8, r8)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2110      	movs	r1, #16
 8004982:	438a      	bics	r2, r1
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	193b      	adds	r3, r7, r4
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800498c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800498e:	f383 8810 	msr	PRIMASK, r3
}
 8004992:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2202      	movs	r2, #2
 8004998:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800499a:	183b      	adds	r3, r7, r0
 800499c:	881a      	ldrh	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	0011      	movs	r1, r2
 80049a2:	0018      	movs	r0, r3
 80049a4:	f000 f838 	bl	8004a18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80049a8:	e02c      	b.n	8004a04 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80049aa:	23a4      	movs	r3, #164	; 0xa4
 80049ac:	18fb      	adds	r3, r7, r3
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2280      	movs	r2, #128	; 0x80
 80049b2:	4013      	ands	r3, r2
 80049b4:	d00f      	beq.n	80049d6 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80049b6:	23a0      	movs	r3, #160	; 0xa0
 80049b8:	18fb      	adds	r3, r7, r3
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2280      	movs	r2, #128	; 0x80
 80049be:	4013      	ands	r3, r2
 80049c0:	d009      	beq.n	80049d6 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d01e      	beq.n	8004a08 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	0010      	movs	r0, r2
 80049d2:	4798      	blx	r3
    }
    return;
 80049d4:	e018      	b.n	8004a08 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80049d6:	23a4      	movs	r3, #164	; 0xa4
 80049d8:	18fb      	adds	r3, r7, r3
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2240      	movs	r2, #64	; 0x40
 80049de:	4013      	ands	r3, r2
 80049e0:	d013      	beq.n	8004a0a <HAL_UART_IRQHandler+0x582>
 80049e2:	23a0      	movs	r3, #160	; 0xa0
 80049e4:	18fb      	adds	r3, r7, r3
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2240      	movs	r2, #64	; 0x40
 80049ea:	4013      	ands	r3, r2
 80049ec:	d00d      	beq.n	8004a0a <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	0018      	movs	r0, r3
 80049f2:	f000 fc54 	bl	800529e <UART_EndTransmit_IT>
    return;
 80049f6:	e008      	b.n	8004a0a <HAL_UART_IRQHandler+0x582>
      return;
 80049f8:	46c0      	nop			; (mov r8, r8)
 80049fa:	e006      	b.n	8004a0a <HAL_UART_IRQHandler+0x582>
    return;
 80049fc:	46c0      	nop			; (mov r8, r8)
 80049fe:	e004      	b.n	8004a0a <HAL_UART_IRQHandler+0x582>
      return;
 8004a00:	46c0      	nop			; (mov r8, r8)
 8004a02:	e002      	b.n	8004a0a <HAL_UART_IRQHandler+0x582>
      return;
 8004a04:	46c0      	nop			; (mov r8, r8)
 8004a06:	e000      	b.n	8004a0a <HAL_UART_IRQHandler+0x582>
    return;
 8004a08:	46c0      	nop			; (mov r8, r8)
  }

}
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b02b      	add	sp, #172	; 0xac
 8004a0e:	bd90      	pop	{r4, r7, pc}
 8004a10:	fffffeff 	.word	0xfffffeff
 8004a14:	fffffedf 	.word	0xfffffedf

08004a18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	000a      	movs	r2, r1
 8004a22:	1cbb      	adds	r3, r7, #2
 8004a24:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004a26:	46c0      	nop			; (mov r8, r8)
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	b002      	add	sp, #8
 8004a2c:	bd80      	pop	{r7, pc}
	...

08004a30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b088      	sub	sp, #32
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a38:	231e      	movs	r3, #30
 8004a3a:	18fb      	adds	r3, r7, r3
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	689a      	ldr	r2, [r3, #8]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	431a      	orrs	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	431a      	orrs	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a8d      	ldr	r2, [pc, #564]	; (8004c94 <UART_SetConfig+0x264>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	0019      	movs	r1, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	4a88      	ldr	r2, [pc, #544]	; (8004c98 <UART_SetConfig+0x268>)
 8004a76:	4013      	ands	r3, r2
 8004a78:	0019      	movs	r1, r3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	68da      	ldr	r2, [r3, #12]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	4a7f      	ldr	r2, [pc, #508]	; (8004c9c <UART_SetConfig+0x26c>)
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	0019      	movs	r1, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a7b      	ldr	r2, [pc, #492]	; (8004ca0 <UART_SetConfig+0x270>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d127      	bne.n	8004b06 <UART_SetConfig+0xd6>
 8004ab6:	4b7b      	ldr	r3, [pc, #492]	; (8004ca4 <UART_SetConfig+0x274>)
 8004ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aba:	2203      	movs	r2, #3
 8004abc:	4013      	ands	r3, r2
 8004abe:	2b03      	cmp	r3, #3
 8004ac0:	d00d      	beq.n	8004ade <UART_SetConfig+0xae>
 8004ac2:	d81b      	bhi.n	8004afc <UART_SetConfig+0xcc>
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d014      	beq.n	8004af2 <UART_SetConfig+0xc2>
 8004ac8:	d818      	bhi.n	8004afc <UART_SetConfig+0xcc>
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d002      	beq.n	8004ad4 <UART_SetConfig+0xa4>
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d00a      	beq.n	8004ae8 <UART_SetConfig+0xb8>
 8004ad2:	e013      	b.n	8004afc <UART_SetConfig+0xcc>
 8004ad4:	231f      	movs	r3, #31
 8004ad6:	18fb      	adds	r3, r7, r3
 8004ad8:	2200      	movs	r2, #0
 8004ada:	701a      	strb	r2, [r3, #0]
 8004adc:	e021      	b.n	8004b22 <UART_SetConfig+0xf2>
 8004ade:	231f      	movs	r3, #31
 8004ae0:	18fb      	adds	r3, r7, r3
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	701a      	strb	r2, [r3, #0]
 8004ae6:	e01c      	b.n	8004b22 <UART_SetConfig+0xf2>
 8004ae8:	231f      	movs	r3, #31
 8004aea:	18fb      	adds	r3, r7, r3
 8004aec:	2204      	movs	r2, #4
 8004aee:	701a      	strb	r2, [r3, #0]
 8004af0:	e017      	b.n	8004b22 <UART_SetConfig+0xf2>
 8004af2:	231f      	movs	r3, #31
 8004af4:	18fb      	adds	r3, r7, r3
 8004af6:	2208      	movs	r2, #8
 8004af8:	701a      	strb	r2, [r3, #0]
 8004afa:	e012      	b.n	8004b22 <UART_SetConfig+0xf2>
 8004afc:	231f      	movs	r3, #31
 8004afe:	18fb      	adds	r3, r7, r3
 8004b00:	2210      	movs	r2, #16
 8004b02:	701a      	strb	r2, [r3, #0]
 8004b04:	e00d      	b.n	8004b22 <UART_SetConfig+0xf2>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a67      	ldr	r2, [pc, #412]	; (8004ca8 <UART_SetConfig+0x278>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d104      	bne.n	8004b1a <UART_SetConfig+0xea>
 8004b10:	231f      	movs	r3, #31
 8004b12:	18fb      	adds	r3, r7, r3
 8004b14:	2200      	movs	r2, #0
 8004b16:	701a      	strb	r2, [r3, #0]
 8004b18:	e003      	b.n	8004b22 <UART_SetConfig+0xf2>
 8004b1a:	231f      	movs	r3, #31
 8004b1c:	18fb      	adds	r3, r7, r3
 8004b1e:	2210      	movs	r2, #16
 8004b20:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	69da      	ldr	r2, [r3, #28]
 8004b26:	2380      	movs	r3, #128	; 0x80
 8004b28:	021b      	lsls	r3, r3, #8
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d15c      	bne.n	8004be8 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8004b2e:	231f      	movs	r3, #31
 8004b30:	18fb      	adds	r3, r7, r3
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	2b08      	cmp	r3, #8
 8004b36:	d015      	beq.n	8004b64 <UART_SetConfig+0x134>
 8004b38:	dc18      	bgt.n	8004b6c <UART_SetConfig+0x13c>
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d00d      	beq.n	8004b5a <UART_SetConfig+0x12a>
 8004b3e:	dc15      	bgt.n	8004b6c <UART_SetConfig+0x13c>
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d002      	beq.n	8004b4a <UART_SetConfig+0x11a>
 8004b44:	2b02      	cmp	r3, #2
 8004b46:	d005      	beq.n	8004b54 <UART_SetConfig+0x124>
 8004b48:	e010      	b.n	8004b6c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b4a:	f7fe ffa9 	bl	8003aa0 <HAL_RCC_GetPCLK1Freq>
 8004b4e:	0003      	movs	r3, r0
 8004b50:	61bb      	str	r3, [r7, #24]
        break;
 8004b52:	e012      	b.n	8004b7a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b54:	4b55      	ldr	r3, [pc, #340]	; (8004cac <UART_SetConfig+0x27c>)
 8004b56:	61bb      	str	r3, [r7, #24]
        break;
 8004b58:	e00f      	b.n	8004b7a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b5a:	f7fe ff3f 	bl	80039dc <HAL_RCC_GetSysClockFreq>
 8004b5e:	0003      	movs	r3, r0
 8004b60:	61bb      	str	r3, [r7, #24]
        break;
 8004b62:	e00a      	b.n	8004b7a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b64:	2380      	movs	r3, #128	; 0x80
 8004b66:	021b      	lsls	r3, r3, #8
 8004b68:	61bb      	str	r3, [r7, #24]
        break;
 8004b6a:	e006      	b.n	8004b7a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b70:	231e      	movs	r3, #30
 8004b72:	18fb      	adds	r3, r7, r3
 8004b74:	2201      	movs	r2, #1
 8004b76:	701a      	strb	r2, [r3, #0]
        break;
 8004b78:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d100      	bne.n	8004b82 <UART_SetConfig+0x152>
 8004b80:	e07a      	b.n	8004c78 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	005a      	lsls	r2, r3, #1
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	085b      	lsrs	r3, r3, #1
 8004b8c:	18d2      	adds	r2, r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	0019      	movs	r1, r3
 8004b94:	0010      	movs	r0, r2
 8004b96:	f7fb fab7 	bl	8000108 <__udivsi3>
 8004b9a:	0003      	movs	r3, r0
 8004b9c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	2b0f      	cmp	r3, #15
 8004ba2:	d91c      	bls.n	8004bde <UART_SetConfig+0x1ae>
 8004ba4:	693a      	ldr	r2, [r7, #16]
 8004ba6:	2380      	movs	r3, #128	; 0x80
 8004ba8:	025b      	lsls	r3, r3, #9
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d217      	bcs.n	8004bde <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	200e      	movs	r0, #14
 8004bb4:	183b      	adds	r3, r7, r0
 8004bb6:	210f      	movs	r1, #15
 8004bb8:	438a      	bics	r2, r1
 8004bba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	085b      	lsrs	r3, r3, #1
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	2207      	movs	r2, #7
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	b299      	uxth	r1, r3
 8004bc8:	183b      	adds	r3, r7, r0
 8004bca:	183a      	adds	r2, r7, r0
 8004bcc:	8812      	ldrh	r2, [r2, #0]
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	183a      	adds	r2, r7, r0
 8004bd8:	8812      	ldrh	r2, [r2, #0]
 8004bda:	60da      	str	r2, [r3, #12]
 8004bdc:	e04c      	b.n	8004c78 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004bde:	231e      	movs	r3, #30
 8004be0:	18fb      	adds	r3, r7, r3
 8004be2:	2201      	movs	r2, #1
 8004be4:	701a      	strb	r2, [r3, #0]
 8004be6:	e047      	b.n	8004c78 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004be8:	231f      	movs	r3, #31
 8004bea:	18fb      	adds	r3, r7, r3
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	2b08      	cmp	r3, #8
 8004bf0:	d015      	beq.n	8004c1e <UART_SetConfig+0x1ee>
 8004bf2:	dc18      	bgt.n	8004c26 <UART_SetConfig+0x1f6>
 8004bf4:	2b04      	cmp	r3, #4
 8004bf6:	d00d      	beq.n	8004c14 <UART_SetConfig+0x1e4>
 8004bf8:	dc15      	bgt.n	8004c26 <UART_SetConfig+0x1f6>
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d002      	beq.n	8004c04 <UART_SetConfig+0x1d4>
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d005      	beq.n	8004c0e <UART_SetConfig+0x1de>
 8004c02:	e010      	b.n	8004c26 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c04:	f7fe ff4c 	bl	8003aa0 <HAL_RCC_GetPCLK1Freq>
 8004c08:	0003      	movs	r3, r0
 8004c0a:	61bb      	str	r3, [r7, #24]
        break;
 8004c0c:	e012      	b.n	8004c34 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c0e:	4b27      	ldr	r3, [pc, #156]	; (8004cac <UART_SetConfig+0x27c>)
 8004c10:	61bb      	str	r3, [r7, #24]
        break;
 8004c12:	e00f      	b.n	8004c34 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c14:	f7fe fee2 	bl	80039dc <HAL_RCC_GetSysClockFreq>
 8004c18:	0003      	movs	r3, r0
 8004c1a:	61bb      	str	r3, [r7, #24]
        break;
 8004c1c:	e00a      	b.n	8004c34 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c1e:	2380      	movs	r3, #128	; 0x80
 8004c20:	021b      	lsls	r3, r3, #8
 8004c22:	61bb      	str	r3, [r7, #24]
        break;
 8004c24:	e006      	b.n	8004c34 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004c26:	2300      	movs	r3, #0
 8004c28:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c2a:	231e      	movs	r3, #30
 8004c2c:	18fb      	adds	r3, r7, r3
 8004c2e:	2201      	movs	r2, #1
 8004c30:	701a      	strb	r2, [r3, #0]
        break;
 8004c32:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d01e      	beq.n	8004c78 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	085a      	lsrs	r2, r3, #1
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	18d2      	adds	r2, r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	0019      	movs	r1, r3
 8004c4a:	0010      	movs	r0, r2
 8004c4c:	f7fb fa5c 	bl	8000108 <__udivsi3>
 8004c50:	0003      	movs	r3, r0
 8004c52:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	2b0f      	cmp	r3, #15
 8004c58:	d90a      	bls.n	8004c70 <UART_SetConfig+0x240>
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	2380      	movs	r3, #128	; 0x80
 8004c5e:	025b      	lsls	r3, r3, #9
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d205      	bcs.n	8004c70 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	60da      	str	r2, [r3, #12]
 8004c6e:	e003      	b.n	8004c78 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004c70:	231e      	movs	r3, #30
 8004c72:	18fb      	adds	r3, r7, r3
 8004c74:	2201      	movs	r2, #1
 8004c76:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004c84:	231e      	movs	r3, #30
 8004c86:	18fb      	adds	r3, r7, r3
 8004c88:	781b      	ldrb	r3, [r3, #0]
}
 8004c8a:	0018      	movs	r0, r3
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	b008      	add	sp, #32
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	46c0      	nop			; (mov r8, r8)
 8004c94:	ffff69f3 	.word	0xffff69f3
 8004c98:	ffffcfff 	.word	0xffffcfff
 8004c9c:	fffff4ff 	.word	0xfffff4ff
 8004ca0:	40013800 	.word	0x40013800
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	40004400 	.word	0x40004400
 8004cac:	007a1200 	.word	0x007a1200

08004cb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	d00b      	beq.n	8004cda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	4a4a      	ldr	r2, [pc, #296]	; (8004df4 <UART_AdvFeatureConfig+0x144>)
 8004cca:	4013      	ands	r3, r2
 8004ccc:	0019      	movs	r1, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	430a      	orrs	r2, r1
 8004cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cde:	2202      	movs	r2, #2
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	d00b      	beq.n	8004cfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	4a43      	ldr	r2, [pc, #268]	; (8004df8 <UART_AdvFeatureConfig+0x148>)
 8004cec:	4013      	ands	r3, r2
 8004cee:	0019      	movs	r1, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d00:	2204      	movs	r2, #4
 8004d02:	4013      	ands	r3, r2
 8004d04:	d00b      	beq.n	8004d1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	4a3b      	ldr	r2, [pc, #236]	; (8004dfc <UART_AdvFeatureConfig+0x14c>)
 8004d0e:	4013      	ands	r3, r2
 8004d10:	0019      	movs	r1, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d22:	2208      	movs	r2, #8
 8004d24:	4013      	ands	r3, r2
 8004d26:	d00b      	beq.n	8004d40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	4a34      	ldr	r2, [pc, #208]	; (8004e00 <UART_AdvFeatureConfig+0x150>)
 8004d30:	4013      	ands	r3, r2
 8004d32:	0019      	movs	r1, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d44:	2210      	movs	r2, #16
 8004d46:	4013      	ands	r3, r2
 8004d48:	d00b      	beq.n	8004d62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	4a2c      	ldr	r2, [pc, #176]	; (8004e04 <UART_AdvFeatureConfig+0x154>)
 8004d52:	4013      	ands	r3, r2
 8004d54:	0019      	movs	r1, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	430a      	orrs	r2, r1
 8004d60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d66:	2220      	movs	r2, #32
 8004d68:	4013      	ands	r3, r2
 8004d6a:	d00b      	beq.n	8004d84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	4a25      	ldr	r2, [pc, #148]	; (8004e08 <UART_AdvFeatureConfig+0x158>)
 8004d74:	4013      	ands	r3, r2
 8004d76:	0019      	movs	r1, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	430a      	orrs	r2, r1
 8004d82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d88:	2240      	movs	r2, #64	; 0x40
 8004d8a:	4013      	ands	r3, r2
 8004d8c:	d01d      	beq.n	8004dca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	4a1d      	ldr	r2, [pc, #116]	; (8004e0c <UART_AdvFeatureConfig+0x15c>)
 8004d96:	4013      	ands	r3, r2
 8004d98:	0019      	movs	r1, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	430a      	orrs	r2, r1
 8004da4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004daa:	2380      	movs	r3, #128	; 0x80
 8004dac:	035b      	lsls	r3, r3, #13
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d10b      	bne.n	8004dca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	4a15      	ldr	r2, [pc, #84]	; (8004e10 <UART_AdvFeatureConfig+0x160>)
 8004dba:	4013      	ands	r3, r2
 8004dbc:	0019      	movs	r1, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dce:	2280      	movs	r2, #128	; 0x80
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	d00b      	beq.n	8004dec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	4a0e      	ldr	r2, [pc, #56]	; (8004e14 <UART_AdvFeatureConfig+0x164>)
 8004ddc:	4013      	ands	r3, r2
 8004dde:	0019      	movs	r1, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	605a      	str	r2, [r3, #4]
  }
}
 8004dec:	46c0      	nop			; (mov r8, r8)
 8004dee:	46bd      	mov	sp, r7
 8004df0:	b002      	add	sp, #8
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	fffdffff 	.word	0xfffdffff
 8004df8:	fffeffff 	.word	0xfffeffff
 8004dfc:	fffbffff 	.word	0xfffbffff
 8004e00:	ffff7fff 	.word	0xffff7fff
 8004e04:	ffffefff 	.word	0xffffefff
 8004e08:	ffffdfff 	.word	0xffffdfff
 8004e0c:	ffefffff 	.word	0xffefffff
 8004e10:	ff9fffff 	.word	0xff9fffff
 8004e14:	fff7ffff 	.word	0xfff7ffff

08004e18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b092      	sub	sp, #72	; 0x48
 8004e1c:	af02      	add	r7, sp, #8
 8004e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2284      	movs	r2, #132	; 0x84
 8004e24:	2100      	movs	r1, #0
 8004e26:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e28:	f7fd fdc2 	bl	80029b0 <HAL_GetTick>
 8004e2c:	0003      	movs	r3, r0
 8004e2e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2208      	movs	r2, #8
 8004e38:	4013      	ands	r3, r2
 8004e3a:	2b08      	cmp	r3, #8
 8004e3c:	d12c      	bne.n	8004e98 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e40:	2280      	movs	r2, #128	; 0x80
 8004e42:	0391      	lsls	r1, r2, #14
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	4a46      	ldr	r2, [pc, #280]	; (8004f60 <UART_CheckIdleState+0x148>)
 8004e48:	9200      	str	r2, [sp, #0]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f000 f88c 	bl	8004f68 <UART_WaitOnFlagUntilTimeout>
 8004e50:	1e03      	subs	r3, r0, #0
 8004e52:	d021      	beq.n	8004e98 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e54:	f3ef 8310 	mrs	r3, PRIMASK
 8004e58:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e5e:	2301      	movs	r3, #1
 8004e60:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e64:	f383 8810 	msr	PRIMASK, r3
}
 8004e68:	46c0      	nop			; (mov r8, r8)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2180      	movs	r1, #128	; 0x80
 8004e76:	438a      	bics	r2, r1
 8004e78:	601a      	str	r2, [r3, #0]
 8004e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e80:	f383 8810 	msr	PRIMASK, r3
}
 8004e84:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2278      	movs	r2, #120	; 0x78
 8004e90:	2100      	movs	r1, #0
 8004e92:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e05f      	b.n	8004f58 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2204      	movs	r2, #4
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	2b04      	cmp	r3, #4
 8004ea4:	d146      	bne.n	8004f34 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ea6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ea8:	2280      	movs	r2, #128	; 0x80
 8004eaa:	03d1      	lsls	r1, r2, #15
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	4a2c      	ldr	r2, [pc, #176]	; (8004f60 <UART_CheckIdleState+0x148>)
 8004eb0:	9200      	str	r2, [sp, #0]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f000 f858 	bl	8004f68 <UART_WaitOnFlagUntilTimeout>
 8004eb8:	1e03      	subs	r3, r0, #0
 8004eba:	d03b      	beq.n	8004f34 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ebc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ec0:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ec4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	f383 8810 	msr	PRIMASK, r3
}
 8004ed0:	46c0      	nop			; (mov r8, r8)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4921      	ldr	r1, [pc, #132]	; (8004f64 <UART_CheckIdleState+0x14c>)
 8004ede:	400a      	ands	r2, r1
 8004ee0:	601a      	str	r2, [r3, #0]
 8004ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ee4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f383 8810 	msr	PRIMASK, r3
}
 8004eec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eee:	f3ef 8310 	mrs	r3, PRIMASK
 8004ef2:	61bb      	str	r3, [r7, #24]
  return(result);
 8004ef4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef6:	633b      	str	r3, [r7, #48]	; 0x30
 8004ef8:	2301      	movs	r3, #1
 8004efa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	f383 8810 	msr	PRIMASK, r3
}
 8004f02:	46c0      	nop			; (mov r8, r8)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689a      	ldr	r2, [r3, #8]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2101      	movs	r1, #1
 8004f10:	438a      	bics	r2, r1
 8004f12:	609a      	str	r2, [r3, #8]
 8004f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f16:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f18:	6a3b      	ldr	r3, [r7, #32]
 8004f1a:	f383 8810 	msr	PRIMASK, r3
}
 8004f1e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2280      	movs	r2, #128	; 0x80
 8004f24:	2120      	movs	r1, #32
 8004f26:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2278      	movs	r2, #120	; 0x78
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f30:	2303      	movs	r3, #3
 8004f32:	e011      	b.n	8004f58 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2220      	movs	r2, #32
 8004f38:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2280      	movs	r2, #128	; 0x80
 8004f3e:	2120      	movs	r1, #32
 8004f40:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2278      	movs	r2, #120	; 0x78
 8004f52:	2100      	movs	r1, #0
 8004f54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	0018      	movs	r0, r3
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	b010      	add	sp, #64	; 0x40
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	01ffffff 	.word	0x01ffffff
 8004f64:	fffffedf 	.word	0xfffffedf

08004f68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	603b      	str	r3, [r7, #0]
 8004f74:	1dfb      	adds	r3, r7, #7
 8004f76:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f78:	e04b      	b.n	8005012 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	d048      	beq.n	8005012 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f80:	f7fd fd16 	bl	80029b0 <HAL_GetTick>
 8004f84:	0002      	movs	r2, r0
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	69ba      	ldr	r2, [r7, #24]
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d302      	bcc.n	8004f96 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d101      	bne.n	8004f9a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e04b      	b.n	8005032 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2204      	movs	r2, #4
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	d035      	beq.n	8005012 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	69db      	ldr	r3, [r3, #28]
 8004fac:	2208      	movs	r2, #8
 8004fae:	4013      	ands	r3, r2
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d111      	bne.n	8004fd8 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2208      	movs	r2, #8
 8004fba:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	0018      	movs	r0, r3
 8004fc0:	f000 f8f2 	bl	80051a8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2284      	movs	r2, #132	; 0x84
 8004fc8:	2108      	movs	r1, #8
 8004fca:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2278      	movs	r2, #120	; 0x78
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e02c      	b.n	8005032 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	69da      	ldr	r2, [r3, #28]
 8004fde:	2380      	movs	r3, #128	; 0x80
 8004fe0:	011b      	lsls	r3, r3, #4
 8004fe2:	401a      	ands	r2, r3
 8004fe4:	2380      	movs	r3, #128	; 0x80
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d112      	bne.n	8005012 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2280      	movs	r2, #128	; 0x80
 8004ff2:	0112      	lsls	r2, r2, #4
 8004ff4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	f000 f8d5 	bl	80051a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2284      	movs	r2, #132	; 0x84
 8005002:	2120      	movs	r1, #32
 8005004:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2278      	movs	r2, #120	; 0x78
 800500a:	2100      	movs	r1, #0
 800500c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e00f      	b.n	8005032 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	69db      	ldr	r3, [r3, #28]
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	4013      	ands	r3, r2
 800501c:	68ba      	ldr	r2, [r7, #8]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	425a      	negs	r2, r3
 8005022:	4153      	adcs	r3, r2
 8005024:	b2db      	uxtb	r3, r3
 8005026:	001a      	movs	r2, r3
 8005028:	1dfb      	adds	r3, r7, #7
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	429a      	cmp	r2, r3
 800502e:	d0a4      	beq.n	8004f7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	0018      	movs	r0, r3
 8005034:	46bd      	mov	sp, r7
 8005036:	b004      	add	sp, #16
 8005038:	bd80      	pop	{r7, pc}
	...

0800503c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b090      	sub	sp, #64	; 0x40
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	1dbb      	adds	r3, r7, #6
 8005048:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	68ba      	ldr	r2, [r7, #8]
 800504e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	1dba      	adds	r2, r7, #6
 8005054:	2158      	movs	r1, #88	; 0x58
 8005056:	8812      	ldrh	r2, [r2, #0]
 8005058:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	1dba      	adds	r2, r7, #6
 800505e:	215a      	movs	r1, #90	; 0x5a
 8005060:	8812      	ldrh	r2, [r2, #0]
 8005062:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	689a      	ldr	r2, [r3, #8]
 800506e:	2380      	movs	r3, #128	; 0x80
 8005070:	015b      	lsls	r3, r3, #5
 8005072:	429a      	cmp	r2, r3
 8005074:	d10d      	bne.n	8005092 <UART_Start_Receive_IT+0x56>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	691b      	ldr	r3, [r3, #16]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d104      	bne.n	8005088 <UART_Start_Receive_IT+0x4c>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	225c      	movs	r2, #92	; 0x5c
 8005082:	4946      	ldr	r1, [pc, #280]	; (800519c <UART_Start_Receive_IT+0x160>)
 8005084:	5299      	strh	r1, [r3, r2]
 8005086:	e01a      	b.n	80050be <UART_Start_Receive_IT+0x82>
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	225c      	movs	r2, #92	; 0x5c
 800508c:	21ff      	movs	r1, #255	; 0xff
 800508e:	5299      	strh	r1, [r3, r2]
 8005090:	e015      	b.n	80050be <UART_Start_Receive_IT+0x82>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10d      	bne.n	80050b6 <UART_Start_Receive_IT+0x7a>
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d104      	bne.n	80050ac <UART_Start_Receive_IT+0x70>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	225c      	movs	r2, #92	; 0x5c
 80050a6:	21ff      	movs	r1, #255	; 0xff
 80050a8:	5299      	strh	r1, [r3, r2]
 80050aa:	e008      	b.n	80050be <UART_Start_Receive_IT+0x82>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	225c      	movs	r2, #92	; 0x5c
 80050b0:	217f      	movs	r1, #127	; 0x7f
 80050b2:	5299      	strh	r1, [r3, r2]
 80050b4:	e003      	b.n	80050be <UART_Start_Receive_IT+0x82>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	225c      	movs	r2, #92	; 0x5c
 80050ba:	2100      	movs	r1, #0
 80050bc:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2284      	movs	r2, #132	; 0x84
 80050c2:	2100      	movs	r1, #0
 80050c4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2280      	movs	r2, #128	; 0x80
 80050ca:	2122      	movs	r1, #34	; 0x22
 80050cc:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050ce:	f3ef 8310 	mrs	r3, PRIMASK
 80050d2:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80050d4:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050d8:	2301      	movs	r3, #1
 80050da:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050de:	f383 8810 	msr	PRIMASK, r3
}
 80050e2:	46c0      	nop			; (mov r8, r8)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689a      	ldr	r2, [r3, #8]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2101      	movs	r1, #1
 80050f0:	430a      	orrs	r2, r1
 80050f2:	609a      	str	r2, [r3, #8]
 80050f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050f6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fa:	f383 8810 	msr	PRIMASK, r3
}
 80050fe:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	2380      	movs	r3, #128	; 0x80
 8005106:	015b      	lsls	r3, r3, #5
 8005108:	429a      	cmp	r2, r3
 800510a:	d107      	bne.n	800511c <UART_Start_Receive_IT+0xe0>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d103      	bne.n	800511c <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	4a22      	ldr	r2, [pc, #136]	; (80051a0 <UART_Start_Receive_IT+0x164>)
 8005118:	669a      	str	r2, [r3, #104]	; 0x68
 800511a:	e002      	b.n	8005122 <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	4a21      	ldr	r2, [pc, #132]	; (80051a4 <UART_Start_Receive_IT+0x168>)
 8005120:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d019      	beq.n	800515e <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800512a:	f3ef 8310 	mrs	r3, PRIMASK
 800512e:	61fb      	str	r3, [r7, #28]
  return(result);
 8005130:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005132:	637b      	str	r3, [r7, #52]	; 0x34
 8005134:	2301      	movs	r3, #1
 8005136:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005138:	6a3b      	ldr	r3, [r7, #32]
 800513a:	f383 8810 	msr	PRIMASK, r3
}
 800513e:	46c0      	nop			; (mov r8, r8)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2190      	movs	r1, #144	; 0x90
 800514c:	0049      	lsls	r1, r1, #1
 800514e:	430a      	orrs	r2, r1
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005154:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005158:	f383 8810 	msr	PRIMASK, r3
}
 800515c:	e018      	b.n	8005190 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800515e:	f3ef 8310 	mrs	r3, PRIMASK
 8005162:	613b      	str	r3, [r7, #16]
  return(result);
 8005164:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005166:	63bb      	str	r3, [r7, #56]	; 0x38
 8005168:	2301      	movs	r3, #1
 800516a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f383 8810 	msr	PRIMASK, r3
}
 8005172:	46c0      	nop			; (mov r8, r8)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2120      	movs	r1, #32
 8005180:	430a      	orrs	r2, r1
 8005182:	601a      	str	r2, [r3, #0]
 8005184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005186:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005188:	69bb      	ldr	r3, [r7, #24]
 800518a:	f383 8810 	msr	PRIMASK, r3
}
 800518e:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	0018      	movs	r0, r3
 8005194:	46bd      	mov	sp, r7
 8005196:	b010      	add	sp, #64	; 0x40
 8005198:	bd80      	pop	{r7, pc}
 800519a:	46c0      	nop			; (mov r8, r8)
 800519c:	000001ff 	.word	0x000001ff
 80051a0:	080054ad 	.word	0x080054ad
 80051a4:	080052f5 	.word	0x080052f5

080051a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b08e      	sub	sp, #56	; 0x38
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051b0:	f3ef 8310 	mrs	r3, PRIMASK
 80051b4:	617b      	str	r3, [r7, #20]
  return(result);
 80051b6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051b8:	637b      	str	r3, [r7, #52]	; 0x34
 80051ba:	2301      	movs	r3, #1
 80051bc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051be:	69bb      	ldr	r3, [r7, #24]
 80051c0:	f383 8810 	msr	PRIMASK, r3
}
 80051c4:	46c0      	nop			; (mov r8, r8)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4926      	ldr	r1, [pc, #152]	; (800526c <UART_EndRxTransfer+0xc4>)
 80051d2:	400a      	ands	r2, r1
 80051d4:	601a      	str	r2, [r3, #0]
 80051d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	f383 8810 	msr	PRIMASK, r3
}
 80051e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051e2:	f3ef 8310 	mrs	r3, PRIMASK
 80051e6:	623b      	str	r3, [r7, #32]
  return(result);
 80051e8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ea:	633b      	str	r3, [r7, #48]	; 0x30
 80051ec:	2301      	movs	r3, #1
 80051ee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f2:	f383 8810 	msr	PRIMASK, r3
}
 80051f6:	46c0      	nop			; (mov r8, r8)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689a      	ldr	r2, [r3, #8]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2101      	movs	r1, #1
 8005204:	438a      	bics	r2, r1
 8005206:	609a      	str	r2, [r3, #8]
 8005208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800520a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800520c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520e:	f383 8810 	msr	PRIMASK, r3
}
 8005212:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005218:	2b01      	cmp	r3, #1
 800521a:	d118      	bne.n	800524e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800521c:	f3ef 8310 	mrs	r3, PRIMASK
 8005220:	60bb      	str	r3, [r7, #8]
  return(result);
 8005222:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005224:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005226:	2301      	movs	r3, #1
 8005228:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f383 8810 	msr	PRIMASK, r3
}
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2110      	movs	r1, #16
 800523e:	438a      	bics	r2, r1
 8005240:	601a      	str	r2, [r3, #0]
 8005242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005244:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	f383 8810 	msr	PRIMASK, r3
}
 800524c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2280      	movs	r2, #128	; 0x80
 8005252:	2120      	movs	r1, #32
 8005254:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005262:	46c0      	nop			; (mov r8, r8)
 8005264:	46bd      	mov	sp, r7
 8005266:	b00e      	add	sp, #56	; 0x38
 8005268:	bd80      	pop	{r7, pc}
 800526a:	46c0      	nop			; (mov r8, r8)
 800526c:	fffffedf 	.word	0xfffffedf

08005270 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	225a      	movs	r2, #90	; 0x5a
 8005282:	2100      	movs	r1, #0
 8005284:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2252      	movs	r2, #82	; 0x52
 800528a:	2100      	movs	r1, #0
 800528c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	0018      	movs	r0, r3
 8005292:	f7fc fe1d 	bl	8001ed0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005296:	46c0      	nop			; (mov r8, r8)
 8005298:	46bd      	mov	sp, r7
 800529a:	b004      	add	sp, #16
 800529c:	bd80      	pop	{r7, pc}

0800529e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b086      	sub	sp, #24
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052a6:	f3ef 8310 	mrs	r3, PRIMASK
 80052aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80052ac:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80052ae:	617b      	str	r3, [r7, #20]
 80052b0:	2301      	movs	r3, #1
 80052b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f383 8810 	msr	PRIMASK, r3
}
 80052ba:	46c0      	nop			; (mov r8, r8)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2140      	movs	r1, #64	; 0x40
 80052c8:	438a      	bics	r2, r1
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	f383 8810 	msr	PRIMASK, r3
}
 80052d6:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2220      	movs	r2, #32
 80052dc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	0018      	movs	r0, r3
 80052e8:	f7fc fc7e 	bl	8001be8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052ec:	46c0      	nop			; (mov r8, r8)
 80052ee:	46bd      	mov	sp, r7
 80052f0:	b006      	add	sp, #24
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b094      	sub	sp, #80	; 0x50
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80052fc:	204e      	movs	r0, #78	; 0x4e
 80052fe:	183b      	adds	r3, r7, r0
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	215c      	movs	r1, #92	; 0x5c
 8005304:	5a52      	ldrh	r2, [r2, r1]
 8005306:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2280      	movs	r2, #128	; 0x80
 800530c:	589b      	ldr	r3, [r3, r2]
 800530e:	2b22      	cmp	r3, #34	; 0x22
 8005310:	d000      	beq.n	8005314 <UART_RxISR_8BIT+0x20>
 8005312:	e0ba      	b.n	800548a <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	214c      	movs	r1, #76	; 0x4c
 800531a:	187b      	adds	r3, r7, r1
 800531c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800531e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005320:	187b      	adds	r3, r7, r1
 8005322:	881b      	ldrh	r3, [r3, #0]
 8005324:	b2da      	uxtb	r2, r3
 8005326:	183b      	adds	r3, r7, r0
 8005328:	881b      	ldrh	r3, [r3, #0]
 800532a:	b2d9      	uxtb	r1, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005330:	400a      	ands	r2, r1
 8005332:	b2d2      	uxtb	r2, r2
 8005334:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533a:	1c5a      	adds	r2, r3, #1
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	225a      	movs	r2, #90	; 0x5a
 8005344:	5a9b      	ldrh	r3, [r3, r2]
 8005346:	b29b      	uxth	r3, r3
 8005348:	3b01      	subs	r3, #1
 800534a:	b299      	uxth	r1, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	225a      	movs	r2, #90	; 0x5a
 8005350:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	225a      	movs	r2, #90	; 0x5a
 8005356:	5a9b      	ldrh	r3, [r3, r2]
 8005358:	b29b      	uxth	r3, r3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d000      	beq.n	8005360 <UART_RxISR_8BIT+0x6c>
 800535e:	e09c      	b.n	800549a <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005360:	f3ef 8310 	mrs	r3, PRIMASK
 8005364:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005368:	64bb      	str	r3, [r7, #72]	; 0x48
 800536a:	2301      	movs	r3, #1
 800536c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800536e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005370:	f383 8810 	msr	PRIMASK, r3
}
 8005374:	46c0      	nop			; (mov r8, r8)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4948      	ldr	r1, [pc, #288]	; (80054a4 <UART_RxISR_8BIT+0x1b0>)
 8005382:	400a      	ands	r2, r1
 8005384:	601a      	str	r2, [r3, #0]
 8005386:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005388:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800538a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800538c:	f383 8810 	msr	PRIMASK, r3
}
 8005390:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005392:	f3ef 8310 	mrs	r3, PRIMASK
 8005396:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005398:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800539a:	647b      	str	r3, [r7, #68]	; 0x44
 800539c:	2301      	movs	r3, #1
 800539e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053a2:	f383 8810 	msr	PRIMASK, r3
}
 80053a6:	46c0      	nop			; (mov r8, r8)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	689a      	ldr	r2, [r3, #8]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2101      	movs	r1, #1
 80053b4:	438a      	bics	r2, r1
 80053b6:	609a      	str	r2, [r3, #8]
 80053b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053ba:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053be:	f383 8810 	msr	PRIMASK, r3
}
 80053c2:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2280      	movs	r2, #128	; 0x80
 80053c8:	2120      	movs	r1, #32
 80053ca:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	685a      	ldr	r2, [r3, #4]
 80053de:	2380      	movs	r3, #128	; 0x80
 80053e0:	041b      	lsls	r3, r3, #16
 80053e2:	4013      	ands	r3, r2
 80053e4:	d018      	beq.n	8005418 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053e6:	f3ef 8310 	mrs	r3, PRIMASK
 80053ea:	61bb      	str	r3, [r7, #24]
  return(result);
 80053ec:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80053ee:	643b      	str	r3, [r7, #64]	; 0x40
 80053f0:	2301      	movs	r3, #1
 80053f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	f383 8810 	msr	PRIMASK, r3
}
 80053fa:	46c0      	nop			; (mov r8, r8)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4928      	ldr	r1, [pc, #160]	; (80054a8 <UART_RxISR_8BIT+0x1b4>)
 8005408:	400a      	ands	r2, r1
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800540e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005410:	6a3b      	ldr	r3, [r7, #32]
 8005412:	f383 8810 	msr	PRIMASK, r3
}
 8005416:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800541c:	2b01      	cmp	r3, #1
 800541e:	d12f      	bne.n	8005480 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005426:	f3ef 8310 	mrs	r3, PRIMASK
 800542a:	60fb      	str	r3, [r7, #12]
  return(result);
 800542c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800542e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005430:	2301      	movs	r3, #1
 8005432:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	f383 8810 	msr	PRIMASK, r3
}
 800543a:	46c0      	nop			; (mov r8, r8)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2110      	movs	r1, #16
 8005448:	438a      	bics	r2, r1
 800544a:	601a      	str	r2, [r3, #0]
 800544c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800544e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f383 8810 	msr	PRIMASK, r3
}
 8005456:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	69db      	ldr	r3, [r3, #28]
 800545e:	2210      	movs	r2, #16
 8005460:	4013      	ands	r3, r2
 8005462:	2b10      	cmp	r3, #16
 8005464:	d103      	bne.n	800546e <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2210      	movs	r2, #16
 800546c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2258      	movs	r2, #88	; 0x58
 8005472:	5a9a      	ldrh	r2, [r3, r2]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	0011      	movs	r1, r2
 8005478:	0018      	movs	r0, r3
 800547a:	f7ff facd 	bl	8004a18 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800547e:	e00c      	b.n	800549a <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	0018      	movs	r0, r3
 8005484:	f7fc fc30 	bl	8001ce8 <HAL_UART_RxCpltCallback>
}
 8005488:	e007      	b.n	800549a <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	699a      	ldr	r2, [r3, #24]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2108      	movs	r1, #8
 8005496:	430a      	orrs	r2, r1
 8005498:	619a      	str	r2, [r3, #24]
}
 800549a:	46c0      	nop			; (mov r8, r8)
 800549c:	46bd      	mov	sp, r7
 800549e:	b014      	add	sp, #80	; 0x50
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	46c0      	nop			; (mov r8, r8)
 80054a4:	fffffedf 	.word	0xfffffedf
 80054a8:	fbffffff 	.word	0xfbffffff

080054ac <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b094      	sub	sp, #80	; 0x50
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80054b4:	204e      	movs	r0, #78	; 0x4e
 80054b6:	183b      	adds	r3, r7, r0
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	215c      	movs	r1, #92	; 0x5c
 80054bc:	5a52      	ldrh	r2, [r2, r1]
 80054be:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2280      	movs	r2, #128	; 0x80
 80054c4:	589b      	ldr	r3, [r3, r2]
 80054c6:	2b22      	cmp	r3, #34	; 0x22
 80054c8:	d000      	beq.n	80054cc <UART_RxISR_16BIT+0x20>
 80054ca:	e0ba      	b.n	8005642 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	214c      	movs	r1, #76	; 0x4c
 80054d2:	187b      	adds	r3, r7, r1
 80054d4:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80054d6:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054dc:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80054de:	187b      	adds	r3, r7, r1
 80054e0:	183a      	adds	r2, r7, r0
 80054e2:	881b      	ldrh	r3, [r3, #0]
 80054e4:	8812      	ldrh	r2, [r2, #0]
 80054e6:	4013      	ands	r3, r2
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054ec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f2:	1c9a      	adds	r2, r3, #2
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	225a      	movs	r2, #90	; 0x5a
 80054fc:	5a9b      	ldrh	r3, [r3, r2]
 80054fe:	b29b      	uxth	r3, r3
 8005500:	3b01      	subs	r3, #1
 8005502:	b299      	uxth	r1, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	225a      	movs	r2, #90	; 0x5a
 8005508:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	225a      	movs	r2, #90	; 0x5a
 800550e:	5a9b      	ldrh	r3, [r3, r2]
 8005510:	b29b      	uxth	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d000      	beq.n	8005518 <UART_RxISR_16BIT+0x6c>
 8005516:	e09c      	b.n	8005652 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005518:	f3ef 8310 	mrs	r3, PRIMASK
 800551c:	623b      	str	r3, [r7, #32]
  return(result);
 800551e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005520:	647b      	str	r3, [r7, #68]	; 0x44
 8005522:	2301      	movs	r3, #1
 8005524:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005528:	f383 8810 	msr	PRIMASK, r3
}
 800552c:	46c0      	nop			; (mov r8, r8)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4948      	ldr	r1, [pc, #288]	; (800565c <UART_RxISR_16BIT+0x1b0>)
 800553a:	400a      	ands	r2, r1
 800553c:	601a      	str	r2, [r3, #0]
 800553e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005540:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005544:	f383 8810 	msr	PRIMASK, r3
}
 8005548:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800554a:	f3ef 8310 	mrs	r3, PRIMASK
 800554e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8005550:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005552:	643b      	str	r3, [r7, #64]	; 0x40
 8005554:	2301      	movs	r3, #1
 8005556:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800555a:	f383 8810 	msr	PRIMASK, r3
}
 800555e:	46c0      	nop			; (mov r8, r8)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689a      	ldr	r2, [r3, #8]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2101      	movs	r1, #1
 800556c:	438a      	bics	r2, r1
 800556e:	609a      	str	r2, [r3, #8]
 8005570:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005572:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005576:	f383 8810 	msr	PRIMASK, r3
}
 800557a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2280      	movs	r2, #128	; 0x80
 8005580:	2120      	movs	r1, #32
 8005582:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685a      	ldr	r2, [r3, #4]
 8005596:	2380      	movs	r3, #128	; 0x80
 8005598:	041b      	lsls	r3, r3, #16
 800559a:	4013      	ands	r3, r2
 800559c:	d018      	beq.n	80055d0 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800559e:	f3ef 8310 	mrs	r3, PRIMASK
 80055a2:	617b      	str	r3, [r7, #20]
  return(result);
 80055a4:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80055a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055a8:	2301      	movs	r3, #1
 80055aa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	f383 8810 	msr	PRIMASK, r3
}
 80055b2:	46c0      	nop			; (mov r8, r8)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4928      	ldr	r1, [pc, #160]	; (8005660 <UART_RxISR_16BIT+0x1b4>)
 80055c0:	400a      	ands	r2, r1
 80055c2:	601a      	str	r2, [r3, #0]
 80055c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	f383 8810 	msr	PRIMASK, r3
}
 80055ce:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d12f      	bne.n	8005638 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055de:	f3ef 8310 	mrs	r3, PRIMASK
 80055e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80055e4:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80055e8:	2301      	movs	r3, #1
 80055ea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f383 8810 	msr	PRIMASK, r3
}
 80055f2:	46c0      	nop			; (mov r8, r8)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2110      	movs	r1, #16
 8005600:	438a      	bics	r2, r1
 8005602:	601a      	str	r2, [r3, #0]
 8005604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005606:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	f383 8810 	msr	PRIMASK, r3
}
 800560e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	69db      	ldr	r3, [r3, #28]
 8005616:	2210      	movs	r2, #16
 8005618:	4013      	ands	r3, r2
 800561a:	2b10      	cmp	r3, #16
 800561c:	d103      	bne.n	8005626 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	2210      	movs	r2, #16
 8005624:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2258      	movs	r2, #88	; 0x58
 800562a:	5a9a      	ldrh	r2, [r3, r2]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	0011      	movs	r1, r2
 8005630:	0018      	movs	r0, r3
 8005632:	f7ff f9f1 	bl	8004a18 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005636:	e00c      	b.n	8005652 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	0018      	movs	r0, r3
 800563c:	f7fc fb54 	bl	8001ce8 <HAL_UART_RxCpltCallback>
}
 8005640:	e007      	b.n	8005652 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	699a      	ldr	r2, [r3, #24]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2108      	movs	r1, #8
 800564e:	430a      	orrs	r2, r1
 8005650:	619a      	str	r2, [r3, #24]
}
 8005652:	46c0      	nop			; (mov r8, r8)
 8005654:	46bd      	mov	sp, r7
 8005656:	b014      	add	sp, #80	; 0x50
 8005658:	bd80      	pop	{r7, pc}
 800565a:	46c0      	nop			; (mov r8, r8)
 800565c:	fffffedf 	.word	0xfffffedf
 8005660:	fbffffff 	.word	0xfbffffff

08005664 <kfifo_reset>:
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
	fifo->in = fifo->out = 0;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	60da      	str	r2, [r3, #12]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	609a      	str	r2, [r3, #8]
}
 800567a:	46c0      	nop			; (mov r8, r8)
 800567c:	46bd      	mov	sp, r7
 800567e:	b002      	add	sp, #8
 8005680:	bd80      	pop	{r7, pc}

08005682 <kfifo_size>:
/**
 * kfifo_size - returns the size of the fifo in bytes
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_size(struct kfifo *fifo)
{
 8005682:	b580      	push	{r7, lr}
 8005684:	b082      	sub	sp, #8
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
	return fifo->size;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
}
 800568e:	0018      	movs	r0, r3
 8005690:	46bd      	mov	sp, r7
 8005692:	b002      	add	sp, #8
 8005694:	bd80      	pop	{r7, pc}

08005696 <kfifo_len>:
/**
 * kfifo_len - returns the number of used bytes in the FIFO
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_len(struct kfifo *fifo)
{
 8005696:	b590      	push	{r4, r7, lr}
 8005698:	b083      	sub	sp, #12
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
	register unsigned int	out;

	out = fifo->out;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68dc      	ldr	r4, [r3, #12]

	return fifo->in - out;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	1b1b      	subs	r3, r3, r4
}
 80056a8:	0018      	movs	r0, r3
 80056aa:	46bd      	mov	sp, r7
 80056ac:	b003      	add	sp, #12
 80056ae:	bd90      	pop	{r4, r7, pc}

080056b0 <kfifo_avail>:
/**
 * kfifo_avail - returns the number of bytes available in the FIFO
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_avail(struct kfifo *fifo)
{
 80056b0:	b590      	push	{r4, r7, lr}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
	return kfifo_size(fifo) - kfifo_len(fifo);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	0018      	movs	r0, r3
 80056bc:	f7ff ffe1 	bl	8005682 <kfifo_size>
 80056c0:	0004      	movs	r4, r0
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	0018      	movs	r0, r3
 80056c6:	f7ff ffe6 	bl	8005696 <kfifo_len>
 80056ca:	0003      	movs	r3, r0
 80056cc:	1ae3      	subs	r3, r4, r3
}
 80056ce:	0018      	movs	r0, r3
 80056d0:	46bd      	mov	sp, r7
 80056d2:	b003      	add	sp, #12
 80056d4:	bd90      	pop	{r4, r7, pc}

080056d6 <__kfifo_add_out>:
/*
 * __kfifo_add_out internal helper function for updating the out offset
 */
static __inline void __kfifo_add_out(struct kfifo *fifo,
				unsigned int off)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b082      	sub	sp, #8
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
 80056de:	6039      	str	r1, [r7, #0]
	fifo->out += off;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68da      	ldr	r2, [r3, #12]
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	18d2      	adds	r2, r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	60da      	str	r2, [r3, #12]
}
 80056ec:	46c0      	nop			; (mov r8, r8)
 80056ee:	46bd      	mov	sp, r7
 80056f0:	b002      	add	sp, #8
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <__kfifo_add_in>:
/*
 * __kfifo_add_in internal helper function for updating the in offset
 */
static __inline void __kfifo_add_in(struct kfifo *fifo,
				unsigned int off)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
	fifo->in += off;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	689a      	ldr	r2, [r3, #8]
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	18d2      	adds	r2, r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	609a      	str	r2, [r3, #8]
}
 800570a:	46c0      	nop			; (mov r8, r8)
 800570c:	46bd      	mov	sp, r7
 800570e:	b002      	add	sp, #8
 8005710:	bd80      	pop	{r7, pc}

08005712 <__kfifo_off>:
/*
 * __kfifo_off internal helper function for calculating the index of a
 * given offeset
 */
static __inline unsigned int __kfifo_off(struct kfifo *fifo, unsigned int off)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b082      	sub	sp, #8
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
 800571a:	6039      	str	r1, [r7, #0]
	return off & (fifo->size - 1);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	3b01      	subs	r3, #1
 8005722:	683a      	ldr	r2, [r7, #0]
 8005724:	4013      	ands	r3, r2
}
 8005726:	0018      	movs	r0, r3
 8005728:	46bd      	mov	sp, r7
 800572a:	b002      	add	sp, #8
 800572c:	bd80      	pop	{r7, pc}

0800572e <kfifo_init>:
 * @buffer: the preallocated buffer to be used.
 * @size: the size of the internal buffer, this has to be a power of 2.
 *
 */
void kfifo_init(struct kfifo *fifo, void *buffer, unsigned int size)
{
 800572e:	b580      	push	{r7, lr}
 8005730:	b084      	sub	sp, #16
 8005732:	af00      	add	r7, sp, #0
 8005734:	60f8      	str	r0, [r7, #12]
 8005736:	60b9      	str	r1, [r7, #8]
 8005738:	607a      	str	r2, [r7, #4]
	fifo->buffer = buffer;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	68ba      	ldr	r2, [r7, #8]
 800573e:	601a      	str	r2, [r3, #0]
	fifo->size = size;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	605a      	str	r2, [r3, #4]

	kfifo_reset(fifo);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	0018      	movs	r0, r3
 800574a:	f7ff ff8b 	bl	8005664 <kfifo_reset>
}
 800574e:	46c0      	nop			; (mov r8, r8)
 8005750:	46bd      	mov	sp, r7
 8005752:	b004      	add	sp, #16
 8005754:	bd80      	pop	{r7, pc}

08005756 <__kfifo_in_data>:

static __inline void __kfifo_in_data(struct kfifo *fifo,
		const void *from, unsigned int len, unsigned int off)
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b086      	sub	sp, #24
 800575a:	af00      	add	r7, sp, #0
 800575c:	60f8      	str	r0, [r7, #12]
 800575e:	60b9      	str	r1, [r7, #8]
 8005760:	607a      	str	r2, [r7, #4]
 8005762:	603b      	str	r3, [r7, #0]
	/*
	 * Ensure that we sample the fifo->out index -before- we
	 * start putting bytes into the kfifo.
	 */

	off = __kfifo_off(fifo, fifo->in + off);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	689a      	ldr	r2, [r3, #8]
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	18d2      	adds	r2, r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	0011      	movs	r1, r2
 8005770:	0018      	movs	r0, r3
 8005772:	f7ff ffce 	bl	8005712 <__kfifo_off>
 8005776:	0003      	movs	r3, r0
 8005778:	603b      	str	r3, [r7, #0]

	/* first put the data starting from fifo->in to buffer end */
	l = min(len, fifo->size - off);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	685a      	ldr	r2, [r3, #4]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	1ad2      	subs	r2, r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4293      	cmp	r3, r2
 8005786:	d900      	bls.n	800578a <__kfifo_in_data+0x34>
 8005788:	0013      	movs	r3, r2
 800578a:	617b      	str	r3, [r7, #20]
	memcpy(fifo->buffer + off, (char*)from, l);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	18d3      	adds	r3, r2, r3
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	68b9      	ldr	r1, [r7, #8]
 8005798:	0018      	movs	r0, r3
 800579a:	f000 fa83 	bl	8005ca4 <memcpy>

	/* then put the rest (if any) at the beginning of the buffer */
	memcpy(fifo->buffer, (char*)(from) + l, len - l);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6818      	ldr	r0, [r3, #0]
 80057a2:	68ba      	ldr	r2, [r7, #8]
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	18d1      	adds	r1, r2, r3
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	001a      	movs	r2, r3
 80057b0:	f000 fa78 	bl	8005ca4 <memcpy>
}
 80057b4:	46c0      	nop			; (mov r8, r8)
 80057b6:	46bd      	mov	sp, r7
 80057b8:	b006      	add	sp, #24
 80057ba:	bd80      	pop	{r7, pc}

080057bc <__kfifo_out_data>:

static __inline void __kfifo_out_data(struct kfifo *fifo,
		void *to, unsigned int len, unsigned int off)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b086      	sub	sp, #24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
 80057c8:	603b      	str	r3, [r7, #0]
	/*
	 * Ensure that we sample the fifo->in index -before- we
	 * start removing bytes from the kfifo.
	 */

	off = __kfifo_off(fifo, fifo->out + off);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	68da      	ldr	r2, [r3, #12]
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	18d2      	adds	r2, r2, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	0011      	movs	r1, r2
 80057d6:	0018      	movs	r0, r3
 80057d8:	f7ff ff9b 	bl	8005712 <__kfifo_off>
 80057dc:	0003      	movs	r3, r0
 80057de:	603b      	str	r3, [r7, #0]

	/* first get the data from fifo->out until the end of the buffer */
	l = min(len, fifo->size - off);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	685a      	ldr	r2, [r3, #4]
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	1ad2      	subs	r2, r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d900      	bls.n	80057f0 <__kfifo_out_data+0x34>
 80057ee:	0013      	movs	r3, r2
 80057f0:	617b      	str	r3, [r7, #20]
	memcpy( (char*)to, fifo->buffer + off, l);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	18d1      	adds	r1, r2, r3
 80057fa:	697a      	ldr	r2, [r7, #20]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	0018      	movs	r0, r3
 8005800:	f000 fa50 	bl	8005ca4 <memcpy>

	/* then get the rest (if any) from the beginning of the buffer */
	memcpy( (char*)to + l, fifo->buffer, len - l);
 8005804:	68ba      	ldr	r2, [r7, #8]
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	18d0      	adds	r0, r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6819      	ldr	r1, [r3, #0]
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	001a      	movs	r2, r3
 8005816:	f000 fa45 	bl	8005ca4 <memcpy>
}
 800581a:	46c0      	nop			; (mov r8, r8)
 800581c:	46bd      	mov	sp, r7
 800581e:	b006      	add	sp, #24
 8005820:	bd80      	pop	{r7, pc}

08005822 <kfifo_in>:
 * Note that with only one concurrent reader and one concurrent
 * writer, you don't need extra locking to use these functions.
 */
unsigned int kfifo_in(struct kfifo *fifo, const void *from,
				unsigned int len)
{
 8005822:	b580      	push	{r7, lr}
 8005824:	b084      	sub	sp, #16
 8005826:	af00      	add	r7, sp, #0
 8005828:	60f8      	str	r0, [r7, #12]
 800582a:	60b9      	str	r1, [r7, #8]
 800582c:	607a      	str	r2, [r7, #4]
	len = min(kfifo_avail(fifo), len);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	0018      	movs	r0, r3
 8005832:	f7ff ff3d 	bl	80056b0 <kfifo_avail>
 8005836:	0002      	movs	r2, r0
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4293      	cmp	r3, r2
 800583c:	d905      	bls.n	800584a <kfifo_in+0x28>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	0018      	movs	r0, r3
 8005842:	f7ff ff35 	bl	80056b0 <kfifo_avail>
 8005846:	0003      	movs	r3, r0
 8005848:	e000      	b.n	800584c <kfifo_in+0x2a>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	607b      	str	r3, [r7, #4]

	__kfifo_in_data(fifo, from, len, 0);
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	68b9      	ldr	r1, [r7, #8]
 8005852:	68f8      	ldr	r0, [r7, #12]
 8005854:	2300      	movs	r3, #0
 8005856:	f7ff ff7e 	bl	8005756 <__kfifo_in_data>
	__kfifo_add_in(fifo, len);
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	0011      	movs	r1, r2
 8005860:	0018      	movs	r0, r3
 8005862:	f7ff ff47 	bl	80056f4 <__kfifo_add_in>
	return len;
 8005866:	687b      	ldr	r3, [r7, #4]
}
 8005868:	0018      	movs	r0, r3
 800586a:	46bd      	mov	sp, r7
 800586c:	b004      	add	sp, #16
 800586e:	bd80      	pop	{r7, pc}

08005870 <kfifo_out>:
 *
 * Note that with only one concurrent reader and one concurrent
 * writer, you don't need extra locking to use these functions.
 */
unsigned int kfifo_out(struct kfifo *fifo, void *to, unsigned int len)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]
	len = min(kfifo_len(fifo), len);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	0018      	movs	r0, r3
 8005880:	f7ff ff09 	bl	8005696 <kfifo_len>
 8005884:	0002      	movs	r2, r0
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4293      	cmp	r3, r2
 800588a:	d905      	bls.n	8005898 <kfifo_out+0x28>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	0018      	movs	r0, r3
 8005890:	f7ff ff01 	bl	8005696 <kfifo_len>
 8005894:	0003      	movs	r3, r0
 8005896:	e000      	b.n	800589a <kfifo_out+0x2a>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	607b      	str	r3, [r7, #4]

	__kfifo_out_data(fifo, to, len, 0);
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	68b9      	ldr	r1, [r7, #8]
 80058a0:	68f8      	ldr	r0, [r7, #12]
 80058a2:	2300      	movs	r3, #0
 80058a4:	f7ff ff8a 	bl	80057bc <__kfifo_out_data>
	__kfifo_add_out(fifo, len);
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	0011      	movs	r1, r2
 80058ae:	0018      	movs	r0, r3
 80058b0:	f7ff ff11 	bl	80056d6 <__kfifo_add_out>

	return len;
 80058b4:	687b      	ldr	r3, [r7, #4]
}
 80058b6:	0018      	movs	r0, r3
 80058b8:	46bd      	mov	sp, r7
 80058ba:	b004      	add	sp, #16
 80058bc:	bd80      	pop	{r7, pc}

080058be <mq_init>:
 * 
 * @param None
 * @return struct msgQueue   
 */
void mq_init(struct msgQueue *queue)
{
 80058be:	b590      	push	{r4, r7, lr}
 80058c0:	b085      	sub	sp, #20
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
    struct msgQueue *mq = (struct msgQueue *)malloc(sizeof(struct msgQueue));
 80058c6:	2090      	movs	r0, #144	; 0x90
 80058c8:	f000 f9e2 	bl	8005c90 <malloc>
 80058cc:	0003      	movs	r3, r0
 80058ce:	60bb      	str	r3, [r7, #8]
    if (mq == NULL)
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d101      	bne.n	80058da <mq_init+0x1c>
    {
    	queue = NULL;
 80058d6:	2300      	movs	r3, #0
 80058d8:	607b      	str	r3, [r7, #4]
    }
    mq->lock = 0;
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	2200      	movs	r2, #0
 80058de:	701a      	strb	r2, [r3, #0]
    mq->size = MSGQUEUESIZE;
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2210      	movs	r2, #16
 80058e4:	605a      	str	r2, [r3, #4]
    mq->head = 0;
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2200      	movs	r2, #0
 80058ea:	609a      	str	r2, [r3, #8]
    mq->tail = 0;
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	2200      	movs	r2, #0
 80058f0:	60da      	str	r2, [r3, #12]
    for (uint8_t i = 0; i < MSGQUEUESIZE; i++)
 80058f2:	230f      	movs	r3, #15
 80058f4:	18fb      	adds	r3, r7, r3
 80058f6:	2200      	movs	r2, #0
 80058f8:	701a      	strb	r2, [r3, #0]
 80058fa:	e010      	b.n	800591e <mq_init+0x60>
    {
        memset(&(mq->list[i]), 0, sizeof(struct msgQueue));
 80058fc:	240f      	movs	r4, #15
 80058fe:	193b      	adds	r3, r7, r4
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	3302      	adds	r3, #2
 8005904:	00db      	lsls	r3, r3, #3
 8005906:	68ba      	ldr	r2, [r7, #8]
 8005908:	18d3      	adds	r3, r2, r3
 800590a:	2290      	movs	r2, #144	; 0x90
 800590c:	2100      	movs	r1, #0
 800590e:	0018      	movs	r0, r3
 8005910:	f000 f9d1 	bl	8005cb6 <memset>
    for (uint8_t i = 0; i < MSGQUEUESIZE; i++)
 8005914:	193b      	adds	r3, r7, r4
 8005916:	781a      	ldrb	r2, [r3, #0]
 8005918:	193b      	adds	r3, r7, r4
 800591a:	3201      	adds	r2, #1
 800591c:	701a      	strb	r2, [r3, #0]
 800591e:	230f      	movs	r3, #15
 8005920:	18fb      	adds	r3, r7, r3
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	2b0f      	cmp	r3, #15
 8005926:	d9e9      	bls.n	80058fc <mq_init+0x3e>
    }
}
 8005928:	46c0      	nop			; (mov r8, r8)
 800592a:	46c0      	nop			; (mov r8, r8)
 800592c:	46bd      	mov	sp, r7
 800592e:	b005      	add	sp, #20
 8005930:	bd90      	pop	{r4, r7, pc}

08005932 <mq_push>:
 * @param queue 
 * @param msg 
 * @return uint32_t 
 */
uint32_t mq_push(struct msgQueue *queue, struct msg *msg)
{
 8005932:	b580      	push	{r7, lr}
 8005934:	b084      	sub	sp, #16
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
 800593a:	6039      	str	r1, [r7, #0]
    if (queue == NULL || msg == NULL)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d002      	beq.n	8005948 <mq_push+0x16>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d101      	bne.n	800594c <mq_push+0x1a>
    {
        return 0;
 8005948:	2300      	movs	r3, #0
 800594a:	e02d      	b.n	80059a8 <mq_push+0x76>
    }
    if ((queue->head - queue->tail) == MSGQUEUESIZE - 1)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	2b0f      	cmp	r3, #15
 8005958:	d105      	bne.n	8005966 <mq_push+0x34>
    {
        queue->head -= MSGQUEUESIZE - 1;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	3b0f      	subs	r3, #15
 8005960:	001a      	movs	r2, r3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	609a      	str	r2, [r3, #8]
    }

    uint8_t index = queue->head & (MSGQUEUESIZE - 1);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	b2da      	uxtb	r2, r3
 800596c:	200f      	movs	r0, #15
 800596e:	183b      	adds	r3, r7, r0
 8005970:	210f      	movs	r1, #15
 8005972:	400a      	ands	r2, r1
 8005974:	701a      	strb	r2, [r3, #0]
    queue->list[index].type = msg->type;
 8005976:	183b      	adds	r3, r7, r0
 8005978:	781a      	ldrb	r2, [r3, #0]
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	6819      	ldr	r1, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	3202      	adds	r2, #2
 8005982:	00d2      	lsls	r2, r2, #3
 8005984:	50d1      	str	r1, [r2, r3]
    queue->list[index].data = msg->data;
 8005986:	183b      	adds	r3, r7, r0
 8005988:	7818      	ldrb	r0, [r3, #0]
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	685a      	ldr	r2, [r3, #4]
 800598e:	6879      	ldr	r1, [r7, #4]
 8005990:	1c83      	adds	r3, r0, #2
 8005992:	00db      	lsls	r3, r3, #3
 8005994:	18cb      	adds	r3, r1, r3
 8005996:	3304      	adds	r3, #4
 8005998:	601a      	str	r2, [r3, #0]
    queue->head++;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	1c5a      	adds	r2, r3, #1
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	609a      	str	r2, [r3, #8]

    return queue->head;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
}
 80059a8:	0018      	movs	r0, r3
 80059aa:	46bd      	mov	sp, r7
 80059ac:	b004      	add	sp, #16
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <mq_pop>:
 * 
 * @param queue 
 * @return struct msg* 
 */
struct msg *mq_pop(struct msgQueue *queue)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
    if (queue == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <mq_pop+0x12>
    {
        return NULL;
 80059be:	2300      	movs	r3, #0
 80059c0:	e021      	b.n	8005a06 <mq_pop+0x56>
    }

    if (queue->head == queue->tail)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	689a      	ldr	r2, [r3, #8]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d101      	bne.n	80059d2 <mq_pop+0x22>
    {
        return NULL;
 80059ce:	2300      	movs	r3, #0
 80059d0:	e019      	b.n	8005a06 <mq_pop+0x56>
    }

    if (queue->tail == MSGQUEUESIZE - 1)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	2b0f      	cmp	r3, #15
 80059d8:	d102      	bne.n	80059e0 <mq_pop+0x30>
    {
        queue->tail = 0;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	60da      	str	r2, [r3, #12]
    }
    
    uint8_t index = queue->tail & (MSGQUEUESIZE - 1);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	b2da      	uxtb	r2, r3
 80059e6:	200f      	movs	r0, #15
 80059e8:	183b      	adds	r3, r7, r0
 80059ea:	210f      	movs	r1, #15
 80059ec:	400a      	ands	r2, r1
 80059ee:	701a      	strb	r2, [r3, #0]
    queue->tail++;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	1c5a      	adds	r2, r3, #1
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	60da      	str	r2, [r3, #12]
    return &(queue->list[index]);
 80059fa:	183b      	adds	r3, r7, r0
 80059fc:	781b      	ldrb	r3, [r3, #0]
 80059fe:	3302      	adds	r3, #2
 8005a00:	00db      	lsls	r3, r3, #3
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	18d3      	adds	r3, r2, r3
}
 8005a06:	0018      	movs	r0, r3
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	b004      	add	sp, #16
 8005a0c:	bd80      	pop	{r7, pc}

08005a0e <stateM_init>:
static struct transition *getTransition( struct stateMachine *stateMachine,
      struct state *state, struct event *const event );

void stateM_init( struct stateMachine *fsm,
      struct state *initialState, struct state *errorState )
{
 8005a0e:	b580      	push	{r7, lr}
 8005a10:	b084      	sub	sp, #16
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	60f8      	str	r0, [r7, #12]
 8005a16:	60b9      	str	r1, [r7, #8]
 8005a18:	607a      	str	r2, [r7, #4]
   if ( !fsm )
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d009      	beq.n	8005a34 <stateM_init+0x26>
      return;

   fsm->currentState = initialState;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	601a      	str	r2, [r3, #0]
   fsm->previousState = NULL;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	605a      	str	r2, [r3, #4]
   fsm->errorState = errorState;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	609a      	str	r2, [r3, #8]
 8005a32:	e000      	b.n	8005a36 <stateM_init+0x28>
      return;
 8005a34:	46c0      	nop			; (mov r8, r8)
}
 8005a36:	46bd      	mov	sp, r7
 8005a38:	b004      	add	sp, #16
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <stateM_handleEvent>:

int stateM_handleEvent( struct stateMachine *fsm,
      struct event *event )
{
 8005a3c:	b590      	push	{r4, r7, lr}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
   if ( !fsm || !event )
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d002      	beq.n	8005a52 <stateM_handleEvent+0x16>
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d102      	bne.n	8005a58 <stateM_handleEvent+0x1c>
      return stateM_errArg;
 8005a52:	2302      	movs	r3, #2
 8005a54:	425b      	negs	r3, r3
 8005a56:	e093      	b.n	8005b80 <stateM_handleEvent+0x144>

   if ( !fsm->currentState )
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d108      	bne.n	8005a72 <stateM_handleEvent+0x36>
   {
      goToErrorState( fsm, event );
 8005a60:	683a      	ldr	r2, [r7, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	0011      	movs	r1, r2
 8005a66:	0018      	movs	r0, r3
 8005a68:	f000 f88e 	bl	8005b88 <goToErrorState>
      return stateM_errorStateReached;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	425b      	negs	r3, r3
 8005a70:	e086      	b.n	8005b80 <stateM_handleEvent+0x144>
   }

   if ( !fsm->currentState->numTransitions )
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d101      	bne.n	8005a80 <stateM_handleEvent+0x44>
      return stateM_noStateChange;
 8005a7c:	2302      	movs	r3, #2
 8005a7e:	e07f      	b.n	8005b80 <stateM_handleEvent+0x144>

   struct state *nextState = fsm->currentState;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	60fb      	str	r3, [r7, #12]
   do {
      struct transition *transition = getTransition( fsm, nextState, event );
 8005a86:	683a      	ldr	r2, [r7, #0]
 8005a88:	68f9      	ldr	r1, [r7, #12]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	0018      	movs	r0, r3
 8005a8e:	f000 f89e 	bl	8005bce <getTransition>
 8005a92:	0003      	movs	r3, r0
 8005a94:	60bb      	str	r3, [r7, #8]

      /* If there were no transitions for the given event for the current
       * state, check if there are any transitions for any of the parent
       * states (if any): */
      if ( !transition )
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d106      	bne.n	8005aaa <stateM_handleEvent+0x6e>
      {
         nextState = nextState->parentState;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	60fb      	str	r3, [r7, #12]
       * machine has stopped: */
      if ( !fsm->currentState->numTransitions )
         return stateM_finalStateReached;

      return stateM_stateChanged;
   } while ( nextState );
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1ee      	bne.n	8005a86 <stateM_handleEvent+0x4a>
 8005aa8:	e069      	b.n	8005b7e <stateM_handleEvent+0x142>
      if ( !transition->nextState )
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d108      	bne.n	8005ac4 <stateM_handleEvent+0x88>
         goToErrorState( fsm, event );
 8005ab2:	683a      	ldr	r2, [r7, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	0011      	movs	r1, r2
 8005ab8:	0018      	movs	r0, r3
 8005aba:	f000 f865 	bl	8005b88 <goToErrorState>
         return stateM_errorStateReached;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	425b      	negs	r3, r3
 8005ac2:	e05d      	b.n	8005b80 <stateM_handleEvent+0x144>
      nextState = transition->nextState;
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	60fb      	str	r3, [r7, #12]
      while ( nextState->entryState )
 8005aca:	e002      	b.n	8005ad2 <stateM_handleEvent+0x96>
         nextState = nextState->entryState;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	60fb      	str	r3, [r7, #12]
      while ( nextState->entryState )
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1f8      	bne.n	8005acc <stateM_handleEvent+0x90>
      if ( nextState != fsm->currentState && fsm->currentState->exitAction )
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d00d      	beq.n	8005b00 <stateM_handleEvent+0xc4>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	699b      	ldr	r3, [r3, #24]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d008      	beq.n	8005b00 <stateM_handleEvent+0xc4>
         fsm->currentState->exitAction( fsm->currentState->data, event );
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	699a      	ldr	r2, [r3, #24]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	6839      	ldr	r1, [r7, #0]
 8005afc:	0018      	movs	r0, r3
 8005afe:	4790      	blx	r2
      if ( transition->action )
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d009      	beq.n	8005b1c <stateM_handleEvent+0xe0>
         transition->action( fsm->currentState->data, event, nextState->
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	68dc      	ldr	r4, [r3, #12]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	6918      	ldr	r0, [r3, #16]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	691a      	ldr	r2, [r3, #16]
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	0019      	movs	r1, r3
 8005b1a:	47a0      	blx	r4
      if ( nextState != fsm->currentState && nextState->entryAction )
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d00a      	beq.n	8005b3c <stateM_handleEvent+0x100>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d006      	beq.n	8005b3c <stateM_handleEvent+0x100>
         nextState->entryAction( nextState->data, event );
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	695a      	ldr	r2, [r3, #20]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	6839      	ldr	r1, [r7, #0]
 8005b38:	0018      	movs	r0, r3
 8005b3a:	4790      	blx	r2
      fsm->previousState = fsm->currentState;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	605a      	str	r2, [r3, #4]
      fsm->currentState = nextState;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	601a      	str	r2, [r3, #0]
      if ( fsm->currentState == fsm->previousState )
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d101      	bne.n	8005b5a <stateM_handleEvent+0x11e>
         return stateM_stateLoopSelf;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e012      	b.n	8005b80 <stateM_handleEvent+0x144>
      if ( fsm->currentState == fsm->errorState )
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d102      	bne.n	8005b6c <stateM_handleEvent+0x130>
         return stateM_errorStateReached;
 8005b66:	2301      	movs	r3, #1
 8005b68:	425b      	negs	r3, r3
 8005b6a:	e009      	b.n	8005b80 <stateM_handleEvent+0x144>
      if ( !fsm->currentState->numTransitions )
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d101      	bne.n	8005b7a <stateM_handleEvent+0x13e>
         return stateM_finalStateReached;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e002      	b.n	8005b80 <stateM_handleEvent+0x144>
      return stateM_stateChanged;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	e000      	b.n	8005b80 <stateM_handleEvent+0x144>

   return stateM_noStateChange;
 8005b7e:	2302      	movs	r3, #2
}
 8005b80:	0018      	movs	r0, r3
 8005b82:	46bd      	mov	sp, r7
 8005b84:	b005      	add	sp, #20
 8005b86:	bd90      	pop	{r4, r7, pc}

08005b88 <goToErrorState>:
}


static void goToErrorState( struct stateMachine *fsm,
      struct event *const event )
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
   fsm->previousState = fsm->currentState;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	605a      	str	r2, [r3, #4]
   fsm->currentState = fsm->errorState;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689a      	ldr	r2, [r3, #8]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	601a      	str	r2, [r3, #0]

   if ( fsm->currentState && fsm->currentState->entryAction )
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d00d      	beq.n	8005bc6 <goToErrorState+0x3e>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d008      	beq.n	8005bc6 <goToErrorState+0x3e>
      fsm->currentState->entryAction( fsm->currentState->data, event );
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	695a      	ldr	r2, [r3, #20]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	6839      	ldr	r1, [r7, #0]
 8005bc2:	0018      	movs	r0, r3
 8005bc4:	4790      	blx	r2
}
 8005bc6:	46c0      	nop			; (mov r8, r8)
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	b002      	add	sp, #8
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <getTransition>:

static struct transition *getTransition( struct stateMachine *fsm,
      struct state *state, struct event *const event )
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b086      	sub	sp, #24
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	60f8      	str	r0, [r7, #12]
 8005bd6:	60b9      	str	r1, [r7, #8]
 8005bd8:	607a      	str	r2, [r7, #4]
   size_t i;

   for ( i = 0; i < state->numTransitions; ++i )
 8005bda:	2300      	movs	r3, #0
 8005bdc:	617b      	str	r3, [r7, #20]
 8005bde:	e022      	b.n	8005c26 <getTransition+0x58>
   {
      struct transition *t = &state->transitions[ i ];
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	6899      	ldr	r1, [r3, #8]
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	0013      	movs	r3, r2
 8005be8:	009b      	lsls	r3, r3, #2
 8005bea:	189b      	adds	r3, r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	18cb      	adds	r3, r1, r3
 8005bf0:	613b      	str	r3, [r7, #16]

      /* A transition for the given event has been found: */
      if ( t->eventType == event->type )
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d110      	bne.n	8005c20 <getTransition+0x52>
      {
         if ( !t->guard )
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <getTransition+0x3c>
            return t;
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	e013      	b.n	8005c32 <getTransition+0x64>
         /* If transition is guarded, ensure that the condition is held: */
         else if ( t->guard( t->condition, event ) )
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	689a      	ldr	r2, [r3, #8]
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	6879      	ldr	r1, [r7, #4]
 8005c14:	0018      	movs	r0, r3
 8005c16:	4790      	blx	r2
 8005c18:	1e03      	subs	r3, r0, #0
 8005c1a:	d001      	beq.n	8005c20 <getTransition+0x52>
            return t;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	e008      	b.n	8005c32 <getTransition+0x64>
   for ( i = 0; i < state->numTransitions; ++i )
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	3301      	adds	r3, #1
 8005c24:	617b      	str	r3, [r7, #20]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d3d7      	bcc.n	8005be0 <getTransition+0x12>
      }
   }

   /* No transitions found for given event for given state: */
   return NULL;
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	0018      	movs	r0, r3
 8005c34:	46bd      	mov	sp, r7
 8005c36:	b006      	add	sp, #24
 8005c38:	bd80      	pop	{r7, pc}
	...

08005c3c <__errno>:
 8005c3c:	4b01      	ldr	r3, [pc, #4]	; (8005c44 <__errno+0x8>)
 8005c3e:	6818      	ldr	r0, [r3, #0]
 8005c40:	4770      	bx	lr
 8005c42:	46c0      	nop			; (mov r8, r8)
 8005c44:	200000f0 	.word	0x200000f0

08005c48 <__libc_init_array>:
 8005c48:	b570      	push	{r4, r5, r6, lr}
 8005c4a:	2600      	movs	r6, #0
 8005c4c:	4d0c      	ldr	r5, [pc, #48]	; (8005c80 <__libc_init_array+0x38>)
 8005c4e:	4c0d      	ldr	r4, [pc, #52]	; (8005c84 <__libc_init_array+0x3c>)
 8005c50:	1b64      	subs	r4, r4, r5
 8005c52:	10a4      	asrs	r4, r4, #2
 8005c54:	42a6      	cmp	r6, r4
 8005c56:	d109      	bne.n	8005c6c <__libc_init_array+0x24>
 8005c58:	2600      	movs	r6, #0
 8005c5a:	f000 fd7f 	bl	800675c <_init>
 8005c5e:	4d0a      	ldr	r5, [pc, #40]	; (8005c88 <__libc_init_array+0x40>)
 8005c60:	4c0a      	ldr	r4, [pc, #40]	; (8005c8c <__libc_init_array+0x44>)
 8005c62:	1b64      	subs	r4, r4, r5
 8005c64:	10a4      	asrs	r4, r4, #2
 8005c66:	42a6      	cmp	r6, r4
 8005c68:	d105      	bne.n	8005c76 <__libc_init_array+0x2e>
 8005c6a:	bd70      	pop	{r4, r5, r6, pc}
 8005c6c:	00b3      	lsls	r3, r6, #2
 8005c6e:	58eb      	ldr	r3, [r5, r3]
 8005c70:	4798      	blx	r3
 8005c72:	3601      	adds	r6, #1
 8005c74:	e7ee      	b.n	8005c54 <__libc_init_array+0xc>
 8005c76:	00b3      	lsls	r3, r6, #2
 8005c78:	58eb      	ldr	r3, [r5, r3]
 8005c7a:	4798      	blx	r3
 8005c7c:	3601      	adds	r6, #1
 8005c7e:	e7f2      	b.n	8005c66 <__libc_init_array+0x1e>
 8005c80:	080069f8 	.word	0x080069f8
 8005c84:	080069f8 	.word	0x080069f8
 8005c88:	080069f8 	.word	0x080069f8
 8005c8c:	080069fc 	.word	0x080069fc

08005c90 <malloc>:
 8005c90:	b510      	push	{r4, lr}
 8005c92:	4b03      	ldr	r3, [pc, #12]	; (8005ca0 <malloc+0x10>)
 8005c94:	0001      	movs	r1, r0
 8005c96:	6818      	ldr	r0, [r3, #0]
 8005c98:	f000 f882 	bl	8005da0 <_malloc_r>
 8005c9c:	bd10      	pop	{r4, pc}
 8005c9e:	46c0      	nop			; (mov r8, r8)
 8005ca0:	200000f0 	.word	0x200000f0

08005ca4 <memcpy>:
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	b510      	push	{r4, lr}
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d100      	bne.n	8005cae <memcpy+0xa>
 8005cac:	bd10      	pop	{r4, pc}
 8005cae:	5ccc      	ldrb	r4, [r1, r3]
 8005cb0:	54c4      	strb	r4, [r0, r3]
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	e7f8      	b.n	8005ca8 <memcpy+0x4>

08005cb6 <memset>:
 8005cb6:	0003      	movs	r3, r0
 8005cb8:	1882      	adds	r2, r0, r2
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d100      	bne.n	8005cc0 <memset+0xa>
 8005cbe:	4770      	bx	lr
 8005cc0:	7019      	strb	r1, [r3, #0]
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	e7f9      	b.n	8005cba <memset+0x4>
	...

08005cc8 <_free_r>:
 8005cc8:	b570      	push	{r4, r5, r6, lr}
 8005cca:	0005      	movs	r5, r0
 8005ccc:	2900      	cmp	r1, #0
 8005cce:	d010      	beq.n	8005cf2 <_free_r+0x2a>
 8005cd0:	1f0c      	subs	r4, r1, #4
 8005cd2:	6823      	ldr	r3, [r4, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	da00      	bge.n	8005cda <_free_r+0x12>
 8005cd8:	18e4      	adds	r4, r4, r3
 8005cda:	0028      	movs	r0, r5
 8005cdc:	f000 fc70 	bl	80065c0 <__malloc_lock>
 8005ce0:	4a1d      	ldr	r2, [pc, #116]	; (8005d58 <_free_r+0x90>)
 8005ce2:	6813      	ldr	r3, [r2, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d105      	bne.n	8005cf4 <_free_r+0x2c>
 8005ce8:	6063      	str	r3, [r4, #4]
 8005cea:	6014      	str	r4, [r2, #0]
 8005cec:	0028      	movs	r0, r5
 8005cee:	f000 fc6f 	bl	80065d0 <__malloc_unlock>
 8005cf2:	bd70      	pop	{r4, r5, r6, pc}
 8005cf4:	42a3      	cmp	r3, r4
 8005cf6:	d908      	bls.n	8005d0a <_free_r+0x42>
 8005cf8:	6821      	ldr	r1, [r4, #0]
 8005cfa:	1860      	adds	r0, r4, r1
 8005cfc:	4283      	cmp	r3, r0
 8005cfe:	d1f3      	bne.n	8005ce8 <_free_r+0x20>
 8005d00:	6818      	ldr	r0, [r3, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	1841      	adds	r1, r0, r1
 8005d06:	6021      	str	r1, [r4, #0]
 8005d08:	e7ee      	b.n	8005ce8 <_free_r+0x20>
 8005d0a:	001a      	movs	r2, r3
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <_free_r+0x4e>
 8005d12:	42a3      	cmp	r3, r4
 8005d14:	d9f9      	bls.n	8005d0a <_free_r+0x42>
 8005d16:	6811      	ldr	r1, [r2, #0]
 8005d18:	1850      	adds	r0, r2, r1
 8005d1a:	42a0      	cmp	r0, r4
 8005d1c:	d10b      	bne.n	8005d36 <_free_r+0x6e>
 8005d1e:	6820      	ldr	r0, [r4, #0]
 8005d20:	1809      	adds	r1, r1, r0
 8005d22:	1850      	adds	r0, r2, r1
 8005d24:	6011      	str	r1, [r2, #0]
 8005d26:	4283      	cmp	r3, r0
 8005d28:	d1e0      	bne.n	8005cec <_free_r+0x24>
 8005d2a:	6818      	ldr	r0, [r3, #0]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	1841      	adds	r1, r0, r1
 8005d30:	6011      	str	r1, [r2, #0]
 8005d32:	6053      	str	r3, [r2, #4]
 8005d34:	e7da      	b.n	8005cec <_free_r+0x24>
 8005d36:	42a0      	cmp	r0, r4
 8005d38:	d902      	bls.n	8005d40 <_free_r+0x78>
 8005d3a:	230c      	movs	r3, #12
 8005d3c:	602b      	str	r3, [r5, #0]
 8005d3e:	e7d5      	b.n	8005cec <_free_r+0x24>
 8005d40:	6821      	ldr	r1, [r4, #0]
 8005d42:	1860      	adds	r0, r4, r1
 8005d44:	4283      	cmp	r3, r0
 8005d46:	d103      	bne.n	8005d50 <_free_r+0x88>
 8005d48:	6818      	ldr	r0, [r3, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	1841      	adds	r1, r0, r1
 8005d4e:	6021      	str	r1, [r4, #0]
 8005d50:	6063      	str	r3, [r4, #4]
 8005d52:	6054      	str	r4, [r2, #4]
 8005d54:	e7ca      	b.n	8005cec <_free_r+0x24>
 8005d56:	46c0      	nop			; (mov r8, r8)
 8005d58:	2000067c 	.word	0x2000067c

08005d5c <sbrk_aligned>:
 8005d5c:	b570      	push	{r4, r5, r6, lr}
 8005d5e:	4e0f      	ldr	r6, [pc, #60]	; (8005d9c <sbrk_aligned+0x40>)
 8005d60:	000d      	movs	r5, r1
 8005d62:	6831      	ldr	r1, [r6, #0]
 8005d64:	0004      	movs	r4, r0
 8005d66:	2900      	cmp	r1, #0
 8005d68:	d102      	bne.n	8005d70 <sbrk_aligned+0x14>
 8005d6a:	f000 f90b 	bl	8005f84 <_sbrk_r>
 8005d6e:	6030      	str	r0, [r6, #0]
 8005d70:	0029      	movs	r1, r5
 8005d72:	0020      	movs	r0, r4
 8005d74:	f000 f906 	bl	8005f84 <_sbrk_r>
 8005d78:	1c43      	adds	r3, r0, #1
 8005d7a:	d00a      	beq.n	8005d92 <sbrk_aligned+0x36>
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	1cc5      	adds	r5, r0, #3
 8005d80:	439d      	bics	r5, r3
 8005d82:	42a8      	cmp	r0, r5
 8005d84:	d007      	beq.n	8005d96 <sbrk_aligned+0x3a>
 8005d86:	1a29      	subs	r1, r5, r0
 8005d88:	0020      	movs	r0, r4
 8005d8a:	f000 f8fb 	bl	8005f84 <_sbrk_r>
 8005d8e:	1c43      	adds	r3, r0, #1
 8005d90:	d101      	bne.n	8005d96 <sbrk_aligned+0x3a>
 8005d92:	2501      	movs	r5, #1
 8005d94:	426d      	negs	r5, r5
 8005d96:	0028      	movs	r0, r5
 8005d98:	bd70      	pop	{r4, r5, r6, pc}
 8005d9a:	46c0      	nop			; (mov r8, r8)
 8005d9c:	20000680 	.word	0x20000680

08005da0 <_malloc_r>:
 8005da0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005da2:	2203      	movs	r2, #3
 8005da4:	1ccb      	adds	r3, r1, #3
 8005da6:	4393      	bics	r3, r2
 8005da8:	3308      	adds	r3, #8
 8005daa:	0006      	movs	r6, r0
 8005dac:	001f      	movs	r7, r3
 8005dae:	2b0c      	cmp	r3, #12
 8005db0:	d232      	bcs.n	8005e18 <_malloc_r+0x78>
 8005db2:	270c      	movs	r7, #12
 8005db4:	42b9      	cmp	r1, r7
 8005db6:	d831      	bhi.n	8005e1c <_malloc_r+0x7c>
 8005db8:	0030      	movs	r0, r6
 8005dba:	f000 fc01 	bl	80065c0 <__malloc_lock>
 8005dbe:	4d32      	ldr	r5, [pc, #200]	; (8005e88 <_malloc_r+0xe8>)
 8005dc0:	682b      	ldr	r3, [r5, #0]
 8005dc2:	001c      	movs	r4, r3
 8005dc4:	2c00      	cmp	r4, #0
 8005dc6:	d12e      	bne.n	8005e26 <_malloc_r+0x86>
 8005dc8:	0039      	movs	r1, r7
 8005dca:	0030      	movs	r0, r6
 8005dcc:	f7ff ffc6 	bl	8005d5c <sbrk_aligned>
 8005dd0:	0004      	movs	r4, r0
 8005dd2:	1c43      	adds	r3, r0, #1
 8005dd4:	d11e      	bne.n	8005e14 <_malloc_r+0x74>
 8005dd6:	682c      	ldr	r4, [r5, #0]
 8005dd8:	0025      	movs	r5, r4
 8005dda:	2d00      	cmp	r5, #0
 8005ddc:	d14a      	bne.n	8005e74 <_malloc_r+0xd4>
 8005dde:	6823      	ldr	r3, [r4, #0]
 8005de0:	0029      	movs	r1, r5
 8005de2:	18e3      	adds	r3, r4, r3
 8005de4:	0030      	movs	r0, r6
 8005de6:	9301      	str	r3, [sp, #4]
 8005de8:	f000 f8cc 	bl	8005f84 <_sbrk_r>
 8005dec:	9b01      	ldr	r3, [sp, #4]
 8005dee:	4283      	cmp	r3, r0
 8005df0:	d143      	bne.n	8005e7a <_malloc_r+0xda>
 8005df2:	6823      	ldr	r3, [r4, #0]
 8005df4:	3703      	adds	r7, #3
 8005df6:	1aff      	subs	r7, r7, r3
 8005df8:	2303      	movs	r3, #3
 8005dfa:	439f      	bics	r7, r3
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	2f0c      	cmp	r7, #12
 8005e00:	d200      	bcs.n	8005e04 <_malloc_r+0x64>
 8005e02:	270c      	movs	r7, #12
 8005e04:	0039      	movs	r1, r7
 8005e06:	0030      	movs	r0, r6
 8005e08:	f7ff ffa8 	bl	8005d5c <sbrk_aligned>
 8005e0c:	1c43      	adds	r3, r0, #1
 8005e0e:	d034      	beq.n	8005e7a <_malloc_r+0xda>
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	19df      	adds	r7, r3, r7
 8005e14:	6027      	str	r7, [r4, #0]
 8005e16:	e013      	b.n	8005e40 <_malloc_r+0xa0>
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	dacb      	bge.n	8005db4 <_malloc_r+0x14>
 8005e1c:	230c      	movs	r3, #12
 8005e1e:	2500      	movs	r5, #0
 8005e20:	6033      	str	r3, [r6, #0]
 8005e22:	0028      	movs	r0, r5
 8005e24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e26:	6822      	ldr	r2, [r4, #0]
 8005e28:	1bd1      	subs	r1, r2, r7
 8005e2a:	d420      	bmi.n	8005e6e <_malloc_r+0xce>
 8005e2c:	290b      	cmp	r1, #11
 8005e2e:	d917      	bls.n	8005e60 <_malloc_r+0xc0>
 8005e30:	19e2      	adds	r2, r4, r7
 8005e32:	6027      	str	r7, [r4, #0]
 8005e34:	42a3      	cmp	r3, r4
 8005e36:	d111      	bne.n	8005e5c <_malloc_r+0xbc>
 8005e38:	602a      	str	r2, [r5, #0]
 8005e3a:	6863      	ldr	r3, [r4, #4]
 8005e3c:	6011      	str	r1, [r2, #0]
 8005e3e:	6053      	str	r3, [r2, #4]
 8005e40:	0030      	movs	r0, r6
 8005e42:	0025      	movs	r5, r4
 8005e44:	f000 fbc4 	bl	80065d0 <__malloc_unlock>
 8005e48:	2207      	movs	r2, #7
 8005e4a:	350b      	adds	r5, #11
 8005e4c:	1d23      	adds	r3, r4, #4
 8005e4e:	4395      	bics	r5, r2
 8005e50:	1aea      	subs	r2, r5, r3
 8005e52:	429d      	cmp	r5, r3
 8005e54:	d0e5      	beq.n	8005e22 <_malloc_r+0x82>
 8005e56:	1b5b      	subs	r3, r3, r5
 8005e58:	50a3      	str	r3, [r4, r2]
 8005e5a:	e7e2      	b.n	8005e22 <_malloc_r+0x82>
 8005e5c:	605a      	str	r2, [r3, #4]
 8005e5e:	e7ec      	b.n	8005e3a <_malloc_r+0x9a>
 8005e60:	6862      	ldr	r2, [r4, #4]
 8005e62:	42a3      	cmp	r3, r4
 8005e64:	d101      	bne.n	8005e6a <_malloc_r+0xca>
 8005e66:	602a      	str	r2, [r5, #0]
 8005e68:	e7ea      	b.n	8005e40 <_malloc_r+0xa0>
 8005e6a:	605a      	str	r2, [r3, #4]
 8005e6c:	e7e8      	b.n	8005e40 <_malloc_r+0xa0>
 8005e6e:	0023      	movs	r3, r4
 8005e70:	6864      	ldr	r4, [r4, #4]
 8005e72:	e7a7      	b.n	8005dc4 <_malloc_r+0x24>
 8005e74:	002c      	movs	r4, r5
 8005e76:	686d      	ldr	r5, [r5, #4]
 8005e78:	e7af      	b.n	8005dda <_malloc_r+0x3a>
 8005e7a:	230c      	movs	r3, #12
 8005e7c:	0030      	movs	r0, r6
 8005e7e:	6033      	str	r3, [r6, #0]
 8005e80:	f000 fba6 	bl	80065d0 <__malloc_unlock>
 8005e84:	e7cd      	b.n	8005e22 <_malloc_r+0x82>
 8005e86:	46c0      	nop			; (mov r8, r8)
 8005e88:	2000067c 	.word	0x2000067c

08005e8c <_puts_r>:
 8005e8c:	b570      	push	{r4, r5, r6, lr}
 8005e8e:	0005      	movs	r5, r0
 8005e90:	000e      	movs	r6, r1
 8005e92:	2800      	cmp	r0, #0
 8005e94:	d004      	beq.n	8005ea0 <_puts_r+0x14>
 8005e96:	6983      	ldr	r3, [r0, #24]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d101      	bne.n	8005ea0 <_puts_r+0x14>
 8005e9c:	f000 fa80 	bl	80063a0 <__sinit>
 8005ea0:	69ab      	ldr	r3, [r5, #24]
 8005ea2:	68ac      	ldr	r4, [r5, #8]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d102      	bne.n	8005eae <_puts_r+0x22>
 8005ea8:	0028      	movs	r0, r5
 8005eaa:	f000 fa79 	bl	80063a0 <__sinit>
 8005eae:	4b2d      	ldr	r3, [pc, #180]	; (8005f64 <_puts_r+0xd8>)
 8005eb0:	429c      	cmp	r4, r3
 8005eb2:	d122      	bne.n	8005efa <_puts_r+0x6e>
 8005eb4:	686c      	ldr	r4, [r5, #4]
 8005eb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005eb8:	07db      	lsls	r3, r3, #31
 8005eba:	d405      	bmi.n	8005ec8 <_puts_r+0x3c>
 8005ebc:	89a3      	ldrh	r3, [r4, #12]
 8005ebe:	059b      	lsls	r3, r3, #22
 8005ec0:	d402      	bmi.n	8005ec8 <_puts_r+0x3c>
 8005ec2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ec4:	f000 fb0d 	bl	80064e2 <__retarget_lock_acquire_recursive>
 8005ec8:	89a3      	ldrh	r3, [r4, #12]
 8005eca:	071b      	lsls	r3, r3, #28
 8005ecc:	d502      	bpl.n	8005ed4 <_puts_r+0x48>
 8005ece:	6923      	ldr	r3, [r4, #16]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d129      	bne.n	8005f28 <_puts_r+0x9c>
 8005ed4:	0021      	movs	r1, r4
 8005ed6:	0028      	movs	r0, r5
 8005ed8:	f000 f8bc 	bl	8006054 <__swsetup_r>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	d023      	beq.n	8005f28 <_puts_r+0x9c>
 8005ee0:	2501      	movs	r5, #1
 8005ee2:	426d      	negs	r5, r5
 8005ee4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ee6:	07db      	lsls	r3, r3, #31
 8005ee8:	d405      	bmi.n	8005ef6 <_puts_r+0x6a>
 8005eea:	89a3      	ldrh	r3, [r4, #12]
 8005eec:	059b      	lsls	r3, r3, #22
 8005eee:	d402      	bmi.n	8005ef6 <_puts_r+0x6a>
 8005ef0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ef2:	f000 faf7 	bl	80064e4 <__retarget_lock_release_recursive>
 8005ef6:	0028      	movs	r0, r5
 8005ef8:	bd70      	pop	{r4, r5, r6, pc}
 8005efa:	4b1b      	ldr	r3, [pc, #108]	; (8005f68 <_puts_r+0xdc>)
 8005efc:	429c      	cmp	r4, r3
 8005efe:	d101      	bne.n	8005f04 <_puts_r+0x78>
 8005f00:	68ac      	ldr	r4, [r5, #8]
 8005f02:	e7d8      	b.n	8005eb6 <_puts_r+0x2a>
 8005f04:	4b19      	ldr	r3, [pc, #100]	; (8005f6c <_puts_r+0xe0>)
 8005f06:	429c      	cmp	r4, r3
 8005f08:	d1d5      	bne.n	8005eb6 <_puts_r+0x2a>
 8005f0a:	68ec      	ldr	r4, [r5, #12]
 8005f0c:	e7d3      	b.n	8005eb6 <_puts_r+0x2a>
 8005f0e:	3601      	adds	r6, #1
 8005f10:	60a3      	str	r3, [r4, #8]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	da04      	bge.n	8005f20 <_puts_r+0x94>
 8005f16:	69a2      	ldr	r2, [r4, #24]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	dc16      	bgt.n	8005f4a <_puts_r+0xbe>
 8005f1c:	290a      	cmp	r1, #10
 8005f1e:	d014      	beq.n	8005f4a <_puts_r+0xbe>
 8005f20:	6823      	ldr	r3, [r4, #0]
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	6022      	str	r2, [r4, #0]
 8005f26:	7019      	strb	r1, [r3, #0]
 8005f28:	68a3      	ldr	r3, [r4, #8]
 8005f2a:	7831      	ldrb	r1, [r6, #0]
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	2900      	cmp	r1, #0
 8005f30:	d1ed      	bne.n	8005f0e <_puts_r+0x82>
 8005f32:	60a3      	str	r3, [r4, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	da0f      	bge.n	8005f58 <_puts_r+0xcc>
 8005f38:	0028      	movs	r0, r5
 8005f3a:	0022      	movs	r2, r4
 8005f3c:	310a      	adds	r1, #10
 8005f3e:	f000 f833 	bl	8005fa8 <__swbuf_r>
 8005f42:	250a      	movs	r5, #10
 8005f44:	1c43      	adds	r3, r0, #1
 8005f46:	d1cd      	bne.n	8005ee4 <_puts_r+0x58>
 8005f48:	e7ca      	b.n	8005ee0 <_puts_r+0x54>
 8005f4a:	0022      	movs	r2, r4
 8005f4c:	0028      	movs	r0, r5
 8005f4e:	f000 f82b 	bl	8005fa8 <__swbuf_r>
 8005f52:	1c43      	adds	r3, r0, #1
 8005f54:	d1e8      	bne.n	8005f28 <_puts_r+0x9c>
 8005f56:	e7c3      	b.n	8005ee0 <_puts_r+0x54>
 8005f58:	250a      	movs	r5, #10
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	1c5a      	adds	r2, r3, #1
 8005f5e:	6022      	str	r2, [r4, #0]
 8005f60:	701d      	strb	r5, [r3, #0]
 8005f62:	e7bf      	b.n	8005ee4 <_puts_r+0x58>
 8005f64:	080069b8 	.word	0x080069b8
 8005f68:	080069d8 	.word	0x080069d8
 8005f6c:	08006998 	.word	0x08006998

08005f70 <puts>:
 8005f70:	b510      	push	{r4, lr}
 8005f72:	4b03      	ldr	r3, [pc, #12]	; (8005f80 <puts+0x10>)
 8005f74:	0001      	movs	r1, r0
 8005f76:	6818      	ldr	r0, [r3, #0]
 8005f78:	f7ff ff88 	bl	8005e8c <_puts_r>
 8005f7c:	bd10      	pop	{r4, pc}
 8005f7e:	46c0      	nop			; (mov r8, r8)
 8005f80:	200000f0 	.word	0x200000f0

08005f84 <_sbrk_r>:
 8005f84:	2300      	movs	r3, #0
 8005f86:	b570      	push	{r4, r5, r6, lr}
 8005f88:	4d06      	ldr	r5, [pc, #24]	; (8005fa4 <_sbrk_r+0x20>)
 8005f8a:	0004      	movs	r4, r0
 8005f8c:	0008      	movs	r0, r1
 8005f8e:	602b      	str	r3, [r5, #0]
 8005f90:	f7fc fc4e 	bl	8002830 <_sbrk>
 8005f94:	1c43      	adds	r3, r0, #1
 8005f96:	d103      	bne.n	8005fa0 <_sbrk_r+0x1c>
 8005f98:	682b      	ldr	r3, [r5, #0]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d000      	beq.n	8005fa0 <_sbrk_r+0x1c>
 8005f9e:	6023      	str	r3, [r4, #0]
 8005fa0:	bd70      	pop	{r4, r5, r6, pc}
 8005fa2:	46c0      	nop			; (mov r8, r8)
 8005fa4:	20000688 	.word	0x20000688

08005fa8 <__swbuf_r>:
 8005fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005faa:	0005      	movs	r5, r0
 8005fac:	000e      	movs	r6, r1
 8005fae:	0014      	movs	r4, r2
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	d004      	beq.n	8005fbe <__swbuf_r+0x16>
 8005fb4:	6983      	ldr	r3, [r0, #24]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d101      	bne.n	8005fbe <__swbuf_r+0x16>
 8005fba:	f000 f9f1 	bl	80063a0 <__sinit>
 8005fbe:	4b22      	ldr	r3, [pc, #136]	; (8006048 <__swbuf_r+0xa0>)
 8005fc0:	429c      	cmp	r4, r3
 8005fc2:	d12e      	bne.n	8006022 <__swbuf_r+0x7a>
 8005fc4:	686c      	ldr	r4, [r5, #4]
 8005fc6:	69a3      	ldr	r3, [r4, #24]
 8005fc8:	60a3      	str	r3, [r4, #8]
 8005fca:	89a3      	ldrh	r3, [r4, #12]
 8005fcc:	071b      	lsls	r3, r3, #28
 8005fce:	d532      	bpl.n	8006036 <__swbuf_r+0x8e>
 8005fd0:	6923      	ldr	r3, [r4, #16]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d02f      	beq.n	8006036 <__swbuf_r+0x8e>
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	6922      	ldr	r2, [r4, #16]
 8005fda:	b2f7      	uxtb	r7, r6
 8005fdc:	1a98      	subs	r0, r3, r2
 8005fde:	6963      	ldr	r3, [r4, #20]
 8005fe0:	b2f6      	uxtb	r6, r6
 8005fe2:	4283      	cmp	r3, r0
 8005fe4:	dc05      	bgt.n	8005ff2 <__swbuf_r+0x4a>
 8005fe6:	0021      	movs	r1, r4
 8005fe8:	0028      	movs	r0, r5
 8005fea:	f000 f937 	bl	800625c <_fflush_r>
 8005fee:	2800      	cmp	r0, #0
 8005ff0:	d127      	bne.n	8006042 <__swbuf_r+0x9a>
 8005ff2:	68a3      	ldr	r3, [r4, #8]
 8005ff4:	3001      	adds	r0, #1
 8005ff6:	3b01      	subs	r3, #1
 8005ff8:	60a3      	str	r3, [r4, #8]
 8005ffa:	6823      	ldr	r3, [r4, #0]
 8005ffc:	1c5a      	adds	r2, r3, #1
 8005ffe:	6022      	str	r2, [r4, #0]
 8006000:	701f      	strb	r7, [r3, #0]
 8006002:	6963      	ldr	r3, [r4, #20]
 8006004:	4283      	cmp	r3, r0
 8006006:	d004      	beq.n	8006012 <__swbuf_r+0x6a>
 8006008:	89a3      	ldrh	r3, [r4, #12]
 800600a:	07db      	lsls	r3, r3, #31
 800600c:	d507      	bpl.n	800601e <__swbuf_r+0x76>
 800600e:	2e0a      	cmp	r6, #10
 8006010:	d105      	bne.n	800601e <__swbuf_r+0x76>
 8006012:	0021      	movs	r1, r4
 8006014:	0028      	movs	r0, r5
 8006016:	f000 f921 	bl	800625c <_fflush_r>
 800601a:	2800      	cmp	r0, #0
 800601c:	d111      	bne.n	8006042 <__swbuf_r+0x9a>
 800601e:	0030      	movs	r0, r6
 8006020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006022:	4b0a      	ldr	r3, [pc, #40]	; (800604c <__swbuf_r+0xa4>)
 8006024:	429c      	cmp	r4, r3
 8006026:	d101      	bne.n	800602c <__swbuf_r+0x84>
 8006028:	68ac      	ldr	r4, [r5, #8]
 800602a:	e7cc      	b.n	8005fc6 <__swbuf_r+0x1e>
 800602c:	4b08      	ldr	r3, [pc, #32]	; (8006050 <__swbuf_r+0xa8>)
 800602e:	429c      	cmp	r4, r3
 8006030:	d1c9      	bne.n	8005fc6 <__swbuf_r+0x1e>
 8006032:	68ec      	ldr	r4, [r5, #12]
 8006034:	e7c7      	b.n	8005fc6 <__swbuf_r+0x1e>
 8006036:	0021      	movs	r1, r4
 8006038:	0028      	movs	r0, r5
 800603a:	f000 f80b 	bl	8006054 <__swsetup_r>
 800603e:	2800      	cmp	r0, #0
 8006040:	d0c9      	beq.n	8005fd6 <__swbuf_r+0x2e>
 8006042:	2601      	movs	r6, #1
 8006044:	4276      	negs	r6, r6
 8006046:	e7ea      	b.n	800601e <__swbuf_r+0x76>
 8006048:	080069b8 	.word	0x080069b8
 800604c:	080069d8 	.word	0x080069d8
 8006050:	08006998 	.word	0x08006998

08006054 <__swsetup_r>:
 8006054:	4b37      	ldr	r3, [pc, #220]	; (8006134 <__swsetup_r+0xe0>)
 8006056:	b570      	push	{r4, r5, r6, lr}
 8006058:	681d      	ldr	r5, [r3, #0]
 800605a:	0006      	movs	r6, r0
 800605c:	000c      	movs	r4, r1
 800605e:	2d00      	cmp	r5, #0
 8006060:	d005      	beq.n	800606e <__swsetup_r+0x1a>
 8006062:	69ab      	ldr	r3, [r5, #24]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d102      	bne.n	800606e <__swsetup_r+0x1a>
 8006068:	0028      	movs	r0, r5
 800606a:	f000 f999 	bl	80063a0 <__sinit>
 800606e:	4b32      	ldr	r3, [pc, #200]	; (8006138 <__swsetup_r+0xe4>)
 8006070:	429c      	cmp	r4, r3
 8006072:	d10f      	bne.n	8006094 <__swsetup_r+0x40>
 8006074:	686c      	ldr	r4, [r5, #4]
 8006076:	230c      	movs	r3, #12
 8006078:	5ee2      	ldrsh	r2, [r4, r3]
 800607a:	b293      	uxth	r3, r2
 800607c:	0711      	lsls	r1, r2, #28
 800607e:	d42d      	bmi.n	80060dc <__swsetup_r+0x88>
 8006080:	06d9      	lsls	r1, r3, #27
 8006082:	d411      	bmi.n	80060a8 <__swsetup_r+0x54>
 8006084:	2309      	movs	r3, #9
 8006086:	2001      	movs	r0, #1
 8006088:	6033      	str	r3, [r6, #0]
 800608a:	3337      	adds	r3, #55	; 0x37
 800608c:	4313      	orrs	r3, r2
 800608e:	81a3      	strh	r3, [r4, #12]
 8006090:	4240      	negs	r0, r0
 8006092:	bd70      	pop	{r4, r5, r6, pc}
 8006094:	4b29      	ldr	r3, [pc, #164]	; (800613c <__swsetup_r+0xe8>)
 8006096:	429c      	cmp	r4, r3
 8006098:	d101      	bne.n	800609e <__swsetup_r+0x4a>
 800609a:	68ac      	ldr	r4, [r5, #8]
 800609c:	e7eb      	b.n	8006076 <__swsetup_r+0x22>
 800609e:	4b28      	ldr	r3, [pc, #160]	; (8006140 <__swsetup_r+0xec>)
 80060a0:	429c      	cmp	r4, r3
 80060a2:	d1e8      	bne.n	8006076 <__swsetup_r+0x22>
 80060a4:	68ec      	ldr	r4, [r5, #12]
 80060a6:	e7e6      	b.n	8006076 <__swsetup_r+0x22>
 80060a8:	075b      	lsls	r3, r3, #29
 80060aa:	d513      	bpl.n	80060d4 <__swsetup_r+0x80>
 80060ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060ae:	2900      	cmp	r1, #0
 80060b0:	d008      	beq.n	80060c4 <__swsetup_r+0x70>
 80060b2:	0023      	movs	r3, r4
 80060b4:	3344      	adds	r3, #68	; 0x44
 80060b6:	4299      	cmp	r1, r3
 80060b8:	d002      	beq.n	80060c0 <__swsetup_r+0x6c>
 80060ba:	0030      	movs	r0, r6
 80060bc:	f7ff fe04 	bl	8005cc8 <_free_r>
 80060c0:	2300      	movs	r3, #0
 80060c2:	6363      	str	r3, [r4, #52]	; 0x34
 80060c4:	2224      	movs	r2, #36	; 0x24
 80060c6:	89a3      	ldrh	r3, [r4, #12]
 80060c8:	4393      	bics	r3, r2
 80060ca:	81a3      	strh	r3, [r4, #12]
 80060cc:	2300      	movs	r3, #0
 80060ce:	6063      	str	r3, [r4, #4]
 80060d0:	6923      	ldr	r3, [r4, #16]
 80060d2:	6023      	str	r3, [r4, #0]
 80060d4:	2308      	movs	r3, #8
 80060d6:	89a2      	ldrh	r2, [r4, #12]
 80060d8:	4313      	orrs	r3, r2
 80060da:	81a3      	strh	r3, [r4, #12]
 80060dc:	6923      	ldr	r3, [r4, #16]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10b      	bne.n	80060fa <__swsetup_r+0xa6>
 80060e2:	21a0      	movs	r1, #160	; 0xa0
 80060e4:	2280      	movs	r2, #128	; 0x80
 80060e6:	89a3      	ldrh	r3, [r4, #12]
 80060e8:	0089      	lsls	r1, r1, #2
 80060ea:	0092      	lsls	r2, r2, #2
 80060ec:	400b      	ands	r3, r1
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d003      	beq.n	80060fa <__swsetup_r+0xa6>
 80060f2:	0021      	movs	r1, r4
 80060f4:	0030      	movs	r0, r6
 80060f6:	f000 fa1f 	bl	8006538 <__smakebuf_r>
 80060fa:	220c      	movs	r2, #12
 80060fc:	5ea3      	ldrsh	r3, [r4, r2]
 80060fe:	2001      	movs	r0, #1
 8006100:	001a      	movs	r2, r3
 8006102:	b299      	uxth	r1, r3
 8006104:	4002      	ands	r2, r0
 8006106:	4203      	tst	r3, r0
 8006108:	d00f      	beq.n	800612a <__swsetup_r+0xd6>
 800610a:	2200      	movs	r2, #0
 800610c:	60a2      	str	r2, [r4, #8]
 800610e:	6962      	ldr	r2, [r4, #20]
 8006110:	4252      	negs	r2, r2
 8006112:	61a2      	str	r2, [r4, #24]
 8006114:	2000      	movs	r0, #0
 8006116:	6922      	ldr	r2, [r4, #16]
 8006118:	4282      	cmp	r2, r0
 800611a:	d1ba      	bne.n	8006092 <__swsetup_r+0x3e>
 800611c:	060a      	lsls	r2, r1, #24
 800611e:	d5b8      	bpl.n	8006092 <__swsetup_r+0x3e>
 8006120:	2240      	movs	r2, #64	; 0x40
 8006122:	4313      	orrs	r3, r2
 8006124:	81a3      	strh	r3, [r4, #12]
 8006126:	3801      	subs	r0, #1
 8006128:	e7b3      	b.n	8006092 <__swsetup_r+0x3e>
 800612a:	0788      	lsls	r0, r1, #30
 800612c:	d400      	bmi.n	8006130 <__swsetup_r+0xdc>
 800612e:	6962      	ldr	r2, [r4, #20]
 8006130:	60a2      	str	r2, [r4, #8]
 8006132:	e7ef      	b.n	8006114 <__swsetup_r+0xc0>
 8006134:	200000f0 	.word	0x200000f0
 8006138:	080069b8 	.word	0x080069b8
 800613c:	080069d8 	.word	0x080069d8
 8006140:	08006998 	.word	0x08006998

08006144 <__sflush_r>:
 8006144:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006146:	898b      	ldrh	r3, [r1, #12]
 8006148:	0005      	movs	r5, r0
 800614a:	000c      	movs	r4, r1
 800614c:	071a      	lsls	r2, r3, #28
 800614e:	d45f      	bmi.n	8006210 <__sflush_r+0xcc>
 8006150:	684a      	ldr	r2, [r1, #4]
 8006152:	2a00      	cmp	r2, #0
 8006154:	dc04      	bgt.n	8006160 <__sflush_r+0x1c>
 8006156:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8006158:	2a00      	cmp	r2, #0
 800615a:	dc01      	bgt.n	8006160 <__sflush_r+0x1c>
 800615c:	2000      	movs	r0, #0
 800615e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006160:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006162:	2f00      	cmp	r7, #0
 8006164:	d0fa      	beq.n	800615c <__sflush_r+0x18>
 8006166:	2200      	movs	r2, #0
 8006168:	2180      	movs	r1, #128	; 0x80
 800616a:	682e      	ldr	r6, [r5, #0]
 800616c:	602a      	str	r2, [r5, #0]
 800616e:	001a      	movs	r2, r3
 8006170:	0149      	lsls	r1, r1, #5
 8006172:	400a      	ands	r2, r1
 8006174:	420b      	tst	r3, r1
 8006176:	d034      	beq.n	80061e2 <__sflush_r+0x9e>
 8006178:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800617a:	89a3      	ldrh	r3, [r4, #12]
 800617c:	075b      	lsls	r3, r3, #29
 800617e:	d506      	bpl.n	800618e <__sflush_r+0x4a>
 8006180:	6863      	ldr	r3, [r4, #4]
 8006182:	1ac0      	subs	r0, r0, r3
 8006184:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006186:	2b00      	cmp	r3, #0
 8006188:	d001      	beq.n	800618e <__sflush_r+0x4a>
 800618a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800618c:	1ac0      	subs	r0, r0, r3
 800618e:	0002      	movs	r2, r0
 8006190:	6a21      	ldr	r1, [r4, #32]
 8006192:	2300      	movs	r3, #0
 8006194:	0028      	movs	r0, r5
 8006196:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006198:	47b8      	blx	r7
 800619a:	89a1      	ldrh	r1, [r4, #12]
 800619c:	1c43      	adds	r3, r0, #1
 800619e:	d106      	bne.n	80061ae <__sflush_r+0x6a>
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	2b1d      	cmp	r3, #29
 80061a4:	d831      	bhi.n	800620a <__sflush_r+0xc6>
 80061a6:	4a2c      	ldr	r2, [pc, #176]	; (8006258 <__sflush_r+0x114>)
 80061a8:	40da      	lsrs	r2, r3
 80061aa:	07d3      	lsls	r3, r2, #31
 80061ac:	d52d      	bpl.n	800620a <__sflush_r+0xc6>
 80061ae:	2300      	movs	r3, #0
 80061b0:	6063      	str	r3, [r4, #4]
 80061b2:	6923      	ldr	r3, [r4, #16]
 80061b4:	6023      	str	r3, [r4, #0]
 80061b6:	04cb      	lsls	r3, r1, #19
 80061b8:	d505      	bpl.n	80061c6 <__sflush_r+0x82>
 80061ba:	1c43      	adds	r3, r0, #1
 80061bc:	d102      	bne.n	80061c4 <__sflush_r+0x80>
 80061be:	682b      	ldr	r3, [r5, #0]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d100      	bne.n	80061c6 <__sflush_r+0x82>
 80061c4:	6560      	str	r0, [r4, #84]	; 0x54
 80061c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80061c8:	602e      	str	r6, [r5, #0]
 80061ca:	2900      	cmp	r1, #0
 80061cc:	d0c6      	beq.n	800615c <__sflush_r+0x18>
 80061ce:	0023      	movs	r3, r4
 80061d0:	3344      	adds	r3, #68	; 0x44
 80061d2:	4299      	cmp	r1, r3
 80061d4:	d002      	beq.n	80061dc <__sflush_r+0x98>
 80061d6:	0028      	movs	r0, r5
 80061d8:	f7ff fd76 	bl	8005cc8 <_free_r>
 80061dc:	2000      	movs	r0, #0
 80061de:	6360      	str	r0, [r4, #52]	; 0x34
 80061e0:	e7bd      	b.n	800615e <__sflush_r+0x1a>
 80061e2:	2301      	movs	r3, #1
 80061e4:	0028      	movs	r0, r5
 80061e6:	6a21      	ldr	r1, [r4, #32]
 80061e8:	47b8      	blx	r7
 80061ea:	1c43      	adds	r3, r0, #1
 80061ec:	d1c5      	bne.n	800617a <__sflush_r+0x36>
 80061ee:	682b      	ldr	r3, [r5, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d0c2      	beq.n	800617a <__sflush_r+0x36>
 80061f4:	2b1d      	cmp	r3, #29
 80061f6:	d001      	beq.n	80061fc <__sflush_r+0xb8>
 80061f8:	2b16      	cmp	r3, #22
 80061fa:	d101      	bne.n	8006200 <__sflush_r+0xbc>
 80061fc:	602e      	str	r6, [r5, #0]
 80061fe:	e7ad      	b.n	800615c <__sflush_r+0x18>
 8006200:	2340      	movs	r3, #64	; 0x40
 8006202:	89a2      	ldrh	r2, [r4, #12]
 8006204:	4313      	orrs	r3, r2
 8006206:	81a3      	strh	r3, [r4, #12]
 8006208:	e7a9      	b.n	800615e <__sflush_r+0x1a>
 800620a:	2340      	movs	r3, #64	; 0x40
 800620c:	430b      	orrs	r3, r1
 800620e:	e7fa      	b.n	8006206 <__sflush_r+0xc2>
 8006210:	690f      	ldr	r7, [r1, #16]
 8006212:	2f00      	cmp	r7, #0
 8006214:	d0a2      	beq.n	800615c <__sflush_r+0x18>
 8006216:	680a      	ldr	r2, [r1, #0]
 8006218:	600f      	str	r7, [r1, #0]
 800621a:	1bd2      	subs	r2, r2, r7
 800621c:	9201      	str	r2, [sp, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	079b      	lsls	r3, r3, #30
 8006222:	d100      	bne.n	8006226 <__sflush_r+0xe2>
 8006224:	694a      	ldr	r2, [r1, #20]
 8006226:	60a2      	str	r2, [r4, #8]
 8006228:	9b01      	ldr	r3, [sp, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	dc00      	bgt.n	8006230 <__sflush_r+0xec>
 800622e:	e795      	b.n	800615c <__sflush_r+0x18>
 8006230:	003a      	movs	r2, r7
 8006232:	0028      	movs	r0, r5
 8006234:	9b01      	ldr	r3, [sp, #4]
 8006236:	6a21      	ldr	r1, [r4, #32]
 8006238:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800623a:	47b0      	blx	r6
 800623c:	2800      	cmp	r0, #0
 800623e:	dc06      	bgt.n	800624e <__sflush_r+0x10a>
 8006240:	2340      	movs	r3, #64	; 0x40
 8006242:	2001      	movs	r0, #1
 8006244:	89a2      	ldrh	r2, [r4, #12]
 8006246:	4240      	negs	r0, r0
 8006248:	4313      	orrs	r3, r2
 800624a:	81a3      	strh	r3, [r4, #12]
 800624c:	e787      	b.n	800615e <__sflush_r+0x1a>
 800624e:	9b01      	ldr	r3, [sp, #4]
 8006250:	183f      	adds	r7, r7, r0
 8006252:	1a1b      	subs	r3, r3, r0
 8006254:	9301      	str	r3, [sp, #4]
 8006256:	e7e7      	b.n	8006228 <__sflush_r+0xe4>
 8006258:	20400001 	.word	0x20400001

0800625c <_fflush_r>:
 800625c:	690b      	ldr	r3, [r1, #16]
 800625e:	b570      	push	{r4, r5, r6, lr}
 8006260:	0005      	movs	r5, r0
 8006262:	000c      	movs	r4, r1
 8006264:	2b00      	cmp	r3, #0
 8006266:	d102      	bne.n	800626e <_fflush_r+0x12>
 8006268:	2500      	movs	r5, #0
 800626a:	0028      	movs	r0, r5
 800626c:	bd70      	pop	{r4, r5, r6, pc}
 800626e:	2800      	cmp	r0, #0
 8006270:	d004      	beq.n	800627c <_fflush_r+0x20>
 8006272:	6983      	ldr	r3, [r0, #24]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d101      	bne.n	800627c <_fflush_r+0x20>
 8006278:	f000 f892 	bl	80063a0 <__sinit>
 800627c:	4b14      	ldr	r3, [pc, #80]	; (80062d0 <_fflush_r+0x74>)
 800627e:	429c      	cmp	r4, r3
 8006280:	d11b      	bne.n	80062ba <_fflush_r+0x5e>
 8006282:	686c      	ldr	r4, [r5, #4]
 8006284:	220c      	movs	r2, #12
 8006286:	5ea3      	ldrsh	r3, [r4, r2]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d0ed      	beq.n	8006268 <_fflush_r+0xc>
 800628c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800628e:	07d2      	lsls	r2, r2, #31
 8006290:	d404      	bmi.n	800629c <_fflush_r+0x40>
 8006292:	059b      	lsls	r3, r3, #22
 8006294:	d402      	bmi.n	800629c <_fflush_r+0x40>
 8006296:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006298:	f000 f923 	bl	80064e2 <__retarget_lock_acquire_recursive>
 800629c:	0028      	movs	r0, r5
 800629e:	0021      	movs	r1, r4
 80062a0:	f7ff ff50 	bl	8006144 <__sflush_r>
 80062a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80062a6:	0005      	movs	r5, r0
 80062a8:	07db      	lsls	r3, r3, #31
 80062aa:	d4de      	bmi.n	800626a <_fflush_r+0xe>
 80062ac:	89a3      	ldrh	r3, [r4, #12]
 80062ae:	059b      	lsls	r3, r3, #22
 80062b0:	d4db      	bmi.n	800626a <_fflush_r+0xe>
 80062b2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062b4:	f000 f916 	bl	80064e4 <__retarget_lock_release_recursive>
 80062b8:	e7d7      	b.n	800626a <_fflush_r+0xe>
 80062ba:	4b06      	ldr	r3, [pc, #24]	; (80062d4 <_fflush_r+0x78>)
 80062bc:	429c      	cmp	r4, r3
 80062be:	d101      	bne.n	80062c4 <_fflush_r+0x68>
 80062c0:	68ac      	ldr	r4, [r5, #8]
 80062c2:	e7df      	b.n	8006284 <_fflush_r+0x28>
 80062c4:	4b04      	ldr	r3, [pc, #16]	; (80062d8 <_fflush_r+0x7c>)
 80062c6:	429c      	cmp	r4, r3
 80062c8:	d1dc      	bne.n	8006284 <_fflush_r+0x28>
 80062ca:	68ec      	ldr	r4, [r5, #12]
 80062cc:	e7da      	b.n	8006284 <_fflush_r+0x28>
 80062ce:	46c0      	nop			; (mov r8, r8)
 80062d0:	080069b8 	.word	0x080069b8
 80062d4:	080069d8 	.word	0x080069d8
 80062d8:	08006998 	.word	0x08006998

080062dc <std>:
 80062dc:	2300      	movs	r3, #0
 80062de:	b510      	push	{r4, lr}
 80062e0:	0004      	movs	r4, r0
 80062e2:	6003      	str	r3, [r0, #0]
 80062e4:	6043      	str	r3, [r0, #4]
 80062e6:	6083      	str	r3, [r0, #8]
 80062e8:	8181      	strh	r1, [r0, #12]
 80062ea:	6643      	str	r3, [r0, #100]	; 0x64
 80062ec:	0019      	movs	r1, r3
 80062ee:	81c2      	strh	r2, [r0, #14]
 80062f0:	6103      	str	r3, [r0, #16]
 80062f2:	6143      	str	r3, [r0, #20]
 80062f4:	6183      	str	r3, [r0, #24]
 80062f6:	2208      	movs	r2, #8
 80062f8:	305c      	adds	r0, #92	; 0x5c
 80062fa:	f7ff fcdc 	bl	8005cb6 <memset>
 80062fe:	4b05      	ldr	r3, [pc, #20]	; (8006314 <std+0x38>)
 8006300:	6224      	str	r4, [r4, #32]
 8006302:	6263      	str	r3, [r4, #36]	; 0x24
 8006304:	4b04      	ldr	r3, [pc, #16]	; (8006318 <std+0x3c>)
 8006306:	62a3      	str	r3, [r4, #40]	; 0x28
 8006308:	4b04      	ldr	r3, [pc, #16]	; (800631c <std+0x40>)
 800630a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800630c:	4b04      	ldr	r3, [pc, #16]	; (8006320 <std+0x44>)
 800630e:	6323      	str	r3, [r4, #48]	; 0x30
 8006310:	bd10      	pop	{r4, pc}
 8006312:	46c0      	nop			; (mov r8, r8)
 8006314:	080065e1 	.word	0x080065e1
 8006318:	08006609 	.word	0x08006609
 800631c:	08006641 	.word	0x08006641
 8006320:	0800666d 	.word	0x0800666d

08006324 <_cleanup_r>:
 8006324:	b510      	push	{r4, lr}
 8006326:	4902      	ldr	r1, [pc, #8]	; (8006330 <_cleanup_r+0xc>)
 8006328:	f000 f8ba 	bl	80064a0 <_fwalk_reent>
 800632c:	bd10      	pop	{r4, pc}
 800632e:	46c0      	nop			; (mov r8, r8)
 8006330:	0800625d 	.word	0x0800625d

08006334 <__sfmoreglue>:
 8006334:	b570      	push	{r4, r5, r6, lr}
 8006336:	2568      	movs	r5, #104	; 0x68
 8006338:	1e4a      	subs	r2, r1, #1
 800633a:	4355      	muls	r5, r2
 800633c:	000e      	movs	r6, r1
 800633e:	0029      	movs	r1, r5
 8006340:	3174      	adds	r1, #116	; 0x74
 8006342:	f7ff fd2d 	bl	8005da0 <_malloc_r>
 8006346:	1e04      	subs	r4, r0, #0
 8006348:	d008      	beq.n	800635c <__sfmoreglue+0x28>
 800634a:	2100      	movs	r1, #0
 800634c:	002a      	movs	r2, r5
 800634e:	6001      	str	r1, [r0, #0]
 8006350:	6046      	str	r6, [r0, #4]
 8006352:	300c      	adds	r0, #12
 8006354:	60a0      	str	r0, [r4, #8]
 8006356:	3268      	adds	r2, #104	; 0x68
 8006358:	f7ff fcad 	bl	8005cb6 <memset>
 800635c:	0020      	movs	r0, r4
 800635e:	bd70      	pop	{r4, r5, r6, pc}

08006360 <__sfp_lock_acquire>:
 8006360:	b510      	push	{r4, lr}
 8006362:	4802      	ldr	r0, [pc, #8]	; (800636c <__sfp_lock_acquire+0xc>)
 8006364:	f000 f8bd 	bl	80064e2 <__retarget_lock_acquire_recursive>
 8006368:	bd10      	pop	{r4, pc}
 800636a:	46c0      	nop			; (mov r8, r8)
 800636c:	20000685 	.word	0x20000685

08006370 <__sfp_lock_release>:
 8006370:	b510      	push	{r4, lr}
 8006372:	4802      	ldr	r0, [pc, #8]	; (800637c <__sfp_lock_release+0xc>)
 8006374:	f000 f8b6 	bl	80064e4 <__retarget_lock_release_recursive>
 8006378:	bd10      	pop	{r4, pc}
 800637a:	46c0      	nop			; (mov r8, r8)
 800637c:	20000685 	.word	0x20000685

08006380 <__sinit_lock_acquire>:
 8006380:	b510      	push	{r4, lr}
 8006382:	4802      	ldr	r0, [pc, #8]	; (800638c <__sinit_lock_acquire+0xc>)
 8006384:	f000 f8ad 	bl	80064e2 <__retarget_lock_acquire_recursive>
 8006388:	bd10      	pop	{r4, pc}
 800638a:	46c0      	nop			; (mov r8, r8)
 800638c:	20000686 	.word	0x20000686

08006390 <__sinit_lock_release>:
 8006390:	b510      	push	{r4, lr}
 8006392:	4802      	ldr	r0, [pc, #8]	; (800639c <__sinit_lock_release+0xc>)
 8006394:	f000 f8a6 	bl	80064e4 <__retarget_lock_release_recursive>
 8006398:	bd10      	pop	{r4, pc}
 800639a:	46c0      	nop			; (mov r8, r8)
 800639c:	20000686 	.word	0x20000686

080063a0 <__sinit>:
 80063a0:	b513      	push	{r0, r1, r4, lr}
 80063a2:	0004      	movs	r4, r0
 80063a4:	f7ff ffec 	bl	8006380 <__sinit_lock_acquire>
 80063a8:	69a3      	ldr	r3, [r4, #24]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d002      	beq.n	80063b4 <__sinit+0x14>
 80063ae:	f7ff ffef 	bl	8006390 <__sinit_lock_release>
 80063b2:	bd13      	pop	{r0, r1, r4, pc}
 80063b4:	64a3      	str	r3, [r4, #72]	; 0x48
 80063b6:	64e3      	str	r3, [r4, #76]	; 0x4c
 80063b8:	6523      	str	r3, [r4, #80]	; 0x50
 80063ba:	4b13      	ldr	r3, [pc, #76]	; (8006408 <__sinit+0x68>)
 80063bc:	4a13      	ldr	r2, [pc, #76]	; (800640c <__sinit+0x6c>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80063c2:	9301      	str	r3, [sp, #4]
 80063c4:	42a3      	cmp	r3, r4
 80063c6:	d101      	bne.n	80063cc <__sinit+0x2c>
 80063c8:	2301      	movs	r3, #1
 80063ca:	61a3      	str	r3, [r4, #24]
 80063cc:	0020      	movs	r0, r4
 80063ce:	f000 f81f 	bl	8006410 <__sfp>
 80063d2:	6060      	str	r0, [r4, #4]
 80063d4:	0020      	movs	r0, r4
 80063d6:	f000 f81b 	bl	8006410 <__sfp>
 80063da:	60a0      	str	r0, [r4, #8]
 80063dc:	0020      	movs	r0, r4
 80063de:	f000 f817 	bl	8006410 <__sfp>
 80063e2:	2200      	movs	r2, #0
 80063e4:	2104      	movs	r1, #4
 80063e6:	60e0      	str	r0, [r4, #12]
 80063e8:	6860      	ldr	r0, [r4, #4]
 80063ea:	f7ff ff77 	bl	80062dc <std>
 80063ee:	2201      	movs	r2, #1
 80063f0:	2109      	movs	r1, #9
 80063f2:	68a0      	ldr	r0, [r4, #8]
 80063f4:	f7ff ff72 	bl	80062dc <std>
 80063f8:	2202      	movs	r2, #2
 80063fa:	2112      	movs	r1, #18
 80063fc:	68e0      	ldr	r0, [r4, #12]
 80063fe:	f7ff ff6d 	bl	80062dc <std>
 8006402:	2301      	movs	r3, #1
 8006404:	61a3      	str	r3, [r4, #24]
 8006406:	e7d2      	b.n	80063ae <__sinit+0xe>
 8006408:	08006994 	.word	0x08006994
 800640c:	08006325 	.word	0x08006325

08006410 <__sfp>:
 8006410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006412:	0007      	movs	r7, r0
 8006414:	f7ff ffa4 	bl	8006360 <__sfp_lock_acquire>
 8006418:	4b1f      	ldr	r3, [pc, #124]	; (8006498 <__sfp+0x88>)
 800641a:	681e      	ldr	r6, [r3, #0]
 800641c:	69b3      	ldr	r3, [r6, #24]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d102      	bne.n	8006428 <__sfp+0x18>
 8006422:	0030      	movs	r0, r6
 8006424:	f7ff ffbc 	bl	80063a0 <__sinit>
 8006428:	3648      	adds	r6, #72	; 0x48
 800642a:	68b4      	ldr	r4, [r6, #8]
 800642c:	6873      	ldr	r3, [r6, #4]
 800642e:	3b01      	subs	r3, #1
 8006430:	d504      	bpl.n	800643c <__sfp+0x2c>
 8006432:	6833      	ldr	r3, [r6, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d022      	beq.n	800647e <__sfp+0x6e>
 8006438:	6836      	ldr	r6, [r6, #0]
 800643a:	e7f6      	b.n	800642a <__sfp+0x1a>
 800643c:	220c      	movs	r2, #12
 800643e:	5ea5      	ldrsh	r5, [r4, r2]
 8006440:	2d00      	cmp	r5, #0
 8006442:	d11a      	bne.n	800647a <__sfp+0x6a>
 8006444:	0020      	movs	r0, r4
 8006446:	4b15      	ldr	r3, [pc, #84]	; (800649c <__sfp+0x8c>)
 8006448:	3058      	adds	r0, #88	; 0x58
 800644a:	60e3      	str	r3, [r4, #12]
 800644c:	6665      	str	r5, [r4, #100]	; 0x64
 800644e:	f000 f847 	bl	80064e0 <__retarget_lock_init_recursive>
 8006452:	f7ff ff8d 	bl	8006370 <__sfp_lock_release>
 8006456:	0020      	movs	r0, r4
 8006458:	2208      	movs	r2, #8
 800645a:	0029      	movs	r1, r5
 800645c:	6025      	str	r5, [r4, #0]
 800645e:	60a5      	str	r5, [r4, #8]
 8006460:	6065      	str	r5, [r4, #4]
 8006462:	6125      	str	r5, [r4, #16]
 8006464:	6165      	str	r5, [r4, #20]
 8006466:	61a5      	str	r5, [r4, #24]
 8006468:	305c      	adds	r0, #92	; 0x5c
 800646a:	f7ff fc24 	bl	8005cb6 <memset>
 800646e:	6365      	str	r5, [r4, #52]	; 0x34
 8006470:	63a5      	str	r5, [r4, #56]	; 0x38
 8006472:	64a5      	str	r5, [r4, #72]	; 0x48
 8006474:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006476:	0020      	movs	r0, r4
 8006478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800647a:	3468      	adds	r4, #104	; 0x68
 800647c:	e7d7      	b.n	800642e <__sfp+0x1e>
 800647e:	2104      	movs	r1, #4
 8006480:	0038      	movs	r0, r7
 8006482:	f7ff ff57 	bl	8006334 <__sfmoreglue>
 8006486:	1e04      	subs	r4, r0, #0
 8006488:	6030      	str	r0, [r6, #0]
 800648a:	d1d5      	bne.n	8006438 <__sfp+0x28>
 800648c:	f7ff ff70 	bl	8006370 <__sfp_lock_release>
 8006490:	230c      	movs	r3, #12
 8006492:	603b      	str	r3, [r7, #0]
 8006494:	e7ef      	b.n	8006476 <__sfp+0x66>
 8006496:	46c0      	nop			; (mov r8, r8)
 8006498:	08006994 	.word	0x08006994
 800649c:	ffff0001 	.word	0xffff0001

080064a0 <_fwalk_reent>:
 80064a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064a2:	0004      	movs	r4, r0
 80064a4:	0006      	movs	r6, r0
 80064a6:	2700      	movs	r7, #0
 80064a8:	9101      	str	r1, [sp, #4]
 80064aa:	3448      	adds	r4, #72	; 0x48
 80064ac:	6863      	ldr	r3, [r4, #4]
 80064ae:	68a5      	ldr	r5, [r4, #8]
 80064b0:	9300      	str	r3, [sp, #0]
 80064b2:	9b00      	ldr	r3, [sp, #0]
 80064b4:	3b01      	subs	r3, #1
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	d504      	bpl.n	80064c4 <_fwalk_reent+0x24>
 80064ba:	6824      	ldr	r4, [r4, #0]
 80064bc:	2c00      	cmp	r4, #0
 80064be:	d1f5      	bne.n	80064ac <_fwalk_reent+0xc>
 80064c0:	0038      	movs	r0, r7
 80064c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80064c4:	89ab      	ldrh	r3, [r5, #12]
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d908      	bls.n	80064dc <_fwalk_reent+0x3c>
 80064ca:	220e      	movs	r2, #14
 80064cc:	5eab      	ldrsh	r3, [r5, r2]
 80064ce:	3301      	adds	r3, #1
 80064d0:	d004      	beq.n	80064dc <_fwalk_reent+0x3c>
 80064d2:	0029      	movs	r1, r5
 80064d4:	0030      	movs	r0, r6
 80064d6:	9b01      	ldr	r3, [sp, #4]
 80064d8:	4798      	blx	r3
 80064da:	4307      	orrs	r7, r0
 80064dc:	3568      	adds	r5, #104	; 0x68
 80064de:	e7e8      	b.n	80064b2 <_fwalk_reent+0x12>

080064e0 <__retarget_lock_init_recursive>:
 80064e0:	4770      	bx	lr

080064e2 <__retarget_lock_acquire_recursive>:
 80064e2:	4770      	bx	lr

080064e4 <__retarget_lock_release_recursive>:
 80064e4:	4770      	bx	lr
	...

080064e8 <__swhatbuf_r>:
 80064e8:	b570      	push	{r4, r5, r6, lr}
 80064ea:	000e      	movs	r6, r1
 80064ec:	001d      	movs	r5, r3
 80064ee:	230e      	movs	r3, #14
 80064f0:	5ec9      	ldrsh	r1, [r1, r3]
 80064f2:	0014      	movs	r4, r2
 80064f4:	b096      	sub	sp, #88	; 0x58
 80064f6:	2900      	cmp	r1, #0
 80064f8:	da08      	bge.n	800650c <__swhatbuf_r+0x24>
 80064fa:	220c      	movs	r2, #12
 80064fc:	5eb3      	ldrsh	r3, [r6, r2]
 80064fe:	2200      	movs	r2, #0
 8006500:	602a      	str	r2, [r5, #0]
 8006502:	061b      	lsls	r3, r3, #24
 8006504:	d411      	bmi.n	800652a <__swhatbuf_r+0x42>
 8006506:	2380      	movs	r3, #128	; 0x80
 8006508:	00db      	lsls	r3, r3, #3
 800650a:	e00f      	b.n	800652c <__swhatbuf_r+0x44>
 800650c:	466a      	mov	r2, sp
 800650e:	f000 f8d9 	bl	80066c4 <_fstat_r>
 8006512:	2800      	cmp	r0, #0
 8006514:	dbf1      	blt.n	80064fa <__swhatbuf_r+0x12>
 8006516:	23f0      	movs	r3, #240	; 0xf0
 8006518:	9901      	ldr	r1, [sp, #4]
 800651a:	021b      	lsls	r3, r3, #8
 800651c:	4019      	ands	r1, r3
 800651e:	4b05      	ldr	r3, [pc, #20]	; (8006534 <__swhatbuf_r+0x4c>)
 8006520:	18c9      	adds	r1, r1, r3
 8006522:	424b      	negs	r3, r1
 8006524:	4159      	adcs	r1, r3
 8006526:	6029      	str	r1, [r5, #0]
 8006528:	e7ed      	b.n	8006506 <__swhatbuf_r+0x1e>
 800652a:	2340      	movs	r3, #64	; 0x40
 800652c:	2000      	movs	r0, #0
 800652e:	6023      	str	r3, [r4, #0]
 8006530:	b016      	add	sp, #88	; 0x58
 8006532:	bd70      	pop	{r4, r5, r6, pc}
 8006534:	ffffe000 	.word	0xffffe000

08006538 <__smakebuf_r>:
 8006538:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800653a:	2602      	movs	r6, #2
 800653c:	898b      	ldrh	r3, [r1, #12]
 800653e:	0005      	movs	r5, r0
 8006540:	000c      	movs	r4, r1
 8006542:	4233      	tst	r3, r6
 8006544:	d006      	beq.n	8006554 <__smakebuf_r+0x1c>
 8006546:	0023      	movs	r3, r4
 8006548:	3347      	adds	r3, #71	; 0x47
 800654a:	6023      	str	r3, [r4, #0]
 800654c:	6123      	str	r3, [r4, #16]
 800654e:	2301      	movs	r3, #1
 8006550:	6163      	str	r3, [r4, #20]
 8006552:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006554:	466a      	mov	r2, sp
 8006556:	ab01      	add	r3, sp, #4
 8006558:	f7ff ffc6 	bl	80064e8 <__swhatbuf_r>
 800655c:	9900      	ldr	r1, [sp, #0]
 800655e:	0007      	movs	r7, r0
 8006560:	0028      	movs	r0, r5
 8006562:	f7ff fc1d 	bl	8005da0 <_malloc_r>
 8006566:	2800      	cmp	r0, #0
 8006568:	d108      	bne.n	800657c <__smakebuf_r+0x44>
 800656a:	220c      	movs	r2, #12
 800656c:	5ea3      	ldrsh	r3, [r4, r2]
 800656e:	059a      	lsls	r2, r3, #22
 8006570:	d4ef      	bmi.n	8006552 <__smakebuf_r+0x1a>
 8006572:	2203      	movs	r2, #3
 8006574:	4393      	bics	r3, r2
 8006576:	431e      	orrs	r6, r3
 8006578:	81a6      	strh	r6, [r4, #12]
 800657a:	e7e4      	b.n	8006546 <__smakebuf_r+0xe>
 800657c:	4b0f      	ldr	r3, [pc, #60]	; (80065bc <__smakebuf_r+0x84>)
 800657e:	62ab      	str	r3, [r5, #40]	; 0x28
 8006580:	2380      	movs	r3, #128	; 0x80
 8006582:	89a2      	ldrh	r2, [r4, #12]
 8006584:	6020      	str	r0, [r4, #0]
 8006586:	4313      	orrs	r3, r2
 8006588:	81a3      	strh	r3, [r4, #12]
 800658a:	9b00      	ldr	r3, [sp, #0]
 800658c:	6120      	str	r0, [r4, #16]
 800658e:	6163      	str	r3, [r4, #20]
 8006590:	9b01      	ldr	r3, [sp, #4]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00d      	beq.n	80065b2 <__smakebuf_r+0x7a>
 8006596:	0028      	movs	r0, r5
 8006598:	230e      	movs	r3, #14
 800659a:	5ee1      	ldrsh	r1, [r4, r3]
 800659c:	f000 f8a4 	bl	80066e8 <_isatty_r>
 80065a0:	2800      	cmp	r0, #0
 80065a2:	d006      	beq.n	80065b2 <__smakebuf_r+0x7a>
 80065a4:	2203      	movs	r2, #3
 80065a6:	89a3      	ldrh	r3, [r4, #12]
 80065a8:	4393      	bics	r3, r2
 80065aa:	001a      	movs	r2, r3
 80065ac:	2301      	movs	r3, #1
 80065ae:	4313      	orrs	r3, r2
 80065b0:	81a3      	strh	r3, [r4, #12]
 80065b2:	89a0      	ldrh	r0, [r4, #12]
 80065b4:	4307      	orrs	r7, r0
 80065b6:	81a7      	strh	r7, [r4, #12]
 80065b8:	e7cb      	b.n	8006552 <__smakebuf_r+0x1a>
 80065ba:	46c0      	nop			; (mov r8, r8)
 80065bc:	08006325 	.word	0x08006325

080065c0 <__malloc_lock>:
 80065c0:	b510      	push	{r4, lr}
 80065c2:	4802      	ldr	r0, [pc, #8]	; (80065cc <__malloc_lock+0xc>)
 80065c4:	f7ff ff8d 	bl	80064e2 <__retarget_lock_acquire_recursive>
 80065c8:	bd10      	pop	{r4, pc}
 80065ca:	46c0      	nop			; (mov r8, r8)
 80065cc:	20000684 	.word	0x20000684

080065d0 <__malloc_unlock>:
 80065d0:	b510      	push	{r4, lr}
 80065d2:	4802      	ldr	r0, [pc, #8]	; (80065dc <__malloc_unlock+0xc>)
 80065d4:	f7ff ff86 	bl	80064e4 <__retarget_lock_release_recursive>
 80065d8:	bd10      	pop	{r4, pc}
 80065da:	46c0      	nop			; (mov r8, r8)
 80065dc:	20000684 	.word	0x20000684

080065e0 <__sread>:
 80065e0:	b570      	push	{r4, r5, r6, lr}
 80065e2:	000c      	movs	r4, r1
 80065e4:	250e      	movs	r5, #14
 80065e6:	5f49      	ldrsh	r1, [r1, r5]
 80065e8:	f000 f8a4 	bl	8006734 <_read_r>
 80065ec:	2800      	cmp	r0, #0
 80065ee:	db03      	blt.n	80065f8 <__sread+0x18>
 80065f0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80065f2:	181b      	adds	r3, r3, r0
 80065f4:	6563      	str	r3, [r4, #84]	; 0x54
 80065f6:	bd70      	pop	{r4, r5, r6, pc}
 80065f8:	89a3      	ldrh	r3, [r4, #12]
 80065fa:	4a02      	ldr	r2, [pc, #8]	; (8006604 <__sread+0x24>)
 80065fc:	4013      	ands	r3, r2
 80065fe:	81a3      	strh	r3, [r4, #12]
 8006600:	e7f9      	b.n	80065f6 <__sread+0x16>
 8006602:	46c0      	nop			; (mov r8, r8)
 8006604:	ffffefff 	.word	0xffffefff

08006608 <__swrite>:
 8006608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800660a:	001f      	movs	r7, r3
 800660c:	898b      	ldrh	r3, [r1, #12]
 800660e:	0005      	movs	r5, r0
 8006610:	000c      	movs	r4, r1
 8006612:	0016      	movs	r6, r2
 8006614:	05db      	lsls	r3, r3, #23
 8006616:	d505      	bpl.n	8006624 <__swrite+0x1c>
 8006618:	230e      	movs	r3, #14
 800661a:	5ec9      	ldrsh	r1, [r1, r3]
 800661c:	2200      	movs	r2, #0
 800661e:	2302      	movs	r3, #2
 8006620:	f000 f874 	bl	800670c <_lseek_r>
 8006624:	89a3      	ldrh	r3, [r4, #12]
 8006626:	4a05      	ldr	r2, [pc, #20]	; (800663c <__swrite+0x34>)
 8006628:	0028      	movs	r0, r5
 800662a:	4013      	ands	r3, r2
 800662c:	81a3      	strh	r3, [r4, #12]
 800662e:	0032      	movs	r2, r6
 8006630:	230e      	movs	r3, #14
 8006632:	5ee1      	ldrsh	r1, [r4, r3]
 8006634:	003b      	movs	r3, r7
 8006636:	f000 f81f 	bl	8006678 <_write_r>
 800663a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800663c:	ffffefff 	.word	0xffffefff

08006640 <__sseek>:
 8006640:	b570      	push	{r4, r5, r6, lr}
 8006642:	000c      	movs	r4, r1
 8006644:	250e      	movs	r5, #14
 8006646:	5f49      	ldrsh	r1, [r1, r5]
 8006648:	f000 f860 	bl	800670c <_lseek_r>
 800664c:	89a3      	ldrh	r3, [r4, #12]
 800664e:	1c42      	adds	r2, r0, #1
 8006650:	d103      	bne.n	800665a <__sseek+0x1a>
 8006652:	4a05      	ldr	r2, [pc, #20]	; (8006668 <__sseek+0x28>)
 8006654:	4013      	ands	r3, r2
 8006656:	81a3      	strh	r3, [r4, #12]
 8006658:	bd70      	pop	{r4, r5, r6, pc}
 800665a:	2280      	movs	r2, #128	; 0x80
 800665c:	0152      	lsls	r2, r2, #5
 800665e:	4313      	orrs	r3, r2
 8006660:	81a3      	strh	r3, [r4, #12]
 8006662:	6560      	str	r0, [r4, #84]	; 0x54
 8006664:	e7f8      	b.n	8006658 <__sseek+0x18>
 8006666:	46c0      	nop			; (mov r8, r8)
 8006668:	ffffefff 	.word	0xffffefff

0800666c <__sclose>:
 800666c:	b510      	push	{r4, lr}
 800666e:	230e      	movs	r3, #14
 8006670:	5ec9      	ldrsh	r1, [r1, r3]
 8006672:	f000 f815 	bl	80066a0 <_close_r>
 8006676:	bd10      	pop	{r4, pc}

08006678 <_write_r>:
 8006678:	b570      	push	{r4, r5, r6, lr}
 800667a:	0004      	movs	r4, r0
 800667c:	0008      	movs	r0, r1
 800667e:	0011      	movs	r1, r2
 8006680:	001a      	movs	r2, r3
 8006682:	2300      	movs	r3, #0
 8006684:	4d05      	ldr	r5, [pc, #20]	; (800669c <_write_r+0x24>)
 8006686:	602b      	str	r3, [r5, #0]
 8006688:	f7fc f889 	bl	800279e <_write>
 800668c:	1c43      	adds	r3, r0, #1
 800668e:	d103      	bne.n	8006698 <_write_r+0x20>
 8006690:	682b      	ldr	r3, [r5, #0]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d000      	beq.n	8006698 <_write_r+0x20>
 8006696:	6023      	str	r3, [r4, #0]
 8006698:	bd70      	pop	{r4, r5, r6, pc}
 800669a:	46c0      	nop			; (mov r8, r8)
 800669c:	20000688 	.word	0x20000688

080066a0 <_close_r>:
 80066a0:	2300      	movs	r3, #0
 80066a2:	b570      	push	{r4, r5, r6, lr}
 80066a4:	4d06      	ldr	r5, [pc, #24]	; (80066c0 <_close_r+0x20>)
 80066a6:	0004      	movs	r4, r0
 80066a8:	0008      	movs	r0, r1
 80066aa:	602b      	str	r3, [r5, #0]
 80066ac:	f7fc f893 	bl	80027d6 <_close>
 80066b0:	1c43      	adds	r3, r0, #1
 80066b2:	d103      	bne.n	80066bc <_close_r+0x1c>
 80066b4:	682b      	ldr	r3, [r5, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d000      	beq.n	80066bc <_close_r+0x1c>
 80066ba:	6023      	str	r3, [r4, #0]
 80066bc:	bd70      	pop	{r4, r5, r6, pc}
 80066be:	46c0      	nop			; (mov r8, r8)
 80066c0:	20000688 	.word	0x20000688

080066c4 <_fstat_r>:
 80066c4:	2300      	movs	r3, #0
 80066c6:	b570      	push	{r4, r5, r6, lr}
 80066c8:	4d06      	ldr	r5, [pc, #24]	; (80066e4 <_fstat_r+0x20>)
 80066ca:	0004      	movs	r4, r0
 80066cc:	0008      	movs	r0, r1
 80066ce:	0011      	movs	r1, r2
 80066d0:	602b      	str	r3, [r5, #0]
 80066d2:	f7fc f88a 	bl	80027ea <_fstat>
 80066d6:	1c43      	adds	r3, r0, #1
 80066d8:	d103      	bne.n	80066e2 <_fstat_r+0x1e>
 80066da:	682b      	ldr	r3, [r5, #0]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d000      	beq.n	80066e2 <_fstat_r+0x1e>
 80066e0:	6023      	str	r3, [r4, #0]
 80066e2:	bd70      	pop	{r4, r5, r6, pc}
 80066e4:	20000688 	.word	0x20000688

080066e8 <_isatty_r>:
 80066e8:	2300      	movs	r3, #0
 80066ea:	b570      	push	{r4, r5, r6, lr}
 80066ec:	4d06      	ldr	r5, [pc, #24]	; (8006708 <_isatty_r+0x20>)
 80066ee:	0004      	movs	r4, r0
 80066f0:	0008      	movs	r0, r1
 80066f2:	602b      	str	r3, [r5, #0]
 80066f4:	f7fc f887 	bl	8002806 <_isatty>
 80066f8:	1c43      	adds	r3, r0, #1
 80066fa:	d103      	bne.n	8006704 <_isatty_r+0x1c>
 80066fc:	682b      	ldr	r3, [r5, #0]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d000      	beq.n	8006704 <_isatty_r+0x1c>
 8006702:	6023      	str	r3, [r4, #0]
 8006704:	bd70      	pop	{r4, r5, r6, pc}
 8006706:	46c0      	nop			; (mov r8, r8)
 8006708:	20000688 	.word	0x20000688

0800670c <_lseek_r>:
 800670c:	b570      	push	{r4, r5, r6, lr}
 800670e:	0004      	movs	r4, r0
 8006710:	0008      	movs	r0, r1
 8006712:	0011      	movs	r1, r2
 8006714:	001a      	movs	r2, r3
 8006716:	2300      	movs	r3, #0
 8006718:	4d05      	ldr	r5, [pc, #20]	; (8006730 <_lseek_r+0x24>)
 800671a:	602b      	str	r3, [r5, #0]
 800671c:	f7fc f87c 	bl	8002818 <_lseek>
 8006720:	1c43      	adds	r3, r0, #1
 8006722:	d103      	bne.n	800672c <_lseek_r+0x20>
 8006724:	682b      	ldr	r3, [r5, #0]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d000      	beq.n	800672c <_lseek_r+0x20>
 800672a:	6023      	str	r3, [r4, #0]
 800672c:	bd70      	pop	{r4, r5, r6, pc}
 800672e:	46c0      	nop			; (mov r8, r8)
 8006730:	20000688 	.word	0x20000688

08006734 <_read_r>:
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	0004      	movs	r4, r0
 8006738:	0008      	movs	r0, r1
 800673a:	0011      	movs	r1, r2
 800673c:	001a      	movs	r2, r3
 800673e:	2300      	movs	r3, #0
 8006740:	4d05      	ldr	r5, [pc, #20]	; (8006758 <_read_r+0x24>)
 8006742:	602b      	str	r3, [r5, #0]
 8006744:	f7fc f80e 	bl	8002764 <_read>
 8006748:	1c43      	adds	r3, r0, #1
 800674a:	d103      	bne.n	8006754 <_read_r+0x20>
 800674c:	682b      	ldr	r3, [r5, #0]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d000      	beq.n	8006754 <_read_r+0x20>
 8006752:	6023      	str	r3, [r4, #0]
 8006754:	bd70      	pop	{r4, r5, r6, pc}
 8006756:	46c0      	nop			; (mov r8, r8)
 8006758:	20000688 	.word	0x20000688

0800675c <_init>:
 800675c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800675e:	46c0      	nop			; (mov r8, r8)
 8006760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006762:	bc08      	pop	{r3}
 8006764:	469e      	mov	lr, r3
 8006766:	4770      	bx	lr

08006768 <_fini>:
 8006768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676a:	46c0      	nop			; (mov r8, r8)
 800676c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800676e:	bc08      	pop	{r3}
 8006770:	469e      	mov	lr, r3
 8006772:	4770      	bx	lr
