-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_DIT_RN_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0 : OUT STD_LOGIC;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FFT_DIT_RN_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln279_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal i93_load_reg_718 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln285_fu_308_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln285_reg_724 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln285_reg_724_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln285_reg_724_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i_fu_312_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_735 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_750 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_reg_750_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_reg_750_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal cyclic_offset_2_reg_755 : STD_LOGIC_VECTOR (2 downto 0);
    signal cyclic_offset_2_reg_755_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal cyclic_offset_2_reg_755_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_reg_794 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_reg_794_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_reg_799 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_reg_799_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load_reg_820 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load_reg_826 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load_reg_832 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load_reg_838 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load_reg_844 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load_reg_850 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_fu_437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_reg_856 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln298_1_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_1_reg_861 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_2_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_2_reg_873 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln298_2_fu_454_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_2_reg_885 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_4_fu_461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_4_reg_890 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_6_fu_469_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_6_reg_895 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_8_fu_477_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_8_reg_900 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_10_fu_485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_10_reg_905 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_12_fu_493_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_12_reg_910 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_14_fu_500_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_14_reg_915 : STD_LOGIC_VECTOR (31 downto 0);
    signal cyclic_offset_3_fu_507_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal cyclic_offset_3_reg_920 : STD_LOGIC_VECTOR (4 downto 0);
    signal cyclic_offset_4_fu_526_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal cyclic_offset_4_reg_925 : STD_LOGIC_VECTOR (4 downto 0);
    signal cyclic_offset_5_fu_545_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal cyclic_offset_5_reg_930 : STD_LOGIC_VECTOR (4 downto 0);
    signal cyclic_offset_6_fu_564_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal cyclic_offset_6_reg_935 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln279_fu_302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln292_fu_359_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln292_1_fu_364_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln292_2_fu_370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln344_fu_691_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln344_1_fu_696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln344_2_fu_701_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln344_3_fu_706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i93_fu_82 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i93_load : STD_LOGIC_VECTOR (4 downto 0);
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0_local : STD_LOGIC;
    signal p_0_079_i_fu_600_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0_local : STD_LOGIC;
    signal p_0_079_1_i_fu_624_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0_local : STD_LOGIC;
    signal p_0_079_2_i_fu_648_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0_local : STD_LOGIC;
    signal p_0_079_3_i_fu_672_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0_local : STD_LOGIC;
    signal p_0_180_i_fu_612_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0_local : STD_LOGIC;
    signal p_0_180_1_i_fu_636_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0_local : STD_LOGIC;
    signal p_0_180_2_i_fu_660_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0_local : STD_LOGIC;
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0_local : STD_LOGIC;
    signal p_0_180_3_i_fu_684_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0_local : STD_LOGIC;
    signal add_ln285_1_fu_349_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln285_2_fu_354_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln306_cast_fu_396_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln306_1_fu_407_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal cyclic_offset_1_fu_418_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln298_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln304_fu_429_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln304_fu_425_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal cyclic_offset_fu_410_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln306_fu_403_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln298_1_fu_595_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_3_fu_607_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_5_fu_619_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_7_fu_631_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_9_fu_643_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_11_fu_655_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_13_fu_667_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln298_15_fu_679_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_316 : BOOLEAN;
    signal cyclic_offset_3_fu_507_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_3_fu_507_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_3_fu_507_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_4_fu_526_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_4_fu_526_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_4_fu_526_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_5_fu_545_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_5_fu_545_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_5_fu_545_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_6_fu_564_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_6_fu_564_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal cyclic_offset_6_fu_564_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component FFT_DIT_RN_sparsemux_7_2_5_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        def : IN STD_LOGIC_VECTOR (4 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component FFT_DIT_RN_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    sparsemux_7_2_5_1_1_U11 : component FFT_DIT_RN_sparsemux_7_2_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 5,
        CASE1 => "01",
        din1_WIDTH => 5,
        CASE2 => "10",
        din2_WIDTH => 5,
        def_WIDTH => 5,
        sel_WIDTH => 2,
        dout_WIDTH => 5)
    port map (
        din0 => zext_ln304_fu_429_p1,
        din1 => sext_ln304_fu_425_p1,
        din2 => cyclic_offset_fu_410_p3,
        def => zext_ln306_fu_403_p1,
        sel => trunc_ln285_reg_724_pp0_iter2_reg,
        dout => cyclic_offset_3_fu_507_p9);

    sparsemux_7_2_5_1_1_U12 : component FFT_DIT_RN_sparsemux_7_2_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 5,
        CASE1 => "01",
        din1_WIDTH => 5,
        CASE2 => "10",
        din2_WIDTH => 5,
        def_WIDTH => 5,
        sel_WIDTH => 2,
        dout_WIDTH => 5)
    port map (
        din0 => zext_ln306_fu_403_p1,
        din1 => zext_ln304_fu_429_p1,
        din2 => sext_ln304_fu_425_p1,
        def => cyclic_offset_fu_410_p3,
        sel => trunc_ln285_reg_724_pp0_iter2_reg,
        dout => cyclic_offset_4_fu_526_p9);

    sparsemux_7_2_5_1_1_U13 : component FFT_DIT_RN_sparsemux_7_2_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 5,
        CASE1 => "01",
        din1_WIDTH => 5,
        CASE2 => "10",
        din2_WIDTH => 5,
        def_WIDTH => 5,
        sel_WIDTH => 2,
        dout_WIDTH => 5)
    port map (
        din0 => cyclic_offset_fu_410_p3,
        din1 => zext_ln306_fu_403_p1,
        din2 => zext_ln304_fu_429_p1,
        def => sext_ln304_fu_425_p1,
        sel => trunc_ln285_reg_724_pp0_iter2_reg,
        dout => cyclic_offset_5_fu_545_p9);

    sparsemux_7_2_5_1_1_U14 : component FFT_DIT_RN_sparsemux_7_2_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 5,
        CASE1 => "01",
        din1_WIDTH => 5,
        CASE2 => "10",
        din2_WIDTH => 5,
        def_WIDTH => 5,
        sel_WIDTH => 2,
        dout_WIDTH => 5)
    port map (
        din0 => sext_ln304_fu_425_p1,
        din1 => cyclic_offset_fu_410_p3,
        din2 => zext_ln306_fu_403_p1,
        def => zext_ln304_fu_429_p1,
        sel => trunc_ln285_reg_724_pp0_iter2_reg,
        dout => cyclic_offset_6_fu_564_p9);

    flow_control_loop_delay_pipe_U : component FFT_DIT_RN_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    i93_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_316)) then
                i93_fu_82 <= i_fu_312_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cyclic_offset_2_reg_755 <= ap_sig_allocacmp_i93_load(4 downto 2);
                cyclic_offset_2_reg_755_pp0_iter1_reg <= cyclic_offset_2_reg_755;
                i93_load_reg_718 <= ap_sig_allocacmp_i93_load;
                i_reg_735 <= i_fu_312_p2;
                tmp_1_reg_794 <= add_ln285_1_fu_349_p2(4 downto 2);
                tmp_2_reg_799 <= add_ln285_2_fu_354_p2(4 downto 2);
                tmp_reg_750 <= i_fu_312_p2(4 downto 2);
                tmp_reg_750_pp0_iter1_reg <= tmp_reg_750;
                trunc_ln285_reg_724 <= trunc_ln285_fu_308_p1;
                trunc_ln285_reg_724_pp0_iter1_reg <= trunc_ln285_reg_724;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                cyclic_offset_2_reg_755_pp0_iter2_reg <= cyclic_offset_2_reg_755_pp0_iter1_reg;
                cyclic_offset_3_reg_920 <= cyclic_offset_3_fu_507_p9;
                cyclic_offset_4_reg_925 <= cyclic_offset_4_fu_526_p9;
                cyclic_offset_5_reg_930 <= cyclic_offset_5_fu_545_p9;
                cyclic_offset_6_reg_935 <= cyclic_offset_6_fu_564_p9;
                icmp_ln298_1_reg_861 <= icmp_ln298_1_fu_444_p2;
                icmp_ln298_2_reg_873 <= icmp_ln298_2_fu_449_p2;
                reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_q0;
                reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804_pp0_iter3_reg <= reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804;
                reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load_reg_820 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_q0;
                reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load_reg_832 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_q0;
                reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load_reg_844 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_q0;
                reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_q0;
                reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812_pp0_iter3_reg <= reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812;
                reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load_reg_826 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_q0;
                reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load_reg_838 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_q0;
                reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load_reg_850 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_q0;
                select_ln298_10_reg_905 <= select_ln298_10_fu_485_p3;
                select_ln298_12_reg_910 <= select_ln298_12_fu_493_p3;
                select_ln298_14_reg_915 <= select_ln298_14_fu_500_p3;
                select_ln298_2_reg_885 <= select_ln298_2_fu_454_p3;
                select_ln298_4_reg_890 <= select_ln298_4_fu_461_p3;
                select_ln298_6_reg_895 <= select_ln298_6_fu_469_p3;
                select_ln298_8_reg_900 <= select_ln298_8_fu_477_p3;
                select_ln298_reg_856 <= select_ln298_fu_437_p3;
                tmp_1_reg_794_pp0_iter2_reg <= tmp_1_reg_794;
                tmp_2_reg_799_pp0_iter2_reg <= tmp_2_reg_799;
                tmp_reg_750_pp0_iter2_reg <= tmp_reg_750_pp0_iter1_reg;
                trunc_ln285_reg_724_pp0_iter2_reg <= trunc_ln285_reg_724_pp0_iter1_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln285_1_fu_349_p2 <= std_logic_vector(unsigned(i93_load_reg_718) + unsigned(ap_const_lv5_2));
    add_ln285_2_fu_354_p2 <= std_logic_vector(unsigned(i93_load_reg_718) + unsigned(ap_const_lv5_3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_316_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_316 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln279_fu_338_p2, ap_start_int)
    begin
        if (((icmp_ln279_fu_338_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i93_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i93_fu_82, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i93_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i93_load <= i93_fu_82;
        end if; 
    end process;

    cyclic_offset_1_fu_418_p3 <= (ap_const_lv1_1 & tmp_2_reg_799_pp0_iter2_reg);
    cyclic_offset_fu_410_p3 <= (ap_const_lv1_1 & zext_ln306_1_fu_407_p1);
    i_fu_312_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i93_load) + unsigned(ap_const_lv5_1));
    icmp_ln279_fu_338_p2 <= "1" when (ap_sig_allocacmp_i93_load = ap_const_lv5_1F) else "0";
    icmp_ln298_1_fu_444_p2 <= "1" when (trunc_ln285_reg_724_pp0_iter2_reg = ap_const_lv2_1) else "0";
    icmp_ln298_2_fu_449_p2 <= "1" when (trunc_ln285_reg_724_pp0_iter2_reg = ap_const_lv2_2) else "0";
    icmp_ln298_fu_432_p2 <= "1" when (trunc_ln285_reg_724_pp0_iter2_reg = ap_const_lv2_0) else "0";
    p_0_079_1_i_fu_624_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load_reg_844 when (icmp_ln298_2_reg_873(0) = '1') else 
        select_ln298_5_fu_619_p3;
    p_0_079_2_i_fu_648_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804_pp0_iter3_reg when (icmp_ln298_2_reg_873(0) = '1') else 
        select_ln298_9_fu_643_p3;
    p_0_079_3_i_fu_672_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load_reg_820 when (icmp_ln298_2_reg_873(0) = '1') else 
        select_ln298_13_fu_667_p3;
    p_0_079_i_fu_600_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load_reg_832 when (icmp_ln298_2_reg_873(0) = '1') else 
        select_ln298_1_fu_595_p3;
    p_0_180_1_i_fu_636_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load_reg_850 when (icmp_ln298_2_reg_873(0) = '1') else 
        select_ln298_7_fu_631_p3;
    p_0_180_2_i_fu_660_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812_pp0_iter3_reg when (icmp_ln298_2_reg_873(0) = '1') else 
        select_ln298_11_fu_655_p3;
    p_0_180_3_i_fu_684_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load_reg_826 when (icmp_ln298_2_reg_873(0) = '1') else 
        select_ln298_15_fu_679_p3;
    p_0_180_i_fu_612_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load_reg_838 when (icmp_ln298_2_reg_873(0) = '1') else 
        select_ln298_3_fu_607_p3;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_address0 <= zext_ln344_fu_691_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_d0 <= p_0_079_i_fu_600_p3;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_address0 <= zext_ln344_1_fu_696_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_d0 <= p_0_079_1_i_fu_624_p3;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_address0 <= zext_ln344_2_fu_701_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_d0 <= p_0_079_2_i_fu_648_p3;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_address0 <= zext_ln344_3_fu_706_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_d0 <= p_0_079_3_i_fu_672_p3;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_address0 <= zext_ln344_fu_691_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_d0 <= p_0_180_i_fu_612_p3;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_address0 <= zext_ln344_1_fu_696_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_d0 <= p_0_180_1_i_fu_636_p3;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_address0 <= zext_ln344_2_fu_701_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_d0 <= p_0_180_2_i_fu_660_p3;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_address0 <= zext_ln344_3_fu_706_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_d0 <= p_0_180_3_i_fu_684_p3;
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_address0 <= zext_ln279_fu_302_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_address0 <= zext_ln292_fu_359_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_address0 <= zext_ln292_1_fu_364_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_address0 <= zext_ln292_2_fu_370_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_address0 <= zext_ln279_fu_302_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_address0 <= zext_ln292_fu_359_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_address0 <= zext_ln292_1_fu_364_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_address0 <= zext_ln292_2_fu_370_p1(5 - 1 downto 0);
    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0 <= reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0_local;

    reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0_local <= ap_const_logic_1;
        else 
            reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln298_10_fu_485_p3 <= 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_q0 when (icmp_ln298_fu_432_p2(0) = '1') else 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_q0;
    select_ln298_11_fu_655_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load_reg_826 when (icmp_ln298_1_reg_861(0) = '1') else 
        select_ln298_10_reg_905;
    select_ln298_12_fu_493_p3 <= 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_q0 when (icmp_ln298_fu_432_p2(0) = '1') else 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804;
    select_ln298_13_fu_667_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load_reg_832 when (icmp_ln298_1_reg_861(0) = '1') else 
        select_ln298_12_reg_910;
    select_ln298_14_fu_500_p3 <= 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3_q0 when (icmp_ln298_fu_432_p2(0) = '1') else 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812;
    select_ln298_15_fu_679_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load_reg_838 when (icmp_ln298_1_reg_861(0) = '1') else 
        select_ln298_14_reg_915;
    select_ln298_1_fu_595_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load_reg_844 when (icmp_ln298_1_reg_861(0) = '1') else 
        select_ln298_reg_856;
    select_ln298_2_fu_454_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812 when (icmp_ln298_fu_432_p2(0) = '1') else 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_q0;
    select_ln298_3_fu_607_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load_reg_850 when (icmp_ln298_1_reg_861(0) = '1') else 
        select_ln298_2_reg_885;
    select_ln298_4_fu_461_p3 <= 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_q0 when (icmp_ln298_fu_432_p2(0) = '1') else 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_q0;
    select_ln298_5_fu_619_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804_pp0_iter3_reg when (icmp_ln298_1_reg_861(0) = '1') else 
        select_ln298_4_reg_890;
    select_ln298_6_fu_469_p3 <= 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1_q0 when (icmp_ln298_fu_432_p2(0) = '1') else 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2_q0;
    select_ln298_7_fu_631_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load_reg_812_pp0_iter3_reg when (icmp_ln298_1_reg_861(0) = '1') else 
        select_ln298_6_reg_895;
    select_ln298_8_fu_477_p3 <= 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2_q0 when (icmp_ln298_fu_432_p2(0) = '1') else 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3_q0;
    select_ln298_9_fu_643_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load_reg_820 when (icmp_ln298_1_reg_861(0) = '1') else 
        select_ln298_8_reg_900;
    select_ln298_fu_437_p3 <= 
        reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load_reg_804 when (icmp_ln298_fu_432_p2(0) = '1') else 
        reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1_q0;
        sext_ln304_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cyclic_offset_1_fu_418_p3),5));

    trunc_ln285_fu_308_p1 <= ap_sig_allocacmp_i93_load(2 - 1 downto 0);
    zext_ln279_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i93_load),64));
    zext_ln292_1_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln285_1_fu_349_p2),64));
    zext_ln292_2_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln285_2_fu_354_p2),64));
    zext_ln292_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_735),64));
    zext_ln304_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cyclic_offset_2_reg_755_pp0_iter2_reg),5));
    zext_ln306_1_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_794_pp0_iter2_reg),4));
    zext_ln306_cast_fu_396_p3 <= (ap_const_lv1_1 & tmp_reg_750_pp0_iter2_reg);
    zext_ln306_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln306_cast_fu_396_p3),5));
    zext_ln344_1_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cyclic_offset_4_reg_925),64));
    zext_ln344_2_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cyclic_offset_5_reg_930),64));
    zext_ln344_3_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cyclic_offset_6_reg_935),64));
    zext_ln344_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cyclic_offset_3_reg_920),64));
end behav;
