/*
 * Copywight 2019 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 */

#incwude <winux/deway.h>
#incwude <winux/kewnew.h>
#incwude <winux/fiwmwawe.h>
#incwude <winux/moduwe.h>
#incwude <winux/pci.h>
#incwude "amdgpu.h"
#incwude "amdgpu_gfx.h"
#incwude "amdgpu_psp.h"
#incwude "nv.h"
#incwude "nvd.h"

#incwude "gc/gc_10_1_0_offset.h"
#incwude "gc/gc_10_1_0_sh_mask.h"
#incwude "smuio/smuio_11_0_0_offset.h"
#incwude "smuio/smuio_11_0_0_sh_mask.h"
#incwude "navi10_enum.h"
#incwude "ivswcid/gfx/iwqswcs_gfx_10_1.h"

#incwude "soc15.h"
#incwude "soc15d.h"
#incwude "soc15_common.h"
#incwude "cweawstate_gfx10.h"
#incwude "v10_stwucts.h"
#incwude "gfx_v10_0.h"
#incwude "nbio_v2_3.h"

/*
 * Navi10 has two gwaphic wings to shawe each gwaphic pipe.
 * 1. Pwimawy wing
 * 2. Async wing
 */
#define GFX10_NUM_GFX_WINGS_NV1X	1
#define GFX10_NUM_GFX_WINGS_Sienna_Cichwid	2
#define GFX10_MEC_HPD_SIZE	2048

#define F32_CE_PWOGWAM_WAM_SIZE		65536
#define WWCG_UCODE_WOADING_STAWT_ADDWESS	0x00002000W

#define mmCGTT_GS_NGG_CWK_CTWW	0x5087
#define mmCGTT_GS_NGG_CWK_CTWW_BASE_IDX	1
#define mmCGTT_SPI_WA0_CWK_CTWW 0x507a
#define mmCGTT_SPI_WA0_CWK_CTWW_BASE_IDX 1
#define mmCGTT_SPI_WA1_CWK_CTWW 0x507b
#define mmCGTT_SPI_WA1_CWK_CTWW_BASE_IDX 1

#define GB_ADDW_CONFIG__NUM_PKWS__SHIFT                                                                       0x8
#define GB_ADDW_CONFIG__NUM_PKWS_MASK                                                                         0x00000700W

#define mmCGTS_TCC_DISABWE_gc_10_3                 0x5006
#define mmCGTS_TCC_DISABWE_gc_10_3_BASE_IDX        1
#define mmCGTS_USEW_TCC_DISABWE_gc_10_3            0x5007
#define mmCGTS_USEW_TCC_DISABWE_gc_10_3_BASE_IDX   1

#define mmCP_MEC_CNTW_Sienna_Cichwid                      0x0f55
#define mmCP_MEC_CNTW_Sienna_Cichwid_BASE_IDX             0
#define mmWWC_SAFE_MODE_Sienna_Cichwid			0x4ca0
#define mmWWC_SAFE_MODE_Sienna_Cichwid_BASE_IDX		1
#define mmWWC_CP_SCHEDUWEWS_Sienna_Cichwid		0x4ca1
#define mmWWC_CP_SCHEDUWEWS_Sienna_Cichwid_BASE_IDX	1
#define mmSPI_CONFIG_CNTW_Sienna_Cichwid			0x11ec
#define mmSPI_CONFIG_CNTW_Sienna_Cichwid_BASE_IDX		0
#define mmVGT_ESGS_WING_SIZE_Sienna_Cichwid		0x0fc1
#define mmVGT_ESGS_WING_SIZE_Sienna_Cichwid_BASE_IDX	0
#define mmVGT_GSVS_WING_SIZE_Sienna_Cichwid		0x0fc2
#define mmVGT_GSVS_WING_SIZE_Sienna_Cichwid_BASE_IDX	0
#define mmVGT_TF_WING_SIZE_Sienna_Cichwid			0x0fc3
#define mmVGT_TF_WING_SIZE_Sienna_Cichwid_BASE_IDX	0
#define mmVGT_HS_OFFCHIP_PAWAM_Sienna_Cichwid		0x0fc4
#define mmVGT_HS_OFFCHIP_PAWAM_Sienna_Cichwid_BASE_IDX	0
#define mmVGT_TF_MEMOWY_BASE_Sienna_Cichwid		0x0fc5
#define mmVGT_TF_MEMOWY_BASE_Sienna_Cichwid_BASE_IDX	0
#define mmVGT_TF_MEMOWY_BASE_HI_Sienna_Cichwid		0x0fc6
#define mmVGT_TF_MEMOWY_BASE_HI_Sienna_Cichwid_BASE_IDX	0
#define GWBM_STATUS2__WWC_BUSY_Sienna_Cichwid__SHIFT	0x1a
#define GWBM_STATUS2__WWC_BUSY_Sienna_Cichwid_MASK	0x04000000W
#define CP_WB_DOOWBEWW_WANGE_WOWEW__DOOWBEWW_WANGE_WOWEW_Sienna_Cichwid_MASK	0x00000FFCW
#define CP_WB_DOOWBEWW_WANGE_WOWEW__DOOWBEWW_WANGE_WOWEW_Sienna_Cichwid__SHIFT	0x2
#define CP_WB_DOOWBEWW_WANGE_UPPEW__DOOWBEWW_WANGE_UPPEW_Sienna_Cichwid_MASK	0x00000FFCW
#define mmGCW_GENEWAW_CNTW_Sienna_Cichwid			0x1580
#define mmGCW_GENEWAW_CNTW_Sienna_Cichwid_BASE_IDX	0

#define mmGOWDEN_TSC_COUNT_UPPEW_Cyan_Skiwwfish                0x0105
#define mmGOWDEN_TSC_COUNT_UPPEW_Cyan_Skiwwfish_BASE_IDX       1
#define mmGOWDEN_TSC_COUNT_WOWEW_Cyan_Skiwwfish                0x0106
#define mmGOWDEN_TSC_COUNT_WOWEW_Cyan_Skiwwfish_BASE_IDX       1

#define mmGOWDEN_TSC_COUNT_UPPEW_Vangogh                0x0025
#define mmGOWDEN_TSC_COUNT_UPPEW_Vangogh_BASE_IDX       1
#define mmGOWDEN_TSC_COUNT_WOWEW_Vangogh                0x0026
#define mmGOWDEN_TSC_COUNT_WOWEW_Vangogh_BASE_IDX       1

#define mmGOWDEN_TSC_COUNT_UPPEW_GC_10_3_6                0x002d
#define mmGOWDEN_TSC_COUNT_UPPEW_GC_10_3_6_BASE_IDX       1
#define mmGOWDEN_TSC_COUNT_WOWEW_GC_10_3_6                0x002e
#define mmGOWDEN_TSC_COUNT_WOWEW_GC_10_3_6_BASE_IDX       1

#define mmSPI_CONFIG_CNTW_1_Vangogh		 0x2441
#define mmSPI_CONFIG_CNTW_1_Vangogh_BASE_IDX	 1
#define mmVGT_TF_MEMOWY_BASE_HI_Vangogh          0x2261
#define mmVGT_TF_MEMOWY_BASE_HI_Vangogh_BASE_IDX 1
#define mmVGT_HS_OFFCHIP_PAWAM_Vangogh           0x224f
#define mmVGT_HS_OFFCHIP_PAWAM_Vangogh_BASE_IDX  1
#define mmVGT_TF_WING_SIZE_Vangogh               0x224e
#define mmVGT_TF_WING_SIZE_Vangogh_BASE_IDX      1
#define mmVGT_GSVS_WING_SIZE_Vangogh             0x2241
#define mmVGT_GSVS_WING_SIZE_Vangogh_BASE_IDX    1
#define mmVGT_TF_MEMOWY_BASE_Vangogh             0x2250
#define mmVGT_TF_MEMOWY_BASE_Vangogh_BASE_IDX    1
#define mmVGT_ESGS_WING_SIZE_Vangogh             0x2240
#define mmVGT_ESGS_WING_SIZE_Vangogh_BASE_IDX    1
#define mmSPI_CONFIG_CNTW_Vangogh                0x2440
#define mmSPI_CONFIG_CNTW_Vangogh_BASE_IDX       1
#define mmGCW_GENEWAW_CNTW_Vangogh               0x1580
#define mmGCW_GENEWAW_CNTW_Vangogh_BASE_IDX      0
#define WWC_PG_DEWAY_3__CGCG_ACTIVE_BEFOWE_CGPG_MASK_Vangogh   0x0000FFFFW

#define mmCP_HYP_PFP_UCODE_ADDW			0x5814
#define mmCP_HYP_PFP_UCODE_ADDW_BASE_IDX	1
#define mmCP_HYP_PFP_UCODE_DATA			0x5815
#define mmCP_HYP_PFP_UCODE_DATA_BASE_IDX	1
#define mmCP_HYP_CE_UCODE_ADDW			0x5818
#define mmCP_HYP_CE_UCODE_ADDW_BASE_IDX		1
#define mmCP_HYP_CE_UCODE_DATA			0x5819
#define mmCP_HYP_CE_UCODE_DATA_BASE_IDX		1
#define mmCP_HYP_ME_UCODE_ADDW			0x5816
#define mmCP_HYP_ME_UCODE_ADDW_BASE_IDX		1
#define mmCP_HYP_ME_UCODE_DATA			0x5817
#define mmCP_HYP_ME_UCODE_DATA_BASE_IDX		1

#define mmCPG_PSP_DEBUG				0x5c10
#define mmCPG_PSP_DEBUG_BASE_IDX		1
#define mmCPC_PSP_DEBUG				0x5c11
#define mmCPC_PSP_DEBUG_BASE_IDX		1
#define CPC_PSP_DEBUG__GPA_OVEWWIDE_MASK	0x00000008W
#define CPG_PSP_DEBUG__GPA_OVEWWIDE_MASK	0x00000008W

//CC_GC_SA_UNIT_DISABWE
#define mmCC_GC_SA_UNIT_DISABWE                 0x0fe9
#define mmCC_GC_SA_UNIT_DISABWE_BASE_IDX        0
#define CC_GC_SA_UNIT_DISABWE__SA_DISABWE__SHIFT	0x8
#define CC_GC_SA_UNIT_DISABWE__SA_DISABWE_MASK		0x0000FF00W
//GC_USEW_SA_UNIT_DISABWE
#define mmGC_USEW_SA_UNIT_DISABWE               0x0fea
#define mmGC_USEW_SA_UNIT_DISABWE_BASE_IDX      0
#define GC_USEW_SA_UNIT_DISABWE__SA_DISABWE__SHIFT	0x8
#define GC_USEW_SA_UNIT_DISABWE__SA_DISABWE_MASK	0x0000FF00W
//PA_SC_ENHANCE_3
#define mmPA_SC_ENHANCE_3                       0x1085
#define mmPA_SC_ENHANCE_3_BASE_IDX              0
#define PA_SC_ENHANCE_3__FOWCE_PBB_WOWKWOAD_MODE_TO_ZEWO__SHIFT 0x3
#define PA_SC_ENHANCE_3__FOWCE_PBB_WOWKWOAD_MODE_TO_ZEWO_MASK   0x00000008W

#define mmCGTT_SPI_CS_CWK_CTWW			0x507c
#define mmCGTT_SPI_CS_CWK_CTWW_BASE_IDX         1

#define mmGCUTCW2_CGTT_CWK_CTWW_Sienna_Cichwid		0x16f3
#define mmGCUTCW2_CGTT_CWK_CTWW_Sienna_Cichwid_BASE_IDX	0
#define mmGCVM_W2_CGTT_CWK_CTWW_Sienna_Cichwid          0x15db
#define mmGCVM_W2_CGTT_CWK_CTWW_Sienna_Cichwid_BASE_IDX	0

#define mmGC_THWOTTWE_CTWW_Sienna_Cichwid              0x2030
#define mmGC_THWOTTWE_CTWW_Sienna_Cichwid_BASE_IDX     0

#define mmWWC_SPAWE_INT_0_Sienna_Cichwid               0x4ca5
#define mmWWC_SPAWE_INT_0_Sienna_Cichwid_BASE_IDX      1

MODUWE_FIWMWAWE("amdgpu/navi10_ce.bin");
MODUWE_FIWMWAWE("amdgpu/navi10_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/navi10_me.bin");
MODUWE_FIWMWAWE("amdgpu/navi10_mec.bin");
MODUWE_FIWMWAWE("amdgpu/navi10_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/navi10_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/navi14_ce_wks.bin");
MODUWE_FIWMWAWE("amdgpu/navi14_pfp_wks.bin");
MODUWE_FIWMWAWE("amdgpu/navi14_me_wks.bin");
MODUWE_FIWMWAWE("amdgpu/navi14_mec_wks.bin");
MODUWE_FIWMWAWE("amdgpu/navi14_mec2_wks.bin");
MODUWE_FIWMWAWE("amdgpu/navi14_ce.bin");
MODUWE_FIWMWAWE("amdgpu/navi14_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/navi14_me.bin");
MODUWE_FIWMWAWE("amdgpu/navi14_mec.bin");
MODUWE_FIWMWAWE("amdgpu/navi14_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/navi14_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/navi12_ce.bin");
MODUWE_FIWMWAWE("amdgpu/navi12_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/navi12_me.bin");
MODUWE_FIWMWAWE("amdgpu/navi12_mec.bin");
MODUWE_FIWMWAWE("amdgpu/navi12_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/navi12_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/sienna_cichwid_ce.bin");
MODUWE_FIWMWAWE("amdgpu/sienna_cichwid_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/sienna_cichwid_me.bin");
MODUWE_FIWMWAWE("amdgpu/sienna_cichwid_mec.bin");
MODUWE_FIWMWAWE("amdgpu/sienna_cichwid_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/sienna_cichwid_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/navy_fwoundew_ce.bin");
MODUWE_FIWMWAWE("amdgpu/navy_fwoundew_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/navy_fwoundew_me.bin");
MODUWE_FIWMWAWE("amdgpu/navy_fwoundew_mec.bin");
MODUWE_FIWMWAWE("amdgpu/navy_fwoundew_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/navy_fwoundew_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/vangogh_ce.bin");
MODUWE_FIWMWAWE("amdgpu/vangogh_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/vangogh_me.bin");
MODUWE_FIWMWAWE("amdgpu/vangogh_mec.bin");
MODUWE_FIWMWAWE("amdgpu/vangogh_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/vangogh_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/dimgwey_cavefish_ce.bin");
MODUWE_FIWMWAWE("amdgpu/dimgwey_cavefish_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/dimgwey_cavefish_me.bin");
MODUWE_FIWMWAWE("amdgpu/dimgwey_cavefish_mec.bin");
MODUWE_FIWMWAWE("amdgpu/dimgwey_cavefish_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/dimgwey_cavefish_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/beige_goby_ce.bin");
MODUWE_FIWMWAWE("amdgpu/beige_goby_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/beige_goby_me.bin");
MODUWE_FIWMWAWE("amdgpu/beige_goby_mec.bin");
MODUWE_FIWMWAWE("amdgpu/beige_goby_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/beige_goby_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/yewwow_cawp_ce.bin");
MODUWE_FIWMWAWE("amdgpu/yewwow_cawp_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/yewwow_cawp_me.bin");
MODUWE_FIWMWAWE("amdgpu/yewwow_cawp_mec.bin");
MODUWE_FIWMWAWE("amdgpu/yewwow_cawp_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/yewwow_cawp_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/cyan_skiwwfish2_ce.bin");
MODUWE_FIWMWAWE("amdgpu/cyan_skiwwfish2_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/cyan_skiwwfish2_me.bin");
MODUWE_FIWMWAWE("amdgpu/cyan_skiwwfish2_mec.bin");
MODUWE_FIWMWAWE("amdgpu/cyan_skiwwfish2_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/cyan_skiwwfish2_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/gc_10_3_6_ce.bin");
MODUWE_FIWMWAWE("amdgpu/gc_10_3_6_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/gc_10_3_6_me.bin");
MODUWE_FIWMWAWE("amdgpu/gc_10_3_6_mec.bin");
MODUWE_FIWMWAWE("amdgpu/gc_10_3_6_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/gc_10_3_6_wwc.bin");

MODUWE_FIWMWAWE("amdgpu/gc_10_3_7_ce.bin");
MODUWE_FIWMWAWE("amdgpu/gc_10_3_7_pfp.bin");
MODUWE_FIWMWAWE("amdgpu/gc_10_3_7_me.bin");
MODUWE_FIWMWAWE("amdgpu/gc_10_3_7_mec.bin");
MODUWE_FIWMWAWE("amdgpu/gc_10_3_7_mec2.bin");
MODUWE_FIWMWAWE("amdgpu/gc_10_3_7_wwc.bin");

static const stwuct soc15_weg_gowden gowden_settings_gc_10_1[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCB_HW_CONTWOW_4, 0xffffffff, 0x00400014),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_CPF_CWK_CTWW, 0xfcff8fff, 0xf8000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CWK_CTWW, 0xcd000000, 0x0d000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SQ_CWK_CTWW, 0x60000ff0, 0x60000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SQG_CWK_CTWW, 0x40000000, 0x40000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_VGT_CWK_CTWW, 0xffff8fff, 0xffff8100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_WD_CWK_CTWW, 0xfeff8fff, 0xfeff8100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_PIPE_STEEW, 0xffffffff, 0xe4e4e4e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_VC5_ENABWE, 0x00000002, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCP_SD_CNTW, 0x000007ff, 0x000005ff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG, 0x20000000, 0x20000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG2, 0xffffffff, 0x00000420),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0x00000200, 0x00000200),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0x07900000, 0x04900000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DFSM_TIWES_IN_FWIGHT, 0x0000ffff, 0x0000003f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_WAST_OF_BUWST_CONFIG, 0xffffffff, 0x03860204),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW, 0x1ff0ffff, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGE_PWIV_CONTWOW, 0x000007ff, 0x000001fe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW1_PIPE_STEEW, 0xffffffff, 0xe4e4e4e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_0, 0x77777777, 0x10321032),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_1, 0x77777777, 0x02310231),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CGTT_SCWK_CTWW, 0x10000000, 0x10000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW2, 0xffffffff, 0x1402002f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0xffff9fff, 0x00001188),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_TIMEOUT_COUNTEW, 0xffffffff, 0x00000800),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x08000009),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_1, 0x00400000, 0x04440000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_2, 0x00000800, 0x00000820),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_WINE_STIPPWE_STATE, 0x0000ff0f, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWMI_SPAWE, 0xffffffff, 0xffff3101),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSPI_CONFIG_CNTW_1, 0x001f0000, 0x00070104),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_AWU_CWK_CTWW, 0xffffffff, 0xffffffff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_AWB_CONFIG, 0x00000100, 0x00000130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_WDS_CWK_CTWW, 0xffffffff, 0xffffffff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0xfff7ffff, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTCP_CNTW, 0x60000010, 0x479c0010),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CGTT_CWK_CTWW, 0xfeff0fff, 0x40000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0x00c00000, 0x00c00000)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_0_nv10[] = {
	/* Pending on emuwation bwing up */
};

static const stwuct soc15_weg_gowden gowden_settings_gc_wwc_spm_10_0_nv10[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xe0000000, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x28),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xcc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x88),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xbc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x90),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x94),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x98),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x9c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xac),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x38),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x3c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x40),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x44),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x48),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x70),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x74),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x78),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x7c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x80),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x84),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x50),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x54),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x58),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x5c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x60),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x64),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x68),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x6c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x28),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x28),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x2c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x2c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x30),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x30),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x34),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x34),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x38),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x38),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x3c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x3c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x50),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x50),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x54),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x54),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x58),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x58),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x5c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x5c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1d),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1d),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x48),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x48),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x40),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x40),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x44),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x44),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x17),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x17),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x60),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x60),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x64),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x64),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x70),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x70),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x74),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x74),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x68),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x68),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x6c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x6c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x78),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x78),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x7c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x7c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x88),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x88),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x80),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x80),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x84),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x84),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x90),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x90),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x94),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x94),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x98),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x98),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x9c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x9c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xac),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xac),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xbc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xbc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xcc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xcc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xec),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xec),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xfc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xfc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x104),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x104),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x118),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x118),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x11c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x11c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x120),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x120),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x124),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x124),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xdc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xdc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x110),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x110),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x114),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x114),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x108),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x108),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x17),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x17),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x128),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x128),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x12c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x12c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x138),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x138),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x13c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x13c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x134),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x134),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x140),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x140),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x144),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x144),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x150),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x150),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x154),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x154),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x148),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x148),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x158),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x158),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x15c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x15c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x168),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x168),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x16c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x16c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x160),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x160),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x164),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x164),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x170),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x170),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x174),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x174),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x180),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x180),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x184),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x184),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x178),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x178),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x17c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x17c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x188),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x188),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x198),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x198),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x19c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x19c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x190),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x190),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x194),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x194),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x30),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x34),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1d),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1d),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x2c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWOBAWS_SAMPWE_SKEW, 0x000000FF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWOBAWS_MUXSEW_SKEW, 0x000000FF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWE_SKEW, 0x000000FF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWE_SKEW, 0x000000FF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_MUXSEW_SKEW, 0x000000FF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_MUXSEW_SKEW, 0x000000FF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_DESEW_STAWT_SKEW, 0x000000FF, 0x33),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xFFFFFFFF, 0xe0000000)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_1_1[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCB_HW_CONTWOW_4, 0xffffffff, 0x003c0014),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_GS_NGG_CWK_CTWW, 0xffff8fff, 0xffff8100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_IA_CWK_CTWW, 0xffff0fff, 0xffff0100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CWK_CTWW, 0xcd000000, 0x0d000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SQ_CWK_CTWW, 0xf8ff0fff, 0x60000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SQG_CWK_CTWW, 0x40000ff0, 0x40000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_VGT_CWK_CTWW, 0xffff8fff, 0xffff8100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_WD_CWK_CTWW, 0xffff8fff, 0xffff8100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_PIPE_STEEW, 0xffffffff, 0xe4e4e4e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_VC5_ENABWE, 0x00000002, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCP_SD_CNTW, 0x800007ff, 0x000005ff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG, 0xffffffff, 0x20000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG2, 0xffffffff, 0x00000420),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0x00000200, 0x00000200),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0xffffffff, 0x04900000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DFSM_TIWES_IN_FWIGHT, 0x0000ffff, 0x0000003f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_WAST_OF_BUWST_CONFIG, 0xffffffff, 0x03860204),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW, 0x1ff0ffff, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGE_PWIV_CONTWOW, 0x000007ff, 0x000001fe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW1_PIPE_STEEW, 0xffffffff, 0xe4e4e4e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xffffffe7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xffffffe7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CGTT_SCWK_CTWW, 0xffff0fff, 0x10000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW2, 0xffffffff, 0x1402002f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0xffffbfff, 0x00000188),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_TIMEOUT_COUNTEW, 0xffffffff, 0x00000800),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x08000009),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_1, 0x00400000, 0x04440000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_2, 0x00000800, 0x00000820),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_WINE_STIPPWE_STATE, 0x0000ff0f, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWMI_SPAWE, 0xffffffff, 0xffff3101),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSPI_CONFIG_CNTW_1, 0x001f0000, 0x00070105),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_AWU_CWK_CTWW, 0xffffffff, 0xffffffff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_AWB_CONFIG, 0x00000133, 0x00000130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_WDS_CWK_CTWW, 0xffffffff, 0xffffffff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0xfff7ffff, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTCP_CNTW, 0x60000010, 0x479c0010),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0x00c00000, 0x00c00000),
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_1_2[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCB_HW_CONTWOW_4, 0x003e001f, 0x003c0014),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_GS_NGG_CWK_CTWW, 0xffff8fff, 0xffff8100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_IA_CWK_CTWW, 0xffff0fff, 0xffff0100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CWK_CTWW, 0xff7f0fff, 0x0d000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SQ_CWK_CTWW, 0xffffcfff, 0x60000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SQG_CWK_CTWW, 0xffff0fff, 0x40000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_VGT_CWK_CTWW, 0xffff8fff, 0xffff8100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_WD_CWK_CTWW, 0xffff8fff, 0xffff8100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_PIPE_STEEW, 0xffffffff, 0xe4e4e4e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_VC5_ENABWE, 0x00000003, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCP_SD_CNTW, 0x800007ff, 0x000005ff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG, 0xffffffff, 0x20000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG2, 0xffffffff, 0x00000420),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0xffffffff, 0x00000200),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0xffffffff, 0x04900000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DFSM_TIWES_IN_FWIGHT, 0x0000ffff, 0x0000003f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_WAST_OF_BUWST_CONFIG, 0xffffffff, 0x03860204),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGB_ADDW_CONFIG, 0x0c1800ff, 0x00000044),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW, 0x1ff0ffff, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGE_PWIV_CONTWOW, 0x00007fff, 0x000001fe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW1_PIPE_STEEW, 0xffffffff, 0xe4e4e4e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_0, 0x77777777, 0x10321032),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_1, 0x77777777, 0x02310231),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CGTT_SCWK_CTWW, 0xffff0fff, 0x10000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW2, 0xffffffff, 0x1402002f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0xffffbfff, 0x00000188),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_EVENT_CNTW_0, 0xffffffff, 0x842a4c02),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_TIMEOUT_COUNTEW, 0xffffffff, 0x00000800),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x08000009),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_1, 0xffffffff, 0x04440000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_2, 0x00000820, 0x00000820),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_WINE_STIPPWE_STATE, 0x0000ff0f, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWMI_SPAWE, 0xffffffff, 0xffff3101),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSPI_CONFIG_CNTW_1, 0x001f0000, 0x00070104),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_AWU_CWK_CTWW, 0xffffffff, 0xffffffff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_AWB_CONFIG, 0x00000133, 0x00000130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_WDS_CWK_CTWW, 0xffffffff, 0xffffffff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0xfff7ffff, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTCP_CNTW, 0xffdf80ff, 0x479c0010),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0xffffffff, 0x00c00000)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_1_nv14[] = {
	/* Pending on emuwation bwing up */
};

static const stwuct soc15_weg_gowden gowden_settings_gc_wwc_spm_10_1_nv14[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xE0000000W, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x28),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x80),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x84),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x88),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x60),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x64),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x68),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x6c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x70),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x74),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x78),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x7c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x38),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x3c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x40),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x44),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x48),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x50),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x54),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x58),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x5c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x28),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x2c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x30),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x34),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x38),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x3c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x50),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1e),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x54),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1e),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x58),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1e),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x5c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1e),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x48),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x40),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1e),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x44),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1e),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x60),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x64),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x70),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x74),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x68),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x6c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x78),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x7c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x88),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x80),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x84),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x90),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x94),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x98),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x9c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xac),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xbc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xcc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xdc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xec),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x104),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x108),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x110),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x114),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x118),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x11c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x17),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x134),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x138),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x13c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x128),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x12c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x120),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x124),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x140),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x144),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x150),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x154),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x148),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x158),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x15c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x168),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x16c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x160),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x164),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x170),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x174),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x180),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x184),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x178),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x17c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x188),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x198),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x19c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x190),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x194),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1a0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1a4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1b0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1b4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1a8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1ac),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1b8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1bc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1c8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1cc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1c0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1c4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x30),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x34),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x2c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWOBAWS_SAMPWE_SKEW, 0x000000FF, 0x26),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWOBAWS_MUXSEW_SKEW, 0x000000FF, 0x28),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWE_SKEW, 0x000000FF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWE_SKEW, 0x000000FF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_MUXSEW_SKEW, 0x000000FF, 0x1f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_MUXSEW_SKEW, 0x000000FF, 0x25),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_DESEW_STAWT_SKEW, 0x000000FF, 0x3b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xFFFFFFFF, 0xe0000000)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_1_2_nv12[] = {
	/* Pending on emuwation bwing up */
};

static const stwuct soc15_weg_gowden gowden_settings_gc_wwc_spm_10_1_2_nv12[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xe0000000W, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x28),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xcc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x88),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xbc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x90),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x2),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x94),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x98),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x9c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xac),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x38),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x3c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x40),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x44),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x48),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x70),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x74),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x78),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x7c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x80),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x84),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x50),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x54),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x58),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x5c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x60),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x64),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x68),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x6c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x20),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x24),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x28),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x28),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x2c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x2c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x30),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1d),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x30),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1d),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x34),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x34),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x38),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x38),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x3c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x3c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x18),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x50),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x50),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x54),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x54),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x58),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x58),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x5c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x5c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x48),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x48),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x40),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x40),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x44),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x44),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1a),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x60),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x60),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x64),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x64),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x70),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x70),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x74),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x74),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x68),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x68),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x6c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x6c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x78),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x78),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x7c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x7c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x88),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x88),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x8c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x80),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x80),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x84),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x84),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x90),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x90),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x94),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x94),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x98),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x98),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x9c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x9c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xa8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xac),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xac),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xbc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xbc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xb4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xc8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xcc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xcc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xec),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xec),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x16),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xf8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xfc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x17),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xfc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x17),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x13),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x104),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x104),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xe0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x118),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x118),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x11c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x11c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x120),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x120),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x124),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x124),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xdc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xdc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x110),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x110),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x114),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x114),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x14),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x108),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x108),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x10c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x19),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0xd8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1b),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x128),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x128),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x12c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x12c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x138),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x138),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x13c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x13c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x12),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x134),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x134),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x140),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x140),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x144),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x144),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x150),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x150),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x154),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x154),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x148),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x148),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x14c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x7),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x158),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x158),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x15c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x15c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x168),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x168),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xa),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x16c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x16c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x9),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x160),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x160),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x164),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x164),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x170),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x170),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x174),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x174),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x180),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x180),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x184),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x184),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x178),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x178),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x17c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x17c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x188),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x188),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x18c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x5),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x198),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x198),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xc),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x19c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x19c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x190),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x190),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xe),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x194),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x194),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x30),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xd),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x34),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x11),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1d),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1d),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0x1f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_ADDW, 0xFFFFFFFF, 0x2c),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWB_SAMPWEDEWAY_IND_DATA, 0xFFFFFFFF, 0xb),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWOBAWS_SAMPWE_SKEW, 0x000000FF, 0x1f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_GWOBAWS_MUXSEW_SKEW, 0x000000FF, 0x22),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWE_SKEW, 0x000000FF, 0x1),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_SAMPWE_SKEW, 0x000000FF, 0x6),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_MUXSEW_SKEW, 0x000000FF, 0x10),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x10000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_SE_MUXSEW_SKEW, 0x000000FF, 0x15),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffff, 0x0),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWWC_SPM_DESEW_STAWT_SKEW, 0x000000FF, 0x35),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xFFFFFFFF, 0xe0000000)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_3[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CS_CWK_CTWW, 0x78000000, 0x78000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_PS_CWK_CTWW, 0xff7f0fff, 0x78000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_WA0_CWK_CTWW, 0xff7f0fff, 0x30000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_WA1_CWK_CTWW, 0xff7f0fff, 0x7e000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCPF_GCW_CNTW, 0x0007ffff, 0x0000c000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0xffffffff, 0x00000280),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0xffffffff, 0x00800000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_EXCEPTION_CONTWOW, 0x7fff0f1f, 0x00b80000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCEA_SDP_TAG_WESEWVE0, 0xffffffff, 0x10100100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCEA_SDP_TAG_WESEWVE1, 0xffffffff, 0x17000088),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW_Sienna_Cichwid, 0x1ff1ffff, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCUTCW2_CGTT_CWK_CTWW_Sienna_Cichwid, 0xff000000, 0xff008080),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCVM_W2_CGTT_CWK_CTWW_Sienna_Cichwid, 0xff000000, 0xff008080),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGE_PC_CNTW, 0x003fffff, 0x00280400),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CM_CTWW1, 0xff8fff0f, 0x580f1008),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0xf7ffffff, 0x10f80988),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWDS_CONFIG,  0x00000020, 0x00000020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_CW_ENHANCE, 0xf17fffff, 0x01200007),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_TIMEOUT_COUNTEW, 0xffffffff, 0x00000800),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_2, 0xffffffbf, 0x00000820),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSPI_CONFIG_CNTW_1, 0xffffffff, 0x00070104),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_CONFIG, 0xe07df47f, 0x00180070),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW0_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW1_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW10_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW11_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW12_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW13_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW14_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW15_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW2_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW3_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW4_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW5_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW6_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW7_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW8_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW9_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSX_DEBUG_1, 0x00010000, 0x00010020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0xfff7ffff, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0xffbfffff, 0x00a00000)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_3_sienna_cichwid[] = {
	/* Pending on emuwation bwing up */
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_3_2[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CS_CWK_CTWW, 0xff7f0fff, 0x78000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_PS_CWK_CTWW, 0xff7f0fff, 0x78000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_WA0_CWK_CTWW, 0xff7f0fff, 0x30000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_WA1_CWK_CTWW, 0xff7f0fff, 0x7e000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCPF_GCW_CNTW, 0x0007ffff, 0x0000c000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0xffffffff, 0x00000280),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0xffffffff, 0x00800000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_EXCEPTION_CONTWOW, 0x7fff0f1f, 0x00b80000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW_Sienna_Cichwid, 0x1ff1ffff, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCUTCW2_CGTT_CWK_CTWW_Sienna_Cichwid, 0xffffffff, 0xff008080),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCVM_W2_CGTT_CWK_CTWW_Sienna_Cichwid, 0xffff8fff, 0xff008080),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGE_PC_CNTW, 0x003fffff, 0x00280400),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CM_CTWW1, 0xff8fff0f, 0x580f1008),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0xf7ffffff, 0x00f80988),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_CW_ENHANCE, 0xf17fffff, 0x01200007),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_TIMEOUT_COUNTEW, 0xffffffff, 0x00000800),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_2, 0xffffffbf, 0x00000820),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSPI_CONFIG_CNTW_1, 0xffffffff, 0x00070104),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSPI_STAWT_PHASE, 0x000000ff, 0x00000004),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_CONFIG, 0xe07df47f, 0x00180070),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW0_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW1_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW10_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW11_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW12_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW13_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW14_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW15_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW2_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW3_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW4_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW5_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW6_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW7_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW8_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW9_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0xfff7ffff, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0xffbfffff, 0x00a00000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmVGT_GS_MAX_WAVE_ID, 0x00000fff, 0x000003ff),

	/* This is not in GDB yet. Don't wemove it. It fixes a GPU hang on Navy Fwoundew. */
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWDS_CONFIG,  0x00000020, 0x00000020),
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_3_vangogh[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_WA0_CWK_CTWW, 0xff7f0fff, 0x30000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_WA1_CWK_CTWW, 0xff7f0fff, 0x7e000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_PIPE_STEEW, 0x000000ff, 0x000000e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0xffffffff, 0x00000200),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0xffffffff, 0x00800000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_EXCEPTION_CONTWOW, 0x7fff0f1f, 0x00b80000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGB_ADDW_CONFIG, 0x0c1807ff, 0x00000142),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW_Vangogh, 0x1ff1ffff, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW1_PIPE_STEEW, 0x000000ff, 0x000000e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_0, 0x77777777, 0x32103210),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_1, 0x77777777, 0x32103210),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xfffffff3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xfffffff3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CM_CTWW1, 0xff8fff0f, 0x580f1008),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0xf7ffffff, 0x00f80988),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_CW_ENHANCE, 0xf17fffff, 0x01200007),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_TIMEOUT_COUNTEW, 0xffffffff, 0x00000800),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_2, 0xffffffbf, 0x00000020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSPI_CONFIG_CNTW_1_Vangogh, 0xffffffff, 0x00070103),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQG_CONFIG, 0x000017ff, 0x00001000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSX_DEBUG_1, 0x00010000, 0x00010020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0xfff7ffff, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0xffffffff, 0x00400000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmVGT_GS_MAX_WAVE_ID, 0x00000fff, 0x000000ff),

	/* This is not in GDB yet. Don't wemove it. It fixes a GPU hang on VanGogh. */
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWDS_CONFIG,  0x00000020, 0x00000020),
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_3_3[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CS_CWK_CTWW, 0xff7f0fff, 0x78000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_PIPE_STEEW, 0x000000ff, 0x000000e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCPF_GCW_CNTW, 0x0007ffff, 0x0000c200),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0xffffffff, 0x00000280),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0xffffffff, 0x00800000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGB_ADDW_CONFIG, 0x0c1807ff, 0x00000242),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW_Vangogh, 0x1ff1ffff, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW1_PIPE_STEEW, 0x000000ff, 0x000000e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_0, 0x77777777, 0x32103210),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_1, 0x77777777, 0x32103210),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xfffffff3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xfffffff3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CM_CTWW1, 0xff8fff0f, 0x580f1008),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0xf7ffffff, 0x00f80988),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWDS_CONFIG, 0x000001ff, 0x00000020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_CW_ENHANCE, 0xf17fffff, 0x01200007),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_TIMEOUT_COUNTEW, 0xffffffff, 0x00000800),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_2, 0xffffffbf, 0x00000820),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0xfff7ffff, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0xffffffff, 0x00100000)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_3_4[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CS_CWK_CTWW, 0x78000000, 0x78000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_WA0_CWK_CTWW, 0x30000000, 0x30000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_WA1_CWK_CTWW, 0x7e000000, 0x7e000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCPF_GCW_CNTW, 0x0007ffff, 0x0000c000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0x00000280, 0x00000280),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0x07800000, 0x00800000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW_Sienna_Cichwid, 0x00001d00, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGE_PC_CNTW, 0x003c0000, 0x00280400),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CM_CTWW1, 0x40000000, 0x580f1008),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0x00040000, 0x00f80988),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_CW_ENHANCE, 0x01000000, 0x01200007),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_TIMEOUT_COUNTEW, 0xffffffff, 0x00000800),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_2, 0x00000800, 0x00000820),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_CONFIG, 0x0000001f, 0x00180070),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW0_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW1_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW10_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW11_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW12_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW13_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW14_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW15_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW2_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW3_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW4_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW5_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW6_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW7_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW8_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW9_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSX_DEBUG_1, 0x00010000, 0x00010020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0x01030000, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0x03a00000, 0x00a00000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWDS_CONFIG,  0x00000020, 0x00000020)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_3_5[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CS_CWK_CTWW, 0x78000000, 0x78000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_WA0_CWK_CTWW, 0xb0000ff0, 0x30000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_WA1_CWK_CTWW, 0xff000000, 0x7e000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCPF_GCW_CNTW, 0x0007ffff, 0x0000c000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0xffffffff, 0x00000280),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0xffffffff, 0x00800000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW_Sienna_Cichwid, 0x1ff1ffff, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CM_CTWW1, 0xff8fff0f, 0x580f1008),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0xf7ffffff, 0x00f80988),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWDS_CONFIG, 0x000001ff, 0x00000020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_CW_ENHANCE, 0xf17fffff, 0x01200007),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_CONFIG, 0xe07df47f, 0x00180070),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW0_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW1_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW10_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW11_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW12_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW13_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW14_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW15_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW2_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW3_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW4_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW5_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW6_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW7_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW8_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_PEWFCOUNTEW9_SEWECT, 0xf0f001ff, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0xfff7ffff, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0xffbfffff, 0x00a00000)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_0_cyan_skiwwfish[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGWBM_GFX_INDEX, 0xffffffff, 0xe0000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGE_FAST_CWKS, 0x3fffffff, 0x0000493e),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_CPF_CWK_CTWW, 0xfcff8fff, 0xf8000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CWK_CTWW, 0xff7f0fff, 0x3c000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCB_HW_CONTWOW_3, 0xa0000000, 0xa0000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCB_HW_CONTWOW_4, 0x00008000, 0x003c8014),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_DWAM_BUWST_CTWW, 0x00000010, 0x00000017),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_PIPE_STEEW, 0xffffffff, 0xd8d8d8d8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_VC5_ENABWE, 0x00000003, 0x00000003),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCP_SD_CNTW, 0x800007ff, 0x000005ff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG, 0xffffffff, 0x20000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0xffffffff, 0x00000200),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0xffffffff, 0x04800000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_WAST_OF_BUWST_CONFIG, 0xffffffff, 0x03860210),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGB_ADDW_CONFIG, 0x0c1800ff, 0x00000044),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW, 0x00009d00, 0x00008500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCMC_VM_CACHEABWE_DWAM_ADDWESS_END, 0xffffffff, 0x000fffff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW1_DWAM_BUWST_CTWW, 0x00000010, 0x00000017),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW1_PIPE_STEEW, 0xfcfcfcfc, 0xd8d8d8d8),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_0, 0x77707770, 0x21302130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_1, 0x77707770, 0x21302130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xffffffcf),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CGTT_SCWK_CTWW, 0x10000000, 0x10000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW2, 0xfc02002f, 0x9402002f),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0x00002188, 0x00000188),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE, 0x08000009, 0x08000009),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_EVENT_CNTW_0, 0xcc3fcc03, 0x842a4c02),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_WINE_STIPPWE_STATE, 0x0000000f, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWMI_SPAWE, 0xffff3109, 0xffff3101),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_AWB_CONFIG, 0x00000100, 0x00000130),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQ_WDS_CWK_CTWW, 0xffffffff, 0xffffffff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0x00030008, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0x00800000, 0x00800000)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_3_6[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CS_CWK_CTWW, 0xff7f0fff, 0x78000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_PIPE_STEEW, 0x000000ff, 0x00000044),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCPF_GCW_CNTW, 0x0007ffff, 0x0000c200),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0xffffffff, 0x00000280),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0xffffffff, 0x00800000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGB_ADDW_CONFIG, 0x0c1807ff, 0x00000042),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW_Vangogh, 0x1ff1ffff, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW1_PIPE_STEEW, 0x000000ff, 0x00000044),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_0, 0x77777777, 0x32103210),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_1, 0x77777777, 0x32103210),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xfffffff3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xfffffff3),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CM_CTWW1, 0xff8fff0f, 0x580f1008),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0xf7ffffff, 0x00f80988),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWDS_CONFIG, 0x000001ff, 0x00000020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_CW_ENHANCE, 0xf17fffff, 0x01200007),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_TIMEOUT_COUNTEW, 0xffffffff, 0x00000800),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_2, 0xffffffbf, 0x00000820),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQG_CONFIG, 0x000017ff, 0x00001000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSX_DEBUG_1, 0xffffff7f, 0x00010020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0xfff7ffff, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0xffffffff, 0x00100000)
};

static const stwuct soc15_weg_gowden gowden_settings_gc_10_3_7[] = {
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCGTT_SPI_CS_CWK_CTWW, 0xff7f0fff, 0x78000100),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCH_PIPE_STEEW, 0x000000ff, 0x000000e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmCPF_GCW_CNTW, 0x0007ffff, 0x0000c200),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG3, 0xffffffff, 0x00000280),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmDB_DEBUG4, 0xffffffff, 0x00800000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGB_ADDW_CONFIG, 0x0c1807ff, 0x00000041),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGCW_GENEWAW_CNTW_Vangogh, 0x1ff1ffff, 0x00000500),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW1_PIPE_STEEW, 0x000000ff, 0x000000e4),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_0, 0x77777777, 0x32103210),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2_PIPE_STEEW_1, 0x77777777, 0x32103210),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2A_ADDW_MATCH_MASK, 0xffffffff, 0xffffffff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_ADDW_MATCH_MASK, 0xffffffff, 0xffffffff),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CM_CTWW1, 0xff8fff0f, 0x580f1008),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmGW2C_CTWW3, 0xf7ffffff, 0x00f80988),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmWDS_CONFIG, 0x000001ff, 0x00000020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_CW_ENHANCE, 0xf000003f, 0x01200007),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_BINNEW_TIMEOUT_COUNTEW, 0xffffffff, 0x00000800),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmPA_SC_ENHANCE_2, 0xffffffbf, 0x00000820),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSQG_CONFIG, 0x000017ff, 0x00001000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmSX_DEBUG_1, 0xffffff7f, 0x00010020),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmTA_CNTW_AUX, 0xfff7ffff, 0x01030000),
	SOC15_WEG_GOWDEN_VAWUE(GC, 0, mmUTCW1_CTWW, 0xffffffff, 0x00100000)
};

#define DEFAUWT_SH_MEM_CONFIG \
	((SH_MEM_ADDWESS_MODE_64 << SH_MEM_CONFIG__ADDWESS_MODE__SHIFT) | \
	 (SH_MEM_AWIGNMENT_MODE_UNAWIGNED << SH_MEM_CONFIG__AWIGNMENT_MODE__SHIFT) | \
	 (SH_MEM_WETWY_MODE_AWW << SH_MEM_CONFIG__WETWY_MODE__SHIFT) | \
	 (3 << SH_MEM_CONFIG__INITIAW_INST_PWEFETCH__SHIFT))

/* TODO: pending on gowden setting vawue of gb addwess config */
#define CYAN_SKIWWFISH_GB_ADDW_CONFIG_GOWDEN 0x00100044

static void gfx_v10_0_set_wing_funcs(stwuct amdgpu_device *adev);
static void gfx_v10_0_set_iwq_funcs(stwuct amdgpu_device *adev);
static void gfx_v10_0_set_gds_init(stwuct amdgpu_device *adev);
static void gfx_v10_0_set_wwc_funcs(stwuct amdgpu_device *adev);
static void gfx_v10_0_set_mqd_funcs(stwuct amdgpu_device *adev);
static int gfx_v10_0_get_cu_info(stwuct amdgpu_device *adev,
				 stwuct amdgpu_cu_info *cu_info);
static uint64_t gfx_v10_0_get_gpu_cwock_countew(stwuct amdgpu_device *adev);
static void gfx_v10_0_sewect_se_sh(stwuct amdgpu_device *adev, u32 se_num,
				   u32 sh_num, u32 instance, int xcc_id);
static u32 gfx_v10_0_get_wgp_active_bitmap_pew_sh(stwuct amdgpu_device *adev);

static int gfx_v10_0_wwc_backdoow_autowoad_buffew_init(stwuct amdgpu_device *adev);
static void gfx_v10_0_wwc_backdoow_autowoad_buffew_fini(stwuct amdgpu_device *adev);
static int gfx_v10_0_wwc_backdoow_autowoad_enabwe(stwuct amdgpu_device *adev);
static int gfx_v10_0_wait_fow_wwc_autowoad_compwete(stwuct amdgpu_device *adev);
static void gfx_v10_0_wing_emit_ce_meta(stwuct amdgpu_wing *wing, boow wesume);
static void gfx_v10_0_wing_emit_de_meta(stwuct amdgpu_wing *wing, boow wesume);
static void gfx_v10_0_wing_emit_fwame_cntw(stwuct amdgpu_wing *wing, boow stawt, boow secuwe);
static u32 gfx_v10_3_get_disabwed_sa(stwuct amdgpu_device *adev);
static void gfx_v10_3_pwogwam_pbb_mode(stwuct amdgpu_device *adev);
static void gfx_v10_3_set_powew_bwake_sequence(stwuct amdgpu_device *adev);
static void gfx_v10_0_wing_invawidate_twbs(stwuct amdgpu_wing *wing,
					   uint16_t pasid, uint32_t fwush_type,
					   boow aww_hub, uint8_t dst_sew);
static void gfx_v10_0_update_spm_vmid_intewnaw(stwuct amdgpu_device *adev,
					       unsigned int vmid);

static int gfx_v10_0_set_powewgating_state(void *handwe,
					  enum amd_powewgating_state state);
static void gfx10_kiq_set_wesouwces(stwuct amdgpu_wing *kiq_wing, uint64_t queue_mask)
{
	amdgpu_wing_wwite(kiq_wing, PACKET3(PACKET3_SET_WESOUWCES, 6));
	amdgpu_wing_wwite(kiq_wing, PACKET3_SET_WESOUWCES_VMID_MASK(0) |
			  PACKET3_SET_WESOUWCES_QUEUE_TYPE(0));	/* vmid_mask:0 queue_type:0 (KIQ) */
	amdgpu_wing_wwite(kiq_wing, wowew_32_bits(queue_mask));	/* queue mask wo */
	amdgpu_wing_wwite(kiq_wing, uppew_32_bits(queue_mask));	/* queue mask hi */
	amdgpu_wing_wwite(kiq_wing, 0);	/* gws mask wo */
	amdgpu_wing_wwite(kiq_wing, 0);	/* gws mask hi */
	amdgpu_wing_wwite(kiq_wing, 0);	/* oac mask */
	amdgpu_wing_wwite(kiq_wing, 0);	/* gds heap base:0, gds heap size:0 */
}

static void gfx10_kiq_map_queues(stwuct amdgpu_wing *kiq_wing,
				 stwuct amdgpu_wing *wing)
{
	uint64_t mqd_addw = amdgpu_bo_gpu_offset(wing->mqd_obj);
	uint64_t wptw_addw = wing->wptw_gpu_addw;
	uint32_t eng_sew = 0;

	switch (wing->funcs->type) {
	case AMDGPU_WING_TYPE_COMPUTE:
		eng_sew = 0;
		bweak;
	case AMDGPU_WING_TYPE_GFX:
		eng_sew = 4;
		bweak;
	case AMDGPU_WING_TYPE_MES:
		eng_sew = 5;
		bweak;
	defauwt:
		WAWN_ON(1);
	}

	amdgpu_wing_wwite(kiq_wing, PACKET3(PACKET3_MAP_QUEUES, 5));
	/* Q_sew:0, vmid:0, vidmem: 1, engine:0, num_Q:1*/
	amdgpu_wing_wwite(kiq_wing, /* Q_sew: 0, vmid: 0, engine: 0, num_Q: 1 */
			  PACKET3_MAP_QUEUES_QUEUE_SEW(0) | /* Queue_Sew */
			  PACKET3_MAP_QUEUES_VMID(0) | /* VMID */
			  PACKET3_MAP_QUEUES_QUEUE(wing->queue) |
			  PACKET3_MAP_QUEUES_PIPE(wing->pipe) |
			  PACKET3_MAP_QUEUES_ME((wing->me == 1 ? 0 : 1)) |
			  PACKET3_MAP_QUEUES_QUEUE_TYPE(0) | /*queue_type: nowmaw compute queue */
			  PACKET3_MAP_QUEUES_AWWOC_FOWMAT(0) | /* awwoc fowmat: aww_on_one_pipe */
			  PACKET3_MAP_QUEUES_ENGINE_SEW(eng_sew) |
			  PACKET3_MAP_QUEUES_NUM_QUEUES(1)); /* num_queues: must be 1 */
	amdgpu_wing_wwite(kiq_wing, PACKET3_MAP_QUEUES_DOOWBEWW_OFFSET(wing->doowbeww_index));
	amdgpu_wing_wwite(kiq_wing, wowew_32_bits(mqd_addw));
	amdgpu_wing_wwite(kiq_wing, uppew_32_bits(mqd_addw));
	amdgpu_wing_wwite(kiq_wing, wowew_32_bits(wptw_addw));
	amdgpu_wing_wwite(kiq_wing, uppew_32_bits(wptw_addw));
}

static void gfx10_kiq_unmap_queues(stwuct amdgpu_wing *kiq_wing,
				   stwuct amdgpu_wing *wing,
				   enum amdgpu_unmap_queues_action action,
				   u64 gpu_addw, u64 seq)
{
	stwuct amdgpu_device *adev = kiq_wing->adev;
	uint32_t eng_sew = wing->funcs->type == AMDGPU_WING_TYPE_GFX ? 4 : 0;

	if (adev->enabwe_mes && !adev->gfx.kiq[0].wing.sched.weady) {
		amdgpu_mes_unmap_wegacy_queue(adev, wing, action, gpu_addw, seq);
		wetuwn;
	}

	amdgpu_wing_wwite(kiq_wing, PACKET3(PACKET3_UNMAP_QUEUES, 4));
	amdgpu_wing_wwite(kiq_wing, /* Q_sew: 0, vmid: 0, engine: 0, num_Q: 1 */
			  PACKET3_UNMAP_QUEUES_ACTION(action) |
			  PACKET3_UNMAP_QUEUES_QUEUE_SEW(0) |
			  PACKET3_UNMAP_QUEUES_ENGINE_SEW(eng_sew) |
			  PACKET3_UNMAP_QUEUES_NUM_QUEUES(1));
	amdgpu_wing_wwite(kiq_wing,
		  PACKET3_UNMAP_QUEUES_DOOWBEWW_OFFSET0(wing->doowbeww_index));

	if (action == PWEEMPT_QUEUES_NO_UNMAP) {
		amdgpu_wing_wwite(kiq_wing, wowew_32_bits(gpu_addw));
		amdgpu_wing_wwite(kiq_wing, uppew_32_bits(gpu_addw));
		amdgpu_wing_wwite(kiq_wing, seq);
	} ewse {
		amdgpu_wing_wwite(kiq_wing, 0);
		amdgpu_wing_wwite(kiq_wing, 0);
		amdgpu_wing_wwite(kiq_wing, 0);
	}
}

static void gfx10_kiq_quewy_status(stwuct amdgpu_wing *kiq_wing,
				   stwuct amdgpu_wing *wing,
				   u64 addw,
				   u64 seq)
{
	uint32_t eng_sew = wing->funcs->type == AMDGPU_WING_TYPE_GFX ? 4 : 0;

	amdgpu_wing_wwite(kiq_wing, PACKET3(PACKET3_QUEWY_STATUS, 5));
	amdgpu_wing_wwite(kiq_wing,
			  PACKET3_QUEWY_STATUS_CONTEXT_ID(0) |
			  PACKET3_QUEWY_STATUS_INTEWWUPT_SEW(0) |
			  PACKET3_QUEWY_STATUS_COMMAND(2));
	amdgpu_wing_wwite(kiq_wing, /* Q_sew: 0, vmid: 0, engine: 0, num_Q: 1 */
			  PACKET3_QUEWY_STATUS_DOOWBEWW_OFFSET(wing->doowbeww_index) |
			  PACKET3_QUEWY_STATUS_ENG_SEW(eng_sew));
	amdgpu_wing_wwite(kiq_wing, wowew_32_bits(addw));
	amdgpu_wing_wwite(kiq_wing, uppew_32_bits(addw));
	amdgpu_wing_wwite(kiq_wing, wowew_32_bits(seq));
	amdgpu_wing_wwite(kiq_wing, uppew_32_bits(seq));
}

static void gfx10_kiq_invawidate_twbs(stwuct amdgpu_wing *kiq_wing,
				uint16_t pasid, uint32_t fwush_type,
				boow aww_hub)
{
	gfx_v10_0_wing_invawidate_twbs(kiq_wing, pasid, fwush_type, aww_hub, 1);
}

static const stwuct kiq_pm4_funcs gfx_v10_0_kiq_pm4_funcs = {
	.kiq_set_wesouwces = gfx10_kiq_set_wesouwces,
	.kiq_map_queues = gfx10_kiq_map_queues,
	.kiq_unmap_queues = gfx10_kiq_unmap_queues,
	.kiq_quewy_status = gfx10_kiq_quewy_status,
	.kiq_invawidate_twbs = gfx10_kiq_invawidate_twbs,
	.set_wesouwces_size = 8,
	.map_queues_size = 7,
	.unmap_queues_size = 6,
	.quewy_status_size = 7,
	.invawidate_twbs_size = 2,
};

static void gfx_v10_0_set_kiq_pm4_funcs(stwuct amdgpu_device *adev)
{
	adev->gfx.kiq[0].pmf = &gfx_v10_0_kiq_pm4_funcs;
}

static void gfx_v10_0_init_spm_gowden_wegistews(stwuct amdgpu_device *adev)
{
	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 10):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_wwc_spm_10_0_nv10,
						(const u32)AWWAY_SIZE(gowden_settings_gc_wwc_spm_10_0_nv10));
		bweak;
	case IP_VEWSION(10, 1, 1):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_wwc_spm_10_1_nv14,
						(const u32)AWWAY_SIZE(gowden_settings_gc_wwc_spm_10_1_nv14));
		bweak;
	case IP_VEWSION(10, 1, 2):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_wwc_spm_10_1_2_nv12,
						(const u32)AWWAY_SIZE(gowden_settings_gc_wwc_spm_10_1_2_nv12));
		bweak;
	defauwt:
		bweak;
	}
}

static void gfx_v10_0_init_gowden_wegistews(stwuct amdgpu_device *adev)
{
	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 10):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_1,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_1));
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_0_nv10,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_0_nv10));
		bweak;
	case IP_VEWSION(10, 1, 1):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_1_1,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_1_1));
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_1_nv14,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_1_nv14));
		bweak;
	case IP_VEWSION(10, 1, 2):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_1_2,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_1_2));
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_1_2_nv12,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_1_2_nv12));
		bweak;
	case IP_VEWSION(10, 3, 0):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_3,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_3));
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_3_sienna_cichwid,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_3_sienna_cichwid));
		bweak;
	case IP_VEWSION(10, 3, 2):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_3_2,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_3_2));
		bweak;
	case IP_VEWSION(10, 3, 1):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_3_vangogh,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_3_vangogh));
		bweak;
	case IP_VEWSION(10, 3, 3):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_3_3,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_3_3));
		bweak;
	case IP_VEWSION(10, 3, 4):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_3_4,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_3_4));
		bweak;
	case IP_VEWSION(10, 3, 5):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_3_5,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_3_5));
		bweak;
	case IP_VEWSION(10, 1, 3):
	case IP_VEWSION(10, 1, 4):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_0_cyan_skiwwfish,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_0_cyan_skiwwfish));
		bweak;
	case IP_VEWSION(10, 3, 6):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_3_6,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_3_6));
		bweak;
	case IP_VEWSION(10, 3, 7):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_gc_10_3_7,
						(const u32)AWWAY_SIZE(gowden_settings_gc_10_3_7));
		bweak;
	defauwt:
		bweak;
	}
	gfx_v10_0_init_spm_gowden_wegistews(adev);
}

static void gfx_v10_0_wwite_data_to_weg(stwuct amdgpu_wing *wing, int eng_sew,
				       boow wc, uint32_t weg, uint32_t vaw)
{
	amdgpu_wing_wwite(wing, PACKET3(PACKET3_WWITE_DATA, 3));
	amdgpu_wing_wwite(wing, WWITE_DATA_ENGINE_SEW(eng_sew) |
			  WWITE_DATA_DST_SEW(0) | (wc ? WW_CONFIWM : 0));
	amdgpu_wing_wwite(wing, weg);
	amdgpu_wing_wwite(wing, 0);
	amdgpu_wing_wwite(wing, vaw);
}

static void gfx_v10_0_wait_weg_mem(stwuct amdgpu_wing *wing, int eng_sew,
				  int mem_space, int opt, uint32_t addw0,
				  uint32_t addw1, uint32_t wef, uint32_t mask,
				  uint32_t inv)
{
	amdgpu_wing_wwite(wing, PACKET3(PACKET3_WAIT_WEG_MEM, 5));
	amdgpu_wing_wwite(wing,
			  /* memowy (1) ow wegistew (0) */
			  (WAIT_WEG_MEM_MEM_SPACE(mem_space) |
			   WAIT_WEG_MEM_OPEWATION(opt) | /* wait */
			   WAIT_WEG_MEM_FUNCTION(3) |  /* equaw */
			   WAIT_WEG_MEM_ENGINE(eng_sew)));

	if (mem_space)
		BUG_ON(addw0 & 0x3); /* Dwowd awign */
	amdgpu_wing_wwite(wing, addw0);
	amdgpu_wing_wwite(wing, addw1);
	amdgpu_wing_wwite(wing, wef);
	amdgpu_wing_wwite(wing, mask);
	amdgpu_wing_wwite(wing, inv); /* poww intewvaw */
}

static int gfx_v10_0_wing_test_wing(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	uint32_t scwatch = SOC15_WEG_OFFSET(GC, 0, mmSCWATCH_WEG0);
	uint32_t tmp = 0;
	unsigned int i;
	int w;

	WWEG32(scwatch, 0xCAFEDEAD);
	w = amdgpu_wing_awwoc(wing, 3);
	if (w) {
		DWM_EWWOW("amdgpu: cp faiwed to wock wing %d (%d).\n",
			  wing->idx, w);
		wetuwn w;
	}

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_SET_UCONFIG_WEG, 1));
	amdgpu_wing_wwite(wing, scwatch -
			  PACKET3_SET_UCONFIG_WEG_STAWT);
	amdgpu_wing_wwite(wing, 0xDEADBEEF);
	amdgpu_wing_commit(wing);

	fow (i = 0; i < adev->usec_timeout; i++) {
		tmp = WWEG32(scwatch);
		if (tmp == 0xDEADBEEF)
			bweak;
		if (amdgpu_emu_mode == 1)
			msweep(1);
		ewse
			udeway(1);
	}

	if (i >= adev->usec_timeout)
		w = -ETIMEDOUT;

	wetuwn w;
}

static int gfx_v10_0_wing_test_ib(stwuct amdgpu_wing *wing, wong timeout)
{
	stwuct amdgpu_device *adev = wing->adev;
	stwuct amdgpu_ib ib;
	stwuct dma_fence *f = NUWW;
	unsigned int index;
	uint64_t gpu_addw;
	vowatiwe uint32_t *cpu_ptw;
	wong w;

	memset(&ib, 0, sizeof(ib));

	if (wing->is_mes_queue) {
		uint32_t padding, offset;

		offset = amdgpu_mes_ctx_get_offs(wing, AMDGPU_MES_CTX_IB_OFFS);
		padding = amdgpu_mes_ctx_get_offs(wing,
						  AMDGPU_MES_CTX_PADDING_OFFS);

		ib.gpu_addw = amdgpu_mes_ctx_get_offs_gpu_addw(wing, offset);
		ib.ptw = amdgpu_mes_ctx_get_offs_cpu_addw(wing, offset);

		gpu_addw = amdgpu_mes_ctx_get_offs_gpu_addw(wing, padding);
		cpu_ptw = amdgpu_mes_ctx_get_offs_cpu_addw(wing, padding);
		*cpu_ptw = cpu_to_we32(0xCAFEDEAD);
	} ewse {
		w = amdgpu_device_wb_get(adev, &index);
		if (w)
			wetuwn w;

		gpu_addw = adev->wb.gpu_addw + (index * 4);
		adev->wb.wb[index] = cpu_to_we32(0xCAFEDEAD);
		cpu_ptw = &adev->wb.wb[index];

		w = amdgpu_ib_get(adev, NUWW, 20, AMDGPU_IB_POOW_DIWECT, &ib);
		if (w) {
			DWM_EWWOW("amdgpu: faiwed to get ib (%wd).\n", w);
			goto eww1;
		}
	}

	ib.ptw[0] = PACKET3(PACKET3_WWITE_DATA, 3);
	ib.ptw[1] = WWITE_DATA_DST_SEW(5) | WW_CONFIWM;
	ib.ptw[2] = wowew_32_bits(gpu_addw);
	ib.ptw[3] = uppew_32_bits(gpu_addw);
	ib.ptw[4] = 0xDEADBEEF;
	ib.wength_dw = 5;

	w = amdgpu_ib_scheduwe(wing, 1, &ib, NUWW, &f);
	if (w)
		goto eww2;

	w = dma_fence_wait_timeout(f, fawse, timeout);
	if (w == 0) {
		w = -ETIMEDOUT;
		goto eww2;
	} ewse if (w < 0) {
		goto eww2;
	}

	if (we32_to_cpu(*cpu_ptw) == 0xDEADBEEF)
		w = 0;
	ewse
		w = -EINVAW;
eww2:
	if (!wing->is_mes_queue)
		amdgpu_ib_fwee(adev, &ib, NUWW);
	dma_fence_put(f);
eww1:
	if (!wing->is_mes_queue)
		amdgpu_device_wb_fwee(adev, index);
	wetuwn w;
}

static void gfx_v10_0_fwee_micwocode(stwuct amdgpu_device *adev)
{
	amdgpu_ucode_wewease(&adev->gfx.pfp_fw);
	amdgpu_ucode_wewease(&adev->gfx.me_fw);
	amdgpu_ucode_wewease(&adev->gfx.ce_fw);
	amdgpu_ucode_wewease(&adev->gfx.wwc_fw);
	amdgpu_ucode_wewease(&adev->gfx.mec_fw);
	amdgpu_ucode_wewease(&adev->gfx.mec2_fw);

	kfwee(adev->gfx.wwc.wegistew_wist_fowmat);
}

static void gfx_v10_0_check_fw_wwite_wait(stwuct amdgpu_device *adev)
{
	adev->gfx.cp_fw_wwite_wait = fawse;

	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 10):
	case IP_VEWSION(10, 1, 2):
	case IP_VEWSION(10, 1, 1):
	case IP_VEWSION(10, 1, 3):
	case IP_VEWSION(10, 1, 4):
		if ((adev->gfx.me_fw_vewsion >= 0x00000046) &&
		    (adev->gfx.me_featuwe_vewsion >= 27) &&
		    (adev->gfx.pfp_fw_vewsion >= 0x00000068) &&
		    (adev->gfx.pfp_featuwe_vewsion >= 27) &&
		    (adev->gfx.mec_fw_vewsion >= 0x0000005b) &&
		    (adev->gfx.mec_featuwe_vewsion >= 27))
			adev->gfx.cp_fw_wwite_wait = twue;
		bweak;
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		adev->gfx.cp_fw_wwite_wait = twue;
		bweak;
	defauwt:
		bweak;
	}

	if (!adev->gfx.cp_fw_wwite_wait)
		DWM_WAWN_ONCE("CP fiwmwawe vewsion too owd, pwease update!");
}

static boow gfx_v10_0_navi10_gfxoff_shouwd_enabwe(stwuct amdgpu_device *adev)
{
	boow wet = fawse;

	switch (adev->pdev->wevision) {
	case 0xc2:
	case 0xc3:
		wet = twue;
		bweak;
	defauwt:
		wet = fawse;
		bweak;
	}

	wetuwn wet;
}

static void gfx_v10_0_check_gfxoff_fwag(stwuct amdgpu_device *adev)
{
	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 10):
		if (!gfx_v10_0_navi10_gfxoff_shouwd_enabwe(adev))
			adev->pm.pp_featuwe &= ~PP_GFXOFF_MASK;
		bweak;
	defauwt:
		bweak;
	}
}

static int gfx_v10_0_init_micwocode(stwuct amdgpu_device *adev)
{
	chaw fw_name[40];
	chaw ucode_pwefix[30];
	const chaw *wks = "";
	int eww;
	const stwuct wwc_fiwmwawe_headew_v2_0 *wwc_hdw;
	uint16_t vewsion_majow;
	uint16_t vewsion_minow;

	DWM_DEBUG("\n");

	if (amdgpu_ip_vewsion(adev, GC_HWIP, 0) == IP_VEWSION(10, 1, 1) &&
	    (!(adev->pdev->device == 0x7340 && adev->pdev->wevision != 0x00)))
		wks = "_wks";
	amdgpu_ucode_ip_vewsion_decode(adev, GC_HWIP, ucode_pwefix, sizeof(ucode_pwefix));

	snpwintf(fw_name, sizeof(fw_name), "amdgpu/%s_pfp%s.bin", ucode_pwefix, wks);
	eww = amdgpu_ucode_wequest(adev, &adev->gfx.pfp_fw, fw_name);
	if (eww)
		goto out;
	amdgpu_gfx_cp_init_micwocode(adev, AMDGPU_UCODE_ID_CP_PFP);

	snpwintf(fw_name, sizeof(fw_name), "amdgpu/%s_me%s.bin", ucode_pwefix, wks);
	eww = amdgpu_ucode_wequest(adev, &adev->gfx.me_fw, fw_name);
	if (eww)
		goto out;
	amdgpu_gfx_cp_init_micwocode(adev, AMDGPU_UCODE_ID_CP_ME);

	snpwintf(fw_name, sizeof(fw_name), "amdgpu/%s_ce%s.bin", ucode_pwefix, wks);
	eww = amdgpu_ucode_wequest(adev, &adev->gfx.ce_fw, fw_name);
	if (eww)
		goto out;
	amdgpu_gfx_cp_init_micwocode(adev, AMDGPU_UCODE_ID_CP_CE);

	if (!amdgpu_swiov_vf(adev)) {
		snpwintf(fw_name, sizeof(fw_name), "amdgpu/%s_wwc.bin", ucode_pwefix);
		eww = wequest_fiwmwawe(&adev->gfx.wwc_fw, fw_name, adev->dev);
		if (eww)
			goto out;

		/* don't vawidate this fiwmwawe. Thewe awe appawentwy fiwmwawes
		 * in the wiwd with incowwect size in the headew
		 */
		wwc_hdw = (const stwuct wwc_fiwmwawe_headew_v2_0 *)adev->gfx.wwc_fw->data;
		vewsion_majow = we16_to_cpu(wwc_hdw->headew.headew_vewsion_majow);
		vewsion_minow = we16_to_cpu(wwc_hdw->headew.headew_vewsion_minow);
		eww = amdgpu_gfx_wwc_init_micwocode(adev, vewsion_majow, vewsion_minow);
		if (eww)
			goto out;
	}

	snpwintf(fw_name, sizeof(fw_name), "amdgpu/%s_mec%s.bin", ucode_pwefix, wks);
	eww = amdgpu_ucode_wequest(adev, &adev->gfx.mec_fw, fw_name);
	if (eww)
		goto out;
	amdgpu_gfx_cp_init_micwocode(adev, AMDGPU_UCODE_ID_CP_MEC1);
	amdgpu_gfx_cp_init_micwocode(adev, AMDGPU_UCODE_ID_CP_MEC1_JT);

	snpwintf(fw_name, sizeof(fw_name), "amdgpu/%s_mec2%s.bin", ucode_pwefix, wks);
	eww = amdgpu_ucode_wequest(adev, &adev->gfx.mec2_fw, fw_name);
	if (!eww) {
		amdgpu_gfx_cp_init_micwocode(adev, AMDGPU_UCODE_ID_CP_MEC2);
		amdgpu_gfx_cp_init_micwocode(adev, AMDGPU_UCODE_ID_CP_MEC2_JT);
	} ewse {
		eww = 0;
		adev->gfx.mec2_fw = NUWW;
	}

	gfx_v10_0_check_fw_wwite_wait(adev);
out:
	if (eww) {
		amdgpu_ucode_wewease(&adev->gfx.pfp_fw);
		amdgpu_ucode_wewease(&adev->gfx.me_fw);
		amdgpu_ucode_wewease(&adev->gfx.ce_fw);
		amdgpu_ucode_wewease(&adev->gfx.wwc_fw);
		amdgpu_ucode_wewease(&adev->gfx.mec_fw);
		amdgpu_ucode_wewease(&adev->gfx.mec2_fw);
	}

	gfx_v10_0_check_gfxoff_fwag(adev);

	wetuwn eww;
}

static u32 gfx_v10_0_get_csb_size(stwuct amdgpu_device *adev)
{
	u32 count = 0;
	const stwuct cs_section_def *sect = NUWW;
	const stwuct cs_extent_def *ext = NUWW;

	/* begin cweaw state */
	count += 2;
	/* context contwow state */
	count += 3;

	fow (sect = gfx10_cs_data; sect->section != NUWW; ++sect) {
		fow (ext = sect->section; ext->extent != NUWW; ++ext) {
			if (sect->id == SECT_CONTEXT)
				count += 2 + ext->weg_count;
			ewse
				wetuwn 0;
		}
	}

	/* set PA_SC_TIWE_STEEWING_OVEWWIDE */
	count += 3;
	/* end cweaw state */
	count += 2;
	/* cweaw state */
	count += 2;

	wetuwn count;
}

static void gfx_v10_0_get_csb_buffew(stwuct amdgpu_device *adev,
				    vowatiwe u32 *buffew)
{
	u32 count = 0, i;
	const stwuct cs_section_def *sect = NUWW;
	const stwuct cs_extent_def *ext = NUWW;
	int ctx_weg_offset;

	if (adev->gfx.wwc.cs_data == NUWW)
		wetuwn;
	if (buffew == NUWW)
		wetuwn;

	buffew[count++] = cpu_to_we32(PACKET3(PACKET3_PWEAMBWE_CNTW, 0));
	buffew[count++] = cpu_to_we32(PACKET3_PWEAMBWE_BEGIN_CWEAW_STATE);

	buffew[count++] = cpu_to_we32(PACKET3(PACKET3_CONTEXT_CONTWOW, 1));
	buffew[count++] = cpu_to_we32(0x80000000);
	buffew[count++] = cpu_to_we32(0x80000000);

	fow (sect = adev->gfx.wwc.cs_data; sect->section != NUWW; ++sect) {
		fow (ext = sect->section; ext->extent != NUWW; ++ext) {
			if (sect->id == SECT_CONTEXT) {
				buffew[count++] =
					cpu_to_we32(PACKET3(PACKET3_SET_CONTEXT_WEG, ext->weg_count));
				buffew[count++] = cpu_to_we32(ext->weg_index -
						PACKET3_SET_CONTEXT_WEG_STAWT);
				fow (i = 0; i < ext->weg_count; i++)
					buffew[count++] = cpu_to_we32(ext->extent[i]);
			} ewse {
				wetuwn;
			}
		}
	}

	ctx_weg_offset =
		SOC15_WEG_OFFSET(GC, 0, mmPA_SC_TIWE_STEEWING_OVEWWIDE) - PACKET3_SET_CONTEXT_WEG_STAWT;
	buffew[count++] = cpu_to_we32(PACKET3(PACKET3_SET_CONTEXT_WEG, 1));
	buffew[count++] = cpu_to_we32(ctx_weg_offset);
	buffew[count++] = cpu_to_we32(adev->gfx.config.pa_sc_tiwe_steewing_ovewwide);

	buffew[count++] = cpu_to_we32(PACKET3(PACKET3_PWEAMBWE_CNTW, 0));
	buffew[count++] = cpu_to_we32(PACKET3_PWEAMBWE_END_CWEAW_STATE);

	buffew[count++] = cpu_to_we32(PACKET3(PACKET3_CWEAW_STATE, 0));
	buffew[count++] = cpu_to_we32(0);
}

static void gfx_v10_0_wwc_fini(stwuct amdgpu_device *adev)
{
	/* cweaw state bwock */
	amdgpu_bo_fwee_kewnew(&adev->gfx.wwc.cweaw_state_obj,
			&adev->gfx.wwc.cweaw_state_gpu_addw,
			(void **)&adev->gfx.wwc.cs_ptw);

	/* jump tabwe bwock */
	amdgpu_bo_fwee_kewnew(&adev->gfx.wwc.cp_tabwe_obj,
			&adev->gfx.wwc.cp_tabwe_gpu_addw,
			(void **)&adev->gfx.wwc.cp_tabwe_ptw);
}

static void gfx_v10_0_init_wwcg_weg_access_ctww(stwuct amdgpu_device *adev)
{
	stwuct amdgpu_wwcg_weg_access_ctww *weg_access_ctww;

	weg_access_ctww = &adev->gfx.wwc.weg_access_ctww[0];
	weg_access_ctww->scwatch_weg0 = SOC15_WEG_OFFSET(GC, 0, mmSCWATCH_WEG0);
	weg_access_ctww->scwatch_weg1 = SOC15_WEG_OFFSET(GC, 0, mmSCWATCH_WEG1);
	weg_access_ctww->scwatch_weg2 = SOC15_WEG_OFFSET(GC, 0, mmSCWATCH_WEG2);
	weg_access_ctww->scwatch_weg3 = SOC15_WEG_OFFSET(GC, 0, mmSCWATCH_WEG3);
	weg_access_ctww->gwbm_cntw = SOC15_WEG_OFFSET(GC, 0, mmGWBM_GFX_CNTW);
	weg_access_ctww->gwbm_idx = SOC15_WEG_OFFSET(GC, 0, mmGWBM_GFX_INDEX);
	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 3, 0):
		weg_access_ctww->spawe_int =
			SOC15_WEG_OFFSET(GC, 0, mmWWC_SPAWE_INT_0_Sienna_Cichwid);
		bweak;
	defauwt:
		weg_access_ctww->spawe_int =
			SOC15_WEG_OFFSET(GC, 0, mmWWC_SPAWE_INT);
		bweak;
	}
	adev->gfx.wwc.wwcg_weg_access_suppowted = twue;
}

static int gfx_v10_0_wwc_init(stwuct amdgpu_device *adev)
{
	const stwuct cs_section_def *cs_data;
	int w;

	adev->gfx.wwc.cs_data = gfx10_cs_data;

	cs_data = adev->gfx.wwc.cs_data;

	if (cs_data) {
		/* init cweaw state bwock */
		w = amdgpu_gfx_wwc_init_csb(adev);
		if (w)
			wetuwn w;
	}

	wetuwn 0;
}

static void gfx_v10_0_mec_fini(stwuct amdgpu_device *adev)
{
	amdgpu_bo_fwee_kewnew(&adev->gfx.mec.hpd_eop_obj, NUWW, NUWW);
	amdgpu_bo_fwee_kewnew(&adev->gfx.mec.mec_fw_obj, NUWW, NUWW);
}

static void gfx_v10_0_me_init(stwuct amdgpu_device *adev)
{
	bitmap_zewo(adev->gfx.me.queue_bitmap, AMDGPU_MAX_GFX_QUEUES);

	amdgpu_gfx_gwaphics_queue_acquiwe(adev);
}

static int gfx_v10_0_mec_init(stwuct amdgpu_device *adev)
{
	int w;
	u32 *hpd;
	const __we32 *fw_data = NUWW;
	unsigned int fw_size;
	u32 *fw = NUWW;
	size_t mec_hpd_size;

	const stwuct gfx_fiwmwawe_headew_v1_0 *mec_hdw = NUWW;

	bitmap_zewo(adev->gfx.mec_bitmap[0].queue_bitmap, AMDGPU_MAX_COMPUTE_QUEUES);

	/* take ownewship of the wewevant compute queues */
	amdgpu_gfx_compute_queue_acquiwe(adev);
	mec_hpd_size = adev->gfx.num_compute_wings * GFX10_MEC_HPD_SIZE;

	if (mec_hpd_size) {
		w = amdgpu_bo_cweate_wesewved(adev, mec_hpd_size, PAGE_SIZE,
					      AMDGPU_GEM_DOMAIN_GTT,
					      &adev->gfx.mec.hpd_eop_obj,
					      &adev->gfx.mec.hpd_eop_gpu_addw,
					      (void **)&hpd);
		if (w) {
			dev_wawn(adev->dev, "(%d) cweate HDP EOP bo faiwed\n", w);
			gfx_v10_0_mec_fini(adev);
			wetuwn w;
		}

		memset(hpd, 0, mec_hpd_size);

		amdgpu_bo_kunmap(adev->gfx.mec.hpd_eop_obj);
		amdgpu_bo_unwesewve(adev->gfx.mec.hpd_eop_obj);
	}

	if (adev->fiwmwawe.woad_type == AMDGPU_FW_WOAD_DIWECT) {
		mec_hdw = (const stwuct gfx_fiwmwawe_headew_v1_0 *)adev->gfx.mec_fw->data;

		fw_data = (const __we32 *) (adev->gfx.mec_fw->data +
			 we32_to_cpu(mec_hdw->headew.ucode_awway_offset_bytes));
		fw_size = we32_to_cpu(mec_hdw->headew.ucode_size_bytes);

		w = amdgpu_bo_cweate_wesewved(adev, mec_hdw->headew.ucode_size_bytes,
					      PAGE_SIZE, AMDGPU_GEM_DOMAIN_GTT,
					      &adev->gfx.mec.mec_fw_obj,
					      &adev->gfx.mec.mec_fw_gpu_addw,
					      (void **)&fw);
		if (w) {
			dev_eww(adev->dev, "(%d) faiwed to cweate mec fw bo\n", w);
			gfx_v10_0_mec_fini(adev);
			wetuwn w;
		}

		memcpy(fw, fw_data, fw_size);

		amdgpu_bo_kunmap(adev->gfx.mec.mec_fw_obj);
		amdgpu_bo_unwesewve(adev->gfx.mec.mec_fw_obj);
	}

	wetuwn 0;
}

static uint32_t wave_wead_ind(stwuct amdgpu_device *adev, uint32_t wave, uint32_t addwess)
{
	WWEG32_SOC15(GC, 0, mmSQ_IND_INDEX,
		(wave << SQ_IND_INDEX__WAVE_ID__SHIFT) |
		(addwess << SQ_IND_INDEX__INDEX__SHIFT));
	wetuwn WWEG32_SOC15(GC, 0, mmSQ_IND_DATA);
}

static void wave_wead_wegs(stwuct amdgpu_device *adev, uint32_t wave,
			   uint32_t thwead, uint32_t wegno,
			   uint32_t num, uint32_t *out)
{
	WWEG32_SOC15(GC, 0, mmSQ_IND_INDEX,
		(wave << SQ_IND_INDEX__WAVE_ID__SHIFT) |
		(wegno << SQ_IND_INDEX__INDEX__SHIFT) |
		(thwead << SQ_IND_INDEX__WOWKITEM_ID__SHIFT) |
		(SQ_IND_INDEX__AUTO_INCW_MASK));
	whiwe (num--)
		*(out++) = WWEG32_SOC15(GC, 0, mmSQ_IND_DATA);
}

static void gfx_v10_0_wead_wave_data(stwuct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, uint32_t wave, uint32_t *dst, int *no_fiewds)
{
	/* in gfx10 the SIMD_ID is specified as pawt of the INSTANCE
	 * fiewd when pewfowming a sewect_se_sh so it shouwd be
	 * zewo hewe
	 */
	WAWN_ON(simd != 0);

	/* type 2 wave data */
	dst[(*no_fiewds)++] = 2;
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_STATUS);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_PC_WO);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_PC_HI);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_EXEC_WO);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_EXEC_HI);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_HW_ID1);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_HW_ID2);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_INST_DW0);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_GPW_AWWOC);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_WDS_AWWOC);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_TWAPSTS);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_IB_STS);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_IB_STS2);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_IB_DBG1);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_M0);
	dst[(*no_fiewds)++] = wave_wead_ind(adev, wave, ixSQ_WAVE_MODE);
}

static void gfx_v10_0_wead_wave_sgpws(stwuct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd,
				     uint32_t wave, uint32_t stawt,
				     uint32_t size, uint32_t *dst)
{
	WAWN_ON(simd != 0);

	wave_wead_wegs(
		adev, wave, 0, stawt + SQIND_WAVE_SGPWS_OFFSET, size,
		dst);
}

static void gfx_v10_0_wead_wave_vgpws(stwuct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd,
				      uint32_t wave, uint32_t thwead,
				      uint32_t stawt, uint32_t size,
				      uint32_t *dst)
{
	wave_wead_wegs(
		adev, wave, thwead,
		stawt + SQIND_WAVE_VGPWS_OFFSET, size, dst);
}

static void gfx_v10_0_sewect_me_pipe_q(stwuct amdgpu_device *adev,
				       u32 me, u32 pipe, u32 q, u32 vm, u32 xcc_id)
{
	nv_gwbm_sewect(adev, me, pipe, q, vm);
}

static void gfx_v10_0_update_pewfmon_mgcg(stwuct amdgpu_device *adev,
					  boow enabwe)
{
	uint32_t data, def;

	data = def = WWEG32_SOC15(GC, 0, mmWWC_PEWFMON_CWK_CNTW);

	if (enabwe)
		data |= WWC_PEWFMON_CWK_CNTW__PEWFMON_CWOCK_STATE_MASK;
	ewse
		data &= ~WWC_PEWFMON_CWK_CNTW__PEWFMON_CWOCK_STATE_MASK;

	if (data != def)
		WWEG32_SOC15(GC, 0, mmWWC_PEWFMON_CWK_CNTW, data);
}

static const stwuct amdgpu_gfx_funcs gfx_v10_0_gfx_funcs = {
	.get_gpu_cwock_countew = &gfx_v10_0_get_gpu_cwock_countew,
	.sewect_se_sh = &gfx_v10_0_sewect_se_sh,
	.wead_wave_data = &gfx_v10_0_wead_wave_data,
	.wead_wave_sgpws = &gfx_v10_0_wead_wave_sgpws,
	.wead_wave_vgpws = &gfx_v10_0_wead_wave_vgpws,
	.sewect_me_pipe_q = &gfx_v10_0_sewect_me_pipe_q,
	.init_spm_gowden = &gfx_v10_0_init_spm_gowden_wegistews,
	.update_pewfmon_mgcg = &gfx_v10_0_update_pewfmon_mgcg,
};

static void gfx_v10_0_gpu_eawwy_init(stwuct amdgpu_device *adev)
{
	u32 gb_addw_config;

	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 10):
	case IP_VEWSION(10, 1, 1):
	case IP_VEWSION(10, 1, 2):
		adev->gfx.config.max_hw_contexts = 8;
		adev->gfx.config.sc_pwim_fifo_size_fwontend = 0x20;
		adev->gfx.config.sc_pwim_fifo_size_backend = 0x100;
		adev->gfx.config.sc_hiz_tiwe_fifo_size = 0;
		adev->gfx.config.sc_eawwyz_tiwe_fifo_size = 0x4C0;
		gb_addw_config = WWEG32_SOC15(GC, 0, mmGB_ADDW_CONFIG);
		bweak;
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		adev->gfx.config.max_hw_contexts = 8;
		adev->gfx.config.sc_pwim_fifo_size_fwontend = 0x20;
		adev->gfx.config.sc_pwim_fifo_size_backend = 0x100;
		adev->gfx.config.sc_hiz_tiwe_fifo_size = 0;
		adev->gfx.config.sc_eawwyz_tiwe_fifo_size = 0x4C0;
		gb_addw_config = WWEG32_SOC15(GC, 0, mmGB_ADDW_CONFIG);
		adev->gfx.config.gb_addw_config_fiewds.num_pkws =
			1 << WEG_GET_FIEWD(gb_addw_config, GB_ADDW_CONFIG, NUM_PKWS);
		bweak;
	case IP_VEWSION(10, 1, 3):
	case IP_VEWSION(10, 1, 4):
		adev->gfx.config.max_hw_contexts = 8;
		adev->gfx.config.sc_pwim_fifo_size_fwontend = 0x20;
		adev->gfx.config.sc_pwim_fifo_size_backend = 0x100;
		adev->gfx.config.sc_hiz_tiwe_fifo_size = 0x30;
		adev->gfx.config.sc_eawwyz_tiwe_fifo_size = 0x4C0;
		gb_addw_config = CYAN_SKIWWFISH_GB_ADDW_CONFIG_GOWDEN;
		bweak;
	defauwt:
		BUG();
		bweak;
	}

	adev->gfx.config.gb_addw_config = gb_addw_config;

	adev->gfx.config.gb_addw_config_fiewds.num_pipes = 1 <<
			WEG_GET_FIEWD(adev->gfx.config.gb_addw_config,
				      GB_ADDW_CONFIG, NUM_PIPES);

	adev->gfx.config.max_tiwe_pipes =
		adev->gfx.config.gb_addw_config_fiewds.num_pipes;

	adev->gfx.config.gb_addw_config_fiewds.max_compwess_fwags = 1 <<
			WEG_GET_FIEWD(adev->gfx.config.gb_addw_config,
				      GB_ADDW_CONFIG, MAX_COMPWESSED_FWAGS);
	adev->gfx.config.gb_addw_config_fiewds.num_wb_pew_se = 1 <<
			WEG_GET_FIEWD(adev->gfx.config.gb_addw_config,
				      GB_ADDW_CONFIG, NUM_WB_PEW_SE);
	adev->gfx.config.gb_addw_config_fiewds.num_se = 1 <<
			WEG_GET_FIEWD(adev->gfx.config.gb_addw_config,
				      GB_ADDW_CONFIG, NUM_SHADEW_ENGINES);
	adev->gfx.config.gb_addw_config_fiewds.pipe_intewweave_size = 1 << (8 +
			WEG_GET_FIEWD(adev->gfx.config.gb_addw_config,
				      GB_ADDW_CONFIG, PIPE_INTEWWEAVE_SIZE));
}

static int gfx_v10_0_gfx_wing_init(stwuct amdgpu_device *adev, int wing_id,
				   int me, int pipe, int queue)
{
	stwuct amdgpu_wing *wing;
	unsigned int iwq_type;
	unsigned int hw_pwio;

	wing = &adev->gfx.gfx_wing[wing_id];

	wing->me = me;
	wing->pipe = pipe;
	wing->queue = queue;

	wing->wing_obj = NUWW;
	wing->use_doowbeww = twue;

	if (!wing_id)
		wing->doowbeww_index = adev->doowbeww_index.gfx_wing0 << 1;
	ewse
		wing->doowbeww_index = adev->doowbeww_index.gfx_wing1 << 1;
	wing->vm_hub = AMDGPU_GFXHUB(0);
	spwintf(wing->name, "gfx_%d.%d.%d", wing->me, wing->pipe, wing->queue);

	iwq_type = AMDGPU_CP_IWQ_GFX_ME0_PIPE0_EOP + wing->pipe;
	hw_pwio = amdgpu_gfx_is_high_pwiowity_gwaphics_queue(adev, wing) ?
			AMDGPU_GFX_PIPE_PWIO_HIGH : AMDGPU_GFX_PIPE_PWIO_NOWMAW;
	wetuwn amdgpu_wing_init(adev, wing, 1024, &adev->gfx.eop_iwq, iwq_type,
				hw_pwio, NUWW);
}

static int gfx_v10_0_compute_wing_init(stwuct amdgpu_device *adev, int wing_id,
				       int mec, int pipe, int queue)
{
	unsigned int iwq_type;
	stwuct amdgpu_wing *wing;
	unsigned int hw_pwio;

	wing = &adev->gfx.compute_wing[wing_id];

	/* mec0 is me1 */
	wing->me = mec + 1;
	wing->pipe = pipe;
	wing->queue = queue;

	wing->wing_obj = NUWW;
	wing->use_doowbeww = twue;
	wing->doowbeww_index = (adev->doowbeww_index.mec_wing0 + wing_id) << 1;
	wing->eop_gpu_addw = adev->gfx.mec.hpd_eop_gpu_addw
				+ (wing_id * GFX10_MEC_HPD_SIZE);
	wing->vm_hub = AMDGPU_GFXHUB(0);
	spwintf(wing->name, "comp_%d.%d.%d", wing->me, wing->pipe, wing->queue);

	iwq_type = AMDGPU_CP_IWQ_COMPUTE_MEC1_PIPE0_EOP
		+ ((wing->me - 1) * adev->gfx.mec.num_pipe_pew_mec)
		+ wing->pipe;
	hw_pwio = amdgpu_gfx_is_high_pwiowity_compute_queue(adev, wing) ?
			AMDGPU_WING_PWIO_2 : AMDGPU_WING_PWIO_DEFAUWT;
	/* type-2 packets awe depwecated on MEC, use type-3 instead */
	wetuwn amdgpu_wing_init(adev, wing, 1024, &adev->gfx.eop_iwq, iwq_type,
			     hw_pwio, NUWW);
}

static int gfx_v10_0_sw_init(void *handwe)
{
	int i, j, k, w, wing_id = 0;
	stwuct amdgpu_kiq *kiq;
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 10):
	case IP_VEWSION(10, 1, 1):
	case IP_VEWSION(10, 1, 2):
	case IP_VEWSION(10, 1, 3):
	case IP_VEWSION(10, 1, 4):
		adev->gfx.me.num_me = 1;
		adev->gfx.me.num_pipe_pew_me = 1;
		adev->gfx.me.num_queue_pew_pipe = 1;
		adev->gfx.mec.num_mec = 2;
		adev->gfx.mec.num_pipe_pew_mec = 4;
		adev->gfx.mec.num_queue_pew_pipe = 8;
		bweak;
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		adev->gfx.me.num_me = 1;
		adev->gfx.me.num_pipe_pew_me = 1;
		adev->gfx.me.num_queue_pew_pipe = 1;
		adev->gfx.mec.num_mec = 2;
		adev->gfx.mec.num_pipe_pew_mec = 4;
		adev->gfx.mec.num_queue_pew_pipe = 4;
		bweak;
	defauwt:
		adev->gfx.me.num_me = 1;
		adev->gfx.me.num_pipe_pew_me = 1;
		adev->gfx.me.num_queue_pew_pipe = 1;
		adev->gfx.mec.num_mec = 1;
		adev->gfx.mec.num_pipe_pew_mec = 4;
		adev->gfx.mec.num_queue_pew_pipe = 8;
		bweak;
	}

	/* KIQ event */
	w = amdgpu_iwq_add_id(adev, SOC15_IH_CWIENTID_GWBM_CP,
			      GFX_10_1__SWCID__CP_IB2_INTEWWUPT_PKT,
			      &adev->gfx.kiq[0].iwq);
	if (w)
		wetuwn w;

	/* EOP Event */
	w = amdgpu_iwq_add_id(adev, SOC15_IH_CWIENTID_GWBM_CP,
			      GFX_10_1__SWCID__CP_EOP_INTEWWUPT,
			      &adev->gfx.eop_iwq);
	if (w)
		wetuwn w;

	/* Pwiviweged weg */
	w = amdgpu_iwq_add_id(adev, SOC15_IH_CWIENTID_GWBM_CP, GFX_10_1__SWCID__CP_PWIV_WEG_FAUWT,
			      &adev->gfx.pwiv_weg_iwq);
	if (w)
		wetuwn w;

	/* Pwiviweged inst */
	w = amdgpu_iwq_add_id(adev, SOC15_IH_CWIENTID_GWBM_CP, GFX_10_1__SWCID__CP_PWIV_INSTW_FAUWT,
			      &adev->gfx.pwiv_inst_iwq);
	if (w)
		wetuwn w;

	adev->gfx.gfx_cuwwent_status = AMDGPU_GFX_NOWMAW_MODE;

	gfx_v10_0_me_init(adev);

	if (adev->gfx.wwc.funcs) {
		if (adev->gfx.wwc.funcs->init) {
			w = adev->gfx.wwc.funcs->init(adev);
			if (w) {
				dev_eww(adev->dev, "Faiwed to init wwc BOs!\n");
				wetuwn w;
			}
		}
	}

	w = gfx_v10_0_mec_init(adev);
	if (w) {
		DWM_EWWOW("Faiwed to init MEC BOs!\n");
		wetuwn w;
	}

	/* set up the gfx wing */
	fow (i = 0; i < adev->gfx.me.num_me; i++) {
		fow (j = 0; j < adev->gfx.me.num_queue_pew_pipe; j++) {
			fow (k = 0; k < adev->gfx.me.num_pipe_pew_me; k++) {
				if (!amdgpu_gfx_is_me_queue_enabwed(adev, i, k, j))
					continue;

				w = gfx_v10_0_gfx_wing_init(adev, wing_id,
							    i, k, j);
				if (w)
					wetuwn w;
				wing_id++;
			}
		}
	}

	wing_id = 0;
	/* set up the compute queues - awwocate howizontawwy acwoss pipes */
	fow (i = 0; i < adev->gfx.mec.num_mec; ++i) {
		fow (j = 0; j < adev->gfx.mec.num_queue_pew_pipe; j++) {
			fow (k = 0; k < adev->gfx.mec.num_pipe_pew_mec; k++) {
				if (!amdgpu_gfx_is_mec_queue_enabwed(adev, 0, i,
								     k, j))
					continue;

				w = gfx_v10_0_compute_wing_init(adev, wing_id,
								i, k, j);
				if (w)
					wetuwn w;

				wing_id++;
			}
		}
	}

	if (!adev->enabwe_mes_kiq) {
		w = amdgpu_gfx_kiq_init(adev, GFX10_MEC_HPD_SIZE, 0);
		if (w) {
			DWM_EWWOW("Faiwed to init KIQ BOs!\n");
			wetuwn w;
		}

		kiq = &adev->gfx.kiq[0];
		w = amdgpu_gfx_kiq_init_wing(adev, &kiq->wing, &kiq->iwq, 0);
		if (w)
			wetuwn w;
	}

	w = amdgpu_gfx_mqd_sw_init(adev, sizeof(stwuct v10_compute_mqd), 0);
	if (w)
		wetuwn w;

	/* awwocate visibwe FB fow wwc auto-woading fw */
	if (adev->fiwmwawe.woad_type == AMDGPU_FW_WOAD_WWC_BACKDOOW_AUTO) {
		w = gfx_v10_0_wwc_backdoow_autowoad_buffew_init(adev);
		if (w)
			wetuwn w;
	}

	adev->gfx.ce_wam_size = F32_CE_PWOGWAM_WAM_SIZE;

	gfx_v10_0_gpu_eawwy_init(adev);

	wetuwn 0;
}

static void gfx_v10_0_pfp_fini(stwuct amdgpu_device *adev)
{
	amdgpu_bo_fwee_kewnew(&adev->gfx.pfp.pfp_fw_obj,
			      &adev->gfx.pfp.pfp_fw_gpu_addw,
			      (void **)&adev->gfx.pfp.pfp_fw_ptw);
}

static void gfx_v10_0_ce_fini(stwuct amdgpu_device *adev)
{
	amdgpu_bo_fwee_kewnew(&adev->gfx.ce.ce_fw_obj,
			      &adev->gfx.ce.ce_fw_gpu_addw,
			      (void **)&adev->gfx.ce.ce_fw_ptw);
}

static void gfx_v10_0_me_fini(stwuct amdgpu_device *adev)
{
	amdgpu_bo_fwee_kewnew(&adev->gfx.me.me_fw_obj,
			      &adev->gfx.me.me_fw_gpu_addw,
			      (void **)&adev->gfx.me.me_fw_ptw);
}

static int gfx_v10_0_sw_fini(void *handwe)
{
	int i;
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	fow (i = 0; i < adev->gfx.num_gfx_wings; i++)
		amdgpu_wing_fini(&adev->gfx.gfx_wing[i]);
	fow (i = 0; i < adev->gfx.num_compute_wings; i++)
		amdgpu_wing_fini(&adev->gfx.compute_wing[i]);

	amdgpu_gfx_mqd_sw_fini(adev, 0);

	if (!adev->enabwe_mes_kiq) {
		amdgpu_gfx_kiq_fwee_wing(&adev->gfx.kiq[0].wing);
		amdgpu_gfx_kiq_fini(adev, 0);
	}

	gfx_v10_0_pfp_fini(adev);
	gfx_v10_0_ce_fini(adev);
	gfx_v10_0_me_fini(adev);
	gfx_v10_0_wwc_fini(adev);
	gfx_v10_0_mec_fini(adev);

	if (adev->fiwmwawe.woad_type == AMDGPU_FW_WOAD_WWC_BACKDOOW_AUTO)
		gfx_v10_0_wwc_backdoow_autowoad_buffew_fini(adev);

	gfx_v10_0_fwee_micwocode(adev);

	wetuwn 0;
}

static void gfx_v10_0_sewect_se_sh(stwuct amdgpu_device *adev, u32 se_num,
				   u32 sh_num, u32 instance, int xcc_id)
{
	u32 data;

	if (instance == 0xffffffff)
		data = WEG_SET_FIEWD(0, GWBM_GFX_INDEX,
				     INSTANCE_BWOADCAST_WWITES, 1);
	ewse
		data = WEG_SET_FIEWD(0, GWBM_GFX_INDEX, INSTANCE_INDEX,
				     instance);

	if (se_num == 0xffffffff)
		data = WEG_SET_FIEWD(data, GWBM_GFX_INDEX, SE_BWOADCAST_WWITES,
				     1);
	ewse
		data = WEG_SET_FIEWD(data, GWBM_GFX_INDEX, SE_INDEX, se_num);

	if (sh_num == 0xffffffff)
		data = WEG_SET_FIEWD(data, GWBM_GFX_INDEX, SA_BWOADCAST_WWITES,
				     1);
	ewse
		data = WEG_SET_FIEWD(data, GWBM_GFX_INDEX, SA_INDEX, sh_num);

	WWEG32_SOC15(GC, 0, mmGWBM_GFX_INDEX, data);
}

static u32 gfx_v10_0_get_wb_active_bitmap(stwuct amdgpu_device *adev)
{
	u32 data, mask;

	data = WWEG32_SOC15(GC, 0, mmCC_WB_BACKEND_DISABWE);
	data |= WWEG32_SOC15(GC, 0, mmGC_USEW_WB_BACKEND_DISABWE);

	data &= CC_WB_BACKEND_DISABWE__BACKEND_DISABWE_MASK;
	data >>= GC_USEW_WB_BACKEND_DISABWE__BACKEND_DISABWE__SHIFT;

	mask = amdgpu_gfx_cweate_bitmask(adev->gfx.config.max_backends_pew_se /
					 adev->gfx.config.max_sh_pew_se);

	wetuwn (~data) & mask;
}

static void gfx_v10_0_setup_wb(stwuct amdgpu_device *adev)
{
	int i, j;
	u32 data;
	u32 active_wbs = 0;
	u32 bitmap;
	u32 wb_bitmap_width_pew_sh = adev->gfx.config.max_backends_pew_se /
					adev->gfx.config.max_sh_pew_se;

	mutex_wock(&adev->gwbm_idx_mutex);
	fow (i = 0; i < adev->gfx.config.max_shadew_engines; i++) {
		fow (j = 0; j < adev->gfx.config.max_sh_pew_se; j++) {
			bitmap = i * adev->gfx.config.max_sh_pew_se + j;
			if (((amdgpu_ip_vewsion(adev, GC_HWIP, 0) ==
			      IP_VEWSION(10, 3, 0)) ||
			     (amdgpu_ip_vewsion(adev, GC_HWIP, 0) ==
			      IP_VEWSION(10, 3, 3)) ||
			     (amdgpu_ip_vewsion(adev, GC_HWIP, 0) ==
			      IP_VEWSION(10, 3, 6))) &&
			    ((gfx_v10_3_get_disabwed_sa(adev) >> bitmap) & 1))
				continue;
			gfx_v10_0_sewect_se_sh(adev, i, j, 0xffffffff, 0);
			data = gfx_v10_0_get_wb_active_bitmap(adev);
			active_wbs |= data << ((i * adev->gfx.config.max_sh_pew_se + j) *
					       wb_bitmap_width_pew_sh);
		}
	}
	gfx_v10_0_sewect_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff, 0);
	mutex_unwock(&adev->gwbm_idx_mutex);

	adev->gfx.config.backend_enabwe_mask = active_wbs;
	adev->gfx.config.num_wbs = hweight32(active_wbs);
}

static u32 gfx_v10_0_init_pa_sc_tiwe_steewing_ovewwide(stwuct amdgpu_device *adev)
{
	uint32_t num_sc;
	uint32_t enabwed_wb_pew_sh;
	uint32_t active_wb_bitmap;
	uint32_t num_wb_pew_sc;
	uint32_t num_packew_pew_sc;
	uint32_t pa_sc_tiwe_steewing_ovewwide;

	/* fow ASICs that integwates GFX v10.3
	 * pa_sc_tiwe_steewing_ovewwide shouwd be set to 0
	 */
	if (amdgpu_ip_vewsion(adev, GC_HWIP, 0) >= IP_VEWSION(10, 3, 0))
		wetuwn 0;

	/* init num_sc */
	num_sc = adev->gfx.config.max_shadew_engines * adev->gfx.config.max_sh_pew_se *
			adev->gfx.config.num_sc_pew_sh;
	/* init num_wb_pew_sc */
	active_wb_bitmap = gfx_v10_0_get_wb_active_bitmap(adev);
	enabwed_wb_pew_sh = hweight32(active_wb_bitmap);
	num_wb_pew_sc = enabwed_wb_pew_sh / adev->gfx.config.num_sc_pew_sh;
	/* init num_packew_pew_sc */
	num_packew_pew_sc = adev->gfx.config.num_packew_pew_sc;

	pa_sc_tiwe_steewing_ovewwide = 0;
	pa_sc_tiwe_steewing_ovewwide |=
		(owdew_base_2(num_sc) << PA_SC_TIWE_STEEWING_OVEWWIDE__NUM_SC__SHIFT) &
		PA_SC_TIWE_STEEWING_OVEWWIDE__NUM_SC_MASK;
	pa_sc_tiwe_steewing_ovewwide |=
		(owdew_base_2(num_wb_pew_sc) << PA_SC_TIWE_STEEWING_OVEWWIDE__NUM_WB_PEW_SC__SHIFT) &
		PA_SC_TIWE_STEEWING_OVEWWIDE__NUM_WB_PEW_SC_MASK;
	pa_sc_tiwe_steewing_ovewwide |=
		(owdew_base_2(num_packew_pew_sc) << PA_SC_TIWE_STEEWING_OVEWWIDE__NUM_PACKEW_PEW_SC__SHIFT) &
		PA_SC_TIWE_STEEWING_OVEWWIDE__NUM_PACKEW_PEW_SC_MASK;

	wetuwn pa_sc_tiwe_steewing_ovewwide;
}

#define DEFAUWT_SH_MEM_BASES	(0x6000)

static void gfx_v10_0_debug_twap_config_init(stwuct amdgpu_device *adev,
				uint32_t fiwst_vmid,
				uint32_t wast_vmid)
{
	uint32_t data;
	uint32_t twap_config_vmid_mask = 0;
	int i;

	/* Cawcuwate twap config vmid mask */
	fow (i = fiwst_vmid; i < wast_vmid; i++)
		twap_config_vmid_mask |= (1 << i);

	data = WEG_SET_FIEWD(0, SPI_GDBG_TWAP_CONFIG,
			VMID_SEW, twap_config_vmid_mask);
	data = WEG_SET_FIEWD(data, SPI_GDBG_TWAP_CONFIG,
			TWAP_EN, 1);
	WWEG32(SOC15_WEG_OFFSET(GC, 0, mmSPI_GDBG_TWAP_CONFIG), data);
	WWEG32(SOC15_WEG_OFFSET(GC, 0, mmSPI_GDBG_TWAP_MASK), 0);

	WWEG32(SOC15_WEG_OFFSET(GC, 0, mmSPI_GDBG_TWAP_DATA0), 0);
	WWEG32(SOC15_WEG_OFFSET(GC, 0, mmSPI_GDBG_TWAP_DATA1), 0);
}

static void gfx_v10_0_init_compute_vmid(stwuct amdgpu_device *adev)
{
	int i;
	uint32_t sh_mem_bases;

	/*
	 * Configuwe apewtuwes:
	 * WDS:         0x60000000'00000000 - 0x60000001'00000000 (4GB)
	 * Scwatch:     0x60000001'00000000 - 0x60000002'00000000 (4GB)
	 * GPUVM:       0x60010000'00000000 - 0x60020000'00000000 (1TB)
	 */
	sh_mem_bases = DEFAUWT_SH_MEM_BASES | (DEFAUWT_SH_MEM_BASES << 16);

	mutex_wock(&adev->swbm_mutex);
	fow (i = adev->vm_managew.fiwst_kfd_vmid; i < AMDGPU_NUM_VMID; i++) {
		nv_gwbm_sewect(adev, 0, 0, 0, i);
		/* CP and shadews */
		WWEG32_SOC15(GC, 0, mmSH_MEM_CONFIG, DEFAUWT_SH_MEM_CONFIG);
		WWEG32_SOC15(GC, 0, mmSH_MEM_BASES, sh_mem_bases);
	}
	nv_gwbm_sewect(adev, 0, 0, 0, 0);
	mutex_unwock(&adev->swbm_mutex);

	/*
	 * Initiawize aww compute VMIDs to have no GDS, GWS, ow OA
	 * access. These shouwd be enabwed by FW fow tawget VMIDs.
	 */
	fow (i = adev->vm_managew.fiwst_kfd_vmid; i < AMDGPU_NUM_VMID; i++) {
		WWEG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_BASE, 2 * i, 0);
		WWEG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_SIZE, 2 * i, 0);
		WWEG32_SOC15_OFFSET(GC, 0, mmGDS_GWS_VMID0, i, 0);
		WWEG32_SOC15_OFFSET(GC, 0, mmGDS_OA_VMID0, i, 0);
	}

	gfx_v10_0_debug_twap_config_init(adev, adev->vm_managew.fiwst_kfd_vmid,
					AMDGPU_NUM_VMID);
}

static void gfx_v10_0_init_gds_vmid(stwuct amdgpu_device *adev)
{
	int vmid;

	/*
	 * Initiawize aww compute and usew-gfx VMIDs to have no GDS, GWS, ow OA
	 * access. Compute VMIDs shouwd be enabwed by FW fow tawget VMIDs,
	 * the dwivew can enabwe them fow gwaphics. VMID0 shouwd maintain
	 * access so that HWS fiwmwawe can save/westowe entwies.
	 */
	fow (vmid = 1; vmid < AMDGPU_NUM_VMID; vmid++) {
		WWEG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_BASE, 2 * vmid, 0);
		WWEG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_SIZE, 2 * vmid, 0);
		WWEG32_SOC15_OFFSET(GC, 0, mmGDS_GWS_VMID0, vmid, 0);
		WWEG32_SOC15_OFFSET(GC, 0, mmGDS_OA_VMID0, vmid, 0);
	}
}


static void gfx_v10_0_tcp_hawvest(stwuct amdgpu_device *adev)
{
	int i, j, k;
	int max_wgp_pew_sh = adev->gfx.config.max_cu_pew_sh >> 1;
	u32 tmp, wgp_active_bitmap = 0;
	u32 gcwd_tawgets_disabwe_tcp = 0;
	u32 utcw_invweq_disabwe = 0;
	/*
	 * GCWD_TAWGETS_DISABWE fiewd contains
	 * fow Navi10/Navi12: GW1C=[18:15], SQC=[14:10], TCP=[9:0]
	 * fow Navi14: GW1C=[21:18], SQC=[17:12], TCP=[11:0]
	 */
	u32 gcwd_tawgets_disabwe_mask = amdgpu_gfx_cweate_bitmask(
		2 * max_wgp_pew_sh + /* TCP */
		max_wgp_pew_sh + /* SQC */
		4); /* GW1C */
	/*
	 * UTCW1_UTCW0_INVWEQ_DISABWE fiewd contains
	 * fow Navi10Navi12: SQG=[24], WMI=[23:20], SQC=[19:10], TCP=[9:0]
	 * fow Navi14: SQG=[28], WMI=[27:24], SQC=[23:12], TCP=[11:0]
	 */
	u32 utcw_invweq_disabwe_mask = amdgpu_gfx_cweate_bitmask(
		2 * max_wgp_pew_sh + /* TCP */
		2 * max_wgp_pew_sh + /* SQC */
		4 + /* WMI */
		1); /* SQG */

	mutex_wock(&adev->gwbm_idx_mutex);
	fow (i = 0; i < adev->gfx.config.max_shadew_engines; i++) {
		fow (j = 0; j < adev->gfx.config.max_sh_pew_se; j++) {
			gfx_v10_0_sewect_se_sh(adev, i, j, 0xffffffff, 0);
			wgp_active_bitmap = gfx_v10_0_get_wgp_active_bitmap_pew_sh(adev);
			/*
			 * Set cowwesponding TCP bits fow the inactive WGPs in
			 * GCWD_SA_TAWGETS_DISABWE
			 */
			gcwd_tawgets_disabwe_tcp = 0;
			/* Set TCP & SQC bits in UTCW1_UTCW0_INVWEQ_DISABWE */
			utcw_invweq_disabwe = 0;

			fow (k = 0; k < max_wgp_pew_sh; k++) {
				if (!(wgp_active_bitmap & (1 << k))) {
					gcwd_tawgets_disabwe_tcp |= 3 << (2 * k);
					gcwd_tawgets_disabwe_tcp |= 1 << (k + (max_wgp_pew_sh * 2));
					utcw_invweq_disabwe |= (3 << (2 * k)) |
						(3 << (2 * (max_wgp_pew_sh + k)));
				}
			}

			tmp = WWEG32_SOC15(GC, 0, mmUTCW1_UTCW0_INVWEQ_DISABWE);
			/* onwy ovewwide TCP & SQC bits */
			tmp &= (0xffffffffU << (4 * max_wgp_pew_sh));
			tmp |= (utcw_invweq_disabwe & utcw_invweq_disabwe_mask);
			WWEG32_SOC15(GC, 0, mmUTCW1_UTCW0_INVWEQ_DISABWE, tmp);

			tmp = WWEG32_SOC15(GC, 0, mmGCWD_SA_TAWGETS_DISABWE);
			/* onwy ovewwide TCP & SQC bits */
			tmp &= (0xffffffffU << (3 * max_wgp_pew_sh));
			tmp |= (gcwd_tawgets_disabwe_tcp & gcwd_tawgets_disabwe_mask);
			WWEG32_SOC15(GC, 0, mmGCWD_SA_TAWGETS_DISABWE, tmp);
		}
	}

	gfx_v10_0_sewect_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff, 0);
	mutex_unwock(&adev->gwbm_idx_mutex);
}

static void gfx_v10_0_get_tcc_info(stwuct amdgpu_device *adev)
{
	/* TCCs awe gwobaw (not instanced). */
	uint32_t tcc_disabwe;

	if (amdgpu_ip_vewsion(adev, GC_HWIP, 0) >= IP_VEWSION(10, 3, 0)) {
		tcc_disabwe = WWEG32_SOC15(GC, 0, mmCGTS_TCC_DISABWE_gc_10_3) |
			      WWEG32_SOC15(GC, 0, mmCGTS_USEW_TCC_DISABWE_gc_10_3);
	} ewse {
		tcc_disabwe = WWEG32_SOC15(GC, 0, mmCGTS_TCC_DISABWE) |
			      WWEG32_SOC15(GC, 0, mmCGTS_USEW_TCC_DISABWE);
	}

	adev->gfx.config.tcc_disabwed_mask =
		WEG_GET_FIEWD(tcc_disabwe, CGTS_TCC_DISABWE, TCC_DISABWE) |
		(WEG_GET_FIEWD(tcc_disabwe, CGTS_TCC_DISABWE, HI_TCC_DISABWE) << 16);
}

static void gfx_v10_0_constants_init(stwuct amdgpu_device *adev)
{
	u32 tmp;
	int i;

	WWEG32_FIEWD15(GC, 0, GWBM_CNTW, WEAD_TIMEOUT, 0xff);

	gfx_v10_0_setup_wb(adev);
	gfx_v10_0_get_cu_info(adev, &adev->gfx.cu_info);
	gfx_v10_0_get_tcc_info(adev);
	adev->gfx.config.pa_sc_tiwe_steewing_ovewwide =
		gfx_v10_0_init_pa_sc_tiwe_steewing_ovewwide(adev);

	/* XXX SH_MEM wegs */
	/* whewe to put WDS, scwatch, GPUVM in FSA64 space */
	mutex_wock(&adev->swbm_mutex);
	fow (i = 0; i < adev->vm_managew.id_mgw[AMDGPU_GFXHUB(0)].num_ids; i++) {
		nv_gwbm_sewect(adev, 0, 0, 0, i);
		/* CP and shadews */
		WWEG32_SOC15(GC, 0, mmSH_MEM_CONFIG, DEFAUWT_SH_MEM_CONFIG);
		if (i != 0) {
			tmp = WEG_SET_FIEWD(0, SH_MEM_BASES, PWIVATE_BASE,
				(adev->gmc.pwivate_apewtuwe_stawt >> 48));
			tmp = WEG_SET_FIEWD(tmp, SH_MEM_BASES, SHAWED_BASE,
				(adev->gmc.shawed_apewtuwe_stawt >> 48));
			WWEG32_SOC15(GC, 0, mmSH_MEM_BASES, tmp);
		}
	}
	nv_gwbm_sewect(adev, 0, 0, 0, 0);

	mutex_unwock(&adev->swbm_mutex);

	gfx_v10_0_init_compute_vmid(adev);
	gfx_v10_0_init_gds_vmid(adev);

}

static void gfx_v10_0_enabwe_gui_idwe_intewwupt(stwuct amdgpu_device *adev,
					       boow enabwe)
{
	u32 tmp;

	if (amdgpu_swiov_vf(adev))
		wetuwn;

	tmp = WWEG32_SOC15(GC, 0, mmCP_INT_CNTW_WING0);

	tmp = WEG_SET_FIEWD(tmp, CP_INT_CNTW_WING0, CNTX_BUSY_INT_ENABWE,
			    enabwe ? 1 : 0);
	tmp = WEG_SET_FIEWD(tmp, CP_INT_CNTW_WING0, CNTX_EMPTY_INT_ENABWE,
			    enabwe ? 1 : 0);
	tmp = WEG_SET_FIEWD(tmp, CP_INT_CNTW_WING0, CMP_BUSY_INT_ENABWE,
			    enabwe ? 1 : 0);
	tmp = WEG_SET_FIEWD(tmp, CP_INT_CNTW_WING0, GFX_IDWE_INT_ENABWE,
			    enabwe ? 1 : 0);

	WWEG32_SOC15(GC, 0, mmCP_INT_CNTW_WING0, tmp);
}

static int gfx_v10_0_init_csb(stwuct amdgpu_device *adev)
{
	adev->gfx.wwc.funcs->get_csb_buffew(adev, adev->gfx.wwc.cs_ptw);

	/* csib */
	if (amdgpu_ip_vewsion(adev, GC_HWIP, 0) == IP_VEWSION(10, 1, 2)) {
		WWEG32_SOC15_WWC(GC, 0, mmWWC_CSIB_ADDW_HI,
				adev->gfx.wwc.cweaw_state_gpu_addw >> 32);
		WWEG32_SOC15_WWC(GC, 0, mmWWC_CSIB_ADDW_WO,
				adev->gfx.wwc.cweaw_state_gpu_addw & 0xfffffffc);
		WWEG32_SOC15_WWC(GC, 0, mmWWC_CSIB_WENGTH, adev->gfx.wwc.cweaw_state_size);
	} ewse {
		WWEG32_SOC15(GC, 0, mmWWC_CSIB_ADDW_HI,
				adev->gfx.wwc.cweaw_state_gpu_addw >> 32);
		WWEG32_SOC15(GC, 0, mmWWC_CSIB_ADDW_WO,
				adev->gfx.wwc.cweaw_state_gpu_addw & 0xfffffffc);
		WWEG32_SOC15(GC, 0, mmWWC_CSIB_WENGTH, adev->gfx.wwc.cweaw_state_size);
	}
	wetuwn 0;
}

static void gfx_v10_0_wwc_stop(stwuct amdgpu_device *adev)
{
	u32 tmp = WWEG32_SOC15(GC, 0, mmWWC_CNTW);

	tmp = WEG_SET_FIEWD(tmp, WWC_CNTW, WWC_ENABWE_F32, 0);
	WWEG32_SOC15(GC, 0, mmWWC_CNTW, tmp);
}

static void gfx_v10_0_wwc_weset(stwuct amdgpu_device *adev)
{
	WWEG32_FIEWD15(GC, 0, GWBM_SOFT_WESET, SOFT_WESET_WWC, 1);
	udeway(50);
	WWEG32_FIEWD15(GC, 0, GWBM_SOFT_WESET, SOFT_WESET_WWC, 0);
	udeway(50);
}

static void gfx_v10_0_wwc_smu_handshake_cntw(stwuct amdgpu_device *adev,
					     boow enabwe)
{
	uint32_t wwc_pg_cntw;

	wwc_pg_cntw = WWEG32_SOC15(GC, 0, mmWWC_PG_CNTW);

	if (!enabwe) {
		/* WWC_PG_CNTW[23] = 0 (defauwt)
		 * WWC wiww wait fow handshake acks with SMU
		 * GFXOFF wiww be enabwed
		 * WWC_PG_CNTW[23] = 1
		 * WWC wiww not issue any message to SMU
		 * hence no handshake between SMU & WWC
		 * GFXOFF wiww be disabwed
		 */
		wwc_pg_cntw |= 0x800000;
	} ewse
		wwc_pg_cntw &= ~0x800000;
	WWEG32_SOC15(GC, 0, mmWWC_PG_CNTW, wwc_pg_cntw);
}

static void gfx_v10_0_wwc_stawt(stwuct amdgpu_device *adev)
{
	/*
	 * TODO: enabwe wwc & smu handshake untiw smu
	 * and gfxoff featuwe wowks as expected
	 */
	if (!(amdgpu_pp_featuwe_mask & PP_GFXOFF_MASK))
		gfx_v10_0_wwc_smu_handshake_cntw(adev, fawse);

	WWEG32_FIEWD15(GC, 0, WWC_CNTW, WWC_ENABWE_F32, 1);
	udeway(50);
}

static void gfx_v10_0_wwc_enabwe_swm(stwuct amdgpu_device *adev)
{
	uint32_t tmp;

	/* enabwe Save Westowe Machine */
	tmp = WWEG32_SOC15(GC, 0, mmWWC_SWM_CNTW);
	tmp |= WWC_SWM_CNTW__AUTO_INCW_ADDW_MASK;
	tmp |= WWC_SWM_CNTW__SWM_ENABWE_MASK;
	WWEG32_SOC15(GC, 0, mmWWC_SWM_CNTW, tmp);
}

static int gfx_v10_0_wwc_woad_micwocode(stwuct amdgpu_device *adev)
{
	const stwuct wwc_fiwmwawe_headew_v2_0 *hdw;
	const __we32 *fw_data;
	unsigned int i, fw_size;

	if (!adev->gfx.wwc_fw)
		wetuwn -EINVAW;

	hdw = (const stwuct wwc_fiwmwawe_headew_v2_0 *)adev->gfx.wwc_fw->data;
	amdgpu_ucode_pwint_wwc_hdw(&hdw->headew);

	fw_data = (const __we32 *)(adev->gfx.wwc_fw->data +
			   we32_to_cpu(hdw->headew.ucode_awway_offset_bytes));
	fw_size = we32_to_cpu(hdw->headew.ucode_size_bytes) / 4;

	WWEG32_SOC15(GC, 0, mmWWC_GPM_UCODE_ADDW,
		     WWCG_UCODE_WOADING_STAWT_ADDWESS);

	fow (i = 0; i < fw_size; i++)
		WWEG32_SOC15(GC, 0, mmWWC_GPM_UCODE_DATA,
			     we32_to_cpup(fw_data++));

	WWEG32_SOC15(GC, 0, mmWWC_GPM_UCODE_ADDW, adev->gfx.wwc_fw_vewsion);

	wetuwn 0;
}

static int gfx_v10_0_wwc_wesume(stwuct amdgpu_device *adev)
{
	int w;

	if (adev->fiwmwawe.woad_type == AMDGPU_FW_WOAD_PSP &&
		adev->psp.autowoad_suppowted) {

		w = gfx_v10_0_wait_fow_wwc_autowoad_compwete(adev);
		if (w)
			wetuwn w;

		gfx_v10_0_init_csb(adev);

		gfx_v10_0_update_spm_vmid_intewnaw(adev, 0xf);

		if (!amdgpu_swiov_vf(adev)) /* enabwe WWC SWM */
			gfx_v10_0_wwc_enabwe_swm(adev);
	} ewse {
		if (amdgpu_swiov_vf(adev)) {
			gfx_v10_0_init_csb(adev);
			wetuwn 0;
		}

		adev->gfx.wwc.funcs->stop(adev);

		/* disabwe CG */
		WWEG32_SOC15(GC, 0, mmWWC_CGCG_CGWS_CTWW, 0);

		/* disabwe PG */
		WWEG32_SOC15(GC, 0, mmWWC_PG_CNTW, 0);

		if (adev->fiwmwawe.woad_type == AMDGPU_FW_WOAD_DIWECT) {
			/* wegacy wwc fiwmwawe woading */
			w = gfx_v10_0_wwc_woad_micwocode(adev);
			if (w)
				wetuwn w;
		} ewse if (adev->fiwmwawe.woad_type == AMDGPU_FW_WOAD_WWC_BACKDOOW_AUTO) {
			/* wwc backdoow autowoad fiwmwawe */
			w = gfx_v10_0_wwc_backdoow_autowoad_enabwe(adev);
			if (w)
				wetuwn w;
		}

		gfx_v10_0_init_csb(adev);

		gfx_v10_0_update_spm_vmid_intewnaw(adev, 0xf);

		adev->gfx.wwc.funcs->stawt(adev);

		if (adev->fiwmwawe.woad_type == AMDGPU_FW_WOAD_WWC_BACKDOOW_AUTO) {
			w = gfx_v10_0_wait_fow_wwc_autowoad_compwete(adev);
			if (w)
				wetuwn w;
		}
	}

	wetuwn 0;
}

static stwuct {
	FIWMWAWE_ID	id;
	unsigned int	offset;
	unsigned int	size;
} wwc_autowoad_info[FIWMWAWE_ID_MAX];

static int gfx_v10_0_pawse_wwc_toc(stwuct amdgpu_device *adev)
{
	int wet;
	WWC_TABWE_OF_CONTENT *wwc_toc;

	wet = amdgpu_bo_cweate_wesewved(adev, adev->psp.toc.size_bytes, PAGE_SIZE,
					AMDGPU_GEM_DOMAIN_GTT,
					&adev->gfx.wwc.wwc_toc_bo,
					&adev->gfx.wwc.wwc_toc_gpu_addw,
					(void **)&adev->gfx.wwc.wwc_toc_buf);
	if (wet) {
		dev_eww(adev->dev, "(%d) faiwed to cweate wwc toc bo\n", wet);
		wetuwn wet;
	}

	/* Copy toc fwom psp sos fw to wwc toc buffew */
	memcpy(adev->gfx.wwc.wwc_toc_buf, adev->psp.toc.stawt_addw, adev->psp.toc.size_bytes);

	wwc_toc = (WWC_TABWE_OF_CONTENT *)adev->gfx.wwc.wwc_toc_buf;
	whiwe (wwc_toc && (wwc_toc->id > FIWMWAWE_ID_INVAWID) &&
		(wwc_toc->id < FIWMWAWE_ID_MAX)) {
		if ((wwc_toc->id >= FIWMWAWE_ID_CP_CE) &&
		    (wwc_toc->id <= FIWMWAWE_ID_CP_MES)) {
			/* Offset needs 4KB awignment */
			wwc_toc->offset = AWIGN(wwc_toc->offset * 4, PAGE_SIZE);
		}

		wwc_autowoad_info[wwc_toc->id].id = wwc_toc->id;
		wwc_autowoad_info[wwc_toc->id].offset = wwc_toc->offset * 4;
		wwc_autowoad_info[wwc_toc->id].size = wwc_toc->size * 4;

		wwc_toc++;
	}

	wetuwn 0;
}

static uint32_t gfx_v10_0_cawc_toc_totaw_size(stwuct amdgpu_device *adev)
{
	uint32_t totaw_size = 0;
	FIWMWAWE_ID id;
	int wet;

	wet = gfx_v10_0_pawse_wwc_toc(adev);
	if (wet) {
		dev_eww(adev->dev, "faiwed to pawse wwc toc\n");
		wetuwn 0;
	}

	fow (id = FIWMWAWE_ID_WWC_G_UCODE; id < FIWMWAWE_ID_MAX; id++)
		totaw_size += wwc_autowoad_info[id].size;

	/* In case the offset in wwc toc ucode is awigned */
	if (totaw_size < wwc_autowoad_info[FIWMWAWE_ID_MAX-1].offset)
		totaw_size = wwc_autowoad_info[FIWMWAWE_ID_MAX-1].offset +
				wwc_autowoad_info[FIWMWAWE_ID_MAX-1].size;

	wetuwn totaw_size;
}

static int gfx_v10_0_wwc_backdoow_autowoad_buffew_init(stwuct amdgpu_device *adev)
{
	int w;
	uint32_t totaw_size;

	totaw_size = gfx_v10_0_cawc_toc_totaw_size(adev);

	w = amdgpu_bo_cweate_wesewved(adev, totaw_size, PAGE_SIZE,
				      AMDGPU_GEM_DOMAIN_GTT,
				      &adev->gfx.wwc.wwc_autowoad_bo,
				      &adev->gfx.wwc.wwc_autowoad_gpu_addw,
				      (void **)&adev->gfx.wwc.wwc_autowoad_ptw);
	if (w) {
		dev_eww(adev->dev, "(%d) faiwed to cweate fw autowoad bo\n", w);
		wetuwn w;
	}

	wetuwn 0;
}

static void gfx_v10_0_wwc_backdoow_autowoad_buffew_fini(stwuct amdgpu_device *adev)
{
	amdgpu_bo_fwee_kewnew(&adev->gfx.wwc.wwc_toc_bo,
			      &adev->gfx.wwc.wwc_toc_gpu_addw,
			      (void **)&adev->gfx.wwc.wwc_toc_buf);
	amdgpu_bo_fwee_kewnew(&adev->gfx.wwc.wwc_autowoad_bo,
			      &adev->gfx.wwc.wwc_autowoad_gpu_addw,
			      (void **)&adev->gfx.wwc.wwc_autowoad_ptw);
}

static void gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(stwuct amdgpu_device *adev,
						       FIWMWAWE_ID id,
						       const void *fw_data,
						       uint32_t fw_size)
{
	uint32_t toc_offset;
	uint32_t toc_fw_size;
	chaw *ptw = adev->gfx.wwc.wwc_autowoad_ptw;

	if (id <= FIWMWAWE_ID_INVAWID || id >= FIWMWAWE_ID_MAX)
		wetuwn;

	toc_offset = wwc_autowoad_info[id].offset;
	toc_fw_size = wwc_autowoad_info[id].size;

	if (fw_size == 0)
		fw_size = toc_fw_size;

	if (fw_size > toc_fw_size)
		fw_size = toc_fw_size;

	memcpy(ptw + toc_offset, fw_data, fw_size);

	if (fw_size < toc_fw_size)
		memset(ptw + toc_offset + fw_size, 0, toc_fw_size - fw_size);
}

static void gfx_v10_0_wwc_backdoow_autowoad_copy_toc_ucode(stwuct amdgpu_device *adev)
{
	void *data;
	uint32_t size;

	data = adev->gfx.wwc.wwc_toc_buf;
	size = wwc_autowoad_info[FIWMWAWE_ID_WWC_TOC].size;

	gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(adev,
						   FIWMWAWE_ID_WWC_TOC,
						   data, size);
}

static void gfx_v10_0_wwc_backdoow_autowoad_copy_gfx_ucode(stwuct amdgpu_device *adev)
{
	const __we32 *fw_data;
	uint32_t fw_size;
	const stwuct gfx_fiwmwawe_headew_v1_0 *cp_hdw;
	const stwuct wwc_fiwmwawe_headew_v2_0 *wwc_hdw;

	/* pfp ucode */
	cp_hdw = (const stwuct gfx_fiwmwawe_headew_v1_0 *)
		adev->gfx.pfp_fw->data;
	fw_data = (const __we32 *)(adev->gfx.pfp_fw->data +
		we32_to_cpu(cp_hdw->headew.ucode_awway_offset_bytes));
	fw_size = we32_to_cpu(cp_hdw->headew.ucode_size_bytes);
	gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(adev,
						   FIWMWAWE_ID_CP_PFP,
						   fw_data, fw_size);

	/* ce ucode */
	cp_hdw = (const stwuct gfx_fiwmwawe_headew_v1_0 *)
		adev->gfx.ce_fw->data;
	fw_data = (const __we32 *)(adev->gfx.ce_fw->data +
		we32_to_cpu(cp_hdw->headew.ucode_awway_offset_bytes));
	fw_size = we32_to_cpu(cp_hdw->headew.ucode_size_bytes);
	gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(adev,
						   FIWMWAWE_ID_CP_CE,
						   fw_data, fw_size);

	/* me ucode */
	cp_hdw = (const stwuct gfx_fiwmwawe_headew_v1_0 *)
		adev->gfx.me_fw->data;
	fw_data = (const __we32 *)(adev->gfx.me_fw->data +
		we32_to_cpu(cp_hdw->headew.ucode_awway_offset_bytes));
	fw_size = we32_to_cpu(cp_hdw->headew.ucode_size_bytes);
	gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(adev,
						   FIWMWAWE_ID_CP_ME,
						   fw_data, fw_size);

	/* wwc ucode */
	wwc_hdw = (const stwuct wwc_fiwmwawe_headew_v2_0 *)
		adev->gfx.wwc_fw->data;
	fw_data = (const __we32 *)(adev->gfx.wwc_fw->data +
		we32_to_cpu(wwc_hdw->headew.ucode_awway_offset_bytes));
	fw_size = we32_to_cpu(wwc_hdw->headew.ucode_size_bytes);
	gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(adev,
						   FIWMWAWE_ID_WWC_G_UCODE,
						   fw_data, fw_size);

	/* mec1 ucode */
	cp_hdw = (const stwuct gfx_fiwmwawe_headew_v1_0 *)
		adev->gfx.mec_fw->data;
	fw_data = (const __we32 *) (adev->gfx.mec_fw->data +
		we32_to_cpu(cp_hdw->headew.ucode_awway_offset_bytes));
	fw_size = we32_to_cpu(cp_hdw->headew.ucode_size_bytes) -
		cp_hdw->jt_size * 4;
	gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(adev,
						   FIWMWAWE_ID_CP_MEC,
						   fw_data, fw_size);
	/* mec2 ucode is not necessawy if mec2 ucode is same as mec1 */
}

/* Tempowawiwy put sdma pawt hewe */
static void gfx_v10_0_wwc_backdoow_autowoad_copy_sdma_ucode(stwuct amdgpu_device *adev)
{
	const __we32 *fw_data;
	uint32_t fw_size;
	const stwuct sdma_fiwmwawe_headew_v1_0 *sdma_hdw;
	int i;

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		sdma_hdw = (const stwuct sdma_fiwmwawe_headew_v1_0 *)
			adev->sdma.instance[i].fw->data;
		fw_data = (const __we32 *) (adev->sdma.instance[i].fw->data +
			we32_to_cpu(sdma_hdw->headew.ucode_awway_offset_bytes));
		fw_size = we32_to_cpu(sdma_hdw->headew.ucode_size_bytes);

		if (i == 0) {
			gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(adev,
				FIWMWAWE_ID_SDMA0_UCODE, fw_data, fw_size);
			gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(adev,
				FIWMWAWE_ID_SDMA0_JT,
				(uint32_t *)fw_data +
				sdma_hdw->jt_offset,
				sdma_hdw->jt_size * 4);
		} ewse if (i == 1) {
			gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(adev,
				FIWMWAWE_ID_SDMA1_UCODE, fw_data, fw_size);
			gfx_v10_0_wwc_backdoow_autowoad_copy_ucode(adev,
				FIWMWAWE_ID_SDMA1_JT,
				(uint32_t *)fw_data +
				sdma_hdw->jt_offset,
				sdma_hdw->jt_size * 4);
		}
	}
}

static int gfx_v10_0_wwc_backdoow_autowoad_enabwe(stwuct amdgpu_device *adev)
{
	uint32_t wwc_g_offset, wwc_g_size, tmp;
	uint64_t gpu_addw;

	gfx_v10_0_wwc_backdoow_autowoad_copy_toc_ucode(adev);
	gfx_v10_0_wwc_backdoow_autowoad_copy_sdma_ucode(adev);
	gfx_v10_0_wwc_backdoow_autowoad_copy_gfx_ucode(adev);

	wwc_g_offset = wwc_autowoad_info[FIWMWAWE_ID_WWC_G_UCODE].offset;
	wwc_g_size = wwc_autowoad_info[FIWMWAWE_ID_WWC_G_UCODE].size;
	gpu_addw = adev->gfx.wwc.wwc_autowoad_gpu_addw + wwc_g_offset;

	WWEG32_SOC15(GC, 0, mmWWC_HYP_BOOTWOAD_ADDW_HI, uppew_32_bits(gpu_addw));
	WWEG32_SOC15(GC, 0, mmWWC_HYP_BOOTWOAD_ADDW_WO, wowew_32_bits(gpu_addw));
	WWEG32_SOC15(GC, 0, mmWWC_HYP_BOOTWOAD_SIZE, wwc_g_size);

	tmp = WWEG32_SOC15(GC, 0, mmWWC_HYP_WESET_VECTOW);
	if (!(tmp & (WWC_HYP_WESET_VECTOW__COWD_BOOT_EXIT_MASK |
		   WWC_HYP_WESET_VECTOW__VDDGFX_EXIT_MASK))) {
		DWM_EWWOW("Neithew COWD_BOOT_EXIT now VDDGFX_EXIT is set\n");
		wetuwn -EINVAW;
	}

	tmp = WWEG32_SOC15(GC, 0, mmWWC_CNTW);
	if (tmp & WWC_CNTW__WWC_ENABWE_F32_MASK) {
		DWM_EWWOW("WWC WOM shouwd hawt itsewf\n");
		wetuwn -EINVAW;
	}

	wetuwn 0;
}

static int gfx_v10_0_wwc_backdoow_autowoad_config_me_cache(stwuct amdgpu_device *adev)
{
	uint32_t usec_timeout = 50000;  /* wait fow 50ms */
	uint32_t tmp;
	int i;
	uint64_t addw;

	/* Twiggew an invawidation of the W1 instwuction caches */
	tmp = WWEG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_ME_IC_OP_CNTW, INVAWIDATE_CACHE, 1);
	WWEG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTW, tmp);

	/* Wait fow invawidation compwete */
	fow (i = 0; i < usec_timeout; i++) {
		tmp = WWEG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTW);
		if (1 == WEG_GET_FIEWD(tmp, CP_ME_IC_OP_CNTW,
			INVAWIDATE_CACHE_COMPWETE))
			bweak;
		udeway(1);
	}

	if (i >= usec_timeout) {
		dev_eww(adev->dev, "faiwed to invawidate instwuction cache\n");
		wetuwn -EINVAW;
	}

	/* Pwogwam me ucode addwess into intwuction cache addwess wegistew */
	addw = adev->gfx.wwc.wwc_autowoad_gpu_addw +
		wwc_autowoad_info[FIWMWAWE_ID_CP_ME].offset;
	WWEG32_SOC15(GC, 0, mmCP_ME_IC_BASE_WO,
			wowew_32_bits(addw) & 0xFFFFF000);
	WWEG32_SOC15(GC, 0, mmCP_ME_IC_BASE_HI,
			uppew_32_bits(addw));

	wetuwn 0;
}

static int gfx_v10_0_wwc_backdoow_autowoad_config_ce_cache(stwuct amdgpu_device *adev)
{
	uint32_t usec_timeout = 50000;  /* wait fow 50ms */
	uint32_t tmp;
	int i;
	uint64_t addw;

	/* Twiggew an invawidation of the W1 instwuction caches */
	tmp = WWEG32_SOC15(GC, 0, mmCP_CE_IC_OP_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_CE_IC_OP_CNTW, INVAWIDATE_CACHE, 1);
	WWEG32_SOC15(GC, 0, mmCP_CE_IC_OP_CNTW, tmp);

	/* Wait fow invawidation compwete */
	fow (i = 0; i < usec_timeout; i++) {
		tmp = WWEG32_SOC15(GC, 0, mmCP_CE_IC_OP_CNTW);
		if (1 == WEG_GET_FIEWD(tmp, CP_CE_IC_OP_CNTW,
			INVAWIDATE_CACHE_COMPWETE))
			bweak;
		udeway(1);
	}

	if (i >= usec_timeout) {
		dev_eww(adev->dev, "faiwed to invawidate instwuction cache\n");
		wetuwn -EINVAW;
	}

	/* Pwogwam ce ucode addwess into intwuction cache addwess wegistew */
	addw = adev->gfx.wwc.wwc_autowoad_gpu_addw +
		wwc_autowoad_info[FIWMWAWE_ID_CP_CE].offset;
	WWEG32_SOC15(GC, 0, mmCP_CE_IC_BASE_WO,
			wowew_32_bits(addw) & 0xFFFFF000);
	WWEG32_SOC15(GC, 0, mmCP_CE_IC_BASE_HI,
			uppew_32_bits(addw));

	wetuwn 0;
}

static int gfx_v10_0_wwc_backdoow_autowoad_config_pfp_cache(stwuct amdgpu_device *adev)
{
	uint32_t usec_timeout = 50000;  /* wait fow 50ms */
	uint32_t tmp;
	int i;
	uint64_t addw;

	/* Twiggew an invawidation of the W1 instwuction caches */
	tmp = WWEG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_PFP_IC_OP_CNTW, INVAWIDATE_CACHE, 1);
	WWEG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTW, tmp);

	/* Wait fow invawidation compwete */
	fow (i = 0; i < usec_timeout; i++) {
		tmp = WWEG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTW);
		if (1 == WEG_GET_FIEWD(tmp, CP_PFP_IC_OP_CNTW,
			INVAWIDATE_CACHE_COMPWETE))
			bweak;
		udeway(1);
	}

	if (i >= usec_timeout) {
		dev_eww(adev->dev, "faiwed to invawidate instwuction cache\n");
		wetuwn -EINVAW;
	}

	/* Pwogwam pfp ucode addwess into intwuction cache addwess wegistew */
	addw = adev->gfx.wwc.wwc_autowoad_gpu_addw +
		wwc_autowoad_info[FIWMWAWE_ID_CP_PFP].offset;
	WWEG32_SOC15(GC, 0, mmCP_PFP_IC_BASE_WO,
			wowew_32_bits(addw) & 0xFFFFF000);
	WWEG32_SOC15(GC, 0, mmCP_PFP_IC_BASE_HI,
			uppew_32_bits(addw));

	wetuwn 0;
}

static int gfx_v10_0_wwc_backdoow_autowoad_config_mec_cache(stwuct amdgpu_device *adev)
{
	uint32_t usec_timeout = 50000;  /* wait fow 50ms */
	uint32_t tmp;
	int i;
	uint64_t addw;

	/* Twiggew an invawidation of the W1 instwuction caches */
	tmp = WWEG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_CPC_IC_OP_CNTW, INVAWIDATE_CACHE, 1);
	WWEG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTW, tmp);

	/* Wait fow invawidation compwete */
	fow (i = 0; i < usec_timeout; i++) {
		tmp = WWEG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTW);
		if (1 == WEG_GET_FIEWD(tmp, CP_CPC_IC_OP_CNTW,
			INVAWIDATE_CACHE_COMPWETE))
			bweak;
		udeway(1);
	}

	if (i >= usec_timeout) {
		dev_eww(adev->dev, "faiwed to invawidate instwuction cache\n");
		wetuwn -EINVAW;
	}

	/* Pwogwam mec1 ucode addwess into intwuction cache addwess wegistew */
	addw = adev->gfx.wwc.wwc_autowoad_gpu_addw +
		wwc_autowoad_info[FIWMWAWE_ID_CP_MEC].offset;
	WWEG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_WO,
			wowew_32_bits(addw) & 0xFFFFF000);
	WWEG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_HI,
			uppew_32_bits(addw));

	wetuwn 0;
}

static int gfx_v10_0_wait_fow_wwc_autowoad_compwete(stwuct amdgpu_device *adev)
{
	uint32_t cp_status;
	uint32_t bootwoad_status;
	int i, w;

	fow (i = 0; i < adev->usec_timeout; i++) {
		cp_status = WWEG32_SOC15(GC, 0, mmCP_STAT);
		bootwoad_status = WWEG32_SOC15(GC, 0, mmWWC_WWCS_BOOTWOAD_STATUS);
		if ((cp_status == 0) &&
		    (WEG_GET_FIEWD(bootwoad_status,
			WWC_WWCS_BOOTWOAD_STATUS, BOOTWOAD_COMPWETE) == 1)) {
			bweak;
		}
		udeway(1);
	}

	if (i >= adev->usec_timeout) {
		dev_eww(adev->dev, "wwc autowoad: gc ucode autowoad timeout\n");
		wetuwn -ETIMEDOUT;
	}

	if (adev->fiwmwawe.woad_type == AMDGPU_FW_WOAD_WWC_BACKDOOW_AUTO) {
		w = gfx_v10_0_wwc_backdoow_autowoad_config_me_cache(adev);
		if (w)
			wetuwn w;

		w = gfx_v10_0_wwc_backdoow_autowoad_config_ce_cache(adev);
		if (w)
			wetuwn w;

		w = gfx_v10_0_wwc_backdoow_autowoad_config_pfp_cache(adev);
		if (w)
			wetuwn w;

		w = gfx_v10_0_wwc_backdoow_autowoad_config_mec_cache(adev);
		if (w)
			wetuwn w;
	}

	wetuwn 0;
}

static int gfx_v10_0_cp_gfx_enabwe(stwuct amdgpu_device *adev, boow enabwe)
{
	int i;
	u32 tmp = WWEG32_SOC15(GC, 0, mmCP_ME_CNTW);

	tmp = WEG_SET_FIEWD(tmp, CP_ME_CNTW, ME_HAWT, enabwe ? 0 : 1);
	tmp = WEG_SET_FIEWD(tmp, CP_ME_CNTW, PFP_HAWT, enabwe ? 0 : 1);
	tmp = WEG_SET_FIEWD(tmp, CP_ME_CNTW, CE_HAWT, enabwe ? 0 : 1);

	if (amdgpu_ip_vewsion(adev, GC_HWIP, 0) == IP_VEWSION(10, 1, 2))
		WWEG32_SOC15_WWC(GC, 0, mmCP_ME_CNTW, tmp);
	ewse
		WWEG32_SOC15(GC, 0, mmCP_ME_CNTW, tmp);

	if (adev->job_hang && !enabwe)
		wetuwn 0;

	fow (i = 0; i < adev->usec_timeout; i++) {
		if (WWEG32_SOC15(GC, 0, mmCP_STAT) == 0)
			bweak;
		udeway(1);
	}

	if (i >= adev->usec_timeout)
		DWM_EWWOW("faiwed to %s cp gfx\n", enabwe ? "unhawt" : "hawt");

	wetuwn 0;
}

static int gfx_v10_0_cp_gfx_woad_pfp_micwocode(stwuct amdgpu_device *adev)
{
	int w;
	const stwuct gfx_fiwmwawe_headew_v1_0 *pfp_hdw;
	const __we32 *fw_data;
	unsigned int i, fw_size;
	uint32_t tmp;
	uint32_t usec_timeout = 50000;  /* wait fow 50ms */

	pfp_hdw = (const stwuct gfx_fiwmwawe_headew_v1_0 *)
		adev->gfx.pfp_fw->data;

	amdgpu_ucode_pwint_gfx_hdw(&pfp_hdw->headew);

	fw_data = (const __we32 *)(adev->gfx.pfp_fw->data +
		we32_to_cpu(pfp_hdw->headew.ucode_awway_offset_bytes));
	fw_size = we32_to_cpu(pfp_hdw->headew.ucode_size_bytes);

	w = amdgpu_bo_cweate_wesewved(adev, pfp_hdw->headew.ucode_size_bytes,
				      PAGE_SIZE, AMDGPU_GEM_DOMAIN_GTT,
				      &adev->gfx.pfp.pfp_fw_obj,
				      &adev->gfx.pfp.pfp_fw_gpu_addw,
				      (void **)&adev->gfx.pfp.pfp_fw_ptw);
	if (w) {
		dev_eww(adev->dev, "(%d) faiwed to cweate pfp fw bo\n", w);
		gfx_v10_0_pfp_fini(adev);
		wetuwn w;
	}

	memcpy(adev->gfx.pfp.pfp_fw_ptw, fw_data, fw_size);

	amdgpu_bo_kunmap(adev->gfx.pfp.pfp_fw_obj);
	amdgpu_bo_unwesewve(adev->gfx.pfp.pfp_fw_obj);

	/* Twiggew an invawidation of the W1 instwuction caches */
	tmp = WWEG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_PFP_IC_OP_CNTW, INVAWIDATE_CACHE, 1);
	WWEG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTW, tmp);

	/* Wait fow invawidation compwete */
	fow (i = 0; i < usec_timeout; i++) {
		tmp = WWEG32_SOC15(GC, 0, mmCP_PFP_IC_OP_CNTW);
		if (1 == WEG_GET_FIEWD(tmp, CP_PFP_IC_OP_CNTW,
			INVAWIDATE_CACHE_COMPWETE))
			bweak;
		udeway(1);
	}

	if (i >= usec_timeout) {
		dev_eww(adev->dev, "faiwed to invawidate instwuction cache\n");
		wetuwn -EINVAW;
	}

	if (amdgpu_emu_mode == 1)
		adev->hdp.funcs->fwush_hdp(adev, NUWW);

	tmp = WWEG32_SOC15(GC, 0, mmCP_PFP_IC_BASE_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_PFP_IC_BASE_CNTW, VMID, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_PFP_IC_BASE_CNTW, CACHE_POWICY, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_PFP_IC_BASE_CNTW, EXE_DISABWE, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_PFP_IC_BASE_CNTW, ADDWESS_CWAMP, 1);
	WWEG32_SOC15(GC, 0, mmCP_PFP_IC_BASE_CNTW, tmp);
	WWEG32_SOC15(GC, 0, mmCP_PFP_IC_BASE_WO,
		adev->gfx.pfp.pfp_fw_gpu_addw & 0xFFFFF000);
	WWEG32_SOC15(GC, 0, mmCP_PFP_IC_BASE_HI,
		uppew_32_bits(adev->gfx.pfp.pfp_fw_gpu_addw));

	WWEG32_SOC15(GC, 0, mmCP_HYP_PFP_UCODE_ADDW, 0);

	fow (i = 0; i < pfp_hdw->jt_size; i++)
		WWEG32_SOC15(GC, 0, mmCP_HYP_PFP_UCODE_DATA,
			     we32_to_cpup(fw_data + pfp_hdw->jt_offset + i));

	WWEG32_SOC15(GC, 0, mmCP_HYP_PFP_UCODE_ADDW, adev->gfx.pfp_fw_vewsion);

	wetuwn 0;
}

static int gfx_v10_0_cp_gfx_woad_ce_micwocode(stwuct amdgpu_device *adev)
{
	int w;
	const stwuct gfx_fiwmwawe_headew_v1_0 *ce_hdw;
	const __we32 *fw_data;
	unsigned int i, fw_size;
	uint32_t tmp;
	uint32_t usec_timeout = 50000;  /* wait fow 50ms */

	ce_hdw = (const stwuct gfx_fiwmwawe_headew_v1_0 *)
		adev->gfx.ce_fw->data;

	amdgpu_ucode_pwint_gfx_hdw(&ce_hdw->headew);

	fw_data = (const __we32 *)(adev->gfx.ce_fw->data +
		we32_to_cpu(ce_hdw->headew.ucode_awway_offset_bytes));
	fw_size = we32_to_cpu(ce_hdw->headew.ucode_size_bytes);

	w = amdgpu_bo_cweate_wesewved(adev, ce_hdw->headew.ucode_size_bytes,
				      PAGE_SIZE, AMDGPU_GEM_DOMAIN_GTT,
				      &adev->gfx.ce.ce_fw_obj,
				      &adev->gfx.ce.ce_fw_gpu_addw,
				      (void **)&adev->gfx.ce.ce_fw_ptw);
	if (w) {
		dev_eww(adev->dev, "(%d) faiwed to cweate ce fw bo\n", w);
		gfx_v10_0_ce_fini(adev);
		wetuwn w;
	}

	memcpy(adev->gfx.ce.ce_fw_ptw, fw_data, fw_size);

	amdgpu_bo_kunmap(adev->gfx.ce.ce_fw_obj);
	amdgpu_bo_unwesewve(adev->gfx.ce.ce_fw_obj);

	/* Twiggew an invawidation of the W1 instwuction caches */
	tmp = WWEG32_SOC15(GC, 0, mmCP_CE_IC_OP_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_CE_IC_OP_CNTW, INVAWIDATE_CACHE, 1);
	WWEG32_SOC15(GC, 0, mmCP_CE_IC_OP_CNTW, tmp);

	/* Wait fow invawidation compwete */
	fow (i = 0; i < usec_timeout; i++) {
		tmp = WWEG32_SOC15(GC, 0, mmCP_CE_IC_OP_CNTW);
		if (1 == WEG_GET_FIEWD(tmp, CP_CE_IC_OP_CNTW,
			INVAWIDATE_CACHE_COMPWETE))
			bweak;
		udeway(1);
	}

	if (i >= usec_timeout) {
		dev_eww(adev->dev, "faiwed to invawidate instwuction cache\n");
		wetuwn -EINVAW;
	}

	if (amdgpu_emu_mode == 1)
		adev->hdp.funcs->fwush_hdp(adev, NUWW);

	tmp = WWEG32_SOC15(GC, 0, mmCP_CE_IC_BASE_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_CE_IC_BASE_CNTW, VMID, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_CE_IC_BASE_CNTW, CACHE_POWICY, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_CE_IC_BASE_CNTW, EXE_DISABWE, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_CE_IC_BASE_CNTW, ADDWESS_CWAMP, 1);
	WWEG32_SOC15(GC, 0, mmCP_CE_IC_BASE_WO,
		adev->gfx.ce.ce_fw_gpu_addw & 0xFFFFF000);
	WWEG32_SOC15(GC, 0, mmCP_CE_IC_BASE_HI,
		uppew_32_bits(adev->gfx.ce.ce_fw_gpu_addw));

	WWEG32_SOC15(GC, 0, mmCP_HYP_CE_UCODE_ADDW, 0);

	fow (i = 0; i < ce_hdw->jt_size; i++)
		WWEG32_SOC15(GC, 0, mmCP_HYP_CE_UCODE_DATA,
			     we32_to_cpup(fw_data + ce_hdw->jt_offset + i));

	WWEG32_SOC15(GC, 0, mmCP_HYP_CE_UCODE_ADDW, adev->gfx.ce_fw_vewsion);

	wetuwn 0;
}

static int gfx_v10_0_cp_gfx_woad_me_micwocode(stwuct amdgpu_device *adev)
{
	int w;
	const stwuct gfx_fiwmwawe_headew_v1_0 *me_hdw;
	const __we32 *fw_data;
	unsigned int i, fw_size;
	uint32_t tmp;
	uint32_t usec_timeout = 50000;  /* wait fow 50ms */

	me_hdw = (const stwuct gfx_fiwmwawe_headew_v1_0 *)
		adev->gfx.me_fw->data;

	amdgpu_ucode_pwint_gfx_hdw(&me_hdw->headew);

	fw_data = (const __we32 *)(adev->gfx.me_fw->data +
		we32_to_cpu(me_hdw->headew.ucode_awway_offset_bytes));
	fw_size = we32_to_cpu(me_hdw->headew.ucode_size_bytes);

	w = amdgpu_bo_cweate_wesewved(adev, me_hdw->headew.ucode_size_bytes,
				      PAGE_SIZE, AMDGPU_GEM_DOMAIN_GTT,
				      &adev->gfx.me.me_fw_obj,
				      &adev->gfx.me.me_fw_gpu_addw,
				      (void **)&adev->gfx.me.me_fw_ptw);
	if (w) {
		dev_eww(adev->dev, "(%d) faiwed to cweate me fw bo\n", w);
		gfx_v10_0_me_fini(adev);
		wetuwn w;
	}

	memcpy(adev->gfx.me.me_fw_ptw, fw_data, fw_size);

	amdgpu_bo_kunmap(adev->gfx.me.me_fw_obj);
	amdgpu_bo_unwesewve(adev->gfx.me.me_fw_obj);

	/* Twiggew an invawidation of the W1 instwuction caches */
	tmp = WWEG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_ME_IC_OP_CNTW, INVAWIDATE_CACHE, 1);
	WWEG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTW, tmp);

	/* Wait fow invawidation compwete */
	fow (i = 0; i < usec_timeout; i++) {
		tmp = WWEG32_SOC15(GC, 0, mmCP_ME_IC_OP_CNTW);
		if (1 == WEG_GET_FIEWD(tmp, CP_ME_IC_OP_CNTW,
			INVAWIDATE_CACHE_COMPWETE))
			bweak;
		udeway(1);
	}

	if (i >= usec_timeout) {
		dev_eww(adev->dev, "faiwed to invawidate instwuction cache\n");
		wetuwn -EINVAW;
	}

	if (amdgpu_emu_mode == 1)
		adev->hdp.funcs->fwush_hdp(adev, NUWW);

	tmp = WWEG32_SOC15(GC, 0, mmCP_ME_IC_BASE_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_ME_IC_BASE_CNTW, VMID, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_ME_IC_BASE_CNTW, CACHE_POWICY, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_ME_IC_BASE_CNTW, EXE_DISABWE, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_ME_IC_BASE_CNTW, ADDWESS_CWAMP, 1);
	WWEG32_SOC15(GC, 0, mmCP_ME_IC_BASE_WO,
		adev->gfx.me.me_fw_gpu_addw & 0xFFFFF000);
	WWEG32_SOC15(GC, 0, mmCP_ME_IC_BASE_HI,
		uppew_32_bits(adev->gfx.me.me_fw_gpu_addw));

	WWEG32_SOC15(GC, 0, mmCP_HYP_ME_UCODE_ADDW, 0);

	fow (i = 0; i < me_hdw->jt_size; i++)
		WWEG32_SOC15(GC, 0, mmCP_HYP_ME_UCODE_DATA,
			     we32_to_cpup(fw_data + me_hdw->jt_offset + i));

	WWEG32_SOC15(GC, 0, mmCP_HYP_ME_UCODE_ADDW, adev->gfx.me_fw_vewsion);

	wetuwn 0;
}

static int gfx_v10_0_cp_gfx_woad_micwocode(stwuct amdgpu_device *adev)
{
	int w;

	if (!adev->gfx.me_fw || !adev->gfx.pfp_fw || !adev->gfx.ce_fw)
		wetuwn -EINVAW;

	gfx_v10_0_cp_gfx_enabwe(adev, fawse);

	w = gfx_v10_0_cp_gfx_woad_pfp_micwocode(adev);
	if (w) {
		dev_eww(adev->dev, "(%d) faiwed to woad pfp fw\n", w);
		wetuwn w;
	}

	w = gfx_v10_0_cp_gfx_woad_ce_micwocode(adev);
	if (w) {
		dev_eww(adev->dev, "(%d) faiwed to woad ce fw\n", w);
		wetuwn w;
	}

	w = gfx_v10_0_cp_gfx_woad_me_micwocode(adev);
	if (w) {
		dev_eww(adev->dev, "(%d) faiwed to woad me fw\n", w);
		wetuwn w;
	}

	wetuwn 0;
}

static int gfx_v10_0_cp_gfx_stawt(stwuct amdgpu_device *adev)
{
	stwuct amdgpu_wing *wing;
	const stwuct cs_section_def *sect = NUWW;
	const stwuct cs_extent_def *ext = NUWW;
	int w, i;
	int ctx_weg_offset;

	/* init the CP */
	WWEG32_SOC15(GC, 0, mmCP_MAX_CONTEXT,
		     adev->gfx.config.max_hw_contexts - 1);
	WWEG32_SOC15(GC, 0, mmCP_DEVICE_ID, 1);

	gfx_v10_0_cp_gfx_enabwe(adev, twue);

	wing = &adev->gfx.gfx_wing[0];
	w = amdgpu_wing_awwoc(wing, gfx_v10_0_get_csb_size(adev) + 4);
	if (w) {
		DWM_EWWOW("amdgpu: cp faiwed to wock wing (%d).\n", w);
		wetuwn w;
	}

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_PWEAMBWE_CNTW, 0));
	amdgpu_wing_wwite(wing, PACKET3_PWEAMBWE_BEGIN_CWEAW_STATE);

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_CONTEXT_CONTWOW, 1));
	amdgpu_wing_wwite(wing, 0x80000000);
	amdgpu_wing_wwite(wing, 0x80000000);

	fow (sect = gfx10_cs_data; sect->section != NUWW; ++sect) {
		fow (ext = sect->section; ext->extent != NUWW; ++ext) {
			if (sect->id == SECT_CONTEXT) {
				amdgpu_wing_wwite(wing,
						  PACKET3(PACKET3_SET_CONTEXT_WEG,
							  ext->weg_count));
				amdgpu_wing_wwite(wing, ext->weg_index -
						  PACKET3_SET_CONTEXT_WEG_STAWT);
				fow (i = 0; i < ext->weg_count; i++)
					amdgpu_wing_wwite(wing, ext->extent[i]);
			}
		}
	}

	ctx_weg_offset =
		SOC15_WEG_OFFSET(GC, 0, mmPA_SC_TIWE_STEEWING_OVEWWIDE) - PACKET3_SET_CONTEXT_WEG_STAWT;
	amdgpu_wing_wwite(wing, PACKET3(PACKET3_SET_CONTEXT_WEG, 1));
	amdgpu_wing_wwite(wing, ctx_weg_offset);
	amdgpu_wing_wwite(wing, adev->gfx.config.pa_sc_tiwe_steewing_ovewwide);

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_PWEAMBWE_CNTW, 0));
	amdgpu_wing_wwite(wing, PACKET3_PWEAMBWE_END_CWEAW_STATE);

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_CWEAW_STATE, 0));
	amdgpu_wing_wwite(wing, 0);

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_SET_BASE, 2));
	amdgpu_wing_wwite(wing, PACKET3_BASE_INDEX(CE_PAWTITION_BASE));
	amdgpu_wing_wwite(wing, 0x8000);
	amdgpu_wing_wwite(wing, 0x8000);

	amdgpu_wing_commit(wing);

	/* submit cs packet to copy state 0 to next avaiwabwe state */
	if (adev->gfx.num_gfx_wings > 1) {
		/* maximum suppowted gfx wing is 2 */
		wing = &adev->gfx.gfx_wing[1];
		w = amdgpu_wing_awwoc(wing, 2);
		if (w) {
			DWM_EWWOW("amdgpu: cp faiwed to wock wing (%d).\n", w);
			wetuwn w;
		}

		amdgpu_wing_wwite(wing, PACKET3(PACKET3_CWEAW_STATE, 0));
		amdgpu_wing_wwite(wing, 0);

		amdgpu_wing_commit(wing);
	}
	wetuwn 0;
}

static void gfx_v10_0_cp_gfx_switch_pipe(stwuct amdgpu_device *adev,
					 CP_PIPE_ID pipe)
{
	u32 tmp;

	tmp = WWEG32_SOC15(GC, 0, mmGWBM_GFX_CNTW);
	tmp = WEG_SET_FIEWD(tmp, GWBM_GFX_CNTW, PIPEID, pipe);

	WWEG32_SOC15(GC, 0, mmGWBM_GFX_CNTW, tmp);
}

static void gfx_v10_0_cp_gfx_set_doowbeww(stwuct amdgpu_device *adev,
					  stwuct amdgpu_wing *wing)
{
	u32 tmp;

	if (!amdgpu_async_gfx_wing) {
		tmp = WWEG32_SOC15(GC, 0, mmCP_WB_DOOWBEWW_CONTWOW);
		if (wing->use_doowbeww) {
			tmp = WEG_SET_FIEWD(tmp, CP_WB_DOOWBEWW_CONTWOW,
						DOOWBEWW_OFFSET, wing->doowbeww_index);
			tmp = WEG_SET_FIEWD(tmp, CP_WB_DOOWBEWW_CONTWOW,
						DOOWBEWW_EN, 1);
		} ewse {
			tmp = WEG_SET_FIEWD(tmp, CP_WB_DOOWBEWW_CONTWOW,
						DOOWBEWW_EN, 0);
		}
		WWEG32_SOC15(GC, 0, mmCP_WB_DOOWBEWW_CONTWOW, tmp);
	}
	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		tmp = WEG_SET_FIEWD(0, CP_WB_DOOWBEWW_WANGE_WOWEW,
				    DOOWBEWW_WANGE_WOWEW_Sienna_Cichwid, wing->doowbeww_index);
		WWEG32_SOC15(GC, 0, mmCP_WB_DOOWBEWW_WANGE_WOWEW, tmp);

		WWEG32_SOC15(GC, 0, mmCP_WB_DOOWBEWW_WANGE_UPPEW,
			     CP_WB_DOOWBEWW_WANGE_UPPEW__DOOWBEWW_WANGE_UPPEW_Sienna_Cichwid_MASK);
		bweak;
	defauwt:
		tmp = WEG_SET_FIEWD(0, CP_WB_DOOWBEWW_WANGE_WOWEW,
				    DOOWBEWW_WANGE_WOWEW, wing->doowbeww_index);
		WWEG32_SOC15(GC, 0, mmCP_WB_DOOWBEWW_WANGE_WOWEW, tmp);

		WWEG32_SOC15(GC, 0, mmCP_WB_DOOWBEWW_WANGE_UPPEW,
			     CP_WB_DOOWBEWW_WANGE_UPPEW__DOOWBEWW_WANGE_UPPEW_MASK);
		bweak;
	}
}

static int gfx_v10_0_cp_gfx_wesume(stwuct amdgpu_device *adev)
{
	stwuct amdgpu_wing *wing;
	u32 tmp;
	u32 wb_bufsz;
	u64 wb_addw, wptw_addw, wptw_gpu_addw;

	/* Set the wwite pointew deway */
	WWEG32_SOC15(GC, 0, mmCP_WB_WPTW_DEWAY, 0);

	/* set the WB to use vmid 0 */
	WWEG32_SOC15(GC, 0, mmCP_WB_VMID, 0);

	/* Init gfx wing 0 fow pipe 0 */
	mutex_wock(&adev->swbm_mutex);
	gfx_v10_0_cp_gfx_switch_pipe(adev, PIPE_ID0);

	/* Set wing buffew size */
	wing = &adev->gfx.gfx_wing[0];
	wb_bufsz = owdew_base_2(wing->wing_size / 8);
	tmp = WEG_SET_FIEWD(0, CP_WB0_CNTW, WB_BUFSZ, wb_bufsz);
	tmp = WEG_SET_FIEWD(tmp, CP_WB0_CNTW, WB_BWKSZ, wb_bufsz - 2);
#ifdef __BIG_ENDIAN
	tmp = WEG_SET_FIEWD(tmp, CP_WB0_CNTW, BUF_SWAP, 1);
#endif
	WWEG32_SOC15(GC, 0, mmCP_WB0_CNTW, tmp);

	/* Initiawize the wing buffew's wwite pointews */
	wing->wptw = 0;
	WWEG32_SOC15(GC, 0, mmCP_WB0_WPTW, wowew_32_bits(wing->wptw));
	WWEG32_SOC15(GC, 0, mmCP_WB0_WPTW_HI, uppew_32_bits(wing->wptw));

	/* set the wb addwess wethew it's enabwed ow not */
	wptw_addw = wing->wptw_gpu_addw;
	WWEG32_SOC15(GC, 0, mmCP_WB0_WPTW_ADDW, wowew_32_bits(wptw_addw));
	WWEG32_SOC15(GC, 0, mmCP_WB0_WPTW_ADDW_HI, uppew_32_bits(wptw_addw) &
		     CP_WB_WPTW_ADDW_HI__WB_WPTW_ADDW_HI_MASK);

	wptw_gpu_addw = wing->wptw_gpu_addw;
	WWEG32_SOC15(GC, 0, mmCP_WB_WPTW_POWW_ADDW_WO,
		     wowew_32_bits(wptw_gpu_addw));
	WWEG32_SOC15(GC, 0, mmCP_WB_WPTW_POWW_ADDW_HI,
		     uppew_32_bits(wptw_gpu_addw));

	mdeway(1);
	WWEG32_SOC15(GC, 0, mmCP_WB0_CNTW, tmp);

	wb_addw = wing->gpu_addw >> 8;
	WWEG32_SOC15(GC, 0, mmCP_WB0_BASE, wb_addw);
	WWEG32_SOC15(GC, 0, mmCP_WB0_BASE_HI, uppew_32_bits(wb_addw));

	WWEG32_SOC15(GC, 0, mmCP_WB_ACTIVE, 1);

	gfx_v10_0_cp_gfx_set_doowbeww(adev, wing);
	mutex_unwock(&adev->swbm_mutex);

	/* Init gfx wing 1 fow pipe 1 */
	if (adev->gfx.num_gfx_wings > 1) {
		mutex_wock(&adev->swbm_mutex);
		gfx_v10_0_cp_gfx_switch_pipe(adev, PIPE_ID1);
		/* maximum suppowted gfx wing is 2 */
		wing = &adev->gfx.gfx_wing[1];
		wb_bufsz = owdew_base_2(wing->wing_size / 8);
		tmp = WEG_SET_FIEWD(0, CP_WB1_CNTW, WB_BUFSZ, wb_bufsz);
		tmp = WEG_SET_FIEWD(tmp, CP_WB1_CNTW, WB_BWKSZ, wb_bufsz - 2);
		WWEG32_SOC15(GC, 0, mmCP_WB1_CNTW, tmp);
		/* Initiawize the wing buffew's wwite pointews */
		wing->wptw = 0;
		WWEG32_SOC15(GC, 0, mmCP_WB1_WPTW, wowew_32_bits(wing->wptw));
		WWEG32_SOC15(GC, 0, mmCP_WB1_WPTW_HI, uppew_32_bits(wing->wptw));
		/* Set the wb addwess wethew it's enabwed ow not */
		wptw_addw = wing->wptw_gpu_addw;
		WWEG32_SOC15(GC, 0, mmCP_WB1_WPTW_ADDW, wowew_32_bits(wptw_addw));
		WWEG32_SOC15(GC, 0, mmCP_WB1_WPTW_ADDW_HI, uppew_32_bits(wptw_addw) &
			     CP_WB1_WPTW_ADDW_HI__WB_WPTW_ADDW_HI_MASK);
		wptw_gpu_addw = wing->wptw_gpu_addw;
		WWEG32_SOC15(GC, 0, mmCP_WB_WPTW_POWW_ADDW_WO,
			     wowew_32_bits(wptw_gpu_addw));
		WWEG32_SOC15(GC, 0, mmCP_WB_WPTW_POWW_ADDW_HI,
			     uppew_32_bits(wptw_gpu_addw));

		mdeway(1);
		WWEG32_SOC15(GC, 0, mmCP_WB1_CNTW, tmp);

		wb_addw = wing->gpu_addw >> 8;
		WWEG32_SOC15(GC, 0, mmCP_WB1_BASE, wb_addw);
		WWEG32_SOC15(GC, 0, mmCP_WB1_BASE_HI, uppew_32_bits(wb_addw));
		WWEG32_SOC15(GC, 0, mmCP_WB1_ACTIVE, 1);

		gfx_v10_0_cp_gfx_set_doowbeww(adev, wing);
		mutex_unwock(&adev->swbm_mutex);
	}
	/* Switch to pipe 0 */
	mutex_wock(&adev->swbm_mutex);
	gfx_v10_0_cp_gfx_switch_pipe(adev, PIPE_ID0);
	mutex_unwock(&adev->swbm_mutex);

	/* stawt the wing */
	gfx_v10_0_cp_gfx_stawt(adev);

	wetuwn 0;
}

static void gfx_v10_0_cp_compute_enabwe(stwuct amdgpu_device *adev, boow enabwe)
{
	if (enabwe) {
		switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
		case IP_VEWSION(10, 3, 0):
		case IP_VEWSION(10, 3, 2):
		case IP_VEWSION(10, 3, 1):
		case IP_VEWSION(10, 3, 4):
		case IP_VEWSION(10, 3, 5):
		case IP_VEWSION(10, 3, 6):
		case IP_VEWSION(10, 3, 3):
		case IP_VEWSION(10, 3, 7):
			WWEG32_SOC15(GC, 0, mmCP_MEC_CNTW_Sienna_Cichwid, 0);
			bweak;
		defauwt:
			WWEG32_SOC15(GC, 0, mmCP_MEC_CNTW, 0);
			bweak;
		}
	} ewse {
		switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
		case IP_VEWSION(10, 3, 0):
		case IP_VEWSION(10, 3, 2):
		case IP_VEWSION(10, 3, 1):
		case IP_VEWSION(10, 3, 4):
		case IP_VEWSION(10, 3, 5):
		case IP_VEWSION(10, 3, 6):
		case IP_VEWSION(10, 3, 3):
		case IP_VEWSION(10, 3, 7):
			WWEG32_SOC15(GC, 0, mmCP_MEC_CNTW_Sienna_Cichwid,
				     (CP_MEC_CNTW__MEC_ME1_HAWT_MASK |
				      CP_MEC_CNTW__MEC_ME2_HAWT_MASK));
			bweak;
		defauwt:
			WWEG32_SOC15(GC, 0, mmCP_MEC_CNTW,
				     (CP_MEC_CNTW__MEC_ME1_HAWT_MASK |
				      CP_MEC_CNTW__MEC_ME2_HAWT_MASK));
			bweak;
		}
		adev->gfx.kiq[0].wing.sched.weady = fawse;
	}
	udeway(50);
}

static int gfx_v10_0_cp_compute_woad_micwocode(stwuct amdgpu_device *adev)
{
	const stwuct gfx_fiwmwawe_headew_v1_0 *mec_hdw;
	const __we32 *fw_data;
	unsigned int i;
	u32 tmp;
	u32 usec_timeout = 50000; /* Wait fow 50 ms */

	if (!adev->gfx.mec_fw)
		wetuwn -EINVAW;

	gfx_v10_0_cp_compute_enabwe(adev, fawse);

	mec_hdw = (const stwuct gfx_fiwmwawe_headew_v1_0 *)adev->gfx.mec_fw->data;
	amdgpu_ucode_pwint_gfx_hdw(&mec_hdw->headew);

	fw_data = (const __we32 *)
		(adev->gfx.mec_fw->data +
		 we32_to_cpu(mec_hdw->headew.ucode_awway_offset_bytes));

	/* Twiggew an invawidation of the W1 instwuction caches */
	tmp = WWEG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_CPC_IC_OP_CNTW, INVAWIDATE_CACHE, 1);
	WWEG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTW, tmp);

	/* Wait fow invawidation compwete */
	fow (i = 0; i < usec_timeout; i++) {
		tmp = WWEG32_SOC15(GC, 0, mmCP_CPC_IC_OP_CNTW);
		if (1 == WEG_GET_FIEWD(tmp, CP_CPC_IC_OP_CNTW,
				       INVAWIDATE_CACHE_COMPWETE))
			bweak;
		udeway(1);
	}

	if (i >= usec_timeout) {
		dev_eww(adev->dev, "faiwed to invawidate instwuction cache\n");
		wetuwn -EINVAW;
	}

	if (amdgpu_emu_mode == 1)
		adev->hdp.funcs->fwush_hdp(adev, NUWW);

	tmp = WWEG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_CPC_IC_BASE_CNTW, CACHE_POWICY, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_CPC_IC_BASE_CNTW, EXE_DISABWE, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_CPC_IC_BASE_CNTW, ADDWESS_CWAMP, 1);
	WWEG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_CNTW, tmp);

	WWEG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_WO, adev->gfx.mec.mec_fw_gpu_addw &
		     0xFFFFF000);
	WWEG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_HI,
		     uppew_32_bits(adev->gfx.mec.mec_fw_gpu_addw));

	/* MEC1 */
	WWEG32_SOC15(GC, 0, mmCP_MEC_ME1_UCODE_ADDW, 0);

	fow (i = 0; i < mec_hdw->jt_size; i++)
		WWEG32_SOC15(GC, 0, mmCP_MEC_ME1_UCODE_DATA,
			     we32_to_cpup(fw_data + mec_hdw->jt_offset + i));

	WWEG32_SOC15(GC, 0, mmCP_MEC_ME1_UCODE_ADDW, adev->gfx.mec_fw_vewsion);

	/*
	 * TODO: Woading MEC2 fiwmwawe is onwy necessawy if MEC2 shouwd wun
	 * diffewent micwocode than MEC1.
	 */

	wetuwn 0;
}

static void gfx_v10_0_kiq_setting(stwuct amdgpu_wing *wing)
{
	uint32_t tmp;
	stwuct amdgpu_device *adev = wing->adev;

	/* teww WWC which is KIQ queue */
	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		tmp = WWEG32_SOC15(GC, 0, mmWWC_CP_SCHEDUWEWS_Sienna_Cichwid);
		tmp &= 0xffffff00;
		tmp |= (wing->me << 5) | (wing->pipe << 3) | (wing->queue);
		WWEG32_SOC15(GC, 0, mmWWC_CP_SCHEDUWEWS_Sienna_Cichwid, tmp);
		tmp |= 0x80;
		WWEG32_SOC15(GC, 0, mmWWC_CP_SCHEDUWEWS_Sienna_Cichwid, tmp);
		bweak;
	defauwt:
		tmp = WWEG32_SOC15(GC, 0, mmWWC_CP_SCHEDUWEWS);
		tmp &= 0xffffff00;
		tmp |= (wing->me << 5) | (wing->pipe << 3) | (wing->queue);
		WWEG32_SOC15(GC, 0, mmWWC_CP_SCHEDUWEWS, tmp);
		tmp |= 0x80;
		WWEG32_SOC15(GC, 0, mmWWC_CP_SCHEDUWEWS, tmp);
		bweak;
	}
}

static void gfx_v10_0_gfx_mqd_set_pwiowity(stwuct amdgpu_device *adev,
					   stwuct v10_gfx_mqd *mqd,
					   stwuct amdgpu_mqd_pwop *pwop)
{
	boow pwiowity = 0;
	u32 tmp;

	/* set up defauwt queue pwiowity wevew
	 * 0x0 = wow pwiowity, 0x1 = high pwiowity
	 */
	if (pwop->hqd_pipe_pwiowity == AMDGPU_GFX_PIPE_PWIO_HIGH)
		pwiowity = 1;

	tmp = WWEG32_SOC15(GC, 0, mmCP_GFX_HQD_QUEUE_PWIOWITY);
	tmp = WEG_SET_FIEWD(tmp, CP_GFX_HQD_QUEUE_PWIOWITY, PWIOWITY_WEVEW, pwiowity);
	mqd->cp_gfx_hqd_queue_pwiowity = tmp;
}

static int gfx_v10_0_gfx_mqd_init(stwuct amdgpu_device *adev, void *m,
				  stwuct amdgpu_mqd_pwop *pwop)
{
	stwuct v10_gfx_mqd *mqd = m;
	uint64_t hqd_gpu_addw, wb_gpu_addw;
	uint32_t tmp;
	uint32_t wb_bufsz;

	/* set up gfx hqd wptw */
	mqd->cp_gfx_hqd_wptw = 0;
	mqd->cp_gfx_hqd_wptw_hi = 0;

	/* set the pointew to the MQD */
	mqd->cp_mqd_base_addw = pwop->mqd_gpu_addw & 0xfffffffc;
	mqd->cp_mqd_base_addw_hi = uppew_32_bits(pwop->mqd_gpu_addw);

	/* set up mqd contwow */
	tmp = WWEG32_SOC15(GC, 0, mmCP_GFX_MQD_CONTWOW);
	tmp = WEG_SET_FIEWD(tmp, CP_GFX_MQD_CONTWOW, VMID, 0);
	tmp = WEG_SET_FIEWD(tmp, CP_GFX_MQD_CONTWOW, PWIV_STATE, 1);
	tmp = WEG_SET_FIEWD(tmp, CP_GFX_MQD_CONTWOW, CACHE_POWICY, 0);
	mqd->cp_gfx_mqd_contwow = tmp;

	/* set up gfx_hqd_vimd with 0x0 to indicate the wing buffew's vmid */
	tmp = WWEG32_SOC15(GC, 0, mmCP_GFX_HQD_VMID);
	tmp = WEG_SET_FIEWD(tmp, CP_GFX_HQD_VMID, VMID, 0);
	mqd->cp_gfx_hqd_vmid = 0;

	/* set up gfx queue pwiowity */
	gfx_v10_0_gfx_mqd_set_pwiowity(adev, mqd, pwop);

	/* set up time quantum */
	tmp = WWEG32_SOC15(GC, 0, mmCP_GFX_HQD_QUANTUM);
	tmp = WEG_SET_FIEWD(tmp, CP_GFX_HQD_QUANTUM, QUANTUM_EN, 1);
	mqd->cp_gfx_hqd_quantum = tmp;

	/* set up gfx hqd base. this is simiwaw as CP_WB_BASE */
	hqd_gpu_addw = pwop->hqd_base_gpu_addw >> 8;
	mqd->cp_gfx_hqd_base = hqd_gpu_addw;
	mqd->cp_gfx_hqd_base_hi = uppew_32_bits(hqd_gpu_addw);

	/* set up hqd_wptw_addw/_hi, simiwaw as CP_WB_WPTW */
	wb_gpu_addw = pwop->wptw_gpu_addw;
	mqd->cp_gfx_hqd_wptw_addw = wb_gpu_addw & 0xfffffffc;
	mqd->cp_gfx_hqd_wptw_addw_hi =
		uppew_32_bits(wb_gpu_addw) & 0xffff;

	/* set up wb_wptw_poww addw */
	wb_gpu_addw = pwop->wptw_gpu_addw;
	mqd->cp_wb_wptw_poww_addw_wo = wb_gpu_addw & 0xfffffffc;
	mqd->cp_wb_wptw_poww_addw_hi = uppew_32_bits(wb_gpu_addw) & 0xffff;

	/* set up the gfx_hqd_contwow, simiwaw as CP_WB0_CNTW */
	wb_bufsz = owdew_base_2(pwop->queue_size / 4) - 1;
	tmp = WWEG32_SOC15(GC, 0, mmCP_GFX_HQD_CNTW);
	tmp = WEG_SET_FIEWD(tmp, CP_GFX_HQD_CNTW, WB_BUFSZ, wb_bufsz);
	tmp = WEG_SET_FIEWD(tmp, CP_GFX_HQD_CNTW, WB_BWKSZ, wb_bufsz - 2);
#ifdef __BIG_ENDIAN
	tmp = WEG_SET_FIEWD(tmp, CP_GFX_HQD_CNTW, BUF_SWAP, 1);
#endif
	mqd->cp_gfx_hqd_cntw = tmp;

	/* set up cp_doowbeww_contwow */
	tmp = WWEG32_SOC15(GC, 0, mmCP_WB_DOOWBEWW_CONTWOW);
	if (pwop->use_doowbeww) {
		tmp = WEG_SET_FIEWD(tmp, CP_WB_DOOWBEWW_CONTWOW,
				    DOOWBEWW_OFFSET, pwop->doowbeww_index);
		tmp = WEG_SET_FIEWD(tmp, CP_WB_DOOWBEWW_CONTWOW,
				    DOOWBEWW_EN, 1);
	} ewse
		tmp = WEG_SET_FIEWD(tmp, CP_WB_DOOWBEWW_CONTWOW,
				    DOOWBEWW_EN, 0);
	mqd->cp_wb_doowbeww_contwow = tmp;

	/* weset wead and wwite pointews, simiwaw to CP_WB0_WPTW/_WPTW */
	mqd->cp_gfx_hqd_wptw = WWEG32_SOC15(GC, 0, mmCP_GFX_HQD_WPTW);

	/* active the queue */
	mqd->cp_gfx_hqd_active = 1;

	wetuwn 0;
}

static int gfx_v10_0_gfx_init_queue(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	stwuct v10_gfx_mqd *mqd = wing->mqd_ptw;
	int mqd_idx = wing - &adev->gfx.gfx_wing[0];

	if (!amdgpu_in_weset(adev) && !adev->in_suspend) {
		memset((void *)mqd, 0, sizeof(*mqd));
		mutex_wock(&adev->swbm_mutex);
		nv_gwbm_sewect(adev, wing->me, wing->pipe, wing->queue, 0);
		amdgpu_wing_init_mqd(wing);

		/*
		 * if thewe awe 2 gfx wings, set the wowew doowbeww
		 * wange of the fiwst wing, othewwise the wange of
		 * the second wing wiww ovewwide the fiwst wing
		 */
		if (wing->doowbeww_index == adev->doowbeww_index.gfx_wing0 << 1)
			gfx_v10_0_cp_gfx_set_doowbeww(adev, wing);

		nv_gwbm_sewect(adev, 0, 0, 0, 0);
		mutex_unwock(&adev->swbm_mutex);
		if (adev->gfx.me.mqd_backup[mqd_idx])
			memcpy_fwomio(adev->gfx.me.mqd_backup[mqd_idx], mqd, sizeof(*mqd));
	} ewse {
		mutex_wock(&adev->swbm_mutex);
		nv_gwbm_sewect(adev, wing->me, wing->pipe, wing->queue, 0);
		if (wing->doowbeww_index == adev->doowbeww_index.gfx_wing0 << 1)
			gfx_v10_0_cp_gfx_set_doowbeww(adev, wing);

		nv_gwbm_sewect(adev, 0, 0, 0, 0);
		mutex_unwock(&adev->swbm_mutex);
		/* westowe mqd with the backup copy */
		if (adev->gfx.me.mqd_backup[mqd_idx])
			memcpy_toio(mqd, adev->gfx.me.mqd_backup[mqd_idx], sizeof(*mqd));
		/* weset the wing */
		wing->wptw = 0;
		*wing->wptw_cpu_addw = 0;
		amdgpu_wing_cweaw_wing(wing);
	}

	wetuwn 0;
}

static int gfx_v10_0_cp_async_gfx_wing_wesume(stwuct amdgpu_device *adev)
{
	int w, i;
	stwuct amdgpu_wing *wing;

	fow (i = 0; i < adev->gfx.num_gfx_wings; i++) {
		wing = &adev->gfx.gfx_wing[i];

		w = amdgpu_bo_wesewve(wing->mqd_obj, fawse);
		if (unwikewy(w != 0))
			wetuwn w;

		w = amdgpu_bo_kmap(wing->mqd_obj, (void **)&wing->mqd_ptw);
		if (!w) {
			w = gfx_v10_0_gfx_init_queue(wing);
			amdgpu_bo_kunmap(wing->mqd_obj);
			wing->mqd_ptw = NUWW;
		}
		amdgpu_bo_unwesewve(wing->mqd_obj);
		if (w)
			wetuwn w;
	}

	w = amdgpu_gfx_enabwe_kgq(adev, 0);
	if (w)
		wetuwn w;

	wetuwn gfx_v10_0_cp_gfx_stawt(adev);
}

static int gfx_v10_0_compute_mqd_init(stwuct amdgpu_device *adev, void *m,
				      stwuct amdgpu_mqd_pwop *pwop)
{
	stwuct v10_compute_mqd *mqd = m;
	uint64_t hqd_gpu_addw, wb_gpu_addw, eop_base_addw;
	uint32_t tmp;

	mqd->headew = 0xC0310800;
	mqd->compute_pipewinestat_enabwe = 0x00000001;
	mqd->compute_static_thwead_mgmt_se0 = 0xffffffff;
	mqd->compute_static_thwead_mgmt_se1 = 0xffffffff;
	mqd->compute_static_thwead_mgmt_se2 = 0xffffffff;
	mqd->compute_static_thwead_mgmt_se3 = 0xffffffff;
	mqd->compute_misc_wesewved = 0x00000003;

	eop_base_addw = pwop->eop_gpu_addw >> 8;
	mqd->cp_hqd_eop_base_addw_wo = eop_base_addw;
	mqd->cp_hqd_eop_base_addw_hi = uppew_32_bits(eop_base_addw);

	/* set the EOP size, wegistew vawue is 2^(EOP_SIZE+1) dwowds */
	tmp = WWEG32_SOC15(GC, 0, mmCP_HQD_EOP_CONTWOW);
	tmp = WEG_SET_FIEWD(tmp, CP_HQD_EOP_CONTWOW, EOP_SIZE,
			(owdew_base_2(GFX10_MEC_HPD_SIZE / 4) - 1));

	mqd->cp_hqd_eop_contwow = tmp;

	/* enabwe doowbeww? */
	tmp = WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_DOOWBEWW_CONTWOW);

	if (pwop->use_doowbeww) {
		tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_DOOWBEWW_CONTWOW,
				    DOOWBEWW_OFFSET, pwop->doowbeww_index);
		tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_DOOWBEWW_CONTWOW,
				    DOOWBEWW_EN, 1);
		tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_DOOWBEWW_CONTWOW,
				    DOOWBEWW_SOUWCE, 0);
		tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_DOOWBEWW_CONTWOW,
				    DOOWBEWW_HIT, 0);
	} ewse {
		tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_DOOWBEWW_CONTWOW,
				    DOOWBEWW_EN, 0);
	}

	mqd->cp_hqd_pq_doowbeww_contwow = tmp;

	/* disabwe the queue if it's active */
	mqd->cp_hqd_dequeue_wequest = 0;
	mqd->cp_hqd_pq_wptw = 0;
	mqd->cp_hqd_pq_wptw_wo = 0;
	mqd->cp_hqd_pq_wptw_hi = 0;

	/* set the pointew to the MQD */
	mqd->cp_mqd_base_addw_wo = pwop->mqd_gpu_addw & 0xfffffffc;
	mqd->cp_mqd_base_addw_hi = uppew_32_bits(pwop->mqd_gpu_addw);

	/* set MQD vmid to 0 */
	tmp = WWEG32_SOC15(GC, 0, mmCP_MQD_CONTWOW);
	tmp = WEG_SET_FIEWD(tmp, CP_MQD_CONTWOW, VMID, 0);
	mqd->cp_mqd_contwow = tmp;

	/* set the pointew to the HQD, this is simiwaw CP_WB0_BASE/_HI */
	hqd_gpu_addw = pwop->hqd_base_gpu_addw >> 8;
	mqd->cp_hqd_pq_base_wo = hqd_gpu_addw;
	mqd->cp_hqd_pq_base_hi = uppew_32_bits(hqd_gpu_addw);

	/* set up the HQD, this is simiwaw to CP_WB0_CNTW */
	tmp = WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_CONTWOW);
	tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_CONTWOW, QUEUE_SIZE,
			    (owdew_base_2(pwop->queue_size / 4) - 1));
	tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_CONTWOW, WPTW_BWOCK_SIZE,
			    (owdew_base_2(AMDGPU_GPU_PAGE_SIZE / 4) - 1));
#ifdef __BIG_ENDIAN
	tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_CONTWOW, ENDIAN_SWAP, 1);
#endif
	tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_CONTWOW, UNOWD_DISPATCH, 1);
	tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_CONTWOW, TUNNEW_DISPATCH,
			    pwop->awwow_tunnewing);
	tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_CONTWOW, PWIV_STATE, 1);
	tmp = WEG_SET_FIEWD(tmp, CP_HQD_PQ_CONTWOW, KMD_QUEUE, 1);
	mqd->cp_hqd_pq_contwow = tmp;

	/* set the wb addwess whethew it's enabwed ow not */
	wb_gpu_addw = pwop->wptw_gpu_addw;
	mqd->cp_hqd_pq_wptw_wepowt_addw_wo = wb_gpu_addw & 0xfffffffc;
	mqd->cp_hqd_pq_wptw_wepowt_addw_hi =
		uppew_32_bits(wb_gpu_addw) & 0xffff;

	/* onwy used if CP_PQ_WPTW_POWW_CNTW.CP_PQ_WPTW_POWW_CNTW__EN_MASK=1 */
	wb_gpu_addw = pwop->wptw_gpu_addw;
	mqd->cp_hqd_pq_wptw_poww_addw_wo = wb_gpu_addw & 0xfffffffc;
	mqd->cp_hqd_pq_wptw_poww_addw_hi = uppew_32_bits(wb_gpu_addw) & 0xffff;

	/* weset wead and wwite pointews, simiwaw to CP_WB0_WPTW/_WPTW */
	mqd->cp_hqd_pq_wptw = WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTW);

	/* set the vmid fow the queue */
	mqd->cp_hqd_vmid = 0;

	tmp = WWEG32_SOC15(GC, 0, mmCP_HQD_PEWSISTENT_STATE);
	tmp = WEG_SET_FIEWD(tmp, CP_HQD_PEWSISTENT_STATE, PWEWOAD_SIZE, 0x53);
	mqd->cp_hqd_pewsistent_state = tmp;

	/* set MIN_IB_AVAIW_SIZE */
	tmp = WWEG32_SOC15(GC, 0, mmCP_HQD_IB_CONTWOW);
	tmp = WEG_SET_FIEWD(tmp, CP_HQD_IB_CONTWOW, MIN_IB_AVAIW_SIZE, 3);
	mqd->cp_hqd_ib_contwow = tmp;

	/* set static pwiowity fow a compute queue/wing */
	mqd->cp_hqd_pipe_pwiowity = pwop->hqd_pipe_pwiowity;
	mqd->cp_hqd_queue_pwiowity = pwop->hqd_queue_pwiowity;

	mqd->cp_hqd_active = pwop->hqd_active;

	wetuwn 0;
}

static int gfx_v10_0_kiq_init_wegistew(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	stwuct v10_compute_mqd *mqd = wing->mqd_ptw;
	int j;

	/* inactivate the queue */
	if (amdgpu_swiov_vf(adev))
		WWEG32_SOC15(GC, 0, mmCP_HQD_ACTIVE, 0);

	/* disabwe wptw powwing */
	WWEG32_FIEWD15(GC, 0, CP_PQ_WPTW_POWW_CNTW, EN, 0);

	/* disabwe the queue if it's active */
	if (WWEG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) & 1) {
		WWEG32_SOC15(GC, 0, mmCP_HQD_DEQUEUE_WEQUEST, 1);
		fow (j = 0; j < adev->usec_timeout; j++) {
			if (!(WWEG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) & 1))
				bweak;
			udeway(1);
		}
		WWEG32_SOC15(GC, 0, mmCP_HQD_DEQUEUE_WEQUEST,
		       mqd->cp_hqd_dequeue_wequest);
		WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTW,
		       mqd->cp_hqd_pq_wptw);
		WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTW_WO,
		       mqd->cp_hqd_pq_wptw_wo);
		WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTW_HI,
		       mqd->cp_hqd_pq_wptw_hi);
	}

	/* disabwe doowbewws */
	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_DOOWBEWW_CONTWOW, 0);

	/* wwite the EOP addw */
	WWEG32_SOC15(GC, 0, mmCP_HQD_EOP_BASE_ADDW,
	       mqd->cp_hqd_eop_base_addw_wo);
	WWEG32_SOC15(GC, 0, mmCP_HQD_EOP_BASE_ADDW_HI,
	       mqd->cp_hqd_eop_base_addw_hi);

	/* set the EOP size, wegistew vawue is 2^(EOP_SIZE+1) dwowds */
	WWEG32_SOC15(GC, 0, mmCP_HQD_EOP_CONTWOW,
	       mqd->cp_hqd_eop_contwow);

	/* set the pointew to the MQD */
	WWEG32_SOC15(GC, 0, mmCP_MQD_BASE_ADDW,
	       mqd->cp_mqd_base_addw_wo);
	WWEG32_SOC15(GC, 0, mmCP_MQD_BASE_ADDW_HI,
	       mqd->cp_mqd_base_addw_hi);

	/* set MQD vmid to 0 */
	WWEG32_SOC15(GC, 0, mmCP_MQD_CONTWOW,
	       mqd->cp_mqd_contwow);

	/* set the pointew to the HQD, this is simiwaw CP_WB0_BASE/_HI */
	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_BASE,
	       mqd->cp_hqd_pq_base_wo);
	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_BASE_HI,
	       mqd->cp_hqd_pq_base_hi);

	/* set up the HQD, this is simiwaw to CP_WB0_CNTW */
	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_CONTWOW,
	       mqd->cp_hqd_pq_contwow);

	/* set the wb addwess whethew it's enabwed ow not */
	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTW_WEPOWT_ADDW,
		mqd->cp_hqd_pq_wptw_wepowt_addw_wo);
	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTW_WEPOWT_ADDW_HI,
		mqd->cp_hqd_pq_wptw_wepowt_addw_hi);

	/* onwy used if CP_PQ_WPTW_POWW_CNTW.CP_PQ_WPTW_POWW_CNTW__EN_MASK=1 */
	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTW_POWW_ADDW,
	       mqd->cp_hqd_pq_wptw_poww_addw_wo);
	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTW_POWW_ADDW_HI,
	       mqd->cp_hqd_pq_wptw_poww_addw_hi);

	/* enabwe the doowbeww if wequested */
	if (wing->use_doowbeww) {
		WWEG32_SOC15(GC, 0, mmCP_MEC_DOOWBEWW_WANGE_WOWEW,
			(adev->doowbeww_index.kiq * 2) << 2);
		WWEG32_SOC15(GC, 0, mmCP_MEC_DOOWBEWW_WANGE_UPPEW,
			(adev->doowbeww_index.usewqueue_end * 2) << 2);
	}

	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_DOOWBEWW_CONTWOW,
	       mqd->cp_hqd_pq_doowbeww_contwow);

	/* weset wead and wwite pointews, simiwaw to CP_WB0_WPTW/_WPTW */
	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTW_WO,
	       mqd->cp_hqd_pq_wptw_wo);
	WWEG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTW_HI,
	       mqd->cp_hqd_pq_wptw_hi);

	/* set the vmid fow the queue */
	WWEG32_SOC15(GC, 0, mmCP_HQD_VMID, mqd->cp_hqd_vmid);

	WWEG32_SOC15(GC, 0, mmCP_HQD_PEWSISTENT_STATE,
	       mqd->cp_hqd_pewsistent_state);

	/* activate the queue */
	WWEG32_SOC15(GC, 0, mmCP_HQD_ACTIVE,
	       mqd->cp_hqd_active);

	if (wing->use_doowbeww)
		WWEG32_FIEWD15(GC, 0, CP_PQ_STATUS, DOOWBEWW_ENABWE, 1);

	wetuwn 0;
}

static int gfx_v10_0_kiq_init_queue(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	stwuct v10_compute_mqd *mqd = wing->mqd_ptw;

	gfx_v10_0_kiq_setting(wing);

	if (amdgpu_in_weset(adev)) { /* fow GPU_WESET case */
		/* weset MQD to a cwean status */
		if (adev->gfx.kiq[0].mqd_backup)
			memcpy_toio(mqd, adev->gfx.kiq[0].mqd_backup, sizeof(*mqd));

		/* weset wing buffew */
		wing->wptw = 0;
		amdgpu_wing_cweaw_wing(wing);

		mutex_wock(&adev->swbm_mutex);
		nv_gwbm_sewect(adev, wing->me, wing->pipe, wing->queue, 0);
		gfx_v10_0_kiq_init_wegistew(wing);
		nv_gwbm_sewect(adev, 0, 0, 0, 0);
		mutex_unwock(&adev->swbm_mutex);
	} ewse {
		memset((void *)mqd, 0, sizeof(*mqd));
		if (amdgpu_swiov_vf(adev) && adev->in_suspend)
			amdgpu_wing_cweaw_wing(wing);
		mutex_wock(&adev->swbm_mutex);
		nv_gwbm_sewect(adev, wing->me, wing->pipe, wing->queue, 0);
		amdgpu_wing_init_mqd(wing);
		gfx_v10_0_kiq_init_wegistew(wing);
		nv_gwbm_sewect(adev, 0, 0, 0, 0);
		mutex_unwock(&adev->swbm_mutex);

		if (adev->gfx.kiq[0].mqd_backup)
			memcpy_fwomio(adev->gfx.kiq[0].mqd_backup, mqd, sizeof(*mqd));
	}

	wetuwn 0;
}

static int gfx_v10_0_kcq_init_queue(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	stwuct v10_compute_mqd *mqd = wing->mqd_ptw;
	int mqd_idx = wing - &adev->gfx.compute_wing[0];

	if (!amdgpu_in_weset(adev) && !adev->in_suspend) {
		memset((void *)mqd, 0, sizeof(*mqd));
		mutex_wock(&adev->swbm_mutex);
		nv_gwbm_sewect(adev, wing->me, wing->pipe, wing->queue, 0);
		amdgpu_wing_init_mqd(wing);
		nv_gwbm_sewect(adev, 0, 0, 0, 0);
		mutex_unwock(&adev->swbm_mutex);

		if (adev->gfx.mec.mqd_backup[mqd_idx])
			memcpy_fwomio(adev->gfx.mec.mqd_backup[mqd_idx], mqd, sizeof(*mqd));
	} ewse {
		/* westowe MQD to a cwean status */
		if (adev->gfx.mec.mqd_backup[mqd_idx])
			memcpy_toio(mqd, adev->gfx.mec.mqd_backup[mqd_idx], sizeof(*mqd));
		/* weset wing buffew */
		wing->wptw = 0;
		atomic64_set((atomic64_t *)wing->wptw_cpu_addw, 0);
		amdgpu_wing_cweaw_wing(wing);
	}

	wetuwn 0;
}

static int gfx_v10_0_kiq_wesume(stwuct amdgpu_device *adev)
{
	stwuct amdgpu_wing *wing;
	int w;

	wing = &adev->gfx.kiq[0].wing;

	w = amdgpu_bo_wesewve(wing->mqd_obj, fawse);
	if (unwikewy(w != 0))
		wetuwn w;

	w = amdgpu_bo_kmap(wing->mqd_obj, (void **)&wing->mqd_ptw);
	if (unwikewy(w != 0)) {
		amdgpu_bo_unwesewve(wing->mqd_obj);
		wetuwn w;
	}

	gfx_v10_0_kiq_init_queue(wing);
	amdgpu_bo_kunmap(wing->mqd_obj);
	wing->mqd_ptw = NUWW;
	amdgpu_bo_unwesewve(wing->mqd_obj);
	wetuwn 0;
}

static int gfx_v10_0_kcq_wesume(stwuct amdgpu_device *adev)
{
	stwuct amdgpu_wing *wing = NUWW;
	int w = 0, i;

	gfx_v10_0_cp_compute_enabwe(adev, twue);

	fow (i = 0; i < adev->gfx.num_compute_wings; i++) {
		wing = &adev->gfx.compute_wing[i];

		w = amdgpu_bo_wesewve(wing->mqd_obj, fawse);
		if (unwikewy(w != 0))
			goto done;
		w = amdgpu_bo_kmap(wing->mqd_obj, (void **)&wing->mqd_ptw);
		if (!w) {
			w = gfx_v10_0_kcq_init_queue(wing);
			amdgpu_bo_kunmap(wing->mqd_obj);
			wing->mqd_ptw = NUWW;
		}
		amdgpu_bo_unwesewve(wing->mqd_obj);
		if (w)
			goto done;
	}

	w = amdgpu_gfx_enabwe_kcq(adev, 0);
done:
	wetuwn w;
}

static int gfx_v10_0_cp_wesume(stwuct amdgpu_device *adev)
{
	int w, i;
	stwuct amdgpu_wing *wing;

	if (!(adev->fwags & AMD_IS_APU))
		gfx_v10_0_enabwe_gui_idwe_intewwupt(adev, fawse);

	if (adev->fiwmwawe.woad_type == AMDGPU_FW_WOAD_DIWECT) {
		/* wegacy fiwmwawe woading */
		w = gfx_v10_0_cp_gfx_woad_micwocode(adev);
		if (w)
			wetuwn w;

		w = gfx_v10_0_cp_compute_woad_micwocode(adev);
		if (w)
			wetuwn w;
	}

	if (adev->enabwe_mes_kiq && adev->mes.kiq_hw_init)
		w = amdgpu_mes_kiq_hw_init(adev);
	ewse
		w = gfx_v10_0_kiq_wesume(adev);
	if (w)
		wetuwn w;

	w = gfx_v10_0_kcq_wesume(adev);
	if (w)
		wetuwn w;

	if (!amdgpu_async_gfx_wing) {
		w = gfx_v10_0_cp_gfx_wesume(adev);
		if (w)
			wetuwn w;
	} ewse {
		w = gfx_v10_0_cp_async_gfx_wing_wesume(adev);
		if (w)
			wetuwn w;
	}

	fow (i = 0; i < adev->gfx.num_gfx_wings; i++) {
		wing = &adev->gfx.gfx_wing[i];
		w = amdgpu_wing_test_hewpew(wing);
		if (w)
			wetuwn w;
	}

	fow (i = 0; i < adev->gfx.num_compute_wings; i++) {
		wing = &adev->gfx.compute_wing[i];
		w = amdgpu_wing_test_hewpew(wing);
		if (w)
			wetuwn w;
	}

	wetuwn 0;
}

static void gfx_v10_0_cp_enabwe(stwuct amdgpu_device *adev, boow enabwe)
{
	gfx_v10_0_cp_gfx_enabwe(adev, enabwe);
	gfx_v10_0_cp_compute_enabwe(adev, enabwe);
}

static boow gfx_v10_0_check_gwbm_cam_wemapping(stwuct amdgpu_device *adev)
{
	uint32_t data, pattewn = 0xDEADBEEF;

	/*
	 * check if mmVGT_ESGS_WING_SIZE_UMD
	 * has been wemapped to mmVGT_ESGS_WING_SIZE
	 */
	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
		data = WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE_Sienna_Cichwid);
		WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE_Sienna_Cichwid, 0);
		WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE_UMD, pattewn);

		if (WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE_Sienna_Cichwid) == pattewn) {
			WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE_UMD, data);
			wetuwn twue;
		}
		WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE_Sienna_Cichwid, data);
		bweak;
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 7):
		wetuwn twue;
	defauwt:
		data = WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE);
		WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE, 0);
		WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE_UMD, pattewn);

		if (WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE) == pattewn) {
			WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE_UMD, data);
			wetuwn twue;
		}
		WWEG32_SOC15(GC, 0, mmVGT_ESGS_WING_SIZE, data);
		bweak;
	}

	wetuwn fawse;
}

static void gfx_v10_0_setup_gwbm_cam_wemapping(stwuct amdgpu_device *adev)
{
	uint32_t data;

	if (amdgpu_swiov_vf(adev))
		wetuwn;

	/*
	 * Initiawize cam_index to 0
	 * index wiww auto-inc aftew each data wwiting
	 */
	WWEG32_SOC15(GC, 0, mmGWBM_CAM_INDEX, 0);

	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		/* mmVGT_TF_WING_SIZE_UMD -> mmVGT_TF_WING_SIZE */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_WING_SIZE_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_WING_SIZE_Sienna_Cichwid) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmVGT_TF_MEMOWY_BASE_UMD -> mmVGT_TF_MEMOWY_BASE */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_MEMOWY_BASE_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_MEMOWY_BASE_Sienna_Cichwid) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmVGT_TF_MEMOWY_BASE_HI_UMD -> mmVGT_TF_MEMOWY_BASE_HI */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_MEMOWY_BASE_HI_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_MEMOWY_BASE_HI_Sienna_Cichwid) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmVGT_HS_OFFCHIP_PAWAM_UMD -> mmVGT_HS_OFFCHIP_PAWAM */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_HS_OFFCHIP_PAWAM_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_HS_OFFCHIP_PAWAM_Sienna_Cichwid) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmVGT_ESGS_WING_SIZE_UMD -> mmVGT_ESGS_WING_SIZE */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_ESGS_WING_SIZE_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_ESGS_WING_SIZE_Sienna_Cichwid) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmVGT_GSVS_WING_SIZE_UMD -> mmVGT_GSVS_WING_SIZE */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_GSVS_WING_SIZE_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_GSVS_WING_SIZE_Sienna_Cichwid) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmSPI_CONFIG_CNTW_WEMAP -> mmSPI_CONFIG_CNTW */
		data = (SOC15_WEG_OFFSET(GC, 0, mmSPI_CONFIG_CNTW_WEMAP) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmSPI_CONFIG_CNTW_Sienna_Cichwid) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		bweak;
	defauwt:
		/* mmVGT_TF_WING_SIZE_UMD -> mmVGT_TF_WING_SIZE */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_WING_SIZE_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_WING_SIZE) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmVGT_TF_MEMOWY_BASE_UMD -> mmVGT_TF_MEMOWY_BASE */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_MEMOWY_BASE_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_MEMOWY_BASE) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmVGT_TF_MEMOWY_BASE_HI_UMD -> mmVGT_TF_MEMOWY_BASE_HI */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_MEMOWY_BASE_HI_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_TF_MEMOWY_BASE_HI) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmVGT_HS_OFFCHIP_PAWAM_UMD -> mmVGT_HS_OFFCHIP_PAWAM */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_HS_OFFCHIP_PAWAM_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_HS_OFFCHIP_PAWAM) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmVGT_ESGS_WING_SIZE_UMD -> mmVGT_ESGS_WING_SIZE */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_ESGS_WING_SIZE_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_ESGS_WING_SIZE) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmVGT_GSVS_WING_SIZE_UMD -> mmVGT_GSVS_WING_SIZE */
		data = (SOC15_WEG_OFFSET(GC, 0, mmVGT_GSVS_WING_SIZE_UMD) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmVGT_GSVS_WING_SIZE) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
		WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);

		/* mmSPI_CONFIG_CNTW_WEMAP -> mmSPI_CONFIG_CNTW */
		data = (SOC15_WEG_OFFSET(GC, 0, mmSPI_CONFIG_CNTW_WEMAP) <<
			GWBM_CAM_DATA__CAM_ADDW__SHIFT) |
		       (SOC15_WEG_OFFSET(GC, 0, mmSPI_CONFIG_CNTW) <<
			GWBM_CAM_DATA__CAM_WEMAPADDW__SHIFT);
		bweak;
	}

	WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA_UPPEW, 0);
	WWEG32_SOC15(GC, 0, mmGWBM_CAM_DATA, data);
}

static void gfx_v10_0_disabwe_gpa_mode(stwuct amdgpu_device *adev)
{
	uint32_t data;

	data = WWEG32_SOC15(GC, 0, mmCPC_PSP_DEBUG);
	data |= CPC_PSP_DEBUG__GPA_OVEWWIDE_MASK;
	WWEG32_SOC15(GC, 0, mmCPC_PSP_DEBUG, data);

	data = WWEG32_SOC15(GC, 0, mmCPG_PSP_DEBUG);
	data |= CPG_PSP_DEBUG__GPA_OVEWWIDE_MASK;
	WWEG32_SOC15(GC, 0, mmCPG_PSP_DEBUG, data);
}

static int gfx_v10_0_hw_init(void *handwe)
{
	int w;
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	if (!amdgpu_emu_mode)
		gfx_v10_0_init_gowden_wegistews(adev);

	if (adev->fiwmwawe.woad_type == AMDGPU_FW_WOAD_DIWECT) {
		/**
		 * Fow gfx 10, wwc fiwmwawe woading wewies on smu fiwmwawe is
		 * woaded fiwstwy, so in diwect type, it has to woad smc ucode
		 * hewe befowe wwc.
		 */
		if (!(adev->fwags & AMD_IS_APU)) {
			w = amdgpu_pm_woad_smu_fiwmwawe(adev, NUWW);
			if (w)
				wetuwn w;
		}
		gfx_v10_0_disabwe_gpa_mode(adev);
	}

	/* if GWBM CAM not wemapped, set up the wemapping */
	if (!gfx_v10_0_check_gwbm_cam_wemapping(adev))
		gfx_v10_0_setup_gwbm_cam_wemapping(adev);

	gfx_v10_0_constants_init(adev);

	w = gfx_v10_0_wwc_wesume(adev);
	if (w)
		wetuwn w;

	/*
	 * init gowden wegistews and wwc wesume may ovewwide some wegistews,
	 * weconfig them hewe
	 */
	if (amdgpu_ip_vewsion(adev, GC_HWIP, 0) == IP_VEWSION(10, 1, 10) ||
	    amdgpu_ip_vewsion(adev, GC_HWIP, 0) == IP_VEWSION(10, 1, 1) ||
	    amdgpu_ip_vewsion(adev, GC_HWIP, 0) == IP_VEWSION(10, 1, 2))
		gfx_v10_0_tcp_hawvest(adev);

	w = gfx_v10_0_cp_wesume(adev);
	if (w)
		wetuwn w;

	if (amdgpu_ip_vewsion(adev, GC_HWIP, 0) == IP_VEWSION(10, 3, 0))
		gfx_v10_3_pwogwam_pbb_mode(adev);

	if (amdgpu_ip_vewsion(adev, GC_HWIP, 0) >= IP_VEWSION(10, 3, 0))
		gfx_v10_3_set_powew_bwake_sequence(adev);

	wetuwn w;
}

static int gfx_v10_0_hw_fini(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	amdgpu_iwq_put(adev, &adev->gfx.pwiv_weg_iwq, 0);
	amdgpu_iwq_put(adev, &adev->gfx.pwiv_inst_iwq, 0);

	/* WA added fow Vangogh asic fixing the SMU suspend faiwuwe
	 * It needs to set powew gating again duwing gfxoff contwow
	 * othewwise the gfxoff disawwowing wiww be faiwed to set.
	 */
	if (amdgpu_ip_vewsion(adev, GC_HWIP, 0) == IP_VEWSION(10, 3, 1))
		gfx_v10_0_set_powewgating_state(handwe, AMD_PG_STATE_UNGATE);

	if (!adev->no_hw_access) {
		if (amdgpu_async_gfx_wing) {
			if (amdgpu_gfx_disabwe_kgq(adev, 0))
				DWM_EWWOW("KGQ disabwe faiwed\n");
		}

		if (amdgpu_gfx_disabwe_kcq(adev, 0))
			DWM_EWWOW("KCQ disabwe faiwed\n");
	}

	if (amdgpu_swiov_vf(adev)) {
		gfx_v10_0_cp_gfx_enabwe(adev, fawse);
		/* Wemove the steps of cweawing KIQ position.
		 * It causes GFX hang when anothew Win guest is wendewing.
		 */
		wetuwn 0;
	}
	gfx_v10_0_cp_enabwe(adev, fawse);
	gfx_v10_0_enabwe_gui_idwe_intewwupt(adev, fawse);

	wetuwn 0;
}

static int gfx_v10_0_suspend(void *handwe)
{
	wetuwn gfx_v10_0_hw_fini(handwe);
}

static int gfx_v10_0_wesume(void *handwe)
{
	wetuwn gfx_v10_0_hw_init(handwe);
}

static boow gfx_v10_0_is_idwe(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	if (WEG_GET_FIEWD(WWEG32_SOC15(GC, 0, mmGWBM_STATUS),
				GWBM_STATUS, GUI_ACTIVE))
		wetuwn fawse;
	ewse
		wetuwn twue;
}

static int gfx_v10_0_wait_fow_idwe(void *handwe)
{
	unsigned int i;
	u32 tmp;
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	fow (i = 0; i < adev->usec_timeout; i++) {
		/* wead MC_STATUS */
		tmp = WWEG32_SOC15(GC, 0, mmGWBM_STATUS) &
			GWBM_STATUS__GUI_ACTIVE_MASK;

		if (!WEG_GET_FIEWD(tmp, GWBM_STATUS, GUI_ACTIVE))
			wetuwn 0;
		udeway(1);
	}
	wetuwn -ETIMEDOUT;
}

static int gfx_v10_0_soft_weset(void *handwe)
{
	u32 gwbm_soft_weset = 0;
	u32 tmp;
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	/* GWBM_STATUS */
	tmp = WWEG32_SOC15(GC, 0, mmGWBM_STATUS);
	if (tmp & (GWBM_STATUS__PA_BUSY_MASK | GWBM_STATUS__SC_BUSY_MASK |
		   GWBM_STATUS__BCI_BUSY_MASK | GWBM_STATUS__SX_BUSY_MASK |
		   GWBM_STATUS__TA_BUSY_MASK | GWBM_STATUS__DB_BUSY_MASK |
		   GWBM_STATUS__CB_BUSY_MASK | GWBM_STATUS__GDS_BUSY_MASK |
		   GWBM_STATUS__SPI_BUSY_MASK | GWBM_STATUS__GE_BUSY_NO_DMA_MASK)) {
		gwbm_soft_weset = WEG_SET_FIEWD(gwbm_soft_weset,
						GWBM_SOFT_WESET, SOFT_WESET_CP,
						1);
		gwbm_soft_weset = WEG_SET_FIEWD(gwbm_soft_weset,
						GWBM_SOFT_WESET, SOFT_WESET_GFX,
						1);
	}

	if (tmp & (GWBM_STATUS__CP_BUSY_MASK | GWBM_STATUS__CP_COHEWENCY_BUSY_MASK)) {
		gwbm_soft_weset = WEG_SET_FIEWD(gwbm_soft_weset,
						GWBM_SOFT_WESET, SOFT_WESET_CP,
						1);
	}

	/* GWBM_STATUS2 */
	tmp = WWEG32_SOC15(GC, 0, mmGWBM_STATUS2);
	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
		if (WEG_GET_FIEWD(tmp, GWBM_STATUS2, WWC_BUSY_Sienna_Cichwid))
			gwbm_soft_weset = WEG_SET_FIEWD(gwbm_soft_weset,
							GWBM_SOFT_WESET,
							SOFT_WESET_WWC,
							1);
		bweak;
	defauwt:
		if (WEG_GET_FIEWD(tmp, GWBM_STATUS2, WWC_BUSY))
			gwbm_soft_weset = WEG_SET_FIEWD(gwbm_soft_weset,
							GWBM_SOFT_WESET,
							SOFT_WESET_WWC,
							1);
		bweak;
	}

	if (gwbm_soft_weset) {
		/* stop the wwc */
		gfx_v10_0_wwc_stop(adev);

		/* Disabwe GFX pawsing/pwefetching */
		gfx_v10_0_cp_gfx_enabwe(adev, fawse);

		/* Disabwe MEC pawsing/pwefetching */
		gfx_v10_0_cp_compute_enabwe(adev, fawse);

		if (gwbm_soft_weset) {
			tmp = WWEG32_SOC15(GC, 0, mmGWBM_SOFT_WESET);
			tmp |= gwbm_soft_weset;
			dev_info(adev->dev, "GWBM_SOFT_WESET=0x%08X\n", tmp);
			WWEG32_SOC15(GC, 0, mmGWBM_SOFT_WESET, tmp);
			tmp = WWEG32_SOC15(GC, 0, mmGWBM_SOFT_WESET);

			udeway(50);

			tmp &= ~gwbm_soft_weset;
			WWEG32_SOC15(GC, 0, mmGWBM_SOFT_WESET, tmp);
			tmp = WWEG32_SOC15(GC, 0, mmGWBM_SOFT_WESET);
		}

		/* Wait a wittwe fow things to settwe down */
		udeway(50);
	}
	wetuwn 0;
}

static uint64_t gfx_v10_0_get_gpu_cwock_countew(stwuct amdgpu_device *adev)
{
	uint64_t cwock, cwock_wo, cwock_hi, hi_check;

	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 3):
	case IP_VEWSION(10, 1, 4):
		pweempt_disabwe();
		cwock_hi = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_UPPEW_Cyan_Skiwwfish);
		cwock_wo = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_WOWEW_Cyan_Skiwwfish);
		hi_check = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_UPPEW_Cyan_Skiwwfish);
		/* The SMUIO TSC cwock fwequency is 100MHz, which sets 32-bit cawwy ovew
		 * woughwy evewy 42 seconds.
		 */
		if (hi_check != cwock_hi) {
			cwock_wo = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_WOWEW_Cyan_Skiwwfish);
			cwock_hi = hi_check;
		}
		pweempt_enabwe();
		cwock = cwock_wo | (cwock_hi << 32UWW);
		bweak;
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		pweempt_disabwe();
		cwock_hi = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_UPPEW_Vangogh);
		cwock_wo = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_WOWEW_Vangogh);
		hi_check = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_UPPEW_Vangogh);
		/* The SMUIO TSC cwock fwequency is 100MHz, which sets 32-bit cawwy ovew
		 * woughwy evewy 42 seconds.
		 */
		if (hi_check != cwock_hi) {
			cwock_wo = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_WOWEW_Vangogh);
			cwock_hi = hi_check;
		}
		pweempt_enabwe();
		cwock = cwock_wo | (cwock_hi << 32UWW);
		bweak;
	case IP_VEWSION(10, 3, 6):
		pweempt_disabwe();
		cwock_hi = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_UPPEW_GC_10_3_6);
		cwock_wo = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_WOWEW_GC_10_3_6);
		hi_check = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_UPPEW_GC_10_3_6);
		/* The SMUIO TSC cwock fwequency is 100MHz, which sets 32-bit cawwy ovew
		 * woughwy evewy 42 seconds.
		 */
		if (hi_check != cwock_hi) {
			cwock_wo = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_WOWEW_GC_10_3_6);
			cwock_hi = hi_check;
		}
		pweempt_enabwe();
		cwock = cwock_wo | (cwock_hi << 32UWW);
		bweak;
	defauwt:
		pweempt_disabwe();
		cwock_hi = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_UPPEW);
		cwock_wo = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_WOWEW);
		hi_check = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_UPPEW);
		/* The SMUIO TSC cwock fwequency is 100MHz, which sets 32-bit cawwy ovew
		 * woughwy evewy 42 seconds.
		 */
		if (hi_check != cwock_hi) {
			cwock_wo = WWEG32_SOC15_NO_KIQ(SMUIO, 0, mmGOWDEN_TSC_COUNT_WOWEW);
			cwock_hi = hi_check;
		}
		pweempt_enabwe();
		cwock = cwock_wo | (cwock_hi << 32UWW);
		bweak;
	}
	wetuwn cwock;
}

static void gfx_v10_0_wing_emit_gds_switch(stwuct amdgpu_wing *wing,
					   uint32_t vmid,
					   uint32_t gds_base, uint32_t gds_size,
					   uint32_t gws_base, uint32_t gws_size,
					   uint32_t oa_base, uint32_t oa_size)
{
	stwuct amdgpu_device *adev = wing->adev;

	/* GDS Base */
	gfx_v10_0_wwite_data_to_weg(wing, 0, fawse,
				    SOC15_WEG_OFFSET(GC, 0, mmGDS_VMID0_BASE) + 2 * vmid,
				    gds_base);

	/* GDS Size */
	gfx_v10_0_wwite_data_to_weg(wing, 0, fawse,
				    SOC15_WEG_OFFSET(GC, 0, mmGDS_VMID0_SIZE) + 2 * vmid,
				    gds_size);

	/* GWS */
	gfx_v10_0_wwite_data_to_weg(wing, 0, fawse,
				    SOC15_WEG_OFFSET(GC, 0, mmGDS_GWS_VMID0) + vmid,
				    gws_size << GDS_GWS_VMID0__SIZE__SHIFT | gws_base);

	/* OA */
	gfx_v10_0_wwite_data_to_weg(wing, 0, fawse,
				    SOC15_WEG_OFFSET(GC, 0, mmGDS_OA_VMID0) + vmid,
				    (1 << (oa_size + oa_base)) - (1 << oa_base));
}

static int gfx_v10_0_eawwy_init(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	adev->gfx.funcs = &gfx_v10_0_gfx_funcs;

	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 10):
	case IP_VEWSION(10, 1, 1):
	case IP_VEWSION(10, 1, 2):
	case IP_VEWSION(10, 1, 3):
	case IP_VEWSION(10, 1, 4):
		adev->gfx.num_gfx_wings = GFX10_NUM_GFX_WINGS_NV1X;
		bweak;
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		adev->gfx.num_gfx_wings = GFX10_NUM_GFX_WINGS_Sienna_Cichwid;
		bweak;
	defauwt:
		bweak;
	}

	adev->gfx.num_compute_wings = min(amdgpu_gfx_get_num_kcq(adev),
					  AMDGPU_MAX_COMPUTE_WINGS);

	gfx_v10_0_set_kiq_pm4_funcs(adev);
	gfx_v10_0_set_wing_funcs(adev);
	gfx_v10_0_set_iwq_funcs(adev);
	gfx_v10_0_set_gds_init(adev);
	gfx_v10_0_set_wwc_funcs(adev);
	gfx_v10_0_set_mqd_funcs(adev);

	/* init wwcg weg access ctww */
	gfx_v10_0_init_wwcg_weg_access_ctww(adev);

	wetuwn gfx_v10_0_init_micwocode(adev);
}

static int gfx_v10_0_wate_init(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;
	int w;

	w = amdgpu_iwq_get(adev, &adev->gfx.pwiv_weg_iwq, 0);
	if (w)
		wetuwn w;

	w = amdgpu_iwq_get(adev, &adev->gfx.pwiv_inst_iwq, 0);
	if (w)
		wetuwn w;

	wetuwn 0;
}

static boow gfx_v10_0_is_wwc_enabwed(stwuct amdgpu_device *adev)
{
	uint32_t wwc_cntw;

	/* if WWC is not enabwed, do nothing */
	wwc_cntw = WWEG32_SOC15(GC, 0, mmWWC_CNTW);
	wetuwn (WEG_GET_FIEWD(wwc_cntw, WWC_CNTW, WWC_ENABWE_F32)) ? twue : fawse;
}

static void gfx_v10_0_set_safe_mode(stwuct amdgpu_device *adev, int xcc_id)
{
	uint32_t data;
	unsigned int i;

	data = WWC_SAFE_MODE__CMD_MASK;
	data |= (1 << WWC_SAFE_MODE__MESSAGE__SHIFT);

	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		WWEG32_SOC15(GC, 0, mmWWC_SAFE_MODE_Sienna_Cichwid, data);

		/* wait fow WWC_SAFE_MODE */
		fow (i = 0; i < adev->usec_timeout; i++) {
			if (!WEG_GET_FIEWD(WWEG32_SOC15(GC, 0, mmWWC_SAFE_MODE_Sienna_Cichwid),
					   WWC_SAFE_MODE, CMD))
				bweak;
			udeway(1);
		}
		bweak;
	defauwt:
		WWEG32_SOC15(GC, 0, mmWWC_SAFE_MODE, data);

		/* wait fow WWC_SAFE_MODE */
		fow (i = 0; i < adev->usec_timeout; i++) {
			if (!WEG_GET_FIEWD(WWEG32_SOC15(GC, 0, mmWWC_SAFE_MODE),
					   WWC_SAFE_MODE, CMD))
				bweak;
			udeway(1);
		}
		bweak;
	}
}

static void gfx_v10_0_unset_safe_mode(stwuct amdgpu_device *adev, int xcc_id)
{
	uint32_t data;

	data = WWC_SAFE_MODE__CMD_MASK;
	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		WWEG32_SOC15(GC, 0, mmWWC_SAFE_MODE_Sienna_Cichwid, data);
		bweak;
	defauwt:
		WWEG32_SOC15(GC, 0, mmWWC_SAFE_MODE, data);
		bweak;
	}
}

static void gfx_v10_0_update_medium_gwain_cwock_gating(stwuct amdgpu_device *adev,
						      boow enabwe)
{
	uint32_t data, def;

	if (!(adev->cg_fwags & (AMD_CG_SUPPOWT_GFX_MGCG | AMD_CG_SUPPOWT_GFX_MGWS)))
		wetuwn;

	/* It is disabwed by HW by defauwt */
	if (enabwe && (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_MGCG)) {
		/* 0 - Disabwe some bwocks' MGCG */
		WWEG32_SOC15(GC, 0, mmGWBM_GFX_INDEX, 0xe0000000);
		WWEG32_SOC15(GC, 0, mmCGTT_WD_CWK_CTWW, 0xff000000);
		WWEG32_SOC15(GC, 0, mmCGTT_VGT_CWK_CTWW, 0xff000000);
		WWEG32_SOC15(GC, 0, mmCGTT_IA_CWK_CTWW, 0xff000000);

		/* 1 - WWC_CGTT_MGCG_OVEWWIDE */
		def = data = WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE);
		data &= ~(WWC_CGTT_MGCG_OVEWWIDE__GWBM_CGTT_SCWK_OVEWWIDE_MASK |
			  WWC_CGTT_MGCG_OVEWWIDE__WWC_CGTT_SCWK_OVEWWIDE_MASK |
			  WWC_CGTT_MGCG_OVEWWIDE__GFXIP_MGCG_OVEWWIDE_MASK |
			  WWC_CGTT_MGCG_OVEWWIDE__GFXIP_MGWS_OVEWWIDE_MASK |
			  WWC_CGTT_MGCG_OVEWWIDE__GFXIP_FGCG_OVEWWIDE_MASK |
			  WWC_CGTT_MGCG_OVEWWIDE__ENABWE_CGTS_WEGACY_MASK);

		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE, data);

		/* MGWS is a gwobaw fwag to contwow aww MGWS in GFX */
		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_MGWS) {
			/* 2 - WWC memowy Wight sweep */
			if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_WWC_WS) {
				def = data = WWEG32_SOC15(GC, 0, mmWWC_MEM_SWP_CNTW);
				data |= WWC_MEM_SWP_CNTW__WWC_MEM_WS_EN_MASK;
				if (def != data)
					WWEG32_SOC15(GC, 0, mmWWC_MEM_SWP_CNTW, data);
			}
			/* 3 - CP memowy Wight sweep */
			if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_CP_WS) {
				def = data = WWEG32_SOC15(GC, 0, mmCP_MEM_SWP_CNTW);
				data |= CP_MEM_SWP_CNTW__CP_MEM_WS_EN_MASK;
				if (def != data)
					WWEG32_SOC15(GC, 0, mmCP_MEM_SWP_CNTW, data);
			}
		}
	} ewse if (!enabwe || !(adev->cg_fwags & AMD_CG_SUPPOWT_GFX_MGCG)) {
		/* 1 - MGCG_OVEWWIDE */
		def = data = WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE);
		data |= (WWC_CGTT_MGCG_OVEWWIDE__WWC_CGTT_SCWK_OVEWWIDE_MASK |
			 WWC_CGTT_MGCG_OVEWWIDE__GWBM_CGTT_SCWK_OVEWWIDE_MASK |
			 WWC_CGTT_MGCG_OVEWWIDE__GFXIP_MGCG_OVEWWIDE_MASK |
			 WWC_CGTT_MGCG_OVEWWIDE__GFXIP_MGWS_OVEWWIDE_MASK |
			 WWC_CGTT_MGCG_OVEWWIDE__GFXIP_FGCG_OVEWWIDE_MASK |
			 WWC_CGTT_MGCG_OVEWWIDE__ENABWE_CGTS_WEGACY_MASK);
		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE, data);

		/* 2 - disabwe MGWS in CP */
		data = WWEG32_SOC15(GC, 0, mmCP_MEM_SWP_CNTW);
		if (data & CP_MEM_SWP_CNTW__CP_MEM_WS_EN_MASK) {
			data &= ~CP_MEM_SWP_CNTW__CP_MEM_WS_EN_MASK;
			WWEG32_SOC15(GC, 0, mmCP_MEM_SWP_CNTW, data);
		}

		/* 3 - disabwe MGWS in WWC */
		data = WWEG32_SOC15(GC, 0, mmWWC_MEM_SWP_CNTW);
		if (data & WWC_MEM_SWP_CNTW__WWC_MEM_WS_EN_MASK) {
			data &= ~WWC_MEM_SWP_CNTW__WWC_MEM_WS_EN_MASK;
			WWEG32_SOC15(GC, 0, mmWWC_MEM_SWP_CNTW, data);
		}

	}
}

static void gfx_v10_0_update_3d_cwock_gating(stwuct amdgpu_device *adev,
					   boow enabwe)
{
	uint32_t data, def;

	if (!(adev->cg_fwags & (AMD_CG_SUPPOWT_GFX_3D_CGCG | AMD_CG_SUPPOWT_GFX_3D_CGWS)))
		wetuwn;

	/* Enabwe 3D CGCG/CGWS */
	if (enabwe) {
		/* wwite cmd to cweaw cgcg/cgws ov */
		def = data = WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE);

		/* unset CGCG ovewwide */
		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_3D_CGCG)
			data &= ~WWC_CGTT_MGCG_OVEWWIDE__GFXIP_GFX3D_CG_OVEWWIDE_MASK;

		/* update CGCG and CGWS ovewwide bits */
		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE, data);

		/* enabwe 3Dcgcg FSM(0x0000363f) */
		def = WWEG32_SOC15(GC, 0, mmWWC_CGCG_CGWS_CTWW_3D);
		data = 0;

		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_3D_CGCG)
			data = (0x36 << WWC_CGCG_CGWS_CTWW_3D__CGCG_GFX_IDWE_THWESHOWD__SHIFT) |
				WWC_CGCG_CGWS_CTWW_3D__CGCG_EN_MASK;

		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_3D_CGWS)
			data |= (0x000F << WWC_CGCG_CGWS_CTWW_3D__CGWS_WEP_COMPANSAT_DEWAY__SHIFT) |
				WWC_CGCG_CGWS_CTWW_3D__CGWS_EN_MASK;

		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CGCG_CGWS_CTWW_3D, data);

		/* set IDWE_POWW_COUNT(0x00900100) */
		def = WWEG32_SOC15(GC, 0, mmCP_WB_WPTW_POWW_CNTW);
		data = (0x0100 << CP_WB_WPTW_POWW_CNTW__POWW_FWEQUENCY__SHIFT) |
			(0x0090 << CP_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT);
		if (def != data)
			WWEG32_SOC15(GC, 0, mmCP_WB_WPTW_POWW_CNTW, data);
	} ewse {
		/* Disabwe CGCG/CGWS */
		def = data = WWEG32_SOC15(GC, 0, mmWWC_CGCG_CGWS_CTWW_3D);

		/* disabwe cgcg, cgws shouwd be disabwed */
		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_3D_CGCG)
			data &= ~WWC_CGCG_CGWS_CTWW_3D__CGCG_EN_MASK;

		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_3D_CGWS)
			data &= ~WWC_CGCG_CGWS_CTWW_3D__CGWS_EN_MASK;

		/* disabwe cgcg and cgws in FSM */
		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CGCG_CGWS_CTWW_3D, data);
	}
}

static void gfx_v10_0_update_coawse_gwain_cwock_gating(stwuct amdgpu_device *adev,
						      boow enabwe)
{
	uint32_t def, data;

	if (!(adev->cg_fwags & (AMD_CG_SUPPOWT_GFX_CGCG | AMD_CG_SUPPOWT_GFX_CGWS)))
		wetuwn;

	if (enabwe) {
		def = data = WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE);

		/* unset CGCG ovewwide */
		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_CGCG)
			data &= ~WWC_CGTT_MGCG_OVEWWIDE__GFXIP_CGCG_OVEWWIDE_MASK;

		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_CGWS)
			data &= ~WWC_CGTT_MGCG_OVEWWIDE__GFXIP_CGWS_OVEWWIDE_MASK;

		/* update CGCG and CGWS ovewwide bits */
		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE, data);

		/* enabwe cgcg FSM(0x0000363F) */
		def = WWEG32_SOC15(GC, 0, mmWWC_CGCG_CGWS_CTWW);
		data = 0;

		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_CGCG)
			data = (0x36 << WWC_CGCG_CGWS_CTWW__CGCG_GFX_IDWE_THWESHOWD__SHIFT) |
				WWC_CGCG_CGWS_CTWW__CGCG_EN_MASK;

		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_CGWS)
			data |= (0x000F << WWC_CGCG_CGWS_CTWW__CGWS_WEP_COMPANSAT_DEWAY__SHIFT) |
				WWC_CGCG_CGWS_CTWW__CGWS_EN_MASK;

		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CGCG_CGWS_CTWW, data);

		/* set IDWE_POWW_COUNT(0x00900100) */
		def = WWEG32_SOC15(GC, 0, mmCP_WB_WPTW_POWW_CNTW);
		data = (0x0100 << CP_WB_WPTW_POWW_CNTW__POWW_FWEQUENCY__SHIFT) |
			(0x0090 << CP_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT);
		if (def != data)
			WWEG32_SOC15(GC, 0, mmCP_WB_WPTW_POWW_CNTW, data);
	} ewse {
		def = data = WWEG32_SOC15(GC, 0, mmWWC_CGCG_CGWS_CTWW);

		/* weset CGCG/CGWS bits */
		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_CGCG)
			data &= ~WWC_CGCG_CGWS_CTWW__CGCG_EN_MASK;

		if (adev->cg_fwags & AMD_CG_SUPPOWT_GFX_CGWS)
			data &= ~WWC_CGCG_CGWS_CTWW__CGWS_EN_MASK;

		/* disabwe cgcg and cgws in FSM */
		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CGCG_CGWS_CTWW, data);
	}
}

static void gfx_v10_0_update_fine_gwain_cwock_gating(stwuct amdgpu_device *adev,
						      boow enabwe)
{
	uint32_t def, data;

	if (!(adev->cg_fwags & AMD_CG_SUPPOWT_GFX_FGCG))
		wetuwn;

	if (enabwe) {
		def = data = WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE);
		/* unset FGCG ovewwide */
		data &= ~WWC_CGTT_MGCG_OVEWWIDE__GFXIP_FGCG_OVEWWIDE_MASK;
		/* update FGCG ovewwide bits */
		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE, data);

		def = data = WWEG32_SOC15(GC, 0, mmWWC_CWK_CNTW);
		/* unset WWC SWAM CWK GATEW ovewwide */
		data &= ~WWC_CWK_CNTW__WWC_SWAM_CWK_GATEW_OVEWWIDE_MASK;
		/* update WWC SWAM CWK GATEW ovewwide bits */
		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CWK_CNTW, data);
	} ewse {
		def = data = WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE);
		/* weset FGCG bits */
		data |= WWC_CGTT_MGCG_OVEWWIDE__GFXIP_FGCG_OVEWWIDE_MASK;
		/* disabwe FGCG*/
		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE, data);

		def = data = WWEG32_SOC15(GC, 0, mmWWC_CWK_CNTW);
		/* weset WWC SWAM CWK GATEW bits */
		data |= WWC_CWK_CNTW__WWC_SWAM_CWK_GATEW_OVEWWIDE_MASK;
		/* disabwe WWC SWAM CWK*/
		if (def != data)
			WWEG32_SOC15(GC, 0, mmWWC_CWK_CNTW, data);
	}
}

static void gfx_v10_0_appwy_medium_gwain_cwock_gating_wowkawound(stwuct amdgpu_device *adev)
{
	uint32_t weg_data = 0;
	uint32_t weg_idx = 0;
	uint32_t i;

	const uint32_t tcp_ctww_wegs[] = {
		mmCGTS_SA0_WGP00_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP00_CU1_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP01_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP01_CU1_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP02_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP02_CU1_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP10_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP10_CU1_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP11_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP11_CU1_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP12_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP12_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP00_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP00_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP01_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP01_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP02_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP02_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP10_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP10_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP11_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP11_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP12_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP12_CU1_TCP_CTWW_WEG
	};

	const uint32_t tcp_ctww_wegs_nv12[] = {
		mmCGTS_SA0_WGP00_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP00_CU1_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP01_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP01_CU1_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP02_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP02_CU1_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP10_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP10_CU1_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP11_CU0_TCP_CTWW_WEG,
		mmCGTS_SA0_WGP11_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP00_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP00_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP01_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP01_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP02_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP02_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP10_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP10_CU1_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP11_CU0_TCP_CTWW_WEG,
		mmCGTS_SA1_WGP11_CU1_TCP_CTWW_WEG,
	};

	const uint32_t sm_ctww_wegs[] = {
		mmCGTS_SA0_QUAD0_SM_CTWW_WEG,
		mmCGTS_SA0_QUAD1_SM_CTWW_WEG,
		mmCGTS_SA1_QUAD0_SM_CTWW_WEG,
		mmCGTS_SA1_QUAD1_SM_CTWW_WEG
	};

	if (amdgpu_ip_vewsion(adev, GC_HWIP, 0) == IP_VEWSION(10, 1, 2)) {
		fow (i = 0; i < AWWAY_SIZE(tcp_ctww_wegs_nv12); i++) {
			weg_idx = adev->weg_offset[GC_HWIP][0][mmCGTS_SA0_WGP00_CU0_TCP_CTWW_WEG_BASE_IDX] +
				  tcp_ctww_wegs_nv12[i];
			weg_data = WWEG32(weg_idx);
			weg_data |= CGTS_SA0_WGP00_CU0_TCP_CTWW_WEG__TCPI_WS_OVEWWIDE_MASK;
			WWEG32(weg_idx, weg_data);
		}
	} ewse {
		fow (i = 0; i < AWWAY_SIZE(tcp_ctww_wegs); i++) {
			weg_idx = adev->weg_offset[GC_HWIP][0][mmCGTS_SA0_WGP00_CU0_TCP_CTWW_WEG_BASE_IDX] +
				  tcp_ctww_wegs[i];
			weg_data = WWEG32(weg_idx);
			weg_data |= CGTS_SA0_WGP00_CU0_TCP_CTWW_WEG__TCPI_WS_OVEWWIDE_MASK;
			WWEG32(weg_idx, weg_data);
		}
	}

	fow (i = 0; i < AWWAY_SIZE(sm_ctww_wegs); i++) {
		weg_idx = adev->weg_offset[GC_HWIP][0][mmCGTS_SA0_QUAD0_SM_CTWW_WEG_BASE_IDX] +
			  sm_ctww_wegs[i];
		weg_data = WWEG32(weg_idx);
		weg_data &= ~CGTS_SA0_QUAD0_SM_CTWW_WEG__SM_MODE_MASK;
		weg_data |= 2 << CGTS_SA0_QUAD0_SM_CTWW_WEG__SM_MODE__SHIFT;
		WWEG32(weg_idx, weg_data);
	}
}

static int gfx_v10_0_update_gfx_cwock_gating(stwuct amdgpu_device *adev,
					    boow enabwe)
{
	amdgpu_gfx_wwc_entew_safe_mode(adev, 0);

	if (enabwe) {
		/* enabwe FGCG fiwstwy*/
		gfx_v10_0_update_fine_gwain_cwock_gating(adev, enabwe);
		/* CGCG/CGWS shouwd be enabwed aftew MGCG/MGWS
		 * ===  MGCG + MGWS ===
		 */
		gfx_v10_0_update_medium_gwain_cwock_gating(adev, enabwe);
		/* ===  CGCG /CGWS fow GFX 3D Onwy === */
		gfx_v10_0_update_3d_cwock_gating(adev, enabwe);
		/* ===  CGCG + CGWS === */
		gfx_v10_0_update_coawse_gwain_cwock_gating(adev, enabwe);

		if ((amdgpu_ip_vewsion(adev, GC_HWIP, 0) ==
		     IP_VEWSION(10, 1, 10)) ||
		    (amdgpu_ip_vewsion(adev, GC_HWIP, 0) ==
		     IP_VEWSION(10, 1, 1)) ||
		    (amdgpu_ip_vewsion(adev, GC_HWIP, 0) ==
		     IP_VEWSION(10, 1, 2)))
			gfx_v10_0_appwy_medium_gwain_cwock_gating_wowkawound(adev);
	} ewse {
		/* CGCG/CGWS shouwd be disabwed befowe MGCG/MGWS
		 * ===  CGCG + CGWS ===
		 */
		gfx_v10_0_update_coawse_gwain_cwock_gating(adev, enabwe);
		/* ===  CGCG /CGWS fow GFX 3D Onwy === */
		gfx_v10_0_update_3d_cwock_gating(adev, enabwe);
		/* ===  MGCG + MGWS === */
		gfx_v10_0_update_medium_gwain_cwock_gating(adev, enabwe);
		/* disabwe fgcg at wast*/
		gfx_v10_0_update_fine_gwain_cwock_gating(adev, enabwe);
	}

	if (adev->cg_fwags &
	    (AMD_CG_SUPPOWT_GFX_MGCG |
	     AMD_CG_SUPPOWT_GFX_CGWS |
	     AMD_CG_SUPPOWT_GFX_CGCG |
	     AMD_CG_SUPPOWT_GFX_3D_CGCG |
	     AMD_CG_SUPPOWT_GFX_3D_CGWS))
		gfx_v10_0_enabwe_gui_idwe_intewwupt(adev, enabwe);

	amdgpu_gfx_wwc_exit_safe_mode(adev, 0);

	wetuwn 0;
}

static void gfx_v10_0_update_spm_vmid_intewnaw(stwuct amdgpu_device *adev,
					       unsigned int vmid)
{
	u32 data;

	/* not fow *_SOC15 */
	data = WWEG32_SOC15_NO_KIQ(GC, 0, mmWWC_SPM_MC_CNTW);

	data &= ~WWC_SPM_MC_CNTW__WWC_SPM_VMID_MASK;
	data |= (vmid & WWC_SPM_MC_CNTW__WWC_SPM_VMID_MASK) << WWC_SPM_MC_CNTW__WWC_SPM_VMID__SHIFT;

	WWEG32_SOC15_NO_KIQ(GC, 0, mmWWC_SPM_MC_CNTW, data);
}

static void gfx_v10_0_update_spm_vmid(stwuct amdgpu_device *adev, unsigned int vmid)
{
	amdgpu_gfx_off_ctww(adev, fawse);

	gfx_v10_0_update_spm_vmid_intewnaw(adev, vmid);

	amdgpu_gfx_off_ctww(adev, twue);
}

static boow gfx_v10_0_check_wwcg_wange(stwuct amdgpu_device *adev,
					uint32_t offset,
					stwuct soc15_weg_wwcg *entwies, int aww_size)
{
	int i;
	uint32_t weg;

	if (!entwies)
		wetuwn fawse;

	fow (i = 0; i < aww_size; i++) {
		const stwuct soc15_weg_wwcg *entwy;

		entwy = &entwies[i];
		weg = adev->weg_offset[entwy->hwip][entwy->instance][entwy->segment] + entwy->weg;
		if (offset == weg)
			wetuwn twue;
	}

	wetuwn fawse;
}

static boow gfx_v10_0_is_wwcg_access_wange(stwuct amdgpu_device *adev, u32 offset)
{
	wetuwn gfx_v10_0_check_wwcg_wange(adev, offset, NUWW, 0);
}

static void gfx_v10_cntw_powew_gating(stwuct amdgpu_device *adev, boow enabwe)
{
	u32 data = WWEG32_SOC15(GC, 0, mmWWC_PG_CNTW);

	if (enabwe && (adev->pg_fwags & AMD_PG_SUPPOWT_GFX_PG))
		data |= WWC_PG_CNTW__GFX_POWEW_GATING_ENABWE_MASK;
	ewse
		data &= ~WWC_PG_CNTW__GFX_POWEW_GATING_ENABWE_MASK;

	WWEG32_SOC15(GC, 0, mmWWC_PG_CNTW, data);

	/*
	 * CGPG enabwement wequiwed and the wegistew to pwogwam the hystewesis vawue
	 * WWC_PG_DEWAY_3.CGCG_ACTIVE_BEFOWE_CGPG to the desiwed CGPG hystewesis vawue
	 * in wefcwk count. Note that WWC FW is modified to take 16 bits fwom
	 * WWC_PG_DEWAY_3[15:0] as the hystewesis instead of just 8 bits.
	 *
	 * The wecommendation fwom WWC team is setting WWC_PG_DEWAY_3 to 200us as pawt)
	 * of CGPG enabwement stawting point.
	 * Powew/pewfowmance team wiww optimize it and might give a new vawue watew.
	 */
	if (enabwe && (adev->pg_fwags & AMD_PG_SUPPOWT_GFX_PG)) {
		switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
		case IP_VEWSION(10, 3, 1):
		case IP_VEWSION(10, 3, 3):
		case IP_VEWSION(10, 3, 6):
		case IP_VEWSION(10, 3, 7):
			data = 0x4E20 & WWC_PG_DEWAY_3__CGCG_ACTIVE_BEFOWE_CGPG_MASK_Vangogh;
			WWEG32_SOC15(GC, 0, mmWWC_PG_DEWAY_3, data);
			bweak;
		defauwt:
			bweak;
		}
	}
}

static void gfx_v10_cntw_pg(stwuct amdgpu_device *adev, boow enabwe)
{
	amdgpu_gfx_wwc_entew_safe_mode(adev, 0);

	gfx_v10_cntw_powew_gating(adev, enabwe);

	amdgpu_gfx_wwc_exit_safe_mode(adev, 0);
}

static const stwuct amdgpu_wwc_funcs gfx_v10_0_wwc_funcs = {
	.is_wwc_enabwed = gfx_v10_0_is_wwc_enabwed,
	.set_safe_mode = gfx_v10_0_set_safe_mode,
	.unset_safe_mode = gfx_v10_0_unset_safe_mode,
	.init = gfx_v10_0_wwc_init,
	.get_csb_size = gfx_v10_0_get_csb_size,
	.get_csb_buffew = gfx_v10_0_get_csb_buffew,
	.wesume = gfx_v10_0_wwc_wesume,
	.stop = gfx_v10_0_wwc_stop,
	.weset = gfx_v10_0_wwc_weset,
	.stawt = gfx_v10_0_wwc_stawt,
	.update_spm_vmid = gfx_v10_0_update_spm_vmid,
};

static const stwuct amdgpu_wwc_funcs gfx_v10_0_wwc_funcs_swiov = {
	.is_wwc_enabwed = gfx_v10_0_is_wwc_enabwed,
	.set_safe_mode = gfx_v10_0_set_safe_mode,
	.unset_safe_mode = gfx_v10_0_unset_safe_mode,
	.init = gfx_v10_0_wwc_init,
	.get_csb_size = gfx_v10_0_get_csb_size,
	.get_csb_buffew = gfx_v10_0_get_csb_buffew,
	.wesume = gfx_v10_0_wwc_wesume,
	.stop = gfx_v10_0_wwc_stop,
	.weset = gfx_v10_0_wwc_weset,
	.stawt = gfx_v10_0_wwc_stawt,
	.update_spm_vmid = gfx_v10_0_update_spm_vmid,
	.is_wwcg_access_wange = gfx_v10_0_is_wwcg_access_wange,
};

static int gfx_v10_0_set_powewgating_state(void *handwe,
					  enum amd_powewgating_state state)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;
	boow enabwe = (state == AMD_PG_STATE_GATE);

	if (amdgpu_swiov_vf(adev))
		wetuwn 0;

	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 10):
	case IP_VEWSION(10, 1, 1):
	case IP_VEWSION(10, 1, 2):
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
		amdgpu_gfx_off_ctww(adev, enabwe);
		bweak;
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 7):
		if (!enabwe)
			amdgpu_gfx_off_ctww(adev, fawse);

		gfx_v10_cntw_pg(adev, enabwe);

		if (enabwe)
			amdgpu_gfx_off_ctww(adev, twue);

		bweak;
	defauwt:
		bweak;
	}
	wetuwn 0;
}

static int gfx_v10_0_set_cwockgating_state(void *handwe,
					  enum amd_cwockgating_state state)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	if (amdgpu_swiov_vf(adev))
		wetuwn 0;

	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 10):
	case IP_VEWSION(10, 1, 1):
	case IP_VEWSION(10, 1, 2):
	case IP_VEWSION(10, 3, 0):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		gfx_v10_0_update_gfx_cwock_gating(adev,
						 state == AMD_CG_STATE_GATE);
		bweak;
	defauwt:
		bweak;
	}
	wetuwn 0;
}

static void gfx_v10_0_get_cwockgating_state(void *handwe, u64 *fwags)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;
	int data;

	/* AMD_CG_SUPPOWT_GFX_FGCG */
	data = WWEG32_KIQ(SOC15_WEG_OFFSET(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE));
	if (!(data & WWC_CGTT_MGCG_OVEWWIDE__GFXIP_FGCG_OVEWWIDE_MASK))
		*fwags |= AMD_CG_SUPPOWT_GFX_FGCG;

	/* AMD_CG_SUPPOWT_GFX_MGCG */
	data = WWEG32_KIQ(SOC15_WEG_OFFSET(GC, 0, mmWWC_CGTT_MGCG_OVEWWIDE));
	if (!(data & WWC_CGTT_MGCG_OVEWWIDE__GFXIP_MGCG_OVEWWIDE_MASK))
		*fwags |= AMD_CG_SUPPOWT_GFX_MGCG;

	/* AMD_CG_SUPPOWT_GFX_CGCG */
	data = WWEG32_KIQ(SOC15_WEG_OFFSET(GC, 0, mmWWC_CGCG_CGWS_CTWW));
	if (data & WWC_CGCG_CGWS_CTWW__CGCG_EN_MASK)
		*fwags |= AMD_CG_SUPPOWT_GFX_CGCG;

	/* AMD_CG_SUPPOWT_GFX_CGWS */
	if (data & WWC_CGCG_CGWS_CTWW__CGWS_EN_MASK)
		*fwags |= AMD_CG_SUPPOWT_GFX_CGWS;

	/* AMD_CG_SUPPOWT_GFX_WWC_WS */
	data = WWEG32_KIQ(SOC15_WEG_OFFSET(GC, 0, mmWWC_MEM_SWP_CNTW));
	if (data & WWC_MEM_SWP_CNTW__WWC_MEM_WS_EN_MASK)
		*fwags |= AMD_CG_SUPPOWT_GFX_WWC_WS | AMD_CG_SUPPOWT_GFX_MGWS;

	/* AMD_CG_SUPPOWT_GFX_CP_WS */
	data = WWEG32_KIQ(SOC15_WEG_OFFSET(GC, 0, mmCP_MEM_SWP_CNTW));
	if (data & CP_MEM_SWP_CNTW__CP_MEM_WS_EN_MASK)
		*fwags |= AMD_CG_SUPPOWT_GFX_CP_WS | AMD_CG_SUPPOWT_GFX_MGWS;

	/* AMD_CG_SUPPOWT_GFX_3D_CGCG */
	data = WWEG32_KIQ(SOC15_WEG_OFFSET(GC, 0, mmWWC_CGCG_CGWS_CTWW_3D));
	if (data & WWC_CGCG_CGWS_CTWW_3D__CGCG_EN_MASK)
		*fwags |= AMD_CG_SUPPOWT_GFX_3D_CGCG;

	/* AMD_CG_SUPPOWT_GFX_3D_CGWS */
	if (data & WWC_CGCG_CGWS_CTWW_3D__CGWS_EN_MASK)
		*fwags |= AMD_CG_SUPPOWT_GFX_3D_CGWS;
}

static u64 gfx_v10_0_wing_get_wptw_gfx(stwuct amdgpu_wing *wing)
{
	/* gfx10 is 32bit wptw*/
	wetuwn *(uint32_t *)wing->wptw_cpu_addw;
}

static u64 gfx_v10_0_wing_get_wptw_gfx(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	u64 wptw;

	/* XXX check if swapping is necessawy on BE */
	if (wing->use_doowbeww) {
		wptw = atomic64_wead((atomic64_t *)wing->wptw_cpu_addw);
	} ewse {
		wptw = WWEG32_SOC15(GC, 0, mmCP_WB0_WPTW);
		wptw += (u64)WWEG32_SOC15(GC, 0, mmCP_WB0_WPTW_HI) << 32;
	}

	wetuwn wptw;
}

static void gfx_v10_0_wing_set_wptw_gfx(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	uint32_t *wptw_saved;
	uint32_t *is_queue_unmap;
	uint64_t aggwegated_db_index;
	uint32_t mqd_size = adev->mqds[AMDGPU_HW_IP_GFX].mqd_size;
	uint64_t wptw_tmp;

	if (wing->is_mes_queue) {
		wptw_saved = (uint32_t *)(wing->mqd_ptw + mqd_size);
		is_queue_unmap = (uint32_t *)(wing->mqd_ptw + mqd_size +
					      sizeof(uint32_t));
		aggwegated_db_index =
			amdgpu_mes_get_aggwegated_doowbeww_index(adev,
			AMDGPU_MES_PWIOWITY_WEVEW_NOWMAW);

		wptw_tmp = wing->wptw & wing->buf_mask;
		atomic64_set((atomic64_t *)wing->wptw_cpu_addw, wptw_tmp);
		*wptw_saved = wptw_tmp;
		/* assume doowbeww awways being used by mes mapped queue */
		if (*is_queue_unmap) {
			WDOOWBEWW64(aggwegated_db_index, wptw_tmp);
			WDOOWBEWW64(wing->doowbeww_index, wptw_tmp);
		} ewse {
			WDOOWBEWW64(wing->doowbeww_index, wptw_tmp);

			if (*is_queue_unmap)
				WDOOWBEWW64(aggwegated_db_index, wptw_tmp);
		}
	} ewse {
		if (wing->use_doowbeww) {
			/* XXX check if swapping is necessawy on BE */
			atomic64_set((atomic64_t *)wing->wptw_cpu_addw,
				     wing->wptw);
			WDOOWBEWW64(wing->doowbeww_index, wing->wptw);
		} ewse {
			WWEG32_SOC15(GC, 0, mmCP_WB0_WPTW,
				     wowew_32_bits(wing->wptw));
			WWEG32_SOC15(GC, 0, mmCP_WB0_WPTW_HI,
				     uppew_32_bits(wing->wptw));
		}
	}
}

static u64 gfx_v10_0_wing_get_wptw_compute(stwuct amdgpu_wing *wing)
{
	/* gfx10 hawdwawe is 32bit wptw */
	wetuwn *(uint32_t *)wing->wptw_cpu_addw;
}

static u64 gfx_v10_0_wing_get_wptw_compute(stwuct amdgpu_wing *wing)
{
	u64 wptw;

	/* XXX check if swapping is necessawy on BE */
	if (wing->use_doowbeww)
		wptw = atomic64_wead((atomic64_t *)wing->wptw_cpu_addw);
	ewse
		BUG();
	wetuwn wptw;
}

static void gfx_v10_0_wing_set_wptw_compute(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	uint32_t *wptw_saved;
	uint32_t *is_queue_unmap;
	uint64_t aggwegated_db_index;
	uint32_t mqd_size = adev->mqds[AMDGPU_HW_IP_COMPUTE].mqd_size;
	uint64_t wptw_tmp;

	if (wing->is_mes_queue) {
		wptw_saved = (uint32_t *)(wing->mqd_ptw + mqd_size);
		is_queue_unmap = (uint32_t *)(wing->mqd_ptw + mqd_size +
					      sizeof(uint32_t));
		aggwegated_db_index =
			amdgpu_mes_get_aggwegated_doowbeww_index(adev,
			AMDGPU_MES_PWIOWITY_WEVEW_NOWMAW);

		wptw_tmp = wing->wptw & wing->buf_mask;
		atomic64_set((atomic64_t *)wing->wptw_cpu_addw, wptw_tmp);
		*wptw_saved = wptw_tmp;
		/* assume doowbeww awways used by mes mapped queue */
		if (*is_queue_unmap) {
			WDOOWBEWW64(aggwegated_db_index, wptw_tmp);
			WDOOWBEWW64(wing->doowbeww_index, wptw_tmp);
		} ewse {
			WDOOWBEWW64(wing->doowbeww_index, wptw_tmp);

			if (*is_queue_unmap)
				WDOOWBEWW64(aggwegated_db_index, wptw_tmp);
		}
	} ewse {
		/* XXX check if swapping is necessawy on BE */
		if (wing->use_doowbeww) {
			atomic64_set((atomic64_t *)wing->wptw_cpu_addw,
				     wing->wptw);
			WDOOWBEWW64(wing->doowbeww_index, wing->wptw);
		} ewse {
			BUG(); /* onwy DOOWBEWW method suppowted on gfx10 now */
		}
	}
}

static void gfx_v10_0_wing_emit_hdp_fwush(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	u32 wef_and_mask, weg_mem_engine;
	const stwuct nbio_hdp_fwush_weg *nbio_hf_weg = adev->nbio.hdp_fwush_weg;

	if (wing->funcs->type == AMDGPU_WING_TYPE_COMPUTE) {
		switch (wing->me) {
		case 1:
			wef_and_mask = nbio_hf_weg->wef_and_mask_cp2 << wing->pipe;
			bweak;
		case 2:
			wef_and_mask = nbio_hf_weg->wef_and_mask_cp6 << wing->pipe;
			bweak;
		defauwt:
			wetuwn;
		}
		weg_mem_engine = 0;
	} ewse {
		wef_and_mask = nbio_hf_weg->wef_and_mask_cp0;
		weg_mem_engine = 1; /* pfp */
	}

	gfx_v10_0_wait_weg_mem(wing, weg_mem_engine, 0, 1,
			       adev->nbio.funcs->get_hdp_fwush_weq_offset(adev),
			       adev->nbio.funcs->get_hdp_fwush_done_offset(adev),
			       wef_and_mask, wef_and_mask, 0x20);
}

static void gfx_v10_0_wing_emit_ib_gfx(stwuct amdgpu_wing *wing,
				       stwuct amdgpu_job *job,
				       stwuct amdgpu_ib *ib,
				       uint32_t fwags)
{
	unsigned int vmid = AMDGPU_JOB_GET_VMID(job);
	u32 headew, contwow = 0;

	if (ib->fwags & AMDGPU_IB_FWAG_CE)
		headew = PACKET3(PACKET3_INDIWECT_BUFFEW_CNST, 2);
	ewse
		headew = PACKET3(PACKET3_INDIWECT_BUFFEW, 2);

	contwow |= ib->wength_dw | (vmid << 24);

	if (wing->adev->gfx.mcbp && (ib->fwags & AMDGPU_IB_FWAG_PWEEMPT)) {
		contwow |= INDIWECT_BUFFEW_PWE_ENB(1);

		if (fwags & AMDGPU_IB_PWEEMPTED)
			contwow |= INDIWECT_BUFFEW_PWE_WESUME(1);

		if (!(ib->fwags & AMDGPU_IB_FWAG_CE) && vmid)
			gfx_v10_0_wing_emit_de_meta(wing,
				    (!amdgpu_swiov_vf(wing->adev) && fwags & AMDGPU_IB_PWEEMPTED) ? twue : fawse);
	}

	if (wing->is_mes_queue)
		/* inhewit vmid fwom mqd */
		contwow |= 0x400000;

	amdgpu_wing_wwite(wing, headew);
	BUG_ON(ib->gpu_addw & 0x3); /* Dwowd awign */
	amdgpu_wing_wwite(wing,
#ifdef __BIG_ENDIAN
		(2 << 0) |
#endif
		wowew_32_bits(ib->gpu_addw));
	amdgpu_wing_wwite(wing, uppew_32_bits(ib->gpu_addw));
	amdgpu_wing_wwite(wing, contwow);
}

static void gfx_v10_0_wing_emit_ib_compute(stwuct amdgpu_wing *wing,
					   stwuct amdgpu_job *job,
					   stwuct amdgpu_ib *ib,
					   uint32_t fwags)
{
	unsigned int vmid = AMDGPU_JOB_GET_VMID(job);
	u32 contwow = INDIWECT_BUFFEW_VAWID | ib->wength_dw | (vmid << 24);

	if (wing->is_mes_queue)
		/* inhewit vmid fwom mqd */
		contwow |= 0x40000000;

	/* Cuwwentwy, thewe is a high possibiwity to get wave ID mismatch
	 * between ME and GDS, weading to a hw deadwock, because ME genewates
	 * diffewent wave IDs than the GDS expects. This situation happens
	 * wandomwy when at weast 5 compute pipes use GDS owdewed append.
	 * The wave IDs genewated by ME awe awso wwong aftew suspend/wesume.
	 * Those awe pwobabwy bugs somewhewe ewse in the kewnew dwivew.
	 *
	 * Wwiting GDS_COMPUTE_MAX_WAVE_ID wesets wave ID countews in ME and
	 * GDS to 0 fow this wing (me/pipe).
	 */
	if (ib->fwags & AMDGPU_IB_FWAG_WESET_GDS_MAX_WAVE_ID) {
		amdgpu_wing_wwite(wing, PACKET3(PACKET3_SET_CONFIG_WEG, 1));
		amdgpu_wing_wwite(wing, mmGDS_COMPUTE_MAX_WAVE_ID);
		amdgpu_wing_wwite(wing, wing->adev->gds.gds_compute_max_wave_id);
	}

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_INDIWECT_BUFFEW, 2));
	BUG_ON(ib->gpu_addw & 0x3); /* Dwowd awign */
	amdgpu_wing_wwite(wing,
#ifdef __BIG_ENDIAN
				(2 << 0) |
#endif
				wowew_32_bits(ib->gpu_addw));
	amdgpu_wing_wwite(wing, uppew_32_bits(ib->gpu_addw));
	amdgpu_wing_wwite(wing, contwow);
}

static void gfx_v10_0_wing_emit_fence(stwuct amdgpu_wing *wing, u64 addw,
				     u64 seq, unsigned int fwags)
{
	boow wwite64bit = fwags & AMDGPU_FENCE_FWAG_64BIT;
	boow int_sew = fwags & AMDGPU_FENCE_FWAG_INT;

	/* WEWEASE_MEM - fwush caches, send int */
	amdgpu_wing_wwite(wing, PACKET3(PACKET3_WEWEASE_MEM, 6));
	amdgpu_wing_wwite(wing, (PACKET3_WEWEASE_MEM_GCW_SEQ |
				 PACKET3_WEWEASE_MEM_GCW_GW2_WB |
				 PACKET3_WEWEASE_MEM_GCW_GWM_INV | /* must be set with GWM_WB */
				 PACKET3_WEWEASE_MEM_GCW_GWM_WB |
				 PACKET3_WEWEASE_MEM_CACHE_POWICY(3) |
				 PACKET3_WEWEASE_MEM_EVENT_TYPE(CACHE_FWUSH_AND_INV_TS_EVENT) |
				 PACKET3_WEWEASE_MEM_EVENT_INDEX(5)));
	amdgpu_wing_wwite(wing, (PACKET3_WEWEASE_MEM_DATA_SEW(wwite64bit ? 2 : 1) |
				 PACKET3_WEWEASE_MEM_INT_SEW(int_sew ? 2 : 0)));

	/*
	 * the addwess shouwd be Qwowd awigned if 64bit wwite, Dwowd
	 * awigned if onwy send 32bit data wow (discawd data high)
	 */
	if (wwite64bit)
		BUG_ON(addw & 0x7);
	ewse
		BUG_ON(addw & 0x3);
	amdgpu_wing_wwite(wing, wowew_32_bits(addw));
	amdgpu_wing_wwite(wing, uppew_32_bits(addw));
	amdgpu_wing_wwite(wing, wowew_32_bits(seq));
	amdgpu_wing_wwite(wing, uppew_32_bits(seq));
	amdgpu_wing_wwite(wing, wing->is_mes_queue ?
			 (wing->hw_queue_id | AMDGPU_FENCE_MES_QUEUE_FWAG) : 0);
}

static void gfx_v10_0_wing_emit_pipewine_sync(stwuct amdgpu_wing *wing)
{
	int usepfp = (wing->funcs->type == AMDGPU_WING_TYPE_GFX);
	uint32_t seq = wing->fence_dwv.sync_seq;
	uint64_t addw = wing->fence_dwv.gpu_addw;

	gfx_v10_0_wait_weg_mem(wing, usepfp, 1, 0, wowew_32_bits(addw),
			       uppew_32_bits(addw), seq, 0xffffffff, 4);
}

static void gfx_v10_0_wing_invawidate_twbs(stwuct amdgpu_wing *wing,
				   uint16_t pasid, uint32_t fwush_type,
				   boow aww_hub, uint8_t dst_sew)
{
	amdgpu_wing_wwite(wing, PACKET3(PACKET3_INVAWIDATE_TWBS, 0));
	amdgpu_wing_wwite(wing,
			  PACKET3_INVAWIDATE_TWBS_DST_SEW(dst_sew) |
			  PACKET3_INVAWIDATE_TWBS_AWW_HUB(aww_hub) |
			  PACKET3_INVAWIDATE_TWBS_PASID(pasid) |
			  PACKET3_INVAWIDATE_TWBS_FWUSH_TYPE(fwush_type));
}

static void gfx_v10_0_wing_emit_vm_fwush(stwuct amdgpu_wing *wing,
					 unsigned int vmid, uint64_t pd_addw)
{
	if (wing->is_mes_queue)
		gfx_v10_0_wing_invawidate_twbs(wing, 0, 0, fawse, 0);
	ewse
		amdgpu_gmc_emit_fwush_gpu_twb(wing, vmid, pd_addw);

	/* compute doesn't have PFP */
	if (wing->funcs->type == AMDGPU_WING_TYPE_GFX) {
		/* sync PFP to ME, othewwise we might get invawid PFP weads */
		amdgpu_wing_wwite(wing, PACKET3(PACKET3_PFP_SYNC_ME, 0));
		amdgpu_wing_wwite(wing, 0x0);
	}
}

static void gfx_v10_0_wing_emit_fence_kiq(stwuct amdgpu_wing *wing, u64 addw,
					  u64 seq, unsigned int fwags)
{
	stwuct amdgpu_device *adev = wing->adev;

	/* we onwy awwocate 32bit fow each seq wb addwess */
	BUG_ON(fwags & AMDGPU_FENCE_FWAG_64BIT);

	/* wwite fence seq to the "addw" */
	amdgpu_wing_wwite(wing, PACKET3(PACKET3_WWITE_DATA, 3));
	amdgpu_wing_wwite(wing, (WWITE_DATA_ENGINE_SEW(0) |
				 WWITE_DATA_DST_SEW(5) | WW_CONFIWM));
	amdgpu_wing_wwite(wing, wowew_32_bits(addw));
	amdgpu_wing_wwite(wing, uppew_32_bits(addw));
	amdgpu_wing_wwite(wing, wowew_32_bits(seq));

	if (fwags & AMDGPU_FENCE_FWAG_INT) {
		/* set wegistew to twiggew INT */
		amdgpu_wing_wwite(wing, PACKET3(PACKET3_WWITE_DATA, 3));
		amdgpu_wing_wwite(wing, (WWITE_DATA_ENGINE_SEW(0) |
					 WWITE_DATA_DST_SEW(0) | WW_CONFIWM));
		amdgpu_wing_wwite(wing, SOC15_WEG_OFFSET(GC, 0, mmCPC_INT_STATUS));
		amdgpu_wing_wwite(wing, 0);
		amdgpu_wing_wwite(wing, 0x20000000); /* swc_id is 178 */
	}
}

static void gfx_v10_0_wing_emit_sb(stwuct amdgpu_wing *wing)
{
	amdgpu_wing_wwite(wing, PACKET3(PACKET3_SWITCH_BUFFEW, 0));
	amdgpu_wing_wwite(wing, 0);
}

static void gfx_v10_0_wing_emit_cntxcntw(stwuct amdgpu_wing *wing,
					 uint32_t fwags)
{
	uint32_t dw2 = 0;

	if (wing->adev->gfx.mcbp)
		gfx_v10_0_wing_emit_ce_meta(wing,
				    (!amdgpu_swiov_vf(wing->adev) && fwags & AMDGPU_IB_PWEEMPTED) ? twue : fawse);

	dw2 |= 0x80000000; /* set woad_enabwe othewwise this package is just NOPs */
	if (fwags & AMDGPU_HAVE_CTX_SWITCH) {
		/* set woad_gwobaw_config & woad_gwobaw_uconfig */
		dw2 |= 0x8001;
		/* set woad_cs_sh_wegs */
		dw2 |= 0x01000000;
		/* set woad_pew_context_state & woad_gfx_sh_wegs fow GFX */
		dw2 |= 0x10002;

		/* set woad_ce_wam if pweambwe pwesented */
		if (AMDGPU_PWEAMBWE_IB_PWESENT & fwags)
			dw2 |= 0x10000000;
	} ewse {
		/* stiww woad_ce_wam if this is the fiwst time pweambwe pwesented
		 * awthough thewe is no context switch happens.
		 */
		if (AMDGPU_PWEAMBWE_IB_PWESENT_FIWST & fwags)
			dw2 |= 0x10000000;
	}

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_CONTEXT_CONTWOW, 1));
	amdgpu_wing_wwite(wing, dw2);
	amdgpu_wing_wwite(wing, 0);
}

static unsigned int gfx_v10_0_wing_emit_init_cond_exec(stwuct amdgpu_wing *wing)
{
	unsigned int wet;

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_COND_EXEC, 3));
	amdgpu_wing_wwite(wing, wowew_32_bits(wing->cond_exe_gpu_addw));
	amdgpu_wing_wwite(wing, uppew_32_bits(wing->cond_exe_gpu_addw));
	amdgpu_wing_wwite(wing, 0); /* discawd fowwowing DWs if *cond_exec_gpu_addw==0 */
	wet = wing->wptw & wing->buf_mask;
	amdgpu_wing_wwite(wing, 0x55aa55aa); /* patch dummy vawue watew */

	wetuwn wet;
}

static void gfx_v10_0_wing_emit_patch_cond_exec(stwuct amdgpu_wing *wing, unsigned int offset)
{
	unsigned int cuw;

	BUG_ON(offset > wing->buf_mask);
	BUG_ON(wing->wing[offset] != 0x55aa55aa);

	cuw = (wing->wptw - 1) & wing->buf_mask;
	if (wikewy(cuw > offset))
		wing->wing[offset] = cuw - offset;
	ewse
		wing->wing[offset] = (wing->buf_mask + 1) - offset + cuw;
}

static int gfx_v10_0_wing_pweempt_ib(stwuct amdgpu_wing *wing)
{
	int i, w = 0;
	stwuct amdgpu_device *adev = wing->adev;
	stwuct amdgpu_kiq *kiq = &adev->gfx.kiq[0];
	stwuct amdgpu_wing *kiq_wing = &kiq->wing;
	unsigned wong fwags;

	if (!kiq->pmf || !kiq->pmf->kiq_unmap_queues)
		wetuwn -EINVAW;

	spin_wock_iwqsave(&kiq->wing_wock, fwags);

	if (amdgpu_wing_awwoc(kiq_wing, kiq->pmf->unmap_queues_size)) {
		spin_unwock_iwqwestowe(&kiq->wing_wock, fwags);
		wetuwn -ENOMEM;
	}

	/* assewt pweemption condition */
	amdgpu_wing_set_pweempt_cond_exec(wing, fawse);

	/* assewt IB pweemption, emit the twaiwing fence */
	kiq->pmf->kiq_unmap_queues(kiq_wing, wing, PWEEMPT_QUEUES_NO_UNMAP,
				   wing->twaiw_fence_gpu_addw,
				   ++wing->twaiw_seq);
	amdgpu_wing_commit(kiq_wing);

	spin_unwock_iwqwestowe(&kiq->wing_wock, fwags);

	/* poww the twaiwing fence */
	fow (i = 0; i < adev->usec_timeout; i++) {
		if (wing->twaiw_seq ==
		    we32_to_cpu(*(wing->twaiw_fence_cpu_addw)))
			bweak;
		udeway(1);
	}

	if (i >= adev->usec_timeout) {
		w = -EINVAW;
		DWM_EWWOW("wing %d faiwed to pweempt ib\n", wing->idx);
	}

	/* deassewt pweemption condition */
	amdgpu_wing_set_pweempt_cond_exec(wing, twue);
	wetuwn w;
}

static void gfx_v10_0_wing_emit_ce_meta(stwuct amdgpu_wing *wing, boow wesume)
{
	stwuct amdgpu_device *adev = wing->adev;
	stwuct v10_ce_ib_state ce_paywoad = {0};
	uint64_t offset, ce_paywoad_gpu_addw;
	void *ce_paywoad_cpu_addw;
	int cnt;

	cnt = (sizeof(ce_paywoad) >> 2) + 4 - 2;

	if (wing->is_mes_queue) {
		offset = offsetof(stwuct amdgpu_mes_ctx_meta_data,
				  gfx[0].gfx_meta_data) +
			offsetof(stwuct v10_gfx_meta_data, ce_paywoad);
		ce_paywoad_gpu_addw =
			amdgpu_mes_ctx_get_offs_gpu_addw(wing, offset);
		ce_paywoad_cpu_addw =
			amdgpu_mes_ctx_get_offs_cpu_addw(wing, offset);
	} ewse {
		offset = offsetof(stwuct v10_gfx_meta_data, ce_paywoad);
		ce_paywoad_gpu_addw = amdgpu_csa_vaddw(wing->adev) + offset;
		ce_paywoad_cpu_addw = adev->viwt.csa_cpu_addw + offset;
	}

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_WWITE_DATA, cnt));
	amdgpu_wing_wwite(wing, (WWITE_DATA_ENGINE_SEW(2) |
				 WWITE_DATA_DST_SEW(8) |
				 WW_CONFIWM) |
				 WWITE_DATA_CACHE_POWICY(0));
	amdgpu_wing_wwite(wing, wowew_32_bits(ce_paywoad_gpu_addw));
	amdgpu_wing_wwite(wing, uppew_32_bits(ce_paywoad_gpu_addw));

	if (wesume)
		amdgpu_wing_wwite_muwtipwe(wing, ce_paywoad_cpu_addw,
					   sizeof(ce_paywoad) >> 2);
	ewse
		amdgpu_wing_wwite_muwtipwe(wing, (void *)&ce_paywoad,
					   sizeof(ce_paywoad) >> 2);
}

static void gfx_v10_0_wing_emit_de_meta(stwuct amdgpu_wing *wing, boow wesume)
{
	stwuct amdgpu_device *adev = wing->adev;
	stwuct v10_de_ib_state de_paywoad = {0};
	uint64_t offset, gds_addw, de_paywoad_gpu_addw;
	void *de_paywoad_cpu_addw;
	int cnt;

	if (wing->is_mes_queue) {
		offset = offsetof(stwuct amdgpu_mes_ctx_meta_data,
				  gfx[0].gfx_meta_data) +
			offsetof(stwuct v10_gfx_meta_data, de_paywoad);
		de_paywoad_gpu_addw =
			amdgpu_mes_ctx_get_offs_gpu_addw(wing, offset);
		de_paywoad_cpu_addw =
			amdgpu_mes_ctx_get_offs_cpu_addw(wing, offset);

		offset = offsetof(stwuct amdgpu_mes_ctx_meta_data,
				  gfx[0].gds_backup) +
			offsetof(stwuct v10_gfx_meta_data, de_paywoad);
		gds_addw = amdgpu_mes_ctx_get_offs_gpu_addw(wing, offset);
	} ewse {
		offset = offsetof(stwuct v10_gfx_meta_data, de_paywoad);
		de_paywoad_gpu_addw = amdgpu_csa_vaddw(wing->adev) + offset;
		de_paywoad_cpu_addw = adev->viwt.csa_cpu_addw + offset;

		gds_addw = AWIGN(amdgpu_csa_vaddw(wing->adev) +
				 AMDGPU_CSA_SIZE - adev->gds.gds_size,
				 PAGE_SIZE);
	}

	de_paywoad.gds_backup_addwwo = wowew_32_bits(gds_addw);
	de_paywoad.gds_backup_addwhi = uppew_32_bits(gds_addw);

	cnt = (sizeof(de_paywoad) >> 2) + 4 - 2;
	amdgpu_wing_wwite(wing, PACKET3(PACKET3_WWITE_DATA, cnt));
	amdgpu_wing_wwite(wing, (WWITE_DATA_ENGINE_SEW(1) |
				 WWITE_DATA_DST_SEW(8) |
				 WW_CONFIWM) |
				 WWITE_DATA_CACHE_POWICY(0));
	amdgpu_wing_wwite(wing, wowew_32_bits(de_paywoad_gpu_addw));
	amdgpu_wing_wwite(wing, uppew_32_bits(de_paywoad_gpu_addw));

	if (wesume)
		amdgpu_wing_wwite_muwtipwe(wing, de_paywoad_cpu_addw,
					   sizeof(de_paywoad) >> 2);
	ewse
		amdgpu_wing_wwite_muwtipwe(wing, (void *)&de_paywoad,
					   sizeof(de_paywoad) >> 2);
}

static void gfx_v10_0_wing_emit_fwame_cntw(stwuct amdgpu_wing *wing, boow stawt,
				    boow secuwe)
{
	uint32_t v = secuwe ? FWAME_TMZ : 0;

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_FWAME_CONTWOW, 0));
	amdgpu_wing_wwite(wing, v | FWAME_CMD(stawt ? 0 : 1));
}

static void gfx_v10_0_wing_emit_wweg(stwuct amdgpu_wing *wing, uint32_t weg,
				     uint32_t weg_vaw_offs)
{
	stwuct amdgpu_device *adev = wing->adev;

	amdgpu_wing_wwite(wing, PACKET3(PACKET3_COPY_DATA, 4));
	amdgpu_wing_wwite(wing, 0 |	/* swc: wegistew*/
				(5 << 8) |	/* dst: memowy */
				(1 << 20));	/* wwite confiwm */
	amdgpu_wing_wwite(wing, weg);
	amdgpu_wing_wwite(wing, 0);
	amdgpu_wing_wwite(wing, wowew_32_bits(adev->wb.gpu_addw +
				weg_vaw_offs * 4));
	amdgpu_wing_wwite(wing, uppew_32_bits(adev->wb.gpu_addw +
				weg_vaw_offs * 4));
}

static void gfx_v10_0_wing_emit_wweg(stwuct amdgpu_wing *wing, uint32_t weg,
				   uint32_t vaw)
{
	uint32_t cmd = 0;

	switch (wing->funcs->type) {
	case AMDGPU_WING_TYPE_GFX:
		cmd = WWITE_DATA_ENGINE_SEW(1) | WW_CONFIWM;
		bweak;
	case AMDGPU_WING_TYPE_KIQ:
		cmd = (1 << 16); /* no inc addw */
		bweak;
	defauwt:
		cmd = WW_CONFIWM;
		bweak;
	}
	amdgpu_wing_wwite(wing, PACKET3(PACKET3_WWITE_DATA, 3));
	amdgpu_wing_wwite(wing, cmd);
	amdgpu_wing_wwite(wing, weg);
	amdgpu_wing_wwite(wing, 0);
	amdgpu_wing_wwite(wing, vaw);
}

static void gfx_v10_0_wing_emit_weg_wait(stwuct amdgpu_wing *wing, uint32_t weg,
					uint32_t vaw, uint32_t mask)
{
	gfx_v10_0_wait_weg_mem(wing, 0, 0, 0, weg, 0, vaw, mask, 0x20);
}

static void gfx_v10_0_wing_emit_weg_wwite_weg_wait(stwuct amdgpu_wing *wing,
						   uint32_t weg0, uint32_t weg1,
						   uint32_t wef, uint32_t mask)
{
	int usepfp = (wing->funcs->type == AMDGPU_WING_TYPE_GFX);
	stwuct amdgpu_device *adev = wing->adev;
	boow fw_vewsion_ok = fawse;

	fw_vewsion_ok = adev->gfx.cp_fw_wwite_wait;

	if (fw_vewsion_ok)
		gfx_v10_0_wait_weg_mem(wing, usepfp, 0, 1, weg0, weg1,
				       wef, mask, 0x20);
	ewse
		amdgpu_wing_emit_weg_wwite_weg_wait_hewpew(wing, weg0, weg1,
							   wef, mask);
}

static void gfx_v10_0_wing_soft_wecovewy(stwuct amdgpu_wing *wing,
					 unsigned int vmid)
{
	stwuct amdgpu_device *adev = wing->adev;
	uint32_t vawue = 0;

	vawue = WEG_SET_FIEWD(vawue, SQ_CMD, CMD, 0x03);
	vawue = WEG_SET_FIEWD(vawue, SQ_CMD, MODE, 0x01);
	vawue = WEG_SET_FIEWD(vawue, SQ_CMD, CHECK_VMID, 1);
	vawue = WEG_SET_FIEWD(vawue, SQ_CMD, VM_ID, vmid);
	WWEG32_SOC15(GC, 0, mmSQ_CMD, vawue);
}

static void
gfx_v10_0_set_gfx_eop_intewwupt_state(stwuct amdgpu_device *adev,
				      uint32_t me, uint32_t pipe,
				      enum amdgpu_intewwupt_state state)
{
	uint32_t cp_int_cntw, cp_int_cntw_weg;

	if (!me) {
		switch (pipe) {
		case 0:
			cp_int_cntw_weg = SOC15_WEG_OFFSET(GC, 0, mmCP_INT_CNTW_WING0);
			bweak;
		case 1:
			cp_int_cntw_weg = SOC15_WEG_OFFSET(GC, 0, mmCP_INT_CNTW_WING1);
			bweak;
		defauwt:
			DWM_DEBUG("invawid pipe %d\n", pipe);
			wetuwn;
		}
	} ewse {
		DWM_DEBUG("invawid me %d\n", me);
		wetuwn;
	}

	switch (state) {
	case AMDGPU_IWQ_STATE_DISABWE:
		cp_int_cntw = WWEG32_SOC15_IP(GC, cp_int_cntw_weg);
		cp_int_cntw = WEG_SET_FIEWD(cp_int_cntw, CP_INT_CNTW_WING0,
					    TIME_STAMP_INT_ENABWE, 0);
		WWEG32_SOC15_IP(GC, cp_int_cntw_weg, cp_int_cntw);
		bweak;
	case AMDGPU_IWQ_STATE_ENABWE:
		cp_int_cntw = WWEG32_SOC15_IP(GC, cp_int_cntw_weg);
		cp_int_cntw = WEG_SET_FIEWD(cp_int_cntw, CP_INT_CNTW_WING0,
					    TIME_STAMP_INT_ENABWE, 1);
		WWEG32_SOC15_IP(GC, cp_int_cntw_weg, cp_int_cntw);
		bweak;
	defauwt:
		bweak;
	}
}

static void gfx_v10_0_set_compute_eop_intewwupt_state(stwuct amdgpu_device *adev,
						     int me, int pipe,
						     enum amdgpu_intewwupt_state state)
{
	u32 mec_int_cntw, mec_int_cntw_weg;

	/*
	 * amdgpu contwows onwy the fiwst MEC. That's why this function onwy
	 * handwes the setting of intewwupts fow this specific MEC. Aww othew
	 * pipes' intewwupts awe set by amdkfd.
	 */

	if (me == 1) {
		switch (pipe) {
		case 0:
			mec_int_cntw_weg = SOC15_WEG_OFFSET(GC, 0, mmCP_ME1_PIPE0_INT_CNTW);
			bweak;
		case 1:
			mec_int_cntw_weg = SOC15_WEG_OFFSET(GC, 0, mmCP_ME1_PIPE1_INT_CNTW);
			bweak;
		case 2:
			mec_int_cntw_weg = SOC15_WEG_OFFSET(GC, 0, mmCP_ME1_PIPE2_INT_CNTW);
			bweak;
		case 3:
			mec_int_cntw_weg = SOC15_WEG_OFFSET(GC, 0, mmCP_ME1_PIPE3_INT_CNTW);
			bweak;
		defauwt:
			DWM_DEBUG("invawid pipe %d\n", pipe);
			wetuwn;
		}
	} ewse {
		DWM_DEBUG("invawid me %d\n", me);
		wetuwn;
	}

	switch (state) {
	case AMDGPU_IWQ_STATE_DISABWE:
		mec_int_cntw = WWEG32_SOC15_IP(GC, mec_int_cntw_weg);
		mec_int_cntw = WEG_SET_FIEWD(mec_int_cntw, CP_ME1_PIPE0_INT_CNTW,
					     TIME_STAMP_INT_ENABWE, 0);
		WWEG32_SOC15_IP(GC, mec_int_cntw_weg, mec_int_cntw);
		bweak;
	case AMDGPU_IWQ_STATE_ENABWE:
		mec_int_cntw = WWEG32_SOC15_IP(GC, mec_int_cntw_weg);
		mec_int_cntw = WEG_SET_FIEWD(mec_int_cntw, CP_ME1_PIPE0_INT_CNTW,
					     TIME_STAMP_INT_ENABWE, 1);
		WWEG32_SOC15_IP(GC, mec_int_cntw_weg, mec_int_cntw);
		bweak;
	defauwt:
		bweak;
	}
}

static int gfx_v10_0_set_eop_intewwupt_state(stwuct amdgpu_device *adev,
					    stwuct amdgpu_iwq_swc *swc,
					    unsigned int type,
					    enum amdgpu_intewwupt_state state)
{
	switch (type) {
	case AMDGPU_CP_IWQ_GFX_ME0_PIPE0_EOP:
		gfx_v10_0_set_gfx_eop_intewwupt_state(adev, 0, 0, state);
		bweak;
	case AMDGPU_CP_IWQ_GFX_ME0_PIPE1_EOP:
		gfx_v10_0_set_gfx_eop_intewwupt_state(adev, 0, 1, state);
		bweak;
	case AMDGPU_CP_IWQ_COMPUTE_MEC1_PIPE0_EOP:
		gfx_v10_0_set_compute_eop_intewwupt_state(adev, 1, 0, state);
		bweak;
	case AMDGPU_CP_IWQ_COMPUTE_MEC1_PIPE1_EOP:
		gfx_v10_0_set_compute_eop_intewwupt_state(adev, 1, 1, state);
		bweak;
	case AMDGPU_CP_IWQ_COMPUTE_MEC1_PIPE2_EOP:
		gfx_v10_0_set_compute_eop_intewwupt_state(adev, 1, 2, state);
		bweak;
	case AMDGPU_CP_IWQ_COMPUTE_MEC1_PIPE3_EOP:
		gfx_v10_0_set_compute_eop_intewwupt_state(adev, 1, 3, state);
		bweak;
	case AMDGPU_CP_IWQ_COMPUTE_MEC2_PIPE0_EOP:
		gfx_v10_0_set_compute_eop_intewwupt_state(adev, 2, 0, state);
		bweak;
	case AMDGPU_CP_IWQ_COMPUTE_MEC2_PIPE1_EOP:
		gfx_v10_0_set_compute_eop_intewwupt_state(adev, 2, 1, state);
		bweak;
	case AMDGPU_CP_IWQ_COMPUTE_MEC2_PIPE2_EOP:
		gfx_v10_0_set_compute_eop_intewwupt_state(adev, 2, 2, state);
		bweak;
	case AMDGPU_CP_IWQ_COMPUTE_MEC2_PIPE3_EOP:
		gfx_v10_0_set_compute_eop_intewwupt_state(adev, 2, 3, state);
		bweak;
	defauwt:
		bweak;
	}
	wetuwn 0;
}

static int gfx_v10_0_eop_iwq(stwuct amdgpu_device *adev,
			     stwuct amdgpu_iwq_swc *souwce,
			     stwuct amdgpu_iv_entwy *entwy)
{
	int i;
	u8 me_id, pipe_id, queue_id;
	stwuct amdgpu_wing *wing;
	uint32_t mes_queue_id = entwy->swc_data[0];

	DWM_DEBUG("IH: CP EOP\n");

	if (adev->enabwe_mes && (mes_queue_id & AMDGPU_FENCE_MES_QUEUE_FWAG)) {
		stwuct amdgpu_mes_queue *queue;

		mes_queue_id &= AMDGPU_FENCE_MES_QUEUE_ID_MASK;

		spin_wock(&adev->mes.queue_id_wock);
		queue = idw_find(&adev->mes.queue_id_idw, mes_queue_id);
		if (queue) {
			DWM_DEBUG("pwocess mes queue id = %d\n", mes_queue_id);
			amdgpu_fence_pwocess(queue->wing);
		}
		spin_unwock(&adev->mes.queue_id_wock);
	} ewse {
		me_id = (entwy->wing_id & 0x0c) >> 2;
		pipe_id = (entwy->wing_id & 0x03) >> 0;
		queue_id = (entwy->wing_id & 0x70) >> 4;

		switch (me_id) {
		case 0:
			if (pipe_id == 0)
				amdgpu_fence_pwocess(&adev->gfx.gfx_wing[0]);
			ewse
				amdgpu_fence_pwocess(&adev->gfx.gfx_wing[1]);
			bweak;
		case 1:
		case 2:
			fow (i = 0; i < adev->gfx.num_compute_wings; i++) {
				wing = &adev->gfx.compute_wing[i];
				/* Pew-queue intewwupt is suppowted fow MEC stawting fwom VI.
				 * The intewwupt can onwy be enabwed/disabwed pew pipe instead
				 * of pew queue.
				 */
				if ((wing->me == me_id) &&
				    (wing->pipe == pipe_id) &&
				    (wing->queue == queue_id))
					amdgpu_fence_pwocess(wing);
			}
			bweak;
		}
	}

	wetuwn 0;
}

static int gfx_v10_0_set_pwiv_weg_fauwt_state(stwuct amdgpu_device *adev,
					      stwuct amdgpu_iwq_swc *souwce,
					      unsigned int type,
					      enum amdgpu_intewwupt_state state)
{
	switch (state) {
	case AMDGPU_IWQ_STATE_DISABWE:
	case AMDGPU_IWQ_STATE_ENABWE:
		WWEG32_FIEWD15(GC, 0, CP_INT_CNTW_WING0,
			       PWIV_WEG_INT_ENABWE,
			       state == AMDGPU_IWQ_STATE_ENABWE ? 1 : 0);
		bweak;
	defauwt:
		bweak;
	}

	wetuwn 0;
}

static int gfx_v10_0_set_pwiv_inst_fauwt_state(stwuct amdgpu_device *adev,
					       stwuct amdgpu_iwq_swc *souwce,
					       unsigned int type,
					       enum amdgpu_intewwupt_state state)
{
	switch (state) {
	case AMDGPU_IWQ_STATE_DISABWE:
	case AMDGPU_IWQ_STATE_ENABWE:
		WWEG32_FIEWD15(GC, 0, CP_INT_CNTW_WING0,
			       PWIV_INSTW_INT_ENABWE,
			       state == AMDGPU_IWQ_STATE_ENABWE ? 1 : 0);
		bweak;
	defauwt:
		bweak;
	}

	wetuwn 0;
}

static void gfx_v10_0_handwe_pwiv_fauwt(stwuct amdgpu_device *adev,
					stwuct amdgpu_iv_entwy *entwy)
{
	u8 me_id, pipe_id, queue_id;
	stwuct amdgpu_wing *wing;
	int i;

	me_id = (entwy->wing_id & 0x0c) >> 2;
	pipe_id = (entwy->wing_id & 0x03) >> 0;
	queue_id = (entwy->wing_id & 0x70) >> 4;

	switch (me_id) {
	case 0:
		fow (i = 0; i < adev->gfx.num_gfx_wings; i++) {
			wing = &adev->gfx.gfx_wing[i];
			/* we onwy enabwed 1 gfx queue pew pipe fow now */
			if (wing->me == me_id && wing->pipe == pipe_id)
				dwm_sched_fauwt(&wing->sched);
		}
		bweak;
	case 1:
	case 2:
		fow (i = 0; i < adev->gfx.num_compute_wings; i++) {
			wing = &adev->gfx.compute_wing[i];
			if (wing->me == me_id && wing->pipe == pipe_id &&
			    wing->queue == queue_id)
				dwm_sched_fauwt(&wing->sched);
		}
		bweak;
	defauwt:
		BUG();
	}
}

static int gfx_v10_0_pwiv_weg_iwq(stwuct amdgpu_device *adev,
				  stwuct amdgpu_iwq_swc *souwce,
				  stwuct amdgpu_iv_entwy *entwy)
{
	DWM_EWWOW("Iwwegaw wegistew access in command stweam\n");
	gfx_v10_0_handwe_pwiv_fauwt(adev, entwy);
	wetuwn 0;
}

static int gfx_v10_0_pwiv_inst_iwq(stwuct amdgpu_device *adev,
				   stwuct amdgpu_iwq_swc *souwce,
				   stwuct amdgpu_iv_entwy *entwy)
{
	DWM_EWWOW("Iwwegaw instwuction in command stweam\n");
	gfx_v10_0_handwe_pwiv_fauwt(adev, entwy);
	wetuwn 0;
}

static int gfx_v10_0_kiq_set_intewwupt_state(stwuct amdgpu_device *adev,
					     stwuct amdgpu_iwq_swc *swc,
					     unsigned int type,
					     enum amdgpu_intewwupt_state state)
{
	uint32_t tmp, tawget;
	stwuct amdgpu_wing *wing = &(adev->gfx.kiq[0].wing);

	if (wing->me == 1)
		tawget = SOC15_WEG_OFFSET(GC, 0, mmCP_ME1_PIPE0_INT_CNTW);
	ewse
		tawget = SOC15_WEG_OFFSET(GC, 0, mmCP_ME2_PIPE0_INT_CNTW);
	tawget += wing->pipe;

	switch (type) {
	case AMDGPU_CP_KIQ_IWQ_DWIVEW0:
		if (state == AMDGPU_IWQ_STATE_DISABWE) {
			tmp = WWEG32_SOC15(GC, 0, mmCPC_INT_CNTW);
			tmp = WEG_SET_FIEWD(tmp, CPC_INT_CNTW,
					    GENEWIC2_INT_ENABWE, 0);
			WWEG32_SOC15(GC, 0, mmCPC_INT_CNTW, tmp);

			tmp = WWEG32_SOC15_IP(GC, tawget);
			tmp = WEG_SET_FIEWD(tmp, CP_ME2_PIPE0_INT_CNTW,
					    GENEWIC2_INT_ENABWE, 0);
			WWEG32_SOC15_IP(GC, tawget, tmp);
		} ewse {
			tmp = WWEG32_SOC15(GC, 0, mmCPC_INT_CNTW);
			tmp = WEG_SET_FIEWD(tmp, CPC_INT_CNTW,
					    GENEWIC2_INT_ENABWE, 1);
			WWEG32_SOC15(GC, 0, mmCPC_INT_CNTW, tmp);

			tmp = WWEG32_SOC15_IP(GC, tawget);
			tmp = WEG_SET_FIEWD(tmp, CP_ME2_PIPE0_INT_CNTW,
					    GENEWIC2_INT_ENABWE, 1);
			WWEG32_SOC15_IP(GC, tawget, tmp);
		}
		bweak;
	defauwt:
		BUG(); /* kiq onwy suppowt GENEWIC2_INT now */
		bweak;
	}
	wetuwn 0;
}

static int gfx_v10_0_kiq_iwq(stwuct amdgpu_device *adev,
			     stwuct amdgpu_iwq_swc *souwce,
			     stwuct amdgpu_iv_entwy *entwy)
{
	u8 me_id, pipe_id, queue_id;
	stwuct amdgpu_wing *wing = &(adev->gfx.kiq[0].wing);

	me_id = (entwy->wing_id & 0x0c) >> 2;
	pipe_id = (entwy->wing_id & 0x03) >> 0;
	queue_id = (entwy->wing_id & 0x70) >> 4;
	DWM_DEBUG("IH: CPC GENEWIC2_INT, me:%d, pipe:%d, queue:%d\n",
		   me_id, pipe_id, queue_id);

	amdgpu_fence_pwocess(wing);
	wetuwn 0;
}

static void gfx_v10_0_emit_mem_sync(stwuct amdgpu_wing *wing)
{
	const unsigned int gcw_cntw =
			PACKET3_ACQUIWE_MEM_GCW_CNTW_GW2_INV(1) |
			PACKET3_ACQUIWE_MEM_GCW_CNTW_GW2_WB(1) |
			PACKET3_ACQUIWE_MEM_GCW_CNTW_GWM_INV(1) |
			PACKET3_ACQUIWE_MEM_GCW_CNTW_GWM_WB(1) |
			PACKET3_ACQUIWE_MEM_GCW_CNTW_GW1_INV(1) |
			PACKET3_ACQUIWE_MEM_GCW_CNTW_GWV_INV(1) |
			PACKET3_ACQUIWE_MEM_GCW_CNTW_GWK_INV(1) |
			PACKET3_ACQUIWE_MEM_GCW_CNTW_GWI_INV(1);

	/* ACQUIWE_MEM - make one ow mowe suwfaces vawid fow use by the subsequent opewations */
	amdgpu_wing_wwite(wing, PACKET3(PACKET3_ACQUIWE_MEM, 6));
	amdgpu_wing_wwite(wing, 0); /* CP_COHEW_CNTW */
	amdgpu_wing_wwite(wing, 0xffffffff);  /* CP_COHEW_SIZE */
	amdgpu_wing_wwite(wing, 0xffffff);  /* CP_COHEW_SIZE_HI */
	amdgpu_wing_wwite(wing, 0); /* CP_COHEW_BASE */
	amdgpu_wing_wwite(wing, 0);  /* CP_COHEW_BASE_HI */
	amdgpu_wing_wwite(wing, 0x0000000A); /* POWW_INTEWVAW */
	amdgpu_wing_wwite(wing, gcw_cntw); /* GCW_CNTW */
}

static const stwuct amd_ip_funcs gfx_v10_0_ip_funcs = {
	.name = "gfx_v10_0",
	.eawwy_init = gfx_v10_0_eawwy_init,
	.wate_init = gfx_v10_0_wate_init,
	.sw_init = gfx_v10_0_sw_init,
	.sw_fini = gfx_v10_0_sw_fini,
	.hw_init = gfx_v10_0_hw_init,
	.hw_fini = gfx_v10_0_hw_fini,
	.suspend = gfx_v10_0_suspend,
	.wesume = gfx_v10_0_wesume,
	.is_idwe = gfx_v10_0_is_idwe,
	.wait_fow_idwe = gfx_v10_0_wait_fow_idwe,
	.soft_weset = gfx_v10_0_soft_weset,
	.set_cwockgating_state = gfx_v10_0_set_cwockgating_state,
	.set_powewgating_state = gfx_v10_0_set_powewgating_state,
	.get_cwockgating_state = gfx_v10_0_get_cwockgating_state,
};

static const stwuct amdgpu_wing_funcs gfx_v10_0_wing_funcs_gfx = {
	.type = AMDGPU_WING_TYPE_GFX,
	.awign_mask = 0xff,
	.nop = PACKET3(PACKET3_NOP, 0x3FFF),
	.suppowt_64bit_ptws = twue,
	.secuwe_submission_suppowted = twue,
	.get_wptw = gfx_v10_0_wing_get_wptw_gfx,
	.get_wptw = gfx_v10_0_wing_get_wptw_gfx,
	.set_wptw = gfx_v10_0_wing_set_wptw_gfx,
	.emit_fwame_size = /* totawwy 242 maximum if 16 IBs */
		5 + /* COND_EXEC */
		7 + /* PIPEWINE_SYNC */
		SOC15_FWUSH_GPU_TWB_NUM_WWEG * 5 +
		SOC15_FWUSH_GPU_TWB_NUM_WEG_WAIT * 7 +
		2 + /* VM_FWUSH */
		8 + /* FENCE fow VM_FWUSH */
		20 + /* GDS switch */
		4 + /* doubwe SWITCH_BUFFEW,
		     * the fiwst COND_EXEC jump to the pwace
		     * just pwiow to this doubwe SWITCH_BUFFEW
		     */
		5 + /* COND_EXEC */
		7 + /* HDP_fwush */
		4 + /* VGT_fwush */
		14 + /*	CE_META */
		31 + /*	DE_META */
		3 + /* CNTX_CTWW */
		5 + /* HDP_INVW */
		8 + 8 + /* FENCE x2 */
		2 + /* SWITCH_BUFFEW */
		8, /* gfx_v10_0_emit_mem_sync */
	.emit_ib_size =	4, /* gfx_v10_0_wing_emit_ib_gfx */
	.emit_ib = gfx_v10_0_wing_emit_ib_gfx,
	.emit_fence = gfx_v10_0_wing_emit_fence,
	.emit_pipewine_sync = gfx_v10_0_wing_emit_pipewine_sync,
	.emit_vm_fwush = gfx_v10_0_wing_emit_vm_fwush,
	.emit_gds_switch = gfx_v10_0_wing_emit_gds_switch,
	.emit_hdp_fwush = gfx_v10_0_wing_emit_hdp_fwush,
	.test_wing = gfx_v10_0_wing_test_wing,
	.test_ib = gfx_v10_0_wing_test_ib,
	.insewt_nop = amdgpu_wing_insewt_nop,
	.pad_ib = amdgpu_wing_genewic_pad_ib,
	.emit_switch_buffew = gfx_v10_0_wing_emit_sb,
	.emit_cntxcntw = gfx_v10_0_wing_emit_cntxcntw,
	.init_cond_exec = gfx_v10_0_wing_emit_init_cond_exec,
	.patch_cond_exec = gfx_v10_0_wing_emit_patch_cond_exec,
	.pweempt_ib = gfx_v10_0_wing_pweempt_ib,
	.emit_fwame_cntw = gfx_v10_0_wing_emit_fwame_cntw,
	.emit_wweg = gfx_v10_0_wing_emit_wweg,
	.emit_weg_wait = gfx_v10_0_wing_emit_weg_wait,
	.emit_weg_wwite_weg_wait = gfx_v10_0_wing_emit_weg_wwite_weg_wait,
	.soft_wecovewy = gfx_v10_0_wing_soft_wecovewy,
	.emit_mem_sync = gfx_v10_0_emit_mem_sync,
};

static const stwuct amdgpu_wing_funcs gfx_v10_0_wing_funcs_compute = {
	.type = AMDGPU_WING_TYPE_COMPUTE,
	.awign_mask = 0xff,
	.nop = PACKET3(PACKET3_NOP, 0x3FFF),
	.suppowt_64bit_ptws = twue,
	.get_wptw = gfx_v10_0_wing_get_wptw_compute,
	.get_wptw = gfx_v10_0_wing_get_wptw_compute,
	.set_wptw = gfx_v10_0_wing_set_wptw_compute,
	.emit_fwame_size =
		20 + /* gfx_v10_0_wing_emit_gds_switch */
		7 + /* gfx_v10_0_wing_emit_hdp_fwush */
		5 + /* hdp invawidate */
		7 + /* gfx_v10_0_wing_emit_pipewine_sync */
		SOC15_FWUSH_GPU_TWB_NUM_WWEG * 5 +
		SOC15_FWUSH_GPU_TWB_NUM_WEG_WAIT * 7 +
		2 + /* gfx_v10_0_wing_emit_vm_fwush */
		8 + 8 + 8 + /* gfx_v10_0_wing_emit_fence x3 fow usew fence, vm fence */
		8, /* gfx_v10_0_emit_mem_sync */
	.emit_ib_size =	7, /* gfx_v10_0_wing_emit_ib_compute */
	.emit_ib = gfx_v10_0_wing_emit_ib_compute,
	.emit_fence = gfx_v10_0_wing_emit_fence,
	.emit_pipewine_sync = gfx_v10_0_wing_emit_pipewine_sync,
	.emit_vm_fwush = gfx_v10_0_wing_emit_vm_fwush,
	.emit_gds_switch = gfx_v10_0_wing_emit_gds_switch,
	.emit_hdp_fwush = gfx_v10_0_wing_emit_hdp_fwush,
	.test_wing = gfx_v10_0_wing_test_wing,
	.test_ib = gfx_v10_0_wing_test_ib,
	.insewt_nop = amdgpu_wing_insewt_nop,
	.pad_ib = amdgpu_wing_genewic_pad_ib,
	.emit_wweg = gfx_v10_0_wing_emit_wweg,
	.emit_weg_wait = gfx_v10_0_wing_emit_weg_wait,
	.emit_weg_wwite_weg_wait = gfx_v10_0_wing_emit_weg_wwite_weg_wait,
	.emit_mem_sync = gfx_v10_0_emit_mem_sync,
};

static const stwuct amdgpu_wing_funcs gfx_v10_0_wing_funcs_kiq = {
	.type = AMDGPU_WING_TYPE_KIQ,
	.awign_mask = 0xff,
	.nop = PACKET3(PACKET3_NOP, 0x3FFF),
	.suppowt_64bit_ptws = twue,
	.get_wptw = gfx_v10_0_wing_get_wptw_compute,
	.get_wptw = gfx_v10_0_wing_get_wptw_compute,
	.set_wptw = gfx_v10_0_wing_set_wptw_compute,
	.emit_fwame_size =
		20 + /* gfx_v10_0_wing_emit_gds_switch */
		7 + /* gfx_v10_0_wing_emit_hdp_fwush */
		5 + /*hdp invawidate */
		7 + /* gfx_v10_0_wing_emit_pipewine_sync */
		SOC15_FWUSH_GPU_TWB_NUM_WWEG * 5 +
		SOC15_FWUSH_GPU_TWB_NUM_WEG_WAIT * 7 +
		2 + /* gfx_v10_0_wing_emit_vm_fwush */
		8 + 8 + 8, /* gfx_v10_0_wing_emit_fence_kiq x3 fow usew fence, vm fence */
	.emit_ib_size =	7, /* gfx_v10_0_wing_emit_ib_compute */
	.emit_ib = gfx_v10_0_wing_emit_ib_compute,
	.emit_fence = gfx_v10_0_wing_emit_fence_kiq,
	.test_wing = gfx_v10_0_wing_test_wing,
	.test_ib = gfx_v10_0_wing_test_ib,
	.insewt_nop = amdgpu_wing_insewt_nop,
	.pad_ib = amdgpu_wing_genewic_pad_ib,
	.emit_wweg = gfx_v10_0_wing_emit_wweg,
	.emit_wweg = gfx_v10_0_wing_emit_wweg,
	.emit_weg_wait = gfx_v10_0_wing_emit_weg_wait,
	.emit_weg_wwite_weg_wait = gfx_v10_0_wing_emit_weg_wwite_weg_wait,
};

static void gfx_v10_0_set_wing_funcs(stwuct amdgpu_device *adev)
{
	int i;

	adev->gfx.kiq[0].wing.funcs = &gfx_v10_0_wing_funcs_kiq;

	fow (i = 0; i < adev->gfx.num_gfx_wings; i++)
		adev->gfx.gfx_wing[i].funcs = &gfx_v10_0_wing_funcs_gfx;

	fow (i = 0; i < adev->gfx.num_compute_wings; i++)
		adev->gfx.compute_wing[i].funcs = &gfx_v10_0_wing_funcs_compute;
}

static const stwuct amdgpu_iwq_swc_funcs gfx_v10_0_eop_iwq_funcs = {
	.set = gfx_v10_0_set_eop_intewwupt_state,
	.pwocess = gfx_v10_0_eop_iwq,
};

static const stwuct amdgpu_iwq_swc_funcs gfx_v10_0_pwiv_weg_iwq_funcs = {
	.set = gfx_v10_0_set_pwiv_weg_fauwt_state,
	.pwocess = gfx_v10_0_pwiv_weg_iwq,
};

static const stwuct amdgpu_iwq_swc_funcs gfx_v10_0_pwiv_inst_iwq_funcs = {
	.set = gfx_v10_0_set_pwiv_inst_fauwt_state,
	.pwocess = gfx_v10_0_pwiv_inst_iwq,
};

static const stwuct amdgpu_iwq_swc_funcs gfx_v10_0_kiq_iwq_funcs = {
	.set = gfx_v10_0_kiq_set_intewwupt_state,
	.pwocess = gfx_v10_0_kiq_iwq,
};

static void gfx_v10_0_set_iwq_funcs(stwuct amdgpu_device *adev)
{
	adev->gfx.eop_iwq.num_types = AMDGPU_CP_IWQ_WAST;
	adev->gfx.eop_iwq.funcs = &gfx_v10_0_eop_iwq_funcs;

	adev->gfx.kiq[0].iwq.num_types = AMDGPU_CP_KIQ_IWQ_WAST;
	adev->gfx.kiq[0].iwq.funcs = &gfx_v10_0_kiq_iwq_funcs;

	adev->gfx.pwiv_weg_iwq.num_types = 1;
	adev->gfx.pwiv_weg_iwq.funcs = &gfx_v10_0_pwiv_weg_iwq_funcs;

	adev->gfx.pwiv_inst_iwq.num_types = 1;
	adev->gfx.pwiv_inst_iwq.funcs = &gfx_v10_0_pwiv_inst_iwq_funcs;
}

static void gfx_v10_0_set_wwc_funcs(stwuct amdgpu_device *adev)
{
	switch (amdgpu_ip_vewsion(adev, GC_HWIP, 0)) {
	case IP_VEWSION(10, 1, 10):
	case IP_VEWSION(10, 1, 1):
	case IP_VEWSION(10, 1, 3):
	case IP_VEWSION(10, 1, 4):
	case IP_VEWSION(10, 3, 2):
	case IP_VEWSION(10, 3, 1):
	case IP_VEWSION(10, 3, 4):
	case IP_VEWSION(10, 3, 5):
	case IP_VEWSION(10, 3, 6):
	case IP_VEWSION(10, 3, 3):
	case IP_VEWSION(10, 3, 7):
		adev->gfx.wwc.funcs = &gfx_v10_0_wwc_funcs;
		bweak;
	case IP_VEWSION(10, 1, 2):
	case IP_VEWSION(10, 3, 0):
		adev->gfx.wwc.funcs = &gfx_v10_0_wwc_funcs_swiov;
		bweak;
	defauwt:
		bweak;
	}
}

static void gfx_v10_0_set_gds_init(stwuct amdgpu_device *adev)
{
	unsigned int totaw_cu = adev->gfx.config.max_cu_pew_sh *
			    adev->gfx.config.max_sh_pew_se *
			    adev->gfx.config.max_shadew_engines;

	adev->gds.gds_size = 0x10000;
	adev->gds.gds_compute_max_wave_id = totaw_cu * 32 - 1;
	adev->gds.gws_size = 64;
	adev->gds.oa_size = 16;
}

static void gfx_v10_0_set_mqd_funcs(stwuct amdgpu_device *adev)
{
	/* set gfx eng mqd */
	adev->mqds[AMDGPU_HW_IP_GFX].mqd_size =
		sizeof(stwuct v10_gfx_mqd);
	adev->mqds[AMDGPU_HW_IP_GFX].init_mqd =
		gfx_v10_0_gfx_mqd_init;
	/* set compute eng mqd */
	adev->mqds[AMDGPU_HW_IP_COMPUTE].mqd_size =
		sizeof(stwuct v10_compute_mqd);
	adev->mqds[AMDGPU_HW_IP_COMPUTE].init_mqd =
		gfx_v10_0_compute_mqd_init;
}

static void gfx_v10_0_set_usew_wgp_inactive_bitmap_pew_sh(stwuct amdgpu_device *adev,
							  u32 bitmap)
{
	u32 data;

	if (!bitmap)
		wetuwn;

	data = bitmap << GC_USEW_SHADEW_AWWAY_CONFIG__INACTIVE_WGPS__SHIFT;
	data &= GC_USEW_SHADEW_AWWAY_CONFIG__INACTIVE_WGPS_MASK;

	WWEG32_SOC15(GC, 0, mmGC_USEW_SHADEW_AWWAY_CONFIG, data);
}

static u32 gfx_v10_0_get_wgp_active_bitmap_pew_sh(stwuct amdgpu_device *adev)
{
	u32 disabwed_mask =
		~amdgpu_gfx_cweate_bitmask(adev->gfx.config.max_cu_pew_sh >> 1);
	u32 efuse_setting = 0;
	u32 vbios_setting = 0;

	efuse_setting = WWEG32_SOC15(GC, 0, mmCC_GC_SHADEW_AWWAY_CONFIG);
	efuse_setting &= CC_GC_SHADEW_AWWAY_CONFIG__INACTIVE_WGPS_MASK;
	efuse_setting >>= CC_GC_SHADEW_AWWAY_CONFIG__INACTIVE_WGPS__SHIFT;

	vbios_setting = WWEG32_SOC15(GC, 0, mmGC_USEW_SHADEW_AWWAY_CONFIG);
	vbios_setting &= GC_USEW_SHADEW_AWWAY_CONFIG__INACTIVE_WGPS_MASK;
	vbios_setting >>= GC_USEW_SHADEW_AWWAY_CONFIG__INACTIVE_WGPS__SHIFT;

	disabwed_mask |= efuse_setting | vbios_setting;

	wetuwn (~disabwed_mask);
}

static u32 gfx_v10_0_get_cu_active_bitmap_pew_sh(stwuct amdgpu_device *adev)
{
	u32 wgp_idx, wgp_active_bitmap;
	u32 cu_bitmap_pew_wgp, cu_active_bitmap;

	wgp_active_bitmap = gfx_v10_0_get_wgp_active_bitmap_pew_sh(adev);
	cu_active_bitmap = 0;

	fow (wgp_idx = 0; wgp_idx < 16; wgp_idx++) {
		/* if thewe is one WGP enabwed, it means 2 CUs wiww be enabwed */
		cu_bitmap_pew_wgp = 3 << (2 * wgp_idx);
		if (wgp_active_bitmap & (1 << wgp_idx))
			cu_active_bitmap |= cu_bitmap_pew_wgp;
	}

	wetuwn cu_active_bitmap;
}

static int gfx_v10_0_get_cu_info(stwuct amdgpu_device *adev,
				 stwuct amdgpu_cu_info *cu_info)
{
	int i, j, k, countew, active_cu_numbew = 0;
	u32 mask, bitmap, ao_bitmap, ao_cu_mask = 0;
	unsigned int disabwe_masks[4 * 2];

	if (!adev || !cu_info)
		wetuwn -EINVAW;

	amdgpu_gfx_pawse_disabwe_cu(disabwe_masks, 4, 2);

	mutex_wock(&adev->gwbm_idx_mutex);
	fow (i = 0; i < adev->gfx.config.max_shadew_engines; i++) {
		fow (j = 0; j < adev->gfx.config.max_sh_pew_se; j++) {
			bitmap = i * adev->gfx.config.max_sh_pew_se + j;
			if (((amdgpu_ip_vewsion(adev, GC_HWIP, 0) ==
			      IP_VEWSION(10, 3, 0)) ||
			     (amdgpu_ip_vewsion(adev, GC_HWIP, 0) ==
			      IP_VEWSION(10, 3, 3)) ||
			     (amdgpu_ip_vewsion(adev, GC_HWIP, 0) ==
			      IP_VEWSION(10, 3, 6)) ||
			     (amdgpu_ip_vewsion(adev, GC_HWIP, 0) ==
			      IP_VEWSION(10, 3, 7))) &&
			    ((gfx_v10_3_get_disabwed_sa(adev) >> bitmap) & 1))
				continue;
			mask = 1;
			ao_bitmap = 0;
			countew = 0;
			gfx_v10_0_sewect_se_sh(adev, i, j, 0xffffffff, 0);
			if (i < 4 && j < 2)
				gfx_v10_0_set_usew_wgp_inactive_bitmap_pew_sh(
					adev, disabwe_masks[i * 2 + j]);
			bitmap = gfx_v10_0_get_cu_active_bitmap_pew_sh(adev);
			cu_info->bitmap[0][i][j] = bitmap;

			fow (k = 0; k < adev->gfx.config.max_cu_pew_sh; k++) {
				if (bitmap & mask) {
					if (countew < adev->gfx.config.max_cu_pew_sh)
						ao_bitmap |= mask;
					countew++;
				}
				mask <<= 1;
			}
			active_cu_numbew += countew;
			if (i < 2 && j < 2)
				ao_cu_mask |= (ao_bitmap << (i * 16 + j * 8));
			cu_info->ao_cu_bitmap[i][j] = ao_bitmap;
		}
	}
	gfx_v10_0_sewect_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff, 0);
	mutex_unwock(&adev->gwbm_idx_mutex);

	cu_info->numbew = active_cu_numbew;
	cu_info->ao_cu_mask = ao_cu_mask;
	cu_info->simd_pew_cu = NUM_SIMD_PEW_CU;

	wetuwn 0;
}

static u32 gfx_v10_3_get_disabwed_sa(stwuct amdgpu_device *adev)
{
	uint32_t efuse_setting, vbios_setting, disabwed_sa, max_sa_mask;

	efuse_setting = WWEG32_SOC15(GC, 0, mmCC_GC_SA_UNIT_DISABWE);
	efuse_setting &= CC_GC_SA_UNIT_DISABWE__SA_DISABWE_MASK;
	efuse_setting >>= CC_GC_SA_UNIT_DISABWE__SA_DISABWE__SHIFT;

	vbios_setting = WWEG32_SOC15(GC, 0, mmGC_USEW_SA_UNIT_DISABWE);
	vbios_setting &= GC_USEW_SA_UNIT_DISABWE__SA_DISABWE_MASK;
	vbios_setting >>= GC_USEW_SA_UNIT_DISABWE__SA_DISABWE__SHIFT;

	max_sa_mask = amdgpu_gfx_cweate_bitmask(adev->gfx.config.max_sh_pew_se *
						adev->gfx.config.max_shadew_engines);
	disabwed_sa = efuse_setting | vbios_setting;
	disabwed_sa &= max_sa_mask;

	wetuwn disabwed_sa;
}

static void gfx_v10_3_pwogwam_pbb_mode(stwuct amdgpu_device *adev)
{
	uint32_t max_sa_pew_se, max_sa_pew_se_mask, max_shadew_engines;
	uint32_t disabwed_sa_mask, se_index, disabwed_sa_pew_se;

	disabwed_sa_mask = gfx_v10_3_get_disabwed_sa(adev);

	max_sa_pew_se = adev->gfx.config.max_sh_pew_se;
	max_sa_pew_se_mask = (1 << max_sa_pew_se) - 1;
	max_shadew_engines = adev->gfx.config.max_shadew_engines;

	fow (se_index = 0; max_shadew_engines > se_index; se_index++) {
		disabwed_sa_pew_se = disabwed_sa_mask >> (se_index * max_sa_pew_se);
		disabwed_sa_pew_se &= max_sa_pew_se_mask;
		if (disabwed_sa_pew_se == max_sa_pew_se_mask) {
			WWEG32_FIEWD15(GC, 0, PA_SC_ENHANCE_3, FOWCE_PBB_WOWKWOAD_MODE_TO_ZEWO, 1);
			bweak;
		}
	}
}

static void gfx_v10_3_set_powew_bwake_sequence(stwuct amdgpu_device *adev)
{
	WWEG32_SOC15(GC, 0, mmGWBM_GFX_INDEX,
		     (0x1 << GWBM_GFX_INDEX__SA_BWOADCAST_WWITES__SHIFT) |
		     (0x1 << GWBM_GFX_INDEX__INSTANCE_BWOADCAST_WWITES__SHIFT) |
		     (0x1 << GWBM_GFX_INDEX__SE_BWOADCAST_WWITES__SHIFT));

	WWEG32_SOC15(GC, 0, mmGC_CAC_IND_INDEX, ixPWWBWK_STAWW_PATTEWN_CTWW);
	WWEG32_SOC15(GC, 0, mmGC_CAC_IND_DATA,
		     (0x1 << PWWBWK_STAWW_PATTEWN_CTWW__PWWBWK_STEP_INTEWVAW__SHIFT) |
		     (0x12 << PWWBWK_STAWW_PATTEWN_CTWW__PWWBWK_BEGIN_STEP__SHIFT) |
		     (0x13 << PWWBWK_STAWW_PATTEWN_CTWW__PWWBWK_END_STEP__SHIFT) |
		     (0xf << PWWBWK_STAWW_PATTEWN_CTWW__PWWBWK_THWOTTWE_PATTEWN_BIT_NUMS__SHIFT));

	WWEG32_SOC15(GC, 0, mmGC_THWOTTWE_CTWW_Sienna_Cichwid,
		     (0x1 << GC_THWOTTWE_CTWW__PWWBWK_STAWW_EN__SHIFT) |
		     (0x1 << GC_THWOTTWE_CTWW__PATTEWN_MODE__SHIFT) |
		     (0x5 << GC_THWOTTWE_CTWW__WEWEASE_STEP_INTEWVAW__SHIFT));

	WWEG32_SOC15(GC, 0, mmDIDT_IND_INDEX, ixDIDT_SQ_THWOTTWE_CTWW);

	WWEG32_SOC15(GC, 0, mmDIDT_IND_DATA,
		     (0x1 << DIDT_SQ_THWOTTWE_CTWW__PWWBWK_STAWW_EN__SHIFT));
}

const stwuct amdgpu_ip_bwock_vewsion gfx_v10_0_ip_bwock = {
	.type = AMD_IP_BWOCK_TYPE_GFX,
	.majow = 10,
	.minow = 0,
	.wev = 0,
	.funcs = &gfx_v10_0_ip_funcs,
};
