Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Apr 26 14:54:46 2022
| Host         : PC-636 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.770        0.000                      0                  118        0.243        0.000                      0                  118        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.770        0.000                      0                  118        0.243        0.000                      0                  118        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.144%)  route 2.911ns (77.856%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.523    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.647 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.664     7.311    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.435 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.560     7.995    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.119 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.807     8.926    driver_seg_8/clk_en0/clear
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.516    14.888    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    driver_seg_8/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.144%)  route 2.911ns (77.856%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.523    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.647 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.664     7.311    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.435 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.560     7.995    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.119 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.807     8.926    driver_seg_8/clk_en0/clear
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.516    14.888    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    driver_seg_8/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.144%)  route 2.911ns (77.856%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.523    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.647 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.664     7.311    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.435 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.560     7.995    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.119 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.807     8.926    driver_seg_8/clk_en0/clear
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.516    14.888    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    driver_seg_8/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.828ns (22.144%)  route 2.911ns (77.856%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.523    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.647 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.664     7.311    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.435 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.560     7.995    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.119 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.807     8.926    driver_seg_8/clk_en0/clear
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.516    14.888    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    driver_seg_8/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.523    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.647 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.664     7.311    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.435 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.560     7.995    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.119 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.780     8.899    driver_seg_8/clk_en0/clear
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.520    14.892    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.523    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.647 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.664     7.311    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.435 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.560     7.995    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.119 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.780     8.899    driver_seg_8/clk_en0/clear
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.520    14.892    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[21]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[21]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.523    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.647 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.664     7.311    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.435 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.560     7.995    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.119 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.780     8.899    driver_seg_8/clk_en0/clear
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.520    14.892    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[22]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.523    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.647 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.664     7.311    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.435 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.560     7.995    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.119 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.780     8.899    driver_seg_8/clk_en0/clear
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.520    14.892    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_8/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.470%)  route 2.857ns (77.530%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.523    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.647 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.664     7.311    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.435 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.560     7.995    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.119 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.753     8.872    driver_seg_8/clk_en0/clear
    SLICE_X3Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.521    14.893    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_R)       -0.429    14.701    driver_seg_8/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.470%)  route 2.857ns (77.530%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.523    driver_seg_8/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I4_O)        0.124     6.647 r  driver_seg_8/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.664     7.311    driver_seg_8/clk_en0/ce_o_i_6_n_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.124     7.435 r  driver_seg_8/clk_en0/ce_o_i_5/O
                         net (fo=1, routed)           0.560     7.995    driver_seg_8/clk_en0/ce_o_i_5_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.119 r  driver_seg_8/clk_en0/ce_o_i_1/O
                         net (fo=32, routed)          0.753     8.872    driver_seg_8/clk_en0/clear
    SLICE_X3Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.521    14.893    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[29]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_R)       -0.429    14.701    driver_seg_8/clk_en0/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                  5.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/data2_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.189ns (45.681%)  route 0.225ns (54.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.592     1.505    driver_seg_8/bin_cnt1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/Q
                         net (fo=27, routed)          0.225     1.871    driver_seg_8/bin_cnt1/Q[0]
    SLICE_X2Y38          LUT3 (Prop_lut3_I0_O)        0.048     1.919 r  driver_seg_8/bin_cnt1/data2_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.919    driver_seg_8/bin_cnt1_n_7
    SLICE_X2Y38          FDRE                                         r  driver_seg_8/data2_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.866     2.024    driver_seg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  driver_seg_8/data2_i_reg[0]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131     1.676    driver_seg_8/data2_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/data3_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.189ns (45.244%)  route 0.229ns (54.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.592     1.505    driver_seg_8/bin_cnt1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/Q
                         net (fo=27, routed)          0.229     1.875    driver_seg_8/s_bin_cnt[0]
    SLICE_X2Y38          LUT3 (Prop_lut3_I2_O)        0.048     1.923 r  driver_seg_8/data3_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.923    driver_seg_8/data3_i[2]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  driver_seg_8/data3_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.866     2.024    driver_seg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  driver_seg_8/data3_i_reg[2]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131     1.676    driver_seg_8/data3_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/data0_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.285%)  route 0.225ns (54.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.592     1.505    driver_seg_8/bin_cnt1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/Q
                         net (fo=27, routed)          0.225     1.871    driver_seg_8/bin_cnt1/Q[0]
    SLICE_X2Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.916 r  driver_seg_8/bin_cnt1/data0_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.916    driver_seg_8/bin_cnt1_n_1
    SLICE_X2Y38          FDRE                                         r  driver_seg_8/data0_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.866     2.024    driver_seg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  driver_seg_8/data0_i_reg[1]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120     1.665    driver_seg_8/data0_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 driver_seg_8/data1_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_txt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.260ns (69.477%)  route 0.114ns (30.523%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.593     1.506    driver_seg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  driver_seg_8/data1_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  driver_seg_8/data1_i_reg[1]/Q
                         net (fo=1, routed)           0.114     1.762    driver_seg_8/bin_cnt0/s_txt_reg[2]_4[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  driver_seg_8/bin_cnt0/s_txt[1]_i_3/O
                         net (fo=1, routed)           0.000     1.807    driver_seg_8/bin_cnt0/s_txt[1]_i_3_n_0
    SLICE_X4Y38          MUXF7 (Prop_muxf7_I1_O)      0.074     1.881 r  driver_seg_8/bin_cnt0/s_txt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    driver_seg_8/s_txt_0[1]
    SLICE_X4Y38          FDRE                                         r  driver_seg_8/s_txt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     2.022    driver_seg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  driver_seg_8/s_txt_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.105     1.627    driver_seg_8/s_txt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/bin_cnt1/s_cnt_local_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.065%)  route 0.227ns (54.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.592     1.505    driver_seg_8/bin_cnt1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/Q
                         net (fo=27, routed)          0.227     1.873    driver_seg_8/bin_cnt1/Q[0]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  driver_seg_8/bin_cnt1/s_cnt_local[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    driver_seg_8/bin_cnt1/s_cnt_local[1]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  driver_seg_8/bin_cnt1/s_cnt_local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     2.022    driver_seg_8/bin_cnt1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  driver_seg_8/bin_cnt1/s_cnt_local_reg[1]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121     1.664    driver_seg_8/bin_cnt1/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/data3_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.848%)  route 0.229ns (55.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.592     1.505    driver_seg_8/bin_cnt1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/Q
                         net (fo=27, routed)          0.229     1.875    driver_seg_8/s_bin_cnt[0]
    SLICE_X2Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.920 r  driver_seg_8/data3_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.920    driver_seg_8/data3_i[1]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  driver_seg_8/data3_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.866     2.024    driver_seg_8/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  driver_seg_8/data3_i_reg[1]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121     1.666    driver_seg_8/data3_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.593     1.506    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.117     1.765    driver_seg_8/clk_en0/s_cnt_local_reg[3]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  driver_seg_8/clk_en0/s_cnt_local_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    driver_seg_8/clk_en0/s_cnt_local_reg[0]_i_1_n_4
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.862     2.020    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    driver_seg_8/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.508    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=2, routed)           0.117     1.767    driver_seg_8/clk_en0/s_cnt_local_reg[23]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  driver_seg_8/clk_en0/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    driver_seg_8/clk_en0/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.866     2.024    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg_8/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.596     1.509    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_8/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.117     1.768    driver_seg_8/clk_en0/s_cnt_local_reg[27]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  driver_seg_8/clk_en0/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    driver_seg_8/clk_en0/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X3Y40          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.867     2.025    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105     1.614    driver_seg_8/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.593     1.506    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  driver_seg_8/clk_en0/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.119     1.767    driver_seg_8/clk_en0/s_cnt_local_reg[11]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_4
    SLICE_X3Y36          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     2.021    driver_seg_8/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    driver_seg_8/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37     driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37     driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37     driver_seg_8/bin_cnt0/s_cnt_local_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37     driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37     driver_seg_8/bin_cnt1/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37     driver_seg_8/bin_cnt1/s_cnt_local_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     driver_seg_8/clk_en0/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37     driver_seg_8/bin_cnt1/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37     driver_seg_8/bin_cnt1/s_cnt_local_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     driver_seg_8/clk_en0/ce_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     driver_seg_8/clk_en0/s_cnt_local_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     driver_seg_8/clk_en0/s_cnt_local_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     driver_seg_8/clk_en0/s_cnt_local_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     driver_seg_8/clk_en0/s_cnt_local_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     driver_seg_8/clk_en0/s_cnt_local_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     driver_seg_8/clk_en0/s_cnt_local_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     driver_seg_8/clk_en0/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     driver_seg_8/clk_en0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     driver_seg_8/clk_en0/s_cnt_local_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     driver_seg_8/clk_en0/s_cnt_local_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     driver_seg_8/clk_en0/s_cnt_local_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     driver_seg_8/clk_en0/s_cnt_local_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     driver_seg_8/clk_en0/s_cnt_local_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     driver_seg_8/clk_en0/s_cnt_local_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     driver_seg_8/clk_en0/s_cnt_local_reg[25]/C



