<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMDEVARCH</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">PMDEVARCH, Performance Monitors Device Architecture register</h1><p>The PMDEVARCH characteristics are:</p><h2>Purpose</h2>
        <p>Identifies the programmers' model architecture of the Performance Monitor component.</p>
      <h2>Configuration</h2><p>
        It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether PMDEVARCH is implemented in the Core power domain or in the Debug power domain.
      </p>
        <p>If ARMv8.3-DoPD is implemented, this register is in the Core power domain. If ARMv8.3-DoPD is not implemented, this register is in the Debug power domain.</p>
      <h2>Attributes</h2>
            <p>PMDEVARCH is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The PMDEVARCH bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="11"><a href="#ARCHITECT_31">ARCHITECT</a></td><td class="lr" colspan="1"><a href="#PRESENT_20">PRESENT</a></td><td class="lr" colspan="4"><a href="#REVISION_19">REVISION</a></td><td class="lr" colspan="16"><a href="#ARCHID_15">ARCHID</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="ARCHITECT_31">ARCHITECT, bits [31:21]
                  </h4>
          
  <p>Defines the architecture of the component. For Performance Monitors, this is Arm Limited.</p>
<p>Bits [31:28] are the JEP106 continuation code, <span class="hexnumber">0x4</span>.</p>
<p>Bits [27:21] are the JEP106 ID code, <span class="hexnumber">0x3B</span>.</p>

        <h4 id="PRESENT_20">PRESENT, bit [20]
              </h4>
          
  <p>When set to 1, indicates that the DEVARCH is present.</p>
<p>This field is 1 in Armv8.</p>

        <h4 id="REVISION_19">REVISION, bits [19:16]
                  </h4>
          
  <p>Defines the architecture revision. For architectures defined by Arm this is the minor revision.</p>
<p>For Performance Monitors, the revision defined by Armv8 is <span class="hexnumber">0x0</span>.</p>
<p>All other values are reserved.</p>

        <h4 id="ARCHID_15">ARCHID, bits [15:0]
                  </h4>
          
  <p>Defines this part to be an Armv8 debug component. For architectures defined by Arm this is further subdivided.</p>
<p>For Performance Monitors:</p>
<ul>
<li>Bits [15:12] are the architecture version, <span class="hexnumber">0x2</span>.
</li><li>Bits [11:0] are the architecture part number, <span class="hexnumber">0xA16</span>.
</li></ul>
<p>This corresponds to Performance Monitors architecture version PMUv3.</p>
<div class="note"><span class="note-header">Note</span><p>The PMUv3 memory-mapped programmers' model can be used by devices other than Armv8 processors. Software must determine whether the PMU is attached to an Armv8 processor by using the <a href="ext-pmdevaff0.html">PMDEVAFF0</a> and <a href="ext-pmdevaff1.html">PMDEVAFF1</a> registers to discover the <span class="xref">affinity</span> of the PMU to any Armv8 processors.</p></div>

        <div class="text_after_fields">
    
  

    </div><h2>Accessing the PMDEVARCH</h2><h4>PMDEVARCH can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>PMU</td><td><span class="hexnumber">0xFBC</span></td><td>PMDEVARCH</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When ARMv8.3-DoPD is not implemented or IsCorePowered()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
