[2025-09-18 02:05:03] START suite=qualcomm_srv trace=srv691_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv691_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2579728 heartbeat IPC: 3.876 cumulative IPC: 3.876 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5000723 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5000723 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5000724 heartbeat IPC: 4.131 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 13325173 heartbeat IPC: 1.201 cumulative IPC: 1.201 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21629140 heartbeat IPC: 1.204 cumulative IPC: 1.203 (Simulation time: 00 hr 03 min 28 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv691_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000011 cycles: 29951877 heartbeat IPC: 1.202 cumulative IPC: 1.202 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 38366134 heartbeat IPC: 1.188 cumulative IPC: 1.199 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 46768896 heartbeat IPC: 1.19 cumulative IPC: 1.197 (Simulation time: 00 hr 06 min 34 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 55175909 heartbeat IPC: 1.189 cumulative IPC: 1.196 (Simulation time: 00 hr 07 min 35 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 63583906 heartbeat IPC: 1.189 cumulative IPC: 1.195 (Simulation time: 00 hr 08 min 36 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv691_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000021 cycles: 71883971 heartbeat IPC: 1.205 cumulative IPC: 1.196 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 80149107 heartbeat IPC: 1.21 cumulative IPC: 1.198 (Simulation time: 00 hr 10 min 38 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 83405026 cumulative IPC: 1.199 (Simulation time: 00 hr 11 min 39 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 83405026 cumulative IPC: 1.199 (Simulation time: 00 hr 11 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv691_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.199 instructions: 100000002 cycles: 83405026
CPU 0 Branch Prediction Accuracy: 92.51% MPKI: 13.3 Average ROB Occupancy at Mispredict: 29.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08455
BRANCH_INDIRECT: 0.3663
BRANCH_CONDITIONAL: 11.48
BRANCH_DIRECT_CALL: 0.4179
BRANCH_INDIRECT_CALL: 0.5416
BRANCH_RETURN: 0.4033


====Backend Stall Breakdown====
ROB_STALL: 40293
LQ_STALL: 0
SQ_STALL: 37194


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 8.350881

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 40293

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4825

cpu0->cpu0_STLB TOTAL        ACCESS:    2103337 HIT:    2102654 MISS:        683 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2103337 HIT:    2102654 MISS:        683 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 106.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9564781 HIT:    8773534 MISS:     791247 MSHR_MERGE:      35104
cpu0->cpu0_L2C LOAD         ACCESS:    7682046 HIT:    7024740 MISS:     657306 MSHR_MERGE:        352
cpu0->cpu0_L2C RFO          ACCESS:     576752 HIT:     513445 MISS:      63307 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     161643 HIT:     112090 MISS:      49553 MSHR_MERGE:      34752
cpu0->cpu0_L2C WRITE        ACCESS:    1143126 HIT:    1122844 MISS:      20282 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1214 HIT:        415 MISS:        799 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     114954 ISSUED:     106500 USEFUL:       1158 USELESS:       4566
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.87 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15823614 HIT:    7793985 MISS:    8029629 MSHR_MERGE:    1968236
cpu0->cpu0_L1I LOAD         ACCESS:   15823614 HIT:    7793985 MISS:    8029629 MSHR_MERGE:    1968236
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30863634 HIT:   26913689 MISS:    3949945 MSHR_MERGE:    1696077
cpu0->cpu0_L1D LOAD         ACCESS:   16706523 HIT:   14589231 MISS:    2117292 MSHR_MERGE:     496639
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     330716 HIT:     237204 MISS:      93512 MSHR_MERGE:      38265
cpu0->cpu0_L1D WRITE        ACCESS:   13825027 HIT:   12087125 MISS:    1737902 MSHR_MERGE:    1161148
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1368 HIT:        129 MISS:       1239 MSHR_MERGE:         25
cpu0->cpu0_L1D PREFETCH REQUESTED:     517759 ISSUED:     330716 USEFUL:      10255 USELESS:      37075
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.73 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12981772 HIT:   10699630 MISS:    2282142 MSHR_MERGE:    1158204
cpu0->cpu0_ITLB LOAD         ACCESS:   12981772 HIT:   10699630 MISS:    2282142 MSHR_MERGE:    1158204
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.012 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29024968 HIT:   27719238 MISS:    1305730 MSHR_MERGE:     326331
cpu0->cpu0_DTLB LOAD         ACCESS:   29024968 HIT:   27719238 MISS:    1305730 MSHR_MERGE:     326331
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.077 cycles
cpu0->LLC TOTAL        ACCESS:     860375 HIT:     854013 MISS:       6362 MSHR_MERGE:        201
cpu0->LLC LOAD         ACCESS:     656954 HIT:     652677 MISS:       4277 MSHR_MERGE:         28
cpu0->LLC RFO          ACCESS:      63307 HIT:      63306 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      14801 HIT:      12858 MISS:       1943 MSHR_MERGE:        173
cpu0->LLC WRITE        ACCESS:     124514 HIT:     124512 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        799 HIT:        660 MISS:        139 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:       6145
  AVG DBUS CONGESTED CYCLE: 2.988
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6951

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       537758       537285        54083          353
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           56           68            6
  STLB miss resolved @ L2C                0           48          166          297           22
  STLB miss resolved @ LLC                0           38          216          475           32
  STLB miss resolved @ MEM                0            0           50           95           62

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195317        51316      1551419       124543            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            4            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            7           14           31            0
  STLB miss resolved @ MEM                0            0            2           14            0
[2025-09-18 02:16:43] END   suite=qualcomm_srv trace=srv691_ap (rc=0)
