{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 14 09:46:59 2020 " "Info: Processing started: Fri Aug 14 09:46:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_1 -c lab7_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_1 -c lab7_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_1.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file lab7_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_1 " "Info: Found entity 1: lab7_1" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 traffic " "Info: Found entity 2: traffic" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 light_cnt_dn_29 " "Info: Found entity 3: light_cnt_dn_29" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ryg_ctl " "Info: Found entity 4: ryg_ctl" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 freq_div " "Info: Found entity 5: freq_div" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 176 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 bcd_to_seg7 " "Info: Found entity 6: bcd_to_seg7" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 196 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 seg7_select " "Info: Found entity 7: seg7_select" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 218 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(21): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(22): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(36) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(36): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(37) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(37): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(23): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(24): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7_1.v(25) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab7_1.v(25): instance has no name" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_1 " "Info: Elaborating entity \"lab7_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_49 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_49\"" {  } { { "lab7_1.v" "comb_49" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_1.v(186) " "Warning (10240): Verilog HDL Always Construct warning at lab7_1.v(186): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_50 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_50\"" {  } { { "lab7_1.v" "comb_50" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_1.v(186) " "Warning (10240): Verilog HDL Always Construct warning at lab7_1.v(186): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 186 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic traffic:comb_51 " "Info: Elaborating entity \"traffic\" for hierarchy \"traffic:comb_51\"" {  } { { "lab7_1.v" "comb_51" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ryg_ctl traffic:comb_51\|ryg_ctl:comb_4 " "Info: Elaborating entity \"ryg_ctl\" for hierarchy \"traffic:comb_51\|ryg_ctl:comb_4\"" {  } { { "lab7_1.v" "comb_4" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_cnt_dn_29 traffic:comb_51\|light_cnt_dn_29:comb_5 " "Info: Elaborating entity \"light_cnt_dn_29\" for hierarchy \"traffic:comb_51\|light_cnt_dn_29:comb_5\"" {  } { { "lab7_1.v" "comb_5" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_select seg7_select:comb_52 " "Info: Elaborating entity \"seg7_select\" for hierarchy \"seg7_select:comb_52\"" {  } { { "lab7_1.v" "comb_52" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7 bcd_to_seg7:comb_53 " "Info: Elaborating entity \"bcd_to_seg7\" for hierarchy \"bcd_to_seg7:comb_53\"" {  } { { "lab7_1.v" "comb_53" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_49\|divider\[0\]~0 23 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=23) from the following logic: \"freq_div:comb_49\|divider\[0\]~0\"" {  } { { "lab7_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 192 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_50\|divider\[0\]~0 15 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=15) from the following logic: \"freq_div:comb_50\|divider\[0\]~0\"" {  } { { "lab7_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 192 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_49\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_49\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_49\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:comb_49\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Info: Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:comb_49\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_49\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_49\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_50\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:comb_50\|lpm_counter:divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_50\|lpm_counter:divider_rtl_1 " "Info: Instantiated megafunction \"freq_div:comb_50\|lpm_counter:divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_50\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter freq_div:comb_50\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:comb_50\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_50\|lpm_counter:divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 86 -1 0 } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 230 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Info: Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Info: Implemented 107 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 14 09:47:02 2020 " "Info: Processing ended: Fri Aug 14 09:47:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
