#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5636335234a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56363360bfa0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x56363362bbc0_0 .net "bflag", 0 0, v0x56363362a9c0_0;  1 drivers
v0x56363362bc80_0 .var "funct", 5 0;
v0x56363362bd40_0 .net "hi", 31 0, v0x56363362ab60_0;  1 drivers
v0x56363362bde0_0 .var "imm", 15 0;
v0x56363362bea0_0 .var "imm_instr", 31 0;
v0x56363362bf80_0 .var "instword", 31 0;
v0x56363362c040_0 .net "lo", 31 0, v0x56363362ad20_0;  1 drivers
v0x56363362c110_0 .var "opA", 31 0;
v0x56363362c1b0_0 .var "opB", 31 0;
v0x56363362c270_0 .var "opcode", 5 0;
v0x56363362c350_0 .net "result", 31 0, v0x56363362b260_0;  1 drivers
v0x56363362c440_0 .var "rs", 4 0;
v0x56363362c500_0 .var "rt", 4 0;
v0x56363362c5e0_0 .var "word", 31 6;
S_0x5636335f9780 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x56363360bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5636336085f0_0 .net *"_ivl_10", 15 0, L_0x56363363c770;  1 drivers
L_0x7f10f3992018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56363360cd20_0 .net/2u *"_ivl_14", 15 0, L_0x7f10f3992018;  1 drivers
v0x563633611fe0_0 .net *"_ivl_17", 15 0, L_0x56363364ca20;  1 drivers
v0x563633612310_0 .net *"_ivl_5", 0 0, L_0x56363363c380;  1 drivers
v0x563633613220_0 .net *"_ivl_6", 15 0, L_0x56363363c4b0;  1 drivers
v0x563633615240_0 .net *"_ivl_9", 15 0, L_0x56363363c6d0;  1 drivers
v0x56363362a8e0_0 .net "addr_rt", 4 0, L_0x56363364cd50;  1 drivers
v0x56363362a9c0_0 .var "b_flag", 0 0;
v0x56363362aa80_0 .net "funct", 5 0, L_0x56363363c2e0;  1 drivers
v0x56363362ab60_0 .var "hi", 31 0;
v0x56363362ac40_0 .net "instructionword", 31 0, v0x56363362bf80_0;  1 drivers
v0x56363362ad20_0 .var "lo", 31 0;
v0x56363362ae00_0 .var "memaddroffset", 31 0;
v0x56363362aee0_0 .var "multresult", 63 0;
v0x56363362afc0_0 .net "op1", 31 0, v0x56363362c110_0;  1 drivers
v0x56363362b0a0_0 .net "op2", 31 0, v0x56363362c1b0_0;  1 drivers
v0x56363362b180_0 .net "opcode", 5 0, L_0x56363363c1f0;  1 drivers
v0x56363362b260_0 .var "result", 31 0;
v0x56363362b340_0 .net "shamt", 4 0, L_0x56363364cc50;  1 drivers
v0x56363362b420_0 .net/s "sign_op1", 31 0, v0x56363362c110_0;  alias, 1 drivers
v0x56363362b4e0_0 .net/s "sign_op2", 31 0, v0x56363362c1b0_0;  alias, 1 drivers
v0x56363362b580_0 .net "simmediatedata", 31 0, L_0x56363363c880;  1 drivers
v0x56363362b640_0 .net "simmediatedatas", 31 0, L_0x56363363c880;  alias, 1 drivers
v0x56363362b700_0 .net "uimmediatedata", 31 0, L_0x56363364cb10;  1 drivers
v0x56363362b7c0_0 .net "unsign_op1", 31 0, v0x56363362c110_0;  alias, 1 drivers
v0x56363362b880_0 .net "unsign_op2", 31 0, v0x56363362c1b0_0;  alias, 1 drivers
v0x56363362b990_0 .var "unsigned_result", 31 0;
E_0x56363356d260/0 .event anyedge, v0x56363362b180_0, v0x56363362aa80_0, v0x56363362b0a0_0, v0x56363362b340_0;
E_0x56363356d260/1 .event anyedge, v0x56363362afc0_0, v0x56363362aee0_0, v0x56363362a8e0_0, v0x56363362b580_0;
E_0x56363356d260/2 .event anyedge, v0x56363362b700_0, v0x56363362b990_0;
E_0x56363356d260 .event/or E_0x56363356d260/0, E_0x56363356d260/1, E_0x56363356d260/2;
L_0x56363363c1f0 .part v0x56363362bf80_0, 26, 6;
L_0x56363363c2e0 .part v0x56363362bf80_0, 0, 6;
L_0x56363363c380 .part v0x56363362bf80_0, 15, 1;
LS_0x56363363c4b0_0_0 .concat [ 1 1 1 1], L_0x56363363c380, L_0x56363363c380, L_0x56363363c380, L_0x56363363c380;
LS_0x56363363c4b0_0_4 .concat [ 1 1 1 1], L_0x56363363c380, L_0x56363363c380, L_0x56363363c380, L_0x56363363c380;
LS_0x56363363c4b0_0_8 .concat [ 1 1 1 1], L_0x56363363c380, L_0x56363363c380, L_0x56363363c380, L_0x56363363c380;
LS_0x56363363c4b0_0_12 .concat [ 1 1 1 1], L_0x56363363c380, L_0x56363363c380, L_0x56363363c380, L_0x56363363c380;
L_0x56363363c4b0 .concat [ 4 4 4 4], LS_0x56363363c4b0_0_0, LS_0x56363363c4b0_0_4, LS_0x56363363c4b0_0_8, LS_0x56363363c4b0_0_12;
L_0x56363363c6d0 .part v0x56363362bf80_0, 0, 16;
L_0x56363363c770 .concat [ 16 0 0 0], L_0x56363363c6d0;
L_0x56363363c880 .concat [ 16 16 0 0], L_0x56363363c770, L_0x56363363c4b0;
L_0x56363364ca20 .part v0x56363362bf80_0, 0, 16;
L_0x56363364cb10 .concat [ 16 16 0 0], L_0x56363364ca20, L_0x7f10f3992018;
L_0x56363364cc50 .part v0x56363362bf80_0, 6, 5;
L_0x56363364cd50 .part v0x56363362bf80_0, 16, 5;
S_0x5636335e6630 .scope module, "and_tb" "and_tb" 5 1;
 .timescale 0 0;
v0x56363363afe0_0 .net "active", 0 0, L_0x563633656910;  1 drivers
v0x56363363b0a0_0 .var "clk", 0 0;
v0x56363363b140_0 .var "clk_enable", 0 0;
v0x56363363b230_0 .net "data_address", 31 0, L_0x5636336544e0;  1 drivers
v0x56363363b2d0_0 .net "data_read", 0 0, L_0x563633652060;  1 drivers
v0x56363363b3c0_0 .var "data_readdata", 31 0;
v0x56363363b490_0 .net "data_write", 0 0, L_0x563633651e80;  1 drivers
v0x56363363b560_0 .net "data_writedata", 31 0, L_0x5636336541d0;  1 drivers
v0x56363363b630_0 .net "instr_address", 31 0, L_0x563633655840;  1 drivers
v0x56363363b790_0 .var "instr_readdata", 31 0;
v0x56363363b830_0 .net "register_v0", 31 0, L_0x563633654160;  1 drivers
v0x56363363b920_0 .var "reset", 0 0;
S_0x56363360bbd0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x5636335e6630;
 .timescale 0 0;
v0x56363362c720_0 .var "expected", 31 0;
v0x56363362c820_0 .var "funct", 5 0;
v0x56363362c900_0 .var "i", 4 0;
v0x56363362c9f0_0 .var "imm", 15 0;
v0x56363362cad0_0 .var "imm_instr", 31 0;
v0x56363362cc00_0 .var "opcode", 5 0;
v0x56363362cce0_0 .var "r_instr", 31 0;
v0x56363362cdc0_0 .var "rd", 4 0;
v0x56363362cea0_0 .var "rs", 4 0;
v0x56363362d010_0 .var "rt", 4 0;
v0x56363362d0f0_0 .var "shamt", 4 0;
E_0x56363356d910 .event posedge, v0x56363362f3a0_0;
S_0x56363362d1d0 .scope module, "dut" "mips_cpu_harvard" 5 119, 6 1 0, S_0x5636335e6630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5636336084d0 .functor OR 1, L_0x56363364d510, L_0x56363364d850, C4<0>, C4<0>;
L_0x5636335cc420 .functor BUFZ 1, L_0x56363364d060, C4<0>, C4<0>, C4<0>;
L_0x5636336121f0 .functor BUFZ 1, L_0x56363364d200, C4<0>, C4<0>, C4<0>;
L_0x563633613080 .functor BUFZ 1, L_0x56363364d200, C4<0>, C4<0>, C4<0>;
L_0x56363364dd00 .functor AND 1, L_0x56363364d060, L_0x56363364e110, C4<1>, C4<1>;
L_0x563633615120 .functor OR 1, L_0x56363364dd00, L_0x56363364db90, C4<0>, C4<0>;
L_0x5636335a2320 .functor OR 1, L_0x563633615120, L_0x56363364df20, C4<0>, C4<0>;
L_0x56363364e3b0 .functor OR 1, L_0x5636335a2320, L_0x56363364fa10, C4<0>, C4<0>;
L_0x56363364e4c0 .functor OR 1, L_0x56363364e3b0, L_0x56363364f280, C4<0>, C4<0>;
L_0x56363364e580 .functor BUFZ 1, L_0x56363364d340, C4<0>, C4<0>, C4<0>;
L_0x56363364f170 .functor AND 1, L_0x56363364ead0, L_0x56363364ef40, C4<1>, C4<1>;
L_0x56363364f280 .functor OR 1, L_0x56363364e7d0, L_0x56363364f170, C4<0>, C4<0>;
L_0x56363364fa10 .functor AND 1, L_0x56363364f540, L_0x56363364f7f0, C4<1>, C4<1>;
L_0x5636336501c0 .functor OR 1, L_0x56363364fc60, L_0x56363364ff80, C4<0>, C4<0>;
L_0x56363364f3e0 .functor OR 1, L_0x563633650730, L_0x563633650a30, C4<0>, C4<0>;
L_0x563633650910 .functor AND 1, L_0x563633650440, L_0x56363364f3e0, C4<1>, C4<1>;
L_0x563633651230 .functor OR 1, L_0x563633650ec0, L_0x563633651140, C4<0>, C4<0>;
L_0x563633651530 .functor OR 1, L_0x563633651230, L_0x563633651340, C4<0>, C4<0>;
L_0x5636336516e0 .functor AND 1, L_0x56363364d060, L_0x563633651530, C4<1>, C4<1>;
L_0x563633651890 .functor AND 1, L_0x56363364d060, L_0x5636336517a0, C4<1>, C4<1>;
L_0x563633651dc0 .functor AND 1, L_0x56363364d060, L_0x563633651640, C4<1>, C4<1>;
L_0x563633652060 .functor BUFZ 1, L_0x5636336121f0, C4<0>, C4<0>, C4<0>;
L_0x563633652cf0 .functor AND 1, L_0x563633656910, L_0x56363364e4c0, C4<1>, C4<1>;
L_0x563633652e00 .functor OR 1, L_0x56363364f280, L_0x56363364fa10, C4<0>, C4<0>;
L_0x5636336541d0 .functor BUFZ 32, L_0x563633654050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563633654290 .functor BUFZ 32, L_0x563633652fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5636336543e0 .functor BUFZ 32, L_0x563633654050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5636336544e0 .functor BUFZ 32, v0x56363362e3d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5636336554e0 .functor AND 1, v0x56363363b140_0, L_0x5636336516e0, C4<1>, C4<1>;
L_0x563633655550 .functor AND 1, L_0x5636336554e0, v0x563633638170_0, C4<1>, C4<1>;
L_0x563633655840 .functor BUFZ 32, v0x56363362f460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563633656910 .functor BUFZ 1, v0x563633638170_0, C4<0>, C4<0>, C4<0>;
L_0x563633656a90 .functor AND 1, v0x56363363b140_0, v0x563633638170_0, C4<1>, C4<1>;
v0x563633632260_0 .net *"_ivl_100", 31 0, L_0x56363364f450;  1 drivers
L_0x7f10f39924e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563633632360_0 .net *"_ivl_103", 25 0, L_0x7f10f39924e0;  1 drivers
L_0x7f10f3992528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563633632440_0 .net/2u *"_ivl_104", 31 0, L_0x7f10f3992528;  1 drivers
v0x563633632500_0 .net *"_ivl_106", 0 0, L_0x56363364f540;  1 drivers
v0x5636336325c0_0 .net *"_ivl_109", 5 0, L_0x56363364f750;  1 drivers
L_0x7f10f3992570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5636336326a0_0 .net/2u *"_ivl_110", 5 0, L_0x7f10f3992570;  1 drivers
v0x563633632780_0 .net *"_ivl_112", 0 0, L_0x56363364f7f0;  1 drivers
v0x563633632840_0 .net *"_ivl_116", 31 0, L_0x56363364fb70;  1 drivers
L_0x7f10f39925b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563633632920_0 .net *"_ivl_119", 25 0, L_0x7f10f39925b8;  1 drivers
L_0x7f10f39920f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x563633632a00_0 .net/2u *"_ivl_12", 5 0, L_0x7f10f39920f0;  1 drivers
L_0x7f10f3992600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x563633632ae0_0 .net/2u *"_ivl_120", 31 0, L_0x7f10f3992600;  1 drivers
v0x563633632bc0_0 .net *"_ivl_122", 0 0, L_0x56363364fc60;  1 drivers
v0x563633632c80_0 .net *"_ivl_124", 31 0, L_0x56363364fe90;  1 drivers
L_0x7f10f3992648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563633632d60_0 .net *"_ivl_127", 25 0, L_0x7f10f3992648;  1 drivers
L_0x7f10f3992690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x563633632e40_0 .net/2u *"_ivl_128", 31 0, L_0x7f10f3992690;  1 drivers
v0x563633632f20_0 .net *"_ivl_130", 0 0, L_0x56363364ff80;  1 drivers
v0x563633632fe0_0 .net *"_ivl_134", 31 0, L_0x563633650350;  1 drivers
L_0x7f10f39926d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636336331d0_0 .net *"_ivl_137", 25 0, L_0x7f10f39926d8;  1 drivers
L_0x7f10f3992720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636336332b0_0 .net/2u *"_ivl_138", 31 0, L_0x7f10f3992720;  1 drivers
v0x563633633390_0 .net *"_ivl_140", 0 0, L_0x563633650440;  1 drivers
v0x563633633450_0 .net *"_ivl_143", 5 0, L_0x563633650690;  1 drivers
L_0x7f10f3992768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x563633633530_0 .net/2u *"_ivl_144", 5 0, L_0x7f10f3992768;  1 drivers
v0x563633633610_0 .net *"_ivl_146", 0 0, L_0x563633650730;  1 drivers
v0x5636336336d0_0 .net *"_ivl_149", 5 0, L_0x563633650990;  1 drivers
L_0x7f10f39927b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5636336337b0_0 .net/2u *"_ivl_150", 5 0, L_0x7f10f39927b0;  1 drivers
v0x563633633890_0 .net *"_ivl_152", 0 0, L_0x563633650a30;  1 drivers
v0x563633633950_0 .net *"_ivl_155", 0 0, L_0x56363364f3e0;  1 drivers
v0x563633633a10_0 .net *"_ivl_159", 1 0, L_0x563633650dd0;  1 drivers
L_0x7f10f3992138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x563633633af0_0 .net/2u *"_ivl_16", 5 0, L_0x7f10f3992138;  1 drivers
L_0x7f10f39927f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x563633633bd0_0 .net/2u *"_ivl_160", 1 0, L_0x7f10f39927f8;  1 drivers
v0x563633633cb0_0 .net *"_ivl_162", 0 0, L_0x563633650ec0;  1 drivers
L_0x7f10f3992840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x563633633d70_0 .net/2u *"_ivl_164", 5 0, L_0x7f10f3992840;  1 drivers
v0x563633633e50_0 .net *"_ivl_166", 0 0, L_0x563633651140;  1 drivers
v0x563633634120_0 .net *"_ivl_169", 0 0, L_0x563633651230;  1 drivers
L_0x7f10f3992888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5636336341e0_0 .net/2u *"_ivl_170", 5 0, L_0x7f10f3992888;  1 drivers
v0x5636336342c0_0 .net *"_ivl_172", 0 0, L_0x563633651340;  1 drivers
v0x563633634380_0 .net *"_ivl_175", 0 0, L_0x563633651530;  1 drivers
L_0x7f10f39928d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x563633634440_0 .net/2u *"_ivl_178", 5 0, L_0x7f10f39928d0;  1 drivers
v0x563633634520_0 .net *"_ivl_180", 0 0, L_0x5636336517a0;  1 drivers
L_0x7f10f3992918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5636336345e0_0 .net/2u *"_ivl_184", 5 0, L_0x7f10f3992918;  1 drivers
v0x5636336346c0_0 .net *"_ivl_186", 0 0, L_0x563633651640;  1 drivers
L_0x7f10f3992960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563633634780_0 .net/2u *"_ivl_190", 0 0, L_0x7f10f3992960;  1 drivers
v0x563633634860_0 .net *"_ivl_20", 31 0, L_0x56363364d420;  1 drivers
L_0x7f10f39929a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x563633634940_0 .net/2u *"_ivl_200", 4 0, L_0x7f10f39929a8;  1 drivers
v0x563633634a20_0 .net *"_ivl_203", 4 0, L_0x563633652580;  1 drivers
v0x563633634b00_0 .net *"_ivl_205", 4 0, L_0x5636336527a0;  1 drivers
v0x563633634be0_0 .net *"_ivl_206", 4 0, L_0x563633652840;  1 drivers
v0x563633634cc0_0 .net *"_ivl_213", 0 0, L_0x563633652e00;  1 drivers
L_0x7f10f39929f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563633634d80_0 .net/2u *"_ivl_214", 31 0, L_0x7f10f39929f0;  1 drivers
v0x563633634e60_0 .net *"_ivl_216", 31 0, L_0x563633652f40;  1 drivers
v0x563633634f40_0 .net *"_ivl_218", 31 0, L_0x5636336531f0;  1 drivers
v0x563633635020_0 .net *"_ivl_220", 31 0, L_0x563633653380;  1 drivers
v0x563633635100_0 .net *"_ivl_222", 31 0, L_0x5636336536c0;  1 drivers
L_0x7f10f3992180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636336351e0_0 .net *"_ivl_23", 25 0, L_0x7f10f3992180;  1 drivers
v0x5636336352c0_0 .net *"_ivl_235", 0 0, L_0x5636336554e0;  1 drivers
L_0x7f10f3992b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563633635380_0 .net/2u *"_ivl_238", 31 0, L_0x7f10f3992b10;  1 drivers
L_0x7f10f39921c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563633635460_0 .net/2u *"_ivl_24", 31 0, L_0x7f10f39921c8;  1 drivers
v0x563633635540_0 .net *"_ivl_243", 15 0, L_0x5636336559a0;  1 drivers
v0x563633635620_0 .net *"_ivl_244", 17 0, L_0x563633655c10;  1 drivers
L_0x7f10f3992b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563633635700_0 .net *"_ivl_247", 1 0, L_0x7f10f3992b58;  1 drivers
v0x5636336357e0_0 .net *"_ivl_250", 15 0, L_0x563633655d50;  1 drivers
L_0x7f10f3992ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5636336358c0_0 .net *"_ivl_252", 1 0, L_0x7f10f3992ba0;  1 drivers
v0x5636336359a0_0 .net *"_ivl_255", 0 0, L_0x563633656160;  1 drivers
L_0x7f10f3992be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x563633635a80_0 .net/2u *"_ivl_256", 13 0, L_0x7f10f3992be8;  1 drivers
L_0x7f10f3992c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x563633635b60_0 .net/2u *"_ivl_258", 13 0, L_0x7f10f3992c30;  1 drivers
v0x563633636050_0 .net *"_ivl_26", 0 0, L_0x56363364d510;  1 drivers
v0x563633636110_0 .net *"_ivl_260", 13 0, L_0x563633656440;  1 drivers
v0x5636336361f0_0 .net *"_ivl_28", 31 0, L_0x56363364d6d0;  1 drivers
L_0x7f10f3992210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636336362d0_0 .net *"_ivl_31", 25 0, L_0x7f10f3992210;  1 drivers
L_0x7f10f3992258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5636336363b0_0 .net/2u *"_ivl_32", 31 0, L_0x7f10f3992258;  1 drivers
v0x563633636490_0 .net *"_ivl_34", 0 0, L_0x56363364d850;  1 drivers
v0x563633636550_0 .net *"_ivl_4", 31 0, L_0x56363364cf30;  1 drivers
v0x563633636630_0 .net *"_ivl_45", 2 0, L_0x56363364daf0;  1 drivers
L_0x7f10f39922a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x563633636710_0 .net/2u *"_ivl_46", 2 0, L_0x7f10f39922a0;  1 drivers
v0x5636336367f0_0 .net *"_ivl_51", 2 0, L_0x56363364dd70;  1 drivers
L_0x7f10f39922e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5636336368d0_0 .net/2u *"_ivl_52", 2 0, L_0x7f10f39922e8;  1 drivers
v0x5636336369b0_0 .net *"_ivl_57", 0 0, L_0x56363364e110;  1 drivers
v0x563633636a70_0 .net *"_ivl_59", 0 0, L_0x56363364dd00;  1 drivers
v0x563633636b30_0 .net *"_ivl_61", 0 0, L_0x563633615120;  1 drivers
v0x563633636bf0_0 .net *"_ivl_63", 0 0, L_0x5636335a2320;  1 drivers
v0x563633636cb0_0 .net *"_ivl_65", 0 0, L_0x56363364e3b0;  1 drivers
L_0x7f10f3992060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563633636d70_0 .net *"_ivl_7", 25 0, L_0x7f10f3992060;  1 drivers
v0x563633636e50_0 .net *"_ivl_70", 31 0, L_0x56363364e6a0;  1 drivers
L_0x7f10f3992330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563633636f30_0 .net *"_ivl_73", 25 0, L_0x7f10f3992330;  1 drivers
L_0x7f10f3992378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x563633637010_0 .net/2u *"_ivl_74", 31 0, L_0x7f10f3992378;  1 drivers
v0x5636336370f0_0 .net *"_ivl_76", 0 0, L_0x56363364e7d0;  1 drivers
v0x5636336371b0_0 .net *"_ivl_78", 31 0, L_0x56363364e940;  1 drivers
L_0x7f10f39920a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563633637290_0 .net/2u *"_ivl_8", 31 0, L_0x7f10f39920a8;  1 drivers
L_0x7f10f39923c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563633637370_0 .net *"_ivl_81", 25 0, L_0x7f10f39923c0;  1 drivers
L_0x7f10f3992408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563633637450_0 .net/2u *"_ivl_82", 31 0, L_0x7f10f3992408;  1 drivers
v0x563633637530_0 .net *"_ivl_84", 0 0, L_0x56363364ead0;  1 drivers
v0x5636336375f0_0 .net *"_ivl_87", 0 0, L_0x56363364ec40;  1 drivers
v0x5636336376d0_0 .net *"_ivl_88", 31 0, L_0x56363364e9e0;  1 drivers
L_0x7f10f3992450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5636336377b0_0 .net *"_ivl_91", 30 0, L_0x7f10f3992450;  1 drivers
L_0x7f10f3992498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563633637890_0 .net/2u *"_ivl_92", 31 0, L_0x7f10f3992498;  1 drivers
v0x563633637970_0 .net *"_ivl_94", 0 0, L_0x56363364ef40;  1 drivers
v0x563633637a30_0 .net *"_ivl_97", 0 0, L_0x56363364f170;  1 drivers
v0x563633637af0_0 .net "active", 0 0, L_0x563633656910;  alias, 1 drivers
v0x563633637bb0_0 .net "alu_op1", 31 0, L_0x563633654290;  1 drivers
v0x563633637c70_0 .net "alu_op2", 31 0, L_0x5636336543e0;  1 drivers
v0x563633637d30_0 .net "alui_instr", 0 0, L_0x56363364db90;  1 drivers
v0x563633637df0_0 .net "b_flag", 0 0, v0x56363362df00_0;  1 drivers
v0x563633637e90_0 .net "b_imm", 17 0, L_0x563633656020;  1 drivers
v0x563633637f50_0 .net "b_offset", 31 0, L_0x5636336565d0;  1 drivers
v0x563633638030_0 .net "clk", 0 0, v0x56363363b0a0_0;  1 drivers
v0x5636336380d0_0 .net "clk_enable", 0 0, v0x56363363b140_0;  1 drivers
v0x563633638170_0 .var "cpu_active", 0 0;
v0x563633638210_0 .net "curr_addr", 31 0, v0x56363362f460_0;  1 drivers
v0x563633638300_0 .net "curr_addr_p4", 31 0, L_0x5636336557a0;  1 drivers
v0x5636336383c0_0 .net "data_address", 31 0, L_0x5636336544e0;  alias, 1 drivers
v0x5636336384a0_0 .net "data_read", 0 0, L_0x563633652060;  alias, 1 drivers
v0x563633638560_0 .net "data_readdata", 31 0, v0x56363363b3c0_0;  1 drivers
v0x563633638640_0 .net "data_write", 0 0, L_0x563633651e80;  alias, 1 drivers
v0x563633638700_0 .net "data_writedata", 31 0, L_0x5636336541d0;  alias, 1 drivers
v0x5636336387e0_0 .net "funct_code", 5 0, L_0x56363364ce90;  1 drivers
v0x5636336388c0_0 .net "hi_out", 31 0, v0x56363362fb50_0;  1 drivers
v0x5636336389b0_0 .net "hl_reg_enable", 0 0, L_0x563633655550;  1 drivers
v0x563633638a50_0 .net "instr_address", 31 0, L_0x563633655840;  alias, 1 drivers
v0x563633638b10_0 .net "instr_opcode", 5 0, L_0x56363364cdf0;  1 drivers
v0x563633638bf0_0 .net "instr_readdata", 31 0, v0x56363363b790_0;  1 drivers
v0x563633638cb0_0 .net "j_imm", 0 0, L_0x5636336501c0;  1 drivers
v0x563633638d50_0 .net "j_reg", 0 0, L_0x563633650910;  1 drivers
v0x563633638e10_0 .net "l_type", 0 0, L_0x56363364df20;  1 drivers
v0x563633638ed0_0 .net "link_const", 0 0, L_0x56363364f280;  1 drivers
v0x563633638f90_0 .net "link_reg", 0 0, L_0x56363364fa10;  1 drivers
v0x563633639050_0 .net "lo_out", 31 0, v0x5636336303a0_0;  1 drivers
v0x563633639140_0 .net "lw", 0 0, L_0x56363364d200;  1 drivers
v0x5636336391e0_0 .net "mem_read", 0 0, L_0x5636336121f0;  1 drivers
v0x5636336392a0_0 .net "mem_to_reg", 0 0, L_0x563633613080;  1 drivers
v0x563633639b70_0 .net "mem_write", 0 0, L_0x56363364e580;  1 drivers
v0x563633639c30_0 .net "memaddroffset", 31 0, v0x56363362e3d0_0;  1 drivers
v0x563633639d20_0 .net "mfhi", 0 0, L_0x563633651890;  1 drivers
v0x563633639dc0_0 .net "mflo", 0 0, L_0x563633651dc0;  1 drivers
v0x563633639e80_0 .net "movefrom", 0 0, L_0x5636336084d0;  1 drivers
v0x563633639f40_0 .net "muldiv", 0 0, L_0x5636336516e0;  1 drivers
v0x56363363a000_0 .var "next_instr_addr", 31 0;
v0x56363363a0f0_0 .net "pc_enable", 0 0, L_0x563633656a90;  1 drivers
v0x56363363a1c0_0 .net "r_format", 0 0, L_0x56363364d060;  1 drivers
v0x56363363a260_0 .net "reg_a_read_data", 31 0, L_0x563633652fe0;  1 drivers
v0x56363363a330_0 .net "reg_a_read_index", 4 0, L_0x563633652230;  1 drivers
v0x56363363a400_0 .net "reg_b_read_data", 31 0, L_0x563633654050;  1 drivers
v0x56363363a4d0_0 .net "reg_b_read_index", 4 0, L_0x563633652490;  1 drivers
v0x56363363a5a0_0 .net "reg_dst", 0 0, L_0x5636335cc420;  1 drivers
v0x56363363a640_0 .net "reg_write", 0 0, L_0x56363364e4c0;  1 drivers
v0x56363363a700_0 .net "reg_write_data", 31 0, L_0x563633653850;  1 drivers
v0x56363363a7f0_0 .net "reg_write_enable", 0 0, L_0x563633652cf0;  1 drivers
v0x56363363a8c0_0 .net "reg_write_index", 4 0, L_0x563633652b60;  1 drivers
v0x56363363a990_0 .net "register_v0", 31 0, L_0x563633654160;  alias, 1 drivers
v0x56363363aa60_0 .net "reset", 0 0, v0x56363363b920_0;  1 drivers
v0x56363363ab90_0 .net "result", 31 0, v0x56363362e830_0;  1 drivers
v0x56363363ac60_0 .net "result_hi", 31 0, v0x56363362e130_0;  1 drivers
v0x56363363ad00_0 .net "result_lo", 31 0, v0x56363362e2f0_0;  1 drivers
v0x56363363ada0_0 .net "sw", 0 0, L_0x56363364d340;  1 drivers
E_0x56363356c1b0/0 .event anyedge, v0x56363362df00_0, v0x563633638300_0, v0x563633637f50_0, v0x563633638cb0_0;
E_0x56363356c1b0/1 .event anyedge, v0x56363362e210_0, v0x563633638d50_0, v0x5636336312a0_0;
E_0x56363356c1b0 .event/or E_0x56363356c1b0/0, E_0x56363356c1b0/1;
L_0x56363364cdf0 .part v0x56363363b790_0, 26, 6;
L_0x56363364ce90 .part v0x56363363b790_0, 0, 6;
L_0x56363364cf30 .concat [ 6 26 0 0], L_0x56363364cdf0, L_0x7f10f3992060;
L_0x56363364d060 .cmp/eq 32, L_0x56363364cf30, L_0x7f10f39920a8;
L_0x56363364d200 .cmp/eq 6, L_0x56363364cdf0, L_0x7f10f39920f0;
L_0x56363364d340 .cmp/eq 6, L_0x56363364cdf0, L_0x7f10f3992138;
L_0x56363364d420 .concat [ 6 26 0 0], L_0x56363364cdf0, L_0x7f10f3992180;
L_0x56363364d510 .cmp/eq 32, L_0x56363364d420, L_0x7f10f39921c8;
L_0x56363364d6d0 .concat [ 6 26 0 0], L_0x56363364cdf0, L_0x7f10f3992210;
L_0x56363364d850 .cmp/eq 32, L_0x56363364d6d0, L_0x7f10f3992258;
L_0x56363364daf0 .part L_0x56363364cdf0, 3, 3;
L_0x56363364db90 .cmp/eq 3, L_0x56363364daf0, L_0x7f10f39922a0;
L_0x56363364dd70 .part L_0x56363364cdf0, 3, 3;
L_0x56363364df20 .cmp/eq 3, L_0x56363364dd70, L_0x7f10f39922e8;
L_0x56363364e110 .reduce/nor L_0x5636336516e0;
L_0x56363364e6a0 .concat [ 6 26 0 0], L_0x56363364cdf0, L_0x7f10f3992330;
L_0x56363364e7d0 .cmp/eq 32, L_0x56363364e6a0, L_0x7f10f3992378;
L_0x56363364e940 .concat [ 6 26 0 0], L_0x56363364cdf0, L_0x7f10f39923c0;
L_0x56363364ead0 .cmp/eq 32, L_0x56363364e940, L_0x7f10f3992408;
L_0x56363364ec40 .part v0x56363363b790_0, 20, 1;
L_0x56363364e9e0 .concat [ 1 31 0 0], L_0x56363364ec40, L_0x7f10f3992450;
L_0x56363364ef40 .cmp/eq 32, L_0x56363364e9e0, L_0x7f10f3992498;
L_0x56363364f450 .concat [ 6 26 0 0], L_0x56363364cdf0, L_0x7f10f39924e0;
L_0x56363364f540 .cmp/eq 32, L_0x56363364f450, L_0x7f10f3992528;
L_0x56363364f750 .part v0x56363363b790_0, 0, 6;
L_0x56363364f7f0 .cmp/eq 6, L_0x56363364f750, L_0x7f10f3992570;
L_0x56363364fb70 .concat [ 6 26 0 0], L_0x56363364cdf0, L_0x7f10f39925b8;
L_0x56363364fc60 .cmp/eq 32, L_0x56363364fb70, L_0x7f10f3992600;
L_0x56363364fe90 .concat [ 6 26 0 0], L_0x56363364cdf0, L_0x7f10f3992648;
L_0x56363364ff80 .cmp/eq 32, L_0x56363364fe90, L_0x7f10f3992690;
L_0x563633650350 .concat [ 6 26 0 0], L_0x56363364cdf0, L_0x7f10f39926d8;
L_0x563633650440 .cmp/eq 32, L_0x563633650350, L_0x7f10f3992720;
L_0x563633650690 .part v0x56363363b790_0, 0, 6;
L_0x563633650730 .cmp/eq 6, L_0x563633650690, L_0x7f10f3992768;
L_0x563633650990 .part v0x56363363b790_0, 0, 6;
L_0x563633650a30 .cmp/eq 6, L_0x563633650990, L_0x7f10f39927b0;
L_0x563633650dd0 .part L_0x56363364ce90, 3, 2;
L_0x563633650ec0 .cmp/eq 2, L_0x563633650dd0, L_0x7f10f39927f8;
L_0x563633651140 .cmp/eq 6, L_0x56363364ce90, L_0x7f10f3992840;
L_0x563633651340 .cmp/eq 6, L_0x56363364ce90, L_0x7f10f3992888;
L_0x5636336517a0 .cmp/eq 6, L_0x56363364ce90, L_0x7f10f39928d0;
L_0x563633651640 .cmp/eq 6, L_0x56363364ce90, L_0x7f10f3992918;
L_0x563633651e80 .functor MUXZ 1, L_0x7f10f3992960, L_0x56363364e580, L_0x563633656910, C4<>;
L_0x563633652230 .part v0x56363363b790_0, 21, 5;
L_0x563633652490 .part v0x56363363b790_0, 16, 5;
L_0x563633652580 .part v0x56363363b790_0, 11, 5;
L_0x5636336527a0 .part v0x56363363b790_0, 16, 5;
L_0x563633652840 .functor MUXZ 5, L_0x5636336527a0, L_0x563633652580, L_0x5636335cc420, C4<>;
L_0x563633652b60 .functor MUXZ 5, L_0x563633652840, L_0x7f10f39929a8, L_0x56363364f280, C4<>;
L_0x563633652f40 .arith/sum 32, L_0x5636336557a0, L_0x7f10f39929f0;
L_0x5636336531f0 .functor MUXZ 32, v0x56363362e830_0, v0x56363363b3c0_0, L_0x563633613080, C4<>;
L_0x563633653380 .functor MUXZ 32, L_0x5636336531f0, v0x5636336303a0_0, L_0x563633651dc0, C4<>;
L_0x5636336536c0 .functor MUXZ 32, L_0x563633653380, v0x56363362fb50_0, L_0x563633651890, C4<>;
L_0x563633653850 .functor MUXZ 32, L_0x5636336536c0, L_0x563633652f40, L_0x563633652e00, C4<>;
L_0x5636336557a0 .arith/sum 32, v0x56363362f460_0, L_0x7f10f3992b10;
L_0x5636336559a0 .part v0x56363363b790_0, 0, 16;
L_0x563633655c10 .concat [ 16 2 0 0], L_0x5636336559a0, L_0x7f10f3992b58;
L_0x563633655d50 .part L_0x563633655c10, 0, 16;
L_0x563633656020 .concat [ 2 16 0 0], L_0x7f10f3992ba0, L_0x563633655d50;
L_0x563633656160 .part L_0x563633656020, 17, 1;
L_0x563633656440 .functor MUXZ 14, L_0x7f10f3992c30, L_0x7f10f3992be8, L_0x563633656160, C4<>;
L_0x5636336565d0 .concat [ 18 14 0 0], L_0x563633656020, L_0x563633656440;
S_0x56363362d4f0 .scope module, "cpu_alu" "alu" 6 158, 4 1 0, S_0x56363362d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56363362d890_0 .net *"_ivl_10", 15 0, L_0x563633654ea0;  1 drivers
L_0x7f10f3992ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56363362d990_0 .net/2u *"_ivl_14", 15 0, L_0x7f10f3992ac8;  1 drivers
v0x56363362da70_0 .net *"_ivl_17", 15 0, L_0x563633655110;  1 drivers
v0x56363362db30_0 .net *"_ivl_5", 0 0, L_0x563633654780;  1 drivers
v0x56363362dc10_0 .net *"_ivl_6", 15 0, L_0x563633654820;  1 drivers
v0x56363362dd40_0 .net *"_ivl_9", 15 0, L_0x563633654bf0;  1 drivers
v0x56363362de20_0 .net "addr_rt", 4 0, L_0x563633655440;  1 drivers
v0x56363362df00_0 .var "b_flag", 0 0;
v0x56363362dfc0_0 .net "funct", 5 0, L_0x5636336546e0;  1 drivers
v0x56363362e130_0 .var "hi", 31 0;
v0x56363362e210_0 .net "instructionword", 31 0, v0x56363363b790_0;  alias, 1 drivers
v0x56363362e2f0_0 .var "lo", 31 0;
v0x56363362e3d0_0 .var "memaddroffset", 31 0;
v0x56363362e4b0_0 .var "multresult", 63 0;
v0x56363362e590_0 .net "op1", 31 0, L_0x563633654290;  alias, 1 drivers
v0x56363362e670_0 .net "op2", 31 0, L_0x5636336543e0;  alias, 1 drivers
v0x56363362e750_0 .net "opcode", 5 0, L_0x563633654640;  1 drivers
v0x56363362e830_0 .var "result", 31 0;
v0x56363362e910_0 .net "shamt", 4 0, L_0x563633655340;  1 drivers
v0x56363362e9f0_0 .net/s "sign_op1", 31 0, L_0x563633654290;  alias, 1 drivers
v0x56363362eab0_0 .net/s "sign_op2", 31 0, L_0x5636336543e0;  alias, 1 drivers
v0x56363362eb80_0 .net "simmediatedata", 31 0, L_0x563633654f80;  1 drivers
v0x56363362ec40_0 .net "simmediatedatas", 31 0, L_0x563633654f80;  alias, 1 drivers
v0x56363362ed30_0 .net "uimmediatedata", 31 0, L_0x563633655200;  1 drivers
v0x56363362edf0_0 .net "unsign_op1", 31 0, L_0x563633654290;  alias, 1 drivers
v0x56363362eeb0_0 .net "unsign_op2", 31 0, L_0x5636336543e0;  alias, 1 drivers
v0x56363362efc0_0 .var "unsigned_result", 31 0;
E_0x563633545830/0 .event anyedge, v0x56363362e750_0, v0x56363362dfc0_0, v0x56363362e670_0, v0x56363362e910_0;
E_0x563633545830/1 .event anyedge, v0x56363362e590_0, v0x56363362e4b0_0, v0x56363362de20_0, v0x56363362eb80_0;
E_0x563633545830/2 .event anyedge, v0x56363362ed30_0, v0x56363362efc0_0;
E_0x563633545830 .event/or E_0x563633545830/0, E_0x563633545830/1, E_0x563633545830/2;
L_0x563633654640 .part v0x56363363b790_0, 26, 6;
L_0x5636336546e0 .part v0x56363363b790_0, 0, 6;
L_0x563633654780 .part v0x56363363b790_0, 15, 1;
LS_0x563633654820_0_0 .concat [ 1 1 1 1], L_0x563633654780, L_0x563633654780, L_0x563633654780, L_0x563633654780;
LS_0x563633654820_0_4 .concat [ 1 1 1 1], L_0x563633654780, L_0x563633654780, L_0x563633654780, L_0x563633654780;
LS_0x563633654820_0_8 .concat [ 1 1 1 1], L_0x563633654780, L_0x563633654780, L_0x563633654780, L_0x563633654780;
LS_0x563633654820_0_12 .concat [ 1 1 1 1], L_0x563633654780, L_0x563633654780, L_0x563633654780, L_0x563633654780;
L_0x563633654820 .concat [ 4 4 4 4], LS_0x563633654820_0_0, LS_0x563633654820_0_4, LS_0x563633654820_0_8, LS_0x563633654820_0_12;
L_0x563633654bf0 .part v0x56363363b790_0, 0, 16;
L_0x563633654ea0 .concat [ 16 0 0 0], L_0x563633654bf0;
L_0x563633654f80 .concat [ 16 16 0 0], L_0x563633654ea0, L_0x563633654820;
L_0x563633655110 .part v0x56363363b790_0, 0, 16;
L_0x563633655200 .concat [ 16 16 0 0], L_0x563633655110, L_0x7f10f3992ac8;
L_0x563633655340 .part v0x56363363b790_0, 6, 5;
L_0x563633655440 .part v0x56363363b790_0, 16, 5;
S_0x56363362f1f0 .scope module, "cpu_pc" "pc" 6 235, 7 1 0, S_0x56363362d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56363362f3a0_0 .net "clk", 0 0, v0x56363363b0a0_0;  alias, 1 drivers
v0x56363362f460_0 .var "curr_addr", 31 0;
v0x56363362f540_0 .net "enable", 0 0, L_0x563633656a90;  alias, 1 drivers
v0x56363362f5e0_0 .net "next_addr", 31 0, v0x56363363a000_0;  1 drivers
v0x56363362f6c0_0 .net "reset", 0 0, v0x56363363b920_0;  alias, 1 drivers
S_0x56363362f870 .scope module, "hi" "hl_reg" 6 185, 8 1 0, S_0x56363362d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56363362fa80_0 .net "clk", 0 0, v0x56363363b0a0_0;  alias, 1 drivers
v0x56363362fb50_0 .var "data", 31 0;
v0x56363362fc10_0 .net "data_in", 31 0, v0x56363362e130_0;  alias, 1 drivers
v0x56363362fd10_0 .net "data_out", 31 0, v0x56363362fb50_0;  alias, 1 drivers
v0x56363362fdd0_0 .net "enable", 0 0, L_0x563633655550;  alias, 1 drivers
v0x56363362fee0_0 .net "reset", 0 0, v0x56363363b920_0;  alias, 1 drivers
S_0x563633630030 .scope module, "lo" "hl_reg" 6 177, 8 1 0, S_0x56363362d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x563633630290_0 .net "clk", 0 0, v0x56363363b0a0_0;  alias, 1 drivers
v0x5636336303a0_0 .var "data", 31 0;
v0x563633630480_0 .net "data_in", 31 0, v0x56363362e2f0_0;  alias, 1 drivers
v0x563633630550_0 .net "data_out", 31 0, v0x5636336303a0_0;  alias, 1 drivers
v0x563633630610_0 .net "enable", 0 0, L_0x563633655550;  alias, 1 drivers
v0x563633630700_0 .net "reset", 0 0, v0x56363363b920_0;  alias, 1 drivers
S_0x563633630870 .scope module, "register" "regfile" 6 124, 9 1 0, S_0x56363362d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x563633652fe0 .functor BUFZ 32, L_0x563633653bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563633654050 .functor BUFZ 32, L_0x563633653e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563633631700_2 .array/port v0x563633631700, 2;
L_0x563633654160 .functor BUFZ 32, v0x563633631700_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563633630bb0_0 .net *"_ivl_0", 31 0, L_0x563633653bf0;  1 drivers
v0x563633630cb0_0 .net *"_ivl_10", 6 0, L_0x563633653f10;  1 drivers
L_0x7f10f3992a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563633630d90_0 .net *"_ivl_13", 1 0, L_0x7f10f3992a80;  1 drivers
v0x563633630e50_0 .net *"_ivl_2", 6 0, L_0x563633653c90;  1 drivers
L_0x7f10f3992a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563633630f30_0 .net *"_ivl_5", 1 0, L_0x7f10f3992a38;  1 drivers
v0x563633631060_0 .net *"_ivl_8", 31 0, L_0x563633653e70;  1 drivers
v0x563633631140_0 .net "r_clk", 0 0, v0x56363363b0a0_0;  alias, 1 drivers
v0x5636336311e0_0 .net "r_clk_enable", 0 0, v0x56363363b140_0;  alias, 1 drivers
v0x5636336312a0_0 .net "read_data1", 31 0, L_0x563633652fe0;  alias, 1 drivers
v0x563633631380_0 .net "read_data2", 31 0, L_0x563633654050;  alias, 1 drivers
v0x563633631460_0 .net "read_reg1", 4 0, L_0x563633652230;  alias, 1 drivers
v0x563633631540_0 .net "read_reg2", 4 0, L_0x563633652490;  alias, 1 drivers
v0x563633631620_0 .net "register_v0", 31 0, L_0x563633654160;  alias, 1 drivers
v0x563633631700 .array "registers", 0 31, 31 0;
v0x563633631cd0_0 .net "reset", 0 0, v0x56363363b920_0;  alias, 1 drivers
v0x563633631d70_0 .net "write_control", 0 0, L_0x563633652cf0;  alias, 1 drivers
v0x563633631e30_0 .net "write_data", 31 0, L_0x563633653850;  alias, 1 drivers
v0x563633632020_0 .net "write_reg", 4 0, L_0x563633652b60;  alias, 1 drivers
L_0x563633653bf0 .array/port v0x563633631700, L_0x563633653c90;
L_0x563633653c90 .concat [ 5 2 0 0], L_0x563633652230, L_0x7f10f3992a38;
L_0x563633653e70 .array/port v0x563633631700, L_0x563633653f10;
L_0x563633653f10 .concat [ 5 2 0 0], L_0x563633652490, L_0x7f10f3992a80;
S_0x5636335f8f80 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f10f39de888 .functor BUFZ 1, C4<z>; HiZ drive
v0x56363363b9c0_0 .net "clk", 0 0, o0x7f10f39de888;  0 drivers
o0x7f10f39de8b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56363363ba60_0 .net "data_address", 31 0, o0x7f10f39de8b8;  0 drivers
o0x7f10f39de8e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56363363bb40_0 .net "data_read", 0 0, o0x7f10f39de8e8;  0 drivers
v0x56363363bbe0_0 .var "data_readdata", 31 0;
o0x7f10f39de948 .functor BUFZ 1, C4<z>; HiZ drive
v0x56363363bcc0_0 .net "data_write", 0 0, o0x7f10f39de948;  0 drivers
o0x7f10f39de978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56363363bdd0_0 .net "data_writedata", 31 0, o0x7f10f39de978;  0 drivers
S_0x5636335f9350 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f10f39deac8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56363363bfb0_0 .net "instr_address", 31 0, o0x7f10f39deac8;  0 drivers
v0x56363363c0b0_0 .var "instr_readdata", 31 0;
    .scope S_0x5636335f9780;
T_0 ;
    %wait E_0x56363356d260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
    %load/vec4 v0x56363362b180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x56363362aa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x56363362b4e0_0;
    %ix/getv 4, v0x56363362b340_0;
    %shiftl 4;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x56363362b4e0_0;
    %ix/getv 4, v0x56363362b340_0;
    %shiftr 4;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x56363362b4e0_0;
    %ix/getv 4, v0x56363362b340_0;
    %shiftr/s 4;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x56363362b4e0_0;
    %load/vec4 v0x56363362b7c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x56363362b4e0_0;
    %load/vec4 v0x56363362b7c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x56363362b4e0_0;
    %load/vec4 v0x56363362b7c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x56363362b420_0;
    %pad/s 64;
    %load/vec4 v0x56363362b4e0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56363362aee0_0, 0, 64;
    %load/vec4 v0x56363362aee0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56363362ab60_0, 0, 32;
    %load/vec4 v0x56363362aee0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56363362ad20_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x56363362b7c0_0;
    %pad/u 64;
    %load/vec4 v0x56363362b880_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56363362aee0_0, 0, 64;
    %load/vec4 v0x56363362aee0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56363362ab60_0, 0, 32;
    %load/vec4 v0x56363362aee0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56363362ad20_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b4e0_0;
    %mod/s;
    %store/vec4 v0x56363362ab60_0, 0, 32;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b4e0_0;
    %div/s;
    %store/vec4 v0x56363362ad20_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b880_0;
    %mod;
    %store/vec4 v0x56363362ab60_0, 0, 32;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b880_0;
    %div;
    %store/vec4 v0x56363362ad20_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x56363362afc0_0;
    %store/vec4 v0x56363362ab60_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x56363362afc0_0;
    %store/vec4 v0x56363362ad20_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b4e0_0;
    %add;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b880_0;
    %add;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b880_0;
    %sub;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b880_0;
    %and;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b880_0;
    %or;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b880_0;
    %xor;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b880_0;
    %or;
    %inv;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b4e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b880_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x56363362a8e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x56363362b420_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x56363362b420_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x56363362b420_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x56363362b420_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b4e0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b0a0_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x56363362b420_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x56363362b420_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362a9c0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b580_0;
    %add;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b580_0;
    %add;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b580_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b640_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b700_0;
    %and;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b700_0;
    %or;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x56363362b7c0_0;
    %load/vec4 v0x56363362b700_0;
    %xor;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x56363362b700_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56363362b990_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b580_0;
    %add;
    %store/vec4 v0x56363362ae00_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b580_0;
    %add;
    %store/vec4 v0x56363362ae00_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b580_0;
    %add;
    %store/vec4 v0x56363362ae00_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b580_0;
    %add;
    %store/vec4 v0x56363362ae00_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b580_0;
    %add;
    %store/vec4 v0x56363362ae00_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b580_0;
    %add;
    %store/vec4 v0x56363362ae00_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b580_0;
    %add;
    %store/vec4 v0x56363362ae00_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x56363362b420_0;
    %load/vec4 v0x56363362b580_0;
    %add;
    %store/vec4 v0x56363362ae00_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56363362b990_0;
    %store/vec4 v0x56363362b260_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56363360bfa0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56363362c270_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56363362c440_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56363362c500_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x56363362bde0_0, 0, 16;
    %load/vec4 v0x56363362c270_0;
    %load/vec4 v0x56363362c440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56363362c500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56363362bde0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56363362bea0_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x56363362bea0_0 {0 0 0};
    %load/vec4 v0x56363362bea0_0;
    %store/vec4 v0x56363362bf80_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x56363362c110_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x56363362c1b0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x56363362c350_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x56363362c5e0_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x56363362bc80_0, 0, 6;
    %load/vec4 v0x56363362c5e0_0;
    %load/vec4 v0x56363362bc80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56363362bf80_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56363362c440_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56363362c500_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x56363362c350_0 {0 0 0};
    %load/vec4 v0x56363362c350_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x56363362bd40_0;
    %load/vec4 v0x56363362c040_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x56363362bbc0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x563633630870;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563633631700, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x563633630870;
T_3 ;
    %wait E_0x56363356d910;
    %load/vec4 v0x563633631cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5636336311e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x563633631d70_0;
    %load/vec4 v0x563633632020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x563633631e30_0;
    %load/vec4 v0x563633632020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563633631700, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56363362d4f0;
T_4 ;
    %wait E_0x563633545830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
    %load/vec4 v0x56363362e750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x56363362dfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x56363362eab0_0;
    %ix/getv 4, v0x56363362e910_0;
    %shiftl 4;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x56363362eab0_0;
    %ix/getv 4, v0x56363362e910_0;
    %shiftr 4;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x56363362eab0_0;
    %ix/getv 4, v0x56363362e910_0;
    %shiftr/s 4;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x56363362eab0_0;
    %load/vec4 v0x56363362edf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x56363362eab0_0;
    %load/vec4 v0x56363362edf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x56363362eab0_0;
    %load/vec4 v0x56363362edf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x56363362e9f0_0;
    %pad/s 64;
    %load/vec4 v0x56363362eab0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56363362e4b0_0, 0, 64;
    %load/vec4 v0x56363362e4b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56363362e130_0, 0, 32;
    %load/vec4 v0x56363362e4b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56363362e2f0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x56363362edf0_0;
    %pad/u 64;
    %load/vec4 v0x56363362eeb0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56363362e4b0_0, 0, 64;
    %load/vec4 v0x56363362e4b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56363362e130_0, 0, 32;
    %load/vec4 v0x56363362e4b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56363362e2f0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eab0_0;
    %mod/s;
    %store/vec4 v0x56363362e130_0, 0, 32;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eab0_0;
    %div/s;
    %store/vec4 v0x56363362e2f0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362eeb0_0;
    %mod;
    %store/vec4 v0x56363362e130_0, 0, 32;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362eeb0_0;
    %div;
    %store/vec4 v0x56363362e2f0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x56363362e590_0;
    %store/vec4 v0x56363362e130_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x56363362e590_0;
    %store/vec4 v0x56363362e2f0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eab0_0;
    %add;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362eeb0_0;
    %add;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362eeb0_0;
    %sub;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362eeb0_0;
    %and;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362eeb0_0;
    %or;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362eeb0_0;
    %xor;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362eeb0_0;
    %or;
    %inv;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eab0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362eeb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x56363362de20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x56363362e9f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x56363362e9f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x56363362e9f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x56363362e9f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eab0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362e670_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x56363362e9f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x56363362e9f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363362df00_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eb80_0;
    %add;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362eb80_0;
    %add;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eb80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362ec40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362ed30_0;
    %and;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362ed30_0;
    %or;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x56363362edf0_0;
    %load/vec4 v0x56363362ed30_0;
    %xor;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x56363362ed30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56363362efc0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eb80_0;
    %add;
    %store/vec4 v0x56363362e3d0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eb80_0;
    %add;
    %store/vec4 v0x56363362e3d0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eb80_0;
    %add;
    %store/vec4 v0x56363362e3d0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eb80_0;
    %add;
    %store/vec4 v0x56363362e3d0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eb80_0;
    %add;
    %store/vec4 v0x56363362e3d0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eb80_0;
    %add;
    %store/vec4 v0x56363362e3d0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eb80_0;
    %add;
    %store/vec4 v0x56363362e3d0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x56363362e9f0_0;
    %load/vec4 v0x56363362eb80_0;
    %add;
    %store/vec4 v0x56363362e3d0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56363362efc0_0;
    %store/vec4 v0x56363362e830_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563633630030;
T_5 ;
    %wait E_0x56363356d910;
    %load/vec4 v0x563633630700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5636336303a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563633630610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x563633630480_0;
    %assign/vec4 v0x5636336303a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56363362f870;
T_6 ;
    %wait E_0x56363356d910;
    %load/vec4 v0x56363362fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56363362fb50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56363362fdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56363362fc10_0;
    %assign/vec4 v0x56363362fb50_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56363362f1f0;
T_7 ;
    %wait E_0x56363356d910;
    %load/vec4 v0x56363362f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56363362f460_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56363362f540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56363362f5e0_0;
    %assign/vec4 v0x56363362f460_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56363362d1d0;
T_8 ;
    %wait E_0x56363356d910;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x56363363aa60_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x563633638bf0_0, v0x563633637af0_0, v0x56363363a640_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56363363a330_0, v0x56363363a4d0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56363363a260_0, v0x56363363a400_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56363363a700_0, v0x56363363ab90_0, v0x56363363a8c0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x563633639f40_0, v0x56363363ad00_0, v0x56363363ac60_0, v0x563633639050_0, v0x5636336388c0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x563633638210_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x56363362d1d0;
T_9 ;
    %wait E_0x56363356c1b0;
    %load/vec4 v0x563633637df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x563633638300_0;
    %load/vec4 v0x563633637f50_0;
    %add;
    %store/vec4 v0x56363363a000_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x563633638cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x563633638300_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x563633638bf0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56363363a000_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x563633638d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x56363363a260_0;
    %store/vec4 v0x56363363a000_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x563633638300_0;
    %store/vec4 v0x56363363a000_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56363362d1d0;
T_10 ;
    %wait E_0x56363356d910;
    %load/vec4 v0x56363363aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563633638170_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x563633638210_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x563633638170_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5636335e6630;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363363b0a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56363363b0a0_0;
    %inv;
    %store/vec4 v0x56363363b0a0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x5636335e6630;
T_12 ;
    %fork t_1, S_0x56363360bbd0;
    %jmp t_0;
    .scope S_0x56363360bbd0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363363b920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56363363b140_0, 0, 1;
    %wait E_0x56363356d910;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56363363b920_0, 0, 1;
    %wait E_0x56363356d910;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56363362c900_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56363362cc00_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56363362cea0_0, 0, 5;
    %load/vec4 v0x56363362c900_0;
    %store/vec4 v0x56363362d010_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56363362c9f0_0, 0, 16;
    %load/vec4 v0x56363362cc00_0;
    %load/vec4 v0x56363362cea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56363362d010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56363362c9f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56363362cad0_0, 0, 32;
    %load/vec4 v0x56363362cad0_0;
    %store/vec4 v0x56363363b790_0, 0, 32;
    %load/vec4 v0x56363362c900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x56363363b3c0_0, 0, 32;
    %wait E_0x56363356d910;
    %delay 2, 0;
    %load/vec4 v0x56363363b490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x56363363b2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 5 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x56363362c900_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56363362c900_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56363362c900_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56363362cc00_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x56363362c820_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56363362d0f0_0, 0, 5;
    %load/vec4 v0x56363362c900_0;
    %subi 1, 0, 5;
    %store/vec4 v0x56363362cea0_0, 0, 5;
    %load/vec4 v0x56363362c900_0;
    %store/vec4 v0x56363362d010_0, 0, 5;
    %load/vec4 v0x56363362c900_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56363362cdc0_0, 0, 5;
    %load/vec4 v0x56363362cc00_0;
    %load/vec4 v0x56363362cea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56363362d010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56363362cdc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56363362d0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56363362c820_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56363362cce0_0, 0, 32;
    %load/vec4 v0x56363362cce0_0;
    %store/vec4 v0x56363363b790_0, 0, 32;
    %wait E_0x56363356d910;
    %delay 2, 0;
    %load/vec4 v0x56363362c900_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56363362c900_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56363362c900_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56363362cc00_0, 0, 6;
    %load/vec4 v0x56363362c900_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56363362cea0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56363362d010_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56363362c9f0_0, 0, 16;
    %load/vec4 v0x56363362cc00_0;
    %load/vec4 v0x56363362cea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56363362d010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56363362c9f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56363362cad0_0, 0, 32;
    %load/vec4 v0x56363362cad0_0;
    %store/vec4 v0x56363363b790_0, 0, 32;
    %wait E_0x56363356d910;
    %delay 2, 0;
    %load/vec4 v0x56363362c900_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x56363362c900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %and;
    %store/vec4 v0x56363362c720_0, 0, 32;
    %load/vec4 v0x56363363b830_0;
    %load/vec4 v0x56363362c720_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 5 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x56363362c720_0, v0x56363363b830_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x56363362c900_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56363362c900_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5636335e6630;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/and_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
