{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699314087458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699314087458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 20:41:27 2023 " "Processing started: Mon Nov 06 20:41:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699314087458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699314087458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off descripciones -c descripciones " "Command: quartus_map --read_settings_files=on --write_settings_files=off descripciones -c descripciones" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699314087458 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699314087927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-behavioral " "Found design unit 1: FFJK-behavioral" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699314088927 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699314088927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699314088927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFJK " "Elaborating entity \"FFJK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699314088974 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 FFJK.vhd(12) " "Verilog HDL or VHDL warning at FFJK.vhd(12): object \"s1\" assigned a value but never read" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699314088974 "|FFJK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s2 FFJK.vhd(13) " "Verilog HDL or VHDL warning at FFJK.vhd(13): object \"s2\" assigned a value but never read" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699314088974 "|FFJK"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s4 FFJK.vhd(15) " "VHDL Signal Declaration warning at FFJK.vhd(15): used implicit default value for signal \"s4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699314088974 "|FFJK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 FFJK.vhd(19) " "VHDL Process Statement warning at FFJK.vhd(19): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699314088974 "|FFJK"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 FFJK.vhd(20) " "VHDL Process Statement warning at FFJK.vhd(20): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699314088974 "|FFJK"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s3 FFJK.vhd(14) " "Using initial value X (don't care) for net \"s3\" at FFJK.vhd(14)" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699314088974 "|FFJK"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q GND " "Pin \"Q\" is stuck at GND" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699314089583 "|FFJK|Q"} { "Warning" "WMLS_MLS_STUCK_PIN" "Qn GND " "Pin \"Qn\" is stuck at GND" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699314089583 "|FFJK|Qn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699314089583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699314089802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699314089802 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "J " "No output dependent on input pin \"J\"" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699314089848 "|FFJK|J"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "K " "No output dependent on input pin \"K\"" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699314089848 "|FFJK|K"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699314089848 "|FFJK|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699314089848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699314089848 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699314089848 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699314089848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699314089911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 20:41:29 2023 " "Processing ended: Mon Nov 06 20:41:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699314089911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699314089911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699314089911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699314089911 ""}
