<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/hotspot/cpu/x86/c1_LIRAssembler_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 2000, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;asm/macroAssembler.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;c1/c1_Compilation.hpp&quot;
  29 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  30 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  31 #include &quot;c1/c1_Runtime1.hpp&quot;
  32 #include &quot;c1/c1_ValueStack.hpp&quot;
  33 #include &quot;ci/ciArrayKlass.hpp&quot;
  34 #include &quot;ci/ciInstance.hpp&quot;
  35 #include &quot;ci/ciValueKlass.hpp&quot;
  36 #include &quot;gc/shared/collectedHeap.hpp&quot;
  37 #include &quot;nativeInst_x86.hpp&quot;
  38 #include &quot;oops/oop.inline.hpp&quot;
  39 #include &quot;oops/objArrayKlass.hpp&quot;
  40 #include &quot;runtime/frame.inline.hpp&quot;
  41 #include &quot;runtime/safepointMechanism.hpp&quot;
  42 #include &quot;runtime/sharedRuntime.hpp&quot;
  43 #include &quot;utilities/powerOfTwo.hpp&quot;
  44 #include &quot;vmreg_x86.inline.hpp&quot;
  45 
  46 
  47 // These masks are used to provide 128-bit aligned bitmasks to the XMM
  48 // instructions, to allow sign-masking or sign-bit flipping.  They allow
  49 // fast versions of NegF/NegD and AbsF/AbsD.
  50 
  51 // Note: &#39;double&#39; and &#39;long long&#39; have 32-bits alignment on x86.
  52 static jlong* double_quadword(jlong *adr, jlong lo, jlong hi) {
  53   // Use the expression (adr)&amp;(~0xF) to provide 128-bits aligned address
  54   // of 128-bits operands for SSE instructions.
  55   jlong *operand = (jlong*)(((intptr_t)adr) &amp; ((intptr_t)(~0xF)));
  56   // Store the value to a 128-bits operand.
  57   operand[0] = lo;
  58   operand[1] = hi;
  59   return operand;
  60 }
  61 
  62 // Buffer for 128-bits masks used by SSE instructions.
  63 static jlong fp_signmask_pool[(4+1)*2]; // 4*128bits(data) + 128bits(alignment)
  64 
  65 // Static initialization during VM startup.
  66 static jlong *float_signmask_pool  = double_quadword(&amp;fp_signmask_pool[1*2],         CONST64(0x7FFFFFFF7FFFFFFF),         CONST64(0x7FFFFFFF7FFFFFFF));
  67 static jlong *double_signmask_pool = double_quadword(&amp;fp_signmask_pool[2*2],         CONST64(0x7FFFFFFFFFFFFFFF),         CONST64(0x7FFFFFFFFFFFFFFF));
  68 static jlong *float_signflip_pool  = double_quadword(&amp;fp_signmask_pool[3*2], (jlong)UCONST64(0x8000000080000000), (jlong)UCONST64(0x8000000080000000));
  69 static jlong *double_signflip_pool = double_quadword(&amp;fp_signmask_pool[4*2], (jlong)UCONST64(0x8000000000000000), (jlong)UCONST64(0x8000000000000000));
  70 
  71 
  72 NEEDS_CLEANUP // remove this definitions ?
  73 const Register IC_Klass    = rax;   // where the IC klass is cached
  74 const Register SYNC_header = rax;   // synchronization header
  75 const Register SHIFT_count = rcx;   // where count for shift operations must be
  76 
  77 #define __ _masm-&gt;
  78 
  79 
  80 static void select_different_registers(Register preserve,
  81                                        Register extra,
  82                                        Register &amp;tmp1,
  83                                        Register &amp;tmp2) {
  84   if (tmp1 == preserve) {
  85     assert_different_registers(tmp1, tmp2, extra);
  86     tmp1 = extra;
  87   } else if (tmp2 == preserve) {
  88     assert_different_registers(tmp1, tmp2, extra);
  89     tmp2 = extra;
  90   }
  91   assert_different_registers(preserve, tmp1, tmp2);
  92 }
  93 
  94 
  95 
  96 static void select_different_registers(Register preserve,
  97                                        Register extra,
  98                                        Register &amp;tmp1,
  99                                        Register &amp;tmp2,
 100                                        Register &amp;tmp3) {
 101   if (tmp1 == preserve) {
 102     assert_different_registers(tmp1, tmp2, tmp3, extra);
 103     tmp1 = extra;
 104   } else if (tmp2 == preserve) {
 105     assert_different_registers(tmp1, tmp2, tmp3, extra);
 106     tmp2 = extra;
 107   } else if (tmp3 == preserve) {
 108     assert_different_registers(tmp1, tmp2, tmp3, extra);
 109     tmp3 = extra;
 110   }
 111   assert_different_registers(preserve, tmp1, tmp2, tmp3);
 112 }
 113 
 114 
 115 
 116 bool LIR_Assembler::is_small_constant(LIR_Opr opr) {
 117   if (opr-&gt;is_constant()) {
 118     LIR_Const* constant = opr-&gt;as_constant_ptr();
 119     switch (constant-&gt;type()) {
 120       case T_INT: {
 121         return true;
 122       }
 123 
 124       default:
 125         return false;
 126     }
 127   }
 128   return false;
 129 }
 130 
 131 
 132 LIR_Opr LIR_Assembler::receiverOpr() {
 133   return FrameMap::receiver_opr;
 134 }
 135 
 136 LIR_Opr LIR_Assembler::osrBufferPointer() {
 137   return FrameMap::as_pointer_opr(receiverOpr()-&gt;as_register());
 138 }
 139 
 140 //--------------fpu register translations-----------------------
 141 
 142 
 143 address LIR_Assembler::float_constant(float f) {
 144   address const_addr = __ float_constant(f);
 145   if (const_addr == NULL) {
 146     bailout(&quot;const section overflow&quot;);
 147     return __ code()-&gt;consts()-&gt;start();
 148   } else {
 149     return const_addr;
 150   }
 151 }
 152 
 153 
 154 address LIR_Assembler::double_constant(double d) {
 155   address const_addr = __ double_constant(d);
 156   if (const_addr == NULL) {
 157     bailout(&quot;const section overflow&quot;);
 158     return __ code()-&gt;consts()-&gt;start();
 159   } else {
 160     return const_addr;
 161   }
 162 }
 163 
 164 #ifndef _LP64
 165 void LIR_Assembler::fpop() {
 166   __ fpop();
 167 }
 168 
 169 void LIR_Assembler::fxch(int i) {
 170   __ fxch(i);
 171 }
 172 
 173 void LIR_Assembler::fld(int i) {
 174   __ fld_s(i);
 175 }
 176 
 177 void LIR_Assembler::ffree(int i) {
 178   __ ffree(i);
 179 }
 180 #endif // !_LP64
 181 
 182 void LIR_Assembler::breakpoint() {
 183   __ int3();
 184 }
 185 
 186 void LIR_Assembler::push(LIR_Opr opr) {
 187   if (opr-&gt;is_single_cpu()) {
 188     __ push_reg(opr-&gt;as_register());
 189   } else if (opr-&gt;is_double_cpu()) {
 190     NOT_LP64(__ push_reg(opr-&gt;as_register_hi()));
 191     __ push_reg(opr-&gt;as_register_lo());
 192   } else if (opr-&gt;is_stack()) {
 193     __ push_addr(frame_map()-&gt;address_for_slot(opr-&gt;single_stack_ix()));
 194   } else if (opr-&gt;is_constant()) {
 195     LIR_Const* const_opr = opr-&gt;as_constant_ptr();
 196     if (const_opr-&gt;type() == T_OBJECT || const_opr-&gt;type() == T_VALUETYPE) {
 197       __ push_oop(const_opr-&gt;as_jobject());
 198     } else if (const_opr-&gt;type() == T_INT) {
 199       __ push_jint(const_opr-&gt;as_jint());
 200     } else {
 201       ShouldNotReachHere();
 202     }
 203 
 204   } else {
 205     ShouldNotReachHere();
 206   }
 207 }
 208 
 209 void LIR_Assembler::pop(LIR_Opr opr) {
 210   if (opr-&gt;is_single_cpu()) {
 211     __ pop_reg(opr-&gt;as_register());
 212   } else {
 213     ShouldNotReachHere();
 214   }
 215 }
 216 
 217 bool LIR_Assembler::is_literal_address(LIR_Address* addr) {
 218   return addr-&gt;base()-&gt;is_illegal() &amp;&amp; addr-&gt;index()-&gt;is_illegal();
 219 }
 220 
 221 //-------------------------------------------
 222 
 223 Address LIR_Assembler::as_Address(LIR_Address* addr) {
 224   return as_Address(addr, rscratch1);
 225 }
 226 
 227 Address LIR_Assembler::as_Address(LIR_Address* addr, Register tmp) {
 228   if (addr-&gt;base()-&gt;is_illegal()) {
 229     assert(addr-&gt;index()-&gt;is_illegal(), &quot;must be illegal too&quot;);
 230     AddressLiteral laddr((address)addr-&gt;disp(), relocInfo::none);
 231     if (! __ reachable(laddr)) {
 232       __ movptr(tmp, laddr.addr());
 233       Address res(tmp, 0);
 234       return res;
 235     } else {
 236       return __ as_Address(laddr);
 237     }
 238   }
 239 
 240   Register base = addr-&gt;base()-&gt;as_pointer_register();
 241 
 242   if (addr-&gt;index()-&gt;is_illegal()) {
 243     return Address( base, addr-&gt;disp());
 244   } else if (addr-&gt;index()-&gt;is_cpu_register()) {
 245     Register index = addr-&gt;index()-&gt;as_pointer_register();
 246     return Address(base, index, (Address::ScaleFactor) addr-&gt;scale(), addr-&gt;disp());
 247   } else if (addr-&gt;index()-&gt;is_constant()) {
 248     intptr_t addr_offset = (addr-&gt;index()-&gt;as_constant_ptr()-&gt;as_jint() &lt;&lt; addr-&gt;scale()) + addr-&gt;disp();
 249     assert(Assembler::is_simm32(addr_offset), &quot;must be&quot;);
 250 
 251     return Address(base, addr_offset);
 252   } else {
 253     Unimplemented();
 254     return Address();
 255   }
 256 }
 257 
 258 
 259 Address LIR_Assembler::as_Address_hi(LIR_Address* addr) {
 260   Address base = as_Address(addr);
 261   return Address(base._base, base._index, base._scale, base._disp + BytesPerWord);
 262 }
 263 
 264 
 265 Address LIR_Assembler::as_Address_lo(LIR_Address* addr) {
 266   return as_Address(addr);
 267 }
 268 
 269 
 270 void LIR_Assembler::osr_entry() {
 271   offsets()-&gt;set_value(CodeOffsets::OSR_Entry, code_offset());
 272   BlockBegin* osr_entry = compilation()-&gt;hir()-&gt;osr_entry();
 273   ValueStack* entry_state = osr_entry-&gt;state();
 274   int number_of_locks = entry_state-&gt;locks_size();
 275 
 276   // we jump here if osr happens with the interpreter
 277   // state set up to continue at the beginning of the
 278   // loop that triggered osr - in particular, we have
 279   // the following registers setup:
 280   //
 281   // rcx: osr buffer
 282   //
 283 
 284   // build frame
 285   ciMethod* m = compilation()-&gt;method();
 286   __ build_frame(initial_frame_size_in_bytes(), bang_size_in_bytes());
 287 
 288   // OSR buffer is
 289   //
 290   // locals[nlocals-1..0]
 291   // monitors[0..number_of_locks]
 292   //
 293   // locals is a direct copy of the interpreter frame so in the osr buffer
 294   // so first slot in the local array is the last local from the interpreter
 295   // and last slot is local[0] (receiver) from the interpreter
 296   //
 297   // Similarly with locks. The first lock slot in the osr buffer is the nth lock
 298   // from the interpreter frame, the nth lock slot in the osr buffer is 0th lock
 299   // in the interpreter frame (the method lock if a sync method)
 300 
 301   // Initialize monitors in the compiled activation.
 302   //   rcx: pointer to osr buffer
 303   //
 304   // All other registers are dead at this point and the locals will be
 305   // copied into place by code emitted in the IR.
 306 
 307   Register OSR_buf = osrBufferPointer()-&gt;as_pointer_register();
 308   { assert(frame::interpreter_frame_monitor_size() == BasicObjectLock::size(), &quot;adjust code below&quot;);
 309     int monitor_offset = BytesPerWord * method()-&gt;max_locals() +
 310       (BasicObjectLock::size() * BytesPerWord) * (number_of_locks - 1);
 311     // SharedRuntime::OSR_migration_begin() packs BasicObjectLocks in
 312     // the OSR buffer using 2 word entries: first the lock and then
 313     // the oop.
 314     for (int i = 0; i &lt; number_of_locks; i++) {
 315       int slot_offset = monitor_offset - ((i * 2) * BytesPerWord);
 316 #ifdef ASSERT
 317       // verify the interpreter&#39;s monitor has a non-null object
 318       {
 319         Label L;
 320         __ cmpptr(Address(OSR_buf, slot_offset + 1*BytesPerWord), (int32_t)NULL_WORD);
 321         __ jcc(Assembler::notZero, L);
 322         __ stop(&quot;locked object is NULL&quot;);
 323         __ bind(L);
 324       }
 325 #endif
 326       __ movptr(rbx, Address(OSR_buf, slot_offset + 0));
 327       __ movptr(frame_map()-&gt;address_for_monitor_lock(i), rbx);
 328       __ movptr(rbx, Address(OSR_buf, slot_offset + 1*BytesPerWord));
 329       __ movptr(frame_map()-&gt;address_for_monitor_object(i), rbx);
 330     }
 331   }
 332 }
 333 
 334 
 335 // inline cache check; done before the frame is built.
 336 int LIR_Assembler::check_icache() {
 337   Register receiver = FrameMap::receiver_opr-&gt;as_register();
 338   Register ic_klass = IC_Klass;
 339   const int ic_cmp_size = LP64_ONLY(10) NOT_LP64(9);
 340   const bool do_post_padding = VerifyOops || UseCompressedClassPointers;
 341   if (!do_post_padding) {
 342     // insert some nops so that the verified entry point is aligned on CodeEntryAlignment
 343     __ align(CodeEntryAlignment, __ offset() + ic_cmp_size);
 344   }
 345   int offset = __ offset();
 346   __ inline_cache_check(receiver, IC_Klass);
 347   assert(__ offset() % CodeEntryAlignment == 0 || do_post_padding, &quot;alignment must be correct&quot;);
 348   if (do_post_padding) {
 349     // force alignment after the cache check.
 350     // It&#39;s been verified to be aligned if !VerifyOops
 351     __ align(CodeEntryAlignment);
 352   }
 353   return offset;
 354 }
 355 
 356 void LIR_Assembler::clinit_barrier(ciMethod* method) {
 357   assert(VM_Version::supports_fast_class_init_checks(), &quot;sanity&quot;);
 358   assert(!method-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
 359 
 360   Label L_skip_barrier;
 361   Register klass = rscratch1;
 362   Register thread = LP64_ONLY( r15_thread ) NOT_LP64( noreg );
 363   assert(thread != noreg, &quot;x86_32 not implemented&quot;);
 364 
 365   __ mov_metadata(klass, method-&gt;holder()-&gt;constant_encoding());
 366   __ clinit_barrier(klass, thread, &amp;L_skip_barrier /*L_fast_path*/);
 367 
 368   __ jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 369 
 370   __ bind(L_skip_barrier);
 371 }
 372 
 373 void LIR_Assembler::jobject2reg_with_patching(Register reg, CodeEmitInfo* info) {
 374   jobject o = NULL;
 375   PatchingStub* patch = new PatchingStub(_masm, patching_id(info));
 376   __ movoop(reg, o);
 377   patching_epilog(patch, lir_patch_normal, reg, info);
 378 }
 379 
 380 void LIR_Assembler::klass2reg_with_patching(Register reg, CodeEmitInfo* info) {
 381   Metadata* o = NULL;
 382   PatchingStub* patch = new PatchingStub(_masm, PatchingStub::load_klass_id);
 383   __ mov_metadata(reg, o);
 384   patching_epilog(patch, lir_patch_normal, reg, info);
 385 }
 386 
 387 // This specifies the rsp decrement needed to build the frame
 388 int LIR_Assembler::initial_frame_size_in_bytes() const {
 389   // if rounding, must let FrameMap know!
 390 
 391   // The frame_map records size in slots (32bit word)
 392 
 393   // subtract two words to account for return address and link
 394   return (frame_map()-&gt;framesize() - (2*VMRegImpl::slots_per_word))  * VMRegImpl::stack_slot_size;
 395 }
 396 
 397 
 398 int LIR_Assembler::emit_exception_handler() {
 399   // if the last instruction is a call (typically to do a throw which
 400   // is coming at the end after block reordering) the return address
 401   // must still point into the code area in order to avoid assertion
 402   // failures when searching for the corresponding bci =&gt; add a nop
 403   // (was bug 5/14/1999 - gri)
 404   __ nop();
 405 
 406   // generate code for exception handler
 407   address handler_base = __ start_a_stub(exception_handler_size());
 408   if (handler_base == NULL) {
 409     // not enough space left for the handler
 410     bailout(&quot;exception handler overflow&quot;);
 411     return -1;
 412   }
 413 
 414   int offset = code_offset();
 415 
 416   // the exception oop and pc are in rax, and rdx
 417   // no other registers need to be preserved, so invalidate them
 418   __ invalidate_registers(false, true, true, false, true, true);
 419 
 420   // check that there is really an exception
 421   __ verify_not_null_oop(rax);
 422 
 423   // search an exception handler (rax: exception oop, rdx: throwing pc)
 424   __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::handle_exception_from_callee_id)));
 425   __ should_not_reach_here();
 426   guarantee(code_offset() - offset &lt;= exception_handler_size(), &quot;overflow&quot;);
 427   __ end_a_stub();
 428 
 429   return offset;
 430 }
 431 
 432 
 433 // Emit the code to remove the frame from the stack in the exception
 434 // unwind path.
 435 int LIR_Assembler::emit_unwind_handler() {
 436 #ifndef PRODUCT
 437   if (CommentedAssembly) {
 438     _masm-&gt;block_comment(&quot;Unwind handler&quot;);
 439   }
 440 #endif
 441 
 442   int offset = code_offset();
 443 
 444   // Fetch the exception from TLS and clear out exception related thread state
 445   Register thread = NOT_LP64(rsi) LP64_ONLY(r15_thread);
 446   NOT_LP64(__ get_thread(rsi));
 447   __ movptr(rax, Address(thread, JavaThread::exception_oop_offset()));
 448   __ movptr(Address(thread, JavaThread::exception_oop_offset()), (intptr_t)NULL_WORD);
 449   __ movptr(Address(thread, JavaThread::exception_pc_offset()), (intptr_t)NULL_WORD);
 450 
 451   __ bind(_unwind_handler_entry);
 452   __ verify_not_null_oop(rax);
 453   if (method()-&gt;is_synchronized() || compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 454     __ mov(rbx, rax);  // Preserve the exception (rbx is always callee-saved)
 455   }
 456 
 457   // Preform needed unlocking
 458   MonitorExitStub* stub = NULL;
 459   if (method()-&gt;is_synchronized()) {
 460     monitor_address(0, FrameMap::rax_opr);
 461     stub = new MonitorExitStub(FrameMap::rax_opr, true, 0);
 462     __ unlock_object(rdi, rsi, rax, *stub-&gt;entry());
 463     __ bind(*stub-&gt;continuation());
 464   }
 465 
 466   if (compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 467 #ifdef _LP64
 468     __ mov(rdi, r15_thread);
 469     __ mov_metadata(rsi, method()-&gt;constant_encoding());
 470 #else
 471     __ get_thread(rax);
 472     __ movptr(Address(rsp, 0), rax);
 473     __ mov_metadata(Address(rsp, sizeof(void*)), method()-&gt;constant_encoding());
 474 #endif
 475     __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit)));
 476   }
 477 
 478   if (method()-&gt;is_synchronized() || compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 479     __ mov(rax, rbx);  // Restore the exception
 480   }
 481 
 482   // remove the activation and dispatch to the unwind handler
 483   int initial_framesize = initial_frame_size_in_bytes();
 484   __ remove_frame(initial_framesize, needs_stack_repair(), initial_framesize - wordSize);
 485   __ jump(RuntimeAddress(Runtime1::entry_for(Runtime1::unwind_exception_id)));
 486 
 487   // Emit the slow path assembly
 488   if (stub != NULL) {
 489     stub-&gt;emit_code(this);
 490   }
 491 
 492   return offset;
 493 }
 494 
 495 
 496 int LIR_Assembler::emit_deopt_handler() {
 497   // if the last instruction is a call (typically to do a throw which
 498   // is coming at the end after block reordering) the return address
 499   // must still point into the code area in order to avoid assertion
 500   // failures when searching for the corresponding bci =&gt; add a nop
 501   // (was bug 5/14/1999 - gri)
 502   __ nop();
 503 
 504   // generate code for exception handler
 505   address handler_base = __ start_a_stub(deopt_handler_size());
 506   if (handler_base == NULL) {
 507     // not enough space left for the handler
 508     bailout(&quot;deopt handler overflow&quot;);
 509     return -1;
 510   }
 511 
 512   int offset = code_offset();
 513   InternalAddress here(__ pc());
 514 
 515   __ pushptr(here.addr());
 516   __ jump(RuntimeAddress(SharedRuntime::deopt_blob()-&gt;unpack()));
 517   guarantee(code_offset() - offset &lt;= deopt_handler_size(), &quot;overflow&quot;);
 518   __ end_a_stub();
 519 
 520   return offset;
 521 }
 522 
 523 
 524 void LIR_Assembler::return_op(LIR_Opr result) {
 525   assert(result-&gt;is_illegal() || !result-&gt;is_single_cpu() || result-&gt;as_register() == rax, &quot;word returns are in rax,&quot;);
 526   if (!result-&gt;is_illegal() &amp;&amp; result-&gt;is_float_kind() &amp;&amp; !result-&gt;is_xmm_register()) {
 527     assert(result-&gt;fpu() == 0, &quot;result must already be on TOS&quot;);
 528   }
 529 
 530   ciMethod* method = compilation()-&gt;method();
 531   if (ValueTypeReturnedAsFields &amp;&amp; method-&gt;signature()-&gt;returns_never_null()) {
 532     ciType* return_type = method-&gt;return_type();
 533     if (return_type-&gt;is_valuetype()) {
 534       ciValueKlass* vk = return_type-&gt;as_value_klass();
 535       if (vk-&gt;can_be_returned_as_fields()) {
 536 #ifndef _LP64
 537         Unimplemented();
 538 #else
 539         address unpack_handler = vk-&gt;unpack_handler();
 540         assert(unpack_handler != NULL, &quot;must be&quot;);
 541         __ call(RuntimeAddress(unpack_handler));
 542         // At this point, rax points to the value object (for interpreter or C1 caller).
 543         // The fields of the object are copied into registers (for C2 caller).
 544 #endif
 545       }
 546     }
 547   }
 548 
 549   // Pop the stack before the safepoint code
 550   int initial_framesize = initial_frame_size_in_bytes();
 551   __ remove_frame(initial_framesize, needs_stack_repair(), initial_framesize - wordSize);
 552 
 553   if (StackReservedPages &gt; 0 &amp;&amp; compilation()-&gt;has_reserved_stack_access()) {
 554     __ reserved_stack_check();
 555   }
 556 
 557   bool result_is_oop = result-&gt;is_valid() ? result-&gt;is_oop() : false;
 558 
 559   // Note: we do not need to round double result; float result has the right precision
 560   // the poll sets the condition code, but no data registers
 561 
 562 #ifdef _LP64
 563   const Register poll_addr = rscratch1;
 564   __ movptr(poll_addr, Address(r15_thread, Thread::polling_page_offset()));
 565 #else
 566   const Register poll_addr = rbx;
 567   assert(FrameMap::is_caller_save_register(poll_addr), &quot;will overwrite&quot;);
 568   __ get_thread(poll_addr);
 569   __ movptr(poll_addr, Address(poll_addr, Thread::polling_page_offset()));
 570 #endif
 571   __ relocate(relocInfo::poll_return_type);
 572   __ testl(rax, Address(poll_addr, 0));
 573   __ ret(0);
 574 }
 575 
 576 
 577 int LIR_Assembler::store_value_type_fields_to_buf(ciValueKlass* vk) {
 578   return (__ store_value_type_fields_to_buf(vk, false));
 579 }
 580 
 581 int LIR_Assembler::safepoint_poll(LIR_Opr tmp, CodeEmitInfo* info) {
 582   guarantee(info != NULL, &quot;Shouldn&#39;t be NULL&quot;);
 583   int offset = __ offset();
 584 #ifdef _LP64
 585   const Register poll_addr = rscratch1;
 586   __ movptr(poll_addr, Address(r15_thread, Thread::polling_page_offset()));
 587 #else
 588   assert(tmp-&gt;is_cpu_register(), &quot;needed&quot;);
 589   const Register poll_addr = tmp-&gt;as_register();
 590   __ get_thread(poll_addr);
 591   __ movptr(poll_addr, Address(poll_addr, in_bytes(Thread::polling_page_offset())));
 592 #endif
 593   add_debug_info_for_branch(info);
 594   __ relocate(relocInfo::poll_type);
 595   address pre_pc = __ pc();
 596   __ testl(rax, Address(poll_addr, 0));
 597   address post_pc = __ pc();
 598   guarantee(pointer_delta(post_pc, pre_pc, 1) == 2 LP64_ONLY(+1), &quot;must be exact length&quot;);
 599   return offset;
 600 }
 601 
 602 
 603 void LIR_Assembler::move_regs(Register from_reg, Register to_reg) {
 604   if (from_reg != to_reg) __ mov(to_reg, from_reg);
 605 }
 606 
 607 void LIR_Assembler::swap_reg(Register a, Register b) {
 608   __ xchgptr(a, b);
 609 }
 610 
 611 
 612 void LIR_Assembler::const2reg(LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info) {
 613   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 614   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
 615   LIR_Const* c = src-&gt;as_constant_ptr();
 616 
 617   switch (c-&gt;type()) {
 618     case T_INT: {
 619       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 620       __ movl(dest-&gt;as_register(), c-&gt;as_jint());
 621       break;
 622     }
 623 
 624     case T_ADDRESS: {
 625       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 626       __ movptr(dest-&gt;as_register(), c-&gt;as_jint());
 627       break;
 628     }
 629 
 630     case T_LONG: {
 631       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 632 #ifdef _LP64
 633       __ movptr(dest-&gt;as_register_lo(), (intptr_t)c-&gt;as_jlong());
 634 #else
 635       __ movptr(dest-&gt;as_register_lo(), c-&gt;as_jint_lo());
 636       __ movptr(dest-&gt;as_register_hi(), c-&gt;as_jint_hi());
 637 #endif // _LP64
 638       break;
 639     }
 640 
 641     case T_VALUETYPE: // Fall through
 642     case T_OBJECT: {
 643       if (patch_code != lir_patch_none) {
 644         jobject2reg_with_patching(dest-&gt;as_register(), info);
 645       } else {
 646         __ movoop(dest-&gt;as_register(), c-&gt;as_jobject());
 647       }
 648       break;
 649     }
 650 
 651     case T_METADATA: {
 652       if (patch_code != lir_patch_none) {
 653         klass2reg_with_patching(dest-&gt;as_register(), info);
 654       } else {
 655         __ mov_metadata(dest-&gt;as_register(), c-&gt;as_metadata());
 656       }
 657       break;
 658     }
 659 
 660     case T_FLOAT: {
 661       if (dest-&gt;is_single_xmm()) {
 662         if (LP64_ONLY(UseAVX &lt;= 2 &amp;&amp;) c-&gt;is_zero_float()) {
 663           __ xorps(dest-&gt;as_xmm_float_reg(), dest-&gt;as_xmm_float_reg());
 664         } else {
 665           __ movflt(dest-&gt;as_xmm_float_reg(),
 666                    InternalAddress(float_constant(c-&gt;as_jfloat())));
 667         }
 668       } else {
 669 #ifndef _LP64
 670         assert(dest-&gt;is_single_fpu(), &quot;must be&quot;);
 671         assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
 672         if (c-&gt;is_zero_float()) {
 673           __ fldz();
 674         } else if (c-&gt;is_one_float()) {
 675           __ fld1();
 676         } else {
 677           __ fld_s (InternalAddress(float_constant(c-&gt;as_jfloat())));
 678         }
 679 #else
 680         ShouldNotReachHere();
 681 #endif // !_LP64
 682       }
 683       break;
 684     }
 685 
 686     case T_DOUBLE: {
 687       if (dest-&gt;is_double_xmm()) {
 688         if (LP64_ONLY(UseAVX &lt;= 2 &amp;&amp;) c-&gt;is_zero_double()) {
 689           __ xorpd(dest-&gt;as_xmm_double_reg(), dest-&gt;as_xmm_double_reg());
 690         } else {
 691           __ movdbl(dest-&gt;as_xmm_double_reg(),
 692                     InternalAddress(double_constant(c-&gt;as_jdouble())));
 693         }
 694       } else {
 695 #ifndef _LP64
 696         assert(dest-&gt;is_double_fpu(), &quot;must be&quot;);
 697         assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
 698         if (c-&gt;is_zero_double()) {
 699           __ fldz();
 700         } else if (c-&gt;is_one_double()) {
 701           __ fld1();
 702         } else {
 703           __ fld_d (InternalAddress(double_constant(c-&gt;as_jdouble())));
 704         }
 705 #else
 706         ShouldNotReachHere();
 707 #endif // !_LP64
 708       }
 709       break;
 710     }
 711 
 712     default:
 713       ShouldNotReachHere();
 714   }
 715 }
 716 
 717 void LIR_Assembler::const2stack(LIR_Opr src, LIR_Opr dest) {
 718   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 719   assert(dest-&gt;is_stack(), &quot;should not call otherwise&quot;);
 720   LIR_Const* c = src-&gt;as_constant_ptr();
 721 
 722   switch (c-&gt;type()) {
 723     case T_INT:  // fall through
 724     case T_FLOAT:
 725       __ movl(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jint_bits());
 726       break;
 727 
 728     case T_ADDRESS:
 729       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jint_bits());
 730       break;
 731 
 732     case T_VALUETYPE: // Fall through
 733     case T_OBJECT:
 734       __ movoop(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jobject());
 735       break;
 736 
 737     case T_LONG:  // fall through
 738     case T_DOUBLE:
 739 #ifdef _LP64
 740       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 741                                             lo_word_offset_in_bytes), (intptr_t)c-&gt;as_jlong_bits());
 742 #else
 743       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 744                                               lo_word_offset_in_bytes), c-&gt;as_jint_lo_bits());
 745       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 746                                               hi_word_offset_in_bytes), c-&gt;as_jint_hi_bits());
 747 #endif // _LP64
 748       break;
 749 
 750     default:
 751       ShouldNotReachHere();
 752   }
 753 }
 754 
 755 void LIR_Assembler::const2mem(LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info, bool wide) {
 756   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 757   assert(dest-&gt;is_address(), &quot;should not call otherwise&quot;);
 758   LIR_Const* c = src-&gt;as_constant_ptr();
 759   LIR_Address* addr = dest-&gt;as_address_ptr();
 760 
 761   int null_check_here = code_offset();
 762   switch (type) {
 763     case T_INT:    // fall through
 764     case T_FLOAT:
 765       __ movl(as_Address(addr), c-&gt;as_jint_bits());
 766       break;
 767 
 768     case T_ADDRESS:
 769       __ movptr(as_Address(addr), c-&gt;as_jint_bits());
 770       break;
 771 
 772     case T_VALUETYPE: // fall through
 773     case T_OBJECT:  // fall through
 774     case T_ARRAY:
 775       if (c-&gt;as_jobject() == NULL) {
 776         if (UseCompressedOops &amp;&amp; !wide) {
 777           __ movl(as_Address(addr), (int32_t)NULL_WORD);
 778         } else {
 779 #ifdef _LP64
 780           __ xorptr(rscratch1, rscratch1);
 781           null_check_here = code_offset();
 782           __ movptr(as_Address(addr), rscratch1);
 783 #else
 784           __ movptr(as_Address(addr), NULL_WORD);
 785 #endif
 786         }
 787       } else {
 788         if (is_literal_address(addr)) {
 789           ShouldNotReachHere();
 790           __ movoop(as_Address(addr, noreg), c-&gt;as_jobject());
 791         } else {
 792 #ifdef _LP64
 793           __ movoop(rscratch1, c-&gt;as_jobject());
 794           if (UseCompressedOops &amp;&amp; !wide) {
 795             __ encode_heap_oop(rscratch1);
 796             null_check_here = code_offset();
 797             __ movl(as_Address_lo(addr), rscratch1);
 798           } else {
 799             null_check_here = code_offset();
 800             __ movptr(as_Address_lo(addr), rscratch1);
 801           }
 802 #else
 803           __ movoop(as_Address(addr), c-&gt;as_jobject());
 804 #endif
 805         }
 806       }
 807       break;
 808 
 809     case T_LONG:    // fall through
 810     case T_DOUBLE:
 811 #ifdef _LP64
 812       if (is_literal_address(addr)) {
 813         ShouldNotReachHere();
 814         __ movptr(as_Address(addr, r15_thread), (intptr_t)c-&gt;as_jlong_bits());
 815       } else {
 816         __ movptr(r10, (intptr_t)c-&gt;as_jlong_bits());
 817         null_check_here = code_offset();
 818         __ movptr(as_Address_lo(addr), r10);
 819       }
 820 #else
 821       // Always reachable in 32bit so this doesn&#39;t produce useless move literal
 822       __ movptr(as_Address_hi(addr), c-&gt;as_jint_hi_bits());
 823       __ movptr(as_Address_lo(addr), c-&gt;as_jint_lo_bits());
 824 #endif // _LP64
 825       break;
 826 
 827     case T_BOOLEAN: // fall through
 828     case T_BYTE:
 829       __ movb(as_Address(addr), c-&gt;as_jint() &amp; 0xFF);
 830       break;
 831 
 832     case T_CHAR:    // fall through
 833     case T_SHORT:
 834       __ movw(as_Address(addr), c-&gt;as_jint() &amp; 0xFFFF);
 835       break;
 836 
 837     default:
 838       ShouldNotReachHere();
 839   };
 840 
 841   if (info != NULL) {
 842     add_debug_info_for_null_check(null_check_here, info);
 843   }
 844 }
 845 
 846 
 847 void LIR_Assembler::reg2reg(LIR_Opr src, LIR_Opr dest) {
 848   assert(src-&gt;is_register(), &quot;should not call otherwise&quot;);
 849   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
 850 
 851   // move between cpu-registers
 852   if (dest-&gt;is_single_cpu()) {
 853 #ifdef _LP64
 854     if (src-&gt;type() == T_LONG) {
 855       // Can do LONG -&gt; OBJECT
 856       move_regs(src-&gt;as_register_lo(), dest-&gt;as_register());
 857       return;
 858     }
 859 #endif
 860     assert(src-&gt;is_single_cpu(), &quot;must match&quot;);
 861     if (src-&gt;type() == T_OBJECT || src-&gt;type() == T_VALUETYPE) {
 862       __ verify_oop(src-&gt;as_register());
 863     }
 864     move_regs(src-&gt;as_register(), dest-&gt;as_register());
 865 
 866   } else if (dest-&gt;is_double_cpu()) {
 867 #ifdef _LP64
 868     if (is_reference_type(src-&gt;type())) {
 869       // Surprising to me but we can see move of a long to t_object
 870       __ verify_oop(src-&gt;as_register());
 871       move_regs(src-&gt;as_register(), dest-&gt;as_register_lo());
 872       return;
 873     }
 874 #endif
 875     assert(src-&gt;is_double_cpu(), &quot;must match&quot;);
 876     Register f_lo = src-&gt;as_register_lo();
 877     Register f_hi = src-&gt;as_register_hi();
 878     Register t_lo = dest-&gt;as_register_lo();
 879     Register t_hi = dest-&gt;as_register_hi();
 880 #ifdef _LP64
 881     assert(f_hi == f_lo, &quot;must be same&quot;);
 882     assert(t_hi == t_lo, &quot;must be same&quot;);
 883     move_regs(f_lo, t_lo);
 884 #else
 885     assert(f_lo != f_hi &amp;&amp; t_lo != t_hi, &quot;invalid register allocation&quot;);
 886 
 887 
 888     if (f_lo == t_hi &amp;&amp; f_hi == t_lo) {
 889       swap_reg(f_lo, f_hi);
 890     } else if (f_hi == t_lo) {
 891       assert(f_lo != t_hi, &quot;overwriting register&quot;);
 892       move_regs(f_hi, t_hi);
 893       move_regs(f_lo, t_lo);
 894     } else {
 895       assert(f_hi != t_lo, &quot;overwriting register&quot;);
 896       move_regs(f_lo, t_lo);
 897       move_regs(f_hi, t_hi);
 898     }
 899 #endif // LP64
 900 
 901 #ifndef _LP64
 902     // special moves from fpu-register to xmm-register
 903     // necessary for method results
 904   } else if (src-&gt;is_single_xmm() &amp;&amp; !dest-&gt;is_single_xmm()) {
 905     __ movflt(Address(rsp, 0), src-&gt;as_xmm_float_reg());
 906     __ fld_s(Address(rsp, 0));
 907   } else if (src-&gt;is_double_xmm() &amp;&amp; !dest-&gt;is_double_xmm()) {
 908     __ movdbl(Address(rsp, 0), src-&gt;as_xmm_double_reg());
 909     __ fld_d(Address(rsp, 0));
 910   } else if (dest-&gt;is_single_xmm() &amp;&amp; !src-&gt;is_single_xmm()) {
 911     __ fstp_s(Address(rsp, 0));
 912     __ movflt(dest-&gt;as_xmm_float_reg(), Address(rsp, 0));
 913   } else if (dest-&gt;is_double_xmm() &amp;&amp; !src-&gt;is_double_xmm()) {
 914     __ fstp_d(Address(rsp, 0));
 915     __ movdbl(dest-&gt;as_xmm_double_reg(), Address(rsp, 0));
 916 #endif // !_LP64
 917 
 918     // move between xmm-registers
 919   } else if (dest-&gt;is_single_xmm()) {
 920     assert(src-&gt;is_single_xmm(), &quot;must match&quot;);
 921     __ movflt(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_float_reg());
 922   } else if (dest-&gt;is_double_xmm()) {
 923     assert(src-&gt;is_double_xmm(), &quot;must match&quot;);
 924     __ movdbl(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_double_reg());
 925 
 926 #ifndef _LP64
 927     // move between fpu-registers (no instruction necessary because of fpu-stack)
 928   } else if (dest-&gt;is_single_fpu() || dest-&gt;is_double_fpu()) {
 929     assert(src-&gt;is_single_fpu() || src-&gt;is_double_fpu(), &quot;must match&quot;);
 930     assert(src-&gt;fpu() == dest-&gt;fpu(), &quot;currently should be nothing to do&quot;);
 931 #endif // !_LP64
 932 
 933   } else {
 934     ShouldNotReachHere();
 935   }
 936 }
 937 
 938 void LIR_Assembler::reg2stack(LIR_Opr src, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
 939   assert(src-&gt;is_register(), &quot;should not call otherwise&quot;);
 940   assert(dest-&gt;is_stack(), &quot;should not call otherwise&quot;);
 941 
 942   if (src-&gt;is_single_cpu()) {
 943     Address dst = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 944     if (is_reference_type(type)) {
 945       __ verify_oop(src-&gt;as_register());
 946       __ movptr (dst, src-&gt;as_register());
 947     } else if (type == T_METADATA || type == T_ADDRESS) {
 948       __ movptr (dst, src-&gt;as_register());
 949     } else {
 950       __ movl (dst, src-&gt;as_register());
 951     }
 952 
 953   } else if (src-&gt;is_double_cpu()) {
 954     Address dstLO = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), lo_word_offset_in_bytes);
 955     Address dstHI = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), hi_word_offset_in_bytes);
 956     __ movptr (dstLO, src-&gt;as_register_lo());
 957     NOT_LP64(__ movptr (dstHI, src-&gt;as_register_hi()));
 958 
 959   } else if (src-&gt;is_single_xmm()) {
 960     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 961     __ movflt(dst_addr, src-&gt;as_xmm_float_reg());
 962 
 963   } else if (src-&gt;is_double_xmm()) {
 964     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());
 965     __ movdbl(dst_addr, src-&gt;as_xmm_double_reg());
 966 
 967 #ifndef _LP64
 968   } else if (src-&gt;is_single_fpu()) {
 969     assert(src-&gt;fpu_regnr() == 0, &quot;argument must be on TOS&quot;);
 970     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 971     if (pop_fpu_stack)     __ fstp_s (dst_addr);
 972     else                   __ fst_s  (dst_addr);
 973 
 974   } else if (src-&gt;is_double_fpu()) {
 975     assert(src-&gt;fpu_regnrLo() == 0, &quot;argument must be on TOS&quot;);
 976     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());
 977     if (pop_fpu_stack)     __ fstp_d (dst_addr);
 978     else                   __ fst_d  (dst_addr);
 979 #endif // !_LP64
 980 
 981   } else {
 982     ShouldNotReachHere();
 983   }
 984 }
 985 
 986 
 987 void LIR_Assembler::reg2mem(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool wide, bool /* unaligned */) {
 988   LIR_Address* to_addr = dest-&gt;as_address_ptr();
 989   PatchingStub* patch = NULL;
 990   Register compressed_src = rscratch1;
 991 
 992   if (is_reference_type(type)) {
 993     __ verify_oop(src-&gt;as_register());
 994 #ifdef _LP64
 995     if (UseCompressedOops &amp;&amp; !wide) {
 996       __ movptr(compressed_src, src-&gt;as_register());
 997       __ encode_heap_oop(compressed_src);
 998       if (patch_code != lir_patch_none) {
 999         info-&gt;oop_map()-&gt;set_narrowoop(compressed_src-&gt;as_VMReg());
1000       }
1001     }
1002 #endif
1003   }
1004 
1005   if (patch_code != lir_patch_none) {
1006     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1007     Address toa = as_Address(to_addr);
1008     assert(toa.disp() != 0, &quot;must have&quot;);
1009   }
1010 
1011   int null_check_here = code_offset();
1012   switch (type) {
1013     case T_FLOAT: {
1014 #ifdef _LP64
1015       assert(src-&gt;is_single_xmm(), &quot;not a float&quot;);
1016       __ movflt(as_Address(to_addr), src-&gt;as_xmm_float_reg());
1017 #else
1018       if (src-&gt;is_single_xmm()) {
1019         __ movflt(as_Address(to_addr), src-&gt;as_xmm_float_reg());
1020       } else {
1021         assert(src-&gt;is_single_fpu(), &quot;must be&quot;);
1022         assert(src-&gt;fpu_regnr() == 0, &quot;argument must be on TOS&quot;);
1023         if (pop_fpu_stack)      __ fstp_s(as_Address(to_addr));
1024         else                    __ fst_s (as_Address(to_addr));
1025       }
1026 #endif // _LP64
1027       break;
1028     }
1029 
1030     case T_DOUBLE: {
1031 #ifdef _LP64
1032       assert(src-&gt;is_double_xmm(), &quot;not a double&quot;);
1033       __ movdbl(as_Address(to_addr), src-&gt;as_xmm_double_reg());
1034 #else
1035       if (src-&gt;is_double_xmm()) {
1036         __ movdbl(as_Address(to_addr), src-&gt;as_xmm_double_reg());
1037       } else {
1038         assert(src-&gt;is_double_fpu(), &quot;must be&quot;);
1039         assert(src-&gt;fpu_regnrLo() == 0, &quot;argument must be on TOS&quot;);
1040         if (pop_fpu_stack)      __ fstp_d(as_Address(to_addr));
1041         else                    __ fst_d (as_Address(to_addr));
1042       }
1043 #endif // _LP64
1044       break;
1045     }
1046 
1047     case T_VALUETYPE: // fall through
1048     case T_ARRAY:   // fall through
1049     case T_OBJECT:  // fall through
1050       if (UseCompressedOops &amp;&amp; !wide) {
1051         __ movl(as_Address(to_addr), compressed_src);
1052       } else {
1053         __ movptr(as_Address(to_addr), src-&gt;as_register());
1054       }
1055       break;
1056     case T_METADATA:
1057       // We get here to store a method pointer to the stack to pass to
1058       // a dtrace runtime call. This can&#39;t work on 64 bit with
1059       // compressed klass ptrs: T_METADATA can be a compressed klass
1060       // ptr or a 64 bit method pointer.
1061       LP64_ONLY(ShouldNotReachHere());
1062       __ movptr(as_Address(to_addr), src-&gt;as_register());
1063       break;
1064     case T_ADDRESS:
1065       __ movptr(as_Address(to_addr), src-&gt;as_register());
1066       break;
1067     case T_INT:
1068       __ movl(as_Address(to_addr), src-&gt;as_register());
1069       break;
1070 
1071     case T_LONG: {
1072       Register from_lo = src-&gt;as_register_lo();
1073       Register from_hi = src-&gt;as_register_hi();
1074 #ifdef _LP64
1075       __ movptr(as_Address_lo(to_addr), from_lo);
1076 #else
1077       Register base = to_addr-&gt;base()-&gt;as_register();
1078       Register index = noreg;
1079       if (to_addr-&gt;index()-&gt;is_register()) {
1080         index = to_addr-&gt;index()-&gt;as_register();
1081       }
1082       if (base == from_lo || index == from_lo) {
1083         assert(base != from_hi, &quot;can&#39;t be&quot;);
1084         assert(index == noreg || (index != base &amp;&amp; index != from_hi), &quot;can&#39;t handle this&quot;);
1085         __ movl(as_Address_hi(to_addr), from_hi);
1086         if (patch != NULL) {
1087           patching_epilog(patch, lir_patch_high, base, info);
1088           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1089           patch_code = lir_patch_low;
1090         }
1091         __ movl(as_Address_lo(to_addr), from_lo);
1092       } else {
1093         assert(index == noreg || (index != base &amp;&amp; index != from_lo), &quot;can&#39;t handle this&quot;);
1094         __ movl(as_Address_lo(to_addr), from_lo);
1095         if (patch != NULL) {
1096           patching_epilog(patch, lir_patch_low, base, info);
1097           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1098           patch_code = lir_patch_high;
1099         }
1100         __ movl(as_Address_hi(to_addr), from_hi);
1101       }
1102 #endif // _LP64
1103       break;
1104     }
1105 
1106     case T_BYTE:    // fall through
1107     case T_BOOLEAN: {
1108       Register src_reg = src-&gt;as_register();
1109       Address dst_addr = as_Address(to_addr);
1110       assert(VM_Version::is_P6() || src_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1111       __ movb(dst_addr, src_reg);
1112       break;
1113     }
1114 
1115     case T_CHAR:    // fall through
1116     case T_SHORT:
1117       __ movw(as_Address(to_addr), src-&gt;as_register());
1118       break;
1119 
1120     default:
1121       ShouldNotReachHere();
1122   }
1123   if (info != NULL) {
1124     add_debug_info_for_null_check(null_check_here, info);
1125   }
1126 
1127   if (patch_code != lir_patch_none) {
1128     patching_epilog(patch, patch_code, to_addr-&gt;base()-&gt;as_register(), info);
1129   }
1130 }
1131 
1132 
1133 void LIR_Assembler::stack2reg(LIR_Opr src, LIR_Opr dest, BasicType type) {
1134   assert(src-&gt;is_stack(), &quot;should not call otherwise&quot;);
1135   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
1136 
1137   if (dest-&gt;is_single_cpu()) {
1138     if (is_reference_type(type)) {
1139       __ movptr(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1140       __ verify_oop(dest-&gt;as_register());
1141     } else if (type == T_METADATA || type == T_ADDRESS) {
1142       __ movptr(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1143     } else {
1144       __ movl(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1145     }
1146 
1147   } else if (dest-&gt;is_double_cpu()) {
1148     Address src_addr_LO = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix(), lo_word_offset_in_bytes);
1149     Address src_addr_HI = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix(), hi_word_offset_in_bytes);
1150     __ movptr(dest-&gt;as_register_lo(), src_addr_LO);
1151     NOT_LP64(__ movptr(dest-&gt;as_register_hi(), src_addr_HI));
1152 
1153   } else if (dest-&gt;is_single_xmm()) {
1154     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());
1155     __ movflt(dest-&gt;as_xmm_float_reg(), src_addr);
1156 
1157   } else if (dest-&gt;is_double_xmm()) {
1158     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix());
1159     __ movdbl(dest-&gt;as_xmm_double_reg(), src_addr);
1160 
1161 #ifndef _LP64
1162   } else if (dest-&gt;is_single_fpu()) {
1163     assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
1164     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());
1165     __ fld_s(src_addr);
1166 
1167   } else if (dest-&gt;is_double_fpu()) {
1168     assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
1169     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix());
1170     __ fld_d(src_addr);
1171 #endif // _LP64
1172 
1173   } else {
1174     ShouldNotReachHere();
1175   }
1176 }
1177 
1178 
1179 void LIR_Assembler::stack2stack(LIR_Opr src, LIR_Opr dest, BasicType type) {
1180   if (src-&gt;is_single_stack()) {
1181     if (is_reference_type(type)) {
1182       __ pushptr(frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1183       __ popptr (frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));
1184     } else {
1185 #ifndef _LP64
1186       __ pushl(frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1187       __ popl (frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));
1188 #else
1189       //no pushl on 64bits
1190       __ movl(rscratch1, frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1191       __ movl(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), rscratch1);
1192 #endif
1193     }
1194 
1195   } else if (src-&gt;is_double_stack()) {
1196 #ifdef _LP64
1197     __ pushptr(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix()));
1198     __ popptr (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()));
1199 #else
1200     __ pushl(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix(), 0));
1201     // push and pop the part at src + wordSize, adding wordSize for the previous push
1202     __ pushl(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix(), 2 * wordSize));
1203     __ popl (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), 2 * wordSize));
1204     __ popl (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), 0));
1205 #endif // _LP64
1206 
1207   } else {
1208     ShouldNotReachHere();
1209   }
1210 }
1211 
1212 
1213 void LIR_Assembler::mem2reg(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool wide, bool /* unaligned */) {
1214   assert(src-&gt;is_address(), &quot;should not call otherwise&quot;);
1215   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
1216 
1217   LIR_Address* addr = src-&gt;as_address_ptr();
1218   Address from_addr = as_Address(addr);
1219 
1220   if (addr-&gt;base()-&gt;type() == T_OBJECT || addr-&gt;base()-&gt;type() == T_VALUETYPE) {
1221     __ verify_oop(addr-&gt;base()-&gt;as_pointer_register());
1222   }
1223 
1224   switch (type) {
1225     case T_BOOLEAN: // fall through
1226     case T_BYTE:    // fall through
1227     case T_CHAR:    // fall through
1228     case T_SHORT:
1229       if (!VM_Version::is_P6() &amp;&amp; !from_addr.uses(dest-&gt;as_register())) {
1230         // on pre P6 processors we may get partial register stalls
1231         // so blow away the value of to_rinfo before loading a
1232         // partial word into it.  Do it here so that it precedes
1233         // the potential patch point below.
1234         __ xorptr(dest-&gt;as_register(), dest-&gt;as_register());
1235       }
1236       break;
1237    default:
1238      break;
1239   }
1240 
1241   PatchingStub* patch = NULL;
1242   if (patch_code != lir_patch_none) {
1243     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1244     assert(from_addr.disp() != 0, &quot;must have&quot;);
1245   }
1246   if (info != NULL) {
1247     add_debug_info_for_null_check_here(info);
1248   }
1249 
1250   switch (type) {
1251     case T_FLOAT: {
1252       if (dest-&gt;is_single_xmm()) {
1253         __ movflt(dest-&gt;as_xmm_float_reg(), from_addr);
1254       } else {
1255 #ifndef _LP64
1256         assert(dest-&gt;is_single_fpu(), &quot;must be&quot;);
1257         assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
1258         __ fld_s(from_addr);
1259 #else
1260         ShouldNotReachHere();
1261 #endif // !LP64
1262       }
1263       break;
1264     }
1265 
1266     case T_DOUBLE: {
1267       if (dest-&gt;is_double_xmm()) {
1268         __ movdbl(dest-&gt;as_xmm_double_reg(), from_addr);
1269       } else {
1270 #ifndef _LP64
1271         assert(dest-&gt;is_double_fpu(), &quot;must be&quot;);
1272         assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
1273         __ fld_d(from_addr);
1274 #else
1275         ShouldNotReachHere();
1276 #endif // !LP64
1277       }
1278       break;
1279     }
1280 
1281     case T_VALUETYPE: // fall through
1282     case T_OBJECT:  // fall through
1283     case T_ARRAY:   // fall through
1284       if (UseCompressedOops &amp;&amp; !wide) {
1285         __ movl(dest-&gt;as_register(), from_addr);
1286       } else {
1287         __ movptr(dest-&gt;as_register(), from_addr);
1288       }
1289       break;
1290 
1291     case T_ADDRESS:
1292       if (UseCompressedClassPointers &amp;&amp; addr-&gt;disp() == oopDesc::klass_offset_in_bytes()) {
1293         __ movl(dest-&gt;as_register(), from_addr);
1294       } else {
1295         __ movptr(dest-&gt;as_register(), from_addr);
1296       }
1297       break;
1298     case T_INT:
1299       __ movl(dest-&gt;as_register(), from_addr);
1300       break;
1301 
1302     case T_LONG: {
1303       Register to_lo = dest-&gt;as_register_lo();
1304       Register to_hi = dest-&gt;as_register_hi();
1305 #ifdef _LP64
1306       __ movptr(to_lo, as_Address_lo(addr));
1307 #else
1308       Register base = addr-&gt;base()-&gt;as_register();
1309       Register index = noreg;
1310       if (addr-&gt;index()-&gt;is_register()) {
1311         index = addr-&gt;index()-&gt;as_register();
1312       }
1313       if ((base == to_lo &amp;&amp; index == to_hi) ||
1314           (base == to_hi &amp;&amp; index == to_lo)) {
1315         // addresses with 2 registers are only formed as a result of
1316         // array access so this code will never have to deal with
1317         // patches or null checks.
1318         assert(info == NULL &amp;&amp; patch == NULL, &quot;must be&quot;);
1319         __ lea(to_hi, as_Address(addr));
1320         __ movl(to_lo, Address(to_hi, 0));
1321         __ movl(to_hi, Address(to_hi, BytesPerWord));
1322       } else if (base == to_lo || index == to_lo) {
1323         assert(base != to_hi, &quot;can&#39;t be&quot;);
1324         assert(index == noreg || (index != base &amp;&amp; index != to_hi), &quot;can&#39;t handle this&quot;);
1325         __ movl(to_hi, as_Address_hi(addr));
1326         if (patch != NULL) {
1327           patching_epilog(patch, lir_patch_high, base, info);
1328           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1329           patch_code = lir_patch_low;
1330         }
1331         __ movl(to_lo, as_Address_lo(addr));
1332       } else {
1333         assert(index == noreg || (index != base &amp;&amp; index != to_lo), &quot;can&#39;t handle this&quot;);
1334         __ movl(to_lo, as_Address_lo(addr));
1335         if (patch != NULL) {
1336           patching_epilog(patch, lir_patch_low, base, info);
1337           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1338           patch_code = lir_patch_high;
1339         }
1340         __ movl(to_hi, as_Address_hi(addr));
1341       }
1342 #endif // _LP64
1343       break;
1344     }
1345 
1346     case T_BOOLEAN: // fall through
1347     case T_BYTE: {
1348       Register dest_reg = dest-&gt;as_register();
1349       assert(VM_Version::is_P6() || dest_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1350       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1351         __ movsbl(dest_reg, from_addr);
1352       } else {
1353         __ movb(dest_reg, from_addr);
1354         __ shll(dest_reg, 24);
1355         __ sarl(dest_reg, 24);
1356       }
1357       break;
1358     }
1359 
1360     case T_CHAR: {
1361       Register dest_reg = dest-&gt;as_register();
1362       assert(VM_Version::is_P6() || dest_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1363       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1364         __ movzwl(dest_reg, from_addr);
1365       } else {
1366         __ movw(dest_reg, from_addr);
1367       }
1368       break;
1369     }
1370 
1371     case T_SHORT: {
1372       Register dest_reg = dest-&gt;as_register();
1373       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1374         __ movswl(dest_reg, from_addr);
1375       } else {
1376         __ movw(dest_reg, from_addr);
1377         __ shll(dest_reg, 16);
1378         __ sarl(dest_reg, 16);
1379       }
1380       break;
1381     }
1382 
1383     default:
1384       ShouldNotReachHere();
1385   }
1386 
1387   if (patch != NULL) {
1388     patching_epilog(patch, patch_code, addr-&gt;base()-&gt;as_register(), info);
1389   }
1390 
1391   if (is_reference_type(type)) {
1392 #ifdef _LP64
1393     if (UseCompressedOops &amp;&amp; !wide) {
1394       __ decode_heap_oop(dest-&gt;as_register());
1395     }
1396 #endif
1397 
1398     // Load barrier has not yet been applied, so ZGC can&#39;t verify the oop here
1399     if (!UseZGC) {
1400       __ verify_oop(dest-&gt;as_register());
1401     }
1402   } else if (type == T_ADDRESS &amp;&amp; addr-&gt;disp() == oopDesc::klass_offset_in_bytes()) {
1403     // TODO remove clear_prop_bits bits stuff once the runtime does not set it anymore
1404 #ifdef _LP64
1405     if (UseCompressedClassPointers) {
1406       __ andl(dest-&gt;as_register(), oopDesc::compressed_klass_mask());
1407       __ decode_klass_not_null(dest-&gt;as_register());
1408     } else {
1409       __ shlq(dest-&gt;as_register(), oopDesc::storage_props_nof_bits);
1410       __ shrq(dest-&gt;as_register(), oopDesc::storage_props_nof_bits);
1411     }
1412 #else
1413     __ andl(dest-&gt;as_register(), oopDesc::wide_klass_mask());
1414 #endif
1415   }
1416 }
1417 
1418 
1419 NEEDS_CLEANUP; // This could be static?
1420 Address::ScaleFactor LIR_Assembler::array_element_size(BasicType type) const {
1421   int elem_size = type2aelembytes(type);
1422   switch (elem_size) {
1423     case 1: return Address::times_1;
1424     case 2: return Address::times_2;
1425     case 4: return Address::times_4;
1426     case 8: return Address::times_8;
1427   }
1428   ShouldNotReachHere();
1429   return Address::no_scale;
1430 }
1431 
1432 
1433 void LIR_Assembler::emit_op3(LIR_Op3* op) {
1434   switch (op-&gt;code()) {
1435     case lir_idiv:
1436     case lir_irem:
1437       arithmetic_idiv(op-&gt;code(),
1438                       op-&gt;in_opr1(),
1439                       op-&gt;in_opr2(),
1440                       op-&gt;in_opr3(),
1441                       op-&gt;result_opr(),
1442                       op-&gt;info());
1443       break;
1444     case lir_fmad:
1445       __ fmad(op-&gt;result_opr()-&gt;as_xmm_double_reg(),
1446               op-&gt;in_opr1()-&gt;as_xmm_double_reg(),
1447               op-&gt;in_opr2()-&gt;as_xmm_double_reg(),
1448               op-&gt;in_opr3()-&gt;as_xmm_double_reg());
1449       break;
1450     case lir_fmaf:
1451       __ fmaf(op-&gt;result_opr()-&gt;as_xmm_float_reg(),
1452               op-&gt;in_opr1()-&gt;as_xmm_float_reg(),
1453               op-&gt;in_opr2()-&gt;as_xmm_float_reg(),
1454               op-&gt;in_opr3()-&gt;as_xmm_float_reg());
1455       break;
1456     default:      ShouldNotReachHere(); break;
1457   }
1458 }
1459 
1460 void LIR_Assembler::emit_opBranch(LIR_OpBranch* op) {
1461 #ifdef ASSERT
1462   assert(op-&gt;block() == NULL || op-&gt;block()-&gt;label() == op-&gt;label(), &quot;wrong label&quot;);
1463   if (op-&gt;block() != NULL)  _branch_target_blocks.append(op-&gt;block());
1464   if (op-&gt;ublock() != NULL) _branch_target_blocks.append(op-&gt;ublock());
1465 #endif
1466 
1467   if (op-&gt;cond() == lir_cond_always) {
1468     if (op-&gt;info() != NULL) add_debug_info_for_branch(op-&gt;info());
1469     __ jmp (*(op-&gt;label()));
1470   } else {
1471     Assembler::Condition acond = Assembler::zero;
1472     if (op-&gt;code() == lir_cond_float_branch) {
1473       assert(op-&gt;ublock() != NULL, &quot;must have unordered successor&quot;);
1474       __ jcc(Assembler::parity, *(op-&gt;ublock()-&gt;label()));
1475       switch(op-&gt;cond()) {
1476         case lir_cond_equal:        acond = Assembler::equal;      break;
1477         case lir_cond_notEqual:     acond = Assembler::notEqual;   break;
1478         case lir_cond_less:         acond = Assembler::below;      break;
1479         case lir_cond_lessEqual:    acond = Assembler::belowEqual; break;
1480         case lir_cond_greaterEqual: acond = Assembler::aboveEqual; break;
1481         case lir_cond_greater:      acond = Assembler::above;      break;
1482         default:                         ShouldNotReachHere();
1483       }
1484     } else {
1485       switch (op-&gt;cond()) {
1486         case lir_cond_equal:        acond = Assembler::equal;       break;
1487         case lir_cond_notEqual:     acond = Assembler::notEqual;    break;
1488         case lir_cond_less:         acond = Assembler::less;        break;
1489         case lir_cond_lessEqual:    acond = Assembler::lessEqual;   break;
1490         case lir_cond_greaterEqual: acond = Assembler::greaterEqual;break;
1491         case lir_cond_greater:      acond = Assembler::greater;     break;
1492         case lir_cond_belowEqual:   acond = Assembler::belowEqual;  break;
1493         case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;  break;
1494         default:                         ShouldNotReachHere();
1495       }
1496     }
1497     __ jcc(acond,*(op-&gt;label()));
1498   }
1499 }
1500 
1501 void LIR_Assembler::emit_opConvert(LIR_OpConvert* op) {
1502   LIR_Opr src  = op-&gt;in_opr();
1503   LIR_Opr dest = op-&gt;result_opr();
1504 
1505   switch (op-&gt;bytecode()) {
1506     case Bytecodes::_i2l:
1507 #ifdef _LP64
1508       __ movl2ptr(dest-&gt;as_register_lo(), src-&gt;as_register());
1509 #else
1510       move_regs(src-&gt;as_register(), dest-&gt;as_register_lo());
1511       move_regs(src-&gt;as_register(), dest-&gt;as_register_hi());
1512       __ sarl(dest-&gt;as_register_hi(), 31);
1513 #endif // LP64
1514       break;
1515 
1516     case Bytecodes::_l2i:
1517 #ifdef _LP64
1518       __ movl(dest-&gt;as_register(), src-&gt;as_register_lo());
1519 #else
1520       move_regs(src-&gt;as_register_lo(), dest-&gt;as_register());
1521 #endif
1522       break;
1523 
1524     case Bytecodes::_i2b:
1525       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1526       __ sign_extend_byte(dest-&gt;as_register());
1527       break;
1528 
1529     case Bytecodes::_i2c:
1530       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1531       __ andl(dest-&gt;as_register(), 0xFFFF);
1532       break;
1533 
1534     case Bytecodes::_i2s:
1535       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1536       __ sign_extend_short(dest-&gt;as_register());
1537       break;
1538 
1539 
1540 #ifdef _LP64
1541     case Bytecodes::_f2d:
1542       __ cvtss2sd(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_float_reg());
1543       break;
1544 
1545     case Bytecodes::_d2f:
1546       __ cvtsd2ss(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_double_reg());
1547       break;
1548 
1549     case Bytecodes::_i2f:
1550       __ cvtsi2ssl(dest-&gt;as_xmm_float_reg(), src-&gt;as_register());
1551       break;
1552 
1553     case Bytecodes::_i2d:
1554       __ cvtsi2sdl(dest-&gt;as_xmm_double_reg(), src-&gt;as_register());
1555       break;
1556 
1557     case Bytecodes::_l2f:
1558       __ cvtsi2ssq(dest-&gt;as_xmm_float_reg(), src-&gt;as_register_lo());
1559       break;
1560 
1561     case Bytecodes::_l2d:
1562       __ cvtsi2sdq(dest-&gt;as_xmm_double_reg(), src-&gt;as_register_lo());
1563       break;
1564 
1565     case Bytecodes::_f2i:
1566       __ convert_f2i(dest-&gt;as_register(), src-&gt;as_xmm_float_reg());
1567       break;
1568 
1569     case Bytecodes::_d2i:
1570       __ convert_d2i(dest-&gt;as_register(), src-&gt;as_xmm_double_reg());
1571       break;
1572 
1573     case Bytecodes::_f2l:
1574       __ convert_f2l(dest-&gt;as_register_lo(), src-&gt;as_xmm_float_reg());
1575       break;
1576 
1577     case Bytecodes::_d2l:
1578       __ convert_d2l(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
1579       break;
1580 #else
1581     case Bytecodes::_f2d:
1582     case Bytecodes::_d2f:
1583       if (dest-&gt;is_single_xmm()) {
1584         __ cvtsd2ss(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_double_reg());
1585       } else if (dest-&gt;is_double_xmm()) {
1586         __ cvtss2sd(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_float_reg());
1587       } else {
1588         assert(src-&gt;fpu() == dest-&gt;fpu(), &quot;register must be equal&quot;);
1589         // do nothing (float result is rounded later through spilling)
1590       }
1591       break;
1592 
1593     case Bytecodes::_i2f:
1594     case Bytecodes::_i2d:
1595       if (dest-&gt;is_single_xmm()) {
1596         __ cvtsi2ssl(dest-&gt;as_xmm_float_reg(), src-&gt;as_register());
1597       } else if (dest-&gt;is_double_xmm()) {
1598         __ cvtsi2sdl(dest-&gt;as_xmm_double_reg(), src-&gt;as_register());
1599       } else {
1600         assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1601         __ movl(Address(rsp, 0), src-&gt;as_register());
1602         __ fild_s(Address(rsp, 0));
1603       }
1604       break;
1605 
1606     case Bytecodes::_l2f:
1607     case Bytecodes::_l2d:
1608       assert(!dest-&gt;is_xmm_register(), &quot;result in xmm register not supported (no SSE instruction present)&quot;);
1609       assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1610       __ movptr(Address(rsp, 0),          src-&gt;as_register_lo());
1611       __ movl(Address(rsp, BytesPerWord), src-&gt;as_register_hi());
1612       __ fild_d(Address(rsp, 0));
1613       // float result is rounded later through spilling
1614       break;
1615 
1616     case Bytecodes::_f2i:
1617     case Bytecodes::_d2i:
1618       if (src-&gt;is_single_xmm()) {
1619         __ cvttss2sil(dest-&gt;as_register(), src-&gt;as_xmm_float_reg());
1620       } else if (src-&gt;is_double_xmm()) {
1621         __ cvttsd2sil(dest-&gt;as_register(), src-&gt;as_xmm_double_reg());
1622       } else {
1623         assert(src-&gt;fpu() == 0, &quot;input must be on TOS&quot;);
1624         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_trunc()));
1625         __ fist_s(Address(rsp, 0));
1626         __ movl(dest-&gt;as_register(), Address(rsp, 0));
1627         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
1628       }
1629       // IA32 conversion instructions do not match JLS for overflow, underflow and NaN -&gt; fixup in stub
1630       assert(op-&gt;stub() != NULL, &quot;stub required&quot;);
1631       __ cmpl(dest-&gt;as_register(), 0x80000000);
1632       __ jcc(Assembler::equal, *op-&gt;stub()-&gt;entry());
1633       __ bind(*op-&gt;stub()-&gt;continuation());
1634       break;
1635 
1636     case Bytecodes::_f2l:
1637     case Bytecodes::_d2l:
1638       assert(!src-&gt;is_xmm_register(), &quot;input in xmm register not supported (no SSE instruction present)&quot;);
1639       assert(src-&gt;fpu() == 0, &quot;input must be on TOS&quot;);
1640       assert(dest == FrameMap::long0_opr, &quot;runtime stub places result in these registers&quot;);
1641 
1642       // instruction sequence too long to inline it here
1643       {
1644         __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::fpu2long_stub_id)));
1645       }
1646       break;
1647 #endif // _LP64
1648 
1649     default: ShouldNotReachHere();
1650   }
1651 }
1652 
1653 void LIR_Assembler::emit_alloc_obj(LIR_OpAllocObj* op) {
1654   if (op-&gt;init_check()) {
1655     add_debug_info_for_null_check_here(op-&gt;stub()-&gt;info());
1656     __ cmpb(Address(op-&gt;klass()-&gt;as_register(),
1657                     InstanceKlass::init_state_offset()),
1658                     InstanceKlass::fully_initialized);
1659     __ jcc(Assembler::notEqual, *op-&gt;stub()-&gt;entry());
1660   }
1661   __ allocate_object(op-&gt;obj()-&gt;as_register(),
1662                      op-&gt;tmp1()-&gt;as_register(),
1663                      op-&gt;tmp2()-&gt;as_register(),
1664                      op-&gt;header_size(),
1665                      op-&gt;object_size(),
1666                      op-&gt;klass()-&gt;as_register(),
1667                      *op-&gt;stub()-&gt;entry());
1668   __ bind(*op-&gt;stub()-&gt;continuation());
1669 }
1670 
1671 void LIR_Assembler::emit_alloc_array(LIR_OpAllocArray* op) {
1672   Register len =  op-&gt;len()-&gt;as_register();
1673   LP64_ONLY( __ movslq(len, len); )
1674 
1675   if (UseSlowPath || op-&gt;type() == T_VALUETYPE ||
1676       (!UseFastNewObjectArray &amp;&amp; is_reference_type(op-&gt;type())) ||
1677       (!UseFastNewTypeArray   &amp;&amp; !is_reference_type(op-&gt;type()))) {
1678     __ jmp(*op-&gt;stub()-&gt;entry());
1679   } else {
1680     Register tmp1 = op-&gt;tmp1()-&gt;as_register();
1681     Register tmp2 = op-&gt;tmp2()-&gt;as_register();
1682     Register tmp3 = op-&gt;tmp3()-&gt;as_register();
1683     if (len == tmp1) {
1684       tmp1 = tmp3;
1685     } else if (len == tmp2) {
1686       tmp2 = tmp3;
1687     } else if (len == tmp3) {
1688       // everything is ok
1689     } else {
1690       __ mov(tmp3, len);
1691     }
1692     __ allocate_array(op-&gt;obj()-&gt;as_register(),
1693                       len,
1694                       tmp1,
1695                       tmp2,
1696                       arrayOopDesc::header_size(op-&gt;type()),
1697                       array_element_size(op-&gt;type()),
1698                       op-&gt;klass()-&gt;as_register(),
1699                       *op-&gt;stub()-&gt;entry());
1700   }
1701   __ bind(*op-&gt;stub()-&gt;continuation());
1702 }
1703 
1704 void LIR_Assembler::type_profile_helper(Register mdo,
1705                                         ciMethodData *md, ciProfileData *data,
1706                                         Register recv, Label* update_done) {
1707   for (uint i = 0; i &lt; ReceiverTypeData::row_limit(); i++) {
1708     Label next_test;
1709     // See if the receiver is receiver[n].
1710     __ cmpptr(recv, Address(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_offset(i))));
1711     __ jccb(Assembler::notEqual, next_test);
1712     Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_count_offset(i)));
1713     __ addptr(data_addr, DataLayout::counter_increment);
1714     __ jmp(*update_done);
1715     __ bind(next_test);
1716   }
1717 
1718   // Didn&#39;t find receiver; find next empty slot and fill it in
1719   for (uint i = 0; i &lt; ReceiverTypeData::row_limit(); i++) {
1720     Label next_test;
1721     Address recv_addr(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_offset(i)));
1722     __ cmpptr(recv_addr, (intptr_t)NULL_WORD);
1723     __ jccb(Assembler::notEqual, next_test);
1724     __ movptr(recv_addr, recv);
1725     __ movptr(Address(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_count_offset(i))), DataLayout::counter_increment);
1726     __ jmp(*update_done);
1727     __ bind(next_test);
1728   }
1729 }
1730 
1731 void LIR_Assembler::emit_typecheck_helper(LIR_OpTypeCheck *op, Label* success, Label* failure, Label* obj_is_null) {
1732   // we always need a stub for the failure case.
1733   CodeStub* stub = op-&gt;stub();
1734   Register obj = op-&gt;object()-&gt;as_register();
1735   Register k_RInfo = op-&gt;tmp1()-&gt;as_register();
1736   Register klass_RInfo = op-&gt;tmp2()-&gt;as_register();
1737   Register dst = op-&gt;result_opr()-&gt;as_register();
1738   ciKlass* k = op-&gt;klass();
1739   Register Rtmp1 = noreg;
1740 
1741   // check if it needs to be profiled
1742   ciMethodData* md = NULL;
1743   ciProfileData* data = NULL;
1744 
1745   if (op-&gt;should_profile()) {
1746     ciMethod* method = op-&gt;profiled_method();
1747     assert(method != NULL, &quot;Should have method&quot;);
1748     int bci = op-&gt;profiled_bci();
1749     md = method-&gt;method_data_or_null();
1750     assert(md != NULL, &quot;Sanity&quot;);
1751     data = md-&gt;bci_to_data(bci);
1752     assert(data != NULL,                &quot;need data for type check&quot;);
1753     assert(data-&gt;is_ReceiverTypeData(), &quot;need ReceiverTypeData for type check&quot;);
1754   }
1755   Label profile_cast_success, profile_cast_failure;
1756   Label *success_target = op-&gt;should_profile() ? &amp;profile_cast_success : success;
1757   Label *failure_target = op-&gt;should_profile() ? &amp;profile_cast_failure : failure;
1758 
1759   if (obj == k_RInfo) {
1760     k_RInfo = dst;
1761   } else if (obj == klass_RInfo) {
1762     klass_RInfo = dst;
1763   }
1764   if (k-&gt;is_loaded() &amp;&amp; !UseCompressedClassPointers) {
1765     select_different_registers(obj, dst, k_RInfo, klass_RInfo);
1766   } else {
1767     Rtmp1 = op-&gt;tmp3()-&gt;as_register();
1768     select_different_registers(obj, dst, k_RInfo, klass_RInfo, Rtmp1);
1769   }
1770 
1771   assert_different_registers(obj, k_RInfo, klass_RInfo);
1772 
1773   if (op-&gt;need_null_check()) {
1774     __ cmpptr(obj, (int32_t)NULL_WORD);
1775     if (op-&gt;should_profile()) {
1776       Label not_null;
1777       __ jccb(Assembler::notEqual, not_null);
1778       // Object is null; update MDO and exit
1779       Register mdo  = klass_RInfo;
1780       __ mov_metadata(mdo, md-&gt;constant_encoding());
1781       Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, DataLayout::flags_offset()));
1782       int header_bits = BitData::null_seen_byte_constant();
1783       __ orb(data_addr, header_bits);
1784       __ jmp(*obj_is_null);
1785       __ bind(not_null);
1786     } else {
1787       __ jcc(Assembler::equal, *obj_is_null);
1788     }
1789   }
1790 
1791   if (!k-&gt;is_loaded()) {
1792     klass2reg_with_patching(k_RInfo, op-&gt;info_for_patch());
1793   } else {
1794 #ifdef _LP64
1795     __ mov_metadata(k_RInfo, k-&gt;constant_encoding());
1796 #endif // _LP64
1797   }
1798   __ verify_oop(obj);
1799 
1800   if (op-&gt;fast_check()) {
1801     // get object class
1802     // not a safepoint as obj null check happens earlier
1803 #ifdef _LP64
1804     if (UseCompressedClassPointers) {
1805       __ load_klass(Rtmp1, obj);
1806       __ cmpptr(k_RInfo, Rtmp1);
1807     } else {
1808       __ cmpptr(k_RInfo, Address(obj, oopDesc::klass_offset_in_bytes()));
1809     }
1810 #else
1811     if (k-&gt;is_loaded()) {
1812       __ cmpklass(Address(obj, oopDesc::klass_offset_in_bytes()), k-&gt;constant_encoding());
1813     } else {
1814       __ cmpptr(k_RInfo, Address(obj, oopDesc::klass_offset_in_bytes()));
1815     }
1816 #endif
1817     __ jcc(Assembler::notEqual, *failure_target);
1818     // successful cast, fall through to profile or jump
1819   } else {
1820     // get object class
1821     // not a safepoint as obj null check happens earlier
1822     __ load_klass(klass_RInfo, obj);
1823     if (k-&gt;is_loaded()) {
1824       // See if we get an immediate positive hit
1825 #ifdef _LP64
1826       __ cmpptr(k_RInfo, Address(klass_RInfo, k-&gt;super_check_offset()));
1827 #else
1828       __ cmpklass(Address(klass_RInfo, k-&gt;super_check_offset()), k-&gt;constant_encoding());
1829 #endif // _LP64
1830       if ((juint)in_bytes(Klass::secondary_super_cache_offset()) != k-&gt;super_check_offset()) {
1831         __ jcc(Assembler::notEqual, *failure_target);
1832         // successful cast, fall through to profile or jump
1833       } else {
1834         // See if we get an immediate positive hit
1835         __ jcc(Assembler::equal, *success_target);
1836         // check for self
1837 #ifdef _LP64
1838         __ cmpptr(klass_RInfo, k_RInfo);
1839 #else
1840         __ cmpklass(klass_RInfo, k-&gt;constant_encoding());
1841 #endif // _LP64
1842         __ jcc(Assembler::equal, *success_target);
1843 
1844         __ push(klass_RInfo);
1845 #ifdef _LP64
1846         __ push(k_RInfo);
1847 #else
1848         __ pushklass(k-&gt;constant_encoding());
1849 #endif // _LP64
1850         __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1851         __ pop(klass_RInfo);
1852         __ pop(klass_RInfo);
1853         // result is a boolean
1854         __ cmpl(klass_RInfo, 0);
1855         __ jcc(Assembler::equal, *failure_target);
1856         // successful cast, fall through to profile or jump
1857       }
1858     } else {
1859       // perform the fast part of the checking logic
1860       __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, success_target, failure_target, NULL);
1861       // call out-of-line instance of __ check_klass_subtype_slow_path(...):
1862       __ push(klass_RInfo);
1863       __ push(k_RInfo);
1864       __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1865       __ pop(klass_RInfo);
1866       __ pop(k_RInfo);
1867       // result is a boolean
1868       __ cmpl(k_RInfo, 0);
1869       __ jcc(Assembler::equal, *failure_target);
1870       // successful cast, fall through to profile or jump
1871     }
1872   }
1873   if (op-&gt;should_profile()) {
1874     Register mdo  = klass_RInfo, recv = k_RInfo;
1875     __ bind(profile_cast_success);
1876     __ mov_metadata(mdo, md-&gt;constant_encoding());
1877     __ load_klass(recv, obj);
1878     type_profile_helper(mdo, md, data, recv, success);
1879     __ jmp(*success);
1880 
1881     __ bind(profile_cast_failure);
1882     __ mov_metadata(mdo, md-&gt;constant_encoding());
1883     Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
1884     __ subptr(counter_addr, DataLayout::counter_increment);
1885     __ jmp(*failure);
1886   }
1887   __ jmp(*success);
1888 }
1889 
1890 
1891 void LIR_Assembler::emit_opTypeCheck(LIR_OpTypeCheck* op) {
1892   LIR_Code code = op-&gt;code();
1893   if (code == lir_store_check) {
1894     Register value = op-&gt;object()-&gt;as_register();
1895     Register array = op-&gt;array()-&gt;as_register();
1896     Register k_RInfo = op-&gt;tmp1()-&gt;as_register();
1897     Register klass_RInfo = op-&gt;tmp2()-&gt;as_register();
1898     Register Rtmp1 = op-&gt;tmp3()-&gt;as_register();
1899 
1900     CodeStub* stub = op-&gt;stub();
1901 
1902     // check if it needs to be profiled
1903     ciMethodData* md = NULL;
1904     ciProfileData* data = NULL;
1905 
1906     if (op-&gt;should_profile()) {
1907       ciMethod* method = op-&gt;profiled_method();
1908       assert(method != NULL, &quot;Should have method&quot;);
1909       int bci = op-&gt;profiled_bci();
1910       md = method-&gt;method_data_or_null();
1911       assert(md != NULL, &quot;Sanity&quot;);
1912       data = md-&gt;bci_to_data(bci);
1913       assert(data != NULL,                &quot;need data for type check&quot;);
1914       assert(data-&gt;is_ReceiverTypeData(), &quot;need ReceiverTypeData for type check&quot;);
1915     }
1916     Label profile_cast_success, profile_cast_failure, done;
1917     Label *success_target = op-&gt;should_profile() ? &amp;profile_cast_success : &amp;done;
1918     Label *failure_target = op-&gt;should_profile() ? &amp;profile_cast_failure : stub-&gt;entry();
1919 
1920     __ cmpptr(value, (int32_t)NULL_WORD);
1921     if (op-&gt;should_profile()) {
1922       Label not_null;
1923       __ jccb(Assembler::notEqual, not_null);
1924       // Object is null; update MDO and exit
1925       Register mdo  = klass_RInfo;
1926       __ mov_metadata(mdo, md-&gt;constant_encoding());
1927       Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, DataLayout::flags_offset()));
1928       int header_bits = BitData::null_seen_byte_constant();
1929       __ orb(data_addr, header_bits);
1930       __ jmp(done);
1931       __ bind(not_null);
1932     } else {
1933       __ jcc(Assembler::equal, done);
1934     }
1935 
1936     add_debug_info_for_null_check_here(op-&gt;info_for_exception());
1937     __ load_klass(k_RInfo, array);
1938     __ load_klass(klass_RInfo, value);
1939 
1940     // get instance klass (it&#39;s already uncompressed)
1941     __ movptr(k_RInfo, Address(k_RInfo, ObjArrayKlass::element_klass_offset()));
1942     // perform the fast part of the checking logic
1943     __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, success_target, failure_target, NULL);
1944     // call out-of-line instance of __ check_klass_subtype_slow_path(...):
1945     __ push(klass_RInfo);
1946     __ push(k_RInfo);
1947     __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1948     __ pop(klass_RInfo);
1949     __ pop(k_RInfo);
1950     // result is a boolean
1951     __ cmpl(k_RInfo, 0);
1952     __ jcc(Assembler::equal, *failure_target);
1953     // fall through to the success case
1954 
1955     if (op-&gt;should_profile()) {
1956       Register mdo  = klass_RInfo, recv = k_RInfo;
1957       __ bind(profile_cast_success);
1958       __ mov_metadata(mdo, md-&gt;constant_encoding());
1959       __ load_klass(recv, value);
1960       type_profile_helper(mdo, md, data, recv, &amp;done);
1961       __ jmpb(done);
1962 
1963       __ bind(profile_cast_failure);
1964       __ mov_metadata(mdo, md-&gt;constant_encoding());
1965       Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
1966       __ subptr(counter_addr, DataLayout::counter_increment);
1967       __ jmp(*stub-&gt;entry());
1968     }
1969 
1970     __ bind(done);
1971   } else
1972     if (code == lir_checkcast) {
1973       Register obj = op-&gt;object()-&gt;as_register();
1974       Register dst = op-&gt;result_opr()-&gt;as_register();
1975       Label success;
1976       emit_typecheck_helper(op, &amp;success, op-&gt;stub()-&gt;entry(), &amp;success);
1977       __ bind(success);
1978       if (dst != obj) {
1979         __ mov(dst, obj);
1980       }
1981     } else
1982       if (code == lir_instanceof) {
1983         Register obj = op-&gt;object()-&gt;as_register();
1984         Register dst = op-&gt;result_opr()-&gt;as_register();
1985         Label success, failure, done;
1986         emit_typecheck_helper(op, &amp;success, &amp;failure, &amp;failure);
1987         __ bind(failure);
1988         __ xorptr(dst, dst);
1989         __ jmpb(done);
1990         __ bind(success);
1991         __ movptr(dst, 1);
1992         __ bind(done);
1993       } else {
1994         ShouldNotReachHere();
1995       }
1996 
1997 }
1998 
1999 void LIR_Assembler::emit_opFlattenedArrayCheck(LIR_OpFlattenedArrayCheck* op) {
2000   // We are loading/storing from/to an array that *may* be flattened (the
2001   // declared type is Object[], abstract[], interface[] or VT.ref[]).
2002   // If this array is flattened, take the slow path.
2003   Register klass = op-&gt;tmp()-&gt;as_register();
2004   __ load_klass(klass, op-&gt;array()-&gt;as_register());
2005   __ movl(klass, Address(klass, Klass::layout_helper_offset()));
2006   __ testl(klass, Klass::_lh_array_tag_vt_value_bit_inplace);
2007   __ jcc(Assembler::notZero, *op-&gt;stub()-&gt;entry());
2008   if (!op-&gt;value()-&gt;is_illegal()) {
2009     // The array is not flattened, but it might be null-free. If we are storing
2010     // a null into a null-free array, take the slow path (which will throw NPE).
2011     Label skip;
2012     __ cmpptr(op-&gt;value()-&gt;as_register(), (int32_t)NULL_WORD);
2013     __ jcc(Assembler::notEqual, skip);
2014     __ testl(klass, Klass::_lh_null_free_bit_inplace);
2015     __ jcc(Assembler::notZero, *op-&gt;stub()-&gt;entry());
2016     __ bind(skip);
2017   }
2018 }
2019 
2020 void LIR_Assembler::emit_opNullFreeArrayCheck(LIR_OpNullFreeArrayCheck* op) {
2021   // We are storing into an array that *may* be null-free (the declared type is
2022   // Object[], abstract[], interface[] or VT.ref[]).
2023   Register klass = op-&gt;tmp()-&gt;as_register();
2024   __ load_klass(klass, op-&gt;array()-&gt;as_register());
2025   __ movl(klass, Address(klass, Klass::layout_helper_offset()));
2026   __ testl(klass, Klass::_lh_null_free_bit_inplace);
2027 }
2028 
2029 void LIR_Assembler::emit_opSubstitutabilityCheck(LIR_OpSubstitutabilityCheck* op) {
2030   Label L_oops_equal;
2031   Label L_oops_not_equal;
2032   Label L_end;
2033 
2034   Register left  = op-&gt;left()-&gt;as_register();
2035   Register right = op-&gt;right()-&gt;as_register();
2036 
2037   __ cmpptr(left, right);
2038   __ jcc(Assembler::equal, L_oops_equal);
2039 
2040   // (1) Null check -- if one of the operands is null, the other must not be null (because
2041   //     the two references are not equal), so they are not substitutable,
2042   //     FIXME: do null check only if the operand is nullable
2043   {
2044     __ cmpptr(left, (int32_t)NULL_WORD);
2045     __ jcc(Assembler::equal, L_oops_not_equal);
2046 
2047     __ cmpptr(right, (int32_t)NULL_WORD);
2048     __ jcc(Assembler::equal, L_oops_not_equal);
2049   }
2050 
2051   ciKlass* left_klass = op-&gt;left_klass();
2052   ciKlass* right_klass = op-&gt;right_klass();
2053 
2054   // (2) Value object check -- if either of the operands is not a value object,
2055   //     they are not substitutable. We do this only if we are not sure that the
2056   //     operands are value objects
2057   if ((left_klass == NULL || right_klass == NULL) ||// The klass is still unloaded, or came from a Phi node.
2058       !left_klass-&gt;is_valuetype() || !right_klass-&gt;is_valuetype()) {
2059     Register tmp1  = op-&gt;tmp1()-&gt;as_register();
2060     __ movptr(tmp1, (intptr_t)markWord::always_locked_pattern);
2061     __ andl(tmp1, Address(left, oopDesc::mark_offset_in_bytes()));
2062     __ andl(tmp1, Address(right, oopDesc::mark_offset_in_bytes()));
2063     __ cmpptr(tmp1, (intptr_t)markWord::always_locked_pattern);
2064     __ jcc(Assembler::notEqual, L_oops_not_equal);
2065   }
2066 
2067   // (3) Same klass check: if the operands are of different klasses, they are not substitutable.
2068   if (left_klass != NULL &amp;&amp; left_klass-&gt;is_valuetype() &amp;&amp; left_klass == right_klass) {
2069     // No need to load klass -- the operands are statically known to be the same value klass.
2070     __ jmp(*op-&gt;stub()-&gt;entry());
2071   } else {
2072     Register left_klass_op = op-&gt;left_klass_op()-&gt;as_register();
2073     Register right_klass_op = op-&gt;right_klass_op()-&gt;as_register();
2074 
2075     if (UseCompressedOops) {
2076       __ movl(left_klass_op,  Address(left,  oopDesc::klass_offset_in_bytes()));
2077       __ movl(right_klass_op, Address(right, oopDesc::klass_offset_in_bytes()));
2078       __ cmpl(left_klass_op, right_klass_op);
2079     } else {
2080       __ movptr(left_klass_op,  Address(left,  oopDesc::klass_offset_in_bytes()));
2081       __ movptr(right_klass_op, Address(right, oopDesc::klass_offset_in_bytes()));
2082       __ cmpptr(left_klass_op, right_klass_op);
2083     }
2084 
2085     __ jcc(Assembler::equal, *op-&gt;stub()-&gt;entry()); // same klass -&gt; do slow check
2086     // fall through to L_oops_not_equal
2087   }
2088 
2089   __ bind(L_oops_not_equal);
2090   move(op-&gt;not_equal_result(), op-&gt;result_opr());
2091   __ jmp(L_end);
2092 
2093   __ bind(L_oops_equal);
2094   move(op-&gt;equal_result(), op-&gt;result_opr());
2095   __ jmp(L_end);
2096 
2097   // We&#39;ve returned from the stub. RAX contains 0x0 IFF the two
2098   // operands are not substitutable. (Don&#39;t compare against 0x1 in case the
2099   // C compiler is naughty)
2100   __ bind(*op-&gt;stub()-&gt;continuation());
2101   __ cmpl(rax, 0);
2102   __ jcc(Assembler::equal, L_oops_not_equal); // (call_stub() == 0x0) -&gt; not_equal
2103   move(op-&gt;equal_result(), op-&gt;result_opr()); // (call_stub() != 0x0) -&gt; equal
2104   // fall-through
2105   __ bind(L_end);
2106 }
2107 
2108 void LIR_Assembler::emit_compare_and_swap(LIR_OpCompareAndSwap* op) {
2109   if (LP64_ONLY(false &amp;&amp;) op-&gt;code() == lir_cas_long &amp;&amp; VM_Version::supports_cx8()) {
2110     assert(op-&gt;cmp_value()-&gt;as_register_lo() == rax, &quot;wrong register&quot;);
2111     assert(op-&gt;cmp_value()-&gt;as_register_hi() == rdx, &quot;wrong register&quot;);
2112     assert(op-&gt;new_value()-&gt;as_register_lo() == rbx, &quot;wrong register&quot;);
2113     assert(op-&gt;new_value()-&gt;as_register_hi() == rcx, &quot;wrong register&quot;);
2114     Register addr = op-&gt;addr()-&gt;as_register();
2115     __ lock();
2116     NOT_LP64(__ cmpxchg8(Address(addr, 0)));
2117 
2118   } else if (op-&gt;code() == lir_cas_int || op-&gt;code() == lir_cas_obj ) {
2119     NOT_LP64(assert(op-&gt;addr()-&gt;is_single_cpu(), &quot;must be single&quot;);)
2120     Register addr = (op-&gt;addr()-&gt;is_single_cpu() ? op-&gt;addr()-&gt;as_register() : op-&gt;addr()-&gt;as_register_lo());
2121     Register newval = op-&gt;new_value()-&gt;as_register();
2122     Register cmpval = op-&gt;cmp_value()-&gt;as_register();
2123     assert(cmpval == rax, &quot;wrong register&quot;);
2124     assert(newval != NULL, &quot;new val must be register&quot;);
2125     assert(cmpval != newval, &quot;cmp and new values must be in different registers&quot;);
2126     assert(cmpval != addr, &quot;cmp and addr must be in different registers&quot;);
2127     assert(newval != addr, &quot;new value and addr must be in different registers&quot;);
2128 
2129     if ( op-&gt;code() == lir_cas_obj) {
2130 #ifdef _LP64
2131       if (UseCompressedOops) {
2132         __ encode_heap_oop(cmpval);
2133         __ mov(rscratch1, newval);
2134         __ encode_heap_oop(rscratch1);
2135         __ lock();
2136         // cmpval (rax) is implicitly used by this instruction
2137         __ cmpxchgl(rscratch1, Address(addr, 0));
2138       } else
2139 #endif
2140       {
2141         __ lock();
2142         __ cmpxchgptr(newval, Address(addr, 0));
2143       }
2144     } else {
2145       assert(op-&gt;code() == lir_cas_int, &quot;lir_cas_int expected&quot;);
2146       __ lock();
2147       __ cmpxchgl(newval, Address(addr, 0));
2148     }
2149 #ifdef _LP64
2150   } else if (op-&gt;code() == lir_cas_long) {
2151     Register addr = (op-&gt;addr()-&gt;is_single_cpu() ? op-&gt;addr()-&gt;as_register() : op-&gt;addr()-&gt;as_register_lo());
2152     Register newval = op-&gt;new_value()-&gt;as_register_lo();
2153     Register cmpval = op-&gt;cmp_value()-&gt;as_register_lo();
2154     assert(cmpval == rax, &quot;wrong register&quot;);
2155     assert(newval != NULL, &quot;new val must be register&quot;);
2156     assert(cmpval != newval, &quot;cmp and new values must be in different registers&quot;);
2157     assert(cmpval != addr, &quot;cmp and addr must be in different registers&quot;);
2158     assert(newval != addr, &quot;new value and addr must be in different registers&quot;);
2159     __ lock();
2160     __ cmpxchgq(newval, Address(addr, 0));
2161 #endif // _LP64
2162   } else {
2163     Unimplemented();
2164   }
2165 }
2166 
2167 void LIR_Assembler::move(LIR_Opr src, LIR_Opr dst) {
2168   assert(dst-&gt;is_cpu_register(), &quot;must be&quot;);
2169   assert(dst-&gt;type() == src-&gt;type(), &quot;must be&quot;);
2170 
2171   if (src-&gt;is_cpu_register()) {
2172     reg2reg(src, dst);
2173   } else if (src-&gt;is_stack()) {
2174     stack2reg(src, dst, dst-&gt;type());
2175   } else if (src-&gt;is_constant()) {
2176     const2reg(src, dst, lir_patch_none, NULL);
2177   } else {
2178     ShouldNotReachHere();
2179   }
2180 }
2181 
2182 void LIR_Assembler::cmove(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, BasicType type) {
2183   Assembler::Condition acond, ncond;
2184   switch (condition) {
2185     case lir_cond_equal:        acond = Assembler::equal;        ncond = Assembler::notEqual;     break;
2186     case lir_cond_notEqual:     acond = Assembler::notEqual;     ncond = Assembler::equal;        break;
2187     case lir_cond_less:         acond = Assembler::less;         ncond = Assembler::greaterEqual; break;
2188     case lir_cond_lessEqual:    acond = Assembler::lessEqual;    ncond = Assembler::greater;      break;
2189     case lir_cond_greaterEqual: acond = Assembler::greaterEqual; ncond = Assembler::less;         break;
2190     case lir_cond_greater:      acond = Assembler::greater;      ncond = Assembler::lessEqual;    break;
2191     case lir_cond_belowEqual:   acond = Assembler::belowEqual;   ncond = Assembler::above;        break;
2192     case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;   ncond = Assembler::below;        break;
2193     default:                    acond = Assembler::equal;        ncond = Assembler::notEqual;
2194                                 ShouldNotReachHere();
2195   }
2196 
2197   if (opr1-&gt;is_cpu_register()) {
2198     reg2reg(opr1, result);
2199   } else if (opr1-&gt;is_stack()) {
2200     stack2reg(opr1, result, result-&gt;type());
2201   } else if (opr1-&gt;is_constant()) {
2202     const2reg(opr1, result, lir_patch_none, NULL);
2203   } else {
2204     ShouldNotReachHere();
2205   }
2206 
2207   if (VM_Version::supports_cmov() &amp;&amp; !opr2-&gt;is_constant()) {
2208     // optimized version that does not require a branch
2209     if (opr2-&gt;is_single_cpu()) {
2210       assert(opr2-&gt;cpu_regnr() != result-&gt;cpu_regnr(), &quot;opr2 already overwritten by previous move&quot;);
2211       __ cmov(ncond, result-&gt;as_register(), opr2-&gt;as_register());
2212     } else if (opr2-&gt;is_double_cpu()) {
2213       assert(opr2-&gt;cpu_regnrLo() != result-&gt;cpu_regnrLo() &amp;&amp; opr2-&gt;cpu_regnrLo() != result-&gt;cpu_regnrHi(), &quot;opr2 already overwritten by previous move&quot;);
2214       assert(opr2-&gt;cpu_regnrHi() != result-&gt;cpu_regnrLo() &amp;&amp; opr2-&gt;cpu_regnrHi() != result-&gt;cpu_regnrHi(), &quot;opr2 already overwritten by previous move&quot;);
2215       __ cmovptr(ncond, result-&gt;as_register_lo(), opr2-&gt;as_register_lo());
2216       NOT_LP64(__ cmovptr(ncond, result-&gt;as_register_hi(), opr2-&gt;as_register_hi());)
2217     } else if (opr2-&gt;is_single_stack()) {
2218       __ cmovl(ncond, result-&gt;as_register(), frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2219     } else if (opr2-&gt;is_double_stack()) {
2220       __ cmovptr(ncond, result-&gt;as_register_lo(), frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix(), lo_word_offset_in_bytes));
2221       NOT_LP64(__ cmovptr(ncond, result-&gt;as_register_hi(), frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix(), hi_word_offset_in_bytes));)
2222     } else {
2223       ShouldNotReachHere();
2224     }
2225 
2226   } else {
2227     Label skip;
2228     __ jcc (acond, skip);
2229     if (opr2-&gt;is_cpu_register()) {
2230       reg2reg(opr2, result);
2231     } else if (opr2-&gt;is_stack()) {
2232       stack2reg(opr2, result, result-&gt;type());
2233     } else if (opr2-&gt;is_constant()) {
2234       const2reg(opr2, result, lir_patch_none, NULL);
2235     } else {
2236       ShouldNotReachHere();
2237     }
2238     __ bind(skip);
2239   }
2240 }
2241 
2242 
2243 void LIR_Assembler::arith_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest, CodeEmitInfo* info, bool pop_fpu_stack) {
2244   assert(info == NULL, &quot;should never be used, idiv/irem and ldiv/lrem not handled by this method&quot;);
2245 
2246   if (left-&gt;is_single_cpu()) {
2247     assert(left == dest, &quot;left and dest must be equal&quot;);
2248     Register lreg = left-&gt;as_register();
2249 
2250     if (right-&gt;is_single_cpu()) {
2251       // cpu register - cpu register
2252       Register rreg = right-&gt;as_register();
2253       switch (code) {
2254         case lir_add: __ addl (lreg, rreg); break;
2255         case lir_sub: __ subl (lreg, rreg); break;
2256         case lir_mul: __ imull(lreg, rreg); break;
2257         default:      ShouldNotReachHere();
2258       }
2259 
2260     } else if (right-&gt;is_stack()) {
2261       // cpu register - stack
2262       Address raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2263       switch (code) {
2264         case lir_add: __ addl(lreg, raddr); break;
2265         case lir_sub: __ subl(lreg, raddr); break;
2266         default:      ShouldNotReachHere();
2267       }
2268 
2269     } else if (right-&gt;is_constant()) {
2270       // cpu register - constant
2271       jint c = right-&gt;as_constant_ptr()-&gt;as_jint();
2272       switch (code) {
2273         case lir_add: {
2274           __ incrementl(lreg, c);
2275           break;
2276         }
2277         case lir_sub: {
2278           __ decrementl(lreg, c);
2279           break;
2280         }
2281         default: ShouldNotReachHere();
2282       }
2283 
2284     } else {
2285       ShouldNotReachHere();
2286     }
2287 
2288   } else if (left-&gt;is_double_cpu()) {
2289     assert(left == dest, &quot;left and dest must be equal&quot;);
2290     Register lreg_lo = left-&gt;as_register_lo();
2291     Register lreg_hi = left-&gt;as_register_hi();
2292 
2293     if (right-&gt;is_double_cpu()) {
2294       // cpu register - cpu register
2295       Register rreg_lo = right-&gt;as_register_lo();
2296       Register rreg_hi = right-&gt;as_register_hi();
2297       NOT_LP64(assert_different_registers(lreg_lo, lreg_hi, rreg_lo, rreg_hi));
2298       LP64_ONLY(assert_different_registers(lreg_lo, rreg_lo));
2299       switch (code) {
2300         case lir_add:
2301           __ addptr(lreg_lo, rreg_lo);
2302           NOT_LP64(__ adcl(lreg_hi, rreg_hi));
2303           break;
2304         case lir_sub:
2305           __ subptr(lreg_lo, rreg_lo);
2306           NOT_LP64(__ sbbl(lreg_hi, rreg_hi));
2307           break;
2308         case lir_mul:
2309 #ifdef _LP64
2310           __ imulq(lreg_lo, rreg_lo);
2311 #else
2312           assert(lreg_lo == rax &amp;&amp; lreg_hi == rdx, &quot;must be&quot;);
2313           __ imull(lreg_hi, rreg_lo);
2314           __ imull(rreg_hi, lreg_lo);
2315           __ addl (rreg_hi, lreg_hi);
2316           __ mull (rreg_lo);
2317           __ addl (lreg_hi, rreg_hi);
2318 #endif // _LP64
2319           break;
2320         default:
2321           ShouldNotReachHere();
2322       }
2323 
2324     } else if (right-&gt;is_constant()) {
2325       // cpu register - constant
2326 #ifdef _LP64
2327       jlong c = right-&gt;as_constant_ptr()-&gt;as_jlong_bits();
2328       __ movptr(r10, (intptr_t) c);
2329       switch (code) {
2330         case lir_add:
2331           __ addptr(lreg_lo, r10);
2332           break;
2333         case lir_sub:
2334           __ subptr(lreg_lo, r10);
2335           break;
2336         default:
2337           ShouldNotReachHere();
2338       }
2339 #else
2340       jint c_lo = right-&gt;as_constant_ptr()-&gt;as_jint_lo();
2341       jint c_hi = right-&gt;as_constant_ptr()-&gt;as_jint_hi();
2342       switch (code) {
2343         case lir_add:
2344           __ addptr(lreg_lo, c_lo);
2345           __ adcl(lreg_hi, c_hi);
2346           break;
2347         case lir_sub:
2348           __ subptr(lreg_lo, c_lo);
2349           __ sbbl(lreg_hi, c_hi);
2350           break;
2351         default:
2352           ShouldNotReachHere();
2353       }
2354 #endif // _LP64
2355 
2356     } else {
2357       ShouldNotReachHere();
2358     }
2359 
2360   } else if (left-&gt;is_single_xmm()) {
2361     assert(left == dest, &quot;left and dest must be equal&quot;);
2362     XMMRegister lreg = left-&gt;as_xmm_float_reg();
2363 
2364     if (right-&gt;is_single_xmm()) {
2365       XMMRegister rreg = right-&gt;as_xmm_float_reg();
2366       switch (code) {
2367         case lir_add: __ addss(lreg, rreg);  break;
2368         case lir_sub: __ subss(lreg, rreg);  break;
2369         case lir_mul_strictfp: // fall through
2370         case lir_mul: __ mulss(lreg, rreg);  break;
2371         case lir_div_strictfp: // fall through
2372         case lir_div: __ divss(lreg, rreg);  break;
2373         default: ShouldNotReachHere();
2374       }
2375     } else {
2376       Address raddr;
2377       if (right-&gt;is_single_stack()) {
2378         raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2379       } else if (right-&gt;is_constant()) {
2380         // hack for now
2381         raddr = __ as_Address(InternalAddress(float_constant(right-&gt;as_jfloat())));
2382       } else {
2383         ShouldNotReachHere();
2384       }
2385       switch (code) {
2386         case lir_add: __ addss(lreg, raddr);  break;
2387         case lir_sub: __ subss(lreg, raddr);  break;
2388         case lir_mul_strictfp: // fall through
2389         case lir_mul: __ mulss(lreg, raddr);  break;
2390         case lir_div_strictfp: // fall through
2391         case lir_div: __ divss(lreg, raddr);  break;
2392         default: ShouldNotReachHere();
2393       }
2394     }
2395 
2396   } else if (left-&gt;is_double_xmm()) {
2397     assert(left == dest, &quot;left and dest must be equal&quot;);
2398 
2399     XMMRegister lreg = left-&gt;as_xmm_double_reg();
2400     if (right-&gt;is_double_xmm()) {
2401       XMMRegister rreg = right-&gt;as_xmm_double_reg();
2402       switch (code) {
2403         case lir_add: __ addsd(lreg, rreg);  break;
2404         case lir_sub: __ subsd(lreg, rreg);  break;
2405         case lir_mul_strictfp: // fall through
2406         case lir_mul: __ mulsd(lreg, rreg);  break;
2407         case lir_div_strictfp: // fall through
2408         case lir_div: __ divsd(lreg, rreg);  break;
2409         default: ShouldNotReachHere();
2410       }
2411     } else {
2412       Address raddr;
2413       if (right-&gt;is_double_stack()) {
2414         raddr = frame_map()-&gt;address_for_slot(right-&gt;double_stack_ix());
2415       } else if (right-&gt;is_constant()) {
2416         // hack for now
2417         raddr = __ as_Address(InternalAddress(double_constant(right-&gt;as_jdouble())));
2418       } else {
2419         ShouldNotReachHere();
2420       }
2421       switch (code) {
2422         case lir_add: __ addsd(lreg, raddr);  break;
2423         case lir_sub: __ subsd(lreg, raddr);  break;
2424         case lir_mul_strictfp: // fall through
2425         case lir_mul: __ mulsd(lreg, raddr);  break;
2426         case lir_div_strictfp: // fall through
2427         case lir_div: __ divsd(lreg, raddr);  break;
2428         default: ShouldNotReachHere();
2429       }
2430     }
2431 
2432 #ifndef _LP64
2433   } else if (left-&gt;is_single_fpu()) {
2434     assert(dest-&gt;is_single_fpu(),  &quot;fpu stack allocation required&quot;);
2435 
2436     if (right-&gt;is_single_fpu()) {
2437       arith_fpu_implementation(code, left-&gt;fpu_regnr(), right-&gt;fpu_regnr(), dest-&gt;fpu_regnr(), pop_fpu_stack);
2438 
2439     } else {
2440       assert(left-&gt;fpu_regnr() == 0, &quot;left must be on TOS&quot;);
2441       assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be on TOS&quot;);
2442 
2443       Address raddr;
2444       if (right-&gt;is_single_stack()) {
2445         raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2446       } else if (right-&gt;is_constant()) {
2447         address const_addr = float_constant(right-&gt;as_jfloat());
2448         assert(const_addr != NULL, &quot;incorrect float/double constant maintainance&quot;);
2449         // hack for now
2450         raddr = __ as_Address(InternalAddress(const_addr));
2451       } else {
2452         ShouldNotReachHere();
2453       }
2454 
2455       switch (code) {
2456         case lir_add: __ fadd_s(raddr); break;
2457         case lir_sub: __ fsub_s(raddr); break;
2458         case lir_mul_strictfp: // fall through
2459         case lir_mul: __ fmul_s(raddr); break;
2460         case lir_div_strictfp: // fall through
2461         case lir_div: __ fdiv_s(raddr); break;
2462         default:      ShouldNotReachHere();
2463       }
2464     }
2465 
2466   } else if (left-&gt;is_double_fpu()) {
2467     assert(dest-&gt;is_double_fpu(),  &quot;fpu stack allocation required&quot;);
2468 
2469     if (code == lir_mul_strictfp || code == lir_div_strictfp) {
2470       // Double values require special handling for strictfp mul/div on x86
2471       __ fld_x(ExternalAddress(StubRoutines::addr_fpu_subnormal_bias1()));
2472       __ fmulp(left-&gt;fpu_regnrLo() + 1);
2473     }
2474 
2475     if (right-&gt;is_double_fpu()) {
2476       arith_fpu_implementation(code, left-&gt;fpu_regnrLo(), right-&gt;fpu_regnrLo(), dest-&gt;fpu_regnrLo(), pop_fpu_stack);
2477 
2478     } else {
2479       assert(left-&gt;fpu_regnrLo() == 0, &quot;left must be on TOS&quot;);
2480       assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be on TOS&quot;);
2481 
2482       Address raddr;
2483       if (right-&gt;is_double_stack()) {
2484         raddr = frame_map()-&gt;address_for_slot(right-&gt;double_stack_ix());
2485       } else if (right-&gt;is_constant()) {
2486         // hack for now
2487         raddr = __ as_Address(InternalAddress(double_constant(right-&gt;as_jdouble())));
2488       } else {
2489         ShouldNotReachHere();
2490       }
2491 
2492       switch (code) {
2493         case lir_add: __ fadd_d(raddr); break;
2494         case lir_sub: __ fsub_d(raddr); break;
2495         case lir_mul_strictfp: // fall through
2496         case lir_mul: __ fmul_d(raddr); break;
2497         case lir_div_strictfp: // fall through
2498         case lir_div: __ fdiv_d(raddr); break;
2499         default: ShouldNotReachHere();
2500       }
2501     }
2502 
2503     if (code == lir_mul_strictfp || code == lir_div_strictfp) {
2504       // Double values require special handling for strictfp mul/div on x86
2505       __ fld_x(ExternalAddress(StubRoutines::addr_fpu_subnormal_bias2()));
2506       __ fmulp(dest-&gt;fpu_regnrLo() + 1);
2507     }
2508 #endif // !_LP64
2509 
2510   } else if (left-&gt;is_single_stack() || left-&gt;is_address()) {
2511     assert(left == dest, &quot;left and dest must be equal&quot;);
2512 
2513     Address laddr;
2514     if (left-&gt;is_single_stack()) {
2515       laddr = frame_map()-&gt;address_for_slot(left-&gt;single_stack_ix());
2516     } else if (left-&gt;is_address()) {
2517       laddr = as_Address(left-&gt;as_address_ptr());
2518     } else {
2519       ShouldNotReachHere();
2520     }
2521 
2522     if (right-&gt;is_single_cpu()) {
2523       Register rreg = right-&gt;as_register();
2524       switch (code) {
2525         case lir_add: __ addl(laddr, rreg); break;
2526         case lir_sub: __ subl(laddr, rreg); break;
2527         default:      ShouldNotReachHere();
2528       }
2529     } else if (right-&gt;is_constant()) {
2530       jint c = right-&gt;as_constant_ptr()-&gt;as_jint();
2531       switch (code) {
2532         case lir_add: {
2533           __ incrementl(laddr, c);
2534           break;
2535         }
2536         case lir_sub: {
2537           __ decrementl(laddr, c);
2538           break;
2539         }
2540         default: ShouldNotReachHere();
2541       }
2542     } else {
2543       ShouldNotReachHere();
2544     }
2545 
2546   } else {
2547     ShouldNotReachHere();
2548   }
2549 }
2550 
2551 #ifndef _LP64
2552 void LIR_Assembler::arith_fpu_implementation(LIR_Code code, int left_index, int right_index, int dest_index, bool pop_fpu_stack) {
2553   assert(pop_fpu_stack  || (left_index     == dest_index || right_index     == dest_index), &quot;invalid LIR&quot;);
2554   assert(!pop_fpu_stack || (left_index - 1 == dest_index || right_index - 1 == dest_index), &quot;invalid LIR&quot;);
2555   assert(left_index == 0 || right_index == 0, &quot;either must be on top of stack&quot;);
2556 
2557   bool left_is_tos = (left_index == 0);
2558   bool dest_is_tos = (dest_index == 0);
2559   int non_tos_index = (left_is_tos ? right_index : left_index);
2560 
2561   switch (code) {
2562     case lir_add:
2563       if (pop_fpu_stack)       __ faddp(non_tos_index);
2564       else if (dest_is_tos)    __ fadd (non_tos_index);
2565       else                     __ fadda(non_tos_index);
2566       break;
2567 
2568     case lir_sub:
2569       if (left_is_tos) {
2570         if (pop_fpu_stack)     __ fsubrp(non_tos_index);
2571         else if (dest_is_tos)  __ fsub  (non_tos_index);
2572         else                   __ fsubra(non_tos_index);
2573       } else {
2574         if (pop_fpu_stack)     __ fsubp (non_tos_index);
2575         else if (dest_is_tos)  __ fsubr (non_tos_index);
2576         else                   __ fsuba (non_tos_index);
2577       }
2578       break;
2579 
2580     case lir_mul_strictfp: // fall through
2581     case lir_mul:
2582       if (pop_fpu_stack)       __ fmulp(non_tos_index);
2583       else if (dest_is_tos)    __ fmul (non_tos_index);
2584       else                     __ fmula(non_tos_index);
2585       break;
2586 
2587     case lir_div_strictfp: // fall through
2588     case lir_div:
2589       if (left_is_tos) {
2590         if (pop_fpu_stack)     __ fdivrp(non_tos_index);
2591         else if (dest_is_tos)  __ fdiv  (non_tos_index);
2592         else                   __ fdivra(non_tos_index);
2593       } else {
2594         if (pop_fpu_stack)     __ fdivp (non_tos_index);
2595         else if (dest_is_tos)  __ fdivr (non_tos_index);
2596         else                   __ fdiva (non_tos_index);
2597       }
2598       break;
2599 
2600     case lir_rem:
2601       assert(left_is_tos &amp;&amp; dest_is_tos &amp;&amp; right_index == 1, &quot;must be guaranteed by FPU stack allocation&quot;);
2602       __ fremr(noreg);
2603       break;
2604 
2605     default:
2606       ShouldNotReachHere();
2607   }
2608 }
2609 #endif // _LP64
2610 
2611 
2612 void LIR_Assembler::intrinsic_op(LIR_Code code, LIR_Opr value, LIR_Opr tmp, LIR_Opr dest, LIR_Op* op) {
2613   if (value-&gt;is_double_xmm()) {
2614     switch(code) {
2615       case lir_abs :
2616         {
2617 #ifdef _LP64
2618           if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
2619             assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
2620             __ vpandn(dest-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg(), 2);
2621           } else
2622 #endif
2623           {
2624             if (dest-&gt;as_xmm_double_reg() != value-&gt;as_xmm_double_reg()) {
2625               __ movdbl(dest-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg());
2626             }
2627             assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
2628             __ andpd(dest-&gt;as_xmm_double_reg(),
2629                      ExternalAddress((address)double_signmask_pool));
2630           }
2631         }
2632         break;
2633 
2634       case lir_sqrt: __ sqrtsd(dest-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg()); break;
2635       // all other intrinsics are not available in the SSE instruction set, so FPU is used
2636       default      : ShouldNotReachHere();
2637     }
2638 
2639 #ifndef _LP64
2640   } else if (value-&gt;is_double_fpu()) {
2641     assert(value-&gt;fpu_regnrLo() == 0 &amp;&amp; dest-&gt;fpu_regnrLo() == 0, &quot;both must be on TOS&quot;);
2642     switch(code) {
2643       case lir_abs   : __ fabs() ; break;
2644       case lir_sqrt  : __ fsqrt(); break;
2645       default      : ShouldNotReachHere();
2646     }
2647 #endif // !_LP64
2648   } else {
2649     Unimplemented();
2650   }
2651 }
2652 
2653 void LIR_Assembler::logic_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dst) {
2654   // assert(left-&gt;destroys_register(), &quot;check&quot;);
2655   if (left-&gt;is_single_cpu()) {
2656     Register reg = left-&gt;as_register();
2657     if (right-&gt;is_constant()) {
2658       int val = right-&gt;as_constant_ptr()-&gt;as_jint();
2659       switch (code) {
2660         case lir_logic_and: __ andl (reg, val); break;
2661         case lir_logic_or:  __ orl  (reg, val); break;
2662         case lir_logic_xor: __ xorl (reg, val); break;
2663         default: ShouldNotReachHere();
2664       }
2665     } else if (right-&gt;is_stack()) {
2666       // added support for stack operands
2667       Address raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2668       switch (code) {
2669         case lir_logic_and: __ andl (reg, raddr); break;
2670         case lir_logic_or:  __ orl  (reg, raddr); break;
2671         case lir_logic_xor: __ xorl (reg, raddr); break;
2672         default: ShouldNotReachHere();
2673       }
2674     } else {
2675       Register rright = right-&gt;as_register();
2676       switch (code) {
2677         case lir_logic_and: __ andptr (reg, rright); break;
2678         case lir_logic_or : __ orptr  (reg, rright); break;
2679         case lir_logic_xor: __ xorptr (reg, rright); break;
2680         default: ShouldNotReachHere();
2681       }
2682     }
2683     move_regs(reg, dst-&gt;as_register());
2684   } else {
2685     Register l_lo = left-&gt;as_register_lo();
2686     Register l_hi = left-&gt;as_register_hi();
2687     if (right-&gt;is_constant()) {
2688 #ifdef _LP64
2689       __ mov64(rscratch1, right-&gt;as_constant_ptr()-&gt;as_jlong());
2690       switch (code) {
2691         case lir_logic_and:
2692           __ andq(l_lo, rscratch1);
2693           break;
2694         case lir_logic_or:
2695           __ orq(l_lo, rscratch1);
2696           break;
2697         case lir_logic_xor:
2698           __ xorq(l_lo, rscratch1);
2699           break;
2700         default: ShouldNotReachHere();
2701       }
2702 #else
2703       int r_lo = right-&gt;as_constant_ptr()-&gt;as_jint_lo();
2704       int r_hi = right-&gt;as_constant_ptr()-&gt;as_jint_hi();
2705       switch (code) {
2706         case lir_logic_and:
2707           __ andl(l_lo, r_lo);
2708           __ andl(l_hi, r_hi);
2709           break;
2710         case lir_logic_or:
2711           __ orl(l_lo, r_lo);
2712           __ orl(l_hi, r_hi);
2713           break;
2714         case lir_logic_xor:
2715           __ xorl(l_lo, r_lo);
2716           __ xorl(l_hi, r_hi);
2717           break;
2718         default: ShouldNotReachHere();
2719       }
2720 #endif // _LP64
2721     } else {
2722 #ifdef _LP64
2723       Register r_lo;
2724       if (is_reference_type(right-&gt;type())) {
2725         r_lo = right-&gt;as_register();
2726       } else {
2727         r_lo = right-&gt;as_register_lo();
2728       }
2729 #else
2730       Register r_lo = right-&gt;as_register_lo();
2731       Register r_hi = right-&gt;as_register_hi();
2732       assert(l_lo != r_hi, &quot;overwriting registers&quot;);
2733 #endif
2734       switch (code) {
2735         case lir_logic_and:
2736           __ andptr(l_lo, r_lo);
2737           NOT_LP64(__ andptr(l_hi, r_hi);)
2738           break;
2739         case lir_logic_or:
2740           __ orptr(l_lo, r_lo);
2741           NOT_LP64(__ orptr(l_hi, r_hi);)
2742           break;
2743         case lir_logic_xor:
2744           __ xorptr(l_lo, r_lo);
2745           NOT_LP64(__ xorptr(l_hi, r_hi);)
2746           break;
2747         default: ShouldNotReachHere();
2748       }
2749     }
2750 
2751     Register dst_lo = dst-&gt;as_register_lo();
2752     Register dst_hi = dst-&gt;as_register_hi();
2753 
2754 #ifdef _LP64
2755     move_regs(l_lo, dst_lo);
2756 #else
2757     if (dst_lo == l_hi) {
2758       assert(dst_hi != l_lo, &quot;overwriting registers&quot;);
2759       move_regs(l_hi, dst_hi);
2760       move_regs(l_lo, dst_lo);
2761     } else {
2762       assert(dst_lo != l_hi, &quot;overwriting registers&quot;);
2763       move_regs(l_lo, dst_lo);
2764       move_regs(l_hi, dst_hi);
2765     }
2766 #endif // _LP64
2767   }
2768 }
2769 
2770 
2771 // we assume that rax, and rdx can be overwritten
2772 void LIR_Assembler::arithmetic_idiv(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr temp, LIR_Opr result, CodeEmitInfo* info) {
2773 
2774   assert(left-&gt;is_single_cpu(),   &quot;left must be register&quot;);
2775   assert(right-&gt;is_single_cpu() || right-&gt;is_constant(),  &quot;right must be register or constant&quot;);
2776   assert(result-&gt;is_single_cpu(), &quot;result must be register&quot;);
2777 
2778   //  assert(left-&gt;destroys_register(), &quot;check&quot;);
2779   //  assert(right-&gt;destroys_register(), &quot;check&quot;);
2780 
2781   Register lreg = left-&gt;as_register();
2782   Register dreg = result-&gt;as_register();
2783 
2784   if (right-&gt;is_constant()) {
2785     jint divisor = right-&gt;as_constant_ptr()-&gt;as_jint();
2786     assert(divisor &gt; 0 &amp;&amp; is_power_of_2(divisor), &quot;must be&quot;);
2787     if (code == lir_idiv) {
2788       assert(lreg == rax, &quot;must be rax,&quot;);
2789       assert(temp-&gt;as_register() == rdx, &quot;tmp register must be rdx&quot;);
2790       __ cdql(); // sign extend into rdx:rax
2791       if (divisor == 2) {
2792         __ subl(lreg, rdx);
2793       } else {
2794         __ andl(rdx, divisor - 1);
2795         __ addl(lreg, rdx);
2796       }
2797       __ sarl(lreg, log2_jint(divisor));
2798       move_regs(lreg, dreg);
2799     } else if (code == lir_irem) {
2800       Label done;
2801       __ mov(dreg, lreg);
2802       __ andl(dreg, 0x80000000 | (divisor - 1));
2803       __ jcc(Assembler::positive, done);
2804       __ decrement(dreg);
2805       __ orl(dreg, ~(divisor - 1));
2806       __ increment(dreg);
2807       __ bind(done);
2808     } else {
2809       ShouldNotReachHere();
2810     }
2811   } else {
2812     Register rreg = right-&gt;as_register();
2813     assert(lreg == rax, &quot;left register must be rax,&quot;);
2814     assert(rreg != rdx, &quot;right register must not be rdx&quot;);
2815     assert(temp-&gt;as_register() == rdx, &quot;tmp register must be rdx&quot;);
2816 
2817     move_regs(lreg, rax);
2818 
2819     int idivl_offset = __ corrected_idivl(rreg);
2820     if (ImplicitDiv0Checks) {
2821       add_debug_info_for_div0(idivl_offset, info);
2822     }
2823     if (code == lir_irem) {
2824       move_regs(rdx, dreg); // result is in rdx
2825     } else {
2826       move_regs(rax, dreg);
2827     }
2828   }
2829 }
2830 
2831 
2832 void LIR_Assembler::comp_op(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Op2* op) {
2833   if (opr1-&gt;is_single_cpu()) {
2834     Register reg1 = opr1-&gt;as_register();
2835     if (opr2-&gt;is_single_cpu()) {
2836       // cpu register - cpu register
2837       if (is_reference_type(opr1-&gt;type())) {
2838         __ cmpoop(reg1, opr2-&gt;as_register());
2839       } else {
2840         assert(!is_reference_type(opr2-&gt;type()), &quot;cmp int, oop?&quot;);
2841         __ cmpl(reg1, opr2-&gt;as_register());
2842       }
2843     } else if (opr2-&gt;is_stack()) {
2844       // cpu register - stack
2845       if (is_reference_type(opr1-&gt;type())) {
2846         __ cmpoop(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2847       } else {
2848         __ cmpl(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2849       }
2850     } else if (opr2-&gt;is_constant()) {
2851       // cpu register - constant
2852       LIR_Const* c = opr2-&gt;as_constant_ptr();
2853       if (c-&gt;type() == T_INT) {
2854         __ cmpl(reg1, c-&gt;as_jint());
2855       } else if (c-&gt;type() == T_METADATA) {
2856         // All we need for now is a comparison with NULL for equality.
2857         assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;oops&quot;);
2858         Metadata* m = c-&gt;as_metadata();
2859         if (m == NULL) {
2860           __ cmpptr(reg1, (int32_t)0);
2861         } else {
2862           ShouldNotReachHere();
2863         }
2864       } else if (is_reference_type(c-&gt;type())) {
2865         // In 64bit oops are single register
2866         jobject o = c-&gt;as_jobject();
2867         if (o == NULL) {
2868           __ cmpptr(reg1, (int32_t)NULL_WORD);
2869         } else {
2870           __ cmpoop(reg1, o);
2871         }
2872       } else {
2873         fatal(&quot;unexpected type: %s&quot;, basictype_to_str(c-&gt;type()));
2874       }
2875       // cpu register - address
2876     } else if (opr2-&gt;is_address()) {
2877       if (op-&gt;info() != NULL) {
2878         add_debug_info_for_null_check_here(op-&gt;info());
2879       }
2880       __ cmpl(reg1, as_Address(opr2-&gt;as_address_ptr()));
2881     } else {
2882       ShouldNotReachHere();
2883     }
2884 
2885   } else if(opr1-&gt;is_double_cpu()) {
2886     Register xlo = opr1-&gt;as_register_lo();
2887     Register xhi = opr1-&gt;as_register_hi();
2888     if (opr2-&gt;is_double_cpu()) {
2889 #ifdef _LP64
2890       __ cmpptr(xlo, opr2-&gt;as_register_lo());
2891 #else
2892       // cpu register - cpu register
2893       Register ylo = opr2-&gt;as_register_lo();
2894       Register yhi = opr2-&gt;as_register_hi();
2895       __ subl(xlo, ylo);
2896       __ sbbl(xhi, yhi);
2897       if (condition == lir_cond_equal || condition == lir_cond_notEqual) {
2898         __ orl(xhi, xlo);
2899       }
2900 #endif // _LP64
2901     } else if (opr2-&gt;is_constant()) {
2902       // cpu register - constant 0
2903       assert(opr2-&gt;as_jlong() == (jlong)0, &quot;only handles zero&quot;);
2904 #ifdef _LP64
2905       __ cmpptr(xlo, (int32_t)opr2-&gt;as_jlong());
2906 #else
2907       assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;only handles equals case&quot;);
2908       __ orl(xhi, xlo);
2909 #endif // _LP64
2910     } else {
2911       ShouldNotReachHere();
2912     }
2913 
2914   } else if (opr1-&gt;is_single_xmm()) {
2915     XMMRegister reg1 = opr1-&gt;as_xmm_float_reg();
2916     if (opr2-&gt;is_single_xmm()) {
2917       // xmm register - xmm register
2918       __ ucomiss(reg1, opr2-&gt;as_xmm_float_reg());
2919     } else if (opr2-&gt;is_stack()) {
2920       // xmm register - stack
2921       __ ucomiss(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2922     } else if (opr2-&gt;is_constant()) {
2923       // xmm register - constant
2924       __ ucomiss(reg1, InternalAddress(float_constant(opr2-&gt;as_jfloat())));
2925     } else if (opr2-&gt;is_address()) {
2926       // xmm register - address
2927       if (op-&gt;info() != NULL) {
2928         add_debug_info_for_null_check_here(op-&gt;info());
2929       }
2930       __ ucomiss(reg1, as_Address(opr2-&gt;as_address_ptr()));
2931     } else {
2932       ShouldNotReachHere();
2933     }
2934 
2935   } else if (opr1-&gt;is_double_xmm()) {
2936     XMMRegister reg1 = opr1-&gt;as_xmm_double_reg();
2937     if (opr2-&gt;is_double_xmm()) {
2938       // xmm register - xmm register
2939       __ ucomisd(reg1, opr2-&gt;as_xmm_double_reg());
2940     } else if (opr2-&gt;is_stack()) {
2941       // xmm register - stack
2942       __ ucomisd(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix()));
2943     } else if (opr2-&gt;is_constant()) {
2944       // xmm register - constant
2945       __ ucomisd(reg1, InternalAddress(double_constant(opr2-&gt;as_jdouble())));
2946     } else if (opr2-&gt;is_address()) {
2947       // xmm register - address
2948       if (op-&gt;info() != NULL) {
2949         add_debug_info_for_null_check_here(op-&gt;info());
2950       }
2951       __ ucomisd(reg1, as_Address(opr2-&gt;pointer()-&gt;as_address()));
2952     } else {
2953       ShouldNotReachHere();
2954     }
2955 
2956 #ifndef _LP64
2957   } else if(opr1-&gt;is_single_fpu() || opr1-&gt;is_double_fpu()) {
2958     assert(opr1-&gt;is_fpu_register() &amp;&amp; opr1-&gt;fpu() == 0, &quot;currently left-hand side must be on TOS (relax this restriction)&quot;);
2959     assert(opr2-&gt;is_fpu_register(), &quot;both must be registers&quot;);
2960     __ fcmp(noreg, opr2-&gt;fpu(), op-&gt;fpu_pop_count() &gt; 0, op-&gt;fpu_pop_count() &gt; 1);
2961 #endif // LP64
2962 
2963   } else if (opr1-&gt;is_address() &amp;&amp; opr2-&gt;is_constant()) {
2964     LIR_Const* c = opr2-&gt;as_constant_ptr();
2965 #ifdef _LP64
2966     if (is_reference_type(c-&gt;type())) {
2967       assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;need to reverse&quot;);
2968       __ movoop(rscratch1, c-&gt;as_jobject());
2969     }
2970 #endif // LP64
2971     if (op-&gt;info() != NULL) {
2972       add_debug_info_for_null_check_here(op-&gt;info());
2973     }
2974     // special case: address - constant
2975     LIR_Address* addr = opr1-&gt;as_address_ptr();
2976     if (c-&gt;type() == T_INT) {
2977       __ cmpl(as_Address(addr), c-&gt;as_jint());
2978     } else if (is_reference_type(c-&gt;type())) {
2979 #ifdef _LP64
2980       // %%% Make this explode if addr isn&#39;t reachable until we figure out a
2981       // better strategy by giving noreg as the temp for as_Address
2982       __ cmpoop(rscratch1, as_Address(addr, noreg));
2983 #else
2984       __ cmpoop(as_Address(addr), c-&gt;as_jobject());
2985 #endif // _LP64
2986     } else {
2987       ShouldNotReachHere();
2988     }
2989 
2990   } else {
2991     ShouldNotReachHere();
2992   }
2993 }
2994 
2995 void LIR_Assembler::comp_fl2i(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dst, LIR_Op2* op) {
2996   if (code == lir_cmp_fd2i || code == lir_ucmp_fd2i) {
2997     if (left-&gt;is_single_xmm()) {
2998       assert(right-&gt;is_single_xmm(), &quot;must match&quot;);
2999       __ cmpss2int(left-&gt;as_xmm_float_reg(), right-&gt;as_xmm_float_reg(), dst-&gt;as_register(), code == lir_ucmp_fd2i);
3000     } else if (left-&gt;is_double_xmm()) {
3001       assert(right-&gt;is_double_xmm(), &quot;must match&quot;);
3002       __ cmpsd2int(left-&gt;as_xmm_double_reg(), right-&gt;as_xmm_double_reg(), dst-&gt;as_register(), code == lir_ucmp_fd2i);
3003 
3004     } else {
3005 #ifdef _LP64
3006       ShouldNotReachHere();
3007 #else
3008       assert(left-&gt;is_single_fpu() || left-&gt;is_double_fpu(), &quot;must be&quot;);
3009       assert(right-&gt;is_single_fpu() || right-&gt;is_double_fpu(), &quot;must match&quot;);
3010 
3011       assert(left-&gt;fpu() == 0, &quot;left must be on TOS&quot;);
3012       __ fcmp2int(dst-&gt;as_register(), code == lir_ucmp_fd2i, right-&gt;fpu(),
3013                   op-&gt;fpu_pop_count() &gt; 0, op-&gt;fpu_pop_count() &gt; 1);
3014 #endif // LP64
3015     }
3016   } else {
3017     assert(code == lir_cmp_l2i, &quot;check&quot;);
3018 #ifdef _LP64
3019     Label done;
3020     Register dest = dst-&gt;as_register();
3021     __ cmpptr(left-&gt;as_register_lo(), right-&gt;as_register_lo());
3022     __ movl(dest, -1);
3023     __ jccb(Assembler::less, done);
3024     __ set_byte_if_not_zero(dest);
3025     __ movzbl(dest, dest);
3026     __ bind(done);
3027 #else
3028     __ lcmp2int(left-&gt;as_register_hi(),
3029                 left-&gt;as_register_lo(),
3030                 right-&gt;as_register_hi(),
3031                 right-&gt;as_register_lo());
3032     move_regs(left-&gt;as_register_hi(), dst-&gt;as_register());
3033 #endif // _LP64
3034   }
3035 }
3036 
3037 
3038 void LIR_Assembler::align_call(LIR_Code code) {
3039   // make sure that the displacement word of the call ends up word aligned
3040   int offset = __ offset();
3041   switch (code) {
3042   case lir_static_call:
3043   case lir_optvirtual_call:
3044   case lir_dynamic_call:
3045     offset += NativeCall::displacement_offset;
3046     break;
3047   case lir_icvirtual_call:
3048     offset += NativeCall::displacement_offset + NativeMovConstReg::instruction_size;
3049     break;
3050   case lir_virtual_call:  // currently, sparc-specific for niagara
3051   default: ShouldNotReachHere();
3052   }
3053   __ align(BytesPerWord, offset);
3054 }
3055 
3056 
3057 void LIR_Assembler::call(LIR_OpJavaCall* op, relocInfo::relocType rtype) {
3058   assert((__ offset() + NativeCall::displacement_offset) % BytesPerWord == 0,
3059          &quot;must be aligned&quot;);
3060   __ call(AddressLiteral(op-&gt;addr(), rtype));
3061   add_call_info(code_offset(), op-&gt;info(), op-&gt;maybe_return_as_fields());
3062 }
3063 
3064 
3065 void LIR_Assembler::ic_call(LIR_OpJavaCall* op) {
3066   __ ic_call(op-&gt;addr());
3067   add_call_info(code_offset(), op-&gt;info(), op-&gt;maybe_return_as_fields());
3068   assert((__ offset() - NativeCall::instruction_size + NativeCall::displacement_offset) % BytesPerWord == 0,
3069          &quot;must be aligned&quot;);
3070 }
3071 
3072 
3073 /* Currently, vtable-dispatch is only enabled for sparc platforms */
3074 void LIR_Assembler::vtable_call(LIR_OpJavaCall* op) {
3075   ShouldNotReachHere();
3076 }
3077 
3078 
3079 void LIR_Assembler::emit_static_call_stub() {
3080   address call_pc = __ pc();
3081   address stub = __ start_a_stub(call_stub_size());
3082   if (stub == NULL) {
3083     bailout(&quot;static call stub overflow&quot;);
3084     return;
3085   }
3086 
3087   int start = __ offset();
3088 
3089   // make sure that the displacement word of the call ends up word aligned
3090   __ align(BytesPerWord, __ offset() + NativeMovConstReg::instruction_size + NativeCall::displacement_offset);
3091   __ relocate(static_stub_Relocation::spec(call_pc, false /* is_aot */));
3092   __ mov_metadata(rbx, (Metadata*)NULL);
3093   // must be set to -1 at code generation time
3094   assert(((__ offset() + 1) % BytesPerWord) == 0, &quot;must be aligned&quot;);
3095   // On 64bit this will die since it will take a movq &amp; jmp, must be only a jmp
3096   __ jump(RuntimeAddress(__ pc()));
3097 
3098   if (UseAOT) {
3099     // Trampoline to aot code
3100     __ relocate(static_stub_Relocation::spec(call_pc, true /* is_aot */));
3101 #ifdef _LP64
3102     __ mov64(rax, CONST64(0));  // address is zapped till fixup time.
3103 #else
3104     __ movl(rax, 0xdeadffff);  // address is zapped till fixup time.
3105 #endif
3106     __ jmp(rax);
3107   }
3108   assert(__ offset() - start &lt;= call_stub_size(), &quot;stub too big&quot;);
3109   __ end_a_stub();
3110 }
3111 
3112 
3113 void LIR_Assembler::throw_op(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info) {
3114   assert(exceptionOop-&gt;as_register() == rax, &quot;must match&quot;);
3115   assert(exceptionPC-&gt;as_register() == rdx, &quot;must match&quot;);
3116 
3117   // exception object is not added to oop map by LinearScan
3118   // (LinearScan assumes that no oops are in fixed registers)
3119   info-&gt;add_register_oop(exceptionOop);
3120   Runtime1::StubID unwind_id;
3121 
3122   // get current pc information
3123   // pc is only needed if the method has an exception handler, the unwind code does not need it.
3124   int pc_for_athrow_offset = __ offset();
3125   InternalAddress pc_for_athrow(__ pc());
3126   __ lea(exceptionPC-&gt;as_register(), pc_for_athrow);
3127   add_call_info(pc_for_athrow_offset, info); // for exception handler
3128 
3129   __ verify_not_null_oop(rax);
3130   // search an exception handler (rax: exception oop, rdx: throwing pc)
3131   if (compilation()-&gt;has_fpu_code()) {
3132     unwind_id = Runtime1::handle_exception_id;
3133   } else {
3134     unwind_id = Runtime1::handle_exception_nofpu_id;
3135   }
3136   __ call(RuntimeAddress(Runtime1::entry_for(unwind_id)));
3137 
3138   // enough room for two byte trap
3139   __ nop();
3140 }
3141 
3142 
3143 void LIR_Assembler::unwind_op(LIR_Opr exceptionOop) {
3144   assert(exceptionOop-&gt;as_register() == rax, &quot;must match&quot;);
3145 
3146   __ jmp(_unwind_handler_entry);
3147 }
3148 
3149 
3150 void LIR_Assembler::shift_op(LIR_Code code, LIR_Opr left, LIR_Opr count, LIR_Opr dest, LIR_Opr tmp) {
3151 
3152   // optimized version for linear scan:
3153   // * count must be already in ECX (guaranteed by LinearScan)
3154   // * left and dest must be equal
3155   // * tmp must be unused
3156   assert(count-&gt;as_register() == SHIFT_count, &quot;count must be in ECX&quot;);
3157   assert(left == dest, &quot;left and dest must be equal&quot;);
3158   assert(tmp-&gt;is_illegal(), &quot;wasting a register if tmp is allocated&quot;);
3159 
3160   if (left-&gt;is_single_cpu()) {
3161     Register value = left-&gt;as_register();
3162     assert(value != SHIFT_count, &quot;left cannot be ECX&quot;);
3163 
3164     switch (code) {
3165       case lir_shl:  __ shll(value); break;
3166       case lir_shr:  __ sarl(value); break;
3167       case lir_ushr: __ shrl(value); break;
3168       default: ShouldNotReachHere();
3169     }
3170   } else if (left-&gt;is_double_cpu()) {
3171     Register lo = left-&gt;as_register_lo();
3172     Register hi = left-&gt;as_register_hi();
3173     assert(lo != SHIFT_count &amp;&amp; hi != SHIFT_count, &quot;left cannot be ECX&quot;);
3174 #ifdef _LP64
3175     switch (code) {
3176       case lir_shl:  __ shlptr(lo);        break;
3177       case lir_shr:  __ sarptr(lo);        break;
3178       case lir_ushr: __ shrptr(lo);        break;
3179       default: ShouldNotReachHere();
3180     }
3181 #else
3182 
3183     switch (code) {
3184       case lir_shl:  __ lshl(hi, lo);        break;
3185       case lir_shr:  __ lshr(hi, lo, true);  break;
3186       case lir_ushr: __ lshr(hi, lo, false); break;
3187       default: ShouldNotReachHere();
3188     }
3189 #endif // LP64
3190   } else {
3191     ShouldNotReachHere();
3192   }
3193 }
3194 
3195 
3196 void LIR_Assembler::shift_op(LIR_Code code, LIR_Opr left, jint count, LIR_Opr dest) {
3197   if (dest-&gt;is_single_cpu()) {
3198     // first move left into dest so that left is not destroyed by the shift
3199     Register value = dest-&gt;as_register();
3200     count = count &amp; 0x1F; // Java spec
3201 
3202     move_regs(left-&gt;as_register(), value);
3203     switch (code) {
3204       case lir_shl:  __ shll(value, count); break;
3205       case lir_shr:  __ sarl(value, count); break;
3206       case lir_ushr: __ shrl(value, count); break;
3207       default: ShouldNotReachHere();
3208     }
3209   } else if (dest-&gt;is_double_cpu()) {
3210 #ifndef _LP64
3211     Unimplemented();
3212 #else
3213     // first move left into dest so that left is not destroyed by the shift
3214     Register value = dest-&gt;as_register_lo();
3215     count = count &amp; 0x1F; // Java spec
3216 
3217     move_regs(left-&gt;as_register_lo(), value);
3218     switch (code) {
3219       case lir_shl:  __ shlptr(value, count); break;
3220       case lir_shr:  __ sarptr(value, count); break;
3221       case lir_ushr: __ shrptr(value, count); break;
3222       default: ShouldNotReachHere();
3223     }
3224 #endif // _LP64
3225   } else {
3226     ShouldNotReachHere();
3227   }
3228 }
3229 
3230 
3231 void LIR_Assembler::store_parameter(Register r, int offset_from_rsp_in_words) {
3232   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3233   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3234   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3235   __ movptr (Address(rsp, offset_from_rsp_in_bytes), r);
3236 }
3237 
3238 
3239 void LIR_Assembler::store_parameter(jint c,     int offset_from_rsp_in_words) {
3240   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3241   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3242   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3243   __ movptr (Address(rsp, offset_from_rsp_in_bytes), c);
3244 }
3245 
3246 
3247 void LIR_Assembler::store_parameter(jobject o,  int offset_from_rsp_in_words) {
3248   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3249   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3250   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3251   __ movoop (Address(rsp, offset_from_rsp_in_bytes), o);
3252 }
3253 
3254 
3255 void LIR_Assembler::store_parameter(Metadata* m,  int offset_from_rsp_in_words) {
3256   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3257   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3258   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3259   __ mov_metadata(Address(rsp, offset_from_rsp_in_bytes), m);
3260 }
3261 
3262 
3263 void LIR_Assembler::arraycopy_valuetype_check(Register obj, Register tmp, CodeStub* slow_path, bool is_dest, bool null_check) {
3264   if (null_check) {
3265     __ testptr(obj, obj);
3266     __ jcc(Assembler::zero, *slow_path-&gt;entry());
3267   }
3268   __ load_klass(tmp, obj);
3269   __ movl(tmp, Address(tmp, Klass::layout_helper_offset()));
3270   if (is_dest) {
3271     // We also take slow path if it&#39;s a null_free destination array, just in case the source array
3272     // contains NULLs.
3273     __ testl(tmp, Klass::_lh_null_free_bit_inplace);
3274   } else {
3275     __ testl(tmp, Klass::_lh_array_tag_vt_value_bit_inplace);
3276   }
3277   __ jcc(Assembler::notZero, *slow_path-&gt;entry());
3278 }
3279 
3280 
3281 // This code replaces a call to arraycopy; no exception may
3282 // be thrown in this code, they must be thrown in the System.arraycopy
3283 // activation frame; we could save some checks if this would not be the case
3284 void LIR_Assembler::emit_arraycopy(LIR_OpArrayCopy* op) {
3285   ciArrayKlass* default_type = op-&gt;expected_type();
3286   Register src = op-&gt;src()-&gt;as_register();
3287   Register dst = op-&gt;dst()-&gt;as_register();
3288   Register src_pos = op-&gt;src_pos()-&gt;as_register();
3289   Register dst_pos = op-&gt;dst_pos()-&gt;as_register();
3290   Register length  = op-&gt;length()-&gt;as_register();
3291   Register tmp = op-&gt;tmp()-&gt;as_register();
3292 
3293   __ resolve(ACCESS_READ, src);
3294   __ resolve(ACCESS_WRITE, dst);
3295 
3296   CodeStub* stub = op-&gt;stub();
3297   int flags = op-&gt;flags();
3298   BasicType basic_type = default_type != NULL ? default_type-&gt;element_type()-&gt;basic_type() : T_ILLEGAL;
3299   if (is_reference_type(basic_type)) basic_type = T_OBJECT;
3300 
3301   if (flags &amp; LIR_OpArrayCopy::always_slow_path) {
3302     __ jmp(*stub-&gt;entry());
3303     __ bind(*stub-&gt;continuation());
3304     return;
3305   }
3306 
3307   if (flags &amp; LIR_OpArrayCopy::src_valuetype_check) {
3308     arraycopy_valuetype_check(src, tmp, stub, false, (flags &amp; LIR_OpArrayCopy::src_null_check));
3309   }
3310 
3311   if (flags &amp; LIR_OpArrayCopy::dst_valuetype_check) {
3312     arraycopy_valuetype_check(dst, tmp, stub, true, (flags &amp; LIR_OpArrayCopy::dst_null_check));
3313   }
3314 
3315   // if we don&#39;t know anything, just go through the generic arraycopy
3316   if (default_type == NULL) {
3317     // save outgoing arguments on stack in case call to System.arraycopy is needed
3318     // HACK ALERT. This code used to push the parameters in a hardwired fashion
3319     // for interpreter calling conventions. Now we have to do it in new style conventions.
3320     // For the moment until C1 gets the new register allocator I just force all the
3321     // args to the right place (except the register args) and then on the back side
3322     // reload the register args properly if we go slow path. Yuck
3323 
3324     // These are proper for the calling convention
3325     store_parameter(length, 2);
3326     store_parameter(dst_pos, 1);
3327     store_parameter(dst, 0);
3328 
3329     // these are just temporary placements until we need to reload
3330     store_parameter(src_pos, 3);
3331     store_parameter(src, 4);
3332     NOT_LP64(assert(src == rcx &amp;&amp; src_pos == rdx, &quot;mismatch in calling convention&quot;);)
3333 
3334     address copyfunc_addr = StubRoutines::generic_arraycopy();
3335     assert(copyfunc_addr != NULL, &quot;generic arraycopy stub required&quot;);
3336 
3337     // pass arguments: may push as this is not a safepoint; SP must be fix at each safepoint
3338 #ifdef _LP64
3339     // The arguments are in java calling convention so we can trivially shift them to C
3340     // convention
3341     assert_different_registers(c_rarg0, j_rarg1, j_rarg2, j_rarg3, j_rarg4);
3342     __ mov(c_rarg0, j_rarg0);
3343     assert_different_registers(c_rarg1, j_rarg2, j_rarg3, j_rarg4);
3344     __ mov(c_rarg1, j_rarg1);
3345     assert_different_registers(c_rarg2, j_rarg3, j_rarg4);
3346     __ mov(c_rarg2, j_rarg2);
3347     assert_different_registers(c_rarg3, j_rarg4);
3348     __ mov(c_rarg3, j_rarg3);
3349 #ifdef _WIN64
3350     // Allocate abi space for args but be sure to keep stack aligned
3351     __ subptr(rsp, 6*wordSize);
3352     store_parameter(j_rarg4, 4);
3353 #ifndef PRODUCT
3354     if (PrintC1Statistics) {
3355       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3356     }
3357 #endif
3358     __ call(RuntimeAddress(copyfunc_addr));
3359     __ addptr(rsp, 6*wordSize);
3360 #else
3361     __ mov(c_rarg4, j_rarg4);
3362 #ifndef PRODUCT
3363     if (PrintC1Statistics) {
3364       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3365     }
3366 #endif
3367     __ call(RuntimeAddress(copyfunc_addr));
3368 #endif // _WIN64
3369 #else
3370     __ push(length);
3371     __ push(dst_pos);
3372     __ push(dst);
3373     __ push(src_pos);
3374     __ push(src);
3375 
3376 #ifndef PRODUCT
3377     if (PrintC1Statistics) {
3378       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3379     }
3380 #endif
3381     __ call_VM_leaf(copyfunc_addr, 5); // removes pushed parameter from the stack
3382 
3383 #endif // _LP64
3384 
3385     __ cmpl(rax, 0);
3386     __ jcc(Assembler::equal, *stub-&gt;continuation());
3387 
3388     __ mov(tmp, rax);
3389     __ xorl(tmp, -1);
3390 
3391     // Reload values from the stack so they are where the stub
3392     // expects them.
3393     __ movptr   (dst,     Address(rsp, 0*BytesPerWord));
3394     __ movptr   (dst_pos, Address(rsp, 1*BytesPerWord));
3395     __ movptr   (length,  Address(rsp, 2*BytesPerWord));
3396     __ movptr   (src_pos, Address(rsp, 3*BytesPerWord));
3397     __ movptr   (src,     Address(rsp, 4*BytesPerWord));
3398 
3399     __ subl(length, tmp);
3400     __ addl(src_pos, tmp);
3401     __ addl(dst_pos, tmp);
3402     __ jmp(*stub-&gt;entry());
3403 
3404     __ bind(*stub-&gt;continuation());
3405     return;
3406   }
3407 
3408   assert(default_type != NULL &amp;&amp; default_type-&gt;is_array_klass() &amp;&amp; default_type-&gt;is_loaded(), &quot;must be true at this point&quot;);
3409 
3410   int elem_size = type2aelembytes(basic_type);
3411   Address::ScaleFactor scale;
3412 
3413   switch (elem_size) {
3414     case 1 :
3415       scale = Address::times_1;
3416       break;
3417     case 2 :
3418       scale = Address::times_2;
3419       break;
3420     case 4 :
3421       scale = Address::times_4;
3422       break;
3423     case 8 :
3424       scale = Address::times_8;
3425       break;
3426     default:
3427       scale = Address::no_scale;
3428       ShouldNotReachHere();
3429   }
3430 
3431   Address src_length_addr = Address(src, arrayOopDesc::length_offset_in_bytes());
3432   Address dst_length_addr = Address(dst, arrayOopDesc::length_offset_in_bytes());
3433   Address src_klass_addr = Address(src, oopDesc::klass_offset_in_bytes());
3434   Address dst_klass_addr = Address(dst, oopDesc::klass_offset_in_bytes());
3435 
3436   // length and pos&#39;s are all sign extended at this point on 64bit
3437 
3438   // test for NULL
3439   if (flags &amp; LIR_OpArrayCopy::src_null_check) {
3440     __ testptr(src, src);
3441     __ jcc(Assembler::zero, *stub-&gt;entry());
3442   }
3443   if (flags &amp; LIR_OpArrayCopy::dst_null_check) {
3444     __ testptr(dst, dst);
3445     __ jcc(Assembler::zero, *stub-&gt;entry());
3446   }
3447 
3448   // If the compiler was not able to prove that exact type of the source or the destination
3449   // of the arraycopy is an array type, check at runtime if the source or the destination is
3450   // an instance type.
3451   if (flags &amp; LIR_OpArrayCopy::type_check) {
3452     if (!(flags &amp; LIR_OpArrayCopy::dst_objarray)) {
3453       __ load_klass(tmp, dst);
3454       __ cmpl(Address(tmp, in_bytes(Klass::layout_helper_offset())), Klass::_lh_neutral_value);
3455       __ jcc(Assembler::greaterEqual, *stub-&gt;entry());
3456     }
3457 
3458     if (!(flags &amp; LIR_OpArrayCopy::src_objarray)) {
3459       __ load_klass(tmp, src);
3460       __ cmpl(Address(tmp, in_bytes(Klass::layout_helper_offset())), Klass::_lh_neutral_value);
3461       __ jcc(Assembler::greaterEqual, *stub-&gt;entry());
3462     }
3463   }
3464 
3465   // check if negative
3466   if (flags &amp; LIR_OpArrayCopy::src_pos_positive_check) {
3467     __ testl(src_pos, src_pos);
3468     __ jcc(Assembler::less, *stub-&gt;entry());
3469   }
3470   if (flags &amp; LIR_OpArrayCopy::dst_pos_positive_check) {
3471     __ testl(dst_pos, dst_pos);
3472     __ jcc(Assembler::less, *stub-&gt;entry());
3473   }
3474 
3475   if (flags &amp; LIR_OpArrayCopy::src_range_check) {
3476     __ lea(tmp, Address(src_pos, length, Address::times_1, 0));
3477     __ cmpl(tmp, src_length_addr);
3478     __ jcc(Assembler::above, *stub-&gt;entry());
3479   }
3480   if (flags &amp; LIR_OpArrayCopy::dst_range_check) {
3481     __ lea(tmp, Address(dst_pos, length, Address::times_1, 0));
3482     __ cmpl(tmp, dst_length_addr);
3483     __ jcc(Assembler::above, *stub-&gt;entry());
3484   }
3485 
3486   if (flags &amp; LIR_OpArrayCopy::length_positive_check) {
3487     __ testl(length, length);
3488     __ jcc(Assembler::less, *stub-&gt;entry());
3489   }
3490 
3491 #ifdef _LP64
3492   __ movl2ptr(src_pos, src_pos); //higher 32bits must be null
3493   __ movl2ptr(dst_pos, dst_pos); //higher 32bits must be null
3494 #endif
3495 
3496   if (flags &amp; LIR_OpArrayCopy::type_check) {
3497     // We don&#39;t know the array types are compatible
3498     if (basic_type != T_OBJECT) {
3499       // Simple test for basic type arrays
3500       if (UseCompressedClassPointers) {
3501         __ movl(tmp, src_klass_addr);
3502         __ cmpl(tmp, dst_klass_addr);
3503       } else {
3504         __ movptr(tmp, src_klass_addr);
3505         __ cmpptr(tmp, dst_klass_addr);
3506       }
3507       __ jcc(Assembler::notEqual, *stub-&gt;entry());
3508     } else {
3509       // For object arrays, if src is a sub class of dst then we can
3510       // safely do the copy.
3511       Label cont, slow;
3512 
3513       __ push(src);
3514       __ push(dst);
3515 
3516       __ load_klass(src, src);
3517       __ load_klass(dst, dst);
3518 
3519       __ check_klass_subtype_fast_path(src, dst, tmp, &amp;cont, &amp;slow, NULL);
3520 
3521       __ push(src);
3522       __ push(dst);
3523       __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
3524       __ pop(dst);
3525       __ pop(src);
3526 
3527       __ cmpl(src, 0);
3528       __ jcc(Assembler::notEqual, cont);
3529 
3530       __ bind(slow);
3531       __ pop(dst);
3532       __ pop(src);
3533 
3534       address copyfunc_addr = StubRoutines::checkcast_arraycopy();
3535       if (copyfunc_addr != NULL) { // use stub if available
3536         // src is not a sub class of dst so we have to do a
3537         // per-element check.
3538 
3539         int mask = LIR_OpArrayCopy::src_objarray|LIR_OpArrayCopy::dst_objarray;
3540         if ((flags &amp; mask) != mask) {
3541           // Check that at least both of them object arrays.
3542           assert(flags &amp; mask, &quot;one of the two should be known to be an object array&quot;);
3543 
3544           if (!(flags &amp; LIR_OpArrayCopy::src_objarray)) {
3545             __ load_klass(tmp, src);
3546           } else if (!(flags &amp; LIR_OpArrayCopy::dst_objarray)) {
3547             __ load_klass(tmp, dst);
3548           }
3549           int lh_offset = in_bytes(Klass::layout_helper_offset());
3550           Address klass_lh_addr(tmp, lh_offset);
3551           jint objArray_lh = Klass::array_layout_helper(T_OBJECT);
3552           __ cmpl(klass_lh_addr, objArray_lh);
3553           __ jcc(Assembler::notEqual, *stub-&gt;entry());
3554         }
3555 
3556        // Spill because stubs can use any register they like and it&#39;s
3557        // easier to restore just those that we care about.
3558        store_parameter(dst, 0);
3559        store_parameter(dst_pos, 1);
3560        store_parameter(length, 2);
3561        store_parameter(src_pos, 3);
3562        store_parameter(src, 4);
3563 
3564 #ifndef _LP64
3565         __ movptr(tmp, dst_klass_addr);
3566         __ movptr(tmp, Address(tmp, ObjArrayKlass::element_klass_offset()));
3567         __ push(tmp);
3568         __ movl(tmp, Address(tmp, Klass::super_check_offset_offset()));
3569         __ push(tmp);
3570         __ push(length);
3571         __ lea(tmp, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3572         __ push(tmp);
3573         __ lea(tmp, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3574         __ push(tmp);
3575 
3576         __ call_VM_leaf(copyfunc_addr, 5);
3577 #else
3578         __ movl2ptr(length, length); //higher 32bits must be null
3579 
3580         __ lea(c_rarg0, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3581         assert_different_registers(c_rarg0, dst, dst_pos, length);
3582         __ lea(c_rarg1, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3583         assert_different_registers(c_rarg1, dst, length);
3584 
3585         __ mov(c_rarg2, length);
3586         assert_different_registers(c_rarg2, dst);
3587 
3588 #ifdef _WIN64
3589         // Allocate abi space for args but be sure to keep stack aligned
3590         __ subptr(rsp, 6*wordSize);
3591         __ load_klass(c_rarg3, dst);
3592         __ movptr(c_rarg3, Address(c_rarg3, ObjArrayKlass::element_klass_offset()));
3593         store_parameter(c_rarg3, 4);
3594         __ movl(c_rarg3, Address(c_rarg3, Klass::super_check_offset_offset()));
3595         __ call(RuntimeAddress(copyfunc_addr));
3596         __ addptr(rsp, 6*wordSize);
3597 #else
3598         __ load_klass(c_rarg4, dst);
3599         __ movptr(c_rarg4, Address(c_rarg4, ObjArrayKlass::element_klass_offset()));
3600         __ movl(c_rarg3, Address(c_rarg4, Klass::super_check_offset_offset()));
3601         __ call(RuntimeAddress(copyfunc_addr));
3602 #endif
3603 
3604 #endif
3605 
3606 #ifndef PRODUCT
3607         if (PrintC1Statistics) {
3608           Label failed;
3609           __ testl(rax, rax);
3610           __ jcc(Assembler::notZero, failed);
3611           __ incrementl(ExternalAddress((address)&amp;Runtime1::_arraycopy_checkcast_cnt));
3612           __ bind(failed);
3613         }
3614 #endif
3615 
3616         __ testl(rax, rax);
3617         __ jcc(Assembler::zero, *stub-&gt;continuation());
3618 
3619 #ifndef PRODUCT
3620         if (PrintC1Statistics) {
3621           __ incrementl(ExternalAddress((address)&amp;Runtime1::_arraycopy_checkcast_attempt_cnt));
3622         }
3623 #endif
3624 
3625         __ mov(tmp, rax);
3626 
3627         __ xorl(tmp, -1);
3628 
3629         // Restore previously spilled arguments
3630         __ movptr   (dst,     Address(rsp, 0*BytesPerWord));
3631         __ movptr   (dst_pos, Address(rsp, 1*BytesPerWord));
3632         __ movptr   (length,  Address(rsp, 2*BytesPerWord));
3633         __ movptr   (src_pos, Address(rsp, 3*BytesPerWord));
3634         __ movptr   (src,     Address(rsp, 4*BytesPerWord));
3635 
3636 
3637         __ subl(length, tmp);
3638         __ addl(src_pos, tmp);
3639         __ addl(dst_pos, tmp);
3640       }
3641 
3642       __ jmp(*stub-&gt;entry());
3643 
3644       __ bind(cont);
3645       __ pop(dst);
3646       __ pop(src);
3647     }
3648   }
3649 
3650 #ifdef ASSERT
3651   if (basic_type != T_OBJECT || !(flags &amp; LIR_OpArrayCopy::type_check)) {
3652     // Sanity check the known type with the incoming class.  For the
3653     // primitive case the types must match exactly with src.klass and
3654     // dst.klass each exactly matching the default type.  For the
3655     // object array case, if no type check is needed then either the
3656     // dst type is exactly the expected type and the src type is a
3657     // subtype which we can&#39;t check or src is the same array as dst
3658     // but not necessarily exactly of type default_type.
3659     Label known_ok, halt;
3660     __ mov_metadata(tmp, default_type-&gt;constant_encoding());
3661 #ifdef _LP64
3662     if (UseCompressedClassPointers) {
3663       __ encode_klass_not_null(tmp);
3664     }
3665 #endif
3666 
3667     if (basic_type != T_OBJECT) {
3668 
3669       if (UseCompressedClassPointers)          __ cmpl(tmp, dst_klass_addr);
3670       else                   __ cmpptr(tmp, dst_klass_addr);
3671       __ jcc(Assembler::notEqual, halt);
3672       if (UseCompressedClassPointers)          __ cmpl(tmp, src_klass_addr);
3673       else                   __ cmpptr(tmp, src_klass_addr);
3674       __ jcc(Assembler::equal, known_ok);
3675     } else {
3676       if (UseCompressedClassPointers)          __ cmpl(tmp, dst_klass_addr);
3677       else                   __ cmpptr(tmp, dst_klass_addr);
3678       __ jcc(Assembler::equal, known_ok);
3679       __ cmpptr(src, dst);
3680       __ jcc(Assembler::equal, known_ok);
3681     }
3682     __ bind(halt);
3683     __ stop(&quot;incorrect type information in arraycopy&quot;);
3684     __ bind(known_ok);
3685   }
3686 #endif
3687 
3688 #ifndef PRODUCT
3689   if (PrintC1Statistics) {
3690     __ incrementl(ExternalAddress(Runtime1::arraycopy_count_address(basic_type)));
3691   }
3692 #endif
3693 
3694 #ifdef _LP64
3695   assert_different_registers(c_rarg0, dst, dst_pos, length);
3696   __ lea(c_rarg0, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3697   assert_different_registers(c_rarg1, length);
3698   __ lea(c_rarg1, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3699   __ mov(c_rarg2, length);
3700 
3701 #else
3702   __ lea(tmp, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3703   store_parameter(tmp, 0);
3704   __ lea(tmp, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3705   store_parameter(tmp, 1);
3706   store_parameter(length, 2);
3707 #endif // _LP64
3708 
3709   bool disjoint = (flags &amp; LIR_OpArrayCopy::overlapping) == 0;
3710   bool aligned = (flags &amp; LIR_OpArrayCopy::unaligned) == 0;
3711   const char *name;
3712   address entry = StubRoutines::select_arraycopy_function(basic_type, aligned, disjoint, name, false);
3713   __ call_VM_leaf(entry, 0);
3714 
3715   __ bind(*stub-&gt;continuation());
3716 }
3717 
3718 void LIR_Assembler::emit_updatecrc32(LIR_OpUpdateCRC32* op) {
3719   assert(op-&gt;crc()-&gt;is_single_cpu(),  &quot;crc must be register&quot;);
3720   assert(op-&gt;val()-&gt;is_single_cpu(),  &quot;byte value must be register&quot;);
3721   assert(op-&gt;result_opr()-&gt;is_single_cpu(), &quot;result must be register&quot;);
3722   Register crc = op-&gt;crc()-&gt;as_register();
3723   Register val = op-&gt;val()-&gt;as_register();
3724   Register res = op-&gt;result_opr()-&gt;as_register();
3725 
3726   assert_different_registers(val, crc, res);
3727 
3728   __ lea(res, ExternalAddress(StubRoutines::crc_table_addr()));
3729   __ notl(crc); // ~crc
3730   __ update_byte_crc32(crc, val, res);
3731   __ notl(crc); // ~crc
3732   __ mov(res, crc);
3733 }
3734 
3735 void LIR_Assembler::emit_lock(LIR_OpLock* op) {
3736   Register obj = op-&gt;obj_opr()-&gt;as_register();  // may not be an oop
3737   Register hdr = op-&gt;hdr_opr()-&gt;as_register();
3738   Register lock = op-&gt;lock_opr()-&gt;as_register();
3739   if (!UseFastLocking) {
3740     __ jmp(*op-&gt;stub()-&gt;entry());
3741   } else if (op-&gt;code() == lir_lock) {
3742     Register scratch = noreg;
3743     if (UseBiasedLocking) {
3744       scratch = op-&gt;scratch_opr()-&gt;as_register();
3745     }
3746     assert(BasicLock::displaced_header_offset_in_bytes() == 0, &quot;lock_reg must point to the displaced header&quot;);
3747     __ resolve(ACCESS_READ | ACCESS_WRITE, obj);
3748     // add debug info for NullPointerException only if one is possible
3749     int null_check_offset = __ lock_object(hdr, obj, lock, scratch, *op-&gt;stub()-&gt;entry());
3750     if (op-&gt;info() != NULL) {
3751       add_debug_info_for_null_check(null_check_offset, op-&gt;info());
3752     }
3753     // done
3754   } else if (op-&gt;code() == lir_unlock) {
3755     assert(BasicLock::displaced_header_offset_in_bytes() == 0, &quot;lock_reg must point to the displaced header&quot;);
3756     __ unlock_object(hdr, obj, lock, *op-&gt;stub()-&gt;entry());
3757   } else {
3758     Unimplemented();
3759   }
3760   __ bind(*op-&gt;stub()-&gt;continuation());
3761 }
3762 
3763 
3764 void LIR_Assembler::emit_profile_call(LIR_OpProfileCall* op) {
3765   ciMethod* method = op-&gt;profiled_method();
3766   int bci          = op-&gt;profiled_bci();
3767   ciMethod* callee = op-&gt;profiled_callee();
3768 
3769   // Update counter for all call types
3770   ciMethodData* md = method-&gt;method_data_or_null();
3771   assert(md != NULL, &quot;Sanity&quot;);
3772   ciProfileData* data = md-&gt;bci_to_data(bci);
3773   assert(data != NULL &amp;&amp; data-&gt;is_CounterData(), &quot;need CounterData for calls&quot;);
3774   assert(op-&gt;mdo()-&gt;is_single_cpu(),  &quot;mdo must be allocated&quot;);
3775   Register mdo  = op-&gt;mdo()-&gt;as_register();
3776   __ mov_metadata(mdo, md-&gt;constant_encoding());
3777   Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
3778   // Perform additional virtual call profiling for invokevirtual and
3779   // invokeinterface bytecodes
3780   if (op-&gt;should_profile_receiver_type()) {
3781     assert(op-&gt;recv()-&gt;is_single_cpu(), &quot;recv must be allocated&quot;);
3782     Register recv = op-&gt;recv()-&gt;as_register();
3783     assert_different_registers(mdo, recv);
3784     assert(data-&gt;is_VirtualCallData(), &quot;need VirtualCallData for virtual calls&quot;);
3785     ciKlass* known_klass = op-&gt;known_holder();
3786     if (C1OptimizeVirtualCallProfiling &amp;&amp; known_klass != NULL) {
3787       // We know the type that will be seen at this call site; we can
3788       // statically update the MethodData* rather than needing to do
3789       // dynamic tests on the receiver type
3790 
3791       // NOTE: we should probably put a lock around this search to
3792       // avoid collisions by concurrent compilations
3793       ciVirtualCallData* vc_data = (ciVirtualCallData*) data;
3794       uint i;
3795       for (i = 0; i &lt; VirtualCallData::row_limit(); i++) {
3796         ciKlass* receiver = vc_data-&gt;receiver(i);
3797         if (known_klass-&gt;equals(receiver)) {
3798           Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_count_offset(i)));
3799           __ addptr(data_addr, DataLayout::counter_increment);
3800           return;
3801         }
3802       }
3803 
3804       // Receiver type not found in profile data; select an empty slot
3805 
3806       // Note that this is less efficient than it should be because it
3807       // always does a write to the receiver part of the
3808       // VirtualCallData rather than just the first time
3809       for (i = 0; i &lt; VirtualCallData::row_limit(); i++) {
3810         ciKlass* receiver = vc_data-&gt;receiver(i);
3811         if (receiver == NULL) {
3812           Address recv_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_offset(i)));
3813           __ mov_metadata(recv_addr, known_klass-&gt;constant_encoding());
3814           Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_count_offset(i)));
3815           __ addptr(data_addr, DataLayout::counter_increment);
3816           return;
3817         }
3818       }
3819     } else {
3820       __ load_klass(recv, recv);
3821       Label update_done;
3822       type_profile_helper(mdo, md, data, recv, &amp;update_done);
3823       // Receiver did not match any saved receiver and there is no empty row for it.
3824       // Increment total counter to indicate polymorphic case.
3825       __ addptr(counter_addr, DataLayout::counter_increment);
3826 
3827       __ bind(update_done);
3828     }
3829   } else {
3830     // Static call
3831     __ addptr(counter_addr, DataLayout::counter_increment);
3832   }
3833 }
3834 
3835 void LIR_Assembler::emit_profile_type(LIR_OpProfileType* op) {
3836   Register obj = op-&gt;obj()-&gt;as_register();
3837   Register tmp = op-&gt;tmp()-&gt;as_pointer_register();
3838   Address mdo_addr = as_Address(op-&gt;mdp()-&gt;as_address_ptr());
3839   ciKlass* exact_klass = op-&gt;exact_klass();
3840   intptr_t current_klass = op-&gt;current_klass();
3841   bool not_null = op-&gt;not_null();
3842   bool no_conflict = op-&gt;no_conflict();
3843 
3844   Label update, next, none;
3845 
3846   bool do_null = !not_null;
3847   bool exact_klass_set = exact_klass != NULL &amp;&amp; ciTypeEntries::valid_ciklass(current_klass) == exact_klass;
3848   bool do_update = !TypeEntries::is_type_unknown(current_klass) &amp;&amp; !exact_klass_set;
3849 
3850   assert(do_null || do_update, &quot;why are we here?&quot;);
3851   assert(!TypeEntries::was_null_seen(current_klass) || do_update, &quot;why are we here?&quot;);
3852 
3853   __ verify_oop(obj);
3854 
3855   if (tmp != obj) {
3856     __ mov(tmp, obj);
3857   }
3858   if (do_null) {
3859     __ testptr(tmp, tmp);
3860     __ jccb(Assembler::notZero, update);
3861     if (!TypeEntries::was_null_seen(current_klass)) {
3862       __ orptr(mdo_addr, TypeEntries::null_seen);
3863     }
3864     if (do_update) {
3865 #ifndef ASSERT
3866       __ jmpb(next);
3867     }
3868 #else
3869       __ jmp(next);
3870     }
3871   } else {
3872     __ testptr(tmp, tmp);
3873     __ jcc(Assembler::notZero, update);
3874     __ stop(&quot;unexpect null obj&quot;);
3875 #endif
3876   }
3877 
3878   __ bind(update);
3879 
3880   if (do_update) {
3881 #ifdef ASSERT
3882     if (exact_klass != NULL) {
3883       Label ok;
3884       __ load_klass(tmp, tmp);
3885       __ push(tmp);
3886       __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3887       __ cmpptr(tmp, Address(rsp, 0));
3888       __ jcc(Assembler::equal, ok);
3889       __ stop(&quot;exact klass and actual klass differ&quot;);
3890       __ bind(ok);
3891       __ pop(tmp);
3892     }
3893 #endif
3894     if (!no_conflict) {
3895       if (exact_klass == NULL || TypeEntries::is_type_none(current_klass)) {
3896         if (exact_klass != NULL) {
3897           __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3898         } else {
3899           __ load_klass(tmp, tmp);
3900         }
3901 
3902         __ xorptr(tmp, mdo_addr);
3903         __ testptr(tmp, TypeEntries::type_klass_mask);
3904         // klass seen before, nothing to do. The unknown bit may have been
3905         // set already but no need to check.
3906         __ jccb(Assembler::zero, next);
3907 
3908         __ testptr(tmp, TypeEntries::type_unknown);
3909         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3910 
3911         if (TypeEntries::is_type_none(current_klass)) {
3912           __ cmpptr(mdo_addr, 0);
3913           __ jccb(Assembler::equal, none);
3914           __ cmpptr(mdo_addr, TypeEntries::null_seen);
3915           __ jccb(Assembler::equal, none);
3916           // There is a chance that the checks above (re-reading profiling
3917           // data from memory) fail if another thread has just set the
3918           // profiling to this obj&#39;s klass
3919           __ xorptr(tmp, mdo_addr);
3920           __ testptr(tmp, TypeEntries::type_klass_mask);
3921           __ jccb(Assembler::zero, next);
3922         }
3923       } else {
3924         assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &amp;&amp;
3925                ciTypeEntries::valid_ciklass(current_klass) != exact_klass, &quot;conflict only&quot;);
3926 
3927         __ movptr(tmp, mdo_addr);
3928         __ testptr(tmp, TypeEntries::type_unknown);
3929         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3930       }
3931 
3932       // different than before. Cannot keep accurate profile.
3933       __ orptr(mdo_addr, TypeEntries::type_unknown);
3934 
3935       if (TypeEntries::is_type_none(current_klass)) {
3936         __ jmpb(next);
3937 
3938         __ bind(none);
3939         // first time here. Set profile type.
3940         __ movptr(mdo_addr, tmp);
3941       }
3942     } else {
3943       // There&#39;s a single possible klass at this profile point
3944       assert(exact_klass != NULL, &quot;should be&quot;);
3945       if (TypeEntries::is_type_none(current_klass)) {
3946         __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3947         __ xorptr(tmp, mdo_addr);
3948         __ testptr(tmp, TypeEntries::type_klass_mask);
3949 #ifdef ASSERT
3950         __ jcc(Assembler::zero, next);
3951 
3952         {
3953           Label ok;
3954           __ push(tmp);
3955           __ cmpptr(mdo_addr, 0);
3956           __ jcc(Assembler::equal, ok);
3957           __ cmpptr(mdo_addr, TypeEntries::null_seen);
3958           __ jcc(Assembler::equal, ok);
3959           // may have been set by another thread
3960           __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3961           __ xorptr(tmp, mdo_addr);
3962           __ testptr(tmp, TypeEntries::type_mask);
3963           __ jcc(Assembler::zero, ok);
3964 
3965           __ stop(&quot;unexpected profiling mismatch&quot;);
3966           __ bind(ok);
3967           __ pop(tmp);
3968         }
3969 #else
3970         __ jccb(Assembler::zero, next);
3971 #endif
3972         // first time here. Set profile type.
3973         __ movptr(mdo_addr, tmp);
3974       } else {
3975         assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &amp;&amp;
3976                ciTypeEntries::valid_ciklass(current_klass) != exact_klass, &quot;inconsistent&quot;);
3977 
3978         __ movptr(tmp, mdo_addr);
3979         __ testptr(tmp, TypeEntries::type_unknown);
3980         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3981 
3982         __ orptr(mdo_addr, TypeEntries::type_unknown);
3983       }
3984     }
3985 
3986     __ bind(next);
3987   }
3988 }
3989 
3990 void LIR_Assembler::emit_delay(LIR_OpDelay*) {
3991   Unimplemented();
3992 }
3993 
3994 
3995 void LIR_Assembler::monitor_address(int monitor_no, LIR_Opr dst) {
3996   __ lea(dst-&gt;as_register(), frame_map()-&gt;address_for_monitor_lock(monitor_no));
3997 }
3998 
3999 
4000 void LIR_Assembler::align_backward_branch_target() {
4001   __ align(BytesPerWord);
4002 }
4003 
4004 
4005 void LIR_Assembler::negate(LIR_Opr left, LIR_Opr dest, LIR_Opr tmp) {
4006   if (left-&gt;is_single_cpu()) {
4007     __ negl(left-&gt;as_register());
4008     move_regs(left-&gt;as_register(), dest-&gt;as_register());
4009 
4010   } else if (left-&gt;is_double_cpu()) {
4011     Register lo = left-&gt;as_register_lo();
4012 #ifdef _LP64
4013     Register dst = dest-&gt;as_register_lo();
4014     __ movptr(dst, lo);
4015     __ negptr(dst);
4016 #else
4017     Register hi = left-&gt;as_register_hi();
4018     __ lneg(hi, lo);
4019     if (dest-&gt;as_register_lo() == hi) {
4020       assert(dest-&gt;as_register_hi() != lo, &quot;destroying register&quot;);
4021       move_regs(hi, dest-&gt;as_register_hi());
4022       move_regs(lo, dest-&gt;as_register_lo());
4023     } else {
4024       move_regs(lo, dest-&gt;as_register_lo());
4025       move_regs(hi, dest-&gt;as_register_hi());
4026     }
4027 #endif // _LP64
4028 
4029   } else if (dest-&gt;is_single_xmm()) {
4030 #ifdef _LP64
4031     if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
4032       assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
4033       assert_different_registers(left-&gt;as_xmm_float_reg(), tmp-&gt;as_xmm_float_reg());
4034       __ vpxor(dest-&gt;as_xmm_float_reg(), tmp-&gt;as_xmm_float_reg(), left-&gt;as_xmm_float_reg(), 2);
4035     }
4036     else
4037 #endif
4038     {
4039       assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
4040       if (left-&gt;as_xmm_float_reg() != dest-&gt;as_xmm_float_reg()) {
4041         __ movflt(dest-&gt;as_xmm_float_reg(), left-&gt;as_xmm_float_reg());
4042       }
4043       __ xorps(dest-&gt;as_xmm_float_reg(),
4044                ExternalAddress((address)float_signflip_pool));
4045     }
4046   } else if (dest-&gt;is_double_xmm()) {
4047 #ifdef _LP64
4048     if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
4049       assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
4050       assert_different_registers(left-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg());
4051       __ vpxor(dest-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg(), left-&gt;as_xmm_double_reg(), 2);
4052     }
4053     else
4054 #endif
4055     {
4056       assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
4057       if (left-&gt;as_xmm_double_reg() != dest-&gt;as_xmm_double_reg()) {
4058         __ movdbl(dest-&gt;as_xmm_double_reg(), left-&gt;as_xmm_double_reg());
4059       }
4060       __ xorpd(dest-&gt;as_xmm_double_reg(),
4061                ExternalAddress((address)double_signflip_pool));
4062     }
4063 #ifndef _LP64
4064   } else if (left-&gt;is_single_fpu() || left-&gt;is_double_fpu()) {
4065     assert(left-&gt;fpu() == 0, &quot;arg must be on TOS&quot;);
4066     assert(dest-&gt;fpu() == 0, &quot;dest must be TOS&quot;);
4067     __ fchs();
4068 #endif // !_LP64
4069 
4070   } else {
4071     ShouldNotReachHere();
4072   }
4073 }
4074 
4075 
4076 void LIR_Assembler::leal(LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info) {
4077   assert(src-&gt;is_address(), &quot;must be an address&quot;);
4078   assert(dest-&gt;is_register(), &quot;must be a register&quot;);
4079 
4080   PatchingStub* patch = NULL;
4081   if (patch_code != lir_patch_none) {
4082     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
4083   }
4084 
4085   Register reg = dest-&gt;as_pointer_register();
4086   LIR_Address* addr = src-&gt;as_address_ptr();
4087   __ lea(reg, as_Address(addr));
4088 
4089   if (patch != NULL) {
4090     patching_epilog(patch, patch_code, addr-&gt;base()-&gt;as_register(), info);
4091   }
4092 }
4093 
4094 
4095 
4096 void LIR_Assembler::rt_call(LIR_Opr result, address dest, const LIR_OprList* args, LIR_Opr tmp, CodeEmitInfo* info) {
4097   assert(!tmp-&gt;is_valid(), &quot;don&#39;t need temporary&quot;);
4098   __ call(RuntimeAddress(dest));
4099   if (info != NULL) {
4100     add_call_info_here(info);
4101   }
4102 }
4103 
4104 
4105 void LIR_Assembler::volatile_move_op(LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info) {
4106   assert(type == T_LONG, &quot;only for volatile long fields&quot;);
4107 
4108   if (info != NULL) {
4109     add_debug_info_for_null_check_here(info);
4110   }
4111 
4112   if (src-&gt;is_double_xmm()) {
4113     if (dest-&gt;is_double_cpu()) {
4114 #ifdef _LP64
4115       __ movdq(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
4116 #else
4117       __ movdl(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
4118       __ psrlq(src-&gt;as_xmm_double_reg(), 32);
4119       __ movdl(dest-&gt;as_register_hi(), src-&gt;as_xmm_double_reg());
4120 #endif // _LP64
4121     } else if (dest-&gt;is_double_stack()) {
4122       __ movdbl(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()), src-&gt;as_xmm_double_reg());
4123     } else if (dest-&gt;is_address()) {
4124       __ movdbl(as_Address(dest-&gt;as_address_ptr()), src-&gt;as_xmm_double_reg());
4125     } else {
4126       ShouldNotReachHere();
4127     }
4128 
4129   } else if (dest-&gt;is_double_xmm()) {
4130     if (src-&gt;is_double_stack()) {
4131       __ movdbl(dest-&gt;as_xmm_double_reg(), frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix()));
4132     } else if (src-&gt;is_address()) {
4133       __ movdbl(dest-&gt;as_xmm_double_reg(), as_Address(src-&gt;as_address_ptr()));
4134     } else {
4135       ShouldNotReachHere();
4136     }
4137 
4138 #ifndef _LP64
4139   } else if (src-&gt;is_double_fpu()) {
4140     assert(src-&gt;fpu_regnrLo() == 0, &quot;must be TOS&quot;);
4141     if (dest-&gt;is_double_stack()) {
4142       __ fistp_d(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()));
4143     } else if (dest-&gt;is_address()) {
4144       __ fistp_d(as_Address(dest-&gt;as_address_ptr()));
4145     } else {
4146       ShouldNotReachHere();
4147     }
4148 
4149   } else if (dest-&gt;is_double_fpu()) {
4150     assert(dest-&gt;fpu_regnrLo() == 0, &quot;must be TOS&quot;);
4151     if (src-&gt;is_double_stack()) {
4152       __ fild_d(frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix()));
4153     } else if (src-&gt;is_address()) {
4154       __ fild_d(as_Address(src-&gt;as_address_ptr()));
4155     } else {
4156       ShouldNotReachHere();
4157     }
4158 #endif // !_LP64
4159 
4160   } else {
4161     ShouldNotReachHere();
4162   }
4163 }
4164 
4165 #ifdef ASSERT
4166 // emit run-time assertion
4167 void LIR_Assembler::emit_assert(LIR_OpAssert* op) {
4168   assert(op-&gt;code() == lir_assert, &quot;must be&quot;);
4169 
4170   if (op-&gt;in_opr1()-&gt;is_valid()) {
4171     assert(op-&gt;in_opr2()-&gt;is_valid(), &quot;both operands must be valid&quot;);
4172     comp_op(op-&gt;condition(), op-&gt;in_opr1(), op-&gt;in_opr2(), op);
4173   } else {
4174     assert(op-&gt;in_opr2()-&gt;is_illegal(), &quot;both operands must be illegal&quot;);
4175     assert(op-&gt;condition() == lir_cond_always, &quot;no other conditions allowed&quot;);
4176   }
4177 
4178   Label ok;
4179   if (op-&gt;condition() != lir_cond_always) {
4180     Assembler::Condition acond = Assembler::zero;
4181     switch (op-&gt;condition()) {
4182       case lir_cond_equal:        acond = Assembler::equal;       break;
4183       case lir_cond_notEqual:     acond = Assembler::notEqual;    break;
4184       case lir_cond_less:         acond = Assembler::less;        break;
4185       case lir_cond_lessEqual:    acond = Assembler::lessEqual;   break;
4186       case lir_cond_greaterEqual: acond = Assembler::greaterEqual;break;
4187       case lir_cond_greater:      acond = Assembler::greater;     break;
4188       case lir_cond_belowEqual:   acond = Assembler::belowEqual;  break;
4189       case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;  break;
4190       default:                    ShouldNotReachHere();
4191     }
4192     __ jcc(acond, ok);
4193   }
4194   if (op-&gt;halt()) {
4195     const char* str = __ code_string(op-&gt;msg());
4196     __ stop(str);
4197   } else {
4198     breakpoint();
4199   }
4200   __ bind(ok);
4201 }
4202 #endif
4203 
4204 void LIR_Assembler::membar() {
4205   // QQQ sparc TSO uses this,
4206   __ membar( Assembler::Membar_mask_bits(Assembler::StoreLoad));
4207 }
4208 
4209 void LIR_Assembler::membar_acquire() {
4210   // No x86 machines currently require load fences
4211 }
4212 
4213 void LIR_Assembler::membar_release() {
4214   // No x86 machines currently require store fences
4215 }
4216 
4217 void LIR_Assembler::membar_loadload() {
4218   // no-op
4219   //__ membar(Assembler::Membar_mask_bits(Assembler::loadload));
4220 }
4221 
4222 void LIR_Assembler::membar_storestore() {
4223   // no-op
4224   //__ membar(Assembler::Membar_mask_bits(Assembler::storestore));
4225 }
4226 
4227 void LIR_Assembler::membar_loadstore() {
4228   // no-op
4229   //__ membar(Assembler::Membar_mask_bits(Assembler::loadstore));
4230 }
4231 
4232 void LIR_Assembler::membar_storeload() {
4233   __ membar(Assembler::Membar_mask_bits(Assembler::StoreLoad));
4234 }
4235 
4236 void LIR_Assembler::on_spin_wait() {
4237   __ pause ();
4238 }
4239 
4240 void LIR_Assembler::get_thread(LIR_Opr result_reg) {
4241   assert(result_reg-&gt;is_register(), &quot;check&quot;);
4242 #ifdef _LP64
4243   // __ get_thread(result_reg-&gt;as_register_lo());
4244   __ mov(result_reg-&gt;as_register(), r15_thread);
4245 #else
4246   __ get_thread(result_reg-&gt;as_register());
4247 #endif // _LP64
4248 }
4249 
4250 void LIR_Assembler::check_orig_pc() {
4251   __ cmpptr(frame_map()-&gt;address_for_orig_pc_addr(), (int32_t)NULL_WORD);
4252 }
4253 
4254 void LIR_Assembler::peephole(LIR_List*) {
4255   // do nothing for now
4256 }
4257 
4258 void LIR_Assembler::atomic_op(LIR_Code code, LIR_Opr src, LIR_Opr data, LIR_Opr dest, LIR_Opr tmp) {
4259   assert(data == dest, &quot;xchg/xadd uses only 2 operands&quot;);
4260 
4261   if (data-&gt;type() == T_INT) {
4262     if (code == lir_xadd) {
4263       __ lock();
4264       __ xaddl(as_Address(src-&gt;as_address_ptr()), data-&gt;as_register());
4265     } else {
4266       __ xchgl(data-&gt;as_register(), as_Address(src-&gt;as_address_ptr()));
4267     }
4268   } else if (data-&gt;is_oop()) {
4269     assert (code == lir_xchg, &quot;xadd for oops&quot;);
4270     Register obj = data-&gt;as_register();
4271 #ifdef _LP64
4272     if (UseCompressedOops) {
4273       __ encode_heap_oop(obj);
4274       __ xchgl(obj, as_Address(src-&gt;as_address_ptr()));
4275       __ decode_heap_oop(obj);
4276     } else {
4277       __ xchgptr(obj, as_Address(src-&gt;as_address_ptr()));
4278     }
4279 #else
4280     __ xchgl(obj, as_Address(src-&gt;as_address_ptr()));
4281 #endif
4282   } else if (data-&gt;type() == T_LONG) {
4283 #ifdef _LP64
4284     assert(data-&gt;as_register_lo() == data-&gt;as_register_hi(), &quot;should be a single register&quot;);
4285     if (code == lir_xadd) {
4286       __ lock();
4287       __ xaddq(as_Address(src-&gt;as_address_ptr()), data-&gt;as_register_lo());
4288     } else {
4289       __ xchgq(data-&gt;as_register_lo(), as_Address(src-&gt;as_address_ptr()));
4290     }
4291 #else
4292     ShouldNotReachHere();
4293 #endif
4294   } else {
4295     ShouldNotReachHere();
4296   }
4297 }
4298 
4299 #undef __
    </pre>
  </body>
</html>