# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM main\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-27 08:36+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: \n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUUsage.rst:3
msgid "User Guide for AMDGPU Backend"
msgstr ""

#: ../../../AMDGPUUsage.rst:34
msgid "Introduction"
msgstr ""

#: ../../../AMDGPUUsage.rst:36
msgid ""
"The AMDGPU backend provides ISA code generation for AMD GPUs, starting with "
"the R600 family up until the current GCN families. It lives in the ``llvm/"
"lib/Target/AMDGPU`` directory."
msgstr ""

#: ../../../AMDGPUUsage.rst:41
msgid "LLVM"
msgstr ""

#: ../../../AMDGPUUsage.rst:46
msgid "Target Triples"
msgstr ""

#: ../../../AMDGPUUsage.rst:48
msgid ""
"Use the Clang option ``-target <Architecture>-<Vendor>-<OS>-<Environment>`` "
"to specify the target triple:"
msgstr ""

#: ../../../AMDGPUUsage.rst:51
msgid "AMDGPU Architectures"
msgstr ""

#: ../../../AMDGPUUsage.rst:55 ../../../AMDGPUUsage.rst:19815
msgid "Architecture"
msgstr ""

#: ../../../AMDGPUUsage.rst:55 ../../../AMDGPUUsage.rst:65
#: ../../../AMDGPUUsage.rst:75 ../../../AMDGPUUsage.rst:99
#: ../../../AMDGPUUsage.rst:733 ../../../AMDGPUUsage.rst:1089
#: ../../../AMDGPUUsage.rst:1193 ../../../AMDGPUUsage.rst:1714
#: ../../../AMDGPUUsage.rst:1945 ../../../AMDGPUUsage.rst:2084
#: ../../../AMDGPUUsage.rst:2272 ../../../AMDGPUUsage.rst:2299
#: ../../../AMDGPUUsage.rst:2334 ../../../AMDGPUUsage.rst:2361
#: ../../../AMDGPUUsage.rst:2576 ../../../AMDGPUUsage.rst:2742
#: ../../../AMDGPUUsage.rst:2783 ../../../AMDGPUUsage.rst:3012
#: ../../../AMDGPUUsage.rst:3790 ../../../AMDGPUUsage.rst:3898
#: ../../../AMDGPUUsage.rst:3942 ../../../AMDGPUUsage.rst:3979
#: ../../../AMDGPUUsage.rst:4020 ../../../AMDGPUUsage.rst:4219
#: ../../../AMDGPUUsage.rst:4322 ../../../AMDGPUUsage.rst:4367
#: ../../../AMDGPUUsage.rst:4551 ../../../AMDGPUUsage.rst:4764
#: ../../../AMDGPUUsage.rst:4796 ../../../AMDGPUUsage.rst:4810
#: ../../../AMDGPUUsage.rst:4824 ../../../AMDGPUUsage.rst:4844
#: ../../../AMDGPUUsage.rst:4959 ../../../AMDGPUUsage.rst:5160
#: ../../../AMDGPUUsage.rst:5331 ../../../AMDGPUUsage.rst:5652
#: ../../../AMDGPUUsage.rst:5848 ../../../AMDGPUUsage.rst:5871
#: ../../../AMDGPUUsage.rst:5923 ../../../AMDGPUUsage.rst:5972
#: ../../../AMDGPUUsage.rst:6002 ../../../AMDGPUUsage.rst:6020
#: ../../../AMDGPUUsage.rst:6061 ../../../AMDGPUUsage.rst:6153
#: ../../../AMDGPUUsage.rst:6174 ../../../AMDGPUUsage.rst:18697
#: ../../../AMDGPUUsage.rst:18737 ../../../AMDGPUUsage.rst:18779
#: ../../../AMDGPUUsage.rst:19259 ../../../AMDGPUUsage.rst:19274
#: ../../../AMDGPUUsage.rst:19345 ../../../AMDGPUUsage.rst:19361
#: ../../../AMDGPUUsage.rst:19385 ../../../AMDGPUUsage.rst:19402
#: ../../../AMDGPUUsage.rst:19437 ../../../AMDGPUUsage.rst:19450
#: ../../../AMDGPUUsage.rst:19472 ../../../AMDGPUUsage.rst:19529
#: ../../../AMDGPUUsage.rst:19625 ../../../AMDGPUUsage.rst:19762
#: ../../../AMDGPUUsage.rst:20375
msgid "Description"
msgstr ""

#: ../../../AMDGPUUsage.rst:57 ../../../AMDGPUUsage.rst:137
#: ../../../AMDGPUUsage.rst:142 ../../../AMDGPUUsage.rst:147
#: ../../../AMDGPUUsage.rst:152 ../../../AMDGPUUsage.rst:159
#: ../../../AMDGPUUsage.rst:164 ../../../AMDGPUUsage.rst:169
#: ../../../AMDGPUUsage.rst:176 ../../../AMDGPUUsage.rst:181
#: ../../../AMDGPUUsage.rst:186 ../../../AMDGPUUsage.rst:191
#: ../../../AMDGPUUsage.rst:196 ../../../AMDGPUUsage.rst:203
#: ../../../AMDGPUUsage.rst:208 ../../../AMDGPUUsage.rst:213
#: ../../../AMDGPUUsage.rst:218 ../../../AMDGPUUsage.rst:2397
msgid "``r600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:57
msgid "AMD GPUs HD2XXX-HD6XXX for graphics and compute shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:58 ../../../AMDGPUUsage.rst:225
#: ../../../AMDGPUUsage.rst:230 ../../../AMDGPUUsage.rst:235
#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:252
#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:260
#: ../../../AMDGPUUsage.rst:269 ../../../AMDGPUUsage.rst:273
#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:300
#: ../../../AMDGPUUsage.rst:303 ../../../AMDGPUUsage.rst:309
#: ../../../AMDGPUUsage.rst:312 ../../../AMDGPUUsage.rst:315
#: ../../../AMDGPUUsage.rst:320 ../../../AMDGPUUsage.rst:329
#: ../../../AMDGPUUsage.rst:336 ../../../AMDGPUUsage.rst:339
#: ../../../AMDGPUUsage.rst:346 ../../../AMDGPUUsage.rst:350
#: ../../../AMDGPUUsage.rst:354 ../../../AMDGPUUsage.rst:361
#: ../../../AMDGPUUsage.rst:368 ../../../AMDGPUUsage.rst:382
#: ../../../AMDGPUUsage.rst:389 ../../../AMDGPUUsage.rst:398
#: ../../../AMDGPUUsage.rst:402 ../../../AMDGPUUsage.rst:406
#: ../../../AMDGPUUsage.rst:409 ../../../AMDGPUUsage.rst:418
#: ../../../AMDGPUUsage.rst:423 ../../../AMDGPUUsage.rst:426
#: ../../../AMDGPUUsage.rst:433 ../../../AMDGPUUsage.rst:439
#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:452
#: ../../../AMDGPUUsage.rst:461 ../../../AMDGPUUsage.rst:468
#: ../../../AMDGPUUsage.rst:475 ../../../AMDGPUUsage.rst:482
#: ../../../AMDGPUUsage.rst:491 ../../../AMDGPUUsage.rst:498
#: ../../../AMDGPUUsage.rst:505 ../../../AMDGPUUsage.rst:512
#: ../../../AMDGPUUsage.rst:521 ../../../AMDGPUUsage.rst:528
#: ../../../AMDGPUUsage.rst:535 ../../../AMDGPUUsage.rst:547
#: ../../../AMDGPUUsage.rst:577 ../../../AMDGPUUsage.rst:599
#: ../../../AMDGPUUsage.rst:605 ../../../AMDGPUUsage.rst:624
#: ../../../AMDGPUUsage.rst:633 ../../../AMDGPUUsage.rst:663
msgid "``amdgcn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:58
msgid "AMD GPUs GCN GFX6 onwards for graphics and compute shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:61
msgid "AMDGPU Vendors"
msgstr ""

#: ../../../AMDGPUUsage.rst:65
msgid "Vendor"
msgstr ""

#: ../../../AMDGPUUsage.rst:67
msgid "``amd``"
msgstr ""

#: ../../../AMDGPUUsage.rst:67
msgid "Can be used for all AMD GPU usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:68
msgid "``mesa``"
msgstr ""

#: ../../../AMDGPUUsage.rst:68
msgid "Can be used if the OS is ``mesa3d``."
msgstr ""

#: ../../../AMDGPUUsage.rst:71
msgid "AMDGPU Operating Systems"
msgstr ""

#: ../../../AMDGPUUsage.rst:75
msgid "OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:77 ../../../AMDGPUUsage.rst:101
msgid "*<empty>*"
msgstr ""

#: ../../../AMDGPUUsage.rst:77
msgid "Defaults to the *unknown* OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:78
msgid "``amdhsa``"
msgstr ""

#: ../../../AMDGPUUsage.rst:78
msgid "Compute kernels executed on HSA [HSA]_ compatible runtimes such as:"
msgstr ""

#: ../../../AMDGPUUsage.rst:81
msgid ""
"AMD's ROCmâ„¢ runtime [AMD-ROCm]_ using the *rocm-amdhsa* loader on Linux. See "
"*AMD ROCm Platform Release Notes* [AMD-ROCm-Release-Notes]_ for supported "
"hardware and software."
msgstr ""

#: ../../../AMDGPUUsage.rst:85
msgid "AMD's PAL runtime using the *pal-amdhsa* loader on Windows."
msgstr ""

#: ../../../AMDGPUUsage.rst:88
msgid "``amdpal``"
msgstr ""

#: ../../../AMDGPUUsage.rst:88
msgid ""
"Graphic shaders and compute kernels executed on AMD's PAL runtime using the "
"*pal-amdpal* loader on Windows and Linux Pro."
msgstr ""

#: ../../../AMDGPUUsage.rst:91
msgid "``mesa3d``"
msgstr ""

#: ../../../AMDGPUUsage.rst:91
msgid ""
"Graphic shaders and compute kernels executed on AMD's Mesa 3D runtime using "
"the *mesa-mesa3d* loader on Linux."
msgstr ""

#: ../../../AMDGPUUsage.rst:95
msgid "AMDGPU Environments"
msgstr ""

#: ../../../AMDGPUUsage.rst:99
msgid "Environment"
msgstr ""

#: ../../../AMDGPUUsage.rst:101
msgid "Default."
msgstr ""

#: ../../../AMDGPUUsage.rst:107
msgid "Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:109
msgid ""
"Use the Clang options ``-mcpu=<target-id>`` or ``--offload-arch=<target-"
"id>`` to specify the AMDGPU processor together with optional target "
"features. See :ref:`amdgpu-target-id` and :ref:`amdgpu-target-features` for "
"AMD GPU target specific information."
msgstr ""

#: ../../../AMDGPUUsage.rst:114
msgid ""
"Every processor supports every OS ABI (see :ref:`amdgpu-os`) with the "
"following exceptions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:116
msgid ""
"``amdhsa`` is not supported in ``r600`` architecture (see :ref:`amdgpu-"
"architecture-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:119
msgid "AMDGPU Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:123 ../../../AMDGPUUsage.rst:572
msgid "Processor"
msgstr ""

#: ../../../AMDGPUUsage.rst:123
msgid "Alternative Processor"
msgstr ""

#: ../../../AMDGPUUsage.rst:123 ../../../AMDGPUUsage.rst:572
msgid "Target Triple Architecture"
msgstr ""

#: ../../../AMDGPUUsage.rst:123
msgid "dGPU/ APU"
msgstr ""

#: ../../../AMDGPUUsage.rst:123 ../../../AMDGPUUsage.rst:572
msgid "Target Features Supported"
msgstr ""

#: ../../../AMDGPUUsage.rst:123 ../../../AMDGPUUsage.rst:572
msgid "Target Properties"
msgstr ""

#: ../../../AMDGPUUsage.rst:123
msgid ""
"OS Support *(see* `amdgpu-os`_ *and corresponding runtime release notes for "
"current information and level of support)*"
msgstr ""

#: ../../../AMDGPUUsage.rst:123
msgid "Example Products"
msgstr ""

#: ../../../AMDGPUUsage.rst:135
msgid "**Radeon HD 2000/3000 Series (R600)** [AMD-RADEON-HD-2000-3000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:137 ../../../AMDGPUUsage.rst:142
#: ../../../AMDGPUUsage.rst:147 ../../../AMDGPUUsage.rst:152
#: ../../../AMDGPUUsage.rst:159 ../../../AMDGPUUsage.rst:164
#: ../../../AMDGPUUsage.rst:169 ../../../AMDGPUUsage.rst:176
#: ../../../AMDGPUUsage.rst:181 ../../../AMDGPUUsage.rst:186
#: ../../../AMDGPUUsage.rst:191 ../../../AMDGPUUsage.rst:196
#: ../../../AMDGPUUsage.rst:203 ../../../AMDGPUUsage.rst:208
#: ../../../AMDGPUUsage.rst:213 ../../../AMDGPUUsage.rst:218
#: ../../../AMDGPUUsage.rst:225 ../../../AMDGPUUsage.rst:230
#: ../../../AMDGPUUsage.rst:235 ../../../AMDGPUUsage.rst:252
#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:269
#: ../../../AMDGPUUsage.rst:300 ../../../AMDGPUUsage.rst:303
#: ../../../AMDGPUUsage.rst:309 ../../../AMDGPUUsage.rst:312
#: ../../../AMDGPUUsage.rst:315 ../../../AMDGPUUsage.rst:329
#: ../../../AMDGPUUsage.rst:339 ../../../AMDGPUUsage.rst:346
#: ../../../AMDGPUUsage.rst:350 ../../../AMDGPUUsage.rst:361
#: ../../../AMDGPUUsage.rst:382 ../../../AMDGPUUsage.rst:389
#: ../../../AMDGPUUsage.rst:398 ../../../AMDGPUUsage.rst:402
#: ../../../AMDGPUUsage.rst:406 ../../../AMDGPUUsage.rst:418
#: ../../../AMDGPUUsage.rst:423 ../../../AMDGPUUsage.rst:426
#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:461
#: ../../../AMDGPUUsage.rst:468 ../../../AMDGPUUsage.rst:475
#: ../../../AMDGPUUsage.rst:521 ../../../AMDGPUUsage.rst:528
msgid "dGPU"
msgstr ""

#: ../../../AMDGPUUsage.rst:137 ../../../AMDGPUUsage.rst:142
#: ../../../AMDGPUUsage.rst:147 ../../../AMDGPUUsage.rst:152
#: ../../../AMDGPUUsage.rst:159 ../../../AMDGPUUsage.rst:164
#: ../../../AMDGPUUsage.rst:169 ../../../AMDGPUUsage.rst:176
#: ../../../AMDGPUUsage.rst:181 ../../../AMDGPUUsage.rst:186
#: ../../../AMDGPUUsage.rst:191 ../../../AMDGPUUsage.rst:196
#: ../../../AMDGPUUsage.rst:203 ../../../AMDGPUUsage.rst:208
#: ../../../AMDGPUUsage.rst:213 ../../../AMDGPUUsage.rst:218
#: ../../../AMDGPUUsage.rst:225 ../../../AMDGPUUsage.rst:230
#: ../../../AMDGPUUsage.rst:235
msgid "Does not support generic address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:142 ../../../AMDGPUUsage.rst:2398
msgid "``r630``"
msgstr ""

#: ../../../AMDGPUUsage.rst:147 ../../../AMDGPUUsage.rst:2399
msgid "``rs880``"
msgstr ""

#: ../../../AMDGPUUsage.rst:152 ../../../AMDGPUUsage.rst:2400
msgid "``rv670``"
msgstr ""

#: ../../../AMDGPUUsage.rst:157
msgid "**Radeon HD 4000 Series (R700)** [AMD-RADEON-HD-4000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:159 ../../../AMDGPUUsage.rst:2401
msgid "``rv710``"
msgstr ""

#: ../../../AMDGPUUsage.rst:164 ../../../AMDGPUUsage.rst:2402
msgid "``rv730``"
msgstr ""

#: ../../../AMDGPUUsage.rst:169 ../../../AMDGPUUsage.rst:2403
msgid "``rv770``"
msgstr ""

#: ../../../AMDGPUUsage.rst:174
msgid "**Radeon HD 5000 Series (Evergreen)** [AMD-RADEON-HD-5000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:176 ../../../AMDGPUUsage.rst:2404
msgid "``cedar``"
msgstr ""

#: ../../../AMDGPUUsage.rst:181 ../../../AMDGPUUsage.rst:2405
msgid "``cypress``"
msgstr ""

#: ../../../AMDGPUUsage.rst:186 ../../../AMDGPUUsage.rst:2406
msgid "``juniper``"
msgstr ""

#: ../../../AMDGPUUsage.rst:191 ../../../AMDGPUUsage.rst:2407
msgid "``redwood``"
msgstr ""

#: ../../../AMDGPUUsage.rst:196 ../../../AMDGPUUsage.rst:2408
msgid "``sumo``"
msgstr ""

#: ../../../AMDGPUUsage.rst:201
msgid "**Radeon HD 6000 Series (Northern Islands)** [AMD-RADEON-HD-6000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:203 ../../../AMDGPUUsage.rst:2409
msgid "``barts``"
msgstr ""

#: ../../../AMDGPUUsage.rst:208 ../../../AMDGPUUsage.rst:2410
msgid "``caicos``"
msgstr ""

#: ../../../AMDGPUUsage.rst:213 ../../../AMDGPUUsage.rst:2411
msgid "``cayman``"
msgstr ""

#: ../../../AMDGPUUsage.rst:218 ../../../AMDGPUUsage.rst:2412
msgid "``turks``"
msgstr ""

#: ../../../AMDGPUUsage.rst:223
msgid "**GCN GFX6 (Southern Islands (SI))** [AMD-GCN-GFX6]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:225 ../../../AMDGPUUsage.rst:2415
#: ../../../AMDGPUUsage.rst:2698
msgid "``gfx600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:225
msgid "``tahiti``"
msgstr ""

#: ../../../AMDGPUUsage.rst:225 ../../../AMDGPUUsage.rst:230
#: ../../../AMDGPUUsage.rst:235 ../../../AMDGPUUsage.rst:244
#: ../../../AMDGPUUsage.rst:254 ../../../AMDGPUUsage.rst:258
#: ../../../AMDGPUUsage.rst:261 ../../../AMDGPUUsage.rst:270
#: ../../../AMDGPUUsage.rst:274 ../../../AMDGPUUsage.rst:284
#: ../../../AMDGPUUsage.rst:302 ../../../AMDGPUUsage.rst:305
#: ../../../AMDGPUUsage.rst:311 ../../../AMDGPUUsage.rst:314
#: ../../../AMDGPUUsage.rst:317 ../../../AMDGPUUsage.rst:322
#: ../../../AMDGPUUsage.rst:331 ../../../AMDGPUUsage.rst:338
#: ../../../AMDGPUUsage.rst:341 ../../../AMDGPUUsage.rst:348
#: ../../../AMDGPUUsage.rst:354 ../../../AMDGPUUsage.rst:368
#: ../../../AMDGPUUsage.rst:400 ../../../AMDGPUUsage.rst:404
#: ../../../AMDGPUUsage.rst:408 ../../../AMDGPUUsage.rst:411
#: ../../../AMDGPUUsage.rst:420 ../../../AMDGPUUsage.rst:425
#: ../../../AMDGPUUsage.rst:428 ../../../AMDGPUUsage.rst:433
#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:446
#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:461
msgid "*pal-amdpal*"
msgstr ""

#: ../../../AMDGPUUsage.rst:230 ../../../AMDGPUUsage.rst:2416
#: ../../../AMDGPUUsage.rst:2699
msgid "``gfx601``"
msgstr ""

#: ../../../AMDGPUUsage.rst:230
msgid "``pitcairn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:231
msgid "``verde``"
msgstr ""

#: ../../../AMDGPUUsage.rst:235 ../../../AMDGPUUsage.rst:2441
#: ../../../AMDGPUUsage.rst:2700
msgid "``gfx602``"
msgstr ""

#: ../../../AMDGPUUsage.rst:235
msgid "``hainan``"
msgstr ""

#: ../../../AMDGPUUsage.rst:236
msgid "``oland``"
msgstr ""

#: ../../../AMDGPUUsage.rst:240
msgid "**GCN GFX7 (Sea Islands (CI))** [AMD-GCN-GFX7]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:2417
#: ../../../AMDGPUUsage.rst:2701
msgid "``gfx700``"
msgstr ""

#: ../../../AMDGPUUsage.rst:242
msgid "``kaveri``"
msgstr ""

#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:260
#: ../../../AMDGPUUsage.rst:273 ../../../AMDGPUUsage.rst:282
#: ../../../AMDGPUUsage.rst:320 ../../../AMDGPUUsage.rst:336
#: ../../../AMDGPUUsage.rst:354 ../../../AMDGPUUsage.rst:368
#: ../../../AMDGPUUsage.rst:409 ../../../AMDGPUUsage.rst:433
#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:452
#: ../../../AMDGPUUsage.rst:482 ../../../AMDGPUUsage.rst:491
#: ../../../AMDGPUUsage.rst:498 ../../../AMDGPUUsage.rst:505
#: ../../../AMDGPUUsage.rst:512 ../../../AMDGPUUsage.rst:535
#: ../../../AMDGPUUsage.rst:547
msgid "APU"
msgstr ""

#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:252
#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:260
#: ../../../AMDGPUUsage.rst:269 ../../../AMDGPUUsage.rst:273
#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:300
#: ../../../AMDGPUUsage.rst:309 ../../../AMDGPUUsage.rst:312
#: ../../../AMDGPUUsage.rst:315 ../../../AMDGPUUsage.rst:320
msgid "Offset flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:252
#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:282
#: ../../../AMDGPUUsage.rst:300 ../../../AMDGPUUsage.rst:303
#: ../../../AMDGPUUsage.rst:309 ../../../AMDGPUUsage.rst:312
#: ../../../AMDGPUUsage.rst:315 ../../../AMDGPUUsage.rst:320
#: ../../../AMDGPUUsage.rst:329 ../../../AMDGPUUsage.rst:336
#: ../../../AMDGPUUsage.rst:339 ../../../AMDGPUUsage.rst:346
#: ../../../AMDGPUUsage.rst:350 ../../../AMDGPUUsage.rst:361
#: ../../../AMDGPUUsage.rst:362 ../../../AMDGPUUsage.rst:363
#: ../../../AMDGPUUsage.rst:398 ../../../AMDGPUUsage.rst:402
#: ../../../AMDGPUUsage.rst:406 ../../../AMDGPUUsage.rst:409
#: ../../../AMDGPUUsage.rst:418 ../../../AMDGPUUsage.rst:423
#: ../../../AMDGPUUsage.rst:426
msgid "*rocm-amdhsa*"
msgstr ""

#: ../../../AMDGPUUsage.rst:243 ../../../AMDGPUUsage.rst:253
#: ../../../AMDGPUUsage.rst:257 ../../../AMDGPUUsage.rst:260
#: ../../../AMDGPUUsage.rst:269 ../../../AMDGPUUsage.rst:273
#: ../../../AMDGPUUsage.rst:283 ../../../AMDGPUUsage.rst:301
#: ../../../AMDGPUUsage.rst:304 ../../../AMDGPUUsage.rst:310
#: ../../../AMDGPUUsage.rst:313 ../../../AMDGPUUsage.rst:316
#: ../../../AMDGPUUsage.rst:321 ../../../AMDGPUUsage.rst:330
#: ../../../AMDGPUUsage.rst:337 ../../../AMDGPUUsage.rst:340
#: ../../../AMDGPUUsage.rst:347 ../../../AMDGPUUsage.rst:399
#: ../../../AMDGPUUsage.rst:403 ../../../AMDGPUUsage.rst:407
#: ../../../AMDGPUUsage.rst:410 ../../../AMDGPUUsage.rst:419
#: ../../../AMDGPUUsage.rst:424 ../../../AMDGPUUsage.rst:427
msgid "*pal-amdhsa*"
msgstr ""

#: ../../../AMDGPUUsage.rst:242
msgid "A6-7000"
msgstr ""

#: ../../../AMDGPUUsage.rst:243
msgid "A6 Pro-7050B"
msgstr ""

#: ../../../AMDGPUUsage.rst:244
msgid "A8-7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:245
msgid "A8 Pro-7150B"
msgstr ""

#: ../../../AMDGPUUsage.rst:246
msgid "A10-7300"
msgstr ""

#: ../../../AMDGPUUsage.rst:247
msgid "A10 Pro-7350B"
msgstr ""

#: ../../../AMDGPUUsage.rst:248
msgid "FX-7500"
msgstr ""

#: ../../../AMDGPUUsage.rst:249
msgid "A8-7200P"
msgstr ""

#: ../../../AMDGPUUsage.rst:250
msgid "A10-7400P"
msgstr ""

#: ../../../AMDGPUUsage.rst:251
msgid "FX-7600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:252 ../../../AMDGPUUsage.rst:2418
#: ../../../AMDGPUUsage.rst:2702
msgid "``gfx701``"
msgstr ""

#: ../../../AMDGPUUsage.rst:252
msgid "``hawaii``"
msgstr ""

#: ../../../AMDGPUUsage.rst:252
msgid "FirePro W8100"
msgstr ""

#: ../../../AMDGPUUsage.rst:253
msgid "FirePro W9100"
msgstr ""

#: ../../../AMDGPUUsage.rst:254
msgid "FirePro S9150"
msgstr ""

#: ../../../AMDGPUUsage.rst:255
msgid "FirePro S9170"
msgstr ""

#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:2419
#: ../../../AMDGPUUsage.rst:2703
msgid "``gfx702``"
msgstr ""

#: ../../../AMDGPUUsage.rst:256
msgid "Radeon R9 290"
msgstr ""

#: ../../../AMDGPUUsage.rst:257
msgid "Radeon R9 290x"
msgstr ""

#: ../../../AMDGPUUsage.rst:258
msgid "Radeon R390"
msgstr ""

#: ../../../AMDGPUUsage.rst:259
msgid "Radeon R390x"
msgstr ""

#: ../../../AMDGPUUsage.rst:260 ../../../AMDGPUUsage.rst:2420
#: ../../../AMDGPUUsage.rst:2704
msgid "``gfx703``"
msgstr ""

#: ../../../AMDGPUUsage.rst:260
msgid "``kabini``"
msgstr ""

#: ../../../AMDGPUUsage.rst:261
msgid "``mullins``"
msgstr ""

#: ../../../AMDGPUUsage.rst:260
msgid "E1-2100"
msgstr ""

#: ../../../AMDGPUUsage.rst:261
msgid "E1-2200"
msgstr ""

#: ../../../AMDGPUUsage.rst:262
msgid "E1-2500"
msgstr ""

#: ../../../AMDGPUUsage.rst:263
msgid "E2-3000"
msgstr ""

#: ../../../AMDGPUUsage.rst:264
msgid "E2-3800"
msgstr ""

#: ../../../AMDGPUUsage.rst:265
msgid "A4-5000"
msgstr ""

#: ../../../AMDGPUUsage.rst:266
msgid "A4-5100"
msgstr ""

#: ../../../AMDGPUUsage.rst:267
msgid "A6-5200"
msgstr ""

#: ../../../AMDGPUUsage.rst:268
msgid "A4 Pro-3340B"
msgstr ""

#: ../../../AMDGPUUsage.rst:269 ../../../AMDGPUUsage.rst:2421
#: ../../../AMDGPUUsage.rst:2705
msgid "``gfx704``"
msgstr ""

#: ../../../AMDGPUUsage.rst:269
msgid "``bonaire``"
msgstr ""

#: ../../../AMDGPUUsage.rst:269
msgid "Radeon HD 7790"
msgstr ""

#: ../../../AMDGPUUsage.rst:270
msgid "Radeon HD 8770"
msgstr ""

#: ../../../AMDGPUUsage.rst:271
msgid "R7 260"
msgstr ""

#: ../../../AMDGPUUsage.rst:272
msgid "R7 260X"
msgstr ""

#: ../../../AMDGPUUsage.rst:273 ../../../AMDGPUUsage.rst:2442
#: ../../../AMDGPUUsage.rst:2706
msgid "``gfx705``"
msgstr ""

#: ../../../AMDGPUUsage.rst:273 ../../../AMDGPUUsage.rst:320
#: ../../../AMDGPUUsage.rst:339 ../../../AMDGPUUsage.rst:354
#: ../../../AMDGPUUsage.rst:389 ../../../AMDGPUUsage.rst:409
#: ../../../AMDGPUUsage.rst:426 ../../../AMDGPUUsage.rst:433
#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:446
#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:468
#: ../../../AMDGPUUsage.rst:475 ../../../AMDGPUUsage.rst:482
#: ../../../AMDGPUUsage.rst:512 ../../../AMDGPUUsage.rst:535
#: ../../../AMDGPUUsage.rst:547
msgid "*TBA*"
msgstr ""

#: ../../../AMDGPUUsage.rst:275 ../../../AMDGPUUsage.rst:322
#: ../../../AMDGPUUsage.rst:341 ../../../AMDGPUUsage.rst:356
#: ../../../AMDGPUUsage.rst:391 ../../../AMDGPUUsage.rst:411
#: ../../../AMDGPUUsage.rst:428 ../../../AMDGPUUsage.rst:435
#: ../../../AMDGPUUsage.rst:441 ../../../AMDGPUUsage.rst:448
#: ../../../AMDGPUUsage.rst:454 ../../../AMDGPUUsage.rst:470
#: ../../../AMDGPUUsage.rst:477 ../../../AMDGPUUsage.rst:484
#: ../../../AMDGPUUsage.rst:493 ../../../AMDGPUUsage.rst:500
#: ../../../AMDGPUUsage.rst:507 ../../../AMDGPUUsage.rst:514
#: ../../../AMDGPUUsage.rst:537 ../../../AMDGPUUsage.rst:549
#: ../../../AMDGPUUsage.rst:1519 ../../../AMDGPUUsage.rst:1531
#: ../../../AMDGPUUsage.rst:2808 ../../../AMDGPUUsage.rst:3668
#: ../../../AMDGPUUsage.rst:3674 ../../../AMDGPUUsage.rst:3756
#: ../../../AMDGPUUsage.rst:3879 ../../../AMDGPUUsage.rst:4146
#: ../../../AMDGPUUsage.rst:4165 ../../../AMDGPUUsage.rst:4206
#: ../../../AMDGPUUsage.rst:4680 ../../../AMDGPUUsage.rst:4699
#: ../../../AMDGPUUsage.rst:4740 ../../../AMDGPUUsage.rst:18655
#: ../../../AMDGPUUsage.rst:18846 ../../../AMDGPUUsage.rst:18977
#: ../../../AMDGPUUsage.rst:19019 ../../../AMDGPUUsage.rst:19031
#: ../../../AMDGPUUsage.rst:19044 ../../../AMDGPUUsage.rst:19116
#: ../../../AMDGPUUsage.rst:19128 ../../../AMDGPUUsage.rst:19142
#: ../../../AMDGPUUsage.rst:19198 ../../../AMDGPUUsage.rst:19202
msgid "Todo"
msgstr ""

#: ../../../AMDGPUUsage.rst:277 ../../../AMDGPUUsage.rst:324
#: ../../../AMDGPUUsage.rst:343 ../../../AMDGPUUsage.rst:358
#: ../../../AMDGPUUsage.rst:393 ../../../AMDGPUUsage.rst:413
#: ../../../AMDGPUUsage.rst:430 ../../../AMDGPUUsage.rst:437
#: ../../../AMDGPUUsage.rst:443 ../../../AMDGPUUsage.rst:449
#: ../../../AMDGPUUsage.rst:456 ../../../AMDGPUUsage.rst:472
#: ../../../AMDGPUUsage.rst:479 ../../../AMDGPUUsage.rst:486
#: ../../../AMDGPUUsage.rst:495 ../../../AMDGPUUsage.rst:502
#: ../../../AMDGPUUsage.rst:509 ../../../AMDGPUUsage.rst:516
#: ../../../AMDGPUUsage.rst:539 ../../../AMDGPUUsage.rst:551
msgid "Add product names."
msgstr ""

#: ../../../AMDGPUUsage.rst:280
msgid "**GCN GFX8 (Volcanic Islands (VI))** [AMD-GCN-GFX8]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:2423
msgid "``gfx801``"
msgstr ""

#: ../../../AMDGPUUsage.rst:282
msgid "``carrizo``"
msgstr ""

#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:320
#: ../../../AMDGPUUsage.rst:329 ../../../AMDGPUUsage.rst:336
#: ../../../AMDGPUUsage.rst:339 ../../../AMDGPUUsage.rst:347
#: ../../../AMDGPUUsage.rst:351 ../../../AMDGPUUsage.rst:354
#: ../../../AMDGPUUsage.rst:363 ../../../AMDGPUUsage.rst:368
#: ../../../AMDGPUUsage.rst:384 ../../../AMDGPUUsage.rst:391
#: ../../../AMDGPUUsage.rst:400 ../../../AMDGPUUsage.rst:404
#: ../../../AMDGPUUsage.rst:408 ../../../AMDGPUUsage.rst:411
#: ../../../AMDGPUUsage.rst:577 ../../../AMDGPUUsage.rst:601
#: ../../../AMDGPUUsage.rst:605 ../../../AMDGPUUsage.rst:764
msgid "xnack"
msgstr ""

#: ../../../AMDGPUUsage.rst:282
msgid "A6-8500P"
msgstr ""

#: ../../../AMDGPUUsage.rst:283
msgid "Pro A6-8500B"
msgstr ""

#: ../../../AMDGPUUsage.rst:284
msgid "A8-8600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:285
msgid "Pro A8-8600B"
msgstr ""

#: ../../../AMDGPUUsage.rst:286
msgid "FX-8800P"
msgstr ""

#: ../../../AMDGPUUsage.rst:287
msgid "Pro A12-8800B"
msgstr ""

#: ../../../AMDGPUUsage.rst:288
msgid "A10-8700P"
msgstr ""

#: ../../../AMDGPUUsage.rst:289
msgid "Pro A10-8700B"
msgstr ""

#: ../../../AMDGPUUsage.rst:290
msgid "A10-8780P"
msgstr ""

#: ../../../AMDGPUUsage.rst:291
msgid "A10-9600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:292
msgid "A10-9630P"
msgstr ""

#: ../../../AMDGPUUsage.rst:293
msgid "A12-9700P"
msgstr ""

#: ../../../AMDGPUUsage.rst:294
msgid "A12-9730P"
msgstr ""

#: ../../../AMDGPUUsage.rst:295
msgid "FX-9800P"
msgstr ""

#: ../../../AMDGPUUsage.rst:296
msgid "FX-9830P"
msgstr ""

#: ../../../AMDGPUUsage.rst:297
msgid "E2-9010"
msgstr ""

#: ../../../AMDGPUUsage.rst:298
msgid "A6-9210"
msgstr ""

#: ../../../AMDGPUUsage.rst:299
msgid "A9-9410"
msgstr ""

#: ../../../AMDGPUUsage.rst:300 ../../../AMDGPUUsage.rst:2424
#: ../../../AMDGPUUsage.rst:2707 ../../../AMDGPUUsage.rst:2709
msgid "``gfx802``"
msgstr ""

#: ../../../AMDGPUUsage.rst:300
msgid "``iceland``"
msgstr ""

#: ../../../AMDGPUUsage.rst:301
msgid "``tonga``"
msgstr ""

#: ../../../AMDGPUUsage.rst:300
msgid "Radeon R9 285"
msgstr ""

#: ../../../AMDGPUUsage.rst:301
msgid "Radeon R9 380"
msgstr ""

#: ../../../AMDGPUUsage.rst:302
msgid "Radeon R9 385"
msgstr ""

#: ../../../AMDGPUUsage.rst:303 ../../../AMDGPUUsage.rst:2425
#: ../../../AMDGPUUsage.rst:2710 ../../../AMDGPUUsage.rst:2711
msgid "``gfx803``"
msgstr ""

#: ../../../AMDGPUUsage.rst:303
msgid "``fiji``"
msgstr ""

#: ../../../AMDGPUUsage.rst:303
msgid "Radeon R9 Nano"
msgstr ""

#: ../../../AMDGPUUsage.rst:304
msgid "Radeon R9 Fury"
msgstr ""

#: ../../../AMDGPUUsage.rst:305
msgid "Radeon R9 FuryX"
msgstr ""

#: ../../../AMDGPUUsage.rst:306
msgid "Radeon Pro Duo"
msgstr ""

#: ../../../AMDGPUUsage.rst:307
msgid "FirePro S9300x2"
msgstr ""

#: ../../../AMDGPUUsage.rst:308
msgid "Radeon Instinct MI8"
msgstr ""

#: ../../../AMDGPUUsage.rst:309 ../../../AMDGPUUsage.rst:312
msgid "\\"
msgstr ""

#: ../../../AMDGPUUsage.rst:309
msgid "``polaris10``"
msgstr ""

#: ../../../AMDGPUUsage.rst:309
msgid "Radeon RX 470"
msgstr ""

#: ../../../AMDGPUUsage.rst:310
msgid "Radeon RX 480"
msgstr ""

#: ../../../AMDGPUUsage.rst:311
msgid "Radeon Instinct MI6"
msgstr ""

#: ../../../AMDGPUUsage.rst:312
msgid "``polaris11``"
msgstr ""

#: ../../../AMDGPUUsage.rst:312
msgid "Radeon RX 460"
msgstr ""

#: ../../../AMDGPUUsage.rst:315 ../../../AMDGPUUsage.rst:2443
#: ../../../AMDGPUUsage.rst:2712
msgid "``gfx805``"
msgstr ""

#: ../../../AMDGPUUsage.rst:315
msgid "``tongapro``"
msgstr ""

#: ../../../AMDGPUUsage.rst:315
msgid "FirePro S7150"
msgstr ""

#: ../../../AMDGPUUsage.rst:316
msgid "FirePro S7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:317
msgid "FirePro W7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:318
msgid "Mobile FirePro M7170"
msgstr ""

#: ../../../AMDGPUUsage.rst:320 ../../../AMDGPUUsage.rst:2426
msgid "``gfx810``"
msgstr ""

#: ../../../AMDGPUUsage.rst:320
msgid "``stoney``"
msgstr ""

#: ../../../AMDGPUUsage.rst:327
msgid ""
"**GCN GFX9 (Vega)** [AMD-GCN-GFX900-GFX904-VEGA]_ [AMD-GCN-GFX906-VEGA7NM]_ "
"[AMD-GCN-GFX908-CDNA1]_ [AMD-GCN-GFX90A-CDNA2]_ [AMD-GCN-GFX942-CDNA3]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:329 ../../../AMDGPUUsage.rst:577
#: ../../../AMDGPUUsage.rst:2427
msgid "``gfx900``"
msgstr ""

#: ../../../AMDGPUUsage.rst:329 ../../../AMDGPUUsage.rst:336
#: ../../../AMDGPUUsage.rst:346 ../../../AMDGPUUsage.rst:351
#: ../../../AMDGPUUsage.rst:354 ../../../AMDGPUUsage.rst:361
#: ../../../AMDGPUUsage.rst:368 ../../../AMDGPUUsage.rst:398
#: ../../../AMDGPUUsage.rst:403 ../../../AMDGPUUsage.rst:406
#: ../../../AMDGPUUsage.rst:409 ../../../AMDGPUUsage.rst:418
#: ../../../AMDGPUUsage.rst:423 ../../../AMDGPUUsage.rst:426
#: ../../../AMDGPUUsage.rst:433 ../../../AMDGPUUsage.rst:439
#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:452
#: ../../../AMDGPUUsage.rst:577 ../../../AMDGPUUsage.rst:605
#: ../../../AMDGPUUsage.rst:624
msgid "Absolute flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:329
msgid "Radeon Vega Frontier Edition"
msgstr ""

#: ../../../AMDGPUUsage.rst:331
msgid "Radeon RX Vega 56"
msgstr ""

#: ../../../AMDGPUUsage.rst:332
msgid "Radeon RX Vega 64"
msgstr ""

#: ../../../AMDGPUUsage.rst:333
msgid "Radeon RX Vega 64 Liquid"
msgstr ""

#: ../../../AMDGPUUsage.rst:335
msgid "Radeon Instinct MI25"
msgstr ""

#: ../../../AMDGPUUsage.rst:336 ../../../AMDGPUUsage.rst:578
#: ../../../AMDGPUUsage.rst:2428
msgid "``gfx902``"
msgstr ""

#: ../../../AMDGPUUsage.rst:336
msgid "Ryzen 3 2200G"
msgstr ""

#: ../../../AMDGPUUsage.rst:337
msgid "Ryzen 5 2400G"
msgstr ""

#: ../../../AMDGPUUsage.rst:339 ../../../AMDGPUUsage.rst:579
#: ../../../AMDGPUUsage.rst:2429
msgid "``gfx904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:346 ../../../AMDGPUUsage.rst:580
#: ../../../AMDGPUUsage.rst:2430
msgid "``gfx906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:346 ../../../AMDGPUUsage.rst:350
#: ../../../AMDGPUUsage.rst:361 ../../../AMDGPUUsage.rst:382
#: ../../../AMDGPUUsage.rst:389 ../../../AMDGPUUsage.rst:599
#: ../../../AMDGPUUsage.rst:742
msgid "sramecc"
msgstr ""

#: ../../../AMDGPUUsage.rst:346
msgid "Radeon Instinct MI50"
msgstr ""

#: ../../../AMDGPUUsage.rst:347
msgid "Radeon Instinct MI60"
msgstr ""

#: ../../../AMDGPUUsage.rst:348
msgid "Radeon VII"
msgstr ""

#: ../../../AMDGPUUsage.rst:349
msgid "Radeon Pro VII"
msgstr ""

#: ../../../AMDGPUUsage.rst:350 ../../../AMDGPUUsage.rst:2431
msgid "``gfx908``"
msgstr ""

#: ../../../AMDGPUUsage.rst:350
msgid "AMD Instinct MI100 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:354 ../../../AMDGPUUsage.rst:581
#: ../../../AMDGPUUsage.rst:2432
msgid "``gfx909``"
msgstr ""

#: ../../../AMDGPUUsage.rst:361 ../../../AMDGPUUsage.rst:2446
msgid "``gfx90a``"
msgstr ""

#: ../../../AMDGPUUsage.rst:362 ../../../AMDGPUUsage.rst:383
#: ../../../AMDGPUUsage.rst:390 ../../../AMDGPUUsage.rst:600
#: ../../../AMDGPUUsage.rst:754
msgid "tgsplit"
msgstr ""

#: ../../../AMDGPUUsage.rst:364
msgid "kernarg preload (except MI210)"
msgstr ""

#: ../../../AMDGPUUsage.rst:364 ../../../AMDGPUUsage.rst:385
#: ../../../AMDGPUUsage.rst:392 ../../../AMDGPUUsage.rst:464
#: ../../../AMDGPUUsage.rst:471 ../../../AMDGPUUsage.rst:478
#: ../../../AMDGPUUsage.rst:485 ../../../AMDGPUUsage.rst:494
#: ../../../AMDGPUUsage.rst:501 ../../../AMDGPUUsage.rst:508
#: ../../../AMDGPUUsage.rst:515 ../../../AMDGPUUsage.rst:524
#: ../../../AMDGPUUsage.rst:531 ../../../AMDGPUUsage.rst:538
#: ../../../AMDGPUUsage.rst:550 ../../../AMDGPUUsage.rst:601
#: ../../../AMDGPUUsage.rst:635 ../../../AMDGPUUsage.rst:665
msgid "Packed work-item IDs"
msgstr ""

#: ../../../AMDGPUUsage.rst:361
msgid "AMD Instinct MI210 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:362
msgid "AMD Instinct MI250 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:363
msgid "AMD Instinct MI250X Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:368 ../../../AMDGPUUsage.rst:582
#: ../../../AMDGPUUsage.rst:2433
msgid "``gfx90c``"
msgstr ""

#: ../../../AMDGPUUsage.rst:368
msgid "Ryzen 7 4700G"
msgstr ""

#: ../../../AMDGPUUsage.rst:369
msgid "Ryzen 7 4700GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:370
msgid "Ryzen 5 4600G"
msgstr ""

#: ../../../AMDGPUUsage.rst:371
msgid "Ryzen 5 4600GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:372
msgid "Ryzen 3 4300G"
msgstr ""

#: ../../../AMDGPUUsage.rst:373
msgid "Ryzen 3 4300GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:374
msgid "Ryzen Pro 4000G"
msgstr ""

#: ../../../AMDGPUUsage.rst:375
msgid "Ryzen 7 Pro 4700G"
msgstr ""

#: ../../../AMDGPUUsage.rst:376
msgid "Ryzen 7 Pro 4750GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:377
msgid "Ryzen 5 Pro 4650G"
msgstr ""

#: ../../../AMDGPUUsage.rst:378
msgid "Ryzen 5 Pro 4650GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:379
msgid "Ryzen 3 Pro 4350G"
msgstr ""

#: ../../../AMDGPUUsage.rst:380
msgid "Ryzen 3 Pro 4350GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:382 ../../../AMDGPUUsage.rst:599
#: ../../../AMDGPUUsage.rst:2459
msgid "``gfx942``"
msgstr ""

#: ../../../AMDGPUUsage.rst:385 ../../../AMDGPUUsage.rst:392
#: ../../../AMDGPUUsage.rst:602
msgid "kernarg preload"
msgstr ""

#: ../../../AMDGPUUsage.rst:382 ../../../AMDGPUUsage.rst:389
#: ../../../AMDGPUUsage.rst:461 ../../../AMDGPUUsage.rst:468
#: ../../../AMDGPUUsage.rst:475 ../../../AMDGPUUsage.rst:482
#: ../../../AMDGPUUsage.rst:491 ../../../AMDGPUUsage.rst:498
#: ../../../AMDGPUUsage.rst:505 ../../../AMDGPUUsage.rst:512
#: ../../../AMDGPUUsage.rst:521 ../../../AMDGPUUsage.rst:528
#: ../../../AMDGPUUsage.rst:535 ../../../AMDGPUUsage.rst:547
#: ../../../AMDGPUUsage.rst:599 ../../../AMDGPUUsage.rst:633
#: ../../../AMDGPUUsage.rst:663
msgid "Architected flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:382
msgid "AMD Instinct MI300X"
msgstr ""

#: ../../../AMDGPUUsage.rst:383
msgid "AMD Instinct MI300A"
msgstr ""

#: ../../../AMDGPUUsage.rst:389 ../../../AMDGPUUsage.rst:600
#: ../../../AMDGPUUsage.rst:2462
msgid "``gfx950``"
msgstr ""

#: ../../../AMDGPUUsage.rst:396
msgid "**GCN GFX10.1 (RDNA 1)** [AMD-GCN-GFX10-RDNA1]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:398 ../../../AMDGPUUsage.rst:605
#: ../../../AMDGPUUsage.rst:2434
msgid "``gfx1010``"
msgstr ""

#: ../../../AMDGPUUsage.rst:398 ../../../AMDGPUUsage.rst:402
#: ../../../AMDGPUUsage.rst:406 ../../../AMDGPUUsage.rst:409
#: ../../../AMDGPUUsage.rst:418 ../../../AMDGPUUsage.rst:423
#: ../../../AMDGPUUsage.rst:426 ../../../AMDGPUUsage.rst:433
#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:446
#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:461
#: ../../../AMDGPUUsage.rst:468 ../../../AMDGPUUsage.rst:475
#: ../../../AMDGPUUsage.rst:482 ../../../AMDGPUUsage.rst:491
#: ../../../AMDGPUUsage.rst:498 ../../../AMDGPUUsage.rst:505
#: ../../../AMDGPUUsage.rst:512 ../../../AMDGPUUsage.rst:521
#: ../../../AMDGPUUsage.rst:528 ../../../AMDGPUUsage.rst:607
#: ../../../AMDGPUUsage.rst:625 ../../../AMDGPUUsage.rst:634
#: ../../../AMDGPUUsage.rst:664 ../../../AMDGPUUsage.rst:736
msgid "cumode"
msgstr ""

#: ../../../AMDGPUUsage.rst:399 ../../../AMDGPUUsage.rst:403
#: ../../../AMDGPUUsage.rst:407 ../../../AMDGPUUsage.rst:410
#: ../../../AMDGPUUsage.rst:419 ../../../AMDGPUUsage.rst:424
#: ../../../AMDGPUUsage.rst:427 ../../../AMDGPUUsage.rst:434
#: ../../../AMDGPUUsage.rst:440 ../../../AMDGPUUsage.rst:447
#: ../../../AMDGPUUsage.rst:453 ../../../AMDGPUUsage.rst:462
#: ../../../AMDGPUUsage.rst:469 ../../../AMDGPUUsage.rst:476
#: ../../../AMDGPUUsage.rst:483 ../../../AMDGPUUsage.rst:492
#: ../../../AMDGPUUsage.rst:499 ../../../AMDGPUUsage.rst:506
#: ../../../AMDGPUUsage.rst:513 ../../../AMDGPUUsage.rst:522
#: ../../../AMDGPUUsage.rst:529 ../../../AMDGPUUsage.rst:606
#: ../../../AMDGPUUsage.rst:624 ../../../AMDGPUUsage.rst:633
#: ../../../AMDGPUUsage.rst:663 ../../../AMDGPUUsage.rst:759
msgid "wavefrontsize64"
msgstr ""

#: ../../../AMDGPUUsage.rst:398
msgid "Radeon Pro 5600 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:399
msgid "Radeon RX 5600M"
msgstr ""

#: ../../../AMDGPUUsage.rst:400
msgid "Radeon RX 5700"
msgstr ""

#: ../../../AMDGPUUsage.rst:401
msgid "Radeon RX 5700 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:402 ../../../AMDGPUUsage.rst:606
#: ../../../AMDGPUUsage.rst:2435
msgid "``gfx1011``"
msgstr ""

#: ../../../AMDGPUUsage.rst:402
msgid "Radeon Pro V520"
msgstr ""

#: ../../../AMDGPUUsage.rst:403
msgid "Radeon Pro 5600M"
msgstr ""

#: ../../../AMDGPUUsage.rst:406 ../../../AMDGPUUsage.rst:607
#: ../../../AMDGPUUsage.rst:2436
msgid "``gfx1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:406
msgid "Radeon RX 5500"
msgstr ""

#: ../../../AMDGPUUsage.rst:407
msgid "Radeon RX 5500 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:409 ../../../AMDGPUUsage.rst:608
#: ../../../AMDGPUUsage.rst:2449
msgid "``gfx1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:416
msgid "**GCN GFX10.3 (RDNA 2)** [AMD-GCN-GFX10-RDNA2]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:418 ../../../AMDGPUUsage.rst:624
#: ../../../AMDGPUUsage.rst:2437
msgid "``gfx1030``"
msgstr ""

#: ../../../AMDGPUUsage.rst:418
msgid "Radeon RX 6800"
msgstr ""

#: ../../../AMDGPUUsage.rst:419
msgid "Radeon RX 6800 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:420
msgid "Radeon RX 6900 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:421
msgid "Radeon PRO W6800"
msgstr ""

#: ../../../AMDGPUUsage.rst:422
msgid "Radeon PRO V620"
msgstr ""

#: ../../../AMDGPUUsage.rst:423 ../../../AMDGPUUsage.rst:625
#: ../../../AMDGPUUsage.rst:2438
msgid "``gfx1031``"
msgstr ""

#: ../../../AMDGPUUsage.rst:423
msgid "Radeon RX 6700 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:426 ../../../AMDGPUUsage.rst:626
#: ../../../AMDGPUUsage.rst:2439
msgid "``gfx1032``"
msgstr ""

#: ../../../AMDGPUUsage.rst:433 ../../../AMDGPUUsage.rst:627
#: ../../../AMDGPUUsage.rst:2440
msgid "``gfx1033``"
msgstr ""

#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:628
#: ../../../AMDGPUUsage.rst:2445
msgid "``gfx1034``"
msgstr ""

#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:629
#: ../../../AMDGPUUsage.rst:2444
msgid "``gfx1035``"
msgstr ""

#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:630
#: ../../../AMDGPUUsage.rst:2452
msgid "``gfx1036``"
msgstr ""

#: ../../../AMDGPUUsage.rst:459
msgid "**GCN GFX11 (RDNA 3)** [AMD-GCN-GFX11-RDNA3]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:461 ../../../AMDGPUUsage.rst:633
#: ../../../AMDGPUUsage.rst:642 ../../../AMDGPUUsage.rst:649
#: ../../../AMDGPUUsage.rst:657 ../../../AMDGPUUsage.rst:2448
msgid "``gfx1100``"
msgstr ""

#: ../../../AMDGPUUsage.rst:461
msgid "Radeon PRO W7900 Dual Slot"
msgstr ""

#: ../../../AMDGPUUsage.rst:462
msgid "Radeon PRO W7900"
msgstr ""

#: ../../../AMDGPUUsage.rst:463
msgid "Radeon PRO W7800"
msgstr ""

#: ../../../AMDGPUUsage.rst:464
msgid "Radeon RX 7900 XTX"
msgstr ""

#: ../../../AMDGPUUsage.rst:465
msgid "Radeon RX 7900 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:466
msgid "Radeon RX 7900 GRE"
msgstr ""

#: ../../../AMDGPUUsage.rst:468 ../../../AMDGPUUsage.rst:634
#: ../../../AMDGPUUsage.rst:643 ../../../AMDGPUUsage.rst:650
#: ../../../AMDGPUUsage.rst:658 ../../../AMDGPUUsage.rst:2453
msgid "``gfx1101``"
msgstr ""

#: ../../../AMDGPUUsage.rst:475 ../../../AMDGPUUsage.rst:635
#: ../../../AMDGPUUsage.rst:651 ../../../AMDGPUUsage.rst:659
#: ../../../AMDGPUUsage.rst:2454
msgid "``gfx1102``"
msgstr ""

#: ../../../AMDGPUUsage.rst:482 ../../../AMDGPUUsage.rst:636
#: ../../../AMDGPUUsage.rst:652 ../../../AMDGPUUsage.rst:660
#: ../../../AMDGPUUsage.rst:2451
msgid "``gfx1103``"
msgstr ""

#: ../../../AMDGPUUsage.rst:489
msgid "**GCN GFX11 (RDNA 3.5)** [AMD-GCN-GFX11-RDNA3.5]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:491 ../../../AMDGPUUsage.rst:637
#: ../../../AMDGPUUsage.rst:2450
msgid "``gfx1150``"
msgstr ""

#: ../../../AMDGPUUsage.rst:491
msgid "Radeon 890M"
msgstr ""

#: ../../../AMDGPUUsage.rst:498 ../../../AMDGPUUsage.rst:638
#: ../../../AMDGPUUsage.rst:644 ../../../AMDGPUUsage.rst:2457
msgid "``gfx1151``"
msgstr ""

#: ../../../AMDGPUUsage.rst:498
msgid "Radeon 8060S"
msgstr ""

#: ../../../AMDGPUUsage.rst:505 ../../../AMDGPUUsage.rst:639
msgid "``gfx1152``"
msgstr ""

#: ../../../AMDGPUUsage.rst:505
msgid "Radeon 860M"
msgstr ""

#: ../../../AMDGPUUsage.rst:512 ../../../AMDGPUUsage.rst:640
msgid "``gfx1153``"
msgstr ""

#: ../../../AMDGPUUsage.rst:519
msgid "**GCN GFX12 (RDNA 4)** [AMD-GCN-GFX12-RDNA4]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:521 ../../../AMDGPUUsage.rst:663
#: ../../../AMDGPUUsage.rst:2455
msgid "``gfx1200``"
msgstr ""

#: ../../../AMDGPUUsage.rst:521
msgid "Radeon RX 9060"
msgstr ""

#: ../../../AMDGPUUsage.rst:522
msgid "Radeon RX 9060 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:528 ../../../AMDGPUUsage.rst:664
#: ../../../AMDGPUUsage.rst:2461
msgid "``gfx1201``"
msgstr ""

#: ../../../AMDGPUUsage.rst:528
msgid "Radeon RX 9070"
msgstr ""

#: ../../../AMDGPUUsage.rst:529
msgid "Radeon RX 9070 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:530
msgid "Radeon RX 9070 GRE"
msgstr ""

#: ../../../AMDGPUUsage.rst:535 ../../../AMDGPUUsage.rst:2456
msgid "``gfx1250``"
msgstr ""

#: ../../../AMDGPUUsage.rst:541 ../../../AMDGPUUsage.rst:553
msgid "Globally Accessible Scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:544 ../../../AMDGPUUsage.rst:556
msgid "Workgroup Clusters"
msgstr ""

#: ../../../AMDGPUUsage.rst:547 ../../../AMDGPUUsage.rst:2473
msgid "``gfx1251``"
msgstr ""

#: ../../../AMDGPUUsage.rst:561
msgid ""
"Generic processors allow execution of a single code object on any of the "
"processors that it supports. Such code objects may not perform as well as "
"those for the non-generic processors."
msgstr ""

#: ../../../AMDGPUUsage.rst:564
msgid ""
"Generic processors are only available on code object V6 and above (see :ref:"
"`amdgpu-elf-code-object`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:566
msgid ""
"Generic processor code objects are versioned. See :ref:`amdgpu-generic-"
"processor-versioning` for more information on how versioning works."
msgstr ""

#: ../../../AMDGPUUsage.rst:568
msgid "AMDGPU Generic Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:572
msgid "Supported Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:572 ../../../AMDGPUUsage.rst:1550
msgid "Target Restrictions"
msgstr ""

#: ../../../AMDGPUUsage.rst:577 ../../../AMDGPUUsage.rst:2464
msgid "``gfx9-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:577
msgid ""
"``v_mad_mix`` instructions are not available on ``gfx900``, ``gfx902``, "
"``gfx909``, ``gfx90c``"
msgstr ""

#: ../../../AMDGPUUsage.rst:581
msgid "``v_fma_mix`` instructions are not available on ``gfx904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:583
msgid "sramecc is not available on ``gfx906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:585
msgid "The following instructions are not available on ``gfx906``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:588
msgid "``v_fmac_f32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:589
msgid "``v_xnor_b32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:590 ../../../AMDGPUUsage.rst:609
msgid "``v_dot4_i32_i8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:591 ../../../AMDGPUUsage.rst:610
msgid "``v_dot8_i32_i4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:592 ../../../AMDGPUUsage.rst:611
msgid "``v_dot2_i32_i16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:593 ../../../AMDGPUUsage.rst:612
msgid "``v_dot2_u32_u16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:594 ../../../AMDGPUUsage.rst:615
msgid "``v_dot4_u32_u8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:595 ../../../AMDGPUUsage.rst:616
msgid "``v_dot8_u32_u4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:596 ../../../AMDGPUUsage.rst:617
msgid "``v_dot2_f32_f16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:599 ../../../AMDGPUUsage.rst:2474
msgid "``gfx9-4-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:599
msgid ""
"FP8 and BF8 instructions, FP8 and BF8 conversion instructions, as well as "
"instructions with XF32 format support are not available."
msgstr ""

#: ../../../AMDGPUUsage.rst:605 ../../../AMDGPUUsage.rst:2465
msgid "``gfx10-1-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:605
msgid ""
"The following instructions are not available on ``gfx1011`` and ``gfx1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:613
msgid "``v_dot2c_f32_f16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:614
msgid "``v_dot4c_i32_i8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:619
msgid "BVH Ray Tracing instructions are not available on ``gfx1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:624 ../../../AMDGPUUsage.rst:2466
msgid "``gfx10-3-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:624 ../../../AMDGPUUsage.rst:663
msgid "No restrictions."
msgstr ""

#: ../../../AMDGPUUsage.rst:633 ../../../AMDGPUUsage.rst:2467
msgid "``gfx11-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:633
msgid ""
"Various codegen pessimizations are applied to work around some hazards "
"specific to some targets within this family."
msgstr ""

#: ../../../AMDGPUUsage.rst:640
msgid "Not all VGPRs can be used on:"
msgstr ""

#: ../../../AMDGPUUsage.rst:646
msgid "SALU floating point instructions are not available on:"
msgstr ""

#: ../../../AMDGPUUsage.rst:654
msgid "SGPRs are not supported for src1 in dpp instructions for:"
msgstr ""

#: ../../../AMDGPUUsage.rst:663 ../../../AMDGPUUsage.rst:2472
msgid "``gfx12-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:673
msgid "Generic Processor Versioning"
msgstr ""

#: ../../../AMDGPUUsage.rst:675
msgid ""
"Generic processor (see :ref:`amdgpu-generic-processor-table`) code objects "
"are versioned (see :ref:`amdgpu-elf-header-e_flags-table-v6-onwards`) "
"between 1 and 255. The version of non-generic code objects is always set to "
"0."
msgstr ""

#: ../../../AMDGPUUsage.rst:678
msgid ""
"For a generic code object, adding a new supported processor may require the "
"code generated for the generic target to be changed so it can continue to "
"execute on the previously supported processors as well as on the new one. "
"When this happens, the generic code object version number is incremented at "
"the same time as the generic target is updated."
msgstr ""

#: ../../../AMDGPUUsage.rst:682
msgid ""
"Each supported processor of a generic target is mapped to the version it was "
"introduced in. A generic code object can execute on a supported processor if "
"the version of the code object being loaded is greater than or equal to the "
"version in which the processor was added to the generic target."
msgstr ""

#: ../../../AMDGPUUsage.rst:689
msgid "Target Features"
msgstr ""

#: ../../../AMDGPUUsage.rst:691
msgid ""
"Target features control how code is generated to support certain processor "
"specific features. Not all target features are supported by all processors. "
"The runtime must ensure that the features supported by the device used to "
"execute the code match the features enabled when generating the code. A "
"mismatch of features may result in incorrect execution, or a reduction in "
"performance."
msgstr ""

#: ../../../AMDGPUUsage.rst:698
msgid ""
"The target features supported by each processor are listed in :ref:`amdgpu-"
"processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:701
msgid ""
"Target features are controlled by exactly one of the following Clang options:"
msgstr ""

#: ../../../AMDGPUUsage.rst:704
msgid "``-mcpu=<target-id>`` or ``--offload-arch=<target-id>``"
msgstr ""

#: ../../../AMDGPUUsage.rst:706
msgid ""
"The ``-mcpu`` and ``--offload-arch`` can specify the target feature as "
"optional components of the target ID. If omitted, the target feature has the "
"``any`` value. See :ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:710
msgid "``-m[no-]<target-feature>``"
msgstr ""

#: ../../../AMDGPUUsage.rst:712
msgid ""
"Target features not specified by the target ID are specified using a "
"separate option. These target features can have an ``on`` or ``off`` value.  "
"``on`` is specified by omitting the ``no-`` prefix, and ``off`` is specified "
"by including the ``no-`` prefix. The default if not specified is ``off``."
msgstr ""

#: ../../../AMDGPUUsage.rst:718 ../../../AMDGPUUsage.rst:2954
#: ../../../AMDGPUUsage.rst:3798
msgid "For example:"
msgstr ""

#: ../../../AMDGPUUsage.rst:720
msgid "``-mcpu=gfx908:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:721
msgid "Enable the ``xnack`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:722
msgid "``-mcpu=gfx908:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:723
msgid "Disable the ``xnack`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:724
msgid "``-mcumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:725
msgid "Enable the ``cumode`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:789
msgid "``-mno-cumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:727
msgid "Disable the ``cumode`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:729
msgid "AMDGPU Target Features"
msgstr ""

#: ../../../AMDGPUUsage.rst:733
msgid "Target Feature"
msgstr ""

#: ../../../AMDGPUUsage.rst:733
msgid "Clang Option to Control"
msgstr ""

#: ../../../AMDGPUUsage.rst:734 ../../../AMDGPUUsage.rst:2169
#: ../../../AMDGPUUsage.rst:2272 ../../../AMDGPUUsage.rst:2299
#: ../../../AMDGPUUsage.rst:2334 ../../../AMDGPUUsage.rst:2361
#: ../../../AMDGPUUsage.rst:2393 ../../../AMDGPUUsage.rst:2486
#: ../../../AMDGPUUsage.rst:2576 ../../../AMDGPUUsage.rst:2593
#: ../../../AMDGPUUsage.rst:2742 ../../../AMDGPUUsage.rst:2757
#: ../../../AMDGPUUsage.rst:2783 ../../../AMDGPUUsage.rst:19529
msgid "Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:736
msgid "``-m[no-]cumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:736
msgid ""
"Control the wavefront execution mode used when generating code for kernels. "
"When disabled native WGP wavefront execution mode is used, when enabled CU "
"wavefront execution mode is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:742 ../../../AMDGPUUsage.rst:764
msgid "``-mcpu``"
msgstr ""

#: ../../../AMDGPUUsage.rst:743 ../../../AMDGPUUsage.rst:765
msgid "``--offload-arch``"
msgstr ""

#: ../../../AMDGPUUsage.rst:742
msgid ""
"If specified, generate code that can only be loaded and executed in a "
"process that has a matching setting for SRAMECC."
msgstr ""

#: ../../../AMDGPUUsage.rst:746
msgid ""
"If not specified for code object V2 to V3, generate code that can be loaded "
"and executed in a process with SRAMECC enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:750
msgid ""
"If not specified for code object V4 or above, generate code that can be "
"loaded and executed in a process with either setting of SRAMECC."
msgstr ""

#: ../../../AMDGPUUsage.rst:754
msgid "``-m[no-]tgsplit``"
msgstr ""

#: ../../../AMDGPUUsage.rst:754
msgid ""
"Enable/disable generating code that assumes work-groups are launched in "
"threadgroup split mode. When enabled the waves of a work-group may be "
"launched in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:759
msgid "``-m[no-]wavefrontsize64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:759
msgid ""
"Control the wavefront size used when generating code for kernels. When "
"disabled native wavefront size 32 is used, when enabled wavefront size 64 is "
"used."
msgstr ""

#: ../../../AMDGPUUsage.rst:764
msgid ""
"If specified, generate code that can only be loaded and executed in a "
"process that has a matching setting for XNACK replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:768
msgid ""
"If not specified for code object V2 to V3, generate code that can be loaded "
"and executed in a process with XNACK replay enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:772
msgid ""
"If not specified for code object V4 or above, generate code that can be "
"loaded and executed in a process with either setting of XNACK replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:776
msgid ""
"XNACK replay can be used for demand paging and page migration. If enabled in "
"the device, then if a page fault occurs the code may execute incorrectly "
"unless generated with XNACK replay enabled, or generated for code object V4 "
"or above without specifying XNACK replay. Executing code that was generated "
"with XNACK replay enabled, or generated for code object V4 or above without "
"specifying XNACK replay, on a device that does not have XNACK replay enabled "
"will execute correctly but may be less performant than code generated for "
"XNACK replay disabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:794 ../../../AMDGPUUsage.rst:2696
msgid "Target ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:796
msgid ""
"AMDGPU supports target IDs. See `Clang Offload Bundler <https://clang.llvm."
"org/docs/ClangOffloadBundler.html>`_ for a general description. The AMDGPU "
"target specific information is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:804
msgid "**processor**"
msgstr ""

#: ../../../AMDGPUUsage.rst:801
msgid ""
"Is an AMDGPU processor or alternative processor name specified in :ref:"
"`amdgpu-processor-table`. The non-canonical form target ID allows both the "
"primary processor and alternative processor names. The canonical form target "
"ID only allows the primary processor name."
msgstr ""

#: ../../../AMDGPUUsage.rst:814
msgid "**target-feature**"
msgstr ""

#: ../../../AMDGPUUsage.rst:807
msgid ""
"Is a target feature name specified in :ref:`amdgpu-target-features-table` "
"that is supported by the processor. The target features supported by each "
"processor is specified in :ref:`amdgpu-processor-table`. Those that can be "
"specified in a target ID are marked as being controlled by ``-mcpu`` and ``--"
"offload-arch``. Each target feature must appear at most once in a target ID. "
"The non-canonical form target ID allows the target features to be specified "
"in any order. The canonical form target ID requires the target features to "
"be specified in alphabetical order."
msgstr ""

#: ../../../AMDGPUUsage.rst:819
msgid "Code Object V2 to V3 Target ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:821
msgid ""
"The target ID syntax for code object V2 to V3 is the same as defined in "
"`Clang Offload Bundler <https://clang.llvm.org/docs/ClangOffloadBundler."
"html>`_ except when used in the :ref:`amdgpu-assembler-directive-amdgcn-"
"target` assembler directive and the bundle entry ID. In those cases it has "
"the following BNF syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:831
msgid ""
"Where a target feature is omitted if *Off* and present if *On* or *Any*."
msgstr ""

#: ../../../AMDGPUUsage.rst:835
msgid ""
"The code object V2 to V3 cannot represent *Any* and treats it the same as "
"*On*."
msgstr ""

#: ../../../AMDGPUUsage.rst:841
msgid "Embedding Bundled Code Objects"
msgstr ""

#: ../../../AMDGPUUsage.rst:843
msgid ""
"AMDGPU supports the HIP and OpenMP languages that perform code object "
"embedding as described in `Clang Offload Bundler <https://clang.llvm.org/"
"docs/ClangOffloadBundler.html>`_."
msgstr ""

#: ../../../AMDGPUUsage.rst:849
msgid ""
"The target ID syntax used for code object V2 to V3 for a bundle entry ID "
"differs from that used elsewhere. See :ref:`amdgpu-target-id-v2-v3`."
msgstr ""

#: ../../../AMDGPUUsage.rst:855
msgid "Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:857
msgid ""
"The AMDGPU architecture supports a number of memory address spaces. The "
"address space names use the OpenCL standard names, with some additions."
msgstr ""

#: ../../../AMDGPUUsage.rst:860
msgid ""
"The AMDGPU address spaces correspond to target architecture specific LLVM "
"address space numbers used in LLVM IR."
msgstr ""

#: ../../../AMDGPUUsage.rst:863
msgid ""
"The AMDGPU address spaces are described in :ref:`amdgpu-address-spaces-"
"table`. Only 64-bit process address spaces are supported for the ``amdgcn`` "
"target."
msgstr ""

#: ../../../AMDGPUUsage.rst:867
msgid "AMDGPU Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:871
msgid "64-Bit Process Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:873 ../../../AMDGPUUsage.rst:3162
msgid "Address Space Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:873
msgid "LLVM IR Address Space Number"
msgstr ""

#: ../../../AMDGPUUsage.rst:873 ../../../AMDGPUUsage.rst:5041
msgid "HSA Segment Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:873 ../../../AMDGPUUsage.rst:5041
msgid "Hardware Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:873 ../../../AMDGPUUsage.rst:5041
msgid "Address Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:873 ../../../AMDGPUUsage.rst:5041
msgid "NULL Value"
msgstr ""

#: ../../../AMDGPUUsage.rst:876 ../../../AMDGPUUsage.rst:5049
msgid "Generic"
msgstr ""

#: ../../../AMDGPUUsage.rst:876 ../../../AMDGPUUsage.rst:883
#: ../../../AMDGPUUsage.rst:2156 ../../../AMDGPUUsage.rst:2172
#: ../../../AMDGPUUsage.rst:2176 ../../../AMDGPUUsage.rst:2181
#: ../../../AMDGPUUsage.rst:2182 ../../../AMDGPUUsage.rst:2880
#: ../../../AMDGPUUsage.rst:3014 ../../../AMDGPUUsage.rst:5654
#: ../../../AMDGPUUsage.rst:5974 ../../../AMDGPUUsage.rst:5993
#: ../../../AMDGPUUsage.rst:6004 ../../../AMDGPUUsage.rst:6022
#: ../../../AMDGPUUsage.rst:20377 ../../../AMDGPUUsage.rst:20379
#: ../../../AMDGPUUsage.rst:20381 ../../../AMDGPUUsage.rst:20383
#: ../../../AMDGPUUsage.rst:20385 ../../../AMDGPUUsage.rst:20388
#: ../../../AMDGPUUsage.rst:20390 ../../../AMDGPUUsage.rst:20392
#: ../../../AMDGPUUsage.rst:20394 ../../../AMDGPUUsage.rst:20396
#: ../../../AMDGPUUsage.rst:20399 ../../../AMDGPUUsage.rst:20405
#: ../../../AMDGPUUsage.rst:20407 ../../../AMDGPUUsage.rst:20409
#: ../../../AMDGPUUsage.rst:20412 ../../../AMDGPUUsage.rst:20416
#: ../../../AMDGPUUsage.rst:20418 ../../../AMDGPUUsage.rst:20420
#: ../../../AMDGPUUsage.rst:20422 ../../../AMDGPUUsage.rst:20446
#: ../../../AMDGPUUsage.rst:20450 ../../../AMDGPUUsage.rst:20454
#: ../../../AMDGPUUsage.rst:20466 ../../../AMDGPUUsage.rst:20468
#: ../../../AMDGPUUsage.rst:20482 ../../../AMDGPUUsage.rst:20484
#: ../../../AMDGPUUsage.rst:20487 ../../../AMDGPUUsage.rst:20489
#: ../../../AMDGPUUsage.rst:20491 ../../../AMDGPUUsage.rst:20493
#: ../../../AMDGPUUsage.rst:20495 ../../../AMDGPUUsage.rst:20497
#: ../../../AMDGPUUsage.rst:20499 ../../../AMDGPUUsage.rst:20501
#: ../../../AMDGPUUsage.rst:20503
msgid "0"
msgstr ""

#: ../../../AMDGPUUsage.rst:876 ../../../AMDGPUUsage.rst:5049
msgid "flat"
msgstr ""

#: ../../../AMDGPUUsage.rst:876 ../../../AMDGPUUsage.rst:877
#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:2173
#: ../../../AMDGPUUsage.rst:3023 ../../../AMDGPUUsage.rst:3028
#: ../../../AMDGPUUsage.rst:3045 ../../../AMDGPUUsage.rst:3169
#: ../../../AMDGPUUsage.rst:3170 ../../../AMDGPUUsage.rst:5046
#: ../../../AMDGPUUsage.rst:5047 ../../../AMDGPUUsage.rst:5049
msgid "64"
msgstr ""

#: ../../../AMDGPUUsage.rst:876 ../../../AMDGPUUsage.rst:877
#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:5046
#: ../../../AMDGPUUsage.rst:5047 ../../../AMDGPUUsage.rst:5049
msgid "0x0000000000000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:877 ../../../AMDGPUUsage.rst:3123
#: ../../../AMDGPUUsage.rst:3124 ../../../AMDGPUUsage.rst:3169
#: ../../../AMDGPUUsage.rst:5046
msgid "Global"
msgstr ""

#: ../../../AMDGPUUsage.rst:877 ../../../AMDGPUUsage.rst:2177
#: ../../../AMDGPUUsage.rst:2595 ../../../AMDGPUUsage.rst:2881
#: ../../../AMDGPUUsage.rst:3019 ../../../AMDGPUUsage.rst:5975
#: ../../../AMDGPUUsage.rst:5987 ../../../AMDGPUUsage.rst:6005
#: ../../../AMDGPUUsage.rst:6024 ../../../AMDGPUUsage.rst:6090
#: ../../../AMDGPUUsage.rst:6113 ../../../AMDGPUUsage.rst:6116
#: ../../../AMDGPUUsage.rst:6119 ../../../AMDGPUUsage.rst:6122
#: ../../../AMDGPUUsage.rst:6125 ../../../AMDGPUUsage.rst:6157
#: ../../../AMDGPUUsage.rst:6160 ../../../AMDGPUUsage.rst:6163
#: ../../../AMDGPUUsage.rst:19765 ../../../AMDGPUUsage.rst:20414
#: ../../../AMDGPUUsage.rst:20435 ../../../AMDGPUUsage.rst:20438
#: ../../../AMDGPUUsage.rst:20462 ../../../AMDGPUUsage.rst:20464
#: ../../../AMDGPUUsage.rst:20478 ../../../AMDGPUUsage.rst:20480
msgid "1"
msgstr ""

#: ../../../AMDGPUUsage.rst:877 ../../../AMDGPUUsage.rst:5046
#: ../../../AMDGPUUsage.rst:6726 ../../../AMDGPUUsage.rst:6754
#: ../../../AMDGPUUsage.rst:6788 ../../../AMDGPUUsage.rst:6791
#: ../../../AMDGPUUsage.rst:6793 ../../../AMDGPUUsage.rst:6801
#: ../../../AMDGPUUsage.rst:6811 ../../../AMDGPUUsage.rst:6814
#: ../../../AMDGPUUsage.rst:6832 ../../../AMDGPUUsage.rst:6882
#: ../../../AMDGPUUsage.rst:6885 ../../../AMDGPUUsage.rst:6903
#: ../../../AMDGPUUsage.rst:7061 ../../../AMDGPUUsage.rst:7064
#: ../../../AMDGPUUsage.rst:7086 ../../../AMDGPUUsage.rst:7128
#: ../../../AMDGPUUsage.rst:7131 ../../../AMDGPUUsage.rst:7153
#: ../../../AMDGPUUsage.rst:7284 ../../../AMDGPUUsage.rst:7287
#: ../../../AMDGPUUsage.rst:7363 ../../../AMDGPUUsage.rst:7654
#: ../../../AMDGPUUsage.rst:7659 ../../../AMDGPUUsage.rst:7731
#: ../../../AMDGPUUsage.rst:7822 ../../../AMDGPUUsage.rst:7827
#: ../../../AMDGPUUsage.rst:7986 ../../../AMDGPUUsage.rst:8014
#: ../../../AMDGPUUsage.rst:8048 ../../../AMDGPUUsage.rst:8050
#: ../../../AMDGPUUsage.rst:8061 ../../../AMDGPUUsage.rst:8063
#: ../../../AMDGPUUsage.rst:8065 ../../../AMDGPUUsage.rst:8069
#: ../../../AMDGPUUsage.rst:8076 ../../../AMDGPUUsage.rst:8080
#: ../../../AMDGPUUsage.rst:8089 ../../../AMDGPUUsage.rst:8092
#: ../../../AMDGPUUsage.rst:8175 ../../../AMDGPUUsage.rst:8199
#: ../../../AMDGPUUsage.rst:8292 ../../../AMDGPUUsage.rst:8299
#: ../../../AMDGPUUsage.rst:8378 ../../../AMDGPUUsage.rst:8402
#: ../../../AMDGPUUsage.rst:8718 ../../../AMDGPUUsage.rst:8725
#: ../../../AMDGPUUsage.rst:8762 ../../../AMDGPUUsage.rst:8806
#: ../../../AMDGPUUsage.rst:8861 ../../../AMDGPUUsage.rst:8868
#: ../../../AMDGPUUsage.rst:8906 ../../../AMDGPUUsage.rst:8948
#: ../../../AMDGPUUsage.rst:9181 ../../../AMDGPUUsage.rst:9188
#: ../../../AMDGPUUsage.rst:9335 ../../../AMDGPUUsage.rst:9400
#: ../../../AMDGPUUsage.rst:9949 ../../../AMDGPUUsage.rst:9954
#: ../../../AMDGPUUsage.rst:10049 ../../../AMDGPUUsage.rst:10142
#: ../../../AMDGPUUsage.rst:10147 ../../../AMDGPUUsage.rst:10307
#: ../../../AMDGPUUsage.rst:10335 ../../../AMDGPUUsage.rst:10372
#: ../../../AMDGPUUsage.rst:10374 ../../../AMDGPUUsage.rst:10381
#: ../../../AMDGPUUsage.rst:10383 ../../../AMDGPUUsage.rst:10385
#: ../../../AMDGPUUsage.rst:10387 ../../../AMDGPUUsage.rst:10389
#: ../../../AMDGPUUsage.rst:10391 ../../../AMDGPUUsage.rst:10398
#: ../../../AMDGPUUsage.rst:10402 ../../../AMDGPUUsage.rst:10411
#: ../../../AMDGPUUsage.rst:10414 ../../../AMDGPUUsage.rst:10489
#: ../../../AMDGPUUsage.rst:10513 ../../../AMDGPUUsage.rst:10599
#: ../../../AMDGPUUsage.rst:10606 ../../../AMDGPUUsage.rst:10685
#: ../../../AMDGPUUsage.rst:10709 ../../../AMDGPUUsage.rst:11014
#: ../../../AMDGPUUsage.rst:11022 ../../../AMDGPUUsage.rst:11061
#: ../../../AMDGPUUsage.rst:11117 ../../../AMDGPUUsage.rst:11173
#: ../../../AMDGPUUsage.rst:11180 ../../../AMDGPUUsage.rst:11218
#: ../../../AMDGPUUsage.rst:11270 ../../../AMDGPUUsage.rst:11514
#: ../../../AMDGPUUsage.rst:11521 ../../../AMDGPUUsage.rst:11668
#: ../../../AMDGPUUsage.rst:11743 ../../../AMDGPUUsage.rst:12307
#: ../../../AMDGPUUsage.rst:12312 ../../../AMDGPUUsage.rst:12407
#: ../../../AMDGPUUsage.rst:12500 ../../../AMDGPUUsage.rst:12505
#: ../../../AMDGPUUsage.rst:12663 ../../../AMDGPUUsage.rst:12694
#: ../../../AMDGPUUsage.rst:12734 ../../../AMDGPUUsage.rst:12736
#: ../../../AMDGPUUsage.rst:12745 ../../../AMDGPUUsage.rst:12750
#: ../../../AMDGPUUsage.rst:12758 ../../../AMDGPUUsage.rst:12768
#: ../../../AMDGPUUsage.rst:12771 ../../../AMDGPUUsage.rst:12859
#: ../../../AMDGPUUsage.rst:12917 ../../../AMDGPUUsage.rst:12920
#: ../../../AMDGPUUsage.rst:12996 ../../../AMDGPUUsage.rst:13236
#: ../../../AMDGPUUsage.rst:13239 ../../../AMDGPUUsage.rst:13320
#: ../../../AMDGPUUsage.rst:13368 ../../../AMDGPUUsage.rst:13371
#: ../../../AMDGPUUsage.rst:13451 ../../../AMDGPUUsage.rst:13621
#: ../../../AMDGPUUsage.rst:13624 ../../../AMDGPUUsage.rst:13829
#: ../../../AMDGPUUsage.rst:14202 ../../../AMDGPUUsage.rst:14207
#: ../../../AMDGPUUsage.rst:14406 ../../../AMDGPUUsage.rst:14513
#: ../../../AMDGPUUsage.rst:14518 ../../../AMDGPUUsage.rst:14746
#: ../../../AMDGPUUsage.rst:14775 ../../../AMDGPUUsage.rst:14811
#: ../../../AMDGPUUsage.rst:14819 ../../../AMDGPUUsage.rst:14827
#: ../../../AMDGPUUsage.rst:14837 ../../../AMDGPUUsage.rst:14840
#: ../../../AMDGPUUsage.rst:14924 ../../../AMDGPUUsage.rst:14980
#: ../../../AMDGPUUsage.rst:14983 ../../../AMDGPUUsage.rst:15075
#: ../../../AMDGPUUsage.rst:15311 ../../../AMDGPUUsage.rst:15314
#: ../../../AMDGPUUsage.rst:15396 ../../../AMDGPUUsage.rst:15449
#: ../../../AMDGPUUsage.rst:15452 ../../../AMDGPUUsage.rst:15538
#: ../../../AMDGPUUsage.rst:15718 ../../../AMDGPUUsage.rst:15721
#: ../../../AMDGPUUsage.rst:15941 ../../../AMDGPUUsage.rst:16336
#: ../../../AMDGPUUsage.rst:16341 ../../../AMDGPUUsage.rst:16539
#: ../../../AMDGPUUsage.rst:16647 ../../../AMDGPUUsage.rst:16652
#: ../../../AMDGPUUsage.rst:16872 ../../../AMDGPUUsage.rst:16901
#: ../../../AMDGPUUsage.rst:16937 ../../../AMDGPUUsage.rst:16946
#: ../../../AMDGPUUsage.rst:16958 ../../../AMDGPUUsage.rst:16972
#: ../../../AMDGPUUsage.rst:16975 ../../../AMDGPUUsage.rst:17024
#: ../../../AMDGPUUsage.rst:17080 ../../../AMDGPUUsage.rst:17087
#: ../../../AMDGPUUsage.rst:17146 ../../../AMDGPUUsage.rst:17366
#: ../../../AMDGPUUsage.rst:17373 ../../../AMDGPUUsage.rst:17454
#: ../../../AMDGPUUsage.rst:17508 ../../../AMDGPUUsage.rst:17514
#: ../../../AMDGPUUsage.rst:17595 ../../../AMDGPUUsage.rst:17766
#: ../../../AMDGPUUsage.rst:17772 ../../../AMDGPUUsage.rst:17951
#: ../../../AMDGPUUsage.rst:18314 ../../../AMDGPUUsage.rst:18319
#: ../../../AMDGPUUsage.rst:18509 ../../../AMDGPUUsage.rst:18613
#: ../../../AMDGPUUsage.rst:18619
msgid "global"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:5050
msgid "Region"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:2178
#: ../../../AMDGPUUsage.rst:2596 ../../../AMDGPUUsage.rst:2883
#: ../../../AMDGPUUsage.rst:5976 ../../../AMDGPUUsage.rst:5989
#: ../../../AMDGPUUsage.rst:6006 ../../../AMDGPUUsage.rst:6026
#: ../../../AMDGPUUsage.rst:6068 ../../../AMDGPUUsage.rst:6071
#: ../../../AMDGPUUsage.rst:6075 ../../../AMDGPUUsage.rst:6084
#: ../../../AMDGPUUsage.rst:6087 ../../../AMDGPUUsage.rst:19766
msgid "2"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:883
#: ../../../AMDGPUUsage.rst:884 ../../../AMDGPUUsage.rst:888
#: ../../../AMDGPUUsage.rst:5050 ../../../AMDGPUUsage.rst:6110
msgid "N/A"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:5050
msgid "GDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:879
#: ../../../AMDGPUUsage.rst:881 ../../../AMDGPUUsage.rst:1566
#: ../../../AMDGPUUsage.rst:1568 ../../../AMDGPUUsage.rst:2760
#: ../../../AMDGPUUsage.rst:3014 ../../../AMDGPUUsage.rst:3019
#: ../../../AMDGPUUsage.rst:3032 ../../../AMDGPUUsage.rst:3036
#: ../../../AMDGPUUsage.rst:3039 ../../../AMDGPUUsage.rst:3052
#: ../../../AMDGPUUsage.rst:3169 ../../../AMDGPUUsage.rst:3170
#: ../../../AMDGPUUsage.rst:3171 ../../../AMDGPUUsage.rst:3172
#: ../../../AMDGPUUsage.rst:3174 ../../../AMDGPUUsage.rst:3175
#: ../../../AMDGPUUsage.rst:5044 ../../../AMDGPUUsage.rst:5045
#: ../../../AMDGPUUsage.rst:5050 ../../../AMDGPUUsage.rst:5643
#: ../../../AMDGPUUsage.rst:5839 ../../../AMDGPUUsage.rst:5862
#: ../../../AMDGPUUsage.rst:5914 ../../../AMDGPUUsage.rst:5963
msgid "32"
msgstr ""

#: ../../../AMDGPUUsage.rst:878 ../../../AMDGPUUsage.rst:5050
msgid "*not implemented for AMDHSA*"
msgstr ""

#: ../../../AMDGPUUsage.rst:879 ../../../AMDGPUUsage.rst:5045
msgid "Local"
msgstr ""

#: ../../../AMDGPUUsage.rst:879 ../../../AMDGPUUsage.rst:2179
#: ../../../AMDGPUUsage.rst:2597 ../../../AMDGPUUsage.rst:2885
#: ../../../AMDGPUUsage.rst:5977 ../../../AMDGPUUsage.rst:5991
#: ../../../AMDGPUUsage.rst:6007 ../../../AMDGPUUsage.rst:6028
#: ../../../AMDGPUUsage.rst:19767 ../../../AMDGPUUsage.rst:20458
msgid "3"
msgstr ""

#: ../../../AMDGPUUsage.rst:879 ../../../AMDGPUUsage.rst:5045
msgid "group"
msgstr ""

#: ../../../AMDGPUUsage.rst:879 ../../../AMDGPUUsage.rst:5045
msgid "LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:879 ../../../AMDGPUUsage.rst:881
#: ../../../AMDGPUUsage.rst:5045
msgid "0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:5047
msgid "Constant"
msgstr ""

#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:2180
#: ../../../AMDGPUUsage.rst:2887 ../../../AMDGPUUsage.rst:6065
#: ../../../AMDGPUUsage.rst:19705 ../../../AMDGPUUsage.rst:19706
#: ../../../AMDGPUUsage.rst:19708 ../../../AMDGPUUsage.rst:19709
#: ../../../AMDGPUUsage.rst:19710 ../../../AMDGPUUsage.rst:19711
#: ../../../AMDGPUUsage.rst:19768
msgid "4"
msgstr ""

#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:5047
#: ../../../AMDGPUUsage.rst:6729 ../../../AMDGPUUsage.rst:6757
#: ../../../AMDGPUUsage.rst:7989 ../../../AMDGPUUsage.rst:8017
#: ../../../AMDGPUUsage.rst:10310 ../../../AMDGPUUsage.rst:10338
#: ../../../AMDGPUUsage.rst:12666 ../../../AMDGPUUsage.rst:12697
#: ../../../AMDGPUUsage.rst:14749 ../../../AMDGPUUsage.rst:14778
#: ../../../AMDGPUUsage.rst:16875 ../../../AMDGPUUsage.rst:16904
msgid "constant"
msgstr ""

#: ../../../AMDGPUUsage.rst:880 ../../../AMDGPUUsage.rst:5047
msgid "*same as global*"
msgstr ""

#: ../../../AMDGPUUsage.rst:881 ../../../AMDGPUUsage.rst:5044
msgid "Private"
msgstr ""

#: ../../../AMDGPUUsage.rst:881 ../../../AMDGPUUsage.rst:2888
#: ../../../AMDGPUUsage.rst:19769
msgid "5"
msgstr ""

#: ../../../AMDGPUUsage.rst:881 ../../../AMDGPUUsage.rst:5044
#: ../../../AMDGPUUsage.rst:6728 ../../../AMDGPUUsage.rst:6756
#: ../../../AMDGPUUsage.rst:7988 ../../../AMDGPUUsage.rst:8016
#: ../../../AMDGPUUsage.rst:10309 ../../../AMDGPUUsage.rst:10337
#: ../../../AMDGPUUsage.rst:12665 ../../../AMDGPUUsage.rst:12696
#: ../../../AMDGPUUsage.rst:14748 ../../../AMDGPUUsage.rst:14777
#: ../../../AMDGPUUsage.rst:16874 ../../../AMDGPUUsage.rst:16903
msgid "private"
msgstr ""

#: ../../../AMDGPUUsage.rst:881 ../../../AMDGPUUsage.rst:5044
msgid "scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:882
msgid "Constant 32-bit"
msgstr ""

#: ../../../AMDGPUUsage.rst:882 ../../../AMDGPUUsage.rst:2889
#: ../../../AMDGPUUsage.rst:5688 ../../../AMDGPUUsage.rst:19771
msgid "6"
msgstr ""

#: ../../../AMDGPUUsage.rst:882 ../../../AMDGPUUsage.rst:885
#: ../../../AMDGPUUsage.rst:996
msgid "*TODO*"
msgstr ""

#: ../../../AMDGPUUsage.rst:882 ../../../AMDGPUUsage.rst:5044
msgid "0x00000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:883
msgid "Buffer Fat Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:883 ../../../AMDGPUUsage.rst:2891
#: ../../../AMDGPUUsage.rst:5715 ../../../AMDGPUUsage.rst:19773
msgid "7"
msgstr ""

#: ../../../AMDGPUUsage.rst:883
msgid "160"
msgstr ""

#: ../../../AMDGPUUsage.rst:884
msgid "Buffer Resource"
msgstr ""

#: ../../../AMDGPUUsage.rst:884 ../../../AMDGPUUsage.rst:1574
#: ../../../AMDGPUUsage.rst:1576 ../../../AMDGPUUsage.rst:2892
#: ../../../AMDGPUUsage.rst:5723 ../../../AMDGPUUsage.rst:5989
#: ../../../AMDGPUUsage.rst:19707 ../../../AMDGPUUsage.rst:19708
#: ../../../AMDGPUUsage.rst:19710 ../../../AMDGPUUsage.rst:19712
#: ../../../AMDGPUUsage.rst:19713 ../../../AMDGPUUsage.rst:19716
#: ../../../AMDGPUUsage.rst:19765 ../../../AMDGPUUsage.rst:19766
#: ../../../AMDGPUUsage.rst:19767 ../../../AMDGPUUsage.rst:19768
#: ../../../AMDGPUUsage.rst:19769 ../../../AMDGPUUsage.rst:19771
#: ../../../AMDGPUUsage.rst:19773
msgid "8"
msgstr ""

#: ../../../AMDGPUUsage.rst:884
msgid "V#"
msgstr ""

#: ../../../AMDGPUUsage.rst:884 ../../../AMDGPUUsage.rst:888
#: ../../../AMDGPUUsage.rst:3036
msgid "128"
msgstr ""

#: ../../../AMDGPUUsage.rst:884
msgid "0x00000000000000000000000000000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:885
msgid "Buffer Strided Pointer (experimental)"
msgstr ""

#: ../../../AMDGPUUsage.rst:885 ../../../AMDGPUUsage.rst:2893
#: ../../../AMDGPUUsage.rst:5731 ../../../AMDGPUUsage.rst:5991
msgid "9"
msgstr ""

#: ../../../AMDGPUUsage.rst:886 ../../../AMDGPUUsage.rst:887
msgid "*reserved for downstream use*"
msgstr ""

#: ../../../AMDGPUUsage.rst:886 ../../../AMDGPUUsage.rst:2599
#: ../../../AMDGPUUsage.rst:2894 ../../../AMDGPUUsage.rst:5739
#: ../../../AMDGPUUsage.rst:5883 ../../../AMDGPUUsage.rst:5993
msgid "10"
msgstr ""

#: ../../../AMDGPUUsage.rst:887 ../../../AMDGPUUsage.rst:2600
#: ../../../AMDGPUUsage.rst:2895 ../../../AMDGPUUsage.rst:5893
#: ../../../AMDGPUUsage.rst:5987
msgid "11"
msgstr ""

#: ../../../AMDGPUUsage.rst:888
msgid "Streamout Registers"
msgstr ""

#: ../../../AMDGPUUsage.rst:888
msgid "GS_REGS"
msgstr ""

#: ../../../AMDGPUUsage.rst:920
msgid "**Generic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:892
msgid ""
"The generic address space is supported unless the *Target Properties* column "
"of :ref:`amdgpu-processor-table` specifies *Does not support generic address "
"space*."
msgstr ""

#: ../../../AMDGPUUsage.rst:896
msgid ""
"The generic address space uses the hardware flat address support for two "
"fixed ranges of virtual addresses (the private and local apertures), that "
"are outside the range of addressable global memory, to map from a flat "
"address to a private or local address. This uses FLAT instructions that can "
"take a flat address and access global, private (scratch), and group (LDS) "
"memory depending on if the address is within one of the aperture ranges."
msgstr ""

#: ../../../AMDGPUUsage.rst:903
msgid ""
"Flat access to scratch requires hardware aperture setup and setup in the "
"kernel prologue (see :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`). Flat "
"access to LDS requires hardware aperture setup and M0 (GFX7-GFX8) register "
"setup (see :ref:`amdgpu-amdhsa-kernel-prolog-m0`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:908
msgid ""
"To convert between a private or group address space address (termed a "
"segment address) and a flat address, the base address of the corresponding "
"aperture can be used. For GFX7-GFX8 these are available in the :ref:`amdgpu-"
"amdhsa-hsa-aql-queue` the address of which can be obtained with Queue Ptr "
"SGPR (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`). For GFX9-"
"GFX11 the aperture base addresses are directly available as inline constant "
"registers ``SRC_SHARED_BASE/LIMIT`` and ``SRC_PRIVATE_BASE/LIMIT``. In 64-"
"bit address mode the aperture sizes are 2^32 bytes and the base is aligned "
"to 2^32 which makes it easier to convert from flat to segment or segment to "
"flat."
msgstr ""

#: ../../../AMDGPUUsage.rst:919
msgid ""
"A global address space address has the same value when used as a flat "
"address so no conversion is needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:935
msgid "**Global and Constant**"
msgstr ""

#: ../../../AMDGPUUsage.rst:923
msgid ""
"The global and constant address spaces both use global virtual addresses, "
"which are the same virtual address space used by the CPU. However, some "
"virtual addresses may only be accessible to the CPU, some only accessible by "
"the GPU, and some by both."
msgstr ""

#: ../../../AMDGPUUsage.rst:928
msgid ""
"Using the constant address space indicates that the data will not change "
"during the execution of the kernel. This allows scalar read instructions to "
"be used. As the constant address space could only be modified on the host "
"side, a generic pointer loaded from the constant address space is safe to be "
"assumed as a global pointer since only the device global memory is visible "
"and managed on the host side. The vector and scalar L1 caches are "
"invalidated of volatile data before each kernel dispatch execution to allow "
"constant memory to change values between kernel dispatches."
msgstr ""

#: ../../../AMDGPUUsage.rst:943
msgid "**Region**"
msgstr ""

#: ../../../AMDGPUUsage.rst:938
msgid ""
"The region address space uses the hardware Global Data Store (GDS). All "
"wavefronts executing on the same device will access the same memory for any "
"given region address. However, the same region address accessed by "
"wavefronts executing on different devices will access different memory. It "
"is higher performance than global memory. It is allocated by the runtime. "
"The data store (DS) instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:953
msgid "**Local**"
msgstr ""

#: ../../../AMDGPUUsage.rst:946
msgid ""
"The local address space uses the hardware Local Data Store (LDS) which is "
"automatically allocated when the hardware creates the wavefronts of a work-"
"group, and freed when all the wavefronts of a work-group have terminated. "
"All wavefronts belonging to the same work-group will access the same memory "
"for any given local address. However, the same local address accessed by "
"wavefronts belonging to different work-groups will access different memory. "
"It is higher performance than global memory. The data store (DS) "
"instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:993
msgid "**Private**"
msgstr ""

#: ../../../AMDGPUUsage.rst:956
msgid ""
"The private address space uses the hardware scratch memory support which "
"automatically allocates memory when it creates a wavefront and frees it when "
"a wavefronts terminates. The memory accessed by a lane of a wavefront for "
"any given private address will be different to the memory accessed by "
"another lane of the same or different wavefront for the same private address."
msgstr ""

#: ../../../AMDGPUUsage.rst:962
msgid ""
"If a kernel dispatch uses scratch, then the hardware allocates memory from a "
"pool of backing memory allocated by the runtime for each wavefront. The "
"lanes of the wavefront access this using dword (4 byte) interleaving. The "
"mapping used from private address to backing memory address is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:967
msgid ""
"``wavefront-scratch-base + ((private-address / 4) * wavefront-size * 4) + "
"(wavefront-lane-id * 4) + (private-address % 4)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:971
msgid ""
"If each lane of a wavefront accesses the same private address, the "
"interleaving results in adjacent dwords being accessed and hence requires "
"fewer cache lines to be fetched."
msgstr ""

#: ../../../AMDGPUUsage.rst:975
msgid ""
"There are different ways that the wavefront scratch base address is "
"determined by a wavefront (see :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:979
msgid ""
"Scratch memory can be accessed in an interleaved manner using buffer "
"instructions with the scratch buffer descriptor and per wavefront scratch "
"offset, by the scratch instructions, or by flat instructions. Multi-dword "
"access is not supported except by flat and scratch instructions in GFX9-"
"GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:985
msgid ""
"On targets without \"Globally Accessible Scratch\" (introduced in GFX125x), "
"code that manipulates the stack values in other lanes of a wavefront, such "
"as by ``addrspacecast``-ing stack pointers to generic ones and taking "
"offsets that reach other lanes or by explicitly constructing the scratch "
"buffer descriptor, triggers undefined behavior when it modifies the scratch "
"values of other lanes. The compiler may assume that such modifications do "
"not occur for such targets."
msgstr ""

#: ../../../AMDGPUUsage.rst:992
msgid ""
"When using code object V5 ``LIBOMPTARGET_STACK_SIZE`` may be used to provide "
"the private segment size in bytes, for cases where a dynamic stack is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:996
msgid "**Constant 32-bit**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1016
msgid "**Buffer Fat Pointer**"
msgstr ""

#: ../../../AMDGPUUsage.rst:999
msgid ""
"The buffer fat pointer is an experimental address space that is currently "
"unsupported in the backend. It exposes a non-integral pointer that is in the "
"future intended to support the modelling of 128-bit buffer descriptors plus "
"a 32-bit offset into the buffer (in total encapsulating a 160-bit "
"*pointer*), allowing normal LLVM load/store/atomic operations to be used to "
"model the buffer descriptors used heavily in graphics workloads targeting "
"the backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:1007
msgid ""
"The buffer descriptor used to construct a buffer fat pointer must be *raw*: "
"the stride must be 0, the \"add tid\" flag must be 0, the swizzle enable "
"bits must be off, and the extent must be measured in bytes. (On subtargets "
"where bounds checking may be disabled, buffer fat pointers may choose to "
"enable it or not). The cache swizzle support introduced in gfx942 may be "
"used."
msgstr ""

#: ../../../AMDGPUUsage.rst:1013
msgid ""
"These pointers can be created by `addrspacecast` from a buffer resource "
"(`ptr addrspace(8)`) or by using `llvm.amdgcn.make.buffer.rsrc` to produce a "
"`ptr addrspace(7)` directly, which produces a buffer fat pointer with an "
"initial offset of 0 and prevents the address space cast from being rewritten "
"away."
msgstr ""

#: ../../../AMDGPUUsage.rst:1039
msgid "**Buffer Resource**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1019
msgid ""
"The buffer resource pointer, in address space 8, is the newer form for "
"representing buffer descriptors in AMDGPU IR, replacing their previous "
"representation as `<4 x i32>`. It is a non-integral pointer that represents "
"a 128-bit buffer descriptor resource (`V#`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1024
msgid ""
"Since, in general, a buffer resource supports complex addressing modes that "
"cannot be easily represented in LLVM (such as implicit swizzled access to "
"structured buffers), it is **illegal** to perform non-trivial address "
"computations, such as ``getelementptr`` operations, on buffer resources. "
"They may be passed to AMDGPU buffer intrinsics, and they may be converted to "
"and from ``i128``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1030
msgid ""
"Casting a buffer resource to a buffer fat pointer is permitted and adds an "
"offset of 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:1033
msgid ""
"Buffer resources can be created from 64-bit pointers (which should be either "
"generic or global) using the `llvm.amdgcn.make.buffer.rsrc` intrinsic, which "
"takes the pointer, which becomes the base of the resource, the 16-bit stride "
"(and swzizzle control) field stored in bits `63:48` of a `V#`, the 32-bit "
"NumRecords/extent field (bits `95:64`), and the 32-bit flags field (bits "
"`127:96`). The specific interpretation of these fields varies by the target "
"architecture and is detailed in the ISA descriptions."
msgstr ""

#: ../../../AMDGPUUsage.rst:1057
msgid "**Buffer Strided Pointer**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1042
msgid ""
"The buffer index pointer is an experimental address space. It represents a "
"128-bit buffer descriptor and a 32-bit offset, like the **Buffer Fat "
"Pointer**. Additionally, it contains an index into the buffer, which allows "
"the direct addressing of structured elements. These components appear in "
"that order, i.e., the descriptor comes first, then the 32-bit offset "
"followed by the 32-bit index."
msgstr ""

#: ../../../AMDGPUUsage.rst:1049
msgid ""
"The bits in the buffer descriptor must meet the following requirements: the "
"stride is the size of a structured element, the \"add tid\" flag must be 0, "
"and the swizzle enable bits must be off."
msgstr ""

#: ../../../AMDGPUUsage.rst:1053
msgid ""
"These pointers can be created by `addrspacecast` from a buffer resource "
"(`ptr addrspace(8)`) or by using `llvm.amdgcn.make.buffer.rsrc` to produce a "
"`ptr addrspace(9)` directly, which produces a buffer strided pointer whose "
"initial index and offset values are both 0. This prevents the address space "
"cast from being rewritten away."
msgstr ""

#: ../../../AMDGPUUsage.rst:1064
msgid "**Streamout Registers**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1060
msgid ""
"Dedicated registers used by the GS NGG Streamout Instructions. The register "
"file is modelled as a memory in a distinct address space because it is "
"indexed by an address-like offset in place of named registers, and because "
"register accesses affect LGKMcnt. This is an internal address space used "
"only by the compiler. Do not use this address space for IR pointers."
msgstr ""

#: ../../../AMDGPUUsage.rst:1069
msgid "Memory Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1071
msgid ""
"This section provides LLVM memory synchronization scopes supported by the "
"AMDGPU backend memory model when the target triple OS is ``amdhsa`` (see :"
"ref:`amdgpu-amdhsa-memory-model` and :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1075
msgid ""
"The memory model supported is based on the HSA memory model [HSA]_ which is "
"based in turn on HRF-indirect with scope inclusion [HRF]_. The happens-"
"before relation is transitive over the synchronizes-with relation "
"independent of scope and synchronizes-with allows the memory scope instances "
"to be inclusive (see table :ref:`amdgpu-amdhsa-llvm-sync-scopes-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1081
msgid ""
"This is different to the OpenCL [OpenCL]_ memory model which does not have "
"scope inclusion and requires the memory scopes to exactly match. However, "
"this is conservatively correct for OpenCL."
msgstr ""

#: ../../../AMDGPUUsage.rst:1085
msgid "AMDHSA LLVM Sync Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1089
msgid "LLVM Sync Scope"
msgstr ""

#: ../../../AMDGPUUsage.rst:1091 ../../../AMDGPUUsage.rst:2490
#: ../../../AMDGPUUsage.rst:2496 ../../../AMDGPUUsage.rst:2497
#: ../../../AMDGPUUsage.rst:2498 ../../../AMDGPUUsage.rst:2500
#: ../../../AMDGPUUsage.rst:2501 ../../../AMDGPUUsage.rst:2502
#: ../../../AMDGPUUsage.rst:2880 ../../../AMDGPUUsage.rst:6559
#: ../../../AMDGPUUsage.rst:6560 ../../../AMDGPUUsage.rst:6726
#: ../../../AMDGPUUsage.rst:6753 ../../../AMDGPUUsage.rst:6754
#: ../../../AMDGPUUsage.rst:6780 ../../../AMDGPUUsage.rst:6954
#: ../../../AMDGPUUsage.rst:6956 ../../../AMDGPUUsage.rst:6988
#: ../../../AMDGPUUsage.rst:7193 ../../../AMDGPUUsage.rst:7195
#: ../../../AMDGPUUsage.rst:7227 ../../../AMDGPUUsage.rst:7492
#: ../../../AMDGPUUsage.rst:7494 ../../../AMDGPUUsage.rst:7563
#: ../../../AMDGPUUsage.rst:7832 ../../../AMDGPUUsage.rst:7986
#: ../../../AMDGPUUsage.rst:8013 ../../../AMDGPUUsage.rst:8014
#: ../../../AMDGPUUsage.rst:8040 ../../../AMDGPUUsage.rst:8497
#: ../../../AMDGPUUsage.rst:8499 ../../../AMDGPUUsage.rst:8565
#: ../../../AMDGPUUsage.rst:8638 ../../../AMDGPUUsage.rst:9001
#: ../../../AMDGPUUsage.rst:9003 ../../../AMDGPUUsage.rst:9052
#: ../../../AMDGPUUsage.rst:9109 ../../../AMDGPUUsage.rst:9637
#: ../../../AMDGPUUsage.rst:9639 ../../../AMDGPUUsage.rst:9749
#: ../../../AMDGPUUsage.rst:9840 ../../../AMDGPUUsage.rst:10152
#: ../../../AMDGPUUsage.rst:10307 ../../../AMDGPUUsage.rst:10334
#: ../../../AMDGPUUsage.rst:10335 ../../../AMDGPUUsage.rst:10364
#: ../../../AMDGPUUsage.rst:10798 ../../../AMDGPUUsage.rst:10800
#: ../../../AMDGPUUsage.rst:10866 ../../../AMDGPUUsage.rst:10939
#: ../../../AMDGPUUsage.rst:11324 ../../../AMDGPUUsage.rst:11326
#: ../../../AMDGPUUsage.rst:11375 ../../../AMDGPUUsage.rst:11445
#: ../../../AMDGPUUsage.rst:11985 ../../../AMDGPUUsage.rst:11987
#: ../../../AMDGPUUsage.rst:12097 ../../../AMDGPUUsage.rst:12201
#: ../../../AMDGPUUsage.rst:12510 ../../../AMDGPUUsage.rst:12663
#: ../../../AMDGPUUsage.rst:12693 ../../../AMDGPUUsage.rst:12694
#: ../../../AMDGPUUsage.rst:12726 ../../../AMDGPUUsage.rst:13055
#: ../../../AMDGPUUsage.rst:13057 ../../../AMDGPUUsage.rst:13145
#: ../../../AMDGPUUsage.rst:13496 ../../../AMDGPUUsage.rst:13498
#: ../../../AMDGPUUsage.rst:13559 ../../../AMDGPUUsage.rst:13976
#: ../../../AMDGPUUsage.rst:13978 ../../../AMDGPUUsage.rst:14100
#: ../../../AMDGPUUsage.rst:14523 ../../../AMDGPUUsage.rst:14722
#: ../../../AMDGPUUsage.rst:14725 ../../../AMDGPUUsage.rst:14726
#: ../../../AMDGPUUsage.rst:14727 ../../../AMDGPUUsage.rst:14731
#: ../../../AMDGPUUsage.rst:14732 ../../../AMDGPUUsage.rst:14733
#: ../../../AMDGPUUsage.rst:14746 ../../../AMDGPUUsage.rst:14774
#: ../../../AMDGPUUsage.rst:14775 ../../../AMDGPUUsage.rst:14803
#: ../../../AMDGPUUsage.rst:15143 ../../../AMDGPUUsage.rst:15145
#: ../../../AMDGPUUsage.rst:15229 ../../../AMDGPUUsage.rst:15590
#: ../../../AMDGPUUsage.rst:15592 ../../../AMDGPUUsage.rst:15650
#: ../../../AMDGPUUsage.rst:16111 ../../../AMDGPUUsage.rst:16113
#: ../../../AMDGPUUsage.rst:16229 ../../../AMDGPUUsage.rst:16657
#: ../../../AMDGPUUsage.rst:16872 ../../../AMDGPUUsage.rst:16900
#: ../../../AMDGPUUsage.rst:16901 ../../../AMDGPUUsage.rst:16929
#: ../../../AMDGPUUsage.rst:17223 ../../../AMDGPUUsage.rst:17225
#: ../../../AMDGPUUsage.rst:17290 ../../../AMDGPUUsage.rst:17648
#: ../../../AMDGPUUsage.rst:17650 ../../../AMDGPUUsage.rst:17704
#: ../../../AMDGPUUsage.rst:18113 ../../../AMDGPUUsage.rst:18115
#: ../../../AMDGPUUsage.rst:18215 ../../../AMDGPUUsage.rst:18625
#: ../../../AMDGPUUsage.rst:18712 ../../../AMDGPUUsage.rst:18741
#: ../../../AMDGPUUsage.rst:18754 ../../../AMDGPUUsage.rst:18782
#: ../../../AMDGPUUsage.rst:18788 ../../../AMDGPUUsage.rst:18795
#: ../../../AMDGPUUsage.rst:19628
msgid "*none*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1091
msgid "The default: ``system``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1093 ../../../AMDGPUUsage.rst:1107
#: ../../../AMDGPUUsage.rst:1120 ../../../AMDGPUUsage.rst:1136
#: ../../../AMDGPUUsage.rst:1147
msgid ""
"Synchronizes with, and participates in modification and seq_cst total "
"orderings with, other operations (except image operations) for all address "
"spaces (except private, or generic that accesses private) provided the other "
"operation's sync scope is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1099
msgid "``system``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1100
msgid "``agent`` and executed by a thread on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:1102 ../../../AMDGPUUsage.rst:1115
#: ../../../AMDGPUUsage.rst:1128
msgid "``workgroup`` and executed by a thread in the same work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1104 ../../../AMDGPUUsage.rst:1117
#: ../../../AMDGPUUsage.rst:1130 ../../../AMDGPUUsage.rst:1144
msgid "``wavefront`` and executed by a thread in the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:1107
msgid "``agent``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1113
msgid "``system`` or ``agent`` and executed by a thread on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:1120
msgid "``cluster``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1126
msgid ""
"``system``, ``agent`` or ``cluster`` and executed by a thread on the same "
"cluster."
msgstr ""

#: ../../../AMDGPUUsage.rst:1133
msgid ""
"On targets that do not support workgroup cluster launch mode, this behaves "
"like ``agent`` scope instead."
msgstr ""

#: ../../../AMDGPUUsage.rst:1136
msgid "``workgroup``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1142
msgid ""
"``system``, ``agent`` or ``workgroup`` and executed by a thread in the same "
"work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1147
msgid "``wavefront``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1153
msgid ""
"``system``, ``agent``, ``workgroup`` or ``wavefront`` and executed by a "
"thread in the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:1157
msgid "``singlethread``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1157
msgid ""
"Only synchronizes with and participates in modification and seq_cst total "
"orderings with, other operations (except image operations) running in the "
"same thread for all address spaces (for example, in signal handlers)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1163
msgid "``one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1163
msgid ""
"Same as ``system`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1166
msgid "``agent-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1166
msgid ""
"Same as ``agent`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1169
msgid "``cluster-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1169
msgid ""
"Same as ``cluster`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1172
msgid "``workgroup-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1172
msgid ""
"Same as ``workgroup`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1175
msgid "``wavefront-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1175
msgid ""
"Same as ``wavefront`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1178
msgid "``singlethread-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1178
msgid ""
"Same as ``singlethread`` but only synchronizes with other operations within "
"the same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1183
msgid "LLVM IR Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1185
msgid "The AMDGPU backend implements the following LLVM IR intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1187
msgid "*This section is WIP.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1189
msgid "AMDGPU LLVM IR Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1193 ../../../AMDGPUUsage.rst:1562
#: ../../../AMDGPUUsage.rst:18664
msgid "LLVM Intrinsic"
msgstr ""

#: ../../../AMDGPUUsage.rst:1195
msgid "llvm.amdgcn.sqrt"
msgstr ""

#: ../../../AMDGPUUsage.rst:1195
msgid ""
"Provides direct access to v_sqrt_f64, v_sqrt_f32 and v_sqrt_f16 (on targets "
"with half support). Performs sqrt function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1198
msgid "llvm.amdgcn.log"
msgstr ""

#: ../../../AMDGPUUsage.rst:1198
msgid ""
"Provides direct access to v_log_f32 and v_log_f16 (on targets with half "
"support). Performs log2 function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1201
msgid "llvm.amdgcn.exp2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1201
msgid ""
"Provides direct access to v_exp_f32 and v_exp_f16 (on targets with half "
"support). Performs exp2 function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1204
msgid ":ref:`llvm.frexp <int_frexp>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1204
msgid "Implemented for half, float and double."
msgstr ""

#: ../../../AMDGPUUsage.rst:1206
msgid ":ref:`llvm.log2 <int_log2>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1206 ../../../AMDGPUUsage.rst:1220
msgid ""
"Implemented for float and half (and vectors of float or half). Not "
"implemented for double. Hardware provides 1ULP accuracy for float, and "
"0.51ULP for half. Float instruction does not natively support denormal "
"inputs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1212
msgid ":ref:`llvm.sqrt <int_sqrt>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1212
msgid "Implemented for double, float and half (and vectors)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1214
msgid ":ref:`llvm.log <int_log>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1214 ../../../AMDGPUUsage.rst:1216
#: ../../../AMDGPUUsage.rst:1218
msgid "Implemented for float and half (and vectors)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1216
msgid ":ref:`llvm.exp <int_exp>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1218
msgid ":ref:`llvm.log10 <int_log10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1220
msgid ":ref:`llvm.exp2 <int_exp2>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1226
msgid ":ref:`llvm.stacksave.p5 <int_stacksave>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1226 ../../../AMDGPUUsage.rst:1227
msgid "Implemented, must use the alloca address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1227
msgid ":ref:`llvm.stackrestore.p5 <int_stackrestore>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1229
msgid ":ref:`llvm.get.fpmode.i32 <int_get_fpmode>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1229
msgid ""
"The natural floating-point mode type is i32. This is implemented by "
"extracting relevant bits out of the MODE register with s_getreg_b32. The "
"first 10 bits are the core floating-point mode. Bits 12:18 are the exception "
"mask. On gfx9+, bit 23 is FP16_OVFL. Bitfields not relevant to floating-"
"point instructions are 0s."
msgstr ""

#: ../../../AMDGPUUsage.rst:1236
msgid ":ref:`llvm.get.rounding<int_get_rounding>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1236
msgid ""
"AMDGPU supports two separately controllable rounding modes depending on the "
"floating-point type. One controls float, and the other controls both double "
"and half operations. If both modes are the same, returns one of the standard "
"return values. If the modes are different, returns one of :ref:`12 extended "
"values <amdgpu-rounding-mode-enumeration-values-table>` describing the two "
"modes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1245
msgid ""
"To nearest, ties away from zero is not a supported mode. The raw rounding "
"mode values in the MODE register do not exactly match the FLT_ROUNDS values, "
"so a conversion is performed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1250
msgid ":ref:`llvm.set.rounding<int_set_rounding>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1250
msgid ""
"Input value expected to be one of the valid results from '``llvm.get."
"rounding``'. Rounding mode is undefined if not passed a valid input. This "
"should be a wave uniform value. In case of a divergent input value, the "
"first active lane's value will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:1256
msgid ":ref:`llvm.get.fpenv<int_get_fpenv>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1256
msgid ""
"Returns the current value of the AMDGPU floating point environment. This "
"stores information related to the current rounding mode, denormalization "
"mode, enabled traps, and floating point exceptions. The format is a 64-bit "
"concatenation of the MODE and TRAPSTS registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:1261
msgid ":ref:`llvm.set.fpenv<int_set_fpenv>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1261
msgid "Sets the floating point environment to the specified state."
msgstr ""

#: ../../../AMDGPUUsage.rst:1262
msgid "llvm.amdgcn.load.to.lds.p<1/7>"
msgstr ""

#: ../../../AMDGPUUsage.rst:1262
msgid ""
"Loads values from global memory (either in the form of a global a raw fat "
"buffer pointer) to LDS. The size of the data copied can be 1, 2, or 4 bytes "
"(and gfx950 also allows 12 or 16 bytes). The LDS pointer argument should be "
"wavefront-uniform; the global pointer need not be. The LDS pointer is "
"implicitly offset by 4 * lane_id bytes for size <= 4 bytes and 16 * lane_id "
"bytes for larger sizes. This lowers to `global_load_lds`, `buffer_load_* ... "
"lds`, or `global_load__* ... lds` depending on address space and "
"architecture. `amdgcn.global.load.lds` has the same semantics as `amdgcn."
"load.to.lds.p1`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1271
msgid "llvm.amdgcn.readfirstlane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1271
msgid ""
"Provides direct access to v_readfirstlane_b32. Returns the value in the "
"lowest active lane of the input operand. Currently implemented for i16, i32, "
"float, half, bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, "
"pointers, multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1276
msgid "llvm.amdgcn.readlane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1276
msgid ""
"Provides direct access to v_readlane_b32. Returns the value in the specified "
"lane of the first input operand. The second operand specifies the lane to "
"read from. Currently implemented for i16, i32, float, half, bfloat, <2 x "
"i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, multiples of the 32-"
"bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1282
msgid "llvm.amdgcn.writelane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1282
msgid ""
"Provides direct access to v_writelane_b32. Writes value in the first input "
"operand to the specified lane of divergent output. The second operand "
"specifies the lane to write. Currently implemented for i16, i32, float, "
"half, bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, "
"multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1288
msgid "llvm.amdgcn.wave.reduce.umin"
msgstr ""

#: ../../../AMDGPUUsage.rst:1288
msgid ""
"Performs an arithmetic unsigned min reduction on the unsigned values "
"provided by each lane in the wavefront. Intrinsic takes a hint for reduction "
"strategy using second operand 0: Target default preference, 1: `Iterative "
"strategy`, and 2: `DPP`. If target does not support the DPP operations (e.g. "
"gfx6/7), reduction will be performed using default iterative strategy. "
"Intrinsic is currently only implemented for i32."
msgstr ""

#: ../../../AMDGPUUsage.rst:1298
msgid "llvm.amdgcn.wave.reduce.umax"
msgstr ""

#: ../../../AMDGPUUsage.rst:1298
msgid ""
"Performs an arithmetic unsigned max reduction on the unsigned values "
"provided by each lane in the wavefront. Intrinsic takes a hint for reduction "
"strategy using second operand 0: Target default preference, 1: `Iterative "
"strategy`, and 2: `DPP`. If target does not support the DPP operations (e.g. "
"gfx6/7), reduction will be performed using default iterative strategy. "
"Intrinsic is currently only implemented for i32."
msgstr ""

#: ../../../AMDGPUUsage.rst:1308
msgid "llvm.amdgcn.permlane16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1308
msgid ""
"Provides direct access to v_permlane16_b32. Performs arbitrary gather-style "
"operation within a row (16 contiguous lanes) of the second input operand. "
"The third and fourth inputs must be scalar values. These are combined into a "
"single 64-bit value representing lane selects used to swizzle within each "
"row. Currently implemented for i16, i32, float, half, bfloat, <2 x i16>, <2 "
"x half>, <2 x bfloat>, i64, double, pointers, multiples of the 32-bit "
"vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1315
msgid "llvm.amdgcn.permlanex16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1315
msgid ""
"Provides direct access to v_permlanex16_b32. Performs arbitrary gather-style "
"operation across two rows of the second input operand (each row is 16 "
"contiguous lanes). The third and fourth inputs must be scalar values. These "
"are combined into a single 64-bit value representing lane selects used to "
"swizzle within each row. Currently implemented for i16, i32, float, half, "
"bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, "
"multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1322
msgid "llvm.amdgcn.permlane64"
msgstr ""

#: ../../../AMDGPUUsage.rst:1322
msgid ""
"Provides direct access to v_permlane64_b32. Performs a specific permutation "
"across lanes of the input operand where the high half and low half of a "
"wave64 are swapped. Performs no operation in wave32 mode. Currently "
"implemented for i16, i32, float, half, bfloat, <2 x i16>, <2 x half>, <2 x "
"bfloat>, i64, double, pointers, multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1328
msgid "llvm.amdgcn.udot2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1328
msgid ""
"Provides direct access to v_dot2_u32_u16 across targets which support such "
"instructions. This performs an unsigned dot product with two v2i16 operands, "
"summed with the third i32 operand. The i1 fourth operand is used to clamp "
"the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1333
msgid "llvm.amdgcn.udot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1333
msgid ""
"Provides direct access to v_dot4_u32_u8 across targets which support such "
"instructions. This performs an unsigned dot product with two i32 operands "
"(holding a vector of 4 8bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1339
msgid "llvm.amdgcn.udot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1339
msgid ""
"Provides direct access to v_dot8_u32_u4 across targets which support such "
"instructions. This performs an unsigned dot product with two i32 operands "
"(holding a vector of 8 4bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1345
msgid "llvm.amdgcn.sdot2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1345
msgid ""
"Provides direct access to v_dot2_i32_i16 across targets which support such "
"instructions. This performs a signed dot product with two v2i16 operands, "
"summed with the third i32 operand. The i1 fourth operand is used to clamp "
"the output. When applicable (e.g. no clamping), this is lowered into "
"v_dot2c_i32_i16 for targets which support it."
msgstr ""

#: ../../../AMDGPUUsage.rst:1352
msgid "llvm.amdgcn.sdot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1352
msgid ""
"Provides direct access to v_dot4_i32_i8 across targets which support such "
"instructions. This performs a signed dot product with two i32 operands "
"(holding a vector of 4 8bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output. When applicable (i.e. no "
"clamping / operand modifiers), this is lowered into v_dot4c_i32_i8 for "
"targets which support it. RDNA3 does not offer v_dot4_i32_i8, and rather "
"offers v_dot4_i32_iu8 which has operands to hold the signedness of the "
"vector operands. Thus, this intrinsic lowers to the signed version of this "
"instruction for gfx11 targets."
msgstr ""

#: ../../../AMDGPUUsage.rst:1364
msgid "llvm.amdgcn.sdot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1364
msgid ""
"Provides direct access to v_dot8_u32_u4 across targets which support such "
"instructions. This performs a signed dot product with two i32 operands "
"(holding a vector of 8 4bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output. When applicable (i.e. no "
"clamping / operand modifiers), this is lowered into v_dot8c_i32_i4 for "
"targets which support it. RDNA3 does not offer v_dot8_i32_i4, and rather "
"offers v_dot4_i32_iu4 which has operands to hold the signedness of the "
"vector operands. Thus, this intrinsic lowers to the signed version of this "
"instruction for gfx11 targets."
msgstr ""

#: ../../../AMDGPUUsage.rst:1376
msgid "llvm.amdgcn.sudot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1376
msgid ""
"Provides direct access to v_dot4_i32_iu8 on gfx11 targets. This performs dot "
"product with two i32 operands (holding a vector of 4 8bit values), summed "
"with the fifth i32 operand. The i1 sixth operand is used to clamp the "
"output. The i1s preceding the vector operands decide the signedness."
msgstr ""

#: ../../../AMDGPUUsage.rst:1381
msgid "llvm.amdgcn.sudot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1381
msgid ""
"Provides direct access to v_dot8_i32_iu4 on gfx11 targets. This performs dot "
"product with two i32 operands (holding a vector of 8 4bit values), summed "
"with the fifth i32 operand. The i1 sixth operand is used to clamp the "
"output. The i1s preceding the vector operands decide the signedness."
msgstr ""

#: ../../../AMDGPUUsage.rst:1386
msgid "llvm.amdgcn.sched.barrier"
msgstr ""

#: ../../../AMDGPUUsage.rst:1386
msgid ""
"Controls the types of instructions that may be allowed to cross the "
"intrinsic during instruction scheduling. The parameter is a mask for the "
"instruction types that can cross the intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1390
msgid "0x0000: No instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1391
msgid ""
"0x0001: All, non-memory, non-side-effect producing instructions may be "
"scheduled across sched_barrier, *i.e.* allow ALU instructions to pass."
msgstr ""

#: ../../../AMDGPUUsage.rst:1393
msgid "0x0002: VALU instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1394
msgid "0x0004: SALU instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1395
msgid "0x0008: MFMA/WMMA instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1396
msgid "0x0010: All VMEM instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1397
msgid "0x0020: VMEM read instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1398
msgid "0x0040: VMEM write instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1399
msgid "0x0080: All DS instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1400
msgid "0x0100: All DS read instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1401
msgid ""
"0x0200: All DS write instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1402
msgid ""
"0x0400: All Transcendental (e.g. V_EXP) instructions may be scheduled across "
"sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1404
msgid "llvm.amdgcn.sched.group.barrier"
msgstr ""

#: ../../../AMDGPUUsage.rst:1404
msgid ""
"Creates schedule groups with specific properties to create custom scheduling "
"pipelines. The ordering between groups is enforced by the instruction "
"scheduler. The intrinsic applies to the code that precedes the intrinsic. "
"The intrinsic takes three values that control the behavior of the schedule "
"groups."
msgstr ""

#: ../../../AMDGPUUsage.rst:1409
msgid ""
"Mask : Classify instruction groups using the llvm.amdgcn.sched_barrier mask "
"values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1410
msgid "Size : The number of instructions that are in the group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1411
msgid "SyncID : Order is enforced between groups with matching values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1413
msgid ""
"The mask can include multiple instruction types. It is undefined behavior to "
"set values beyond the range of valid masks."
msgstr ""

#: ../../../AMDGPUUsage.rst:1416
msgid ""
"Combining multiple sched_group_barrier intrinsics enables an ordering of "
"specific instruction types during instruction scheduling. For example, the "
"following enforces a sequence of 1 VMEM read, followed by 1 VALU "
"instruction, followed by 5 MFMA instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 1 VMEM read``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(32, 1, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 1 VALU``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(2, 1, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 5 MFMA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(8, 5, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1428
msgid "llvm.amdgcn.iglp.opt"
msgstr ""

#: ../../../AMDGPUUsage.rst:1428
msgid ""
"An **experimental** intrinsic for instruction group level parallelism. The "
"intrinsic implements predefined instruction scheduling orderings. The "
"intrinsic applies to the surrounding scheduling region. The intrinsic takes "
"a value that specifies the strategy.  The compiler implements two strategies."
msgstr ""

#: ../../../AMDGPUUsage.rst:1433
msgid "Interleave DS and MFMA instructions for small GEMM kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1434
msgid "Interleave DS and MFMA instructions for single wave small GEMM kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1435
msgid ""
"Interleave TRANS and MFMA instructions, as well as their VALU and DS "
"predecessors, for attention kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1436
msgid ""
"Interleave TRANS and MFMA instructions, with no predecessor interleaving, "
"for attention kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1438
msgid ""
"Only one iglp_opt intrinsic may be used in a scheduling region. The iglp_opt "
"intrinsic cannot be combined with sched_barrier or sched_group_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1441
msgid "The iglp_opt strategy implementations are subject to change."
msgstr ""

#: ../../../AMDGPUUsage.rst:1443
msgid "llvm.amdgcn.atomic.cond.sub.u32"
msgstr ""

#: ../../../AMDGPUUsage.rst:1443
msgid ""
"Provides direct access to flat_atomic_cond_sub_u32, "
"global_atomic_cond_sub_u32 and ds_cond_sub_u32 based on address space on "
"gfx12 targets. This performs a subtraction only if the memory value is "
"greater than or equal to the data value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1448
msgid "llvm.amdgcn.s.barrier.signal.isfirst"
msgstr ""

#: ../../../AMDGPUUsage.rst:1448
msgid ""
"Provides access to the s_barrier_signal_first instruction; additionally "
"ensures that the result value is valid even when the intrinsic is used from "
"a wave that is not running in a workgroup."
msgstr ""

#: ../../../AMDGPUUsage.rst:1452
msgid "llvm.amdgcn.s.getpc"
msgstr ""

#: ../../../AMDGPUUsage.rst:1452
msgid ""
"Provides access to the s_getpc_b64 instruction, but with the return value "
"sign-extended from the width of the underlying PC hardware register even on "
"processors where the s_getpc_b64 instruction returns a zero-extended value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1456
msgid "llvm.amdgcn.ballot"
msgstr ""

#: ../../../AMDGPUUsage.rst:1456
msgid ""
"Returns a bitfield(i32 or i64) containing the result of its i1 argument in "
"all active lanes, and zero in all inactive lanes. Provides a way to convert "
"i1 in LLVM IR to i32 or i64 lane mask - bitfield used by hardware to control "
"active lanes when used in EXEC register. For example, ballot(i1 true) return "
"EXEC mask."
msgstr ""

#: ../../../AMDGPUUsage.rst:1462
msgid "llvm.amdgcn.mfma.scale.f32.16x16x128.f8f6f4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1462
msgid ""
"Emit `v_mfma_scale_f32_16x16x128_f8f6f4` to set the scale factor. The last 4 "
"operands correspond to the scale inputs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1465
msgid "2-bit byte index to use for each lane for matrix A"
msgstr ""

#: ../../../AMDGPUUsage.rst:1466
msgid "Matrix A scale values"
msgstr ""

#: ../../../AMDGPUUsage.rst:1467
msgid "2-bit byte index to use for each lane for matrix B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1468
msgid "Matrix B scale values"
msgstr ""

#: ../../../AMDGPUUsage.rst:1470
msgid "llvm.amdgcn.mfma.scale.f32.32x32x64.f8f6f4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1470
msgid "Emit `v_mfma_scale_f32_32x32x64_f8f6f4`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1472
msgid "llvm.amdgcn.permlane16.swap"
msgstr ""

#: ../../../AMDGPUUsage.rst:1472
msgid ""
"Provide direct access to `v_permlane16_swap_b32` instruction on supported "
"targets. Swaps the values across lanes of first 2 operands. Odd rows of the "
"first operand are swapped with even rows of the second operand (one row is "
"16 lanes). Returns a pair for the swapped registers. The first element of "
"the return corresponds to the swapped element of the first argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:1478
msgid "llvm.amdgcn.permlane32.swap"
msgstr ""

#: ../../../AMDGPUUsage.rst:1478
msgid ""
"Provide direct access to `v_permlane32_swap_b32` instruction on supported "
"targets. Swaps the values across lanes of first 2 operands. Rows 2 and 3 of "
"the first operand are swapped with rows 0 and 1 of the second operand (one "
"row is 16 lanes). Returns a pair for the swapped registers. The first "
"element of the return corresponds to the swapped element of the first "
"argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:1484
msgid "llvm.amdgcn.mov.dpp"
msgstr ""

#: ../../../AMDGPUUsage.rst:1484
msgid ""
"The llvm.amdgcn.mov.dpp.`<type>` intrinsic represents the mov.dpp operation "
"in AMDGPU. This operation is being deprecated and can be replaced with llvm."
"amdgcn.update.dpp."
msgstr ""

#: ../../../AMDGPUUsage.rst:1487
msgid "llvm.amdgcn.update.dpp"
msgstr ""

#: ../../../AMDGPUUsage.rst:1487
msgid ""
"The llvm.amdgcn.update.dpp.`<type>` intrinsic represents the update.dpp "
"operation in AMDGPU. It takes an old value, a source operand, a DPP control "
"operand, a row mask, a bank mask, and a bound control. Various data types "
"are supported, including, bf16, f16, f32, f64, i16, i32, i64, p0, p3, p5, "
"v2f16, v2f32, v2i16, v2i32, v2p0, v3i32, v4i32, v8f16. This operation is "
"equivalent to a sequence of v_mov_b32 operations. It is preferred over llvm."
"amdgcn.mov.dpp.`<type>` for future use. `llvm.amdgcn.update.dpp.<type> <old> "
"<src> <dpp_ctrl> <row_mask> <bank_mask> <bound_ctrl>` Should be equivalent "
"to:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1495
msgid "`v_mov_b32 <dest> <old>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1496
msgid "`v_mov_b32 <dest> <src> <dpp_ctrl> <row_mask> <bank_mask> <bound_ctrl>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1498
msgid ":ref:`llvm.prefetch <int_prefetch>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1498
msgid ""
"Implemented on gfx1250, ignored on earlier targets. First argument is flat, "
"global, or constant address space pointer. Any other address space is not "
"supported. On gfx125x generates flat_prefetch_b8 or global_prefetch_b8 and "
"brings data to GL2. Second argument is rw and currently ignored. Can be 0 or "
"1. Third argument is locality, 0-3. Translates to memory scope:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1505
msgid "0 - SCOPE_SYS"
msgstr ""

#: ../../../AMDGPUUsage.rst:1506
msgid "1 - SCOPE_DEV"
msgstr ""

#: ../../../AMDGPUUsage.rst:1507
msgid "2 - SCOPE_SE"
msgstr ""

#: ../../../AMDGPUUsage.rst:1508
msgid "3 - SCOPE_SE"
msgstr ""

#: ../../../AMDGPUUsage.rst:1510
msgid ""
"Note that SCOPE_CU is not generated and not safe on an invalid address. "
"Fourth argument is cache type:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1513
msgid "0 - Instruction cache, currently ignored and no code is generated."
msgstr ""

#: ../../../AMDGPUUsage.rst:1514
msgid "1 - Data cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:1516
msgid "Instruction cache prefetches are unsafe on invalid address."
msgstr ""

#: ../../../AMDGPUUsage.rst:1521
msgid "List AMDGPU intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1524 ../../../AMDGPUUsage.rst:18636
msgid "'``llvm.amdgcn.cooperative.atomic``' Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1526
msgid ""
"The ``llvm.amdgcn.cooperative.atomic`` :ref:`family of intrinsics<amdgpu-"
"cooperative-atomic-intrinsics-table>` provide atomic load and store "
"operations to a naturally-aligned contiguous memory regions. Memory is "
"accessed cooperatively by a collection of convergent threads, with each "
"thread accessing a fraction of the contiguous memory region."
msgstr ""

#: ../../../AMDGPUUsage.rst:1533
msgid "The memory model described here is imprecise; see SWDEV-536264."
msgstr ""

#: ../../../AMDGPUUsage.rst:1535
msgid ""
"This intrinsic has a memory ordering and may be used to synchronize-with "
"another cooperative atomic. If the memory ordering is relaxed, it may pair "
"with a fence if that same fence is executed by all participating threads "
"with the same synchronization scope and set of address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:1539
msgid ""
"In both cases, a synchronize-with relation can only be established between "
"cooperative atomics with the same total access size."
msgstr ""

#: ../../../AMDGPUUsage.rst:1542
msgid ""
"Each target may have additional restrictions on how the intrinsic may be "
"used; see :ref:`the table below<amdgpu-llvm-ir-cooperative-atomic-intrinsics-"
"availability>`. Targets not covered in the table do not support these "
"intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1546
msgid "AMDGPU Cooperative Atomic Intrinsics Availability"
msgstr ""

#: ../../../AMDGPUUsage.rst:1550
msgid "GFX Version"
msgstr ""

#: ../../../AMDGPUUsage.rst:1552
msgid "GFX 12.5"
msgstr ""

#: ../../../AMDGPUUsage.rst:1552
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx125x-cooperative-atomics`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1555
msgid ""
"If the intrinsic is used without meeting all of the above conditions, or the "
"target-specific conditions, then this intrinsic causes undefined behavior."
msgstr ""

#: ../../../AMDGPUUsage.rst:1558
msgid "AMDGPU Cooperative Atomic Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1562
msgid "Number of Threads Used"
msgstr ""

#: ../../../AMDGPUUsage.rst:1562
msgid "Access Size Per Thread"
msgstr ""

#: ../../../AMDGPUUsage.rst:1562
msgid "Total Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:1566 ../../../AMDGPUUsage.rst:18666
msgid "``llvm.amdgcn.cooperative.atomic.store.32x4B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1566 ../../../AMDGPUUsage.rst:1568
msgid "4B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1566 ../../../AMDGPUUsage.rst:1568
#: ../../../AMDGPUUsage.rst:1570 ../../../AMDGPUUsage.rst:1572
#: ../../../AMDGPUUsage.rst:1574 ../../../AMDGPUUsage.rst:1576
msgid "128B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1568 ../../../AMDGPUUsage.rst:18668
msgid "``llvm.amdgcn.cooperative.atomic.load.32x4B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1570 ../../../AMDGPUUsage.rst:18670
msgid "``llvm.amdgcn.cooperative.atomic.store.16x8B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1570 ../../../AMDGPUUsage.rst:1572
#: ../../../AMDGPUUsage.rst:3023 ../../../AMDGPUUsage.rst:5855
#: ../../../AMDGPUUsage.rst:5993
msgid "16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1570 ../../../AMDGPUUsage.rst:1572
msgid "8B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1572 ../../../AMDGPUUsage.rst:18672
msgid "``llvm.amdgcn.cooperative.atomic.load.16x8B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1574 ../../../AMDGPUUsage.rst:18674
msgid "``llvm.amdgcn.cooperative.atomic.store.8x16B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1574 ../../../AMDGPUUsage.rst:1576
msgid "16B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1576 ../../../AMDGPUUsage.rst:18676
msgid "``llvm.amdgcn.cooperative.atomic.load.8x16B``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1580
msgid ""
"The intrinsics are available for the global (``.p1`` suffix) and generic (``."
"p0`` suffix) address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:1582
msgid ""
"The atomic ordering operand (3rd operand for ``.store``, 2nd for ``.load``) "
"is an integer that follows the C ABI encoding of atomic memory orderings. "
"The supported values are in :ref:`the table below<amdgpu-cooperative-atomic-"
"intrinsics-atomic-memory-orderings-table>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1586
msgid "AMDGPU Cooperative Atomic Intrinsics Atomic Memory Orderings"
msgstr ""

#: ../../../AMDGPUUsage.rst:1590 ../../../AMDGPUUsage.rst:2138
#: ../../../AMDGPUUsage.rst:2169 ../../../AMDGPUUsage.rst:2272
#: ../../../AMDGPUUsage.rst:2299 ../../../AMDGPUUsage.rst:2334
#: ../../../AMDGPUUsage.rst:2361 ../../../AMDGPUUsage.rst:2393
#: ../../../AMDGPUUsage.rst:2593 ../../../AMDGPUUsage.rst:2757
#: ../../../AMDGPUUsage.rst:2878 ../../../AMDGPUUsage.rst:3120
#: ../../../AMDGPUUsage.rst:3162 ../../../AMDGPUUsage.rst:5972
#: ../../../AMDGPUUsage.rst:6002 ../../../AMDGPUUsage.rst:6020
#: ../../../AMDGPUUsage.rst:19529 ../../../AMDGPUUsage.rst:19669
msgid "Value"
msgstr ""

#: ../../../AMDGPUUsage.rst:1590
msgid "Atomic Memory Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:1590 ../../../AMDGPUUsage.rst:3160
msgid "Notes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1593
msgid "``0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1593
msgid "``relaxed``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1593
msgid "The default for unsupported values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1595
msgid "``2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1595
msgid "``acquire``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1595
msgid "Only for ``.load``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1597
msgid "``3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1597
msgid "``release``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1597
msgid "Only for ``.store``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1599
msgid "``5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1599
msgid "``seq_cst``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1602
msgid ""
"The last argument of the intrinsic is the synchronization scope as a "
"metadata string, which must be one of the supported :ref:`memory "
"scopes<amdgpu-memory-scopes>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1608
msgid "LLVM IR Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1610
msgid ""
"The AMDGPU backend implements the following target custom LLVM IR metadata."
msgstr ""

#: ../../../AMDGPUUsage.rst:1616
msgid "'``amdgpu.last.use``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1618
msgid ""
"Sets TH_LOAD_LU temporal hint on load instructions that support it. Takes "
"priority over nontemporal hint (TH_LOAD_NT). This takes no arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:1627
msgid "'``amdgpu.no.remote.memory``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1629
msgid ""
"Asserts a memory operation does not access bytes in host memory, or remote "
"connected peer device memory (the address must be device local). This is "
"intended for use with :ref:`atomicrmw <i_atomicrmw>` and other atomic "
"instructions. This is required to emit a native hardware instruction for "
"some :ref:`system scope <amdgpu-memory-scopes>` atomic operations on some "
"subtargets. For most integer atomic operations, this is a sufficient "
"restriction to emit a native atomic instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:1638
msgid ""
"An :ref:`atomicrmw <i_atomicrmw>` without metadata will be treated "
"conservatively as required to preserve the operation behavior in all cases. "
"This will typically be used in conjunction with :ref:`\\!amdgpu.no.fine."
"grained.memory<amdgpu_no_fine_grained_memory>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1658
msgid "'``amdgpu.no.fine.grained.memory``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1660
msgid ""
"Asserts a memory access does not access bytes allocated in fine-grained "
"allocated memory. This is intended for use with :ref:`atomicrmw "
"<i_atomicrmw>` and other atomic instructions. This is required to emit a "
"native hardware instruction for some :ref:`system scope <amdgpu-memory-"
"scopes>` atomic operations on some subtargets. An :ref:`atomicrmw "
"<i_atomicrmw>` without metadata will be treated conservatively as required "
"to preserve the operation behavior in all cases. This will typically be used "
"in conjunction with :ref:`\\!amdgpu.no.remote.memory."
"access<amdgpu_no_remote_memory_access>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1684
msgid "'``amdgpu.ignore.denormal.mode``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1686
msgid ""
"For use with :ref:`atomicrmw <i_atomicrmw>` floating-point operations. "
"Indicates the handling of denormal inputs and results is insignificant and "
"may be inconsistent with the expected floating-point mode. This is necessary "
"to emit a native atomic instruction on some targets for some address spaces "
"where float denormals are unconditionally flushed. This is typically used in "
"conjunction with :ref:`\\!amdgpu.no.remote.memory."
"access<amdgpu_no_remote_memory_access>` and :ref:`\\!amdgpu.no.fine.grained."
"memory<amdgpu_no_fine_grained_memory>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1706
msgid "LLVM IR Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1708
msgid "The AMDGPU backend supports the following LLVM IR attributes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1710
msgid "AMDGPU LLVM IR Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1714
msgid "LLVM Attribute"
msgstr ""

#: ../../../AMDGPUUsage.rst:1716
msgid "\"amdgpu-flat-work-group-size\"=\"min,max\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1716
msgid ""
"Specify the minimum and maximum flat work group sizes that will be specified "
"when the kernel is dispatched. Generated by the "
"``amdgpu_flat_work_group_size`` CLANG attribute [CLANG-ATTR]_. The IR "
"implied default value is 1,1024. Clang may emit this attribute with more "
"restrictive bounds depending on language defaults. If the actual block or "
"workgroup size exceeds the limit at any point during the execution, the "
"behavior is undefined. For example, even if there is only one active thread "
"but the thread local id exceeds the limit, the behavior is undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:1726
msgid "\"amdgpu-implicitarg-num-bytes\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1726
msgid ""
"Number of kernel argument bytes to add to the kernel argument block size for "
"the implicit arguments. This varies by OS and language (for OpenCL see :ref:"
"`opencl-kernel-implicit-arguments-appended-for-amdhsa-os-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1730
msgid "\"amdgpu-num-sgpr\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1730
msgid ""
"Specifies the number of SGPRs to use. Generated by the ``amdgpu_num_sgpr`` "
"CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:1732
msgid "\"amdgpu-num-vgpr\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1732
msgid ""
"Specifies the number of VGPRs to use. Generated by the ``amdgpu_num_vgpr`` "
"CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:1734
msgid "\"amdgpu-waves-per-eu\"=\"m,n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1734
msgid ""
"Specify the minimum and maximum number of waves per execution unit. "
"Generated by the ``amdgpu_waves_per_eu`` CLANG attribute [CLANG-ATTR]_. This "
"is an optimization hint, and the backend may not be able to satisfy the "
"request. If the specified range is incompatible with the function's \"amdgpu-"
"flat-work-group-size\" value, the implied occupancy bounds by the workgroup "
"size takes precedence."
msgstr ""

#: ../../../AMDGPUUsage.rst:1742
msgid "\"amdgpu-ieee\" true/false."
msgstr ""

#: ../../../AMDGPUUsage.rst:1742
msgid ""
"GFX6-GFX11 Only Specify whether the function expects the IEEE field of the "
"mode register to be set on entry. Overrides the default for the calling "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:1746
msgid "\"amdgpu-dx10-clamp\" true/false."
msgstr ""

#: ../../../AMDGPUUsage.rst:1746
msgid ""
"GFX6-GFX11 Only Specify whether the function expects the DX10_CLAMP field of "
"the mode register to be set on entry. Overrides the default for the calling "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:1751
msgid "\"amdgpu-no-workitem-id-x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1751
msgid ""
"Indicates the function does not depend on the value of the llvm.amdgcn."
"workitem.id.x intrinsic. If a function is marked with this attribute, or "
"reached through a call site marked with this attribute, and that intrinsic "
"is called, the behavior of the program is undefined. (Whole-program "
"undefined behavior is used here because, for example, the absence of a "
"required workitem ID in the preloaded register set can mean that all other "
"preloaded registers are earlier than the compilation assumed they would be.) "
"The backend can generally infer this during code generation, so typically "
"there is no benefit to frontends marking functions with this."
msgstr ""

#: ../../../AMDGPUUsage.rst:1762
msgid "\"amdgpu-no-workitem-id-y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1762
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workitem.id."
"y intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1765
msgid "\"amdgpu-no-workitem-id-z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1765
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workitem.id."
"z intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1768
msgid "\"amdgpu-no-workgroup-id-x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1768
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"x intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1771
msgid "\"amdgpu-no-workgroup-id-y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1771
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"y intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1774
msgid "\"amdgpu-no-workgroup-id-z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1774
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"z intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1777
msgid "\"amdgpu-no-cluster-id-x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1777
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.cluster.id.x "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1780
msgid "\"amdgpu-no-cluster-id-y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1780
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.cluster.id.y "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1783
msgid "\"amdgpu-no-cluster-id-z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1783
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.cluster.id.z "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1786
msgid "\"amdgpu-no-dispatch-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1786
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.dispatch.ptr "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1789
msgid "\"amdgpu-no-implicitarg-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1789
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.implicitarg."
"ptr intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1792
msgid "\"amdgpu-no-dispatch-id\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1792
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.dispatch.id "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1795
msgid "\"amdgpu-no-queue-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1795
msgid ""
"Similar to amdgpu-no-workitem-id-x, except for the llvm.amdgcn.queue.ptr "
"intrinsic. Note that unlike the other ABI hint attributes, the queue pointer "
"may be required in situations where the intrinsic call does not directly "
"appear in the program. Some subtargets require the queue pointer to handle "
"some addrspacecasts, as well as the llvm.amdgcn.is.shared, llvm.amdgcn.is."
"private, llvm.trap, and llvm.debug intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1803
msgid "\"amdgpu-no-hostcall-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1803
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the pointer to the hostcall buffer. If this attribute is "
"absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1807
msgid "\"amdgpu-no-heap-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1807
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the pointer to an initialized memory buffer that "
"conforms to the requirements of the malloc/free device library V1 version "
"implementation. If this attribute is absent, then the amdgpu-no-implicitarg-"
"ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1813
msgid "\"amdgpu-no-multigrid-sync-arg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1813
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the multigrid synchronization pointer. If this attribute "
"is absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1817
msgid "\"amdgpu-no-default-queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1817
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the default queue pointer. If this attribute is absent, "
"then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1821
msgid "\"amdgpu-no-completion-action\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1821
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the completion action pointer. If this attribute is "
"absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1825
msgid "\"amdgpu-lds-size\"=\"min[,max]\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1825
msgid ""
"Min is the minimum number of bytes that will be allocated in the Local Data "
"Store at address zero. Variables are allocated within this frame using "
"absolute symbol metadata, primarily by the AMDGPULowerModuleLDS pass. "
"Optional max is the maximum number of bytes that will be allocated. Note "
"that min==max indicates that no further variables can be added to the frame. "
"This is an internal detail of how LDS variables are lowered, language front "
"ends should not set this attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:1833
msgid "\"amdgpu-gds-size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1833
msgid "Bytes expected to be allocated at the start of GDS memory at entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:1835
msgid "\"amdgpu-git-ptr-high\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1835
msgid ""
"The hard-wired high half of the address of the global information table for "
"AMDPAL OS type. 0xffffffff represents no hard-wired high half, since current "
"hardware only allows a 16-bit value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1839
msgid "\"amdgpu-32bit-address-high-bits\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1839
msgid ""
"Assumed high 32-bits for 32-bit address spaces which are really truncated 64-"
"bit addresses (i.e., addrspace(6))"
msgstr ""

#: ../../../AMDGPUUsage.rst:1842
msgid "\"amdgpu-color-export\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1842
msgid ""
"Indicates shader exports color information if set to 1. Defaults to 1 for :"
"ref:`amdgpu_ps <amdgpu-cc>`, and 0 for other calling conventions. Determines "
"the necessity and type of null exports when a shader terminates early by "
"killing lanes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1847
msgid "\"amdgpu-depth-export\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1847
msgid ""
"Indicates shader exports depth information if set to 1. Determines the "
"necessity and type of null exports when a shader terminates early by killing "
"lanes. A depth-only shader will export to depth channel when no null export "
"target is available (GFX11+)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1852
msgid "\"InitialPSInputAddr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1852
msgid ""
"Set the initial value of the `spi_ps_input_addr` register for :ref:"
"`amdgpu_ps <amdgpu-cc>` shaders. Any bits enabled by this value will be "
"enabled in the final register value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1856
msgid "\"amdgpu-wave-priority-threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1856
msgid ""
"VALU instruction count threshold for adjusting wave priority. If exceeded, "
"temporarily raise the wave priority at the start of the shader function "
"until its last VMEM instructions to allow younger waves to issue their VMEM "
"instructions as well."
msgstr ""

#: ../../../AMDGPUUsage.rst:1861
msgid "\"amdgpu-memory-bound\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1861 ../../../AMDGPUUsage.rst:1863
msgid "Set internally by backend"
msgstr ""

#: ../../../AMDGPUUsage.rst:1863
msgid "\"amdgpu-wave-limiter\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1865
msgid "\"amdgpu-unroll-threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1865
msgid ""
"Set base cost threshold preference for loop unrolling within this function, "
"default is 300. Actual threshold may be varied by per-loop metadata or "
"reduced by heuristics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1869
msgid "\"amdgpu-max-num-workgroups\"=\"x,y,z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1869
msgid ""
"Specify the maximum number of work groups for the kernel dispatch in the X, "
"Y, and Z dimensions. Each number must be >= 1. Generated by the "
"``amdgpu_max_num_work_groups`` CLANG attribute [CLANG-ATTR]_. Clang only "
"emits this attribute when all the three numbers are >= 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:1874
msgid "\"amdgpu-hidden-argument\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1874
msgid ""
"This attribute is used internally by the backend to mark function arguments "
"as hidden. Hidden arguments are managed by the compiler and are not part of "
"the explicit arguments supplied by the user."
msgstr ""

#: ../../../AMDGPUUsage.rst:1878
msgid "\"amdgpu-agpr-alloc\"=\"min(,max)\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1878
msgid ""
"Indicates a minimum and maximum range for the number of AGPRs to make "
"available to allocate. The values will be rounded up to the next multiple of "
"the allocation granularity (4). The minimum value is interpreted as the "
"minimum required number of AGPRs for the function to allocate (that is, the "
"function requires no more than min registers). If only one value is "
"specified, it is interpreted as the minimum register budget. The maximum "
"will restrict allocation to use no more than max AGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1886
msgid ""
"The values may be ignored if satisfying it would violate other allocation "
"constraints."
msgstr ""

#: ../../../AMDGPUUsage.rst:1889
msgid ""
"The behavior is undefined if a function which requires more AGPRs than the "
"lower bound is reached through any function marked with a higher value of "
"this attribute. A minimum value of 0 indicates the function does not require "
"any AGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1894
msgid ""
"This is only relevant on targets with AGPRs which support accum_offset "
"(gfx90a+)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1896
msgid "\"amdgpu-sgpr-hazard-wait\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1896
msgid ""
"Disabled SGPR hazard wait insertion if set to 0. Exists for testing "
"performance impact of SGPR hazard waits only."
msgstr ""

#: ../../../AMDGPUUsage.rst:1899
msgid "\"amdgpu-sgpr-hazard-boundary-cull\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1899
msgid ""
"Enable insertion of SGPR hazard cull sequences at function call boundaries. "
"Cull sequence reduces future hazard waits, but has a performance cost."
msgstr ""

#: ../../../AMDGPUUsage.rst:1902
msgid "\"amdgpu-sgpr-hazard-mem-wait-cull\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1902
msgid ""
"Enable insertion of SGPR hazard cull sequences before memory waits. Cull "
"sequence reduces future hazard waits, but has a performance cost. Attempt to "
"amortize cost by overlapping with memory accesses."
msgstr ""

#: ../../../AMDGPUUsage.rst:1906
msgid "\"amdgpu-sgpr-hazard-mem-wait-cull-threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1906
msgid ""
"Sets the number of active SGPR hazards that must be present before inserting "
"a cull sequence at a memory wait."
msgstr ""

#: ../../../AMDGPUUsage.rst:1909
msgid "\"amdgpu-promote-alloca-to-vector-max-regs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1909
msgid "Maximum vector size (in 32b registers) to create when promoting alloca."
msgstr ""

#: ../../../AMDGPUUsage.rst:1911
msgid "\"amdgpu-promote-alloca-to-vector-vgpr-ratio\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1911
msgid "Ratio of VGPRs to budget for promoting alloca to vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1913
msgid "\"amdgpu-dynamic-vgpr-block-size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1913
msgid ""
"Represents the size of a VGPR block in the \"Dynamic VGPR\" hardware mode, "
"introduced in GFX12. A value of 0 (default) means that dynamic VGPRs are not "
"enabled. Valid values for GFX12+ are 16 and 32. Waves launched in this mode "
"may allocate or deallocate the VGPRs using dedicated instructions, but may "
"not send the DEALLOC_VGPRS message. If a shader has this attribute, then all "
"its callees must match its value. An amd_cs_chain CC function with this "
"enabled has an extra symbol prefixed with \"_dvgpr$\" with the value of the "
"function symbol, offset by one less than the number of dynamic VGPR blocks "
"required by the function encoded in bits 5..3."
msgstr ""

#: ../../../AMDGPUUsage.rst:1926
msgid "\"amdgpu-cluster-dims\"=\"x,y,z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1926
msgid ""
"Specify the cluster workgroup dimensions. A value of \"0,0,0\" indicates "
"that cluster is disabled. A value of \"1024,1024,1024\" indicates that "
"cluster is enabled, but the dimensions cannot be determined at compile time. "
"Any other value explicitly specifies the cluster dimensions."
msgstr ""

#: ../../../AMDGPUUsage.rst:1931
msgid "This is only relevant on targets with cluster support."
msgstr ""

#: ../../../AMDGPUUsage.rst:1937
msgid "Calling Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:1939
msgid "The AMDGPU backend supports the following calling conventions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1941
msgid "AMDGPU Calling Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:1945
msgid "Calling Convention"
msgstr ""

#: ../../../AMDGPUUsage.rst:1947
msgid "``ccc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1947
msgid ""
"The C calling convention. Used by default. See :ref:`amdgpu-amdhsa-function-"
"call-convention-non-kernel-functions` for more details."
msgstr ""

#: ../../../AMDGPUUsage.rst:1951
msgid "``fastcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1951
msgid "The fast calling convention. Mostly the same as the ``ccc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1953
msgid "``coldcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1953
msgid "The cold calling convention. Mostly the same as the ``ccc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1955
msgid "``amdgpu_cs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1955
msgid "Used for Mesa/AMDPAL compute shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1959
msgid "``amdgpu_cs_chain``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1959
msgid "Similar to ``amdgpu_cs``, with differences described below."
msgstr ""

#: ../../../AMDGPUUsage.rst:1961
msgid ""
"Functions with this calling convention cannot be called directly. They must "
"instead be launched via the ``llvm.amdgcn.cs.chain`` intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1964
msgid ""
"Arguments are passed in SGPRs, starting at s0, if they have the ``inreg`` "
"attribute, and in VGPRs otherwise, starting at v8. Using more SGPRs or VGPRs "
"than available in the subtarget is not allowed.  On subtargets that use a "
"scratch buffer descriptor (as opposed to ``scratch_{load,store}_*`` "
"instructions), the scratch buffer descriptor is passed in s[48:51]. This "
"limits the SGPR / ``inreg`` arguments to the equivalent of 48 dwords; using "
"more than that is not allowed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1972
msgid ""
"The return type must be void. Varargs, sret, byval, byref, inalloca, "
"preallocated are not supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:1975
msgid ""
"Values in scalar registers as well as v0-v7 are not preserved. Values in "
"VGPRs starting at v8 are not preserved for the active lanes, but must be "
"saved by the callee for inactive lanes when using WWM (a notable exception "
"is when the llvm.amdgcn.init.whole.wave intrinsic is used in the function - "
"in this case the backend assumes that there are no inactive lanes upon "
"entry; any inactive lanes that need to be preserved must be explicitly "
"present in the IR)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1982
msgid ""
"Wave scratch is \"empty\" at function boundaries. There is no stack pointer "
"input or output value, but functions are free to use scratch starting from "
"an initial stack pointer. Calls to ``amdgpu_gfx`` functions are allowed and "
"behave like they do in ``amdgpu_cs`` functions."
msgstr ""

#: ../../../AMDGPUUsage.rst:1987
msgid ""
"All counters (``lgkmcnt``, ``vmcnt``, ``storecnt``, etc.) are presumed in an "
"unknown state at function entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:1990
msgid ""
"A function may have multiple exits (e.g. one chain exit and one plain ``ret "
"void`` for when the wave ends), but all ``llvm.amdgcn.cs.chain`` exits must "
"be in uniform control flow."
msgstr ""

#: ../../../AMDGPUUsage.rst:1994
msgid "``amdgpu_cs_chain_preserve``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1994
msgid ""
"Same as ``amdgpu_cs_chain``, but active lanes for VGPRs starting at v8 are "
"preserved. Calls to ``amdgpu_gfx`` functions are not allowed, and any calls "
"to ``llvm.amdgcn.cs.chain`` must not pass more VGPR arguments than the "
"caller's VGPR function parameters."
msgstr ""

#: ../../../AMDGPUUsage.rst:1998
msgid "``amdgpu_es``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1998
msgid ""
"Used for AMDPAL shader stage before geometry shader if geometry is in use. "
"So either the domain (= tessellation evaluation) shader if tessellation is "
"in use, or otherwise the vertex shader. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2004
msgid "``amdgpu_gfx``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2004
msgid ""
"Used for AMD graphics targets. Functions with this calling convention cannot "
"be used as entry points. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2009
msgid "``amdgpu_gfx_whole_wave``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2009
msgid ""
"Used for AMD graphics targets. Functions with this calling convention cannot "
"be used as entry points. They must have an i1 as the first argument, which "
"will be mapped to the value of EXEC on entry into the function. Other "
"arguments will contain poison in their inactive lanes. Similarly, the return "
"value for the inactive lanes is poison."
msgstr ""

#: ../../../AMDGPUUsage.rst:2015
msgid ""
"The function will run with all lanes enabled, i.e. EXEC will be set to -1 in "
"the prologue and restored to its original value in the epilogue. The "
"inactive lanes will be preserved for all the registers used by the function. "
"Active lanes only will only be preserved for the callee saved registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:2020
msgid ""
"In all other respects, functions with this calling convention behave like "
"``amdgpu_gfx`` functions."
msgstr ""

#: ../../../AMDGPUUsage.rst:2023
msgid "``amdgpu_gs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2023
msgid "Used for Mesa/AMDPAL geometry shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2027
msgid "``amdgpu_hs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2027
msgid ""
"Used for Mesa/AMDPAL hull shaders (= tessellation control shaders). ..TODO:: "
"Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2031
msgid "``amdgpu_kernel``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2031
msgid "See :ref:`amdgpu-amdhsa-function-call-convention-kernel-functions`"
msgstr ""

#: ../../../AMDGPUUsage.rst:2033
msgid "``amdgpu_ls``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2033
msgid ""
"Used for AMDPAL vertex shader if tessellation is in use. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2037
msgid "``amdgpu_ps``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2037
msgid "Used for Mesa/AMDPAL pixel shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2041
msgid "``amdgpu_vs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2041
msgid ""
"Used for Mesa/AMDPAL last shader stage before rasterization (vertex shader "
"if tessellation and geometry are not in use, or otherwise copy shader if one "
"is needed). ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:2050
msgid "AMDGPU MCExpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2052
msgid ""
"As part of the AMDGPU MC layer, AMDGPU provides the following target-"
"specific ``MCExpr``\\s."
msgstr ""

#: ../../../AMDGPUUsage.rst:2055
msgid "AMDGPU MCExpr types:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2059
msgid "MCExpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2059 ../../../AMDGPUUsage.rst:19878
msgid "Operands"
msgstr ""

#: ../../../AMDGPUUsage.rst:2059
msgid "Return value"
msgstr ""

#: ../../../AMDGPUUsage.rst:2061
msgid "``max(arg, ...)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2061 ../../../AMDGPUUsage.rst:2064
msgid "1 or more"
msgstr ""

#: ../../../AMDGPUUsage.rst:2061
msgid ""
"Variadic signed operation that returns the maximum value of all its "
"arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:2064
msgid "``or(arg, ...)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2064
msgid ""
"Variadic signed operation that returns the bitwise-or result of all its "
"arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:2070
msgid "Function Resource Usage"
msgstr ""

#: ../../../AMDGPUUsage.rst:2072
msgid ""
"A function's resource usage depends on each of its callees' resource usage. "
"The expressions used to denote resource usage reflect this by propagating "
"each callees' equivalent expressions. Said expressions are emitted as "
"symbols by the compiler when compiling to either assembly or object format "
"and should not be overwritten or redefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:2078
msgid "The following describes all emitted function resource usage symbols:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2080
msgid "Function Resource Usage:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2084
msgid "Symbol"
msgstr ""

#: ../../../AMDGPUUsage.rst:2084 ../../../AMDGPUUsage.rst:2486
#: ../../../AMDGPUUsage.rst:2576 ../../../AMDGPUUsage.rst:2742
#: ../../../AMDGPUUsage.rst:2783 ../../../AMDGPUUsage.rst:19703
msgid "Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:2084
msgid "Example"
msgstr ""

#: ../../../AMDGPUUsage.rst:2086
msgid "<function_name>.num_vgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2086 ../../../AMDGPUUsage.rst:2089
#: ../../../AMDGPUUsage.rst:2092 ../../../AMDGPUUsage.rst:2096
msgid "Integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:2086
msgid ""
"Number of VGPRs used by <function_name>, worst case of itself and its "
"callees' VGPR use"
msgstr ""

#: ../../../AMDGPUUsage.rst:2086
msgid ".set foo.num_vgpr, max(32, bar.num_vgpr, baz.num_vgpr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2089
msgid "<function_name>.num_agpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2089
msgid ""
"Number of AGPRs used by <function_name>, worst case of itself and its "
"callees' AGPR use"
msgstr ""

#: ../../../AMDGPUUsage.rst:2089
msgid ".set foo.num_agpr, max(35, bar.num_agpr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2092
msgid "<function_name>.numbered_sgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2092
msgid ""
"Number of SGPRs used by <function_name>, worst case of itself and its "
"callees' SGPR use (without any of the implicitly used SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2092
msgid ".set foo.num_sgpr, 21"
msgstr ""

#: ../../../AMDGPUUsage.rst:2096
msgid "<function_name>.private_seg_size"
msgstr ""

#: ../../../AMDGPUUsage.rst:2096
msgid ""
"Total stack size required for <function_name>, expression is the locally "
"used stack size + the worst case callee"
msgstr ""

#: ../../../AMDGPUUsage.rst:2096
msgid ""
".set foo.private_seg_size, 16+max(bar.private_seg_size, baz.private_seg_size)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2100
msgid "<function_name>.uses_vcc"
msgstr ""

#: ../../../AMDGPUUsage.rst:2100 ../../../AMDGPUUsage.rst:2102
#: ../../../AMDGPUUsage.rst:2104 ../../../AMDGPUUsage.rst:2106
#: ../../../AMDGPUUsage.rst:2108
msgid "Bool"
msgstr ""

#: ../../../AMDGPUUsage.rst:2100
msgid "Whether <function_name>, or any of its callees, uses vcc"
msgstr ""

#: ../../../AMDGPUUsage.rst:2100
msgid ".set foo.uses_vcc, or(0, bar.uses_vcc)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2102
msgid "<function_name>.uses_flat_scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:2102
msgid ""
"Whether <function_name>, or any of its callees, uses flat scratch or not"
msgstr ""

#: ../../../AMDGPUUsage.rst:2102
msgid ".set foo.uses_flat_scratch, 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:2104
msgid "<function_name>.has_dyn_sized_stack"
msgstr ""

#: ../../../AMDGPUUsage.rst:2104
msgid "Whether <function_name>, or any of its callees, is dynamically sized"
msgstr ""

#: ../../../AMDGPUUsage.rst:2104
msgid ".set foo.has_dyn_sized_stack, 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:2106
msgid "<function_name>.has_recursion"
msgstr ""

#: ../../../AMDGPUUsage.rst:2106
msgid "Whether <function_name>, or any of its callees, contains recursion"
msgstr ""

#: ../../../AMDGPUUsage.rst:2106
msgid ".set foo.has_recursion, 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:2108
msgid "<function_name>.has_indirect_call"
msgstr ""

#: ../../../AMDGPUUsage.rst:2108
msgid ""
"Whether <function_name>, or any of its callees, contains an indirect call"
msgstr ""

#: ../../../AMDGPUUsage.rst:2108
msgid ".set foo.has_indirect_call, max(0, bar.has_indirect_call)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2112
msgid ""
"Furthermore, three symbols are additionally emitted describing the "
"compilation unit's worst case (i.e, maxima) ``num_vgpr``, ``num_agpr``, and "
"``numbered_sgpr`` which may be referenced and used by the aforementioned "
"symbolic expressions. These three symbols are ``amdgcn.max_num_vgpr``, "
"``amdgcn.max_num_agpr``, and ``amdgcn.max_num_sgpr``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2121
msgid "ELF Code Object"
msgstr ""

#: ../../../AMDGPUUsage.rst:2123
msgid ""
"The AMDGPU backend generates a standard ELF [ELF]_ relocatable code object "
"that can be linked by ``lld`` to produce a standard ELF shared code object "
"which can be loaded and executed on an AMDGPU target."
msgstr ""

#: ../../../AMDGPUUsage.rst:2130
msgid "Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:2132
msgid "The AMDGPU backend uses the following ELF header:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2134
msgid "AMDGPU ELF Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:2138 ../../../AMDGPUUsage.rst:2878
#: ../../../AMDGPUUsage.rst:19669 ../../../AMDGPUUsage.rst:19703
msgid "Field"
msgstr ""

#: ../../../AMDGPUUsage.rst:2140 ../../../AMDGPUUsage.rst:2191
#: ../../../AMDGPUUsage.rst:19671
msgid "``e_ident[EI_CLASS]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2140
msgid "``ELFCLASS64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2141 ../../../AMDGPUUsage.rst:2194
#: ../../../AMDGPUUsage.rst:19672
msgid "``e_ident[EI_DATA]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2141
msgid "``ELFDATA2LSB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2142 ../../../AMDGPUUsage.rst:2206
#: ../../../AMDGPUUsage.rst:19673
msgid "``e_ident[EI_OSABI]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2142 ../../../AMDGPUUsage.rst:2172
msgid "``ELFOSABI_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2143 ../../../AMDGPUUsage.rst:2173
msgid "``ELFOSABI_AMDGPU_HSA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2144 ../../../AMDGPUUsage.rst:2174
msgid "``ELFOSABI_AMDGPU_PAL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2145 ../../../AMDGPUUsage.rst:2175
msgid "``ELFOSABI_AMDGPU_MESA3D``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2146 ../../../AMDGPUUsage.rst:2235
#: ../../../AMDGPUUsage.rst:19675
msgid "``e_ident[EI_ABIVERSION]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2146 ../../../AMDGPUUsage.rst:2176
msgid "``ELFABIVERSION_AMDGPU_HSA_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2147 ../../../AMDGPUUsage.rst:2177
msgid "``ELFABIVERSION_AMDGPU_HSA_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2148 ../../../AMDGPUUsage.rst:2178
msgid "``ELFABIVERSION_AMDGPU_HSA_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2149 ../../../AMDGPUUsage.rst:2179
msgid "``ELFABIVERSION_AMDGPU_HSA_V5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2150 ../../../AMDGPUUsage.rst:2180
msgid "``ELFABIVERSION_AMDGPU_HSA_V6``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2151 ../../../AMDGPUUsage.rst:2181
msgid "``ELFABIVERSION_AMDGPU_PAL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2152 ../../../AMDGPUUsage.rst:2182
msgid "``ELFABIVERSION_AMDGPU_MESA3D``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2153 ../../../AMDGPUUsage.rst:2248
#: ../../../AMDGPUUsage.rst:19674
msgid "``e_type``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2153 ../../../AMDGPUUsage.rst:2243
msgid "``ET_REL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2154 ../../../AMDGPUUsage.rst:2246
msgid "``ET_DYN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2155 ../../../AMDGPUUsage.rst:2259
#: ../../../AMDGPUUsage.rst:19676
msgid "``e_machine``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2155 ../../../AMDGPUUsage.rst:2171
msgid "``EM_AMDGPU``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2156 ../../../AMDGPUUsage.rst:2263
msgid "``e_entry``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2157 ../../../AMDGPUUsage.rst:2475
msgid "``e_flags``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2157
msgid ""
"See :ref:`amdgpu-elf-header-e_flags-v2-table`, :ref:`amdgpu-elf-header-"
"e_flags-table-v3`, :ref:`amdgpu-elf-header-e_flags-table-v4-v5`, and :ref:"
"`amdgpu-elf-header-e_flags-table-v6-onwards`"
msgstr ""

#: ../../../AMDGPUUsage.rst:2165
msgid "AMDGPU ELF Header Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2171
msgid "224"
msgstr ""

#: ../../../AMDGPUUsage.rst:2174
msgid "65"
msgstr ""

#: ../../../AMDGPUUsage.rst:2175
msgid "66"
msgstr ""

#: ../../../AMDGPUUsage.rst:2186
msgid "The ELF class is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2188
msgid "``ELFCLASS32`` for ``r600`` architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2190
msgid ""
"``ELFCLASS64`` for ``amdgcn`` architecture which only supports 64-bit "
"process address space applications."
msgstr ""

#: ../../../AMDGPUUsage.rst:2194
msgid "All AMDGPU targets use ``ELFDATA2LSB`` for little-endian byte ordering."
msgstr ""

#: ../../../AMDGPUUsage.rst:2197
msgid ""
"One of the following AMDGPU target architecture specific OS ABIs (see :ref:"
"`amdgpu-os`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:2200
msgid "``ELFOSABI_NONE`` for *unknown* OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2202
msgid "``ELFOSABI_AMDGPU_HSA`` for ``amdhsa`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2204
msgid "``ELFOSABI_AMDGPU_PAL`` for ``amdpal`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2206
msgid "``ELFOSABI_AMDGPU_MESA3D`` for ``mesa3D`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2209
msgid ""
"The ABI version of the AMDGPU target architecture specific OS ABI to which "
"the code object conforms:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2212
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V2`` is used to specify the version of AMD HSA "
"runtime ABI for code object V2. Can no longer be emitted by this version of "
"LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:2215
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V3`` is used to specify the version of AMD HSA "
"runtime ABI for code object V3. Can no longer be emitted by this version of "
"LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:2218
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V4`` is used to specify the version of AMD HSA "
"runtime ABI for code object V4. Specify using the Clang option ``-mcode-"
"object-version=4``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2222
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V5`` is used to specify the version of AMD HSA "
"runtime ABI for code object V5. Specify using the Clang option ``-mcode-"
"object-version=5``. This is the default code object version if not specified."
msgstr ""

#: ../../../AMDGPUUsage.rst:2227
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V6`` is used to specify the version of AMD HSA "
"runtime ABI for code object V6. Specify using the Clang option ``-mcode-"
"object-version=6``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2231
msgid ""
"``ELFABIVERSION_AMDGPU_PAL`` is used to specify the version of AMD PAL "
"runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:2234
msgid ""
"``ELFABIVERSION_AMDGPU_MESA3D`` is used to specify the version of AMD MESA "
"3D runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:2238
msgid "Can be one of the following values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2242
msgid ""
"The type produced by the AMDGPU backend compiler as it is relocatable code "
"object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2246
msgid "The type produced by the linker as it is a shared code object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2248
msgid "The AMD HSA runtime loader requires a ``ET_DYN`` code object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2251
msgid ""
"The value ``EM_AMDGPU`` is used for the machine for all processors supported "
"by the ``r600`` and ``amdgcn`` architectures (see :ref:`amdgpu-processor-"
"table`). The specific processor is specified in the "
"``NT_AMD_HSA_ISA_VERSION`` note record for code object V2 (see :ref:`amdgpu-"
"note-records-v2`) and in the ``EF_AMDGPU_MACH`` bit field of the ``e_flags`` "
"for code object V3 and above (see :ref:`amdgpu-elf-header-e_flags-table-"
"v3`, :ref:`amdgpu-elf-header-e_flags-table-v4-v5` and :ref:`amdgpu-elf-"
"header-e_flags-table-v6-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2262
msgid ""
"The entry point is 0 as the entry points for individual kernels must be "
"selected in order to invoke them through AQL packets."
msgstr ""

#: ../../../AMDGPUUsage.rst:2266
msgid "The AMDGPU backend uses the following ELF header flags:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2268
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V2"
msgstr ""

#: ../../../AMDGPUUsage.rst:2274
msgid "``EF_AMDGPU_FEATURE_XNACK_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2274 ../../../AMDGPUUsage.rst:3170
msgid "0x01"
msgstr ""

#: ../../../AMDGPUUsage.rst:2274 ../../../AMDGPUUsage.rst:2306
msgid ""
"Indicates if the ``xnack`` target feature is enabled for all code contained "
"in the code object. If the processor does not support the ``xnack`` target "
"feature then must be 0. See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2285
msgid "``EF_AMDGPU_FEATURE_TRAP_HANDLER_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2285 ../../../AMDGPUUsage.rst:3171
msgid "0x02"
msgstr ""

#: ../../../AMDGPUUsage.rst:2285
msgid ""
"Indicates if the trap handler is enabled for all code contained in the code "
"object. If the processor does not support a trap handler then must be 0. "
"See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2295
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V3"
msgstr ""

#: ../../../AMDGPUUsage.rst:2301 ../../../AMDGPUUsage.rst:2336
#: ../../../AMDGPUUsage.rst:2363
msgid "``EF_AMDGPU_MACH``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2301 ../../../AMDGPUUsage.rst:2336
#: ../../../AMDGPUUsage.rst:2363
msgid "0x0ff"
msgstr ""

#: ../../../AMDGPUUsage.rst:2301 ../../../AMDGPUUsage.rst:2336
#: ../../../AMDGPUUsage.rst:2363
msgid ""
"AMDGPU processor selection mask for ``EF_AMDGPU_MACH_xxx`` values defined "
"in :ref:`amdgpu-ef-amdgpu-mach-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2306
msgid "``EF_AMDGPU_FEATURE_XNACK_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2306 ../../../AMDGPUUsage.rst:2345
#: ../../../AMDGPUUsage.rst:2372
msgid "0x100"
msgstr ""

#: ../../../AMDGPUUsage.rst:2317
msgid "``EF_AMDGPU_FEATURE_SRAMECC_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2317 ../../../AMDGPUUsage.rst:2346
#: ../../../AMDGPUUsage.rst:2373
msgid "0x200"
msgstr ""

#: ../../../AMDGPUUsage.rst:2317
msgid ""
"Indicates if the ``sramecc`` target feature is enabled for all code "
"contained in the code object. If the processor does not support the "
"``sramecc`` target feature then must be 0. See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2330
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V4 and V5"
msgstr ""

#: ../../../AMDGPUUsage.rst:2341 ../../../AMDGPUUsage.rst:2368
msgid "``EF_AMDGPU_FEATURE_XNACK_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2341 ../../../AMDGPUUsage.rst:2347
#: ../../../AMDGPUUsage.rst:2368 ../../../AMDGPUUsage.rst:2374
msgid "0x300"
msgstr ""

#: ../../../AMDGPUUsage.rst:2341 ../../../AMDGPUUsage.rst:2368
msgid "XNACK selection mask for ``EF_AMDGPU_FEATURE_XNACK_*_V4`` values."
msgstr ""

#: ../../../AMDGPUUsage.rst:2344 ../../../AMDGPUUsage.rst:2371
msgid "``EF_AMDGPU_FEATURE_XNACK_UNSUPPORTED_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2344 ../../../AMDGPUUsage.rst:2351
#: ../../../AMDGPUUsage.rst:2371 ../../../AMDGPUUsage.rst:2378
#: ../../../AMDGPUUsage.rst:2396
msgid "0x000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2344 ../../../AMDGPUUsage.rst:2371
msgid "XNACK unsupported."
msgstr ""

#: ../../../AMDGPUUsage.rst:2345 ../../../AMDGPUUsage.rst:2372
msgid "``EF_AMDGPU_FEATURE_XNACK_ANY_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2345 ../../../AMDGPUUsage.rst:2372
msgid "XNACK can have any value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2346 ../../../AMDGPUUsage.rst:2373
msgid "``EF_AMDGPU_FEATURE_XNACK_OFF_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2346 ../../../AMDGPUUsage.rst:2373
msgid "XNACK disabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:2347 ../../../AMDGPUUsage.rst:2374
msgid "``EF_AMDGPU_FEATURE_XNACK_ON_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2347 ../../../AMDGPUUsage.rst:2374
msgid "XNACK enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:2348 ../../../AMDGPUUsage.rst:2375
msgid "``EF_AMDGPU_FEATURE_SRAMECC_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2348 ../../../AMDGPUUsage.rst:2354
#: ../../../AMDGPUUsage.rst:2375 ../../../AMDGPUUsage.rst:2381
msgid "0xc00"
msgstr ""

#: ../../../AMDGPUUsage.rst:2348 ../../../AMDGPUUsage.rst:2375
msgid "SRAMECC selection mask for ``EF_AMDGPU_FEATURE_SRAMECC_*_V4`` values."
msgstr ""

#: ../../../AMDGPUUsage.rst:2351 ../../../AMDGPUUsage.rst:2378
msgid "``EF_AMDGPU_FEATURE_SRAMECC_UNSUPPORTED_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2351 ../../../AMDGPUUsage.rst:2378
msgid "SRAMECC unsupported."
msgstr ""

#: ../../../AMDGPUUsage.rst:2352 ../../../AMDGPUUsage.rst:2379
msgid "``EF_AMDGPU_FEATURE_SRAMECC_ANY_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2352 ../../../AMDGPUUsage.rst:2379
msgid "0x400"
msgstr ""

#: ../../../AMDGPUUsage.rst:2352 ../../../AMDGPUUsage.rst:2379
msgid "SRAMECC can have any value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2353 ../../../AMDGPUUsage.rst:2380
msgid "``EF_AMDGPU_FEATURE_SRAMECC_OFF_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2353 ../../../AMDGPUUsage.rst:2380
msgid "0x800"
msgstr ""

#: ../../../AMDGPUUsage.rst:2353 ../../../AMDGPUUsage.rst:2380
msgid "SRAMECC disabled,"
msgstr ""

#: ../../../AMDGPUUsage.rst:2354 ../../../AMDGPUUsage.rst:2381
msgid "``EF_AMDGPU_FEATURE_SRAMECC_ON_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2354 ../../../AMDGPUUsage.rst:2381
msgid "SRAMECC enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:2357
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V6 and After"
msgstr ""

#: ../../../AMDGPUUsage.rst:2382
msgid "``EF_AMDGPU_GENERIC_VERSION_V``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2382
msgid "0xff000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2382
msgid ""
"Generic code object version selection mask. This is a value between 1 and "
"255, stored in the most significant byte of EFLAGS. See :ref:`amdgpu-generic-"
"processor-versioning`"
msgstr ""

#: ../../../AMDGPUUsage.rst:2389
msgid "AMDGPU ``EF_AMDGPU_MACH`` Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2393
msgid "Description (see :ref:`amdgpu-processor-table`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2396
msgid "``EF_AMDGPU_MACH_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2396
msgid "*not specified*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2397
msgid "``EF_AMDGPU_MACH_R600_R600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2397
msgid "0x001"
msgstr ""

#: ../../../AMDGPUUsage.rst:2398
msgid "``EF_AMDGPU_MACH_R600_R630``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2398
msgid "0x002"
msgstr ""

#: ../../../AMDGPUUsage.rst:2399
msgid "``EF_AMDGPU_MACH_R600_RS880``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2399
msgid "0x003"
msgstr ""

#: ../../../AMDGPUUsage.rst:2400
msgid "``EF_AMDGPU_MACH_R600_RV670``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2400
msgid "0x004"
msgstr ""

#: ../../../AMDGPUUsage.rst:2401
msgid "``EF_AMDGPU_MACH_R600_RV710``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2401
msgid "0x005"
msgstr ""

#: ../../../AMDGPUUsage.rst:2402
msgid "``EF_AMDGPU_MACH_R600_RV730``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2402
msgid "0x006"
msgstr ""

#: ../../../AMDGPUUsage.rst:2403
msgid "``EF_AMDGPU_MACH_R600_RV770``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2403
msgid "0x007"
msgstr ""

#: ../../../AMDGPUUsage.rst:2404
msgid "``EF_AMDGPU_MACH_R600_CEDAR``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2404
msgid "0x008"
msgstr ""

#: ../../../AMDGPUUsage.rst:2405
msgid "``EF_AMDGPU_MACH_R600_CYPRESS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2405
msgid "0x009"
msgstr ""

#: ../../../AMDGPUUsage.rst:2406
msgid "``EF_AMDGPU_MACH_R600_JUNIPER``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2406
msgid "0x00a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2407
msgid "``EF_AMDGPU_MACH_R600_REDWOOD``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2407
msgid "0x00b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2408
msgid "``EF_AMDGPU_MACH_R600_SUMO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2408
msgid "0x00c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2409
msgid "``EF_AMDGPU_MACH_R600_BARTS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2409
msgid "0x00d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2410
msgid "``EF_AMDGPU_MACH_R600_CAICOS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2410
msgid "0x00e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2411
msgid "``EF_AMDGPU_MACH_R600_CAYMAN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2411
msgid "0x00f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2412
msgid "``EF_AMDGPU_MACH_R600_TURKS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2412
msgid "0x010"
msgstr ""

#: ../../../AMDGPUUsage.rst:2413 ../../../AMDGPUUsage.rst:2422
#: ../../../AMDGPUUsage.rst:2447 ../../../AMDGPUUsage.rst:2458
#: ../../../AMDGPUUsage.rst:2460 ../../../AMDGPUUsage.rst:2463
#: ../../../AMDGPUUsage.rst:2469 ../../../AMDGPUUsage.rst:2470
#: ../../../AMDGPUUsage.rst:2598 ../../../AMDGPUUsage.rst:2759
#: ../../../AMDGPUUsage.rst:2896
msgid "*reserved*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2413
msgid "0x011 - 0x01f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2413
msgid "Reserved for ``r600`` architecture processors."
msgstr ""

#: ../../../AMDGPUUsage.rst:2415
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2415
msgid "0x020"
msgstr ""

#: ../../../AMDGPUUsage.rst:2416
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX601``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2416
msgid "0x021"
msgstr ""

#: ../../../AMDGPUUsage.rst:2417
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX700``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2417
msgid "0x022"
msgstr ""

#: ../../../AMDGPUUsage.rst:2418
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX701``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2418
msgid "0x023"
msgstr ""

#: ../../../AMDGPUUsage.rst:2419
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX702``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2419
msgid "0x024"
msgstr ""

#: ../../../AMDGPUUsage.rst:2420
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX703``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2420
msgid "0x025"
msgstr ""

#: ../../../AMDGPUUsage.rst:2421
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX704``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2421
msgid "0x026"
msgstr ""

#: ../../../AMDGPUUsage.rst:2422
msgid "0x027"
msgstr ""

#: ../../../AMDGPUUsage.rst:2422 ../../../AMDGPUUsage.rst:2447
#: ../../../AMDGPUUsage.rst:2458 ../../../AMDGPUUsage.rst:2460
#: ../../../AMDGPUUsage.rst:2463 ../../../AMDGPUUsage.rst:2469
#: ../../../AMDGPUUsage.rst:2470 ../../../AMDGPUUsage.rst:18722
#: ../../../AMDGPUUsage.rst:18723 ../../../AMDGPUUsage.rst:18724
#: ../../../AMDGPUUsage.rst:18725 ../../../AMDGPUUsage.rst:18726
#: ../../../AMDGPUUsage.rst:18727 ../../../AMDGPUUsage.rst:18728
#: ../../../AMDGPUUsage.rst:18764 ../../../AMDGPUUsage.rst:18765
#: ../../../AMDGPUUsage.rst:18766 ../../../AMDGPUUsage.rst:18767
#: ../../../AMDGPUUsage.rst:18768 ../../../AMDGPUUsage.rst:18769
#: ../../../AMDGPUUsage.rst:18770 ../../../AMDGPUUsage.rst:18805
#: ../../../AMDGPUUsage.rst:18806 ../../../AMDGPUUsage.rst:18807
#: ../../../AMDGPUUsage.rst:18808 ../../../AMDGPUUsage.rst:18809
#: ../../../AMDGPUUsage.rst:18810 ../../../AMDGPUUsage.rst:18811
msgid "Reserved."
msgstr ""

#: ../../../AMDGPUUsage.rst:2423
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX801``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2423
msgid "0x028"
msgstr ""

#: ../../../AMDGPUUsage.rst:2424
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX802``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2424
msgid "0x029"
msgstr ""

#: ../../../AMDGPUUsage.rst:2425
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX803``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2425
msgid "0x02a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2426
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX810``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2426
msgid "0x02b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2427
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX900``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2427
msgid "0x02c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2428
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX902``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2428
msgid "0x02d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2429
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2429
msgid "0x02e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2430
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2430
msgid "0x02f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2431
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX908``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2431
msgid "0x030"
msgstr ""

#: ../../../AMDGPUUsage.rst:2432
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX909``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2432
msgid "0x031"
msgstr ""

#: ../../../AMDGPUUsage.rst:2433
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX90C``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2433
msgid "0x032"
msgstr ""

#: ../../../AMDGPUUsage.rst:2434
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1010``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2434
msgid "0x033"
msgstr ""

#: ../../../AMDGPUUsage.rst:2435
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1011``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2435
msgid "0x034"
msgstr ""

#: ../../../AMDGPUUsage.rst:2436
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2436
msgid "0x035"
msgstr ""

#: ../../../AMDGPUUsage.rst:2437
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1030``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2437
msgid "0x036"
msgstr ""

#: ../../../AMDGPUUsage.rst:2438
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1031``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2438
msgid "0x037"
msgstr ""

#: ../../../AMDGPUUsage.rst:2439
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1032``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2439
msgid "0x038"
msgstr ""

#: ../../../AMDGPUUsage.rst:2440
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1033``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2440
msgid "0x039"
msgstr ""

#: ../../../AMDGPUUsage.rst:2441
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX602``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2441
msgid "0x03a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2442
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX705``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2442
msgid "0x03b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2443
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX805``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2443
msgid "0x03c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2444
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1035``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2444
msgid "0x03d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2445
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1034``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2445
msgid "0x03e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2446
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX90A``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2446
msgid "0x03f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2447
msgid "0x040"
msgstr ""

#: ../../../AMDGPUUsage.rst:2448
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1100``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2448
msgid "0x041"
msgstr ""

#: ../../../AMDGPUUsage.rst:2449
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2449
msgid "0x042"
msgstr ""

#: ../../../AMDGPUUsage.rst:2450
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1150``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2450
msgid "0x043"
msgstr ""

#: ../../../AMDGPUUsage.rst:2451
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1103``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2451
msgid "0x044"
msgstr ""

#: ../../../AMDGPUUsage.rst:2452
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1036``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2452
msgid "0x045"
msgstr ""

#: ../../../AMDGPUUsage.rst:2453
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1101``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2453
msgid "0x046"
msgstr ""

#: ../../../AMDGPUUsage.rst:2454
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1102``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2454
msgid "0x047"
msgstr ""

#: ../../../AMDGPUUsage.rst:2455
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1200``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2455
msgid "0x048"
msgstr ""

#: ../../../AMDGPUUsage.rst:2456
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1250``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2456
msgid "0x049"
msgstr ""

#: ../../../AMDGPUUsage.rst:2457
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1151``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2457
msgid "0x04a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2458
msgid "0x04b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2459
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX942``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2459
msgid "0x04c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2460
msgid "0x04d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2461
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1201``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2461
msgid "0x04e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2462
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX950``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2462
msgid "0x04f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2463
msgid "0x050"
msgstr ""

#: ../../../AMDGPUUsage.rst:2464
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX9_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2464
msgid "0x051"
msgstr ""

#: ../../../AMDGPUUsage.rst:2465
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX10_1_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2465
msgid "0x052"
msgstr ""

#: ../../../AMDGPUUsage.rst:2466
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX10_3_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2466
msgid "0x053"
msgstr ""

#: ../../../AMDGPUUsage.rst:2467
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX11_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2467
msgid "0x054"
msgstr ""

#: ../../../AMDGPUUsage.rst:2468
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1152``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2468
msgid "0x055"
msgstr ""

#: ../../../AMDGPUUsage.rst:2468
msgid "``gfx1152``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2469
msgid "0x056"
msgstr ""

#: ../../../AMDGPUUsage.rst:2470
msgid "0x057"
msgstr ""

#: ../../../AMDGPUUsage.rst:2471
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1153``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2471
msgid "0x058"
msgstr ""

#: ../../../AMDGPUUsage.rst:2471
msgid "``gfx1153``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2472
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX12_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2472
msgid "0x059"
msgstr ""

#: ../../../AMDGPUUsage.rst:2473
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1251``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2473
msgid "0x05a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2474
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX9_4_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2474
msgid "0x05f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2478
msgid "Sections"
msgstr ""

#: ../../../AMDGPUUsage.rst:2480
msgid ""
"An AMDGPU target ELF code object has the standard ELF sections which include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2482
msgid "AMDGPU ELF Sections"
msgstr ""

#: ../../../AMDGPUUsage.rst:2486
msgid "Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:2488 ../../../AMDGPUUsage.rst:2787
msgid "``.bss``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2488
msgid "``SHT_NOBITS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2488 ../../../AMDGPUUsage.rst:2489
#: ../../../AMDGPUUsage.rst:2494
msgid "``SHF_ALLOC`` + ``SHF_WRITE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2489 ../../../AMDGPUUsage.rst:2785
msgid "``.data``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2489 ../../../AMDGPUUsage.rst:2490
#: ../../../AMDGPUUsage.rst:2492 ../../../AMDGPUUsage.rst:2493
#: ../../../AMDGPUUsage.rst:2494 ../../../AMDGPUUsage.rst:2499
#: ../../../AMDGPUUsage.rst:2503
msgid "``SHT_PROGBITS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2490
msgid "``.debug_``\\ *\\**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2491
msgid "``.dynamic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2491
msgid "``SHT_DYNAMIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2491 ../../../AMDGPUUsage.rst:2492
#: ../../../AMDGPUUsage.rst:2493 ../../../AMDGPUUsage.rst:2495
#: ../../../AMDGPUUsage.rst:2499
msgid "``SHF_ALLOC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2492
msgid "``.dynstr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2493
msgid "``.dynsym``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2494
msgid "``.got``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2495
msgid "``.hash``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2495
msgid "``SHT_HASH``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2496 ../../../AMDGPUUsage.rst:2518
msgid "``.note``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2496
msgid "``SHT_NOTE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2497
msgid "``.rela``\\ *name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2497 ../../../AMDGPUUsage.rst:2498
msgid "``SHT_RELA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2498
msgid "``.rela.dyn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2499 ../../../AMDGPUUsage.rst:2786
#: ../../../AMDGPUUsage.rst:2788
msgid "``.rodata``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2500
msgid "``.shstrtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2500 ../../../AMDGPUUsage.rst:2501
msgid "``SHT_STRTAB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2501
msgid "``.strtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2502
msgid "``.symtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2502
msgid "``SHT_SYMTAB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2503 ../../../AMDGPUUsage.rst:2534
#: ../../../AMDGPUUsage.rst:2789
msgid "``.text``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2503
msgid "``SHF_ALLOC`` + ``SHF_EXECINSTR``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2506
msgid ""
"These sections have their standard meanings (see [ELF]_) and are only "
"generated if needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:2511
msgid "``.debug``\\ *\\**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2510
msgid ""
"The standard DWARF sections. See :ref:`amdgpu-dwarf-debug-information` for "
"information on the DWARF produced by the AMDGPU backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2514
msgid "``.dynamic``, ``.dynstr``, ``.dynsym``, ``.hash``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2514
msgid "The standard sections used by a dynamic loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2517
msgid ""
"See :ref:`amdgpu-note-records` for the note records supported by the AMDGPU "
"backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2529
msgid "``.rela``\\ *name*, ``.rela.dyn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2521
msgid ""
"For relocatable code objects, *name* is the name of the section that the "
"relocation records apply. For example, ``.rela.text`` is the section name "
"for relocation records associated with the ``.text`` section."
msgstr ""

#: ../../../AMDGPUUsage.rst:2525
msgid ""
"For linked shared code objects, ``.rela.dyn`` contains all the relocation "
"records from each of the relocatable code object's ``.rela``\\ *name* "
"sections."
msgstr ""

#: ../../../AMDGPUUsage.rst:2528
msgid ""
"See :ref:`amdgpu-relocation-records` for the relocation records supported by "
"the AMDGPU backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2532
msgid ""
"The executable machine code for the kernels and functions they call. "
"Generated as position independent code. See :ref:`amdgpu-code-conventions` "
"for information on conventions used in the isa generation."
msgstr ""

#: ../../../AMDGPUUsage.rst:2537
msgid "``.amdgpu.kernel.runtime.handle``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2537
msgid "Symbols used for device enqueue."
msgstr ""

#: ../../../AMDGPUUsage.rst:2542
msgid "Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2544
msgid ""
"The AMDGPU backend code object contains ELF note records in the ``.note`` "
"section. The set of generated notes and their semantics depend on the code "
"object version; see :ref:`amdgpu-note-records-v2` and :ref:`amdgpu-note-"
"records-v3-onwards`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2549
msgid ""
"As required by ``ELFCLASS32`` and ``ELFCLASS64``, minimal zero-byte padding "
"must be generated after the ``name`` field to ensure the ``desc`` field is 4 "
"byte aligned. In addition, minimal zero-byte padding must be generated to "
"ensure the ``desc`` field size is a multiple of 4 bytes. The "
"``sh_addralign`` field of the ``.note`` section must be at least 4 to "
"indicate at least 8 byte alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:2559
msgid "Code Object V2 Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2562 ../../../AMDGPUUsage.rst:3871
#: ../../../AMDGPUUsage.rst:20087 ../../../AMDGPUUsage.rst:20142
#: ../../../AMDGPUUsage.rst:20217
msgid ""
"Code object V2 generation is no longer supported by this version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:2564
msgid ""
"The AMDGPU backend code object uses the following ELF note record in the ``."
"note`` section when compiling for code object V2."
msgstr ""

#: ../../../AMDGPUUsage.rst:2567
msgid "The note record vendor field is \"AMD\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2569 ../../../AMDGPUUsage.rst:2735
msgid ""
"Additional note records may be present, but any which are not documented "
"here are deprecated and should not be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2572
msgid "AMDGPU Code Object V2 ELF Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2578 ../../../AMDGPUUsage.rst:2579
#: ../../../AMDGPUUsage.rst:2581 ../../../AMDGPUUsage.rst:2582
#: ../../../AMDGPUUsage.rst:2584
msgid "\"AMD\""
msgstr ""

#: ../../../AMDGPUUsage.rst:2578 ../../../AMDGPUUsage.rst:2595
#: ../../../AMDGPUUsage.rst:2614
msgid "``NT_AMD_HSA_CODE_OBJECT_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2578
msgid "Code object version."
msgstr ""

#: ../../../AMDGPUUsage.rst:2579 ../../../AMDGPUUsage.rst:2596
#: ../../../AMDGPUUsage.rst:2628
msgid "``NT_AMD_HSA_HSAIL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2579
msgid ""
"HSAIL properties generated by the HSAIL Finalizer and not the LLVM compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:2581 ../../../AMDGPUUsage.rst:2597
#: ../../../AMDGPUUsage.rst:2669
msgid "``NT_AMD_HSA_ISA_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2581
msgid "Target ISA version."
msgstr ""

#: ../../../AMDGPUUsage.rst:2582 ../../../AMDGPUUsage.rst:2599
#: ../../../AMDGPUUsage.rst:2723
msgid "``NT_AMD_HSA_METADATA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2582
msgid "Metadata null terminated string in YAML [YAML]_ textual format."
msgstr ""

#: ../../../AMDGPUUsage.rst:2584 ../../../AMDGPUUsage.rst:2600
#: ../../../AMDGPUUsage.rst:2683
msgid "``NT_AMD_HSA_ISA_NAME``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2584
msgid "Target ISA name."
msgstr ""

#: ../../../AMDGPUUsage.rst:2589
msgid "AMDGPU Code Object V2 ELF Note Record Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2598
msgid "4-9"
msgstr ""

#: ../../../AMDGPUUsage.rst:2604
msgid ""
"Specifies the code object version number. The description field has the "
"following layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2614
msgid "The ``major_version`` has a value less than or equal to 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:2617
msgid ""
"Specifies the HSAIL properties used by the HSAIL Finalizer. The description "
"field has the following layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2631
msgid ""
"Specifies the target ISA version. The description field has the following "
"layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2644
msgid ""
"``vendor_name_size`` and ``architecture_name_size`` are the length of the "
"vendor and architecture names respectively, including the NUL character."
msgstr ""

#: ../../../AMDGPUUsage.rst:2647
msgid ""
"``vendor_and_architecture_name`` contains the NUL terminates string for the "
"vendor, immediately followed by the NUL terminated string for the "
"architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2651
msgid "This note record is used by the HSA runtime loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2653
msgid ""
"Code object V2 only supports a limited number of processors and has fixed "
"settings for target features. See :ref:`amdgpu-elf-note-record-"
"supported_processors-v2-table` for a list of processors and the "
"corresponding target ID. In the table the note record ISA name is a "
"concatenation of the vendor name, architecture name, major, minor, and "
"stepping separated by a \":\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2660
msgid ""
"The target ID column shows the processor name and fixed target features used "
"by the LLVM compiler. The LLVM compiler does not generate a "
"``NT_AMD_HSA_HSAIL`` note record."
msgstr ""

#: ../../../AMDGPUUsage.rst:2664
msgid ""
"A code object generated by the Finalizer also uses code object V2 and always "
"generates a ``NT_AMD_HSA_HSAIL`` note record. The processor name and "
"``sramecc`` target feature is as shown in :ref:`amdgpu-elf-note-record-"
"supported_processors-v2-table` but the ``xnack`` target feature is specified "
"by the ``EF_AMDGPU_FEATURE_XNACK_V2`` ``e_flags`` bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2672
msgid "Specifies the target ISA name as a non-NUL terminated string."
msgstr ""

#: ../../../AMDGPUUsage.rst:2674
msgid "This note record is not used by the HSA runtime loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2676
msgid ""
"See the ``NT_AMD_HSA_ISA_VERSION`` note record description of the code "
"object V2's limited support of processors and fixed settings for target "
"features."
msgstr ""

#: ../../../AMDGPUUsage.rst:2679
msgid ""
"See :ref:`amdgpu-elf-note-record-supported_processors-v2-table` for a "
"mapping from the string to the corresponding target ID. If the ``xnack`` "
"target feature is supported and enabled, the string produced by the LLVM "
"compiler will may have a ``+xnack`` appended. The Finlizer did not do the "
"appending and instead used the ``EF_AMDGPU_FEATURE_XNACK_V2`` ``e_flags`` "
"bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2686
msgid ""
"Specifies extensible metadata associated with the code objects executed on "
"HSA [HSA]_ compatible runtimes (see :ref:`amdgpu-os`). It is required when "
"the target triple OS is ``amdhsa`` (see :ref:`amdgpu-target-triples`). See :"
"ref:`amdgpu-amdhsa-code-object-metadata-v2` for the syntax of the code "
"object metadata string."
msgstr ""

#: ../../../AMDGPUUsage.rst:2692
msgid ""
"AMDGPU Code Object V2 Supported Processors and Fixed Target Feature Settings"
msgstr ""

#: ../../../AMDGPUUsage.rst:2696
msgid "Note Record ISA Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:2698
msgid "``AMD:AMDGPU:6:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2699
msgid "``AMD:AMDGPU:6:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2700
msgid "``AMD:AMDGPU:6:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2701
msgid "``AMD:AMDGPU:7:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2702
msgid "``AMD:AMDGPU:7:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2703
msgid "``AMD:AMDGPU:7:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2704
msgid "``AMD:AMDGPU:7:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2705
msgid "``AMD:AMDGPU:7:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2706
msgid "``AMD:AMDGPU:7:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2707
msgid "``AMD:AMDGPU:8:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2708
msgid "``AMD:AMDGPU:8:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2708
msgid "``gfx801:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2709
msgid "``AMD:AMDGPU:8:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2710
msgid "``AMD:AMDGPU:8:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2711
msgid "``AMD:AMDGPU:8:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2712
msgid "``AMD:AMDGPU:8:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2713
msgid "``AMD:AMDGPU:8:1:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2713
msgid "``gfx810:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2714
msgid "``AMD:AMDGPU:9:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2714
msgid "``gfx900:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2715
msgid "``AMD:AMDGPU:9:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2715
msgid "``gfx900:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2716
msgid "``AMD:AMDGPU:9:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2716
msgid "``gfx902:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2717
msgid "``AMD:AMDGPU:9:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2717
msgid "``gfx902:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2718
msgid "``AMD:AMDGPU:9:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2718
msgid "``gfx904:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2719
msgid "``AMD:AMDGPU:9:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2719
msgid "``gfx904:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2720
msgid "``AMD:AMDGPU:9:0:6``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2720
msgid "``gfx906:sramecc-:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2721
msgid "``AMD:AMDGPU:9:0:7``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2721
msgid "``gfx906:sramecc-:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2722
msgid "``AMD:AMDGPU:9:0:12``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2722
msgid "``gfx90c:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2728
msgid "Code Object V3 and Above Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2730
msgid ""
"The AMDGPU backend code object uses the following ELF note record in the ``."
"note`` section when compiling for code object V3 and above."
msgstr ""

#: ../../../AMDGPUUsage.rst:2733
msgid "The note record vendor field is \"AMDGPU\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2738
msgid "AMDGPU Code Object V3 and Above ELF Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2744 ../../../AMDGPUUsage.rst:2746
msgid "\"AMDGPU\""
msgstr ""

#: ../../../AMDGPUUsage.rst:2744 ../../../AMDGPUUsage.rst:2760
#: ../../../AMDGPUUsage.rst:2770
msgid "``NT_AMDGPU_METADATA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2744
msgid "Metadata in Message Pack [MsgPack]_ binary format."
msgstr ""

#: ../../../AMDGPUUsage.rst:2746 ../../../AMDGPUUsage.rst:2761
msgid "``NT_AMDGPU_KFD_CORE_STATE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2746
msgid ""
"Snapshot of runtime, agent and queues state for use in core dump.  See :ref:"
"`amdgpu_corefile_note`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2753
msgid "AMDGPU Code Object V3 and Above ELF Note Record Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2759
msgid "0-31"
msgstr ""

#: ../../../AMDGPUUsage.rst:2761
msgid "33"
msgstr ""

#: ../../../AMDGPUUsage.rst:2765
msgid ""
"Specifies extensible metadata associated with an AMDGPU code object. It is "
"encoded as a map in the Message Pack [MsgPack]_ binary data format. See :ref:"
"`amdgpu-amdhsa-code-object-metadata-v3`, :ref:`amdgpu-amdhsa-code-object-"
"metadata-v4` and :ref:`amdgpu-amdhsa-code-object-metadata-v5` for the map "
"keys defined for the ``amdhsa`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2775
msgid "Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:2777
msgid "Symbols include the following:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2779
msgid "AMDGPU ELF Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:2783
msgid "Section"
msgstr ""

#: ../../../AMDGPUUsage.rst:2785 ../../../AMDGPUUsage.rst:2789
#: ../../../AMDGPUUsage.rst:2790
msgid "*link-name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2785 ../../../AMDGPUUsage.rst:2788
#: ../../../AMDGPUUsage.rst:2790
msgid "``STT_OBJECT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2785 ../../../AMDGPUUsage.rst:2811
msgid "Global variable"
msgstr ""

#: ../../../AMDGPUUsage.rst:2788
msgid "*link-name*\\ ``.kd``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2788 ../../../AMDGPUUsage.rst:2817
msgid "Kernel descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:2789
msgid "``STT_FUNC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2789 ../../../AMDGPUUsage.rst:2820
msgid "Kernel entry point"
msgstr ""

#: ../../../AMDGPUUsage.rst:2790
msgid "SHN_AMDGPU_LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:2790
msgid "Global variable in LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:2794
msgid "Global variables both used and defined by the compilation unit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2796
msgid ""
"If the symbol is defined in the compilation unit then it is allocated in the "
"appropriate section according to if it has initialized data or is readonly."
msgstr ""

#: ../../../AMDGPUUsage.rst:2799
msgid ""
"If the symbol is external then its section is ``STN_UNDEF`` and the loader "
"will resolve relocations using the definition provided by another code "
"object or explicitly defined by the runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:2803
msgid ""
"If the symbol resides in local/group memory (LDS) then its section is the "
"special processor specific section name ``SHN_AMDGPU_LDS``, and the "
"``st_value`` field describes alignment requirements as it does for common "
"symbols."
msgstr ""

#: ../../../AMDGPUUsage.rst:2810
msgid ""
"Add description of linked shared object symbols. Seems undefined symbols are "
"marked as STT_NOTYPE."
msgstr ""

#: ../../../AMDGPUUsage.rst:2814
msgid ""
"Every HSA kernel has an associated kernel descriptor. It is the address of "
"the kernel descriptor that is used in the AQL dispatch packet used to invoke "
"the kernel, not the kernel entry point. The layout of the HSA kernel "
"descriptor is defined in :ref:`amdgpu-amdhsa-kernel-descriptor`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2820
msgid "Every HSA kernel also has a symbol for its machine code entry point."
msgstr ""

#: ../../../AMDGPUUsage.rst:2825
msgid "Relocation Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2827
msgid ""
"The AMDGPU backend generates ``Elf64_Rela`` relocation records for AMDHSA or "
"``Elf64_Rel`` relocation records for Mesa/AMDPAL. Supported relocatable "
"fields are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2834 ../../../AMDGPUUsage.rst:2881
#: ../../../AMDGPUUsage.rst:2883 ../../../AMDGPUUsage.rst:2887
#: ../../../AMDGPUUsage.rst:2889 ../../../AMDGPUUsage.rst:2891
#: ../../../AMDGPUUsage.rst:2892 ../../../AMDGPUUsage.rst:2893
#: ../../../AMDGPUUsage.rst:2894 ../../../AMDGPUUsage.rst:2895
msgid "``word32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2832
msgid ""
"This specifies a 32-bit field occupying 4 bytes with arbitrary byte "
"alignment. These values use the same byte order as other word values in the "
"AMDGPU architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2839 ../../../AMDGPUUsage.rst:2885
#: ../../../AMDGPUUsage.rst:2888 ../../../AMDGPUUsage.rst:2897
msgid "``word64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2837
msgid ""
"This specifies a 64-bit field occupying 8 bytes with arbitrary byte "
"alignment. These values use the same byte order as other word values in the "
"AMDGPU architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2841
msgid "Following notations are used for specifying relocation calculations:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2849
msgid "**A**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2844
msgid ""
"Represents the addend used to compute the value of the relocatable field. If "
"the addend field is smaller than 64 bits then it is zero-extended to 64 bits "
"for use in the calculations below. (In practice this only affects ``_HI`` "
"relocation types on Mesa/AMDPAL, where the addend comes from the 32-bit "
"field but the result of the calculation depends on the high part of the full "
"64-bit address.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2853
msgid "**G**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2852
msgid ""
"Represents the offset into the global offset table at which the relocation "
"entry's symbol will reside during execution."
msgstr ""

#: ../../../AMDGPUUsage.rst:2856
msgid "**GOT**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2856
msgid "Represents the address of the global offset table."
msgstr ""

#: ../../../AMDGPUUsage.rst:2860
msgid "**P**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2859
msgid ""
"Represents the place (section offset for ``et_rel`` or address for "
"``et_dyn``) of the storage unit being relocated (computed using "
"``r_offset``)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2865
msgid "**S**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2863
msgid ""
"Represents the value of the symbol whose index resides in the relocation "
"entry. Relocations not using this must specify a symbol index of "
"``STN_UNDEF``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2870
msgid "**B**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2868
msgid ""
"Represents the base address of a loaded executable or shared object which is "
"the difference between the ELF address and the actual load address. "
"Relocations using this are only valid in executable or shared objects."
msgstr ""

#: ../../../AMDGPUUsage.rst:2872
msgid "The following relocation types are supported:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2874
msgid "AMDGPU ELF Relocation Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2878
msgid "Relocation Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:2878
msgid "Kind"
msgstr ""

#: ../../../AMDGPUUsage.rst:2878
msgid "Calculation"
msgstr ""

#: ../../../AMDGPUUsage.rst:2880
msgid "``R_AMDGPU_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2881
msgid "``R_AMDGPU_ABS32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2881 ../../../AMDGPUUsage.rst:2883
#: ../../../AMDGPUUsage.rst:2885 ../../../AMDGPUUsage.rst:2889
msgid "Static, Dynamic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2881
msgid "(S + A) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2883
msgid "``R_AMDGPU_ABS32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2883
msgid "(S + A) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2885
msgid "``R_AMDGPU_ABS64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2885 ../../../AMDGPUUsage.rst:2889
msgid "S + A"
msgstr ""

#: ../../../AMDGPUUsage.rst:2887
msgid "``R_AMDGPU_REL32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2887 ../../../AMDGPUUsage.rst:2888
#: ../../../AMDGPUUsage.rst:2891 ../../../AMDGPUUsage.rst:2892
#: ../../../AMDGPUUsage.rst:2893 ../../../AMDGPUUsage.rst:2894
#: ../../../AMDGPUUsage.rst:2895 ../../../AMDGPUUsage.rst:2898
msgid "Static"
msgstr ""

#: ../../../AMDGPUUsage.rst:2887 ../../../AMDGPUUsage.rst:2888
msgid "S + A - P"
msgstr ""

#: ../../../AMDGPUUsage.rst:2888
msgid "``R_AMDGPU_REL64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2889
msgid "``R_AMDGPU_ABS32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2891
msgid "``R_AMDGPU_GOTPCREL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2891
msgid "G + GOT + A - P"
msgstr ""

#: ../../../AMDGPUUsage.rst:2892
msgid "``R_AMDGPU_GOTPCREL32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2892
msgid "(G + GOT + A - P) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2893
msgid "``R_AMDGPU_GOTPCREL32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2893
msgid "(G + GOT + A - P) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2894
msgid "``R_AMDGPU_REL32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2894
msgid "(S + A - P) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2895
msgid "``R_AMDGPU_REL32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2895
msgid "(S + A - P) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2896 ../../../AMDGPUUsage.rst:5929
#: ../../../AMDGPUUsage.rst:5991
msgid "12"
msgstr ""

#: ../../../AMDGPUUsage.rst:2897
msgid "``R_AMDGPU_RELATIVE64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2897
msgid "Dynamic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2897 ../../../AMDGPUUsage.rst:5754
#: ../../../AMDGPUUsage.rst:5930 ../../../AMDGPUUsage.rst:5993
msgid "13"
msgstr ""

#: ../../../AMDGPUUsage.rst:2897
msgid "B + A"
msgstr ""

#: ../../../AMDGPUUsage.rst:2898
msgid "``R_AMDGPU_REL16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2898 ../../../AMDGPUUsage.rst:5770
#: ../../../AMDGPUUsage.rst:5987
msgid "14"
msgstr ""

#: ../../../AMDGPUUsage.rst:2898
msgid "``word16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2898
msgid "((S + A - P) - 4) / 4"
msgstr ""

#: ../../../AMDGPUUsage.rst:2901
msgid ""
"``R_AMDGPU_ABS32_LO`` and ``R_AMDGPU_ABS32_HI`` are only supported by the "
"``mesa3d`` OS, which does not support ``R_AMDGPU_ABS64``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2904
msgid ""
"There is no current OS loader support for 32-bit programs and so "
"``R_AMDGPU_ABS32`` is only generated for static relocations, for example to "
"implement some DWARF32 forms."
msgstr ""

#: ../../../AMDGPUUsage.rst:2911
msgid "Loaded Code Object Path Uniform Resource Identifier (URI)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2913
msgid ""
"The AMD GPU code object loader represents the path of the ELF shared object "
"from which the code object was loaded as a textual Uniform Resource "
"Identifier (URI). Note that the code object is the in memory loaded "
"relocated form of the ELF shared object.  Multiple code objects may be "
"loaded at different memory addresses in the same process from the same ELF "
"shared object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2919
msgid ""
"The loaded code object path URI syntax is defined by the following BNF "
"syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2933
msgid "**number**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2932
msgid ""
"Is a C integral literal where hexadecimal values are prefixed by \"0x\" or "
"\"0X\", and octal values by \"0\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2939
msgid "**file_path**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2936
msgid ""
"Is the file's path specified as a URI encoded UTF-8 string. In URI encoding, "
"every character that is not in the regular expression ``[a-zA-Z0-9/_.~-]`` "
"is encoded as two uppercase hexadecimal digits proceeded by \"%\".  "
"Directories in the path are separated by \"/\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2944
msgid "**offset**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2942
msgid ""
"Is a 0-based byte offset to the start of the code object.  For a file URI, "
"it is from the start of the file specified by the ``file_path``, and if "
"omitted defaults to 0. For a memory URI, it is the memory address and is "
"required."
msgstr ""

#: ../../../AMDGPUUsage.rst:2948
msgid "**size**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2947
msgid ""
"Is the number of bytes in the code object.  For a file URI, if omitted it "
"defaults to the size of the file.  It is required for a memory URI."
msgstr ""

#: ../../../AMDGPUUsage.rst:2952
msgid "**process_id**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2951
msgid ""
"Is the identity of the process owning the memory.  For Linux it is the C "
"unsigned integral decimal literal for the process ID (PID)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2965
msgid "DWARF Debug Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:2969
msgid ""
"This section describes **provisional support** for AMDGPU DWARF [DWARF]_ "
"that is not currently fully implemented and is subject to change."
msgstr ""

#: ../../../AMDGPUUsage.rst:2972
msgid ""
"AMDGPU generates DWARF [DWARF]_ debugging information ELF sections (see :ref:"
"`amdgpu-elf-code-object`) which contain information that maps the code "
"object executable code and data to the source language constructs. It can be "
"used by tools such as debuggers and profilers. It uses features defined in :"
"doc:`AMDGPUDwarfExtensionsForHeterogeneousDebugging` that are made available "
"in DWARF Version 4 and DWARF Version 5 as an LLVM vendor extension."
msgstr ""

#: ../../../AMDGPUUsage.rst:2979
msgid ""
"This section defines the AMDGPU target architecture specific DWARF mappings."
msgstr ""

#: ../../../AMDGPUUsage.rst:2984
msgid "Register Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:2986
msgid ""
"This section defines the AMDGPU target architecture register numbers used in "
"DWARF operation expressions (see DWARF Version 5 section 2.5 and :ref:"
"`amdgpu-dwarf-operation-expressions`) and Call Frame Information "
"instructions (see DWARF Version 5 section 6.4 and :ref:`amdgpu-dwarf-call-"
"frame-information`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2992
msgid ""
"A single code object can contain code for kernels that have different "
"wavefront sizes. The vector registers and some scalar registers are based on "
"the wavefront size. AMDGPU defines distinct DWARF registers for each "
"wavefront size. This simplifies the consumer of the DWARF so that each "
"register has a fixed size, rather than being dynamic according to the "
"wavefront size mode. Similarly, distinct DWARF registers are defined for "
"those registers that vary in size according to the process address size. "
"This allows a consumer to treat a specific AMDGPU processor as a single "
"architecture regardless of how it is configured at run time. The compiler "
"explicitly specifies the DWARF registers that match the mode in which the "
"code it is generating will be executed."
msgstr ""

#: ../../../AMDGPUUsage.rst:3003
msgid ""
"DWARF registers are encoded as numbers, which are mapped to architecture "
"registers. The mapping for AMDGPU is defined in :ref:`amdgpu-dwarf-register-"
"mapping-table`. All AMDGPU targets use the same mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:3008
msgid "AMDGPU DWARF Register Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3012
msgid "DWARF Register"
msgstr ""

#: ../../../AMDGPUUsage.rst:3012
msgid "AMDGPU Register"
msgstr ""

#: ../../../AMDGPUUsage.rst:3012 ../../../AMDGPUUsage.rst:3162
msgid "Bit Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:3014
msgid "PC_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:3014
msgid ""
"Program Counter (PC) when executing in a 32-bit process address space. Used "
"in the CFI to describe the PC of the calling frame."
msgstr ""

#: ../../../AMDGPUUsage.rst:3019
msgid "EXEC_MASK_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:3019
msgid "Execution Mask Register when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3021
msgid "2-15"
msgstr ""

#: ../../../AMDGPUUsage.rst:3021 ../../../AMDGPUUsage.rst:3030
#: ../../../AMDGPUUsage.rst:3034 ../../../AMDGPUUsage.rst:3037
#: ../../../AMDGPUUsage.rst:3042 ../../../AMDGPUUsage.rst:3048
#: ../../../AMDGPUUsage.rst:3051 ../../../AMDGPUUsage.rst:3053
#: ../../../AMDGPUUsage.rst:3061 ../../../AMDGPUUsage.rst:3067
#: ../../../AMDGPUUsage.rst:3073 ../../../AMDGPUUsage.rst:3173
msgid "*Reserved*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3021 ../../../AMDGPUUsage.rst:3030
msgid "*Reserved for highly accessed registers using DWARF shortcut.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3023
msgid "PC_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:3023
msgid ""
"Program Counter (PC) when executing in a 64-bit process address space. Used "
"in the CFI to describe the PC of the calling frame."
msgstr ""

#: ../../../AMDGPUUsage.rst:3028 ../../../AMDGPUUsage.rst:5936
#: ../../../AMDGPUUsage.rst:5987
msgid "17"
msgstr ""

#: ../../../AMDGPUUsage.rst:3028
msgid "EXEC_MASK_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:3028
msgid "Execution Mask Register when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3030
msgid "18-31"
msgstr ""

#: ../../../AMDGPUUsage.rst:3032
msgid "32-95"
msgstr ""

#: ../../../AMDGPUUsage.rst:3032
msgid "SGPR0-SGPR63"
msgstr ""

#: ../../../AMDGPUUsage.rst:3032 ../../../AMDGPUUsage.rst:3052
msgid "Scalar General Purpose Registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:3034
msgid "96-127"
msgstr ""

#: ../../../AMDGPUUsage.rst:3034
msgid "*Reserved for frequently accessed registers using DWARF 1-byte ULEB.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3036
msgid "STATUS"
msgstr ""

#: ../../../AMDGPUUsage.rst:3036
msgid "Status Register."
msgstr ""

#: ../../../AMDGPUUsage.rst:3037
msgid "129-511"
msgstr ""

#: ../../../AMDGPUUsage.rst:3037
msgid "*Reserved for future Scalar Architectural Registers.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3039 ../../../AMDGPUUsage.rst:5322
msgid "512"
msgstr ""

#: ../../../AMDGPUUsage.rst:3039
msgid "VCC_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:3039
msgid "Vector Condition Code Register when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3042
msgid "513-767"
msgstr ""

#: ../../../AMDGPUUsage.rst:3042
msgid ""
"*Reserved for future Vector Architectural Registers when executing in "
"wavefront 32 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3045
msgid "768"
msgstr ""

#: ../../../AMDGPUUsage.rst:3045
msgid "VCC_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:3045
msgid "Vector Condition Code Register when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3048
msgid "769-1023"
msgstr ""

#: ../../../AMDGPUUsage.rst:3048
msgid ""
"*Reserved for future Vector Architectural Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3051
msgid "1024-1087"
msgstr ""

#: ../../../AMDGPUUsage.rst:3051
msgid "*Reserved for padding.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3052
msgid "1088-1129"
msgstr ""

#: ../../../AMDGPUUsage.rst:3052
msgid "SGPR64-SGPR105"
msgstr ""

#: ../../../AMDGPUUsage.rst:3053
msgid "1130-1535"
msgstr ""

#: ../../../AMDGPUUsage.rst:3053
msgid "*Reserved for future Scalar General Purpose Registers.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3055
msgid "1536-2047"
msgstr ""

#: ../../../AMDGPUUsage.rst:3055
msgid "VGPR0-VGPR511"
msgstr ""

#: ../../../AMDGPUUsage.rst:3055 ../../../AMDGPUUsage.rst:3058
#: ../../../AMDGPUUsage.rst:3076
msgid "32*32"
msgstr ""

#: ../../../AMDGPUUsage.rst:3055
msgid "Vector General Purpose Registers when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3058
msgid "2048-2303"
msgstr ""

#: ../../../AMDGPUUsage.rst:3058 ../../../AMDGPUUsage.rst:3070
msgid "AGPR0-AGPR255"
msgstr ""

#: ../../../AMDGPUUsage.rst:3058
msgid "Vector Accumulation Registers when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3061
msgid "2304-2559"
msgstr ""

#: ../../../AMDGPUUsage.rst:3061
msgid ""
"*Reserved for future Vector Accumulation Registers when executing in "
"wavefront 32 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3064
msgid "2560-2815"
msgstr ""

#: ../../../AMDGPUUsage.rst:3064
msgid "VGPR0-VGPR255"
msgstr ""

#: ../../../AMDGPUUsage.rst:3064 ../../../AMDGPUUsage.rst:3070
msgid "64*32"
msgstr ""

#: ../../../AMDGPUUsage.rst:3064
msgid "Vector General Purpose Registers when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3067
msgid "2816-3071"
msgstr ""

#: ../../../AMDGPUUsage.rst:3067
msgid ""
"*Reserved for future Vector General Purpose Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3070
msgid "3072-3327"
msgstr ""

#: ../../../AMDGPUUsage.rst:3070
msgid "Vector Accumulation Registers when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3073
msgid "3328-3583"
msgstr ""

#: ../../../AMDGPUUsage.rst:3073
msgid ""
"*Reserved for future Vector Accumulation Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3076
msgid "3584-4095"
msgstr ""

#: ../../../AMDGPUUsage.rst:3076
msgid "VGPR512-VGPR1023"
msgstr ""

#: ../../../AMDGPUUsage.rst:3076
msgid ""
"Second Block of Vector General Purpose Registers When executing in wavefront "
"32 mode"
msgstr ""

#: ../../../AMDGPUUsage.rst:3081
msgid ""
"The vector registers are represented as the full size for the wavefront. "
"They are organized as consecutive dwords (32-bits), one per lane, with the "
"dword at the least significant bit position corresponding to lane 0 and so "
"forth. DWARF location expressions involving the ``DW_OP_LLVM_offset`` and "
"``DW_OP_LLVM_push_lane`` operations are used to select the part of the "
"vector register corresponding to the lane that is executing the current "
"thread of execution in languages that are implemented using a SIMD or SIMT "
"execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:3090
msgid ""
"If the wavefront size is 32 lanes then the wavefront 32 mode register "
"definitions are used. If the wavefront size is 64 lanes then the wavefront "
"64 mode register definitions are used. Some AMDGPU targets support executing "
"in both wavefront 32 and wavefront 64 mode. The register definitions "
"corresponding to the wavefront mode of the generated code will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:3096
msgid ""
"If code is generated to execute in a 32-bit process address space, then the "
"32-bit process address space register definitions are used. If code is "
"generated to execute in a 64-bit process address space, then the 64-bit "
"process address space register definitions are used. The ``amdgcn`` target "
"only supports the 64-bit process address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:3105
msgid "Memory Space Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:3107
msgid ""
"The DWARF memory space represents the source language memory space. See "
"DWARF Version 5 section 2.12 which is updated by the *DWARF Extensions For "
"Heterogeneous Debugging* section :ref:`amdgpu-dwarf-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3111
msgid ""
"The DWARF memory space mapping used for AMDGPU is defined in :ref:`amdgpu-"
"dwarf-memory-space-mapping-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3114
msgid "AMDGPU DWARF Memory Space Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3118 ../../../AMDGPUUsage.rst:3160
msgid "DWARF"
msgstr ""

#: ../../../AMDGPUUsage.rst:3118 ../../../AMDGPUUsage.rst:3160
msgid "AMDGPU"
msgstr ""

#: ../../../AMDGPUUsage.rst:3120 ../../../AMDGPUUsage.rst:5041
msgid "Memory Space Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:3120
msgid "Memory Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:3122
msgid "``DW_MSPACE_LLVM_none``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3122
msgid "0x0000"
msgstr ""

#: ../../../AMDGPUUsage.rst:3122 ../../../AMDGPUUsage.rst:3170
msgid "Generic (Flat)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3123
msgid "``DW_MSPACE_LLVM_global``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3123
msgid "0x0001"
msgstr ""

#: ../../../AMDGPUUsage.rst:3124
msgid "``DW_MSPACE_LLVM_constant``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3124
msgid "0x0002"
msgstr ""

#: ../../../AMDGPUUsage.rst:3125
msgid "``DW_MSPACE_LLVM_group``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3125
msgid "0x0003"
msgstr ""

#: ../../../AMDGPUUsage.rst:3125 ../../../AMDGPUUsage.rst:3172
msgid "Local (group/LDS)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3126
msgid "``DW_MSPACE_LLVM_private``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3126
msgid "0x0004"
msgstr ""

#: ../../../AMDGPUUsage.rst:3126 ../../../AMDGPUUsage.rst:3174
#: ../../../AMDGPUUsage.rst:3175
msgid "Private (Scratch)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3127
msgid "``DW_MSPACE_AMDGPU_region``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3127
msgid "0x8000"
msgstr ""

#: ../../../AMDGPUUsage.rst:3127 ../../../AMDGPUUsage.rst:3171
msgid "Region (GDS)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3130
msgid ""
"The DWARF memory space values defined in the *DWARF Extensions For "
"Heterogeneous Debugging* section :ref:`amdgpu-dwarf-memory-spaces` are used."
msgstr ""

#: ../../../AMDGPUUsage.rst:3133
msgid ""
"In addition, ``DW_ADDR_AMDGPU_region`` is encoded as a vendor extension. "
"This is available for use for the AMD extension for access to the hardware "
"GDS memory which is scratchpad memory allocated per device."
msgstr ""

#: ../../../AMDGPUUsage.rst:3137
msgid ""
"For AMDGPU if no ``DW_AT_LLVM_memory_space`` attribute is present, then the "
"default memory space of ``DW_MSPACE_LLVM_none`` is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:3140
msgid ""
"See :ref:`amdgpu-dwarf-address-space-identifier` for information on the "
"AMDGPU mapping of DWARF memory spaces to DWARF address spaces, including "
"address size and NULL value."
msgstr ""

#: ../../../AMDGPUUsage.rst:3147
msgid "Address Space Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:3149
msgid ""
"DWARF address spaces correspond to target architecture specific linear "
"addressable memory areas. See DWARF Version 5 section 2.12 and *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`amdgpu-dwarf-address-"
"spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3153
msgid ""
"The DWARF address space mapping used for AMDGPU is defined in :ref:`amdgpu-"
"dwarf-address-space-mapping-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3156
msgid "AMDGPU DWARF Address Space Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3162
msgid "Address"
msgstr ""

#: ../../../AMDGPUUsage.rst:3162
msgid "LLVM IR Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:3164
msgid "64-bit process address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:3164
msgid "32-bit process address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:3169
msgid "``DW_ASPACE_LLVM_none``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3169
msgid "0x00"
msgstr ""

#: ../../../AMDGPUUsage.rst:3169
msgid "*default address space*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3170
msgid "``DW_ASPACE_AMDGPU_generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3171
msgid "``DW_ASPACE_AMDGPU_region``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3172
msgid "``DW_ASPACE_AMDGPU_local``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3172
msgid "0x03"
msgstr ""

#: ../../../AMDGPUUsage.rst:3173
msgid "0x04"
msgstr ""

#: ../../../AMDGPUUsage.rst:3174
msgid "``DW_ASPACE_AMDGPU_private_lane``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3174
msgid "0x05"
msgstr ""

#: ../../../AMDGPUUsage.rst:3174
msgid "*focused lane*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3175
msgid "``DW_ASPACE_AMDGPU_private_wave``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3175
msgid "0x06"
msgstr ""

#: ../../../AMDGPUUsage.rst:3175
msgid "*unswizzled wavefront*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3178
msgid ""
"See :ref:`amdgpu-address-spaces` for information on the AMDGPU LLVM IR "
"address spaces including address size and NULL value."
msgstr ""

#: ../../../AMDGPUUsage.rst:3181
msgid ""
"The ``DW_ASPACE_LLVM_none`` address space is the default target architecture "
"address space used in DWARF operations that do not specify an address space. "
"It therefore has to map to the global address space so that the "
"``DW_OP_addr*`` and related operations can refer to addresses in the program "
"code."
msgstr ""

#: ../../../AMDGPUUsage.rst:3186
msgid ""
"The ``DW_ASPACE_AMDGPU_generic`` address space allows location expressions "
"to specify the flat address space. If the address corresponds to an address "
"in the local address space, then it corresponds to the wavefront that is "
"executing the focused thread of execution. If the address corresponds to an "
"address in the private address space, then it corresponds to the lane that "
"is executing the focused thread of execution for languages that are "
"implemented using a SIMD or SIMT execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:3196
msgid ""
"CUDA-like languages such as HIP that do not have address spaces in the "
"language type system, but do allow variables to be allocated in different "
"address spaces, need to explicitly specify the ``DW_ASPACE_AMDGPU_generic`` "
"address space in the DWARF expression operations as the default address "
"space is the global address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:3202
msgid ""
"The ``DW_ASPACE_AMDGPU_local`` address space allows location expressions to "
"specify the local address space corresponding to the wavefront that is "
"executing the focused thread of execution."
msgstr ""

#: ../../../AMDGPUUsage.rst:3206
msgid ""
"The ``DW_ASPACE_AMDGPU_private_lane`` address space allows location "
"expressions to specify the private address space corresponding to the lane "
"that is executing the focused thread of execution for languages that are "
"implemented using a SIMD or SIMT execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:3211
msgid ""
"The ``DW_ASPACE_AMDGPU_private_wave`` address space allows location "
"expressions to specify the unswizzled private address space corresponding to "
"the wavefront that is executing the focused thread of execution. The "
"wavefront view of private memory is the per wavefront unswizzled backing "
"memory layout defined in :ref:`amdgpu-address-spaces`, such that address 0 "
"corresponds to the first location for the backing memory of the wavefront "
"(namely the address is not offset by ``wavefront-scratch-base``). The "
"following formula can be used to convert from a "
"``DW_ASPACE_AMDGPU_private_lane`` address to a "
"``DW_ASPACE_AMDGPU_private_wave`` address:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3227
msgid ""
"If the ``DW_ASPACE_AMDGPU_private_lane`` address is dword aligned, and the "
"start of the dwords for each lane starting with lane 0 is required, then "
"this simplifies to:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3236
msgid ""
"A compiler can use the ``DW_ASPACE_AMDGPU_private_wave`` address space to "
"read a complete spilled vector register back into a complete vector register "
"in the CFI. The frame pointer can be a private lane address which is dword "
"aligned, which can be shifted to multiply by the wavefront size, and then "
"used to form a private wavefront address that gives a location for a "
"contiguous set of dwords, one per lane, where the vector register dwords are "
"spilled. The compiler knows the wavefront size since it generates the code. "
"Note that the type of the address may have to be converted as the size of a "
"``DW_ASPACE_AMDGPU_private_lane`` address may be smaller than the size of a "
"``DW_ASPACE_AMDGPU_private_wave`` address."
msgstr ""

#: ../../../AMDGPUUsage.rst:3250
msgid "Lane identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:3252
msgid ""
"DWARF lane identifies specify a target architecture lane position for "
"hardware that executes in a SIMD or SIMT manner, and on which a source "
"language maps its threads of execution onto those lanes. The DWARF lane "
"identifier is pushed by the ``DW_OP_LLVM_push_lane`` DWARF expression "
"operation. See DWARF Version 5 section 2.5 which is updated by *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`amdgpu-dwarf-operation-"
"expressions`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3259
msgid ""
"For AMDGPU, the lane identifier corresponds to the hardware lane ID of a "
"wavefront. It is numbered from 0 to the wavefront size minus 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3263
msgid "Operation Expressions"
msgstr ""

#: ../../../AMDGPUUsage.rst:3265
msgid ""
"DWARF expressions are used to compute program values and the locations of "
"program objects. See DWARF Version 5 section 2.5 and :ref:`amdgpu-dwarf-"
"operation-expressions`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3269
msgid ""
"DWARF location descriptions describe how to access storage which includes "
"memory and registers. When accessing storage on AMDGPU, bytes are ordered "
"with least significant bytes first, and bits are ordered within bytes with "
"least significant bits first."
msgstr ""

#: ../../../AMDGPUUsage.rst:3274
msgid ""
"For AMDGPU CFI expressions, ``DW_OP_LLVM_select_bit_piece`` is used to "
"describe unwinding vector registers that are spilled under the execution "
"mask to memory: the zero-single location description is the vector register, "
"and the one-single location description is the spilled memory location "
"description. The ``DW_OP_LLVM_form_aspace_address`` is used to specify the "
"address space of the memory location description."
msgstr ""

#: ../../../AMDGPUUsage.rst:3281
msgid ""
"In AMDGPU expressions, ``DW_OP_LLVM_select_bit_piece`` is used by the "
"``DW_AT_LLVM_lane_pc`` attribute expression where divergent control flow is "
"controlled by the execution mask. An undefined location description together "
"with ``DW_OP_LLVM_extend`` is used to indicate the lane was not active on "
"entry to the subprogram. See :ref:`amdgpu-dwarf-dw-at-llvm-lane-pc` for an "
"example."
msgstr ""

#: ../../../AMDGPUUsage.rst:3290
msgid "Base Type Conversions"
msgstr ""

#: ../../../AMDGPUUsage.rst:3292
msgid ""
"For AMDGPU expressions, ``DW_OP_convert`` may be used to convert between "
"``DW_ATE_address``-encoded base types in different address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:3295
msgid ""
"Conversions are defined as in :ref:`amdgpu-address-spaces` when all relevant "
"conditions described there are met, and otherwise result in an evaluation "
"error."
msgstr ""

#: ../../../AMDGPUUsage.rst:3301
msgid ""
"For a target which does not support a particular address space, converting "
"to or from that address space is always an evaluation error."
msgstr ""

#: ../../../AMDGPUUsage.rst:3304
msgid ""
"For targets which support the generic address space, converting from "
"``DW_ASPACE_AMDGPU_generic`` to ``DW_ASPACE_LLVM_none`` is defined when the "
"generic address is in the global address space. The conversion requires no "
"change to the literal value of the address."
msgstr ""

#: ../../../AMDGPUUsage.rst:3309
msgid ""
"Converting from ``DW_ASPACE_AMDGPU_generic`` to any of "
"``DW_ASPACE_AMDGPU_local``, ``DW_ASPACE_AMDGPU_private_wave`` or "
"``DW_ASPACE_AMDGPU_private_lane`` is defined when the relevant hardware "
"support is present, any required hardware setup has been completed, and the "
"generic address is in the corresponding address space. Conversion to "
"``DW_ASPACE_AMDGPU_private_lane`` additionally requires the context to "
"include the active lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:3318
msgid "Debugger Information Entry Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:3320
msgid ""
"This section describes how certain debugger information entry attributes are "
"used by AMDGPU. See the sections in DWARF Version 5 section 3.3.5 and 3.1.1 "
"which are updated by *DWARF Extensions For Heterogeneous Debugging* section :"
"ref:`amdgpu-dwarf-low-level-information` and :ref:`amdgpu-dwarf-full-and-"
"partial-compilation-unit-entries`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3329
msgid "``DW_AT_LLVM_lane_pc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3331
msgid ""
"For AMDGPU, the ``DW_AT_LLVM_lane_pc`` attribute is used to specify the "
"program location of the separate lanes of a SIMT thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:3334
msgid ""
"If the lane is an active lane then this will be the same as the current "
"program location."
msgstr ""

#: ../../../AMDGPUUsage.rst:3337
msgid ""
"If the lane is inactive, but was active on entry to the subprogram, then "
"this is the program location in the subprogram at which execution of the "
"lane is conceptual positioned."
msgstr ""

#: ../../../AMDGPUUsage.rst:3341
msgid ""
"If the lane was not active on entry to the subprogram, then this will be the "
"undefined location. A client debugger can check if the lane is part of a "
"valid work-group by checking that the lane is in the range of the associated "
"work-group within the grid, accounting for partial work-groups. If it is "
"not, then the debugger can omit any information for the lane. Otherwise, the "
"debugger may repeatedly unwind the stack and inspect the "
"``DW_AT_LLVM_lane_pc`` of the calling subprogram until it finds a non-"
"undefined location. Conceptually the lane only has the call frames that it "
"has a non-undefined ``DW_AT_LLVM_lane_pc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:3351
msgid ""
"The following example illustrates how the AMDGPU backend can generate a "
"DWARF location list expression for the nested ``IF/THEN/ELSE`` structures of "
"the following subprogram pseudo code for a target with 64 lanes per "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:3375
msgid ""
"The AMDGPU backend may generate the following pseudo LLVM MIR to manipulate "
"the execution mask (``EXEC``) to linearize the control flow. The condition "
"is evaluated to make a mask of the lanes for which the condition evaluates "
"to true. First the ``THEN`` region is executed by setting the ``EXEC`` mask "
"to the logical ``AND`` of the current ``EXEC`` mask with the condition mask. "
"Then the ``ELSE`` region is executed by negating the ``EXEC`` mask and "
"logical ``AND`` of the saved ``EXEC`` mask at the start of the region. After "
"the ``IF/THEN/ELSE`` region the ``EXEC`` mask is restored to the value it "
"had at the beginning of the region. This is shown below. Other approaches "
"are possible, but the basic concept is the same."
msgstr ""

#: ../../../AMDGPUUsage.rst:3417
msgid ""
"To create the DWARF location list expression that defines the location "
"description of a vector of lane program locations, the LLVM MIR "
"``DBG_VALUE`` pseudo instruction can be used to annotate the linearized "
"control flow. This can be done by defining an artificial variable for the "
"lane PC. The DWARF location list expression created for it is used as the "
"value of the ``DW_AT_LLVM_lane_pc`` attribute on the subprogram's debugger "
"information entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:3424
msgid ""
"A DWARF procedure is defined for each well nested structured control flow "
"region which provides the conceptual lane program location for a lane if it "
"is not active (namely it is divergent). The DWARF operation expression for "
"each region conceptually inherits the value of the immediately enclosing "
"region and modifies it according to the semantics of the region."
msgstr ""

#: ../../../AMDGPUUsage.rst:3430
msgid ""
"For an ``IF/THEN/ELSE`` region the divergent program location is at the "
"start of the region for the ``THEN`` region since it is executed first. For "
"the ``ELSE`` region the divergent program location is at the end of the ``IF/"
"THEN/ELSE`` region since the ``THEN`` region has completed."
msgstr ""

#: ../../../AMDGPUUsage.rst:3435
msgid ""
"The lane PC artificial variable is assigned at each region transition. It "
"uses the immediately enclosing region's DWARF procedure to compute the "
"program location for each lane assuming they are divergent, and then "
"modifies the result by inserting the current program location for each lane "
"that the ``EXEC`` mask indicates is active."
msgstr ""

#: ../../../AMDGPUUsage.rst:3441
msgid ""
"By having separate DWARF procedures for each region, they can be reused to "
"define the value for any nested region. This reduces the total size of the "
"DWARF operation expressions."
msgstr ""

#: ../../../AMDGPUUsage.rst:3445
msgid "The following provides an example using pseudo LLVM MIR."
msgstr ""

#: ../../../AMDGPUUsage.rst:3577
msgid ""
"The DWARF procedure ``%__active_lane_pc`` is used to update the lane pc "
"elements that are active, with the current program location."
msgstr ""

#: ../../../AMDGPUUsage.rst:3580
msgid ""
"Artificial variables %__lex_1_save_exec and %__lex_1_1_save_exec are created "
"for the execution masks saved on entry to a region. Using the ``DBG_VALUE`` "
"pseudo instruction, location list entries will be created that describe "
"where the artificial variables are allocated at any given program location. "
"The compiler may allocate them to registers or spill them to memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:3586
msgid ""
"The DWARF procedures for each region use the values of the saved execution "
"mask artificial variables to only update the lanes that are active on entry "
"to the region. All other lanes retain the value of the enclosing region "
"where they were last active. If they were not active on entry to the "
"subprogram, then will have the undefined location description."
msgstr ""

#: ../../../AMDGPUUsage.rst:3592
msgid ""
"Other structured control flow regions can be handled similarly. For example, "
"loops would set the divergent program location for the region at the end of "
"the loop. Any lanes active will be in the loop, and any lanes not active "
"must have exited the loop."
msgstr ""

#: ../../../AMDGPUUsage.rst:3597
msgid ""
"An ``IF/THEN/ELSEIF/ELSEIF/...`` region can be treated as a nest of ``IF/"
"THEN/ELSE`` regions."
msgstr ""

#: ../../../AMDGPUUsage.rst:3600
msgid ""
"The DWARF procedures can use the active lane artificial variable described "
"in :ref:`amdgpu-dwarf-amdgpu-dw-at-llvm-active-lane` rather than the actual "
"``EXEC`` mask in order to support whole or quad wavefront mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3607
msgid "``DW_AT_LLVM_active_lane``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3609
msgid ""
"The ``DW_AT_LLVM_active_lane`` attribute on a subprogram debugger "
"information entry is used to specify the lanes that are conceptually active "
"for a SIMT thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:3613
msgid ""
"The execution mask may be modified to implement whole or quad wavefront mode "
"operations. For example, all lanes may need to temporarily be made active to "
"execute a whole wavefront operation. Such regions would save the ``EXEC`` "
"mask, update it to enable the necessary lanes, perform the operations, and "
"then restore the ``EXEC`` mask from the saved value. While executing the "
"whole wavefront region, the conceptual execution mask is the saved value, "
"not the ``EXEC`` value."
msgstr ""

#: ../../../AMDGPUUsage.rst:3621
msgid ""
"This is handled by defining an artificial variable for the active lane mask. "
"The active lane mask artificial variable would be the actual ``EXEC`` mask "
"for normal regions, and the saved execution mask for regions where the mask "
"is temporarily updated. The location list expression created for this "
"artificial variable is used to define the value of the "
"``DW_AT_LLVM_active_lane`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3629
msgid "``DW_AT_LLVM_augmentation``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3631
msgid ""
"For AMDGPU, the ``DW_AT_LLVM_augmentation`` attribute of a compilation unit "
"debugger information entry has the following value for the augmentation "
"string:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3638
msgid ""
"The \"vX.Y\" specifies the major X and minor Y version number of the AMDGPU "
"extensions used in the DWARF of the compilation unit. The version number "
"conforms to [SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3643
msgid "Call Frame Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:3645
msgid ""
"DWARF Call Frame Information (CFI) describes how a consumer can virtually "
"*unwind* call frames in a running process or core dump. See DWARF Version 5 "
"section 6.4 and :ref:`amdgpu-dwarf-call-frame-information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3649
msgid ""
"For AMDGPU, the Common Information Entry (CIE) fields have the following "
"values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3651
msgid ""
"``augmentation`` string contains the following null-terminated UTF-8 string:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3657
msgid ""
"The ``vX.Y`` specifies the major X and minor Y version number of the AMDGPU "
"extensions used in this CIE or to the FDEs that use it. The version number "
"conforms to [SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3661
msgid ""
"``address_size`` for the ``Global`` address space is defined in :ref:`amdgpu-"
"dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3664
msgid ""
"``segment_selector_size`` is 0 as AMDGPU does not use a segment selector."
msgstr ""

#: ../../../AMDGPUUsage.rst:3666
msgid "``code_alignment_factor`` is 4 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:3670 ../../../AMDGPUUsage.rst:3676
msgid "Add to :ref:`amdgpu-processor-table` table."
msgstr ""

#: ../../../AMDGPUUsage.rst:3672
msgid "``data_alignment_factor`` is 4 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:3678
msgid ""
"``return_address_register`` is ``PC_32`` for 32-bit processes and ``PC_64`` "
"for 64-bit processes defined in :ref:`amdgpu-dwarf-register-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3681
msgid ""
"``initial_instructions`` Since a subprogram X with fewer registers can be "
"called from subprogram Y that has more allocated, X will not change any of "
"the extra registers as it cannot access them. Therefore, the default rule "
"for all columns is ``same value``."
msgstr ""

#: ../../../AMDGPUUsage.rst:3686
msgid ""
"For AMDGPU the register number follows the numbering defined in :ref:`amdgpu-"
"dwarf-register-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3689
msgid ""
"For AMDGPU the instructions are variable size. A consumer can subtract 1 "
"from the return address to get the address of a byte within the call site "
"instructions. See DWARF Version 5 section 6.4.4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3694
msgid "Accelerated Access"
msgstr ""

#: ../../../AMDGPUUsage.rst:3696
msgid "See DWARF Version 5 section 6.1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3699
msgid "Lookup By Name Section Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:3701
msgid ""
"See DWARF Version 5 section 6.1.1.4.1 and :ref:`amdgpu-dwarf-lookup-by-name`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3703
msgid "For AMDGPU the lookup by name section header table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3705
msgid "``augmentation_string_size`` (uword)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3707
msgid ""
"Set to the length of the ``augmentation_string`` value which is always a "
"multiple of 4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3710
msgid "``augmentation_string`` (sequence of UTF-8 characters)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3712
msgid ""
"Contains the following UTF-8 string null padded to a multiple of 4 bytes:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3718
msgid ""
"The \"vX.Y\" specifies the major X and minor Y version number of the AMDGPU "
"extensions used in the DWARF of this index. The version number conforms to "
"[SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3724
msgid ""
"This is different to the DWARF Version 5 definition that requires the first "
"4 characters to be the vendor ID. But this is consistent with the other "
"augmentation strings and does allow multiple vendor contributions. However, "
"backwards compatibility may be more desirable."
msgstr ""

#: ../../../AMDGPUUsage.rst:3730
msgid "Lookup By Address Section Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:3732
msgid "See DWARF Version 5 section 6.1.2."
msgstr ""

#: ../../../AMDGPUUsage.rst:3734
msgid "For AMDGPU the lookup by address section header table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3736 ../../../AMDGPUUsage.rst:3766
#: ../../../AMDGPUUsage.rst:3828
msgid "``address_size`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3738
msgid ""
"Match the address size for the ``Global`` address space defined in :ref:"
"`amdgpu-dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3741 ../../../AMDGPUUsage.rst:3769
msgid "``segment_selector_size`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3743
msgid ""
"AMDGPU does not use a segment selector so this is 0. The entries in the ``."
"debug_aranges`` do not have a segment selector."
msgstr ""

#: ../../../AMDGPUUsage.rst:3747
msgid "Line Number Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:3749
msgid ""
"See DWARF Version 5 section 6.2 and :ref:`amdgpu-dwarf-line-number-"
"information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3751
msgid ""
"AMDGPU does not use the ``isa`` state machine registers and always sets it "
"to 0. The instruction set must be obtained from the ELF file header "
"``e_flags`` field in the ``EF_AMDGPU_MACH`` bit position (see :ref:`ELF "
"Header <amdgpu-elf-header>`). See DWARF Version 5 section 6.2.2."
msgstr ""

#: ../../../AMDGPUUsage.rst:3758
msgid ""
"Should the ``isa`` state machine register be used to indicate if the code is "
"in wavefront32 or wavefront64 mode? Or used to specify the architecture ISA?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3761
msgid ""
"For AMDGPU the line number program header fields have the following values "
"(see DWARF Version 5 section 6.2.4):"
msgstr ""

#: ../../../AMDGPUUsage.rst:3765 ../../../AMDGPUUsage.rst:3827
msgid ""
"Matches the address size for the ``Global`` address space defined in :ref:"
"`amdgpu-dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3769
msgid "AMDGPU does not use a segment selector so this is 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3772
msgid "``minimum_instruction_length`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3772
msgid "For GFX9-GFX11 this is 4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3775
msgid "``maximum_operations_per_instruction`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3775
msgid "For GFX9-GFX11 this is 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3777
msgid ""
"Source text for online-compiled programs (for example, those compiled by the "
"OpenCL language runtime) may be embedded into the DWARF Version 5 line "
"table. See DWARF Version 5 section 6.2.4.1 which is updated by *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`DW_LNCT_LLVM_source "
"<amdgpu-dwarf-line-number-information-dw-lnct-llvm-source>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3783
msgid ""
"The Clang option used to control source embedding in AMDGPU is defined in :"
"ref:`amdgpu-clang-debug-options-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3786
msgid "AMDGPU Clang Debug Options"
msgstr ""

#: ../../../AMDGPUUsage.rst:3790
msgid "Debug Flag"
msgstr ""

#: ../../../AMDGPUUsage.rst:3792
msgid "-g[no-]embed-source"
msgstr ""

#: ../../../AMDGPUUsage.rst:3792
msgid ""
"Enable/disable embedding source text in DWARF debug sections. Useful for "
"environments where source cannot be written to disk, such as when performing "
"online compilation."
msgstr ""

#: ../../../AMDGPUUsage.rst:3801
msgid "``-gembed-source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3801
msgid "Enable the embedded source."
msgstr ""

#: ../../../AMDGPUUsage.rst:3804
msgid "``-gno-embed-source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3804
msgid "Disable the embedded source."
msgstr ""

#: ../../../AMDGPUUsage.rst:3807
msgid "32-Bit and 64-Bit DWARF Formats"
msgstr ""

#: ../../../AMDGPUUsage.rst:3809
msgid ""
"See DWARF Version 5 section 7.4 and :ref:`amdgpu-dwarf-32-bit-and-64-bit-"
"dwarf-formats`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3812
msgid "For AMDGPU:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3814
msgid ""
"For the ``amdgcn`` target architecture only the 64-bit process address space "
"is supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:3817
msgid ""
"The producer can generate either 32-bit or 64-bit DWARF format. LLVM "
"generates the 32-bit DWARF format."
msgstr ""

#: ../../../AMDGPUUsage.rst:3821
msgid "Unit Headers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3823
msgid ""
"For AMDGPU the following values apply for each of the unit headers described "
"in DWARF Version 5 sections 7.5.1.1, 7.5.1.2, and 7.5.1.3:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3833
msgid "Code Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:3835
msgid ""
"This section provides code conventions used for each supported target triple "
"OS (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3839
msgid "AMDHSA"
msgstr ""

#: ../../../AMDGPUUsage.rst:3841
msgid ""
"This section provides code conventions used when the target triple OS is "
"``amdhsa`` (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3847 ../../../AMDGPUUsage.rst:19233
msgid "Code Object Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:3849
msgid ""
"The code object metadata specifies extensible metadata associated with the "
"code objects executed on HSA [HSA]_ compatible runtimes (see :ref:`amdgpu-"
"os`). The encoding and semantics of this metadata depends on the code object "
"version; see :ref:`amdgpu-amdhsa-code-object-metadata-v2`, :ref:`amdgpu-"
"amdhsa-code-object-metadata-v3`, :ref:`amdgpu-amdhsa-code-object-metadata-"
"v4` and :ref:`amdgpu-amdhsa-code-object-metadata-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3857
msgid ""
"Code object metadata is specified in a note record (see :ref:`amdgpu-note-"
"records`) and is required when the target triple OS is ``amdhsa`` (see :ref:"
"`amdgpu-target-triples`). It must contain the minimum information necessary "
"to support the HSA compatible runtime kernel queries. For example, the "
"segment sizes needed in a dispatch packet. In addition, a high-level "
"language runtime may require other information to be included. For example, "
"the AMD OpenCL runtime records kernel argument information."
msgstr ""

#: ../../../AMDGPUUsage.rst:3868
msgid "Code Object V2 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:3873
msgid ""
"Code object V2 metadata is specified by the ``NT_AMD_HSA_METADATA`` note "
"record (see :ref:`amdgpu-note-records-v2`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3876
msgid ""
"The metadata is specified as a YAML formatted string (see [YAML]_ and :doc:"
"`YamlIO`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3881
msgid ""
"Is the string null terminated? It probably should not if YAML allows it to "
"contain null characters, otherwise it should be."
msgstr ""

#: ../../../AMDGPUUsage.rst:3884
msgid ""
"The metadata is represented as a single YAML document comprised of the "
"mapping defined in table :ref:`amdgpu-amdhsa-code-object-metadata-map-v2-"
"table` and referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:3888
msgid ""
"For boolean values, the string values of ``false`` and ``true`` are used for "
"false and true respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:3891
msgid ""
"Additional information can be added to the mappings. To avoid conflicts, any "
"non-AMD key names should be prefixed by \"*vendor-name*.\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3894
msgid "AMDHSA Code Object V2 Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3898 ../../../AMDGPUUsage.rst:3942
#: ../../../AMDGPUUsage.rst:3979 ../../../AMDGPUUsage.rst:4020
#: ../../../AMDGPUUsage.rst:4219 ../../../AMDGPUUsage.rst:4322
#: ../../../AMDGPUUsage.rst:4367 ../../../AMDGPUUsage.rst:4551
#: ../../../AMDGPUUsage.rst:4764 ../../../AMDGPUUsage.rst:4796
#: ../../../AMDGPUUsage.rst:4810 ../../../AMDGPUUsage.rst:4824
#: ../../../AMDGPUUsage.rst:4844 ../../../AMDGPUUsage.rst:4959
#: ../../../AMDGPUUsage.rst:19259 ../../../AMDGPUUsage.rst:19274
#: ../../../AMDGPUUsage.rst:19345 ../../../AMDGPUUsage.rst:19361
#: ../../../AMDGPUUsage.rst:19385 ../../../AMDGPUUsage.rst:19402
#: ../../../AMDGPUUsage.rst:19437 ../../../AMDGPUUsage.rst:19450
msgid "String Key"
msgstr ""

#: ../../../AMDGPUUsage.rst:3898 ../../../AMDGPUUsage.rst:3942
#: ../../../AMDGPUUsage.rst:3979 ../../../AMDGPUUsage.rst:4020
#: ../../../AMDGPUUsage.rst:4219 ../../../AMDGPUUsage.rst:4322
#: ../../../AMDGPUUsage.rst:4367 ../../../AMDGPUUsage.rst:4551
#: ../../../AMDGPUUsage.rst:4764 ../../../AMDGPUUsage.rst:4796
#: ../../../AMDGPUUsage.rst:4810 ../../../AMDGPUUsage.rst:4824
#: ../../../AMDGPUUsage.rst:4844 ../../../AMDGPUUsage.rst:4959
#: ../../../AMDGPUUsage.rst:19259 ../../../AMDGPUUsage.rst:19274
#: ../../../AMDGPUUsage.rst:19345 ../../../AMDGPUUsage.rst:19361
#: ../../../AMDGPUUsage.rst:19385 ../../../AMDGPUUsage.rst:19402
#: ../../../AMDGPUUsage.rst:19437 ../../../AMDGPUUsage.rst:19450
#: ../../../AMDGPUUsage.rst:19472
msgid "Value Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:3898 ../../../AMDGPUUsage.rst:3942
#: ../../../AMDGPUUsage.rst:3979 ../../../AMDGPUUsage.rst:4020
#: ../../../AMDGPUUsage.rst:4219 ../../../AMDGPUUsage.rst:4322
#: ../../../AMDGPUUsage.rst:4367 ../../../AMDGPUUsage.rst:4551
#: ../../../AMDGPUUsage.rst:4764 ../../../AMDGPUUsage.rst:4796
#: ../../../AMDGPUUsage.rst:4810 ../../../AMDGPUUsage.rst:4824
#: ../../../AMDGPUUsage.rst:4844 ../../../AMDGPUUsage.rst:4959
#: ../../../AMDGPUUsage.rst:19259 ../../../AMDGPUUsage.rst:19274
#: ../../../AMDGPUUsage.rst:19361 ../../../AMDGPUUsage.rst:19402
msgid "Required?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3900
msgid "\"Version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3900 ../../../AMDGPUUsage.rst:3955
#: ../../../AMDGPUUsage.rst:4324 ../../../AMDGPUUsage.rst:4382
#: ../../../AMDGPUUsage.rst:4766 ../../../AMDGPUUsage.rst:4798
#: ../../../AMDGPUUsage.rst:19261 ../../../AMDGPUUsage.rst:19287
#: ../../../AMDGPUUsage.rst:19363 ../../../AMDGPUUsage.rst:19452
msgid "sequence of 2 integers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3900 ../../../AMDGPUUsage.rst:3930
#: ../../../AMDGPUUsage.rst:3944 ../../../AMDGPUUsage.rst:3945
#: ../../../AMDGPUUsage.rst:4024 ../../../AMDGPUUsage.rst:4025
#: ../../../AMDGPUUsage.rst:4027 ../../../AMDGPUUsage.rst:4221
#: ../../../AMDGPUUsage.rst:4226 ../../../AMDGPUUsage.rst:4237
#: ../../../AMDGPUUsage.rst:4247 ../../../AMDGPUUsage.rst:4252
#: ../../../AMDGPUUsage.rst:4254 ../../../AMDGPUUsage.rst:4270
#: ../../../AMDGPUUsage.rst:4274 ../../../AMDGPUUsage.rst:4324
#: ../../../AMDGPUUsage.rst:4354 ../../../AMDGPUUsage.rst:4369
#: ../../../AMDGPUUsage.rst:4370 ../../../AMDGPUUsage.rst:4422
#: ../../../AMDGPUUsage.rst:4427 ../../../AMDGPUUsage.rst:4438
#: ../../../AMDGPUUsage.rst:4448 ../../../AMDGPUUsage.rst:4453
#: ../../../AMDGPUUsage.rst:4455 ../../../AMDGPUUsage.rst:4476
#: ../../../AMDGPUUsage.rst:4485 ../../../AMDGPUUsage.rst:4489
#: ../../../AMDGPUUsage.rst:4555 ../../../AMDGPUUsage.rst:4556
#: ../../../AMDGPUUsage.rst:4560 ../../../AMDGPUUsage.rst:4766
#: ../../../AMDGPUUsage.rst:4770 ../../../AMDGPUUsage.rst:4798
#: ../../../AMDGPUUsage.rst:4846 ../../../AMDGPUUsage.rst:19261
#: ../../../AMDGPUUsage.rst:19263 ../../../AMDGPUUsage.rst:19287
#: ../../../AMDGPUUsage.rst:19306 ../../../AMDGPUUsage.rst:19363
#: ../../../AMDGPUUsage.rst:19366 ../../../AMDGPUUsage.rst:20426
#: ../../../AMDGPUUsage.rst:20429 ../../../AMDGPUUsage.rst:20432
msgid "Required"
msgstr ""

#: ../../../AMDGPUUsage.rst:3900 ../../../AMDGPUUsage.rst:4324
#: ../../../AMDGPUUsage.rst:4766 ../../../AMDGPUUsage.rst:4798
msgid "The first integer is the major version. Currently 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3902 ../../../AMDGPUUsage.rst:4326
msgid "The second integer is the minor version. Currently 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3904
msgid "\"Printf\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3904 ../../../AMDGPUUsage.rst:4328
msgid "sequence of strings"
msgstr ""

#: ../../../AMDGPUUsage.rst:3904 ../../../AMDGPUUsage.rst:4328
msgid ""
"Each string is encoded information about a printf function call. The encoded "
"information is organized as fields separated by colon (':'):"
msgstr ""

#: ../../../AMDGPUUsage.rst:3909 ../../../AMDGPUUsage.rst:4333
msgid "``ID:N:S[0]:S[1]:...:S[N-1]:FormatString``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3911 ../../../AMDGPUUsage.rst:4335
msgid "where:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3915 ../../../AMDGPUUsage.rst:4339
msgid "``ID``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3914 ../../../AMDGPUUsage.rst:4338
msgid "A 32-bit integer as a unique id for each printf function call"
msgstr ""

#: ../../../AMDGPUUsage.rst:3920 ../../../AMDGPUUsage.rst:4344
msgid "``N``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3918 ../../../AMDGPUUsage.rst:4342
msgid ""
"A 32-bit integer equal to the number of arguments of printf function call "
"minus 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:3925 ../../../AMDGPUUsage.rst:4349
msgid "``S[i]`` (where i = 0, 1, ... , N-1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3923 ../../../AMDGPUUsage.rst:4347
msgid ""
"32-bit integers for the size in bytes of the i-th FormatString argument of "
"the printf function call"
msgstr ""

#: ../../../AMDGPUUsage.rst:3928 ../../../AMDGPUUsage.rst:4352
msgid "FormatString"
msgstr ""

#: ../../../AMDGPUUsage.rst:3928 ../../../AMDGPUUsage.rst:4352
msgid "The format string passed to the printf function call."
msgstr ""

#: ../../../AMDGPUUsage.rst:3930
msgid "\"Kernels\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3930 ../../../AMDGPUUsage.rst:3963
msgid "sequence of mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3930
msgid ""
"Sequence of the mappings for each kernel in the code object. See :ref:"
"`amdgpu-amdhsa-code-object-kernel-metadata-map-v2-table` for the definition "
"of the mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:3938
msgid "AMDHSA Code Object V2 Kernel Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3944 ../../../AMDGPUUsage.rst:4022
msgid "\"Name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3944 ../../../AMDGPUUsage.rst:3945
#: ../../../AMDGPUUsage.rst:3947 ../../../AMDGPUUsage.rst:3997
#: ../../../AMDGPUUsage.rst:4003 ../../../AMDGPUUsage.rst:4022
#: ../../../AMDGPUUsage.rst:4023 ../../../AMDGPUUsage.rst:4027
#: ../../../AMDGPUUsage.rst:4123 ../../../AMDGPUUsage.rst:4133
#: ../../../AMDGPUUsage.rst:4155 ../../../AMDGPUUsage.rst:4170
#: ../../../AMDGPUUsage.rst:4369 ../../../AMDGPUUsage.rst:4370
#: ../../../AMDGPUUsage.rst:4372 ../../../AMDGPUUsage.rst:4407
#: ../../../AMDGPUUsage.rst:4413 ../../../AMDGPUUsage.rst:4507
#: ../../../AMDGPUUsage.rst:4553 ../../../AMDGPUUsage.rst:4554
#: ../../../AMDGPUUsage.rst:4560 ../../../AMDGPUUsage.rst:4658
#: ../../../AMDGPUUsage.rst:4667 ../../../AMDGPUUsage.rst:4689
#: ../../../AMDGPUUsage.rst:4704 ../../../AMDGPUUsage.rst:4770
#: ../../../AMDGPUUsage.rst:4846 ../../../AMDGPUUsage.rst:19276
#: ../../../AMDGPUUsage.rst:19277 ../../../AMDGPUUsage.rst:19331
#: ../../../AMDGPUUsage.rst:19404 ../../../AMDGPUUsage.rst:19460
msgid "string"
msgstr ""

#: ../../../AMDGPUUsage.rst:3944 ../../../AMDGPUUsage.rst:4369
msgid "Source name of the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:3945
msgid "\"SymbolName\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3945 ../../../AMDGPUUsage.rst:4370
msgid "Name of the kernel descriptor ELF symbol."
msgstr ""

#: ../../../AMDGPUUsage.rst:3947
msgid "\"Language\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3947 ../../../AMDGPUUsage.rst:4372
msgid "Source language of the kernel. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3950 ../../../AMDGPUUsage.rst:4375
msgid "\"OpenCL C\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3951 ../../../AMDGPUUsage.rst:4376
msgid "\"OpenCL C++\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3952 ../../../AMDGPUUsage.rst:4377
msgid "\"HCC\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3953 ../../../AMDGPUUsage.rst:4379
msgid "\"OpenMP\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3955
msgid "\"LanguageVersion\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3955 ../../../AMDGPUUsage.rst:4382
msgid "The first integer is the major version."
msgstr ""

#: ../../../AMDGPUUsage.rst:3957 ../../../AMDGPUUsage.rst:4384
msgid "The second integer is the minor version."
msgstr ""

#: ../../../AMDGPUUsage.rst:3959
msgid "\"Attrs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3959 ../../../AMDGPUUsage.rst:3967
msgid "mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3959
msgid ""
"Mapping of kernel attributes. See :ref:`amdgpu-amdhsa-code-object-kernel-"
"attribute-metadata-map-v2-table` for the mapping definition."
msgstr ""

#: ../../../AMDGPUUsage.rst:3963
msgid "\"Args\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3963
msgid ""
"Sequence of mappings of the kernel arguments. See :ref:`amdgpu-amdhsa-code-"
"object-kernel-argument-metadata-map-v2-table` for the definition of the "
"mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:3967
msgid "\"CodeProps\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3967
msgid ""
"Mapping of properties related to the kernel code. See :ref:`amdgpu-amdhsa-"
"code-object-kernel-code-properties-metadata-map-v2-table` for the mapping "
"definition."
msgstr ""

#: ../../../AMDGPUUsage.rst:3975
msgid "AMDHSA Code Object V2 Kernel Attribute Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3981
msgid "\"ReqdWorkGroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3981 ../../../AMDGPUUsage.rst:3990
#: ../../../AMDGPUUsage.rst:4391 ../../../AMDGPUUsage.rst:4400
#: ../../../AMDGPUUsage.rst:4961 ../../../AMDGPUUsage.rst:19419
msgid "sequence of 3 integers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3981 ../../../AMDGPUUsage.rst:4391
msgid ""
"If not 0, 0, 0 then all values must be >=1 and the dispatch work-group size "
"X, Y, Z must correspond to the specified values. Defaults to 0, 0, 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3987 ../../../AMDGPUUsage.rst:4397
msgid "Corresponds to the OpenCL ``reqd_work_group_size`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3990
msgid "\"WorkGroupSizeHint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3990 ../../../AMDGPUUsage.rst:4400
msgid ""
"The dispatch work-group size X, Y, Z is likely to be the specified values."
msgstr ""

#: ../../../AMDGPUUsage.rst:3994 ../../../AMDGPUUsage.rst:4404
msgid "Corresponds to the OpenCL ``work_group_size_hint`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3997
msgid "\"VecTypeHint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3997 ../../../AMDGPUUsage.rst:4407
msgid "The name of a scalar or vector type."
msgstr ""

#: ../../../AMDGPUUsage.rst:4000 ../../../AMDGPUUsage.rst:4410
msgid "Corresponds to the OpenCL ``vec_type_hint`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:4003
msgid "\"RuntimeHandle\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4003 ../../../AMDGPUUsage.rst:4413
msgid ""
"The external symbol name associated with a kernel. OpenCL runtime allocates "
"a global buffer for the symbol and saves the kernel's address to it, which "
"is used for device side enqueueing. Only available for device side enqueued "
"kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:4016
msgid "AMDHSA Code Object V2 Kernel Argument Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4022 ../../../AMDGPUUsage.rst:4553
msgid "Kernel argument name."
msgstr ""

#: ../../../AMDGPUUsage.rst:4023
msgid "\"TypeName\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4023 ../../../AMDGPUUsage.rst:4554
msgid "Kernel argument type name."
msgstr ""

#: ../../../AMDGPUUsage.rst:4024
msgid "\"Size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4024 ../../../AMDGPUUsage.rst:4025
#: ../../../AMDGPUUsage.rst:4127 ../../../AMDGPUUsage.rst:4221
#: ../../../AMDGPUUsage.rst:4226 ../../../AMDGPUUsage.rst:4237
#: ../../../AMDGPUUsage.rst:4247 ../../../AMDGPUUsage.rst:4252
#: ../../../AMDGPUUsage.rst:4254 ../../../AMDGPUUsage.rst:4270
#: ../../../AMDGPUUsage.rst:4274 ../../../AMDGPUUsage.rst:4282
#: ../../../AMDGPUUsage.rst:4287 ../../../AMDGPUUsage.rst:4422
#: ../../../AMDGPUUsage.rst:4427 ../../../AMDGPUUsage.rst:4438
#: ../../../AMDGPUUsage.rst:4448 ../../../AMDGPUUsage.rst:4453
#: ../../../AMDGPUUsage.rst:4455 ../../../AMDGPUUsage.rst:4476
#: ../../../AMDGPUUsage.rst:4485 ../../../AMDGPUUsage.rst:4489
#: ../../../AMDGPUUsage.rst:4497 ../../../AMDGPUUsage.rst:4502
#: ../../../AMDGPUUsage.rst:4538 ../../../AMDGPUUsage.rst:4555
#: ../../../AMDGPUUsage.rst:4556 ../../../AMDGPUUsage.rst:4661
#: ../../../AMDGPUUsage.rst:4826 ../../../AMDGPUUsage.rst:19310
#: ../../../AMDGPUUsage.rst:19312 ../../../AMDGPUUsage.rst:19319
#: ../../../AMDGPUUsage.rst:19327 ../../../AMDGPUUsage.rst:19329
#: ../../../AMDGPUUsage.rst:19330 ../../../AMDGPUUsage.rst:19405
#: ../../../AMDGPUUsage.rst:19406 ../../../AMDGPUUsage.rst:19407
#: ../../../AMDGPUUsage.rst:19408 ../../../AMDGPUUsage.rst:19409
#: ../../../AMDGPUUsage.rst:19410 ../../../AMDGPUUsage.rst:19411
#: ../../../AMDGPUUsage.rst:19413 ../../../AMDGPUUsage.rst:19417
#: ../../../AMDGPUUsage.rst:19421 ../../../AMDGPUUsage.rst:19455
#: ../../../AMDGPUUsage.rst:19456 ../../../AMDGPUUsage.rst:19457
#: ../../../AMDGPUUsage.rst:19458 ../../../AMDGPUUsage.rst:19459
msgid "integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:4024 ../../../AMDGPUUsage.rst:4555
msgid "Kernel argument size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:4025
msgid "\"Align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4025
msgid "Kernel argument alignment in bytes. Must be a power of two."
msgstr ""

#: ../../../AMDGPUUsage.rst:4027
msgid "\"ValueKind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4027 ../../../AMDGPUUsage.rst:4560
msgid ""
"Kernel argument kind that specifies how to set up the corresponding "
"argument. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4034
msgid "\"ByValue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4033 ../../../AMDGPUUsage.rst:4566
msgid "The argument is copied directly into the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4039
msgid "\"GlobalBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4037 ../../../AMDGPUUsage.rst:4570
msgid ""
"A global address space pointer to the buffer data is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4044
msgid "\"DynamicSharedPointer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4042 ../../../AMDGPUUsage.rst:4575
msgid ""
"A group address space pointer to dynamically allocated LDS is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4049
msgid "\"Sampler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4047 ../../../AMDGPUUsage.rst:4580
msgid "A global address space pointer to a S# is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4054
msgid "\"Image\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4052 ../../../AMDGPUUsage.rst:4585
msgid "A global address space pointer to a T# is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4059
msgid "\"Pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4057 ../../../AMDGPUUsage.rst:4590
msgid ""
"A global address space pointer to an OpenCL pipe is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4065
msgid "\"Queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4062 ../../../AMDGPUUsage.rst:4595
msgid ""
"A global address space pointer to an OpenCL device enqueue queue is passed "
"in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4071
msgid "\"HiddenGlobalOffsetX\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4068 ../../../AMDGPUUsage.rst:4601
msgid ""
"The OpenCL grid dispatch global offset for the X dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4077
msgid "\"HiddenGlobalOffsetY\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4074 ../../../AMDGPUUsage.rst:4607
msgid ""
"The OpenCL grid dispatch global offset for the Y dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4083
msgid "\"HiddenGlobalOffsetZ\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4080 ../../../AMDGPUUsage.rst:4613
msgid ""
"The OpenCL grid dispatch global offset for the Z dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4089
msgid "\"HiddenNone\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4086 ../../../AMDGPUUsage.rst:4619
msgid ""
"An argument that is not used by the kernel. Space needs to be left for it, "
"but it does not need to be set up."
msgstr ""

#: ../../../AMDGPUUsage.rst:4096
msgid "\"HiddenPrintfBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4092
msgid ""
"A global address space pointer to the runtime printf buffer is passed in "
"kernarg. Mutually exclusive with \"HiddenHostcallBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4103
msgid "\"HiddenHostcallBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4099
msgid ""
"A global address space pointer to the runtime hostcall buffer is passed in "
"kernarg. Mutually exclusive with \"HiddenPrintfBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4110
msgid "\"HiddenDefaultQueue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4106 ../../../AMDGPUUsage.rst:4641
msgid ""
"A global address space pointer to the OpenCL device enqueue queue that "
"should be used by the kernel by default is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4116
msgid "\"HiddenCompletionAction\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4113 ../../../AMDGPUUsage.rst:4648
msgid ""
"A global address space pointer to help link enqueued kernels into the "
"ancestor tree for determining when the parent kernel has finished."
msgstr ""

#: ../../../AMDGPUUsage.rst:4121
msgid "\"HiddenMultiGridSyncArg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4119 ../../../AMDGPUUsage.rst:4654
msgid ""
"A global address space pointer for multi-grid synchronization is passed in "
"the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4123
msgid "\"ValueType\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4123 ../../../AMDGPUUsage.rst:4658
msgid ""
"Unused and deprecated. This should no longer be emitted, but is accepted for "
"compatibility."
msgstr ""

#: ../../../AMDGPUUsage.rst:4127
msgid "\"PointeeAlign\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4127
msgid ""
"Alignment in bytes of pointee type for pointer type kernel argument. Must be "
"a power of 2. Only present if \"ValueKind\" is \"DynamicSharedPointer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4133
msgid "\"AddrSpaceQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4133
msgid ""
"Kernel argument address space qualifier. Only present if \"ValueKind\" is "
"\"GlobalBuffer\" or \"DynamicSharedPointer\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4139
msgid "\"Private\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4140
msgid "\"Global\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4141
msgid "\"Constant\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4142
msgid "\"Local\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4143
msgid "\"Generic\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4144
msgid "\"Region\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4148
msgid ""
"Is GlobalBuffer only Global or Constant? Is DynamicSharedPointer always "
"Local? Can HCC allow Generic? How can Private or Region ever happen?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4155
msgid "\"AccQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4155
msgid ""
"Kernel argument access qualifier. Only present if \"ValueKind\" is \"Image\" "
"or \"Pipe\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4161 ../../../AMDGPUUsage.rst:4183
msgid "\"ReadOnly\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4162 ../../../AMDGPUUsage.rst:4184
msgid "\"WriteOnly\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4163 ../../../AMDGPUUsage.rst:4185
msgid "\"ReadWrite\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4167
msgid "Does this apply to GlobalBuffer?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4170
msgid "\"ActualAccQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4170
msgid ""
"The actual memory accesses performed by the kernel on the kernel argument. "
"Only present if \"ValueKind\" is \"GlobalBuffer\", \"Image\", or \"Pipe\". "
"This may be more restrictive than indicated by \"AccQual\" to reflect what "
"the kernel actually does. If not present then the runtime must assume what "
"is implied by \"AccQual\" and \"IsConst\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4187
msgid "\"IsConst\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4187 ../../../AMDGPUUsage.rst:4192
#: ../../../AMDGPUUsage.rst:4197 ../../../AMDGPUUsage.rst:4202
#: ../../../AMDGPUUsage.rst:4721 ../../../AMDGPUUsage.rst:4726
#: ../../../AMDGPUUsage.rst:4731 ../../../AMDGPUUsage.rst:4736
#: ../../../AMDGPUUsage.rst:4812 ../../../AMDGPUUsage.rst:4814
#: ../../../AMDGPUUsage.rst:19314 ../../../AMDGPUUsage.rst:19422
#: ../../../AMDGPUUsage.rst:19423 ../../../AMDGPUUsage.rst:19424
#: ../../../AMDGPUUsage.rst:19425 ../../../AMDGPUUsage.rst:19426
#: ../../../AMDGPUUsage.rst:19428
msgid "boolean"
msgstr ""

#: ../../../AMDGPUUsage.rst:4187
msgid ""
"Indicates if the kernel argument is const qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4192
msgid "\"IsRestrict\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4192
msgid ""
"Indicates if the kernel argument is restrict qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4197
msgid "\"IsVolatile\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4197
msgid ""
"Indicates if the kernel argument is volatile qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4202
msgid "\"IsPipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4202
msgid ""
"Indicates if the kernel argument is pipe qualified. Only present if "
"\"ValueKind\" is \"Pipe\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4208
msgid "Can GlobalBuffer be pipe qualified?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4215
msgid "AMDHSA Code Object V2 Kernel Code Properties Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4221
msgid "\"KernargSegmentSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4221 ../../../AMDGPUUsage.rst:4422
msgid ""
"The size in bytes of the kernarg segment that holds the values of the "
"arguments to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4226
msgid "\"GroupSegmentFixedSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4226 ../../../AMDGPUUsage.rst:4427
msgid ""
"The amount of group segment memory required by a work-group in bytes. This "
"does not include any dynamically allocated group segment memory that may be "
"added when the kernel is dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:4237
msgid "\"PrivateSegmentFixedSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4237 ../../../AMDGPUUsage.rst:4438
msgid ""
"The amount of fixed private address space memory required for a work-item in "
"bytes. If the kernel uses a dynamic call stack then additional space must be "
"added to this value for the call stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:4247
msgid "\"KernargSegmentAlign\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4247 ../../../AMDGPUUsage.rst:4448
msgid ""
"The maximum byte alignment of arguments in the kernarg segment. Must be a "
"power of 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:4252
msgid "\"WavefrontSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4252 ../../../AMDGPUUsage.rst:4453
msgid "Wavefront size. Must be a power of 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:4254
msgid "\"NumSGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4254
msgid ""
"Number of scalar registers used by a wavefront for GFX6-GFX11. This includes "
"the special SGPRs for VCC, Flat Scratch (GFX7-GFX10) and XNACK (for GFX8-"
"GFX10). It does not include the 16 SGPR added if a trap handler is enabled. "
"It is not rounded up to the allocation granularity."
msgstr ""

#: ../../../AMDGPUUsage.rst:4270
msgid "\"NumVGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4270
msgid "Number of vector registers used by each work-item for GFX6-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:4274
msgid "\"MaxFlatWorkGroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4274 ../../../AMDGPUUsage.rst:4489
msgid ""
"Maximum flat work-group size supported by the kernel in work-items. Must be "
">=1 and consistent with ReqdWorkGroupSize if not 0, 0, 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:4282
msgid "\"NumSpilledSGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4282 ../../../AMDGPUUsage.rst:4497
msgid ""
"Number of stores from a scalar register to a register allocator created "
"spill location."
msgstr ""

#: ../../../AMDGPUUsage.rst:4287
msgid "\"NumSpilledVGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4287 ../../../AMDGPUUsage.rst:4502
msgid ""
"Number of stores from a vector register to a register allocator created "
"spill location."
msgstr ""

#: ../../../AMDGPUUsage.rst:4297
msgid "Code Object V3 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4300
msgid ""
"Code object V3 generation is no longer supported by this version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:4302
msgid ""
"Code object V3 and above metadata is specified by the ``NT_AMDGPU_METADATA`` "
"note record (see :ref:`amdgpu-note-records-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4305
msgid ""
"The metadata is represented as Message Pack formatted binary data (see "
"[MsgPack]_). The top level is a Message Pack map that includes the keys "
"defined in table :ref:`amdgpu-amdhsa-code-object-metadata-map-table-v3` and "
"referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:4311 ../../../AMDGPUUsage.rst:19249
msgid ""
"Additional information can be added to the maps. To avoid conflicts, any key "
"names should be prefixed by \"*vendor-name*.\" where ``vendor-name`` can be "
"the name of the vendor and specific vendor tool that generates the "
"information. The prefix is abbreviated to simply \".\" when it appears "
"within a map that has been added by the same *vendor-name*."
msgstr ""

#: ../../../AMDGPUUsage.rst:4318
msgid "AMDHSA Code Object V3 Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4324 ../../../AMDGPUUsage.rst:4766
#: ../../../AMDGPUUsage.rst:4798
msgid "\"amdhsa.version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4328
msgid "\"amdhsa.printf\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4354
msgid "\"amdhsa.kernels\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4354 ../../../AMDGPUUsage.rst:4386
#: ../../../AMDGPUUsage.rst:19263
msgid "sequence of map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4354
msgid ""
"Sequence of the maps for each kernel in the code object. See :ref:`amdgpu-"
"amdhsa-code-object-kernel-metadata-map-table-v3` for the definition of the "
"keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:4363
msgid "AMDHSA Code Object V3 Kernel Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4369 ../../../AMDGPUUsage.rst:4553
#: ../../../AMDGPUUsage.rst:19276
msgid "\".name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4370
msgid "\".symbol\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4372
msgid "\".language\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4378
msgid "\"HIP\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4380
msgid "\"Assembler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4382
msgid "\".language_version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4386
msgid "\".args\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4386
msgid ""
"Sequence of maps of the kernel arguments. See :ref:`amdgpu-amdhsa-code-"
"object-kernel-argument-metadata-map-table-v3` for the definition of the keys "
"included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:4391
msgid "\".reqd_workgroup_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4400
msgid "\".workgroup_size_hint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4407
msgid "\".vec_type_hint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4413
msgid "\".device_enqueue_symbol\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4422
msgid "\".kernarg_segment_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4427
msgid "\".group_segment_fixed_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4438
msgid "\".private_segment_fixed_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4448
msgid "\".kernarg_segment_align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4453 ../../../AMDGPUUsage.rst:19421
msgid "\".wavefront_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4455 ../../../AMDGPUUsage.rst:19410
#: ../../../AMDGPUUsage.rst:19458
msgid "\".sgpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4455
msgid ""
"Number of scalar registers required by a wavefront for GFX6-GFX9. A register "
"is required if it is used explicitly, or if a higher numbered register is "
"used explicitly. This includes the special SGPRs for VCC, Flat Scratch (GFX7-"
"GFX9) and XNACK (for GFX8-GFX9). It does not include the 16 SGPR added if a "
"trap handler is enabled. It is not rounded up to the allocation granularity."
msgstr ""

#: ../../../AMDGPUUsage.rst:4476 ../../../AMDGPUUsage.rst:19408
#: ../../../AMDGPUUsage.rst:19457
msgid "\".vgpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4476
msgid ""
"Number of vector registers required by each work-item for GFX6-GFX9. A "
"register is required if it is used explicitly, or if a higher numbered "
"register is used explicitly."
msgstr ""

#: ../../../AMDGPUUsage.rst:4485 ../../../AMDGPUUsage.rst:19409
msgid "\".agpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4485
msgid ""
"Number of accumulator registers required by each work-item for GFX90A, "
"GFX908."
msgstr ""

#: ../../../AMDGPUUsage.rst:4489
msgid "\".max_flat_workgroup_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4497
msgid "\".sgpr_spill_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4502
msgid "\".vgpr_spill_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4507
msgid "\".kind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4507
msgid "The kind of the kernel with the following values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4512
msgid "\"normal\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4512
msgid "Regular kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:4523
msgid "\"init\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4515
msgid ""
"These kernels must be invoked after loading the containing code object and "
"must complete before any normal and fini kernels in the same code object are "
"invoked."
msgstr ""

#: ../../../AMDGPUUsage.rst:4534
msgid "\"fini\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4526
msgid ""
"These kernels must be invoked before unloading the containing code object "
"and after all init and normal kernels in the same code object have been "
"invoked and completed."
msgstr ""

#: ../../../AMDGPUUsage.rst:4536
msgid "If omitted, \"normal\" is assumed."
msgstr ""

#: ../../../AMDGPUUsage.rst:4538
msgid "\".max_num_work_groups_{x,y,z}\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4538
msgid ""
"The max number of launched work-groups in the X, Y, and Z dimensions. Each "
"number must be >=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4547
msgid "AMDHSA Code Object V3 Kernel Argument Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4554
msgid "\".type_name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4555
msgid "\".size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4556
msgid "\".offset\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4556
msgid ""
"Kernel argument offset in bytes. The offset must be a multiple of the "
"alignment required by the argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:4560 ../../../AMDGPUUsage.rst:4846
msgid "\".value_kind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4567
msgid "\"by_value\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4572
msgid "\"global_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4577
msgid "\"dynamic_shared_pointer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4582
msgid "\"sampler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4587
msgid "\"image\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4592
msgid "\"pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4598
msgid "\"queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4604
msgid "\"hidden_global_offset_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4610
msgid "\"hidden_global_offset_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4616
msgid "\"hidden_global_offset_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4622
msgid "\"hidden_none\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4630
msgid "\"hidden_printf_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4625
msgid ""
"A global address space pointer to the runtime printf buffer is passed in "
"kernarg. Mutually exclusive with \"hidden_hostcall_buffer\" before Code "
"Object V5."
msgstr ""

#: ../../../AMDGPUUsage.rst:4638
msgid "\"hidden_hostcall_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4633
msgid ""
"A global address space pointer to the runtime hostcall buffer is passed in "
"kernarg. Mutually exclusive with \"hidden_printf_buffer\" before Code Object "
"V5."
msgstr ""

#: ../../../AMDGPUUsage.rst:4645
msgid "\"hidden_default_queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4651
msgid "\"hidden_completion_action\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4656
msgid "\"hidden_multigrid_sync_arg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4658
msgid "\".value_type\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4661
msgid "\".pointee_align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4661
msgid ""
"Alignment in bytes of pointee type for pointer type kernel argument. Must be "
"a power of 2. Only present if \".value_kind\" is \"dynamic_shared_pointer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4667
msgid "\".address_space\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4667
msgid ""
"Kernel argument address space qualifier. Only present if \".value_kind\" is "
"\"global_buffer\" or \"dynamic_shared_pointer\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4673
msgid "\"private\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4674
msgid "\"global\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4675
msgid "\"constant\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4676
msgid "\"local\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4677
msgid "\"generic\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4678
msgid "\"region\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4682
msgid ""
"Is \"global_buffer\" only \"global\" or \"constant\"? Is "
"\"dynamic_shared_pointer\" always \"local\"? Can HCC allow \"generic\"? How "
"can \"private\" or \"region\" ever happen?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4689
msgid "\".access\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4689
msgid ""
"Kernel argument access qualifier. Only present if \".value_kind\" is "
"\"image\" or \"pipe\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4695 ../../../AMDGPUUsage.rst:4717
msgid "\"read_only\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4696 ../../../AMDGPUUsage.rst:4718
msgid "\"write_only\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4697 ../../../AMDGPUUsage.rst:4719
msgid "\"read_write\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4701
msgid "Does this apply to \"global_buffer\"?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4704
msgid "\".actual_access\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4704
msgid ""
"The actual memory accesses performed by the kernel on the kernel argument. "
"Only present if \".value_kind\" is \"global_buffer\", \"image\", or "
"\"pipe\". This may be more restrictive than indicated by \".access\" to "
"reflect what the kernel actual does. If not present then the runtime must "
"assume what is implied by \".access\" and \".is_const\"      . Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4721
msgid "\".is_const\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4721
msgid ""
"Indicates if the kernel argument is const qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4726
msgid "\".is_restrict\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4726
msgid ""
"Indicates if the kernel argument is restrict qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4731
msgid "\".is_volatile\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4731
msgid ""
"Indicates if the kernel argument is volatile qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4736
msgid "\".is_pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4736
msgid ""
"Indicates if the kernel argument is pipe qualified. Only present if \"."
"value_kind\" is \"pipe\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4742
msgid "Can \"global_buffer\" be pipe qualified?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4750
msgid "Code Object V4 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4753
msgid ""
"Code object V4 is not the default code object version emitted by this "
"version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:4756
msgid ""
"Code object V4 metadata is the same as :ref:`amdgpu-amdhsa-code-object-"
"metadata-v3` with the changes and additions defined in table :ref:`amdgpu-"
"amdhsa-code-object-metadata-map-table-v4`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4760
msgid "AMDHSA Code Object V4 Metadata Map Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4768
msgid "The second integer is the minor version. Currently 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4770
msgid "\"amdhsa.target\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4770
msgid "The target name of the code using the syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4776
msgid ""
"A canonical target ID must be used. See :ref:`amdgpu-target-triples` and :"
"ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4784
msgid "Code Object V5 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4786
msgid ""
"Code object V5 metadata is the same as :ref:`amdgpu-amdhsa-code-object-"
"metadata-v4` with the changes defined in table :ref:`amdgpu-amdhsa-code-"
"object-metadata-map-table-v5`, table :ref:`amdgpu-amdhsa-code-object-kernel-"
"metadata-map-table-v5` and table :ref:`amdgpu-amdhsa-code-object-kernel-"
"argument-metadata-map-table-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4792
msgid "AMDHSA Code Object V5 Metadata Map Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4800
msgid "The second integer is the minor version. Currently 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:4806
msgid "AMDHSA Code Object V5 Kernel Metadata Map Additions"
msgstr ""

#: ../../../AMDGPUUsage.rst:4812
msgid "\".uses_dynamic_stack\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4812
msgid ""
"Indicates if the generated machine code is using a dynamically sized stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:4814
msgid "\".workgroup_processor_mode\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4814
msgid ""
"(GFX10+) Controls ENABLE_WGP_MODE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4820
msgid "AMDHSA Code Object V5 Kernel Attribute Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4826
msgid "\".uniform_work_group_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4826
msgid ""
"Indicates if the kernel requires that each dimension of global size is a "
"multiple of corresponding dimension of work-group size. Value of 1 implies "
"true and value of 0 implies false. Metadata is only emitted when value is 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4840
msgid ""
"AMDHSA Code Object V5 Kernel Argument Metadata Map Additions and Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4846
msgid ""
"Kernel argument kind that specifies how to set up the corresponding "
"argument. Values include: the same as code object V3 metadata (see :ref:"
"`amdgpu-amdhsa-code-object-kernel-argument-metadata-map-table-v3`) with the "
"following additions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4860
msgid "\"hidden_block_count_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4855
msgid ""
"The grid dispatch work-group count for the X dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items."
msgstr ""

#: ../../../AMDGPUUsage.rst:4869
msgid "\"hidden_block_count_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4863
msgid ""
"The grid dispatch work-group count for the Y dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items. If the grid dimensionality is 1, then must "
"be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4878
msgid "\"hidden_block_count_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4872
msgid ""
"The grid dispatch work-group count for the Z dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items. If the grid dimensionality is 1 or 2, then "
"must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4884
msgid "\"hidden_group_size_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4881
msgid ""
"The grid dispatch work-group size for the X dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size."
msgstr ""

#: ../../../AMDGPUUsage.rst:4891
msgid "\"hidden_group_size_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4887
msgid ""
"The grid dispatch work-group size for the Y dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size. If the grid "
"dimensionality is 1, then must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4898
msgid "\"hidden_group_size_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4894
msgid ""
"The grid dispatch work-group size for the Z dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size. If the grid "
"dimensionality is 1 or 2, then must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4903
msgid "\"hidden_remainder_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4901
msgid ""
"The grid dispatch work group size of the partial work group of the X "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the X dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4908
msgid "\"hidden_remainder_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4906
msgid ""
"The grid dispatch work group size of the partial work group of the Y "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the Y dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4913
msgid "\"hidden_remainder_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4911
msgid ""
"The grid dispatch work group size of the partial work group of the Z "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the Z dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4918
msgid "\"hidden_grid_dims\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4916
msgid ""
"The grid dispatch dimensionality. This is the same value as the AQL dispatch "
"packet dimensionality. Must be a value between 1 and 3."
msgstr ""

#: ../../../AMDGPUUsage.rst:4923
msgid "\"hidden_heap_v1\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4921
msgid ""
"A global address space pointer to an initialized memory buffer that conforms "
"to the requirements of the malloc/free device library V1 version "
"implementation."
msgstr ""

#: ../../../AMDGPUUsage.rst:4926
msgid "\"hidden_dynamic_lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4926
msgid "Size of the dynamically allocated LDS memory is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4931
msgid "\"hidden_private_base\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4929
msgid ""
"The high 32 bits of the flat addressing private aperture base. Only used by "
"GFX8 to allow conversion between private segment and flat addresses. See :"
"ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4936
msgid "\"hidden_shared_base\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4934
msgid ""
"The high 32 bits of the flat addressing shared aperture base. Only used by "
"GFX8 to allow conversion between shared segment and flat addresses. See :ref:"
"`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4942
msgid "\"hidden_queue_ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4939
msgid ""
"A global memory address space pointer to the ROCm runtime ``struct "
"amd_queue_t`` structure for the HSA queue of the associated dispatch AQL "
"packet. It is only required for pre-GFX9 devices for the trap handler ABI "
"(see :ref:`amdgpu-amdhsa-trap-handler-abi`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4949
msgid "Code Object V6 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4951
msgid ""
"Code object V6 metadata is the same as :ref:`amdgpu-amdhsa-code-object-"
"metadata-v5` with the changes defined in table :ref:`amdgpu-amdhsa-code-"
"object-kernel-metadata-map-table-v6`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4955
msgid "AMDHSA Code Object V6 Kernel Metadata Map Additions"
msgstr ""

#: ../../../AMDGPUUsage.rst:4961
msgid "\".cluster_dims\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4961
msgid "The dimension of the cluster."
msgstr ""

#: ../../../AMDGPUUsage.rst:4966
msgid "Kernel Dispatch"
msgstr ""

#: ../../../AMDGPUUsage.rst:4968
msgid ""
"The HSA architected queuing language (AQL) defines a user space memory "
"interface that can be used to control the dispatch of kernels, in an agent "
"independent way. An agent can have zero or more AQL queues created for it "
"using an HSA compatible runtime (see :ref:`amdgpu-os`), in which AQL packets "
"(all of which are 64 bytes) can be placed. See the *HSA Platform System "
"Architecture Specification* [HSA]_ for the AQL queue mechanics and packet "
"layouts."
msgstr ""

#: ../../../AMDGPUUsage.rst:4975
msgid ""
"The packet processor of a kernel agent is responsible for detecting and "
"dispatching HSA kernels from the AQL queues associated with it. For AMD GPUs "
"the packet processor is implemented by the hardware command processor (CP), "
"asynchronous dispatch controller (ADC) and shader processor input controller "
"(SPI)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4981
msgid ""
"An HSA compatible runtime can be used to allocate an AQL queue object. It "
"uses the kernel mode driver to initialize and register the AQL queue with CP."
msgstr ""

#: ../../../AMDGPUUsage.rst:4984
msgid ""
"To dispatch a kernel the following actions are performed. This can occur in "
"the CPU host program, or from an HSA kernel executing on a GPU."
msgstr ""

#: ../../../AMDGPUUsage.rst:4987
msgid ""
"A pointer to an AQL queue for the kernel agent on which the kernel is to be "
"executed is obtained."
msgstr ""

#: ../../../AMDGPUUsage.rst:4989
msgid ""
"A pointer to the kernel descriptor (see :ref:`amdgpu-amdhsa-kernel-"
"descriptor`) of the kernel to execute is obtained. It must be for a kernel "
"that is contained in a code object that was loaded by an HSA compatible "
"runtime on the kernel agent with which the AQL queue is associated."
msgstr ""

#: ../../../AMDGPUUsage.rst:4994
msgid ""
"Space is allocated for the kernel arguments using the HSA compatible runtime "
"allocator for a memory region with the kernarg property for the kernel agent "
"that will execute the kernel. It must be at least 16-byte aligned."
msgstr ""

#: ../../../AMDGPUUsage.rst:4997
msgid ""
"Kernel argument values are assigned to the kernel argument memory "
"allocation. The layout is defined in the *HSA Programmer's Language "
"Reference* [HSA]_. For AMDGPU the kernel execution directly accesses the "
"kernel argument memory in the same way constant memory is accessed. (Note "
"that the HSA specification allows an implementation to copy the kernel "
"argument contents to another location that is accessed by the kernel.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5003
msgid ""
"An AQL kernel dispatch packet is created on the AQL queue. The HSA "
"compatible runtime api uses 64-bit atomic operations to reserve space in the "
"AQL queue for the packet. The packet must be set up, and the final write "
"must use an atomic store release to set the packet kind to ensure the packet "
"contents are visible to the kernel agent. AQL defines a doorbell signal "
"mechanism to notify the kernel agent that the AQL queue has been updated. "
"These rules, and the layout of the AQL queue and kernel dispatch packet is "
"defined in the *HSA System Architecture Specification* [HSA]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:5011
msgid ""
"A kernel dispatch packet includes information about the actual dispatch, "
"such as grid and work-group size, together with information from the code "
"object about the kernel, such as segment sizes. The HSA compatible runtime "
"queries on the kernel symbol can be used to obtain the code object values "
"which are recorded in the :ref:`amdgpu-amdhsa-code-object-metadata`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5016
msgid ""
"CP executes micro-code and is responsible for detecting and setting up the "
"GPU to execute the wavefronts of a kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:5018
msgid ""
"CP ensures that when the a wavefront starts executing the kernel machine "
"code, the scalar general purpose registers (SGPR) and vector general purpose "
"registers (VGPR) are set up as required by the machine code. The required "
"setup is defined in the :ref:`amdgpu-amdhsa-kernel-descriptor`. The initial "
"register state is defined in :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5024
msgid ""
"The prolog of the kernel machine code (see :ref:`amdgpu-amdhsa-kernel-"
"prolog`) sets up the machine state as necessary before continuing executing "
"the machine code that corresponds to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:5027
msgid ""
"When the kernel dispatch has completed execution, CP signals the completion "
"signal specified in the kernel dispatch packet if not 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5033
msgid "Memory Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:5035
msgid "The memory space properties are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5037
msgid "AMDHSA Memory Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:5054
msgid ""
"The global and constant memory spaces both use global virtual addresses, "
"which are the same virtual address space used by the CPU. However, some "
"virtual addresses may only be accessible to the CPU, some only accessible by "
"the GPU, and some by both."
msgstr ""

#: ../../../AMDGPUUsage.rst:5059
msgid ""
"Using the constant memory space indicates that the data will not change "
"during the execution of the kernel. This allows scalar read instructions to "
"be used. The vector and scalar L1 caches are invalidated of volatile data "
"before each kernel dispatch execution to allow constant memory to change "
"values between kernel dispatches."
msgstr ""

#: ../../../AMDGPUUsage.rst:5065
msgid ""
"The local memory space uses the hardware Local Data Store (LDS) which is "
"automatically allocated when the hardware creates work-groups of wavefronts, "
"and freed when all the wavefronts of a work-group have terminated. The data "
"store (DS) instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:5070
msgid ""
"The private memory space uses the hardware scratch memory support. If the "
"kernel uses scratch, then the hardware allocates memory that is accessed "
"using wavefront lane dword (4 byte) interleaving. The mapping used from "
"private address to physical address is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5075
msgid ""
"``wavefront-scratch-base + (private-address * wavefront-size * 4) + "
"(wavefront-lane-id * 4)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:5079
msgid ""
"There are different ways that the wavefront scratch base address is "
"determined by a wavefront (see :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`). This memory can be accessed in an interleaved manner using buffer "
"instruction with the scratch buffer descriptor and per wavefront scratch "
"offset, by the scratch instructions, or by flat instructions. If each lane "
"of a wavefront accesses the same private address, the interleaving results "
"in adjacent dwords being accessed and hence requires fewer cache lines to be "
"fetched. Multi-dword access is not supported except by flat and scratch "
"instructions in GFX9-GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:5088
msgid ""
"The generic address space uses the hardware flat address support available "
"in GFX7-GFX11. This uses two fixed ranges of virtual addresses (the private "
"and local apertures), that are outside the range of addressible global "
"memory, to map from a flat address to a private or local address."
msgstr ""

#: ../../../AMDGPUUsage.rst:5093
msgid ""
"FLAT instructions can take a flat address and access global, private "
"(scratch) and group (LDS) memory depending on if the address is within one "
"of the aperture ranges. Flat access to scratch requires hardware aperture "
"setup and setup in the kernel prologue (see :ref:`amdgpu-amdhsa-kernel-"
"prolog-flat-scratch`). Flat access to LDS requires hardware aperture setup "
"and M0 (GFX7-GFX8) register setup (see :ref:`amdgpu-amdhsa-kernel-prolog-"
"m0`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5101
msgid ""
"To convert between a segment address and a flat address the base address of "
"the apertures address can be used. For GFX7-GFX8 these are available in the :"
"ref:`amdgpu-amdhsa-hsa-aql-queue` the address of which can be obtained with "
"Queue Ptr SGPR (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`). "
"For GFX9-GFX11 the aperture base addresses are directly available as inline "
"constant registers ``SRC_SHARED_BASE/LIMIT`` and ``SRC_PRIVATE_BASE/LIMIT``. "
"In 64-bit address mode the aperture sizes are 2^32 bytes and the base is "
"aligned to 2^32 which makes it easier to convert from flat to segment or "
"segment to flat."
msgstr ""

#: ../../../AMDGPUUsage.rst:5111
msgid "Image and Samplers"
msgstr ""

#: ../../../AMDGPUUsage.rst:5113
msgid ""
"Image and sample handles created by an HSA compatible runtime (see :ref:"
"`amdgpu-os`) are 64-bit addresses of a hardware 32-byte V# and 48 byte S# "
"object respectively. In order to support the HSA ``query_sampler`` "
"operations two extra dwords are used to store the HSA BRIG enumeration "
"values for the queries that are not trivially deducible from the S# "
"representation."
msgstr ""

#: ../../../AMDGPUUsage.rst:5120
msgid "HSA Signals"
msgstr ""

#: ../../../AMDGPUUsage.rst:5122
msgid ""
"HSA signal handles created by an HSA compatible runtime (see :ref:`amdgpu-"
"os`) are 64-bit addresses of a structure allocated in memory accessible from "
"both the CPU and GPU. The structure is defined by the runtime and subject to "
"change between releases. For example, see [AMD-ROCm-github]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:5130
msgid "HSA AQL Queue"
msgstr ""

#: ../../../AMDGPUUsage.rst:5132
msgid ""
"The HSA AQL queue structure is defined by an HSA compatible runtime (see :"
"ref:`amdgpu-os`) and subject to change between releases. For example, see "
"[AMD-ROCm-github]_. For some processors it contains fields needed to "
"implement certain language features such as the flat address aperture bases. "
"It also contains fields used by CP such as managing the allocation of "
"scratch memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:5141
msgid "Kernel Descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:5143
msgid ""
"A kernel descriptor consists of the information needed by CP to initiate the "
"execution of a kernel, including the entry point address of the machine code "
"that implements the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:5148 ../../../AMDGPUUsage.rst:5156
msgid "Code Object V3 Kernel Descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:5150
msgid ""
"CP microcode requires the Kernel descriptor to be allocated on 64-byte "
"alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:5153
msgid ""
"The fields used by CP for code objects before V3 also match those specified "
"in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5160 ../../../AMDGPUUsage.rst:5331
#: ../../../AMDGPUUsage.rst:5652 ../../../AMDGPUUsage.rst:5848
#: ../../../AMDGPUUsage.rst:5871 ../../../AMDGPUUsage.rst:5923
#: ../../../AMDGPUUsage.rst:6174 ../../../AMDGPUUsage.rst:19061
msgid "Bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5160 ../../../AMDGPUUsage.rst:5331
#: ../../../AMDGPUUsage.rst:5652 ../../../AMDGPUUsage.rst:5848
#: ../../../AMDGPUUsage.rst:5871 ../../../AMDGPUUsage.rst:5923
#: ../../../AMDGPUUsage.rst:6174 ../../../AMDGPUUsage.rst:19061
msgid "Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:5160 ../../../AMDGPUUsage.rst:5331
#: ../../../AMDGPUUsage.rst:5652 ../../../AMDGPUUsage.rst:5848
#: ../../../AMDGPUUsage.rst:5871 ../../../AMDGPUUsage.rst:5923
#: ../../../AMDGPUUsage.rst:6174 ../../../AMDGPUUsage.rst:19061
msgid "Field Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:5162
msgid "31:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5162 ../../../AMDGPUUsage.rst:5171
#: ../../../AMDGPUUsage.rst:5180 ../../../AMDGPUUsage.rst:5210
#: ../../../AMDGPUUsage.rst:5220 ../../../AMDGPUUsage.rst:5246
#: ../../../AMDGPUUsage.rst:5253 ../../../AMDGPUUsage.rst:5321
msgid "4 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:5162
msgid "GROUP_SEGMENT_FIXED_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5162
msgid ""
"The amount of fixed local address space memory required for a work-group in "
"bytes. This does not include any dynamically allocated local address space "
"memory that may be added when the kernel is dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:5171
msgid "63:32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5171
msgid "PRIVATE_SEGMENT_FIXED_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5171
msgid ""
"The amount of fixed private address space memory required for a work-item in "
"bytes.  When this cannot be predicted, code object v4 and older sets this "
"value to be higher than the minimum requirement."
msgstr ""

#: ../../../AMDGPUUsage.rst:5180
msgid "95:64"
msgstr ""

#: ../../../AMDGPUUsage.rst:5180
msgid "KERNARG_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5180
msgid ""
"The size of the kernarg memory pointed to by the AQL dispatch packet. The "
"kernarg memory is used to pass arguments to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:5187
msgid ""
"If the kernarg pointer in the dispatch packet is NULL then there are no "
"kernel arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:5191
msgid ""
"If the kernarg pointer in the dispatch packet is not NULL and this value is "
"0 then the kernarg memory size is unspecified."
msgstr ""

#: ../../../AMDGPUUsage.rst:5197
msgid ""
"If the kernarg pointer in the dispatch packet is not NULL and this value is "
"not 0 then the value specifies the kernarg memory size in bytes. It is "
"recommended to provide a value as it may be used by CP to optimize making "
"the kernarg memory visible to the kernel code."
msgstr ""

#: ../../../AMDGPUUsage.rst:5210
msgid "127:96"
msgstr ""

#: ../../../AMDGPUUsage.rst:5210 ../../../AMDGPUUsage.rst:5218
#: ../../../AMDGPUUsage.rst:5221 ../../../AMDGPUUsage.rst:5290
#: ../../../AMDGPUUsage.rst:5292 ../../../AMDGPUUsage.rst:5304
#: ../../../AMDGPUUsage.rst:5306 ../../../AMDGPUUsage.rst:5314
#: ../../../AMDGPUUsage.rst:5321 ../../../AMDGPUUsage.rst:5565
#: ../../../AMDGPUUsage.rst:5583 ../../../AMDGPUUsage.rst:5596
#: ../../../AMDGPUUsage.rst:5598 ../../../AMDGPUUsage.rst:5610
#: ../../../AMDGPUUsage.rst:5633 ../../../AMDGPUUsage.rst:5838
#: ../../../AMDGPUUsage.rst:5853 ../../../AMDGPUUsage.rst:5860
#: ../../../AMDGPUUsage.rst:5878 ../../../AMDGPUUsage.rst:5884
#: ../../../AMDGPUUsage.rst:5894 ../../../AMDGPUUsage.rst:5902
#: ../../../AMDGPUUsage.rst:5904 ../../../AMDGPUUsage.rst:5925
#: ../../../AMDGPUUsage.rst:5929 ../../../AMDGPUUsage.rst:5932
#: ../../../AMDGPUUsage.rst:5937 ../../../AMDGPUUsage.rst:5945
#: ../../../AMDGPUUsage.rst:5951 ../../../AMDGPUUsage.rst:5954
msgid "Reserved, must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5211
msgid "191:128"
msgstr ""

#: ../../../AMDGPUUsage.rst:5211
msgid "8 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:5211
msgid "KERNEL_CODE_ENTRY_BYTE_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:5211
msgid ""
"Byte offset (possibly negative) from base address of kernel descriptor to "
"kernel's entry point instruction which must be 256 byte aligned."
msgstr ""

#: ../../../AMDGPUUsage.rst:5218
msgid "351:192"
msgstr ""

#: ../../../AMDGPUUsage.rst:5218
msgid "20 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:5220
msgid "383:352"
msgstr ""

#: ../../../AMDGPUUsage.rst:5220
msgid "COMPUTE_PGM_RSRC3"
msgstr ""

#: ../../../AMDGPUUsage.rst:5220 ../../../AMDGPUUsage.rst:5291
#: ../../../AMDGPUUsage.rst:5305 ../../../AMDGPUUsage.rst:5313
#: ../../../AMDGPUUsage.rst:5339 ../../../AMDGPUUsage.rst:5597
#: ../../../AMDGPUUsage.rst:5609 ../../../AMDGPUUsage.rst:5632
msgid "GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:5228 ../../../AMDGPUUsage.rst:5311
#: ../../../AMDGPUUsage.rst:5319 ../../../AMDGPUUsage.rst:5344
#: ../../../AMDGPUUsage.rst:20432 ../../../AMDGPUUsage.rst:20501
#: ../../../AMDGPUUsage.rst:20503
msgid "GFX90A, GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:5223
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5236 ../../../AMDGPUUsage.rst:5297
#: ../../../AMDGPUUsage.rst:20482
msgid "GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5231
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx10-gfx11-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5244 ../../../AMDGPUUsage.rst:5519
#: ../../../AMDGPUUsage.rst:5545 ../../../AMDGPUUsage.rst:20466
msgid "GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5239
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5246
msgid "415:384"
msgstr ""

#: ../../../AMDGPUUsage.rst:5246
msgid "COMPUTE_PGM_RSRC1"
msgstr ""

#: ../../../AMDGPUUsage.rst:5246
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC1`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5253
msgid "447:416"
msgstr ""

#: ../../../AMDGPUUsage.rst:5253
msgid "COMPUTE_PGM_RSRC2"
msgstr ""

#: ../../../AMDGPUUsage.rst:5253
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC2`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5260
msgid "458:448"
msgstr ""

#: ../../../AMDGPUUsage.rst:5260 ../../../AMDGPUUsage.rst:5305
msgid "7 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5260
msgid "*See separate bits below.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:5260
msgid ""
"Enable the setup of the SGPR user data registers (see :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5265
msgid ""
"The total number of SGPR user data registers requested must not exceed 16 "
"and match value in ``compute_pgm_rsrc2.user_sgpr.user_sgpr_count``. Any "
"requests beyond 16 will be ignored."
msgstr ""

#: ../../../AMDGPUUsage.rst:5272
msgid ">448"
msgstr ""

#: ../../../AMDGPUUsage.rst:5272 ../../../AMDGPUUsage.rst:5278
#: ../../../AMDGPUUsage.rst:5279 ../../../AMDGPUUsage.rst:5280
#: ../../../AMDGPUUsage.rst:5281 ../../../AMDGPUUsage.rst:5282
#: ../../../AMDGPUUsage.rst:5288 ../../../AMDGPUUsage.rst:5291
#: ../../../AMDGPUUsage.rst:5299 ../../../AMDGPUUsage.rst:5491
#: ../../../AMDGPUUsage.rst:5500 ../../../AMDGPUUsage.rst:5521
#: ../../../AMDGPUUsage.rst:5529 ../../../AMDGPUUsage.rst:5547
#: ../../../AMDGPUUsage.rst:5556 ../../../AMDGPUUsage.rst:5564
#: ../../../AMDGPUUsage.rst:5582 ../../../AMDGPUUsage.rst:5596
#: ../../../AMDGPUUsage.rst:5597 ../../../AMDGPUUsage.rst:5609
#: ../../../AMDGPUUsage.rst:5632 ../../../AMDGPUUsage.rst:5654
#: ../../../AMDGPUUsage.rst:5688 ../../../AMDGPUUsage.rst:5715
#: ../../../AMDGPUUsage.rst:5723 ../../../AMDGPUUsage.rst:5731
#: ../../../AMDGPUUsage.rst:5739 ../../../AMDGPUUsage.rst:5754
#: ../../../AMDGPUUsage.rst:5770 ../../../AMDGPUUsage.rst:5814
#: ../../../AMDGPUUsage.rst:5824 ../../../AMDGPUUsage.rst:5827
#: ../../../AMDGPUUsage.rst:5829 ../../../AMDGPUUsage.rst:5831
#: ../../../AMDGPUUsage.rst:5833 ../../../AMDGPUUsage.rst:5835
#: ../../../AMDGPUUsage.rst:5838 ../../../AMDGPUUsage.rst:5855
#: ../../../AMDGPUUsage.rst:5883 ../../../AMDGPUUsage.rst:5893
#: ../../../AMDGPUUsage.rst:5903 ../../../AMDGPUUsage.rst:5929
#: ../../../AMDGPUUsage.rst:5930 ../../../AMDGPUUsage.rst:5936
#: ../../../AMDGPUUsage.rst:5950 ../../../AMDGPUUsage.rst:5955
msgid "1 bit"
msgstr ""

#: ../../../AMDGPUUsage.rst:5272
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _BUFFER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5272 ../../../AMDGPUUsage.rst:5282
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then not supported and must be 0,"
msgstr ""

#: ../../../AMDGPUUsage.rst:5278
msgid ">449"
msgstr ""

#: ../../../AMDGPUUsage.rst:5278
msgid "ENABLE_SGPR_DISPATCH_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5279
msgid ">450"
msgstr ""

#: ../../../AMDGPUUsage.rst:5279
msgid "ENABLE_SGPR_QUEUE_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5280
msgid ">451"
msgstr ""

#: ../../../AMDGPUUsage.rst:5280
msgid "ENABLE_SGPR_KERNARG_SEGMENT_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5281
msgid ">452"
msgstr ""

#: ../../../AMDGPUUsage.rst:5281
msgid "ENABLE_SGPR_DISPATCH_ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:5282
msgid ">453"
msgstr ""

#: ../../../AMDGPUUsage.rst:5282
msgid "ENABLE_SGPR_FLAT_SCRATCH_INIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5288
msgid ">454"
msgstr ""

#: ../../../AMDGPUUsage.rst:5288
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5290
msgid "457:455"
msgstr ""

#: ../../../AMDGPUUsage.rst:5290 ../../../AMDGPUUsage.rst:5931
#: ../../../AMDGPUUsage.rst:5944
msgid "3 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5291
msgid "458"
msgstr ""

#: ../../../AMDGPUUsage.rst:5291
msgid "ENABLE_WAVEFRONT_SIZE32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5294
msgid "If 0 execute in wavefront size 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5296
msgid "If 1 execute in native wavefront size 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5299
msgid "459"
msgstr ""

#: ../../../AMDGPUUsage.rst:5299
msgid "USES_DYNAMIC_STACK"
msgstr ""

#: ../../../AMDGPUUsage.rst:5299
msgid ""
"Indicates if the generated machine code is using a dynamically sized stack. "
"This is only set in code object v5 and later."
msgstr ""

#: ../../../AMDGPUUsage.rst:5304
msgid "463:460"
msgstr ""

#: ../../../AMDGPUUsage.rst:5304 ../../../AMDGPUUsage.rst:5375
#: ../../../AMDGPUUsage.rst:5873 ../../../AMDGPUUsage.rst:5925
msgid "4 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5305
msgid "470:464"
msgstr ""

#: ../../../AMDGPUUsage.rst:5305
msgid "KERNARG_PRELOAD_SPEC_LENGTH"
msgstr ""

#: ../../../AMDGPUUsage.rst:5308
msgid ""
"The number of dwords from the kernarg segment to preload into User SGPRs "
"before kernel execution. (see :ref:`amdgpu-amdhsa-kernarg-preload`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5313
msgid "479:471"
msgstr ""

#: ../../../AMDGPUUsage.rst:5313 ../../../AMDGPUUsage.rst:5789
#: ../../../AMDGPUUsage.rst:5954
msgid "9 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5313
msgid "KERNARG_PRELOAD_SPEC_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:5316
msgid ""
"An offset in dwords into the kernarg segment to begin preloading data into "
"User SGPRs. (see :ref:`amdgpu-amdhsa-kernarg-preload`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5321
msgid "511:480"
msgstr ""

#: ../../../AMDGPUUsage.rst:5322
msgid "**Total size 64 bytes.**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5327
msgid "compute_pgm_rsrc1 for GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5333 ../../../AMDGPUUsage.rst:5850
msgid "5:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5333 ../../../AMDGPUUsage.rst:5705
#: ../../../AMDGPUUsage.rst:5850 ../../../AMDGPUUsage.rst:5877
msgid "6 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5333
msgid "GRANULATED_WORKITEM_VGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5333
msgid ""
"Number of vector register blocks used by each work-item; granularity is "
"device specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5339
msgid "vgprs_used 0..256"
msgstr ""

#: ../../../AMDGPUUsage.rst:5340 ../../../AMDGPUUsage.rst:5348
msgid "max(0, ceil(vgprs_used / 4) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5342
msgid "vgprs_used 0..512"
msgstr ""

#: ../../../AMDGPUUsage.rst:5343
msgid "vgprs_used = align(arch_vgprs, 4)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5344
msgid "acc_vgprs"
msgstr ""

#: ../../../AMDGPUUsage.rst:5345 ../../../AMDGPUUsage.rst:5351
msgid "max(0, ceil(vgprs_used / 8) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5347
msgid "GFX10-GFX12 (wavefront size 64)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5347 ../../../AMDGPUUsage.rst:5350
msgid "max_vgpr 1..256"
msgstr ""

#: ../../../AMDGPUUsage.rst:5350
msgid "GFX10-GFX12 (wavefront size 32)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5354
msgid "GFX125X (wavefront size 32)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5353
msgid "max_vgpr 1..1024"
msgstr ""

#: ../../../AMDGPUUsage.rst:5354
msgid "max(0, ceil(vgprs_used / 16) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5356
msgid ""
"Where vgprs_used is defined as the highest VGPR number explicitly referenced "
"plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:5361
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.VGPRS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5364
msgid ""
"The :ref:`amdgpu-assembler` calculates this automatically for the selected "
"processor from values provided to the `.amdhsa_kernel` directive by the `."
"amdhsa_next_free_vgpr` nested directive (see :ref:`amdhsa-kernel-directives-"
"table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5375
msgid "9:6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5375
msgid "GRANULATED_WAVEFRONT_SGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5375
msgid ""
"Number of scalar register blocks used by a wavefront; granularity is device "
"specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5381 ../../../AMDGPUUsage.rst:5564
#: ../../../AMDGPUUsage.rst:6288
msgid "GFX6-GFX8"
msgstr ""

#: ../../../AMDGPUUsage.rst:5381 ../../../AMDGPUUsage.rst:5384
msgid "sgprs_used 0..112"
msgstr ""

#: ../../../AMDGPUUsage.rst:5382
msgid "max(0, ceil(sgprs_used / 8) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5384
msgid "GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:5385
msgid "2 * max(0, ceil(sgprs_used / 16) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5389 ../../../AMDGPUUsage.rst:5607
#: ../../../AMDGPUUsage.rst:5630 ../../../AMDGPUUsage.rst:5641
#: ../../../AMDGPUUsage.rst:20401 ../../../AMDGPUUsage.rst:20474
#: ../../../AMDGPUUsage.rst:20478 ../../../AMDGPUUsage.rst:20480
msgid "GFX10-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5387
msgid "Reserved, must be 0. (128 SGPRs always allocated.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5391
msgid ""
"Where sgprs_used is defined as the highest SGPR number explicitly referenced "
"plus one, plus a target specific number of additional special SGPRs for VCC, "
"FLAT_SCRATCH (GFX7+) and XNACK_MASK (GFX8+), and any additional target "
"specific limitations. It does not include the 16 SGPRs added if a trap "
"handler is enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5407
msgid ""
"The target specific limitations and special SGPR layout are defined in the "
"hardware documentation, which can be found in the :ref:`amdgpu-processors` "
"table."
msgstr ""

#: ../../../AMDGPUUsage.rst:5416
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.SGPRS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5419
msgid ""
"The :ref:`amdgpu-assembler` calculates this automatically for the selected "
"processor from values provided to the `.amdhsa_kernel` directive by the `."
"amdhsa_next_free_sgpr` and `.amdhsa_reserve_*` nested directives (see :ref:"
"`amdhsa-kernel-directives-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5431
msgid "11:10"
msgstr ""

#: ../../../AMDGPUUsage.rst:5431 ../../../AMDGPUUsage.rst:5439
#: ../../../AMDGPUUsage.rst:5452 ../../../AMDGPUUsage.rst:5465
#: ../../../AMDGPUUsage.rst:5478 ../../../AMDGPUUsage.rst:5746
#: ../../../AMDGPUUsage.rst:6194 ../../../AMDGPUUsage.rst:19066
msgid "2 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5431
msgid "PRIORITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5431 ../../../AMDGPUUsage.rst:5491
#: ../../../AMDGPUUsage.rst:5521 ../../../AMDGPUUsage.rst:5547
#: ../../../AMDGPUUsage.rst:5556 ../../../AMDGPUUsage.rst:5689
#: ../../../AMDGPUUsage.rst:5754 ../../../AMDGPUUsage.rst:5770
#: ../../../AMDGPUUsage.rst:5789 ../../../AMDGPUUsage.rst:5886
#: ../../../AMDGPUUsage.rst:5896
msgid "Must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5433
msgid "Start executing wavefront at the specified priority."
msgstr ""

#: ../../../AMDGPUUsage.rst:5436
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.PRIORITY``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5439
msgid "13:12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5439
msgid "FLOAT_ROUND_MODE_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5439
msgid ""
"Wavefront starts execution with specified rounding mode for single (32-bit) "
"floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5446 ../../../AMDGPUUsage.rst:5459
msgid ""
"Floating point rounding mode values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5450 ../../../AMDGPUUsage.rst:5463
#: ../../../AMDGPUUsage.rst:5476 ../../../AMDGPUUsage.rst:5489
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FLOAT_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5452
msgid "15:14"
msgstr ""

#: ../../../AMDGPUUsage.rst:5452
msgid "FLOAT_ROUND_MODE_16_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:5452
msgid ""
"Wavefront starts execution with specified rounding denorm mode for half/"
"double (16 and 64-bit) floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5465
msgid "17:16"
msgstr ""

#: ../../../AMDGPUUsage.rst:5465
msgid "FLOAT_DENORM_MODE_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5465
msgid ""
"Wavefront starts execution with specified denorm mode for single (32 bit)  "
"floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5472 ../../../AMDGPUUsage.rst:5485
msgid ""
"Floating point denorm mode values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5478
msgid "19:18"
msgstr ""

#: ../../../AMDGPUUsage.rst:5478
msgid "FLOAT_DENORM_MODE_16_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:5478
msgid ""
"Wavefront starts execution with specified denorm mode for half/double (16 "
"and 64-bit) floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5491
msgid "20"
msgstr ""

#: ../../../AMDGPUUsage.rst:5491
msgid "PRIV"
msgstr ""

#: ../../../AMDGPUUsage.rst:5493
msgid "Start executing wavefront in privilege trap handler mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5497
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.PRIV``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5500 ../../../AMDGPUUsage.rst:5950
msgid "21"
msgstr ""

#: ../../../AMDGPUUsage.rst:5500
msgid "ENABLE_DX10_CLAMP"
msgstr ""

#: ../../../AMDGPUUsage.rst:5512
msgid "WG_RR_EN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5510 ../../../AMDGPUUsage.rst:5543
msgid "GFX9-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5501
msgid ""
"Wavefront starts execution with DX10 clamp mode enabled. Used by the vector "
"ALU to force DX10 style treatment of NaN's (when set, clamp NaN to zero, "
"otherwise pass NaN through)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5510
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.DX10_CLAMP``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5513
msgid ""
"If 1, wavefronts are scheduled in a round-robin fashion with respect to the "
"other wavefronts of the SIMD. Otherwise, wavefronts are scheduled in oldest "
"age order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5519
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.WG_RR_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5521
msgid "22"
msgstr ""

#: ../../../AMDGPUUsage.rst:5521
msgid "DEBUG_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5523
msgid "Start executing wavefront in single step mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5526
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.DEBUG_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5529
msgid "23"
msgstr ""

#: ../../../AMDGPUUsage.rst:5529
msgid "ENABLE_IEEE_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5545
msgid "DISABLE_PERF"
msgstr ""

#: ../../../AMDGPUUsage.rst:5530
msgid ""
"Wavefront starts execution with IEEE mode enabled. Floating point opcodes "
"that support exception flag gathering will quiet and propagate signaling-NaN "
"inputs per IEEE 754-2008. Min_dx10 and max_dx10 become IEEE 754-2008 "
"compliant due to signaling-NaN propagation and quieting."
msgstr ""

#: ../../../AMDGPUUsage.rst:5543
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.IEEE_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5546
msgid "Reserved. Must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5547 ../../../AMDGPUUsage.rst:5814
msgid "24"
msgstr ""

#: ../../../AMDGPUUsage.rst:5547
msgid "BULKY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5549
msgid "Only one work-group allowed to execute on a compute unit."
msgstr ""

#: ../../../AMDGPUUsage.rst:5553
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.BULKY``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5556 ../../../AMDGPUUsage.rst:5824
msgid "25"
msgstr ""

#: ../../../AMDGPUUsage.rst:5556
msgid "CDBG_USER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5558
msgid "Flag that can be used to control debugging code."
msgstr ""

#: ../../../AMDGPUUsage.rst:5561
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.CDBG_USER``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5564 ../../../AMDGPUUsage.rst:5827
msgid "26"
msgstr ""

#: ../../../AMDGPUUsage.rst:5564
msgid "FP16_OVFL"
msgstr ""

#: ../../../AMDGPUUsage.rst:5580 ../../../AMDGPUUsage.rst:20468
msgid "GFX9-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5567
msgid "Wavefront starts execution with specified fp16 overflow mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5571
msgid "If 0, fp16 overflow generates +/-INF values."
msgstr ""

#: ../../../AMDGPUUsage.rst:5573
msgid ""
"If 1, fp16 overflow that is the result of an +/-INF input value or divide by "
"0 produces a +/-INF, otherwise clamps computed overflow to +/-MAX_FP16 as "
"appropriate."
msgstr ""

#: ../../../AMDGPUUsage.rst:5580
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FP16_OVFL``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5582 ../../../AMDGPUUsage.rst:5829
msgid "27"
msgstr ""

#: ../../../AMDGPUUsage.rst:5582 ../../../AMDGPUUsage.rst:5596
#: ../../../AMDGPUUsage.rst:5838 ../../../AMDGPUUsage.rst:5925
#: ../../../AMDGPUUsage.rst:5929 ../../../AMDGPUUsage.rst:5931
#: ../../../AMDGPUUsage.rst:5936 ../../../AMDGPUUsage.rst:5944
#: ../../../AMDGPUUsage.rst:5950 ../../../AMDGPUUsage.rst:5954
msgid "RESERVED"
msgstr ""

#: ../../../AMDGPUUsage.rst:5584
msgid "FLAT_SCRATCH_IS_NV"
msgstr ""

#: ../../../AMDGPUUsage.rst:5582 ../../../AMDGPUUsage.rst:5686
msgid "GFX6-GFX120*"
msgstr ""

#: ../../../AMDGPUUsage.rst:5594 ../../../AMDGPUUsage.rst:5713
#: ../../../AMDGPUUsage.rst:5812 ../../../AMDGPUUsage.rst:5934
#: ../../../AMDGPUUsage.rst:5942 ../../../AMDGPUUsage.rst:5948
#: ../../../AMDGPUUsage.rst:5952
msgid "GFX125*"
msgstr ""

#: ../../../AMDGPUUsage.rst:5585
msgid ""
"0 - Use the NV ISA as indication that scratch is NV. 1 - Force scratch to NV "
"= 1, even if ISA.NV == 0 if the address falls into scratch space (not "
"global). This allows global.NV = 0 and scratch.NV = 1 for flat ops. Other "
"threads use the ISA bit value."
msgstr ""

#: ../../../AMDGPUUsage.rst:5594
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FLAT_SCRATCH_IS_NV``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5596 ../../../AMDGPUUsage.rst:5831
msgid "28"
msgstr ""

#: ../../../AMDGPUUsage.rst:5597 ../../../AMDGPUUsage.rst:5833
msgid "29"
msgstr ""

#: ../../../AMDGPUUsage.rst:5597
msgid "WGP_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5600
msgid "If 0 execute work-groups in CU wavefront execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5602
msgid "If 1 execute work-groups on in WGP wavefront execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5605
msgid "See :ref:`amdgpu-amdhsa-memory-model`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5607
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.WGP_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5609 ../../../AMDGPUUsage.rst:5835
msgid "30"
msgstr ""

#: ../../../AMDGPUUsage.rst:5609
msgid "MEM_ORDERED"
msgstr ""

#: ../../../AMDGPUUsage.rst:5612
msgid "Controls the behavior of the s_waitcnt's vmcnt and vscnt counters."
msgstr ""

#: ../../../AMDGPUUsage.rst:5616
msgid ""
"If 0 vmcnt reports completion of load and atomic with return out of order "
"with sample instructions, and the vscnt reports the completion of store and "
"atomic without return in order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5623
msgid ""
"If 1 vmcnt reports completion of load, atomic with return and sample "
"instructions in order, and the vscnt reports the completion of store and "
"atomic without return in order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5630
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.MEM_ORDERED``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5632 ../../../AMDGPUUsage.rst:5838
#: ../../../AMDGPUUsage.rst:5903 ../../../AMDGPUUsage.rst:5955
msgid "31"
msgstr ""

#: ../../../AMDGPUUsage.rst:5632
msgid "FWD_PROGRESS"
msgstr ""

#: ../../../AMDGPUUsage.rst:5635
msgid "If 0 execute SIMD wavefronts using oldest first policy."
msgstr ""

#: ../../../AMDGPUUsage.rst:5637
msgid ""
"If 1 execute SIMD wavefronts to ensure wavefronts will make some forward "
"progress."
msgstr ""

#: ../../../AMDGPUUsage.rst:5641
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FWD_PROGRESS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5643
msgid "**Total size 4 bytes**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5648
msgid "compute_pgm_rsrc2 for GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5654
msgid "ENABLE_PRIVATE_SEGMENT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5654
msgid "Enable the setup of the private segment."
msgstr ""

#: ../../../AMDGPUUsage.rst:5656
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` does not "
"specify *Architected flat scratch* then enable the setup of the SGPR "
"wavefront scratch offset system register (see :ref:`amdgpu-amdhsa-initial-"
"kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5666
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then enable the setup of the FLAT_SCRATCH "
"register pair (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5676
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.SCRATCH_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5678
msgid "5:1"
msgstr ""

#: ../../../AMDGPUUsage.rst:5678
msgid "5 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5678 ../../../AMDGPUUsage.rst:5705
msgid "USER_SGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5679 ../../../AMDGPUUsage.rst:5706
msgid ""
"The total number of SGPR user data registers requested. This number must be "
"greater than or equal to the number of user data registers enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5686 ../../../AMDGPUUsage.rst:5713
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.USER_SGPR``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5688
msgid "ENABLE_TRAP_HANDLER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5696 ../../../AMDGPUUsage.rst:5938
msgid "ENABLE_DYNAMIC_VGPR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5694 ../../../AMDGPUUsage.rst:20462
#: ../../../AMDGPUUsage.rst:20464
msgid "GFX6-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5691
msgid ""
"This bit represents ``COMPUTE_PGM_RSRC2.TRAP_PRESENT``, which is set by the "
"CP if the runtime has installed a trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5703 ../../../AMDGPUUsage.rst:5931
#: ../../../AMDGPUUsage.rst:5936 ../../../AMDGPUUsage.rst:5944
#: ../../../AMDGPUUsage.rst:5950
msgid "GFX120*"
msgstr ""

#: ../../../AMDGPUUsage.rst:5697 ../../../AMDGPUUsage.rst:5939
msgid ""
"Enables dynamic VGPR mode, where each wave allocates one VGPR chunk at "
"launch and can request for additional space to use during execution in SQ."
msgstr ""

#: ../../../AMDGPUUsage.rst:5703
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.DYNAMIC_VGPR``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5705
msgid "6:1"
msgstr ""

#: ../../../AMDGPUUsage.rst:5715
msgid "ENABLE_SGPR_WORKGROUP_ID_X"
msgstr ""

#: ../../../AMDGPUUsage.rst:5715
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the X "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5721
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_X_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5723
msgid "ENABLE_SGPR_WORKGROUP_ID_Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:5723
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the Y "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5729
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_Y_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5731
msgid "ENABLE_SGPR_WORKGROUP_ID_Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:5731
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the Z "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5737
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_Z_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5739
msgid "ENABLE_SGPR_WORKGROUP_INFO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5739
msgid ""
"Enable the setup of the system SGPR register for work-group information "
"(see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5744
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_SIZE_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5746
msgid "12:11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5746
msgid "ENABLE_VGPR_WORKITEM_ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:5746
msgid ""
"Enable the setup of the VGPR system registers used for the work-item ID. :"
"ref:`amdgpu-amdhsa-system-vgpr-work-item-id-enumeration-values-table` "
"defines the values."
msgstr ""

#: ../../../AMDGPUUsage.rst:5752
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TIDIG_CMP_CNT``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5754
msgid "ENABLE_EXCEPTION_ADDRESS_WATCH"
msgstr ""

#: ../../../AMDGPUUsage.rst:5756
msgid ""
"Wavefront starts execution with address watch exceptions enabled which are "
"generated when L1 has witnessed a thread access an *address of interest*."
msgstr ""

#: ../../../AMDGPUUsage.rst:5764
msgid ""
"CP is responsible for filling in the address watch bit in "
"``COMPUTE_PGM_RSRC2.EXCP_EN_MSB`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5770
msgid "ENABLE_EXCEPTION_MEMORY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5772
msgid ""
"Wavefront starts execution with memory violation exceptions enabled which "
"are generated when a memory violation has occurred for this wavefront from "
"L1 or LDS (write-to-read-only-memory, mis-aligned atomic, LDS address out of "
"range, illegal address, etc.)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5784
msgid ""
"CP sets the memory violation bit in ``COMPUTE_PGM_RSRC2.EXCP_EN_MSB`` "
"according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5789
msgid "23:15"
msgstr ""

#: ../../../AMDGPUUsage.rst:5789
msgid "GRANULATED_LDS_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5791
msgid ""
"CP uses the rounded value from the dispatch packet, not this value, as the "
"dispatch may contain dynamically allocated group segment memory. CP writes "
"directly to ``COMPUTE_PGM_RSRC2.LDS_SIZE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5800
msgid ""
"Amount of group segment (LDS) to allocate for each work-group. Granularity "
"is device specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5805
msgid "GFX6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5806
msgid "roundup(lds-size / (64 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5807
msgid "GFX7-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5808
msgid "roundup(lds-size / (128 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5809
msgid "GFX950"
msgstr ""

#: ../../../AMDGPUUsage.rst:5810
msgid "roundup(lds-size / (320 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5812
msgid "roundup(lds-size / (256 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5814
msgid "ENABLE_EXCEPTION_IEEE_754_FP _INVALID_OPERATION"
msgstr ""

#: ../../../AMDGPUUsage.rst:5814
msgid "Wavefront starts execution with specified exceptions enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5818
msgid ""
"Used by CP to set up ``COMPUTE_PGM_RSRC2.EXCP_EN`` (set from bits 0..6)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5822
msgid "IEEE 754 FP Invalid Operation"
msgstr ""

#: ../../../AMDGPUUsage.rst:5824
msgid "ENABLE_EXCEPTION_FP_DENORMAL _SOURCE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5824
msgid "FP Denormal one or more input operands is a denormal number"
msgstr ""

#: ../../../AMDGPUUsage.rst:5827
msgid "ENABLE_EXCEPTION_IEEE_754_FP _DIVISION_BY_ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5827
msgid "IEEE 754 FP Division by Zero"
msgstr ""

#: ../../../AMDGPUUsage.rst:5829
msgid "ENABLE_EXCEPTION_IEEE_754_FP _OVERFLOW"
msgstr ""

#: ../../../AMDGPUUsage.rst:5829
msgid "IEEE 754 FP FP Overflow"
msgstr ""

#: ../../../AMDGPUUsage.rst:5831
msgid "ENABLE_EXCEPTION_IEEE_754_FP _UNDERFLOW"
msgstr ""

#: ../../../AMDGPUUsage.rst:5831
msgid "IEEE 754 FP Underflow"
msgstr ""

#: ../../../AMDGPUUsage.rst:5833
msgid "ENABLE_EXCEPTION_IEEE_754_FP _INEXACT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5833
msgid "IEEE 754 FP Inexact"
msgstr ""

#: ../../../AMDGPUUsage.rst:5835
msgid "ENABLE_EXCEPTION_INT_DIVIDE_BY _ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5835
msgid "Integer Division by Zero (rcp_iflag_f32 instruction only)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5839 ../../../AMDGPUUsage.rst:5862
#: ../../../AMDGPUUsage.rst:5914 ../../../AMDGPUUsage.rst:5963
msgid "**Total size 4 bytes.**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5844
msgid "compute_pgm_rsrc3 for GFX90A, GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:5850
msgid "ACCUM_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:5850
msgid ""
"Offset of a first AccVGPR in the unified register file. Granularity 4. Value "
"0-63. 0 - accum-offset = 4, 1 - accum-offset = 8, ..., 63 - accum-offset = "
"256."
msgstr ""

#: ../../../AMDGPUUsage.rst:5853
msgid "15:6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5853 ../../../AMDGPUUsage.rst:6176
#: ../../../AMDGPUUsage.rst:6182 ../../../AMDGPUUsage.rst:6188
#: ../../../AMDGPUUsage.rst:19063 ../../../AMDGPUUsage.rst:19064
#: ../../../AMDGPUUsage.rst:19065
msgid "10 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5855
msgid "TG_SPLIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5855
msgid "If 0 the waves of a work-group are launched in the same CU."
msgstr ""

#: ../../../AMDGPUUsage.rst:5857
msgid ""
"If 1 the waves of a work-group can be launched in different CUs. The waves "
"cannot use S_BARRIER or LDS."
msgstr ""

#: ../../../AMDGPUUsage.rst:5860
msgid "31:17"
msgstr ""

#: ../../../AMDGPUUsage.rst:5860
msgid "15 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5867
msgid "compute_pgm_rsrc3 for GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5873 ../../../AMDGPUUsage.rst:5925
msgid "3:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5873
msgid "SHARED_VGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5873
msgid ""
"Number of shared VGPR blocks when executing in subvector mode. For wavefront "
"size 64 the value is 0-15, representing 0-120 VGPRs (granularity of 8), such "
"that (compute_pgm_rsrc1.vgprs +1)*4 + shared_vgpr_count*8 does not exceed "
"256. For wavefront size 32 shared_vgpr_count must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5877
msgid "9:4"
msgstr ""

#: ../../../AMDGPUUsage.rst:5877 ../../../AMDGPUUsage.rst:5926
msgid "INST_PREF_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5877 ../../../AMDGPUUsage.rst:5883
#: ../../../AMDGPUUsage.rst:5893 ../../../AMDGPUUsage.rst:5903
msgid "GFX10"
msgstr ""

#: ../../../AMDGPUUsage.rst:5881 ../../../AMDGPUUsage.rst:5891
#: ../../../AMDGPUUsage.rst:5900 ../../../AMDGPUUsage.rst:5912
msgid "GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5880
msgid ""
"Number of instruction bytes to prefetch, starting at the kernel's entry "
"point instruction, before wavefront starts execution. The value is 0..63 "
"with a granularity of 128 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:5883
msgid "TRAP_ON_START"
msgstr ""

#: ../../../AMDGPUUsage.rst:5888
msgid "If 1, wavefront starts execution by trapping into the trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5890
msgid ""
"CP is responsible for filling in the trap on start bit in "
"``COMPUTE_PGM_RSRC3.TRAP_ON_START`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5893
msgid "TRAP_ON_END"
msgstr ""

#: ../../../AMDGPUUsage.rst:5898
msgid "If 1, wavefront execution terminates by trapping into the trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5900
msgid ""
"CP is responsible for filling in the trap on end bit in ``COMPUTE_PGM_RSRC3."
"TRAP_ON_END`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5902
msgid "30:12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5902
msgid "19 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5903 ../../../AMDGPUUsage.rst:5955
msgid "IMAGE_OP"
msgstr ""

#: ../../../AMDGPUUsage.rst:5906 ../../../AMDGPUUsage.rst:5955
msgid ""
"If 1, the kernel execution contains image instructions. If executed as part "
"of a graphics pipeline, image read instructions will stall waiting for any "
"necessary ``WAIT_SYNC`` fence to be performed in order to indicate that "
"earlier pipeline stages have completed writing to the image."
msgstr ""

#: ../../../AMDGPUUsage.rst:5912 ../../../AMDGPUUsage.rst:5961
msgid ""
"Not used for compute kernels that are not part of a graphics pipeline and "
"must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5919
msgid "compute_pgm_rsrc3 for GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5926
msgid "11:4"
msgstr ""

#: ../../../AMDGPUUsage.rst:5926
msgid "8 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5926
msgid ""
"Number of instruction bytes to prefetch, starting at the kernel's entry "
"point instruction, before wavefront starts execution. The value is 0..255 "
"with a granularity of 128 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:5930
msgid "GLG_EN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5930
msgid "If 1, group launch guarantee will be enabled for this dispatch"
msgstr ""

#: ../../../AMDGPUUsage.rst:5931
msgid "16:14"
msgstr ""

#: ../../../AMDGPUUsage.rst:5933
msgid "NAMED_BAR_CNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5934
msgid ""
"Number of named barriers to alloc for each workgroup, in granularity of 4. "
"Range is from 0-4 allocating 0, 4, 8, 12, 16."
msgstr ""

#: ../../../AMDGPUUsage.rst:5943
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC3.DYNAMIC_VGPR``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5944
msgid "20:18"
msgstr ""

#: ../../../AMDGPUUsage.rst:5946
msgid "TCP_SPLIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5947
msgid ""
"Desired LDS/VC split of TCP. 0: no preference 1: LDS=0, VC=448kB 2: "
"LDS=64kB, VC=384kB 3: LDS=128kB, VC=320kB 4: LDS=192kB, VC=256kB 5: "
"LDS=256kB, VC=192kB 6: LDS=320kB, VC=128kB 7: LDS=384kB, VC=64kB"
msgstr ""

#: ../../../AMDGPUUsage.rst:5952
msgid "ENABLE_DIDT_THROTTLE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5953
msgid "Enable DIDT throttling for all ACE pipes"
msgstr ""

#: ../../../AMDGPUUsage.rst:5954
msgid "30:22"
msgstr ""

#: ../../../AMDGPUUsage.rst:5968
msgid "Floating Point Rounding Mode Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:5972 ../../../AMDGPUUsage.rst:6002
#: ../../../AMDGPUUsage.rst:6020
msgid "Enumeration Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:5974
msgid "FLOAT_ROUND_MODE_NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5974
msgid "Round Ties To Even"
msgstr ""

#: ../../../AMDGPUUsage.rst:5975
msgid "FLOAT_ROUND_MODE_PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5975
msgid "Round Toward +infinity"
msgstr ""

#: ../../../AMDGPUUsage.rst:5976
msgid "FLOAT_ROUND_MODE_MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5976
msgid "Round Toward -infinity"
msgstr ""

#: ../../../AMDGPUUsage.rst:5977
msgid "FLOAT_ROUND_MODE_ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5977
msgid "Round Toward 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5981
msgid "Extended FLT_ROUNDS Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:5985
msgid "F32 NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5985
msgid "F32 PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5985
msgid "F32 MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5985
msgid "F32 ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5987
msgid "F64/F16 NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5989
msgid "F64/F16 PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5989
msgid "15"
msgstr ""

#: ../../../AMDGPUUsage.rst:5989
msgid "18"
msgstr ""

#: ../../../AMDGPUUsage.rst:5991
msgid "F64/F16 MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5991
msgid "19"
msgstr ""

#: ../../../AMDGPUUsage.rst:5993
msgid "F64/F16 ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5998
msgid "Floating Point Denorm Mode Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:6004
msgid "FLOAT_DENORM_MODE_FLUSH_SRC_DST"
msgstr ""

#: ../../../AMDGPUUsage.rst:6004
msgid "Flush Source and Destination Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:6005
msgid "FLOAT_DENORM_MODE_FLUSH_DST"
msgstr ""

#: ../../../AMDGPUUsage.rst:6005
msgid "Flush Output Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:6006
msgid "FLOAT_DENORM_MODE_FLUSH_SRC"
msgstr ""

#: ../../../AMDGPUUsage.rst:6006
msgid "Flush Source Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:6007
msgid "FLOAT_DENORM_MODE_FLUSH_NONE"
msgstr ""

#: ../../../AMDGPUUsage.rst:6007
msgid "No Flush"
msgstr ""

#: ../../../AMDGPUUsage.rst:6010
msgid ""
"Denormal flushing is sign respecting, i.e., the behavior expected by "
"``\"denormal-fp-math\"=\"preserve-sign\"``. The behavior is undefined with "
"``\"denormal-fp-math\"=\"positive-zero\"``"
msgstr ""

#: ../../../AMDGPUUsage.rst:6016
msgid "System VGPR Work-Item ID Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:6022
msgid "SYSTEM_VGPR_WORKITEM_ID_X"
msgstr ""

#: ../../../AMDGPUUsage.rst:6022
msgid "Set work-item X dimension ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:6024
msgid "SYSTEM_VGPR_WORKITEM_ID_X_Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:6024
msgid "Set work-item X and Y dimensions ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:6026
msgid "SYSTEM_VGPR_WORKITEM_ID_X_Y_Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:6026
msgid "Set work-item X, Y and Z dimensions ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:6028
msgid "SYSTEM_VGPR_WORKITEM_ID_UNDEFINED"
msgstr ""

#: ../../../AMDGPUUsage.rst:6028
msgid "Undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:6034
msgid "Initial Kernel Execution State"
msgstr ""

#: ../../../AMDGPUUsage.rst:6036
msgid ""
"This section defines the register state that will be set up by the packet "
"processor prior to the start of execution of every wavefront. This is "
"limited by the constraints of the hardware controllers of CP/ADC/SPI."
msgstr ""

#: ../../../AMDGPUUsage.rst:6040
msgid ""
"The order of the SGPR registers is defined, but the compiler can specify "
"which ones are actually setup in the kernel descriptor using the "
"``enable_sgpr_*`` bit fields (see :ref:`amdgpu-amdhsa-kernel-descriptor`). "
"The register numbers used for enabled registers are dense starting at SGPR0: "
"the first enabled register is SGPR0, the next enabled register is SGPR1 "
"etc.; disabled registers do not have an SGPR number."
msgstr ""

#: ../../../AMDGPUUsage.rst:6047
msgid ""
"The initial SGPRs comprise up to 16 User SGPRs that are set by CP and apply "
"to all wavefronts of the grid. It is possible to specify more than 16 User "
"SGPRs using the ``enable_sgpr_*`` bit fields, in which case only the first "
"16 are actually initialized. These are then immediately followed by the "
"System SGPRs that are set up by ADC/SPI and can have different values for "
"each wavefront of the grid dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:6054
msgid ""
"SGPR register initial state is defined in :ref:`amdgpu-amdhsa-sgpr-register-"
"set-up-order-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6057
msgid "SGPR Register Set Up Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:6061
msgid "SGPR Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:6061 ../../../AMDGPUUsage.rst:6153
msgid "Name (kernel descriptor enable field)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6061
msgid "Number of SGPRs"
msgstr ""

#: ../../../AMDGPUUsage.rst:6065 ../../../AMDGPUUsage.rst:6157
msgid "First"
msgstr ""

#: ../../../AMDGPUUsage.rst:6065
msgid "Private Segment Buffer (enable_sgpr_private _segment_buffer)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6065
msgid "See :ref:`amdgpu-amdhsa-kernel-prolog-private-segment-buffer`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6068 ../../../AMDGPUUsage.rst:6071
#: ../../../AMDGPUUsage.rst:6075 ../../../AMDGPUUsage.rst:6084
#: ../../../AMDGPUUsage.rst:6087 ../../../AMDGPUUsage.rst:6090
#: ../../../AMDGPUUsage.rst:6110 ../../../AMDGPUUsage.rst:6113
#: ../../../AMDGPUUsage.rst:6116 ../../../AMDGPUUsage.rst:6119
#: ../../../AMDGPUUsage.rst:6122 ../../../AMDGPUUsage.rst:6125
#: ../../../AMDGPUUsage.rst:6160 ../../../AMDGPUUsage.rst:6163
msgid "then"
msgstr ""

#: ../../../AMDGPUUsage.rst:6068
msgid "Dispatch Ptr (enable_sgpr_dispatch_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6068
msgid ""
"64-bit address of AQL dispatch packet for kernel dispatch actually executing."
msgstr ""

#: ../../../AMDGPUUsage.rst:6071
msgid "Queue Ptr (enable_sgpr_queue_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6071
msgid ""
"64-bit address of amd_queue_t object for AQL queue on which the dispatch "
"packet was queued."
msgstr ""

#: ../../../AMDGPUUsage.rst:6075
msgid "Kernarg Segment Ptr (enable_sgpr_kernarg _segment_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6075
msgid ""
"64-bit address of Kernarg segment. This is directly copied from the "
"kernarg_address in the kernel dispatch packet."
msgstr ""

#: ../../../AMDGPUUsage.rst:6081 ../../../AMDGPUUsage.rst:6099
msgid ""
"Having CP load it once avoids loading it at the beginning of every wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6084
msgid "Dispatch Id (enable_sgpr_dispatch_id)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6084
msgid "64-bit Dispatch ID of the dispatch packet being executed."
msgstr ""

#: ../../../AMDGPUUsage.rst:6087
msgid "Flat Scratch Init (enable_sgpr_flat_scratch _init)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6087
msgid "See :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6090
msgid "Private Segment Size (enable_sgpr_private _segment_size)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6090
msgid ""
"The 32-bit byte size of a single work-item's memory allocation. This is the "
"value from the kernel dispatch packet Private Segment Byte Size rounded up "
"by CP to a multiple of DWORD."
msgstr ""

#: ../../../AMDGPUUsage.rst:6103
msgid ""
"This is not used for GFX7-GFX8 since it is the same value as the second SGPR "
"of Flat Scratch Init. However, it may be needed for GFX9-GFX11 which changes "
"the meaning of the Flat Scratch Init value."
msgstr ""

#: ../../../AMDGPUUsage.rst:6110
msgid "Preloaded Kernargs (kernarg_preload_spec _length)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6110
msgid "See :ref:`amdgpu-amdhsa-kernarg-preload`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6113
msgid "Work-Group Id X (enable_sgpr_workgroup_id _X)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6113
msgid "32-bit work-group id in X dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6116
msgid "Work-Group Id Y (enable_sgpr_workgroup_id _Y)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6116
msgid "32-bit work-group id in Y dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6119
msgid "Work-Group Id Z (enable_sgpr_workgroup_id _Z)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6119
msgid "32-bit work-group id in Z dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6122
msgid "Work-Group Info (enable_sgpr_workgroup _info)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6122
msgid ""
"{first_wavefront, 14'b0000, ordered_append_term[10:0], "
"threadgroup_size_in_wavefronts[5:0]}"
msgstr ""

#: ../../../AMDGPUUsage.rst:6125
msgid ""
"Scratch Wavefront Offset (enable_sgpr_private _segment_wavefront_offset)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6125
msgid ""
"See :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`. and :ref:`amdgpu-amdhsa-"
"kernel-prolog-private-segment-buffer`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6131
msgid ""
"The order of the VGPR registers is defined, but the compiler can specify "
"which ones are actually setup in the kernel descriptor using the "
"``enable_vgpr*`` bit fields (see :ref:`amdgpu-amdhsa-kernel-descriptor`). "
"The register numbers used for enabled registers are dense starting at VGPR0: "
"the first enabled register is VGPR0, the next enabled register is VGPR1 "
"etc.; disabled registers do not have a VGPR number."
msgstr ""

#: ../../../AMDGPUUsage.rst:6138
msgid "There are different methods used for the VGPR initial state:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6140
msgid ""
"Unless the *Target Properties* column of :ref:`amdgpu-processor-table` "
"specifies otherwise, a separate VGPR register is used per work-item ID. The "
"VGPR register initial state for this method is defined in :ref:`amdgpu-"
"amdhsa-vgpr-register-set-up-order-for-unpacked-work-item-id-method-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6144
msgid ""
"If *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Packed work-item IDs*, the initial value of VGPR0 register is used for all "
"work-item IDs. The register layout for this method is defined in :ref:"
"`amdgpu-amdhsa-register-layout-for-packed-work-item-id-method-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6149
msgid "VGPR Register Set Up Order for Unpacked Work-Item ID Method"
msgstr ""

#: ../../../AMDGPUUsage.rst:6153
msgid "VGPR Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:6153
msgid "Number of VGPRs"
msgstr ""

#: ../../../AMDGPUUsage.rst:6157
msgid "Work-Item Id X (Always initialized)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6157
msgid "32-bit work-item id in X dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6160
msgid "Work-Item Id Y (enable_vgpr_workitem_id > 0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6160
msgid "32-bit work-item id in Y dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6163
msgid "Work-Item Id Z (enable_vgpr_workitem_id > 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6163
msgid "32-bit work-item id in Z dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6170
msgid "Register Layout for Packed Work-Item ID Method"
msgstr ""

#: ../../../AMDGPUUsage.rst:6176
msgid "0:9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6176
msgid "Work-Item Id X"
msgstr ""

#: ../../../AMDGPUUsage.rst:6176
msgid "Work-item id in X dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6180
msgid "Always initialized."
msgstr ""

#: ../../../AMDGPUUsage.rst:6182
msgid "10:19"
msgstr ""

#: ../../../AMDGPUUsage.rst:6182
msgid "Work-Item Id Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:6182
msgid "Work-item id in Y dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6186
msgid "Initialized if enable_vgpr_workitem_id > 0, otherwise set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:6188
msgid "20:29"
msgstr ""

#: ../../../AMDGPUUsage.rst:6188
msgid "Work-Item Id Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:6188
msgid "Work-item id in Z dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:6192
msgid "Initialized if enable_vgpr_workitem_id > 1, otherwise set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:6194
msgid "30:31"
msgstr ""

#: ../../../AMDGPUUsage.rst:6194
msgid "Reserved, set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:6197
msgid "The setting of registers is done by GPU CP/ADC/SPI hardware as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6199
msgid ""
"SGPRs before the Work-Group Ids are set by CP using the 16 User Data "
"registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:6201
msgid ""
"Work-group Id registers X, Y, Z are set by ADC which supports any "
"combination including none."
msgstr ""

#: ../../../AMDGPUUsage.rst:6203
msgid ""
"Scratch Wavefront Offset is set by SPI in a per wavefront basis which is why "
"its value cannot be included with the flat scratch init value which is per "
"queue (see :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6206
msgid ""
"The VGPRs are set by SPI which only supports specifying either (X), (X, Y) "
"or (X, Y, Z)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6208
msgid ""
"Flat Scratch register pair initialization is described in :ref:`amdgpu-"
"amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6211
msgid ""
"The global segment can be accessed either using buffer instructions (GFX6 "
"which has V# 64-bit address support), flat instructions (GFX7-GFX11), or "
"global instructions (GFX9-GFX11)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6215
msgid ""
"If buffer operations are used, then the compiler can generate a V# with the "
"following properties:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6218
msgid "base address of 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:6219
msgid "no swizzle"
msgstr ""

#: ../../../AMDGPUUsage.rst:6220
msgid "ATC: 1 if IOMMU present (such as APU)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6221
msgid "ptr64: 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6222
msgid ""
"MTYPE set to support memory coherence that matches the runtime (such as CC "
"for APU and NC for dGPU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6228
msgid "Preloaded Kernel Arguments"
msgstr ""

#: ../../../AMDGPUUsage.rst:6230
msgid ""
"On hardware that supports this feature, kernel arguments can be preloaded "
"into User SGPRs, up to the maximum number of User SGPRs available. The "
"allocation of Preload SGPRs occurs directly after the last enabled non-"
"kernarg preload User SGPR. (See :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6235
msgid ""
"The data preloaded is copied from the kernarg segment, the amount of data is "
"determined by the value specified in the kernarg_preload_spec_length field "
"of the kernel descriptor. This data is then loaded into consecutive User "
"SGPRs. The number of SGPRs receiving preloaded kernarg data corresponds with "
"the value given by kernarg_preload_spec_length. The preloading starts at the "
"dword offset within the kernarg segment, which is specified by the "
"kernarg_preload_spec_offset field."
msgstr ""

#: ../../../AMDGPUUsage.rst:6243
msgid ""
"If the kernarg_preload_spec_length is non-zero, the CP firmware will append "
"an additional 256 bytes to the kernel_code_entry_byte_offset. This addition "
"facilitates the incorporation of a prologue to the kernel entry to handle "
"cases where code designed for kernarg preloading is executed on hardware "
"equipped with incompatible firmware. If hardware has compatible firmware the "
"256 bytes at the start of the kernel entry will be skipped."
msgstr ""

#: ../../../AMDGPUUsage.rst:6250
msgid ""
"With code object V5 and later, hidden kernel arguments that are normally "
"accessed through the Implicit Argument Ptr, may be preloaded into User "
"SGPRs. These arguments are added to the kernel function signature and are "
"marked with the attributes \"inreg\" and \"amdgpu-hidden-argument\". (See :"
"ref:`amdgpu-llvm-ir-attributes-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6259
msgid "Kernel Prolog"
msgstr ""

#: ../../../AMDGPUUsage.rst:6261
msgid ""
"The compiler performs initialization in the kernel prologue depending on the "
"target and information about things like stack usage in the kernel and "
"called functions. Some of this initialization requires the compiler to "
"request certain User and System SGPRs be present in the :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state` via the :ref:`amdgpu-amdhsa-kernel-"
"descriptor`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6271
msgid "CFI"
msgstr ""

#: ../../../AMDGPUUsage.rst:6273
msgid "The CFI return address is undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:6275
msgid ""
"The CFI CFA is defined using an expression which evaluates to a location "
"description that comprises one memory location description for the "
"``DW_ASPACE_AMDGPU_private_lane`` address space address ``0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:6282
msgid "M0"
msgstr ""

#: ../../../AMDGPUUsage.rst:6285
msgid ""
"The M0 register must be initialized with a value at least the total LDS size "
"if the kernel may access LDS via DS or flat operations. Total LDS size is "
"available in dispatch packet. For M0, it is also possible to use maximum "
"possible value of LDS for given target (0x7FFF for GFX6 and 0xFFFF for GFX7-"
"GFX8)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6292
msgid "GFX9 and later"
msgstr ""

#: ../../../AMDGPUUsage.rst:6291
msgid ""
"The M0 register is not used for range checking LDS accesses and so does not "
"need to be initialized in the prolog."
msgstr ""

#: ../../../AMDGPUUsage.rst:6297
msgid "Stack Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:6299
msgid ""
"If the kernel has function calls it must set up the ABI stack pointer "
"described in :ref:`amdgpu-amdhsa-function-call-convention-non-kernel-"
"functions` by setting SGPR32 to the unswizzled scratch offset of the address "
"past the last local allocation."
msgstr ""

#: ../../../AMDGPUUsage.rst:6307
msgid "Frame Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:6309
msgid ""
"If the kernel needs a frame pointer for the reasons defined in "
"``SIFrameLowering`` then SGPR33 is used and is always set to ``0`` in the "
"kernel prolog. On GFX12+, when dynamic VGPRs are enabled, the prologue will "
"check if the kernel is running on a compute queue, and if so it will reserve "
"some scratch space for any dynamic VGPRs that might need to be saved by the "
"CWSR trap handler. In this case, the frame pointer will be initialized to a "
"suitably aligned offset above this reserved area. If a frame pointer is not "
"required then all uses of the frame pointer are replaced with immediate "
"``0`` offsets."
msgstr ""

#: ../../../AMDGPUUsage.rst:6322
msgid "Flat Scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:6324
msgid "There are different methods used for initializing flat scratch:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6326
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Does not support generic address space*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6329
msgid ""
"Flat scratch is not supported and there is no flat scratch register pair."
msgstr ""

#: ../../../AMDGPUUsage.rst:6331
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Offset flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6334
msgid ""
"If the kernel or any function it calls may use flat operations to access "
"scratch memory, the prolog code must set up the FLAT_SCRATCH register pair "
"(FLAT_SCRATCH_LO/FLAT_SCRATCH_HI). Initialization uses Flat Scratch Init and "
"Scratch Wavefront Offset SGPR registers (see :ref:`amdgpu-amdhsa-initial-"
"kernel-execution-state`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:6340
msgid ""
"The low word of Flat Scratch Init is the 32-bit byte offset from "
"``SH_HIDDEN_PRIVATE_BASE_VIMID`` to the base of scratch backing memory being "
"managed by SPI for the queue executing the kernel dispatch. This is the same "
"value used in the Scratch Segment Buffer V# base address."
msgstr ""

#: ../../../AMDGPUUsage.rst:6345
msgid ""
"CP obtains this from the runtime. (The Scratch Segment Buffer base address "
"is ``SH_HIDDEN_PRIVATE_BASE_VIMID`` plus this offset.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6348
msgid ""
"The prolog must add the value of Scratch Wavefront Offset to get the "
"wavefront's byte scratch backing memory offset from "
"``SH_HIDDEN_PRIVATE_BASE_VIMID``."
msgstr ""

#: ../../../AMDGPUUsage.rst:6352
msgid ""
"The Scratch Wavefront Offset must also be used as an offset with Private "
"segment address when using the Scratch Segment Buffer."
msgstr ""

#: ../../../AMDGPUUsage.rst:6355
msgid ""
"Since FLAT_SCRATCH_LO is in units of 256 bytes, the offset must be right "
"shifted by 8 before moving into FLAT_SCRATCH_HI."
msgstr ""

#: ../../../AMDGPUUsage.rst:6358
msgid ""
"FLAT_SCRATCH_HI corresponds to SGPRn-4 on GFX7, and SGPRn-6 on GFX8 (where "
"SGPRn is the highest numbered SGPR allocated to the wavefront). "
"FLAT_SCRATCH_HI is multiplied by 256 (as it is in units of 256 bytes) and "
"added to ``SH_HIDDEN_PRIVATE_BASE_VIMID`` to calculate the per wavefront "
"FLAT SCRATCH BASE in flat memory instructions that access the scratch "
"aperture."
msgstr ""

#: ../../../AMDGPUUsage.rst:6364
msgid ""
"The second word of Flat Scratch Init is 32-bit byte size of a single work-"
"items scratch memory usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:6367
msgid ""
"CP obtains this from the runtime, and it is always a multiple of DWORD. CP "
"checks that the value in the kernel dispatch packet Private Segment Byte "
"Size is not larger and requests the runtime to increase the queue's scratch "
"size if necessary."
msgstr ""

#: ../../../AMDGPUUsage.rst:6372
msgid ""
"CP directly loads from the kernel dispatch packet Private Segment Byte Size "
"field and rounds up to a multiple of DWORD. Having CP load it once avoids "
"loading it at the beginning of every wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6376
msgid ""
"The kernel prolog code must move it to FLAT_SCRATCH_LO which is SGPRn-3 on "
"GFX7 and SGPRn-5 on GFX8. FLAT_SCRATCH_LO is used as the FLAT SCRATCH SIZE "
"in flat memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:6380
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Absolute flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6383
msgid ""
"If the kernel or any function it calls may use flat operations to access "
"scratch memory, the prolog code must set up the FLAT_SCRATCH register pair "
"(FLAT_SCRATCH_LO/FLAT_SCRATCH_HI which are in SGPRn-4/SGPRn-3). "
"Initialization uses Flat Scratch Init and Scratch Wavefront Offset SGPR "
"registers (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:6389
msgid ""
"The Flat Scratch Init is the 64-bit address of the base of scratch backing "
"memory being managed by SPI for the queue executing the kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:6392
msgid "CP obtains this from the runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:6394
msgid ""
"The kernel prolog must add the value of the wave's Scratch Wavefront Offset "
"and move the result as a 64-bit value to the FLAT_SCRATCH SGPR register pair "
"which is SGPRn-6 and SGPRn-5. It is used as the FLAT SCRATCH BASE in flat "
"memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:6399
msgid ""
"The Scratch Wavefront Offset must also be used as an offset with Private "
"segment address when using the Scratch Segment Buffer (see :ref:`amdgpu-"
"amdhsa-kernel-prolog-private-segment-buffer`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6403
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6406
msgid ""
"If ENABLE_PRIVATE_SEGMENT is enabled in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table` then the FLAT_SCRATCH register pair will "
"be initialized to the 64-bit address of the base of scratch backing memory "
"being managed by SPI for the queue executing the kernel dispatch plus the "
"value of the wave's Scratch Wavefront Offset for use as the flat scratch "
"base in flat memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:6416
msgid "Private Segment Buffer"
msgstr ""

#: ../../../AMDGPUUsage.rst:6418
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then a Private Segment Buffer is not supported. "
"Instead the flat SCRATCH instructions are used."
msgstr ""

#: ../../../AMDGPUUsage.rst:6422
msgid ""
"Otherwise, Private Segment Buffer SGPR register is used to initialize 4 "
"SGPRs that are used as a V# to access scratch. CP uses the value provided by "
"the runtime. It is used, together with Scratch Wavefront Offset as an "
"offset, to access the private memory space using a segment address. See :ref:"
"`amdgpu-amdhsa-initial-kernel-execution-state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6428
msgid ""
"The scratch V# is a four-aligned SGPR and always selected for the kernel as "
"follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6431
msgid ""
"If it is known during instruction selection that there is stack usage, "
"SGPR0-3 is reserved for use as the scratch V#.  Stack usage is assumed if "
"optimizations are disabled (``-O0``), if stack objects already exist (for "
"locals, etc.), or if there are any function calls."
msgstr ""

#: ../../../AMDGPUUsage.rst:6436
msgid ""
"Otherwise, four high numbered SGPRs beginning at a four-aligned SGPR index "
"are reserved for the tentative scratch V#. These will be used if it is "
"determined that spilling is needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:6440
msgid ""
"If no use is made of the tentative scratch V#, then it is unreserved, and "
"the register count is determined ignoring it."
msgstr ""

#: ../../../AMDGPUUsage.rst:6442
msgid ""
"If use is made of the tentative scratch V#, then its register numbers are "
"shifted to the first four-aligned SGPR index after the highest one allocated "
"by the register allocator, and all uses are updated. The register count "
"includes them in the shifted location."
msgstr ""

#: ../../../AMDGPUUsage.rst:6446
msgid ""
"In either case, if the processor has the SGPR allocation bug, the tentative "
"allocation is not shifted or unreserved in order to ensure the register "
"count is higher to workaround the bug."
msgstr ""

#: ../../../AMDGPUUsage.rst:6452
msgid ""
"This approach of using a tentative scratch V# and shifting the register "
"numbers if used avoids having to perform register allocation a second time "
"if the tentative V# is eliminated. This is more efficient and avoids the "
"problem that the second register allocation may perform spilling which will "
"fail as there is no longer a scratch V#."
msgstr ""

#: ../../../AMDGPUUsage.rst:6458
msgid ""
"When the kernel prolog code is being emitted it is known whether the scratch "
"V# described above is actually used. If it is, the prolog code must set it "
"up by copying the Private Segment Buffer to the scratch V# registers and "
"then adding the Private Segment Wavefront Offset to the queue base address "
"in the V#. The result is a V# with a base address pointing to the beginning "
"of the wavefront scratch backing memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:6465
msgid ""
"The Private Segment Buffer is always requested, but the Private Segment "
"Wavefront Offset is only requested if it is used (see :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6472
msgid "Memory Model"
msgstr ""

#: ../../../AMDGPUUsage.rst:6474
msgid ""
"This section describes the mapping of the LLVM memory model onto AMDGPU "
"machine code (see :ref:`memmodel`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6477
msgid ""
"The AMDGPU backend supports the memory synchronization scopes specified in :"
"ref:`amdgpu-memory-scopes`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6480
msgid ""
"The code sequences used to implement the memory model specify the order of "
"instructions that a single thread must execute. The ``s_waitcnt`` and cache "
"management instructions such as ``buffer_wbinvl1_vol`` are defined with "
"respect to other memory instructions executed by the same thread. This "
"allows them to be moved earlier or later which can allow them to be combined "
"with other instances of the same instruction, or hoisted/sunk out of loops "
"to improve performance. Only the instructions related to the memory model "
"are given; additional ``s_waitcnt`` instructions are required to ensure "
"registers are defined before being used. These may be able to be combined "
"with the memory model ``s_waitcnt`` instructions as described above."
msgstr ""

#: ../../../AMDGPUUsage.rst:6491
msgid "The AMDGPU backend supports the following memory models:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6494
msgid "HSA Memory Model [HSA]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:6494
msgid ""
"The HSA memory model uses a single happens-before relation for all address "
"spaces (see :ref:`amdgpu-address-spaces`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6507
msgid "OpenCL Memory Model [OpenCL]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:6497
msgid ""
"The OpenCL memory model which has separate happens-before relations for the "
"global and local address spaces. Only a fence specifying both global and "
"local address space, and seq_cst instructions join the relationships. Since "
"the LLVM ``memfence`` instruction does not allow an address space to be "
"specified the OpenCL fence has to conservatively assume both local and "
"global address space was specified. However, optimizations can often be done "
"to eliminate the additional ``s_waitcnt`` instructions when there are no "
"intervening memory instructions which access the corresponding address "
"space. The code sequences in the table indicate what can be omitted for the "
"OpenCL memory. The target triple environment is used to determine if the "
"source language is OpenCL (see :ref:`amdgpu-opencl`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6509
msgid ""
"``ds/flat_load/store/atomic`` instructions to local memory are termed LDS "
"operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:6512
msgid ""
"``buffer/global/flat_load/store/atomic`` instructions to global memory are "
"termed vector memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:6515
msgid ""
"``global_load_lds`` or ``buffer/global_load`` instructions with the `lds` "
"flag are LDS DMA loads. They interact with caches as if the loaded data were "
"being loaded to registers and not to LDS, and so therefore support the same "
"cache modifiers. They cannot be performed atomically. They implement "
"volatile (via aux/cpol bit 31) and nontemporal (via metadata) as if they "
"were loads from the global address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:6522
msgid ""
"Private address space uses ``buffer_load/store`` using the scratch V# (GFX6-"
"GFX8), or ``scratch_load/store`` (GFX9-GFX11). Since only a single thread is "
"accessing the memory, atomic memory orderings are not meaningful, and all "
"accesses are treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6527
msgid ""
"Constant address space uses ``buffer/global_load`` instructions (or "
"equivalent scalar memory instructions). Since the constant address space "
"contents do not change during the execution of a kernel dispatch it is not "
"legal to perform stores, and atomic memory orderings are not meaningful, and "
"all accesses are treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6533
msgid ""
"A memory synchronization scope wider than work-group is not meaningful for "
"the group (LDS) address space and is treated as work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:6536
msgid ""
"The memory model does not support the region address space which is treated "
"as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6539
msgid ""
"Acquire memory ordering is not meaningful on store atomic instructions and "
"is treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6542
msgid ""
"Release memory ordering is not meaningful on load atomic instructions and is "
"treated a non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6545
msgid ""
"Acquire-release memory ordering is not meaningful on load or store atomic "
"instructions and is treated as acquire and release respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:6548
msgid ""
"The memory order also adds the single thread optimization constraints "
"defined in table :ref:`amdgpu-amdhsa-memory-model-single-thread-optimization-"
"constraints-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6552
msgid "AMDHSA Memory Model Single Thread Optimization Constraints"
msgstr ""

#: ../../../AMDGPUUsage.rst:6556
msgid "LLVM Memory"
msgstr ""

#: ../../../AMDGPUUsage.rst:6556
msgid "Optimization Constraints"
msgstr ""

#: ../../../AMDGPUUsage.rst:6557
msgid "Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:6559 ../../../AMDGPUUsage.rst:6783
#: ../../../AMDGPUUsage.rst:6784 ../../../AMDGPUUsage.rst:6785
#: ../../../AMDGPUUsage.rst:8043 ../../../AMDGPUUsage.rst:8044
#: ../../../AMDGPUUsage.rst:8045 ../../../AMDGPUUsage.rst:10367
#: ../../../AMDGPUUsage.rst:10368 ../../../AMDGPUUsage.rst:10369
#: ../../../AMDGPUUsage.rst:12729 ../../../AMDGPUUsage.rst:12730
#: ../../../AMDGPUUsage.rst:12731 ../../../AMDGPUUsage.rst:14806
#: ../../../AMDGPUUsage.rst:14807 ../../../AMDGPUUsage.rst:14808
#: ../../../AMDGPUUsage.rst:16932 ../../../AMDGPUUsage.rst:16933
#: ../../../AMDGPUUsage.rst:16934
msgid "unordered"
msgstr ""

#: ../../../AMDGPUUsage.rst:6560 ../../../AMDGPUUsage.rst:6788
#: ../../../AMDGPUUsage.rst:6791 ../../../AMDGPUUsage.rst:6793
#: ../../../AMDGPUUsage.rst:6798 ../../../AMDGPUUsage.rst:6801
#: ../../../AMDGPUUsage.rst:6806 ../../../AMDGPUUsage.rst:8048
#: ../../../AMDGPUUsage.rst:8050 ../../../AMDGPUUsage.rst:8056
#: ../../../AMDGPUUsage.rst:8061 ../../../AMDGPUUsage.rst:8063
#: ../../../AMDGPUUsage.rst:8065 ../../../AMDGPUUsage.rst:8069
#: ../../../AMDGPUUsage.rst:8071 ../../../AMDGPUUsage.rst:8076
#: ../../../AMDGPUUsage.rst:8080 ../../../AMDGPUUsage.rst:8082
#: ../../../AMDGPUUsage.rst:10372 ../../../AMDGPUUsage.rst:10374
#: ../../../AMDGPUUsage.rst:10376 ../../../AMDGPUUsage.rst:10381
#: ../../../AMDGPUUsage.rst:10383 ../../../AMDGPUUsage.rst:10385
#: ../../../AMDGPUUsage.rst:10387 ../../../AMDGPUUsage.rst:10389
#: ../../../AMDGPUUsage.rst:10391 ../../../AMDGPUUsage.rst:10393
#: ../../../AMDGPUUsage.rst:10398 ../../../AMDGPUUsage.rst:10402
#: ../../../AMDGPUUsage.rst:10404 ../../../AMDGPUUsage.rst:12734
#: ../../../AMDGPUUsage.rst:12736 ../../../AMDGPUUsage.rst:12742
#: ../../../AMDGPUUsage.rst:12745 ../../../AMDGPUUsage.rst:12750
#: ../../../AMDGPUUsage.rst:12755 ../../../AMDGPUUsage.rst:12758
#: ../../../AMDGPUUsage.rst:12763 ../../../AMDGPUUsage.rst:14811
#: ../../../AMDGPUUsage.rst:14816 ../../../AMDGPUUsage.rst:14819
#: ../../../AMDGPUUsage.rst:14824 ../../../AMDGPUUsage.rst:14827
#: ../../../AMDGPUUsage.rst:14832 ../../../AMDGPUUsage.rst:16937
#: ../../../AMDGPUUsage.rst:16943 ../../../AMDGPUUsage.rst:16946
#: ../../../AMDGPUUsage.rst:16955 ../../../AMDGPUUsage.rst:16958
#: ../../../AMDGPUUsage.rst:16967
msgid "monotonic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6561 ../../../AMDGPUUsage.rst:6811
#: ../../../AMDGPUUsage.rst:6814 ../../../AMDGPUUsage.rst:6815
#: ../../../AMDGPUUsage.rst:6832 ../../../AMDGPUUsage.rst:6856
#: ../../../AMDGPUUsage.rst:6882 ../../../AMDGPUUsage.rst:6885
#: ../../../AMDGPUUsage.rst:6886 ../../../AMDGPUUsage.rst:6903
#: ../../../AMDGPUUsage.rst:6927 ../../../AMDGPUUsage.rst:6954
#: ../../../AMDGPUUsage.rst:6956 ../../../AMDGPUUsage.rst:6988
#: ../../../AMDGPUUsage.rst:8089 ../../../AMDGPUUsage.rst:8092
#: ../../../AMDGPUUsage.rst:8119 ../../../AMDGPUUsage.rst:8140
#: ../../../AMDGPUUsage.rst:8175 ../../../AMDGPUUsage.rst:8199
#: ../../../AMDGPUUsage.rst:8229 ../../../AMDGPUUsage.rst:8257
#: ../../../AMDGPUUsage.rst:8292 ../../../AMDGPUUsage.rst:8294
#: ../../../AMDGPUUsage.rst:8299 ../../../AMDGPUUsage.rst:8325
#: ../../../AMDGPUUsage.rst:8346 ../../../AMDGPUUsage.rst:8378
#: ../../../AMDGPUUsage.rst:8402 ../../../AMDGPUUsage.rst:8432
#: ../../../AMDGPUUsage.rst:8461 ../../../AMDGPUUsage.rst:8497
#: ../../../AMDGPUUsage.rst:8499 ../../../AMDGPUUsage.rst:8565
#: ../../../AMDGPUUsage.rst:8638 ../../../AMDGPUUsage.rst:10411
#: ../../../AMDGPUUsage.rst:10414 ../../../AMDGPUUsage.rst:10437
#: ../../../AMDGPUUsage.rst:10458 ../../../AMDGPUUsage.rst:10489
#: ../../../AMDGPUUsage.rst:10513 ../../../AMDGPUUsage.rst:10540
#: ../../../AMDGPUUsage.rst:10568 ../../../AMDGPUUsage.rst:10599
#: ../../../AMDGPUUsage.rst:10601 ../../../AMDGPUUsage.rst:10606
#: ../../../AMDGPUUsage.rst:10632 ../../../AMDGPUUsage.rst:10653
#: ../../../AMDGPUUsage.rst:10685 ../../../AMDGPUUsage.rst:10709
#: ../../../AMDGPUUsage.rst:10737 ../../../AMDGPUUsage.rst:10766
#: ../../../AMDGPUUsage.rst:10798 ../../../AMDGPUUsage.rst:10800
#: ../../../AMDGPUUsage.rst:10866 ../../../AMDGPUUsage.rst:10939
#: ../../../AMDGPUUsage.rst:12768 ../../../AMDGPUUsage.rst:12771
#: ../../../AMDGPUUsage.rst:12797 ../../../AMDGPUUsage.rst:12824
#: ../../../AMDGPUUsage.rst:12859 ../../../AMDGPUUsage.rst:12887
#: ../../../AMDGPUUsage.rst:12917 ../../../AMDGPUUsage.rst:12920
#: ../../../AMDGPUUsage.rst:12945 ../../../AMDGPUUsage.rst:12967
#: ../../../AMDGPUUsage.rst:12996 ../../../AMDGPUUsage.rst:13024
#: ../../../AMDGPUUsage.rst:13055 ../../../AMDGPUUsage.rst:13057
#: ../../../AMDGPUUsage.rst:13145 ../../../AMDGPUUsage.rst:14837
#: ../../../AMDGPUUsage.rst:14840 ../../../AMDGPUUsage.rst:14865
#: ../../../AMDGPUUsage.rst:14891 ../../../AMDGPUUsage.rst:14924
#: ../../../AMDGPUUsage.rst:14951 ../../../AMDGPUUsage.rst:14980
#: ../../../AMDGPUUsage.rst:14983 ../../../AMDGPUUsage.rst:15013
#: ../../../AMDGPUUsage.rst:15037 ../../../AMDGPUUsage.rst:15075
#: ../../../AMDGPUUsage.rst:15107 ../../../AMDGPUUsage.rst:15143
#: ../../../AMDGPUUsage.rst:15145 ../../../AMDGPUUsage.rst:15229
#: ../../../AMDGPUUsage.rst:16972 ../../../AMDGPUUsage.rst:16975
#: ../../../AMDGPUUsage.rst:16988 ../../../AMDGPUUsage.rst:17004
#: ../../../AMDGPUUsage.rst:17024 ../../../AMDGPUUsage.rst:17051
#: ../../../AMDGPUUsage.rst:17080 ../../../AMDGPUUsage.rst:17087
#: ../../../AMDGPUUsage.rst:17109 ../../../AMDGPUUsage.rst:17121
#: ../../../AMDGPUUsage.rst:17146 ../../../AMDGPUUsage.rst:17183
#: ../../../AMDGPUUsage.rst:17223 ../../../AMDGPUUsage.rst:17225
#: ../../../AMDGPUUsage.rst:17290
msgid "acquire"
msgstr ""

#: ../../../AMDGPUUsage.rst:6561
msgid ""
"If a load atomic/atomicrmw then no following load/load atomic/store/store "
"atomic/atomicrmw/fence instruction can be moved before the acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:6564
msgid ""
"If a fence then same as load atomic, plus no preceding associated fence-"
"paired-atomic can be moved after the fence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6566 ../../../AMDGPUUsage.rst:7061
#: ../../../AMDGPUUsage.rst:7064 ../../../AMDGPUUsage.rst:7085
#: ../../../AMDGPUUsage.rst:7086 ../../../AMDGPUUsage.rst:7128
#: ../../../AMDGPUUsage.rst:7131 ../../../AMDGPUUsage.rst:7152
#: ../../../AMDGPUUsage.rst:7153 ../../../AMDGPUUsage.rst:7193
#: ../../../AMDGPUUsage.rst:7195 ../../../AMDGPUUsage.rst:7227
#: ../../../AMDGPUUsage.rst:8718 ../../../AMDGPUUsage.rst:8720
#: ../../../AMDGPUUsage.rst:8725 ../../../AMDGPUUsage.rst:8757
#: ../../../AMDGPUUsage.rst:8762 ../../../AMDGPUUsage.rst:8806
#: ../../../AMDGPUUsage.rst:8861 ../../../AMDGPUUsage.rst:8863
#: ../../../AMDGPUUsage.rst:8868 ../../../AMDGPUUsage.rst:8901
#: ../../../AMDGPUUsage.rst:8906 ../../../AMDGPUUsage.rst:8948
#: ../../../AMDGPUUsage.rst:9001 ../../../AMDGPUUsage.rst:9003
#: ../../../AMDGPUUsage.rst:9052 ../../../AMDGPUUsage.rst:9109
#: ../../../AMDGPUUsage.rst:11014 ../../../AMDGPUUsage.rst:11017
#: ../../../AMDGPUUsage.rst:11022 ../../../AMDGPUUsage.rst:11056
#: ../../../AMDGPUUsage.rst:11061 ../../../AMDGPUUsage.rst:11117
#: ../../../AMDGPUUsage.rst:11173 ../../../AMDGPUUsage.rst:11175
#: ../../../AMDGPUUsage.rst:11180 ../../../AMDGPUUsage.rst:11213
#: ../../../AMDGPUUsage.rst:11218 ../../../AMDGPUUsage.rst:11270
#: ../../../AMDGPUUsage.rst:11324 ../../../AMDGPUUsage.rst:11326
#: ../../../AMDGPUUsage.rst:11375 ../../../AMDGPUUsage.rst:11445
#: ../../../AMDGPUUsage.rst:13236 ../../../AMDGPUUsage.rst:13239
#: ../../../AMDGPUUsage.rst:13285 ../../../AMDGPUUsage.rst:13320
#: ../../../AMDGPUUsage.rst:13368 ../../../AMDGPUUsage.rst:13371
#: ../../../AMDGPUUsage.rst:13416 ../../../AMDGPUUsage.rst:13451
#: ../../../AMDGPUUsage.rst:13496 ../../../AMDGPUUsage.rst:13498
#: ../../../AMDGPUUsage.rst:13559 ../../../AMDGPUUsage.rst:15311
#: ../../../AMDGPUUsage.rst:15314 ../../../AMDGPUUsage.rst:15359
#: ../../../AMDGPUUsage.rst:15396 ../../../AMDGPUUsage.rst:15449
#: ../../../AMDGPUUsage.rst:15452 ../../../AMDGPUUsage.rst:15501
#: ../../../AMDGPUUsage.rst:15538 ../../../AMDGPUUsage.rst:15590
#: ../../../AMDGPUUsage.rst:15592 ../../../AMDGPUUsage.rst:15650
#: ../../../AMDGPUUsage.rst:17366 ../../../AMDGPUUsage.rst:17373
#: ../../../AMDGPUUsage.rst:17421 ../../../AMDGPUUsage.rst:17454
#: ../../../AMDGPUUsage.rst:17508 ../../../AMDGPUUsage.rst:17514
#: ../../../AMDGPUUsage.rst:17562 ../../../AMDGPUUsage.rst:17595
#: ../../../AMDGPUUsage.rst:17648 ../../../AMDGPUUsage.rst:17650
#: ../../../AMDGPUUsage.rst:17704
msgid "release"
msgstr ""

#: ../../../AMDGPUUsage.rst:6566
msgid ""
"If a store atomic/atomicrmw then no preceding load/load atomic/store/store "
"atomic/atomicrmw/fence instruction can be moved after the release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6569
msgid ""
"If a fence then same as store atomic, plus no following associated fence-"
"paired-atomic can be moved before the fence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6572 ../../../AMDGPUUsage.rst:7284
#: ../../../AMDGPUUsage.rst:7287 ../../../AMDGPUUsage.rst:7309
#: ../../../AMDGPUUsage.rst:7326 ../../../AMDGPUUsage.rst:7363
#: ../../../AMDGPUUsage.rst:7426 ../../../AMDGPUUsage.rst:7492
#: ../../../AMDGPUUsage.rst:7494 ../../../AMDGPUUsage.rst:7563
#: ../../../AMDGPUUsage.rst:9181 ../../../AMDGPUUsage.rst:9183
#: ../../../AMDGPUUsage.rst:9188 ../../../AMDGPUUsage.rst:9250
#: ../../../AMDGPUUsage.rst:9271 ../../../AMDGPUUsage.rst:9335
#: ../../../AMDGPUUsage.rst:9400 ../../../AMDGPUUsage.rst:9481
#: ../../../AMDGPUUsage.rst:9551 ../../../AMDGPUUsage.rst:9637
#: ../../../AMDGPUUsage.rst:9639 ../../../AMDGPUUsage.rst:9749
#: ../../../AMDGPUUsage.rst:9840 ../../../AMDGPUUsage.rst:11514
#: ../../../AMDGPUUsage.rst:11516 ../../../AMDGPUUsage.rst:11521
#: ../../../AMDGPUUsage.rst:11583 ../../../AMDGPUUsage.rst:11604
#: ../../../AMDGPUUsage.rst:11668 ../../../AMDGPUUsage.rst:11743
#: ../../../AMDGPUUsage.rst:11822 ../../../AMDGPUUsage.rst:11902
#: ../../../AMDGPUUsage.rst:11985 ../../../AMDGPUUsage.rst:11987
#: ../../../AMDGPUUsage.rst:12097 ../../../AMDGPUUsage.rst:12201
#: ../../../AMDGPUUsage.rst:13621 ../../../AMDGPUUsage.rst:13624
#: ../../../AMDGPUUsage.rst:13700 ../../../AMDGPUUsage.rst:13758
#: ../../../AMDGPUUsage.rst:13829 ../../../AMDGPUUsage.rst:13901
#: ../../../AMDGPUUsage.rst:13976 ../../../AMDGPUUsage.rst:13978
#: ../../../AMDGPUUsage.rst:14100 ../../../AMDGPUUsage.rst:15718
#: ../../../AMDGPUUsage.rst:15721 ../../../AMDGPUUsage.rst:15801
#: ../../../AMDGPUUsage.rst:15862 ../../../AMDGPUUsage.rst:15941
#: ../../../AMDGPUUsage.rst:16024 ../../../AMDGPUUsage.rst:16111
#: ../../../AMDGPUUsage.rst:16113 ../../../AMDGPUUsage.rst:16229
#: ../../../AMDGPUUsage.rst:17766 ../../../AMDGPUUsage.rst:17772
#: ../../../AMDGPUUsage.rst:17841 ../../../AMDGPUUsage.rst:17885
#: ../../../AMDGPUUsage.rst:17951 ../../../AMDGPUUsage.rst:18030
#: ../../../AMDGPUUsage.rst:18113 ../../../AMDGPUUsage.rst:18115
#: ../../../AMDGPUUsage.rst:18215
msgid "acq_rel"
msgstr ""

#: ../../../AMDGPUUsage.rst:6572
msgid "Same constraints as both acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6573 ../../../AMDGPUUsage.rst:7654
#: ../../../AMDGPUUsage.rst:7659 ../../../AMDGPUUsage.rst:7725
#: ../../../AMDGPUUsage.rst:7731 ../../../AMDGPUUsage.rst:7822
#: ../../../AMDGPUUsage.rst:7827 ../../../AMDGPUUsage.rst:7832
#: ../../../AMDGPUUsage.rst:9949 ../../../AMDGPUUsage.rst:9954
#: ../../../AMDGPUUsage.rst:10039 ../../../AMDGPUUsage.rst:10049
#: ../../../AMDGPUUsage.rst:10142 ../../../AMDGPUUsage.rst:10147
#: ../../../AMDGPUUsage.rst:10152 ../../../AMDGPUUsage.rst:12307
#: ../../../AMDGPUUsage.rst:12312 ../../../AMDGPUUsage.rst:12397
#: ../../../AMDGPUUsage.rst:12407 ../../../AMDGPUUsage.rst:12500
#: ../../../AMDGPUUsage.rst:12505 ../../../AMDGPUUsage.rst:12510
#: ../../../AMDGPUUsage.rst:14202 ../../../AMDGPUUsage.rst:14207
#: ../../../AMDGPUUsage.rst:14314 ../../../AMDGPUUsage.rst:14406
#: ../../../AMDGPUUsage.rst:14513 ../../../AMDGPUUsage.rst:14518
#: ../../../AMDGPUUsage.rst:14523 ../../../AMDGPUUsage.rst:16336
#: ../../../AMDGPUUsage.rst:16341 ../../../AMDGPUUsage.rst:16447
#: ../../../AMDGPUUsage.rst:16539 ../../../AMDGPUUsage.rst:16647
#: ../../../AMDGPUUsage.rst:16652 ../../../AMDGPUUsage.rst:16657
#: ../../../AMDGPUUsage.rst:18314 ../../../AMDGPUUsage.rst:18319
#: ../../../AMDGPUUsage.rst:18421 ../../../AMDGPUUsage.rst:18509
#: ../../../AMDGPUUsage.rst:18613 ../../../AMDGPUUsage.rst:18619
#: ../../../AMDGPUUsage.rst:18625
msgid "seq_cst"
msgstr ""

#: ../../../AMDGPUUsage.rst:6573
msgid ""
"If a load atomic then same constraints as acquire, plus no preceding "
"sequentially consistent load atomic/store atomic/atomicrmw/fence instruction "
"can be moved after the seq_cst."
msgstr ""

#: ../../../AMDGPUUsage.rst:6577
msgid ""
"If a store atomic then the same constraints as release, plus no following "
"sequentially consistent load atomic/store atomic/atomicrmw/fence instruction "
"can be moved before the seq_cst."
msgstr ""

#: ../../../AMDGPUUsage.rst:6581
msgid "If an atomicrmw/fence then same constraints as acq_rel."
msgstr ""

#: ../../../AMDGPUUsage.rst:6584
msgid ""
"The code sequences used to implement the memory model are defined in the "
"following sections:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6587
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx6-gfx9`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6588
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx90a`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6589
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx942`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6590
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx10-gfx11`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6591
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx12`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6592
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx125x`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6597
msgid "Fence and Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:6599
msgid ""
"LLVM fences do not have address space information, thus, fence codegen "
"usually needs to conservatively synchronize all address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6602
msgid ""
"In the case of OpenCL, where fences only need to synchronize user-specified "
"address spaces, this can result in extra unnecessary waits. For instance, a "
"fence that is supposed to only synchronize local memory will also have to "
"wait on all global memory operations, which is unnecessary."
msgstr ""

#: ../../../AMDGPUUsage.rst:6607
msgid ""
":doc:`Memory Model Relaxation Annotations "
"<MemoryModelRelaxationAnnotations>` can be used as an optimization hint for "
"fences to solve this problem. The AMDGPU backend recognizes the following "
"tags on fences to control which address space a fence can synchronize:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6612
msgid "``amdgpu-synchronize-as:local`` - for the local address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6613
msgid "``amdgpu-synchronize-as:global``- for the global address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6615
msgid ""
"Multiple tags can be used at the same time to synchronize with more than one "
"address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:6619
msgid ""
"As an optimization hint, those tags are not guaranteed to survive until code "
"generation. Optimizations are free to drop the tags to allow for better code "
"optimization, at the cost of synchronizing additional address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6627
msgid "Memory Model GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6629
msgid "For GFX6-GFX9:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6631 ../../../AMDGPUUsage.rst:7846
#: ../../../AMDGPUUsage.rst:10166 ../../../AMDGPUUsage.rst:12524
#: ../../../AMDGPUUsage.rst:14538
msgid "Each agent has multiple shader arrays (SA)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6632 ../../../AMDGPUUsage.rst:7847
#: ../../../AMDGPUUsage.rst:10167
msgid "Each SA has multiple compute units (CU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6633 ../../../AMDGPUUsage.rst:7848
#: ../../../AMDGPUUsage.rst:10168 ../../../AMDGPUUsage.rst:12527
#: ../../../AMDGPUUsage.rst:14541
msgid "Each CU has multiple SIMDs that execute wavefronts."
msgstr ""

#: ../../../AMDGPUUsage.rst:6634
msgid ""
"The wavefronts for a single work-group are executed in the same CU but may "
"be executed by different SIMDs."
msgstr ""

#: ../../../AMDGPUUsage.rst:6636
msgid ""
"Each CU has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it."
msgstr ""

#: ../../../AMDGPUUsage.rst:6638 ../../../AMDGPUUsage.rst:7855
#: ../../../AMDGPUUsage.rst:10175
msgid ""
"All LDS operations of a CU are performed as wavefront wide operations in a "
"global order and involve no caching. Completion is reported to a wavefront "
"in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:6641 ../../../AMDGPUUsage.rst:7858
#: ../../../AMDGPUUsage.rst:10178
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a CU. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_waitcnt "
"lgkmcnt(0)`` is required to ensure synchronization between LDS operations "
"and vector memory operations between wavefronts of a work-group, but not "
"between operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6649
msgid ""
"The vector memory operations are performed as wavefront wide operations and "
"completion is reported to a wavefront in execution order. The exception is "
"that for GFX7-GFX9 ``flat_load/store/atomic`` instructions can report out of "
"vector memory order if they access LDS memory, and out of LDS operation "
"order if they access global memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:6654
msgid ""
"The vector memory operations access a single vector L1 cache shared by all "
"SIMDs a CU. Therefore, no special action is required for coherence between "
"the lanes of a single wavefront, or for coherence between wavefronts in the "
"same work-group. A ``buffer_wbinvl1_vol`` is required for coherence between "
"wavefronts executing in different work-groups as they may be executing on "
"different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:6660 ../../../AMDGPUUsage.rst:7887
#: ../../../AMDGPUUsage.rst:10212
msgid ""
"The scalar memory operations access a scalar L1 cache shared by all "
"wavefronts on a group of CUs. The scalar and vector L1 caches are not "
"coherent. However, scalar operations are used in a restricted way so do not "
"impact the memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6664 ../../../AMDGPUUsage.rst:7891
msgid ""
"The vector and scalar memory operations use an L2 cache shared by all CUs on "
"the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:6666 ../../../AMDGPUUsage.rst:7894
#: ../../../AMDGPUUsage.rst:10222 ../../../AMDGPUUsage.rst:12579
#: ../../../AMDGPUUsage.rst:14642
msgid ""
"The L2 cache has independent channels to service disjoint ranges of virtual "
"addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:6668
msgid ""
"Each CU has a separate request queue per channel. Therefore, the vector and "
"scalar memory operations performed by wavefronts executing in different work-"
"groups (which may be executing on different CUs) of an agent can be "
"reordered relative to each other. A ``s_waitcnt vmcnt(0)`` is required to "
"ensure synchronization between vector memory operations of different CUs. It "
"ensures a previous vector memory operation has completed before executing a "
"subsequent vector memory or LDS operation and so can be used to meet the "
"requirements of acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6676 ../../../AMDGPUUsage.rst:12590
msgid ""
"The L2 cache can be kept coherent with other agents on some targets, or "
"ranges of virtual addresses can be set up to bypass it to ensure system "
"coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6679 ../../../AMDGPUUsage.rst:7939
#: ../../../AMDGPUUsage.rst:10260 ../../../AMDGPUUsage.rst:12596
#: ../../../AMDGPUUsage.rst:14665 ../../../AMDGPUUsage.rst:16815
msgid ""
"Scalar memory operations are only used to access memory that is proven to "
"not change during the execution of the kernel dispatch. This includes "
"constant address space and global address space for program scope ``const`` "
"variables. Therefore, the kernel machine code does not have to maintain the "
"scalar cache to ensure it is coherent with the vector caches. The scalar and "
"vector caches are invalidated between kernel dispatches by CP since constant "
"address space data may change between kernel dispatch executions. See :ref:"
"`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6688 ../../../AMDGPUUsage.rst:7948
#: ../../../AMDGPUUsage.rst:10269 ../../../AMDGPUUsage.rst:12605
msgid ""
"The one exception is if scalar writes are used to spill SGPR registers. In "
"this case the AMDGPU backend ensures the memory location used to spill is "
"never accessed by vector memory operations at the same time. If scalar "
"writes are used then a ``s_dcache_wb`` is inserted before the ``s_endpgm`` "
"and before a function return since the locations may be used for vector "
"memory instructions by a future wavefront that uses the same scratch area, "
"or a function call that creates a frame at the same address, respectively. "
"There is no need for a ``s_dcache_inv`` as all scalar writes are write-"
"before-read in the same thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:6697 ../../../AMDGPUUsage.rst:7957
#: ../../../AMDGPUUsage.rst:10278 ../../../AMDGPUUsage.rst:12614
#: ../../../AMDGPUUsage.rst:14674
msgid "For kernarg backing memory:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6699 ../../../AMDGPUUsage.rst:7959
#: ../../../AMDGPUUsage.rst:10280
msgid "CP invalidates the L1 cache at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:6700
msgid ""
"On dGPU the kernarg backing memory is allocated in host memory accessed as "
"MTYPE UC (uncached) to avoid needing to invalidate the L2 cache. This also "
"causes it to be treated as non-volatile and so is not invalidated by "
"``*_vol``."
msgstr ""

#: ../../../AMDGPUUsage.rst:6704
msgid ""
"On APU the kernarg backing memory it is accessed as MTYPE CC (cache "
"coherent) and so the L2 cache will be coherent with the CPU and other agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:6707 ../../../AMDGPUUsage.rst:7967
#: ../../../AMDGPUUsage.rst:10288
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC_NV (non-coherent non-volatile). Since the private "
"address space is only accessed by a single thread, and is always write-"
"before-read, there is never a need to invalidate these entries from the L1 "
"cache. Hence all cache invalidates are done as ``*_vol`` to only invalidate "
"the volatile cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:6713
msgid ""
"The code sequences used to implement the memory model for GFX6-GFX9 are "
"defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx6-gfx9-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6716
msgid "AMDHSA Memory Model Code Sequences GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6720 ../../../AMDGPUUsage.rst:7980
#: ../../../AMDGPUUsage.rst:10301 ../../../AMDGPUUsage.rst:12657
#: ../../../AMDGPUUsage.rst:14740 ../../../AMDGPUUsage.rst:16866
msgid "LLVM Instr"
msgstr ""

#: ../../../AMDGPUUsage.rst:6720 ../../../AMDGPUUsage.rst:7980
#: ../../../AMDGPUUsage.rst:10301 ../../../AMDGPUUsage.rst:12657
#: ../../../AMDGPUUsage.rst:14740 ../../../AMDGPUUsage.rst:16866
msgid "LLVM Memory Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:6720 ../../../AMDGPUUsage.rst:7980
#: ../../../AMDGPUUsage.rst:10301 ../../../AMDGPUUsage.rst:12657
#: ../../../AMDGPUUsage.rst:14740 ../../../AMDGPUUsage.rst:16866
msgid "LLVM Memory Sync Scope"
msgstr ""

#: ../../../AMDGPUUsage.rst:6720 ../../../AMDGPUUsage.rst:7980
#: ../../../AMDGPUUsage.rst:10301 ../../../AMDGPUUsage.rst:12657
#: ../../../AMDGPUUsage.rst:14740 ../../../AMDGPUUsage.rst:16866
msgid "AMDGPU Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6720
msgid "AMDGPU Machine Code GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6724 ../../../AMDGPUUsage.rst:7984
#: ../../../AMDGPUUsage.rst:10305 ../../../AMDGPUUsage.rst:12661
#: ../../../AMDGPUUsage.rst:14744 ../../../AMDGPUUsage.rst:16870
msgid "**Non-Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6726 ../../../AMDGPUUsage.rst:6753
#: ../../../AMDGPUUsage.rst:7986 ../../../AMDGPUUsage.rst:8013
#: ../../../AMDGPUUsage.rst:10307 ../../../AMDGPUUsage.rst:10334
#: ../../../AMDGPUUsage.rst:12663 ../../../AMDGPUUsage.rst:12693
#: ../../../AMDGPUUsage.rst:14746 ../../../AMDGPUUsage.rst:14774
#: ../../../AMDGPUUsage.rst:16872 ../../../AMDGPUUsage.rst:16900
msgid "load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6727 ../../../AMDGPUUsage.rst:6755
#: ../../../AMDGPUUsage.rst:6790 ../../../AMDGPUUsage.rst:6792
#: ../../../AMDGPUUsage.rst:6794 ../../../AMDGPUUsage.rst:6802
#: ../../../AMDGPUUsage.rst:6813 ../../../AMDGPUUsage.rst:6816
#: ../../../AMDGPUUsage.rst:6856 ../../../AMDGPUUsage.rst:6884
#: ../../../AMDGPUUsage.rst:6887 ../../../AMDGPUUsage.rst:6927
#: ../../../AMDGPUUsage.rst:7063 ../../../AMDGPUUsage.rst:7065
#: ../../../AMDGPUUsage.rst:7087 ../../../AMDGPUUsage.rst:7130
#: ../../../AMDGPUUsage.rst:7132 ../../../AMDGPUUsage.rst:7154
#: ../../../AMDGPUUsage.rst:7286 ../../../AMDGPUUsage.rst:7326
#: ../../../AMDGPUUsage.rst:7426 ../../../AMDGPUUsage.rst:7656
#: ../../../AMDGPUUsage.rst:7660 ../../../AMDGPUUsage.rst:7732
#: ../../../AMDGPUUsage.rst:7824 ../../../AMDGPUUsage.rst:7829
#: ../../../AMDGPUUsage.rst:7987 ../../../AMDGPUUsage.rst:8015
#: ../../../AMDGPUUsage.rst:8049 ../../../AMDGPUUsage.rst:8051
#: ../../../AMDGPUUsage.rst:8062 ../../../AMDGPUUsage.rst:8064
#: ../../../AMDGPUUsage.rst:8066 ../../../AMDGPUUsage.rst:8070
#: ../../../AMDGPUUsage.rst:8077 ../../../AMDGPUUsage.rst:8081
#: ../../../AMDGPUUsage.rst:8091 ../../../AMDGPUUsage.rst:8140
#: ../../../AMDGPUUsage.rst:8229 ../../../AMDGPUUsage.rst:8257
#: ../../../AMDGPUUsage.rst:8293 ../../../AMDGPUUsage.rst:8346
#: ../../../AMDGPUUsage.rst:8432 ../../../AMDGPUUsage.rst:8461
#: ../../../AMDGPUUsage.rst:8719 ../../../AMDGPUUsage.rst:8726
#: ../../../AMDGPUUsage.rst:8763 ../../../AMDGPUUsage.rst:8807
#: ../../../AMDGPUUsage.rst:8862 ../../../AMDGPUUsage.rst:8869
#: ../../../AMDGPUUsage.rst:8907 ../../../AMDGPUUsage.rst:8949
#: ../../../AMDGPUUsage.rst:9182 ../../../AMDGPUUsage.rst:9271
#: ../../../AMDGPUUsage.rst:9481 ../../../AMDGPUUsage.rst:9551
#: ../../../AMDGPUUsage.rst:9951 ../../../AMDGPUUsage.rst:9955
#: ../../../AMDGPUUsage.rst:10050 ../../../AMDGPUUsage.rst:10144
#: ../../../AMDGPUUsage.rst:10149 ../../../AMDGPUUsage.rst:10308
#: ../../../AMDGPUUsage.rst:10336 ../../../AMDGPUUsage.rst:10373
#: ../../../AMDGPUUsage.rst:10375 ../../../AMDGPUUsage.rst:10382
#: ../../../AMDGPUUsage.rst:10384 ../../../AMDGPUUsage.rst:10386
#: ../../../AMDGPUUsage.rst:10388 ../../../AMDGPUUsage.rst:10390
#: ../../../AMDGPUUsage.rst:10392 ../../../AMDGPUUsage.rst:10399
#: ../../../AMDGPUUsage.rst:10403 ../../../AMDGPUUsage.rst:10413
#: ../../../AMDGPUUsage.rst:10458 ../../../AMDGPUUsage.rst:10540
#: ../../../AMDGPUUsage.rst:10568 ../../../AMDGPUUsage.rst:10600
#: ../../../AMDGPUUsage.rst:10653 ../../../AMDGPUUsage.rst:10737
#: ../../../AMDGPUUsage.rst:10766 ../../../AMDGPUUsage.rst:11015
#: ../../../AMDGPUUsage.rst:11023 ../../../AMDGPUUsage.rst:11062
#: ../../../AMDGPUUsage.rst:11118 ../../../AMDGPUUsage.rst:11174
#: ../../../AMDGPUUsage.rst:11181 ../../../AMDGPUUsage.rst:11219
#: ../../../AMDGPUUsage.rst:11271 ../../../AMDGPUUsage.rst:11515
#: ../../../AMDGPUUsage.rst:11604 ../../../AMDGPUUsage.rst:11822
#: ../../../AMDGPUUsage.rst:11902 ../../../AMDGPUUsage.rst:12309
#: ../../../AMDGPUUsage.rst:12313 ../../../AMDGPUUsage.rst:12408
#: ../../../AMDGPUUsage.rst:12502 ../../../AMDGPUUsage.rst:12507
#: ../../../AMDGPUUsage.rst:12664 ../../../AMDGPUUsage.rst:12695
#: ../../../AMDGPUUsage.rst:12735 ../../../AMDGPUUsage.rst:12737
#: ../../../AMDGPUUsage.rst:12746 ../../../AMDGPUUsage.rst:12751
#: ../../../AMDGPUUsage.rst:12759 ../../../AMDGPUUsage.rst:12770
#: ../../../AMDGPUUsage.rst:12824 ../../../AMDGPUUsage.rst:12887
#: ../../../AMDGPUUsage.rst:12919 ../../../AMDGPUUsage.rst:12967
#: ../../../AMDGPUUsage.rst:13024 ../../../AMDGPUUsage.rst:13238
#: ../../../AMDGPUUsage.rst:13240 ../../../AMDGPUUsage.rst:13321
#: ../../../AMDGPUUsage.rst:13370 ../../../AMDGPUUsage.rst:13372
#: ../../../AMDGPUUsage.rst:13452 ../../../AMDGPUUsage.rst:13623
#: ../../../AMDGPUUsage.rst:13758 ../../../AMDGPUUsage.rst:13901
#: ../../../AMDGPUUsage.rst:14204 ../../../AMDGPUUsage.rst:14208
#: ../../../AMDGPUUsage.rst:14407 ../../../AMDGPUUsage.rst:14515
#: ../../../AMDGPUUsage.rst:14520 ../../../AMDGPUUsage.rst:14747
#: ../../../AMDGPUUsage.rst:14776 ../../../AMDGPUUsage.rst:14812
#: ../../../AMDGPUUsage.rst:14820 ../../../AMDGPUUsage.rst:14828
#: ../../../AMDGPUUsage.rst:14839 ../../../AMDGPUUsage.rst:14891
#: ../../../AMDGPUUsage.rst:14951 ../../../AMDGPUUsage.rst:14982
#: ../../../AMDGPUUsage.rst:15037 ../../../AMDGPUUsage.rst:15107
#: ../../../AMDGPUUsage.rst:15313 ../../../AMDGPUUsage.rst:15397
#: ../../../AMDGPUUsage.rst:15451 ../../../AMDGPUUsage.rst:15453
#: ../../../AMDGPUUsage.rst:15539 ../../../AMDGPUUsage.rst:15720
#: ../../../AMDGPUUsage.rst:15862 ../../../AMDGPUUsage.rst:16024
#: ../../../AMDGPUUsage.rst:16338 ../../../AMDGPUUsage.rst:16342
#: ../../../AMDGPUUsage.rst:16540 ../../../AMDGPUUsage.rst:16649
#: ../../../AMDGPUUsage.rst:16654 ../../../AMDGPUUsage.rst:16873
#: ../../../AMDGPUUsage.rst:16902 ../../../AMDGPUUsage.rst:16938
#: ../../../AMDGPUUsage.rst:16947 ../../../AMDGPUUsage.rst:16959
#: ../../../AMDGPUUsage.rst:16974 ../../../AMDGPUUsage.rst:17004
#: ../../../AMDGPUUsage.rst:17051 ../../../AMDGPUUsage.rst:17082
#: ../../../AMDGPUUsage.rst:17121 ../../../AMDGPUUsage.rst:17183
#: ../../../AMDGPUUsage.rst:17368 ../../../AMDGPUUsage.rst:17374
#: ../../../AMDGPUUsage.rst:17455 ../../../AMDGPUUsage.rst:17510
#: ../../../AMDGPUUsage.rst:17515 ../../../AMDGPUUsage.rst:17596
#: ../../../AMDGPUUsage.rst:17768 ../../../AMDGPUUsage.rst:17885
#: ../../../AMDGPUUsage.rst:18030 ../../../AMDGPUUsage.rst:18316
#: ../../../AMDGPUUsage.rst:18320 ../../../AMDGPUUsage.rst:18510
#: ../../../AMDGPUUsage.rst:18615 ../../../AMDGPUUsage.rst:18621
msgid "generic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6726 ../../../AMDGPUUsage.rst:6754
#: ../../../AMDGPUUsage.rst:7986 ../../../AMDGPUUsage.rst:8014
#: ../../../AMDGPUUsage.rst:10307 ../../../AMDGPUUsage.rst:10335
#: ../../../AMDGPUUsage.rst:12663 ../../../AMDGPUUsage.rst:12694
#: ../../../AMDGPUUsage.rst:14746 ../../../AMDGPUUsage.rst:14775
#: ../../../AMDGPUUsage.rst:16872 ../../../AMDGPUUsage.rst:16901
msgid "!volatile & !nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:6728 ../../../AMDGPUUsage.rst:7988
#: ../../../AMDGPUUsage.rst:8048 ../../../AMDGPUUsage.rst:10309
#: ../../../AMDGPUUsage.rst:10372 ../../../AMDGPUUsage.rst:12665
#: ../../../AMDGPUUsage.rst:12734 ../../../AMDGPUUsage.rst:14748
#: ../../../AMDGPUUsage.rst:14811 ../../../AMDGPUUsage.rst:16874
#: ../../../AMDGPUUsage.rst:16937
msgid "buffer/global/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6730 ../../../AMDGPUUsage.rst:6758
#: ../../../AMDGPUUsage.rst:7990 ../../../AMDGPUUsage.rst:8018
#: ../../../AMDGPUUsage.rst:10311 ../../../AMDGPUUsage.rst:10340
#: ../../../AMDGPUUsage.rst:12667 ../../../AMDGPUUsage.rst:12698
#: ../../../AMDGPUUsage.rst:14750 ../../../AMDGPUUsage.rst:14779
#: ../../../AMDGPUUsage.rst:16876 ../../../AMDGPUUsage.rst:16905
msgid "!volatile & nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:6732 ../../../AMDGPUUsage.rst:7992
msgid "buffer/global/flat_load glc=1 slc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6735 ../../../AMDGPUUsage.rst:6763
#: ../../../AMDGPUUsage.rst:7995 ../../../AMDGPUUsage.rst:8023
#: ../../../AMDGPUUsage.rst:10316 ../../../AMDGPUUsage.rst:10346
#: ../../../AMDGPUUsage.rst:12674 ../../../AMDGPUUsage.rst:12705
#: ../../../AMDGPUUsage.rst:14755 ../../../AMDGPUUsage.rst:14784
#: ../../../AMDGPUUsage.rst:16881 ../../../AMDGPUUsage.rst:16910
msgid "volatile"
msgstr ""

#: ../../../AMDGPUUsage.rst:6737 ../../../AMDGPUUsage.rst:6791
#: ../../../AMDGPUUsage.rst:7997 ../../../AMDGPUUsage.rst:8050
#: ../../../AMDGPUUsage.rst:8061 ../../../AMDGPUUsage.rst:8063
#: ../../../AMDGPUUsage.rst:8199 ../../../AMDGPUUsage.rst:12736
msgid "buffer/global/flat_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6739 ../../../AMDGPUUsage.rst:6766
#: ../../../AMDGPUUsage.rst:6834 ../../../AMDGPUUsage.rst:6904
#: ../../../AMDGPUUsage.rst:7403 ../../../AMDGPUUsage.rst:7999
#: ../../../AMDGPUUsage.rst:8026 ../../../AMDGPUUsage.rst:8097
#: ../../../AMDGPUUsage.rst:8177 ../../../AMDGPUUsage.rst:8201
#: ../../../AMDGPUUsage.rst:8300 ../../../AMDGPUUsage.rst:8379
#: ../../../AMDGPUUsage.rst:8403 ../../../AMDGPUUsage.rst:9227
#: ../../../AMDGPUUsage.rst:9377 ../../../AMDGPUUsage.rst:9452
#: ../../../AMDGPUUsage.rst:10320 ../../../AMDGPUUsage.rst:10350
#: ../../../AMDGPUUsage.rst:10415 ../../../AMDGPUUsage.rst:10491
#: ../../../AMDGPUUsage.rst:10515 ../../../AMDGPUUsage.rst:10607
#: ../../../AMDGPUUsage.rst:10686 ../../../AMDGPUUsage.rst:10711
#: ../../../AMDGPUUsage.rst:11560 ../../../AMDGPUUsage.rst:11720
#: ../../../AMDGPUUsage.rst:11796 ../../../AMDGPUUsage.rst:12679
#: ../../../AMDGPUUsage.rst:12776 ../../../AMDGPUUsage.rst:12864
msgid "s_waitcnt vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6741 ../../../AMDGPUUsage.rst:6768
#: ../../../AMDGPUUsage.rst:8001 ../../../AMDGPUUsage.rst:8028
#: ../../../AMDGPUUsage.rst:10322 ../../../AMDGPUUsage.rst:10352
#: ../../../AMDGPUUsage.rst:12681 ../../../AMDGPUUsage.rst:12714
#: ../../../AMDGPUUsage.rst:14762 ../../../AMDGPUUsage.rst:14791
#: ../../../AMDGPUUsage.rst:16888 ../../../AMDGPUUsage.rst:16917
msgid "Must happen before any following volatile global/generic load/store."
msgstr ""

#: ../../../AMDGPUUsage.rst:6745 ../../../AMDGPUUsage.rst:6772
#: ../../../AMDGPUUsage.rst:8005 ../../../AMDGPUUsage.rst:8032
#: ../../../AMDGPUUsage.rst:10326 ../../../AMDGPUUsage.rst:10356
#: ../../../AMDGPUUsage.rst:12685 ../../../AMDGPUUsage.rst:12718
#: ../../../AMDGPUUsage.rst:14766 ../../../AMDGPUUsage.rst:14795
#: ../../../AMDGPUUsage.rst:16892 ../../../AMDGPUUsage.rst:16921
msgid ""
"Ensures that volatile operations to different addresses will not be "
"reordered by hardware."
msgstr ""

#: ../../../AMDGPUUsage.rst:6753 ../../../AMDGPUUsage.rst:6780
#: ../../../AMDGPUUsage.rst:6789 ../../../AMDGPUUsage.rst:6798
#: ../../../AMDGPUUsage.rst:6806 ../../../AMDGPUUsage.rst:6812
#: ../../../AMDGPUUsage.rst:6815 ../../../AMDGPUUsage.rst:6883
#: ../../../AMDGPUUsage.rst:6886 ../../../AMDGPUUsage.rst:7062
#: ../../../AMDGPUUsage.rst:7085 ../../../AMDGPUUsage.rst:7129
#: ../../../AMDGPUUsage.rst:7152 ../../../AMDGPUUsage.rst:7285
#: ../../../AMDGPUUsage.rst:7309 ../../../AMDGPUUsage.rst:7655
#: ../../../AMDGPUUsage.rst:7725 ../../../AMDGPUUsage.rst:7823
#: ../../../AMDGPUUsage.rst:7828 ../../../AMDGPUUsage.rst:8013
#: ../../../AMDGPUUsage.rst:8040 ../../../AMDGPUUsage.rst:8056
#: ../../../AMDGPUUsage.rst:8071 ../../../AMDGPUUsage.rst:8082
#: ../../../AMDGPUUsage.rst:8090 ../../../AMDGPUUsage.rst:8119
#: ../../../AMDGPUUsage.rst:8294 ../../../AMDGPUUsage.rst:8325
#: ../../../AMDGPUUsage.rst:8720 ../../../AMDGPUUsage.rst:8757
#: ../../../AMDGPUUsage.rst:8863 ../../../AMDGPUUsage.rst:8901
#: ../../../AMDGPUUsage.rst:9183 ../../../AMDGPUUsage.rst:9250
#: ../../../AMDGPUUsage.rst:9950 ../../../AMDGPUUsage.rst:10039
#: ../../../AMDGPUUsage.rst:10143 ../../../AMDGPUUsage.rst:10148
#: ../../../AMDGPUUsage.rst:10334 ../../../AMDGPUUsage.rst:10364
#: ../../../AMDGPUUsage.rst:10376 ../../../AMDGPUUsage.rst:10393
#: ../../../AMDGPUUsage.rst:10404 ../../../AMDGPUUsage.rst:10412
#: ../../../AMDGPUUsage.rst:10437 ../../../AMDGPUUsage.rst:10601
#: ../../../AMDGPUUsage.rst:10632 ../../../AMDGPUUsage.rst:11017
#: ../../../AMDGPUUsage.rst:11056 ../../../AMDGPUUsage.rst:11175
#: ../../../AMDGPUUsage.rst:11213 ../../../AMDGPUUsage.rst:11516
#: ../../../AMDGPUUsage.rst:11583 ../../../AMDGPUUsage.rst:12308
#: ../../../AMDGPUUsage.rst:12397 ../../../AMDGPUUsage.rst:12501
#: ../../../AMDGPUUsage.rst:12506 ../../../AMDGPUUsage.rst:12693
#: ../../../AMDGPUUsage.rst:12726 ../../../AMDGPUUsage.rst:12742
#: ../../../AMDGPUUsage.rst:12755 ../../../AMDGPUUsage.rst:12763
#: ../../../AMDGPUUsage.rst:12769 ../../../AMDGPUUsage.rst:12797
#: ../../../AMDGPUUsage.rst:12918 ../../../AMDGPUUsage.rst:12945
#: ../../../AMDGPUUsage.rst:13237 ../../../AMDGPUUsage.rst:13285
#: ../../../AMDGPUUsage.rst:13369 ../../../AMDGPUUsage.rst:13416
#: ../../../AMDGPUUsage.rst:13622 ../../../AMDGPUUsage.rst:13700
#: ../../../AMDGPUUsage.rst:14203 ../../../AMDGPUUsage.rst:14314
#: ../../../AMDGPUUsage.rst:14514 ../../../AMDGPUUsage.rst:14519
#: ../../../AMDGPUUsage.rst:14774 ../../../AMDGPUUsage.rst:14803
#: ../../../AMDGPUUsage.rst:14816 ../../../AMDGPUUsage.rst:14824
#: ../../../AMDGPUUsage.rst:14832 ../../../AMDGPUUsage.rst:14838
#: ../../../AMDGPUUsage.rst:14865 ../../../AMDGPUUsage.rst:14981
#: ../../../AMDGPUUsage.rst:15013 ../../../AMDGPUUsage.rst:15312
#: ../../../AMDGPUUsage.rst:15359 ../../../AMDGPUUsage.rst:15450
#: ../../../AMDGPUUsage.rst:15501 ../../../AMDGPUUsage.rst:15719
#: ../../../AMDGPUUsage.rst:15801 ../../../AMDGPUUsage.rst:16337
#: ../../../AMDGPUUsage.rst:16447 ../../../AMDGPUUsage.rst:16648
#: ../../../AMDGPUUsage.rst:16653 ../../../AMDGPUUsage.rst:16900
#: ../../../AMDGPUUsage.rst:16929 ../../../AMDGPUUsage.rst:16943
#: ../../../AMDGPUUsage.rst:16955 ../../../AMDGPUUsage.rst:16967
#: ../../../AMDGPUUsage.rst:16973 ../../../AMDGPUUsage.rst:16988
#: ../../../AMDGPUUsage.rst:17081 ../../../AMDGPUUsage.rst:17109
#: ../../../AMDGPUUsage.rst:17367 ../../../AMDGPUUsage.rst:17421
#: ../../../AMDGPUUsage.rst:17509 ../../../AMDGPUUsage.rst:17562
#: ../../../AMDGPUUsage.rst:17767 ../../../AMDGPUUsage.rst:17841
#: ../../../AMDGPUUsage.rst:18315 ../../../AMDGPUUsage.rst:18421
#: ../../../AMDGPUUsage.rst:18614 ../../../AMDGPUUsage.rst:18620
msgid "local"
msgstr ""

#: ../../../AMDGPUUsage.rst:6753 ../../../AMDGPUUsage.rst:8013
#: ../../../AMDGPUUsage.rst:8060 ../../../AMDGPUUsage.rst:8123
#: ../../../AMDGPUUsage.rst:10334 ../../../AMDGPUUsage.rst:10380
#: ../../../AMDGPUUsage.rst:10441 ../../../AMDGPUUsage.rst:12693
#: ../../../AMDGPUUsage.rst:12742 ../../../AMDGPUUsage.rst:12797
#: ../../../AMDGPUUsage.rst:14774 ../../../AMDGPUUsage.rst:14816
#: ../../../AMDGPUUsage.rst:14865 ../../../AMDGPUUsage.rst:16900
#: ../../../AMDGPUUsage.rst:16943 ../../../AMDGPUUsage.rst:16988
msgid "ds_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6754 ../../../AMDGPUUsage.rst:6780
#: ../../../AMDGPUUsage.rst:8014 ../../../AMDGPUUsage.rst:8040
#: ../../../AMDGPUUsage.rst:10335 ../../../AMDGPUUsage.rst:10364
#: ../../../AMDGPUUsage.rst:12694 ../../../AMDGPUUsage.rst:12726
#: ../../../AMDGPUUsage.rst:14775 ../../../AMDGPUUsage.rst:14803
#: ../../../AMDGPUUsage.rst:16901 ../../../AMDGPUUsage.rst:16929
msgid "store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6756 ../../../AMDGPUUsage.rst:6765
#: ../../../AMDGPUUsage.rst:6793 ../../../AMDGPUUsage.rst:7084
#: ../../../AMDGPUUsage.rst:7127 ../../../AMDGPUUsage.rst:8016
#: ../../../AMDGPUUsage.rst:8025 ../../../AMDGPUUsage.rst:8065
#: ../../../AMDGPUUsage.rst:8069 ../../../AMDGPUUsage.rst:8718
#: ../../../AMDGPUUsage.rst:8756 ../../../AMDGPUUsage.rst:8805
#: ../../../AMDGPUUsage.rst:8860 ../../../AMDGPUUsage.rst:10338
#: ../../../AMDGPUUsage.rst:10385 ../../../AMDGPUUsage.rst:11015
#: ../../../AMDGPUUsage.rst:12696 ../../../AMDGPUUsage.rst:12750
#: ../../../AMDGPUUsage.rst:13284 ../../../AMDGPUUsage.rst:13367
#: ../../../AMDGPUUsage.rst:14777 ../../../AMDGPUUsage.rst:14819
#: ../../../AMDGPUUsage.rst:15355 ../../../AMDGPUUsage.rst:15445
#: ../../../AMDGPUUsage.rst:16903 ../../../AMDGPUUsage.rst:16951
#: ../../../AMDGPUUsage.rst:17417 ../../../AMDGPUUsage.rst:17504
msgid "buffer/global/flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6760 ../../../AMDGPUUsage.rst:8020
msgid "buffer/global/flat_store glc=1 slc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6780 ../../../AMDGPUUsage.rst:6798
#: ../../../AMDGPUUsage.rst:7085 ../../../AMDGPUUsage.rst:8040
#: ../../../AMDGPUUsage.rst:8075 ../../../AMDGPUUsage.rst:8724
#: ../../../AMDGPUUsage.rst:8761 ../../../AMDGPUUsage.rst:10364
#: ../../../AMDGPUUsage.rst:10397 ../../../AMDGPUUsage.rst:11021
#: ../../../AMDGPUUsage.rst:11060 ../../../AMDGPUUsage.rst:12726
#: ../../../AMDGPUUsage.rst:12755 ../../../AMDGPUUsage.rst:13319
#: ../../../AMDGPUUsage.rst:14803 ../../../AMDGPUUsage.rst:14824
#: ../../../AMDGPUUsage.rst:15395 ../../../AMDGPUUsage.rst:16929
#: ../../../AMDGPUUsage.rst:16955 ../../../AMDGPUUsage.rst:17453
msgid "ds_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6781 ../../../AMDGPUUsage.rst:8041
#: ../../../AMDGPUUsage.rst:10365 ../../../AMDGPUUsage.rst:12727
#: ../../../AMDGPUUsage.rst:14804 ../../../AMDGPUUsage.rst:16930
msgid "**Unordered Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6783 ../../../AMDGPUUsage.rst:6788
#: ../../../AMDGPUUsage.rst:6791 ../../../AMDGPUUsage.rst:6811
#: ../../../AMDGPUUsage.rst:6814 ../../../AMDGPUUsage.rst:6815
#: ../../../AMDGPUUsage.rst:6832 ../../../AMDGPUUsage.rst:6856
#: ../../../AMDGPUUsage.rst:7654 ../../../AMDGPUUsage.rst:7659
#: ../../../AMDGPUUsage.rst:7725 ../../../AMDGPUUsage.rst:7731
#: ../../../AMDGPUUsage.rst:8043 ../../../AMDGPUUsage.rst:8048
#: ../../../AMDGPUUsage.rst:8050 ../../../AMDGPUUsage.rst:8056
#: ../../../AMDGPUUsage.rst:8061 ../../../AMDGPUUsage.rst:8063
#: ../../../AMDGPUUsage.rst:8089 ../../../AMDGPUUsage.rst:8092
#: ../../../AMDGPUUsage.rst:8119 ../../../AMDGPUUsage.rst:8140
#: ../../../AMDGPUUsage.rst:8175 ../../../AMDGPUUsage.rst:8199
#: ../../../AMDGPUUsage.rst:8229 ../../../AMDGPUUsage.rst:8257
#: ../../../AMDGPUUsage.rst:9949 ../../../AMDGPUUsage.rst:9954
#: ../../../AMDGPUUsage.rst:10039 ../../../AMDGPUUsage.rst:10049
#: ../../../AMDGPUUsage.rst:10367 ../../../AMDGPUUsage.rst:10372
#: ../../../AMDGPUUsage.rst:10374 ../../../AMDGPUUsage.rst:10376
#: ../../../AMDGPUUsage.rst:10381 ../../../AMDGPUUsage.rst:10383
#: ../../../AMDGPUUsage.rst:10411 ../../../AMDGPUUsage.rst:10414
#: ../../../AMDGPUUsage.rst:10437 ../../../AMDGPUUsage.rst:10458
#: ../../../AMDGPUUsage.rst:10489 ../../../AMDGPUUsage.rst:10513
#: ../../../AMDGPUUsage.rst:10540 ../../../AMDGPUUsage.rst:10568
#: ../../../AMDGPUUsage.rst:12307 ../../../AMDGPUUsage.rst:12312
#: ../../../AMDGPUUsage.rst:12397 ../../../AMDGPUUsage.rst:12407
#: ../../../AMDGPUUsage.rst:12729 ../../../AMDGPUUsage.rst:12734
#: ../../../AMDGPUUsage.rst:12736 ../../../AMDGPUUsage.rst:12742
#: ../../../AMDGPUUsage.rst:12745 ../../../AMDGPUUsage.rst:12768
#: ../../../AMDGPUUsage.rst:12771 ../../../AMDGPUUsage.rst:12797
#: ../../../AMDGPUUsage.rst:12824 ../../../AMDGPUUsage.rst:12859
#: ../../../AMDGPUUsage.rst:12887 ../../../AMDGPUUsage.rst:14202
#: ../../../AMDGPUUsage.rst:14207 ../../../AMDGPUUsage.rst:14314
#: ../../../AMDGPUUsage.rst:14406 ../../../AMDGPUUsage.rst:14806
#: ../../../AMDGPUUsage.rst:14811 ../../../AMDGPUUsage.rst:14816
#: ../../../AMDGPUUsage.rst:14837 ../../../AMDGPUUsage.rst:14840
#: ../../../AMDGPUUsage.rst:14865 ../../../AMDGPUUsage.rst:14891
#: ../../../AMDGPUUsage.rst:14924 ../../../AMDGPUUsage.rst:14951
#: ../../../AMDGPUUsage.rst:16336 ../../../AMDGPUUsage.rst:16341
#: ../../../AMDGPUUsage.rst:16447 ../../../AMDGPUUsage.rst:16539
#: ../../../AMDGPUUsage.rst:16932 ../../../AMDGPUUsage.rst:16937
#: ../../../AMDGPUUsage.rst:16943 ../../../AMDGPUUsage.rst:16972
#: ../../../AMDGPUUsage.rst:16975 ../../../AMDGPUUsage.rst:16988
#: ../../../AMDGPUUsage.rst:17004 ../../../AMDGPUUsage.rst:17024
#: ../../../AMDGPUUsage.rst:17051 ../../../AMDGPUUsage.rst:18314
#: ../../../AMDGPUUsage.rst:18319 ../../../AMDGPUUsage.rst:18421
#: ../../../AMDGPUUsage.rst:18509
msgid "load atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6783 ../../../AMDGPUUsage.rst:6784
#: ../../../AMDGPUUsage.rst:6785 ../../../AMDGPUUsage.rst:8043
#: ../../../AMDGPUUsage.rst:8044 ../../../AMDGPUUsage.rst:8045
#: ../../../AMDGPUUsage.rst:10367 ../../../AMDGPUUsage.rst:10368
#: ../../../AMDGPUUsage.rst:10369 ../../../AMDGPUUsage.rst:12729
#: ../../../AMDGPUUsage.rst:12730 ../../../AMDGPUUsage.rst:12731
#: ../../../AMDGPUUsage.rst:14806 ../../../AMDGPUUsage.rst:14807
#: ../../../AMDGPUUsage.rst:14808 ../../../AMDGPUUsage.rst:16932
#: ../../../AMDGPUUsage.rst:16933 ../../../AMDGPUUsage.rst:16934
msgid "*any*"
msgstr ""

#: ../../../AMDGPUUsage.rst:6783 ../../../AMDGPUUsage.rst:6784
#: ../../../AMDGPUUsage.rst:8043 ../../../AMDGPUUsage.rst:8044
#: ../../../AMDGPUUsage.rst:10367 ../../../AMDGPUUsage.rst:10368
#: ../../../AMDGPUUsage.rst:12729 ../../../AMDGPUUsage.rst:12730
#: ../../../AMDGPUUsage.rst:14806 ../../../AMDGPUUsage.rst:14807
#: ../../../AMDGPUUsage.rst:16932 ../../../AMDGPUUsage.rst:16933
msgid "*Same as non-atomic*."
msgstr ""

#: ../../../AMDGPUUsage.rst:6784 ../../../AMDGPUUsage.rst:6793
#: ../../../AMDGPUUsage.rst:6798 ../../../AMDGPUUsage.rst:7061
#: ../../../AMDGPUUsage.rst:7064 ../../../AMDGPUUsage.rst:7085
#: ../../../AMDGPUUsage.rst:7086 ../../../AMDGPUUsage.rst:7822
#: ../../../AMDGPUUsage.rst:8044 ../../../AMDGPUUsage.rst:8065
#: ../../../AMDGPUUsage.rst:8069 ../../../AMDGPUUsage.rst:8071
#: ../../../AMDGPUUsage.rst:8718 ../../../AMDGPUUsage.rst:8720
#: ../../../AMDGPUUsage.rst:8725 ../../../AMDGPUUsage.rst:8757
#: ../../../AMDGPUUsage.rst:8762 ../../../AMDGPUUsage.rst:8806
#: ../../../AMDGPUUsage.rst:10142 ../../../AMDGPUUsage.rst:10368
#: ../../../AMDGPUUsage.rst:10385 ../../../AMDGPUUsage.rst:10387
#: ../../../AMDGPUUsage.rst:10389 ../../../AMDGPUUsage.rst:10391
#: ../../../AMDGPUUsage.rst:10393 ../../../AMDGPUUsage.rst:11014
#: ../../../AMDGPUUsage.rst:11017 ../../../AMDGPUUsage.rst:11022
#: ../../../AMDGPUUsage.rst:11056 ../../../AMDGPUUsage.rst:11061
#: ../../../AMDGPUUsage.rst:11117 ../../../AMDGPUUsage.rst:12500
#: ../../../AMDGPUUsage.rst:12730 ../../../AMDGPUUsage.rst:12750
#: ../../../AMDGPUUsage.rst:12755 ../../../AMDGPUUsage.rst:13236
#: ../../../AMDGPUUsage.rst:13239 ../../../AMDGPUUsage.rst:13285
#: ../../../AMDGPUUsage.rst:13320 ../../../AMDGPUUsage.rst:14513
#: ../../../AMDGPUUsage.rst:14807 ../../../AMDGPUUsage.rst:14819
#: ../../../AMDGPUUsage.rst:14824 ../../../AMDGPUUsage.rst:15311
#: ../../../AMDGPUUsage.rst:15314 ../../../AMDGPUUsage.rst:15359
#: ../../../AMDGPUUsage.rst:15396 ../../../AMDGPUUsage.rst:16647
#: ../../../AMDGPUUsage.rst:16933 ../../../AMDGPUUsage.rst:16946
#: ../../../AMDGPUUsage.rst:16955 ../../../AMDGPUUsage.rst:17366
#: ../../../AMDGPUUsage.rst:17373 ../../../AMDGPUUsage.rst:17421
#: ../../../AMDGPUUsage.rst:17454 ../../../AMDGPUUsage.rst:18613
msgid "store atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6785 ../../../AMDGPUUsage.rst:6801
#: ../../../AMDGPUUsage.rst:6806 ../../../AMDGPUUsage.rst:6882
#: ../../../AMDGPUUsage.rst:6885 ../../../AMDGPUUsage.rst:6886
#: ../../../AMDGPUUsage.rst:6903 ../../../AMDGPUUsage.rst:6927
#: ../../../AMDGPUUsage.rst:7128 ../../../AMDGPUUsage.rst:7131
#: ../../../AMDGPUUsage.rst:7152 ../../../AMDGPUUsage.rst:7153
#: ../../../AMDGPUUsage.rst:7284 ../../../AMDGPUUsage.rst:7287
#: ../../../AMDGPUUsage.rst:7309 ../../../AMDGPUUsage.rst:7326
#: ../../../AMDGPUUsage.rst:7363 ../../../AMDGPUUsage.rst:7426
#: ../../../AMDGPUUsage.rst:7827 ../../../AMDGPUUsage.rst:8045
#: ../../../AMDGPUUsage.rst:8076 ../../../AMDGPUUsage.rst:8080
#: ../../../AMDGPUUsage.rst:8082 ../../../AMDGPUUsage.rst:8292
#: ../../../AMDGPUUsage.rst:8294 ../../../AMDGPUUsage.rst:8299
#: ../../../AMDGPUUsage.rst:8325 ../../../AMDGPUUsage.rst:8346
#: ../../../AMDGPUUsage.rst:8378 ../../../AMDGPUUsage.rst:8402
#: ../../../AMDGPUUsage.rst:8432 ../../../AMDGPUUsage.rst:8461
#: ../../../AMDGPUUsage.rst:8861 ../../../AMDGPUUsage.rst:8863
#: ../../../AMDGPUUsage.rst:8868 ../../../AMDGPUUsage.rst:8901
#: ../../../AMDGPUUsage.rst:8906 ../../../AMDGPUUsage.rst:8948
#: ../../../AMDGPUUsage.rst:9181 ../../../AMDGPUUsage.rst:9183
#: ../../../AMDGPUUsage.rst:9188 ../../../AMDGPUUsage.rst:9250
#: ../../../AMDGPUUsage.rst:9271 ../../../AMDGPUUsage.rst:9335
#: ../../../AMDGPUUsage.rst:9400 ../../../AMDGPUUsage.rst:9481
#: ../../../AMDGPUUsage.rst:9551 ../../../AMDGPUUsage.rst:10147
#: ../../../AMDGPUUsage.rst:10369 ../../../AMDGPUUsage.rst:10398
#: ../../../AMDGPUUsage.rst:10402 ../../../AMDGPUUsage.rst:10404
#: ../../../AMDGPUUsage.rst:10599 ../../../AMDGPUUsage.rst:10601
#: ../../../AMDGPUUsage.rst:10606 ../../../AMDGPUUsage.rst:10632
#: ../../../AMDGPUUsage.rst:10653 ../../../AMDGPUUsage.rst:10685
#: ../../../AMDGPUUsage.rst:10709 ../../../AMDGPUUsage.rst:10737
#: ../../../AMDGPUUsage.rst:10766 ../../../AMDGPUUsage.rst:11173
#: ../../../AMDGPUUsage.rst:11175 ../../../AMDGPUUsage.rst:11180
#: ../../../AMDGPUUsage.rst:11213 ../../../AMDGPUUsage.rst:11218
#: ../../../AMDGPUUsage.rst:11270 ../../../AMDGPUUsage.rst:11514
#: ../../../AMDGPUUsage.rst:11516 ../../../AMDGPUUsage.rst:11521
#: ../../../AMDGPUUsage.rst:11583 ../../../AMDGPUUsage.rst:11604
#: ../../../AMDGPUUsage.rst:11668 ../../../AMDGPUUsage.rst:11743
#: ../../../AMDGPUUsage.rst:11822 ../../../AMDGPUUsage.rst:11902
#: ../../../AMDGPUUsage.rst:12505 ../../../AMDGPUUsage.rst:12731
#: ../../../AMDGPUUsage.rst:12758 ../../../AMDGPUUsage.rst:12763
#: ../../../AMDGPUUsage.rst:12917 ../../../AMDGPUUsage.rst:12920
#: ../../../AMDGPUUsage.rst:12945 ../../../AMDGPUUsage.rst:12967
#: ../../../AMDGPUUsage.rst:12996 ../../../AMDGPUUsage.rst:13024
#: ../../../AMDGPUUsage.rst:13368 ../../../AMDGPUUsage.rst:13371
#: ../../../AMDGPUUsage.rst:13416 ../../../AMDGPUUsage.rst:13451
#: ../../../AMDGPUUsage.rst:13621 ../../../AMDGPUUsage.rst:13624
#: ../../../AMDGPUUsage.rst:13700 ../../../AMDGPUUsage.rst:13758
#: ../../../AMDGPUUsage.rst:13829 ../../../AMDGPUUsage.rst:13901
#: ../../../AMDGPUUsage.rst:14518 ../../../AMDGPUUsage.rst:14808
#: ../../../AMDGPUUsage.rst:14827 ../../../AMDGPUUsage.rst:14832
#: ../../../AMDGPUUsage.rst:14980 ../../../AMDGPUUsage.rst:14983
#: ../../../AMDGPUUsage.rst:15013 ../../../AMDGPUUsage.rst:15037
#: ../../../AMDGPUUsage.rst:15075 ../../../AMDGPUUsage.rst:15107
#: ../../../AMDGPUUsage.rst:15449 ../../../AMDGPUUsage.rst:15452
#: ../../../AMDGPUUsage.rst:15501 ../../../AMDGPUUsage.rst:15538
#: ../../../AMDGPUUsage.rst:15718 ../../../AMDGPUUsage.rst:15721
#: ../../../AMDGPUUsage.rst:15801 ../../../AMDGPUUsage.rst:15862
#: ../../../AMDGPUUsage.rst:15941 ../../../AMDGPUUsage.rst:16024
#: ../../../AMDGPUUsage.rst:16652 ../../../AMDGPUUsage.rst:16934
#: ../../../AMDGPUUsage.rst:16958 ../../../AMDGPUUsage.rst:16967
#: ../../../AMDGPUUsage.rst:17080 ../../../AMDGPUUsage.rst:17087
#: ../../../AMDGPUUsage.rst:17109 ../../../AMDGPUUsage.rst:17121
#: ../../../AMDGPUUsage.rst:17146 ../../../AMDGPUUsage.rst:17183
#: ../../../AMDGPUUsage.rst:17508 ../../../AMDGPUUsage.rst:17514
#: ../../../AMDGPUUsage.rst:17562 ../../../AMDGPUUsage.rst:17595
#: ../../../AMDGPUUsage.rst:17766 ../../../AMDGPUUsage.rst:17772
#: ../../../AMDGPUUsage.rst:17841 ../../../AMDGPUUsage.rst:17885
#: ../../../AMDGPUUsage.rst:17951 ../../../AMDGPUUsage.rst:18030
#: ../../../AMDGPUUsage.rst:18619
msgid "atomicrmw"
msgstr ""

#: ../../../AMDGPUUsage.rst:6785 ../../../AMDGPUUsage.rst:8045
#: ../../../AMDGPUUsage.rst:10369 ../../../AMDGPUUsage.rst:12731
#: ../../../AMDGPUUsage.rst:14808 ../../../AMDGPUUsage.rst:16934
msgid "*Same as monotonic atomic*."
msgstr ""

#: ../../../AMDGPUUsage.rst:6786 ../../../AMDGPUUsage.rst:8046
#: ../../../AMDGPUUsage.rst:10370 ../../../AMDGPUUsage.rst:12732
#: ../../../AMDGPUUsage.rst:14809 ../../../AMDGPUUsage.rst:16935
msgid "**Monotonic Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6788 ../../../AMDGPUUsage.rst:6793
#: ../../../AMDGPUUsage.rst:6798 ../../../AMDGPUUsage.rst:6801
#: ../../../AMDGPUUsage.rst:6806 ../../../AMDGPUUsage.rst:6811
#: ../../../AMDGPUUsage.rst:6882 ../../../AMDGPUUsage.rst:6954
#: ../../../AMDGPUUsage.rst:7061 ../../../AMDGPUUsage.rst:7128
#: ../../../AMDGPUUsage.rst:7193 ../../../AMDGPUUsage.rst:7284
#: ../../../AMDGPUUsage.rst:7492 ../../../AMDGPUUsage.rst:7654
#: ../../../AMDGPUUsage.rst:7822 ../../../AMDGPUUsage.rst:7827
#: ../../../AMDGPUUsage.rst:7832 ../../../AMDGPUUsage.rst:8048
#: ../../../AMDGPUUsage.rst:8056 ../../../AMDGPUUsage.rst:8065
#: ../../../AMDGPUUsage.rst:8071 ../../../AMDGPUUsage.rst:8076
#: ../../../AMDGPUUsage.rst:8082 ../../../AMDGPUUsage.rst:8089
#: ../../../AMDGPUUsage.rst:8292 ../../../AMDGPUUsage.rst:8294
#: ../../../AMDGPUUsage.rst:8497 ../../../AMDGPUUsage.rst:8718
#: ../../../AMDGPUUsage.rst:8720 ../../../AMDGPUUsage.rst:8861
#: ../../../AMDGPUUsage.rst:8863 ../../../AMDGPUUsage.rst:9001
#: ../../../AMDGPUUsage.rst:9181 ../../../AMDGPUUsage.rst:9183
#: ../../../AMDGPUUsage.rst:9637 ../../../AMDGPUUsage.rst:9949
#: ../../../AMDGPUUsage.rst:10142 ../../../AMDGPUUsage.rst:10147
#: ../../../AMDGPUUsage.rst:10152 ../../../AMDGPUUsage.rst:10372
#: ../../../AMDGPUUsage.rst:10376 ../../../AMDGPUUsage.rst:10385
#: ../../../AMDGPUUsage.rst:10393 ../../../AMDGPUUsage.rst:10398
#: ../../../AMDGPUUsage.rst:10404 ../../../AMDGPUUsage.rst:10411
#: ../../../AMDGPUUsage.rst:10599 ../../../AMDGPUUsage.rst:10601
#: ../../../AMDGPUUsage.rst:10798 ../../../AMDGPUUsage.rst:11014
#: ../../../AMDGPUUsage.rst:11017 ../../../AMDGPUUsage.rst:11173
#: ../../../AMDGPUUsage.rst:11175 ../../../AMDGPUUsage.rst:11324
#: ../../../AMDGPUUsage.rst:11514 ../../../AMDGPUUsage.rst:11516
#: ../../../AMDGPUUsage.rst:11985 ../../../AMDGPUUsage.rst:12307
#: ../../../AMDGPUUsage.rst:12500 ../../../AMDGPUUsage.rst:12505
#: ../../../AMDGPUUsage.rst:12510 ../../../AMDGPUUsage.rst:12734
#: ../../../AMDGPUUsage.rst:12742 ../../../AMDGPUUsage.rst:12750
#: ../../../AMDGPUUsage.rst:12755 ../../../AMDGPUUsage.rst:12758
#: ../../../AMDGPUUsage.rst:12763 ../../../AMDGPUUsage.rst:12768
#: ../../../AMDGPUUsage.rst:12917 ../../../AMDGPUUsage.rst:13055
#: ../../../AMDGPUUsage.rst:13236 ../../../AMDGPUUsage.rst:13368
#: ../../../AMDGPUUsage.rst:13496 ../../../AMDGPUUsage.rst:13621
#: ../../../AMDGPUUsage.rst:13976 ../../../AMDGPUUsage.rst:14202
#: ../../../AMDGPUUsage.rst:14513 ../../../AMDGPUUsage.rst:14518
#: ../../../AMDGPUUsage.rst:14523 ../../../AMDGPUUsage.rst:14727
#: ../../../AMDGPUUsage.rst:14811 ../../../AMDGPUUsage.rst:14816
#: ../../../AMDGPUUsage.rst:14819 ../../../AMDGPUUsage.rst:14824
#: ../../../AMDGPUUsage.rst:14827 ../../../AMDGPUUsage.rst:14832
#: ../../../AMDGPUUsage.rst:14837 ../../../AMDGPUUsage.rst:14980
#: ../../../AMDGPUUsage.rst:15143 ../../../AMDGPUUsage.rst:15311
#: ../../../AMDGPUUsage.rst:15449 ../../../AMDGPUUsage.rst:15590
#: ../../../AMDGPUUsage.rst:15718 ../../../AMDGPUUsage.rst:16111
#: ../../../AMDGPUUsage.rst:16336 ../../../AMDGPUUsage.rst:16647
#: ../../../AMDGPUUsage.rst:16652 ../../../AMDGPUUsage.rst:16657
#: ../../../AMDGPUUsage.rst:16937 ../../../AMDGPUUsage.rst:16943
#: ../../../AMDGPUUsage.rst:16946 ../../../AMDGPUUsage.rst:16955
#: ../../../AMDGPUUsage.rst:16958 ../../../AMDGPUUsage.rst:16967
#: ../../../AMDGPUUsage.rst:16972 ../../../AMDGPUUsage.rst:17080
#: ../../../AMDGPUUsage.rst:17223 ../../../AMDGPUUsage.rst:17366
#: ../../../AMDGPUUsage.rst:17508 ../../../AMDGPUUsage.rst:17648
#: ../../../AMDGPUUsage.rst:17766 ../../../AMDGPUUsage.rst:18113
#: ../../../AMDGPUUsage.rst:18314 ../../../AMDGPUUsage.rst:18613
#: ../../../AMDGPUUsage.rst:18619 ../../../AMDGPUUsage.rst:18625
msgid "singlethread"
msgstr ""

#: ../../../AMDGPUUsage.rst:6789 ../../../AMDGPUUsage.rst:6794
#: ../../../AMDGPUUsage.rst:6799 ../../../AMDGPUUsage.rst:6802
#: ../../../AMDGPUUsage.rst:6807 ../../../AMDGPUUsage.rst:6812
#: ../../../AMDGPUUsage.rst:6883 ../../../AMDGPUUsage.rst:6955
#: ../../../AMDGPUUsage.rst:7062 ../../../AMDGPUUsage.rst:7129
#: ../../../AMDGPUUsage.rst:7194 ../../../AMDGPUUsage.rst:7285
#: ../../../AMDGPUUsage.rst:7493 ../../../AMDGPUUsage.rst:7655
#: ../../../AMDGPUUsage.rst:7823 ../../../AMDGPUUsage.rst:7828
#: ../../../AMDGPUUsage.rst:7833 ../../../AMDGPUUsage.rst:8049
#: ../../../AMDGPUUsage.rst:8057 ../../../AMDGPUUsage.rst:8066
#: ../../../AMDGPUUsage.rst:8072 ../../../AMDGPUUsage.rst:8077
#: ../../../AMDGPUUsage.rst:8083 ../../../AMDGPUUsage.rst:8090
#: ../../../AMDGPUUsage.rst:8293 ../../../AMDGPUUsage.rst:8295
#: ../../../AMDGPUUsage.rst:8498 ../../../AMDGPUUsage.rst:8719
#: ../../../AMDGPUUsage.rst:8721 ../../../AMDGPUUsage.rst:8862
#: ../../../AMDGPUUsage.rst:8864 ../../../AMDGPUUsage.rst:9002
#: ../../../AMDGPUUsage.rst:9182 ../../../AMDGPUUsage.rst:9184
#: ../../../AMDGPUUsage.rst:9638 ../../../AMDGPUUsage.rst:9950
#: ../../../AMDGPUUsage.rst:10143 ../../../AMDGPUUsage.rst:10148
#: ../../../AMDGPUUsage.rst:10153 ../../../AMDGPUUsage.rst:10373
#: ../../../AMDGPUUsage.rst:10377 ../../../AMDGPUUsage.rst:10386
#: ../../../AMDGPUUsage.rst:10394 ../../../AMDGPUUsage.rst:10399
#: ../../../AMDGPUUsage.rst:10405 ../../../AMDGPUUsage.rst:10412
#: ../../../AMDGPUUsage.rst:10600 ../../../AMDGPUUsage.rst:10602
#: ../../../AMDGPUUsage.rst:10799 ../../../AMDGPUUsage.rst:11015
#: ../../../AMDGPUUsage.rst:11018 ../../../AMDGPUUsage.rst:11174
#: ../../../AMDGPUUsage.rst:11176 ../../../AMDGPUUsage.rst:11325
#: ../../../AMDGPUUsage.rst:11515 ../../../AMDGPUUsage.rst:11517
#: ../../../AMDGPUUsage.rst:11986 ../../../AMDGPUUsage.rst:12308
#: ../../../AMDGPUUsage.rst:12501 ../../../AMDGPUUsage.rst:12506
#: ../../../AMDGPUUsage.rst:12511 ../../../AMDGPUUsage.rst:12735
#: ../../../AMDGPUUsage.rst:12743 ../../../AMDGPUUsage.rst:12751
#: ../../../AMDGPUUsage.rst:12756 ../../../AMDGPUUsage.rst:12759
#: ../../../AMDGPUUsage.rst:12764 ../../../AMDGPUUsage.rst:12769
#: ../../../AMDGPUUsage.rst:12918 ../../../AMDGPUUsage.rst:13056
#: ../../../AMDGPUUsage.rst:13237 ../../../AMDGPUUsage.rst:13369
#: ../../../AMDGPUUsage.rst:13497 ../../../AMDGPUUsage.rst:13622
#: ../../../AMDGPUUsage.rst:13977 ../../../AMDGPUUsage.rst:14203
#: ../../../AMDGPUUsage.rst:14514 ../../../AMDGPUUsage.rst:14519
#: ../../../AMDGPUUsage.rst:14524 ../../../AMDGPUUsage.rst:14726
#: ../../../AMDGPUUsage.rst:14812 ../../../AMDGPUUsage.rst:14817
#: ../../../AMDGPUUsage.rst:14820 ../../../AMDGPUUsage.rst:14825
#: ../../../AMDGPUUsage.rst:14828 ../../../AMDGPUUsage.rst:14833
#: ../../../AMDGPUUsage.rst:14838 ../../../AMDGPUUsage.rst:14981
#: ../../../AMDGPUUsage.rst:15144 ../../../AMDGPUUsage.rst:15312
#: ../../../AMDGPUUsage.rst:15450 ../../../AMDGPUUsage.rst:15591
#: ../../../AMDGPUUsage.rst:15719 ../../../AMDGPUUsage.rst:16112
#: ../../../AMDGPUUsage.rst:16337 ../../../AMDGPUUsage.rst:16648
#: ../../../AMDGPUUsage.rst:16653 ../../../AMDGPUUsage.rst:16658
#: ../../../AMDGPUUsage.rst:16938 ../../../AMDGPUUsage.rst:16944
#: ../../../AMDGPUUsage.rst:16947 ../../../AMDGPUUsage.rst:16956
#: ../../../AMDGPUUsage.rst:16959 ../../../AMDGPUUsage.rst:16968
#: ../../../AMDGPUUsage.rst:16973 ../../../AMDGPUUsage.rst:17081
#: ../../../AMDGPUUsage.rst:17224 ../../../AMDGPUUsage.rst:17367
#: ../../../AMDGPUUsage.rst:17509 ../../../AMDGPUUsage.rst:17649
#: ../../../AMDGPUUsage.rst:17767 ../../../AMDGPUUsage.rst:18114
#: ../../../AMDGPUUsage.rst:18315 ../../../AMDGPUUsage.rst:18614
#: ../../../AMDGPUUsage.rst:18620 ../../../AMDGPUUsage.rst:18626
msgid "wavefront"
msgstr ""

#: ../../../AMDGPUUsage.rst:6790 ../../../AMDGPUUsage.rst:6795
#: ../../../AMDGPUUsage.rst:6800 ../../../AMDGPUUsage.rst:6803
#: ../../../AMDGPUUsage.rst:6808 ../../../AMDGPUUsage.rst:6814
#: ../../../AMDGPUUsage.rst:6815 ../../../AMDGPUUsage.rst:6885
#: ../../../AMDGPUUsage.rst:6886 ../../../AMDGPUUsage.rst:6956
#: ../../../AMDGPUUsage.rst:7064 ../../../AMDGPUUsage.rst:7085
#: ../../../AMDGPUUsage.rst:7131 ../../../AMDGPUUsage.rst:7152
#: ../../../AMDGPUUsage.rst:7195 ../../../AMDGPUUsage.rst:7287
#: ../../../AMDGPUUsage.rst:7309 ../../../AMDGPUUsage.rst:7326
#: ../../../AMDGPUUsage.rst:7494 ../../../AMDGPUUsage.rst:7659
#: ../../../AMDGPUUsage.rst:7725 ../../../AMDGPUUsage.rst:7824
#: ../../../AMDGPUUsage.rst:7829 ../../../AMDGPUUsage.rst:7834
#: ../../../AMDGPUUsage.rst:8050 ../../../AMDGPUUsage.rst:8058
#: ../../../AMDGPUUsage.rst:8067 ../../../AMDGPUUsage.rst:8073
#: ../../../AMDGPUUsage.rst:8078 ../../../AMDGPUUsage.rst:8084
#: ../../../AMDGPUUsage.rst:8092 ../../../AMDGPUUsage.rst:8119
#: ../../../AMDGPUUsage.rst:8140 ../../../AMDGPUUsage.rst:8299
#: ../../../AMDGPUUsage.rst:8325 ../../../AMDGPUUsage.rst:8346
#: ../../../AMDGPUUsage.rst:8499 ../../../AMDGPUUsage.rst:8725
#: ../../../AMDGPUUsage.rst:8757 ../../../AMDGPUUsage.rst:8868
#: ../../../AMDGPUUsage.rst:8901 ../../../AMDGPUUsage.rst:9003
#: ../../../AMDGPUUsage.rst:9188 ../../../AMDGPUUsage.rst:9250
#: ../../../AMDGPUUsage.rst:9271 ../../../AMDGPUUsage.rst:9639
#: ../../../AMDGPUUsage.rst:9954 ../../../AMDGPUUsage.rst:10039
#: ../../../AMDGPUUsage.rst:10144 ../../../AMDGPUUsage.rst:10149
#: ../../../AMDGPUUsage.rst:10154 ../../../AMDGPUUsage.rst:10374
#: ../../../AMDGPUUsage.rst:10378 ../../../AMDGPUUsage.rst:10387
#: ../../../AMDGPUUsage.rst:10395 ../../../AMDGPUUsage.rst:10400
#: ../../../AMDGPUUsage.rst:10406 ../../../AMDGPUUsage.rst:10414
#: ../../../AMDGPUUsage.rst:10437 ../../../AMDGPUUsage.rst:10458
#: ../../../AMDGPUUsage.rst:10606 ../../../AMDGPUUsage.rst:10632
#: ../../../AMDGPUUsage.rst:10653 ../../../AMDGPUUsage.rst:10800
#: ../../../AMDGPUUsage.rst:11022 ../../../AMDGPUUsage.rst:11056
#: ../../../AMDGPUUsage.rst:11180 ../../../AMDGPUUsage.rst:11213
#: ../../../AMDGPUUsage.rst:11326 ../../../AMDGPUUsage.rst:11521
#: ../../../AMDGPUUsage.rst:11583 ../../../AMDGPUUsage.rst:11604
#: ../../../AMDGPUUsage.rst:11987 ../../../AMDGPUUsage.rst:12312
#: ../../../AMDGPUUsage.rst:12397 ../../../AMDGPUUsage.rst:12502
#: ../../../AMDGPUUsage.rst:12507 ../../../AMDGPUUsage.rst:12512
#: ../../../AMDGPUUsage.rst:12736 ../../../AMDGPUUsage.rst:12744
#: ../../../AMDGPUUsage.rst:12752 ../../../AMDGPUUsage.rst:12757
#: ../../../AMDGPUUsage.rst:12760 ../../../AMDGPUUsage.rst:12765
#: ../../../AMDGPUUsage.rst:12771 ../../../AMDGPUUsage.rst:12797
#: ../../../AMDGPUUsage.rst:12824 ../../../AMDGPUUsage.rst:12920
#: ../../../AMDGPUUsage.rst:12945 ../../../AMDGPUUsage.rst:12967
#: ../../../AMDGPUUsage.rst:13057 ../../../AMDGPUUsage.rst:13239
#: ../../../AMDGPUUsage.rst:13285 ../../../AMDGPUUsage.rst:13371
#: ../../../AMDGPUUsage.rst:13416 ../../../AMDGPUUsage.rst:13498
#: ../../../AMDGPUUsage.rst:13624 ../../../AMDGPUUsage.rst:13700
#: ../../../AMDGPUUsage.rst:13758 ../../../AMDGPUUsage.rst:13978
#: ../../../AMDGPUUsage.rst:14207 ../../../AMDGPUUsage.rst:14314
#: ../../../AMDGPUUsage.rst:14515 ../../../AMDGPUUsage.rst:14520
#: ../../../AMDGPUUsage.rst:14525 ../../../AMDGPUUsage.rst:14725
#: ../../../AMDGPUUsage.rst:14813 ../../../AMDGPUUsage.rst:14818
#: ../../../AMDGPUUsage.rst:14821 ../../../AMDGPUUsage.rst:14826
#: ../../../AMDGPUUsage.rst:14829 ../../../AMDGPUUsage.rst:14834
#: ../../../AMDGPUUsage.rst:14840 ../../../AMDGPUUsage.rst:14865
#: ../../../AMDGPUUsage.rst:14891 ../../../AMDGPUUsage.rst:14983
#: ../../../AMDGPUUsage.rst:15013 ../../../AMDGPUUsage.rst:15037
#: ../../../AMDGPUUsage.rst:15145 ../../../AMDGPUUsage.rst:15314
#: ../../../AMDGPUUsage.rst:15359 ../../../AMDGPUUsage.rst:15452
#: ../../../AMDGPUUsage.rst:15501 ../../../AMDGPUUsage.rst:15592
#: ../../../AMDGPUUsage.rst:15721 ../../../AMDGPUUsage.rst:15801
#: ../../../AMDGPUUsage.rst:15862 ../../../AMDGPUUsage.rst:16113
#: ../../../AMDGPUUsage.rst:16341 ../../../AMDGPUUsage.rst:16447
#: ../../../AMDGPUUsage.rst:16649 ../../../AMDGPUUsage.rst:16654
#: ../../../AMDGPUUsage.rst:16659 ../../../AMDGPUUsage.rst:16939
#: ../../../AMDGPUUsage.rst:16945 ../../../AMDGPUUsage.rst:16948
#: ../../../AMDGPUUsage.rst:16957 ../../../AMDGPUUsage.rst:16960
#: ../../../AMDGPUUsage.rst:16969 ../../../AMDGPUUsage.rst:16975
#: ../../../AMDGPUUsage.rst:16988 ../../../AMDGPUUsage.rst:17004
#: ../../../AMDGPUUsage.rst:17087 ../../../AMDGPUUsage.rst:17109
#: ../../../AMDGPUUsage.rst:17121 ../../../AMDGPUUsage.rst:17225
#: ../../../AMDGPUUsage.rst:17373 ../../../AMDGPUUsage.rst:17421
#: ../../../AMDGPUUsage.rst:17514 ../../../AMDGPUUsage.rst:17562
#: ../../../AMDGPUUsage.rst:17650 ../../../AMDGPUUsage.rst:17772
#: ../../../AMDGPUUsage.rst:17841 ../../../AMDGPUUsage.rst:17885
#: ../../../AMDGPUUsage.rst:18115 ../../../AMDGPUUsage.rst:18319
#: ../../../AMDGPUUsage.rst:18421 ../../../AMDGPUUsage.rst:18615
#: ../../../AMDGPUUsage.rst:18621 ../../../AMDGPUUsage.rst:18627
msgid "workgroup"
msgstr ""

#: ../../../AMDGPUUsage.rst:6788 ../../../AMDGPUUsage.rst:6811
#: ../../../AMDGPUUsage.rst:8089 ../../../AMDGPUUsage.rst:10411
#: ../../../AMDGPUUsage.rst:12768 ../../../AMDGPUUsage.rst:14837
#: ../../../AMDGPUUsage.rst:16972
msgid "buffer/global/ds/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6791 ../../../AMDGPUUsage.rst:6796
#: ../../../AMDGPUUsage.rst:6804 ../../../AMDGPUUsage.rst:6832
#: ../../../AMDGPUUsage.rst:6856 ../../../AMDGPUUsage.rst:6903
#: ../../../AMDGPUUsage.rst:6927 ../../../AMDGPUUsage.rst:6988
#: ../../../AMDGPUUsage.rst:7086 ../../../AMDGPUUsage.rst:7153
#: ../../../AMDGPUUsage.rst:7227 ../../../AMDGPUUsage.rst:7363
#: ../../../AMDGPUUsage.rst:7426 ../../../AMDGPUUsage.rst:7563
#: ../../../AMDGPUUsage.rst:7731 ../../../AMDGPUUsage.rst:7825
#: ../../../AMDGPUUsage.rst:7830 ../../../AMDGPUUsage.rst:7835
#: ../../../AMDGPUUsage.rst:8061 ../../../AMDGPUUsage.rst:8068
#: ../../../AMDGPUUsage.rst:8079 ../../../AMDGPUUsage.rst:8175
#: ../../../AMDGPUUsage.rst:8229 ../../../AMDGPUUsage.rst:8378
#: ../../../AMDGPUUsage.rst:8432 ../../../AMDGPUUsage.rst:8565
#: ../../../AMDGPUUsage.rst:8762 ../../../AMDGPUUsage.rst:8906
#: ../../../AMDGPUUsage.rst:9052 ../../../AMDGPUUsage.rst:9335
#: ../../../AMDGPUUsage.rst:9481 ../../../AMDGPUUsage.rst:9749
#: ../../../AMDGPUUsage.rst:10049 ../../../AMDGPUUsage.rst:10145
#: ../../../AMDGPUUsage.rst:10150 ../../../AMDGPUUsage.rst:10155
#: ../../../AMDGPUUsage.rst:10381 ../../../AMDGPUUsage.rst:10389
#: ../../../AMDGPUUsage.rst:10401 ../../../AMDGPUUsage.rst:10489
#: ../../../AMDGPUUsage.rst:10540 ../../../AMDGPUUsage.rst:10685
#: ../../../AMDGPUUsage.rst:10737 ../../../AMDGPUUsage.rst:10866
#: ../../../AMDGPUUsage.rst:11061 ../../../AMDGPUUsage.rst:11218
#: ../../../AMDGPUUsage.rst:11375 ../../../AMDGPUUsage.rst:11668
#: ../../../AMDGPUUsage.rst:11822 ../../../AMDGPUUsage.rst:12097
#: ../../../AMDGPUUsage.rst:12407 ../../../AMDGPUUsage.rst:12503
#: ../../../AMDGPUUsage.rst:12508 ../../../AMDGPUUsage.rst:12513
#: ../../../AMDGPUUsage.rst:12745 ../../../AMDGPUUsage.rst:12753
#: ../../../AMDGPUUsage.rst:12761 ../../../AMDGPUUsage.rst:12859
#: ../../../AMDGPUUsage.rst:12887 ../../../AMDGPUUsage.rst:12996
#: ../../../AMDGPUUsage.rst:13024 ../../../AMDGPUUsage.rst:13145
#: ../../../AMDGPUUsage.rst:13320 ../../../AMDGPUUsage.rst:13451
#: ../../../AMDGPUUsage.rst:13559 ../../../AMDGPUUsage.rst:13829
#: ../../../AMDGPUUsage.rst:13901 ../../../AMDGPUUsage.rst:14100
#: ../../../AMDGPUUsage.rst:14406 ../../../AMDGPUUsage.rst:14516
#: ../../../AMDGPUUsage.rst:14521 ../../../AMDGPUUsage.rst:14526
#: ../../../AMDGPUUsage.rst:14724 ../../../AMDGPUUsage.rst:14814
#: ../../../AMDGPUUsage.rst:14822 ../../../AMDGPUUsage.rst:14830
#: ../../../AMDGPUUsage.rst:14924 ../../../AMDGPUUsage.rst:14951
#: ../../../AMDGPUUsage.rst:15075 ../../../AMDGPUUsage.rst:15107
#: ../../../AMDGPUUsage.rst:15229 ../../../AMDGPUUsage.rst:15396
#: ../../../AMDGPUUsage.rst:15538 ../../../AMDGPUUsage.rst:15650
#: ../../../AMDGPUUsage.rst:15941 ../../../AMDGPUUsage.rst:16024
#: ../../../AMDGPUUsage.rst:16229 ../../../AMDGPUUsage.rst:16539
#: ../../../AMDGPUUsage.rst:16650 ../../../AMDGPUUsage.rst:16655
#: ../../../AMDGPUUsage.rst:16660 ../../../AMDGPUUsage.rst:16941
#: ../../../AMDGPUUsage.rst:16950 ../../../AMDGPUUsage.rst:16962
#: ../../../AMDGPUUsage.rst:17025 ../../../AMDGPUUsage.rst:17052
#: ../../../AMDGPUUsage.rst:17147 ../../../AMDGPUUsage.rst:17184
#: ../../../AMDGPUUsage.rst:17291 ../../../AMDGPUUsage.rst:17454
#: ../../../AMDGPUUsage.rst:17595 ../../../AMDGPUUsage.rst:17704
#: ../../../AMDGPUUsage.rst:17951 ../../../AMDGPUUsage.rst:18030
#: ../../../AMDGPUUsage.rst:18215 ../../../AMDGPUUsage.rst:18510
#: ../../../AMDGPUUsage.rst:18617 ../../../AMDGPUUsage.rst:18623
#: ../../../AMDGPUUsage.rst:18629
msgid "agent"
msgstr ""

#: ../../../AMDGPUUsage.rst:6792 ../../../AMDGPUUsage.rst:6797
#: ../../../AMDGPUUsage.rst:6805 ../../../AMDGPUUsage.rst:6833
#: ../../../AMDGPUUsage.rst:6857 ../../../AMDGPUUsage.rst:6904
#: ../../../AMDGPUUsage.rst:6928 ../../../AMDGPUUsage.rst:6989
#: ../../../AMDGPUUsage.rst:7087 ../../../AMDGPUUsage.rst:7154
#: ../../../AMDGPUUsage.rst:7228 ../../../AMDGPUUsage.rst:7364
#: ../../../AMDGPUUsage.rst:7427 ../../../AMDGPUUsage.rst:7564
#: ../../../AMDGPUUsage.rst:7732 ../../../AMDGPUUsage.rst:7826
#: ../../../AMDGPUUsage.rst:7831 ../../../AMDGPUUsage.rst:7836
#: ../../../AMDGPUUsage.rst:8063 ../../../AMDGPUUsage.rst:8069
#: ../../../AMDGPUUsage.rst:8080 ../../../AMDGPUUsage.rst:8199
#: ../../../AMDGPUUsage.rst:8257 ../../../AMDGPUUsage.rst:8402
#: ../../../AMDGPUUsage.rst:8461 ../../../AMDGPUUsage.rst:8638
#: ../../../AMDGPUUsage.rst:8806 ../../../AMDGPUUsage.rst:8948
#: ../../../AMDGPUUsage.rst:9109 ../../../AMDGPUUsage.rst:9400
#: ../../../AMDGPUUsage.rst:9551 ../../../AMDGPUUsage.rst:9840
#: ../../../AMDGPUUsage.rst:10050 ../../../AMDGPUUsage.rst:10146
#: ../../../AMDGPUUsage.rst:10151 ../../../AMDGPUUsage.rst:10156
#: ../../../AMDGPUUsage.rst:10383 ../../../AMDGPUUsage.rst:10391
#: ../../../AMDGPUUsage.rst:10402 ../../../AMDGPUUsage.rst:10513
#: ../../../AMDGPUUsage.rst:10568 ../../../AMDGPUUsage.rst:10709
#: ../../../AMDGPUUsage.rst:10766 ../../../AMDGPUUsage.rst:10939
#: ../../../AMDGPUUsage.rst:11117 ../../../AMDGPUUsage.rst:11270
#: ../../../AMDGPUUsage.rst:11445 ../../../AMDGPUUsage.rst:11743
#: ../../../AMDGPUUsage.rst:11902 ../../../AMDGPUUsage.rst:12201
#: ../../../AMDGPUUsage.rst:12408 ../../../AMDGPUUsage.rst:12504
#: ../../../AMDGPUUsage.rst:12509 ../../../AMDGPUUsage.rst:12514
#: ../../../AMDGPUUsage.rst:12746 ../../../AMDGPUUsage.rst:12754
#: ../../../AMDGPUUsage.rst:12762 ../../../AMDGPUUsage.rst:12860
#: ../../../AMDGPUUsage.rst:12888 ../../../AMDGPUUsage.rst:12997
#: ../../../AMDGPUUsage.rst:13025 ../../../AMDGPUUsage.rst:13146
#: ../../../AMDGPUUsage.rst:13321 ../../../AMDGPUUsage.rst:13452
#: ../../../AMDGPUUsage.rst:13560 ../../../AMDGPUUsage.rst:13830
#: ../../../AMDGPUUsage.rst:13902 ../../../AMDGPUUsage.rst:14101
#: ../../../AMDGPUUsage.rst:14407 ../../../AMDGPUUsage.rst:14517
#: ../../../AMDGPUUsage.rst:14522 ../../../AMDGPUUsage.rst:14527
#: ../../../AMDGPUUsage.rst:14723 ../../../AMDGPUUsage.rst:14815
#: ../../../AMDGPUUsage.rst:14823 ../../../AMDGPUUsage.rst:14831
#: ../../../AMDGPUUsage.rst:14925 ../../../AMDGPUUsage.rst:14952
#: ../../../AMDGPUUsage.rst:15076 ../../../AMDGPUUsage.rst:15108
#: ../../../AMDGPUUsage.rst:15397 ../../../AMDGPUUsage.rst:15539
#: ../../../AMDGPUUsage.rst:15651 ../../../AMDGPUUsage.rst:15942
#: ../../../AMDGPUUsage.rst:16025 ../../../AMDGPUUsage.rst:16230
#: ../../../AMDGPUUsage.rst:16540 ../../../AMDGPUUsage.rst:16651
#: ../../../AMDGPUUsage.rst:16656 ../../../AMDGPUUsage.rst:16661
#: ../../../AMDGPUUsage.rst:16942 ../../../AMDGPUUsage.rst:16951
#: ../../../AMDGPUUsage.rst:16963 ../../../AMDGPUUsage.rst:17026
#: ../../../AMDGPUUsage.rst:17053 ../../../AMDGPUUsage.rst:17148
#: ../../../AMDGPUUsage.rst:17185 ../../../AMDGPUUsage.rst:17292
#: ../../../AMDGPUUsage.rst:17455 ../../../AMDGPUUsage.rst:17596
#: ../../../AMDGPUUsage.rst:17705 ../../../AMDGPUUsage.rst:17952
#: ../../../AMDGPUUsage.rst:18031 ../../../AMDGPUUsage.rst:18216
#: ../../../AMDGPUUsage.rst:18511 ../../../AMDGPUUsage.rst:18618
#: ../../../AMDGPUUsage.rst:18624 ../../../AMDGPUUsage.rst:18630
msgid "system"
msgstr ""

#: ../../../AMDGPUUsage.rst:6801 ../../../AMDGPUUsage.rst:7151
#: ../../../AMDGPUUsage.rst:7192 ../../../AMDGPUUsage.rst:8076
#: ../../../AMDGPUUsage.rst:8080 ../../../AMDGPUUsage.rst:8292
#: ../../../AMDGPUUsage.rst:8861 ../../../AMDGPUUsage.rst:8900
#: ../../../AMDGPUUsage.rst:8947 ../../../AMDGPUUsage.rst:9000
#: ../../../AMDGPUUsage.rst:9181 ../../../AMDGPUUsage.rst:10398
#: ../../../AMDGPUUsage.rst:10599 ../../../AMDGPUUsage.rst:11173
#: ../../../AMDGPUUsage.rst:11514 ../../../AMDGPUUsage.rst:12758
#: ../../../AMDGPUUsage.rst:13415 ../../../AMDGPUUsage.rst:13495
#: ../../../AMDGPUUsage.rst:14827 ../../../AMDGPUUsage.rst:15497
#: ../../../AMDGPUUsage.rst:15586 ../../../AMDGPUUsage.rst:16963
#: ../../../AMDGPUUsage.rst:17558 ../../../AMDGPUUsage.rst:17644
msgid "buffer/global/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6806 ../../../AMDGPUUsage.rst:7152
#: ../../../AMDGPUUsage.rst:7309 ../../../AMDGPUUsage.rst:8086
#: ../../../AMDGPUUsage.rst:8298 ../../../AMDGPUUsage.rst:8329
#: ../../../AMDGPUUsage.rst:8867 ../../../AMDGPUUsage.rst:8905
#: ../../../AMDGPUUsage.rst:9187 ../../../AMDGPUUsage.rst:9254
#: ../../../AMDGPUUsage.rst:10408 ../../../AMDGPUUsage.rst:10605
#: ../../../AMDGPUUsage.rst:10636 ../../../AMDGPUUsage.rst:11179
#: ../../../AMDGPUUsage.rst:11217 ../../../AMDGPUUsage.rst:11520
#: ../../../AMDGPUUsage.rst:11587 ../../../AMDGPUUsage.rst:12763
#: ../../../AMDGPUUsage.rst:12945 ../../../AMDGPUUsage.rst:13450
#: ../../../AMDGPUUsage.rst:13734 ../../../AMDGPUUsage.rst:14832
#: ../../../AMDGPUUsage.rst:15013 ../../../AMDGPUUsage.rst:15537
#: ../../../AMDGPUUsage.rst:15838 ../../../AMDGPUUsage.rst:16967
#: ../../../AMDGPUUsage.rst:17109 ../../../AMDGPUUsage.rst:17594
#: ../../../AMDGPUUsage.rst:17874
msgid "ds_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6809 ../../../AMDGPUUsage.rst:8087
#: ../../../AMDGPUUsage.rst:10409 ../../../AMDGPUUsage.rst:12766
#: ../../../AMDGPUUsage.rst:14835 ../../../AMDGPUUsage.rst:16970
msgid "**Acquire Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6814 ../../../AMDGPUUsage.rst:14924
#: ../../../AMDGPUUsage.rst:16975 ../../../AMDGPUUsage.rst:17024
msgid "buffer/global_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6815
msgid "ds/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6816 ../../../AMDGPUUsage.rst:6887
#: ../../../AMDGPUUsage.rst:6956 ../../../AMDGPUUsage.rst:7064
#: ../../../AMDGPUUsage.rst:7131 ../../../AMDGPUUsage.rst:7195
#: ../../../AMDGPUUsage.rst:7287 ../../../AMDGPUUsage.rst:7310
#: ../../../AMDGPUUsage.rst:7326 ../../../AMDGPUUsage.rst:7347
#: ../../../AMDGPUUsage.rst:7494 ../../../AMDGPUUsage.rst:7659
#: ../../../AMDGPUUsage.rst:8124 ../../../AMDGPUUsage.rst:8330
#: ../../../AMDGPUUsage.rst:9255 ../../../AMDGPUUsage.rst:10442
#: ../../../AMDGPUUsage.rst:10637 ../../../AMDGPUUsage.rst:11588
#: ../../../AMDGPUUsage.rst:12798 ../../../AMDGPUUsage.rst:12946
#: ../../../AMDGPUUsage.rst:13735
msgid "s_waitcnt lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6818 ../../../AMDGPUUsage.rst:6889
#: ../../../AMDGPUUsage.rst:7066 ../../../AMDGPUUsage.rst:7133
#: ../../../AMDGPUUsage.rst:7289 ../../../AMDGPUUsage.rst:7312
#: ../../../AMDGPUUsage.rst:7328 ../../../AMDGPUUsage.rst:7349
#: ../../../AMDGPUUsage.rst:8126 ../../../AMDGPUUsage.rst:8332
#: ../../../AMDGPUUsage.rst:9257 ../../../AMDGPUUsage.rst:10444
#: ../../../AMDGPUUsage.rst:10639 ../../../AMDGPUUsage.rst:11590
#: ../../../AMDGPUUsage.rst:12800 ../../../AMDGPUUsage.rst:12818
#: ../../../AMDGPUUsage.rst:12948 ../../../AMDGPUUsage.rst:13287
#: ../../../AMDGPUUsage.rst:13418 ../../../AMDGPUUsage.rst:13702
#: ../../../AMDGPUUsage.rst:13737 ../../../AMDGPUUsage.rst:14868
#: ../../../AMDGPUUsage.rst:15016 ../../../AMDGPUUsage.rst:15365
#: ../../../AMDGPUUsage.rst:15807 ../../../AMDGPUUsage.rst:15841
#: ../../../AMDGPUUsage.rst:16991 ../../../AMDGPUUsage.rst:17112
#: ../../../AMDGPUUsage.rst:17425 ../../../AMDGPUUsage.rst:17845
#: ../../../AMDGPUUsage.rst:17877
msgid "If OpenCL, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:6819 ../../../AMDGPUUsage.rst:6890
#: ../../../AMDGPUUsage.rst:6975 ../../../AMDGPUUsage.rst:7049
#: ../../../AMDGPUUsage.rst:7313 ../../../AMDGPUUsage.rst:7350
#: ../../../AMDGPUUsage.rst:7514 ../../../AMDGPUUsage.rst:7638
#: ../../../AMDGPUUsage.rst:8108 ../../../AMDGPUUsage.rst:8127
#: ../../../AMDGPUUsage.rst:8333 ../../../AMDGPUUsage.rst:8628
#: ../../../AMDGPUUsage.rst:8702 ../../../AMDGPUUsage.rst:9258
#: ../../../AMDGPUUsage.rst:9676 ../../../AMDGPUUsage.rst:9826
#: ../../../AMDGPUUsage.rst:9931 ../../../AMDGPUUsage.rst:10426
#: ../../../AMDGPUUsage.rst:10445 ../../../AMDGPUUsage.rst:10640
#: ../../../AMDGPUUsage.rst:10929 ../../../AMDGPUUsage.rst:11002
#: ../../../AMDGPUUsage.rst:11591 ../../../AMDGPUUsage.rst:12024
#: ../../../AMDGPUUsage.rst:12187 ../../../AMDGPUUsage.rst:12291
#: ../../../AMDGPUUsage.rst:13224 ../../../AMDGPUUsage.rst:14027
#: ../../../AMDGPUUsage.rst:14186 ../../../AMDGPUUsage.rst:16156
#: ../../../AMDGPUUsage.rst:16320 ../../../AMDGPUUsage.rst:16981
#: ../../../AMDGPUUsage.rst:16992 ../../../AMDGPUUsage.rst:17012
#: ../../../AMDGPUUsage.rst:17103 ../../../AMDGPUUsage.rst:18154
#: ../../../AMDGPUUsage.rst:18298
msgid ""
"Must happen before any following global/generic load/load atomic/store/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6825 ../../../AMDGPUUsage.rst:7356
#: ../../../AMDGPUUsage.rst:8159 ../../../AMDGPUUsage.rst:9319
#: ../../../AMDGPUUsage.rst:10473 ../../../AMDGPUUsage.rst:11652
#: ../../../AMDGPUUsage.rst:12843 ../../../AMDGPUUsage.rst:14908
#: ../../../AMDGPUUsage.rst:17017
msgid ""
"Ensures any following global data read is no older than a local load atomic "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:6832 ../../../AMDGPUUsage.rst:8092
#: ../../../AMDGPUUsage.rst:8175 ../../../AMDGPUUsage.rst:12771
msgid "buffer/global_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6836 ../../../AMDGPUUsage.rst:6862
#: ../../../AMDGPUUsage.rst:6906 ../../../AMDGPUUsage.rst:6933
#: ../../../AMDGPUUsage.rst:7405 ../../../AMDGPUUsage.rst:7471
#: ../../../AMDGPUUsage.rst:8179 ../../../AMDGPUUsage.rst:8237
#: ../../../AMDGPUUsage.rst:8381 ../../../AMDGPUUsage.rst:8440
#: ../../../AMDGPUUsage.rst:9379 ../../../AMDGPUUsage.rst:9530
msgid "Must happen before following buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:6839 ../../../AMDGPUUsage.rst:8182
#: ../../../AMDGPUUsage.rst:8206 ../../../AMDGPUUsage.rst:10496
#: ../../../AMDGPUUsage.rst:10520
msgid "Ensures the load has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6844 ../../../AMDGPUUsage.rst:6870
#: ../../../AMDGPUUsage.rst:6915 ../../../AMDGPUUsage.rst:6942
#: ../../../AMDGPUUsage.rst:7047 ../../../AMDGPUUsage.rst:7414
#: ../../../AMDGPUUsage.rst:7480 ../../../AMDGPUUsage.rst:7636
#: ../../../AMDGPUUsage.rst:8104 ../../../AMDGPUUsage.rst:8166
#: ../../../AMDGPUUsage.rst:8187 ../../../AMDGPUUsage.rst:8245
#: ../../../AMDGPUUsage.rst:8311 ../../../AMDGPUUsage.rst:8369
#: ../../../AMDGPUUsage.rst:8390 ../../../AMDGPUUsage.rst:8449
#: ../../../AMDGPUUsage.rst:8556 ../../../AMDGPUUsage.rst:8626
#: ../../../AMDGPUUsage.rst:9241 ../../../AMDGPUUsage.rst:9326
#: ../../../AMDGPUUsage.rst:9388 ../../../AMDGPUUsage.rst:9539
#: ../../../AMDGPUUsage.rst:9740 ../../../AMDGPUUsage.rst:9824
msgid "buffer_wbinvl1_vol"
msgstr ""

#: ../../../AMDGPUUsage.rst:6846 ../../../AMDGPUUsage.rst:6872
#: ../../../AMDGPUUsage.rst:6917 ../../../AMDGPUUsage.rst:6944
#: ../../../AMDGPUUsage.rst:7416 ../../../AMDGPUUsage.rst:7482
#: ../../../AMDGPUUsage.rst:8189 ../../../AMDGPUUsage.rst:8214
#: ../../../AMDGPUUsage.rst:8247 ../../../AMDGPUUsage.rst:8277
#: ../../../AMDGPUUsage.rst:8315 ../../../AMDGPUUsage.rst:8392
#: ../../../AMDGPUUsage.rst:8417 ../../../AMDGPUUsage.rst:8451
#: ../../../AMDGPUUsage.rst:8482 ../../../AMDGPUUsage.rst:9390
#: ../../../AMDGPUUsage.rst:9466 ../../../AMDGPUUsage.rst:9541
#: ../../../AMDGPUUsage.rst:9622 ../../../AMDGPUUsage.rst:10503
#: ../../../AMDGPUUsage.rst:10527 ../../../AMDGPUUsage.rst:10558
#: ../../../AMDGPUUsage.rst:10586 ../../../AMDGPUUsage.rst:10622
#: ../../../AMDGPUUsage.rst:10699 ../../../AMDGPUUsage.rst:10724
#: ../../../AMDGPUUsage.rst:10756 ../../../AMDGPUUsage.rst:10785
#: ../../../AMDGPUUsage.rst:11733 ../../../AMDGPUUsage.rst:11809
#: ../../../AMDGPUUsage.rst:11892 ../../../AMDGPUUsage.rst:11972
#: ../../../AMDGPUUsage.rst:12877 ../../../AMDGPUUsage.rst:12907
#: ../../../AMDGPUUsage.rst:13014 ../../../AMDGPUUsage.rst:13045
#: ../../../AMDGPUUsage.rst:13891 ../../../AMDGPUUsage.rst:13966
#: ../../../AMDGPUUsage.rst:14941 ../../../AMDGPUUsage.rst:14970
#: ../../../AMDGPUUsage.rst:15097 ../../../AMDGPUUsage.rst:15133
#: ../../../AMDGPUUsage.rst:16014 ../../../AMDGPUUsage.rst:16101
#: ../../../AMDGPUUsage.rst:17041 ../../../AMDGPUUsage.rst:17070
#: ../../../AMDGPUUsage.rst:17173 ../../../AMDGPUUsage.rst:17213
#: ../../../AMDGPUUsage.rst:18020 ../../../AMDGPUUsage.rst:18103
msgid ""
"Must happen before any following global/generic load/load atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6851 ../../../AMDGPUUsage.rst:6877
#: ../../../AMDGPUUsage.rst:6922 ../../../AMDGPUUsage.rst:6949
#: ../../../AMDGPUUsage.rst:7054 ../../../AMDGPUUsage.rst:7421
#: ../../../AMDGPUUsage.rst:7487 ../../../AMDGPUUsage.rst:8194
#: ../../../AMDGPUUsage.rst:8252 ../../../AMDGPUUsage.rst:8320
#: ../../../AMDGPUUsage.rst:8397 ../../../AMDGPUUsage.rst:8456
#: ../../../AMDGPUUsage.rst:8633 ../../../AMDGPUUsage.rst:9395
#: ../../../AMDGPUUsage.rst:9546 ../../../AMDGPUUsage.rst:10508
#: ../../../AMDGPUUsage.rst:10563 ../../../AMDGPUUsage.rst:10627
#: ../../../AMDGPUUsage.rst:10704 ../../../AMDGPUUsage.rst:10761
#: ../../../AMDGPUUsage.rst:10934 ../../../AMDGPUUsage.rst:11007
#: ../../../AMDGPUUsage.rst:11738 ../../../AMDGPUUsage.rst:11897
#: ../../../AMDGPUUsage.rst:12882 ../../../AMDGPUUsage.rst:12912
#: ../../../AMDGPUUsage.rst:13019 ../../../AMDGPUUsage.rst:13050
#: ../../../AMDGPUUsage.rst:13229 ../../../AMDGPUUsage.rst:13896
#: ../../../AMDGPUUsage.rst:13971 ../../../AMDGPUUsage.rst:14946
#: ../../../AMDGPUUsage.rst:14975 ../../../AMDGPUUsage.rst:15102
#: ../../../AMDGPUUsage.rst:15138 ../../../AMDGPUUsage.rst:16019
#: ../../../AMDGPUUsage.rst:16106 ../../../AMDGPUUsage.rst:17046
#: ../../../AMDGPUUsage.rst:17075 ../../../AMDGPUUsage.rst:17178
#: ../../../AMDGPUUsage.rst:17218 ../../../AMDGPUUsage.rst:18025
#: ../../../AMDGPUUsage.rst:18108
msgid "Ensures that following loads will not see stale global data."
msgstr ""

#: ../../../AMDGPUUsage.rst:6856 ../../../AMDGPUUsage.rst:8140
#: ../../../AMDGPUUsage.rst:8229 ../../../AMDGPUUsage.rst:8257
#: ../../../AMDGPUUsage.rst:12824
msgid "flat_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6857 ../../../AMDGPUUsage.rst:6928
#: ../../../AMDGPUUsage.rst:7466 ../../../AMDGPUUsage.rst:8230
#: ../../../AMDGPUUsage.rst:8258 ../../../AMDGPUUsage.rst:8433
#: ../../../AMDGPUUsage.rst:8462 ../../../AMDGPUUsage.rst:9523
#: ../../../AMDGPUUsage.rst:9603 ../../../AMDGPUUsage.rst:10541
#: ../../../AMDGPUUsage.rst:10569 ../../../AMDGPUUsage.rst:10738
#: ../../../AMDGPUUsage.rst:10767 ../../../AMDGPUUsage.rst:11874
#: ../../../AMDGPUUsage.rst:11954 ../../../AMDGPUUsage.rst:12891
msgid "s_waitcnt vmcnt(0) & lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6860 ../../../AMDGPUUsage.rst:8235
#: ../../../AMDGPUUsage.rst:8263 ../../../AMDGPUUsage.rst:10546
#: ../../../AMDGPUUsage.rst:10574 ../../../AMDGPUUsage.rst:12894
msgid "If OpenCL omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6865 ../../../AMDGPUUsage.rst:8240
#: ../../../AMDGPUUsage.rst:10551
msgid "Ensures the flat_load has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6882 ../../../AMDGPUUsage.rst:7128
#: ../../../AMDGPUUsage.rst:7284 ../../../AMDGPUUsage.rst:12917
#: ../../../AMDGPUUsage.rst:13368 ../../../AMDGPUUsage.rst:13621
#: ../../../AMDGPUUsage.rst:14980 ../../../AMDGPUUsage.rst:15449
#: ../../../AMDGPUUsage.rst:15718 ../../../AMDGPUUsage.rst:17085
#: ../../../AMDGPUUsage.rst:17513 ../../../AMDGPUUsage.rst:17771
msgid "buffer/global/ds/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6885 ../../../AMDGPUUsage.rst:6903
#: ../../../AMDGPUUsage.rst:7307 ../../../AMDGPUUsage.rst:7402
#: ../../../AMDGPUUsage.rst:8299 ../../../AMDGPUUsage.rst:8378
#: ../../../AMDGPUUsage.rst:8402 ../../../AMDGPUUsage.rst:9226
#: ../../../AMDGPUUsage.rst:9376 ../../../AMDGPUUsage.rst:9451
#: ../../../AMDGPUUsage.rst:10606 ../../../AMDGPUUsage.rst:10685
#: ../../../AMDGPUUsage.rst:11559 ../../../AMDGPUUsage.rst:11719
#: ../../../AMDGPUUsage.rst:12920 ../../../AMDGPUUsage.rst:12996
#: ../../../AMDGPUUsage.rst:13675 ../../../AMDGPUUsage.rst:13873
#: ../../../AMDGPUUsage.rst:14983 ../../../AMDGPUUsage.rst:15075
#: ../../../AMDGPUUsage.rst:15771 ../../../AMDGPUUsage.rst:15991
#: ../../../AMDGPUUsage.rst:17092 ../../../AMDGPUUsage.rst:17151
#: ../../../AMDGPUUsage.rst:17823 ../../../AMDGPUUsage.rst:17997
msgid "buffer/global_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6886
msgid "ds/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6896 ../../../AMDGPUUsage.rst:8362
#: ../../../AMDGPUUsage.rst:10669 ../../../AMDGPUUsage.rst:12980
#: ../../../AMDGPUUsage.rst:15059
msgid ""
"Ensures any following global data read is no older than a local atomicrmw "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:6909 ../../../AMDGPUUsage.rst:6936
#: ../../../AMDGPUUsage.rst:7408 ../../../AMDGPUUsage.rst:7474
#: ../../../AMDGPUUsage.rst:8306 ../../../AMDGPUUsage.rst:8384
#: ../../../AMDGPUUsage.rst:8443 ../../../AMDGPUUsage.rst:9382
#: ../../../AMDGPUUsage.rst:9533 ../../../AMDGPUUsage.rst:10613
#: ../../../AMDGPUUsage.rst:10691 ../../../AMDGPUUsage.rst:10748
#: ../../../AMDGPUUsage.rst:11725 ../../../AMDGPUUsage.rst:11884
msgid "Ensures the atomicrmw has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6927 ../../../AMDGPUUsage.rst:7346
#: ../../../AMDGPUUsage.rst:7465 ../../../AMDGPUUsage.rst:8346
#: ../../../AMDGPUUsage.rst:8432 ../../../AMDGPUUsage.rst:8461
#: ../../../AMDGPUUsage.rst:9303 ../../../AMDGPUUsage.rst:9522
#: ../../../AMDGPUUsage.rst:9602 ../../../AMDGPUUsage.rst:10653
#: ../../../AMDGPUUsage.rst:10737 ../../../AMDGPUUsage.rst:11636
#: ../../../AMDGPUUsage.rst:11873 ../../../AMDGPUUsage.rst:12967
#: ../../../AMDGPUUsage.rst:13024 ../../../AMDGPUUsage.rst:13802
#: ../../../AMDGPUUsage.rst:13945 ../../../AMDGPUUsage.rst:15037
#: ../../../AMDGPUUsage.rst:15107 ../../../AMDGPUUsage.rst:15906
#: ../../../AMDGPUUsage.rst:16073 ../../../AMDGPUUsage.rst:17125
#: ../../../AMDGPUUsage.rst:17187 ../../../AMDGPUUsage.rst:17929
#: ../../../AMDGPUUsage.rst:18075
msgid "flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6931 ../../../AMDGPUUsage.rst:7156
#: ../../../AMDGPUUsage.rst:7366 ../../../AMDGPUUsage.rst:7429
#: ../../../AMDGPUUsage.rst:7469 ../../../AMDGPUUsage.rst:8151
#: ../../../AMDGPUUsage.rst:8353 ../../../AMDGPUUsage.rst:8438
#: ../../../AMDGPUUsage.rst:8467 ../../../AMDGPUUsage.rst:8731
#: ../../../AMDGPUUsage.rst:8874 ../../../AMDGPUUsage.rst:8911
#: ../../../AMDGPUUsage.rst:8963 ../../../AMDGPUUsage.rst:9194
#: ../../../AMDGPUUsage.rst:9277 ../../../AMDGPUUsage.rst:9309
#: ../../../AMDGPUUsage.rst:9340 ../../../AMDGPUUsage.rst:9415
#: ../../../AMDGPUUsage.rst:9486 ../../../AMDGPUUsage.rst:9528
#: ../../../AMDGPUUsage.rst:9566 ../../../AMDGPUUsage.rst:9608
#: ../../../AMDGPUUsage.rst:10465 ../../../AMDGPUUsage.rst:10660
#: ../../../AMDGPUUsage.rst:10743 ../../../AMDGPUUsage.rst:10772
#: ../../../AMDGPUUsage.rst:11028 ../../../AMDGPUUsage.rst:11186
#: ../../../AMDGPUUsage.rst:11233 ../../../AMDGPUUsage.rst:11285
#: ../../../AMDGPUUsage.rst:11527 ../../../AMDGPUUsage.rst:11610
#: ../../../AMDGPUUsage.rst:11642 ../../../AMDGPUUsage.rst:11683
#: ../../../AMDGPUUsage.rst:11758 ../../../AMDGPUUsage.rst:11837
#: ../../../AMDGPUUsage.rst:11879 ../../../AMDGPUUsage.rst:11917
#: ../../../AMDGPUUsage.rst:11959 ../../../AMDGPUUsage.rst:12834
#: ../../../AMDGPUUsage.rst:12973 ../../../AMDGPUUsage.rst:13028
#: ../../../AMDGPUUsage.rst:13242 ../../../AMDGPUUsage.rst:13374
#: ../../../AMDGPUUsage.rst:13454 ../../../AMDGPUUsage.rst:13627
#: ../../../AMDGPUUsage.rst:13761 ../../../AMDGPUUsage.rst:13809
#: ../../../AMDGPUUsage.rst:13832 ../../../AMDGPUUsage.rst:13904
#: ../../../AMDGPUUsage.rst:13949
msgid "If OpenCL, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6954 ../../../AMDGPUUsage.rst:6956
#: ../../../AMDGPUUsage.rst:6988 ../../../AMDGPUUsage.rst:7193
#: ../../../AMDGPUUsage.rst:7195 ../../../AMDGPUUsage.rst:7227
#: ../../../AMDGPUUsage.rst:7492 ../../../AMDGPUUsage.rst:7494
#: ../../../AMDGPUUsage.rst:7563 ../../../AMDGPUUsage.rst:7832
#: ../../../AMDGPUUsage.rst:8497 ../../../AMDGPUUsage.rst:8499
#: ../../../AMDGPUUsage.rst:8565 ../../../AMDGPUUsage.rst:8638
#: ../../../AMDGPUUsage.rst:9001 ../../../AMDGPUUsage.rst:9003
#: ../../../AMDGPUUsage.rst:9052 ../../../AMDGPUUsage.rst:9109
#: ../../../AMDGPUUsage.rst:9637 ../../../AMDGPUUsage.rst:9639
#: ../../../AMDGPUUsage.rst:9749 ../../../AMDGPUUsage.rst:9840
#: ../../../AMDGPUUsage.rst:10152 ../../../AMDGPUUsage.rst:10798
#: ../../../AMDGPUUsage.rst:10800 ../../../AMDGPUUsage.rst:10866
#: ../../../AMDGPUUsage.rst:10939 ../../../AMDGPUUsage.rst:11324
#: ../../../AMDGPUUsage.rst:11326 ../../../AMDGPUUsage.rst:11375
#: ../../../AMDGPUUsage.rst:11445 ../../../AMDGPUUsage.rst:11985
#: ../../../AMDGPUUsage.rst:11987 ../../../AMDGPUUsage.rst:12097
#: ../../../AMDGPUUsage.rst:12201 ../../../AMDGPUUsage.rst:12510
#: ../../../AMDGPUUsage.rst:13055 ../../../AMDGPUUsage.rst:13057
#: ../../../AMDGPUUsage.rst:13145 ../../../AMDGPUUsage.rst:13496
#: ../../../AMDGPUUsage.rst:13498 ../../../AMDGPUUsage.rst:13559
#: ../../../AMDGPUUsage.rst:13976 ../../../AMDGPUUsage.rst:13978
#: ../../../AMDGPUUsage.rst:14100 ../../../AMDGPUUsage.rst:14523
#: ../../../AMDGPUUsage.rst:15143 ../../../AMDGPUUsage.rst:15145
#: ../../../AMDGPUUsage.rst:15229 ../../../AMDGPUUsage.rst:15590
#: ../../../AMDGPUUsage.rst:15592 ../../../AMDGPUUsage.rst:15650
#: ../../../AMDGPUUsage.rst:16111 ../../../AMDGPUUsage.rst:16113
#: ../../../AMDGPUUsage.rst:16229 ../../../AMDGPUUsage.rst:16657
#: ../../../AMDGPUUsage.rst:17223 ../../../AMDGPUUsage.rst:17225
#: ../../../AMDGPUUsage.rst:17290 ../../../AMDGPUUsage.rst:17648
#: ../../../AMDGPUUsage.rst:17650 ../../../AMDGPUUsage.rst:17704
#: ../../../AMDGPUUsage.rst:18113 ../../../AMDGPUUsage.rst:18115
#: ../../../AMDGPUUsage.rst:18215 ../../../AMDGPUUsage.rst:18625
msgid "fence"
msgstr ""

#: ../../../AMDGPUUsage.rst:6958 ../../../AMDGPUUsage.rst:7197
#: ../../../AMDGPUUsage.rst:7496
msgid "If OpenCL and address space is not generic, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:6961 ../../../AMDGPUUsage.rst:6995
#: ../../../AMDGPUUsage.rst:7200 ../../../AMDGPUUsage.rst:7238
#: ../../../AMDGPUUsage.rst:7570 ../../../AMDGPUUsage.rst:8513
#: ../../../AMDGPUUsage.rst:8574 ../../../AMDGPUUsage.rst:8647
#: ../../../AMDGPUUsage.rst:9017 ../../../AMDGPUUsage.rst:9065
#: ../../../AMDGPUUsage.rst:9135 ../../../AMDGPUUsage.rst:9758
#: ../../../AMDGPUUsage.rst:9862 ../../../AMDGPUUsage.rst:10814
#: ../../../AMDGPUUsage.rst:10875 ../../../AMDGPUUsage.rst:10948
#: ../../../AMDGPUUsage.rst:11340 ../../../AMDGPUUsage.rst:11401
#: ../../../AMDGPUUsage.rst:11468 ../../../AMDGPUUsage.rst:12119
#: ../../../AMDGPUUsage.rst:12223 ../../../AMDGPUUsage.rst:13071
#: ../../../AMDGPUUsage.rst:13156 ../../../AMDGPUUsage.rst:13509
#: ../../../AMDGPUUsage.rst:13570 ../../../AMDGPUUsage.rst:14111
#: ../../../AMDGPUUsage.rst:15154 ../../../AMDGPUUsage.rst:15236
#: ../../../AMDGPUUsage.rst:15602 ../../../AMDGPUUsage.rst:15668
#: ../../../AMDGPUUsage.rst:16127 ../../../AMDGPUUsage.rst:16247
#: ../../../AMDGPUUsage.rst:17232 ../../../AMDGPUUsage.rst:17297
#: ../../../AMDGPUUsage.rst:17658 ../../../AMDGPUUsage.rst:17718
#: ../../../AMDGPUUsage.rst:18127 ../../../AMDGPUUsage.rst:18231
msgid ""
"See :ref:`amdgpu-fence-as` for more details on fencing specific address "
"spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6964
msgid ""
"Must happen after any preceding local/generic load atomic/atomicrmw with an "
"equal or wider sync scope and memory ordering stronger than unordered (this "
"is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6981 ../../../AMDGPUUsage.rst:8549
#: ../../../AMDGPUUsage.rst:10850
msgid ""
"Ensures any following global data read is no older than the value read by "
"the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6988 ../../../AMDGPUUsage.rst:7086
#: ../../../AMDGPUUsage.rst:7153 ../../../AMDGPUUsage.rst:7227
#: ../../../AMDGPUUsage.rst:7363 ../../../AMDGPUUsage.rst:7426
#: ../../../AMDGPUUsage.rst:7563 ../../../AMDGPUUsage.rst:7731
#: ../../../AMDGPUUsage.rst:8565 ../../../AMDGPUUsage.rst:8638
#: ../../../AMDGPUUsage.rst:8762 ../../../AMDGPUUsage.rst:8816
#: ../../../AMDGPUUsage.rst:8906 ../../../AMDGPUUsage.rst:8958
#: ../../../AMDGPUUsage.rst:9052 ../../../AMDGPUUsage.rst:9122
#: ../../../AMDGPUUsage.rst:9304 ../../../AMDGPUUsage.rst:9335
#: ../../../AMDGPUUsage.rst:9410 ../../../AMDGPUUsage.rst:9481
#: ../../../AMDGPUUsage.rst:9561 ../../../AMDGPUUsage.rst:9749
#: ../../../AMDGPUUsage.rst:9853 ../../../AMDGPUUsage.rst:10049
#: ../../../AMDGPUUsage.rst:10866 ../../../AMDGPUUsage.rst:10939
#: ../../../AMDGPUUsage.rst:11071 ../../../AMDGPUUsage.rst:11127
#: ../../../AMDGPUUsage.rst:11228 ../../../AMDGPUUsage.rst:11280
#: ../../../AMDGPUUsage.rst:11388 ../../../AMDGPUUsage.rst:11455
#: ../../../AMDGPUUsage.rst:11637 ../../../AMDGPUUsage.rst:11678
#: ../../../AMDGPUUsage.rst:11753 ../../../AMDGPUUsage.rst:11832
#: ../../../AMDGPUUsage.rst:11912 ../../../AMDGPUUsage.rst:12110
#: ../../../AMDGPUUsage.rst:12214 ../../../AMDGPUUsage.rst:12407
#: ../../../AMDGPUUsage.rst:12829
msgid "s_waitcnt lgkmcnt(0) & vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6991 ../../../AMDGPUUsage.rst:7089
#: ../../../AMDGPUUsage.rst:7230 ../../../AMDGPUUsage.rst:7566
#: ../../../AMDGPUUsage.rst:8505 ../../../AMDGPUUsage.rst:8570
#: ../../../AMDGPUUsage.rst:8643 ../../../AMDGPUUsage.rst:8767
#: ../../../AMDGPUUsage.rst:8821 ../../../AMDGPUUsage.rst:9009
#: ../../../AMDGPUUsage.rst:9057 ../../../AMDGPUUsage.rst:9127
#: ../../../AMDGPUUsage.rst:9645 ../../../AMDGPUUsage.rst:9754
#: ../../../AMDGPUUsage.rst:9858 ../../../AMDGPUUsage.rst:10806
#: ../../../AMDGPUUsage.rst:10871 ../../../AMDGPUUsage.rst:10944
#: ../../../AMDGPUUsage.rst:11076 ../../../AMDGPUUsage.rst:11132
#: ../../../AMDGPUUsage.rst:11332 ../../../AMDGPUUsage.rst:11393
#: ../../../AMDGPUUsage.rst:11460 ../../../AMDGPUUsage.rst:11993
#: ../../../AMDGPUUsage.rst:12115 ../../../AMDGPUUsage.rst:12219
#: ../../../AMDGPUUsage.rst:13063 ../../../AMDGPUUsage.rst:13148
#: ../../../AMDGPUUsage.rst:13323 ../../../AMDGPUUsage.rst:13501
#: ../../../AMDGPUUsage.rst:13562 ../../../AMDGPUUsage.rst:13981
#: ../../../AMDGPUUsage.rst:14103
msgid "If OpenCL and address space is not generic, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6998 ../../../AMDGPUUsage.rst:7093
#: ../../../AMDGPUUsage.rst:7158 ../../../AMDGPUUsage.rst:7241
#: ../../../AMDGPUUsage.rst:7368 ../../../AMDGPUUsage.rst:7431
#: ../../../AMDGPUUsage.rst:7573 ../../../AMDGPUUsage.rst:7734
#: ../../../AMDGPUUsage.rst:8577 ../../../AMDGPUUsage.rst:8650
#: ../../../AMDGPUUsage.rst:8771 ../../../AMDGPUUsage.rst:8825
#: ../../../AMDGPUUsage.rst:8913 ../../../AMDGPUUsage.rst:8965
#: ../../../AMDGPUUsage.rst:9068 ../../../AMDGPUUsage.rst:9138
#: ../../../AMDGPUUsage.rst:9342 ../../../AMDGPUUsage.rst:9417
#: ../../../AMDGPUUsage.rst:9488 ../../../AMDGPUUsage.rst:9568
#: ../../../AMDGPUUsage.rst:9761 ../../../AMDGPUUsage.rst:9865
#: ../../../AMDGPUUsage.rst:10054 ../../../AMDGPUUsage.rst:10878
#: ../../../AMDGPUUsage.rst:10951 ../../../AMDGPUUsage.rst:11080
#: ../../../AMDGPUUsage.rst:11136 ../../../AMDGPUUsage.rst:11235
#: ../../../AMDGPUUsage.rst:11287 ../../../AMDGPUUsage.rst:11404
#: ../../../AMDGPUUsage.rst:11471 ../../../AMDGPUUsage.rst:11685
#: ../../../AMDGPUUsage.rst:11760 ../../../AMDGPUUsage.rst:11839
#: ../../../AMDGPUUsage.rst:11919 ../../../AMDGPUUsage.rst:12122
#: ../../../AMDGPUUsage.rst:12226 ../../../AMDGPUUsage.rst:12412
msgid ""
"Could be split into separate s_waitcnt vmcnt(0) and s_waitcnt lgkmcnt(0) to "
"allow them to be independently moved according to the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:7007 ../../../AMDGPUUsage.rst:8586
#: ../../../AMDGPUUsage.rst:8659 ../../../AMDGPUUsage.rst:10887
#: ../../../AMDGPUUsage.rst:10960
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7019 ../../../AMDGPUUsage.rst:8529
#: ../../../AMDGPUUsage.rst:8598 ../../../AMDGPUUsage.rst:8671
#: ../../../AMDGPUUsage.rst:10830 ../../../AMDGPUUsage.rst:10899
#: ../../../AMDGPUUsage.rst:10972 ../../../AMDGPUUsage.rst:13108
#: ../../../AMDGPUUsage.rst:13193
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7031 ../../../AMDGPUUsage.rst:7596
#: ../../../AMDGPUUsage.rst:8101 ../../../AMDGPUUsage.rst:8304
#: ../../../AMDGPUUsage.rst:8610 ../../../AMDGPUUsage.rst:9231
#: ../../../AMDGPUUsage.rst:9724 ../../../AMDGPUUsage.rst:9784
msgid "Must happen before the following buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:7034 ../../../AMDGPUUsage.rst:8613
#: ../../../AMDGPUUsage.rst:8686 ../../../AMDGPUUsage.rst:10914
#: ../../../AMDGPUUsage.rst:10987 ../../../AMDGPUUsage.rst:13123
#: ../../../AMDGPUUsage.rst:15207 ../../../AMDGPUUsage.rst:17276
msgid ""
"Ensures that the fence-paired atomic has completed before invalidating the "
"cache. Therefore any following locations read must be no older than the "
"value read by the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:7059 ../../../AMDGPUUsage.rst:8716
#: ../../../AMDGPUUsage.rst:11012 ../../../AMDGPUUsage.rst:13234
#: ../../../AMDGPUUsage.rst:15309 ../../../AMDGPUUsage.rst:17364
msgid "**Release Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:7061 ../../../AMDGPUUsage.rst:13236
#: ../../../AMDGPUUsage.rst:15311 ../../../AMDGPUUsage.rst:17371
msgid "buffer/global/ds/flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:7067 ../../../AMDGPUUsage.rst:7134
#: ../../../AMDGPUUsage.rst:7290 ../../../AMDGPUUsage.rst:7329
#: ../../../AMDGPUUsage.rst:9196 ../../../AMDGPUUsage.rst:11529
#: ../../../AMDGPUUsage.rst:13629 ../../../AMDGPUUsage.rst:15728
#: ../../../AMDGPUUsage.rst:17777
msgid ""
"Must happen after any preceding local/generic load/store/load atomic/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7073 ../../../AMDGPUUsage.rst:7116
#: ../../../AMDGPUUsage.rst:8745 ../../../AMDGPUUsage.rst:8794
#: ../../../AMDGPUUsage.rst:8848 ../../../AMDGPUUsage.rst:11042
#: ../../../AMDGPUUsage.rst:11103 ../../../AMDGPUUsage.rst:11159
#: ../../../AMDGPUUsage.rst:13273 ../../../AMDGPUUsage.rst:13308
#: ../../../AMDGPUUsage.rst:13356 ../../../AMDGPUUsage.rst:13439
#: ../../../AMDGPUUsage.rst:13723 ../../../AMDGPUUsage.rst:15385
#: ../../../AMDGPUUsage.rst:15435 ../../../AMDGPUUsage.rst:15827
#: ../../../AMDGPUUsage.rst:17402 ../../../AMDGPUUsage.rst:17443
#: ../../../AMDGPUUsage.rst:17489 ../../../AMDGPUUsage.rst:17863
msgid "Must happen before the following store."
msgstr ""

#: ../../../AMDGPUUsage.rst:7076
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7102 ../../../AMDGPUUsage.rst:7167
#: ../../../AMDGPUUsage.rst:7250 ../../../AMDGPUUsage.rst:7377
#: ../../../AMDGPUUsage.rst:7440 ../../../AMDGPUUsage.rst:7582
#: ../../../AMDGPUUsage.rst:8780 ../../../AMDGPUUsage.rst:8834
#: ../../../AMDGPUUsage.rst:8922 ../../../AMDGPUUsage.rst:8974
#: ../../../AMDGPUUsage.rst:9077 ../../../AMDGPUUsage.rst:9147
#: ../../../AMDGPUUsage.rst:9351 ../../../AMDGPUUsage.rst:9426
#: ../../../AMDGPUUsage.rst:9497 ../../../AMDGPUUsage.rst:9577
#: ../../../AMDGPUUsage.rst:9770 ../../../AMDGPUUsage.rst:9874
#: ../../../AMDGPUUsage.rst:11089 ../../../AMDGPUUsage.rst:11145
#: ../../../AMDGPUUsage.rst:11244 ../../../AMDGPUUsage.rst:11296
#: ../../../AMDGPUUsage.rst:11413 ../../../AMDGPUUsage.rst:11480
#: ../../../AMDGPUUsage.rst:11694 ../../../AMDGPUUsage.rst:11769
#: ../../../AMDGPUUsage.rst:11848 ../../../AMDGPUUsage.rst:11928
#: ../../../AMDGPUUsage.rst:12131 ../../../AMDGPUUsage.rst:12235
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/store/"
"load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7109 ../../../AMDGPUUsage.rst:7174
#: ../../../AMDGPUUsage.rst:7257 ../../../AMDGPUUsage.rst:7384
#: ../../../AMDGPUUsage.rst:7447 ../../../AMDGPUUsage.rst:7589
#: ../../../AMDGPUUsage.rst:8738 ../../../AMDGPUUsage.rst:8787
#: ../../../AMDGPUUsage.rst:8841 ../../../AMDGPUUsage.rst:8882
#: ../../../AMDGPUUsage.rst:8929 ../../../AMDGPUUsage.rst:8981
#: ../../../AMDGPUUsage.rst:9084 ../../../AMDGPUUsage.rst:9154
#: ../../../AMDGPUUsage.rst:9208 ../../../AMDGPUUsage.rst:9285
#: ../../../AMDGPUUsage.rst:9358 ../../../AMDGPUUsage.rst:9433
#: ../../../AMDGPUUsage.rst:9504 ../../../AMDGPUUsage.rst:9584
#: ../../../AMDGPUUsage.rst:9777 ../../../AMDGPUUsage.rst:9881
#: ../../../AMDGPUUsage.rst:11035 ../../../AMDGPUUsage.rst:11096
#: ../../../AMDGPUUsage.rst:11152 ../../../AMDGPUUsage.rst:11194
#: ../../../AMDGPUUsage.rst:11251 ../../../AMDGPUUsage.rst:11303
#: ../../../AMDGPUUsage.rst:11420 ../../../AMDGPUUsage.rst:11487
#: ../../../AMDGPUUsage.rst:11541 ../../../AMDGPUUsage.rst:11618
#: ../../../AMDGPUUsage.rst:11701 ../../../AMDGPUUsage.rst:11776
#: ../../../AMDGPUUsage.rst:11855 ../../../AMDGPUUsage.rst:11935
#: ../../../AMDGPUUsage.rst:12138 ../../../AMDGPUUsage.rst:12242
#: ../../../AMDGPUUsage.rst:13266 ../../../AMDGPUUsage.rst:13349
#: ../../../AMDGPUUsage.rst:13397 ../../../AMDGPUUsage.rst:13477
#: ../../../AMDGPUUsage.rst:13594 ../../../AMDGPUUsage.rst:13657
#: ../../../AMDGPUUsage.rst:13784 ../../../AMDGPUUsage.rst:13855
#: ../../../AMDGPUUsage.rst:13927 ../../../AMDGPUUsage.rst:14136
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/"
"store/load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7119 ../../../AMDGPUUsage.rst:8797
#: ../../../AMDGPUUsage.rst:11106
msgid ""
"Ensures that all memory operations to memory have completed before "
"performing the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7140 ../../../AMDGPUUsage.rst:7181
#: ../../../AMDGPUUsage.rst:7296 ../../../AMDGPUUsage.rst:7335
#: ../../../AMDGPUUsage.rst:7391 ../../../AMDGPUUsage.rst:7454
#: ../../../AMDGPUUsage.rst:8889 ../../../AMDGPUUsage.rst:8936
#: ../../../AMDGPUUsage.rst:8988 ../../../AMDGPUUsage.rst:9215
#: ../../../AMDGPUUsage.rst:9292 ../../../AMDGPUUsage.rst:9365
#: ../../../AMDGPUUsage.rst:9440 ../../../AMDGPUUsage.rst:9511
#: ../../../AMDGPUUsage.rst:9591 ../../../AMDGPUUsage.rst:11201
#: ../../../AMDGPUUsage.rst:11258 ../../../AMDGPUUsage.rst:11310
#: ../../../AMDGPUUsage.rst:11548 ../../../AMDGPUUsage.rst:11625
#: ../../../AMDGPUUsage.rst:11708 ../../../AMDGPUUsage.rst:11783
#: ../../../AMDGPUUsage.rst:11862 ../../../AMDGPUUsage.rst:11942
#: ../../../AMDGPUUsage.rst:13404 ../../../AMDGPUUsage.rst:13484
#: ../../../AMDGPUUsage.rst:13664 ../../../AMDGPUUsage.rst:13791
#: ../../../AMDGPUUsage.rst:13862 ../../../AMDGPUUsage.rst:13934
#: ../../../AMDGPUUsage.rst:15760 ../../../AMDGPUUsage.rst:15895
#: ../../../AMDGPUUsage.rst:15980 ../../../AMDGPUUsage.rst:16062
#: ../../../AMDGPUUsage.rst:17807 ../../../AMDGPUUsage.rst:17914
#: ../../../AMDGPUUsage.rst:17981 ../../../AMDGPUUsage.rst:18060
msgid "Must happen before the following atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7143 ../../../AMDGPUUsage.rst:7299
#: ../../../AMDGPUUsage.rst:7338
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7184 ../../../AMDGPUUsage.rst:8939
#: ../../../AMDGPUUsage.rst:11261 ../../../AMDGPUUsage.rst:13487
#: ../../../AMDGPUUsage.rst:15578 ../../../AMDGPUUsage.rst:17631
msgid ""
"Ensures that all memory operations to global and local have completed before "
"performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7203 ../../../AMDGPUUsage.rst:7508
msgid ""
"Must happen after any preceding local/generic load/load atomic/store/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7209 ../../../AMDGPUUsage.rst:7264
#: ../../../AMDGPUUsage.rst:9034 ../../../AMDGPUUsage.rst:9091
#: ../../../AMDGPUUsage.rst:9161 ../../../AMDGPUUsage.rst:11357
#: ../../../AMDGPUUsage.rst:11427 ../../../AMDGPUUsage.rst:11494
#: ../../../AMDGPUUsage.rst:13541 ../../../AMDGPUUsage.rst:13601
#: ../../../AMDGPUUsage.rst:15632 ../../../AMDGPUUsage.rst:15698
#: ../../../AMDGPUUsage.rst:17686 ../../../AMDGPUUsage.rst:17746
msgid ""
"Must happen before any following store atomic/atomicrmw with an equal or "
"wider sync scope and memory ordering stronger than unordered (this is termed "
"the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7219
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the following fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:7234 ../../../AMDGPUUsage.rst:8509
#: ../../../AMDGPUUsage.rst:9013 ../../../AMDGPUUsage.rst:9061
#: ../../../AMDGPUUsage.rst:9131 ../../../AMDGPUUsage.rst:9649
#: ../../../AMDGPUUsage.rst:10810 ../../../AMDGPUUsage.rst:11336
#: ../../../AMDGPUUsage.rst:11397 ../../../AMDGPUUsage.rst:11464
#: ../../../AMDGPUUsage.rst:11997
msgid "If OpenCL and address space is local, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7274 ../../../AMDGPUUsage.rst:9044
#: ../../../AMDGPUUsage.rst:9101 ../../../AMDGPUUsage.rst:9171
#: ../../../AMDGPUUsage.rst:11367 ../../../AMDGPUUsage.rst:11437
#: ../../../AMDGPUUsage.rst:11504 ../../../AMDGPUUsage.rst:13551
#: ../../../AMDGPUUsage.rst:13611 ../../../AMDGPUUsage.rst:15642
#: ../../../AMDGPUUsage.rst:15708 ../../../AMDGPUUsage.rst:17696
#: ../../../AMDGPUUsage.rst:17756
msgid ""
"Ensures that all memory operations have completed before performing the "
"following fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:7282 ../../../AMDGPUUsage.rst:9179
#: ../../../AMDGPUUsage.rst:11512 ../../../AMDGPUUsage.rst:13619
#: ../../../AMDGPUUsage.rst:15716 ../../../AMDGPUUsage.rst:17764
msgid "**Acquire-Release Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:7319 ../../../AMDGPUUsage.rst:8133
#: ../../../AMDGPUUsage.rst:9264 ../../../AMDGPUUsage.rst:10451
#: ../../../AMDGPUUsage.rst:11597 ../../../AMDGPUUsage.rst:12807
#: ../../../AMDGPUUsage.rst:13741 ../../../AMDGPUUsage.rst:14875
#: ../../../AMDGPUUsage.rst:15845 ../../../AMDGPUUsage.rst:16996
#: ../../../AMDGPUUsage.rst:17878
msgid ""
"Ensures any following global data read is no older than the local load "
"atomic value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:7394 ../../../AMDGPUUsage.rst:7457
#: ../../../AMDGPUUsage.rst:9368 ../../../AMDGPUUsage.rst:9514
#: ../../../AMDGPUUsage.rst:11711 ../../../AMDGPUUsage.rst:11865
#: ../../../AMDGPUUsage.rst:13865 ../../../AMDGPUUsage.rst:15983
#: ../../../AMDGPUUsage.rst:17984
msgid ""
"Ensures that all memory operations to global have completed before "
"performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7499 ../../../AMDGPUUsage.rst:9653
#: ../../../AMDGPUUsage.rst:12001 ../../../AMDGPUUsage.rst:13989
msgid ""
"However, since LLVM currently has no address space on the fence need to "
"conservatively always generate (see comment for previous fence)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7520
msgid ""
"Ensures that all memory operations to local have completed before performing "
"any following global memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:7527 ../../../AMDGPUUsage.rst:9689
#: ../../../AMDGPUUsage.rst:12037 ../../../AMDGPUUsage.rst:14040
#: ../../../AMDGPUUsage.rst:16169 ../../../AMDGPUUsage.rst:18167
msgid ""
"Ensures that the preceding local/generic load atomic/atomicrmw with an equal "
"or wider sync scope and memory ordering stronger than unordered (this is "
"termed the acquire-fence-paired-atomic) has completed before following "
"global memory operations. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7545 ../../../AMDGPUUsage.rst:9707
#: ../../../AMDGPUUsage.rst:12055 ../../../AMDGPUUsage.rst:14058
#: ../../../AMDGPUUsage.rst:16187 ../../../AMDGPUUsage.rst:18185
msgid ""
"Ensures that all previous memory operations have completed before a "
"following local/generic store atomic/atomicrmw with an equal or wider sync "
"scope and memory ordering stronger than unordered (this is termed the "
"release-fence-paired-atomic). This satisfies the requirements of release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7599 ../../../AMDGPUUsage.rst:9787
#: ../../../AMDGPUUsage.rst:9891 ../../../AMDGPUUsage.rst:12148
#: ../../../AMDGPUUsage.rst:12252
msgid ""
"Ensures that the preceding global/local/generic load atomic/atomicrmw with "
"an equal or wider sync scope and memory ordering stronger than unordered "
"(this is termed the acquire-fence-paired-atomic) has completed before "
"invalidating the cache. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7617 ../../../AMDGPUUsage.rst:9805
#: ../../../AMDGPUUsage.rst:9909 ../../../AMDGPUUsage.rst:12166
#: ../../../AMDGPUUsage.rst:12270 ../../../AMDGPUUsage.rst:14164
#: ../../../AMDGPUUsage.rst:16298 ../../../AMDGPUUsage.rst:18276
msgid ""
"Ensures that all previous memory operations have completed before a "
"following global/local/generic store atomic/atomicrmw with an equal or wider "
"sync scope and memory ordering stronger than unordered (this is termed the "
"release-fence-paired-atomic). This satisfies the requirements of release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7644 ../../../AMDGPUUsage.rst:9832
#: ../../../AMDGPUUsage.rst:12193 ../../../AMDGPUUsage.rst:14192
#: ../../../AMDGPUUsage.rst:16326 ../../../AMDGPUUsage.rst:18304
msgid ""
"Ensures that following loads will not see stale global data. This satisfies "
"the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7652 ../../../AMDGPUUsage.rst:9947
#: ../../../AMDGPUUsage.rst:12305 ../../../AMDGPUUsage.rst:14200
#: ../../../AMDGPUUsage.rst:16334 ../../../AMDGPUUsage.rst:18312
msgid "**Sequential Consistent Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:7654 ../../../AMDGPUUsage.rst:7725
#: ../../../AMDGPUUsage.rst:9949 ../../../AMDGPUUsage.rst:10043
#: ../../../AMDGPUUsage.rst:12307 ../../../AMDGPUUsage.rst:12401
#: ../../../AMDGPUUsage.rst:14202 ../../../AMDGPUUsage.rst:16336
#: ../../../AMDGPUUsage.rst:18314
msgid ""
"*Same as corresponding load atomic acquire, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7662
msgid ""
"Must happen after preceding local/generic load atomic/store atomic/atomicrmw "
"with memory ordering of seq_cst and with equal or wider sync scope. (Note "
"that seq_cst fences have their own s_waitcnt lgkmcnt(0) and so do not need "
"to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7678
msgid ""
"Ensures any preceding sequential consistent local memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the s_waitcnt of the release, "
"but there is nothing preventing a store release followed by load acquire "
"from completing out of order. The s_waitcnt could be placed after seq_store "
"or before the seq_load. We choose the load to make the s_waitcnt be as late "
"as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7718 ../../../AMDGPUUsage.rst:7815
#: ../../../AMDGPUUsage.rst:10032 ../../../AMDGPUUsage.rst:10135
#: ../../../AMDGPUUsage.rst:12390 ../../../AMDGPUUsage.rst:12493
#: ../../../AMDGPUUsage.rst:14307 ../../../AMDGPUUsage.rst:14398
#: ../../../AMDGPUUsage.rst:14506 ../../../AMDGPUUsage.rst:16440
#: ../../../AMDGPUUsage.rst:16531 ../../../AMDGPUUsage.rst:16640
#: ../../../AMDGPUUsage.rst:18414 ../../../AMDGPUUsage.rst:18501
#: ../../../AMDGPUUsage.rst:18606
msgid ""
"*Following instructions same as corresponding load atomic acquire, except "
"must generate all instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7743 ../../../AMDGPUUsage.rst:10063
#: ../../../AMDGPUUsage.rst:12421
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding global/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"lgkmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7759 ../../../AMDGPUUsage.rst:9976
#: ../../../AMDGPUUsage.rst:10079 ../../../AMDGPUUsage.rst:12334
#: ../../../AMDGPUUsage.rst:12437
msgid ""
"s_waitcnt vmcnt(0) must happen after preceding global/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7775 ../../../AMDGPUUsage.rst:10095
#: ../../../AMDGPUUsage.rst:12453 ../../../AMDGPUUsage.rst:14358
#: ../../../AMDGPUUsage.rst:14466
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the s_waitcnt of the release, "
"but there is nothing preventing a store release followed by load acquire "
"from completing out of order. The s_waitcnt could be placed after seq_store "
"or before the seq_load. We choose the load to make the s_waitcnt be as late "
"as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7822 ../../../AMDGPUUsage.rst:10142
#: ../../../AMDGPUUsage.rst:12500 ../../../AMDGPUUsage.rst:14513
#: ../../../AMDGPUUsage.rst:16647 ../../../AMDGPUUsage.rst:18613
msgid ""
"*Same as corresponding store atomic release, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7827 ../../../AMDGPUUsage.rst:10147
#: ../../../AMDGPUUsage.rst:12505 ../../../AMDGPUUsage.rst:14518
#: ../../../AMDGPUUsage.rst:16652 ../../../AMDGPUUsage.rst:18619
msgid ""
"*Same as corresponding atomicrmw acq_rel, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7832 ../../../AMDGPUUsage.rst:10152
#: ../../../AMDGPUUsage.rst:12510 ../../../AMDGPUUsage.rst:14523
#: ../../../AMDGPUUsage.rst:16657 ../../../AMDGPUUsage.rst:18625
msgid ""
"*Same as corresponding fence acq_rel, except must generate all instructions "
"even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7842
msgid "Memory Model GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:7844
msgid "For GFX90A:"
msgstr ""

#: ../../../AMDGPUUsage.rst:7849 ../../../AMDGPUUsage.rst:10169
msgid ""
"The wavefronts for a single work-group are executed in the same CU but may "
"be executed by different SIMDs. The exception is when in tgsplit execution "
"mode when the wavefronts may be executed by different SIMDs in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7852 ../../../AMDGPUUsage.rst:10172
msgid ""
"Each CU has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it. The exception is when in tgsplit execution mode when no LDS "
"is allocated as wavefronts of the same work-group can be in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7866 ../../../AMDGPUUsage.rst:10186
msgid ""
"The vector memory operations are performed as wavefront wide operations and "
"completion is reported to a wavefront in execution order. The exception is "
"that ``flat_load/store/atomic`` instructions can report out of vector memory "
"order if they access LDS memory, and out of LDS operation order if they "
"access global memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:7871 ../../../AMDGPUUsage.rst:10191
msgid ""
"The vector memory operations access a single vector L1 cache shared by all "
"SIMDs a CU. Therefore:"
msgstr ""

#: ../../../AMDGPUUsage.rst:7874 ../../../AMDGPUUsage.rst:10194
msgid ""
"No special action is required for coherence between the lanes of a single "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:7877
msgid ""
"No special action is required for coherence between wavefronts in the same "
"work-group since they execute on the same CU. The exception is when in "
"tgsplit execution mode as wavefronts of the same work-group can be in "
"different CUs and so a ``buffer_wbinvl1_vol`` is required as described in "
"the following item."
msgstr ""

#: ../../../AMDGPUUsage.rst:7883
msgid ""
"A ``buffer_wbinvl1_vol`` is required for coherence between wavefronts "
"executing in different work-groups as they may be executing on different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7896
msgid ""
"Each CU has a separate request queue per channel. Therefore, the vector and "
"scalar memory operations performed by wavefronts executing in different work-"
"groups (which may be executing on different CUs), or the same work-group if "
"executing in tgsplit mode, of an agent can be reordered relative to each "
"other. A ``s_waitcnt vmcnt(0)`` is required to ensure synchronization "
"between vector memory operations of different CUs. It ensures a previous "
"vector memory operation has completed before executing a subsequent vector "
"memory or LDS operation and so can be used to meet the requirements of "
"acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7905
msgid ""
"The L2 cache of one agent can be kept coherent with other agents by: using "
"the MTYPE RW (read-write) or MTYPE CC (cache-coherent) with the PTE C-bit "
"for memory local to the L2; and using the MTYPE NC (non-coherent) with the "
"PTE C-bit set or MTYPE UC (uncached) for memory not local to the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:7910
msgid ""
"Any local memory cache lines will be automatically invalidated by writes "
"from CUs associated with other L2 caches, or writes from the CPU, due to the "
"cache probe caused by coherent requests. Coherent requests are caused by GPU "
"accesses to pages with the PTE C-bit set, by CPU accesses over XGMI, and by "
"PCIe requests that are configured to be coherent requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:7915
msgid ""
"XGMI accesses from the CPU to local memory may be cached on the CPU. "
"Subsequent access from the GPU will automatically invalidate or writeback "
"the CPU cache due to the L2 probe filter and and the PTE C-bit being set."
msgstr ""

#: ../../../AMDGPUUsage.rst:7918
msgid ""
"Since all work-groups on the same agent share the same L2, no L2 "
"invalidation or writeback is required for coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:7920
msgid ""
"To ensure coherence of local and remote memory writes of work-groups in "
"different agents a ``buffer_wbl2`` is required. It will writeback dirty L2 "
"cache lines of MTYPE RW (used for local coarse grain memory) and MTYPE NC "
"()used for remote coarse grain memory). Note that MTYPE CC (used for local "
"fine grain memory) causes write through to DRAM, and MTYPE UC (used for "
"remote fine grain memory) bypasses the L2, so both will never result in "
"dirty L2 cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:7927
msgid ""
"To ensure coherence of local and remote memory reads of work-groups in "
"different agents a ``buffer_invl2`` is required. It will invalidate L2 cache "
"lines with MTYPE NC (used for remote coarse grain memory). Note that MTYPE "
"CC (used for local fine grain memory) and MTYPE RW (used for local coarse "
"memory) cause local reads to be invalidated by remote writes with with the "
"PTE C-bit so these cache lines are not invalidated. Note that MTYPE UC (used "
"for remote fine grain memory) bypasses the L2, so will never result in L2 "
"cache lines that need to be invalidated."
msgstr ""

#: ../../../AMDGPUUsage.rst:7936
msgid ""
"PCIe access from the GPU to the CPU memory is kept coherent by using the "
"MTYPE UC (uncached) which bypasses the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:7960 ../../../AMDGPUUsage.rst:10281
msgid ""
"On dGPU over XGMI or PCIe the kernarg backing memory is allocated in host "
"memory accessed as MTYPE UC (uncached) to avoid needing to invalidate the L2 "
"cache. This also causes it to be treated as non-volatile and so is not "
"invalidated by ``*_vol``."
msgstr ""

#: ../../../AMDGPUUsage.rst:7964 ../../../AMDGPUUsage.rst:10285
#: ../../../AMDGPUUsage.rst:12619 ../../../AMDGPUUsage.rst:14679
msgid ""
"On APU the kernarg backing memory is accessed as MTYPE CC (cache coherent) "
"and so the L2 cache will be coherent with the CPU and other agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:7973
msgid ""
"The code sequences used to implement the memory model for GFX90A are defined "
"in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:7976
msgid "AMDHSA Memory Model Code Sequences GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:7980
msgid "AMDGPU Machine Code GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:8053 ../../../AMDGPUUsage.rst:8094
#: ../../../AMDGPUUsage.rst:8142
msgid "If not TgSplit execution mode, omit glc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:8056 ../../../AMDGPUUsage.rst:8071
#: ../../../AMDGPUUsage.rst:8082 ../../../AMDGPUUsage.rst:8119
#: ../../../AMDGPUUsage.rst:8294 ../../../AMDGPUUsage.rst:8325
#: ../../../AMDGPUUsage.rst:8720 ../../../AMDGPUUsage.rst:8757
#: ../../../AMDGPUUsage.rst:8863 ../../../AMDGPUUsage.rst:8901
#: ../../../AMDGPUUsage.rst:9183 ../../../AMDGPUUsage.rst:9250
#: ../../../AMDGPUUsage.rst:10039 ../../../AMDGPUUsage.rst:10376
#: ../../../AMDGPUUsage.rst:10393 ../../../AMDGPUUsage.rst:10404
#: ../../../AMDGPUUsage.rst:10437 ../../../AMDGPUUsage.rst:10601
#: ../../../AMDGPUUsage.rst:10632 ../../../AMDGPUUsage.rst:11017
#: ../../../AMDGPUUsage.rst:11056 ../../../AMDGPUUsage.rst:11175
#: ../../../AMDGPUUsage.rst:11213 ../../../AMDGPUUsage.rst:11516
#: ../../../AMDGPUUsage.rst:11583 ../../../AMDGPUUsage.rst:12397
msgid "*If TgSplit execution mode, local address space cannot be used.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:8099 ../../../AMDGPUUsage.rst:8106
#: ../../../AMDGPUUsage.rst:8168 ../../../AMDGPUUsage.rst:8302
#: ../../../AMDGPUUsage.rst:8313 ../../../AMDGPUUsage.rst:8371
#: ../../../AMDGPUUsage.rst:8558 ../../../AMDGPUUsage.rst:9229
#: ../../../AMDGPUUsage.rst:9243 ../../../AMDGPUUsage.rst:9328
#: ../../../AMDGPUUsage.rst:9742 ../../../AMDGPUUsage.rst:10417
#: ../../../AMDGPUUsage.rst:10424 ../../../AMDGPUUsage.rst:10482
#: ../../../AMDGPUUsage.rst:10609 ../../../AMDGPUUsage.rst:10620
#: ../../../AMDGPUUsage.rst:10678 ../../../AMDGPUUsage.rst:10859
#: ../../../AMDGPUUsage.rst:11562 ../../../AMDGPUUsage.rst:11576
#: ../../../AMDGPUUsage.rst:11661 ../../../AMDGPUUsage.rst:12090
msgid "If not TgSplit execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:8114 ../../../AMDGPUUsage.rst:8170
#: ../../../AMDGPUUsage.rst:8373 ../../../AMDGPUUsage.rst:8560
#: ../../../AMDGPUUsage.rst:9245 ../../../AMDGPUUsage.rst:9330
#: ../../../AMDGPUUsage.rst:9744 ../../../AMDGPUUsage.rst:10432
#: ../../../AMDGPUUsage.rst:10484 ../../../AMDGPUUsage.rst:10680
#: ../../../AMDGPUUsage.rst:10861 ../../../AMDGPUUsage.rst:11578
#: ../../../AMDGPUUsage.rst:11663 ../../../AMDGPUUsage.rst:12092
#: ../../../AMDGPUUsage.rst:12792 ../../../AMDGPUUsage.rst:12819
#: ../../../AMDGPUUsage.rst:12854 ../../../AMDGPUUsage.rst:12940
#: ../../../AMDGPUUsage.rst:12962 ../../../AMDGPUUsage.rst:12991
#: ../../../AMDGPUUsage.rst:13140 ../../../AMDGPUUsage.rst:13695
#: ../../../AMDGPUUsage.rst:13753 ../../../AMDGPUUsage.rst:13824
#: ../../../AMDGPUUsage.rst:14095 ../../../AMDGPUUsage.rst:14860
#: ../../../AMDGPUUsage.rst:14886 ../../../AMDGPUUsage.rst:14919
#: ../../../AMDGPUUsage.rst:15008 ../../../AMDGPUUsage.rst:15032
#: ../../../AMDGPUUsage.rst:15070 ../../../AMDGPUUsage.rst:15224
#: ../../../AMDGPUUsage.rst:15304 ../../../AMDGPUUsage.rst:15796
#: ../../../AMDGPUUsage.rst:15857 ../../../AMDGPUUsage.rst:15936
#: ../../../AMDGPUUsage.rst:16224 ../../../AMDGPUUsage.rst:17359
msgid "Ensures that following loads will not see stale data."
msgstr ""

#: ../../../AMDGPUUsage.rst:8145 ../../../AMDGPUUsage.rst:8347
#: ../../../AMDGPUUsage.rst:8499 ../../../AMDGPUUsage.rst:8725
#: ../../../AMDGPUUsage.rst:8868 ../../../AMDGPUUsage.rst:9003
#: ../../../AMDGPUUsage.rst:9188 ../../../AMDGPUUsage.rst:9271
#: ../../../AMDGPUUsage.rst:9639 ../../../AMDGPUUsage.rst:9954
#: ../../../AMDGPUUsage.rst:10459 ../../../AMDGPUUsage.rst:10654
#: ../../../AMDGPUUsage.rst:10800 ../../../AMDGPUUsage.rst:11022
#: ../../../AMDGPUUsage.rst:11180 ../../../AMDGPUUsage.rst:11326
#: ../../../AMDGPUUsage.rst:11521 ../../../AMDGPUUsage.rst:11604
#: ../../../AMDGPUUsage.rst:11987 ../../../AMDGPUUsage.rst:12312
msgid "s_waitcnt lgkm/vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:8147 ../../../AMDGPUUsage.rst:8349
#: ../../../AMDGPUUsage.rst:8501 ../../../AMDGPUUsage.rst:8727
#: ../../../AMDGPUUsage.rst:8870 ../../../AMDGPUUsage.rst:9005
#: ../../../AMDGPUUsage.rst:9190 ../../../AMDGPUUsage.rst:9273
#: ../../../AMDGPUUsage.rst:9641 ../../../AMDGPUUsage.rst:9956
#: ../../../AMDGPUUsage.rst:10461 ../../../AMDGPUUsage.rst:10656
#: ../../../AMDGPUUsage.rst:10802 ../../../AMDGPUUsage.rst:11024
#: ../../../AMDGPUUsage.rst:11182 ../../../AMDGPUUsage.rst:11328
#: ../../../AMDGPUUsage.rst:11523 ../../../AMDGPUUsage.rst:11606
#: ../../../AMDGPUUsage.rst:11989 ../../../AMDGPUUsage.rst:12314
msgid ""
"Use lgkmcnt(0) if not TgSplit execution mode and vmcnt(0) if TgSplit "
"execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:8152 ../../../AMDGPUUsage.rst:8354
#: ../../../AMDGPUUsage.rst:8541 ../../../AMDGPUUsage.rst:9311
msgid ""
"Must happen before the following buffer_wbinvl1_vol and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:8203 ../../../AMDGPUUsage.rst:8265
#: ../../../AMDGPUUsage.rst:8405 ../../../AMDGPUUsage.rst:8469
#: ../../../AMDGPUUsage.rst:9454 ../../../AMDGPUUsage.rst:9610
msgid "Must happen before following buffer_invl2 and buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:8211 ../../../AMDGPUUsage.rst:8274
#: ../../../AMDGPUUsage.rst:8414 ../../../AMDGPUUsage.rst:8479
#: ../../../AMDGPUUsage.rst:8699 ../../../AMDGPUUsage.rst:9463
#: ../../../AMDGPUUsage.rst:9619 ../../../AMDGPUUsage.rst:9928
msgid "buffer_invl2; buffer_wbinvl1_vol"
msgstr ""

#: ../../../AMDGPUUsage.rst:8219 ../../../AMDGPUUsage.rst:8282
#: ../../../AMDGPUUsage.rst:8422 ../../../AMDGPUUsage.rst:8487
#: ../../../AMDGPUUsage.rst:8707 ../../../AMDGPUUsage.rst:9471
#: ../../../AMDGPUUsage.rst:9627 ../../../AMDGPUUsage.rst:9937
msgid ""
"Ensures that following loads will not see stale L1 global data, nor see "
"stale L2 MTYPE NC global data. MTYPE RW and CC memory will never be stale in "
"L2 due to the memory probes."
msgstr ""

#: ../../../AMDGPUUsage.rst:8233 ../../../AMDGPUUsage.rst:8261
#: ../../../AMDGPUUsage.rst:8436 ../../../AMDGPUUsage.rst:8465
#: ../../../AMDGPUUsage.rst:8568 ../../../AMDGPUUsage.rst:8641
#: ../../../AMDGPUUsage.rst:8765 ../../../AMDGPUUsage.rst:8819
#: ../../../AMDGPUUsage.rst:8909 ../../../AMDGPUUsage.rst:8961
#: ../../../AMDGPUUsage.rst:9055 ../../../AMDGPUUsage.rst:9125
#: ../../../AMDGPUUsage.rst:9338 ../../../AMDGPUUsage.rst:9413
#: ../../../AMDGPUUsage.rst:9484 ../../../AMDGPUUsage.rst:9526
#: ../../../AMDGPUUsage.rst:9564 ../../../AMDGPUUsage.rst:9606
#: ../../../AMDGPUUsage.rst:9752 ../../../AMDGPUUsage.rst:9856
#: ../../../AMDGPUUsage.rst:10052 ../../../AMDGPUUsage.rst:10544
#: ../../../AMDGPUUsage.rst:10572 ../../../AMDGPUUsage.rst:10741
#: ../../../AMDGPUUsage.rst:10770 ../../../AMDGPUUsage.rst:10869
#: ../../../AMDGPUUsage.rst:10942 ../../../AMDGPUUsage.rst:11074
#: ../../../AMDGPUUsage.rst:11130 ../../../AMDGPUUsage.rst:11231
#: ../../../AMDGPUUsage.rst:11283 ../../../AMDGPUUsage.rst:11391
#: ../../../AMDGPUUsage.rst:11458 ../../../AMDGPUUsage.rst:11681
#: ../../../AMDGPUUsage.rst:11756 ../../../AMDGPUUsage.rst:11835
#: ../../../AMDGPUUsage.rst:11877 ../../../AMDGPUUsage.rst:11915
#: ../../../AMDGPUUsage.rst:11957 ../../../AMDGPUUsage.rst:12113
#: ../../../AMDGPUUsage.rst:12217 ../../../AMDGPUUsage.rst:12410
msgid "If TgSplit execution mode, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:8269 ../../../AMDGPUUsage.rst:10579
#: ../../../AMDGPUUsage.rst:12899 ../../../AMDGPUUsage.rst:14962
#: ../../../AMDGPUUsage.rst:17062
msgid "Ensures the flat_load has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:8339 ../../../AMDGPUUsage.rst:10646
#: ../../../AMDGPUUsage.rst:12952 ../../../AMDGPUUsage.rst:15020
#: ../../../AMDGPUUsage.rst:17113 ../../../AMDGPUUsage.rst:17139
msgid ""
"Ensures any following global data read is no older than the local atomicrmw "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:8408 ../../../AMDGPUUsage.rst:8473
#: ../../../AMDGPUUsage.rst:9457 ../../../AMDGPUUsage.rst:9613
#: ../../../AMDGPUUsage.rst:10716 ../../../AMDGPUUsage.rst:10777
#: ../../../AMDGPUUsage.rst:11801 ../../../AMDGPUUsage.rst:11964
#: ../../../AMDGPUUsage.rst:13005 ../../../AMDGPUUsage.rst:13036
#: ../../../AMDGPUUsage.rst:13882 ../../../AMDGPUUsage.rst:13957
#: ../../../AMDGPUUsage.rst:15088 ../../../AMDGPUUsage.rst:15124
#: ../../../AMDGPUUsage.rst:16005 ../../../AMDGPUUsage.rst:16092
#: ../../../AMDGPUUsage.rst:17164 ../../../AMDGPUUsage.rst:17204
#: ../../../AMDGPUUsage.rst:18011 ../../../AMDGPUUsage.rst:18094
msgid "Ensures the atomicrmw has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:8516 ../../../AMDGPUUsage.rst:10817
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/ atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:8683 ../../../AMDGPUUsage.rst:9888
msgid "Must happen before the following buffer_invl2 and buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:8732 ../../../AMDGPUUsage.rst:8876
#: ../../../AMDGPUUsage.rst:9020 ../../../AMDGPUUsage.rst:9202
#: ../../../AMDGPUUsage.rst:9279 ../../../AMDGPUUsage.rst:9662
#: ../../../AMDGPUUsage.rst:11029 ../../../AMDGPUUsage.rst:11188
#: ../../../AMDGPUUsage.rst:11343 ../../../AMDGPUUsage.rst:11535
#: ../../../AMDGPUUsage.rst:11612 ../../../AMDGPUUsage.rst:12010
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/"
"store/ load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:8748 ../../../AMDGPUUsage.rst:11045
#: ../../../AMDGPUUsage.rst:13276 ../../../AMDGPUUsage.rst:13359
#: ../../../AMDGPUUsage.rst:15347 ../../../AMDGPUUsage.rst:15437
#: ../../../AMDGPUUsage.rst:17404 ../../../AMDGPUUsage.rst:17491
msgid ""
"Ensures that all memory operations have completed before performing the "
"store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:8806 ../../../AMDGPUUsage.rst:8948
#: ../../../AMDGPUUsage.rst:9109 ../../../AMDGPUUsage.rst:9400
#: ../../../AMDGPUUsage.rst:9551 ../../../AMDGPUUsage.rst:9840
msgid "buffer_wbl2"
msgstr ""

#: ../../../AMDGPUUsage.rst:8808 ../../../AMDGPUUsage.rst:8950
#: ../../../AMDGPUUsage.rst:9114 ../../../AMDGPUUsage.rst:9402
#: ../../../AMDGPUUsage.rst:9553 ../../../AMDGPUUsage.rst:9845
#: ../../../AMDGPUUsage.rst:11063 ../../../AMDGPUUsage.rst:11119
#: ../../../AMDGPUUsage.rst:11220 ../../../AMDGPUUsage.rst:11272
#: ../../../AMDGPUUsage.rst:11380 ../../../AMDGPUUsage.rst:11447
#: ../../../AMDGPUUsage.rst:11670 ../../../AMDGPUUsage.rst:11745
#: ../../../AMDGPUUsage.rst:11824 ../../../AMDGPUUsage.rst:11904
#: ../../../AMDGPUUsage.rst:12102 ../../../AMDGPUUsage.rst:12206
msgid "Must happen before following s_waitcnt."
msgstr ""

#: ../../../AMDGPUUsage.rst:8810 ../../../AMDGPUUsage.rst:8952
#: ../../../AMDGPUUsage.rst:9116 ../../../AMDGPUUsage.rst:9404
#: ../../../AMDGPUUsage.rst:9555 ../../../AMDGPUUsage.rst:9847
#: ../../../AMDGPUUsage.rst:11121 ../../../AMDGPUUsage.rst:11274
#: ../../../AMDGPUUsage.rst:11449 ../../../AMDGPUUsage.rst:11747
#: ../../../AMDGPUUsage.rst:11906 ../../../AMDGPUUsage.rst:12208
msgid ""
"Performs L2 writeback to ensure previous global/generic store/atomicrmw are "
"visible at system scope."
msgstr ""

#: ../../../AMDGPUUsage.rst:8851 ../../../AMDGPUUsage.rst:8991
#: ../../../AMDGPUUsage.rst:11162 ../../../AMDGPUUsage.rst:11313
msgid ""
"Ensures that all memory operations to memory and the L2 writeback have "
"completed before performing the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:8892 ../../../AMDGPUUsage.rst:9218
#: ../../../AMDGPUUsage.rst:9295 ../../../AMDGPUUsage.rst:11204
#: ../../../AMDGPUUsage.rst:11551 ../../../AMDGPUUsage.rst:11628
#: ../../../AMDGPUUsage.rst:13407 ../../../AMDGPUUsage.rst:13667
#: ../../../AMDGPUUsage.rst:13794 ../../../AMDGPUUsage.rst:13937
#: ../../../AMDGPUUsage.rst:15489 ../../../AMDGPUUsage.rst:15763
#: ../../../AMDGPUUsage.rst:15898 ../../../AMDGPUUsage.rst:16065
#: ../../../AMDGPUUsage.rst:17545 ../../../AMDGPUUsage.rst:17810
#: ../../../AMDGPUUsage.rst:17917 ../../../AMDGPUUsage.rst:18063
msgid ""
"Ensures that all memory operations have completed before performing the "
"atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:9027 ../../../AMDGPUUsage.rst:9669
#: ../../../AMDGPUUsage.rst:11350 ../../../AMDGPUUsage.rst:12017
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/load "
"atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:9111 ../../../AMDGPUUsage.rst:9842
#: ../../../AMDGPUUsage.rst:11377 ../../../AMDGPUUsage.rst:12099
#: ../../../AMDGPUUsage.rst:12203
msgid "If OpenCL and address space is local, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:9234 ../../../AMDGPUUsage.rst:11567
#: ../../../AMDGPUUsage.rst:13684 ../../../AMDGPUUsage.rst:15785
#: ../../../AMDGPUUsage.rst:17834
msgid ""
"Ensures any following global data read is no older than the atomicrmw value "
"being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:9307 ../../../AMDGPUUsage.rst:11640
msgid "If not TgSplit execution mode, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:9443 ../../../AMDGPUUsage.rst:9594
#: ../../../AMDGPUUsage.rst:11786 ../../../AMDGPUUsage.rst:11945
msgid ""
"Ensures that all memory operations to global and L2 writeback have completed "
"before performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:9682 ../../../AMDGPUUsage.rst:12030
#: ../../../AMDGPUUsage.rst:14033 ../../../AMDGPUUsage.rst:16162
#: ../../../AMDGPUUsage.rst:18160
msgid ""
"Ensures that all memory operations have completed before performing any "
"following global memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:9727 ../../../AMDGPUUsage.rst:12075
#: ../../../AMDGPUUsage.rst:14078 ../../../AMDGPUUsage.rst:16207
#: ../../../AMDGPUUsage.rst:18202
msgid ""
"Ensures that the acquire-fence-paired atomic has completed before "
"invalidating the cache. Therefore any following locations read must be no "
"older than the value read by the acquire-fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:9960 ../../../AMDGPUUsage.rst:12318
#: ../../../AMDGPUUsage.rst:14219
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding local/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"lgkmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:9992 ../../../AMDGPUUsage.rst:12350
#: ../../../AMDGPUUsage.rst:14267
msgid ""
"Ensures any preceding sequential consistent global/local memory instructions "
"have completed before executing this sequentially consistent instruction. "
"This prevents reordering a seq_cst store followed by a seq_cst load. (Note "
"that seq_cst is stronger than acquire/release as the reordering of load "
"acquire followed by a store release is prevented by the s_waitcnt of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The s_waitcnt could be placed after "
"seq_store or before the seq_load. We choose the load to make the s_waitcnt "
"be as late as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:10162
msgid "Memory Model GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:10164
msgid "For GFX942:"
msgstr ""

#: ../../../AMDGPUUsage.rst:10197
msgid ""
"No special action is required for coherence between wavefronts in the same "
"work-group since they execute on the same CU. The exception is when in "
"tgsplit execution mode as wavefronts of the same work-group can be in "
"different CUs and so a ``buffer_inv sc0`` is required which will invalidate "
"the L1 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:10203
msgid ""
"A ``buffer_inv sc0`` is required to invalidate the L1 cache for coherence "
"between wavefronts executing in different work-groups as they may be "
"executing on different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:10207
msgid ""
"Atomic read-modify-write instructions implicitly bypass the L1 cache. "
"Therefore, they do not use the sc0 bit for coherence and instead use it to "
"indicate if the instruction returns the original value being updated. They "
"do use sc1 to indicate system or agent scope coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:10216
msgid "The vector and scalar memory operations use an L2 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:10218
msgid ""
"The gfx942 can be configured as a number of smaller agents with each having "
"a single L2 shared by all CUs on the same agent, or as fewer (possibly one) "
"larger agents with groups of CUs on each agent each sharing separate L2 "
"caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:10224
msgid ""
"Each CU has a separate request queue per channel for its associated L2. "
"Therefore, the vector and scalar memory operations performed by wavefronts "
"executing with different L1 caches and the same L2 cache can be reordered "
"relative to each other."
msgstr ""

#: ../../../AMDGPUUsage.rst:10228
msgid ""
"A ``s_waitcnt vmcnt(0)`` is required to ensure synchronization between "
"vector memory operations of different CUs. It ensures a previous vector "
"memory operation has completed before executing a subsequent vector memory "
"or LDS operation and so can be used to meet the requirements of acquire and "
"release."
msgstr ""

#: ../../../AMDGPUUsage.rst:10233
msgid ""
"An L2 cache can be kept coherent with other L2 caches by using the MTYPE RW "
"(read-write) for memory local to the L2, and MTYPE NC (non-coherent) with "
"the PTE C-bit set for memory not local to the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:10237
msgid ""
"Any local memory cache lines will be automatically invalidated by writes "
"from CUs associated with other L2 caches, or writes from the CPU, due to the "
"cache probe caused by the PTE C-bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:10240
msgid ""
"XGMI accesses from the CPU to local memory may be cached on the CPU. "
"Subsequent access from the GPU will automatically invalidate or writeback "
"the CPU cache due to the L2 probe filter."
msgstr ""

#: ../../../AMDGPUUsage.rst:10243
msgid ""
"To ensure coherence of local memory writes of CUs with different L1 caches "
"in the same agent a ``buffer_wbl2`` is required. It does nothing if the "
"agent is configured to have a single L2, or will writeback dirty L2 cache "
"lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:10247
msgid ""
"To ensure coherence of local memory writes of CUs in different agents a "
"``buffer_wbl2 sc1`` is required. It will writeback dirty L2 cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:10249
msgid ""
"To ensure coherence of local memory reads of CUs with different L1 caches in "
"the same agent a ``buffer_inv sc1`` is required. It does nothing if the "
"agent is configured to have a single L2, or will invalidate non-local L2 "
"cache lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:10253
msgid ""
"To ensure coherence of local memory reads of CUs in different agents a "
"``buffer_inv sc0 sc1`` is required. It will invalidate non-local L2 cache "
"lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:10257
msgid ""
"PCIe access from the GPU to the CPU can be kept coherent by using the MTYPE "
"UC (uncached) which bypasses the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:10294
msgid ""
"The code sequences used to implement the memory model for GFX942 are defined "
"in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx942-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:10297
msgid "AMDHSA Memory Model Code Sequences GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:10301
msgid "AMDGPU Machine Code GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:10313
msgid "buffer/global/flat_load nt=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10318 ../../../AMDGPUUsage.rst:10383
#: ../../../AMDGPUUsage.rst:10513
msgid "buffer/global/flat_load sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10338 ../../../AMDGPUUsage.rst:10344
#: ../../../AMDGPUUsage.rst:11015 ../../../AMDGPUUsage.rst:11054
#: ../../../AMDGPUUsage.rst:11115
msgid "GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:10343
msgid "buffer/global/flat_store nt=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10348 ../../../AMDGPUUsage.rst:10391
#: ../../../AMDGPUUsage.rst:11171
msgid "buffer/global/flat_store sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10374
msgid "buffer/global/flat_load sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10381
msgid "buffer/global/flat_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10387 ../../../AMDGPUUsage.rst:11054
msgid "buffer/global/flat_store sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10389 ../../../AMDGPUUsage.rst:11115
msgid "buffer/global/flat_store sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10402 ../../../AMDGPUUsage.rst:11269
msgid "buffer/global/flat_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10414
msgid "buffer/global_load sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10419 ../../../AMDGPUUsage.rst:10576
#: ../../../AMDGPUUsage.rst:10611 ../../../AMDGPUUsage.rst:10911
#: ../../../AMDGPUUsage.rst:10984 ../../../AMDGPUUsage.rst:11564
#: ../../../AMDGPUUsage.rst:12072 ../../../AMDGPUUsage.rst:12145
#: ../../../AMDGPUUsage.rst:12249
msgid "Must happen before the following buffer_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:10422 ../../../AMDGPUUsage.rst:10480
#: ../../../AMDGPUUsage.rst:10618 ../../../AMDGPUUsage.rst:10676
#: ../../../AMDGPUUsage.rst:10857 ../../../AMDGPUUsage.rst:11574
#: ../../../AMDGPUUsage.rst:11659 ../../../AMDGPUUsage.rst:12088
msgid "buffer_inv sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10458
msgid "flat_load  sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10466 ../../../AMDGPUUsage.rst:10661
#: ../../../AMDGPUUsage.rst:10842 ../../../AMDGPUUsage.rst:11644
msgid ""
"Must happen before the following buffer_inv and any following global/generic "
"load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:10489
msgid "buffer/global_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10493 ../../../AMDGPUUsage.rst:10517
#: ../../../AMDGPUUsage.rst:10548 ../../../AMDGPUUsage.rst:10688
#: ../../../AMDGPUUsage.rst:10713 ../../../AMDGPUUsage.rst:10745
#: ../../../AMDGPUUsage.rst:10774 ../../../AMDGPUUsage.rst:11722
#: ../../../AMDGPUUsage.rst:11798 ../../../AMDGPUUsage.rst:11881
#: ../../../AMDGPUUsage.rst:11961
msgid "Must happen before following buffer_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:10501 ../../../AMDGPUUsage.rst:10556
#: ../../../AMDGPUUsage.rst:10697 ../../../AMDGPUUsage.rst:10754
#: ../../../AMDGPUUsage.rst:10927 ../../../AMDGPUUsage.rst:11731
#: ../../../AMDGPUUsage.rst:11890 ../../../AMDGPUUsage.rst:12185
msgid "buffer_inv sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10525 ../../../AMDGPUUsage.rst:10584
#: ../../../AMDGPUUsage.rst:10722 ../../../AMDGPUUsage.rst:10783
#: ../../../AMDGPUUsage.rst:11000 ../../../AMDGPUUsage.rst:11807
#: ../../../AMDGPUUsage.rst:11970 ../../../AMDGPUUsage.rst:12289
msgid "buffer_inv sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10532 ../../../AMDGPUUsage.rst:10591
#: ../../../AMDGPUUsage.rst:10729 ../../../AMDGPUUsage.rst:10790
#: ../../../AMDGPUUsage.rst:11814 ../../../AMDGPUUsage.rst:11977
#: ../../../AMDGPUUsage.rst:12297
msgid ""
"Ensures that following loads will not see stale MTYPE NC global data. MTYPE "
"RW and CC memory will never be stale due to the memory probes."
msgstr ""

#: ../../../AMDGPUUsage.rst:10540
msgid "flat_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10568
msgid "flat_load sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10709 ../../../AMDGPUUsage.rst:11794
msgid "buffer/global_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10766 ../../../AMDGPUUsage.rst:11953
msgid "flat_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:11061 ../../../AMDGPUUsage.rst:11218
#: ../../../AMDGPUUsage.rst:11375 ../../../AMDGPUUsage.rst:11668
#: ../../../AMDGPUUsage.rst:11822 ../../../AMDGPUUsage.rst:12097
msgid "buffer_wbl2 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:11065 ../../../AMDGPUUsage.rst:11222
#: ../../../AMDGPUUsage.rst:11382 ../../../AMDGPUUsage.rst:11672
#: ../../../AMDGPUUsage.rst:11826 ../../../AMDGPUUsage.rst:12104
msgid ""
"Performs L2 writeback to ensure previous global/generic store/atomicrmw are "
"visible at agent scope."
msgstr ""

#: ../../../AMDGPUUsage.rst:11117 ../../../AMDGPUUsage.rst:11270
#: ../../../AMDGPUUsage.rst:11445 ../../../AMDGPUUsage.rst:11743
#: ../../../AMDGPUUsage.rst:11902 ../../../AMDGPUUsage.rst:12201
msgid "buffer_wbl2 sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:11212
msgid "buffer/global/flat_atomic sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:11322
msgid "buffer/global/flat_atomic sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12520
msgid "Memory Model GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12522
msgid "For GFX10-GFX11:"
msgstr ""

#: ../../../AMDGPUUsage.rst:12525 ../../../AMDGPUUsage.rst:14539
#: ../../../AMDGPUUsage.rst:16675
msgid "Each SA has multiple work-group processors (WGP)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12526 ../../../AMDGPUUsage.rst:14540
msgid "Each WGP has multiple compute units (CU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12528
msgid ""
"The wavefronts for a single work-group are executed in the same WGP. In CU "
"wavefront execution mode the wavefronts may be executed by different SIMDs "
"in the same CU. In WGP wavefront execution mode the wavefronts may be "
"executed by different SIMDs in different CUs in the same WGP."
msgstr ""

#: ../../../AMDGPUUsage.rst:12533 ../../../AMDGPUUsage.rst:14550
msgid ""
"Each WGP has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it."
msgstr ""

#: ../../../AMDGPUUsage.rst:12535 ../../../AMDGPUUsage.rst:14552
msgid ""
"All LDS operations of a WGP are performed as wavefront wide operations in a "
"global order and involve no caching. Completion is reported to a wavefront "
"in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:12538
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a WGP. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_waitcnt "
"lgkmcnt(0)`` is required to ensure synchronization between LDS operations "
"and vector memory operations between wavefronts of a work-group, but not "
"between operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:12546
msgid ""
"The vector memory operations are performed as wavefront wide operations. "
"Completion of load/store/sample operations are reported to a wavefront in "
"execution order of other load/store/sample operations performed by that "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:12550
msgid ""
"The vector memory operations access a vector L0 cache. There is a single L0 "
"cache per CU. Each SIMD of a CU accesses the same L0 cache. Therefore, no "
"special action is required for coherence between the lanes of a single "
"wavefront. However, a ``buffer_gl0_inv`` is required for coherence between "
"wavefronts executing in the same work-group as they may be executing on "
"SIMDs of different CUs that access different L0s. A ``buffer_gl0_inv`` is "
"also required for coherence between wavefronts executing in different work-"
"groups as they may be executing on different WGPs."
msgstr ""

#: ../../../AMDGPUUsage.rst:12558 ../../../AMDGPUUsage.rst:14618
msgid ""
"The scalar memory operations access a scalar L0 cache shared by all "
"wavefronts on a WGP. The scalar and vector L0 caches are not coherent. "
"However, scalar operations are used in a restricted way so do not impact the "
"memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12562
msgid ""
"The vector and scalar memory L0 caches use an L1 cache shared by all WGPs on "
"the same SA. Therefore, no special action is required for coherence between "
"the wavefronts of a single work-group. However, a ``buffer_gl1_inv`` is "
"required for coherence between wavefronts executing in different work-groups "
"as they may be executing on different SAs that access different L1s."
msgstr ""

#: ../../../AMDGPUUsage.rst:12567
msgid ""
"The L1 caches have independent quadrants to service disjoint ranges of "
"virtual addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:12569
msgid ""
"Each L0 cache has a separate request queue per L1 quadrant. Therefore, the "
"vector and scalar memory operations performed by different wavefronts, "
"whether executing in the same or different work-groups (which may be "
"executing on different CUs accessing different L0s), can be reordered "
"relative to each other. A ``s_waitcnt vmcnt(0) & vscnt(0)`` is required to "
"ensure synchronization between vector memory operations of different "
"wavefronts. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory or LDS operation and so can be "
"used to meet the requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:12578
msgid "The L1 caches use an L2 cache shared by all SAs on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:12581
msgid ""
"Each L1 quadrant of a single SA accesses a different L2 channel. Each L1 "
"quadrant has a separate request queue per L2 channel. Therefore, the vector "
"and scalar memory operations performed by wavefronts executing in different "
"work-groups (which may be executing on different SAs) of an agent can be "
"reordered relative to each other. A ``s_waitcnt vmcnt(0) & vscnt(0)`` is "
"required to ensure synchronization between vector memory operations of "
"different SAs. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory and so can be used to meet the "
"requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:12592
msgid ""
"On GFX10.3 and GFX11 a memory attached last level (MALL) cache exists for "
"GPU memory. The MALL cache is fully coherent with GPU memory and has no "
"impact on system coherence. All agents (GPU and CPU) access GPU memory "
"through the MALL cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:12616
msgid ""
"CP invalidates the L0 and L1 caches at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:12617 ../../../AMDGPUUsage.rst:14677
msgid ""
"On dGPU the kernarg backing memory is accessed as MTYPE UC (uncached) to "
"avoid needing to invalidate the L2 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:12622
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC (non-coherent). Since the private address space is "
"only accessed by a single thread, and is always write-before-read, there is "
"never a need to invalidate these entries from the L0 or L1 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:12627
msgid ""
"Wavefronts are executed in native mode with in-order reporting of loads and "
"sample instructions. In this mode vmcnt reports completion of load, atomic "
"with return and sample instructions in order, and the vscnt reports the "
"completion of store and atomic without return in order. See ``MEM_ORDERED`` "
"field in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12633 ../../../AMDGPUUsage.rst:14687
msgid "Wavefronts can be executed in WGP or CU wavefront execution mode:"
msgstr ""

#: ../../../AMDGPUUsage.rst:12635 ../../../AMDGPUUsage.rst:14689
msgid ""
"In WGP wavefront execution mode the wavefronts of a work-group are executed "
"on the SIMDs of both CUs of the WGP. Therefore, explicit management of the "
"per CU L0 caches is required for work-group synchronization. Also accesses "
"to L1 at work-group scope need to be explicitly ordered as the accesses from "
"different CUs are not ordered."
msgstr ""

#: ../../../AMDGPUUsage.rst:12640 ../../../AMDGPUUsage.rst:14694
msgid ""
"In CU wavefront execution mode the wavefronts of a work-group are executed "
"on the SIMDs of a single CU of the WGP. Therefore, all global memory access "
"by the work-group access the same L0 which in turn ensures L1 accesses are "
"ordered and so do not require explicit management of the caches for work-"
"group synchronization."
msgstr ""

#: ../../../AMDGPUUsage.rst:12646 ../../../AMDGPUUsage.rst:14700
msgid ""
"See ``WGP_MODE`` field in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table` and :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12650
msgid ""
"The code sequences used to implement the memory model for GFX10-GFX11 are "
"defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx10-gfx11-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12653
msgid "AMDHSA Memory Model Code Sequences GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12657
msgid "AMDGPU Machine Code GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12669
msgid "buffer/global/flat_load slc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12672 ../../../AMDGPUUsage.rst:12703
#: ../../../AMDGPUUsage.rst:12710
msgid "If GFX10, omit dlc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12676 ../../../AMDGPUUsage.rst:12745
msgid "buffer/global/flat_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12700
msgid "buffer/global/flat_store glc=1 slc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12707
msgid "buffer/global/flat_store dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12712
msgid "s_waitcnt vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12739 ../../../AMDGPUUsage.rst:12773
#: ../../../AMDGPUUsage.rst:12826
msgid "If CU wavefront execution mode, omit glc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12748 ../../../AMDGPUUsage.rst:12862
#: ../../../AMDGPUUsage.rst:12889
msgid "If GFX11, omit dlc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12778 ../../../AMDGPUUsage.rst:12790
#: ../../../AMDGPUUsage.rst:12816 ../../../AMDGPUUsage.rst:12852
#: ../../../AMDGPUUsage.rst:12923 ../../../AMDGPUUsage.rst:12938
#: ../../../AMDGPUUsage.rst:12989 ../../../AMDGPUUsage.rst:13138
#: ../../../AMDGPUUsage.rst:13693 ../../../AMDGPUUsage.rst:13750
#: ../../../AMDGPUUsage.rst:13822 ../../../AMDGPUUsage.rst:14093
#: ../../../AMDGPUUsage.rst:14846 ../../../AMDGPUUsage.rst:14858
#: ../../../AMDGPUUsage.rst:14917 ../../../AMDGPUUsage.rst:14994
#: ../../../AMDGPUUsage.rst:15006 ../../../AMDGPUUsage.rst:15030
#: ../../../AMDGPUUsage.rst:15068 ../../../AMDGPUUsage.rst:15222
#: ../../../AMDGPUUsage.rst:15794 ../../../AMDGPUUsage.rst:15854
#: ../../../AMDGPUUsage.rst:15934 ../../../AMDGPUUsage.rst:16222
msgid "If CU wavefront execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:12780 ../../../AMDGPUUsage.rst:12801
#: ../../../AMDGPUUsage.rst:12928
msgid ""
"Must happen before the following buffer_gl0_inv and before any following "
"global/generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:12788 ../../../AMDGPUUsage.rst:12814
#: ../../../AMDGPUUsage.rst:12850 ../../../AMDGPUUsage.rst:12936
#: ../../../AMDGPUUsage.rst:12959 ../../../AMDGPUUsage.rst:12987
#: ../../../AMDGPUUsage.rst:13136 ../../../AMDGPUUsage.rst:13691
#: ../../../AMDGPUUsage.rst:13748 ../../../AMDGPUUsage.rst:13820
#: ../../../AMDGPUUsage.rst:14091
msgid "buffer_gl0_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:12832
msgid "If CU wavefront execution mode, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12836
msgid ""
"Must happen before the following buffer_gl0_inv and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:12859
msgid "buffer/global_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12866 ../../../AMDGPUUsage.rst:13002
#: ../../../AMDGPUUsage.rst:13033 ../../../AMDGPUUsage.rst:13879
#: ../../../AMDGPUUsage.rst:13954
msgid "Must happen before following buffer_gl*_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:12869 ../../../AMDGPUUsage.rst:14933
#: ../../../AMDGPUUsage.rst:17033
msgid "Ensures the load has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:12874 ../../../AMDGPUUsage.rst:12904
#: ../../../AMDGPUUsage.rst:13011 ../../../AMDGPUUsage.rst:13042
#: ../../../AMDGPUUsage.rst:13221 ../../../AMDGPUUsage.rst:13888
#: ../../../AMDGPUUsage.rst:13963 ../../../AMDGPUUsage.rst:14183
msgid "buffer_gl1_inv; buffer_gl0_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:12887
msgid "flat_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12896
msgid "Must happen before following buffer_gl*_invl."
msgstr ""

#: ../../../AMDGPUUsage.rst:12921 ../../../AMDGPUUsage.rst:12997
#: ../../../AMDGPUUsage.rst:13676 ../../../AMDGPUUsage.rst:13874
msgid "s_waitcnt vm/vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12925 ../../../AMDGPUUsage.rst:12974
#: ../../../AMDGPUUsage.rst:12999 ../../../AMDGPUUsage.rst:13030
#: ../../../AMDGPUUsage.rst:13678 ../../../AMDGPUUsage.rst:13876
#: ../../../AMDGPUUsage.rst:13951
msgid ""
"Use vmcnt(0) if atomic with return and vscnt(0) if atomic with no-return."
msgstr ""

#: ../../../AMDGPUUsage.rst:12949 ../../../AMDGPUUsage.rst:12977
#: ../../../AMDGPUUsage.rst:13120 ../../../AMDGPUUsage.rst:13681
#: ../../../AMDGPUUsage.rst:13738 ../../../AMDGPUUsage.rst:13810
#: ../../../AMDGPUUsage.rst:14075
msgid "Must happen before the following buffer_gl0_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:12961 ../../../AMDGPUUsage.rst:13752
#: ../../../AMDGPUUsage.rst:15029 ../../../AMDGPUUsage.rst:15856
msgid "If OpenCL omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:12968
msgid "s_waitcnt lgkmcnt(0) & vm/vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12971
msgid "If CU wavefront execution mode, omit vm/vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13025 ../../../AMDGPUUsage.rst:13946
msgid "s_waitcnt vm/vscnt(0) & lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13057 ../../../AMDGPUUsage.rst:13145
#: ../../../AMDGPUUsage.rst:13239 ../../../AMDGPUUsage.rst:13320
#: ../../../AMDGPUUsage.rst:13371 ../../../AMDGPUUsage.rst:13498
#: ../../../AMDGPUUsage.rst:13559 ../../../AMDGPUUsage.rst:13624
#: ../../../AMDGPUUsage.rst:13758 ../../../AMDGPUUsage.rst:13803
#: ../../../AMDGPUUsage.rst:13829 ../../../AMDGPUUsage.rst:13901
#: ../../../AMDGPUUsage.rst:13978 ../../../AMDGPUUsage.rst:14100
#: ../../../AMDGPUUsage.rst:14207 ../../../AMDGPUUsage.rst:14406
msgid "s_waitcnt lgkmcnt(0) & vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13060
msgid "If CU wavefront execution mode, omit vmcnt(0) and vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13067 ../../../AMDGPUUsage.rst:13152
#: ../../../AMDGPUUsage.rst:13505 ../../../AMDGPUUsage.rst:13566
#: ../../../AMDGPUUsage.rst:13985 ../../../AMDGPUUsage.rst:14107
msgid "If OpenCL and address space is local, omit vmcnt(0) and vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13074 ../../../AMDGPUUsage.rst:13159
#: ../../../AMDGPUUsage.rst:13244 ../../../AMDGPUUsage.rst:13327
#: ../../../AMDGPUUsage.rst:13375 ../../../AMDGPUUsage.rst:13456
#: ../../../AMDGPUUsage.rst:13512 ../../../AMDGPUUsage.rst:13573
#: ../../../AMDGPUUsage.rst:13762 ../../../AMDGPUUsage.rst:13834
#: ../../../AMDGPUUsage.rst:13998 ../../../AMDGPUUsage.rst:14114
#: ../../../AMDGPUUsage.rst:14409
msgid ""
"Could be split into separate s_waitcnt vmcnt(0), s_waitcnt vscnt(0) and "
"s_waitcnt lgkmcnt(0) to allow them to be independently moved according to "
"the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:13083 ../../../AMDGPUUsage.rst:13168
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/ atomicrmw-with-return-value with an equal or wider sync scope and "
"memory ordering stronger than unordered (this is termed the fence-paired-"
"atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13096 ../../../AMDGPUUsage.rst:13181
msgid ""
"s_waitcnt vscnt(0) must happen after any preceding global/generic atomicrmw-"
"no-return-value with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13205 ../../../AMDGPUUsage.rst:14143
msgid "Must happen before the following buffer_gl*_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:13208 ../../../AMDGPUUsage.rst:15289
#: ../../../AMDGPUUsage.rst:17344
msgid ""
"Ensures that the fence-paired atomic has completed before invalidating the "
"caches. Therefore any following locations read must be no older than the "
"value read by the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:13253 ../../../AMDGPUUsage.rst:13296
#: ../../../AMDGPUUsage.rst:13336 ../../../AMDGPUUsage.rst:13384
#: ../../../AMDGPUUsage.rst:13427 ../../../AMDGPUUsage.rst:13465
#: ../../../AMDGPUUsage.rst:13521 ../../../AMDGPUUsage.rst:13582
#: ../../../AMDGPUUsage.rst:13644 ../../../AMDGPUUsage.rst:13711
#: ../../../AMDGPUUsage.rst:13771 ../../../AMDGPUUsage.rst:13843
#: ../../../AMDGPUUsage.rst:14007 ../../../AMDGPUUsage.rst:14123
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/load "
"atomic/ atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:13259 ../../../AMDGPUUsage.rst:13302
#: ../../../AMDGPUUsage.rst:13343 ../../../AMDGPUUsage.rst:13390
#: ../../../AMDGPUUsage.rst:13433 ../../../AMDGPUUsage.rst:13471
#: ../../../AMDGPUUsage.rst:13528 ../../../AMDGPUUsage.rst:13588
#: ../../../AMDGPUUsage.rst:13650 ../../../AMDGPUUsage.rst:13717
#: ../../../AMDGPUUsage.rst:13777 ../../../AMDGPUUsage.rst:13849
#: ../../../AMDGPUUsage.rst:13921 ../../../AMDGPUUsage.rst:14014
#: ../../../AMDGPUUsage.rst:14130
msgid ""
"s_waitcnt vscnt(0) must happen after any preceding global/generic store/"
"store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:13285 ../../../AMDGPUUsage.rst:13416
#: ../../../AMDGPUUsage.rst:13700 ../../../AMDGPUUsage.rst:14316
msgid "s_waitcnt vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13288 ../../../AMDGPUUsage.rst:13419
#: ../../../AMDGPUUsage.rst:13703 ../../../AMDGPUUsage.rst:14318
msgid ""
"Could be split into separate s_waitcnt vmcnt(0) and s_waitcnt vscnt(0) to "
"allow them to be independently moved according to the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:13311 ../../../AMDGPUUsage.rst:13442
#: ../../../AMDGPUUsage.rst:13726 ../../../AMDGPUUsage.rst:15387
#: ../../../AMDGPUUsage.rst:15529 ../../../AMDGPUUsage.rst:15830
#: ../../../AMDGPUUsage.rst:17445 ../../../AMDGPUUsage.rst:17586
#: ../../../AMDGPUUsage.rst:17866
msgid ""
"Ensures that all global memory operations have completed before performing "
"the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:13452
msgid "s_waitcnt lgkmcnt(0) &"
msgstr ""

#: ../../../AMDGPUUsage.rst:13452
msgid "vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13534 ../../../AMDGPUUsage.rst:14020
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/"
"store/load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:13635 ../../../AMDGPUUsage.rst:13906
#: ../../../AMDGPUUsage.rst:14210
msgid ""
"Could be split into separate s_waitcnt vmcnt(0), s_waitcnt vscnt(0), and "
"s_waitcnt lgkmcnt(0) to allow them to be independently moved according to "
"the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:13806
msgid ""
"If atomic with return, omit vscnt(0), if atomic with no-return, omit "
"vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:13813 ../../../AMDGPUUsage.rst:15925
#: ../../../AMDGPUUsage.rst:17943
msgid ""
"Ensures any following global data read is no older than the load atomic "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:13915
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/load "
"atomic atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:14146 ../../../AMDGPUUsage.rst:16280
#: ../../../AMDGPUUsage.rst:18258
msgid ""
"Ensures that the preceding global/local/generic load atomic/atomicrmw with "
"an equal or wider sync scope and memory ordering stronger than unordered "
"(this is termed the acquire-fence-paired-atomic) has completed before "
"invalidating the caches. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:14235 ../../../AMDGPUUsage.rst:14434
msgid ""
"s_waitcnt vmcnt(0) must happen after preceding global/generic load atomic/ "
"atomicrmw-with-return-value with memory ordering of seq_cst and with equal "
"or wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14251 ../../../AMDGPUUsage.rst:14342
#: ../../../AMDGPUUsage.rst:14450
msgid ""
"s_waitcnt vscnt(0) Must happen after preceding global/generic store atomic/ "
"atomicrmw-no-return-value with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vscnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14326
msgid ""
"s_waitcnt vmcnt(0) Must happen after preceding global/generic load atomic/ "
"atomicrmw-with-return-value with memory ordering of seq_cst and with equal "
"or wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14418
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding local load atomic/store "
"atomic/atomicrmw with memory ordering of seq_cst and with equal or wider "
"sync scope. (Note that seq_cst fences have their own s_waitcnt lgkmcnt(0) "
"and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14534
msgid "Memory Model GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:14536
msgid "For GFX12:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14542 ../../../AMDGPUUsage.rst:16677
msgid "The wavefronts for a single work-group are executed in the same WGP."
msgstr ""

#: ../../../AMDGPUUsage.rst:14545
msgid ""
"In CU wavefront execution mode the wavefronts may be executed by different "
"SIMDs in the same CU."
msgstr ""

#: ../../../AMDGPUUsage.rst:14547
msgid ""
"In WGP wavefront execution mode the wavefronts may be executed by different "
"SIMDs in different CUs in the same WGP."
msgstr ""

#: ../../../AMDGPUUsage.rst:14555
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a WGP. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_wait_dscnt "
"0x0`` is required to ensure synchronization between LDS operations and "
"vector memory operations between wavefronts of a work-group, but not between "
"operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:14563
msgid ""
"The vector memory operations are performed as wavefront wide operations. "
"Vector memory operations are divided in different types. Completion of a "
"vector memory operation is reported to a wavefront in-order within a type, "
"but may be out of order between types. The types of vector memory operations "
"(and their associated ``s_wait`` instructions) are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14569
msgid "LDS: ``s_wait_dscnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14570
msgid "Load (global, scratch, flat, buffer and image): ``s_wait_loadcnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14571
msgid "Store (global, scratch, flat, buffer and image): ``s_wait_storecnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14572
msgid "Sample and Gather4: ``s_wait_samplecnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14573
msgid "BVH: ``s_wait_bvhcnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14575
msgid ""
"Vector and scalar memory instructions contain a ``SCOPE`` field with values "
"corresponding to each cache level. The ``SCOPE`` determines whether a cache "
"can complete an operation locally or whether it needs to forward the "
"operation to the next cache level. The ``SCOPE`` values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14580
msgid "``SCOPE_CU``: Compute Unit (NOTE: not affected by CU/WGP mode)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14581 ../../../AMDGPUUsage.rst:16765
msgid "``SCOPE_SE``: Shader Engine"
msgstr ""

#: ../../../AMDGPUUsage.rst:14582 ../../../AMDGPUUsage.rst:16766
msgid "``SCOPE_DEV``: Device/Agent"
msgstr ""

#: ../../../AMDGPUUsage.rst:14583 ../../../AMDGPUUsage.rst:16767
msgid "``SCOPE_SYS``: System"
msgstr ""

#: ../../../AMDGPUUsage.rst:14585
msgid ""
"When a memory operation with a given ``SCOPE`` reaches a cache with a "
"smaller ``SCOPE`` value, it is forwarded to the next level of cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:14587
msgid ""
"When a memory operation with a given ``SCOPE`` reaches a cache with a "
"``SCOPE`` value greater than or equal to its own, the operation can proceed:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14590
msgid "Reads can hit into the cache"
msgstr ""

#: ../../../AMDGPUUsage.rst:14591
msgid ""
"Writes can happen in this cache and the transaction is acknowledged from "
"this level of cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:14593 ../../../AMDGPUUsage.rst:16783
msgid "RMW operations can be done locally."
msgstr ""

#: ../../../AMDGPUUsage.rst:14595
msgid ""
"``global_inv``, ``global_wb`` and ``global_wbinv`` instructions are used to "
"invalidate, write-back and write-back+invalidate caches. The affected "
"cache(s) are controlled by the ``SCOPE:`` of the instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:14598
msgid ""
"``global_inv`` invalidates caches whose scope is strictly smaller than the "
"instruction's. The invalidation requests cannot be reordered with pending or "
"upcoming memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:14601
msgid ""
"``global_wb`` is a writeback operation that additionally ensures previous "
"memory operation done at a lower scope level have reached the ``SCOPE:`` of "
"the ``global_wb``."
msgstr ""

#: ../../../AMDGPUUsage.rst:14605
msgid ""
"``global_wb`` can be omitted for scopes other than ``SCOPE_SYS`` in gfx120x."
msgstr ""

#: ../../../AMDGPUUsage.rst:14608
msgid ""
"The vector memory operations access a vector L0 cache. There is a single L0 "
"cache per CU. Each SIMD of a CU accesses the same L0 cache. Therefore, no "
"special action is required for coherence between the lanes of a single "
"wavefront. To achieve coherence between wavefronts executing in the same "
"work-group:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14614
msgid "In CU wavefront execution mode, no special action is required."
msgstr ""

#: ../../../AMDGPUUsage.rst:14615
msgid ""
"In WGP wavefront execution mode, a ``global_inv scope:SCOPE_SE`` is required "
"as wavefronts may be executing on SIMDs of different CUs that access "
"different L0s."
msgstr ""

#: ../../../AMDGPUUsage.rst:14622
msgid ""
"The vector and scalar memory L0 caches use an L1 buffer shared by all WGPs "
"on the same SA. The L1 buffer acts as a bridge to L2 for clients within a SA."
msgstr ""

#: ../../../AMDGPUUsage.rst:14624
msgid ""
"The L1 buffers have independent quadrants to service disjoint ranges of "
"virtual addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:14626
msgid ""
"Each L0 cache has a separate request queue per L1 quadrant. Therefore, the "
"vector and scalar memory operations performed by different wavefronts, "
"whether executing in the same or different work-groups (which may be "
"executing on different CUs accessing different L0s), can be reordered "
"relative to each other. Some or all of the wait instructions below are "
"required to ensure synchronization between vector memory operations of "
"different wavefronts. It ensures a previous vector memory operation has "
"completed before executing a subsequent vector memory or LDS operation and "
"so can be used to meet the requirements of acquire, release and sequential "
"consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14636
#: ../../../AMDGPUUsage.rst:14654 ../../../AMDGPUUsage.rst:14760
#: ../../../AMDGPUUsage.rst:14844 ../../../AMDGPUUsage.rst:14928
#: ../../../AMDGPUUsage.rst:16886 ../../../AMDGPUUsage.rst:16979
#: ../../../AMDGPUUsage.rst:17028
msgid "``s_wait_loadcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14637
#: ../../../AMDGPUUsage.rst:14655
msgid "``s_wait_samplecnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14638
#: ../../../AMDGPUUsage.rst:14656
msgid "``s_wait_bvhcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14639
#: ../../../AMDGPUUsage.rst:14657 ../../../AMDGPUUsage.rst:14789
#: ../../../AMDGPUUsage.rst:16915
msgid "``s_wait_storecnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14641
msgid "The L1 buffers use an L2 cache shared by all SAs on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:14644
msgid ""
"Each L1 quadrant of a single SA accesses a different L2 channel. Each L1 "
"quadrant has a separate request queue per L2 channel. Therefore, the vector "
"and scalar memory operations performed by wavefronts executing in different "
"work-groups (which may be executing on different SAs) of an agent can be "
"reordered relative to each other. Some or all of the wait instructions below "
"are required to ensure synchronization between vector memory operations of "
"different SAs. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory and so can be used to meet the "
"requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:14659
msgid ""
"The L2 cache can be kept coherent with other agents, or ranges of virtual "
"addresses can be set up to bypass it to ensure system coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:14661
msgid ""
"A memory attached last level (MALL) cache exists for GPU memory. The MALL "
"cache is fully coherent with GPU memory and has no impact on system "
"coherence. All agents (GPU and CPU) access GPU memory through the MALL cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:14676
msgid "CP invalidates caches at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:14682
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC (non-coherent). Since the private address space is "
"only accessed by a single thread, and is always write-before-read, there is "
"never a need to invalidate these entries from L0."
msgstr ""

#: ../../../AMDGPUUsage.rst:14704
msgid ""
"The code sequences used to implement the memory model for GFX12 are defined "
"in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14707
msgid ""
"The mapping of LLVM IR syncscope to GFX12 instruction ``scope`` operands is "
"defined in :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-scopes-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14710
msgid ""
"The table only applies if and only if it is directly referenced by an entry "
"in :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-table`, and it only "
"applies to the instruction in the code sequence that references the table."
msgstr ""

#: ../../../AMDGPUUsage.rst:14714
msgid "AMDHSA Memory Model Code Sequences GFX12 - Instruction Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:14718 ../../../AMDGPUUsage.rst:16846
msgid "LLVM syncscope"
msgstr ""

#: ../../../AMDGPUUsage.rst:14718
msgid "CU wavefront execution mode"
msgstr ""

#: ../../../AMDGPUUsage.rst:14718
msgid "WGP wavefront execution mode"
msgstr ""

#: ../../../AMDGPUUsage.rst:14722 ../../../AMDGPUUsage.rst:14723
#: ../../../AMDGPUUsage.rst:14728 ../../../AMDGPUUsage.rst:14729
#: ../../../AMDGPUUsage.rst:16850 ../../../AMDGPUUsage.rst:16851
msgid "``scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14724 ../../../AMDGPUUsage.rst:14730
#: ../../../AMDGPUUsage.rst:16852
msgid "``scope:SCOPE_DEV``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14725 ../../../AMDGPUUsage.rst:14731
#: ../../../AMDGPUUsage.rst:16853
msgid "``scope:SCOPE_SE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14728
msgid "one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14729
msgid "system-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14730
msgid "agent-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14731
msgid "workgroup-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14732
msgid "wavefront-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14733
msgid "singlethread-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14736
msgid "AMDHSA Memory Model Code Sequences GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:14740
msgid "AMDGPU Machine Code GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:14752 ../../../AMDGPUUsage.rst:16878
msgid "buffer/global/flat_load ``th:TH_LOAD_NT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14757 ../../../AMDGPUUsage.rst:16883
msgid "buffer/global/flat_load ``scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14781 ../../../AMDGPUUsage.rst:16907
msgid "buffer/global/flat_store ``th:TH_STORE_NT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14786 ../../../AMDGPUUsage.rst:16912
msgid "buffer/global/flat_store ``scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14813 ../../../AMDGPUUsage.rst:14821
#: ../../../AMDGPUUsage.rst:14829 ../../../AMDGPUUsage.rst:14842
#: ../../../AMDGPUUsage.rst:14893 ../../../AMDGPUUsage.rst:14926
#: ../../../AMDGPUUsage.rst:14940 ../../../AMDGPUUsage.rst:14953
#: ../../../AMDGPUUsage.rst:14969 ../../../AMDGPUUsage.rst:14985
#: ../../../AMDGPUUsage.rst:15039 ../../../AMDGPUUsage.rst:15077
#: ../../../AMDGPUUsage.rst:15096 ../../../AMDGPUUsage.rst:15109
#: ../../../AMDGPUUsage.rst:15132 ../../../AMDGPUUsage.rst:15303
#: ../../../AMDGPUUsage.rst:15357 ../../../AMDGPUUsage.rst:15447
#: ../../../AMDGPUUsage.rst:15499 ../../../AMDGPUUsage.rst:15588
#: ../../../AMDGPUUsage.rst:15773 ../../../AMDGPUUsage.rst:15908
#: ../../../AMDGPUUsage.rst:15993 ../../../AMDGPUUsage.rst:16013
#: ../../../AMDGPUUsage.rst:16075 ../../../AMDGPUUsage.rst:16100
#: ../../../AMDGPUUsage.rst:16319
msgid ""
"Apply :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-scopes-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14840
msgid "buffer/global_load ``scope:SCOPE_SE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14848 ../../../AMDGPUUsage.rst:14869
#: ../../../AMDGPUUsage.rst:14996
msgid ""
"Must happen before the following ``global_inv`` and before any following "
"global/generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:14856 ../../../AMDGPUUsage.rst:14882
#: ../../../AMDGPUUsage.rst:14915 ../../../AMDGPUUsage.rst:15004
#: ../../../AMDGPUUsage.rst:15027 ../../../AMDGPUUsage.rst:15066
#: ../../../AMDGPUUsage.rst:15220 ../../../AMDGPUUsage.rst:15792
#: ../../../AMDGPUUsage.rst:15852 ../../../AMDGPUUsage.rst:15932
#: ../../../AMDGPUUsage.rst:16220
msgid "``global_inv scope:SCOPE_SE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14866
#: ../../../AMDGPUUsage.rst:15014 ../../../AMDGPUUsage.rst:15839
#: ../../../AMDGPUUsage.rst:16989 ../../../AMDGPUUsage.rst:17110
#: ../../../AMDGPUUsage.rst:17875
msgid "``s_wait_dscnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14884
msgid "If OpenCL or CU wavefront execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:14891 ../../../AMDGPUUsage.rst:14951
#: ../../../AMDGPUUsage.rst:17004 ../../../AMDGPUUsage.rst:17051
msgid "flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**CU wavefront execution mode:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:14900 ../../../AMDGPUUsage.rst:14958
#: ../../../AMDGPUUsage.rst:15055 ../../../AMDGPUUsage.rst:15151
#: ../../../AMDGPUUsage.rst:15921 ../../../AMDGPUUsage.rst:15951
#: ../../../AMDGPUUsage.rst:16034 ../../../AMDGPUUsage.rst:16347
#: ../../../AMDGPUUsage.rst:16545 ../../../AMDGPUUsage.rst:17011
#: ../../../AMDGPUUsage.rst:17058 ../../../AMDGPUUsage.rst:17138
#: ../../../AMDGPUUsage.rst:17229 ../../../AMDGPUUsage.rst:17942
#: ../../../AMDGPUUsage.rst:17959 ../../../AMDGPUUsage.rst:18038
#: ../../../AMDGPUUsage.rst:18323 ../../../AMDGPUUsage.rst:18513
msgid "If OpenCL, omit ``s_wait_dscnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14901
msgid ""
"Must happen before the following ``global_inv`` and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:14930 ../../../AMDGPUUsage.rst:14959
#: ../../../AMDGPUUsage.rst:15086 ../../../AMDGPUUsage.rst:16002
#: ../../../AMDGPUUsage.rst:16089 ../../../AMDGPUUsage.rst:17030
#: ../../../AMDGPUUsage.rst:17059 ../../../AMDGPUUsage.rst:17162
#: ../../../AMDGPUUsage.rst:18008 ../../../AMDGPUUsage.rst:18091
msgid "Must happen before following ``global_inv``."
msgstr ""

#: ../../../AMDGPUUsage.rst:14938 ../../../AMDGPUUsage.rst:14967
#: ../../../AMDGPUUsage.rst:15094 ../../../AMDGPUUsage.rst:15130
#: ../../../AMDGPUUsage.rst:15301 ../../../AMDGPUUsage.rst:16011
#: ../../../AMDGPUUsage.rst:16098 ../../../AMDGPUUsage.rst:17038
#: ../../../AMDGPUUsage.rst:17067 ../../../AMDGPUUsage.rst:17170
#: ../../../AMDGPUUsage.rst:17210 ../../../AMDGPUUsage.rst:17356
#: ../../../AMDGPUUsage.rst:18017 ../../../AMDGPUUsage.rst:18100
#: ../../../AMDGPUUsage.rst:18295
msgid "``global_inv``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14986 ../../../AMDGPUUsage.rst:15040
#: ../../../AMDGPUUsage.rst:15078 ../../../AMDGPUUsage.rst:15110
#: ../../../AMDGPUUsage.rst:17095 ../../../AMDGPUUsage.rst:17128
#: ../../../AMDGPUUsage.rst:17154 ../../../AMDGPUUsage.rst:17190
msgid "If atomic with return, use ``th:TH_ATOMIC_RETURN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**Atomic with return:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**Atomic without return:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:15017 ../../../AMDGPUUsage.rst:15056
#: ../../../AMDGPUUsage.rst:15204 ../../../AMDGPUUsage.rst:15782
#: ../../../AMDGPUUsage.rst:15842 ../../../AMDGPUUsage.rst:15922
#: ../../../AMDGPUUsage.rst:16204
msgid "Must happen before the following ``global_inv``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15050
msgid ""
"If CU wavefront execution mode, omit all for atomics without return, and "
"only emit ``s_wait_dscnt 0x0`` for atomics with return."
msgstr ""

#: ../../../AMDGPUUsage.rst:15120 ../../../AMDGPUUsage.rst:17200
msgid "If OpenCL, omit dscnt"
msgstr ""

#: ../../../AMDGPUUsage.rst:15121 ../../../AMDGPUUsage.rst:17201
msgid "Must happen before following global_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:15152 ../../../AMDGPUUsage.rst:15234
#: ../../../AMDGPUUsage.rst:15599 ../../../AMDGPUUsage.rst:15666
#: ../../../AMDGPUUsage.rst:17230 ../../../AMDGPUUsage.rst:17295
#: ../../../AMDGPUUsage.rst:17655 ../../../AMDGPUUsage.rst:17716
msgid "If OpenCL and address space is local, omit all."
msgstr ""

#: ../../../AMDGPUUsage.rst:15157 ../../../AMDGPUUsage.rst:15239
msgid ""
"Note: we don't have to use ``s_wait_samplecnt 0x0`` or ``s_wait_bvhcnt 0x0`` "
"because there are no atomic sample or BVH instructions that the fence could "
"pair with."
msgstr ""

#: ../../../AMDGPUUsage.rst:15163 ../../../AMDGPUUsage.rst:15245
#: ../../../AMDGPUUsage.rst:15321 ../../../AMDGPUUsage.rst:15366
#: ../../../AMDGPUUsage.rst:15407 ../../../AMDGPUUsage.rst:15461
#: ../../../AMDGPUUsage.rst:15508 ../../../AMDGPUUsage.rst:15549
#: ../../../AMDGPUUsage.rst:15605 ../../../AMDGPUUsage.rst:15671
#: ../../../AMDGPUUsage.rst:15734 ../../../AMDGPUUsage.rst:15808
#: ../../../AMDGPUUsage.rst:15869 ../../../AMDGPUUsage.rst:15953
#: ../../../AMDGPUUsage.rst:16036 ../../../AMDGPUUsage.rst:16130
#: ../../../AMDGPUUsage.rst:16250 ../../../AMDGPUUsage.rst:16349
#: ../../../AMDGPUUsage.rst:16454 ../../../AMDGPUUsage.rst:16547
#: ../../../AMDGPUUsage.rst:17235 ../../../AMDGPUUsage.rst:17300
#: ../../../AMDGPUUsage.rst:17378 ../../../AMDGPUUsage.rst:17426
#: ../../../AMDGPUUsage.rst:17463 ../../../AMDGPUUsage.rst:17519
#: ../../../AMDGPUUsage.rst:17567 ../../../AMDGPUUsage.rst:17604
#: ../../../AMDGPUUsage.rst:17661 ../../../AMDGPUUsage.rst:17721
#: ../../../AMDGPUUsage.rst:17783 ../../../AMDGPUUsage.rst:17846
#: ../../../AMDGPUUsage.rst:17890 ../../../AMDGPUUsage.rst:17961
#: ../../../AMDGPUUsage.rst:18040 ../../../AMDGPUUsage.rst:18130
#: ../../../AMDGPUUsage.rst:18234 ../../../AMDGPUUsage.rst:18325
#: ../../../AMDGPUUsage.rst:18426 ../../../AMDGPUUsage.rst:18515
msgid "The waits can be independently moved according to the following rules:"
msgstr ""

#: ../../../AMDGPUUsage.rst:15167 ../../../AMDGPUUsage.rst:15249
#: ../../../AMDGPUUsage.rst:17239 ../../../AMDGPUUsage.rst:17304
msgid ""
"``s_wait_loadcnt 0x0`` must happen after any preceding global/generic load "
"atomic/ atomicrmw-with-return-value with an equal or wider sync scope and "
"memory ordering stronger than unordered (this is termed the fence-paired-"
"atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15180 ../../../AMDGPUUsage.rst:15262
#: ../../../AMDGPUUsage.rst:17252 ../../../AMDGPUUsage.rst:17317
msgid ""
"``s_wait_storecnt 0x0`` must happen after any preceding global/generic "
"atomicrmw-no-return-value with an equal or wider sync scope and memory "
"ordering stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15192 ../../../AMDGPUUsage.rst:15274
#: ../../../AMDGPUUsage.rst:17264 ../../../AMDGPUUsage.rst:17329
msgid ""
"``s_wait_dscnt 0x0`` must happen after any preceding local/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:15233 ../../../AMDGPUUsage.rst:15320
#: ../../../AMDGPUUsage.rst:15406 ../../../AMDGPUUsage.rst:15458
#: ../../../AMDGPUUsage.rst:15548 ../../../AMDGPUUsage.rst:15598
#: ../../../AMDGPUUsage.rst:15727 ../../../AMDGPUUsage.rst:16087
#: ../../../AMDGPUUsage.rst:17294 ../../../AMDGPUUsage.rst:17377
#: ../../../AMDGPUUsage.rst:17462 ../../../AMDGPUUsage.rst:17518
#: ../../../AMDGPUUsage.rst:17603 ../../../AMDGPUUsage.rst:17654
#: ../../../AMDGPUUsage.rst:17776 ../../../AMDGPUUsage.rst:18089
msgid "If OpenCL, omit ``s_wait_dscnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15286 ../../../AMDGPUUsage.rst:16277
#: ../../../AMDGPUUsage.rst:17341 ../../../AMDGPUUsage.rst:18255
msgid "Must happen before the following ``global_inv``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15325 ../../../AMDGPUUsage.rst:15370
#: ../../../AMDGPUUsage.rst:15411 ../../../AMDGPUUsage.rst:15465
#: ../../../AMDGPUUsage.rst:15512 ../../../AMDGPUUsage.rst:15553
#: ../../../AMDGPUUsage.rst:15609 ../../../AMDGPUUsage.rst:15675
#: ../../../AMDGPUUsage.rst:15738 ../../../AMDGPUUsage.rst:15812
#: ../../../AMDGPUUsage.rst:15873 ../../../AMDGPUUsage.rst:15957
#: ../../../AMDGPUUsage.rst:16134 ../../../AMDGPUUsage.rst:16254
msgid ""
"``s_wait_loadcnt 0x0``, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after any preceding global/generic load/load atomic/ atomicrmw-"
"with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:15333 ../../../AMDGPUUsage.rst:15378
#: ../../../AMDGPUUsage.rst:15473 ../../../AMDGPUUsage.rst:15520
#: ../../../AMDGPUUsage.rst:15618 ../../../AMDGPUUsage.rst:15746
#: ../../../AMDGPUUsage.rst:15820 ../../../AMDGPUUsage.rst:15881
#: ../../../AMDGPUUsage.rst:16143 ../../../AMDGPUUsage.rst:17388
#: ../../../AMDGPUUsage.rst:17436 ../../../AMDGPUUsage.rst:17529
#: ../../../AMDGPUUsage.rst:17577 ../../../AMDGPUUsage.rst:17672
#: ../../../AMDGPUUsage.rst:17793 ../../../AMDGPUUsage.rst:17856
#: ../../../AMDGPUUsage.rst:17900 ../../../AMDGPUUsage.rst:18141
msgid ""
"``s_wait_storecnt 0x0`` must happen after any preceding global/generic store/"
"store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:15340 ../../../AMDGPUUsage.rst:15428
#: ../../../AMDGPUUsage.rst:15480 ../../../AMDGPUUsage.rst:15569
#: ../../../AMDGPUUsage.rst:15691 ../../../AMDGPUUsage.rst:15753
#: ../../../AMDGPUUsage.rst:15888 ../../../AMDGPUUsage.rst:15973
#: ../../../AMDGPUUsage.rst:16055 ../../../AMDGPUUsage.rst:16270
#: ../../../AMDGPUUsage.rst:17395 ../../../AMDGPUUsage.rst:17482
#: ../../../AMDGPUUsage.rst:17536 ../../../AMDGPUUsage.rst:17622
#: ../../../AMDGPUUsage.rst:17739 ../../../AMDGPUUsage.rst:17800
#: ../../../AMDGPUUsage.rst:17907 ../../../AMDGPUUsage.rst:17974
#: ../../../AMDGPUUsage.rst:18053 ../../../AMDGPUUsage.rst:18248
msgid ""
"``s_wait_dscnt 0x0`` must happen after any preceding local/generic load/"
"store/load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:15396 ../../../AMDGPUUsage.rst:15538
#: ../../../AMDGPUUsage.rst:15650 ../../../AMDGPUUsage.rst:15941
#: ../../../AMDGPUUsage.rst:16024 ../../../AMDGPUUsage.rst:16229
msgid "``global_wb scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15398 ../../../AMDGPUUsage.rst:15540
#: ../../../AMDGPUUsage.rst:15652 ../../../AMDGPUUsage.rst:15943
#: ../../../AMDGPUUsage.rst:16026 ../../../AMDGPUUsage.rst:16231
msgid "If agent scope, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:15420 ../../../AMDGPUUsage.rst:15561
#: ../../../AMDGPUUsage.rst:15683 ../../../AMDGPUUsage.rst:15965
#: ../../../AMDGPUUsage.rst:16048 ../../../AMDGPUUsage.rst:16263
msgid ""
"``s_wait_storecnt 0x0`` must happen after ``global_wb`` if present, or any "
"preceding global/generic store/store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:15459
msgid "If OpenCL and CU wavefront execution mode, omit all."
msgstr ""

#: ../../../AMDGPUUsage.rst:15487 ../../../AMDGPUUsage.rst:15527
#: ../../../AMDGPUUsage.rst:15576 ../../../AMDGPUUsage.rst:17543
#: ../../../AMDGPUUsage.rst:17584 ../../../AMDGPUUsage.rst:17629
msgid "Must happen before the following atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:15507 ../../../AMDGPUUsage.rst:16453
#: ../../../AMDGPUUsage.rst:17566 ../../../AMDGPUUsage.rst:18425
msgid "If OpenCL, omit all."
msgstr ""

#: ../../../AMDGPUUsage.rst:15625 ../../../AMDGPUUsage.rst:16149
#: ../../../AMDGPUUsage.rst:17679 ../../../AMDGPUUsage.rst:18147
msgid ""
"``s_wait_dscnt 0x0`` must happen after any preceding local/generic load/"
"store/load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**OpenCL:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:15665 ../../../AMDGPUUsage.rst:17715
msgid "If OpenCl, omit ``s_wait_dscnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15774 ../../../AMDGPUUsage.rst:15909
#: ../../../AMDGPUUsage.rst:15994 ../../../AMDGPUUsage.rst:16076
#: ../../../AMDGPUUsage.rst:17826 ../../../AMDGPUUsage.rst:17932
#: ../../../AMDGPUUsage.rst:18000 ../../../AMDGPUUsage.rst:18078
msgid "If atomic with return, use ``th:TH_ATOMIC_RETURN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15836
msgid "1  | ``s_wait_bvhcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15868 ../../../AMDGPUUsage.rst:17889
msgid "If OpenCL, omit ``s_wait_loadcnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16040
msgid ""
"``s_wait_loadcnt 0x0``, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after any preceding global/generic load/load atomic atomicrmw-"
"with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:16119 ../../../AMDGPUUsage.rst:16239
#: ../../../AMDGPUUsage.rst:18119 ../../../AMDGPUUsage.rst:18223
msgid "If OpenCL and address space is not generic, omit ``s_wait_dscnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16123 ../../../AMDGPUUsage.rst:16243
#: ../../../AMDGPUUsage.rst:18123 ../../../AMDGPUUsage.rst:18227
msgid ""
"If OpenCL and address space is local, omit all but ``s_wait_dscnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16317
msgid "``global_inv scope:``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16353 ../../../AMDGPUUsage.rst:18329
msgid ""
"``s_wait_dscnt 0x0`` must happen after preceding local/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own ``s_wait_dscnt "
"0x0`` and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16368
msgid ""
"``s_wait_loadcnt 0x0``\\, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after preceding global/generic load atomic/ atomicrmw-with-"
"return-value with memory ordering of seq_cst and with equal or wider sync "
"scope. (Note that seq_cst fences have their own waits and so do not need to "
"be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16385 ../../../AMDGPUUsage.rst:16475
#: ../../../AMDGPUUsage.rst:16584 ../../../AMDGPUUsage.rst:18359
#: ../../../AMDGPUUsage.rst:18445 ../../../AMDGPUUsage.rst:18550
msgid ""
"``s_wait_storecnt 0x0`` Must happen after preceding global/generic store "
"atomic/ atomicrmw-no-return-value with memory ordering of seq_cst and with "
"equal or wider sync scope. (Note that seq_cst fences have their own "
"``s_wait_storecnt 0x0`` and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16400 ../../../AMDGPUUsage.rst:18374
msgid ""
"Ensures any preceding sequential consistent global/local memory instructions "
"have completed before executing this sequentially consistent instruction. "
"This prevents reordering a seq_cst store followed by a seq_cst load. (Note "
"that seq_cst is stronger than acquire/release as the reordering of load "
"acquire followed by a store release is prevented by the ``s_wait``\\s of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The ``s_wait``\\s could be placed "
"after seq_store or before the seq_load. We choose the load to make the "
"``s_wait``\\s be as late as possible so that the store may have already "
"completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16458
msgid ""
"``s_wait_loadcnt 0x0``\\, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"Must happen after preceding global/generic load atomic/ atomicrmw-with-"
"return-value with memory ordering of seq_cst and with equal or wider sync "
"scope. (Note that seq_cst fences have their own ``s_wait``\\s and so do not "
"need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16491 ../../../AMDGPUUsage.rst:18461
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the ``s_wait``\\s of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The s_waitcnt could be placed after "
"seq_store or before the seq_load. We choose the load to make the "
"``s_wait``\\s be as late as possible so that the store may have already "
"completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16551 ../../../AMDGPUUsage.rst:18519
msgid ""
"``s_wait_dscnt 0x0`` must happen after preceding local load atomic/store "
"atomic/atomicrmw with memory ordering of seq_cst and with equal or wider "
"sync scope. (Note that seq_cst fences have their own ``s_wait_dscnt 0x0`` "
"and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16567
msgid ""
"``s_wait_loadcnt 0x0``\\, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after preceding global/generic load atomic/ atomicrmw-with-"
"return-value with memory ordering of seq_cst and with equal or wider sync "
"scope. (Note that seq_cst fences have their own ``s_wait``\\s and so do not "
"need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16600 ../../../AMDGPUUsage.rst:18566
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the ``s_wait``\\s of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The ``s_wait``\\s could be placed "
"after seq_store or before the seq_load. We choose the load to make the "
"``s_wait``\\s be as late as possible so that the store may have already "
"completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16667
msgid "Memory Model GFX125x"
msgstr ""

#: ../../../AMDGPUUsage.rst:16669
msgid "For GFX125x:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16671
msgid "**Device Structure:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:16673
msgid "Each agent has multiple shader engines (SE)."
msgstr ""

#: ../../../AMDGPUUsage.rst:16674
msgid "Each SE has multiple shader arrays (SA)."
msgstr ""

#: ../../../AMDGPUUsage.rst:16676
msgid "Each WGP has 4 SIMD32 (2 SIMD32-pairs) that execute wavefronts."
msgstr ""

#: ../../../AMDGPUUsage.rst:16680
msgid "**Device Memory:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:16682
msgid ""
"Each WGP has a single write-through WGP cache (WGP$) shared by the "
"wavefronts of the work-groups executing on it. The WGP$ is divided between "
"LDS and vector L0 memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:16685
msgid "Vector L0 memory holds clean data only."
msgstr ""

#: ../../../AMDGPUUsage.rst:16687
msgid ""
"Each WGP$ has two request queues; one per SIMD32-pair. Each queue can handle "
"both LDS and vector L0 requests. Requests in one queue are executed serially "
"and in-order, but are not kept in order with the other queue."
msgstr ""

#: ../../../AMDGPUUsage.rst:16690
msgid ""
"The scalar memory operations access a scalar L0 cache shared by all "
"wavefronts on a WGP. The scalar and vector L0 caches are not kept coherent "
"by hardware. However, scalar operations are used in a restricted way so do "
"not impact the memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16694
msgid ""
"The vector and scalar memory L0 caches are both clients of an L1 buffer "
"shared by all WGPs on the same SE."
msgstr ""

#: ../../../AMDGPUUsage.rst:16696
msgid ""
"L1 buffers have separate request queues for each WGP$ it serves. Requests in "
"one queue are executed serially and in-order, but are not kept in order with "
"other queues."
msgstr ""

#: ../../../AMDGPUUsage.rst:16698
msgid "L1 buffers are clients of the L2 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:16699
msgid ""
"There may be multiple L2 caches per agent. Ranges of virtual addresses can "
"be set up as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16701
msgid ""
"Be non-hardware-coherent; copies of the data are not coherent between "
"multiple L2s."
msgstr ""

#: ../../../AMDGPUUsage.rst:16702
msgid ""
"Be read-write hardware-coherent with other L2 caches on the same or other "
"agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:16703
msgid "Bypass L2 entirely to ensure system coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:16705
msgid ""
"L2 caches have multiple memory channels to service disjoint ranges of "
"virtual addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:16708
msgid "**Memory Model:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:16712
msgid ""
"This section is currently incomplete as work on the compiler is still "
"ongoing. The following is a non-exhaustive list of unimplemented/"
"undocumented features: non-volatile bit code sequences, monitor and wait, "
"globally accessing scratch atomics, multicast loads, barriers (including "
"split barriers) and cooperative atomics. Scalar operations memory model "
"needs more elaboration as well."
msgstr ""

#: ../../../AMDGPUUsage.rst:16718
msgid ""
"Vector memory operations are performed as wavefront wide operations, with "
"the ``EXEC`` mask predicating which lanes execute."
msgstr ""

#: ../../../AMDGPUUsage.rst:16720
msgid ""
"Consecutive vector memory operations from the same wavefront are issued in "
"program order. Vector memory operations are issued (and executed) in no "
"particular order between wavefronts."
msgstr ""

#: ../../../AMDGPUUsage.rst:16722
msgid ""
"Wave execution of a vector memory operation instruction issues (initiates) "
"the operation, but completion occurs an unspecified amount of time later. "
"The ``s_wait_*cnt`` instructions must be used to determine if the operation "
"has completed."
msgstr ""

#: ../../../AMDGPUUsage.rst:16725
msgid ""
"The types of vector memory operations (and their associated ``s_wait_*cnt`` "
"instructions) are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16727
msgid "Load (global, scratch, flat, buffer): ``s_wait_loadcnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16728
msgid "Store (global, scratch, flat, buffer): ``s_wait_storecnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16729
msgid "non-ASYNC LDS: ``s_wait_dscnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16730
msgid "ASYNC LDS: ``s_wait_asynccnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16731
msgid "Tensor: ``s_wait_tensorcnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16733
msgid ""
"``s_wait_xcnt`` is a counter that is incremented when a memory operation is "
"issued, and decremented when memory address translation for that instruction "
"is completed. Waiting on a memory counter ``s_wait_*cnt N`` also waits on "
"``s_wait_xcnt N``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16737
msgid ""
"``s_wait_xcnt 0x0`` is required before flat and global atomic stores/read-"
"modify-write operations to guarantee atomicity during a xnack replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:16740
msgid ""
"Within a wavefront, vector memory operation completion (``s_wait_*cnt`` "
"decrement) is reported in order of issue within a type, but in no particular "
"order between types."
msgstr ""

#: ../../../AMDGPUUsage.rst:16742
msgid ""
"Within a wavefront, the order in which data is returned to registers by a "
"vector memory operation can be different from the order in which the vector "
"memory operations were issued."
msgstr ""

#: ../../../AMDGPUUsage.rst:16745
msgid ""
"Thus, a ``s_wait_*cnt`` instruction must be used to prevent multiple vector "
"memory operations that return results to the same register from executing "
"concurrently as they may not return their results in instruction issue "
"order, even though they will be reported as completed in instruction issue "
"order by the decrementing of the counter."
msgstr ""

#: ../../../AMDGPUUsage.rst:16750
msgid ""
"Within a wavefront, consecutive loads and store to the same address will be "
"processed in program order by the memory subsystem. Loads and stores to "
"different addresses may be processed out of order with respect to a "
"different address."
msgstr ""

#: ../../../AMDGPUUsage.rst:16753
msgid ""
"All non-ASYNC LDS vector memory operations of a WGP are performed as "
"wavefront wide operations in a global order and involve no caching. "
"Completion is reported to a wavefront in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:16756
msgid ""
"ASYNC LDS and tensor vector memory operations are not covered by the memory "
"model implemented by the AMDGPU backend. Neither ``s_wait_asynccnt`` nor "
"``s_wait_tensorcnt`` are inserted automatically. They must be emitted using "
"compiler built-in calls."
msgstr ""

#: ../../../AMDGPUUsage.rst:16759
msgid ""
"Some vector memory operations contain a ``SCOPE`` field with values "
"corresponding to each cache level. The ``SCOPE`` determines whether a cache "
"can complete an operation locally or whether it needs to forward the "
"operation to the next cache level. The ``SCOPE`` values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16764
msgid "``SCOPE_CU``: WGP"
msgstr ""

#: ../../../AMDGPUUsage.rst:16769
msgid ""
"Each cache is assigned a ``SCOPE`` by the hardware depending on the agent's "
"configuration."
msgstr ""

#: ../../../AMDGPUUsage.rst:16772
msgid ""
"This ensures that ``SCOPE_DEV`` can always be used to implement agent "
"coherence, even in the presence of multiple non-coherent L2 caches on the "
"same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:16775
msgid ""
"When a vector memory operation with a given ``SCOPE`` reaches a cache with a "
"smaller ``SCOPE`` value, it is forwarded to the next level of cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:16777
msgid ""
"When a vector memory operation with a given ``SCOPE`` reaches a cache with a "
"``SCOPE`` value greater than or equal to its own, the operation can proceed:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16780
msgid "Reads can hit into the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:16781
msgid ""
"Writes can happen in this cache and completion (``s_wait`` decrement) can be "
"reported."
msgstr ""

#: ../../../AMDGPUUsage.rst:16785
msgid ""
"Some memory operations contain a ``nv`` bit, for \"non-volatile\", which "
"indicates memory that is not expected to change during a kernel's execution. "
"This information is propagated to the cache lines for that address (referred "
"to as ``$nv``)."
msgstr ""

#: ../../../AMDGPUUsage.rst:16790
msgid ""
"When ``nv=0`` reads hit dirty ``$nv=1`` data in cache, the hardware will "
"writeback the data to the next level in the hierarchy and then subsequently "
"read it again, updating the cache line with a clean ``$nv=0`` copy of the "
"data."
msgstr ""

#: ../../../AMDGPUUsage.rst:16794
msgid ""
"``global_inv``, ``global_wb`` and ``global_wbinv`` are cache control "
"instructions. The affected cache(s) are controlled by the ``SCOPE`` of the "
"instruction. Only caches whose scope is strictly smaller than the "
"instruction's are affected."
msgstr ""

#: ../../../AMDGPUUsage.rst:16798
msgid ""
"``global_inv`` invalidates the data in affected caches so that subsequent "
"reads will re-read from the next level in the cache hierarchy. The "
"invalidation requests cannot be reordered with pending or upcoming memory "
"operations. Instruction completion is reported using ``s_wait_loadcnt``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16802
msgid ""
"``global_wb``  flushes the dirty data in affected caches to the next level "
"in the cache hierarchy. This instruction additionally ensures previous "
"memory operation done at a lower scope level have reached the desired "
"``SCOPE:``. Instruction completion is reported using ``s_wait_storecnt`` "
"once all data has been acknowledged by the next level in the cache hierarchy."
msgstr ""

#: ../../../AMDGPUUsage.rst:16807
msgid ""
"``global_wbinv`` performs a ``global_inv`` then a ``global_wb``. Instruction "
"completion is reported using ``s_wait_storecnt``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16809
msgid ""
"``global_inv``, ``global_wb`` and ``global_wbinv`` with ``nv=0`` can only "
"affect ``$nv=0`` cache lines, whereas ``nv=1`` can affect all cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:16811
msgid ""
"``global_inv``, ``global_wb`` and ``global_wbinv`` behave like memory "
"operations issued to every address at the same time. They are kept in order "
"with other memory operations from the same wave."
msgstr ""

#: ../../../AMDGPUUsage.rst:16824
msgid "Atomics in the scratch address space are handled as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16826
msgid ""
"Data types <= 32 bits: The instruction is converted into an atomic in the "
"generic (``flat``) address space. All properties of the atomic (atomic "
"ordering, volatility, alignment, etc.) are preserved. Refer to the generic "
"address space code sequences for further information."
msgstr ""

#: ../../../AMDGPUUsage.rst:16830
msgid "Data types >32 bits: unsupported and an error is emitted."
msgstr ""

#: ../../../AMDGPUUsage.rst:16832
msgid ""
"The code sequences used to implement the memory model for GFX125x are "
"defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx125x-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16835
msgid ""
"The mapping of LLVM IR syncscope to GFX125x instruction ``scope`` operands "
"is defined in :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx125x-scopes-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16838
msgid ""
"The table only applies if and only if it is directly referenced by an entry "
"in :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx125x-table`, and it "
"only applies to the instruction in the code sequence that references the "
"table."
msgstr ""

#: ../../../AMDGPUUsage.rst:16842
msgid "AMDHSA Memory Model Code Sequences GFX125x - Instruction Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:16846
msgid "ISA"
msgstr ""

#: ../../../AMDGPUUsage.rst:16850
msgid "*none*, one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16851
msgid "system, system-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16852
msgid "agent, agent-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16853
msgid "cluster, cluster-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16854
msgid "workgroup, workgroup-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16854 ../../../AMDGPUUsage.rst:16855
#: ../../../AMDGPUUsage.rst:16856
msgid "``scope:SCOPE_CU`` [1]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:16855
msgid "wavefront, wavefront-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16856
msgid "singlethread, singlethread-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:16859
msgid ""
"``SCOPE_CU`` is the default ``scope:`` emitted by the compiler. It will be "
"omitted when instructions are emitted in textual form by the compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:16862
msgid "AMDHSA Memory Model Code Sequences GFX125x"
msgstr ""

#: ../../../AMDGPUUsage.rst:16866
msgid "AMDGPU Machine Code GFX125x"
msgstr ""

#: ../../../AMDGPUUsage.rst:16940 ../../../AMDGPUUsage.rst:16949
#: ../../../AMDGPUUsage.rst:16961 ../../../AMDGPUUsage.rst:17024
#: ../../../AMDGPUUsage.rst:17051 ../../../AMDGPUUsage.rst:17146
#: ../../../AMDGPUUsage.rst:17183 ../../../AMDGPUUsage.rst:17290
#: ../../../AMDGPUUsage.rst:17374 ../../../AMDGPUUsage.rst:17515
#: ../../../AMDGPUUsage.rst:17651 ../../../AMDGPUUsage.rst:17773
#: ../../../AMDGPUUsage.rst:17886 ../../../AMDGPUUsage.rst:18116
#: ../../../AMDGPUUsage.rst:18509 ../../../AMDGPUUsage.rst:18616
#: ../../../AMDGPUUsage.rst:18622 ../../../AMDGPUUsage.rst:18628
msgid "cluster"
msgstr ""

#: ../../../AMDGPUUsage.rst:16939 ../../../AMDGPUUsage.rst:16953
#: ../../../AMDGPUUsage.rst:16965 ../../../AMDGPUUsage.rst:16977
#: ../../../AMDGPUUsage.rst:17006 ../../../AMDGPUUsage.rst:17026
#: ../../../AMDGPUUsage.rst:17040 ../../../AMDGPUUsage.rst:17053
#: ../../../AMDGPUUsage.rst:17069 ../../../AMDGPUUsage.rst:17094
#: ../../../AMDGPUUsage.rst:17127 ../../../AMDGPUUsage.rst:17153
#: ../../../AMDGPUUsage.rst:17172 ../../../AMDGPUUsage.rst:17189
#: ../../../AMDGPUUsage.rst:17212 ../../../AMDGPUUsage.rst:17358
#: ../../../AMDGPUUsage.rst:17419 ../../../AMDGPUUsage.rst:17456
#: ../../../AMDGPUUsage.rst:17506 ../../../AMDGPUUsage.rst:17560
#: ../../../AMDGPUUsage.rst:17597 ../../../AMDGPUUsage.rst:17646
#: ../../../AMDGPUUsage.rst:17706 ../../../AMDGPUUsage.rst:17825
#: ../../../AMDGPUUsage.rst:17931 ../../../AMDGPUUsage.rst:17953
#: ../../../AMDGPUUsage.rst:17999 ../../../AMDGPUUsage.rst:18019
#: ../../../AMDGPUUsage.rst:18032 ../../../AMDGPUUsage.rst:18077
#: ../../../AMDGPUUsage.rst:18102 ../../../AMDGPUUsage.rst:18217
#: ../../../AMDGPUUsage.rst:18297
msgid ""
"Apply :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx125x-scopes-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16946 ../../../AMDGPUUsage.rst:16958
#: ../../../AMDGPUUsage.rst:17080 ../../../AMDGPUUsage.rst:17087
#: ../../../AMDGPUUsage.rst:17121 ../../../AMDGPUUsage.rst:17146
#: ../../../AMDGPUUsage.rst:17183 ../../../AMDGPUUsage.rst:17366
#: ../../../AMDGPUUsage.rst:17412 ../../../AMDGPUUsage.rst:17499
#: ../../../AMDGPUUsage.rst:17508 ../../../AMDGPUUsage.rst:17553
#: ../../../AMDGPUUsage.rst:17639 ../../../AMDGPUUsage.rst:17766
#: ../../../AMDGPUUsage.rst:17818 ../../../AMDGPUUsage.rst:17925
#: ../../../AMDGPUUsage.rst:17992 ../../../AMDGPUUsage.rst:18071
msgid "``s_wait_xcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16948 ../../../AMDGPUUsage.rst:16960
#: ../../../AMDGPUUsage.rst:17082 ../../../AMDGPUUsage.rst:17089
#: ../../../AMDGPUUsage.rst:17123 ../../../AMDGPUUsage.rst:17148
#: ../../../AMDGPUUsage.rst:17185 ../../../AMDGPUUsage.rst:17368
#: ../../../AMDGPUUsage.rst:17414 ../../../AMDGPUUsage.rst:17501
#: ../../../AMDGPUUsage.rst:17510 ../../../AMDGPUUsage.rst:17555
#: ../../../AMDGPUUsage.rst:17641 ../../../AMDGPUUsage.rst:17768
#: ../../../AMDGPUUsage.rst:17820 ../../../AMDGPUUsage.rst:17927
#: ../../../AMDGPUUsage.rst:17994 ../../../AMDGPUUsage.rst:18073
msgid "Ensure operation remains atomic even during a xnack replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:16949 ../../../AMDGPUUsage.rst:16961
#: ../../../AMDGPUUsage.rst:17083 ../../../AMDGPUUsage.rst:17090
#: ../../../AMDGPUUsage.rst:17369 ../../../AMDGPUUsage.rst:17415
#: ../../../AMDGPUUsage.rst:17502 ../../../AMDGPUUsage.rst:17511
#: ../../../AMDGPUUsage.rst:17556 ../../../AMDGPUUsage.rst:17642
#: ../../../AMDGPUUsage.rst:17769 ../../../AMDGPUUsage.rst:17821
msgid "Only needed for ``flat`` and ``global`` operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:17149 ../../../AMDGPUUsage.rst:17995
msgid "Only needed for ``global`` operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:17382 ../../../AMDGPUUsage.rst:17430
#: ../../../AMDGPUUsage.rst:17467 ../../../AMDGPUUsage.rst:17523
#: ../../../AMDGPUUsage.rst:17571 ../../../AMDGPUUsage.rst:17608
#: ../../../AMDGPUUsage.rst:17665 ../../../AMDGPUUsage.rst:17725
#: ../../../AMDGPUUsage.rst:17787 ../../../AMDGPUUsage.rst:17850
#: ../../../AMDGPUUsage.rst:17894 ../../../AMDGPUUsage.rst:17965
#: ../../../AMDGPUUsage.rst:18134 ../../../AMDGPUUsage.rst:18238
msgid ""
"``s_wait_loadcnt 0x0`` must happen after any preceding global/generic load/"
"load atomic/ atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:17454 ../../../AMDGPUUsage.rst:17595
#: ../../../AMDGPUUsage.rst:17704 ../../../AMDGPUUsage.rst:17951
#: ../../../AMDGPUUsage.rst:18030 ../../../AMDGPUUsage.rst:18215
msgid "``global_wb``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17474 ../../../AMDGPUUsage.rst:17614
msgid ""
"``s_wait_storecnt 0x0`` must happen after ``global_wb`` or any preceding "
"global/generic store/store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:17731
msgid ""
"``s_wait_storecnt 0x0`` must happen after ``global_wb``  or any preceding "
"global/generic store/store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:17872
msgid "1  | ``s_wait_storecnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17971 ../../../AMDGPUUsage.rst:18050
#: ../../../AMDGPUUsage.rst:18245
msgid "``s_wait_storecnt 0x0`` must happen after ``global_wb``."
msgstr ""

#: ../../../AMDGPUUsage.rst:18044
msgid ""
"``s_wait_loadcnt 0x0`` must happen after any preceding global/generic load/"
"load atomic atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:18344
msgid ""
"``s_wait_loadcnt 0x0`` must happen after preceding global/generic load "
"atomic/ atomicrmw-with-return-value with memory ordering of seq_cst and with "
"equal or wider sync scope. (Note that seq_cst fences have their own waits "
"and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18430 ../../../AMDGPUUsage.rst:18535
msgid ""
"``s_wait_loadcnt 0x0`` must happen after preceding global/generic load "
"atomic/ atomicrmw-with-return-value with memory ordering of seq_cst and with "
"equal or wider sync scope. (Note that seq_cst fences have their own "
"``s_wait``\\s and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18638
msgid ""
"The collection of convergent threads participating in a cooperative atomic "
"must belong to the same wave32."
msgstr ""

#: ../../../AMDGPUUsage.rst:18641
msgid ""
"Only naturally-aligned, contiguous groups of lanes may be used; see :ref:"
"`the table below<gfx125x-cooperative-atomic-intrinsics-table>` for the set "
"of possible lane groups. Cooperative atomics may be executed by more than "
"one group per wave. Using an unsupported lane group, or using more lane "
"groups per wave than the maximum will cause undefined behavior."
msgstr ""

#: ../../../AMDGPUUsage.rst:18648
msgid ""
"Using the intrinsic also causes undefined behavior if it loads or stores to "
"addresses that:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18650
msgid ""
"Are not in the global address space (e.g.: private and local addresses "
"spaces)."
msgstr ""

#: ../../../AMDGPUUsage.rst:18651
msgid ""
"Are only reachable through a bus that does not support 128B/256B requests (e."
"g.: host memory over PCIe)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18653
msgid "Any other unsupported addresses (TBD, needs refinement)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18657
msgid ""
"Enumerate all cases where UB is invoked when using this intrinsic instead of "
"hand-waving \"specific global memory locations\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:18660
msgid "GFX125x Cooperative Atomic Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:18664
msgid "Lane Groups"
msgstr ""

#: ../../../AMDGPUUsage.rst:18666 ../../../AMDGPUUsage.rst:18668
msgid "``0-31``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18670 ../../../AMDGPUUsage.rst:18672
msgid "``0-15``, ``16-31``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18674 ../../../AMDGPUUsage.rst:18676
msgid "``0-7``, ``8-15``, ``16-23``, ``24-31``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18683 ../../../AMDGPUUsage.rst:19615
msgid "Trap Handler ABI"
msgstr ""

#: ../../../AMDGPUUsage.rst:18685
msgid ""
"For code objects generated by the AMDGPU backend for HSA [HSA]_ compatible "
"runtimes (see :ref:`amdgpu-os`), the runtime installs a trap handler that "
"supports the ``s_trap`` instruction. For usage see:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18689
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v2-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:18690
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v3-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:18691
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v4-onwards-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:18693
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V2"
msgstr ""

#: ../../../AMDGPUUsage.rst:18697 ../../../AMDGPUUsage.rst:18737
#: ../../../AMDGPUUsage.rst:18779 ../../../AMDGPUUsage.rst:19625
msgid "Usage"
msgstr ""

#: ../../../AMDGPUUsage.rst:18697 ../../../AMDGPUUsage.rst:18737
#: ../../../AMDGPUUsage.rst:18779 ../../../AMDGPUUsage.rst:19625
msgid "Code Sequence"
msgstr ""

#: ../../../AMDGPUUsage.rst:18697 ../../../AMDGPUUsage.rst:18737
msgid "Trap Handler Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:18700 ../../../AMDGPUUsage.rst:18722
#: ../../../AMDGPUUsage.rst:18723 ../../../AMDGPUUsage.rst:18724
#: ../../../AMDGPUUsage.rst:18725 ../../../AMDGPUUsage.rst:18726
#: ../../../AMDGPUUsage.rst:18727 ../../../AMDGPUUsage.rst:18728
#: ../../../AMDGPUUsage.rst:18740 ../../../AMDGPUUsage.rst:18764
#: ../../../AMDGPUUsage.rst:18765 ../../../AMDGPUUsage.rst:18766
#: ../../../AMDGPUUsage.rst:18767 ../../../AMDGPUUsage.rst:18768
#: ../../../AMDGPUUsage.rst:18769 ../../../AMDGPUUsage.rst:18770
#: ../../../AMDGPUUsage.rst:18781 ../../../AMDGPUUsage.rst:18805
#: ../../../AMDGPUUsage.rst:18806 ../../../AMDGPUUsage.rst:18807
#: ../../../AMDGPUUsage.rst:18808 ../../../AMDGPUUsage.rst:18809
#: ../../../AMDGPUUsage.rst:18810 ../../../AMDGPUUsage.rst:18811
msgid "reserved"
msgstr ""

#: ../../../AMDGPUUsage.rst:18700 ../../../AMDGPUUsage.rst:18740
#: ../../../AMDGPUUsage.rst:18781
msgid "``s_trap 0x00``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18700 ../../../AMDGPUUsage.rst:18740
#: ../../../AMDGPUUsage.rst:18781
msgid "Reserved by hardware."
msgstr ""

#: ../../../AMDGPUUsage.rst:18701
msgid "``debugtrap(arg)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18701 ../../../AMDGPUUsage.rst:18741
#: ../../../AMDGPUUsage.rst:18782
msgid "``s_trap 0x01``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18701 ../../../AMDGPUUsage.rst:18710
#: ../../../AMDGPUUsage.rst:18752 ../../../AMDGPUUsage.rst:18793
msgid "``SGPR0-1``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18702 ../../../AMDGPUUsage.rst:18706
#: ../../../AMDGPUUsage.rst:18748 ../../../AMDGPUUsage.rst:18789
msgid "``queue_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18703
msgid "``VGPR0``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18704
msgid "``arg``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18701
msgid "Reserved for Finalizer HSA ``debugtrap`` intrinsic (not implemented)."
msgstr ""

#: ../../../AMDGPUUsage.rst:18705 ../../../AMDGPUUsage.rst:18747
#: ../../../AMDGPUUsage.rst:18788
msgid "``llvm.trap``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18705 ../../../AMDGPUUsage.rst:18747
#: ../../../AMDGPUUsage.rst:18788
msgid "``s_trap 0x02``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18705 ../../../AMDGPUUsage.rst:18747
#: ../../../AMDGPUUsage.rst:18788
msgid ""
"Causes wave to be halted with the PC at the trap instruction. The associated "
"queue is signalled to put it into the error state.  When the queue is put in "
"the error state, the waves executing dispatches on the queue will be "
"terminated."
msgstr ""

#: ../../../AMDGPUUsage.rst:18712 ../../../AMDGPUUsage.rst:18754
#: ../../../AMDGPUUsage.rst:18795
msgid "``llvm.debugtrap``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18712 ../../../AMDGPUUsage.rst:18754
#: ../../../AMDGPUUsage.rst:18795
msgid "``s_trap 0x03``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18712 ../../../AMDGPUUsage.rst:18754
#: ../../../AMDGPUUsage.rst:18795
msgid ""
"If debugger not enabled then behaves as a no-operation. The trap handler is "
"entered and immediately returns to continue execution of the wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:18716 ../../../AMDGPUUsage.rst:18758
#: ../../../AMDGPUUsage.rst:18799
msgid ""
"If the debugger is enabled, causes the debug trap to be reported by the "
"debugger and the wavefront is put in the halt state with the PC at the "
"instruction.  The debugger must increment the PC and resume the wave."
msgstr ""

#: ../../../AMDGPUUsage.rst:18722 ../../../AMDGPUUsage.rst:18764
#: ../../../AMDGPUUsage.rst:18805
msgid "``s_trap 0x04``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18723 ../../../AMDGPUUsage.rst:18765
#: ../../../AMDGPUUsage.rst:18806
msgid "``s_trap 0x05``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18724 ../../../AMDGPUUsage.rst:18766
#: ../../../AMDGPUUsage.rst:18807
msgid "``s_trap 0x06``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18725 ../../../AMDGPUUsage.rst:18767
#: ../../../AMDGPUUsage.rst:18808
msgid "``s_trap 0x07``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18726 ../../../AMDGPUUsage.rst:18768
#: ../../../AMDGPUUsage.rst:18809
msgid "``s_trap 0x08``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18727 ../../../AMDGPUUsage.rst:18769
#: ../../../AMDGPUUsage.rst:18810
msgid "``s_trap 0xfe``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18728 ../../../AMDGPUUsage.rst:18770
#: ../../../AMDGPUUsage.rst:18811
msgid "``s_trap 0xff``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18733
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V3"
msgstr ""

#: ../../../AMDGPUUsage.rst:18741 ../../../AMDGPUUsage.rst:18782
msgid "debugger breakpoint"
msgstr ""

#: ../../../AMDGPUUsage.rst:18741 ../../../AMDGPUUsage.rst:18782
msgid ""
"Reserved for debugger to use for breakpoints. Causes wave to be halted with "
"the PC at the trap instruction. The debugger is responsible to resume the "
"wave, including the instruction that the breakpoint overwrote."
msgstr ""

#: ../../../AMDGPUUsage.rst:18775
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V4 and Above"
msgstr ""

#: ../../../AMDGPUUsage.rst:18779
msgid "GFX6-GFX8 Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:18779
msgid "GFX9-GFX11 Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:18817
msgid "Call Convention"
msgstr ""

#: ../../../AMDGPUUsage.rst:18821
msgid ""
"This section is currently incomplete and has inaccuracies. It is WIP that "
"will be updated as information is determined."
msgstr ""

#: ../../../AMDGPUUsage.rst:18824
msgid ""
"See :ref:`amdgpu-dwarf-address-space-identifier` for information on swizzled "
"addresses. Unswizzled addresses are normal linear addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:18830
msgid "Kernel Functions"
msgstr ""

#: ../../../AMDGPUUsage.rst:18832
msgid ""
"This section describes the call convention ABI for the outer kernel function."
msgstr ""

#: ../../../AMDGPUUsage.rst:18834
msgid ""
"See :ref:`amdgpu-amdhsa-initial-kernel-execution-state` for the kernel call "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:18837
msgid ""
"The following is not part of the AMDGPU kernel calling convention but "
"describes how the AMDGPU implements function calls:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18840
msgid ""
"Clang decides the kernarg layout to match the *HSA Programmer's Language "
"Reference* [HSA]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:18843
msgid "All structs are passed directly."
msgstr ""

#: ../../../AMDGPUUsage.rst:18844
msgid "Lambda values are passed *TBA*."
msgstr ""

#: ../../../AMDGPUUsage.rst:18848
msgid ""
"Does this really follow HSA rules? Or are structs >16 bytes passed by-value "
"struct?"
msgstr ""

#: ../../../AMDGPUUsage.rst:18850
msgid "What is ABI for lambda values?"
msgstr ""

#: ../../../AMDGPUUsage.rst:18852
msgid ""
"The kernel performs certain setup in its prolog, as described in :ref:"
"`amdgpu-amdhsa-kernel-prolog`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18858
msgid "Non-Kernel Functions"
msgstr ""

#: ../../../AMDGPUUsage.rst:18860
msgid ""
"This section describes the call convention ABI for functions other than the "
"outer kernel function."
msgstr ""

#: ../../../AMDGPUUsage.rst:18863
msgid ""
"If a kernel has function calls then scratch is always allocated and used for "
"the call stack which grows from low address to high address using the "
"swizzled scratch address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:18867
msgid "On entry to a function:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18869
msgid ""
"SGPR0-3 contain a V# with the following properties (see :ref:`amdgpu-amdhsa-"
"kernel-prolog-private-segment-buffer`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:18872
msgid ""
"Base address pointing to the beginning of the wavefront scratch backing "
"memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:18874
msgid "Swizzled with dword element size and stride of wavefront size elements."
msgstr ""

#: ../../../AMDGPUUsage.rst:18876
msgid ""
"The FLAT_SCRATCH register pair is setup. See :ref:`amdgpu-amdhsa-kernel-"
"prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18878
msgid ""
"GFX6-GFX8: M0 register set to the size of LDS in bytes. See :ref:`amdgpu-"
"amdhsa-kernel-prolog-m0`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18880
msgid "The EXEC register is set to the lanes active on entry to the function."
msgstr ""

#: ../../../AMDGPUUsage.rst:18881
msgid "MODE register: *TBD*"
msgstr ""

#: ../../../AMDGPUUsage.rst:18882
msgid ""
"VGPR0-31 and SGPR4-29 are used to pass function input arguments as described "
"below."
msgstr ""

#: ../../../AMDGPUUsage.rst:18884
msgid ""
"SGPR30-31 return address (RA). The code address that the function must "
"return to when it completes. The value is undefined if the function is *no "
"return*."
msgstr ""

#: ../../../AMDGPUUsage.rst:18887
msgid ""
"SGPR32 is used for the stack pointer (SP). It is an unswizzled scratch "
"offset relative to the beginning of the wavefront scratch backing memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:18890
msgid ""
"The unswizzled SP can be used with buffer instructions as an unswizzled SGPR "
"offset with the scratch V# in SGPR0-3 to access the stack in a swizzled "
"manner."
msgstr ""

#: ../../../AMDGPUUsage.rst:18894
msgid "The unswizzled SP value can be converted into the swizzled SP value by:"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "swizzled SP = unswizzled SP / wavefront size"
msgstr ""

#: ../../../AMDGPUUsage.rst:18898
msgid ""
"This may be used to obtain the private address space address of stack "
"objects and to convert this address to a flat address by adding the flat "
"scratch aperture base address."
msgstr ""

#: ../../../AMDGPUUsage.rst:18902
msgid ""
"The swizzled SP value is always 4 bytes aligned for the ``r600`` "
"architecture and 16 byte aligned for the ``amdgcn`` architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:18907
msgid ""
"The ``amdgcn`` value is selected to avoid dynamic stack alignment for the "
"OpenCL language which has the largest base type defined as 16 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:18910
msgid ""
"On entry, the swizzled SP value is the address of the first function "
"argument passed on the stack. Other stack passed arguments are positive "
"offsets from the entry swizzled SP value."
msgstr ""

#: ../../../AMDGPUUsage.rst:18914
msgid ""
"The function may use positive offsets beyond the last stack passed argument "
"for stack allocated local variables and register spill slots. If necessary, "
"the function may align these to greater alignment than 16 bytes. After these "
"the function may dynamically allocate space for such things as runtime sized "
"``alloca`` local allocations."
msgstr ""

#: ../../../AMDGPUUsage.rst:18920
msgid ""
"If the function calls another function, it will place any stack allocated "
"arguments after the last local allocation and adjust SGPR32 to the address "
"after the last local allocation."
msgstr ""

#: ../../../AMDGPUUsage.rst:18924
msgid "All other registers are unspecified."
msgstr ""

#: ../../../AMDGPUUsage.rst:18925
msgid ""
"Any necessary ``s_waitcnt`` has been performed to ensure memory is available "
"to the function."
msgstr ""

#: ../../../AMDGPUUsage.rst:18927
msgid ""
"Use pass-by-reference (byref) instead of pass-by-value (byval) for struct "
"arguments in C ABI. Callee is responsible for allocating stack memory and "
"copying the value of the struct if modified. Note that the backend still "
"supports byval for struct arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:18932
msgid "On exit from a function:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18934
msgid ""
"VGPR0-31 and SGPR4-29 are used to pass function result arguments as "
"described below. Any registers used are considered clobbered registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:18936
msgid ""
"The following registers are preserved and have the same value as on entry:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18938
msgid "FLAT_SCRATCH"
msgstr ""

#: ../../../AMDGPUUsage.rst:18939
msgid "EXEC"
msgstr ""

#: ../../../AMDGPUUsage.rst:18940
msgid "GFX6-GFX8: M0"
msgstr ""

#: ../../../AMDGPUUsage.rst:18941
msgid "All SGPR registers except the clobbered registers of SGPR4-31."
msgstr ""

#: ../../../AMDGPUUsage.rst:18942
msgid "VGPR40-47"
msgstr ""

#: ../../../AMDGPUUsage.rst:18943
msgid "VGPR56-63"
msgstr ""

#: ../../../AMDGPUUsage.rst:18944
msgid "VGPR72-79"
msgstr ""

#: ../../../AMDGPUUsage.rst:18945
msgid "VGPR88-95"
msgstr ""

#: ../../../AMDGPUUsage.rst:18946
msgid "VGPR104-111"
msgstr ""

#: ../../../AMDGPUUsage.rst:18947
msgid "VGPR120-127"
msgstr ""

#: ../../../AMDGPUUsage.rst:18948
msgid "VGPR136-143"
msgstr ""

#: ../../../AMDGPUUsage.rst:18949
msgid "VGPR152-159"
msgstr ""

#: ../../../AMDGPUUsage.rst:18950
msgid "VGPR168-175"
msgstr ""

#: ../../../AMDGPUUsage.rst:18951
msgid "VGPR184-191"
msgstr ""

#: ../../../AMDGPUUsage.rst:18952
msgid "VGPR200-207"
msgstr ""

#: ../../../AMDGPUUsage.rst:18953
msgid "VGPR216-223"
msgstr ""

#: ../../../AMDGPUUsage.rst:18954
msgid "VGPR232-239"
msgstr ""

#: ../../../AMDGPUUsage.rst:18955
msgid "VGPR248-255"
msgstr ""

#: ../../../AMDGPUUsage.rst:18959
msgid ""
"Except the argument registers, the VGPRs clobbered and the preserved "
"registers are intermixed at regular intervals in order to keep a similar "
"ratio independent of the number of allocated VGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:18963
msgid "GFX90A: All AGPR registers except the clobbered registers AGPR0-31."
msgstr ""

#: ../../../AMDGPUUsage.rst:18964
msgid "Lanes of all VGPRs that are inactive at the call site."
msgstr ""

#: ../../../AMDGPUUsage.rst:18966
msgid ""
"For the AMDGPU backend, an inter-procedural register allocation (IPRA) "
"optimization may mark some of clobbered SGPR and VGPR registers as preserved "
"if it can be determined that the called function does not change their value."
msgstr ""

#: ../../../AMDGPUUsage.rst:18971
msgid "The PC is set to the RA provided on entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:18972
msgid "MODE register: *TBD*."
msgstr ""

#: ../../../AMDGPUUsage.rst:18973
msgid "All other registers are clobbered."
msgstr ""

#: ../../../AMDGPUUsage.rst:18974
msgid ""
"Any necessary ``s_waitcnt`` has been performed to ensure memory accessed by "
"function is available to the caller."
msgstr ""

#: ../../../AMDGPUUsage.rst:18979
msgid ""
"How are function results returned? The address of structured types is passed "
"by reference, but what about other types?"
msgstr ""

#: ../../../AMDGPUUsage.rst:18982
msgid ""
"The function input arguments are made up of the formal arguments explicitly "
"declared by the source language function plus the implicit input arguments "
"used by the implementation."
msgstr ""

#: ../../../AMDGPUUsage.rst:18986
msgid "The source language input arguments are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18988
msgid ""
"Any source language implicit ``this`` or ``self`` argument comes first as a "
"pointer type."
msgstr ""

#: ../../../AMDGPUUsage.rst:18990
msgid ""
"Followed by the function formal arguments in left to right source order."
msgstr ""

#: ../../../AMDGPUUsage.rst:18992
msgid "The source language result arguments are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18994
msgid "The function result argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:18996
msgid ""
"The source language input or result struct type arguments that are less than "
"or equal to 16 bytes, are decomposed recursively into their base type "
"fields, and each field is passed as if a separate argument. For input "
"arguments, if the called function requires the struct to be in memory, for "
"example because its address is taken, then the function body is responsible "
"for allocating a stack location and copying the field arguments into it. "
"Clang terms this *direct struct*."
msgstr ""

#: ../../../AMDGPUUsage.rst:19004
msgid ""
"The source language input struct type arguments that are greater than 16 "
"bytes, are passed by reference. The caller is responsible for allocating a "
"stack location to make a copy of the struct value and pass the address as "
"the input argument. The called function is responsible to perform the "
"dereference when accessing the input argument. Clang terms this *by-value "
"struct*."
msgstr ""

#: ../../../AMDGPUUsage.rst:19010
msgid ""
"A source language result struct type argument that is greater than 16 bytes, "
"is returned by reference. The caller is responsible for allocating a stack "
"location to hold the result value and passes the address as the last input "
"argument (before the implicit input arguments). In this case there are no "
"result arguments. The called function is responsible to perform the "
"dereference when storing the result value. Clang terms this *structured "
"return (sret)*."
msgstr ""

#: ../../../AMDGPUUsage.rst:19017
msgid "*TODO: correct the ``sret`` definition.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:19021
msgid ""
"Is this definition correct? Or is ``sret`` only used if passing in "
"registers, and pass as non-decomposed struct as stack argument? Or something "
"else? Is the memory location in the caller stack frame, or a stack memory "
"argument and so no address is passed as the caller can directly write to the "
"argument stack location? But then the stack location is still live after "
"return. If an argument stack location is it the first stack argument or the "
"last one?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19028
msgid ""
"Lambda argument types are treated as struct types with an implementation "
"defined set of fields."
msgstr ""

#: ../../../AMDGPUUsage.rst:19033
msgid "Need to specify the ABI for lambda types for AMDGPU."
msgstr ""

#: ../../../AMDGPUUsage.rst:19035
msgid ""
"For AMDGPU backend all source language arguments (including the decomposed "
"struct type arguments) are passed in VGPRs unless marked ``inreg`` in which "
"case they are passed in SGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:19039
msgid ""
"The AMDGPU backend walks the function call graph from the leaves to "
"determine which implicit input arguments are used, propagating to each "
"caller of the function. The used implicit arguments are appended to the "
"function arguments after the source language arguments in the following "
"order:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19046
msgid "Is recursion or external functions supported?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19048
msgid "Work-Item ID (1 VGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19050
msgid ""
"The X, Y and Z work-item ID are packed into a single VGRP with the following "
"layout. Only fields actually used by the function are set. The other bits "
"are undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:19054
msgid ""
"The values come from the initial kernel execution state. See :ref:`amdgpu-"
"amdhsa-initial-kernel-execution-state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19057
msgid "Work-item implicit argument layout"
msgstr ""

#: ../../../AMDGPUUsage.rst:19063
msgid "9:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:19063
msgid "X Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:19064
msgid "19:10"
msgstr ""

#: ../../../AMDGPUUsage.rst:19064
msgid "Y Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:19065
msgid "29:20"
msgstr ""

#: ../../../AMDGPUUsage.rst:19065
msgid "Z Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:19066
msgid "31:30"
msgstr ""

#: ../../../AMDGPUUsage.rst:19066
msgid "Unused"
msgstr ""

#: ../../../AMDGPUUsage.rst:19069
msgid "Dispatch Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19071 ../../../AMDGPUUsage.rst:19076
#: ../../../AMDGPUUsage.rst:19081 ../../../AMDGPUUsage.rst:19086
#: ../../../AMDGPUUsage.rst:19091 ../../../AMDGPUUsage.rst:19096
#: ../../../AMDGPUUsage.rst:19101
msgid ""
"The value comes from the initial kernel execution state. See :ref:`amdgpu-"
"amdhsa-sgpr-register-set-up-order-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19074
msgid "Queue Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19079
msgid "Kernarg Segment Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19084
msgid "Dispatch id (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19089
msgid "Work-Group ID X (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19094
msgid "Work-Group ID Y (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19099
msgid "Work-Group ID Z (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19104
msgid "Implicit Argument Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19106
msgid ""
"The value is computed by adding an offset to Kernarg Segment Ptr to get the "
"global address space pointer to the first kernarg implicit argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:19109
msgid ""
"The input and result arguments are assigned in order in the following manner:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19113
msgid ""
"There are likely some errors and omissions in the following description that "
"need correction."
msgstr ""

#: ../../../AMDGPUUsage.rst:19118
msgid ""
"Check the Clang source code to decipher how function arguments and return "
"results are handled. Also see the AMDGPU specific values used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19121
msgid ""
"VGPR arguments are assigned to consecutive VGPRs starting at VGPR0 up to "
"VGPR31."
msgstr ""

#: ../../../AMDGPUUsage.rst:19124 ../../../AMDGPUUsage.rst:19135
msgid ""
"If there are more arguments than will fit in these registers, the remaining "
"arguments are allocated on the stack in order on naturally aligned addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:19130
msgid "How are overly aligned structures allocated on the stack?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19132
msgid ""
"SGPR arguments are assigned to consecutive SGPRs starting at SGPR0 up to "
"SGPR29."
msgstr ""

#: ../../../AMDGPUUsage.rst:19139
msgid ""
"Note that decomposed struct type arguments may have some fields passed in "
"registers and some in memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:19144
msgid ""
"So, a struct which can pass some fields as decomposed register arguments, "
"will pass the rest as decomposed stack elements? But an argument that will "
"not start in registers will not be decomposed and will be passed as a non-"
"decomposed stack value?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19149
msgid ""
"The following is not part of the AMDGPU function calling convention but "
"describes how the AMDGPU implements function calls:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19152
msgid ""
"SGPR33 is used as a frame pointer (FP) if necessary. Like the SP it is an "
"unswizzled scratch address. It is only needed if runtime sized ``alloca`` "
"are used, or for the reasons defined in ``SIFrameLowering``."
msgstr ""

#: ../../../AMDGPUUsage.rst:19155
msgid ""
"Runtime stack alignment is supported. SGPR34 is used as a base pointer (BP) "
"to access the incoming stack arguments in the function. The BP is needed "
"only when the function requires the runtime stack alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:19159
msgid "Allocating SGPR arguments on the stack are not supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:19161
msgid ""
"No CFI is currently generated. See :ref:`amdgpu-dwarf-call-frame-"
"information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19166
msgid ""
"CFI will be generated that defines the CFA as the unswizzled address "
"relative to the wave scratch base in the unswizzled private address space of "
"the lowest address stack allocated local variable."
msgstr ""

#: ../../../AMDGPUUsage.rst:19170
msgid ""
"``DW_AT_frame_base`` will be defined as the swizzled address in the swizzled "
"private address space by dividing the CFA by the wavefront size (since CFA "
"is always at least dword aligned which matches the scratch swizzle element "
"size)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19175
msgid ""
"If no dynamic stack alignment was performed, the stack allocated arguments "
"are accessed as negative offsets relative to ``DW_AT_frame_base``, and the "
"local variables and register spill slots are accessed as positive offsets "
"relative to ``DW_AT_frame_base``."
msgstr ""

#: ../../../AMDGPUUsage.rst:19180
msgid ""
"Function argument passing is implemented by copying the input physical "
"registers to virtual registers on entry. The register allocator can spill if "
"necessary. These are copied back to physical registers at call sites. The "
"net effect is that each function call can have these values in entirely "
"distinct locations. The IPRA can help avoid shuffling argument registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:19185
msgid ""
"Call sites are implemented by setting up the arguments at positive offsets "
"from SP. Then SP is incremented to account for the known frame size before "
"the call and decremented after the call."
msgstr ""

#: ../../../AMDGPUUsage.rst:19191
msgid ""
"The CFI will reflect the changed calculation needed to compute the CFA from "
"SP."
msgstr ""

#: ../../../AMDGPUUsage.rst:19194
msgid ""
"4 byte spill slots are used in the stack frame. One slot is allocated for an "
"emergency spill slot. Buffer instructions are used for stack accesses and "
"not the ``flat_scratch`` instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:19200
msgid "Explain when the emergency spill slot is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19204
msgid "Possible broken issues:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19206
msgid "Stack arguments must be aligned to required alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:19207
msgid "Stack is aligned to max(16, max formal argument alignment)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19208
msgid "Direct argument < 64 bits should check register budget."
msgstr ""

#: ../../../AMDGPUUsage.rst:19209
msgid "Register budget calculation should respect ``inreg`` for SGPR."
msgstr ""

#: ../../../AMDGPUUsage.rst:19210
msgid "SGPR overflow is not handled."
msgstr ""

#: ../../../AMDGPUUsage.rst:19211
msgid "struct with 1 member unpeeling is not checking size of member."
msgstr ""

#: ../../../AMDGPUUsage.rst:19212
msgid "``sret`` is after ``this`` pointer."
msgstr ""

#: ../../../AMDGPUUsage.rst:19213
msgid "Caller is not implementing stack realignment: need an extra pointer."
msgstr ""

#: ../../../AMDGPUUsage.rst:19214
msgid "Should say AMDGPU passes FP rather than SP."
msgstr ""

#: ../../../AMDGPUUsage.rst:19215
msgid ""
"Should CFI define CFA as address of locals or arguments. Difference is "
"apparent when have implemented dynamic alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:19217
msgid ""
"If ``SCRATCH`` instruction could allow negative offsets, then can make FP be "
"highest address of stack frame and use negative offset for locals. Would "
"allow SP to be the same as FP and could support signal-handler-like as now "
"have a real SP for the top of the stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:19221
msgid ""
"How is ``sret`` passed on the stack? In argument stack area? Can it overlay "
"arguments?"
msgstr ""

#: ../../../AMDGPUUsage.rst:19225
msgid "AMDPAL"
msgstr ""

#: ../../../AMDGPUUsage.rst:19227
msgid ""
"This section provides code conventions used when the target triple OS is "
"``amdpal`` (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19237
msgid ""
"The metadata is currently in development and is subject to major changes. "
"Only the current version is supported. *When this document was generated the "
"version was 2.6.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:19241
msgid ""
"Code object metadata is specified by the ``NT_AMDGPU_METADATA`` note record "
"(see :ref:`amdgpu-note-records-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19244
msgid ""
"The metadata is represented as Message Pack formatted binary data (see "
"[MsgPack]_). The top level is a Message Pack map that includes the keys "
"defined in table :ref:`amdgpu-amdpal-code-object-metadata-map-table` and "
"referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:19255
msgid "AMDPAL Code Object Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19261
msgid "\"amdpal.version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19261
msgid ""
"PAL code object metadata (major, minor) version. The current values are "
"defined by *Util::Abi::PipelineMetadata(Major|Minor)Version*."
msgstr ""

#: ../../../AMDGPUUsage.rst:19263
msgid "\"amdpal.pipelines\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19263
msgid ""
"Per-pipeline metadata. See :ref:`amdgpu-amdpal-code-object-pipeline-metadata-"
"map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19270
msgid "AMDPAL Code Object Pipeline Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19276
msgid "Source name of the pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19277
msgid "\".type\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19277
msgid "Pipeline type, e.g. VsPs. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19279
msgid "\"VsPs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19280
msgid "\"Gs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19281
msgid "\"Cs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19282
msgid "\"Ngg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19283
msgid "\"Tess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19284
msgid "\"GsTess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19285
msgid "\"NggTess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19287
msgid "\".internal_pipeline_hash\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19287
msgid ""
"Internal compiler hash for this pipeline. Lower 64 bits is the \"stable\" "
"portion of the hash, used for e.g. shader replacement lookup. Upper 64 bits "
"is the \"unique\" portion of the hash, used for e.g. pipeline cache lookup. "
"The value is implementation defined, and can not be relied on between "
"different builds of the compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:19294
msgid "\".shaders\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19294 ../../../AMDGPUUsage.rst:19298
#: ../../../AMDGPUUsage.rst:19302 ../../../AMDGPUUsage.rst:19306
#: ../../../AMDGPUUsage.rst:19347 ../../../AMDGPUUsage.rst:19387
#: ../../../AMDGPUUsage.rst:19439
msgid "map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19294
msgid ""
"Per-API shader metadata. See :ref:`amdgpu-amdpal-code-object-shader-map-"
"table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19298
msgid "\".hardware_stages\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19298
msgid ""
"Per-hardware stage metadata. See :ref:`amdgpu-amdpal-code-object-hardware-"
"stage-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19302
msgid "\".shader_functions\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19302
msgid ""
"Per-shader function metadata. See :ref:`amdgpu-amdpal-code-object-shader-"
"function-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19306
msgid "\".registers\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19306
msgid ""
"Hardware register configuration. See :ref:`amdgpu-amdpal-code-object-"
"register-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19310
msgid "\".user_data_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19310
msgid "Number of user data entries accessed by this pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19312
msgid "\".spill_threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19312
msgid "The user data spill threshold.  0xFFFF for NoUserDataSpilling."
msgstr ""

#: ../../../AMDGPUUsage.rst:19314
msgid "\".uses_viewport_array_index\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19314
msgid ""
"Indicates whether or not the pipeline uses the viewport array index feature. "
"Pipelines which use this feature can render into all 16 viewports, whereas "
"pipelines which do not use it are restricted to viewport #0."
msgstr ""

#: ../../../AMDGPUUsage.rst:19319
msgid "\".es_gs_lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19319
msgid ""
"Size in bytes of LDS space used internally for handling data-passing between "
"the ES and GS shader stages. This can be zero if the data is passed using "
"off-chip buffers. This value should be used to program all user-SGPRs which "
"have been marked with \"UserDataMapping::EsGsLdsSize\" (typically only the "
"GS and VS HW stages will ever have a user-SGPR so marked)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19327
msgid "\".nggSubgroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19327
msgid ""
"Explicit maximum subgroup size for NGG shaders (maximum number of threads in "
"a subgroup)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19329
msgid "\".num_interpolants\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19329
msgid "Graphics only. Number of PS interpolants."
msgstr ""

#: ../../../AMDGPUUsage.rst:19330
msgid "\".mesh_scratch_memory_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19330
msgid "Max mesh shader scratch memory used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19331
msgid "\".api\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19331
msgid "Name of the client graphics API."
msgstr ""

#: ../../../AMDGPUUsage.rst:19332
msgid "\".api_create_info\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19332
msgid "binary"
msgstr ""

#: ../../../AMDGPUUsage.rst:19332
msgid ""
"Graphics API shader create info binary blob. Can be defined by the driver "
"using the compiler if they want to be able to correlate API-specific "
"information used during creation at a later time."
msgstr ""

#: ../../../AMDGPUUsage.rst:19340
msgid "AMDPAL Code Object Shader Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19347
msgid "\".compute\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19348
msgid "\".vertex\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19349
msgid "\".hull\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19350
msgid "\".domain\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19351
msgid "\".geometry\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19352
msgid "\".pixel\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19347
msgid ""
"See :ref:`amdgpu-amdpal-code-object-api-shader-metadata-map-table` for the "
"definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19357
msgid "AMDPAL Code Object API Shader Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19363 ../../../AMDGPUUsage.rst:19452
msgid "\".api_shader_hash\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19363 ../../../AMDGPUUsage.rst:19452
msgid ""
"Input shader hash, typically passed in from the client. The value is "
"implementation defined, and can not be relied on between different builds of "
"the compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:19366
msgid "\".hardware_mapping\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19366
msgid "sequence of string"
msgstr ""

#: ../../../AMDGPUUsage.rst:19366
msgid "Flags indicating the HW stages this API shader maps to. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19369 ../../../AMDGPUUsage.rst:19387
msgid "\".ls\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19370 ../../../AMDGPUUsage.rst:19388
msgid "\".hs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19371 ../../../AMDGPUUsage.rst:19389
msgid "\".es\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19372 ../../../AMDGPUUsage.rst:19390
msgid "\".gs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19373 ../../../AMDGPUUsage.rst:19391
msgid "\".vs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19374 ../../../AMDGPUUsage.rst:19392
msgid "\".ps\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19375 ../../../AMDGPUUsage.rst:19393
msgid "\".cs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19381
msgid "AMDPAL Code Object Hardware Stage Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19387
msgid ""
"See :ref:`amdgpu-amdpal-code-object-hardware-stage-metadata-map-table` for "
"the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:19398
msgid "AMDPAL Code Object Hardware Stage Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19404
msgid "\".entry_point\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19404
msgid "The ELF symbol pointing to this pipeline's stage entry point."
msgstr ""

#: ../../../AMDGPUUsage.rst:19405 ../../../AMDGPUUsage.rst:19455
msgid "\".scratch_memory_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19405
msgid "Scratch memory size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:19406 ../../../AMDGPUUsage.rst:19456
msgid "\".lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19406
msgid "Local Data Share size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:19407
msgid "\".perf_data_buffer_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19407
msgid "Performance data buffer size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:19408
msgid "Number of VGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19409
msgid "Number of AGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19410
msgid "Number of SGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:19411
msgid "\".dynamic_vgpr_saved_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19411
msgid "No"
msgstr ""

#: ../../../AMDGPUUsage.rst:19411
msgid ""
"Number of dynamic VGPRs that can be stored in scratch by the CWSR trap "
"handler. Only used on GFX12+."
msgstr ""

#: ../../../AMDGPUUsage.rst:19413
msgid "\".vgpr_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19413
msgid ""
"If non-zero, indicates the shader was compiled with a directive to instruct "
"the compiler to limit the VGPR usage to be less than or equal to the "
"specified value (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19417
msgid "\".sgpr_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19417
msgid "SGPR count upper limit (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19419
msgid "\".threadgroup_dimensions\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19419
msgid "Thread-group X/Y/Z dimensions (Compute only)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19421
msgid "Wavefront size (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19422
msgid "\".uses_uavs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19422
msgid "The shader reads or writes UAVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:19423
msgid "\".uses_rovs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19423
msgid "The shader reads or writes ROVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:19424
msgid "\".writes_uavs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19424
msgid "The shader writes to one or more UAVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:19425
msgid "\".writes_depth\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19425
msgid "The shader writes out a depth value."
msgstr ""

#: ../../../AMDGPUUsage.rst:19426
msgid "\".uses_append_consume\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19426
msgid "The shader uses append and/or consume operations, either memory or GDS."
msgstr ""

#: ../../../AMDGPUUsage.rst:19428
msgid "\".uses_prim_id\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19428
msgid "The shader uses PrimID."
msgstr ""

#: ../../../AMDGPUUsage.rst:19433
msgid "AMDPAL Code Object Shader Function Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19439
msgid "*symbol name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:19439
msgid ""
"*symbol name* is the ELF symbol name of the shader function code entry "
"address. The value is the function's metadata. See :ref:`amdgpu-amdpal-code-"
"object-shader-function-metadata-map-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19446
msgid "AMDPAL Code Object Shader Function Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19455
msgid "Size in bytes of scratch memory used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19456
msgid "Size in bytes of LDS memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:19457
msgid "Number of VGPRs used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19458
msgid "Number of SGPRs used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19459
msgid "\".stack_frame_size_in_bytes\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19459
msgid "Amount of stack size used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19460
msgid "\".shader_subtype\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19460
msgid "Shader subtype/kind. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19462
msgid "\"Unknown\""
msgstr ""

#: ../../../AMDGPUUsage.rst:19468
msgid "AMDPAL Code Object Register Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:19472
msgid "32-bit Integer Key"
msgstr ""

#: ../../../AMDGPUUsage.rst:19474
msgid "``reg offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19474
msgid "32-bit integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:19474
msgid ""
"``reg offset`` is the dword offset into the GFXIP register space of a GRBM "
"register (i.e., driver accessible GPU register number, not shader GPR "
"register number). The driver is required to program each specified register "
"to the corresponding specified value when executing this pipeline. "
"Typically, the ``reg offsets`` are the ``uint16_t`` offsets to each register "
"as defined by the hardware chip headers. The register is set to the provided "
"value. However, a ``reg offset`` that specifies a user data register (e.g., "
"COMPUTE_USER_DATA_0) needs special treatment. See :ref:`amdgpu-amdpal-code-"
"object-user-data-section` section for more information."
msgstr ""

#: ../../../AMDGPUUsage.rst:19490
msgid "User Data"
msgstr ""

#: ../../../AMDGPUUsage.rst:19492
msgid ""
"Each hardware stage has a set of 32-bit physical SPI *user data registers* "
"(either 16 or 32 based on graphics IP and the stage) which can be written "
"from a command buffer and then loaded into SGPRs when waves are launched via "
"a subsequent dispatch or draw operation. This is the way most arguments are "
"passed from the application/runtime to a hardware shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19499
msgid ""
"PAL abstracts this functionality by exposing a set of 128 *user data "
"entries* per pipeline a client can use to pass arguments from a command "
"buffer to one or more shaders in that pipeline. The ELF code object must "
"specify a mapping from virtualized *user data entries* to physical *user "
"data registers*, and PAL is responsible for implementing that mapping, "
"including spilling overflow *user data entries* to memory if needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:19506
msgid ""
"Since the *user data registers* are GRBM-accessible SPI registers, this "
"mapping is actually embedded in the ``.registers`` metadata entry. For most "
"registers, the value in that map is a literal 32-bit value that should be "
"written to the register by the driver. However, when the register is a *user "
"data register* (any USER_DATA register e.g., SPI_SHADER_USER_DATA_PS_5), the "
"value is instead an encoding that tells the driver to write either a *user "
"data entry* value or one of several driver-internal values to the register. "
"This encoding is described in the following table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19518
msgid ""
"Currently, *user data registers* 0 and 1 (e.g., SPI_SHADER_USER_DATA_PS_0, "
"and SPI_SHADER_USER_DATA_PS_1) are reserved. *User data register* 0 must "
"always be programmed to the address of the GlobalTable, and *user data "
"register* 1 must always be programmed to the address of the PerShaderTable."
msgstr ""

#: ../../../AMDGPUUsage.rst:19525
msgid "AMDPAL User Data Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:19531
msgid "0..127"
msgstr ""

#: ../../../AMDGPUUsage.rst:19531
msgid "*User Data Entry*"
msgstr ""

#: ../../../AMDGPUUsage.rst:19531
msgid "32-bit value of user_data_entry[N] as specified via *CmdSetUserData()*"
msgstr ""

#: ../../../AMDGPUUsage.rst:19532
msgid "0x10000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:19532
msgid "GlobalTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19532
msgid ""
"32-bit pointer to GPU memory containing the global internal table (should "
"always point to *user data register* 0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19534
msgid "0x10000001"
msgstr ""

#: ../../../AMDGPUUsage.rst:19534
msgid "PerShaderTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19534
msgid ""
"32-bit pointer to GPU memory containing the per-shader internal table. See :"
"ref:`amdgpu-amdpal-code-object-metadata-user-data-per-shader-table-section` "
"for more detail (should always point to *user data register* 1)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19537
msgid "0x10000002"
msgstr ""

#: ../../../AMDGPUUsage.rst:19537
msgid "SpillTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19537
msgid ""
"32-bit pointer to GPU memory containing the user data spill table. See :ref:"
"`amdgpu-amdpal-code-object-metadata-user-data-spill-table-section` for more "
"detail."
msgstr ""

#: ../../../AMDGPUUsage.rst:19540
msgid "0x10000003"
msgstr ""

#: ../../../AMDGPUUsage.rst:19540
msgid "BaseVertex"
msgstr ""

#: ../../../AMDGPUUsage.rst:19540
msgid ""
"Vertex offset (32-bit unsigned integer). Not needed if the pipeline doesn't "
"reference the draw index in the vertex shader. Only supported by the first "
"stage in a graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19543
msgid "0x10000004"
msgstr ""

#: ../../../AMDGPUUsage.rst:19543
msgid "BaseInstance"
msgstr ""

#: ../../../AMDGPUUsage.rst:19543
msgid ""
"Instance offset (32-bit unsigned integer). Only supported by the first stage "
"in a graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19545
msgid "0x10000005"
msgstr ""

#: ../../../AMDGPUUsage.rst:19545
msgid "DrawIndex"
msgstr ""

#: ../../../AMDGPUUsage.rst:19545
msgid ""
"Draw index (32-bit unsigned integer). Only supported by the first stage in a "
"graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19547
msgid "0x10000006"
msgstr ""

#: ../../../AMDGPUUsage.rst:19547
msgid "Workgroup"
msgstr ""

#: ../../../AMDGPUUsage.rst:19547
msgid ""
"Thread group count (32-bit unsigned integer). Low half of a 64-bit address "
"of a buffer containing the grid dimensions for a Compute dispatch operation. "
"The high half of the address is stored in the next sequential user-SGPR. "
"Only supported by compute pipelines."
msgstr ""

#: ../../../AMDGPUUsage.rst:19551
msgid "0x1000000A"
msgstr ""

#: ../../../AMDGPUUsage.rst:19551
msgid "EsGsLdsSize"
msgstr ""

#: ../../../AMDGPUUsage.rst:19551
msgid ""
"Indicates that PAL will program this user-SGPR to contain the amount of LDS "
"space used for the ES/GS pseudo-ring-buffer for passing data between shader "
"stages."
msgstr ""

#: ../../../AMDGPUUsage.rst:19554
msgid "0x1000000B"
msgstr ""

#: ../../../AMDGPUUsage.rst:19554
msgid "ViewId"
msgstr ""

#: ../../../AMDGPUUsage.rst:19554
msgid ""
"View id (32-bit unsigned integer) identifies a view of graphic pipeline "
"instancing."
msgstr ""

#: ../../../AMDGPUUsage.rst:19556
msgid "0x1000000C"
msgstr ""

#: ../../../AMDGPUUsage.rst:19556
msgid "StreamOutTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19556
msgid ""
"32-bit pointer to GPU memory containing the stream out target SRD table.  "
"This can only appear for one shader stage per pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19558
msgid "0x1000000D"
msgstr ""

#: ../../../AMDGPUUsage.rst:19558
msgid "PerShaderPerfData"
msgstr ""

#: ../../../AMDGPUUsage.rst:19558
msgid ""
"32-bit pointer to GPU memory containing the per-shader performance data "
"buffer."
msgstr ""

#: ../../../AMDGPUUsage.rst:19559
msgid "0x1000000F"
msgstr ""

#: ../../../AMDGPUUsage.rst:19559
msgid "VertexBufferTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19559
msgid ""
"32-bit pointer to GPU memory containing the vertex buffer SRD table.  This "
"can only appear for one shader stage per pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:19561
msgid "0x10000010"
msgstr ""

#: ../../../AMDGPUUsage.rst:19561
msgid "UavExportTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:19561
msgid ""
"32-bit pointer to GPU memory containing the UAV export SRD table.  This can "
"only appear for one shader stage per pipeline (PS). These replace color "
"targets and are completely separate from any UAVs used by the shader. This "
"is optional, and only used by the PS when UAV exports are used to replace "
"color-target exports to optimize specific shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:19566
msgid "0x10000011"
msgstr ""

#: ../../../AMDGPUUsage.rst:19566
msgid "NggCullingData"
msgstr ""

#: ../../../AMDGPUUsage.rst:19566
msgid ""
"64-bit pointer to GPU memory containing the hardware register data needed by "
"some NGG pipelines to perform culling.  This value contains the address of "
"the first of two consecutive registers which provide the full GPU address."
msgstr ""

#: ../../../AMDGPUUsage.rst:19569
msgid "0x10000015"
msgstr ""

#: ../../../AMDGPUUsage.rst:19569
msgid "FetchShaderPtr"
msgstr ""

#: ../../../AMDGPUUsage.rst:19569
msgid "64-bit pointer to GPU memory containing the fetch shader subroutine."
msgstr ""

#: ../../../AMDGPUUsage.rst:19575
msgid "Per-Shader Table"
msgstr ""

#: ../../../AMDGPUUsage.rst:19577
msgid ""
"Low 32 bits of the GPU address for an optional buffer in the ``.data`` "
"section of the ELF. The high 32 bits of the address match the high 32 bits "
"of the shader's program counter."
msgstr ""

#: ../../../AMDGPUUsage.rst:19581
msgid ""
"The buffer can be anything the shader compiler needs it for, and allows each "
"shader to have its own region of the ``.data`` section. Typically, this "
"could be a table of buffer SRD's and the data pointed to by the buffer "
"SRD's, but it could be a flat-address region of memory as well. Its layout "
"and usage are defined by the shader compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:19587
msgid ""
"Each shader's table in the ``.data`` section is referenced by the symbol "
"``_amdgpu_``\\ *xs*\\ ``_shdr_intrl_data``  where *xs* corresponds with the "
"hardware shader stage the data is for. E.g., ``_amdgpu_cs_shdr_intrl_data`` "
"for the compute shader hardware stage."
msgstr ""

#: ../../../AMDGPUUsage.rst:19595
msgid "Spill Table"
msgstr ""

#: ../../../AMDGPUUsage.rst:19597
msgid ""
"It is possible for a hardware shader to need access to more *user data "
"entries* than there are slots available in user data registers for one or "
"more hardware shader stages. In that case, the PAL runtime expects the "
"necessary *user data entries* to be spilled to GPU memory and use one user "
"data register to point to the spilled user data memory. The value of the "
"*user data entry* must then represent the location where a shader expects to "
"read the low 32-bits of the table's GPU virtual address. The *spill table* "
"itself represents a set of 32-bit values managed by the PAL runtime in GPU-"
"accessible memory that can be made indirectly accessible to a hardware "
"shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:19609
msgid "Unspecified OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:19611
msgid ""
"This section provides code conventions used when the target triple OS is "
"empty (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19617
msgid ""
"For code objects generated by AMDGPU backend for non-amdhsa OS, the runtime "
"does not install a trap handler. The ``llvm.trap`` and ``llvm.debugtrap`` "
"instructions are handled as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19621
msgid "AMDGPU Trap Handler for Non-AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:19627
msgid "llvm.trap"
msgstr ""

#: ../../../AMDGPUUsage.rst:19627
msgid "s_endpgm"
msgstr ""

#: ../../../AMDGPUUsage.rst:19627
msgid "Causes wavefront to be terminated."
msgstr ""

#: ../../../AMDGPUUsage.rst:19628
msgid "llvm.debugtrap"
msgstr ""

#: ../../../AMDGPUUsage.rst:19628
msgid "Compiler warning given that there is no trap handler installed."
msgstr ""

#: ../../../AMDGPUUsage.rst:19633
msgid "Core file format"
msgstr ""

#: ../../../AMDGPUUsage.rst:19635
msgid ""
"This section describes the format of core files supporting AMDGPU. Core "
"dumps for an AMDGPU program can come in 2 flavors: split or unified core "
"files."
msgstr ""

#: ../../../AMDGPUUsage.rst:19638
msgid ""
"The split layout consists of one host core file containing the information "
"to rebuild the image of the host process and one AMDGPU core file that "
"contains the information for the AMDGPU agents used in the process.  The "
"AMDGPU core file consists of:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19643
msgid ""
"A note describing the state of the AMDGPU agents, AMDGPU queues, and AMDGPU "
"runtime for the process (see :ref:`amdgpu_corefile_note`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19645
msgid ""
"A list of load segments containing an image of the AMDGPU agents' memory "
"(see :ref:`amdgpu_corefile_memory`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19648
msgid ""
"The unified core file is the union of all the information contained in the "
"two files of the split layout (all notes and load segments).  It contains "
"all the information required to reconstruct the image of the process across "
"all the agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:19654
msgid "Core file header"
msgstr ""

#: ../../../AMDGPUUsage.rst:19656
msgid ""
"An AMDGPU core file is an ``ELF64`` core file.  The content of the header "
"differs in unified core file layout and AMDGPU core file layout."
msgstr ""

#: ../../../AMDGPUUsage.rst:19660
msgid "Split files"
msgstr ""

#: ../../../AMDGPUUsage.rst:19662
msgid ""
"In the split files layout, the AMDGPU core file is an ``ELF64`` file with "
"the header configured as described in :ref:`amdgpu-corefile-headers-table`:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19665
msgid "AMDGPU corefile headers"
msgstr ""

#: ../../../AMDGPUUsage.rst:19671
msgid "``ELFCLASS64`` (``0x2``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19672
msgid "``ELFDATA2LSB`` (``0x1``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19673
msgid "``ELFOSABI_AMDGPU_HSA`` (``0x40``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19674
msgid "``ET_CORE``(``0x4``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19675
msgid "``ELFABIVERSION_AMDGPU_HSA_5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19676
msgid "``EM_AMDGPU`` (``0xe0``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19680
msgid "Unified file"
msgstr ""

#: ../../../AMDGPUUsage.rst:19682
msgid ""
"In the unified core file mode, the ``ELF64`` headers are set to describe the "
"host architecture and process."
msgstr ""

#: ../../../AMDGPUUsage.rst:19688
msgid "Core file notes"
msgstr ""

#: ../../../AMDGPUUsage.rst:19690
msgid ""
"An AMDGPU core file must contain one snapshot note in a ``PT_NOTE`` segment. "
"When using a split core file layout, this note is in the AMDGPU file."
msgstr ""

#: ../../../AMDGPUUsage.rst:19693
msgid ""
"The note record vendor field is \"``AMDGPU``\" and the record type is "
"\"``NT_AMDGPU_KFD_CORE_STATE``\" (see :ref:`amdgpu-note-records-v3-onwards`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19696
msgid ""
"The content of the note is defined in table :ref:`amdgpu-core-snapshot-note-"
"layout-table-v1`:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19699
msgid "AMDGPU snapshot note format V1"
msgstr ""

#: ../../../AMDGPUUsage.rst:19703
msgid "Size (bytes)"
msgstr ""

#: ../../../AMDGPUUsage.rst:19703
msgid "Byte alignment"
msgstr ""

#: ../../../AMDGPUUsage.rst:19703
msgid "Comment"
msgstr ""

#: ../../../AMDGPUUsage.rst:19705
msgid "``version_major``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19705 ../../../AMDGPUUsage.rst:19706
#: ../../../AMDGPUUsage.rst:19708 ../../../AMDGPUUsage.rst:19709
#: ../../../AMDGPUUsage.rst:19710 ../../../AMDGPUUsage.rst:19711
msgid "``uint32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19705
msgid "``KFD_IOCTL_MAJOR_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19706
msgid "``version_minor``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19706
msgid "``KFD_IOCTL_MINOR_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19707 ../../../AMDGPUUsage.rst:19712
msgid "``runtime_info_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19707
msgid "``uint64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19707 ../../../AMDGPUUsage.rst:19709
#: ../../../AMDGPUUsage.rst:19711
msgid "Must be a multiple of 8"
msgstr ""

#: ../../../AMDGPUUsage.rst:19708
msgid "``n_agents``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19709
msgid "``agent_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19710
msgid "``n_queues``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19711
msgid "``queue_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19712
msgid "``runtime_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19712
msgid "``kfd_runtime_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19713
msgid "``agents_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19713
msgid "``kfd_dbg_device_info_entry[n_agents]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19713
msgid "``n_agents * agent_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19715
msgid "``queues_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19715
msgid "``kfd_queue_snapshot_entry[n_queues]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19715
msgid "``n_queues * queue_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19719
msgid ""
"The definition of all the ``kfd_*`` types comes from the ``include/uapi/"
"linux/kfd_ioctl.h`` header file from the KFD repository. It is usually "
"installed in ``/usr/include/linux/kfd_ioctl.h``. The version of the "
"``kfd_ioctl.h`` file used must define values for ``KFD_IOCTL_MAJOR_VERSION`` "
"and ``KFD_IOCTL_MINOR_VERSION`` matching the values of ``kfd_version_major`` "
"and ``kfd_version_major`` from the note."
msgstr ""

#: ../../../AMDGPUUsage.rst:19730
msgid "Memory segments"
msgstr ""

#: ../../../AMDGPUUsage.rst:19732
msgid ""
"An AMDGPU core file must contain an image of the AMDGPU agents' memory in "
"load segments (of type ``PT_LOAD``).  Those segments must correspond to the "
"memory regions where the content of the agent memory is mapped into the host "
"process by the ROCr runtime (note that those memory mappings are usually not "
"readable by the process itself)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19738
msgid ""
"When using the split core file layout, those segments must be included in "
"the AMDGPU core file."
msgstr ""

#: ../../../AMDGPUUsage.rst:19742
msgid "Source Languages"
msgstr ""

#: ../../../AMDGPUUsage.rst:19747
msgid "OpenCL"
msgstr ""

#: ../../../AMDGPUUsage.rst:19749
msgid "When the language is OpenCL the following differences occur:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19751
msgid ""
"The OpenCL memory model is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19752
msgid ""
"The AMDGPU backend appends additional arguments to the kernel's explicit "
"arguments for the AMDHSA OS (see :ref:`opencl-kernel-implicit-arguments-"
"appended-for-amdhsa-os-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19755
msgid ""
"Additional metadata is generated (see :ref:`amdgpu-amdhsa-code-object-"
"metadata`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19758
msgid "OpenCL kernel implicit arguments appended for AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:19762
msgid "Position"
msgstr ""

#: ../../../AMDGPUUsage.rst:19762
msgid "Byte Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:19762
msgid "Byte Alignment"
msgstr ""

#: ../../../AMDGPUUsage.rst:19765
msgid "OpenCL Global Offset X"
msgstr ""

#: ../../../AMDGPUUsage.rst:19766
msgid "OpenCL Global Offset Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:19767
msgid "OpenCL Global Offset Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:19768
msgid "OpenCL address of printf buffer"
msgstr ""

#: ../../../AMDGPUUsage.rst:19769
msgid "OpenCL address of virtual queue used by enqueue_kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:19771
msgid "OpenCL address of AqlWrap struct used by enqueue_kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:19773
msgid "Pointer argument used for Multi-gird synchronization."
msgstr ""

#: ../../../AMDGPUUsage.rst:19780
msgid "HCC"
msgstr ""

#: ../../../AMDGPUUsage.rst:19782
msgid "When the language is HCC the following differences occur:"
msgstr ""

#: ../../../AMDGPUUsage.rst:19784
msgid "The HSA memory model is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:19789
msgid "Assembler"
msgstr ""

#: ../../../AMDGPUUsage.rst:19791
msgid ""
"AMDGPU backend has LLVM-MC based assembler which is currently in "
"development. It supports AMDGCN GFX6-GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:19794
msgid "This section describes general syntax for instructions and operands."
msgstr ""

#: ../../../AMDGPUUsage.rst:19797
msgid "Instructions"
msgstr ""

#: ../../../AMDGPUUsage.rst:19799
msgid ""
"An instruction has the following :doc:`syntax<AMDGPUInstructionSyntax>`:"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid ""
"``<``\\ *opcode*\\ ``> <``\\ *operand0*\\ ``>, <``\\ *operand1*\\ ``>,... "
"<``\\ *modifier0*\\ ``> <``\\ *modifier1*\\ ``>...``"
msgstr ""

#: ../../../AMDGPUUsage.rst:19804
msgid ""
":doc:`Operands<AMDGPUOperandSyntax>` are comma-separated while :doc:"
"`modifiers<AMDGPUModifierSyntax>` are space-separated."
msgstr ""

#: ../../../AMDGPUUsage.rst:19807
msgid ""
"The order of operands and modifiers is fixed. Most modifiers are optional "
"and may be omitted."
msgstr ""

#: ../../../AMDGPUUsage.rst:19810
msgid ""
"Links to detailed instruction syntax description may be found in the "
"following table. Note that features under development are not included in "
"this description."
msgstr ""

#: ../../../AMDGPUUsage.rst:19815
msgid "Core ISA"
msgstr ""

#: ../../../AMDGPUUsage.rst:19815
msgid "ISA Variants and Extensions"
msgstr ""

#: ../../../AMDGPUUsage.rst:19817
msgid "GCN 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:19817
msgid ":doc:`GFX7<AMDGPU/AMDGPUAsmGFX7>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19817 ../../../AMDGPUUsage.rst:19818
msgid "\\-"
msgstr ""

#: ../../../AMDGPUUsage.rst:19818
msgid "GCN 3, GCN 4"
msgstr ""

#: ../../../AMDGPUUsage.rst:19818
msgid ":doc:`GFX8<AMDGPU/AMDGPUAsmGFX8>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19819
msgid "GCN 5"
msgstr ""

#: ../../../AMDGPUUsage.rst:19819 ../../../AMDGPUUsage.rst:19831
#: ../../../AMDGPUUsage.rst:19833 ../../../AMDGPUUsage.rst:19835
msgid ":doc:`GFX9<AMDGPU/AMDGPUAsmGFX9>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19819
msgid ":doc:`gfx900<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19821
msgid ":doc:`gfx902<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19823
msgid ":doc:`gfx904<AMDGPU/AMDGPUAsmGFX904>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19825
msgid ":doc:`gfx906<AMDGPU/AMDGPUAsmGFX906>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19827
msgid ":doc:`gfx909<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19829
msgid ":doc:`gfx90c<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19831
msgid "CDNA 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:19831
msgid ":doc:`gfx908<AMDGPU/AMDGPUAsmGFX908>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19833
msgid "CDNA 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:19833
msgid ":doc:`gfx90a<AMDGPU/AMDGPUAsmGFX90a>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19835
msgid "CDNA 3"
msgstr ""

#: ../../../AMDGPUUsage.rst:19835
msgid ":doc:`gfx942<AMDGPU/AMDGPUAsmGFX940>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19837
msgid "RDNA 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:19837
msgid ":doc:`GFX10 RDNA1<AMDGPU/AMDGPUAsmGFX10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19837
msgid ":doc:`gfx1010<AMDGPU/AMDGPUAsmGFX10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19839
msgid ":doc:`gfx1011<AMDGPU/AMDGPUAsmGFX1011>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19841
msgid ":doc:`gfx1012<AMDGPU/AMDGPUAsmGFX1011>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19843
msgid ":doc:`gfx1013<AMDGPU/AMDGPUAsmGFX1013>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19845
msgid "RDNA 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:19845
msgid ":doc:`GFX10 RDNA2<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19845
msgid ":doc:`gfx1030<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19847
msgid ":doc:`gfx1031<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19849
msgid ":doc:`gfx1032<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19851
msgid ":doc:`gfx1033<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19853
msgid ":doc:`gfx1034<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19855
msgid ":doc:`gfx1035<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19857
msgid ":doc:`gfx1036<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19859
msgid "RDNA 3"
msgstr ""

#: ../../../AMDGPUUsage.rst:19859
msgid ":doc:`GFX11<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19859
msgid ":doc:`gfx1100<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19861
msgid ":doc:`gfx1101<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19863
msgid ":doc:`gfx1102<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19865
msgid ":doc:`gfx1103<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19866
msgid "RDNA 4"
msgstr ""

#: ../../../AMDGPUUsage.rst:19866
msgid ":doc:`GFX12<AMDGPU/AMDGPUAsmGFX12>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19866
msgid ":doc:`gfx1200<AMDGPU/AMDGPUAsmGFX12>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:19869
msgid ""
"For more information about instructions, their semantics and supported "
"combinations of operands, refer to one of instruction set architecture "
"manuals [AMD-GCN-GFX6]_, [AMD-GCN-GFX7]_, [AMD-GCN-GFX8]_, [AMD-GCN-GFX900-"
"GFX904-VEGA]_, [AMD-GCN-GFX906-VEGA7NM]_, [AMD-GCN-GFX908-CDNA1]_, [AMD-GCN-"
"GFX90A-CDNA2]_, [AMD-GCN-GFX942-CDNA3]_, [AMD-GCN-GFX10-RDNA1]_, [AMD-GCN-"
"GFX10-RDNA2]_, [AMD-GCN-GFX11-RDNA3]_, [AMD-GCN-GFX11-RDNA3.5]_ and [AMD-GCN-"
"GFX12-RDNA4]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:19880
msgid ""
"Detailed description of operands may be found :doc:"
"`here<AMDGPUOperandSyntax>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19883
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUUsage.rst:19885
msgid ""
"Detailed description of modifiers may be found :doc:"
"`here<AMDGPUModifierSyntax>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:19889
msgid "Instruction Examples"
msgstr ""

#: ../../../AMDGPUUsage.rst:19892
msgid "DS"
msgstr ""

#: ../../../AMDGPUUsage.rst:19901
msgid ""
"For full list of supported instructions, refer to \"LDS/GDS instructions\" "
"in ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19905
msgid "FLAT"
msgstr ""

#: ../../../AMDGPUUsage.rst:19915
msgid ""
"For full list of supported instructions, refer to \"FLAT instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19919
msgid "MUBUF"
msgstr ""

#: ../../../AMDGPUUsage.rst:19929
msgid ""
"For full list of supported instructions, refer to \"MUBUF Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19933
msgid "SMRD/SMEM"
msgstr ""

#: ../../../AMDGPUUsage.rst:19943
msgid ""
"For full list of supported instructions, refer to \"Scalar Memory "
"Operations\" in ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19947
msgid "SOP1"
msgstr ""

#: ../../../AMDGPUUsage.rst:19959
msgid ""
"For full list of supported instructions, refer to \"SOP1 Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19963
msgid "SOP2"
msgstr ""

#: ../../../AMDGPUUsage.rst:19977
msgid ""
"For full list of supported instructions, refer to \"SOP2 Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19981
msgid "SOPC"
msgstr ""

#: ../../../AMDGPUUsage.rst:19990
msgid ""
"For full list of supported instructions, refer to \"SOPC Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:19994
msgid "SOPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:20010
msgid ""
"For full list of supported instructions, refer to \"SOPP Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:20013
msgid ""
"Unless otherwise mentioned, little verification is performed on the operands "
"of SOPP Instructions, so it is up to the programmer to be familiar with the "
"range or acceptable values."
msgstr ""

#: ../../../AMDGPUUsage.rst:20018
msgid "VALU"
msgstr ""

#: ../../../AMDGPUUsage.rst:20020
msgid ""
"For vector ALU instruction opcodes (VOP1, VOP2, VOP3, VOPC, VOP_DPP, "
"VOP_SDWA), the assembler will automatically use optimal encoding based on "
"its operands. To force specific encoding, one can add a suffix to the opcode "
"of the instruction:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20024
msgid "_e32 for 32-bit VOP1/VOP2/VOPC"
msgstr ""

#: ../../../AMDGPUUsage.rst:20025
msgid "_e64 for 64-bit VOP3"
msgstr ""

#: ../../../AMDGPUUsage.rst:20026
msgid "_dpp for VOP_DPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:20027
msgid "_e64_dpp for VOP3 with DPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:20028
msgid "_sdwa for VOP_SDWA"
msgstr ""

#: ../../../AMDGPUUsage.rst:20030
msgid "VOP1/VOP2/VOP3/VOPC examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20047
msgid "VOP_DPP examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20061
msgid "VOP3_DPP examples (Available on GFX11+):"
msgstr ""

#: ../../../AMDGPUUsage.rst:20069
msgid "VOP_SDWA examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20079
msgid ""
"For full list of supported instructions, refer to \"Vector ALU "
"instructions\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:20084
msgid "Code Object V2 Predefined Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:20089 ../../../AMDGPUUsage.rst:20260
msgid ""
"The AMDGPU assembler defines and updates some symbols automatically. These "
"symbols do not affect code generation."
msgstr ""

#: ../../../AMDGPUUsage.rst:20093
msgid ".option.machine_version_major"
msgstr ""

#: ../../../AMDGPUUsage.rst:20095 ../../../AMDGPUUsage.rst:20266
msgid ""
"Set to the GFX major generation number of the target being assembled for. "
"For example, when assembling for a \"GFX9\" target this will be set to the "
"integer value \"9\". The possible GFX major generation numbers are presented "
"in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20101
msgid ".option.machine_version_minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:20103 ../../../AMDGPUUsage.rst:20274
msgid ""
"Set to the GFX minor generation number of the target being assembled for. "
"For example, when assembling for a \"GFX810\" target this will be set to the "
"integer value \"1\". The possible GFX minor generation numbers are presented "
"in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20109
msgid ".option.machine_version_stepping"
msgstr ""

#: ../../../AMDGPUUsage.rst:20111 ../../../AMDGPUUsage.rst:20282
msgid ""
"Set to the GFX stepping generation number of the target being assembled for. "
"For example, when assembling for a \"GFX704\" target this will be set to the "
"integer value \"4\". The possible GFX stepping generation numbers are "
"presented in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20117
msgid ".kernel.vgpr_count"
msgstr ""

#: ../../../AMDGPUUsage.rst:20119
msgid ""
"Set to zero each time a :ref:`amdgpu-amdhsa-assembler-directive-"
"amdgpu_hsa_kernel` directive is encountered. At each instruction, if the "
"current value of this symbol is less than or equal to the maximum VGPR "
"number explicitly referenced within that instruction then the symbol value "
"is updated to equal that VGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:20127
msgid ".kernel.sgpr_count"
msgstr ""

#: ../../../AMDGPUUsage.rst:20129
msgid ""
"Set to zero each time a :ref:`amdgpu-amdhsa-assembler-directive-"
"amdgpu_hsa_kernel` directive is encountered. At each instruction, if the "
"current value of this symbol is less than or equal to the maximum VGPR "
"number explicitly referenced within that instruction then the symbol value "
"is updated to equal that SGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:20139
msgid "Code Object V2 Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:20144
msgid ""
"AMDGPU ABI defines auxiliary data in output code object. In assembly source, "
"one can specify them with assembler directives."
msgstr ""

#: ../../../AMDGPUUsage.rst:20148
msgid ".hsa_code_object_version major, minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:20150
msgid ""
"*major* and *minor* are integers that specify the version of the HSA code "
"object that will be generated by the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:20154
msgid ".hsa_code_object_isa [major, minor, stepping, vendor, arch]"
msgstr ""

#: ../../../AMDGPUUsage.rst:20157
msgid ""
"*major*, *minor*, and *stepping* are all integers that describe the "
"instruction set architecture (ISA) version of the assembly program."
msgstr ""

#: ../../../AMDGPUUsage.rst:20160
msgid ""
"*vendor* and *arch* are quoted strings. *vendor* should always be equal to "
"\"AMD\" and *arch* should always be equal to \"AMDGPU\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:20163
msgid ""
"By default, the assembler will derive the ISA version, *vendor*, and *arch* "
"from the value of the ``-mcpu`` option that is passed to the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:20169
msgid ".amdgpu_hsa_kernel (name)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20171
msgid ""
"This directive specifies that the symbol with given name is a kernel entry "
"point (label) and the object should contain corresponding symbol of type "
"STT_AMDGPU_HSA_KERNEL."
msgstr ""

#: ../../../AMDGPUUsage.rst:20176
msgid ".amd_kernel_code_t"
msgstr ""

#: ../../../AMDGPUUsage.rst:20178
msgid ""
"This directive marks the beginning of a list of key / value pairs that are "
"used to specify the amd_kernel_code_t object that will be emitted by the "
"assembler. The list must be terminated by the *.end_amd_kernel_code_t* "
"directive. For any amd_kernel_code_t values that are unspecified a default "
"value will be used. The default value for all keys is 0, with the following "
"exceptions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20184
msgid "*amd_code_version_major* defaults to 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:20185
msgid "*amd_kernel_code_version_minor* defaults to 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:20186
msgid "*amd_machine_kind* defaults to 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:20187
msgid ""
"*amd_machine_version_major*, *machine_version_minor*, and "
"*amd_machine_version_stepping* are derived from the value of the ``-mcpu`` "
"option that is passed to the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:20190
msgid "*kernel_code_entry_byte_offset* defaults to 256."
msgstr ""

#: ../../../AMDGPUUsage.rst:20191
msgid ""
"*wavefront_size* defaults 6 for all targets before GFX10. For GFX10 onwards "
"defaults to 6 if target feature ``wavefrontsize64`` is enabled, otherwise 5. "
"Note that wavefront size is specified as a power of two, so a value of **n** "
"means a size of 2^ **n**."
msgstr ""

#: ../../../AMDGPUUsage.rst:20195
msgid "*call_convention* defaults to -1."
msgstr ""

#: ../../../AMDGPUUsage.rst:20196
msgid ""
"*kernarg_segment_alignment*, *group_segment_alignment*, and "
"*private_segment_alignment* default to 4. Note that alignments are specified "
"as a power of 2, so a value of **n** means an alignment of 2^ **n**."
msgstr ""

#: ../../../AMDGPUUsage.rst:20199
msgid ""
"*enable_tg_split* defaults to 1 if target feature ``tgsplit`` is enabled for "
"GFX90A onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:20201
msgid ""
"*enable_wgp_mode* defaults to 1 if target feature ``cumode`` is disabled for "
"GFX10 onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:20203
msgid "*enable_mem_ordered* defaults to 1 for GFX10 onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:20205
msgid ""
"The *.amd_kernel_code_t* directive must be placed immediately after the "
"function label and before any instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:20208
msgid ""
"For a full list of amd_kernel_code_t keys, refer to AMDGPU ABI document, "
"comments in lib/Target/AMDGPU/AmdKernelCodeT.h and test/CodeGen/AMDGPU/hsa.s."
msgstr ""

#: ../../../AMDGPUUsage.rst:20214
msgid "Code Object V2 Example Source Code"
msgstr ""

#: ../../../AMDGPUUsage.rst:20219 ../../../AMDGPUUsage.rst:20525
msgid ""
"Here is an example of a minimal assembly source file, defining one HSA "
"kernel:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20258
msgid "Code Object V3 and Above Predefined Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:20264
msgid ".amdgcn.gfx_generation_number"
msgstr ""

#: ../../../AMDGPUUsage.rst:20272
msgid ".amdgcn.gfx_generation_minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:20280
msgid ".amdgcn.gfx_generation_stepping"
msgstr ""

#: ../../../AMDGPUUsage.rst:20290
msgid ".amdgcn.next_free_vgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:20292
msgid ""
"Set to zero before assembly begins. At each instruction, if the current "
"value of this symbol is less than or equal to the maximum VGPR number "
"explicitly referenced within that instruction then the symbol value is "
"updated to equal that VGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:20297
msgid ""
"May be used to set the `.amdhsa_next_free_vgpr` directive in :ref:`amdhsa-"
"kernel-directives-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20300 ../../../AMDGPUUsage.rst:20315
msgid ""
"May be set at any time, e.g. manually set to zero at the start of each "
"kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:20305
msgid ".amdgcn.next_free_sgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:20307
msgid ""
"Set to zero before assembly begins. At each instruction, if the current "
"value of this symbol is less than or equal the maximum SGPR number "
"explicitly referenced within that instruction then the symbol value is "
"updated to equal that SGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:20312
msgid ""
"May be used to set the `.amdhsa_next_free_spgr` directive in :ref:`amdhsa-"
"kernel-directives-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20320
msgid "Code Object V3 and Above Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:20322
msgid ""
"Directives which begin with ``.amdgcn`` are valid for all ``amdgcn`` "
"architecture processors, and are not OS-specific. Directives which begin "
"with ``.amdhsa`` are specific to ``amdgcn`` architecture processors when the "
"``amdhsa`` OS is specified. See :ref:`amdgpu-target-triples` and :ref:"
"`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20331
msgid ".amdgcn_target <target-triple> \"-\" <target-id>"
msgstr ""

#: ../../../AMDGPUUsage.rst:20333
msgid ""
"Optional directive which declares the ``<target-triple>-<target-id>`` "
"supported by the containing assembler source file. Used by the assembler to "
"validate command-line options such as ``-triple``, ``-mcpu``, and ``--"
"offload-arch=<target-id>``. A non-canonical target ID is allowed. See :ref:"
"`amdgpu-target-triples` and :ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20341
msgid ""
"The target ID syntax used for code object V2 to V3 for this directive "
"differs from that used elsewhere. See :ref:`amdgpu-target-id-v2-v3`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20347
msgid ".amdhsa_code_object_version <version>"
msgstr ""

#: ../../../AMDGPUUsage.rst:20349
msgid ""
"Optional directive which declares the code object version to be generated by "
"the assembler. If not present, a default value will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:20353
msgid ".amdhsa_kernel <name>"
msgstr ""

#: ../../../AMDGPUUsage.rst:20355
msgid ""
"Creates a correctly aligned AMDHSA kernel descriptor and a symbol, ``<name>."
"kd``, in the current location of the current section. Only valid when the OS "
"is ``amdhsa``. ``<name>`` must be a symbol that labels the first instruction "
"to execute, and does not need to be previously defined."
msgstr ""

#: ../../../AMDGPUUsage.rst:20360
msgid ""
"Marks the beginning of a list of directives used to generate the bytes of a "
"kernel descriptor, as described in :ref:`amdgpu-amdhsa-kernel-descriptor`. "
"Directives which may appear in this list are described in :ref:`amdhsa-"
"kernel-directives-table`. Directives may appear in any order, must be valid "
"for the target being assembled for, and cannot be repeated. Directives "
"support the range of values specified by the field they reference in :ref:"
"`amdgpu-amdhsa-kernel-descriptor`. If a directive is not specified, it is "
"assumed to have its default value, unless it is marked as \"Required\", in "
"which case it is an error to omit the directive. This list of directives is "
"terminated by an ``.end_amdhsa_kernel`` directive."
msgstr ""

#: ../../../AMDGPUUsage.rst:20371
msgid "AMDHSA Kernel Assembler Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:20375
msgid "Directive"
msgstr ""

#: ../../../AMDGPUUsage.rst:20375
msgid "Default"
msgstr ""

#: ../../../AMDGPUUsage.rst:20375
msgid "Supported On"
msgstr ""

#: ../../../AMDGPUUsage.rst:20377
msgid "``.amdhsa_group_segment_fixed_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20377 ../../../AMDGPUUsage.rst:20379
#: ../../../AMDGPUUsage.rst:20381 ../../../AMDGPUUsage.rst:20383
#: ../../../AMDGPUUsage.rst:20388 ../../../AMDGPUUsage.rst:20390
#: ../../../AMDGPUUsage.rst:20392 ../../../AMDGPUUsage.rst:20394
#: ../../../AMDGPUUsage.rst:20399 ../../../AMDGPUUsage.rst:20405
#: ../../../AMDGPUUsage.rst:20414 ../../../AMDGPUUsage.rst:20416
#: ../../../AMDGPUUsage.rst:20418 ../../../AMDGPUUsage.rst:20420
#: ../../../AMDGPUUsage.rst:20422 ../../../AMDGPUUsage.rst:20426
#: ../../../AMDGPUUsage.rst:20429 ../../../AMDGPUUsage.rst:20435
#: ../../../AMDGPUUsage.rst:20446 ../../../AMDGPUUsage.rst:20450
#: ../../../AMDGPUUsage.rst:20454 ../../../AMDGPUUsage.rst:20458
#: ../../../AMDGPUUsage.rst:20487 ../../../AMDGPUUsage.rst:20489
#: ../../../AMDGPUUsage.rst:20491 ../../../AMDGPUUsage.rst:20493
#: ../../../AMDGPUUsage.rst:20495 ../../../AMDGPUUsage.rst:20497
#: ../../../AMDGPUUsage.rst:20499
msgid "GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:20377
msgid ""
"Controls GROUP_SEGMENT_FIXED_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20379
msgid "``.amdhsa_private_segment_fixed_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20379
msgid ""
"Controls PRIVATE_SEGMENT_FIXED_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20381
msgid "``.amdhsa_kernarg_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20381
msgid ""
"Controls KERNARG_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20383
msgid "``.amdhsa_user_sgpr_count``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20383
msgid ""
"Controls USER_SGPR_COUNT in COMPUTE_PGM_RSRC2 :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:20385
msgid "``.amdhsa_user_sgpr_private_segment_buffer``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20385 ../../../AMDGPUUsage.rst:20396
#: ../../../AMDGPUUsage.rst:20409
msgid "GFX6-GFX10 (except GFX942)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20385
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20388
msgid "``.amdhsa_user_sgpr_dispatch_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20388
msgid ""
"Controls ENABLE_SGPR_DISPATCH_PTR in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20390
msgid "``.amdhsa_user_sgpr_queue_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20390
msgid ""
"Controls ENABLE_SGPR_QUEUE_PTR in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20392
msgid "``.amdhsa_user_sgpr_kernarg_segment_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20392
msgid ""
"Controls ENABLE_SGPR_KERNARG_SEGMENT_PTR in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20394
msgid "``.amdhsa_user_sgpr_dispatch_id``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20394
msgid ""
"Controls ENABLE_SGPR_DISPATCH_ID in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20396
msgid "``.amdhsa_user_sgpr_flat_scratch_init``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20396
msgid ""
"Controls ENABLE_SGPR_FLAT_SCRATCH_INIT in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20399
msgid "``.amdhsa_user_sgpr_private_segment_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20399
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_SIZE in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20401
msgid "``.amdhsa_wavefront_size32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20401
msgid "Target Feature Specific (wavefrontsize64)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20401
msgid ""
"Controls ENABLE_WAVEFRONT_SIZE32 in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20405
msgid "``.amdhsa_uses_dynamic_stack``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20405
msgid ""
"Controls USES_DYNAMIC_STACK in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20407
msgid "``.amdhsa_named_barrier_count``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20407
msgid "GFX1250+"
msgstr ""

#: ../../../AMDGPUUsage.rst:20407
msgid ""
"Controls NAMED_BAR_CNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20409
msgid "``.amdhsa_system_sgpr_private_segment_wavefront_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20409 ../../../AMDGPUUsage.rst:20412
msgid ""
"Controls ENABLE_PRIVATE_SEGMENT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20412
msgid "``.amdhsa_enable_private_segment``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20412
msgid "GFX942, GFX11-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:20414
msgid "``.amdhsa_system_sgpr_workgroup_id_x``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20414
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_X in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20416
msgid "``.amdhsa_system_sgpr_workgroup_id_y``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20416
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_Y in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20418
msgid "``.amdhsa_system_sgpr_workgroup_id_z``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20418
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_Z in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20420
msgid "``.amdhsa_system_sgpr_workgroup_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20420
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_INFO in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20422
msgid "``.amdhsa_system_vgpr_workitem_id``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20422
msgid ""
"Controls ENABLE_VGPR_WORKITEM_ID in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-system-"
"vgpr-work-item-id-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20426
msgid "``.amdhsa_next_free_vgpr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20426
msgid ""
"Maximum VGPR number explicitly referenced, plus one. Used to calculate "
"GRANULATED_WORKITEM_VGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20429
msgid "``.amdhsa_next_free_sgpr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20429
msgid ""
"Maximum SGPR number explicitly referenced, plus one. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20432
msgid "``.amdhsa_accum_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20432
msgid ""
"Offset of a first AccVGPR in the unified register file. Used to calculate "
"ACCUM_OFFSET in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20435
msgid "``.amdhsa_reserve_vcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20435
msgid ""
"Whether the kernel may use the special VCC SGPR. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20438
msgid "``.amdhsa_reserve_flat_scratch``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20438
msgid "GFX7-GFX10 (except GFX942)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20438
msgid ""
"Whether the kernel may use flat instructions to access scratch memory. Used "
"to calculate GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20442
msgid "``.amdhsa_reserve_xnack_mask``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20442
msgid "Target Feature Specific (xnack)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20442
msgid "GFX8-GFX10"
msgstr ""

#: ../../../AMDGPUUsage.rst:20442
msgid ""
"Whether the kernel may trigger XNACK replay. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20446
msgid "``.amdhsa_float_round_mode_32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20446
msgid ""
"Controls FLOAT_ROUND_MODE_32 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-floating-"
"point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20450
msgid "``.amdhsa_float_round_mode_16_64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20450
msgid ""
"Controls FLOAT_ROUND_MODE_16_64 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20454
msgid "``.amdhsa_float_denorm_mode_32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20454
msgid ""
"Controls FLOAT_DENORM_MODE_32 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-floating-"
"point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20458
msgid "``.amdhsa_float_denorm_mode_16_64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20458
msgid ""
"Controls FLOAT_DENORM_MODE_16_64 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20462
msgid "``.amdhsa_dx10_clamp``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20462
msgid ""
"Controls ENABLE_DX10_CLAMP in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20464
msgid "``.amdhsa_ieee_mode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20464
msgid ""
"Controls ENABLE_IEEE_MODE in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20466
msgid "``.amdhsa_round_robin_scheduling``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20466
msgid ""
"Controls ENABLE_WG_RR_EN in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20468
msgid "``.amdhsa_fp16_overflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20468
msgid ""
"Controls FP16_OVFL in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20470
msgid "``.amdhsa_tg_split``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20470
msgid "Target Feature Specific (tgsplit)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20470
msgid "GFX90A, GFX942, GFX11-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:20470
msgid ""
"Controls TG_SPLIT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20474
msgid "``.amdhsa_workgroup_processor_mode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20474
msgid "Target Feature Specific (cumode)"
msgstr ""

#: ../../../AMDGPUUsage.rst:20474
msgid ""
"Controls ENABLE_WGP_MODE in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20478
msgid "``.amdhsa_memory_ordered``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20478
msgid ""
"Controls MEM_ORDERED in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20480
msgid "``.amdhsa_forward_progress``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20480
msgid ""
"Controls FWD_PROGRESS in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20482
msgid "``.amdhsa_shared_vgpr_count``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20482
msgid ""
"Controls SHARED_VGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx10-"
"gfx11-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20484
msgid "``.amdhsa_inst_pref_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20484
msgid "GFX11-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:20484
msgid ""
"Controls INST_PREF_SIZE in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx10-gfx11-"
"table` or :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx12-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:20487
msgid "``.amdhsa_exception_fp_ieee_invalid_op``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20487
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION in :ref:`amdgpu-"
"amdhsa-compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20489
msgid "``.amdhsa_exception_fp_denorm_src``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20489
msgid ""
"Controls ENABLE_EXCEPTION_FP_DENORMAL_SOURCE in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20491
msgid "``.amdhsa_exception_fp_ieee_div_zero``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20491
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO in :ref:`amdgpu-"
"amdhsa-compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20493
msgid "``.amdhsa_exception_fp_ieee_overflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20493
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20495
msgid "``.amdhsa_exception_fp_ieee_underflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20495
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20497
msgid "``.amdhsa_exception_fp_ieee_inexact``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20497
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_INEXACT in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20499
msgid "``.amdhsa_exception_int_div_zero``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20499
msgid ""
"Controls ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20501
msgid "``.amdhsa_user_sgpr_kernarg_preload_length``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20501
msgid ""
"Controls KERNARG_PRELOAD_SPEC_LENGTH in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20503
msgid "``.amdhsa_user_sgpr_kernarg_preload_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:20503
msgid ""
"Controls KERNARG_PRELOAD_SPEC_OFFSET in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20508
msgid ".amdgpu_metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:20510
msgid ""
"Optional directive which declares the contents of the ``NT_AMDGPU_METADATA`` "
"note record (see :ref:`amdgpu-elf-note-records-table-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:20513
msgid ""
"The contents must be in the [YAML]_ markup format, with the same structure "
"and semantics described in :ref:`amdgpu-amdhsa-code-object-metadata-v3`, :"
"ref:`amdgpu-amdhsa-code-object-metadata-v4` or :ref:`amdgpu-amdhsa-code-"
"object-metadata-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:20518
msgid "This directive is terminated by an ``.end_amdgpu_metadata`` directive."
msgstr ""

#: ../../../AMDGPUUsage.rst:20523
msgid "Code Object V3 and Above Example Source Code"
msgstr ""

#: ../../../AMDGPUUsage.rst:20580
msgid "This kernel is equivalent to the following HIP program:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20589
msgid ""
"If an assembly source file contains multiple kernels and/or functions, the :"
"ref:`amdgpu-amdhsa-assembler-symbol-next_free_vgpr` and :ref:`amdgpu-amdhsa-"
"assembler-symbol-next_free_sgpr` symbols may be reset using the ``.set "
"<symbol>, <expression>`` directive. For example, in the case of two kernels, "
"where ``function1`` is only called from ``kernel1`` it is sufficient to "
"group the function with the kernel that calls it and reset the symbols "
"between the two connected components:"
msgstr ""

#: ../../../AMDGPUUsage.rst:20659
msgid ""
"These symbols cannot identify connected components in order to automatically "
"track the usage for each kernel. However, in some cases careful organization "
"of the kernels and functions in the source file means there is minimal "
"additional effort required to accurately calculate GPR usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:20665
msgid "Additional Documentation"
msgstr ""

#: ../../../AMDGPUUsage.rst:20667
msgid ""
"`AMD Southern Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2012/12/AMD_Southern_Islands_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20668
msgid ""
"`AMD Sea Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2013/07/AMD_Sea_Islands_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../AMDGPUUsage.rst:20669
msgid ""
"`AMD GCN3 Instruction Set Architecture <http://amd-dev.wpengine.netdna-cdn."
"com/wordpress/media/2013/12/AMD_GCN3_Instruction_Set_Architecture_rev1.1."
"pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20670
msgid ""
"`AMD Vega Instruction Set Architecture <http://developer.amd.com/wordpress/"
"media/2013/12/Vega_Shader_ISA_28July2017.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20671
msgid ""
"`AMD Vega 7nm Instruction Set Architecture <https://gpuopen.com/wp-content/"
"uploads/2019/11/Vega_7nm_Shader_ISA_26November2019.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20672
msgid ""
"`AMD Instinct MI100 Instruction Set Architecture <https://developer.amd.com/"
"wp-content/resources/CDNA1_Shader_ISA_14December2020.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20673
msgid ""
"`AMD Instinct MI200 Instruction Set Architecture <https://developer.amd.com/"
"wp-content/resources/CDNA2_Shader_ISA_4February2022.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20674
msgid ""
"`AMD Instinct MI300 Instruction Set Architecture <https://www.amd.com/"
"content/dam/amd/en/documents/instinct-tech-docs/instruction-set-"
"architectures/amd-instinct-mi300-cdna3-instruction-set-architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20675
msgid ""
"`AMD RDNA 1.0 Instruction Set Architecture <https://gpuopen.com/wp-content/"
"uploads/2019/08/RDNA_Shader_ISA_5August2019.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20676
msgid ""
"`AMD RDNA 2 Instruction Set Architecture <https://developer.amd.com/wp-"
"content/resources/RDNA2_Shader_ISA_November2020.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20677
msgid ""
"`AMD RDNA 3 Instruction Set Architecture <https://developer.amd.com/wp-"
"content/resources/RDNA3_Shader_ISA_December2022.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20678
msgid ""
"`AMD RDNA 3.5 Instruction Set Architecture <https://www.amd.com/content/dam/"
"amd/en/documents/radeon-tech-docs/instruction-set-architectures/"
"rdna35_instruction_set_architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20679
msgid ""
"`AMD RDNA 4 Instruction Set Architecture <https://www.amd.com/content/dam/"
"amd/en/documents/radeon-tech-docs/instruction-set-architectures/rdna4-"
"instruction-set-architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20680
msgid ""
"`AMD R6xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"R600_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20681
msgid ""
"`AMD R7xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/R700-"
"Family_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20682
msgid ""
"`AMD Evergreen shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"AMD_Evergreen-Family_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20683
msgid ""
"`AMD Cayman/Trinity shader ISA <http://developer.amd.com/wordpress/"
"media/2012/10/AMD_HD_6900_Series_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20684
msgid "`AMD ROCmâ„¢ Platform <https://rocmdocs.amd.com/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20685
msgid "`AMD ROCmâ„¢ github <http://github.com/ROCm>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20686
msgid "`AMD ROCm Release Notes <https://github.com/ROCm/ROCm>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20687
msgid ""
"`Attributes in Clang <https://clang.llvm.org/docs/AttributeReference.html>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20688
msgid "`DWARF Debugging Information Format <http://dwarfstd.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20689
msgid ""
"`Executable and Linkable Format (ELF) <http://www.sco.com/developers/gabi/"
">`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20690
msgid ""
"`Heterogeneous-race-free Memory Models <https://research.cs.wisc.edu/"
"multifacet/papers/asplos14_hrf.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20691
msgid ""
"`Heterogeneous System Architecture (HSA) Foundation <http://www."
"hsafoundation.com/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20692
msgid "`Message Pack <http://www.msgpack.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20693
msgid ""
"`The OpenCL Specification Version 2.0 <http://www.khronos.org/registry/cl/"
"specs/opencl-2.0.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20694
msgid "`Semantic Versioning <https://semver.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:20695
msgid ""
"`YAML Ain't Markup Language (YAMLâ„¢) Version 1.2 <http://www.yaml.org/"
"spec/1.2/spec.html>`__"
msgstr ""
