#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug  6 11:58:00 2021
# Process ID: 15752
# Current directory: D:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/18_hs_ad_da
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21148 D:\ZYNQ7020\FPGA Design\ZYNQ_7020_FPGA\RLT\18_hs_ad_da\hs_ad_da.xpr
# Log file: D:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/18_hs_ad_da/vivado.log
# Journal file: D:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/18_hs_ad_da\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/18_hs_ad_da/hs_ad_da.xpr}
update_compile_order -fileset sources_1
