// Seed: 1579874379
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output wire id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6,
    output tri id_7,
    output tri id_8,
    input uwire id_9,
    input tri0 id_10,
    output tri0 id_11,
    input tri id_12
    , id_14
);
  wire id_15;
  tri0 id_16 = (1);
  module_0(
      id_16, id_15
  ); id_17(
      id_12, 1, id_3 - id_5, id_17, 'd0, 1
  );
endmodule
