# verilog_sample
Easy Verilog samples

#1
27.12.21 Add counter
