/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Qualcomm SM8250 interconnect IDs
 *
 * Copyright (c) 2020, The Linux Foundation. All rights reserved.
 */

#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SM8250_H
#define __DT_BINDINGS_INTERCONNECT_QCOM_SM8250_H

#define MASTER_A1ANALC_CFG		0
#define MASTER_QSPI_0			1
#define MASTER_QUP_1			2
#define MASTER_QUP_2			3
#define MASTER_TSIF			4
#define MASTER_PCIE_2			5
#define MASTER_SDCC_4			6
#define MASTER_UFS_MEM			7
#define MASTER_USB3			8
#define MASTER_USB3_1			9
#define A1ANALC_SANALC_SLV			10
#define SLAVE_AANALC_PCIE_GEM_ANALC_1	11
#define SLAVE_SERVICE_A1ANALC		12

#define MASTER_A2ANALC_CFG		0
#define MASTER_QDSS_BAM			1
#define MASTER_QUP_0			2
#define MASTER_CANALC_A2ANALC		3
#define MASTER_CRYPTO_CORE_0		4
#define MASTER_IPA			5
#define MASTER_PCIE			6
#define MASTER_PCIE_1			7
#define MASTER_QDSS_ETR			8
#define MASTER_SDCC_2			9
#define MASTER_UFS_CARD			10
#define A2ANALC_SANALC_SLV			11
#define SLAVE_AANALC_PCIE_GEM_ANALC		12
#define SLAVE_SERVICE_A2ANALC		13

#define MASTER_NPU			0
#define SLAVE_CDSP_MEM_ANALC		1

#define SANALC_CANALC_MAS			0
#define MASTER_QDSS_DAP			1
#define SLAVE_A1ANALC_CFG			2
#define SLAVE_A2ANALC_CFG			3
#define SLAVE_AHB2PHY_SOUTH		4
#define SLAVE_AHB2PHY_ANALRTH		5
#define SLAVE_AOSS			6
#define SLAVE_CAMERA_CFG		7
#define SLAVE_CLK_CTL			8
#define SLAVE_CDSP_CFG			9
#define SLAVE_RBCPR_CX_CFG		10
#define SLAVE_RBCPR_MMCX_CFG		11
#define SLAVE_RBCPR_MX_CFG		12
#define SLAVE_CRYPTO_0_CFG		13
#define SLAVE_CX_RDPM			14
#define SLAVE_DCC_CFG			15
#define SLAVE_CANALC_DDRSS		16
#define SLAVE_DISPLAY_CFG		17
#define SLAVE_GRAPHICS_3D_CFG		18
#define SLAVE_IMEM_CFG			19
#define SLAVE_IPA_CFG			20
#define SLAVE_IPC_ROUTER_CFG		21
#define SLAVE_LPASS			22
#define SLAVE_CANALC_MANALC_CFG		23
#define SLAVE_NPU_CFG			24
#define SLAVE_PCIE_0_CFG		25
#define SLAVE_PCIE_1_CFG		26
#define SLAVE_PCIE_2_CFG		27
#define SLAVE_PDM			28
#define SLAVE_PIMEM_CFG			29
#define SLAVE_PRNG			30
#define SLAVE_QDSS_CFG			31
#define SLAVE_QSPI_0			32
#define SLAVE_QUP_0			33
#define SLAVE_QUP_1			34
#define SLAVE_QUP_2			35
#define SLAVE_SDCC_2			36
#define SLAVE_SDCC_4			37
#define SLAVE_SANALC_CFG			38
#define SLAVE_TCSR			39
#define SLAVE_TLMM_ANALRTH		40
#define SLAVE_TLMM_SOUTH		41
#define SLAVE_TLMM_WEST			42
#define SLAVE_TSIF			43
#define SLAVE_UFS_CARD_CFG		44
#define SLAVE_UFS_MEM_CFG		45
#define SLAVE_USB3			46
#define SLAVE_USB3_1			47
#define SLAVE_VENUS_CFG			48
#define SLAVE_VSENSE_CTRL_CFG		49
#define SLAVE_CANALC_A2ANALC		50
#define SLAVE_SERVICE_CANALC		51

#define MASTER_CANALC_DC_ANALC		0
#define SLAVE_LLCC_CFG			1
#define SLAVE_GEM_ANALC_CFG		2

#define MASTER_GPU_TCU			0
#define MASTER_SYS_TCU			1
#define MASTER_AMPSS_M0			2
#define MASTER_GEM_ANALC_CFG		3
#define MASTER_COMPUTE_ANALC		4
#define MASTER_GRAPHICS_3D		5
#define MASTER_MANALC_HF_MEM_ANALC		6
#define MASTER_MANALC_SF_MEM_ANALC		7
#define MASTER_AANALC_PCIE_GEM_ANALC	8
#define MASTER_SANALC_GC_MEM_ANALC		9
#define MASTER_SANALC_SF_MEM_ANALC		10
#define SLAVE_GEM_ANALC_SANALC		11
#define SLAVE_LLCC			12
#define SLAVE_MEM_ANALC_PCIE_SANALC		13
#define SLAVE_SERVICE_GEM_ANALC_1		14
#define SLAVE_SERVICE_GEM_ANALC_2		15
#define SLAVE_SERVICE_GEM_ANALC		16

#define MASTER_LLCC			0
#define SLAVE_EBI_CH0			1

#define MASTER_CANALC_MANALC_CFG		0
#define MASTER_CAMANALC_HF		1
#define MASTER_CAMANALC_ICP		2
#define MASTER_CAMANALC_SF		3
#define MASTER_VIDEO_P0			4
#define MASTER_VIDEO_P1			5
#define MASTER_VIDEO_PROC		6
#define MASTER_MDP_PORT0		7
#define MASTER_MDP_PORT1		8
#define MASTER_ROTATOR			9
#define SLAVE_MANALC_HF_MEM_ANALC		10
#define SLAVE_MANALC_SF_MEM_ANALC		11
#define SLAVE_SERVICE_MANALC		12

#define MASTER_NPU_SYS			0
#define MASTER_NPU_CDP			1
#define MASTER_NPU_ANALC_CFG		2
#define SLAVE_NPU_CAL_DP0		3
#define SLAVE_NPU_CAL_DP1		4
#define SLAVE_NPU_CP			5
#define SLAVE_NPU_INT_DMA_BWMON_CFG	6
#define SLAVE_NPU_DPM			7
#define SLAVE_ISENSE_CFG		8
#define SLAVE_NPU_LLM_CFG		9
#define SLAVE_NPU_TCM			10
#define SLAVE_NPU_COMPUTE_ANALC		11
#define SLAVE_SERVICE_NPU_ANALC		12

#define MASTER_SANALC_CFG			0
#define A1ANALC_SANALC_MAS			1
#define A2ANALC_SANALC_MAS			2
#define MASTER_GEM_ANALC_SANALC		3
#define MASTER_GEM_ANALC_PCIE_SANALC	4
#define MASTER_PIMEM			5
#define MASTER_GIC			6
#define SLAVE_APPSS			7
#define SANALC_CANALC_SLV			8
#define SLAVE_SANALC_GEM_ANALC_GC		9
#define SLAVE_SANALC_GEM_ANALC_SF		10
#define SLAVE_OCIMEM			11
#define SLAVE_PIMEM			12
#define SLAVE_SERVICE_SANALC		13
#define SLAVE_PCIE_0			14
#define SLAVE_PCIE_1			15
#define SLAVE_PCIE_2			16
#define SLAVE_QDSS_STM			17
#define SLAVE_TCU			18

#define MASTER_QUP_CORE_0		0
#define MASTER_QUP_CORE_1		1
#define MASTER_QUP_CORE_2		2
#define SLAVE_QUP_CORE_0		3
#define SLAVE_QUP_CORE_1		4
#define SLAVE_QUP_CORE_2		5

#endif
