static int F_1 ( int V_1 , int V_2 )\r\n{\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nreturn V_2 ;\r\ncase 1 :\r\nreturn 4 ;\r\ncase 2 :\r\nreturn V_2 + 0x08 ;\r\ncase 3 :\r\nreturn V_2 + 0x0c ;\r\ncase 4 :\r\nreturn V_2 + 0x10 ;\r\ncase 5 :\r\nreturn 0x1c ;\r\ncase 6 :\r\nreturn 0x1d ;\r\ncase 7 :\r\nreturn 0x1e ;\r\ncase 8 :\r\nreturn 0x1f ;\r\ndefault:\r\nreturn - 1 ;\r\n}\r\n}\r\nstatic void F_2 ( int V_3 )\r\n{\r\nint V_4 ;\r\nconst int V_5 = 1 ;\r\nconst int V_6 = V_3 ;\r\nconst int V_7 = 1 ;\r\nconst int V_8 = 1 ;\r\nfor ( V_4 = 0 ; V_4 < V_5 ; V_4 ++ ) {\r\nunion V_9 V_10 ;\r\nT_1 V_11 ;\r\nT_2 * V_12 ;\r\nV_10 . V_13 = 0 ;\r\nV_10 . V_14 . V_2 = V_4 ;\r\nV_10 . V_14 . V_15 = V_6 + V_4 ;\r\nV_10 . V_14 . V_16 = V_3 ;\r\nV_10 . V_14 . V_17 = ( V_4 == ( V_5 - 1 ) ) ;\r\nV_10 . V_14 . V_18 = ( V_4 == V_7 ) ;\r\nV_10 . V_14 . V_19 = ( V_8 >= 0 ) ;\r\nV_10 . V_14 . V_20 = ( V_4 <= V_7 ) ;\r\nV_10 . V_14 . V_21 = 0xff ;\r\nV_11 = F_3 (\r\nF_4 ( V_6 + V_4 ) ,\r\nV_22 ,\r\nV_23 ,\r\n( V_24 -\r\nV_25 * 8 ) ) ;\r\nF_5 ( V_11 ,\r\nL_1 ,\r\nV_26 , ( int ) V_11 , V_3 , V_6 ,\r\nV_5 , V_4 ) ;\r\nV_12 = ( T_2 * ) F_6 (\r\nF_4 ( V_6 + V_4 ) ) ;\r\nV_10 . V_14 . V_12 = F_7 ( V_12 ) >> 7 ;\r\nV_27 ;\r\nF_8 ( V_28 , V_10 . V_13 ) ;\r\n}\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nint V_29 ;\r\nfor ( V_29 = 0 ; V_29 < 48 ; V_29 ++ )\r\nF_2 ( V_29 ) ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nint V_29 ;\r\nint V_1 , V_2 ;\r\nT_3 V_30 ;\r\nunion V_31 V_10 ;\r\nV_10 . V_13 = 0 ;\r\nV_10 . V_14 . V_32 = 31 ;\r\nfor ( V_29 = 0 ; V_29 < 128 ; V_29 ++ ) {\r\nV_10 . V_14 . V_16 = V_29 ;\r\nF_8 ( V_33 , V_10 . V_13 ) ;\r\n}\r\nfor ( V_29 = 0 ; V_29 < 48 ; V_29 ++ ) {\r\nV_1 = F_11 ( V_29 ) ;\r\nV_2 = F_12 ( V_29 ) ;\r\nV_30 = F_13 ( V_1 ) ;\r\nif ( V_30 == V_34 )\r\ncontinue;\r\nV_10 . V_14 . V_16 = V_29 ;\r\nV_10 . V_14 . V_21 = 0xff ;\r\nV_10 . V_14 . V_35 = 1 ;\r\nV_10 . V_14 . V_36 = 1 ;\r\nV_10 . V_14 . V_37 = F_1 ( V_1 , V_2 ) ;\r\nV_10 . V_14 . V_32 = V_10 . V_14 . V_37 ;\r\nV_10 . V_14 . V_38 = ( V_30 == V_39 ) ?\r\nV_2 : V_29 ;\r\nF_8 ( V_33 , V_10 . V_13 ) ;\r\n}\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nint V_40 ;\r\nif ( F_15 ( V_41 ) ) {\r\nF_10 () ;\r\nF_9 () ;\r\nreturn;\r\n}\r\nfor ( V_40 = 0 ; V_40 < V_42 ; V_40 ++ ) {\r\nconst T_2 V_43 = 8 ;\r\nF_16 ( V_44 , V_40 , 1 ,\r\n& V_43 ) ;\r\n}\r\n}\r\nvoid F_17 ( void )\r\n{\r\nunion V_45 V_10 ;\r\nV_10 . V_13 = 0 ;\r\nV_10 . V_14 . V_46 = V_23 ;\r\nV_10 . V_14 . V_47 = V_24 / 8 - 1 ;\r\nF_8 ( V_48 , V_10 . V_13 ) ;\r\nF_14 () ;\r\nif ( F_15 ( V_49 ) || F_15 ( V_50 )\r\n|| F_15 ( V_51 )\r\n|| F_15 ( V_52 ) ) {\r\nint V_53 = F_18 () ;\r\nint V_54 =\r\nF_19 ( V_53 - 1 ) ;\r\nint V_55 =\r\nF_20 ( V_54 ) +\r\nF_21 ( V_54 ) ;\r\nif ( F_15 ( V_49 ) ) {\r\nif ( V_55 <= 32 )\r\nF_8 ( V_56 , 2 ) ;\r\nelse if ( V_55 <= 64 )\r\nF_8 ( V_56 , 1 ) ;\r\n} else {\r\nif ( V_55 <= 64 )\r\nF_8 ( V_56 , 2 ) ;\r\nelse if ( V_55 <= 128 )\r\nF_8 ( V_56 , 1 ) ;\r\n}\r\n}\r\n}\r\nint F_22 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid F_23 ( void )\r\n{\r\nunion V_57 V_58 ;\r\nV_58 . V_13 = F_24 ( V_59 ) ;\r\nif ( V_58 . V_14 . V_60 )\r\nF_25\r\n( L_2 ) ;\r\nV_58 . V_14 . V_61 = 1 ;\r\nV_58 . V_14 . V_60 = 1 ;\r\nV_58 . V_14 . V_62 = 1 ;\r\nF_8 ( V_59 , V_58 . V_13 ) ;\r\n}\r\nvoid F_26 ( void )\r\n{\r\nunion V_57 V_63 ;\r\nV_63 . V_13 = F_24 ( V_59 ) ;\r\nV_63 . V_14 . V_60 = 0 ;\r\nF_8 ( V_59 , V_63 . V_13 ) ;\r\n}\r\nstatic void F_27 ( void )\r\n{\r\nunion V_57 V_63 ;\r\nV_63 . V_13 = F_24 ( V_59 ) ;\r\nV_63 . V_14 . V_64 = 1 ;\r\nF_8 ( V_59 , V_63 . V_13 ) ;\r\n}\r\nvoid F_28 ( void )\r\n{\r\nunion V_65 V_10 ;\r\nint V_4 ;\r\nF_26 () ;\r\nfor ( V_4 = 0 ; V_4 < V_42 ; V_4 ++ ) {\r\nV_10 . V_13 = 0 ;\r\nV_10 . V_14 . V_17 = 1 ;\r\nV_10 . V_14 . V_2 = 0 ;\r\nV_10 . V_14 . V_29 = V_44 ;\r\nV_10 . V_14 . V_4 = V_4 & 0x7f ;\r\nV_10 . V_14 . V_21 = 0 ;\r\nV_10 . V_14 . V_12 = 0 ;\r\nif ( ! F_15 ( V_66 ) ) {\r\nunion V_67 V_68 ;\r\nV_68 . V_13 = 0 ;\r\nV_68 . V_14 . V_69 = V_4 >> 7 ;\r\nF_8 ( V_70 , V_68 . V_13 ) ;\r\n}\r\nF_8 ( V_71 , V_10 . V_13 ) ;\r\nF_29 ( F_4 ( V_4 ) ) ;\r\n}\r\nF_27 () ;\r\n}\r\nT_4 F_16 ( T_2 V_29 , T_2 V_6 ,\r\nT_2 V_5 ,\r\nconst T_2 V_43 [] )\r\n{\r\nT_4 V_72 ;\r\nT_2 V_4 ;\r\nunion V_65 V_10 ;\r\nunion V_67 V_68 ;\r\nint V_8 = - 1 ;\r\nint V_7 = - 1 ;\r\nif ( F_15 ( V_41 ) )\r\nreturn V_73 ;\r\nif ( ( V_29 >= V_74 )\r\n&& ( V_29 != V_44 ) ) {\r\nF_25 ( L_3 ,\r\n( unsigned long long ) V_29 ) ;\r\nreturn V_75 ;\r\n}\r\nif ( V_6 + V_5 > V_42 ) {\r\nF_25\r\n( L_4 ,\r\n( unsigned long long ) ( V_6 + V_5 ) ) ;\r\nreturn V_76 ;\r\n}\r\nif ( V_29 != V_44 ) {\r\nfor ( V_4 = 0 ; V_4 < V_5 ; V_4 ++ ) {\r\nif ( V_8 == - 1\r\n&& V_43 [ V_4 ] ==\r\nV_77 )\r\nV_8 = V_4 ;\r\nif ( V_8 != - 1\r\n&& V_7 == - 1\r\n&& V_43 [ V_4 ] != V_77\r\n&& V_4 )\r\nV_7 = V_4 - 1 ;\r\nelse if ( V_8 != - 1\r\n&& V_7 == - 1\r\n&& V_4 == V_5 - 1 )\r\nV_7 = V_4 ;\r\nif ( V_7 != - 1\r\n&& ( int ) V_4 > V_7\r\n&& V_43 [ V_4 ] ==\r\nV_77 ) {\r\nF_25 ( L_5\r\nL_6\r\nL_7\r\nL_8 ,\r\n( int ) V_4 , V_7 ) ;\r\nreturn V_78 ;\r\n}\r\n}\r\nif ( V_8 > 0 ) {\r\nF_25 ( L_9\r\nL_10\r\nL_11 ,\r\nV_8 ) ;\r\nreturn V_78 ;\r\n}\r\n#if 0\r\ncvmx_dprintf("Port %d: Static priority queue base: %d, "\r\n"end: %d\n", port,\r\nstatic_priority_base, static_priority_end);\r\n#endif\r\n}\r\nV_72 = V_73 ;\r\n#ifdef F_30\r\nF_25 ( L_12 , V_5 ,\r\nV_79 ,\r\nV_80 ) ;\r\n#endif\r\nfor ( V_4 = 0 ; V_4 < V_5 ; V_4 ++ ) {\r\nT_2 * V_12 = NULL ;\r\nV_68 . V_13 = 0 ;\r\nV_68 . V_14 . V_81 = V_4 >> 3 ;\r\nV_68 . V_14 . V_69 = ( V_6 + V_4 ) >> 7 ;\r\nV_10 . V_13 = 0 ;\r\nV_10 . V_14 . V_17 = V_4 == ( V_5 - 1 ) ;\r\nV_10 . V_14 . V_2 = V_4 ;\r\nV_10 . V_14 . V_29 = V_29 ;\r\nV_10 . V_14 . V_4 = V_6 + V_4 ;\r\nif ( ! F_31 () ) {\r\nV_10 . V_14 . V_19 = V_8 >= 0 ;\r\nV_10 . V_14 . V_20 = ( int ) V_4 <= V_7 ;\r\nV_10 . V_14 . V_18 = ( int ) V_4 == V_7 ;\r\n}\r\nswitch ( ( int ) V_43 [ V_4 ] ) {\r\ncase 0 :\r\nV_10 . V_14 . V_21 = 0x00 ;\r\nbreak;\r\ncase 1 :\r\nV_10 . V_14 . V_21 = 0x01 ;\r\nbreak;\r\ncase 2 :\r\nV_10 . V_14 . V_21 = 0x11 ;\r\nbreak;\r\ncase 3 :\r\nV_10 . V_14 . V_21 = 0x49 ;\r\nbreak;\r\ncase 4 :\r\nV_10 . V_14 . V_21 = 0x55 ;\r\nbreak;\r\ncase 5 :\r\nV_10 . V_14 . V_21 = 0x57 ;\r\nbreak;\r\ncase 6 :\r\nV_10 . V_14 . V_21 = 0x77 ;\r\nbreak;\r\ncase 7 :\r\nV_10 . V_14 . V_21 = 0x7f ;\r\nbreak;\r\ncase 8 :\r\nV_10 . V_14 . V_21 = 0xff ;\r\nbreak;\r\ncase V_77 :\r\nif ( ! F_31 () ) {\r\nV_10 . V_14 . V_21 = 0xff ;\r\nbreak;\r\n}\r\ndefault:\r\nF_25 ( L_13\r\nL_14 ,\r\n( unsigned long long ) V_43 [ V_4 ] ) ;\r\nV_10 . V_14 . V_21 = 0xff ;\r\nV_72 = V_78 ;\r\nbreak;\r\n}\r\nif ( V_29 != V_44 ) {\r\nT_1 V_11 =\r\nF_3 ( F_4\r\n( V_6 + V_4 ) ,\r\nV_22 ,\r\nV_23 ,\r\nV_24\r\n-\r\nV_25\r\n* 8 ) ;\r\nif ( V_11 != V_82 ) {\r\nswitch ( V_11 ) {\r\ncase V_83 :\r\nF_25 ( L_15\r\nL_16\r\nL_17\r\nL_18 ) ;\r\nreturn V_84 ;\r\ncase V_85 :\r\nF_25\r\n( L_19 ) ;\r\nreturn V_86 ;\r\ncase V_87 :\r\ndefault:\r\nF_25\r\n( L_20 ) ;\r\nreturn V_88 ;\r\n}\r\n}\r\nV_12 =\r\n( T_2 * )\r\nF_6 ( F_4\r\n( V_6 + V_4 ) ) ;\r\nV_10 . V_14 . V_12 = F_7 ( V_12 ) ;\r\n} else\r\nV_10 . V_14 . V_12 = 0 ;\r\nV_27 ;\r\nif ( ! F_15 ( V_66 ) )\r\nF_8 ( V_70 , V_68 . V_13 ) ;\r\nF_8 ( V_71 , V_10 . V_13 ) ;\r\n}\r\nreturn V_72 ;\r\n}\r\nvoid F_32 ()\r\n{\r\nint V_89 , V_29 ;\r\nint V_90 = 36 ;\r\nF_25 ( L_21 ) ;\r\nfor ( V_29 = 0 ; V_29 < V_90 ; V_29 ++ )\r\nF_25 ( L_22 , V_29 ) ;\r\nF_25 ( L_23 ) ;\r\nfor ( V_89 = 0 ; V_89 < V_91 ; V_89 ++ ) {\r\nF_25 ( L_24 , V_89 ) ;\r\nfor ( V_29 = 0 ; V_29 < V_90 ; V_29 ++ ) {\r\nF_25 ( L_22 ,\r\nF_33 ( V_29 ,\r\nV_89 ) ) ;\r\n}\r\n}\r\nF_25 ( L_23 ) ;\r\n}\r\nint F_34 ( int V_29 , int V_92 , int V_93 )\r\n{\r\nunion V_94 V_95 ;\r\nunion V_96 V_97 ;\r\nV_95 . V_13 = 0 ;\r\nV_95 . V_14 . V_98 = V_29 ;\r\nV_95 . V_14 . V_99 =\r\nF_35 () -> V_100 / V_92 / 16 ;\r\nV_95 . V_14 . V_101 = 0 ;\r\nV_97 . V_13 = 0 ;\r\nV_97 . V_14 . V_98 = V_29 ;\r\nV_97 . V_14 . V_102 =\r\n( ( T_2 ) V_95 . V_14 . V_99 * V_93 ) >> 8 ;\r\nF_8 ( V_103 , V_95 . V_13 ) ;\r\nF_8 ( V_104 , V_97 . V_13 ) ;\r\nreturn 0 ;\r\n}\r\nint F_36 ( int V_29 , T_2 V_105 , int V_93 )\r\n{\r\nunion V_94 V_95 ;\r\nunion V_96 V_97 ;\r\nT_2 V_106 = F_35 () -> V_100 ;\r\nT_2 V_107 = V_106 * 16 / V_105 ;\r\nV_95 . V_13 = 0 ;\r\nV_95 . V_14 . V_98 = V_29 ;\r\nV_95 . V_14 . V_99 = ( 12 + 8 + 4 ) * 8 * V_107 / 256 ;\r\nV_95 . V_14 . V_101 = 64 * V_107 ;\r\nV_97 . V_13 = 0 ;\r\nV_97 . V_14 . V_98 = V_29 ;\r\nV_97 . V_14 . V_102 = V_107 * V_93 / 256 ;\r\nF_8 ( V_103 , V_95 . V_13 ) ;\r\nF_8 ( V_104 , V_97 . V_13 ) ;\r\nreturn 0 ;\r\n}
