verilog work "async.v"
vhdl work "test_com.vhd"
