I 000051 55 716           1761325364509 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1761325364510 2025.10.24 13:02:44)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code e6b2b5b4e2b4b7f0e1b2f7bdb3e0e3e0b0e1e4e5e3)
	(_ent
		(_time 1761325364507)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 556           1761325364627 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1761325364628 2025.10.24 13:02:44)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code 633730633635337564377238366566653665356467)
	(_ent
		(_time 1761325364623)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 639           1761325364694 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1761325364695 2025.10.24 13:02:44)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code a1f5a6f6f5f6f1b2a2f3b6fbf1a6a5a7a4a7a0a7f4)
	(_ent
		(_time 1761325364692)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1761325364769 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1761325364770 2025.10.24 13:02:44)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code f0a4f7a0a5a7a0e6f7a3e1aba5f6f5f6f1f6a5f6f4)
	(_ent
		(_time 1761325364764)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1761325364851 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1761325364852 2025.10.24 13:02:44)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code 3e6b313b3d686828396d2f656b383b39363868393c)
	(_ent
		(_time 1761325364847)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 720           1761325364934 structural
(_unit VHDL(halfadder 0 4(structural 0 13))
	(_version ve8)
	(_time 1761325364935 2025.10.24 13:02:44)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code 9bcf9494c8cc9c8d9c9c8ac1ce9d9f9d9e9c999d93)
	(_ent
		(_time 1761325364929)
	)
	(_inst u1 0 16(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 17(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int R -1 0 8(_ent(_out))))
		(_port(_int Carry -1 0 9(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1054          1761325364948 structural
(_unit VHDL(fulladder 0 4(structural 0 13))
	(_version ve8)
	(_time 1761325364949 2025.10.24 13:02:44)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code abffaafdfcfcacbdf9a9baf1feadafadaeaca9adad)
	(_ent
		(_time 1761325364944)
	)
	(_inst u1 0 18(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 19(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int sum -1 0 9(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int sum1 -1 0 15(_arch(_uni))))
		(_sig(_int carry1 -1 0 15(_arch(_uni))))
		(_sig(_int carry2 -1 0 15(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1471          1761325365021 structural
(_unit VHDL(adder16 0 5(structural 0 15))
	(_version ve8)
	(_time 1761325365022 2025.10.24 13:02:45)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code eabeecb9bfbdbafceebcf8b5bae9ececebeceeecee)
	(_ent
		(_time 1761325365019)
	)
	(_generate create_FAs 0 21(_for 2 )
		(_inst FA 0 22(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(Sum(_object 0)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 2 0 21(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Cin -1 0 9(_ent(_in))))
		(_port(_int Sum 0 0 10(_ent(_out))))
		(_port(_int Cout -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 21(_scalar (_to i 0 i 15))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(5(16))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 1804          1761325365112 structural
(_unit VHDL(subtractor16 0 5(structural 0 14))
	(_version ve8)
	(_time 1761325365113 2025.10.24 13:02:45)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code 47124c44451011504140551d174144404341114045)
	(_ent
		(_time 1761325365106)
	)
	(_generate create_notB 0 20(_for 3 )
		(_inst notB 0 21(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 20(_arch)))
		)
	)
	(_generate create_FAs 0 27(_for 4 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(Diff(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Diff 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 20(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(5(0))))))
			(line__31(_arch 1 0 31(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(5(16))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 1904          1761325365238 behavioral
(_unit VHDL(multiplier16 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1761325365239 2025.10.24 13:02:45)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code c4909890c593c3d3c3c0dd9f95c297c2cdc2c1c3c6)
	(_ent
		(_time 1761325365235)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 9(_ent(_out))))
		(_port(_int Ovf -1 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 15(_arch(_uni))))
		(_sig(_int multiplier 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 21(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 22(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 23(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 23(_prcs 0)))
		(_var(_int sign -1 0 24(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 25(_prcs 0)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__50(_arch 1 0 50(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1761325365331 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1761325365332 2025.10.24 13:02:45)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code 22767f272575253524233b797324712427252a2427)
	(_ent
		(_time 1761325365328)
	)
	(_inst notS0 0 21(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 22(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 23(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 25(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 26(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 29(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 32(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 33(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 34(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 35(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 36(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 38(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1825          1761325365350 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1761325365351 2025.10.24 13:02:45)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code 32666f363565352534362b696334613437353a3437)
	(_ent
		(_time 1761325365348)
	)
	(_comp
		(multiplexer1
			(_object
				(_port(_int S 2 0 16(_ent (_in))))
				(_port(_int c0 -1 0 17(_ent (_in))))
				(_port(_int c1 -1 0 17(_ent (_in))))
				(_port(_int c2 -1 0 17(_ent (_in))))
				(_port(_int c3 -1 0 17(_ent (_in))))
				(_port(_int c4 -1 0 17(_ent (_in))))
				(_port(_int R -1 0 18(_ent (_out))))
			)
		)
	)
	(_generate gen_mux 0 23(_for 3 )
		(_inst mux 0 24(_comp multiplexer1)
			(_port
				((S)(S))
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((R)(R(_object 0)))
			)
			(_use(_ent . multiplexer1)
				(_port
					((c0)(c0))
					((c1)(c1))
					((c2)(c2))
					((c3)(c3))
					((c4)(c4))
					((S)(S))
					((R)(R))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 23(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 23(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2420          1761325365373 structural
(_unit VHDL(alu 0 5(structural 0 14))
	(_version ve8)
	(_time 1761325365374 2025.10.24 13:02:45)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 51055952030700475203120a055750570256545750)
	(_ent
		(_time 1761325365369)
	)
	(_inst create_adder 0 22(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 4))
			((Sum)(sum))
			((Cout)(coutA))
		)
	)
	(_inst create_subtractor 0 23(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
		)
	)
	(_inst create_multiplier 0 24(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(over))
		)
	)
	(_inst create_mux 0 29(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(diff))
			((in2)(prod16))
			((in3)(passA))
			((in4)(passB))
			((R)(res))
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Op 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 16(_arch(_uni))))
		(_sig(_int diff 2 0 16(_arch(_uni))))
		(_sig(_int prod16 2 0 16(_arch(_uni))))
		(_sig(_int Binv 2 0 16(_arch(_uni))))
		(_sig(_int res 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 17(_arch(_uni))))
		(_sig(_int coutA -1 0 18(_arch(_uni))))
		(_sig(_int coutS -1 0 18(_arch(_uni))))
		(_sig(_int over -1 0 18(_arch(_uni))))
		(_sig(_int passA 2 0 19(_arch(_uni))))
		(_sig(_int passB 2 0 19(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(7))(_sens(10(d_15_0))))))
			(line__26(_arch 1 0 26(_assignment(_alias((passA)(A)))(_trgt(14))(_sens(1)))))
			(line__27(_arch 2 0 27(_assignment(_alias((passB)(B)))(_trgt(15))(_sens(2)))))
			(line__38(_arch 3 0 38(_prcs(_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000056 55 1542          1761325365464 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1761325365465 2025.10.24 13:02:45)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code affba7f8aaf9febafaadbbf5fca9aea9fca8aaaaf9)
	(_ent
		(_time 1761325365460)
	)
	(_comp
		(alu
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Op 1 0 17(_ent (_in))))
				(_port(_int Result 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp alu)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((Op)(Op))
			((Result)(Result))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Clk -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 23(_arch(_uni))))
		(_sig(_int B 2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 3 0 25(_arch(_uni))))
		(_sig(_int Result 2 0 27(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 44(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686275)
		(131842)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 56 (alu_tb))
	(_version ve8)
	(_time 1761325365471 2025.10.24 13:02:45)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code affaa2f8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 716           1761330070769 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1761330070770 2025.10.24 14:21:10)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code c0ce9394c29291d6c794d19b95c6c5c696c7c2c3c5)
	(_ent
		(_time 1761325364506)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 556           1761330070896 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1761330070897 2025.10.24 14:21:10)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code 3d336e383f6b6d2b3a692c66683b383b683b6b3a39)
	(_ent
		(_time 1761325364622)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 639           1761330070998 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1761330070999 2025.10.24 14:21:10)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code 9a949d959ecdca8999c88dc0ca9d9e9c9f9c9b9ccf)
	(_ent
		(_time 1761325364691)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1761330071101 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1761330071102 2025.10.24 14:21:11)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code 08060e0e555f581e0f5b19535d0e0d0e090e5d0e0c)
	(_ent
		(_time 1761325364763)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1761330071182 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1761330071183 2025.10.24 14:21:11)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code 56595955060000405105470d035053515e50005154)
	(_ent
		(_time 1761325364846)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 720           1761330071215 structural
(_unit VHDL(halfadder 0 4(structural 0 13))
	(_version ve8)
	(_time 1761330071216 2025.10.24 14:21:11)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code 757b7a74712272637272642f20737173707277737d)
	(_ent
		(_time 1761325364928)
	)
	(_inst u1 0 16(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 17(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int R -1 0 8(_ent(_out))))
		(_port(_int Carry -1 0 9(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1054          1761330071236 structural
(_unit VHDL(fulladder 0 4(structural 0 13))
	(_version ve8)
	(_time 1761330071237 2025.10.24 14:21:11)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 949a959a95c39382c69685cec19290929193969292)
	(_ent
		(_time 1761325364943)
	)
	(_inst u1 0 18(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 19(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int sum -1 0 9(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int sum1 -1 0 15(_arch(_uni))))
		(_sig(_int carry1 -1 0 15(_arch(_uni))))
		(_sig(_int carry2 -1 0 15(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1471          1761330071298 structural
(_unit VHDL(adder16 0 5(structural 0 15))
	(_version ve8)
	(_time 1761330071299 2025.10.24 14:21:11)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code d3ddd581d48483c5d785c18c83d0d5d5d2d5d7d5d7)
	(_ent
		(_time 1761325365018)
	)
	(_generate create_FAs 0 21(_for 2 )
		(_inst FA 0 22(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(Sum(_object 0)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 2 0 21(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Cin -1 0 9(_ent(_in))))
		(_port(_int Sum 0 0 10(_ent(_out))))
		(_port(_int Cout -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 21(_scalar (_to i 0 i 15))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(5(16))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 1804          1761330071374 structural
(_unit VHDL(subtractor16 0 5(structural 0 14))
	(_version ve8)
	(_time 1761330071375 2025.10.24 14:21:11)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code 212e2a24257677362726337b712722262527772623)
	(_ent
		(_time 1761325365105)
	)
	(_generate create_notB 0 20(_for 3 )
		(_inst notB 0 21(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 20(_arch)))
		)
	)
	(_generate create_FAs 0 27(_for 4 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(Diff(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Diff 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 20(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(5(0))))))
			(line__31(_arch 1 0 31(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(5(16))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 1904          1761330071452 behavioral
(_unit VHDL(multiplier16 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1761330071453 2025.10.24 14:21:11)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code 6f61336e3c386878686b76343e693c6966696a686d)
	(_ent
		(_time 1761325365234)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 9(_ent(_out))))
		(_port(_int Ovf -1 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 15(_arch(_uni))))
		(_sig(_int multiplier 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 21(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 22(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 23(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 23(_prcs 0)))
		(_var(_int sign -1 0 24(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 25(_prcs 0)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__50(_arch 1 0 50(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1761330071504 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1761330071505 2025.10.24 14:21:11)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code 9e90c290cec99989989f87c5cf98cd989b9996989b)
	(_ent
		(_time 1761325365327)
	)
	(_inst notS0 0 21(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 22(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 23(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 25(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 26(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 29(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 32(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 33(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 34(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 35(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 36(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 38(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1825          1761330071511 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1761330071512 2025.10.24 14:21:11)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code 9e90c290cec99989989a87c5cf98cd989b9996989b)
	(_ent
		(_time 1761325365347)
	)
	(_comp
		(multiplexer1
			(_object
				(_port(_int S 2 0 16(_ent (_in))))
				(_port(_int c0 -1 0 17(_ent (_in))))
				(_port(_int c1 -1 0 17(_ent (_in))))
				(_port(_int c2 -1 0 17(_ent (_in))))
				(_port(_int c3 -1 0 17(_ent (_in))))
				(_port(_int c4 -1 0 17(_ent (_in))))
				(_port(_int R -1 0 18(_ent (_out))))
			)
		)
	)
	(_generate gen_mux 0 23(_for 3 )
		(_inst mux 0 24(_comp multiplexer1)
			(_port
				((S)(S))
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((R)(R(_object 0)))
			)
			(_use(_ent . multiplexer1)
				(_port
					((c0)(c0))
					((c1)(c1))
					((c2)(c2))
					((c3)(c3))
					((c4)(c4))
					((S)(S))
					((R)(R))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 23(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 23(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2420          1761330071534 structural
(_unit VHDL(alu 0 5(structural 0 14))
	(_version ve8)
	(_time 1761330071535 2025.10.24 14:21:11)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code bdb3b4e9baebecabbeeffee6e9bbbcbbeebab8bbbc)
	(_ent
		(_time 1761325365368)
	)
	(_inst create_adder 0 22(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 4))
			((Sum)(sum))
			((Cout)(coutA))
		)
	)
	(_inst create_subtractor 0 23(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
		)
	)
	(_inst create_multiplier 0 24(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(over))
		)
	)
	(_inst create_mux 0 29(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(diff))
			((in2)(prod16))
			((in3)(passA))
			((in4)(passB))
			((R)(res))
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Op 1 0 9(_ent(_in))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 16(_arch(_uni))))
		(_sig(_int diff 2 0 16(_arch(_uni))))
		(_sig(_int prod16 2 0 16(_arch(_uni))))
		(_sig(_int Binv 2 0 16(_arch(_uni))))
		(_sig(_int res 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 17(_arch(_uni))))
		(_sig(_int coutA -1 0 18(_arch(_uni))))
		(_sig(_int coutS -1 0 18(_arch(_uni))))
		(_sig(_int over -1 0 18(_arch(_uni))))
		(_sig(_int passA 2 0 19(_arch(_uni))))
		(_sig(_int passB 2 0 19(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(7))(_sens(10(d_15_0))))))
			(line__26(_arch 1 0 26(_assignment(_alias((passA)(A)))(_trgt(14))(_sens(1)))))
			(line__27(_arch 2 0 27(_assignment(_alias((passB)(B)))(_trgt(15))(_sens(2)))))
			(line__38(_arch 3 0 38(_prcs(_trgt(4))(_sens(0)(9))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000056 55 1542          1761330071611 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1761330071612 2025.10.24 14:21:11)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0b05030d0a5d5a1e5e091f51580d0a0d580c0e0e5d)
	(_ent
		(_time 1761325365459)
	)
	(_comp
		(alu
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Op 1 0 17(_ent (_in))))
				(_port(_int Result 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp alu)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((Op)(Op))
			((Result)(Result))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Clk -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 23(_arch(_uni))))
		(_sig(_int B 2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 3 0 25(_arch(_uni))))
		(_sig(_int Result 2 0 27(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 44(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686275)
		(131842)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 56 (alu_tb))
	(_version ve8)
	(_time 1761330071628 2025.10.24 14:21:11)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 1b14161c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 716           1761331039523 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1761331039524 2025.10.24 14:37:19)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code eeececbcb9bcbff8e9baffb5bbe8ebe8b8e9ecedeb)
	(_ent
		(_time 1761325364506)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 556           1761331039616 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1761331039617 2025.10.24 14:37:19)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code 4b494b494f1d1b5d4c1f5a101e4d4e4d1e4d1d4c4f)
	(_ent
		(_time 1761325364622)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 639           1761331039692 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1761331039693 2025.10.24 14:37:19)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code 999bcd96c5cec98a9acb8ec3c99e9d9f9c9f989fcc)
	(_ent
		(_time 1761325364691)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1761331039783 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1761331039784 2025.10.24 14:37:19)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code f7f5a3a7a5a0a7e1f0a4e6aca2f1f2f1f6f1a2f1f3)
	(_ent
		(_time 1761325364763)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1761331039862 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1761331039863 2025.10.24 14:37:19)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code 45461b47161313534216541e104340424d43134247)
	(_ent
		(_time 1761325364846)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 720           1761331039937 structural
(_unit VHDL(halfadder 0 4(structural 0 13))
	(_version ve8)
	(_time 1761331039938 2025.10.24 14:37:19)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code 9391cd9c91c49485949482c9c6959795969491959b)
	(_ent
		(_time 1761325364928)
	)
	(_inst u1 0 16(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 17(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int R -1 0 8(_ent(_out))))
		(_port(_int Carry -1 0 9(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1054          1761331039949 structural
(_unit VHDL(fulladder 0 4(structural 0 13))
	(_version ve8)
	(_time 1761331039950 2025.10.24 14:37:19)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code a3a1f3f5a5f4a4b5f1a1b2f9f6a5a7a5a6a4a1a5a5)
	(_ent
		(_time 1761325364943)
	)
	(_inst u1 0 18(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 19(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int sum -1 0 9(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int sum1 -1 0 15(_arch(_uni))))
		(_sig(_int carry1 -1 0 15(_arch(_uni))))
		(_sig(_int carry2 -1 0 15(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1471          1761331040017 structural
(_unit VHDL(adder16 0 5(structural 0 15))
	(_version ve8)
	(_time 1761331040018 2025.10.24 14:37:20)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code e2e0b5b1e4b5b2f4e6b4f0bdb2e1e4e4e3e4e6e4e6)
	(_ent
		(_time 1761325365018)
	)
	(_generate create_FAs 0 21(_for 2 )
		(_inst FA 0 22(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(Sum(_object 0)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 2 0 21(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Cin -1 0 9(_ent(_in))))
		(_port(_int Sum 0 0 10(_ent(_out))))
		(_port(_int Cout -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 21(_scalar (_to i 0 i 15))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(5(16))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 1804          1761331040087 structural
(_unit VHDL(subtractor16 0 5(structural 0 14))
	(_version ve8)
	(_time 1761331040088 2025.10.24 14:37:20)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code 20222325257776372627327a702623272426762722)
	(_ent
		(_time 1761325365105)
	)
	(_generate create_notB 0 20(_for 3 )
		(_inst notB 0 21(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 20(_arch)))
		)
	)
	(_generate create_FAs 0 27(_for 4 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(Diff(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Diff 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 17(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 20(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(5(0))))))
			(line__31(_arch 1 0 31(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(5(16))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 1904          1761331040193 behavioral
(_unit VHDL(multiplier16 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1761331040194 2025.10.24 14:37:20)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code 8d8ed982dcda8a9a8a8994d6dc8bde8b848b888a8f)
	(_ent
		(_time 1761325365234)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 9(_ent(_out))))
		(_port(_int Ovf -1 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 15(_arch(_uni))))
		(_sig(_int multiplier 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 21(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 22(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 23(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 23(_prcs 0)))
		(_var(_int sign -1 0 24(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 25(_prcs 0)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6)(3))(_sens(0)(1))(_mon))))
			(line__50(_arch 1 0 50(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1761331040286 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1761331040287 2025.10.24 14:37:20)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code ebe8bfb9bcbcecfcedeaf2b0baedb8edeeece3edee)
	(_ent
		(_time 1761325365327)
	)
	(_inst notS0 0 21(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 22(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 23(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 25(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 26(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 29(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 32(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 33(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 34(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 35(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 36(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 38(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1825          1761331040296 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1761331040297 2025.10.24 14:37:20)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code fbf8afaaacacfcecfdffe2a0aafda8fdfefcf3fdfe)
	(_ent
		(_time 1761325365347)
	)
	(_comp
		(multiplexer1
			(_object
				(_port(_int S 2 0 16(_ent (_in))))
				(_port(_int c0 -1 0 17(_ent (_in))))
				(_port(_int c1 -1 0 17(_ent (_in))))
				(_port(_int c2 -1 0 17(_ent (_in))))
				(_port(_int c3 -1 0 17(_ent (_in))))
				(_port(_int c4 -1 0 17(_ent (_in))))
				(_port(_int R -1 0 18(_ent (_out))))
			)
		)
	)
	(_generate gen_mux 0 23(_for 3 )
		(_inst mux 0 24(_comp multiplexer1)
			(_port
				((S)(S))
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((R)(R(_object 0)))
			)
			(_use(_ent . multiplexer1)
				(_port
					((c0)(c0))
					((c1)(c1))
					((c2)(c2))
					((c3)(c3))
					((c4)(c4))
					((S)(S))
					((R)(R))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 23(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 23(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1668          1761331040466 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1761331040467 2025.10.24 14:37:20)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a7a4a7f0f3f1f6b2f2a5b3fdf4a1a6a1f4a0a2a2f1)
	(_ent
		(_time 1761325365459)
	)
	(_comp
		(alu
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Op 1 0 17(_ent (_in))))
				(_port(_int Result 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp alu)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((Op)(Op))
			((Result)(Result))
		)
		(_use(_ent . alu)
			(_port
				((Clk)(Clk))
				((A)(A))
				((B)(B))
				((Op)(Op))
				((status)(_open))
				((Result)(Result))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Clk -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 23(_arch(_uni))))
		(_sig(_int B 2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 3 0 25(_arch(_uni))))
		(_sig(_int Result 2 0 27(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 44(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686275)
		(131842)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 516 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 56 (alu_tb))
	(_version ve8)
	(_time 1761331040504 2025.10.24 14:37:20)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c6c4c393c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu structural
				(_port
					((Clk)(Clk))
					((A)(A))
					((B)(B))
					((Op)(Op))
					((status)(_open))
					((Result)(Result))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 716           1761331257989 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1761331257990 2025.10.24 14:40:57)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code 520507505200034455064309075457540455505157)
	(_ent
		(_time 1761325364506)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 556           1761331258099 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1761331258100 2025.10.24 14:40:58)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code c0979695969690d6c794d19b95c6c5c695c696c7c4)
	(_ent
		(_time 1761325364622)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 639           1761331258152 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1761331258153 2025.10.24 14:40:58)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code fea9fcaefea9aeedfdace9a4aef9faf8fbf8fff8ab)
	(_ent
		(_time 1761325364691)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1761331258265 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1761331258266 2025.10.24 14:40:58)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code 6c3b696c6a3b3c7a6b3f7d37396a696a6d6a396a68)
	(_ent
		(_time 1761325364763)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1761331258328 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1761331258329 2025.10.24 14:40:58)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code aafca6fdadfcfcbcadf9bbf1ffacafada2acfcada8)
	(_ent
		(_time 1761325364846)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 720           1761331258401 structural
(_unit VHDL(halfadder 0 4(structural 0 13))
	(_version ve8)
	(_time 1761331258402 2025.10.24 14:40:58)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code f8aff4a8f1afffeeffffe9a2adfefcfefdfffafef0)
	(_ent
		(_time 1761325364928)
	)
	(_inst u1 0 16(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 17(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int R -1 0 8(_ent(_out))))
		(_port(_int Carry -1 0 9(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1054          1761331258409 structural
(_unit VHDL(fulladder 0 4(structural 0 13))
	(_version ve8)
	(_time 1761331258410 2025.10.24 14:40:58)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code f8affaa9f5afffeeaafae9a2adfefcfefdfffafefe)
	(_ent
		(_time 1761325364943)
	)
	(_inst u1 0 18(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 19(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int sum -1 0 9(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int sum1 -1 0 15(_arch(_uni))))
		(_sig(_int carry1 -1 0 15(_arch(_uni))))
		(_sig(_int carry2 -1 0 15(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1805          1761331258474 structural
(_unit VHDL(adder16 0 5(structural 0 16))
	(_version ve8)
	(_time 1761331258475 2025.10.24 14:40:58)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code 376033323460672130302568673431313631333133)
	(_ent
		(_time 1761331258472)
	)
	(_generate create_FAs 0 23(_for 3 )
		(_inst FA 0 24(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(sum_int(_object 0)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 3 0 23(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Cin -1 0 9(_ent(_in))))
		(_port(_int Sum 0 0 10(_ent(_out))))
		(_port(_int Cout -1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 18(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum_int 2 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 23(_scalar (_to i 0 i 15))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_alias((carry(0))(Cin)))(_trgt(6(0)))(_sens(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Sum)(sum_int)))(_trgt(3))(_sens(7)))))
			(line__28(_arch 2 0 28(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(6(16))))))
			(line__30(_arch 3 0 30(_assignment(_trgt(5))(_sens(7(15))(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2067          1761331258544 structural
(_unit VHDL(subtractor16 0 5(structural 0 15))
	(_version ve8)
	(_time 1761331258545 2025.10.24 14:40:58)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code 85d3838a85d2d392838a97dfd58386828183d38287)
	(_ent
		(_time 1761331258541)
	)
	(_generate create_notB 0 22(_for 3 )
		(_inst notB 0 23(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 22(_arch)))
		)
	)
	(_generate create_FAs 0 29(_for 4 )
		(_inst FA 0 30(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(diff_int(_object 1)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 29(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Diff 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_port(_int Overflow -1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 18(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 18(_arch(_uni))))
		(_sig(_int diff_int 1 0 19(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 22(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 29(_scalar (_to i 0 i 15))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(6(0))))))
			(line__33(_arch 1 0 33(_assignment(_alias((Diff)(diff_int)))(_trgt(2))(_sens(7)))))
			(line__34(_arch 2 0 34(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(6(16))))))
			(line__37(_arch 3 0 37(_assignment(_trgt(4))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1904          1761331258640 behavioral
(_unit VHDL(multiplier16 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1761331258641 2025.10.24 14:40:58)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code e3b4b2b1e5b4e4f4e4e7fab8b2e5b0e5eae5e6e4e1)
	(_ent
		(_time 1761325365234)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 9(_ent(_out))))
		(_port(_int Ovf -1 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 15(_arch(_uni))))
		(_sig(_int multiplier 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 21(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 22(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 23(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 23(_prcs 0)))
		(_var(_int sign -1 0 24(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 25(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 25(_prcs 0)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__50(_arch 1 0 50(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1761331258758 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1761331258759 2025.10.24 14:40:58)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code 50070252550757475651490b015603565557585655)
	(_ent
		(_time 1761325365327)
	)
	(_inst notS0 0 21(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 22(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 23(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 25(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 26(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 29(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 32(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 33(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 34(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 35(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 36(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 38(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1825          1761331258770 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1761331258771 2025.10.24 14:40:58)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code 60373261653767776664793b316633666567686665)
	(_ent
		(_time 1761325365347)
	)
	(_comp
		(multiplexer1
			(_object
				(_port(_int S 2 0 16(_ent (_in))))
				(_port(_int c0 -1 0 17(_ent (_in))))
				(_port(_int c1 -1 0 17(_ent (_in))))
				(_port(_int c2 -1 0 17(_ent (_in))))
				(_port(_int c3 -1 0 17(_ent (_in))))
				(_port(_int c4 -1 0 17(_ent (_in))))
				(_port(_int R -1 0 18(_ent (_out))))
			)
		)
	)
	(_generate gen_mux 0 23(_for 3 )
		(_inst mux 0 24(_comp multiplexer1)
			(_port
				((S)(S))
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((R)(R(_object 0)))
			)
			(_use(_ent . multiplexer1)
				(_port
					((c0)(c0))
					((c1)(c1))
					((c2)(c2))
					((c3)(c3))
					((c4)(c4))
					((S)(S))
					((R)(R))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 23(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 23(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2716          1761331258780 structural
(_unit VHDL(alu 0 5(structural 0 15))
	(_version ve8)
	(_time 1761331258781 2025.10.24 14:40:58)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 6f38686f6a393e796d612c343b696e693c686a696e)
	(_ent
		(_time 1761331004870)
	)
	(_inst create_adder 0 23(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 4))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 24(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 25(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 30(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(diff))
			((in2)(prod16))
			((in3)(passA))
			((in4)(passB))
			((R)(res))
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Op 1 0 9(_ent(_in))))
		(_port(_int status 1 0 10(_ent(_out))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 17(_arch(_uni))))
		(_sig(_int diff 2 0 17(_arch(_uni))))
		(_sig(_int prod16 2 0 17(_arch(_uni))))
		(_sig(_int Binv 2 0 17(_arch(_uni))))
		(_sig(_int res 2 0 17(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 18(_arch(_uni))))
		(_sig(_int coutA -1 0 19(_arch(_uni))))
		(_sig(_int coutS -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 19(_arch(_uni))))
		(_sig(_int passA 2 0 20(_arch(_uni))))
		(_sig(_int passB 2 0 20(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(8))(_sens(11(d_15_0))))))
			(line__27(_arch 1 0 27(_assignment(_alias((passA)(A)))(_trgt(17))(_sens(1)))))
			(line__28(_arch 2 0 28(_assignment(_alias((passB)(B)))(_trgt(18))(_sens(2)))))
			(line__39(_arch 3 0 39(_prcs(_trgt(4(2))(5))(_sens(0)(3)(10)(14)(15)(16))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
	)
	(_model . structural 5 -1)
)
I 000056 55 1668          1761331258918 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1761331258919 2025.10.24 14:40:58)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code fcabfbacfcaaade9a9fee8a6affafdfaaffbf9f9aa)
	(_ent
		(_time 1761325365459)
	)
	(_comp
		(alu
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Op 1 0 17(_ent (_in))))
				(_port(_int Result 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp alu)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((Op)(Op))
			((Result)(Result))
		)
		(_use(_ent . alu)
			(_port
				((Clk)(Clk))
				((A)(A))
				((B)(B))
				((Op)(Op))
				((status)(_open))
				((Result)(Result))
			)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Clk -1 0 22(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 23(_arch(_uni))))
		(_sig(_int B 2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 25(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 3 0 25(_arch(_uni))))
		(_sig(_int Result 2 0 27(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 44(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686275)
		(131842)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 516 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 56 (alu_tb))
	(_version ve8)
	(_time 1761331258926 2025.10.24 14:40:58)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code fcaafeacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu structural
				(_port
					((Clk)(Clk))
					((A)(A))
					((B)(B))
					((Op)(Op))
					((status)(_open))
					((Result)(Result))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1654          1761331344541 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1761331344542 2025.10.24 14:42:24)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6535616533333470306b713f366364633662606033)
	(_ent
		(_time 1761325365459)
	)
	(_comp
		(alu
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Op 1 0 17(_ent (_in))))
				(_port(_int status 1 0 18(_ent (_out))))
				(_port(_int Result 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp alu)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((Op)(Op))
			((status)(status))
			((Result)(Result))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Clk -1 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 24(_arch(_uni))))
		(_sig(_int B 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 3 0 26(_arch(_uni))))
		(_sig(_int status 3 0 28(_arch(_uni))))
		(_sig(_int Result 2 0 29(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529026 50529027 50529027 33751811)
		(33686274 33686018 33686018 33686275)
		(131586)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 60 (alu_tb))
	(_version ve8)
	(_time 1761331344570 2025.10.24 14:42:24)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 84d5858a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1654          1761331462113 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1761331462114 2025.10.24 14:44:22)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code affaaef8aaf9febafaa1bbf5fca9aea9fca8aaaaf9)
	(_ent
		(_time 1761325365459)
	)
	(_comp
		(alu
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Op 1 0 17(_ent (_in))))
				(_port(_int status 1 0 18(_ent (_out))))
				(_port(_int Result 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp alu)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((Op)(Op))
			((status)(status))
			((Result)(Result))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Clk -1 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 24(_arch(_uni))))
		(_sig(_int B 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 3 0 26(_arch(_uni))))
		(_sig(_int status 3 0 28(_arch(_uni))))
		(_sig(_int Result 2 0 29(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686274 33686018 33686018 33686275)
		(131586)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 60 (alu_tb))
	(_version ve8)
	(_time 1761331462117 2025.10.24 14:44:22)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code affbabf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2722          1761331513106 structural
(_unit VHDL(alu 0 5(structural 0 15))
	(_version ve8)
	(_time 1761331513107 2025.10.24 14:45:13)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e7e9e1b4b3b1b6f1e5e9a4bcb3e1e6e1b4e0e2e1e6)
	(_ent
		(_time 1761331004870)
	)
	(_inst create_adder 0 23(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 4))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 24(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 25(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 30(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(diff))
			((in2)(prod16))
			((in3)(passA))
			((in4)(passB))
			((R)(res))
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Op 1 0 9(_ent(_in))))
		(_port(_int status 1 0 10(_ent(_out))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 17(_arch(_uni))))
		(_sig(_int diff 2 0 17(_arch(_uni))))
		(_sig(_int prod16 2 0 17(_arch(_uni))))
		(_sig(_int Binv 2 0 17(_arch(_uni))))
		(_sig(_int res 2 0 17(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 18(_arch(_uni))))
		(_sig(_int coutA -1 0 19(_arch(_uni))))
		(_sig(_int coutS -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 19(_arch(_uni))))
		(_sig(_int passA 2 0 20(_arch(_uni))))
		(_sig(_int passB 2 0 20(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(8))(_sens(11(d_15_0))))))
			(line__27(_arch 1 0 27(_assignment(_alias((passA)(A)))(_trgt(17))(_sens(1)))))
			(line__28(_arch 2 0 28(_assignment(_alias((passB)(B)))(_trgt(18))(_sens(2)))))
			(line__39(_arch 3 0 39(_prcs(_trgt(4(0))(4(2))(5))(_sens(0)(3)(10)(14)(15)(16))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
	)
	(_model . structural 5 -1)
)
I 000051 55 2775          1761331687873 structural
(_unit VHDL(alu 0 5(structural 0 15))
	(_version ve8)
	(_time 1761331687874 2025.10.24 14:48:07)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9590969ac3c3c48397c7d6cec1939493c692909394)
	(_ent
		(_time 1761331004870)
	)
	(_inst create_adder 0 23(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 4))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 24(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 25(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 30(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(diff))
			((in2)(prod16))
			((in3)(passA))
			((in4)(passB))
			((R)(res))
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Op 1 0 9(_ent(_in))))
		(_port(_int status 1 0 10(_ent(_out))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 17(_arch(_uni))))
		(_sig(_int diff 2 0 17(_arch(_uni))))
		(_sig(_int prod16 2 0 17(_arch(_uni))))
		(_sig(_int Binv 2 0 17(_arch(_uni))))
		(_sig(_int res 2 0 17(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 18(_arch(_uni))))
		(_sig(_int coutA -1 0 19(_arch(_uni))))
		(_sig(_int coutS -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 19(_arch(_uni))))
		(_sig(_int passA 2 0 20(_arch(_uni))))
		(_sig(_int passB 2 0 20(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(8))(_sens(11(d_15_0))))))
			(line__27(_arch 1 0 27(_assignment(_alias((passA)(A)))(_trgt(17))(_sens(1)))))
			(line__28(_arch 2 0 28(_assignment(_alias((passB)(B)))(_trgt(18))(_sens(2)))))
			(line__39(_arch 3 0 39(_prcs(_trgt(4(0))(4(1))(4(2))(5))(_sens(0)(3)(10)(14)(15)(16))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 5 -1)
)
I 000056 55 1654          1761331763869 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1761331763870 2025.10.24 14:49:23)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 6566366533333470306b713f366364633662606033)
	(_ent
		(_time 1761325365459)
	)
	(_comp
		(alu
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Op 1 0 17(_ent (_in))))
				(_port(_int status 1 0 18(_ent (_out))))
				(_port(_int Result 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp alu)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((Op)(Op))
			((status)(status))
			((Result)(Result))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Clk -1 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 24(_arch(_uni))))
		(_sig(_int B 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 3 0 26(_arch(_uni))))
		(_sig(_int status 3 0 28(_arch(_uni))))
		(_sig(_int Result 2 0 29(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686274 33686018 33686018 33686275)
		(197122)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 60 (alu_tb))
	(_version ve8)
	(_time 1761331763906 2025.10.24 14:49:23)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9496c29b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1654          1761331827531 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1761331827532 2025.10.24 14:50:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 1d1e181a1a4b4c08481309474e1b1c1b4e1a18184b)
	(_ent
		(_time 1761325365459)
	)
	(_comp
		(alu
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Op 1 0 17(_ent (_in))))
				(_port(_int status 1 0 18(_ent (_out))))
				(_port(_int Result 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp alu)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((Op)(Op))
			((status)(status))
			((Result)(Result))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Clk -1 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 24(_arch(_uni))))
		(_sig(_int B 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 3 0 26(_arch(_uni))))
		(_sig(_int status 3 0 28(_arch(_uni))))
		(_sig(_int Result 2 0 29(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463491)
		(197378)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 60 (alu_tb))
	(_version ve8)
	(_time 1761331827542 2025.10.24 14:50:27)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 2d2f2d297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000051 55 716           1761409666647 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1761409666648 2025.10.25 12:27:46)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code 30676e34326261263764216b653635366637323335)
	(_ent
		(_time 1761325364506)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 556           1761409666779 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1761409666780 2025.10.25 12:27:46)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code adfaf0faaffbfdbbaaf9bcf6f8aba8abf8abfbaaa9)
	(_ent
		(_time 1761325364622)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 639           1761409666882 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1761409666883 2025.10.25 12:27:46)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code 1b4c131c1c4c4b0818490c414b1c1f1d1e1d1a1d4e)
	(_ent
		(_time 1761325364691)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 597           1761409667006 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1761409667007 2025.10.25 12:27:47)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code 98cf9097c5cfc88e9fcb89c3cd9e9d9e999ecd9e9c)
	(_ent
		(_time 1761325364763)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 597           1761409667087 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1761409667088 2025.10.25 12:27:47)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code e6b0e7b5b6b0b0f0e1b5f7bdb3e0e3e1eee0b0e1e4)
	(_ent
		(_time 1761325364846)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 720           1761409667168 structural
(_unit VHDL(halfadder 0 4(structural 0 15))
	(_version ve8)
	(_time 1761409667169 2025.10.25 12:27:47)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code 34636d31316333223331256e61323032313336323c)
	(_ent
		(_time 1761325364928)
	)
	(_inst u1 0 19(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 21(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int R -1 0 8(_ent(_out))))
		(_port(_int Carry -1 0 9(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 1054          1761409667243 structural
(_unit VHDL(fulladder 0 4(structural 0 15))
	(_version ve8)
	(_time 1761409667244 2025.10.25 12:27:47)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 82d5d58d85d58594d08193d8d78486848785808484)
	(_ent
		(_time 1761325364943)
	)
	(_inst u1 0 21(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 22(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 8(_ent(_in))))
		(_port(_int sum -1 0 9(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int sum1 -1 0 17(_arch(_uni))))
		(_sig(_int carry1 -1 0 17(_arch(_uni))))
		(_sig(_int carry2 -1 0 17(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1805          1761409667331 structural
(_unit VHDL(adder16 0 5(structural 0 19))
	(_version ve8)
	(_time 1761409667332 2025.10.25 12:27:47)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code e0b7b0b3e4b7b0f6e7e4f2bfb0e3e6e6e1e6e4e6e4)
	(_ent
		(_time 1761331258471)
	)
	(_generate create_FAs 0 27(_for 3 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(sum_int(_object 0)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 3 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Cin -1 0 9(_ent(_in))))
		(_port(_int Sum 0 0 10(_ent(_out))))
		(_port(_int Cout -1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum_int 2 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((carry(0))(Cin)))(_trgt(6(0)))(_sens(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((Sum)(sum_int)))(_trgt(3))(_sens(7)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(6(16))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(5))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
V 000051 55 2067          1761409667423 structural
(_unit VHDL(subtractor16 0 5(structural 0 17))
	(_version ve8)
	(_time 1761409667424 2025.10.25 12:27:47)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code 3e686f3a6e696829386b2c646e383d393a3868393c)
	(_ent
		(_time 1761331258540)
	)
	(_generate create_notB 0 26(_for 3 )
		(_inst notB 0 27(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 26(_arch)))
		)
	)
	(_generate create_FAs 0 33(_for 4 )
		(_inst FA 0 34(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(diff_int(_object 1)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 33(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int Diff 0 0 9(_ent(_out))))
		(_port(_int Cout -1 0 10(_ent(_out))))
		(_port(_int Overflow -1 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 21(_arch(_uni))))
		(_sig(_int diff_int 1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 33(_scalar (_to i 0 i 15))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(6(0))))))
			(line__37(_arch 1 0 37(_assignment(_alias((Diff)(diff_int)))(_trgt(2))(_sens(7)))))
			(line__39(_arch 2 0 39(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(6(16))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(4))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
V 000051 55 1904          1761409667538 behavioral
(_unit VHDL(multiplier16 0 5(behavioral 0 17))
	(_version ve8)
	(_time 1761409667539 2025.10.25 12:27:47)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code abfcadfdfcfcacbcacfcb2f0faadf8ada2adaeaca9)
	(_ent
		(_time 1761325365234)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 9(_ent(_out))))
		(_port(_int Ovf -1 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 19(_arch(_uni))))
		(_sig(_int multiplier 2 0 20(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 25(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 26(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 26(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 27(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 27(_prcs 0)))
		(_var(_int sign -1 0 28(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 29(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 29(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
V 000051 55 2986          1761409667687 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1761409667688 2025.10.25 12:27:47)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code 471040444510405041465e1c1641144142404f4142)
	(_ent
		(_time 1761325365327)
	)
	(_inst notS0 0 21(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 22(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 23(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 25(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 26(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 29(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 32(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 33(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 34(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 35(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 36(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 38(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 1825          1761409667800 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1761409667801 2025.10.25 12:27:47)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code b5e2b2e0b5e2b2a2b3b1aceee4b3e6b3b0b2bdb3b0)
	(_ent
		(_time 1761325365347)
	)
	(_comp
		(multiplexer1
			(_object
				(_port(_int S 2 0 16(_ent (_in))))
				(_port(_int c0 -1 0 17(_ent (_in))))
				(_port(_int c1 -1 0 17(_ent (_in))))
				(_port(_int c2 -1 0 17(_ent (_in))))
				(_port(_int c3 -1 0 17(_ent (_in))))
				(_port(_int c4 -1 0 17(_ent (_in))))
				(_port(_int R -1 0 18(_ent (_out))))
			)
		)
	)
	(_generate gen_mux 0 23(_for 3 )
		(_inst mux 0 24(_comp multiplexer1)
			(_port
				((S)(S))
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((R)(R(_object 0)))
			)
			(_use(_ent . multiplexer1)
				(_port
					((c0)(c0))
					((c1)(c1))
					((c2)(c2))
					((c3)(c3))
					((c4)(c4))
					((S)(S))
					((R)(R))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 23(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 23(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 2775          1761409667915 structural
(_unit VHDL(alu 0 5(structural 0 15))
	(_version ve8)
	(_time 1761409667916 2025.10.25 12:27:47)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 227577267374733420706179762423247125272423)
	(_ent
		(_time 1761331004870)
	)
	(_inst create_adder 0 23(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 4))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 24(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 25(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 30(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(diff))
			((in2)(prod16))
			((in3)(passA))
			((in4)(passB))
			((R)(res))
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int Op 1 0 9(_ent(_in))))
		(_port(_int status 1 0 10(_ent(_out))))
		(_port(_int Result 0 0 11(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 17(_arch(_uni))))
		(_sig(_int diff 2 0 17(_arch(_uni))))
		(_sig(_int prod16 2 0 17(_arch(_uni))))
		(_sig(_int Binv 2 0 17(_arch(_uni))))
		(_sig(_int res 2 0 17(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 18(_arch(_uni))))
		(_sig(_int coutA -1 0 19(_arch(_uni))))
		(_sig(_int coutS -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 19(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 19(_arch(_uni))))
		(_sig(_int passA 2 0 20(_arch(_uni))))
		(_sig(_int passB 2 0 20(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(8))(_sens(11(d_15_0))))))
			(line__27(_arch 1 0 27(_assignment(_alias((passA)(A)))(_trgt(17))(_sens(1)))))
			(line__28(_arch 2 0 28(_assignment(_alias((passB)(B)))(_trgt(18))(_sens(2)))))
			(line__39(_arch 3 0 39(_prcs(_trgt(4(0))(4(1))(4(2))(5))(_sens(0)(3)(10)(14)(15)(16))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 5 -1)
)
V 000056 55 1654          1761409668095 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1761409668096 2025.10.25 12:27:48)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ce999b9bc8989fdb9bc0da949dc8cfc89dc9cbcb98)
	(_ent
		(_time 1761325365459)
	)
	(_comp
		(alu
			(_object
				(_port(_int Clk -1 0 14(_ent (_in))))
				(_port(_int A 0 0 15(_ent (_in))))
				(_port(_int B 0 0 16(_ent (_in))))
				(_port(_int Op 1 0 17(_ent (_in))))
				(_port(_int status 1 0 18(_ent (_out))))
				(_port(_int Result 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp alu)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((Op)(Op))
			((status)(status))
			((Result)(Result))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int Clk -1 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 24(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 2 0 24(_arch(_uni))))
		(_sig(_int B 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 3 0 26(_arch(_uni))))
		(_sig(_int status 3 0 28(_arch(_uni))))
		(_sig(_int Result 2 0 29(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 47(_prcs(_trgt(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463491)
		(197378)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 60 (alu_tb))
	(_version ve8)
	(_time 1761409668133 2025.10.25 12:27:48)
	(_source(\../src/testbench/alu_tb.vhd\))
	(_parameters tan)
	(_code fdabadadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . alu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
