// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_top_ip_handler_compute_ipv4_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ipDataMetaFifo_dout,
        ipDataMetaFifo_empty_n,
        ipDataMetaFifo_read,
        ipDataCheckFifo_din,
        ipDataCheckFifo_full_n,
        ipDataCheckFifo_write,
        iph_subSumsFifoOut_din,
        iph_subSumsFifoOut_full_n,
        iph_subSumsFifoOut_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] ipDataMetaFifo_dout;
input   ipDataMetaFifo_empty_n;
output   ipDataMetaFifo_read;
output  [576:0] ipDataCheckFifo_din;
input   ipDataCheckFifo_full_n;
output   ipDataCheckFifo_write;
output  [543:0] iph_subSumsFifoOut_din;
input   iph_subSumsFifoOut_full_n;
output   iph_subSumsFifoOut_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ipDataMetaFifo_read;
reg ipDataCheckFifo_write;
reg iph_subSumsFifoOut_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_382_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_3950;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_3950_pp0_iter1_reg;
reg   [0:0] cics_firstWord_load_reg_4078;
reg    ap_predicate_op591_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] cics_firstWord;
reg   [16:0] cics_ip_sums_sum_V_0;
reg   [16:0] cics_ip_sums_sum_V_1;
reg   [16:0] cics_ip_sums_sum_V_2;
reg   [16:0] cics_ip_sums_sum_V_3;
reg   [16:0] cics_ip_sums_sum_V_4;
reg   [16:0] cics_ip_sums_sum_V_5;
reg   [16:0] cics_ip_sums_sum_V_6;
reg   [16:0] cics_ip_sums_sum_V_7;
reg   [16:0] cics_ip_sums_sum_V_8;
reg   [16:0] cics_ip_sums_sum_V_9;
reg   [16:0] cics_ip_sums_sum_V_10;
reg   [16:0] cics_ip_sums_sum_V_11;
reg   [16:0] cics_ip_sums_sum_V_12;
reg   [16:0] cics_ip_sums_sum_V_13;
reg   [16:0] cics_ip_sums_sum_V_14;
reg   [16:0] cics_ip_sums_sum_V_15;
reg   [16:0] cics_ip_sums_sum_V_16;
reg   [16:0] cics_ip_sums_sum_V_17;
reg   [16:0] cics_ip_sums_sum_V_18;
reg   [16:0] cics_ip_sums_sum_V_19;
reg   [16:0] cics_ip_sums_sum_V_20;
reg   [16:0] cics_ip_sums_sum_V_21;
reg   [16:0] cics_ip_sums_sum_V_22;
reg   [16:0] cics_ip_sums_sum_V_23;
reg   [16:0] cics_ip_sums_sum_V_24;
reg   [16:0] cics_ip_sums_sum_V_25;
reg   [16:0] cics_ip_sums_sum_V_26;
reg   [16:0] cics_ip_sums_sum_V_27;
reg   [16:0] cics_ip_sums_sum_V_28;
reg   [16:0] cics_ip_sums_sum_V_29;
reg    ipDataMetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    ipDataCheckFifo_blk_n;
reg    iph_subSumsFifoOut_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [1023:0] ipDataMetaFifo_read_reg_3954;
reg   [0:0] tmp_last_V_reg_4022;
wire   [576:0] trunc_ln173_fu_879_p1;
reg   [576:0] trunc_ln173_reg_4073;
wire   [0:0] cics_firstWord_load_load_fu_883_p1;
wire   [16:0] select_ln1072_fu_1079_p3;
reg   [16:0] select_ln1072_reg_4082;
wire   [16:0] select_ln1072_1_fu_1156_p3;
reg   [16:0] select_ln1072_1_reg_4087;
wire   [16:0] select_ln1072_2_fu_1249_p3;
reg   [16:0] select_ln1072_2_reg_4092;
wire   [16:0] select_ln1072_3_fu_1326_p3;
reg   [16:0] select_ln1072_3_reg_4097;
wire   [16:0] select_ln1072_4_fu_1410_p3;
reg   [16:0] select_ln1072_4_reg_4102;
wire   [16:0] select_ln1072_5_fu_1487_p3;
reg   [16:0] select_ln1072_5_reg_4107;
wire   [16:0] select_ln1072_6_fu_1580_p3;
reg   [16:0] select_ln1072_6_reg_4112;
wire   [16:0] select_ln1072_7_fu_1657_p3;
reg   [16:0] select_ln1072_7_reg_4117;
wire   [16:0] select_ln1072_8_fu_1741_p3;
reg   [16:0] select_ln1072_8_reg_4122;
wire   [16:0] select_ln1072_9_fu_1818_p3;
reg   [16:0] select_ln1072_9_reg_4127;
wire   [16:0] select_ln1072_10_fu_1902_p3;
reg   [16:0] select_ln1072_10_reg_4132;
wire   [16:0] select_ln1072_11_fu_1979_p3;
reg   [16:0] select_ln1072_11_reg_4137;
wire   [16:0] select_ln1072_12_fu_2063_p3;
reg   [16:0] select_ln1072_12_reg_4142;
wire   [16:0] select_ln1072_13_fu_2140_p3;
reg   [16:0] select_ln1072_13_reg_4147;
wire   [16:0] select_ln1072_14_fu_2225_p3;
reg   [16:0] select_ln1072_14_reg_4152;
wire   [16:0] select_ln1072_15_fu_2302_p3;
reg   [16:0] select_ln1072_15_reg_4157;
wire   [16:0] select_ln1072_16_fu_2386_p3;
reg   [16:0] select_ln1072_16_reg_4162;
wire   [16:0] select_ln1072_17_fu_2463_p3;
reg   [16:0] select_ln1072_17_reg_4167;
wire   [16:0] select_ln1072_18_fu_2547_p3;
reg   [16:0] select_ln1072_18_reg_4172;
wire   [16:0] select_ln1072_19_fu_2624_p3;
reg   [16:0] select_ln1072_19_reg_4177;
wire   [16:0] select_ln1072_20_fu_2708_p3;
reg   [16:0] select_ln1072_20_reg_4182;
wire   [16:0] select_ln1072_21_fu_2785_p3;
reg   [16:0] select_ln1072_21_reg_4187;
wire   [16:0] select_ln1072_22_fu_2869_p3;
reg   [16:0] select_ln1072_22_reg_4192;
wire   [16:0] select_ln1072_23_fu_2946_p3;
reg   [16:0] select_ln1072_23_reg_4197;
wire   [16:0] select_ln1072_24_fu_3030_p3;
reg   [16:0] select_ln1072_24_reg_4202;
wire   [16:0] select_ln1072_25_fu_3107_p3;
reg   [16:0] select_ln1072_25_reg_4207;
wire   [16:0] select_ln1072_26_fu_3191_p3;
reg   [16:0] select_ln1072_26_reg_4212;
wire   [16:0] select_ln1072_27_fu_3268_p3;
reg   [16:0] select_ln1072_27_reg_4217;
wire   [16:0] select_ln1072_28_fu_3352_p3;
reg   [16:0] select_ln1072_28_reg_4222;
wire   [16:0] select_ln1072_29_fu_3429_p3;
reg   [16:0] select_ln1072_29_reg_4227;
reg   [0:0] ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_410;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4;
wire   [0:0] icmp_ln1072_fu_1030_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_421;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_434_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_431;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_444_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_441;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4;
wire   [0:0] icmp_ln1072_1_fu_1200_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_451;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_464_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_461;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_474_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_471;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4;
wire   [0:0] icmp_ln1072_2_fu_1361_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_481;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_494_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_491;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_504_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_501;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4;
wire   [0:0] icmp_ln1072_3_fu_1531_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_511;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_524_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_521;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_534_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_531;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4;
wire   [0:0] icmp_ln1072_4_fu_1692_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_541;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_554_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_551;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_564_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_561;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4;
wire   [0:0] icmp_ln1072_5_fu_1853_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_571;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_584_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_581;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_594_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_591;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4;
wire   [0:0] icmp_ln1072_6_fu_2014_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_601;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_614_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_611;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_624_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_621;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4;
wire   [0:0] tmp_18_fu_2175_p3;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_631;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_644_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_641;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_654_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_651;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4;
wire   [0:0] icmp_ln1072_7_fu_2337_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_661;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_674_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_671;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_684_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_681;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4;
wire   [0:0] icmp_ln1072_8_fu_2498_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_691;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_704_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_701;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_714_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_711;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4;
wire   [0:0] icmp_ln1072_9_fu_2659_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_721;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_734_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_731;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_744_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_741;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4;
wire   [0:0] icmp_ln1072_10_fu_2820_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_751;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_764_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_761;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_774_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_771;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4;
wire   [0:0] icmp_ln1072_11_fu_2981_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_781;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_794_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_791;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_804_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_801;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4;
wire   [0:0] icmp_ln1072_12_fu_3142_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_811;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_824_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_821;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_834_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_831;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4;
wire   [0:0] icmp_ln1072_13_fu_3303_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_841;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_854_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_851;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_864_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_861;
wire   [0:0] or_ln566_fu_3438_p2;
wire   [16:0] select_ln566_fu_3448_p3;
wire   [0:0] or_ln566_1_fu_3443_p2;
wire   [16:0] select_ln566_1_fu_3455_p3;
wire   [16:0] select_ln566_2_fu_3467_p3;
wire   [0:0] or_ln566_2_fu_3462_p2;
wire   [16:0] select_ln566_3_fu_3474_p3;
wire   [16:0] select_ln566_4_fu_3486_p3;
wire   [0:0] or_ln566_3_fu_3481_p2;
wire   [16:0] select_ln566_5_fu_3493_p3;
wire   [16:0] select_ln566_6_fu_3505_p3;
wire   [0:0] or_ln566_4_fu_3500_p2;
wire   [16:0] select_ln566_7_fu_3512_p3;
wire   [16:0] select_ln566_8_fu_3524_p3;
wire   [0:0] or_ln566_5_fu_3519_p2;
wire   [16:0] select_ln566_9_fu_3531_p3;
wire   [16:0] select_ln566_10_fu_3543_p3;
wire   [0:0] or_ln566_6_fu_3538_p2;
wire   [16:0] select_ln566_11_fu_3550_p3;
wire   [16:0] select_ln566_12_fu_3562_p3;
wire   [0:0] or_ln566_7_fu_3557_p2;
wire   [16:0] select_ln566_13_fu_3569_p3;
wire   [16:0] select_ln566_14_fu_3581_p3;
wire   [0:0] or_ln566_8_fu_3576_p2;
wire   [16:0] select_ln566_15_fu_3588_p3;
wire   [16:0] select_ln566_16_fu_3600_p3;
wire   [0:0] or_ln566_9_fu_3595_p2;
wire   [16:0] select_ln566_17_fu_3607_p3;
wire   [16:0] select_ln566_18_fu_3619_p3;
wire   [0:0] or_ln566_10_fu_3614_p2;
wire   [16:0] select_ln566_19_fu_3626_p3;
wire   [16:0] select_ln566_20_fu_3638_p3;
wire   [0:0] or_ln566_11_fu_3633_p2;
wire   [16:0] select_ln566_21_fu_3645_p3;
wire   [16:0] select_ln566_22_fu_3657_p3;
wire   [0:0] or_ln566_12_fu_3652_p2;
wire   [16:0] select_ln566_23_fu_3664_p3;
wire   [16:0] select_ln566_24_fu_3676_p3;
wire   [0:0] or_ln566_13_fu_3671_p2;
wire   [16:0] select_ln566_25_fu_3683_p3;
wire   [16:0] select_ln566_26_fu_3695_p3;
wire   [0:0] or_ln566_14_fu_3690_p2;
wire   [16:0] select_ln566_27_fu_3702_p3;
wire   [16:0] select_ln566_28_fu_3714_p3;
wire   [0:0] or_ln566_15_fu_3709_p2;
wire   [16:0] select_ln566_29_fu_3721_p3;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln674_1_fu_1019_p1;
wire   [7:0] p_Result_4_i_i_fu_1010_p4;
wire   [3:0] trunc_ln674_fu_1007_p1;
wire   [15:0] p_Result_s_fu_1022_p3;
wire   [16:0] zext_ln885_fu_1037_p1;
wire   [16:0] add_ln885_fu_1045_p2;
wire   [0:0] tmp_fu_1051_p3;
wire   [15:0] zext_ln1691_fu_1059_p1;
wire   [15:0] add_ln229_30_fu_1063_p2;
wire   [15:0] trunc_ln885_fu_1041_p1;
wire   [15:0] add_ln229_fu_1069_p2;
wire   [16:0] zext_ln559_fu_1075_p1;
wire   [7:0] p_Result_6_i189_i_fu_1097_p4;
wire   [7:0] p_Result_4_i188_i_fu_1088_p4;
wire   [15:0] p_Result_1_fu_1106_p3;
wire   [16:0] zext_ln885_1_fu_1114_p1;
wire   [16:0] add_ln885_1_fu_1122_p2;
wire   [0:0] tmp_3_fu_1128_p3;
wire   [15:0] zext_ln1691_1_fu_1136_p1;
wire   [15:0] add_ln229_31_fu_1140_p2;
wire   [15:0] trunc_ln885_1_fu_1118_p1;
wire   [15:0] add_ln229_1_fu_1146_p2;
wire   [16:0] zext_ln559_1_fu_1152_p1;
wire   [7:0] p_Result_6_i192_i_fu_1174_p4;
wire   [7:0] p_Result_4_i191_i_fu_1165_p4;
wire   [2:0] tmp_4_fu_1191_p4;
wire   [15:0] p_Result_2_fu_1183_p3;
wire   [16:0] zext_ln885_2_fu_1207_p1;
wire   [16:0] add_ln885_2_fu_1215_p2;
wire   [0:0] tmp_5_fu_1221_p3;
wire   [15:0] zext_ln1691_2_fu_1229_p1;
wire   [15:0] add_ln229_32_fu_1233_p2;
wire   [15:0] trunc_ln885_2_fu_1211_p1;
wire   [15:0] add_ln229_2_fu_1239_p2;
wire   [16:0] zext_ln559_2_fu_1245_p1;
wire   [7:0] p_Result_6_i195_i_fu_1267_p4;
wire   [7:0] p_Result_4_i194_i_fu_1258_p4;
wire   [15:0] p_Result_3_fu_1276_p3;
wire   [16:0] zext_ln885_3_fu_1284_p1;
wire   [16:0] add_ln885_3_fu_1292_p2;
wire   [0:0] tmp_6_fu_1298_p3;
wire   [15:0] zext_ln1691_3_fu_1306_p1;
wire   [15:0] add_ln229_33_fu_1310_p2;
wire   [15:0] trunc_ln885_3_fu_1288_p1;
wire   [15:0] add_ln229_3_fu_1316_p2;
wire   [16:0] zext_ln559_3_fu_1322_p1;
wire   [7:0] p_Result_6_i198_i_fu_1344_p4;
wire   [7:0] p_Result_4_i197_i_fu_1335_p4;
wire   [15:0] p_Result_4_fu_1353_p3;
wire   [16:0] zext_ln885_4_fu_1368_p1;
wire   [16:0] add_ln885_4_fu_1376_p2;
wire   [0:0] tmp_7_fu_1382_p3;
wire   [15:0] zext_ln1691_4_fu_1390_p1;
wire   [15:0] add_ln229_34_fu_1394_p2;
wire   [15:0] trunc_ln885_4_fu_1372_p1;
wire   [15:0] add_ln229_4_fu_1400_p2;
wire   [16:0] zext_ln559_4_fu_1406_p1;
wire   [7:0] p_Result_6_i201_i_fu_1428_p4;
wire   [7:0] p_Result_4_i200_i_fu_1419_p4;
wire   [15:0] p_Result_5_fu_1437_p3;
wire   [16:0] zext_ln885_5_fu_1445_p1;
wire   [16:0] add_ln885_5_fu_1453_p2;
wire   [0:0] tmp_8_fu_1459_p3;
wire   [15:0] zext_ln1691_5_fu_1467_p1;
wire   [15:0] add_ln229_35_fu_1471_p2;
wire   [15:0] trunc_ln885_5_fu_1449_p1;
wire   [15:0] add_ln229_5_fu_1477_p2;
wire   [16:0] zext_ln559_5_fu_1483_p1;
wire   [7:0] p_Result_6_i204_i_fu_1505_p4;
wire   [7:0] p_Result_4_i203_i_fu_1496_p4;
wire   [1:0] tmp_9_fu_1522_p4;
wire   [15:0] p_Result_6_fu_1514_p3;
wire   [16:0] zext_ln885_6_fu_1538_p1;
wire   [16:0] add_ln885_6_fu_1546_p2;
wire   [0:0] tmp_10_fu_1552_p3;
wire   [15:0] zext_ln1691_6_fu_1560_p1;
wire   [15:0] add_ln229_36_fu_1564_p2;
wire   [15:0] trunc_ln885_6_fu_1542_p1;
wire   [15:0] add_ln229_6_fu_1570_p2;
wire   [16:0] zext_ln559_6_fu_1576_p1;
wire   [7:0] p_Result_6_i207_i_fu_1598_p4;
wire   [7:0] p_Result_4_i206_i_fu_1589_p4;
wire   [15:0] p_Result_7_fu_1607_p3;
wire   [16:0] zext_ln885_7_fu_1615_p1;
wire   [16:0] add_ln885_7_fu_1623_p2;
wire   [0:0] tmp_11_fu_1629_p3;
wire   [15:0] zext_ln1691_7_fu_1637_p1;
wire   [15:0] add_ln229_37_fu_1641_p2;
wire   [15:0] trunc_ln885_7_fu_1619_p1;
wire   [15:0] add_ln229_7_fu_1647_p2;
wire   [16:0] zext_ln559_7_fu_1653_p1;
wire   [7:0] p_Result_6_i210_i_fu_1675_p4;
wire   [7:0] p_Result_4_i209_i_fu_1666_p4;
wire   [15:0] p_Result_8_fu_1684_p3;
wire   [16:0] zext_ln885_8_fu_1699_p1;
wire   [16:0] add_ln885_8_fu_1707_p2;
wire   [0:0] tmp_12_fu_1713_p3;
wire   [15:0] zext_ln1691_8_fu_1721_p1;
wire   [15:0] add_ln229_38_fu_1725_p2;
wire   [15:0] trunc_ln885_8_fu_1703_p1;
wire   [15:0] add_ln229_8_fu_1731_p2;
wire   [16:0] zext_ln559_8_fu_1737_p1;
wire   [7:0] p_Result_6_i213_i_fu_1759_p4;
wire   [7:0] p_Result_4_i212_i_fu_1750_p4;
wire   [15:0] p_Result_9_fu_1768_p3;
wire   [16:0] zext_ln885_9_fu_1776_p1;
wire   [16:0] add_ln885_9_fu_1784_p2;
wire   [0:0] tmp_13_fu_1790_p3;
wire   [15:0] zext_ln1691_9_fu_1798_p1;
wire   [15:0] add_ln229_39_fu_1802_p2;
wire   [15:0] trunc_ln885_9_fu_1780_p1;
wire   [15:0] add_ln229_9_fu_1808_p2;
wire   [16:0] zext_ln559_9_fu_1814_p1;
wire   [7:0] p_Result_6_i216_i_fu_1836_p4;
wire   [7:0] p_Result_4_i215_i_fu_1827_p4;
wire   [15:0] p_Result_10_fu_1845_p3;
wire   [16:0] zext_ln885_10_fu_1860_p1;
wire   [16:0] add_ln885_10_fu_1868_p2;
wire   [0:0] tmp_14_fu_1874_p3;
wire   [15:0] zext_ln1691_10_fu_1882_p1;
wire   [15:0] add_ln229_40_fu_1886_p2;
wire   [15:0] trunc_ln885_10_fu_1864_p1;
wire   [15:0] add_ln229_10_fu_1892_p2;
wire   [16:0] zext_ln559_10_fu_1898_p1;
wire   [7:0] p_Result_6_i219_i_fu_1920_p4;
wire   [7:0] p_Result_4_i218_i_fu_1911_p4;
wire   [15:0] p_Result_11_fu_1929_p3;
wire   [16:0] zext_ln885_11_fu_1937_p1;
wire   [16:0] add_ln885_11_fu_1945_p2;
wire   [0:0] tmp_15_fu_1951_p3;
wire   [15:0] zext_ln1691_11_fu_1959_p1;
wire   [15:0] add_ln229_41_fu_1963_p2;
wire   [15:0] trunc_ln885_11_fu_1941_p1;
wire   [15:0] add_ln229_11_fu_1969_p2;
wire   [16:0] zext_ln559_11_fu_1975_p1;
wire   [7:0] p_Result_6_i222_i_fu_1997_p4;
wire   [7:0] p_Result_4_i221_i_fu_1988_p4;
wire   [15:0] p_Result_12_fu_2006_p3;
wire   [16:0] zext_ln885_12_fu_2021_p1;
wire   [16:0] add_ln885_12_fu_2029_p2;
wire   [0:0] tmp_16_fu_2035_p3;
wire   [15:0] zext_ln1691_12_fu_2043_p1;
wire   [15:0] add_ln229_42_fu_2047_p2;
wire   [15:0] trunc_ln885_12_fu_2025_p1;
wire   [15:0] add_ln229_12_fu_2053_p2;
wire   [16:0] zext_ln559_12_fu_2059_p1;
wire   [7:0] p_Result_6_i225_i_fu_2081_p4;
wire   [7:0] p_Result_4_i224_i_fu_2072_p4;
wire   [15:0] p_Result_13_fu_2090_p3;
wire   [16:0] zext_ln885_13_fu_2098_p1;
wire   [16:0] add_ln885_13_fu_2106_p2;
wire   [0:0] tmp_17_fu_2112_p3;
wire   [15:0] zext_ln1691_13_fu_2120_p1;
wire   [15:0] add_ln229_43_fu_2124_p2;
wire   [15:0] trunc_ln885_13_fu_2102_p1;
wire   [15:0] add_ln229_13_fu_2130_p2;
wire   [16:0] zext_ln559_13_fu_2136_p1;
wire   [7:0] p_Result_6_i228_i_fu_2158_p4;
wire   [7:0] p_Result_4_i227_i_fu_2149_p4;
wire   [15:0] p_Result_14_fu_2167_p3;
wire   [16:0] zext_ln885_14_fu_2183_p1;
wire   [16:0] add_ln885_14_fu_2191_p2;
wire   [0:0] tmp_19_fu_2197_p3;
wire   [15:0] zext_ln1691_14_fu_2205_p1;
wire   [15:0] add_ln229_44_fu_2209_p2;
wire   [15:0] trunc_ln885_14_fu_2187_p1;
wire   [15:0] add_ln229_14_fu_2215_p2;
wire   [16:0] zext_ln559_14_fu_2221_p1;
wire   [7:0] p_Result_6_i231_i_fu_2243_p4;
wire   [7:0] p_Result_4_i230_i_fu_2234_p4;
wire   [15:0] p_Result_15_fu_2252_p3;
wire   [16:0] zext_ln885_15_fu_2260_p1;
wire   [16:0] add_ln885_15_fu_2268_p2;
wire   [0:0] tmp_20_fu_2274_p3;
wire   [15:0] zext_ln1691_15_fu_2282_p1;
wire   [15:0] add_ln229_45_fu_2286_p2;
wire   [15:0] trunc_ln885_15_fu_2264_p1;
wire   [15:0] add_ln229_15_fu_2292_p2;
wire   [16:0] zext_ln559_15_fu_2298_p1;
wire   [7:0] p_Result_6_i234_i_fu_2320_p4;
wire   [7:0] p_Result_4_i233_i_fu_2311_p4;
wire   [15:0] p_Result_16_fu_2329_p3;
wire   [16:0] zext_ln885_16_fu_2344_p1;
wire   [16:0] add_ln885_16_fu_2352_p2;
wire   [0:0] tmp_21_fu_2358_p3;
wire   [15:0] zext_ln1691_16_fu_2366_p1;
wire   [15:0] add_ln229_46_fu_2370_p2;
wire   [15:0] trunc_ln885_16_fu_2348_p1;
wire   [15:0] add_ln229_16_fu_2376_p2;
wire   [16:0] zext_ln559_16_fu_2382_p1;
wire   [7:0] p_Result_6_i237_i_fu_2404_p4;
wire   [7:0] p_Result_4_i236_i_fu_2395_p4;
wire   [15:0] p_Result_17_fu_2413_p3;
wire   [16:0] zext_ln885_17_fu_2421_p1;
wire   [16:0] add_ln885_17_fu_2429_p2;
wire   [0:0] tmp_22_fu_2435_p3;
wire   [15:0] zext_ln1691_17_fu_2443_p1;
wire   [15:0] add_ln229_47_fu_2447_p2;
wire   [15:0] trunc_ln885_17_fu_2425_p1;
wire   [15:0] add_ln229_17_fu_2453_p2;
wire   [16:0] zext_ln559_17_fu_2459_p1;
wire   [7:0] p_Result_6_i240_i_fu_2481_p4;
wire   [7:0] p_Result_4_i239_i_fu_2472_p4;
wire   [15:0] p_Result_18_fu_2490_p3;
wire   [16:0] zext_ln885_18_fu_2505_p1;
wire   [16:0] add_ln885_18_fu_2513_p2;
wire   [0:0] tmp_23_fu_2519_p3;
wire   [15:0] zext_ln1691_18_fu_2527_p1;
wire   [15:0] add_ln229_48_fu_2531_p2;
wire   [15:0] trunc_ln885_18_fu_2509_p1;
wire   [15:0] add_ln229_18_fu_2537_p2;
wire   [16:0] zext_ln559_18_fu_2543_p1;
wire   [7:0] p_Result_6_i243_i_fu_2565_p4;
wire   [7:0] p_Result_4_i242_i_fu_2556_p4;
wire   [15:0] p_Result_19_fu_2574_p3;
wire   [16:0] zext_ln885_19_fu_2582_p1;
wire   [16:0] add_ln885_19_fu_2590_p2;
wire   [0:0] tmp_24_fu_2596_p3;
wire   [15:0] zext_ln1691_19_fu_2604_p1;
wire   [15:0] add_ln229_49_fu_2608_p2;
wire   [15:0] trunc_ln885_19_fu_2586_p1;
wire   [15:0] add_ln229_19_fu_2614_p2;
wire   [16:0] zext_ln559_19_fu_2620_p1;
wire   [7:0] p_Result_6_i246_i_fu_2642_p4;
wire   [7:0] p_Result_4_i245_i_fu_2633_p4;
wire   [15:0] p_Result_20_fu_2651_p3;
wire   [16:0] zext_ln885_20_fu_2666_p1;
wire   [16:0] add_ln885_20_fu_2674_p2;
wire   [0:0] tmp_25_fu_2680_p3;
wire   [15:0] zext_ln1691_20_fu_2688_p1;
wire   [15:0] add_ln229_50_fu_2692_p2;
wire   [15:0] trunc_ln885_20_fu_2670_p1;
wire   [15:0] add_ln229_20_fu_2698_p2;
wire   [16:0] zext_ln559_20_fu_2704_p1;
wire   [7:0] p_Result_6_i249_i_fu_2726_p4;
wire   [7:0] p_Result_4_i248_i_fu_2717_p4;
wire   [15:0] p_Result_21_fu_2735_p3;
wire   [16:0] zext_ln885_21_fu_2743_p1;
wire   [16:0] add_ln885_21_fu_2751_p2;
wire   [0:0] tmp_26_fu_2757_p3;
wire   [15:0] zext_ln1691_21_fu_2765_p1;
wire   [15:0] add_ln229_51_fu_2769_p2;
wire   [15:0] trunc_ln885_21_fu_2747_p1;
wire   [15:0] add_ln229_21_fu_2775_p2;
wire   [16:0] zext_ln559_21_fu_2781_p1;
wire   [7:0] p_Result_6_i252_i_fu_2803_p4;
wire   [7:0] p_Result_4_i251_i_fu_2794_p4;
wire   [15:0] p_Result_22_fu_2812_p3;
wire   [16:0] zext_ln885_22_fu_2827_p1;
wire   [16:0] add_ln885_22_fu_2835_p2;
wire   [0:0] tmp_27_fu_2841_p3;
wire   [15:0] zext_ln1691_22_fu_2849_p1;
wire   [15:0] add_ln229_52_fu_2853_p2;
wire   [15:0] trunc_ln885_22_fu_2831_p1;
wire   [15:0] add_ln229_22_fu_2859_p2;
wire   [16:0] zext_ln559_22_fu_2865_p1;
wire   [7:0] p_Result_6_i255_i_fu_2887_p4;
wire   [7:0] p_Result_4_i254_i_fu_2878_p4;
wire   [15:0] p_Result_23_fu_2896_p3;
wire   [16:0] zext_ln885_23_fu_2904_p1;
wire   [16:0] add_ln885_23_fu_2912_p2;
wire   [0:0] tmp_28_fu_2918_p3;
wire   [15:0] zext_ln1691_23_fu_2926_p1;
wire   [15:0] add_ln229_53_fu_2930_p2;
wire   [15:0] trunc_ln885_23_fu_2908_p1;
wire   [15:0] add_ln229_23_fu_2936_p2;
wire   [16:0] zext_ln559_23_fu_2942_p1;
wire   [7:0] p_Result_6_i258_i_fu_2964_p4;
wire   [7:0] p_Result_4_i257_i_fu_2955_p4;
wire   [15:0] p_Result_24_fu_2973_p3;
wire   [16:0] zext_ln885_24_fu_2988_p1;
wire   [16:0] add_ln885_24_fu_2996_p2;
wire   [0:0] tmp_29_fu_3002_p3;
wire   [15:0] zext_ln1691_24_fu_3010_p1;
wire   [15:0] add_ln229_54_fu_3014_p2;
wire   [15:0] trunc_ln885_24_fu_2992_p1;
wire   [15:0] add_ln229_24_fu_3020_p2;
wire   [16:0] zext_ln559_24_fu_3026_p1;
wire   [7:0] p_Result_6_i261_i_fu_3048_p4;
wire   [7:0] p_Result_4_i260_i_fu_3039_p4;
wire   [15:0] p_Result_25_fu_3057_p3;
wire   [16:0] zext_ln885_25_fu_3065_p1;
wire   [16:0] add_ln885_25_fu_3073_p2;
wire   [0:0] tmp_30_fu_3079_p3;
wire   [15:0] zext_ln1691_25_fu_3087_p1;
wire   [15:0] add_ln229_55_fu_3091_p2;
wire   [15:0] trunc_ln885_25_fu_3069_p1;
wire   [15:0] add_ln229_25_fu_3097_p2;
wire   [16:0] zext_ln559_25_fu_3103_p1;
wire   [7:0] p_Result_6_i264_i_fu_3125_p4;
wire   [7:0] p_Result_4_i263_i_fu_3116_p4;
wire   [15:0] p_Result_26_fu_3134_p3;
wire   [16:0] zext_ln885_26_fu_3149_p1;
wire   [16:0] add_ln885_26_fu_3157_p2;
wire   [0:0] tmp_31_fu_3163_p3;
wire   [15:0] zext_ln1691_26_fu_3171_p1;
wire   [15:0] add_ln229_56_fu_3175_p2;
wire   [15:0] trunc_ln885_26_fu_3153_p1;
wire   [15:0] add_ln229_26_fu_3181_p2;
wire   [16:0] zext_ln559_26_fu_3187_p1;
wire   [7:0] p_Result_6_i267_i_fu_3209_p4;
wire   [7:0] p_Result_4_i266_i_fu_3200_p4;
wire   [15:0] p_Result_27_fu_3218_p3;
wire   [16:0] zext_ln885_27_fu_3226_p1;
wire   [16:0] add_ln885_27_fu_3234_p2;
wire   [0:0] tmp_32_fu_3240_p3;
wire   [15:0] zext_ln1691_27_fu_3248_p1;
wire   [15:0] add_ln229_57_fu_3252_p2;
wire   [15:0] trunc_ln885_27_fu_3230_p1;
wire   [15:0] add_ln229_27_fu_3258_p2;
wire   [16:0] zext_ln559_27_fu_3264_p1;
wire   [7:0] p_Result_6_i270_i_fu_3286_p4;
wire   [7:0] p_Result_4_i269_i_fu_3277_p4;
wire   [15:0] p_Result_28_fu_3295_p3;
wire   [16:0] zext_ln885_28_fu_3310_p1;
wire   [16:0] add_ln885_28_fu_3318_p2;
wire   [0:0] tmp_33_fu_3324_p3;
wire   [15:0] zext_ln1691_28_fu_3332_p1;
wire   [15:0] add_ln229_58_fu_3336_p2;
wire   [15:0] trunc_ln885_28_fu_3314_p1;
wire   [15:0] add_ln229_28_fu_3342_p2;
wire   [16:0] zext_ln559_28_fu_3348_p1;
wire   [7:0] p_Result_6_i273_i_fu_3370_p4;
wire   [7:0] p_Result_4_i272_i_fu_3361_p4;
wire   [15:0] p_Result_29_fu_3379_p3;
wire   [16:0] zext_ln885_29_fu_3387_p1;
wire   [16:0] add_ln885_29_fu_3395_p2;
wire   [0:0] tmp_34_fu_3401_p3;
wire   [15:0] zext_ln1691_29_fu_3409_p1;
wire   [15:0] add_ln229_59_fu_3413_p2;
wire   [15:0] trunc_ln885_29_fu_3391_p1;
wire   [15:0] add_ln229_29_fu_3419_p2;
wire   [16:0] zext_ln559_29_fu_3425_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 cics_firstWord = 1'd1;
#0 cics_ip_sums_sum_V_0 = 17'd0;
#0 cics_ip_sums_sum_V_1 = 17'd0;
#0 cics_ip_sums_sum_V_2 = 17'd0;
#0 cics_ip_sums_sum_V_3 = 17'd0;
#0 cics_ip_sums_sum_V_4 = 17'd0;
#0 cics_ip_sums_sum_V_5 = 17'd0;
#0 cics_ip_sums_sum_V_6 = 17'd0;
#0 cics_ip_sums_sum_V_7 = 17'd0;
#0 cics_ip_sums_sum_V_8 = 17'd0;
#0 cics_ip_sums_sum_V_9 = 17'd0;
#0 cics_ip_sums_sum_V_10 = 17'd0;
#0 cics_ip_sums_sum_V_11 = 17'd0;
#0 cics_ip_sums_sum_V_12 = 17'd0;
#0 cics_ip_sums_sum_V_13 = 17'd0;
#0 cics_ip_sums_sum_V_14 = 17'd0;
#0 cics_ip_sums_sum_V_15 = 17'd0;
#0 cics_ip_sums_sum_V_16 = 17'd0;
#0 cics_ip_sums_sum_V_17 = 17'd0;
#0 cics_ip_sums_sum_V_18 = 17'd0;
#0 cics_ip_sums_sum_V_19 = 17'd0;
#0 cics_ip_sums_sum_V_20 = 17'd0;
#0 cics_ip_sums_sum_V_21 = 17'd0;
#0 cics_ip_sums_sum_V_22 = 17'd0;
#0 cics_ip_sums_sum_V_23 = 17'd0;
#0 cics_ip_sums_sum_V_24 = 17'd0;
#0 cics_ip_sums_sum_V_25 = 17'd0;
#0 cics_ip_sums_sum_V_26 = 17'd0;
#0 cics_ip_sums_sum_V_27 = 17'd0;
#0 cics_ip_sums_sum_V_28 = 17'd0;
#0 cics_ip_sums_sum_V_29 = 17'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_fu_3438_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord <= tmp_last_V_reg_4022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord_load_reg_4078 <= cics_firstWord;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_1_fu_3443_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_0 <= select_ln566_fu_3448_p3;
        cics_ip_sums_sum_V_1 <= select_ln566_1_fu_3455_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_6_fu_3538_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_10 <= select_ln566_10_fu_3543_p3;
        cics_ip_sums_sum_V_11 <= select_ln566_11_fu_3550_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_7_fu_3557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_12 <= select_ln566_12_fu_3562_p3;
        cics_ip_sums_sum_V_13 <= select_ln566_13_fu_3569_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_8_fu_3576_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_14 <= select_ln566_14_fu_3581_p3;
        cics_ip_sums_sum_V_15 <= select_ln566_15_fu_3588_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_9_fu_3595_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_16 <= select_ln566_16_fu_3600_p3;
        cics_ip_sums_sum_V_17 <= select_ln566_17_fu_3607_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_10_fu_3614_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_18 <= select_ln566_18_fu_3619_p3;
        cics_ip_sums_sum_V_19 <= select_ln566_19_fu_3626_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_2_fu_3462_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_2 <= select_ln566_2_fu_3467_p3;
        cics_ip_sums_sum_V_3 <= select_ln566_3_fu_3474_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_11_fu_3633_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_20 <= select_ln566_20_fu_3638_p3;
        cics_ip_sums_sum_V_21 <= select_ln566_21_fu_3645_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_12_fu_3652_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_22 <= select_ln566_22_fu_3657_p3;
        cics_ip_sums_sum_V_23 <= select_ln566_23_fu_3664_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_13_fu_3671_p2 == 1'd1) & (tmp_i_reg_3950 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_24 <= select_ln566_24_fu_3676_p3;
        cics_ip_sums_sum_V_25 <= select_ln566_25_fu_3683_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_14_fu_3690_p2 == 1'd1) & (tmp_i_reg_3950 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_26 <= select_ln566_26_fu_3695_p3;
        cics_ip_sums_sum_V_27 <= select_ln566_27_fu_3702_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln566_15_fu_3709_p2 == 1'd1) & (tmp_i_reg_3950 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_28 <= select_ln566_28_fu_3714_p3;
        cics_ip_sums_sum_V_29 <= select_ln566_29_fu_3721_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_3_fu_3481_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_4 <= select_ln566_4_fu_3486_p3;
        cics_ip_sums_sum_V_5 <= select_ln566_5_fu_3493_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_4_fu_3500_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_6 <= select_ln566_6_fu_3505_p3;
        cics_ip_sums_sum_V_7 <= select_ln566_7_fu_3512_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (or_ln566_5_fu_3519_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_8 <= select_ln566_8_fu_3524_p3;
        cics_ip_sums_sum_V_9 <= select_ln566_9_fu_3531_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_382_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_read_reg_3954 <= ipDataMetaFifo_dout;
        tmp_last_V_reg_4022 <= ipDataMetaFifo_dout[32'd576];
        trunc_ln173_reg_4073 <= trunc_ln173_fu_879_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln1072_10_reg_4132 <= select_ln1072_10_fu_1902_p3;
        select_ln1072_11_reg_4137 <= select_ln1072_11_fu_1979_p3;
        select_ln1072_12_reg_4142 <= select_ln1072_12_fu_2063_p3;
        select_ln1072_13_reg_4147 <= select_ln1072_13_fu_2140_p3;
        select_ln1072_14_reg_4152 <= select_ln1072_14_fu_2225_p3;
        select_ln1072_15_reg_4157 <= select_ln1072_15_fu_2302_p3;
        select_ln1072_16_reg_4162 <= select_ln1072_16_fu_2386_p3;
        select_ln1072_17_reg_4167 <= select_ln1072_17_fu_2463_p3;
        select_ln1072_18_reg_4172 <= select_ln1072_18_fu_2547_p3;
        select_ln1072_19_reg_4177 <= select_ln1072_19_fu_2624_p3;
        select_ln1072_1_reg_4087 <= select_ln1072_1_fu_1156_p3;
        select_ln1072_20_reg_4182 <= select_ln1072_20_fu_2708_p3;
        select_ln1072_21_reg_4187 <= select_ln1072_21_fu_2785_p3;
        select_ln1072_22_reg_4192 <= select_ln1072_22_fu_2869_p3;
        select_ln1072_23_reg_4197 <= select_ln1072_23_fu_2946_p3;
        select_ln1072_24_reg_4202 <= select_ln1072_24_fu_3030_p3;
        select_ln1072_25_reg_4207 <= select_ln1072_25_fu_3107_p3;
        select_ln1072_26_reg_4212 <= select_ln1072_26_fu_3191_p3;
        select_ln1072_27_reg_4217 <= select_ln1072_27_fu_3268_p3;
        select_ln1072_28_reg_4222 <= select_ln1072_28_fu_3352_p3;
        select_ln1072_29_reg_4227 <= select_ln1072_29_fu_3429_p3;
        select_ln1072_2_reg_4092 <= select_ln1072_2_fu_1249_p3;
        select_ln1072_3_reg_4097 <= select_ln1072_3_fu_1326_p3;
        select_ln1072_4_reg_4102 <= select_ln1072_4_fu_1410_p3;
        select_ln1072_5_reg_4107 <= select_ln1072_5_fu_1487_p3;
        select_ln1072_6_reg_4112 <= select_ln1072_6_fu_1580_p3;
        select_ln1072_7_reg_4117 <= select_ln1072_7_fu_1657_p3;
        select_ln1072_8_reg_4122 <= select_ln1072_8_fu_1741_p3;
        select_ln1072_9_reg_4127 <= select_ln1072_9_fu_1818_p3;
        select_ln1072_reg_4082 <= select_ln1072_fu_1079_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_3950 <= tmp_i_nbreadreq_fu_382_p3;
        tmp_i_reg_3950_pp0_iter1_reg <= tmp_i_reg_3950;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4 = 1'd1;
        end else begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_410;
        end
    end else begin
        ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_410;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4 = icmp_ln1072_fu_1030_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_421;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_421;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_434_p4 = select_ln1072_fu_1079_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_434_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_431;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4 = icmp_ln1072_5_fu_1853_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_571;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_571;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_584_p4 = select_ln1072_10_fu_1902_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_584_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_581;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_594_p4 = select_ln1072_11_fu_1979_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_594_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_591;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4 = icmp_ln1072_6_fu_2014_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_601;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_601;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_614_p4 = select_ln1072_12_fu_2063_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_614_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_611;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_624_p4 = select_ln1072_13_fu_2140_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_624_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_621;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4 = ipDataMetaFifo_read_reg_3954[32'd3];
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_631;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_631;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_644_p4 = select_ln1072_14_fu_2225_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_644_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_641;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_654_p4 = select_ln1072_15_fu_2302_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_654_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_651;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4 = icmp_ln1072_7_fu_2337_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_661;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_661;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_674_p4 = select_ln1072_16_fu_2386_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_674_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_671;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_684_p4 = select_ln1072_17_fu_2463_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_684_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_681;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4 = icmp_ln1072_8_fu_2498_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_691;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_691;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_704_p4 = select_ln1072_18_fu_2547_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_704_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_701;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_714_p4 = select_ln1072_19_fu_2624_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_714_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_711;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_444_p4 = select_ln1072_1_fu_1156_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_444_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_441;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4 = icmp_ln1072_9_fu_2659_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_721;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_721;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_734_p4 = select_ln1072_20_fu_2708_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_734_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_731;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_744_p4 = select_ln1072_21_fu_2785_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_744_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_741;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4 = icmp_ln1072_10_fu_2820_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_751;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_751;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_764_p4 = select_ln1072_22_fu_2869_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_764_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_761;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_774_p4 = select_ln1072_23_fu_2946_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_774_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_771;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4 = icmp_ln1072_11_fu_2981_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_781;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_781;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_794_p4 = select_ln1072_24_fu_3030_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_794_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_791;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_804_p4 = select_ln1072_25_fu_3107_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_804_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_801;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4 = icmp_ln1072_12_fu_3142_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_811;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_811;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_824_p4 = select_ln1072_26_fu_3191_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_824_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_821;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_834_p4 = select_ln1072_27_fu_3268_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_834_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_831;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4 = icmp_ln1072_13_fu_3303_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_841;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_841;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_854_p4 = select_ln1072_28_fu_3352_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_854_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_851;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_864_p4 = select_ln1072_29_fu_3429_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_864_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_861;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4 = icmp_ln1072_1_fu_1200_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_451;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_451;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_464_p4 = select_ln1072_2_fu_1249_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_464_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_461;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_474_p4 = select_ln1072_3_fu_1326_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_474_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_471;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4 = icmp_ln1072_2_fu_1361_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_481;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_481;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_494_p4 = select_ln1072_4_fu_1410_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_494_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_491;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_504_p4 = select_ln1072_5_fu_1487_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_504_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_501;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4 = icmp_ln1072_3_fu_1531_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_511;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_511;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_524_p4 = select_ln1072_6_fu_1580_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_524_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_521;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_534_p4 = select_ln1072_7_fu_1657_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_534_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_531;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3950 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_883_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_883_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4 = icmp_ln1072_4_fu_1692_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_541;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_541;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_554_p4 = select_ln1072_8_fu_1741_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_554_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_551;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3950 == 1'd1) & (cics_firstWord_load_load_fu_883_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_564_p4 = select_ln1072_9_fu_1818_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_564_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_561;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_3950 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataCheckFifo_blk_n = ipDataCheckFifo_full_n;
    end else begin
        ipDataCheckFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3950 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataCheckFifo_write = 1'b1;
    end else begin
        ipDataCheckFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_382_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_blk_n = ipDataMetaFifo_empty_n;
    end else begin
        ipDataMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_382_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ipDataMetaFifo_read = 1'b1;
    end else begin
        ipDataMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op591_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iph_subSumsFifoOut_blk_n = iph_subSumsFifoOut_full_n;
    end else begin
        iph_subSumsFifoOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op591_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iph_subSumsFifoOut_write = 1'b1;
    end else begin
        iph_subSumsFifoOut_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln229_10_fu_1892_p2 = (add_ln229_40_fu_1886_p2 + trunc_ln885_10_fu_1864_p1);

assign add_ln229_11_fu_1969_p2 = (add_ln229_41_fu_1963_p2 + trunc_ln885_11_fu_1941_p1);

assign add_ln229_12_fu_2053_p2 = (add_ln229_42_fu_2047_p2 + trunc_ln885_12_fu_2025_p1);

assign add_ln229_13_fu_2130_p2 = (add_ln229_43_fu_2124_p2 + trunc_ln885_13_fu_2102_p1);

assign add_ln229_14_fu_2215_p2 = (add_ln229_44_fu_2209_p2 + trunc_ln885_14_fu_2187_p1);

assign add_ln229_15_fu_2292_p2 = (add_ln229_45_fu_2286_p2 + trunc_ln885_15_fu_2264_p1);

assign add_ln229_16_fu_2376_p2 = (add_ln229_46_fu_2370_p2 + trunc_ln885_16_fu_2348_p1);

assign add_ln229_17_fu_2453_p2 = (add_ln229_47_fu_2447_p2 + trunc_ln885_17_fu_2425_p1);

assign add_ln229_18_fu_2537_p2 = (add_ln229_48_fu_2531_p2 + trunc_ln885_18_fu_2509_p1);

assign add_ln229_19_fu_2614_p2 = (add_ln229_49_fu_2608_p2 + trunc_ln885_19_fu_2586_p1);

assign add_ln229_1_fu_1146_p2 = (add_ln229_31_fu_1140_p2 + trunc_ln885_1_fu_1118_p1);

assign add_ln229_20_fu_2698_p2 = (add_ln229_50_fu_2692_p2 + trunc_ln885_20_fu_2670_p1);

assign add_ln229_21_fu_2775_p2 = (add_ln229_51_fu_2769_p2 + trunc_ln885_21_fu_2747_p1);

assign add_ln229_22_fu_2859_p2 = (add_ln229_52_fu_2853_p2 + trunc_ln885_22_fu_2831_p1);

assign add_ln229_23_fu_2936_p2 = (add_ln229_53_fu_2930_p2 + trunc_ln885_23_fu_2908_p1);

assign add_ln229_24_fu_3020_p2 = (add_ln229_54_fu_3014_p2 + trunc_ln885_24_fu_2992_p1);

assign add_ln229_25_fu_3097_p2 = (add_ln229_55_fu_3091_p2 + trunc_ln885_25_fu_3069_p1);

assign add_ln229_26_fu_3181_p2 = (add_ln229_56_fu_3175_p2 + trunc_ln885_26_fu_3153_p1);

assign add_ln229_27_fu_3258_p2 = (add_ln229_57_fu_3252_p2 + trunc_ln885_27_fu_3230_p1);

assign add_ln229_28_fu_3342_p2 = (add_ln229_58_fu_3336_p2 + trunc_ln885_28_fu_3314_p1);

assign add_ln229_29_fu_3419_p2 = (add_ln229_59_fu_3413_p2 + trunc_ln885_29_fu_3391_p1);

assign add_ln229_2_fu_1239_p2 = (add_ln229_32_fu_1233_p2 + trunc_ln885_2_fu_1211_p1);

assign add_ln229_30_fu_1063_p2 = (p_Result_s_fu_1022_p3 + zext_ln1691_fu_1059_p1);

assign add_ln229_31_fu_1140_p2 = (p_Result_1_fu_1106_p3 + zext_ln1691_1_fu_1136_p1);

assign add_ln229_32_fu_1233_p2 = (p_Result_2_fu_1183_p3 + zext_ln1691_2_fu_1229_p1);

assign add_ln229_33_fu_1310_p2 = (p_Result_3_fu_1276_p3 + zext_ln1691_3_fu_1306_p1);

assign add_ln229_34_fu_1394_p2 = (p_Result_4_fu_1353_p3 + zext_ln1691_4_fu_1390_p1);

assign add_ln229_35_fu_1471_p2 = (p_Result_5_fu_1437_p3 + zext_ln1691_5_fu_1467_p1);

assign add_ln229_36_fu_1564_p2 = (p_Result_6_fu_1514_p3 + zext_ln1691_6_fu_1560_p1);

assign add_ln229_37_fu_1641_p2 = (p_Result_7_fu_1607_p3 + zext_ln1691_7_fu_1637_p1);

assign add_ln229_38_fu_1725_p2 = (p_Result_8_fu_1684_p3 + zext_ln1691_8_fu_1721_p1);

assign add_ln229_39_fu_1802_p2 = (p_Result_9_fu_1768_p3 + zext_ln1691_9_fu_1798_p1);

assign add_ln229_3_fu_1316_p2 = (add_ln229_33_fu_1310_p2 + trunc_ln885_3_fu_1288_p1);

assign add_ln229_40_fu_1886_p2 = (p_Result_10_fu_1845_p3 + zext_ln1691_10_fu_1882_p1);

assign add_ln229_41_fu_1963_p2 = (p_Result_11_fu_1929_p3 + zext_ln1691_11_fu_1959_p1);

assign add_ln229_42_fu_2047_p2 = (p_Result_12_fu_2006_p3 + zext_ln1691_12_fu_2043_p1);

assign add_ln229_43_fu_2124_p2 = (p_Result_13_fu_2090_p3 + zext_ln1691_13_fu_2120_p1);

assign add_ln229_44_fu_2209_p2 = (p_Result_14_fu_2167_p3 + zext_ln1691_14_fu_2205_p1);

assign add_ln229_45_fu_2286_p2 = (p_Result_15_fu_2252_p3 + zext_ln1691_15_fu_2282_p1);

assign add_ln229_46_fu_2370_p2 = (p_Result_16_fu_2329_p3 + zext_ln1691_16_fu_2366_p1);

assign add_ln229_47_fu_2447_p2 = (p_Result_17_fu_2413_p3 + zext_ln1691_17_fu_2443_p1);

assign add_ln229_48_fu_2531_p2 = (p_Result_18_fu_2490_p3 + zext_ln1691_18_fu_2527_p1);

assign add_ln229_49_fu_2608_p2 = (p_Result_19_fu_2574_p3 + zext_ln1691_19_fu_2604_p1);

assign add_ln229_4_fu_1400_p2 = (add_ln229_34_fu_1394_p2 + trunc_ln885_4_fu_1372_p1);

assign add_ln229_50_fu_2692_p2 = (p_Result_20_fu_2651_p3 + zext_ln1691_20_fu_2688_p1);

assign add_ln229_51_fu_2769_p2 = (p_Result_21_fu_2735_p3 + zext_ln1691_21_fu_2765_p1);

assign add_ln229_52_fu_2853_p2 = (p_Result_22_fu_2812_p3 + zext_ln1691_22_fu_2849_p1);

assign add_ln229_53_fu_2930_p2 = (p_Result_23_fu_2896_p3 + zext_ln1691_23_fu_2926_p1);

assign add_ln229_54_fu_3014_p2 = (p_Result_24_fu_2973_p3 + zext_ln1691_24_fu_3010_p1);

assign add_ln229_55_fu_3091_p2 = (p_Result_25_fu_3057_p3 + zext_ln1691_25_fu_3087_p1);

assign add_ln229_56_fu_3175_p2 = (p_Result_26_fu_3134_p3 + zext_ln1691_26_fu_3171_p1);

assign add_ln229_57_fu_3252_p2 = (p_Result_27_fu_3218_p3 + zext_ln1691_27_fu_3248_p1);

assign add_ln229_58_fu_3336_p2 = (p_Result_28_fu_3295_p3 + zext_ln1691_28_fu_3332_p1);

assign add_ln229_59_fu_3413_p2 = (p_Result_29_fu_3379_p3 + zext_ln1691_29_fu_3409_p1);

assign add_ln229_5_fu_1477_p2 = (add_ln229_35_fu_1471_p2 + trunc_ln885_5_fu_1449_p1);

assign add_ln229_6_fu_1570_p2 = (add_ln229_36_fu_1564_p2 + trunc_ln885_6_fu_1542_p1);

assign add_ln229_7_fu_1647_p2 = (add_ln229_37_fu_1641_p2 + trunc_ln885_7_fu_1619_p1);

assign add_ln229_8_fu_1731_p2 = (add_ln229_38_fu_1725_p2 + trunc_ln885_8_fu_1703_p1);

assign add_ln229_9_fu_1808_p2 = (add_ln229_39_fu_1802_p2 + trunc_ln885_9_fu_1780_p1);

assign add_ln229_fu_1069_p2 = (add_ln229_30_fu_1063_p2 + trunc_ln885_fu_1041_p1);

assign add_ln885_10_fu_1868_p2 = (cics_ip_sums_sum_V_10 + zext_ln885_10_fu_1860_p1);

assign add_ln885_11_fu_1945_p2 = (cics_ip_sums_sum_V_11 + zext_ln885_11_fu_1937_p1);

assign add_ln885_12_fu_2029_p2 = (cics_ip_sums_sum_V_12 + zext_ln885_12_fu_2021_p1);

assign add_ln885_13_fu_2106_p2 = (cics_ip_sums_sum_V_13 + zext_ln885_13_fu_2098_p1);

assign add_ln885_14_fu_2191_p2 = (cics_ip_sums_sum_V_14 + zext_ln885_14_fu_2183_p1);

assign add_ln885_15_fu_2268_p2 = (cics_ip_sums_sum_V_15 + zext_ln885_15_fu_2260_p1);

assign add_ln885_16_fu_2352_p2 = (cics_ip_sums_sum_V_16 + zext_ln885_16_fu_2344_p1);

assign add_ln885_17_fu_2429_p2 = (cics_ip_sums_sum_V_17 + zext_ln885_17_fu_2421_p1);

assign add_ln885_18_fu_2513_p2 = (cics_ip_sums_sum_V_18 + zext_ln885_18_fu_2505_p1);

assign add_ln885_19_fu_2590_p2 = (cics_ip_sums_sum_V_19 + zext_ln885_19_fu_2582_p1);

assign add_ln885_1_fu_1122_p2 = (cics_ip_sums_sum_V_1 + zext_ln885_1_fu_1114_p1);

assign add_ln885_20_fu_2674_p2 = (cics_ip_sums_sum_V_20 + zext_ln885_20_fu_2666_p1);

assign add_ln885_21_fu_2751_p2 = (cics_ip_sums_sum_V_21 + zext_ln885_21_fu_2743_p1);

assign add_ln885_22_fu_2835_p2 = (cics_ip_sums_sum_V_22 + zext_ln885_22_fu_2827_p1);

assign add_ln885_23_fu_2912_p2 = (cics_ip_sums_sum_V_23 + zext_ln885_23_fu_2904_p1);

assign add_ln885_24_fu_2996_p2 = (cics_ip_sums_sum_V_24 + zext_ln885_24_fu_2988_p1);

assign add_ln885_25_fu_3073_p2 = (cics_ip_sums_sum_V_25 + zext_ln885_25_fu_3065_p1);

assign add_ln885_26_fu_3157_p2 = (cics_ip_sums_sum_V_26 + zext_ln885_26_fu_3149_p1);

assign add_ln885_27_fu_3234_p2 = (cics_ip_sums_sum_V_27 + zext_ln885_27_fu_3226_p1);

assign add_ln885_28_fu_3318_p2 = (cics_ip_sums_sum_V_28 + zext_ln885_28_fu_3310_p1);

assign add_ln885_29_fu_3395_p2 = (cics_ip_sums_sum_V_29 + zext_ln885_29_fu_3387_p1);

assign add_ln885_2_fu_1215_p2 = (cics_ip_sums_sum_V_2 + zext_ln885_2_fu_1207_p1);

assign add_ln885_3_fu_1292_p2 = (cics_ip_sums_sum_V_3 + zext_ln885_3_fu_1284_p1);

assign add_ln885_4_fu_1376_p2 = (cics_ip_sums_sum_V_4 + zext_ln885_4_fu_1368_p1);

assign add_ln885_5_fu_1453_p2 = (cics_ip_sums_sum_V_5 + zext_ln885_5_fu_1445_p1);

assign add_ln885_6_fu_1546_p2 = (cics_ip_sums_sum_V_6 + zext_ln885_6_fu_1538_p1);

assign add_ln885_7_fu_1623_p2 = (cics_ip_sums_sum_V_7 + zext_ln885_7_fu_1615_p1);

assign add_ln885_8_fu_1707_p2 = (cics_ip_sums_sum_V_8 + zext_ln885_8_fu_1699_p1);

assign add_ln885_9_fu_1784_p2 = (cics_ip_sums_sum_V_9 + zext_ln885_9_fu_1776_p1);

assign add_ln885_fu_1045_p2 = (cics_ip_sums_sum_V_0 + zext_ln885_fu_1037_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op591_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_3950 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_382_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op591_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_3950 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_382_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op591_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_3950 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_382_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_382_p3 == 1'd1) & (ipDataMetaFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_i_reg_3950 == 1'd1) & (ipDataCheckFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op591_write_state3 == 1'b1) & (iph_subSumsFifoOut_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_410 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_421 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_431 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_571 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_581 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_591 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_611 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_621 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_631 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_641 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_651 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_661 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_671 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_681 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_691 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_701 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_711 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_441 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_721 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_731 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_741 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_751 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_761 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_771 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_781 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_791 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_801 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_811 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_821 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_831 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_841 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_851 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_861 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_451 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_461 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_471 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_481 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_491 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_501 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_511 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_521 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_531 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_541 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_551 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_561 = 'bx;

always @ (*) begin
    ap_predicate_op591_write_state3 = ((cics_firstWord_load_reg_4078 == 1'd1) & (tmp_i_reg_3950_pp0_iter1_reg == 1'd1));
end

assign cics_firstWord_load_load_fu_883_p1 = cics_firstWord;

assign icmp_ln1072_10_fu_2820_p2 = ((trunc_ln674_fu_1007_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln1072_11_fu_2981_p2 = ((trunc_ln674_fu_1007_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln1072_12_fu_3142_p2 = ((trunc_ln674_fu_1007_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln1072_13_fu_3303_p2 = ((trunc_ln674_fu_1007_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln1072_1_fu_1200_p2 = ((tmp_4_fu_1191_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1072_2_fu_1361_p2 = ((trunc_ln674_fu_1007_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln1072_3_fu_1531_p2 = ((tmp_9_fu_1522_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1072_4_fu_1692_p2 = ((trunc_ln674_fu_1007_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln1072_5_fu_1853_p2 = ((trunc_ln674_fu_1007_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln1072_6_fu_2014_p2 = ((trunc_ln674_fu_1007_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln1072_7_fu_2337_p2 = ((trunc_ln674_fu_1007_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln1072_8_fu_2498_p2 = ((trunc_ln674_fu_1007_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln1072_9_fu_2659_p2 = ((trunc_ln674_fu_1007_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln1072_fu_1030_p2 = ((trunc_ln674_fu_1007_p1 != 4'd0) ? 1'b1 : 1'b0);

assign ipDataCheckFifo_din = trunc_ln173_reg_4073;

assign iph_subSumsFifoOut_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{34'd0}, {select_ln1072_29_reg_4227}}}, {select_ln1072_28_reg_4222}}}, {select_ln1072_27_reg_4217}}}, {select_ln1072_26_reg_4212}}}, {select_ln1072_25_reg_4207}}}, {select_ln1072_24_reg_4202}}}, {select_ln1072_23_reg_4197}}}, {select_ln1072_22_reg_4192}}}, {select_ln1072_21_reg_4187}}}, {select_ln1072_20_reg_4182}}}, {select_ln1072_19_reg_4177}}}, {select_ln1072_18_reg_4172}}}, {select_ln1072_17_reg_4167}}}, {select_ln1072_16_reg_4162}}}, {select_ln1072_15_reg_4157}}}, {select_ln1072_14_reg_4152}}}, {select_ln1072_13_reg_4147}}}, {select_ln1072_12_reg_4142}}}, {select_ln1072_11_reg_4137}}}, {select_ln1072_10_reg_4132}}}, {select_ln1072_9_reg_4127}}}, {select_ln1072_8_reg_4122}}}, {select_ln1072_7_reg_4117}}}, {select_ln1072_6_reg_4112}}}, {select_ln1072_5_reg_4107}}}, {select_ln1072_4_reg_4102}}}, {select_ln1072_3_reg_4097}}}, {select_ln1072_2_reg_4092}}}, {select_ln1072_1_reg_4087}}}, {select_ln1072_reg_4082}};

assign or_ln566_10_fu_3614_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4);

assign or_ln566_11_fu_3633_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4);

assign or_ln566_12_fu_3652_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4);

assign or_ln566_13_fu_3671_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4);

assign or_ln566_14_fu_3690_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4);

assign or_ln566_15_fu_3709_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4);

assign or_ln566_1_fu_3443_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4);

assign or_ln566_2_fu_3462_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4);

assign or_ln566_3_fu_3481_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4);

assign or_ln566_4_fu_3500_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4);

assign or_ln566_5_fu_3519_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4);

assign or_ln566_6_fu_3538_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4);

assign or_ln566_7_fu_3557_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4);

assign or_ln566_8_fu_3576_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4);

assign or_ln566_9_fu_3595_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4);

assign or_ln566_fu_3438_p2 = (tmp_last_V_reg_4022 | ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4);

assign p_Result_10_fu_1845_p3 = {{p_Result_6_i216_i_fu_1836_p4}, {p_Result_4_i215_i_fu_1827_p4}};

assign p_Result_11_fu_1929_p3 = {{p_Result_6_i219_i_fu_1920_p4}, {p_Result_4_i218_i_fu_1911_p4}};

assign p_Result_12_fu_2006_p3 = {{p_Result_6_i222_i_fu_1997_p4}, {p_Result_4_i221_i_fu_1988_p4}};

assign p_Result_13_fu_2090_p3 = {{p_Result_6_i225_i_fu_2081_p4}, {p_Result_4_i224_i_fu_2072_p4}};

assign p_Result_14_fu_2167_p3 = {{p_Result_6_i228_i_fu_2158_p4}, {p_Result_4_i227_i_fu_2149_p4}};

assign p_Result_15_fu_2252_p3 = {{p_Result_6_i231_i_fu_2243_p4}, {p_Result_4_i230_i_fu_2234_p4}};

assign p_Result_16_fu_2329_p3 = {{p_Result_6_i234_i_fu_2320_p4}, {p_Result_4_i233_i_fu_2311_p4}};

assign p_Result_17_fu_2413_p3 = {{p_Result_6_i237_i_fu_2404_p4}, {p_Result_4_i236_i_fu_2395_p4}};

assign p_Result_18_fu_2490_p3 = {{p_Result_6_i240_i_fu_2481_p4}, {p_Result_4_i239_i_fu_2472_p4}};

assign p_Result_19_fu_2574_p3 = {{p_Result_6_i243_i_fu_2565_p4}, {p_Result_4_i242_i_fu_2556_p4}};

assign p_Result_1_fu_1106_p3 = {{p_Result_6_i189_i_fu_1097_p4}, {p_Result_4_i188_i_fu_1088_p4}};

assign p_Result_20_fu_2651_p3 = {{p_Result_6_i246_i_fu_2642_p4}, {p_Result_4_i245_i_fu_2633_p4}};

assign p_Result_21_fu_2735_p3 = {{p_Result_6_i249_i_fu_2726_p4}, {p_Result_4_i248_i_fu_2717_p4}};

assign p_Result_22_fu_2812_p3 = {{p_Result_6_i252_i_fu_2803_p4}, {p_Result_4_i251_i_fu_2794_p4}};

assign p_Result_23_fu_2896_p3 = {{p_Result_6_i255_i_fu_2887_p4}, {p_Result_4_i254_i_fu_2878_p4}};

assign p_Result_24_fu_2973_p3 = {{p_Result_6_i258_i_fu_2964_p4}, {p_Result_4_i257_i_fu_2955_p4}};

assign p_Result_25_fu_3057_p3 = {{p_Result_6_i261_i_fu_3048_p4}, {p_Result_4_i260_i_fu_3039_p4}};

assign p_Result_26_fu_3134_p3 = {{p_Result_6_i264_i_fu_3125_p4}, {p_Result_4_i263_i_fu_3116_p4}};

assign p_Result_27_fu_3218_p3 = {{p_Result_6_i267_i_fu_3209_p4}, {p_Result_4_i266_i_fu_3200_p4}};

assign p_Result_28_fu_3295_p3 = {{p_Result_6_i270_i_fu_3286_p4}, {p_Result_4_i269_i_fu_3277_p4}};

assign p_Result_29_fu_3379_p3 = {{p_Result_6_i273_i_fu_3370_p4}, {p_Result_4_i272_i_fu_3361_p4}};

assign p_Result_2_fu_1183_p3 = {{p_Result_6_i192_i_fu_1174_p4}, {p_Result_4_i191_i_fu_1165_p4}};

assign p_Result_3_fu_1276_p3 = {{p_Result_6_i195_i_fu_1267_p4}, {p_Result_4_i194_i_fu_1258_p4}};

assign p_Result_4_fu_1353_p3 = {{p_Result_6_i198_i_fu_1344_p4}, {p_Result_4_i197_i_fu_1335_p4}};

assign p_Result_4_i188_i_fu_1088_p4 = {{ipDataMetaFifo_read_reg_3954[31:24]}};

assign p_Result_4_i191_i_fu_1165_p4 = {{ipDataMetaFifo_read_reg_3954[47:40]}};

assign p_Result_4_i194_i_fu_1258_p4 = {{ipDataMetaFifo_read_reg_3954[63:56]}};

assign p_Result_4_i197_i_fu_1335_p4 = {{ipDataMetaFifo_read_reg_3954[79:72]}};

assign p_Result_4_i200_i_fu_1419_p4 = {{ipDataMetaFifo_read_reg_3954[95:88]}};

assign p_Result_4_i203_i_fu_1496_p4 = {{ipDataMetaFifo_read_reg_3954[111:104]}};

assign p_Result_4_i206_i_fu_1589_p4 = {{ipDataMetaFifo_read_reg_3954[127:120]}};

assign p_Result_4_i209_i_fu_1666_p4 = {{ipDataMetaFifo_read_reg_3954[143:136]}};

assign p_Result_4_i212_i_fu_1750_p4 = {{ipDataMetaFifo_read_reg_3954[159:152]}};

assign p_Result_4_i215_i_fu_1827_p4 = {{ipDataMetaFifo_read_reg_3954[175:168]}};

assign p_Result_4_i218_i_fu_1911_p4 = {{ipDataMetaFifo_read_reg_3954[191:184]}};

assign p_Result_4_i221_i_fu_1988_p4 = {{ipDataMetaFifo_read_reg_3954[207:200]}};

assign p_Result_4_i224_i_fu_2072_p4 = {{ipDataMetaFifo_read_reg_3954[223:216]}};

assign p_Result_4_i227_i_fu_2149_p4 = {{ipDataMetaFifo_read_reg_3954[239:232]}};

assign p_Result_4_i230_i_fu_2234_p4 = {{ipDataMetaFifo_read_reg_3954[255:248]}};

assign p_Result_4_i233_i_fu_2311_p4 = {{ipDataMetaFifo_read_reg_3954[271:264]}};

assign p_Result_4_i236_i_fu_2395_p4 = {{ipDataMetaFifo_read_reg_3954[287:280]}};

assign p_Result_4_i239_i_fu_2472_p4 = {{ipDataMetaFifo_read_reg_3954[303:296]}};

assign p_Result_4_i242_i_fu_2556_p4 = {{ipDataMetaFifo_read_reg_3954[319:312]}};

assign p_Result_4_i245_i_fu_2633_p4 = {{ipDataMetaFifo_read_reg_3954[335:328]}};

assign p_Result_4_i248_i_fu_2717_p4 = {{ipDataMetaFifo_read_reg_3954[351:344]}};

assign p_Result_4_i251_i_fu_2794_p4 = {{ipDataMetaFifo_read_reg_3954[367:360]}};

assign p_Result_4_i254_i_fu_2878_p4 = {{ipDataMetaFifo_read_reg_3954[383:376]}};

assign p_Result_4_i257_i_fu_2955_p4 = {{ipDataMetaFifo_read_reg_3954[399:392]}};

assign p_Result_4_i260_i_fu_3039_p4 = {{ipDataMetaFifo_read_reg_3954[415:408]}};

assign p_Result_4_i263_i_fu_3116_p4 = {{ipDataMetaFifo_read_reg_3954[431:424]}};

assign p_Result_4_i266_i_fu_3200_p4 = {{ipDataMetaFifo_read_reg_3954[447:440]}};

assign p_Result_4_i269_i_fu_3277_p4 = {{ipDataMetaFifo_read_reg_3954[463:456]}};

assign p_Result_4_i272_i_fu_3361_p4 = {{ipDataMetaFifo_read_reg_3954[479:472]}};

assign p_Result_4_i_i_fu_1010_p4 = {{ipDataMetaFifo_read_reg_3954[15:8]}};

assign p_Result_5_fu_1437_p3 = {{p_Result_6_i201_i_fu_1428_p4}, {p_Result_4_i200_i_fu_1419_p4}};

assign p_Result_6_fu_1514_p3 = {{p_Result_6_i204_i_fu_1505_p4}, {p_Result_4_i203_i_fu_1496_p4}};

assign p_Result_6_i189_i_fu_1097_p4 = {{ipDataMetaFifo_read_reg_3954[23:16]}};

assign p_Result_6_i192_i_fu_1174_p4 = {{ipDataMetaFifo_read_reg_3954[39:32]}};

assign p_Result_6_i195_i_fu_1267_p4 = {{ipDataMetaFifo_read_reg_3954[55:48]}};

assign p_Result_6_i198_i_fu_1344_p4 = {{ipDataMetaFifo_read_reg_3954[71:64]}};

assign p_Result_6_i201_i_fu_1428_p4 = {{ipDataMetaFifo_read_reg_3954[87:80]}};

assign p_Result_6_i204_i_fu_1505_p4 = {{ipDataMetaFifo_read_reg_3954[103:96]}};

assign p_Result_6_i207_i_fu_1598_p4 = {{ipDataMetaFifo_read_reg_3954[119:112]}};

assign p_Result_6_i210_i_fu_1675_p4 = {{ipDataMetaFifo_read_reg_3954[135:128]}};

assign p_Result_6_i213_i_fu_1759_p4 = {{ipDataMetaFifo_read_reg_3954[151:144]}};

assign p_Result_6_i216_i_fu_1836_p4 = {{ipDataMetaFifo_read_reg_3954[167:160]}};

assign p_Result_6_i219_i_fu_1920_p4 = {{ipDataMetaFifo_read_reg_3954[183:176]}};

assign p_Result_6_i222_i_fu_1997_p4 = {{ipDataMetaFifo_read_reg_3954[199:192]}};

assign p_Result_6_i225_i_fu_2081_p4 = {{ipDataMetaFifo_read_reg_3954[215:208]}};

assign p_Result_6_i228_i_fu_2158_p4 = {{ipDataMetaFifo_read_reg_3954[231:224]}};

assign p_Result_6_i231_i_fu_2243_p4 = {{ipDataMetaFifo_read_reg_3954[247:240]}};

assign p_Result_6_i234_i_fu_2320_p4 = {{ipDataMetaFifo_read_reg_3954[263:256]}};

assign p_Result_6_i237_i_fu_2404_p4 = {{ipDataMetaFifo_read_reg_3954[279:272]}};

assign p_Result_6_i240_i_fu_2481_p4 = {{ipDataMetaFifo_read_reg_3954[295:288]}};

assign p_Result_6_i243_i_fu_2565_p4 = {{ipDataMetaFifo_read_reg_3954[311:304]}};

assign p_Result_6_i246_i_fu_2642_p4 = {{ipDataMetaFifo_read_reg_3954[327:320]}};

assign p_Result_6_i249_i_fu_2726_p4 = {{ipDataMetaFifo_read_reg_3954[343:336]}};

assign p_Result_6_i252_i_fu_2803_p4 = {{ipDataMetaFifo_read_reg_3954[359:352]}};

assign p_Result_6_i255_i_fu_2887_p4 = {{ipDataMetaFifo_read_reg_3954[375:368]}};

assign p_Result_6_i258_i_fu_2964_p4 = {{ipDataMetaFifo_read_reg_3954[391:384]}};

assign p_Result_6_i261_i_fu_3048_p4 = {{ipDataMetaFifo_read_reg_3954[407:400]}};

assign p_Result_6_i264_i_fu_3125_p4 = {{ipDataMetaFifo_read_reg_3954[423:416]}};

assign p_Result_6_i267_i_fu_3209_p4 = {{ipDataMetaFifo_read_reg_3954[439:432]}};

assign p_Result_6_i270_i_fu_3286_p4 = {{ipDataMetaFifo_read_reg_3954[455:448]}};

assign p_Result_6_i273_i_fu_3370_p4 = {{ipDataMetaFifo_read_reg_3954[471:464]}};

assign p_Result_7_fu_1607_p3 = {{p_Result_6_i207_i_fu_1598_p4}, {p_Result_4_i206_i_fu_1589_p4}};

assign p_Result_8_fu_1684_p3 = {{p_Result_6_i210_i_fu_1675_p4}, {p_Result_4_i209_i_fu_1666_p4}};

assign p_Result_9_fu_1768_p3 = {{p_Result_6_i213_i_fu_1759_p4}, {p_Result_4_i212_i_fu_1750_p4}};

assign p_Result_s_fu_1022_p3 = {{trunc_ln674_1_fu_1019_p1}, {p_Result_4_i_i_fu_1010_p4}};

assign select_ln1072_10_fu_1902_p3 = ((icmp_ln1072_5_fu_1853_p2[0:0] == 1'b1) ? zext_ln559_10_fu_1898_p1 : cics_ip_sums_sum_V_10);

assign select_ln1072_11_fu_1979_p3 = ((icmp_ln1072_5_fu_1853_p2[0:0] == 1'b1) ? zext_ln559_11_fu_1975_p1 : cics_ip_sums_sum_V_11);

assign select_ln1072_12_fu_2063_p3 = ((icmp_ln1072_6_fu_2014_p2[0:0] == 1'b1) ? zext_ln559_12_fu_2059_p1 : cics_ip_sums_sum_V_12);

assign select_ln1072_13_fu_2140_p3 = ((icmp_ln1072_6_fu_2014_p2[0:0] == 1'b1) ? zext_ln559_13_fu_2136_p1 : cics_ip_sums_sum_V_13);

assign select_ln1072_14_fu_2225_p3 = ((tmp_18_fu_2175_p3[0:0] == 1'b1) ? zext_ln559_14_fu_2221_p1 : cics_ip_sums_sum_V_14);

assign select_ln1072_15_fu_2302_p3 = ((tmp_18_fu_2175_p3[0:0] == 1'b1) ? zext_ln559_15_fu_2298_p1 : cics_ip_sums_sum_V_15);

assign select_ln1072_16_fu_2386_p3 = ((icmp_ln1072_7_fu_2337_p2[0:0] == 1'b1) ? zext_ln559_16_fu_2382_p1 : cics_ip_sums_sum_V_16);

assign select_ln1072_17_fu_2463_p3 = ((icmp_ln1072_7_fu_2337_p2[0:0] == 1'b1) ? zext_ln559_17_fu_2459_p1 : cics_ip_sums_sum_V_17);

assign select_ln1072_18_fu_2547_p3 = ((icmp_ln1072_8_fu_2498_p2[0:0] == 1'b1) ? zext_ln559_18_fu_2543_p1 : cics_ip_sums_sum_V_18);

assign select_ln1072_19_fu_2624_p3 = ((icmp_ln1072_8_fu_2498_p2[0:0] == 1'b1) ? zext_ln559_19_fu_2620_p1 : cics_ip_sums_sum_V_19);

assign select_ln1072_1_fu_1156_p3 = ((icmp_ln1072_fu_1030_p2[0:0] == 1'b1) ? zext_ln559_1_fu_1152_p1 : cics_ip_sums_sum_V_1);

assign select_ln1072_20_fu_2708_p3 = ((icmp_ln1072_9_fu_2659_p2[0:0] == 1'b1) ? zext_ln559_20_fu_2704_p1 : cics_ip_sums_sum_V_20);

assign select_ln1072_21_fu_2785_p3 = ((icmp_ln1072_9_fu_2659_p2[0:0] == 1'b1) ? zext_ln559_21_fu_2781_p1 : cics_ip_sums_sum_V_21);

assign select_ln1072_22_fu_2869_p3 = ((icmp_ln1072_10_fu_2820_p2[0:0] == 1'b1) ? zext_ln559_22_fu_2865_p1 : cics_ip_sums_sum_V_22);

assign select_ln1072_23_fu_2946_p3 = ((icmp_ln1072_10_fu_2820_p2[0:0] == 1'b1) ? zext_ln559_23_fu_2942_p1 : cics_ip_sums_sum_V_23);

assign select_ln1072_24_fu_3030_p3 = ((icmp_ln1072_11_fu_2981_p2[0:0] == 1'b1) ? zext_ln559_24_fu_3026_p1 : cics_ip_sums_sum_V_24);

assign select_ln1072_25_fu_3107_p3 = ((icmp_ln1072_11_fu_2981_p2[0:0] == 1'b1) ? zext_ln559_25_fu_3103_p1 : cics_ip_sums_sum_V_25);

assign select_ln1072_26_fu_3191_p3 = ((icmp_ln1072_12_fu_3142_p2[0:0] == 1'b1) ? zext_ln559_26_fu_3187_p1 : cics_ip_sums_sum_V_26);

assign select_ln1072_27_fu_3268_p3 = ((icmp_ln1072_12_fu_3142_p2[0:0] == 1'b1) ? zext_ln559_27_fu_3264_p1 : cics_ip_sums_sum_V_27);

assign select_ln1072_28_fu_3352_p3 = ((icmp_ln1072_13_fu_3303_p2[0:0] == 1'b1) ? zext_ln559_28_fu_3348_p1 : cics_ip_sums_sum_V_28);

assign select_ln1072_29_fu_3429_p3 = ((icmp_ln1072_13_fu_3303_p2[0:0] == 1'b1) ? zext_ln559_29_fu_3425_p1 : cics_ip_sums_sum_V_29);

assign select_ln1072_2_fu_1249_p3 = ((icmp_ln1072_1_fu_1200_p2[0:0] == 1'b1) ? zext_ln559_2_fu_1245_p1 : cics_ip_sums_sum_V_2);

assign select_ln1072_3_fu_1326_p3 = ((icmp_ln1072_1_fu_1200_p2[0:0] == 1'b1) ? zext_ln559_3_fu_1322_p1 : cics_ip_sums_sum_V_3);

assign select_ln1072_4_fu_1410_p3 = ((icmp_ln1072_2_fu_1361_p2[0:0] == 1'b1) ? zext_ln559_4_fu_1406_p1 : cics_ip_sums_sum_V_4);

assign select_ln1072_5_fu_1487_p3 = ((icmp_ln1072_2_fu_1361_p2[0:0] == 1'b1) ? zext_ln559_5_fu_1483_p1 : cics_ip_sums_sum_V_5);

assign select_ln1072_6_fu_1580_p3 = ((icmp_ln1072_3_fu_1531_p2[0:0] == 1'b1) ? zext_ln559_6_fu_1576_p1 : cics_ip_sums_sum_V_6);

assign select_ln1072_7_fu_1657_p3 = ((icmp_ln1072_3_fu_1531_p2[0:0] == 1'b1) ? zext_ln559_7_fu_1653_p1 : cics_ip_sums_sum_V_7);

assign select_ln1072_8_fu_1741_p3 = ((icmp_ln1072_4_fu_1692_p2[0:0] == 1'b1) ? zext_ln559_8_fu_1737_p1 : cics_ip_sums_sum_V_8);

assign select_ln1072_9_fu_1818_p3 = ((icmp_ln1072_4_fu_1692_p2[0:0] == 1'b1) ? zext_ln559_9_fu_1814_p1 : cics_ip_sums_sum_V_9);

assign select_ln1072_fu_1079_p3 = ((icmp_ln1072_fu_1030_p2[0:0] == 1'b1) ? zext_ln559_fu_1075_p1 : cics_ip_sums_sum_V_0);

assign select_ln566_10_fu_3543_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_584_p4);

assign select_ln566_11_fu_3550_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_594_p4);

assign select_ln566_12_fu_3562_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_614_p4);

assign select_ln566_13_fu_3569_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_624_p4);

assign select_ln566_14_fu_3581_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_644_p4);

assign select_ln566_15_fu_3588_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_654_p4);

assign select_ln566_16_fu_3600_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_674_p4);

assign select_ln566_17_fu_3607_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_684_p4);

assign select_ln566_18_fu_3619_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_704_p4);

assign select_ln566_19_fu_3626_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_714_p4);

assign select_ln566_1_fu_3455_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_444_p4);

assign select_ln566_20_fu_3638_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_734_p4);

assign select_ln566_21_fu_3645_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_744_p4);

assign select_ln566_22_fu_3657_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_764_p4);

assign select_ln566_23_fu_3664_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_774_p4);

assign select_ln566_24_fu_3676_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_794_p4);

assign select_ln566_25_fu_3683_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_804_p4);

assign select_ln566_26_fu_3695_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_824_p4);

assign select_ln566_27_fu_3702_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_834_p4);

assign select_ln566_28_fu_3714_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_854_p4);

assign select_ln566_29_fu_3721_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_864_p4);

assign select_ln566_2_fu_3467_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_464_p4);

assign select_ln566_3_fu_3474_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_474_p4);

assign select_ln566_4_fu_3486_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_494_p4);

assign select_ln566_5_fu_3493_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_504_p4);

assign select_ln566_6_fu_3505_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_524_p4);

assign select_ln566_7_fu_3512_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_534_p4);

assign select_ln566_8_fu_3524_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_554_p4);

assign select_ln566_9_fu_3531_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_564_p4);

assign select_ln566_fu_3448_p3 = ((tmp_last_V_reg_4022[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_434_p4);

assign tmp_10_fu_1552_p3 = add_ln885_6_fu_1546_p2[32'd16];

assign tmp_11_fu_1629_p3 = add_ln885_7_fu_1623_p2[32'd16];

assign tmp_12_fu_1713_p3 = add_ln885_8_fu_1707_p2[32'd16];

assign tmp_13_fu_1790_p3 = add_ln885_9_fu_1784_p2[32'd16];

assign tmp_14_fu_1874_p3 = add_ln885_10_fu_1868_p2[32'd16];

assign tmp_15_fu_1951_p3 = add_ln885_11_fu_1945_p2[32'd16];

assign tmp_16_fu_2035_p3 = add_ln885_12_fu_2029_p2[32'd16];

assign tmp_17_fu_2112_p3 = add_ln885_13_fu_2106_p2[32'd16];

assign tmp_18_fu_2175_p3 = ipDataMetaFifo_read_reg_3954[32'd3];

assign tmp_19_fu_2197_p3 = add_ln885_14_fu_2191_p2[32'd16];

assign tmp_20_fu_2274_p3 = add_ln885_15_fu_2268_p2[32'd16];

assign tmp_21_fu_2358_p3 = add_ln885_16_fu_2352_p2[32'd16];

assign tmp_22_fu_2435_p3 = add_ln885_17_fu_2429_p2[32'd16];

assign tmp_23_fu_2519_p3 = add_ln885_18_fu_2513_p2[32'd16];

assign tmp_24_fu_2596_p3 = add_ln885_19_fu_2590_p2[32'd16];

assign tmp_25_fu_2680_p3 = add_ln885_20_fu_2674_p2[32'd16];

assign tmp_26_fu_2757_p3 = add_ln885_21_fu_2751_p2[32'd16];

assign tmp_27_fu_2841_p3 = add_ln885_22_fu_2835_p2[32'd16];

assign tmp_28_fu_2918_p3 = add_ln885_23_fu_2912_p2[32'd16];

assign tmp_29_fu_3002_p3 = add_ln885_24_fu_2996_p2[32'd16];

assign tmp_30_fu_3079_p3 = add_ln885_25_fu_3073_p2[32'd16];

assign tmp_31_fu_3163_p3 = add_ln885_26_fu_3157_p2[32'd16];

assign tmp_32_fu_3240_p3 = add_ln885_27_fu_3234_p2[32'd16];

assign tmp_33_fu_3324_p3 = add_ln885_28_fu_3318_p2[32'd16];

assign tmp_34_fu_3401_p3 = add_ln885_29_fu_3395_p2[32'd16];

assign tmp_3_fu_1128_p3 = add_ln885_1_fu_1122_p2[32'd16];

assign tmp_4_fu_1191_p4 = {{ipDataMetaFifo_read_reg_3954[3:1]}};

assign tmp_5_fu_1221_p3 = add_ln885_2_fu_1215_p2[32'd16];

assign tmp_6_fu_1298_p3 = add_ln885_3_fu_1292_p2[32'd16];

assign tmp_7_fu_1382_p3 = add_ln885_4_fu_1376_p2[32'd16];

assign tmp_8_fu_1459_p3 = add_ln885_5_fu_1453_p2[32'd16];

assign tmp_9_fu_1522_p4 = {{ipDataMetaFifo_read_reg_3954[3:2]}};

assign tmp_fu_1051_p3 = add_ln885_fu_1045_p2[32'd16];

assign tmp_i_nbreadreq_fu_382_p3 = ipDataMetaFifo_empty_n;

assign trunc_ln173_fu_879_p1 = ipDataMetaFifo_dout[576:0];

assign trunc_ln674_1_fu_1019_p1 = ipDataMetaFifo_read_reg_3954[7:0];

assign trunc_ln674_fu_1007_p1 = ipDataMetaFifo_read_reg_3954[3:0];

assign trunc_ln885_10_fu_1864_p1 = cics_ip_sums_sum_V_10[15:0];

assign trunc_ln885_11_fu_1941_p1 = cics_ip_sums_sum_V_11[15:0];

assign trunc_ln885_12_fu_2025_p1 = cics_ip_sums_sum_V_12[15:0];

assign trunc_ln885_13_fu_2102_p1 = cics_ip_sums_sum_V_13[15:0];

assign trunc_ln885_14_fu_2187_p1 = cics_ip_sums_sum_V_14[15:0];

assign trunc_ln885_15_fu_2264_p1 = cics_ip_sums_sum_V_15[15:0];

assign trunc_ln885_16_fu_2348_p1 = cics_ip_sums_sum_V_16[15:0];

assign trunc_ln885_17_fu_2425_p1 = cics_ip_sums_sum_V_17[15:0];

assign trunc_ln885_18_fu_2509_p1 = cics_ip_sums_sum_V_18[15:0];

assign trunc_ln885_19_fu_2586_p1 = cics_ip_sums_sum_V_19[15:0];

assign trunc_ln885_1_fu_1118_p1 = cics_ip_sums_sum_V_1[15:0];

assign trunc_ln885_20_fu_2670_p1 = cics_ip_sums_sum_V_20[15:0];

assign trunc_ln885_21_fu_2747_p1 = cics_ip_sums_sum_V_21[15:0];

assign trunc_ln885_22_fu_2831_p1 = cics_ip_sums_sum_V_22[15:0];

assign trunc_ln885_23_fu_2908_p1 = cics_ip_sums_sum_V_23[15:0];

assign trunc_ln885_24_fu_2992_p1 = cics_ip_sums_sum_V_24[15:0];

assign trunc_ln885_25_fu_3069_p1 = cics_ip_sums_sum_V_25[15:0];

assign trunc_ln885_26_fu_3153_p1 = cics_ip_sums_sum_V_26[15:0];

assign trunc_ln885_27_fu_3230_p1 = cics_ip_sums_sum_V_27[15:0];

assign trunc_ln885_28_fu_3314_p1 = cics_ip_sums_sum_V_28[15:0];

assign trunc_ln885_29_fu_3391_p1 = cics_ip_sums_sum_V_29[15:0];

assign trunc_ln885_2_fu_1211_p1 = cics_ip_sums_sum_V_2[15:0];

assign trunc_ln885_3_fu_1288_p1 = cics_ip_sums_sum_V_3[15:0];

assign trunc_ln885_4_fu_1372_p1 = cics_ip_sums_sum_V_4[15:0];

assign trunc_ln885_5_fu_1449_p1 = cics_ip_sums_sum_V_5[15:0];

assign trunc_ln885_6_fu_1542_p1 = cics_ip_sums_sum_V_6[15:0];

assign trunc_ln885_7_fu_1619_p1 = cics_ip_sums_sum_V_7[15:0];

assign trunc_ln885_8_fu_1703_p1 = cics_ip_sums_sum_V_8[15:0];

assign trunc_ln885_9_fu_1780_p1 = cics_ip_sums_sum_V_9[15:0];

assign trunc_ln885_fu_1041_p1 = cics_ip_sums_sum_V_0[15:0];

assign zext_ln1691_10_fu_1882_p1 = tmp_14_fu_1874_p3;

assign zext_ln1691_11_fu_1959_p1 = tmp_15_fu_1951_p3;

assign zext_ln1691_12_fu_2043_p1 = tmp_16_fu_2035_p3;

assign zext_ln1691_13_fu_2120_p1 = tmp_17_fu_2112_p3;

assign zext_ln1691_14_fu_2205_p1 = tmp_19_fu_2197_p3;

assign zext_ln1691_15_fu_2282_p1 = tmp_20_fu_2274_p3;

assign zext_ln1691_16_fu_2366_p1 = tmp_21_fu_2358_p3;

assign zext_ln1691_17_fu_2443_p1 = tmp_22_fu_2435_p3;

assign zext_ln1691_18_fu_2527_p1 = tmp_23_fu_2519_p3;

assign zext_ln1691_19_fu_2604_p1 = tmp_24_fu_2596_p3;

assign zext_ln1691_1_fu_1136_p1 = tmp_3_fu_1128_p3;

assign zext_ln1691_20_fu_2688_p1 = tmp_25_fu_2680_p3;

assign zext_ln1691_21_fu_2765_p1 = tmp_26_fu_2757_p3;

assign zext_ln1691_22_fu_2849_p1 = tmp_27_fu_2841_p3;

assign zext_ln1691_23_fu_2926_p1 = tmp_28_fu_2918_p3;

assign zext_ln1691_24_fu_3010_p1 = tmp_29_fu_3002_p3;

assign zext_ln1691_25_fu_3087_p1 = tmp_30_fu_3079_p3;

assign zext_ln1691_26_fu_3171_p1 = tmp_31_fu_3163_p3;

assign zext_ln1691_27_fu_3248_p1 = tmp_32_fu_3240_p3;

assign zext_ln1691_28_fu_3332_p1 = tmp_33_fu_3324_p3;

assign zext_ln1691_29_fu_3409_p1 = tmp_34_fu_3401_p3;

assign zext_ln1691_2_fu_1229_p1 = tmp_5_fu_1221_p3;

assign zext_ln1691_3_fu_1306_p1 = tmp_6_fu_1298_p3;

assign zext_ln1691_4_fu_1390_p1 = tmp_7_fu_1382_p3;

assign zext_ln1691_5_fu_1467_p1 = tmp_8_fu_1459_p3;

assign zext_ln1691_6_fu_1560_p1 = tmp_10_fu_1552_p3;

assign zext_ln1691_7_fu_1637_p1 = tmp_11_fu_1629_p3;

assign zext_ln1691_8_fu_1721_p1 = tmp_12_fu_1713_p3;

assign zext_ln1691_9_fu_1798_p1 = tmp_13_fu_1790_p3;

assign zext_ln1691_fu_1059_p1 = tmp_fu_1051_p3;

assign zext_ln559_10_fu_1898_p1 = add_ln229_10_fu_1892_p2;

assign zext_ln559_11_fu_1975_p1 = add_ln229_11_fu_1969_p2;

assign zext_ln559_12_fu_2059_p1 = add_ln229_12_fu_2053_p2;

assign zext_ln559_13_fu_2136_p1 = add_ln229_13_fu_2130_p2;

assign zext_ln559_14_fu_2221_p1 = add_ln229_14_fu_2215_p2;

assign zext_ln559_15_fu_2298_p1 = add_ln229_15_fu_2292_p2;

assign zext_ln559_16_fu_2382_p1 = add_ln229_16_fu_2376_p2;

assign zext_ln559_17_fu_2459_p1 = add_ln229_17_fu_2453_p2;

assign zext_ln559_18_fu_2543_p1 = add_ln229_18_fu_2537_p2;

assign zext_ln559_19_fu_2620_p1 = add_ln229_19_fu_2614_p2;

assign zext_ln559_1_fu_1152_p1 = add_ln229_1_fu_1146_p2;

assign zext_ln559_20_fu_2704_p1 = add_ln229_20_fu_2698_p2;

assign zext_ln559_21_fu_2781_p1 = add_ln229_21_fu_2775_p2;

assign zext_ln559_22_fu_2865_p1 = add_ln229_22_fu_2859_p2;

assign zext_ln559_23_fu_2942_p1 = add_ln229_23_fu_2936_p2;

assign zext_ln559_24_fu_3026_p1 = add_ln229_24_fu_3020_p2;

assign zext_ln559_25_fu_3103_p1 = add_ln229_25_fu_3097_p2;

assign zext_ln559_26_fu_3187_p1 = add_ln229_26_fu_3181_p2;

assign zext_ln559_27_fu_3264_p1 = add_ln229_27_fu_3258_p2;

assign zext_ln559_28_fu_3348_p1 = add_ln229_28_fu_3342_p2;

assign zext_ln559_29_fu_3425_p1 = add_ln229_29_fu_3419_p2;

assign zext_ln559_2_fu_1245_p1 = add_ln229_2_fu_1239_p2;

assign zext_ln559_3_fu_1322_p1 = add_ln229_3_fu_1316_p2;

assign zext_ln559_4_fu_1406_p1 = add_ln229_4_fu_1400_p2;

assign zext_ln559_5_fu_1483_p1 = add_ln229_5_fu_1477_p2;

assign zext_ln559_6_fu_1576_p1 = add_ln229_6_fu_1570_p2;

assign zext_ln559_7_fu_1653_p1 = add_ln229_7_fu_1647_p2;

assign zext_ln559_8_fu_1737_p1 = add_ln229_8_fu_1731_p2;

assign zext_ln559_9_fu_1814_p1 = add_ln229_9_fu_1808_p2;

assign zext_ln559_fu_1075_p1 = add_ln229_fu_1069_p2;

assign zext_ln885_10_fu_1860_p1 = p_Result_10_fu_1845_p3;

assign zext_ln885_11_fu_1937_p1 = p_Result_11_fu_1929_p3;

assign zext_ln885_12_fu_2021_p1 = p_Result_12_fu_2006_p3;

assign zext_ln885_13_fu_2098_p1 = p_Result_13_fu_2090_p3;

assign zext_ln885_14_fu_2183_p1 = p_Result_14_fu_2167_p3;

assign zext_ln885_15_fu_2260_p1 = p_Result_15_fu_2252_p3;

assign zext_ln885_16_fu_2344_p1 = p_Result_16_fu_2329_p3;

assign zext_ln885_17_fu_2421_p1 = p_Result_17_fu_2413_p3;

assign zext_ln885_18_fu_2505_p1 = p_Result_18_fu_2490_p3;

assign zext_ln885_19_fu_2582_p1 = p_Result_19_fu_2574_p3;

assign zext_ln885_1_fu_1114_p1 = p_Result_1_fu_1106_p3;

assign zext_ln885_20_fu_2666_p1 = p_Result_20_fu_2651_p3;

assign zext_ln885_21_fu_2743_p1 = p_Result_21_fu_2735_p3;

assign zext_ln885_22_fu_2827_p1 = p_Result_22_fu_2812_p3;

assign zext_ln885_23_fu_2904_p1 = p_Result_23_fu_2896_p3;

assign zext_ln885_24_fu_2988_p1 = p_Result_24_fu_2973_p3;

assign zext_ln885_25_fu_3065_p1 = p_Result_25_fu_3057_p3;

assign zext_ln885_26_fu_3149_p1 = p_Result_26_fu_3134_p3;

assign zext_ln885_27_fu_3226_p1 = p_Result_27_fu_3218_p3;

assign zext_ln885_28_fu_3310_p1 = p_Result_28_fu_3295_p3;

assign zext_ln885_29_fu_3387_p1 = p_Result_29_fu_3379_p3;

assign zext_ln885_2_fu_1207_p1 = p_Result_2_fu_1183_p3;

assign zext_ln885_3_fu_1284_p1 = p_Result_3_fu_1276_p3;

assign zext_ln885_4_fu_1368_p1 = p_Result_4_fu_1353_p3;

assign zext_ln885_5_fu_1445_p1 = p_Result_5_fu_1437_p3;

assign zext_ln885_6_fu_1538_p1 = p_Result_6_fu_1514_p3;

assign zext_ln885_7_fu_1615_p1 = p_Result_7_fu_1607_p3;

assign zext_ln885_8_fu_1699_p1 = p_Result_8_fu_1684_p3;

assign zext_ln885_9_fu_1776_p1 = p_Result_9_fu_1768_p3;

assign zext_ln885_fu_1037_p1 = p_Result_s_fu_1022_p3;

endmodule //ip_handler_top_ip_handler_compute_ipv4_checksum
