"""pkg55-B' Session N+2 — CPU↔GPU threshold gate (GATE-THRESHOLDS-PINNED).

This test enforces the two-tier gate defined in pkg55 spec §4.2:
  1. CPU oracle ↔ CPU wavefront: exact bit-identity (0.0 / 0 / 1.0)
  2. CPU wavefront ↔ CUDA wavefront: ULP-bounded + p99.9 + SSIM

Session N+2 scope:
  - Verify CPU↔CPU baseline is exact bit-identity (should PASS on origin/main)
  - Load pinned thresholds from pkg55_cuda_thresholds.yaml
  - SKIP GPU tests (no CUDA kernel changes in this session)
  - Session N+3 will un-skip GPU tests and measure actual thresholds

Spec: .astroray_plan/packages/pkg55-wavefront-soa-refactor.md §4.2 GATE-THRESHOLDS-PINNED
Design: PR #296 §4.1, §4.2
"""

import sys
import os
import pytest
import yaml

# Add tests/scenes to path
sys.path.insert(0, os.path.join(os.path.dirname(__file__), "..", "scenes"))
import session_n1_envmap_cornell

# Lazy import to avoid import-time failures if astroray not built
astroray = None


def _lazy_import_astroray():
    global astroray
    if astroray is None:
        import astroray as ar
        astroray = ar
    return astroray


def _load_thresholds():
    """Load pinned thresholds from pkg55_cuda_thresholds.yaml."""
    threshold_path = os.path.join(
        os.path.dirname(__file__), "..", "..", ".astroray_plan", "packages",
        "pkg55_cuda_thresholds.yaml"
    )
    with open(threshold_path, 'r') as f:
        return yaml.safe_load(f)


def _build_renderer(width, height, seed, max_depth):
    """Build the Session N+1 env-map Cornell scene (7 materials + env miss)."""
    ar = _lazy_import_astroray()
    r = ar.Renderer()
    session_n1_envmap_cornell.build_scene(r)
    session_n1_envmap_cornell.setup_camera(r, width=width, height=height)
    r.set_seed(seed)
    r.set_integrator_param("max_depth", max_depth)
    r.set_integrator("path_tracer")
    # Warmup render to trigger BVH build
    _ = r.render(1, 1, None, False)
    return r


def test_cpu_to_cpu_baseline_bit_identity():
    """CPU oracle ↔ CPU wavefront baseline: exact bit-identity (GATE 1 of 2).

    This gate MUST pass on origin/main (Session 2c-N+1 established bit-identity
    by shared-kernel construction). Any non-zero is a regression.
    """
    ar = _lazy_import_astroray()
    thresholds = _load_thresholds()
    baseline = thresholds["cpu_to_cpu_baseline"]

    WIDTH, HEIGHT = 16, 16
    SEED = 424242
    SPP = 1
    MAX_DEPTH = 8

    r = _build_renderer(WIDTH, HEIGHT, SEED, MAX_DEPTH)

    result = ar.cpu_wavefront_snapshot_diff(
        r, samples=SPP, max_depth=MAX_DEPTH, seed=SEED
    )

    bit_identical = result["bit_identical"]
    max_abs_diff = result["max_abs_diff"]
    total_diverging_fields = result["total_diverging_fields"]
    report = result["report"]

    # Verify against pinned baseline (should be 0.0 / 0 / bit-identical)
    assert max_abs_diff == baseline["max_abs_diff"] == 0.0, (
        f"CPU↔CPU baseline FAILED: max abs diff {max_abs_diff!r}, "
        f"expected {baseline['max_abs_diff']!r}. "
        f"This is a regression — Sessions 2c-N+1 established bit-identity. "
        f"See per-stage report:\n{report}"
    )
    assert total_diverging_fields == baseline["total_diverging_fields"] == 0, (
        f"CPU↔CPU baseline FAILED: {total_diverging_fields} diverging fields, "
        f"expected {baseline['total_diverging_fields']}. "
        f"This is a regression — shared-kernel construction guarantees 0. "
        f"See per-stage report:\n{report}"
    )
    assert bit_identical, (
        f"CPU↔CPU baseline FAILED: streams not bit-identical despite zero diffs. "
        f"Harness inconsistency."
    )

    print(f"\n[pkg55-Session-N+2 CPU↔CPU baseline] PASS: exact bit-identity "
          f"(max diff = {max_abs_diff!r}, diverging fields = {total_diverging_fields})")


@pytest.mark.skip(reason="Session N+2: no CUDA kernel changes yet. Un-skip in Session N+3.")
def test_cpu_to_gpu_threshold_gate():
    """CPU wavefront ↔ CUDA wavefront: ULP + p99.9 + SSIM gate (GATE 2 of 2).

    This test is SKIPPED in Session N+2 (no CUDA kernel changes yet).
    Session N+3 will un-skip this and implement:
      1. CUDA wavefront stage kernels
      2. CPU↔GPU per-stage diff harness (mirrors cpu_wavefront_snapshot_diff)
      3. Measure actual ULP / p99.9 / SSIM on first CUDA port
      4. Update pkg55_cuda_thresholds.yaml with measured values
      5. Enforce thresholds in subsequent CUDA sessions (N+4..M)

    Spec: §4.2 GATE-THRESHOLDS-PINNED blocks Sessions N+2..M until thresholds
    are measured. Session N+2 pins the *structure*; Session N+3 measures the
    *values*.
    """
    ar = _lazy_import_astroray()
    thresholds = _load_thresholds()
    gpu_thresholds = thresholds["cpu_to_gpu_thresholds"]

    # TODO(Session N+3): implement CUDA wavefront stages + diff harness
    # ar.cuda_wavefront_snapshot_diff(renderer, samples, max_depth, seed)
    # Then enforce gpu_thresholds per stage:
    #   PostInit/PostIntersect: max_ulp ≤ gpu_thresholds["PostInit"]["max_ulp"]
    #   PostShade/LightSample/RR: p99.9 ≤ gpu_thresholds["PostShade"]["p99_9_relative_error"]
    #   Final image: SSIM ≥ gpu_thresholds["final_image"]["ssim_visible"]

    pytest.fail("Session N+3: implement CUDA wavefront + diff harness here.")


if __name__ == "__main__":
    # Standalone run for Session N+2 baseline measurement
    import astroray
    print("\n=== pkg55-B' Session N+2: CPU↔CPU baseline measurement ===\n")

    thresholds = _load_thresholds()
    baseline = thresholds["cpu_to_cpu_baseline"]
    print(f"Loaded pinned baseline from pkg55_cuda_thresholds.yaml:")
    print(f"  max_abs_diff: {baseline['max_abs_diff']}")
    print(f"  total_diverging_fields: {baseline['total_diverging_fields']}")
    print(f"  ssim: {baseline['ssim']}")
    print(f"  scene: {baseline['scene']}")
    print(f"  measured_on: {baseline['measured_on']}\n")

    # Run CPU↔CPU gate
    test_cpu_to_cpu_baseline_bit_identity()

    print("\n=== Session N+2 baseline gate: PASS ===")
    print("CPU↔CPU exact bit-identity confirmed on origin/main.")
    print("Session N+3 will measure CPU↔GPU thresholds on first CUDA port.\n")
