// Seed: 142510014
module module_0;
  always begin
    if (1) begin
      assume (id_1);
      id_1 = 1;
      id_1 = id_1;
    end else id_2 = $display(1 & 1, id_2);
    fork
      id_2 <= !id_2;
    join
  end
endmodule
module module_1 (
    output wor id_0
);
  uwire id_3;
  module_0();
  if (1) begin : id_4
    assign id_4 = 1;
  end else begin
    assign id_3 = 1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = id_16 ? id_13 : 1;
  module_0();
endmodule
