

================================================================
== Vitis HLS Report for 'process_images'
================================================================
* Date:           Fri May 16 00:07:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.837 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %img_width" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 14 'read' 'img_width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%img_height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %img_height" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 15 'read' 'img_height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln3 = trunc i32 %img_width_read" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 16 'trunc' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln3_1 = trunc i32 %img_height_read" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 17 'trunc' 'trunc_ln3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%image = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 18 'alloca' 'image' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%image_1 = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 19 'alloca' 'image_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%image_2 = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 20 'alloca' 'image_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%image_3 = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 21 'alloca' 'image_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%image_4 = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 22 'alloca' 'image_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%image_5 = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:14]   --->   Operation 23 'alloca' 'image_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_result = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:15]   --->   Operation 24 'alloca' 'conv_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%max_result = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:16]   --->   Operation 25 'alloca' 'max_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%min_result = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:17]   --->   Operation 26 'alloca' 'min_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%avg_result = alloca i64 1" [HLSEindoefening/hls_process_images.cpp:18]   --->   Operation 27 'alloca' 'avg_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.55ns)   --->   "%empty = icmp_sgt  i32 %img_height_read, i32 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 28 'icmp' 'empty' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.73ns)   --->   "%smax = select i1 %empty, i31 %trunc_ln3_1, i31 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 29 'select' 'smax' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.55ns)   --->   "%empty_33 = icmp_sgt  i32 %img_width_read, i32 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 30 'icmp' 'empty_33' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.73ns)   --->   "%smax1 = select i1 %empty_33, i31 %trunc_ln3, i31 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 31 'select' 'smax1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_height_read, i32 31" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 32 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln95_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %img_height_read, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 33 'partselect' 'lshr_ln95_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_width_read, i32 31" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 34 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln96_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %img_width_read, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 35 'partselect' 'lshr_ln96_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln3 = zext i31 %smax" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 36 'zext' 'zext_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln3_1 = zext i31 %smax1" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 37 'zext' 'zext_ln3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [3/3] (5.74ns)   --->   "%mul_ln3 = mul i62 %zext_ln3, i62 %zext_ln3_1" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 38 'mul' 'mul_ln3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 39 [2/3] (5.74ns)   --->   "%mul_ln3 = mul i62 %zext_ln3, i62 %zext_ln3_1" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 39 'mul' 'mul_ln3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.55ns)   --->   "%sub = add i32 %img_height_read, i32 4294967295" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 40 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (2.55ns)   --->   "%sub17 = add i32 %img_width_read, i32 4294967295" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 41 'add' 'sub17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.52ns)   --->   "%icmp = icmp_sgt  i31 %tmp, i31 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 43 'icmp' 'icmp' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln37_1 = add i32 %img_height_read, i32 4294967294" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 44 'add' 'add_ln37_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.69ns)   --->   "%select_ln37 = select i1 %icmp, i32 %add_ln37_1, i32 0" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 45 'select' 'select_ln37' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub17, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 46 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.52ns)   --->   "%icmp68 = icmp_sgt  i31 %tmp_4, i31 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 47 'icmp' 'icmp68' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (2.55ns)   --->   "%add_ln37_2 = add i32 %img_width_read, i32 4294967294" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 48 'add' 'add_ln37_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.69ns)   --->   "%select_ln37_1 = select i1 %icmp68, i32 %add_ln37_2, i32 0" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 49 'select' 'select_ln37_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%sub_ln95 = sub i32 0, i32 %img_height_read" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 50 'sub' 'sub_ln95' <Predicate = (tmp_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln95_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln95, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 51 'partselect' 'lshr_ln95_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.52ns)   --->   "%sub_ln95_1 = sub i31 0, i31 %lshr_ln95_1" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 52 'sub' 'sub_ln95_1' <Predicate = (tmp_5)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.73ns)   --->   "%out_h = select i1 %tmp_5, i31 %sub_ln95_1, i31 %lshr_ln95_2" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 53 'select' 'out_h' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i31 %out_h" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 54 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 55 [1/3] (5.74ns)   --->   "%mul_ln3 = mul i62 %zext_ln3, i62 %zext_ln3_1" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 55 'mul' 'mul_ln3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i32 %select_ln37" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 56 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i32 %select_ln37_1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 57 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [3/3] (5.74ns)   --->   "%mul_ln21 = mul i64 %zext_ln21, i64 %zext_ln21_1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 58 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 59 [2/2] (3.77ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2, i32 %img_width_read, i62 %mul_ln3, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5, i8 %in_stream_V_data_V, i1 %in_stream_V_keep_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 59 'call' 'call_ln3' <Predicate = true> <Delay = 3.77> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i32 %sub17" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 60 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i32 %sub" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 61 'sext' 'sext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [2/3] (5.74ns)   --->   "%mul_ln21 = mul i64 %zext_ln21, i64 %zext_ln21_1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 62 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (2.55ns)   --->   "%empty_34 = icmp_sgt  i32 %sub, i32 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 63 'icmp' 'empty_34' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (2.55ns)   --->   "%add_ln53_1 = add i33 %sext_ln37_1, i33 1" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 64 'add' 'add_ln53_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_5_cast = partselect i31 @_ssdm_op_PartSelect.i31.i33.i32.i32, i33 %add_ln53_1, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 65 'partselect' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.73ns)   --->   "%select_ln53 = select i1 %empty_34, i31 %tmp_5_cast, i31 0" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 66 'select' 'select_ln53' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (2.55ns)   --->   "%empty_35 = icmp_sgt  i32 %sub17, i32 0" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 67 'icmp' 'empty_35' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln53 = add i33 %sext_ln37, i33 1" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 68 'add' 'add_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6_cast = partselect i31 @_ssdm_op_PartSelect.i31.i33.i32.i32, i33 %add_ln53, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 69 'partselect' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.73ns)   --->   "%select_ln53_1 = select i1 %empty_35, i31 %tmp_6_cast, i31 0" [HLSEindoefening/hls_process_images.cpp:53]   --->   Operation 70 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2, i32 %img_width_read, i62 %mul_ln3, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5, i8 %in_stream_V_data_V, i1 %in_stream_V_keep_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 71 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 72 [1/3] (5.74ns)   --->   "%mul_ln21 = mul i64 %zext_ln21, i64 %zext_ln21_1" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 72 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i31 %select_ln53" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 73 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i31 %select_ln53_1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 74 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [3/3] (5.74ns)   --->   "%mul_ln37 = mul i61 %zext_ln37, i61 %zext_ln37_1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 75 'mul' 'mul_ln37' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4, i32 %sub17, i64 %mul_ln21, i8 %conv_result, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 76 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 77 [2/3] (5.74ns)   --->   "%mul_ln37 = mul i61 %zext_ln37, i61 %zext_ln37_1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 77 'mul' 'mul_ln37' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (2.55ns)   --->   "%sub_ln96 = sub i32 0, i32 %img_width_read" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 78 'sub' 'sub_ln96' <Predicate = (tmp_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%lshr_ln96_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln96, i32 1, i32 31" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 79 'partselect' 'lshr_ln96_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.52ns)   --->   "%sub_ln96_1 = sub i31 0, i31 %lshr_ln96_1" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 80 'sub' 'sub_ln96_1' <Predicate = (tmp_6)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.73ns)   --->   "%out_w = select i1 %tmp_6, i31 %sub_ln96_1, i31 %lshr_ln96_2" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 81 'select' 'out_w' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i31 %out_w" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 82 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4, i32 %sub17, i64 %mul_ln21, i8 %conv_result, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 83 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 84 [1/3] (5.74ns)   --->   "%mul_ln37 = mul i61 %zext_ln37, i61 %zext_ln37_1" [HLSEindoefening/hls_process_images.cpp:37]   --->   Operation 84 'mul' 'mul_ln37' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (2.52ns)   --->   "%empty_36 = icmp_sgt  i31 %out_h, i31 0" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 85 'icmp' 'empty_36' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.76ns)   --->   "%smax39 = select i1 %empty_36, i30 %trunc_ln95, i30 0" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 86 'select' 'smax39' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (2.52ns)   --->   "%empty_37 = icmp_sgt  i31 %out_w, i31 0" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 87 'icmp' 'empty_37' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.76ns)   --->   "%smax40 = select i1 %empty_37, i30 %trunc_ln96, i30 0" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 88 'select' 'smax40' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8, i32 %sub17, i61 %mul_ln37, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5, i8 %max_result, i8 %min_result, i8 %avg_result" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 89 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10, i32 %img_width_read, i62 %mul_ln3, i32 %sub, i8 %conv_result, i32 %sub17, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 90 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i30 %smax39" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 91 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i30 %smax40" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 92 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [3/3] (5.74ns)   --->   "%mul_ln82 = mul i60 %zext_ln82, i60 %zext_ln82_1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 93 'mul' 'mul_ln82' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.74>
ST_10 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8, i32 %sub17, i61 %mul_ln37, i8 %image, i8 %image_1, i8 %image_2, i8 %image_3, i8 %image_4, i8 %image_5, i8 %max_result, i8 %min_result, i8 %avg_result" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 94 'call' 'call_ln3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 95 [1/2] (4.82ns)   --->   "%call_ln3 = call void @process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10, i32 %img_width_read, i62 %mul_ln3, i32 %sub, i8 %conv_result, i32 %sub17, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 95 'call' 'call_ln3' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 96 [2/3] (5.74ns)   --->   "%mul_ln82 = mul i60 %zext_ln82, i60 %zext_ln82_1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 96 'mul' 'mul_ln82' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.74>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i31 %out_h" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 97 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i31 %out_w" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 98 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (2.52ns)   --->   "%sub199 = add i32 %sext_ln95, i32 4294967295" [HLSEindoefening/hls_process_images.cpp:95]   --->   Operation 99 'add' 'sub199' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (2.52ns)   --->   "%sub202 = add i32 %sext_ln96, i32 4294967295" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 100 'add' 'sub202' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/3] (5.74ns)   --->   "%mul_ln82 = mul i60 %zext_ln82, i60 %zext_ln82_1" [HLSEindoefening/hls_process_images.cpp:82]   --->   Operation 101 'mul' 'mul_ln82' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln96 = call void @process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12, i31 %out_w, i60 %mul_ln82, i32 %sub199, i8 %max_result, i8 %min_result, i8 %avg_result, i32 %sub202, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 102 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 4.82>
ST_12 : Operation 103 [1/2] (4.82ns)   --->   "%call_ln96 = call void @process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12, i31 %out_w, i60 %mul_ln82, i32 %sub199, i8 %max_result, i8 %min_result, i8 %avg_result, i32 %sub202, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V" [HLSEindoefening/hls_process_images.cpp:96]   --->   Operation 103 'call' 'call_ln96' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [HLSEindoefening/hls_process_images.cpp:3]   --->   Operation 104 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_stream_V_data_V, i1 %in_stream_V_keep_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_stream_V_data_V"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_keep_V"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_strb_V"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %conv_out_V_data_V"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_keep_V"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_strb_V"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_user_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_last_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_id_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_out_V_dest_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %max_out_V_data_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_keep_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_strb_V"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_user_V"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_last_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_id_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %max_out_V_dest_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %min_out_V_data_V"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_keep_V"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_strb_V"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_user_V"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_last_V"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_id_V"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %min_out_V_dest_V"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %avg_out_V_data_V"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_keep_V"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_strb_V"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_user_V"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_last_V"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_id_V"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %avg_out_V_dest_V"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_height"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_height, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_height, void @empty_5, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_width"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_width, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_width, void @empty_5, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %conv_out_V_data_V, i1 %conv_out_V_keep_V, i1 %conv_out_V_strb_V, i1 %conv_out_V_user_V, i1 %conv_out_V_last_V, i1 %conv_out_V_id_V, i1 %conv_out_V_dest_V, void @empty_7" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 152 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, void @empty_8" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 153 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, void @empty_9" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 154 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V, void @empty_10" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 155 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln21 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %in_stream_V_data_V, i1 %in_stream_V_keep_V, i1 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_11" [HLSEindoefening/hls_process_images.cpp:21]   --->   Operation 156 'specaxissidechannel' 'specaxissidechannel_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [HLSEindoefening/hls_process_images.cpp:117]   --->   Operation 157 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 4.285ns
The critical path consists of the following:
	s_axi read operation ('img_height_read', HLSEindoefening/hls_process_images.cpp:3) on port 'img_height' (HLSEindoefening/hls_process_images.cpp:3) [39]  (1.000 ns)
	'icmp' operation 1 bit ('empty', HLSEindoefening/hls_process_images.cpp:3) [105]  (2.552 ns)
	'select' operation 31 bit ('smax', HLSEindoefening/hls_process_images.cpp:3) [106]  (0.733 ns)

 <State 2>: 5.745ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln3', HLSEindoefening/hls_process_images.cpp:3) [111]  (5.745 ns)

 <State 3>: 5.808ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln95', HLSEindoefening/hls_process_images.cpp:95) [143]  (2.552 ns)
	'sub' operation 31 bit ('sub_ln95_1', HLSEindoefening/hls_process_images.cpp:95) [145]  (2.522 ns)
	'select' operation 31 bit ('out_h', HLSEindoefening/hls_process_images.cpp:95) [147]  (0.733 ns)

 <State 4>: 5.745ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln3', HLSEindoefening/hls_process_images.cpp:3) [111]  (5.745 ns)

 <State 5>: 5.745ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln21', HLSEindoefening/hls_process_images.cpp:21) [127]  (5.745 ns)

 <State 6>: 5.745ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln21', HLSEindoefening/hls_process_images.cpp:21) [127]  (5.745 ns)

 <State 7>: 5.808ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln96', HLSEindoefening/hls_process_images.cpp:96) [151]  (2.552 ns)
	'sub' operation 31 bit ('sub_ln96_1', HLSEindoefening/hls_process_images.cpp:96) [153]  (2.522 ns)
	'select' operation 31 bit ('out_w', HLSEindoefening/hls_process_images.cpp:96) [155]  (0.733 ns)

 <State 8>: 5.745ns
The critical path consists of the following:
	'mul' operation 61 bit ('mul_ln37', HLSEindoefening/hls_process_images.cpp:37) [139]  (5.745 ns)

 <State 9>: 5.745ns
The critical path consists of the following:
	'mul' operation 60 bit ('mul_ln82', HLSEindoefening/hls_process_images.cpp:82) [166]  (5.745 ns)

 <State 10>: 5.745ns
The critical path consists of the following:
	'mul' operation 60 bit ('mul_ln82', HLSEindoefening/hls_process_images.cpp:82) [166]  (5.745 ns)

 <State 11>: 5.745ns
The critical path consists of the following:
	'mul' operation 60 bit ('mul_ln82', HLSEindoefening/hls_process_images.cpp:82) [166]  (5.745 ns)

 <State 12>: 4.827ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln96', HLSEindoefening/hls_process_images.cpp:96) to 'process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12' [167]  (4.827 ns)

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
