# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project read_write
# Compile of read_writer_tb.sv failed with 2 errors.
# Compile of read_writer.sv was successful with warnings.
# 2 compiles, 1 failed with 2 errors.
# Compile of read_writer_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.read_writer_tb -voptargs=+acc -L iCE40UP
# vsim -gui work.read_writer_tb -voptargs="+acc" -L iCE40UP 
# Start time: 11:55:17 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(35): (vopt-2182) 'control_2' might be read before written in always_comb or always @* block.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(36): (vopt-2182) 'new_control' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
add wave -position insertpoint  \
sim:/read_writer_tb/clk \
sim:/read_writer_tb/reset \
sim:/read_writer_tb/vectornum \
sim:/read_writer_tb/errors \
sim:/read_writer_tb/testvectors \
sim:/read_writer_tb/stop \
sim:/read_writer_tb/stop_expected \
sim:/read_writer_tb/cin \
sim:/read_writer_tb/rows \
sim:/read_writer_tb/columns \
sim:/read_writer_tb/control_1 \
sim:/read_writer_tb/control_2 \
sim:/read_writer_tb/control_1exp \
sim:/read_writer_tb/control_2exp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftd55x0r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd55x0r
run -all
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0001
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0001
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0001
#  Cout outputs = xxxx (1010 expected)
# Error: inputs = 0000 0001
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
#          9 tests completed with         18 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(51)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 51
# Causality operation skipped due to absence of debug database file
# Compile of read_writer_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/read_writer_tb/stop'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/read_writer_tb/stop_expected'. 
run -all
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0001
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0001
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0001
#  Cout outputs = xxxx (1010 expected)
# Error: inputs = 0000 0001
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Cout outputs = xxxx (0000 expected)
#          9 tests completed with         18 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
# Compile of read_writer_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/read_writer_tb/cin'. 
run -all
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Control_2 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Control_2 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Control_2 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0001
#  Control_1 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0001
#  Control_2 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0001
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0001
#  Control_2 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_2 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_2 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_2 outputs = xxxx (0000 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_2 outputs = xxxx (0000 expected)
#          9 tests completed with         18 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
run -all
# Error: inputs = 0000 0001
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
#          9 tests completed with          5 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
# Compile of read_writer_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
run -all
# Error: inputs = 0000 0001
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
#          9 tests completed with          5 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
# Compile of read_writer_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(35): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(36): (vopt-2182) 'new_control' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
run -all
# Error: inputs = 0000 0001
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
#          9 tests completed with          5 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
quit -sim
# End time: 12:21:04 on Sep 21,2025, Elapsed time: 0:25:47
# Errors: 0, Warnings: 4
vsim -gui -voptargs=+acc -L iCE40UP work.read_writer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.read_writer_tb 
# Start time: 12:21:21 on Sep 21,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
add wave -position insertpoint  \
sim:/read_writer_tb/clk \
sim:/read_writer_tb/reset \
sim:/read_writer_tb/vectornum \
sim:/read_writer_tb/errors \
sim:/read_writer_tb/testvectors \
sim:/read_writer_tb/rows \
sim:/read_writer_tb/columns \
sim:/read_writer_tb/control_1 \
sim:/read_writer_tb/control_2 \
sim:/read_writer_tb/control_1exp \
sim:/read_writer_tb/control_2exp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftbqbb7w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbqbb7w
run -all
# Error: inputs = 0000 0001
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
#          9 tests completed with          5 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
add wave -position insertpoint  \
sim:/read_writer_tb/dut/current_state
add wave -position insertpoint  \
sim:/read_writer_tb/dut/new_control
add wave -position insertpoint  \
sim:/read_writer_tb/dut/next_state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
run -all
# Error: inputs = 0000 0001
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
#          9 tests completed with          5 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
add wave -position insertpoint  \
sim:/read_writer_tb/dut/cstatus
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
run -all
# Error: inputs = 0000 0001
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = xxxx (1010 expected)
#          9 tests completed with          5 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
run -all
# Error: inputs = 0001 0001
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
#          9 tests completed with          5 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
add wave -position insertpoint  \
sim:/read_writer_tb/dut/new_control
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
run -all
# Error: inputs = 0001 0001
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
#          9 tests completed with          5 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
run -all
# Error: inputs = 0001 0001
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
# Error: inputs = 0000 0000
#  Control_1 outputs = 0000 (1010 expected)
#          9 tests completed with          5 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
# Compile of read_writer_tb.sv was successful.
# Compile of read_writer.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of read_writer_tb.sv was successful.
# Compile of read_writer.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of read_writer_tb.sv was successful.
# Compile of read_writer.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of read_writer_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(72): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
run -all
#          9 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
# Compile of read_writer_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
run -all
# ** Warning: (vsim-PLI-3408) Too few data words read on line 9 of file "read_write.tv". Expected 13, found 9.    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(16)
#    Time: 0 ns  Iteration: 0  Instance: /read_writer_tb
#          9 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 105 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
run -all
#         13 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 145 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
quit -sim
# End time: 13:13:00 on Sep 21,2025, Elapsed time: 0:51:39
# Errors: 0, Warnings: 2
# reading C:/lscc/radiant/2024.2/questasim/win64/../modelsim.ini
# Loading project syn
# Compile of synchronizer_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.synchronizer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.synchronizer_tb 
# Start time: 13:14:02 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_1.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_1.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /synchronizer_tb/dut File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'stop'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /synchronizer_tb/dut File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cout'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /synchronizer_tb/dut File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv Line: 11
add wave -position insertpoint  \
sim:/synchronizer_tb/clk \
sim:/synchronizer_tb/reset \
sim:/synchronizer_tb/vectornum \
sim:/synchronizer_tb/errors \
sim:/synchronizer_tb/testvectors \
sim:/synchronizer_tb/cin \
sim:/synchronizer_tb/cmid \
sim:/synchronizer_tb/cout \
sim:/synchronizer_tb/stop \
sim:/synchronizer_tb/cout_expected
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftk3m2j8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk3m2j8
run -all
# Break key hit
# Simulation stop requested.
# Compile of synchronizer_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of synchronizer_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cin'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(2).
#    Time: 0 ns  Iteration: 0  Instance: /synchronizer_tb/dut File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'stop'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /synchronizer_tb/dut File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'cout'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /synchronizer_tb/dut File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv Line: 11
run -all
# Break key hit
# Break in Module synchronizer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv line 24
# Compile of synchronizer_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of synchronizer_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
run -all
#         13 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(44)
#    Time: 155 ns  Iteration: 1  Instance: /synchronizer_tb
# Break in Module synchronizer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv line 44
add wave -position insertpoint  \
sim:/synchronizer_tb/clk \
sim:/synchronizer_tb/reset \
sim:/synchronizer_tb/vectornum \
sim:/synchronizer_tb/errors \
sim:/synchronizer_tb/testvectors \
sim:/synchronizer_tb/cin \
sim:/synchronizer_tb/cmid \
sim:/synchronizer_tb/cout \
sim:/synchronizer_tb/stop \
sim:/synchronizer_tb/cout_expected
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
run -all
#         13 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(44)
#    Time: 155 ns  Iteration: 1  Instance: /synchronizer_tb
# Break in Module synchronizer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv line 44
# Compile of synchronizer_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/synchronizer_tb/cmid'. 
run -all
#         13 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(44)
#    Time: 155 ns  Iteration: 1  Instance: /synchronizer_tb
# Break in Module synchronizer_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv line 44
quit -sim
# End time: 14:38:19 on Sep 21,2025, Elapsed time: 1:24:17
# Errors: 0, Warnings: 2
# reading C:/lscc/radiant/2024.2/questasim/win64/../modelsim.ini
# Loading project lab3_top_tb
# Compile of lab3_top_tb.sv failed with 1 errors.
# Compile of top.sv failed with 1 errors.
# Compile of clock_divider.sv failed with 1 errors.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 3 failed with 3 errors.
# Compile of lab3_top_tb.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 14:48:05 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(14): (vopt-2912) Port 'cols' not found in module 'top' (2nd connection).
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=7.
# Error loading design
# End time: 14:48:05 on Sep 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 19
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 14:49:47 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(14): (vopt-2912) Port 'cols' not found in module 'top' (2nd connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 14:49:47 on Sep 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of lab3_top_tb.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of lab3_top_tb.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of lab3_top_tb.sv failed with 1 errors.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 14:53:48 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(72): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'one_khz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/one_khz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 20
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(20): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'tenk_hz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/tenk_hz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 21
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(21): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 49
add wave -position insertpoint  \
sim:/lab3_top_tb/clk \
sim:/lab3_top_tb/reset \
sim:/lab3_top_tb/rows \
sim:/lab3_top_tb/cols \
sim:/lab3_top_tb/d0 \
sim:/lab3_top_tb/d1 \
sim:/lab3_top_tb/seg \
sim:/lab3_top_tb/gate1 \
sim:/lab3_top_tb/gate2 \
sim:/lab3_top_tb/keys
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlft4qa6cv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4qa6cv
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=6 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'one_khz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/one_khz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 20
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(20): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'tenk_hz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/tenk_hz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 21
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(21): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 49
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=6 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/filter_enabler/cin
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/filter_enabler/cout
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'one_khz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/one_khz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 20
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(20): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'tenk_hz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/tenk_hz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 21
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(21): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 49
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=6 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
add wave -position insertpoint sim:/lab3_top_tb/dut/synchc0/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'one_khz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/one_khz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 20
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(20): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'tenk_hz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/tenk_hz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 21
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(21): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 49
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=6 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
run 1000
run 10000
# ** Error: Simulation did not complete in time.
#    Time: 5 us  Scope: lab3_top_tb File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 78
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(79)
#    Time: 5 us  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 79
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(72): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 51
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=0 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/read_write/rows
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/read_write/columns
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 51
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=0 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(72): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'one_khz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/one_khz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 20
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(20): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'tenk_hz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/tenk_hz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 21
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(21): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 50
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=0 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/debounce0/clk
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'one_khz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/one_khz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 20
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(20): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'tenk_hz_clock'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/tenk_hz_clock File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 21
# ** Warning: (vsim-3722) C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(21): [TFMPC] - Missing connection for port 'slow_clk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 50
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=0 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 50
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=0 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 52
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=0 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
quit -sim
# End time: 15:18:40 on Sep 21,2025, Elapsed time: 0:24:52
# Errors: 2, Warnings: 3
vsim -gui -voptargs=+acc -L iCE40UP work.top
# vsim -gui -voptargs="+acc" -L iCE40UP work.top 
# Start time: 15:19:43 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_1.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_1.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(72): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 52
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
run 1000
add wave -position insertpoint  \
sim:/top/clk \
sim:/top/cols \
sim:/top/reset \
sim:/top/rows \
sim:/top/d0 \
sim:/top/d1 \
sim:/top/seg \
sim:/top/gate1 \
sim:/top/gate2 \
sim:/top/tenkhz_clock \
sim:/top/onekhz_clock \
sim:/top/stop \
sim:/top/control1 \
sim:/top/control2 \
sim:/top/csynched \
sim:/top/cdebounced \
sim:/top/cout \
sim:/top/clamp \
sim:/top/p1 \
sim:/top/p2 \
sim:/top/contrl2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftqiec4h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqiec4h
run -all
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 52
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/top/clk \
sim:/top/cols \
sim:/top/reset \
sim:/top/rows \
sim:/top/d0 \
sim:/top/d1 \
sim:/top/seg \
sim:/top/gate1 \
sim:/top/gate2 \
sim:/top/tenkhz_clock \
sim:/top/onekhz_clock \
sim:/top/stop \
sim:/top/control1 \
sim:/top/control2 \
sim:/top/csynched \
sim:/top/cdebounced \
sim:/top/cout \
sim:/top/clamp \
sim:/top/p1 \
sim:/top/p2 \
sim:/top/contrl2
run 100
run 1000
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 52
run 1000
run 100000
reset 1
# Invalid parameter(s)
# RESET { SESSION }
force reset 1
run 10000
force reset 0
run 10000
force cols 0001
run 10000
run 100000
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 52
force reset 1
run 10000
force reset 0
run 10000
force cols 0001
run 10000
run 1000000
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 52
force reset 1
run 100000
force reset 0
run 10000
force cols 0001
run 100000
add wave -position insertpoint  \
sim:/top/csynched
add wave -position insertpoint  \
sim:/top/cdebounced
run 10000000
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 52
add wave -position insertpoint  \
sim:/top/synchc0/cmid
add wave -position insertpoint  \
sim:/top/synchc1/cmid
add wave -position insertpoint  \
sim:/top/synchc2/cmid
add wave -position insertpoint  \
sim:/top/synchc3/cmid
force restart 1
# ** UI-Msg (Error) (suppressible): (vsim-4008) Object 'restart' not found.
# 
force reset 1
run 100000
force reset 0
run 10000000
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 52
force reset 1
run 100000
force reset 0
run 1000000
run 1000000
run 100000000
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 52
force reset 1
run 10000
force reset 0
run 10000
run 100000
add wave -position insertpoint  \
sim:/top/filter_enabler/stop
run 100000
add wave -position insertpoint  \
sim:/top/row_sweeper/current_state
run 10000
run 100000
force reset 1
run 100000
force reset 0
run 100000
force cols 0001
# ** UI-Msg (Error) (suppressible): (vsim-4008) Object 'cols' not found.
# 
force cols 0001
# ** UI-Msg (Error) (suppressible): (vsim-4008) Object 'cols' not found.
# 
force cols 0001
# ** UI-Msg (Error) (suppressible): (vsim-4008) Object 'cols' not found.
# 
force cols 0001
run 100000
run 100000000
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 52
force reset 1
run 100000
force reset 0
run 100000
force cols 0001
run 100000
run 1000000000
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 53
force reset 1
run 10000
run 100000
force reset 0
run 1000000
force cols 1000
run 1000000
force -freeze sim:/top/cols 4'h1 0
run 100000
run 1000000
add wave -position insertpoint  \
sim:/top/row_sweeper/output_state
add wave -position insertpoint  \
sim:/top/row_sweeper/rows
run 10000
run 10000
run 1000000
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# 12 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 53
fore reset 1
# ambiguous command name "fore": foreach foreachGridWindow foreachSignalsWindow foreachTree foreachVariablesWindow foreachWatchWindow foreachWaveWindow foreachWindow foreachWindowType
force reset 1
run 1000000
force reset 0
run 1000000
force -freeze sim:/top/filter_enabler/stop 1'h1 0
run 1000000
quit -sim
# End time: 16:17:17 on Sep 21,2025, Elapsed time: 0:57:34
# Errors: 0, Warnings: 3
# Load canceled
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.row_sweep_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.row_sweep_tb 
# Start time: 16:18:25 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.row_sweep_tb(fast)
# Loading work.row_sweep(fast)
add wave -position insertpoint  \
sim:/row_sweep_tb/clk \
sim:/row_sweep_tb/reset \
sim:/row_sweep_tb/vectornum \
sim:/row_sweep_tb/errors \
sim:/row_sweep_tb/testvectors \
sim:/row_sweep_tb/stop \
sim:/row_sweep_tb/rows \
sim:/row_sweep_tb/rows_expected
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftq68vsh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq68vsh
run -all
#         21 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep_tb.sv(45)
#    Time: 235 ns  Iteration: 1  Instance: /row_sweep_tb
# Break in Module row_sweep_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep_tb.sv line 45
quit -sim
# End time: 16:20:29 on Sep 21,2025, Elapsed time: 0:02:04
# Errors: 0, Warnings: 6
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.stop_clamp_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.stop_clamp_tb 
# Start time: 16:21:03 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.stop_clamp_tb(fast)
# Loading work.stop_clamp(fast)
add wave -position insertpoint  \
sim:/stop_clamp_tb/clk \
sim:/stop_clamp_tb/reset \
sim:/stop_clamp_tb/vectornum \
sim:/stop_clamp_tb/errors \
sim:/stop_clamp_tb/testvectors \
sim:/stop_clamp_tb/stop \
sim:/stop_clamp_tb/stop_expected \
sim:/stop_clamp_tb/cin \
sim:/stop_clamp_tb/clamps \
sim:/stop_clamp_tb/clamps_expected \
sim:/stop_clamp_tb/cout \
sim:/stop_clamp_tb/cout_expected
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftyd2rey".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyd2rey
run -all
# 0000 1111 0000 0
# 0000 1111 0000 0
# 0000 1111 0000 0
# 0001 0001 0001 1
# 0010 0010 0010 1
# 0011 0010 0010 1
# 0100 0100 0100 1
# 0101 0100 0100 1
# 0110 0100 0100 1
# 0111 0100 0100 1
# 1000 1000 1000 1
# 1001 1000 1000 1
# 1010 1000 1000 1
# 1011 1000 1000 1
# 1100 1000 1000 1
# 1101 1000 1000 1
# 1110 1000 1000 1
# 1111 1000 1000 1
#         16 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp_tb.sv(56)
#    Time: 175 ns  Iteration: 1  Instance: /stop_clamp_tb
# Break in Module stop_clamp_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp_tb.sv line 56
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
quit -sim
# End time: 16:30:15 on Sep 21,2025, Elapsed time: 0:09:12
# Errors: 0, Warnings: 10
# Load canceled
vsim -gui -voptargs=+acc -L iCE40UP work.top
# vsim -gui -voptargs="+acc" -L iCE40UP work.top 
# Start time: 16:33:04 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(72): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.HSOC(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /top/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 53
add wave -position insertpoint  \
sim:/top/cols
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlft3sbx6y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3sbx6y
add wave -position insertpoint  \
sim:/top/reset
add wave -position insertpoint  \
sim:/top/rows
add wave -position insertpoint  \
sim:/top/stop
add wave -position insertpoint  \
sim:/top/cout
add wave -position insertpoint  \
sim:/top/csynched
add wave -position insertpoint  \
sim:/top/cdebounced
add wave -position insertpoint  \
sim:/top/cout
add wave -position insertpoint  \
sim:/top/clamp
force reset 0
run 100000
add wave -position insertpoint  \
sim:/top/clk
run 100000
force reset 0
run 100000
add wave -position insertpoint  \
sim:/top/row_sweeper/rows
add wave -position insertpoint  \
sim:/top/row_sweeper/current_state
add wave -position insertpoint  \
sim:/top/row_sweeper/output_state
force reset 1
run 100000
force reset 0
run 100000
force cols 0001
# ** UI-Msg (Error) (suppressible): (vsim-4008) Object 'cols' not found.
# 
force cols 0001
run 100000
run 100000
add wave -position insertpoint  \
sim:/top/d0
add wave -position insertpoint  \
sim:/top/d1
run 100000
add wave -position insertpoint  \
sim:/top/seg
run 100000
run 100000
add wave -position insertpoint  \
sim:/top/read_write/control_1
add wave -position insertpoint  \
sim:/top/read_write/control_2
run 100000
add wave -position insertpoint  \
sim:/top/read_write/current_state
add wave -position insertpoint  \
sim:/top/read_write/next_state
run 100000
force cols 0000
# ** UI-Msg (Error) (suppressible): (vsim-4008) Object 'cols' not found.
# 
force cols 0000
run 100000
run 100000
run 100000
force reset 1
run 100000
force reset 0
run 100000
force cols 0001
run 100000
add wave -position insertpoint  \
sim:/top/read_write/cstatus
run 100000
force columns 0000
run 100000
force columns 0001
run 100000
force columns 0000
run 100000
run 100000
force columns 0000
run 100000
force columns 0000
# ** UI-Msg (Error) (suppressible): (vsim-4008) Object 'columns' not found.
# 
force columns 0000
# ** UI-Msg (Error) (suppressible): (vsim-4008) Object 'columns' not found.
# 
force cols 0000
run 100000
force cols 0010
run 100000
run 100000
force cols 0010
run 100000
force cols 0010
run 100000
force cols 0001
run 100000
run 100000
run 100000
quit -sim
# End time: 17:04:05 on Sep 21,2025, Elapsed time: 0:31:01
# Errors: 0, Warnings: 9
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 17:04:21 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(14): (vopt-2912) Port 'clk' not found in module 'top' (1st connection).
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=7.
# Error loading design
# End time: 17:04:21 on Sep 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 8
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 17:05:16 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(14): (vopt-2912) Port 'clk' not found in module 'top' (1st connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 17:05:16 on Sep 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 17:05:54 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(72): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 55
add wave -position insertpoint  \
sim:/lab3_top_tb/clk \
sim:/lab3_top_tb/reset \
sim:/lab3_top_tb/rows \
sim:/lab3_top_tb/cols \
sim:/lab3_top_tb/d0 \
sim:/lab3_top_tb/d1 \
sim:/lab3_top_tb/seg \
sim:/lab3_top_tb/gate1 \
sim:/lab3_top_tb/gate2 \
sim:/lab3_top_tb/keys
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftdr6agz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdr6agz
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=0 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
quit -sim
# End time: 18:15:44 on Sep 21,2025, Elapsed time: 1:09:50
# Errors: 2, Warnings: 8
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 18:15:57 on Sep 21,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 55
add wave -position insertpoint  \
sim:/lab3_top_tb/clk \
sim:/lab3_top_tb/reset \
sim:/lab3_top_tb/rows \
sim:/lab3_top_tb/cols \
sim:/lab3_top_tb/d0 \
sim:/lab3_top_tb/d1 \
sim:/lab3_top_tb/seg \
sim:/lab3_top_tb/gate1 \
sim:/lab3_top_tb/gate2 \
sim:/lab3_top_tb/keys
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlft5qarhm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5qarhm
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/row_sweeper/clk
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/synchc0/clk
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/debounce0/clk
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=0 d1=x at time 172.
#    Time: 172 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=c d1=6 at time 322.
#    Time: 322 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 45
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(72)
#    Time: 572 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 72
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 55
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 194.
#    Time: 194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 344.
#    Time: 344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 55
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 194.
#    Time: 194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 344.
#    Time: 344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 55
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 194.
#    Time: 194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 344.
#    Time: 344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(72): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 194.
#    Time: 194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 344.
#    Time: 344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/row_sweeper/rows
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 194.
#    Time: 194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 344.
#    Time: 344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1344.
#    Time: 1344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 1594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/row_sweeper/stop
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/row_sweeper/current_state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1344.
#    Time: 1344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 1594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/row_sweeper/current_state
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/row_sweeper/output_state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1344.
#    Time: 1344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 1594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
run -all
# ** Error: Simulation did not complete in time.
#    Time: 5 us  Scope: lab3_top_tb File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 79
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(80)
#    Time: 5 us  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 80
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1344.
#    Time: 1344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 1594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1344.
#    Time: 1344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 1594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/filter_enabler/stop
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/filter_enabler/clamps
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1344.
#    Time: 1344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 1594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/row_sweeper/clk
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1344.
#    Time: 1344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 1594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(22): (vopt-7033) Variable 'output_state' driven in a combinational block, may not be driven by any other process. See C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(14).
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(23): (vopt-7033) Variable 'output_state' driven in a combinational block, may not be driven by any other process. See C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(14).
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(24): (vopt-7033) Variable 'output_state' driven in a combinational block, may not be driven by any other process. See C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(14).
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(25): (vopt-7033) Variable 'output_state' driven in a combinational block, may not be driven by any other process. See C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(14).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=4.
run -all
# No Design Loaded!
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
# Break key hit
restart -f
# No Design Loaded!
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
restart -f
# No Design Loaded!
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 18:15:57 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(72): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(22): (vopt-7033) Variable 'output_state' driven in a combinational block, may not be driven by any other process. See C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(14).
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(23): (vopt-7033) Variable 'output_state' driven in a combinational block, may not be driven by any other process. See C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(14).
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(24): (vopt-7033) Variable 'output_state' driven in a combinational block, may not be driven by any other process. See C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(14).
# ** Error (suppressible): C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(25): (vopt-7033) Variable 'output_state' driven in a combinational block, may not be driven by any other process. See C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(14).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/work/@_opt1".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=10, Warnings=12.
# Error loading design
# End time: 18:46:58 on Sep 21,2025, Elapsed time: 0:31:01
# Errors: 10, Warnings: 15
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 18:48:04 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(72): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlfttkxs4i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttkxs4i
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1344.
#    Time: 1344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(73)
#    Time: 1594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 73
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 1294.
#    Time: 1294 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1544.
#    Time: 1544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(75)
#    Time: 1794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 75
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 2194.
#    Time: 2194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 3344.
#    Time: 3344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(75)
#    Time: 3594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 75
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 2194.
#    Time: 2194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 3344.
#    Time: 3344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(75)
#    Time: 3594 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 75
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1544.
#    Time: 1544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(75)
#    Time: 1794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 75
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/read_write/control_1 \
sim:/lab3_top_tb/dut/read_write/control_2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1544.
#    Time: 1544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(75)
#    Time: 1794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 75
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/read_write/rows \
sim:/lab3_top_tb/dut/read_write/columns
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/read_write/new_control
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/read_write/current_state
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/read_write/next_state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1544.
#    Time: 1544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(75)
#    Time: 1794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 75
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/display_outputs/s1
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/display_outputs/s2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1544.
#    Time: 1544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(75)
#    Time: 1794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 75
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'control_1'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/read_write File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'control_2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/read_write File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 's2'. The port definition is at: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /lab3_top_tb/dut/display_outputs File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv Line: 56
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=x d1=x expected d0=7 d1=7 at time 1544.
#    Time: 1544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(75)
#    Time: 1794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 75
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=7 d1=a expected d0=7 d1=7 at time 1544.
#    Time: 1544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(75)
#    Time: 1794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 75
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 1544.
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(75)
#    Time: 1794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 75
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 644.
# ** Error: FAILED!: Second key press -- got d0=7 d1=a expected d0=4 d1=7 at time 1094.
#    Time: 1094 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=a d1=4 expected d0=1 d1=4 at time 1544.
#    Time: 1544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=1 d1=a expected d0=0 d1=1 at time 1994.
#    Time: 1994 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=5 d1=0 expected d0=8 d1=0 at time 2444.
#    Time: 2444 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=8 d1=5 expected d0=5 d1=8 at time 2894.
#    Time: 2894 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=0 d1=5 expected d0=2 d1=5 at time 3344.
#    Time: 3344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=2 d1=0 expected d0=b d1=2 at time 3794.
#    Time: 3794 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=6 d1=b expected d0=9 d1=b at time 4244.
#    Time: 4244 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=6 d1=9 expected d0=6 d1=9 at time 4694.
# ** Error: Simulation did not complete in time.
#    Time: 5 us  Scope: lab3_top_tb File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 216
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(217)
#    Time: 5 us  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 217
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 644.
# ** Error: FAILED!: Second key press -- got d0=7 d1=a expected d0=4 d1=7 at time 1094.
#    Time: 1094 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=a d1=4 expected d0=1 d1=4 at time 1544.
#    Time: 1544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=1 d1=a expected d0=0 d1=1 at time 1994.
#    Time: 1994 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=5 d1=0 expected d0=8 d1=0 at time 2444.
#    Time: 2444 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=8 d1=5 expected d0=5 d1=8 at time 2894.
#    Time: 2894 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=0 d1=5 expected d0=2 d1=5 at time 3344.
#    Time: 3344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=2 d1=0 expected d0=b d1=2 at time 3794.
#    Time: 3794 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=6 d1=b expected d0=9 d1=b at time 4244.
#    Time: 4244 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=6 d1=9 expected d0=6 d1=9 at time 4694.
# ** Error: Simulation did not complete in time.
#    Time: 5 us  Scope: lab3_top_tb File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 216
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(217)
#    Time: 5 us  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 217
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 644.
# PASSED!: third key press -- got d0=4 d1=7 expected d0=4 d1=7 at time 994.
# PASSED!: fourth key press -- got d0=1 d1=4 expected d0=1 d1=4 at time 1344.
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(210)
#    Time: 1494 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 210
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 644.
# PASSED!: third key press -- got d0=4 d1=7 expected d0=4 d1=7 at time 994.
# PASSED!: fourth key press -- got d0=1 d1=4 expected d0=1 d1=4 at time 1344.
# PASSED!: First key press -- got d0=0 d1=1 expected d0=0 d1=1 at time 1694.
# PASSED!: First key press -- got d0=8 d1=0 expected d0=8 d1=0 at time 2044.
# PASSED!: First key press -- got d0=5 d1=8 expected d0=5 d1=8 at time 2394.
# PASSED!: First key press -- got d0=2 d1=5 expected d0=2 d1=5 at time 2744.
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(239)
#    Time: 2994 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 239
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 644.
# PASSED!: third key press -- got d0=4 d1=7 expected d0=4 d1=7 at time 994.
# PASSED!: fourth key press -- got d0=1 d1=4 expected d0=1 d1=4 at time 1344.
# PASSED!: fifth key press -- got d0=0 d1=1 expected d0=0 d1=1 at time 1694.
# PASSED!: sixth key press -- got d0=8 d1=0 expected d0=8 d1=0 at time 2044.
# PASSED!: seventh key press -- got d0=5 d1=8 expected d0=5 d1=8 at time 2394.
# PASSED!: eight key press -- got d0=2 d1=5 expected d0=2 d1=5 at time 2744.
# PASSED!: ninth key press -- got d0=b d1=2 expected d0=b d1=2 at time 3094.
# PASSED!: tenth key press -- got d0=9 d1=b expected d0=9 d1=b at time 3444.
# PASSED!: 11th key press -- got d0=6 d1=9 expected d0=6 d1=9 at time 3794.
# PASSED!: 12th key press -- got d0=3 d1=6 expected d0=3 d1=6 at time 4144.
# PASSED!: 13th key press -- got d0=f d1=3 expected d0=f d1=3 at time 4494.
# PASSED!: 14th key press -- got d0=e d1=f expected d0=e d1=f at time 4844.
# ** Error: Simulation did not complete in time.
#    Time: 5 us  Scope: lab3_top_tb File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 290
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(291)
#    Time: 5 us  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 291
# Compile of lab3_top_tb.sv was successful.
# Compile of top.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of read_writer.sv was successful.
# Compile of clk_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 644.
# PASSED!: third key press -- got d0=4 d1=7 expected d0=4 d1=7 at time 994.
# PASSED!: fourth key press -- got d0=1 d1=4 expected d0=1 d1=4 at time 1344.
# PASSED!: fifth key press -- got d0=0 d1=1 expected d0=0 d1=1 at time 1694.
# PASSED!: sixth key press -- got d0=8 d1=0 expected d0=8 d1=0 at time 2044.
# PASSED!: seventh key press -- got d0=5 d1=8 expected d0=5 d1=8 at time 2394.
# PASSED!: eight key press -- got d0=2 d1=5 expected d0=2 d1=5 at time 2744.
# PASSED!: ninth key press -- got d0=b d1=2 expected d0=b d1=2 at time 3094.
# PASSED!: tenth key press -- got d0=9 d1=b expected d0=9 d1=b at time 3444.
# PASSED!: 11th key press -- got d0=6 d1=9 expected d0=6 d1=9 at time 3794.
# PASSED!: 12th key press -- got d0=3 d1=6 expected d0=3 d1=6 at time 4144.
# PASSED!: 13th key press -- got d0=f d1=3 expected d0=f d1=3 at time 4494.
# PASSED!: 14th key press -- got d0=e d1=f expected d0=e d1=f at time 4844.
# PASSED!: 15th key press -- got d0=d d1=e expected d0=d d1=e at time 5194.
# PASSED!: 16th key press -- got d0=c d1=d expected d0=c d1=d at time 5544.
# ** Note: $stop    : C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(169)
#    Time: 5794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 169
