
Efinix FPGA Placement and Routing.
Version: 2023.1.150.4.10 
Date: Tue Oct 17 10:45:08 2023

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.
 
Family: Trion 
Device: T35F324
Top-level Entity Name: OscilloscopeInterfaceTest
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 143 / 947 (15.10%)
Outputs: 290 / 1416 (20.48%)
Clocks: 7 / 16 (43.75%)
Logic Elements: 5819 / 31680 (18.37%)
	LE: LUTs/Adders: 4660 / 31680 (14.71%)
	LE: Registers: 2461 / 30720 (8.01%)
Memory Blocks: 225 / 288 (78.12%)
Multipliers: 12 / 120 (10.00%)
---------- Resource Summary (end) ----------


---------- DSP Block Information (begin) ----------

+----------------------------------+-------+-------+-------+-----------+------------+-----------+------------+-----------+------------+
|               NAME               | A_REG | B_REG | O_REG | RSTA_SYNC | RSTA_VALUE | RSTB_SYNC | RSTB_VALUE | RSTO_SYNC | RSTO_VALUE |
+----------------------------------+-------+-------+-------+-----------+------------+-----------+------------+-----------+------------+
| u_interpolation/src/n8419_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8447_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8475_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8503_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8531_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8631_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8659_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8687_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8715_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8743_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8771_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
| u_interpolation/src/n8391_pp_0x0 | true  | true  | false |   true    |   false    |   true    |   false    |   false   |   false    |
+----------------------------------+-------+-------+-------+-----------+------------+-----------+------------+-----------+------------+

----------- DSP Block Information (end) ----------


---------- Memory Block Information (begin) ----------

+-------------------------------------------------------------------+------+------------+-------------+--------------+------------+
|                               NAME                                | MODE | READ_WIDTH | WRITE_WIDTH |  WRITE_MODE  | OUTPUT_REG |
+-------------------------------------------------------------------+------+------------+-------------+--------------+------------+
| u_FIFO_DATA_RECV/u_WAVE_BUF_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram | SDP  |     8      |      8      | READ_UNKNOWN |    true    |
|                  database_0/data_ram0/ram__D$b02                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram0/ram__D$302                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$03b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b0b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b012                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram0/ram__D$032                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b0c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b0d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b0e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b0f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b0g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b0h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b0i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$0312                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$03c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$03d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$03e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$03f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$03g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$03h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$03i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram1/ram__D$b02                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b3b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$30b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$3012                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram0/ram__D$b32                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$30c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$30d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$30e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$30f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$30g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$30h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$30i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b312                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b3c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b3d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b3e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b3f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b3g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b3h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram0/ram__D$b3i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram1/ram__D$302                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$03b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b0b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b012                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram1/ram__D$032                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b0c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b0d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b0e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b0f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b0g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b0h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b0i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$0312                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$03c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$03d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$03e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$03f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$03g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$03h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$03i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram2/ram__D$b02                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b3b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$30b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$3012                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram1/ram__D$b32                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$30c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$30d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$30e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$30f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$30g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$30h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$30i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b312                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b3c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b3d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b3e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b3f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b3g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b3h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram1/ram__D$b3i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram2/ram__D$302                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$03b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b0b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b012                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram2/ram__D$032                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b0c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b0d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b0e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b0f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b0g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b0h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b0i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$0312                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$03c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$03d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$03e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$03f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$03g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$03h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$03i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram3/ram__D$b02                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b3b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$30b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$3012                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram2/ram__D$b32                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$30c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$30d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$30e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$30f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$30g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$30h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$30i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b312                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b3c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b3d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b3e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b3f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b3g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b3h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram2/ram__D$b3i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram3/ram__D$302                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$03b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b0b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b012                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram3/ram__D$032                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b0c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b0d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b0e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b0f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b0g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b0h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b0i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$0312                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$03c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$03d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$03e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$03f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$03g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$03h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$03i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram4/ram__D$b02                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b3b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$30b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$3012                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram3/ram__D$b32                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$30c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$30d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$30e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$30f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$30g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$30h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$30i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b312                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b3c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b3d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b3e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b3f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b3g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b3h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram3/ram__D$b3i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram4/ram__D$302                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$03b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b0b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b012                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram4/ram__D$032                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b0c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b0d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b0e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b0f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b0g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b0h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b0i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$0312                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$03c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$03d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$03e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$03f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$03g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$03h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$03i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b3b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$30b12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$3012                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                  database_0/data_ram4/ram__D$b32                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$30c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$30d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$30e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$30f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$30g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$30h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$30i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b312                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b3c12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b3d12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b3e12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b3f12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b3g12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b3h12                 | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|                 database_0/data_ram4/ram__D$b3i1                  | SDP  |     1      |      1      |  READ_FIRST  |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$k12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$m12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$l12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$o1    | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|    u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2    | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$n12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|    u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$2    | SDP  |     2      |     16      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12    | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12   | SDP  |     2      |     16      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12   | SDP  |     8      |      1      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12   | SDP  |     2      |     16      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12   | SDP  |     2      |     16      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12   | SDP  |     2      |     16      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1    | SDP  |     2      |     16      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12   | SDP  |     2      |     16      | READ_UNKNOWN |   false    |
|   u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/ram__D$12    | SDP  |     2      |     16      | READ_UNKNOWN |   false    |
+-------------------------------------------------------------------+------+------------+-------------+--------------+------------+

----------- Memory Block Information (end) ----------


---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|         DBB[7]         |    Input     |
|         DBB[6]         |    Input     |
|         DBB[5]         |    Input     |
|         DBB[4]         |    Input     |
|         DBB[3]         |    Input     |
|         DBB[2]         |    Input     |
|         DBB[1]         |    Input     |
|         DBB[0]         |    Input     |
|          pdwn          |    Output    |
|         DBA[0]         |    Input     |
|         DBA[1]         |    Input     |
|         DBA[2]         |    Input     |
|         DBA[3]         |    Input     |
|         DBA[4]         |    Input     |
|         DBA[5]         |    Input     |
|         DBA[6]         |    Input     |
|         DBA[7]         |    Input     |
|           DS           |    Output    |
|    DdrCtrl_BID_0[0]    |    Input     |
|    DdrCtrl_BID_0[1]    |    Input     |
|    DdrCtrl_BID_0[2]    |    Input     |
|    DdrCtrl_BID_0[3]    |    Input     |
|    DdrCtrl_BID_0[4]    |    Input     |
|    DdrCtrl_BID_0[5]    |    Input     |
|    DdrCtrl_BID_0[6]    |    Input     |
|    DdrCtrl_BID_0[7]    |    Input     |
|    DdrCtrl_RID_0[0]    |    Input     |
|    DdrCtrl_RID_0[1]    |    Input     |
|    DdrCtrl_RID_0[2]    |    Input     |
|    DdrCtrl_RID_0[3]    |    Input     |
|    DdrCtrl_RID_0[4]    |    Input     |
|    DdrCtrl_RID_0[5]    |    Input     |
|    DdrCtrl_RID_0[6]    |    Input     |
|    DdrCtrl_RID_0[7]    |    Input     |
|    DdrCtrl_RLAST_0     |    Input     |
|   DdrCtrl_RRESP_0[0]   |    Input     |
|   DdrCtrl_RRESP_0[1]   |    Input     |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 18 seconds
