// Seed: 339803132
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    input  wor  id_2
);
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input wand id_3,
    input wire id_4,
    output wire id_5,
    output wand id_6,
    output tri id_7,
    input supply0 id_8,
    output supply0 id_9
);
  wire id_11;
  parameter id_12 = 1;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_8
  );
  parameter [-1 : -1 'h0] id_14 = id_12;
  xor primCall (id_1, id_3, id_4, id_2, id_13, id_12, id_11, id_0);
endmodule
