vendor_name = ModelSim
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/SIGN_EXTENTION.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/SHIFT_LIFT_BY_1BIT.v
source_file = 1, reg2.qip
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/FileReg.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/ALUunit.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/ALUcontrol.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/procrom.qip
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/procrom.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/REGFILE.qip
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/REGFILE.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/romproc.qip
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/romproc.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/mux2to1_32.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/mux2to1_5.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/addr.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/regpc.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/memfile.qip
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/memfile.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/divide.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/datapath.bdf
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/addrpc.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/extend_pc.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/memcovert.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/IF_ID.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v
source_file = 1, C:/Users/ASUS/Documents/SINGLECYCLE/db/Singlecycle.cbx.xml
design_name = ControlUnit
instance = comp, \Regdst~output , Regdst~output, ControlUnit, 1
instance = comp, \Alusrc~output , Alusrc~output, ControlUnit, 1
instance = comp, \MemtoReg~output , MemtoReg~output, ControlUnit, 1
instance = comp, \Regwrite~output , Regwrite~output, ControlUnit, 1
instance = comp, \MemRead~output , MemRead~output, ControlUnit, 1
instance = comp, \MemWrite~output , MemWrite~output, ControlUnit, 1
instance = comp, \Branch~output , Branch~output, ControlUnit, 1
instance = comp, \AluoP[0]~output , AluoP[0]~output, ControlUnit, 1
instance = comp, \AluoP[1]~output , AluoP[1]~output, ControlUnit, 1
instance = comp, \opcode[4]~input , opcode[4]~input, ControlUnit, 1
instance = comp, \opcode[0]~input , opcode[0]~input, ControlUnit, 1
instance = comp, \opcode[1]~input , opcode[1]~input, ControlUnit, 1
instance = comp, \opcode[3]~input , opcode[3]~input, ControlUnit, 1
instance = comp, \opcode[5]~input , opcode[5]~input, ControlUnit, 1
instance = comp, \opcode[2]~input , opcode[2]~input, ControlUnit, 1
instance = comp, \Decoder0~0 , Decoder0~0, ControlUnit, 1
instance = comp, \WideOr0~0 , WideOr0~0, ControlUnit, 1
instance = comp, \Alusrc~0 , Alusrc~0, ControlUnit, 1
instance = comp, \Decoder0~1 , Decoder0~1, ControlUnit, 1
instance = comp, \Regwrite~0 , Regwrite~0, ControlUnit, 1
instance = comp, \WideOr3~0 , WideOr3~0, ControlUnit, 1
instance = comp, \Decoder0~2 , Decoder0~2, ControlUnit, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ControlUnit, 1
