<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_Alu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TestFixure_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TestFixure_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_TestFixure_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TestFixure_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Adder_32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Adder_32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Adder_32.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Adder_32.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_32.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder_32.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Adder_32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Adder_32.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_32_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_32_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1475277724" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1475277724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475279251" xil_pn:in_ck="-2572003785631276196" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1475279251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_TestFixure.v"/>
      <outfile xil_pn:name="AND_32.v"/>
      <outfile xil_pn:name="Adder_32.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="Mux8to1_32bit.v"/>
      <outfile xil_pn:name="OR_32.v"/>
      <outfile xil_pn:name="RCA8.v"/>
      <outfile xil_pn:name="SetLessThan_32.v"/>
      <outfile xil_pn:name="Subtracter_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1475279275" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4682073691295687349" xil_pn:start_ts="1475279275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475279275" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8245706857251262487" xil_pn:start_ts="1475279275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475277724" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1736233345804067455" xil_pn:start_ts="1475277724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475279251" xil_pn:in_ck="-2572003785631276196" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1475279251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_TestFixure.v"/>
      <outfile xil_pn:name="AND_32.v"/>
      <outfile xil_pn:name="Adder_32.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="Mux8to1_32bit.v"/>
      <outfile xil_pn:name="OR_32.v"/>
      <outfile xil_pn:name="RCA8.v"/>
      <outfile xil_pn:name="SetLessThan_32.v"/>
      <outfile xil_pn:name="Subtracter_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1475279278" xil_pn:in_ck="-2572003785631276196" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1249498095632587749" xil_pn:start_ts="1475279275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_TestFixure_beh.prj"/>
      <outfile xil_pn:name="ALU_TestFixure_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1475279278" xil_pn:in_ck="5324992850640098548" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1787069712235664984" xil_pn:start_ts="1475279278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_TestFixure_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1475274248" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1475274248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475274248" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8024457486963237273" xil_pn:start_ts="1475274248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1475274248" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1487789388506125023" xil_pn:start_ts="1475274248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1475274248" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1475274248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475274248" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="932474710115692475" xil_pn:start_ts="1475274248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1475274248" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1475274248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1475274248" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3815951762261704619" xil_pn:start_ts="1475274248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1475274259" xil_pn:in_ck="-7539866203690834300" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4351873378796089986" xil_pn:start_ts="1475274248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder_32.lso"/>
      <outfile xil_pn:name="Adder_32.ngc"/>
      <outfile xil_pn:name="Adder_32.ngr"/>
      <outfile xil_pn:name="Adder_32.prj"/>
      <outfile xil_pn:name="Adder_32.stx"/>
      <outfile xil_pn:name="Adder_32.syr"/>
      <outfile xil_pn:name="Adder_32.xst"/>
      <outfile xil_pn:name="Adder_32_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
