{"description_content_type": "UNKNOWN", "extensions": {"python.commands": {"wrap_console": {"uart": "uart.__main__:main"}}, "python.details": {"contacts": [{"email": "olagrottvik@gmail.com", "name": "Ola Groettvik", "role": "author"}], "document_names": {"description": "DESCRIPTION.rst"}, "project_urls": {"Home": "http://github.com/olagrottvik/art"}}, "python.exports": {"console_scripts": {"uart": "uart.__main__:main"}}}, "extras": [], "generator": "bdist_wheel (0.30.0)", "keywords": ["vhdl", "bus", "axi"], "license": "MIT", "metadata_version": "2.0", "name": "uart", "run_requires": [{"requires": ["curses-menu (==0.5.0)", "docopt (==0.6.2)", "prettytable (==0.7.2)", "pylatexenc (==1.2)", "pypandoc (==1.4)"]}], "summary": "Utility for simply creating and modifying VHDL bus slave modules", "version": "0.6"}