
---------- Begin Simulation Statistics ----------
final_tick                               170465835000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 382122                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662176                       # Number of bytes of host memory used
host_op_rate                                   382873                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   261.70                       # Real time elapsed on the host
host_tick_rate                              651387708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170466                       # Number of seconds simulated
sim_ticks                                170465835000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.704658                       # CPI: cycles per instruction
system.cpu.discardedOps                        191365                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37324693                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.586628                       # IPC: instructions per cycle
system.cpu.numCycles                        170465835                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133141142                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       981797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          602                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1964615                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            602                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485615                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735020                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104011                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101979                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903423                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65402                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              419                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51038138                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51038138                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51038554                       # number of overall hits
system.cpu.dcache.overall_hits::total        51038554                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1033334                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1033334                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1041336                       # number of overall misses
system.cpu.dcache.overall_misses::total       1041336                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  50698492904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  50698492904                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  50698492904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  50698492904                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071472                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071472                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079890                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079890                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019845                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019845                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019995                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019995                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49063.025995                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49063.025995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48686.008074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48686.008074                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        84887                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3933                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.583270                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       872901                       # number of writebacks
system.cpu.dcache.writebacks::total            872901                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59269                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59269                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       974065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       974065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       982061                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       982061                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  46865930999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46865930999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  47645204998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47645204998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48113.761401                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48113.761401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48515.525001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48515.525001                       # average overall mshr miss latency
system.cpu.dcache.replacements                 981549                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40526347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40526347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       595885                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        595885                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24140085000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24140085000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41122232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41122232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014491                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014491                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40511.315103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40511.315103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4434                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4434                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       591451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       591451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22719582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22719582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38413.295438                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38413.295438                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10511791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10511791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       437449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       437449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26558407904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26558407904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60712.009638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60712.009638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54835                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       382614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       382614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24146348999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24146348999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034944                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034944                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63108.900874                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63108.900874                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    779273999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    779273999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949869                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949869                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97457.978864                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97457.978864                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.557166                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            982061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.970937                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.557166                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53062027                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53062027                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685263                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474618                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025906                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700884                       # number of overall hits
system.cpu.icache.overall_hits::total         9700884                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70932000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70932000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70932000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70932000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701643                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701643                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701643                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701643                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93454.545455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93454.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93454.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93454.545455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69414000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69414000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69414000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69414000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91454.545455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91454.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91454.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91454.545455                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700884                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70932000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70932000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93454.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93454.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69414000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69414000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91454.545455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91454.545455                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.842961                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701643                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12782.138340                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.842961                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9702402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9702402                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 170465835000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               705129                       # number of demand (read+write) hits
system.l2.demand_hits::total                   705221                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  92                       # number of overall hits
system.l2.overall_hits::.cpu.data              705129                       # number of overall hits
system.l2.overall_hits::total                  705221                       # number of overall hits
system.l2.demand_misses::.cpu.inst                667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276932                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277599                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               667                       # number of overall misses
system.l2.overall_misses::.cpu.data            276932                       # number of overall misses
system.l2.overall_misses::total                277599                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65168000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29435330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29500498000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65168000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29435330000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29500498000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           982061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               982820                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          982061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              982820                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.878788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282452                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.878788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282452                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97703.148426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106290.822296                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106270.188293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97703.148426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106290.822296                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106270.188293                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190785                       # number of writebacks
system.l2.writebacks::total                    190785                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277596                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277596                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51828000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23896502000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23948330000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51828000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23896502000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23948330000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.878788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282448                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.878788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282448                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77703.148426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86291.078219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86270.443378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77703.148426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86291.078219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86270.443378                       # average overall mshr miss latency
system.l2.replacements                         269484                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       872901                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           872901                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       872901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       872901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              235                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          235                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            214814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                214814                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168236                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18283907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18283907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.439201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.439201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108680.110083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108680.110083                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14919187000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14919187000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.439201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.439201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88680.110083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88680.110083                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65168000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65168000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.878788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.878788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97703.148426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97703.148426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51828000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51828000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.878788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.878788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77703.148426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77703.148426                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        490315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            490315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11151423000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11151423000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       599011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        599011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.181459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.181459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102592.763303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102592.763303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108693                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108693                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8977315000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8977315000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.181454                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.181454                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82593.313277                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82593.313277                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8086.406586                       # Cycle average of tags in use
system.l2.tags.total_refs                     1963221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277676                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.070186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.194668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.352552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8053.859366                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987110                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15983468                       # Number of tag accesses
system.l2.tags.data_accesses                 15983468                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    190785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.025344154500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11183                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11183                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              776104                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179808                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277596                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190785                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277596                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190785                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    627                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277596                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190785                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  223610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.765090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.181144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.436761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11116     99.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           27      0.24%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           32      0.29%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11183                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.057409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.024860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5414     48.41%     48.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              217      1.94%     50.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5058     45.23%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              485      4.34%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11183                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   40128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17766144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12210240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    104.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  170465669000                       # Total gap between requests
system.mem_ctrls.avgGap                     363946.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17683328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12208192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 250419.680870363256                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 103735320.335596859455                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 71616649.752720236778                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          667                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       276929                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       190785                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17592000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9652589750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4160378407500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26374.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34855.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  21806632.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17723456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17766144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12210240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12210240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          667                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       276929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         277596                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       190785                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        190785                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       250420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    103970722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        104221142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       250420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       250420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     71628664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        71628664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     71628664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       250420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    103970722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       175849806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               276969                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              190753                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11644                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4477013000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1384845000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9670181750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16164.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34914.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              146643                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              97238                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       223835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   133.730793                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.599978                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   191.919270                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       170284     76.08%     76.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        28277     12.63%     88.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6070      2.71%     91.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1869      0.83%     92.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9338      4.17%     96.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          687      0.31%     96.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          444      0.20%     96.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          550      0.25%     97.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6316      2.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       223835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17726016                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12208192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              103.985740                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               71.616650                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       803814060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       427225920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      990717840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     500848560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13456313520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41820735270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30241419360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88241074530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.646686                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  78190448000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5692180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  86583207000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       794410680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       422227905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      986840820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     494882100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13456313520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41826026010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30236964000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   88217665035                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.509359                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78178091500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5692180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  86595563500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190785                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78097                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168236                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109360                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       824074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 824074                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29976384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29976384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277596                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277596    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277596                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1309618000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1509330750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            599770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1063686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          187347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383050                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       599011                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2945671                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2947435                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    118717568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              118781888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          269484                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12210240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1252304                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001593                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039881                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1250309     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1995      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1252304                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 170465835000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3710909000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2946185997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
