#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep  3 12:57:30 2020
# Process ID: 9092
# Current directory: /home/hahaha/riscv/aquila_soc_0901
# Command line: vivado aquila_soc.xpr
# Log file: /home/hahaha/riscv/aquila_soc_0901/vivado.log
# Journal file: /home/hahaha/riscv/aquila_soc_0901/vivado.jou
#-----------------------------------------------------------
start_gui
open_project aquila_soc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6563.992 ; gain = 245.941 ; free physical = 4330 ; free virtual = 13033
update_compile_order -fileset sources_1
open_bd_design {/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd}
Adding cell -- xilinx.com:user:aquila:1.0 - aquila_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_200M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <aquila_soc> from BD file </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd>
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v'.
WARNING: [IP_Flow 19-5226] Project source file '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:279]
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_DMEM_PORT_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_DMEM_PORT_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_DMEM_PORT_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_DMEM_PORT_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_DMEM_PORT_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3164] Bus Interface 'M_IMEM_PORT': References existing address space 'M_IMEM_PORT'.
INFO: [IP_Flow 19-3164] Bus Interface 'M_DMEM_PORT': References existing address space 'M_DMEM_PORT'.
INFO: [IP_Flow 19-3164] Bus Interface 'M_DEVICE_PORT': References existing address space 'M_DEVICE_PORT'.
add_files -norecurse -scan_for_includes -copy_to /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/src {/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v}
ERROR: [Common 17-69] Command failed: '-scan_for_includes' and '-copy_to' are mutually exclusive and cannot be paired together.

add_files -norecurse -copy_to /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/src {/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/src/memory_management.v] -no_script -reset -force -quiet
remove_files  /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/src/memory_management.v
add_files -norecurse -scan_for_includes {/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMM_PORT.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v] -no_script -reset -force -quiet
remove_files  {/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v}
export_ip_user_files -of_objects  [get_files /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v] -no_script -reset -force -quiet
remove_files  /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v] -no_script -reset -force -quiet
remove_files  {/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v}
export_ip_user_files -of_objects  [get_files /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v] -no_script -reset -force -quiet
remove_files  /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v] -no_script -reset -force -quiet
remove_files  /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/src/free_circular_buffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/src/newlib_based_allocator.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/src/sram_dual_port.v'.
WARNING: [IP_Flow 19-5226] Project source file '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_DMEM_PORT_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_DMEM_PORT_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_DMEM_PORT_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_DMEM_PORT_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_DMEM_PORT_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3164] Bus Interface 'M_IMEM_PORT': References existing address space 'M_IMEM_PORT'.
INFO: [IP_Flow 19-3164] Bus Interface 'M_DMEM_PORT': References existing address space 'M_DMEM_PORT'.
INFO: [IP_Flow 19-3164] Bus Interface 'M_DEVICE_PORT': References existing address space 'M_DEVICE_PORT'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/src/free_circular_buffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/src/newlib_based_allocator.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/src/sram_dual_port.v'.
WARNING: [IP_Flow 19-5226] Project source file '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml' ignored by IP packager.
set_property core_revision 205 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 204 to revision 205
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_araddr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_arburst'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_arcache'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_arid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_arlen'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_arlock'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_arprot'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_arqos'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_arready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_arsize'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_aruser'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_arvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awaddr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awburst'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awcache'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awlen'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awlock'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awprot'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awqos'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awsize'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awuser'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_awvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_bid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_bready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_bresp'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_buser'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_bvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_rdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_rid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_rlast'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_rready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_rresp'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_ruser'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_rvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_wdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_wlast'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_wready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_wstrb'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_wuser'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dmm_port_wvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'aquila_soc_aquila_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'aquila_soc_aquila_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ui/bd_efe0b241.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/aquila_0/m_dmm_port_awready
/aquila_0/m_dmm_port_wready
/aquila_0/m_dmm_port_bid
/aquila_0/m_dmm_port_bresp
/aquila_0/m_dmm_port_buser
/aquila_0/m_dmm_port_bvalid
/aquila_0/m_dmm_port_arready
/aquila_0/m_dmm_port_rid
/aquila_0/m_dmm_port_rdata
/aquila_0/m_dmm_port_rresp
/aquila_0/m_dmm_port_rlast
/aquila_0/m_dmm_port_ruser
/aquila_0/m_dmm_port_rvalid

Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7961.449 ; gain = 0.000 ; free physical = 3365 ; free virtual = 12084
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep  3 13:29:30 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.NUM_SI {3}] [get_bd_cells axi_smc]
endgroup
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-1972] Upgraded aquila_soc_aquila_0_1 from aquila 1.0 to aquila 1.0
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ui/bd_efe0b241.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/aquila_0/m_dmm_port_awready
/aquila_0/m_dmm_port_wready
/aquila_0/m_dmm_port_bid
/aquila_0/m_dmm_port_bresp
/aquila_0/m_dmm_port_buser
/aquila_0/m_dmm_port_bvalid
/aquila_0/m_dmm_port_arready
/aquila_0/m_dmm_port_rid
/aquila_0/m_dmm_port_rdata
/aquila_0/m_dmm_port_rresp
/aquila_0/m_dmm_port_rlast
/aquila_0/m_dmm_port_ruser
/aquila_0/m_dmm_port_rvalid

Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7961.449 ; gain = 0.000 ; free physical = 3227 ; free virtual = 12007
catch { config_ip_cache -export [get_ips -all aquila_soc_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 {aquila_soc_smartconnect_0_0_synth_1 aquila_soc_aquila_0_1_synth_1}
[Thu Sep  3 13:36:42 2020] Launched aquila_soc_smartconnect_0_0_synth_1, aquila_soc_aquila_0_1_synth_1...
Run output will be captured here:
aquila_soc_smartconnect_0_0_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_smartconnect_0_0_synth_1/runme.log
aquila_soc_aquila_0_1_synth_1: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk] [get_bd_intf_nets aquila_0_M_ICACHE_PORT] [get_bd_intf_nets aquila_0_M_DCACHE_PORT] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_cells axi_smc]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Clk_slave {/mig_7series_0/ui_clk (200 MHz)} Clk_xbar {Auto} Master {/aquila_0/M_DMEM_PORT} Slave {/mig_7series_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Clk_slave {/mig_7series_0/ui_clk (200 MHz)} Clk_xbar {/mig_7series_0/ui_clk (200 MHz)} Master {/aquila_0/M_IMEM_PORT} Slave {/mig_7series_0/S_AXI} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins aquila_0/M_IMEM_PORT]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Clk_slave {/mig_7series_0/ui_clk (200 MHz)} Clk_xbar {/mig_7series_0/ui_clk (200 MHz)} Master {/aquila_0/M_IMEM_PORT} Slave {/mig_7series_0/S_AXI} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins aquila_0/M_IMEM_PORT]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Clk_slave {/mig_7series_0/ui_clk (200 MHz)} Clk_xbar {Auto} Master {/aquila_0/M_DMEM_PORT} Slave {/mig_7series_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets mig_7series_0_ui_clk] [get_bd_intf_nets aquila_0_M_ICACHE_PORT] [get_bd_intf_nets aquila_0_M_DCACHE_PORT] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_cells axi_smc]'
save_bd_design
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ui/bd_efe0b241.ui> 
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs aquila_soc_mig_7series_0_0_synth_1]
set_property needs_refresh false [get_runs aquila_soc_axi_uartlite_0_0_synth_1]
set_property needs_refresh false [get_runs aquila_soc_rst_mig_7series_0_200M_0_synth_1]
set_property needs_refresh false [get_runs aquila_soc_aquila_0_1_synth_1]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name aquila_v1_0_project -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.tmp/aquila_v1_0_project /home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/alu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DEVICE_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_DMM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila_M_IMEM_PORT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/atomic_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bcu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/bpu.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/clint.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/csr_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/dcache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/decode.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/distri_ram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/execute.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/fetch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/free_circular_buffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/icache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/memory_management.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/muldiv.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/newlib_based_allocator.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/pipeline_control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/program_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/reg_file.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/sram_dual_port.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/core_rtl/writeback.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/hdl/aquila.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/hahaha/riscv/aquila_soc_0901/ip_repo/aquila/component.xml' ignored by IP packager.
set_property core_revision 206 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/hahaha/riscv/aquila_soc_0901/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded aquila_soc_aquila_0_1 (aquila 1.0) from revision 205 to revision 206
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ui/bd_efe0b241.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/aquila_0/m_dmm_port_awready
/aquila_0/m_dmm_port_wready
/aquila_0/m_dmm_port_bid
/aquila_0/m_dmm_port_bresp
/aquila_0/m_dmm_port_buser
/aquila_0/m_dmm_port_bvalid
/aquila_0/m_dmm_port_arready
/aquila_0/m_dmm_port_rid
/aquila_0/m_dmm_port_rdata
/aquila_0/m_dmm_port_rresp
/aquila_0/m_dmm_port_rlast
/aquila_0/m_dmm_port_ruser
/aquila_0/m_dmm_port_rvalid

Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7961.449 ; gain = 0.000 ; free physical = 3078 ; free virtual = 11886
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep  3 14:01:58 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs aquila_soc_mig_7series_0_0_synth_1]
set_property needs_refresh false [get_runs aquila_soc_axi_uartlite_0_0_synth_1]
set_property needs_refresh false [get_runs aquila_soc_rst_mig_7series_0_200M_0_synth_1]
set_property needs_refresh false [get_runs aquila_soc_aquila_0_1_synth_1]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hahaha/riscv/aquila_soc_0901/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:aquila:1.0 [get_ips  aquila_soc_aquila_0_1] -log ip_upgrade.log
Upgrading '/home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd'
INFO: [IP_Flow 19-1972] Upgraded aquila_soc_aquila_0_1 from aquila 1.0 to aquila 1.0
Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/hahaha/riscv/aquila_soc_0901/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips aquila_soc_aquila_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /mig_7series_0/S_AXI(0) and /axi_smc/M00_AXI(1)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/aquila_0/m_dmm_port_awready
/aquila_0/m_dmm_port_wready
/aquila_0/m_dmm_port_bid
/aquila_0/m_dmm_port_bresp
/aquila_0/m_dmm_port_buser
/aquila_0/m_dmm_port_bvalid
/aquila_0/m_dmm_port_arready
/aquila_0/m_dmm_port_rid
/aquila_0/m_dmm_port_rdata
/aquila_0/m_dmm_port_rresp
/aquila_0/m_dmm_port_rlast
/aquila_0/m_dmm_port_ruser
/aquila_0/m_dmm_port_rvalid

Wrote  : </home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd> 
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/sim/aquila_soc.v
VHDL Output written to : /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hdl/aquila_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/hw_handoff/aquila_soc_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_smartconnect_0_0/bd_0/synth/aquila_soc_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aquila_0 .
Exporting to file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc.hwh
Generated Block Design Tcl file /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/hw_handoff/aquila_soc_bd.tcl
Generated Hardware Definition File /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/synth/aquila_soc.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7961.449 ; gain = 0.000 ; free physical = 3062 ; free virtual = 11843
catch { config_ip_cache -export [get_ips -all aquila_soc_aquila_0_1] }
export_ip_user_files -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd]
launch_runs -jobs 12 aquila_soc_aquila_0_1_synth_1
[Thu Sep  3 14:03:39 2020] Launched aquila_soc_aquila_0_1_synth_1...
Run output will be captured here: /home/hahaha/riscv/aquila_soc_0901/aquila_soc.runs/aquila_soc_aquila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/hahaha/riscv/aquila_soc_0901/aquila_soc.srcs/sources_1/bd/aquila_soc/aquila_soc.bd] -directory /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files -ipstatic_source_dir /home/hahaha/riscv/aquila_soc_0901/aquila_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/modelsim} {questa=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/questa} {ies=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/ies} {xcelium=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/xcelium} {vcs=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/vcs} {riviera=/home/hahaha/riscv/aquila_soc_0901/aquila_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run aquila_soc_aquila_0_1_synth_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs aquila_soc_mig_7series_0_0_synth_1]
set_property needs_refresh false [get_runs aquila_soc_axi_uartlite_0_0_synth_1]
set_property needs_refresh false [get_runs aquila_soc_rst_mig_7series_0_200M_0_synth_1]
set_property needs_refresh false [get_runs aquila_soc_aquila_0_1_synth_1]
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  3 14:04:17 2020...
