
NUCLEO-L476RG_DFSDM_PDM-Mic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e24  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013c64  08008fb8  08008fb8  00018fb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801cc1c  0801cc1c  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  0801cc1c  0801cc1c  0002cc1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801cc24  0801cc24  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801cc24  0801cc24  0002cc24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801cc28  0801cc28  0002cc28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0801cc2c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000f1dc  200001e0  0801ce0c  000301e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000f3bc  0801ce0c  0003f3bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d1e2  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f17  00000000  00000000  0004d3f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e80  00000000  00000000  00051310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d90  00000000  00000000  00052190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028316  00000000  00000000  00052f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001282c  00000000  00000000  0007b236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0241  00000000  00000000  0008da62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c8  00000000  00000000  0017dca3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004934  00000000  00000000  0017dd6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00004102  00000000  00000000  001826a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008f9c 	.word	0x08008f9c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08008f9c 	.word	0x08008f9c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MX_DFSDM1_Init>:
DFSDM_Filter_HandleTypeDef hdfsdm1_filter0;
DFSDM_Channel_HandleTypeDef hdfsdm1_channel0;
DMA_HandleTypeDef hdma_dfsdm1_flt0;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void){
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
	/* USER CODE END DFSDM1_Init 0 */

	/* USER CODE BEGIN DFSDM1_Init 1 */

	/* USER CODE END DFSDM1_Init 1 */
	hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8000ea4:	4b2c      	ldr	r3, [pc, #176]	; (8000f58 <MX_DFSDM1_Init+0xb8>)
 8000ea6:	4a2d      	ldr	r2, [pc, #180]	; (8000f5c <MX_DFSDM1_Init+0xbc>)
 8000ea8:	601a      	str	r2, [r3, #0]
	hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000eaa:	4b2b      	ldr	r3, [pc, #172]	; (8000f58 <MX_DFSDM1_Init+0xb8>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	605a      	str	r2, [r3, #4]
	hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8000eb0:	4b29      	ldr	r3, [pc, #164]	; (8000f58 <MX_DFSDM1_Init+0xb8>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	721a      	strb	r2, [r3, #8]
	hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8000eb6:	4b28      	ldr	r3, [pc, #160]	; (8000f58 <MX_DFSDM1_Init+0xb8>)
 8000eb8:	2201      	movs	r2, #1
 8000eba:	725a      	strb	r2, [r3, #9]
	hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8000ebc:	4b26      	ldr	r3, [pc, #152]	; (8000f58 <MX_DFSDM1_Init+0xb8>)
 8000ebe:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000ec2:	61da      	str	r2, [r3, #28]
	hdfsdm1_filter0.Init.FilterParam.Oversampling = 32;
 8000ec4:	4b24      	ldr	r3, [pc, #144]	; (8000f58 <MX_DFSDM1_Init+0xb8>)
 8000ec6:	2220      	movs	r2, #32
 8000ec8:	621a      	str	r2, [r3, #32]
	hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8000eca:	4b23      	ldr	r3, [pc, #140]	; (8000f58 <MX_DFSDM1_Init+0xb8>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK){
 8000ed0:	4821      	ldr	r0, [pc, #132]	; (8000f58 <MX_DFSDM1_Init+0xb8>)
 8000ed2:	f001 f84d 	bl	8001f70 <HAL_DFSDM_FilterInit>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_DFSDM1_Init+0x40>
		Error_Handler();
 8000edc:	f000 fc00 	bl	80016e0 <Error_Handler>
	}
	hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000ee2:	4a20      	ldr	r2, [pc, #128]	; (8000f64 <MX_DFSDM1_Init+0xc4>)
 8000ee4:	601a      	str	r2, [r3, #0]
	hdfsdm1_channel0.Init.OutputClock.Activation = ENABLE;
 8000ee6:	4b1e      	ldr	r3, [pc, #120]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	711a      	strb	r2, [r3, #4]
	hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000eec:	4b1c      	ldr	r3, [pc, #112]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	609a      	str	r2, [r3, #8]
	hdfsdm1_channel0.Init.OutputClock.Divider = 17;
 8000ef2:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000ef4:	2211      	movs	r2, #17
 8000ef6:	60da      	str	r2, [r3, #12]
	hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000ef8:	4b19      	ldr	r3, [pc, #100]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	611a      	str	r2, [r3, #16]
	hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000efe:	4b18      	ldr	r3, [pc, #96]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	615a      	str	r2, [r3, #20]
	hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000f04:	4b16      	ldr	r3, [pc, #88]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	619a      	str	r2, [r3, #24]
	hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000f0a:	4b15      	ldr	r3, [pc, #84]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	61da      	str	r2, [r3, #28]
	hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000f10:	4b13      	ldr	r3, [pc, #76]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000f12:	2204      	movs	r2, #4
 8000f14:	621a      	str	r2, [r3, #32]
	hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000f16:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	625a      	str	r2, [r3, #36]	; 0x24
	hdfsdm1_channel0.Init.Awd.Oversampling = 10;
 8000f1c:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000f1e:	220a      	movs	r2, #10
 8000f20:	629a      	str	r2, [r3, #40]	; 0x28
	hdfsdm1_channel0.Init.Offset = 0;
 8000f22:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	62da      	str	r2, [r3, #44]	; 0x2c
	hdfsdm1_channel0.Init.RightBitShift = 0x02;
 8000f28:	4b0d      	ldr	r3, [pc, #52]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK){
 8000f2e:	480c      	ldr	r0, [pc, #48]	; (8000f60 <MX_DFSDM1_Init+0xc0>)
 8000f30:	f000 ff5e 	bl	8001df0 <HAL_DFSDM_ChannelInit>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_DFSDM1_Init+0x9e>
		Error_Handler();
 8000f3a:	f000 fbd1 	bl	80016e0 <Error_Handler>
	}
	if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_0, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK){
 8000f3e:	2201      	movs	r2, #1
 8000f40:	2101      	movs	r1, #1
 8000f42:	4805      	ldr	r0, [pc, #20]	; (8000f58 <MX_DFSDM1_Init+0xb8>)
 8000f44:	f001 f8ee 	bl	8002124 <HAL_DFSDM_FilterConfigRegChannel>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_DFSDM1_Init+0xb2>
		Error_Handler();
 8000f4e:	f000 fbc7 	bl	80016e0 <Error_Handler>
	}
	/* USER CODE BEGIN DFSDM1_Init 2 */

	/* USER CODE END DFSDM1_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	2000f234 	.word	0x2000f234
 8000f5c:	40016100 	.word	0x40016100
 8000f60:	2000f2d0 	.word	0x2000f2d0
 8000f64:	40016000 	.word	0x40016000

08000f68 <HAL_DFSDM_FilterMspInit>:

static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle){
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08a      	sub	sp, #40	; 0x28
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
	if(DFSDM1_Init == 0){
 8000f80:	4b48      	ldr	r3, [pc, #288]	; (80010a4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d151      	bne.n	800102c <HAL_DFSDM_FilterMspInit+0xc4>
		/* USER CODE BEGIN DFSDM1_MspInit 0 */

		/* USER CODE END DFSDM1_MspInit 0 */
		/* DFSDM1 clock enable */
		HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000f88:	4b47      	ldr	r3, [pc, #284]	; (80010a8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	4a46      	ldr	r2, [pc, #280]	; (80010a8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000f90:	6013      	str	r3, [r2, #0]
		if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000f92:	4b45      	ldr	r3, [pc, #276]	; (80010a8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d10b      	bne.n	8000fb2 <HAL_DFSDM_FilterMspInit+0x4a>
			__HAL_RCC_DFSDM1_CLK_ENABLE();
 8000f9a:	4b44      	ldr	r3, [pc, #272]	; (80010ac <HAL_DFSDM_FilterMspInit+0x144>)
 8000f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f9e:	4a43      	ldr	r2, [pc, #268]	; (80010ac <HAL_DFSDM_FilterMspInit+0x144>)
 8000fa0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fa4:	6613      	str	r3, [r2, #96]	; 0x60
 8000fa6:	4b41      	ldr	r3, [pc, #260]	; (80010ac <HAL_DFSDM_FilterMspInit+0x144>)
 8000fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000faa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	693b      	ldr	r3, [r7, #16]
		}

		__HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb2:	4b3e      	ldr	r3, [pc, #248]	; (80010ac <HAL_DFSDM_FilterMspInit+0x144>)
 8000fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb6:	4a3d      	ldr	r2, [pc, #244]	; (80010ac <HAL_DFSDM_FilterMspInit+0x144>)
 8000fb8:	f043 0304 	orr.w	r3, r3, #4
 8000fbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fbe:	4b3b      	ldr	r3, [pc, #236]	; (80010ac <HAL_DFSDM_FilterMspInit+0x144>)
 8000fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc2:	f003 0304 	and.w	r3, r3, #4
 8000fc6:	60fb      	str	r3, [r7, #12]
 8000fc8:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000fca:	4b38      	ldr	r3, [pc, #224]	; (80010ac <HAL_DFSDM_FilterMspInit+0x144>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fce:	4a37      	ldr	r2, [pc, #220]	; (80010ac <HAL_DFSDM_FilterMspInit+0x144>)
 8000fd0:	f043 0302 	orr.w	r3, r3, #2
 8000fd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd6:	4b35      	ldr	r3, [pc, #212]	; (80010ac <HAL_DFSDM_FilterMspInit+0x144>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	68bb      	ldr	r3, [r7, #8]
		/**DFSDM1 GPIO Configuration
		PC2     ------> DFSDM1_CKOUT
    	PB1     ------> DFSDM1_DATIN0
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fe2:	2304      	movs	r3, #4
 8000fe4:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000ff2:	2306      	movs	r3, #6
 8000ff4:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	482c      	ldr	r0, [pc, #176]	; (80010b0 <HAL_DFSDM_FilterMspInit+0x148>)
 8000ffe:	f001 fc2b 	bl	8002858 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001002:	2302      	movs	r3, #2
 8001004:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001006:	2302      	movs	r3, #2
 8001008:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	2300      	movs	r3, #0
 8001010:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001012:	2306      	movs	r3, #6
 8001014:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	4619      	mov	r1, r3
 800101c:	4825      	ldr	r0, [pc, #148]	; (80010b4 <HAL_DFSDM_FilterMspInit+0x14c>)
 800101e:	f001 fc1b 	bl	8002858 <HAL_GPIO_Init>

		/* USER CODE BEGIN DFSDM1_MspInit 1 */

		/* USER CODE END DFSDM1_MspInit 1 */
		DFSDM1_Init++;
 8001022:	4b20      	ldr	r3, [pc, #128]	; (80010a4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	3301      	adds	r3, #1
 8001028:	4a1e      	ldr	r2, [pc, #120]	; (80010a4 <HAL_DFSDM_FilterMspInit+0x13c>)
 800102a:	6013      	str	r3, [r2, #0]
	}

	/* DFSDM1 DMA Init */
	/* DFSDM1_FLT0 Init */
	if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a21      	ldr	r2, [pc, #132]	; (80010b8 <HAL_DFSDM_FilterMspInit+0x150>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d131      	bne.n	800109a <HAL_DFSDM_FilterMspInit+0x132>
		hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8001036:	4b21      	ldr	r3, [pc, #132]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 8001038:	4a21      	ldr	r2, [pc, #132]	; (80010c0 <HAL_DFSDM_FilterMspInit+0x158>)
 800103a:	601a      	str	r2, [r3, #0]
		hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 800103c:	4b1f      	ldr	r3, [pc, #124]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 800103e:	2200      	movs	r2, #0
 8001040:	605a      	str	r2, [r3, #4]
		hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001042:	4b1e      	ldr	r3, [pc, #120]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
		hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8001048:	4b1c      	ldr	r3, [pc, #112]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
		hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 800104e:	4b1b      	ldr	r3, [pc, #108]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 8001050:	2280      	movs	r2, #128	; 0x80
 8001052:	611a      	str	r2, [r3, #16]
		hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001054:	4b19      	ldr	r3, [pc, #100]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 8001056:	f44f 7200 	mov.w	r2, #512	; 0x200
 800105a:	615a      	str	r2, [r3, #20]
		hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800105c:	4b17      	ldr	r3, [pc, #92]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 800105e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001062:	619a      	str	r2, [r3, #24]
		hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8001064:	4b15      	ldr	r3, [pc, #84]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 8001066:	2220      	movs	r2, #32
 8001068:	61da      	str	r2, [r3, #28]
		hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_MEDIUM;
 800106a:	4b14      	ldr	r3, [pc, #80]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 800106c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001070:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK){
 8001072:	4812      	ldr	r0, [pc, #72]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 8001074:	f001 f9f8 	bl	8002468 <HAL_DMA_Init>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <HAL_DFSDM_FilterMspInit+0x11a>
			Error_Handler();
 800107e:	f000 fb2f 	bl	80016e0 <Error_Handler>
		}

		/* Several peripheral DMA handle pointers point to the same DMA handle.
		Be aware that there is only one channel to perform all the requested DMAs. */
		__HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a0d      	ldr	r2, [pc, #52]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 8001086:	62da      	str	r2, [r3, #44]	; 0x2c
 8001088:	4a0c      	ldr	r2, [pc, #48]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6293      	str	r3, [r2, #40]	; 0x28
		__HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a0a      	ldr	r2, [pc, #40]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 8001092:	629a      	str	r2, [r3, #40]	; 0x28
 8001094:	4a09      	ldr	r2, [pc, #36]	; (80010bc <HAL_DFSDM_FilterMspInit+0x154>)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6293      	str	r3, [r2, #40]	; 0x28
	}

}
 800109a:	bf00      	nop
 800109c:	3728      	adds	r7, #40	; 0x28
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000200 	.word	0x20000200
 80010a8:	200001fc 	.word	0x200001fc
 80010ac:	40021000 	.word	0x40021000
 80010b0:	48000800 	.word	0x48000800
 80010b4:	48000400 	.word	0x48000400
 80010b8:	40016100 	.word	0x40016100
 80010bc:	2000f288 	.word	0x2000f288
 80010c0:	40020044 	.word	0x40020044

080010c4 <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08a      	sub	sp, #40	; 0x28
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010cc:	f107 0314 	add.w	r3, r7, #20
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
	if(DFSDM1_Init == 0){
 80010dc:	4b2c      	ldr	r3, [pc, #176]	; (8001190 <HAL_DFSDM_ChannelMspInit+0xcc>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d151      	bne.n	8001188 <HAL_DFSDM_ChannelMspInit+0xc4>
		/* USER CODE BEGIN DFSDM1_MspInit 0 */

		/* USER CODE END DFSDM1_MspInit 0 */
		/* DFSDM1 clock enable */
		HAL_RCC_DFSDM1_CLK_ENABLED++;
 80010e4:	4b2b      	ldr	r3, [pc, #172]	; (8001194 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	3301      	adds	r3, #1
 80010ea:	4a2a      	ldr	r2, [pc, #168]	; (8001194 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80010ec:	6013      	str	r3, [r2, #0]
		if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80010ee:	4b29      	ldr	r3, [pc, #164]	; (8001194 <HAL_DFSDM_ChannelMspInit+0xd0>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d10b      	bne.n	800110e <HAL_DFSDM_ChannelMspInit+0x4a>
			__HAL_RCC_DFSDM1_CLK_ENABLE();
 80010f6:	4b28      	ldr	r3, [pc, #160]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xd4>)
 80010f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010fa:	4a27      	ldr	r2, [pc, #156]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xd4>)
 80010fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001100:	6613      	str	r3, [r2, #96]	; 0x60
 8001102:	4b25      	ldr	r3, [pc, #148]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001104:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001106:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800110a:	613b      	str	r3, [r7, #16]
 800110c:	693b      	ldr	r3, [r7, #16]
		}

		__HAL_RCC_GPIOC_CLK_ENABLE();
 800110e:	4b22      	ldr	r3, [pc, #136]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001112:	4a21      	ldr	r2, [pc, #132]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001114:	f043 0304 	orr.w	r3, r3, #4
 8001118:	64d3      	str	r3, [r2, #76]	; 0x4c
 800111a:	4b1f      	ldr	r3, [pc, #124]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800111e:	f003 0304 	and.w	r3, r3, #4
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001126:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800112a:	4a1b      	ldr	r2, [pc, #108]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800112c:	f043 0302 	orr.w	r3, r3, #2
 8001130:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]
		/**DFSDM1 GPIO Configuration
		PC2     ------> DFSDM1_CKOUT
    	PB1     ------> DFSDM1_DATIN0
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_2;
 800113e:	2304      	movs	r3, #4
 8001140:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001142:	2302      	movs	r3, #2
 8001144:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114a:	2300      	movs	r3, #0
 800114c:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800114e:	2306      	movs	r3, #6
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	4619      	mov	r1, r3
 8001158:	4810      	ldr	r0, [pc, #64]	; (800119c <HAL_DFSDM_ChannelMspInit+0xd8>)
 800115a:	f001 fb7d 	bl	8002858 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_1;
 800115e:	2302      	movs	r3, #2
 8001160:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001162:	2302      	movs	r3, #2
 8001164:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
    	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116a:	2300      	movs	r3, #0
 800116c:	623b      	str	r3, [r7, #32]
    	GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800116e:	2306      	movs	r3, #6
 8001170:	627b      	str	r3, [r7, #36]	; 0x24
    	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4619      	mov	r1, r3
 8001178:	4809      	ldr	r0, [pc, #36]	; (80011a0 <HAL_DFSDM_ChannelMspInit+0xdc>)
 800117a:	f001 fb6d 	bl	8002858 <HAL_GPIO_Init>

    	/* USER CODE BEGIN DFSDM1_MspInit 1 */

    	/* USER CODE END DFSDM1_MspInit 1 */
    	DFSDM1_Init++;
 800117e:	4b04      	ldr	r3, [pc, #16]	; (8001190 <HAL_DFSDM_ChannelMspInit+0xcc>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	3301      	adds	r3, #1
 8001184:	4a02      	ldr	r2, [pc, #8]	; (8001190 <HAL_DFSDM_ChannelMspInit+0xcc>)
 8001186:	6013      	str	r3, [r2, #0]
	}
}
 8001188:	bf00      	nop
 800118a:	3728      	adds	r7, #40	; 0x28
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000200 	.word	0x20000200
 8001194:	200001fc 	.word	0x200001fc
 8001198:	40021000 	.word	0x40021000
 800119c:	48000800 	.word	0x48000800
 80011a0:	48000400 	.word	0x48000400

080011a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011aa:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <MX_DMA_Init+0x38>)
 80011ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ae:	4a0b      	ldr	r2, [pc, #44]	; (80011dc <MX_DMA_Init+0x38>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	6493      	str	r3, [r2, #72]	; 0x48
 80011b6:	4b09      	ldr	r3, [pc, #36]	; (80011dc <MX_DMA_Init+0x38>)
 80011b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2100      	movs	r1, #0
 80011c6:	200e      	movs	r0, #14
 80011c8:	f000 fddb 	bl	8001d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80011cc:	200e      	movs	r0, #14
 80011ce:	f000 fdf4 	bl	8001dba <HAL_NVIC_EnableIRQ>

}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000

080011e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08a      	sub	sp, #40	; 0x28
 80011e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e6:	f107 0314 	add.w	r3, r7, #20
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	605a      	str	r2, [r3, #4]
 80011f0:	609a      	str	r2, [r3, #8]
 80011f2:	60da      	str	r2, [r3, #12]
 80011f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f6:	4b2b      	ldr	r3, [pc, #172]	; (80012a4 <MX_GPIO_Init+0xc4>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fa:	4a2a      	ldr	r2, [pc, #168]	; (80012a4 <MX_GPIO_Init+0xc4>)
 80011fc:	f043 0304 	orr.w	r3, r3, #4
 8001200:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001202:	4b28      	ldr	r3, [pc, #160]	; (80012a4 <MX_GPIO_Init+0xc4>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001206:	f003 0304 	and.w	r3, r3, #4
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800120e:	4b25      	ldr	r3, [pc, #148]	; (80012a4 <MX_GPIO_Init+0xc4>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001212:	4a24      	ldr	r2, [pc, #144]	; (80012a4 <MX_GPIO_Init+0xc4>)
 8001214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001218:	64d3      	str	r3, [r2, #76]	; 0x4c
 800121a:	4b22      	ldr	r3, [pc, #136]	; (80012a4 <MX_GPIO_Init+0xc4>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001226:	4b1f      	ldr	r3, [pc, #124]	; (80012a4 <MX_GPIO_Init+0xc4>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122a:	4a1e      	ldr	r2, [pc, #120]	; (80012a4 <MX_GPIO_Init+0xc4>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001232:	4b1c      	ldr	r3, [pc, #112]	; (80012a4 <MX_GPIO_Init+0xc4>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123e:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <MX_GPIO_Init+0xc4>)
 8001240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001242:	4a18      	ldr	r2, [pc, #96]	; (80012a4 <MX_GPIO_Init+0xc4>)
 8001244:	f043 0302 	orr.w	r3, r3, #2
 8001248:	64d3      	str	r3, [r2, #76]	; 0x4c
 800124a:	4b16      	ldr	r3, [pc, #88]	; (80012a4 <MX_GPIO_Init+0xc4>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	2120      	movs	r1, #32
 800125a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800125e:	f001 fca5 	bl	8002bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001262:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001266:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <MX_GPIO_Init+0xc8>)
 800126a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	4619      	mov	r1, r3
 8001276:	480d      	ldr	r0, [pc, #52]	; (80012ac <MX_GPIO_Init+0xcc>)
 8001278:	f001 faee 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800127c:	2320      	movs	r3, #32
 800127e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001280:	2301      	movs	r3, #1
 8001282:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001288:	2300      	movs	r3, #0
 800128a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	4619      	mov	r1, r3
 8001292:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001296:	f001 fadf 	bl	8002858 <HAL_GPIO_Init>

}
 800129a:	bf00      	nop
 800129c:	3728      	adds	r7, #40	; 0x28
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40021000 	.word	0x40021000
 80012a8:	10210000 	.word	0x10210000
 80012ac:	48000800 	.word	0x48000800

080012b0 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 80012b0:	b5b0      	push	{r4, r5, r7, lr}
 80012b2:	ed2d 8b02 	vpush	{d8}
 80012b6:	b08c      	sub	sp, #48	; 0x30
 80012b8:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80012ba:	f000 fbe7 	bl	8001a8c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80012be:	f000 f94b 	bl	8001558 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80012c2:	f7ff ff8d 	bl	80011e0 <MX_GPIO_Init>
	MX_DMA_Init();
 80012c6:	f7ff ff6d 	bl	80011a4 <MX_DMA_Init>
	MX_USART2_UART_Init();
 80012ca:	f000 fb43 	bl	8001954 <MX_USART2_UART_Init>
	MX_DFSDM1_Init();
 80012ce:	f7ff fde7 	bl	8000ea0 <MX_DFSDM1_Init>
	/* USER CODE BEGIN 2 */
	printf("\r\n***** Program start! *****\r\n");
 80012d2:	488d      	ldr	r0, [pc, #564]	; (8001508 <main+0x258>)
 80012d4:	f005 fdf4 	bl	8006ec0 <puts>
	HAL_Delay(100);
 80012d8:	2064      	movs	r0, #100	; 0x64
 80012da:	f000 fc53 	bl	8001b84 <HAL_Delay>
    if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, Buff, FFT_SampleNum) != HAL_OK){
 80012de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012e2:	498a      	ldr	r1, [pc, #552]	; (800150c <main+0x25c>)
 80012e4:	488a      	ldr	r0, [pc, #552]	; (8001510 <main+0x260>)
 80012e6:	f000 ff63 	bl	80021b0 <HAL_DFSDM_FilterRegularStart_DMA>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <main+0x44>
    	Error_Handler();
 80012f0:	f000 f9f6 	bl	80016e0 <Error_Handler>
    }

    // FFT init
    FFT_SampleRate = SystemCoreClock / hdfsdm1_channel0.Init.OutputClock.Divider
 80012f4:	4b87      	ldr	r3, [pc, #540]	; (8001514 <main+0x264>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4b87      	ldr	r3, [pc, #540]	; (8001518 <main+0x268>)
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	fbb2 f2f3 	udiv	r2, r2, r3
            / hdfsdm1_filter0.Init.FilterParam.Oversampling
 8001300:	4b83      	ldr	r3, [pc, #524]	; (8001510 <main+0x260>)
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	fbb2 f2f3 	udiv	r2, r2, r3
            / hdfsdm1_filter0.Init.FilterParam.IntOversampling;
 8001308:	4b81      	ldr	r3, [pc, #516]	; (8001510 <main+0x260>)
 800130a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800130c:	fbb2 f3f3 	udiv	r3, r2, r3
    FFT_SampleRate = SystemCoreClock / hdfsdm1_channel0.Init.OutputClock.Divider
 8001310:	ee07 3a90 	vmov	s15, r3
 8001314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001318:	4b80      	ldr	r3, [pc, #512]	; (800151c <main+0x26c>)
 800131a:	edc3 7a00 	vstr	s15, [r3]

    // Hanning window
    const float tmp = 2.0f * M_PI / (float) FFT_SampleNum;
 800131e:	4b80      	ldr	r3, [pc, #512]	; (8001520 <main+0x270>)
 8001320:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < FFT_SampleNum; i++)
 8001322:	2300      	movs	r3, #0
 8001324:	627b      	str	r3, [r7, #36]	; 0x24
 8001326:	e01f      	b.n	8001368 <main+0xb8>
        *(FFT_window + i) = 0.5f - 0.5f * arm_cos_f32((float) i * tmp);
 8001328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132a:	ee07 3a90 	vmov	s15, r3
 800132e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001332:	edd7 7a04 	vldr	s15, [r7, #16]
 8001336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800133a:	eeb0 0a67 	vmov.f32	s0, s15
 800133e:	f004 fb47 	bl	80059d0 <arm_cos_f32>
 8001342:	eef0 7a40 	vmov.f32	s15, s0
 8001346:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800134a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800134e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	4a74      	ldr	r2, [pc, #464]	; (8001524 <main+0x274>)
 8001354:	4413      	add	r3, r2
 8001356:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800135a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800135e:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < FFT_SampleNum; i++)
 8001362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001364:	3301      	adds	r3, #1
 8001366:	627b      	str	r3, [r7, #36]	; 0x24
 8001368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800136e:	d3db      	bcc.n	8001328 <main+0x78>

    for (uint32_t i = 0; i < FFT_SampleNum / 2; i++)
 8001370:	2300      	movs	r3, #0
 8001372:	623b      	str	r3, [r7, #32]
 8001374:	e016      	b.n	80013a4 <main+0xf4>
        *(FFT_frq + i) = (float)i * (float)FFT_SampleRate / (float) FFT_SampleNum;
 8001376:	6a3b      	ldr	r3, [r7, #32]
 8001378:	ee07 3a90 	vmov	s15, r3
 800137c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001380:	4b66      	ldr	r3, [pc, #408]	; (800151c <main+0x26c>)
 8001382:	edd3 7a00 	vldr	s15, [r3]
 8001386:	ee27 7a27 	vmul.f32	s14, s14, s15
 800138a:	6a3b      	ldr	r3, [r7, #32]
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	4a66      	ldr	r2, [pc, #408]	; (8001528 <main+0x278>)
 8001390:	4413      	add	r3, r2
 8001392:	eddf 6a66 	vldr	s13, [pc, #408]	; 800152c <main+0x27c>
 8001396:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800139a:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < FFT_SampleNum / 2; i++)
 800139e:	6a3b      	ldr	r3, [r7, #32]
 80013a0:	3301      	adds	r3, #1
 80013a2:	623b      	str	r3, [r7, #32]
 80013a4:	6a3b      	ldr	r3, [r7, #32]
 80013a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013aa:	d3e4      	bcc.n	8001376 <main+0xc6>

    arm_rfft_fast_init_f32(&S, FFT_SampleNum );
 80013ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013b0:	485f      	ldr	r0, [pc, #380]	; (8001530 <main+0x280>)
 80013b2:	f003 fd27 	bl	8004e04 <arm_rfft_fast_init_f32>

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1){
        // Wait
        while (flag);
 80013b6:	bf00      	nop
 80013b8:	4b5e      	ldr	r3, [pc, #376]	; (8001534 <main+0x284>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1fb      	bne.n	80013b8 <main+0x108>
        // Raw data output
        /*for (uint32_t i = 0; i < FFT_SampleNum; i++)
            printf("%d\r\n", FFT_inp_int32[i]);*/

        // Set input data
        for (uint32_t i = 0; i < FFT_SampleNum; i++)
 80013c0:	2300      	movs	r3, #0
 80013c2:	61fb      	str	r3, [r7, #28]
 80013c4:	e010      	b.n	80013e8 <main+0x138>
            FFT_inp[i] = (float) FFT_inp_int32[i];
 80013c6:	4a5c      	ldr	r2, [pc, #368]	; (8001538 <main+0x288>)
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ce:	ee07 3a90 	vmov	s15, r3
 80013d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013d6:	4a59      	ldr	r2, [pc, #356]	; (800153c <main+0x28c>)
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t i = 0; i < FFT_SampleNum; i++)
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3301      	adds	r3, #1
 80013e6:	61fb      	str	r3, [r7, #28]
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80013ee:	d3ea      	bcc.n	80013c6 <main+0x116>

        // Windowing
        arm_mult_f32(FFT_inp, FFT_window, FFT_inp, FFT_SampleNum);
 80013f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013f4:	4a51      	ldr	r2, [pc, #324]	; (800153c <main+0x28c>)
 80013f6:	494b      	ldr	r1, [pc, #300]	; (8001524 <main+0x274>)
 80013f8:	4850      	ldr	r0, [pc, #320]	; (800153c <main+0x28c>)
 80013fa:	f004 fb77 	bl	8005aec <arm_mult_f32>

        // Execute FFT
        arm_rfft_fast_f32(&S, FFT_inp, FFT_oup, 0);
 80013fe:	2300      	movs	r3, #0
 8001400:	4a4f      	ldr	r2, [pc, #316]	; (8001540 <main+0x290>)
 8001402:	494e      	ldr	r1, [pc, #312]	; (800153c <main+0x28c>)
 8001404:	484a      	ldr	r0, [pc, #296]	; (8001530 <main+0x280>)
 8001406:	f003 fde1 	bl	8004fcc <arm_rfft_fast_f32>

        // calculate magnitude
        arm_cmplx_mag_f32(FFT_oup, FFT_mag, FFT_SampleNum / 2);
 800140a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800140e:	494d      	ldr	r1, [pc, #308]	; (8001544 <main+0x294>)
 8001410:	484b      	ldr	r0, [pc, #300]	; (8001540 <main+0x290>)
 8001412:	f004 f9b9 	bl	8005788 <arm_cmplx_mag_f32>

        // Normalization (Unitary transformation) of magnitude
        arm_scale_f32(FFT_mag, 1.0f / sqrtf((float) FFT_SampleNum), FFT_mag, FFT_SampleNum / 2);
 8001416:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800141a:	494a      	ldr	r1, [pc, #296]	; (8001544 <main+0x294>)
 800141c:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8001548 <main+0x298>
 8001420:	4848      	ldr	r0, [pc, #288]	; (8001544 <main+0x294>)
 8001422:	f004 fb1f 	bl	8005a64 <arm_scale_f32>

        // AC coupling
        for (uint32_t i = 0; i < FFT_SampleNum / 2; i++){
 8001426:	2300      	movs	r3, #0
 8001428:	61bb      	str	r3, [r7, #24]
 800142a:	e017      	b.n	800145c <main+0x1ac>
            if (*(FFT_frq + i) < FFT_AC_COUPLING_HZ)
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	4a3d      	ldr	r2, [pc, #244]	; (8001528 <main+0x278>)
 8001432:	4413      	add	r3, r2
 8001434:	edd3 7a00 	vldr	s15, [r3]
 8001438:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800154c <main+0x29c>
 800143c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001444:	d400      	bmi.n	8001448 <main+0x198>
                FFT_mag[i] = 1.0f;
            else
                break;
 8001446:	e00d      	b.n	8001464 <main+0x1b4>
                FFT_mag[i] = 1.0f;
 8001448:	4a3e      	ldr	r2, [pc, #248]	; (8001544 <main+0x294>)
 800144a:	69bb      	ldr	r3, [r7, #24]
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001454:	601a      	str	r2, [r3, #0]
        for (uint32_t i = 0; i < FFT_SampleNum / 2; i++){
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	3301      	adds	r3, #1
 800145a:	61bb      	str	r3, [r7, #24]
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001462:	d3e3      	bcc.n	800142c <main+0x17c>
        }

        float inv_dB_base_mag = 1.0f / 1.0f;
 8001464:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001468:	60fb      	str	r3, [r7, #12]
        for (uint32_t i = 0; i < FFT_SampleNum / 2; i++)
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
 800146e:	e01c      	b.n	80014aa <main+0x1fa>
            FFT_dB[i] = 10.0f * log10f(FFT_mag[i] * inv_dB_base_mag);
 8001470:	4a34      	ldr	r2, [pc, #208]	; (8001544 <main+0x294>)
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	ed93 7a00 	vldr	s14, [r3]
 800147c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001484:	eeb0 0a67 	vmov.f32	s0, s15
 8001488:	f004 fe4a 	bl	8006120 <log10f>
 800148c:	eef0 7a40 	vmov.f32	s15, s0
 8001490:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001494:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001498:	4a2d      	ldr	r2, [pc, #180]	; (8001550 <main+0x2a0>)
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t i = 0; i < FFT_SampleNum / 2; i++)
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	3301      	adds	r3, #1
 80014a8:	617b      	str	r3, [r7, #20]
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014b0:	d3de      	bcc.n	8001470 <main+0x1c0>

        // calc max mag
        float mag_max, frq_max;
        uint32_t maxIndex;
        arm_max_f32(FFT_mag, FFT_SampleNum / 2, &mag_max, &maxIndex);
 80014b2:	463b      	mov	r3, r7
 80014b4:	1d3a      	adds	r2, r7, #4
 80014b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ba:	4822      	ldr	r0, [pc, #136]	; (8001544 <main+0x294>)
 80014bc:	f003 fb6e 	bl	8004b9c <arm_max_f32>
        frq_max = *(FFT_frq + maxIndex);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4a18      	ldr	r2, [pc, #96]	; (8001528 <main+0x278>)
 80014c6:	4413      	add	r3, r2
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	60bb      	str	r3, [r7, #8]

        printf("SampleRate=%d, frq_max = %.1f, mag_max = %f\r\n", (int)FFT_SampleRate, frq_max, mag_max);
 80014cc:	4b13      	ldr	r3, [pc, #76]	; (800151c <main+0x26c>)
 80014ce:	edd3 7a00 	vldr	s15, [r3]
 80014d2:	eebd 8ae7 	vcvt.s32.f32	s16, s15
 80014d6:	68b8      	ldr	r0, [r7, #8]
 80014d8:	f7ff f836 	bl	8000548 <__aeabi_f2d>
 80014dc:	4604      	mov	r4, r0
 80014de:	460d      	mov	r5, r1
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff f830 	bl	8000548 <__aeabi_f2d>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	e9cd 2300 	strd	r2, r3, [sp]
 80014f0:	4622      	mov	r2, r4
 80014f2:	462b      	mov	r3, r5
 80014f4:	ee18 1a10 	vmov	r1, s16
 80014f8:	4816      	ldr	r0, [pc, #88]	; (8001554 <main+0x2a4>)
 80014fa:	f005 fc5b 	bl	8006db4 <iprintf>
        //    printf("%.1f\t%f\t%f\r\n", FFT_frq[i], FFT_mag[i], FFT_dB[i]);
        //}

        //while(1);
        //HAL_Delay(2000);
        flag = true;        // <- Continuous transformation
 80014fe:	4b0d      	ldr	r3, [pc, #52]	; (8001534 <main+0x284>)
 8001500:	2201      	movs	r2, #1
 8001502:	701a      	strb	r2, [r3, #0]
    while (1){
 8001504:	e757      	b.n	80013b6 <main+0x106>
 8001506:	bf00      	nop
 8001508:	08008fb8 	.word	0x08008fb8
 800150c:	20000204 	.word	0x20000204
 8001510:	2000f234 	.word	0x2000f234
 8001514:	20000004 	.word	0x20000004
 8001518:	2000f2d0 	.word	0x2000f2d0
 800151c:	2000f308 	.word	0x2000f308
 8001520:	3b490fdb 	.word	0x3b490fdb
 8001524:	2000d204 	.word	0x2000d204
 8001528:	2000c204 	.word	0x2000c204
 800152c:	45000000 	.word	0x45000000
 8001530:	2000f30c 	.word	0x2000f30c
 8001534:	20000000 	.word	0x20000000
 8001538:	20004204 	.word	0x20004204
 800153c:	20006204 	.word	0x20006204
 8001540:	20008204 	.word	0x20008204
 8001544:	2000a204 	.word	0x2000a204
 8001548:	3cb504f3 	.word	0x3cb504f3
 800154c:	447a0000 	.word	0x447a0000
 8001550:	2000b204 	.word	0x2000b204
 8001554:	08008fd8 	.word	0x08008fd8

08001558 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void){
 8001558:	b580      	push	{r7, lr}
 800155a:	b0b8      	sub	sp, #224	; 0xe0
 800155c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800155e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001562:	2244      	movs	r2, #68	; 0x44
 8001564:	2100      	movs	r1, #0
 8001566:	4618      	mov	r0, r3
 8001568:	f004 ffb2 	bl	80064d0 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800156c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800157c:	463b      	mov	r3, r7
 800157e:	2288      	movs	r2, #136	; 0x88
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f004 ffa4 	bl	80064d0 <memset>

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001588:	2302      	movs	r3, #2
 800158a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800158e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001592:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001596:	2310      	movs	r3, #16
 8001598:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800159c:	2302      	movs	r3, #2
 800159e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015a2:	2302      	movs	r3, #2
 80015a4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    RCC_OscInitStruct.PLL.PLLM = 2;
 80015a8:	2302      	movs	r3, #2
 80015aa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    RCC_OscInitStruct.PLL.PLLN = 20;
 80015ae:	2314      	movs	r3, #20
 80015b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015b4:	2307      	movs	r3, #7
 80015b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015ba:	2302      	movs	r3, #2
 80015bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015c0:	2302      	movs	r3, #2
 80015c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 80015c6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015ca:	4618      	mov	r0, r3
 80015cc:	f001 fb6a 	bl	8002ca4 <HAL_RCC_OscConfig>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <SystemClock_Config+0x82>
        Error_Handler();
 80015d6:	f000 f883 	bl	80016e0 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015da:	230f      	movs	r3, #15
 80015dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e0:	2303      	movs	r3, #3
 80015e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015e6:	2300      	movs	r3, #0
 80015e8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015f2:	2300      	movs	r3, #0
 80015f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK){
 80015f8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80015fc:	2104      	movs	r1, #4
 80015fe:	4618      	mov	r0, r3
 8001600:	f001 ff36 	bl	8003470 <HAL_RCC_ClockConfig>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <SystemClock_Config+0xb6>
        Error_Handler();
 800160a:	f000 f869 	bl	80016e0 <Error_Handler>
    }
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_DFSDM1;
 800160e:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <SystemClock_Config+0xf0>)
 8001610:	603b      	str	r3, [r7, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001612:	2300      	movs	r3, #0
 8001614:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001616:	2300      	movs	r3, #0
 8001618:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK){
 800161c:	463b      	mov	r3, r7
 800161e:	4618      	mov	r0, r3
 8001620:	f002 f92c 	bl	800387c <HAL_RCCEx_PeriphCLKConfig>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <SystemClock_Config+0xd6>
        Error_Handler();
 800162a:	f000 f859 	bl	80016e0 <Error_Handler>
    }
    /** Configure the main internal regulator output voltage
    */
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK){
 800162e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001632:	f001 fae1 	bl	8002bf8 <HAL_PWREx_ControlVoltageScaling>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <SystemClock_Config+0xe8>
        Error_Handler();
 800163c:	f000 f850 	bl	80016e0 <Error_Handler>
    }
}
 8001640:	bf00      	nop
 8001642:	37e0      	adds	r7, #224	; 0xe0
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	00010002 	.word	0x00010002

0800164c <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
/**
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter){
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
    /*static int i = 0;
    printf("%d\r\n", i);
    i++;*/
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <HAL_DFSDM_FilterRegConvCpltCallback>:
  * @note   In interrupt mode, user has to read conversion value in this function
            using HAL_DFSDM_FilterGetRegularValue.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter){
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
    if (flag){
 8001668:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <HAL_DFSDM_FilterRegConvCpltCallback+0x48>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d014      	beq.n	800169a <HAL_DFSDM_FilterRegConvCpltCallback+0x3a>
        for (uint32_t i = 0; i < FFT_SampleNum; i++){
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	e00a      	b.n	800168c <HAL_DFSDM_FilterRegConvCpltCallback+0x2c>
            FFT_inp_int32[i] = Buff[i];
 8001676:	4a0d      	ldr	r2, [pc, #52]	; (80016ac <HAL_DFSDM_FilterRegConvCpltCallback+0x4c>)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800167e:	490c      	ldr	r1, [pc, #48]	; (80016b0 <HAL_DFSDM_FilterRegConvCpltCallback+0x50>)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (uint32_t i = 0; i < FFT_SampleNum; i++){
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	3301      	adds	r3, #1
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001692:	d3f0      	bcc.n	8001676 <HAL_DFSDM_FilterRegConvCpltCallback+0x16>
        }
        flag = false;
 8001694:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <HAL_DFSDM_FilterRegConvCpltCallback+0x48>)
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
    }
}
 800169a:	bf00      	nop
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	20000000 	.word	0x20000000
 80016ac:	20000204 	.word	0x20000204
 80016b0:	20004204 	.word	0x20004204

080016b4 <_write>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
int _write(int file, char *ptr, int len){
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, (uint16_t)len, 0xFFFFFFFF);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	f04f 33ff 	mov.w	r3, #4294967295
 80016c8:	68b9      	ldr	r1, [r7, #8]
 80016ca:	4804      	ldr	r0, [pc, #16]	; (80016dc <_write+0x28>)
 80016cc:	f002 fde0 	bl	8004290 <HAL_UART_Transmit>
    return len;
 80016d0:	687b      	ldr	r3, [r7, #4]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	2000f324 	.word	0x2000f324

080016e0 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void){
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016e4:	b672      	cpsid	i
}
 80016e6:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1){}
 80016e8:	e7fe      	b.n	80016e8 <Error_Handler+0x8>
	...

080016ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016f2:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <HAL_MspInit+0x44>)
 80016f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016f6:	4a0e      	ldr	r2, [pc, #56]	; (8001730 <HAL_MspInit+0x44>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	6613      	str	r3, [r2, #96]	; 0x60
 80016fe:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <HAL_MspInit+0x44>)
 8001700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	607b      	str	r3, [r7, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800170a:	4b09      	ldr	r3, [pc, #36]	; (8001730 <HAL_MspInit+0x44>)
 800170c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800170e:	4a08      	ldr	r2, [pc, #32]	; (8001730 <HAL_MspInit+0x44>)
 8001710:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001714:	6593      	str	r3, [r2, #88]	; 0x58
 8001716:	4b06      	ldr	r3, [pc, #24]	; (8001730 <HAL_MspInit+0x44>)
 8001718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800171a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800171e:	603b      	str	r3, [r7, #0]
 8001720:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001722:	bf00      	nop
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	40021000 	.word	0x40021000

08001734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001738:	e7fe      	b.n	8001738 <NMI_Handler+0x4>

0800173a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800173e:	e7fe      	b.n	800173e <HardFault_Handler+0x4>

08001740 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001744:	e7fe      	b.n	8001744 <MemManage_Handler+0x4>

08001746 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800174a:	e7fe      	b.n	800174a <BusFault_Handler+0x4>

0800174c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001750:	e7fe      	b.n	8001750 <UsageFault_Handler+0x4>

08001752 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001780:	f000 f9e0 	bl	8001b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001784:	bf00      	nop
 8001786:	bd80      	pop	{r7, pc}

08001788 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 800178c:	4802      	ldr	r0, [pc, #8]	; (8001798 <DMA1_Channel4_IRQHandler+0x10>)
 800178e:	f000 ff83 	bl	8002698 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	2000f288 	.word	0x2000f288

0800179c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
	return 1;
 80017a0:	2301      	movs	r3, #1
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <_kill>:

int _kill(int pid, int sig)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80017b6:	f004 fe61 	bl	800647c <__errno>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2216      	movs	r2, #22
 80017be:	601a      	str	r2, [r3, #0]
	return -1;
 80017c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <_exit>:

void _exit (int status)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80017d4:	f04f 31ff 	mov.w	r1, #4294967295
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff ffe7 	bl	80017ac <_kill>
	while (1) {}		/* Make sure we hang here */
 80017de:	e7fe      	b.n	80017de <_exit+0x12>

080017e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	e00a      	b.n	8001808 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017f2:	f3af 8000 	nop.w
 80017f6:	4601      	mov	r1, r0
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	1c5a      	adds	r2, r3, #1
 80017fc:	60ba      	str	r2, [r7, #8]
 80017fe:	b2ca      	uxtb	r2, r1
 8001800:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	3301      	adds	r3, #1
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	429a      	cmp	r2, r3
 800180e:	dbf0      	blt.n	80017f2 <_read+0x12>
	}

return len;
 8001810:	687b      	ldr	r3, [r7, #4]
}
 8001812:	4618      	mov	r0, r3
 8001814:	3718      	adds	r7, #24
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <_close>:
	}
	return len;
}

int _close(int file)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
	return -1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001826:	4618      	mov	r0, r3
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001842:	605a      	str	r2, [r3, #4]
	return 0;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr

08001852 <_isatty>:

int _isatty(int file)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
	return 1;
 800185a:	2301      	movs	r3, #1
}
 800185c:	4618      	mov	r0, r3
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
	return 0;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	3714      	adds	r7, #20
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800188c:	4a14      	ldr	r2, [pc, #80]	; (80018e0 <_sbrk+0x5c>)
 800188e:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <_sbrk+0x60>)
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001898:	4b13      	ldr	r3, [pc, #76]	; (80018e8 <_sbrk+0x64>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d102      	bne.n	80018a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018a0:	4b11      	ldr	r3, [pc, #68]	; (80018e8 <_sbrk+0x64>)
 80018a2:	4a12      	ldr	r2, [pc, #72]	; (80018ec <_sbrk+0x68>)
 80018a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018a6:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <_sbrk+0x64>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d207      	bcs.n	80018c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018b4:	f004 fde2 	bl	800647c <__errno>
 80018b8:	4603      	mov	r3, r0
 80018ba:	220c      	movs	r2, #12
 80018bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018be:	f04f 33ff 	mov.w	r3, #4294967295
 80018c2:	e009      	b.n	80018d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018c4:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <_sbrk+0x64>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ca:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <_sbrk+0x64>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4413      	add	r3, r2
 80018d2:	4a05      	ldr	r2, [pc, #20]	; (80018e8 <_sbrk+0x64>)
 80018d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018d6:	68fb      	ldr	r3, [r7, #12]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20018000 	.word	0x20018000
 80018e4:	00000400 	.word	0x00000400
 80018e8:	2000f204 	.word	0x2000f204
 80018ec:	2000f3c0 	.word	0x2000f3c0

080018f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80018f4:	4b15      	ldr	r3, [pc, #84]	; (800194c <SystemInit+0x5c>)
 80018f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018fa:	4a14      	ldr	r2, [pc, #80]	; (800194c <SystemInit+0x5c>)
 80018fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001900:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001904:	4b12      	ldr	r3, [pc, #72]	; (8001950 <SystemInit+0x60>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a11      	ldr	r2, [pc, #68]	; (8001950 <SystemInit+0x60>)
 800190a:	f043 0301 	orr.w	r3, r3, #1
 800190e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001910:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <SystemInit+0x60>)
 8001912:	2200      	movs	r2, #0
 8001914:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001916:	4b0e      	ldr	r3, [pc, #56]	; (8001950 <SystemInit+0x60>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a0d      	ldr	r2, [pc, #52]	; (8001950 <SystemInit+0x60>)
 800191c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001920:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001924:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <SystemInit+0x60>)
 8001928:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800192c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800192e:	4b08      	ldr	r3, [pc, #32]	; (8001950 <SystemInit+0x60>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a07      	ldr	r2, [pc, #28]	; (8001950 <SystemInit+0x60>)
 8001934:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001938:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800193a:	4b05      	ldr	r3, [pc, #20]	; (8001950 <SystemInit+0x60>)
 800193c:	2200      	movs	r2, #0
 800193e:	619a      	str	r2, [r3, #24]
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	e000ed00 	.word	0xe000ed00
 8001950:	40021000 	.word	0x40021000

08001954 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001958:	4b14      	ldr	r3, [pc, #80]	; (80019ac <MX_USART2_UART_Init+0x58>)
 800195a:	4a15      	ldr	r2, [pc, #84]	; (80019b0 <MX_USART2_UART_Init+0x5c>)
 800195c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800195e:	4b13      	ldr	r3, [pc, #76]	; (80019ac <MX_USART2_UART_Init+0x58>)
 8001960:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001964:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001966:	4b11      	ldr	r3, [pc, #68]	; (80019ac <MX_USART2_UART_Init+0x58>)
 8001968:	2200      	movs	r2, #0
 800196a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800196c:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <MX_USART2_UART_Init+0x58>)
 800196e:	2200      	movs	r2, #0
 8001970:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001972:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <MX_USART2_UART_Init+0x58>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001978:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <MX_USART2_UART_Init+0x58>)
 800197a:	220c      	movs	r2, #12
 800197c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800197e:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <MX_USART2_UART_Init+0x58>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001984:	4b09      	ldr	r3, [pc, #36]	; (80019ac <MX_USART2_UART_Init+0x58>)
 8001986:	2200      	movs	r2, #0
 8001988:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800198a:	4b08      	ldr	r3, [pc, #32]	; (80019ac <MX_USART2_UART_Init+0x58>)
 800198c:	2200      	movs	r2, #0
 800198e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <MX_USART2_UART_Init+0x58>)
 8001992:	2200      	movs	r2, #0
 8001994:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001996:	4805      	ldr	r0, [pc, #20]	; (80019ac <MX_USART2_UART_Init+0x58>)
 8001998:	f002 fc2c 	bl	80041f4 <HAL_UART_Init>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80019a2:	f7ff fe9d 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	2000f324 	.word	0x2000f324
 80019b0:	40004400 	.word	0x40004400

080019b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08a      	sub	sp, #40	; 0x28
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a17      	ldr	r2, [pc, #92]	; (8001a30 <HAL_UART_MspInit+0x7c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d128      	bne.n	8001a28 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019d6:	4b17      	ldr	r3, [pc, #92]	; (8001a34 <HAL_UART_MspInit+0x80>)
 80019d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019da:	4a16      	ldr	r2, [pc, #88]	; (8001a34 <HAL_UART_MspInit+0x80>)
 80019dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019e0:	6593      	str	r3, [r2, #88]	; 0x58
 80019e2:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <HAL_UART_MspInit+0x80>)
 80019e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ee:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <HAL_UART_MspInit+0x80>)
 80019f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019f2:	4a10      	ldr	r2, [pc, #64]	; (8001a34 <HAL_UART_MspInit+0x80>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019fa:	4b0e      	ldr	r3, [pc, #56]	; (8001a34 <HAL_UART_MspInit+0x80>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a06:	230c      	movs	r3, #12
 8001a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a12:	2303      	movs	r3, #3
 8001a14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a16:	2307      	movs	r3, #7
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1a:	f107 0314 	add.w	r3, r7, #20
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a24:	f000 ff18 	bl	8002858 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001a28:	bf00      	nop
 8001a2a:	3728      	adds	r7, #40	; 0x28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40004400 	.word	0x40004400
 8001a34:	40021000 	.word	0x40021000

08001a38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a3c:	f7ff ff58 	bl	80018f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001a40:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001a42:	e003      	b.n	8001a4c <LoopCopyDataInit>

08001a44 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001a44:	4b0b      	ldr	r3, [pc, #44]	; (8001a74 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001a46:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001a48:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001a4a:	3104      	adds	r1, #4

08001a4c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001a4c:	480a      	ldr	r0, [pc, #40]	; (8001a78 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001a50:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001a52:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001a54:	d3f6      	bcc.n	8001a44 <CopyDataInit>
	ldr	r2, =_sbss
 8001a56:	4a0a      	ldr	r2, [pc, #40]	; (8001a80 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001a58:	e002      	b.n	8001a60 <LoopFillZerobss>

08001a5a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001a5a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001a5c:	f842 3b04 	str.w	r3, [r2], #4

08001a60 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001a60:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <LoopForever+0x16>)
	cmp	r2, r3
 8001a62:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001a64:	d3f9      	bcc.n	8001a5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a66:	f004 fd0f 	bl	8006488 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a6a:	f7ff fc21 	bl	80012b0 <main>

08001a6e <LoopForever>:

LoopForever:
    b LoopForever
 8001a6e:	e7fe      	b.n	8001a6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a70:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001a74:	0801cc2c 	.word	0x0801cc2c
	ldr	r0, =_sdata
 8001a78:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001a7c:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8001a80:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8001a84:	2000f3bc 	.word	0x2000f3bc

08001a88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a88:	e7fe      	b.n	8001a88 <ADC1_2_IRQHandler>
	...

08001a8c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a92:	2300      	movs	r3, #0
 8001a94:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a96:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <HAL_Init+0x3c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a0b      	ldr	r2, [pc, #44]	; (8001ac8 <HAL_Init+0x3c>)
 8001a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aa2:	2003      	movs	r0, #3
 8001aa4:	f000 f962 	bl	8001d6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f000 f80f 	bl	8001acc <HAL_InitTick>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d002      	beq.n	8001aba <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	71fb      	strb	r3, [r7, #7]
 8001ab8:	e001      	b.n	8001abe <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001aba:	f7ff fe17 	bl	80016ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001abe:	79fb      	ldrb	r3, [r7, #7]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40022000 	.word	0x40022000

08001acc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ad8:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <HAL_InitTick+0x6c>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d023      	beq.n	8001b28 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001ae0:	4b16      	ldr	r3, [pc, #88]	; (8001b3c <HAL_InitTick+0x70>)
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	4b14      	ldr	r3, [pc, #80]	; (8001b38 <HAL_InitTick+0x6c>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af6:	4618      	mov	r0, r3
 8001af8:	f000 f96d 	bl	8001dd6 <HAL_SYSTICK_Config>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d10f      	bne.n	8001b22 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2b0f      	cmp	r3, #15
 8001b06:	d809      	bhi.n	8001b1c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	6879      	ldr	r1, [r7, #4]
 8001b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b10:	f000 f937 	bl	8001d82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b14:	4a0a      	ldr	r2, [pc, #40]	; (8001b40 <HAL_InitTick+0x74>)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6013      	str	r3, [r2, #0]
 8001b1a:	e007      	b.n	8001b2c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	73fb      	strb	r3, [r7, #15]
 8001b20:	e004      	b.n	8001b2c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	73fb      	strb	r3, [r7, #15]
 8001b26:	e001      	b.n	8001b2c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	2000000c 	.word	0x2000000c
 8001b3c:	20000004 	.word	0x20000004
 8001b40:	20000008 	.word	0x20000008

08001b44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b48:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <HAL_IncTick+0x20>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <HAL_IncTick+0x24>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4413      	add	r3, r2
 8001b54:	4a04      	ldr	r2, [pc, #16]	; (8001b68 <HAL_IncTick+0x24>)
 8001b56:	6013      	str	r3, [r2, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	2000000c 	.word	0x2000000c
 8001b68:	2000f3a8 	.word	0x2000f3a8

08001b6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b70:	4b03      	ldr	r3, [pc, #12]	; (8001b80 <HAL_GetTick+0x14>)
 8001b72:	681b      	ldr	r3, [r3, #0]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	2000f3a8 	.word	0x2000f3a8

08001b84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b8c:	f7ff ffee 	bl	8001b6c <HAL_GetTick>
 8001b90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b9c:	d005      	beq.n	8001baa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <HAL_Delay+0x44>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001baa:	bf00      	nop
 8001bac:	f7ff ffde 	bl	8001b6c <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d8f7      	bhi.n	8001bac <HAL_Delay+0x28>
  {
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	2000000c 	.word	0x2000000c

08001bcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <__NVIC_SetPriorityGrouping+0x44>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001be2:	68ba      	ldr	r2, [r7, #8]
 8001be4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001be8:	4013      	ands	r3, r2
 8001bea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bfe:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <__NVIC_SetPriorityGrouping+0x44>)
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	60d3      	str	r3, [r2, #12]
}
 8001c04:	bf00      	nop
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c18:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <__NVIC_GetPriorityGrouping+0x18>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	0a1b      	lsrs	r3, r3, #8
 8001c1e:	f003 0307 	and.w	r3, r3, #7
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	db0b      	blt.n	8001c5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	f003 021f 	and.w	r2, r3, #31
 8001c48:	4907      	ldr	r1, [pc, #28]	; (8001c68 <__NVIC_EnableIRQ+0x38>)
 8001c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4e:	095b      	lsrs	r3, r3, #5
 8001c50:	2001      	movs	r0, #1
 8001c52:	fa00 f202 	lsl.w	r2, r0, r2
 8001c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000e100 	.word	0xe000e100

08001c6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	6039      	str	r1, [r7, #0]
 8001c76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	db0a      	blt.n	8001c96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	490c      	ldr	r1, [pc, #48]	; (8001cb8 <__NVIC_SetPriority+0x4c>)
 8001c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8a:	0112      	lsls	r2, r2, #4
 8001c8c:	b2d2      	uxtb	r2, r2
 8001c8e:	440b      	add	r3, r1
 8001c90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c94:	e00a      	b.n	8001cac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	b2da      	uxtb	r2, r3
 8001c9a:	4908      	ldr	r1, [pc, #32]	; (8001cbc <__NVIC_SetPriority+0x50>)
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	f003 030f 	and.w	r3, r3, #15
 8001ca2:	3b04      	subs	r3, #4
 8001ca4:	0112      	lsls	r2, r2, #4
 8001ca6:	b2d2      	uxtb	r2, r2
 8001ca8:	440b      	add	r3, r1
 8001caa:	761a      	strb	r2, [r3, #24]
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	e000e100 	.word	0xe000e100
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b089      	sub	sp, #36	; 0x24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	f1c3 0307 	rsb	r3, r3, #7
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	bf28      	it	cs
 8001cde:	2304      	movcs	r3, #4
 8001ce0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	3304      	adds	r3, #4
 8001ce6:	2b06      	cmp	r3, #6
 8001ce8:	d902      	bls.n	8001cf0 <NVIC_EncodePriority+0x30>
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	3b03      	subs	r3, #3
 8001cee:	e000      	b.n	8001cf2 <NVIC_EncodePriority+0x32>
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43da      	mvns	r2, r3
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	401a      	ands	r2, r3
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d08:	f04f 31ff 	mov.w	r1, #4294967295
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d12:	43d9      	mvns	r1, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d18:	4313      	orrs	r3, r2
         );
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3724      	adds	r7, #36	; 0x24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
	...

08001d28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3b01      	subs	r3, #1
 8001d34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d38:	d301      	bcc.n	8001d3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e00f      	b.n	8001d5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d3e:	4a0a      	ldr	r2, [pc, #40]	; (8001d68 <SysTick_Config+0x40>)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	3b01      	subs	r3, #1
 8001d44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d46:	210f      	movs	r1, #15
 8001d48:	f04f 30ff 	mov.w	r0, #4294967295
 8001d4c:	f7ff ff8e 	bl	8001c6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d50:	4b05      	ldr	r3, [pc, #20]	; (8001d68 <SysTick_Config+0x40>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d56:	4b04      	ldr	r3, [pc, #16]	; (8001d68 <SysTick_Config+0x40>)
 8001d58:	2207      	movs	r2, #7
 8001d5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	e000e010 	.word	0xe000e010

08001d6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f7ff ff29 	bl	8001bcc <__NVIC_SetPriorityGrouping>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b086      	sub	sp, #24
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	4603      	mov	r3, r0
 8001d8a:	60b9      	str	r1, [r7, #8]
 8001d8c:	607a      	str	r2, [r7, #4]
 8001d8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d94:	f7ff ff3e 	bl	8001c14 <__NVIC_GetPriorityGrouping>
 8001d98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	68b9      	ldr	r1, [r7, #8]
 8001d9e:	6978      	ldr	r0, [r7, #20]
 8001da0:	f7ff ff8e 	bl	8001cc0 <NVIC_EncodePriority>
 8001da4:	4602      	mov	r2, r0
 8001da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001daa:	4611      	mov	r1, r2
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff ff5d 	bl	8001c6c <__NVIC_SetPriority>
}
 8001db2:	bf00      	nop
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff ff31 	bl	8001c30 <__NVIC_EnableIRQ>
}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b082      	sub	sp, #8
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f7ff ffa2 	bl	8001d28 <SysTick_Config>
 8001de4:	4603      	mov	r3, r0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
	...

08001df0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e0ac      	b.n	8001f5c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f000 fa8c 	bl	8002324 <DFSDM_GetChannelFromInstance>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4a55      	ldr	r2, [pc, #340]	; (8001f64 <HAL_DFSDM_ChannelInit+0x174>)
 8001e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e09f      	b.n	8001f5c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f7ff f951 	bl	80010c4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001e22:	4b51      	ldr	r3, [pc, #324]	; (8001f68 <HAL_DFSDM_ChannelInit+0x178>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	3301      	adds	r3, #1
 8001e28:	4a4f      	ldr	r2, [pc, #316]	; (8001f68 <HAL_DFSDM_ChannelInit+0x178>)
 8001e2a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001e2c:	4b4e      	ldr	r3, [pc, #312]	; (8001f68 <HAL_DFSDM_ChannelInit+0x178>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d125      	bne.n	8001e80 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001e34:	4b4d      	ldr	r3, [pc, #308]	; (8001f6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a4c      	ldr	r2, [pc, #304]	; (8001f6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001e3a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001e3e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001e40:	4b4a      	ldr	r3, [pc, #296]	; (8001f6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	4948      	ldr	r1, [pc, #288]	; (8001f6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001e4e:	4b47      	ldr	r3, [pc, #284]	; (8001f6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a46      	ldr	r2, [pc, #280]	; (8001f6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001e54:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001e58:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	791b      	ldrb	r3, [r3, #4]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d108      	bne.n	8001e74 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001e62:	4b42      	ldr	r3, [pc, #264]	; (8001f6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	041b      	lsls	r3, r3, #16
 8001e6e:	493f      	ldr	r1, [pc, #252]	; (8001f6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001e74:	4b3d      	ldr	r3, [pc, #244]	; (8001f6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a3c      	ldr	r2, [pc, #240]	; (8001f6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001e7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001e7e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001e8e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6819      	ldr	r1, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001e9e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001ea4:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f022 020f 	bic.w	r2, r2, #15
 8001ebc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	6819      	ldr	r1, [r3, #0]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689a      	ldr	r2, [r3, #8]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001ee4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	6899      	ldr	r1, [r3, #8]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001ef8:	431a      	orrs	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f002 0207 	and.w	r2, r2, #7
 8001f10:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6859      	ldr	r1, [r3, #4]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f1c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f22:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001f24:	431a      	orrs	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f3c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2201      	movs	r2, #1
 8001f42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 f9ea 	bl	8002324 <DFSDM_GetChannelFromInstance>
 8001f50:	4602      	mov	r2, r0
 8001f52:	4904      	ldr	r1, [pc, #16]	; (8001f64 <HAL_DFSDM_ChannelInit+0x174>)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	2000f20c 	.word	0x2000f20c
 8001f68:	2000f208 	.word	0x2000f208
 8001f6c:	40016000 	.word	0x40016000

08001f70 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e0ca      	b.n	8002118 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a66      	ldr	r2, [pc, #408]	; (8002120 <HAL_DFSDM_FilterInit+0x1b0>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d109      	bne.n	8001fa0 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d003      	beq.n	8001f9c <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e0bb      	b.n	8002118 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f7fe ffd5 	bl	8000f68 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8001fcc:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	7a1b      	ldrb	r3, [r3, #8]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d108      	bne.n	8001fe8 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	e007      	b.n	8001ff8 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001ff6:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	7a5b      	ldrb	r3, [r3, #9]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d108      	bne.n	8002012 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	e007      	b.n	8002022 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002020:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	6812      	ldr	r2, [r2, #0]
 800202c:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8002030:	f023 0308 	bic.w	r3, r3, #8
 8002034:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	2b02      	cmp	r3, #2
 800203c:	d108      	bne.n	8002050 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	6819      	ldr	r1, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	695a      	ldr	r2, [r3, #20]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	7c1b      	ldrb	r3, [r3, #16]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d108      	bne.n	800206a <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f042 0210 	orr.w	r2, r2, #16
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	e007      	b.n	800207a <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f022 0210 	bic.w	r2, r2, #16
 8002078:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	7c5b      	ldrb	r3, [r3, #17]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d108      	bne.n	8002094 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f042 0220 	orr.w	r2, r2, #32
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	e007      	b.n	80020a4 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f022 0220 	bic.w	r2, r2, #32
 80020a2:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 80020b2:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 80020b6:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6959      	ldr	r1, [r3, #20]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6a1b      	ldr	r3, [r3, #32]
 80020c6:	3b01      	subs	r3, #1
 80020c8:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80020ca:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d0:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80020d2:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	430a      	orrs	r2, r1
 80020da:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68da      	ldr	r2, [r3, #12]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	699a      	ldr	r2, [r3, #24]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	7c1a      	ldrb	r2, [r3, #16]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f042 0201 	orr.w	r2, r2, #1
 800210c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2201      	movs	r2, #1
 8002112:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40016100 	.word	0x40016100

08002124 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002124:	b480      	push	{r7}
 8002126:	b087      	sub	sp, #28
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002130:	2300      	movs	r3, #0
 8002132:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800213a:	2b00      	cmp	r3, #0
 800213c:	d02e      	beq.n	800219c <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002144:	2bff      	cmp	r3, #255	; 0xff
 8002146:	d029      	beq.n	800219c <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	6812      	ldr	r2, [r2, #0]
 8002152:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002156:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800215a:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d10d      	bne.n	800217e <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	021b      	lsls	r3, r3, #8
 800216c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002170:	431a      	orrs	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	e00a      	b.n	8002194 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6819      	ldr	r1, [r3, #0]
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	021b      	lsls	r3, r3, #8
 8002188:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	430a      	orrs	r2, r1
 8002192:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	631a      	str	r2, [r3, #48]	; 0x30
 800219a:	e001      	b.n	80021a0 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80021a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	371c      	adds	r7, #28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
	...

080021b0 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021bc:	2300      	movs	r3, #0
 80021be:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d002      	beq.n	80021cc <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d102      	bne.n	80021d2 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	75fb      	strb	r3, [r7, #23]
 80021d0:	e064      	b.n	800229c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80021e0:	d002      	beq.n	80021e8 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	75fb      	strb	r3, [r7, #23]
 80021e6:	e059      	b.n	800229c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d10e      	bne.n	800220e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d10a      	bne.n	800220e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fc:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d105      	bne.n	800220e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d002      	beq.n	800220e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	75fb      	strb	r3, [r7, #23]
 800220c:	e046      	b.n	800229c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10b      	bne.n	800222e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800221a:	2b00      	cmp	r3, #0
 800221c:	d107      	bne.n	800222e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002222:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002224:	2b20      	cmp	r3, #32
 8002226:	d102      	bne.n	800222e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	75fb      	strb	r3, [r7, #23]
 800222c:	e036      	b.n	800229c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002234:	2b01      	cmp	r3, #1
 8002236:	d004      	beq.n	8002242 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 800223e:	2b03      	cmp	r3, #3
 8002240:	d12a      	bne.n	8002298 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002246:	4a18      	ldr	r2, [pc, #96]	; (80022a8 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8002248:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224e:	4a17      	ldr	r2, [pc, #92]	; (80022ac <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8002250:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002256:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8002258:	2b20      	cmp	r3, #32
 800225a:	d101      	bne.n	8002260 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 800225c:	4a14      	ldr	r2, [pc, #80]	; (80022b0 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 800225e:	e000      	b.n	8002262 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8002260:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002266:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	331c      	adds	r3, #28
 8002272:	4619      	mov	r1, r3
 8002274:	68ba      	ldr	r2, [r7, #8]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f000 f9ae 	bl	80025d8 <HAL_DMA_Start_IT>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d006      	beq.n	8002290 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	22ff      	movs	r2, #255	; 0xff
 8002286:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800228e:	e005      	b.n	800229c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f000 f893 	bl	80023bc <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002296:	e001      	b.n	800229c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 800229c:	7dfb      	ldrb	r3, [r7, #23]
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	080022e5 	.word	0x080022e5
 80022ac:	08002301 	.word	0x08002301
 80022b0:	080022c9 	.word	0x080022c9

080022b4 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d4:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f7ff f9b8 	bl	800164c <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 80022dc:	bf00      	nop
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f0:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f7ff f9b4 	bl	8001660 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80022f8:	bf00      	nop
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230c:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2203      	movs	r2, #3
 8002312:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002314:	68f8      	ldr	r0, [r7, #12]
 8002316:	f7ff ffcd 	bl	80022b4 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 800231a:	bf00      	nop
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
	...

08002324 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a1c      	ldr	r2, [pc, #112]	; (80023a0 <DFSDM_GetChannelFromInstance+0x7c>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d102      	bne.n	800233a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002334:	2300      	movs	r3, #0
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	e02b      	b.n	8002392 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a19      	ldr	r2, [pc, #100]	; (80023a4 <DFSDM_GetChannelFromInstance+0x80>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d102      	bne.n	8002348 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002342:	2301      	movs	r3, #1
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	e024      	b.n	8002392 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a17      	ldr	r2, [pc, #92]	; (80023a8 <DFSDM_GetChannelFromInstance+0x84>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d102      	bne.n	8002356 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002350:	2302      	movs	r3, #2
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	e01d      	b.n	8002392 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a14      	ldr	r2, [pc, #80]	; (80023ac <DFSDM_GetChannelFromInstance+0x88>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d102      	bne.n	8002364 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800235e:	2304      	movs	r3, #4
 8002360:	60fb      	str	r3, [r7, #12]
 8002362:	e016      	b.n	8002392 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4a12      	ldr	r2, [pc, #72]	; (80023b0 <DFSDM_GetChannelFromInstance+0x8c>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d102      	bne.n	8002372 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800236c:	2305      	movs	r3, #5
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	e00f      	b.n	8002392 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a0f      	ldr	r2, [pc, #60]	; (80023b4 <DFSDM_GetChannelFromInstance+0x90>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d102      	bne.n	8002380 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800237a:	2306      	movs	r3, #6
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	e008      	b.n	8002392 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a0d      	ldr	r2, [pc, #52]	; (80023b8 <DFSDM_GetChannelFromInstance+0x94>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d102      	bne.n	800238e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002388:	2307      	movs	r3, #7
 800238a:	60fb      	str	r3, [r7, #12]
 800238c:	e001      	b.n	8002392 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800238e:	2303      	movs	r3, #3
 8002390:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002392:	68fb      	ldr	r3, [r7, #12]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	40016000 	.word	0x40016000
 80023a4:	40016020 	.word	0x40016020
 80023a8:	40016040 	.word	0x40016040
 80023ac:	40016080 	.word	0x40016080
 80023b0:	400160a0 	.word	0x400160a0
 80023b4:	400160c0 	.word	0x400160c0
 80023b8:	400160e0 	.word	0x400160e0

080023bc <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d108      	bne.n	80023de <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80023da:	601a      	str	r2, [r3, #0]
 80023dc:	e033      	b.n	8002446 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 0201 	bic.w	r2, r2, #1
 80023ec:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80023fc:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f042 0201 	orr.w	r2, r2, #1
 800240c:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002414:	2b03      	cmp	r3, #3
 8002416:	d116      	bne.n	8002446 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800241c:	2b00      	cmp	r3, #0
 800241e:	d107      	bne.n	8002430 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f042 0202 	orr.w	r2, r2, #2
 800242e:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8002436:	2b01      	cmp	r3, #1
 8002438:	d102      	bne.n	8002440 <DFSDM_RegConvStart+0x84>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243e:	e000      	b.n	8002442 <DFSDM_RegConvStart+0x86>
 8002440:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 800244c:	2b01      	cmp	r3, #1
 800244e:	d101      	bne.n	8002454 <DFSDM_RegConvStart+0x98>
 8002450:	2202      	movs	r2, #2
 8002452:	e000      	b.n	8002456 <DFSDM_RegConvStart+0x9a>
 8002454:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e098      	b.n	80025ac <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	461a      	mov	r2, r3
 8002480:	4b4d      	ldr	r3, [pc, #308]	; (80025b8 <HAL_DMA_Init+0x150>)
 8002482:	429a      	cmp	r2, r3
 8002484:	d80f      	bhi.n	80024a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	4b4b      	ldr	r3, [pc, #300]	; (80025bc <HAL_DMA_Init+0x154>)
 800248e:	4413      	add	r3, r2
 8002490:	4a4b      	ldr	r2, [pc, #300]	; (80025c0 <HAL_DMA_Init+0x158>)
 8002492:	fba2 2303 	umull	r2, r3, r2, r3
 8002496:	091b      	lsrs	r3, r3, #4
 8002498:	009a      	lsls	r2, r3, #2
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a48      	ldr	r2, [pc, #288]	; (80025c4 <HAL_DMA_Init+0x15c>)
 80024a2:	641a      	str	r2, [r3, #64]	; 0x40
 80024a4:	e00e      	b.n	80024c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	461a      	mov	r2, r3
 80024ac:	4b46      	ldr	r3, [pc, #280]	; (80025c8 <HAL_DMA_Init+0x160>)
 80024ae:	4413      	add	r3, r2
 80024b0:	4a43      	ldr	r2, [pc, #268]	; (80025c0 <HAL_DMA_Init+0x158>)
 80024b2:	fba2 2303 	umull	r2, r3, r2, r3
 80024b6:	091b      	lsrs	r3, r3, #4
 80024b8:	009a      	lsls	r2, r3, #2
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a42      	ldr	r2, [pc, #264]	; (80025cc <HAL_DMA_Init+0x164>)
 80024c2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2202      	movs	r2, #2
 80024c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80024da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80024e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002500:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002508:	68fa      	ldr	r2, [r7, #12]
 800250a:	4313      	orrs	r3, r2
 800250c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800251e:	d039      	beq.n	8002594 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002524:	4a27      	ldr	r2, [pc, #156]	; (80025c4 <HAL_DMA_Init+0x15c>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d11a      	bne.n	8002560 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800252a:	4b29      	ldr	r3, [pc, #164]	; (80025d0 <HAL_DMA_Init+0x168>)
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002532:	f003 031c 	and.w	r3, r3, #28
 8002536:	210f      	movs	r1, #15
 8002538:	fa01 f303 	lsl.w	r3, r1, r3
 800253c:	43db      	mvns	r3, r3
 800253e:	4924      	ldr	r1, [pc, #144]	; (80025d0 <HAL_DMA_Init+0x168>)
 8002540:	4013      	ands	r3, r2
 8002542:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002544:	4b22      	ldr	r3, [pc, #136]	; (80025d0 <HAL_DMA_Init+0x168>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6859      	ldr	r1, [r3, #4]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002550:	f003 031c 	and.w	r3, r3, #28
 8002554:	fa01 f303 	lsl.w	r3, r1, r3
 8002558:	491d      	ldr	r1, [pc, #116]	; (80025d0 <HAL_DMA_Init+0x168>)
 800255a:	4313      	orrs	r3, r2
 800255c:	600b      	str	r3, [r1, #0]
 800255e:	e019      	b.n	8002594 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002560:	4b1c      	ldr	r3, [pc, #112]	; (80025d4 <HAL_DMA_Init+0x16c>)
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002568:	f003 031c 	and.w	r3, r3, #28
 800256c:	210f      	movs	r1, #15
 800256e:	fa01 f303 	lsl.w	r3, r1, r3
 8002572:	43db      	mvns	r3, r3
 8002574:	4917      	ldr	r1, [pc, #92]	; (80025d4 <HAL_DMA_Init+0x16c>)
 8002576:	4013      	ands	r3, r2
 8002578:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800257a:	4b16      	ldr	r3, [pc, #88]	; (80025d4 <HAL_DMA_Init+0x16c>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6859      	ldr	r1, [r3, #4]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002586:	f003 031c 	and.w	r3, r3, #28
 800258a:	fa01 f303 	lsl.w	r3, r1, r3
 800258e:	4911      	ldr	r1, [pc, #68]	; (80025d4 <HAL_DMA_Init+0x16c>)
 8002590:	4313      	orrs	r3, r2
 8002592:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	40020407 	.word	0x40020407
 80025bc:	bffdfff8 	.word	0xbffdfff8
 80025c0:	cccccccd 	.word	0xcccccccd
 80025c4:	40020000 	.word	0x40020000
 80025c8:	bffdfbf8 	.word	0xbffdfbf8
 80025cc:	40020400 	.word	0x40020400
 80025d0:	400200a8 	.word	0x400200a8
 80025d4:	400204a8 	.word	0x400204a8

080025d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
 80025e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d101      	bne.n	80025f8 <HAL_DMA_Start_IT+0x20>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e04b      	b.n	8002690 <HAL_DMA_Start_IT+0xb8>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2b01      	cmp	r3, #1
 800260a:	d13a      	bne.n	8002682 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2202      	movs	r2, #2
 8002610:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 0201 	bic.w	r2, r2, #1
 8002628:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	68b9      	ldr	r1, [r7, #8]
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	f000 f8e0 	bl	80027f6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263a:	2b00      	cmp	r3, #0
 800263c:	d008      	beq.n	8002650 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f042 020e 	orr.w	r2, r2, #14
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	e00f      	b.n	8002670 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 0204 	bic.w	r2, r2, #4
 800265e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f042 020a 	orr.w	r2, r2, #10
 800266e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 0201 	orr.w	r2, r2, #1
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	e005      	b.n	800268e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800268a:	2302      	movs	r3, #2
 800268c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800268e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b4:	f003 031c 	and.w	r3, r3, #28
 80026b8:	2204      	movs	r2, #4
 80026ba:	409a      	lsls	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4013      	ands	r3, r2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d026      	beq.n	8002712 <HAL_DMA_IRQHandler+0x7a>
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f003 0304 	and.w	r3, r3, #4
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d021      	beq.n	8002712 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0320 	and.w	r3, r3, #32
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d107      	bne.n	80026ec <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 0204 	bic.w	r2, r2, #4
 80026ea:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f0:	f003 021c 	and.w	r2, r3, #28
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f8:	2104      	movs	r1, #4
 80026fa:	fa01 f202 	lsl.w	r2, r1, r2
 80026fe:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002704:	2b00      	cmp	r3, #0
 8002706:	d071      	beq.n	80027ec <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002710:	e06c      	b.n	80027ec <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002716:	f003 031c 	and.w	r3, r3, #28
 800271a:	2202      	movs	r2, #2
 800271c:	409a      	lsls	r2, r3
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	4013      	ands	r3, r2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d02e      	beq.n	8002784 <HAL_DMA_IRQHandler+0xec>
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d029      	beq.n	8002784 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0320 	and.w	r3, r3, #32
 800273a:	2b00      	cmp	r3, #0
 800273c:	d10b      	bne.n	8002756 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 020a 	bic.w	r2, r2, #10
 800274c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2201      	movs	r2, #1
 8002752:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275a:	f003 021c 	and.w	r2, r3, #28
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	2102      	movs	r1, #2
 8002764:	fa01 f202 	lsl.w	r2, r1, r2
 8002768:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002776:	2b00      	cmp	r3, #0
 8002778:	d038      	beq.n	80027ec <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002782:	e033      	b.n	80027ec <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002788:	f003 031c 	and.w	r3, r3, #28
 800278c:	2208      	movs	r2, #8
 800278e:	409a      	lsls	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4013      	ands	r3, r2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d02a      	beq.n	80027ee <HAL_DMA_IRQHandler+0x156>
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	f003 0308 	and.w	r3, r3, #8
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d025      	beq.n	80027ee <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 020e 	bic.w	r2, r2, #14
 80027b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b6:	f003 021c 	and.w	r2, r3, #28
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	2101      	movs	r1, #1
 80027c0:	fa01 f202 	lsl.w	r2, r1, r2
 80027c4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d004      	beq.n	80027ee <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80027ec:	bf00      	nop
 80027ee:	bf00      	nop
}
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b085      	sub	sp, #20
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	60f8      	str	r0, [r7, #12]
 80027fe:	60b9      	str	r1, [r7, #8]
 8002800:	607a      	str	r2, [r7, #4]
 8002802:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002808:	f003 021c 	and.w	r2, r3, #28
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002810:	2101      	movs	r1, #1
 8002812:	fa01 f202 	lsl.w	r2, r1, r2
 8002816:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	2b10      	cmp	r3, #16
 8002826:	d108      	bne.n	800283a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68ba      	ldr	r2, [r7, #8]
 8002836:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002838:	e007      	b.n	800284a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	60da      	str	r2, [r3, #12]
}
 800284a:	bf00      	nop
 800284c:	3714      	adds	r7, #20
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
	...

08002858 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002858:	b480      	push	{r7}
 800285a:	b087      	sub	sp, #28
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002866:	e17f      	b.n	8002b68 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	2101      	movs	r1, #1
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	fa01 f303 	lsl.w	r3, r1, r3
 8002874:	4013      	ands	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 8171 	beq.w	8002b62 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d00b      	beq.n	80028a0 <HAL_GPIO_Init+0x48>
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	2b02      	cmp	r3, #2
 800288e:	d007      	beq.n	80028a0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002894:	2b11      	cmp	r3, #17
 8002896:	d003      	beq.n	80028a0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2b12      	cmp	r3, #18
 800289e:	d130      	bne.n	8002902 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	2203      	movs	r2, #3
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	43db      	mvns	r3, r3
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	4013      	ands	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	68da      	ldr	r2, [r3, #12]
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028d6:	2201      	movs	r2, #1
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
 80028de:	43db      	mvns	r3, r3
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4013      	ands	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	091b      	lsrs	r3, r3, #4
 80028ec:	f003 0201 	and.w	r2, r3, #1
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	fa02 f303 	lsl.w	r3, r2, r3
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f003 0303 	and.w	r3, r3, #3
 800290a:	2b03      	cmp	r3, #3
 800290c:	d118      	bne.n	8002940 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002912:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002914:	2201      	movs	r2, #1
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	43db      	mvns	r3, r3
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	4013      	ands	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	08db      	lsrs	r3, r3, #3
 800292a:	f003 0201 	and.w	r2, r3, #1
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4313      	orrs	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	2203      	movs	r2, #3
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	43db      	mvns	r3, r3
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	4013      	ands	r3, r2
 8002956:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	689a      	ldr	r2, [r3, #8]
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	fa02 f303 	lsl.w	r3, r2, r3
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	4313      	orrs	r3, r2
 8002968:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	693a      	ldr	r2, [r7, #16]
 800296e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2b02      	cmp	r3, #2
 8002976:	d003      	beq.n	8002980 <HAL_GPIO_Init+0x128>
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	2b12      	cmp	r3, #18
 800297e:	d123      	bne.n	80029c8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	08da      	lsrs	r2, r3, #3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3208      	adds	r2, #8
 8002988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800298c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	f003 0307 	and.w	r3, r3, #7
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	220f      	movs	r2, #15
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	43db      	mvns	r3, r3
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	4013      	ands	r3, r2
 80029a2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	691a      	ldr	r2, [r3, #16]
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	f003 0307 	and.w	r3, r3, #7
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	08da      	lsrs	r2, r3, #3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	3208      	adds	r2, #8
 80029c2:	6939      	ldr	r1, [r7, #16]
 80029c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	2203      	movs	r2, #3
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	4013      	ands	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 0203 	and.w	r2, r3, #3
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 80ac 	beq.w	8002b62 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a0a:	4b5f      	ldr	r3, [pc, #380]	; (8002b88 <HAL_GPIO_Init+0x330>)
 8002a0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a0e:	4a5e      	ldr	r2, [pc, #376]	; (8002b88 <HAL_GPIO_Init+0x330>)
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	6613      	str	r3, [r2, #96]	; 0x60
 8002a16:	4b5c      	ldr	r3, [pc, #368]	; (8002b88 <HAL_GPIO_Init+0x330>)
 8002a18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a22:	4a5a      	ldr	r2, [pc, #360]	; (8002b8c <HAL_GPIO_Init+0x334>)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	089b      	lsrs	r3, r3, #2
 8002a28:	3302      	adds	r3, #2
 8002a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	220f      	movs	r2, #15
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	4013      	ands	r3, r2
 8002a44:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002a4c:	d025      	beq.n	8002a9a <HAL_GPIO_Init+0x242>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a4f      	ldr	r2, [pc, #316]	; (8002b90 <HAL_GPIO_Init+0x338>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d01f      	beq.n	8002a96 <HAL_GPIO_Init+0x23e>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a4e      	ldr	r2, [pc, #312]	; (8002b94 <HAL_GPIO_Init+0x33c>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d019      	beq.n	8002a92 <HAL_GPIO_Init+0x23a>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a4d      	ldr	r2, [pc, #308]	; (8002b98 <HAL_GPIO_Init+0x340>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d013      	beq.n	8002a8e <HAL_GPIO_Init+0x236>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a4c      	ldr	r2, [pc, #304]	; (8002b9c <HAL_GPIO_Init+0x344>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d00d      	beq.n	8002a8a <HAL_GPIO_Init+0x232>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a4b      	ldr	r2, [pc, #300]	; (8002ba0 <HAL_GPIO_Init+0x348>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d007      	beq.n	8002a86 <HAL_GPIO_Init+0x22e>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a4a      	ldr	r2, [pc, #296]	; (8002ba4 <HAL_GPIO_Init+0x34c>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d101      	bne.n	8002a82 <HAL_GPIO_Init+0x22a>
 8002a7e:	2306      	movs	r3, #6
 8002a80:	e00c      	b.n	8002a9c <HAL_GPIO_Init+0x244>
 8002a82:	2307      	movs	r3, #7
 8002a84:	e00a      	b.n	8002a9c <HAL_GPIO_Init+0x244>
 8002a86:	2305      	movs	r3, #5
 8002a88:	e008      	b.n	8002a9c <HAL_GPIO_Init+0x244>
 8002a8a:	2304      	movs	r3, #4
 8002a8c:	e006      	b.n	8002a9c <HAL_GPIO_Init+0x244>
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e004      	b.n	8002a9c <HAL_GPIO_Init+0x244>
 8002a92:	2302      	movs	r3, #2
 8002a94:	e002      	b.n	8002a9c <HAL_GPIO_Init+0x244>
 8002a96:	2301      	movs	r3, #1
 8002a98:	e000      	b.n	8002a9c <HAL_GPIO_Init+0x244>
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	697a      	ldr	r2, [r7, #20]
 8002a9e:	f002 0203 	and.w	r2, r2, #3
 8002aa2:	0092      	lsls	r2, r2, #2
 8002aa4:	4093      	lsls	r3, r2
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002aac:	4937      	ldr	r1, [pc, #220]	; (8002b8c <HAL_GPIO_Init+0x334>)
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	089b      	lsrs	r3, r3, #2
 8002ab2:	3302      	adds	r3, #2
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002aba:	4b3b      	ldr	r3, [pc, #236]	; (8002ba8 <HAL_GPIO_Init+0x350>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d003      	beq.n	8002ade <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ade:	4a32      	ldr	r2, [pc, #200]	; (8002ba8 <HAL_GPIO_Init+0x350>)
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002ae4:	4b30      	ldr	r3, [pc, #192]	; (8002ba8 <HAL_GPIO_Init+0x350>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	43db      	mvns	r3, r3
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	4013      	ands	r3, r2
 8002af2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d003      	beq.n	8002b08 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002b00:	693a      	ldr	r2, [r7, #16]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b08:	4a27      	ldr	r2, [pc, #156]	; (8002ba8 <HAL_GPIO_Init+0x350>)
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b0e:	4b26      	ldr	r3, [pc, #152]	; (8002ba8 <HAL_GPIO_Init+0x350>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	43db      	mvns	r3, r3
 8002b18:	693a      	ldr	r2, [r7, #16]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b32:	4a1d      	ldr	r2, [pc, #116]	; (8002ba8 <HAL_GPIO_Init+0x350>)
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b38:	4b1b      	ldr	r3, [pc, #108]	; (8002ba8 <HAL_GPIO_Init+0x350>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	43db      	mvns	r3, r3
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	4013      	ands	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d003      	beq.n	8002b5c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002b54:	693a      	ldr	r2, [r7, #16]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b5c:	4a12      	ldr	r2, [pc, #72]	; (8002ba8 <HAL_GPIO_Init+0x350>)
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	3301      	adds	r3, #1
 8002b66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f47f ae78 	bne.w	8002868 <HAL_GPIO_Init+0x10>
  }
}
 8002b78:	bf00      	nop
 8002b7a:	bf00      	nop
 8002b7c:	371c      	adds	r7, #28
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	40010000 	.word	0x40010000
 8002b90:	48000400 	.word	0x48000400
 8002b94:	48000800 	.word	0x48000800
 8002b98:	48000c00 	.word	0x48000c00
 8002b9c:	48001000 	.word	0x48001000
 8002ba0:	48001400 	.word	0x48001400
 8002ba4:	48001800 	.word	0x48001800
 8002ba8:	40010400 	.word	0x40010400

08002bac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	807b      	strh	r3, [r7, #2]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bbc:	787b      	ldrb	r3, [r7, #1]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bc2:	887a      	ldrh	r2, [r7, #2]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002bc8:	e002      	b.n	8002bd0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bca:	887a      	ldrh	r2, [r7, #2]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002be0:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	40007000 	.word	0x40007000

08002bf8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c06:	d130      	bne.n	8002c6a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c08:	4b23      	ldr	r3, [pc, #140]	; (8002c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002c10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c14:	d038      	beq.n	8002c88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c16:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002c1e:	4a1e      	ldr	r2, [pc, #120]	; (8002c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c24:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c26:	4b1d      	ldr	r3, [pc, #116]	; (8002c9c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2232      	movs	r2, #50	; 0x32
 8002c2c:	fb02 f303 	mul.w	r3, r2, r3
 8002c30:	4a1b      	ldr	r2, [pc, #108]	; (8002ca0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002c32:	fba2 2303 	umull	r2, r3, r2, r3
 8002c36:	0c9b      	lsrs	r3, r3, #18
 8002c38:	3301      	adds	r3, #1
 8002c3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c3c:	e002      	b.n	8002c44 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	3b01      	subs	r3, #1
 8002c42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c44:	4b14      	ldr	r3, [pc, #80]	; (8002c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c46:	695b      	ldr	r3, [r3, #20]
 8002c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c50:	d102      	bne.n	8002c58 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1f2      	bne.n	8002c3e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c58:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c64:	d110      	bne.n	8002c88 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e00f      	b.n	8002c8a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c6a:	4b0b      	ldr	r3, [pc, #44]	; (8002c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c76:	d007      	beq.n	8002c88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c78:	4b07      	ldr	r3, [pc, #28]	; (8002c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002c80:	4a05      	ldr	r2, [pc, #20]	; (8002c98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c86:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3714      	adds	r7, #20
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	40007000 	.word	0x40007000
 8002c9c:	20000004 	.word	0x20000004
 8002ca0:	431bde83 	.word	0x431bde83

08002ca4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b088      	sub	sp, #32
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e3d4      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cb6:	4ba1      	ldr	r3, [pc, #644]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f003 030c 	and.w	r3, r3, #12
 8002cbe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cc0:	4b9e      	ldr	r3, [pc, #632]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	f003 0303 	and.w	r3, r3, #3
 8002cc8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0310 	and.w	r3, r3, #16
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f000 80e4 	beq.w	8002ea0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d007      	beq.n	8002cee <HAL_RCC_OscConfig+0x4a>
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	2b0c      	cmp	r3, #12
 8002ce2:	f040 808b 	bne.w	8002dfc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	f040 8087 	bne.w	8002dfc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cee:	4b93      	ldr	r3, [pc, #588]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d005      	beq.n	8002d06 <HAL_RCC_OscConfig+0x62>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e3ac      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a1a      	ldr	r2, [r3, #32]
 8002d0a:	4b8c      	ldr	r3, [pc, #560]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0308 	and.w	r3, r3, #8
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d004      	beq.n	8002d20 <HAL_RCC_OscConfig+0x7c>
 8002d16:	4b89      	ldr	r3, [pc, #548]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d1e:	e005      	b.n	8002d2c <HAL_RCC_OscConfig+0x88>
 8002d20:	4b86      	ldr	r3, [pc, #536]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d26:	091b      	lsrs	r3, r3, #4
 8002d28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d223      	bcs.n	8002d78 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6a1b      	ldr	r3, [r3, #32]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f000 fd41 	bl	80037bc <RCC_SetFlashLatencyFromMSIRange>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e38d      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d44:	4b7d      	ldr	r3, [pc, #500]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a7c      	ldr	r2, [pc, #496]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d4a:	f043 0308 	orr.w	r3, r3, #8
 8002d4e:	6013      	str	r3, [r2, #0]
 8002d50:	4b7a      	ldr	r3, [pc, #488]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a1b      	ldr	r3, [r3, #32]
 8002d5c:	4977      	ldr	r1, [pc, #476]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d62:	4b76      	ldr	r3, [pc, #472]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	021b      	lsls	r3, r3, #8
 8002d70:	4972      	ldr	r1, [pc, #456]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	604b      	str	r3, [r1, #4]
 8002d76:	e025      	b.n	8002dc4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d78:	4b70      	ldr	r3, [pc, #448]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a6f      	ldr	r2, [pc, #444]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d7e:	f043 0308 	orr.w	r3, r3, #8
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	4b6d      	ldr	r3, [pc, #436]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	496a      	ldr	r1, [pc, #424]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d96:	4b69      	ldr	r3, [pc, #420]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	021b      	lsls	r3, r3, #8
 8002da4:	4965      	ldr	r1, [pc, #404]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d109      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f000 fd01 	bl	80037bc <RCC_SetFlashLatencyFromMSIRange>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e34d      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002dc4:	f000 fc36 	bl	8003634 <HAL_RCC_GetSysClockFreq>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	4b5c      	ldr	r3, [pc, #368]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	091b      	lsrs	r3, r3, #4
 8002dd0:	f003 030f 	and.w	r3, r3, #15
 8002dd4:	495a      	ldr	r1, [pc, #360]	; (8002f40 <HAL_RCC_OscConfig+0x29c>)
 8002dd6:	5ccb      	ldrb	r3, [r1, r3]
 8002dd8:	f003 031f 	and.w	r3, r3, #31
 8002ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8002de0:	4a58      	ldr	r2, [pc, #352]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002de2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002de4:	4b58      	ldr	r3, [pc, #352]	; (8002f48 <HAL_RCC_OscConfig+0x2a4>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fe fe6f 	bl	8001acc <HAL_InitTick>
 8002dee:	4603      	mov	r3, r0
 8002df0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002df2:	7bfb      	ldrb	r3, [r7, #15]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d052      	beq.n	8002e9e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
 8002dfa:	e331      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d032      	beq.n	8002e6a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002e04:	4b4d      	ldr	r3, [pc, #308]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a4c      	ldr	r2, [pc, #304]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e0a:	f043 0301 	orr.w	r3, r3, #1
 8002e0e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e10:	f7fe feac 	bl	8001b6c <HAL_GetTick>
 8002e14:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e16:	e008      	b.n	8002e2a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e18:	f7fe fea8 	bl	8001b6c <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e31a      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e2a:	4b44      	ldr	r3, [pc, #272]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d0f0      	beq.n	8002e18 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e36:	4b41      	ldr	r3, [pc, #260]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a40      	ldr	r2, [pc, #256]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e3c:	f043 0308 	orr.w	r3, r3, #8
 8002e40:	6013      	str	r3, [r2, #0]
 8002e42:	4b3e      	ldr	r3, [pc, #248]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	493b      	ldr	r1, [pc, #236]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e50:	4313      	orrs	r3, r2
 8002e52:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e54:	4b39      	ldr	r3, [pc, #228]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	69db      	ldr	r3, [r3, #28]
 8002e60:	021b      	lsls	r3, r3, #8
 8002e62:	4936      	ldr	r1, [pc, #216]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	604b      	str	r3, [r1, #4]
 8002e68:	e01a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e6a:	4b34      	ldr	r3, [pc, #208]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a33      	ldr	r2, [pc, #204]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e70:	f023 0301 	bic.w	r3, r3, #1
 8002e74:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e76:	f7fe fe79 	bl	8001b6c <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e7c:	e008      	b.n	8002e90 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e7e:	f7fe fe75 	bl	8001b6c <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e2e7      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e90:	4b2a      	ldr	r3, [pc, #168]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1f0      	bne.n	8002e7e <HAL_RCC_OscConfig+0x1da>
 8002e9c:	e000      	b.n	8002ea0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e9e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d074      	beq.n	8002f96 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	2b08      	cmp	r3, #8
 8002eb0:	d005      	beq.n	8002ebe <HAL_RCC_OscConfig+0x21a>
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	2b0c      	cmp	r3, #12
 8002eb6:	d10e      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	2b03      	cmp	r3, #3
 8002ebc:	d10b      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ebe:	4b1f      	ldr	r3, [pc, #124]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d064      	beq.n	8002f94 <HAL_RCC_OscConfig+0x2f0>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d160      	bne.n	8002f94 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e2c4      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ede:	d106      	bne.n	8002eee <HAL_RCC_OscConfig+0x24a>
 8002ee0:	4b16      	ldr	r3, [pc, #88]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a15      	ldr	r2, [pc, #84]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002ee6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eea:	6013      	str	r3, [r2, #0]
 8002eec:	e01d      	b.n	8002f2a <HAL_RCC_OscConfig+0x286>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ef6:	d10c      	bne.n	8002f12 <HAL_RCC_OscConfig+0x26e>
 8002ef8:	4b10      	ldr	r3, [pc, #64]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a0f      	ldr	r2, [pc, #60]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002efe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f02:	6013      	str	r3, [r2, #0]
 8002f04:	4b0d      	ldr	r3, [pc, #52]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a0c      	ldr	r2, [pc, #48]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002f0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f0e:	6013      	str	r3, [r2, #0]
 8002f10:	e00b      	b.n	8002f2a <HAL_RCC_OscConfig+0x286>
 8002f12:	4b0a      	ldr	r3, [pc, #40]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a09      	ldr	r2, [pc, #36]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002f18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f1c:	6013      	str	r3, [r2, #0]
 8002f1e:	4b07      	ldr	r3, [pc, #28]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a06      	ldr	r2, [pc, #24]	; (8002f3c <HAL_RCC_OscConfig+0x298>)
 8002f24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f28:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d01c      	beq.n	8002f6c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f32:	f7fe fe1b 	bl	8001b6c <HAL_GetTick>
 8002f36:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f38:	e011      	b.n	8002f5e <HAL_RCC_OscConfig+0x2ba>
 8002f3a:	bf00      	nop
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	08009008 	.word	0x08009008
 8002f44:	20000004 	.word	0x20000004
 8002f48:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f4c:	f7fe fe0e 	bl	8001b6c <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b64      	cmp	r3, #100	; 0x64
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e280      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f5e:	4baf      	ldr	r3, [pc, #700]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0f0      	beq.n	8002f4c <HAL_RCC_OscConfig+0x2a8>
 8002f6a:	e014      	b.n	8002f96 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f6c:	f7fe fdfe 	bl	8001b6c <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f74:	f7fe fdfa 	bl	8001b6c <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b64      	cmp	r3, #100	; 0x64
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e26c      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f86:	4ba5      	ldr	r3, [pc, #660]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f0      	bne.n	8002f74 <HAL_RCC_OscConfig+0x2d0>
 8002f92:	e000      	b.n	8002f96 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d060      	beq.n	8003064 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	d005      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x310>
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	2b0c      	cmp	r3, #12
 8002fac:	d119      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d116      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fb4:	4b99      	ldr	r3, [pc, #612]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d005      	beq.n	8002fcc <HAL_RCC_OscConfig+0x328>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e249      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fcc:	4b93      	ldr	r3, [pc, #588]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	061b      	lsls	r3, r3, #24
 8002fda:	4990      	ldr	r1, [pc, #576]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fe0:	e040      	b.n	8003064 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d023      	beq.n	8003032 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fea:	4b8c      	ldr	r3, [pc, #560]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a8b      	ldr	r2, [pc, #556]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8002ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff6:	f7fe fdb9 	bl	8001b6c <HAL_GetTick>
 8002ffa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ffc:	e008      	b.n	8003010 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ffe:	f7fe fdb5 	bl	8001b6c <HAL_GetTick>
 8003002:	4602      	mov	r2, r0
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	2b02      	cmp	r3, #2
 800300a:	d901      	bls.n	8003010 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e227      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003010:	4b82      	ldr	r3, [pc, #520]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003018:	2b00      	cmp	r3, #0
 800301a:	d0f0      	beq.n	8002ffe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800301c:	4b7f      	ldr	r3, [pc, #508]	; (800321c <HAL_RCC_OscConfig+0x578>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	061b      	lsls	r3, r3, #24
 800302a:	497c      	ldr	r1, [pc, #496]	; (800321c <HAL_RCC_OscConfig+0x578>)
 800302c:	4313      	orrs	r3, r2
 800302e:	604b      	str	r3, [r1, #4]
 8003030:	e018      	b.n	8003064 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003032:	4b7a      	ldr	r3, [pc, #488]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a79      	ldr	r2, [pc, #484]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8003038:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800303c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303e:	f7fe fd95 	bl	8001b6c <HAL_GetTick>
 8003042:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003046:	f7fe fd91 	bl	8001b6c <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e203      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003058:	4b70      	ldr	r3, [pc, #448]	; (800321c <HAL_RCC_OscConfig+0x578>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1f0      	bne.n	8003046 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b00      	cmp	r3, #0
 800306e:	d03c      	beq.n	80030ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	695b      	ldr	r3, [r3, #20]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d01c      	beq.n	80030b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003078:	4b68      	ldr	r3, [pc, #416]	; (800321c <HAL_RCC_OscConfig+0x578>)
 800307a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800307e:	4a67      	ldr	r2, [pc, #412]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8003080:	f043 0301 	orr.w	r3, r3, #1
 8003084:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003088:	f7fe fd70 	bl	8001b6c <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003090:	f7fe fd6c 	bl	8001b6c <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e1de      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030a2:	4b5e      	ldr	r3, [pc, #376]	; (800321c <HAL_RCC_OscConfig+0x578>)
 80030a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d0ef      	beq.n	8003090 <HAL_RCC_OscConfig+0x3ec>
 80030b0:	e01b      	b.n	80030ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030b2:	4b5a      	ldr	r3, [pc, #360]	; (800321c <HAL_RCC_OscConfig+0x578>)
 80030b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030b8:	4a58      	ldr	r2, [pc, #352]	; (800321c <HAL_RCC_OscConfig+0x578>)
 80030ba:	f023 0301 	bic.w	r3, r3, #1
 80030be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c2:	f7fe fd53 	bl	8001b6c <HAL_GetTick>
 80030c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030c8:	e008      	b.n	80030dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030ca:	f7fe fd4f 	bl	8001b6c <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d901      	bls.n	80030dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e1c1      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030dc:	4b4f      	ldr	r3, [pc, #316]	; (800321c <HAL_RCC_OscConfig+0x578>)
 80030de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1ef      	bne.n	80030ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 80a6 	beq.w	8003244 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030f8:	2300      	movs	r3, #0
 80030fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80030fc:	4b47      	ldr	r3, [pc, #284]	; (800321c <HAL_RCC_OscConfig+0x578>)
 80030fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003100:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d10d      	bne.n	8003124 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003108:	4b44      	ldr	r3, [pc, #272]	; (800321c <HAL_RCC_OscConfig+0x578>)
 800310a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800310c:	4a43      	ldr	r2, [pc, #268]	; (800321c <HAL_RCC_OscConfig+0x578>)
 800310e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003112:	6593      	str	r3, [r2, #88]	; 0x58
 8003114:	4b41      	ldr	r3, [pc, #260]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8003116:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003118:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800311c:	60bb      	str	r3, [r7, #8]
 800311e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003120:	2301      	movs	r3, #1
 8003122:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003124:	4b3e      	ldr	r3, [pc, #248]	; (8003220 <HAL_RCC_OscConfig+0x57c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800312c:	2b00      	cmp	r3, #0
 800312e:	d118      	bne.n	8003162 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003130:	4b3b      	ldr	r3, [pc, #236]	; (8003220 <HAL_RCC_OscConfig+0x57c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a3a      	ldr	r2, [pc, #232]	; (8003220 <HAL_RCC_OscConfig+0x57c>)
 8003136:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800313a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800313c:	f7fe fd16 	bl	8001b6c <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003142:	e008      	b.n	8003156 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003144:	f7fe fd12 	bl	8001b6c <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e184      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003156:	4b32      	ldr	r3, [pc, #200]	; (8003220 <HAL_RCC_OscConfig+0x57c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315e:	2b00      	cmp	r3, #0
 8003160:	d0f0      	beq.n	8003144 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d108      	bne.n	800317c <HAL_RCC_OscConfig+0x4d8>
 800316a:	4b2c      	ldr	r3, [pc, #176]	; (800321c <HAL_RCC_OscConfig+0x578>)
 800316c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003170:	4a2a      	ldr	r2, [pc, #168]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8003172:	f043 0301 	orr.w	r3, r3, #1
 8003176:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800317a:	e024      	b.n	80031c6 <HAL_RCC_OscConfig+0x522>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b05      	cmp	r3, #5
 8003182:	d110      	bne.n	80031a6 <HAL_RCC_OscConfig+0x502>
 8003184:	4b25      	ldr	r3, [pc, #148]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8003186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318a:	4a24      	ldr	r2, [pc, #144]	; (800321c <HAL_RCC_OscConfig+0x578>)
 800318c:	f043 0304 	orr.w	r3, r3, #4
 8003190:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003194:	4b21      	ldr	r3, [pc, #132]	; (800321c <HAL_RCC_OscConfig+0x578>)
 8003196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800319a:	4a20      	ldr	r2, [pc, #128]	; (800321c <HAL_RCC_OscConfig+0x578>)
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031a4:	e00f      	b.n	80031c6 <HAL_RCC_OscConfig+0x522>
 80031a6:	4b1d      	ldr	r3, [pc, #116]	; (800321c <HAL_RCC_OscConfig+0x578>)
 80031a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ac:	4a1b      	ldr	r2, [pc, #108]	; (800321c <HAL_RCC_OscConfig+0x578>)
 80031ae:	f023 0301 	bic.w	r3, r3, #1
 80031b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80031b6:	4b19      	ldr	r3, [pc, #100]	; (800321c <HAL_RCC_OscConfig+0x578>)
 80031b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031bc:	4a17      	ldr	r2, [pc, #92]	; (800321c <HAL_RCC_OscConfig+0x578>)
 80031be:	f023 0304 	bic.w	r3, r3, #4
 80031c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d016      	beq.n	80031fc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ce:	f7fe fccd 	bl	8001b6c <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031d4:	e00a      	b.n	80031ec <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031d6:	f7fe fcc9 	bl	8001b6c <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e139      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031ec:	4b0b      	ldr	r3, [pc, #44]	; (800321c <HAL_RCC_OscConfig+0x578>)
 80031ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0ed      	beq.n	80031d6 <HAL_RCC_OscConfig+0x532>
 80031fa:	e01a      	b.n	8003232 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031fc:	f7fe fcb6 	bl	8001b6c <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003202:	e00f      	b.n	8003224 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003204:	f7fe fcb2 	bl	8001b6c <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003212:	4293      	cmp	r3, r2
 8003214:	d906      	bls.n	8003224 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e122      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
 800321a:	bf00      	nop
 800321c:	40021000 	.word	0x40021000
 8003220:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003224:	4b90      	ldr	r3, [pc, #576]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 8003226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1e8      	bne.n	8003204 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003232:	7ffb      	ldrb	r3, [r7, #31]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d105      	bne.n	8003244 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003238:	4b8b      	ldr	r3, [pc, #556]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 800323a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800323c:	4a8a      	ldr	r2, [pc, #552]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 800323e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003242:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003248:	2b00      	cmp	r3, #0
 800324a:	f000 8108 	beq.w	800345e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003252:	2b02      	cmp	r3, #2
 8003254:	f040 80d0 	bne.w	80033f8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003258:	4b83      	ldr	r3, [pc, #524]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f003 0203 	and.w	r2, r3, #3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003268:	429a      	cmp	r2, r3
 800326a:	d130      	bne.n	80032ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003276:	3b01      	subs	r3, #1
 8003278:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800327a:	429a      	cmp	r2, r3
 800327c:	d127      	bne.n	80032ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003288:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800328a:	429a      	cmp	r2, r3
 800328c:	d11f      	bne.n	80032ce <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003298:	2a07      	cmp	r2, #7
 800329a:	bf14      	ite	ne
 800329c:	2201      	movne	r2, #1
 800329e:	2200      	moveq	r2, #0
 80032a0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d113      	bne.n	80032ce <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b0:	085b      	lsrs	r3, r3, #1
 80032b2:	3b01      	subs	r3, #1
 80032b4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d109      	bne.n	80032ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c4:	085b      	lsrs	r3, r3, #1
 80032c6:	3b01      	subs	r3, #1
 80032c8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d06e      	beq.n	80033ac <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	2b0c      	cmp	r3, #12
 80032d2:	d069      	beq.n	80033a8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80032d4:	4b64      	ldr	r3, [pc, #400]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d105      	bne.n	80032ec <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80032e0:	4b61      	ldr	r3, [pc, #388]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e0b7      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80032f0:	4b5d      	ldr	r3, [pc, #372]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a5c      	ldr	r2, [pc, #368]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 80032f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032fa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032fc:	f7fe fc36 	bl	8001b6c <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003302:	e008      	b.n	8003316 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003304:	f7fe fc32 	bl	8001b6c <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e0a4      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003316:	4b54      	ldr	r3, [pc, #336]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1f0      	bne.n	8003304 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003322:	4b51      	ldr	r3, [pc, #324]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 8003324:	68da      	ldr	r2, [r3, #12]
 8003326:	4b51      	ldr	r3, [pc, #324]	; (800346c <HAL_RCC_OscConfig+0x7c8>)
 8003328:	4013      	ands	r3, r2
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003332:	3a01      	subs	r2, #1
 8003334:	0112      	lsls	r2, r2, #4
 8003336:	4311      	orrs	r1, r2
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800333c:	0212      	lsls	r2, r2, #8
 800333e:	4311      	orrs	r1, r2
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003344:	0852      	lsrs	r2, r2, #1
 8003346:	3a01      	subs	r2, #1
 8003348:	0552      	lsls	r2, r2, #21
 800334a:	4311      	orrs	r1, r2
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003350:	0852      	lsrs	r2, r2, #1
 8003352:	3a01      	subs	r2, #1
 8003354:	0652      	lsls	r2, r2, #25
 8003356:	4311      	orrs	r1, r2
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800335c:	0912      	lsrs	r2, r2, #4
 800335e:	0452      	lsls	r2, r2, #17
 8003360:	430a      	orrs	r2, r1
 8003362:	4941      	ldr	r1, [pc, #260]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 8003364:	4313      	orrs	r3, r2
 8003366:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003368:	4b3f      	ldr	r3, [pc, #252]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a3e      	ldr	r2, [pc, #248]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 800336e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003372:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003374:	4b3c      	ldr	r3, [pc, #240]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	4a3b      	ldr	r2, [pc, #236]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 800337a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800337e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003380:	f7fe fbf4 	bl	8001b6c <HAL_GetTick>
 8003384:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003388:	f7fe fbf0 	bl	8001b6c <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b02      	cmp	r3, #2
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e062      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800339a:	4b33      	ldr	r3, [pc, #204]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d0f0      	beq.n	8003388 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033a6:	e05a      	b.n	800345e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e059      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033ac:	4b2e      	ldr	r3, [pc, #184]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d152      	bne.n	800345e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80033b8:	4b2b      	ldr	r3, [pc, #172]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a2a      	ldr	r2, [pc, #168]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 80033be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033c4:	4b28      	ldr	r3, [pc, #160]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	4a27      	ldr	r2, [pc, #156]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 80033ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033d0:	f7fe fbcc 	bl	8001b6c <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d8:	f7fe fbc8 	bl	8001b6c <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e03a      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033ea:	4b1f      	ldr	r3, [pc, #124]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d0f0      	beq.n	80033d8 <HAL_RCC_OscConfig+0x734>
 80033f6:	e032      	b.n	800345e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	2b0c      	cmp	r3, #12
 80033fc:	d02d      	beq.n	800345a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fe:	4b1a      	ldr	r3, [pc, #104]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a19      	ldr	r2, [pc, #100]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 8003404:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003408:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800340a:	4b17      	ldr	r3, [pc, #92]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d105      	bne.n	8003422 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003416:	4b14      	ldr	r3, [pc, #80]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 8003418:	68db      	ldr	r3, [r3, #12]
 800341a:	4a13      	ldr	r2, [pc, #76]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 800341c:	f023 0303 	bic.w	r3, r3, #3
 8003420:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003422:	4b11      	ldr	r3, [pc, #68]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	4a10      	ldr	r2, [pc, #64]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 8003428:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800342c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003430:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003432:	f7fe fb9b 	bl	8001b6c <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800343a:	f7fe fb97 	bl	8001b6c <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e009      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800344c:	4b06      	ldr	r3, [pc, #24]	; (8003468 <HAL_RCC_OscConfig+0x7c4>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1f0      	bne.n	800343a <HAL_RCC_OscConfig+0x796>
 8003458:	e001      	b.n	800345e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e000      	b.n	8003460 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800345e:	2300      	movs	r3, #0
}
 8003460:	4618      	mov	r0, r3
 8003462:	3720      	adds	r7, #32
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40021000 	.word	0x40021000
 800346c:	f99d808c 	.word	0xf99d808c

08003470 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e0c8      	b.n	8003616 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003484:	4b66      	ldr	r3, [pc, #408]	; (8003620 <HAL_RCC_ClockConfig+0x1b0>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	429a      	cmp	r2, r3
 8003490:	d910      	bls.n	80034b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003492:	4b63      	ldr	r3, [pc, #396]	; (8003620 <HAL_RCC_ClockConfig+0x1b0>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f023 0207 	bic.w	r2, r3, #7
 800349a:	4961      	ldr	r1, [pc, #388]	; (8003620 <HAL_RCC_ClockConfig+0x1b0>)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	4313      	orrs	r3, r2
 80034a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034a2:	4b5f      	ldr	r3, [pc, #380]	; (8003620 <HAL_RCC_ClockConfig+0x1b0>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d001      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e0b0      	b.n	8003616 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d04c      	beq.n	800355a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d107      	bne.n	80034d8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034c8:	4b56      	ldr	r3, [pc, #344]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d121      	bne.n	8003518 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e09e      	b.n	8003616 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d107      	bne.n	80034f0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034e0:	4b50      	ldr	r3, [pc, #320]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d115      	bne.n	8003518 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e092      	b.n	8003616 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d107      	bne.n	8003508 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034f8:	4b4a      	ldr	r3, [pc, #296]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d109      	bne.n	8003518 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e086      	b.n	8003616 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003508:	4b46      	ldr	r3, [pc, #280]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e07e      	b.n	8003616 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003518:	4b42      	ldr	r3, [pc, #264]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f023 0203 	bic.w	r2, r3, #3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	493f      	ldr	r1, [pc, #252]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 8003526:	4313      	orrs	r3, r2
 8003528:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800352a:	f7fe fb1f 	bl	8001b6c <HAL_GetTick>
 800352e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003530:	e00a      	b.n	8003548 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003532:	f7fe fb1b 	bl	8001b6c <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003540:	4293      	cmp	r3, r2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e066      	b.n	8003616 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003548:	4b36      	ldr	r3, [pc, #216]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f003 020c 	and.w	r2, r3, #12
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	429a      	cmp	r2, r3
 8003558:	d1eb      	bne.n	8003532 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d008      	beq.n	8003578 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003566:	4b2f      	ldr	r3, [pc, #188]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	492c      	ldr	r1, [pc, #176]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 8003574:	4313      	orrs	r3, r2
 8003576:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003578:	4b29      	ldr	r3, [pc, #164]	; (8003620 <HAL_RCC_ClockConfig+0x1b0>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0307 	and.w	r3, r3, #7
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	429a      	cmp	r2, r3
 8003584:	d210      	bcs.n	80035a8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003586:	4b26      	ldr	r3, [pc, #152]	; (8003620 <HAL_RCC_ClockConfig+0x1b0>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f023 0207 	bic.w	r2, r3, #7
 800358e:	4924      	ldr	r1, [pc, #144]	; (8003620 <HAL_RCC_ClockConfig+0x1b0>)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	4313      	orrs	r3, r2
 8003594:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003596:	4b22      	ldr	r3, [pc, #136]	; (8003620 <HAL_RCC_ClockConfig+0x1b0>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d001      	beq.n	80035a8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e036      	b.n	8003616 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0304 	and.w	r3, r3, #4
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d008      	beq.n	80035c6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035b4:	4b1b      	ldr	r3, [pc, #108]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	4918      	ldr	r1, [pc, #96]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d009      	beq.n	80035e6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035d2:	4b14      	ldr	r3, [pc, #80]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	00db      	lsls	r3, r3, #3
 80035e0:	4910      	ldr	r1, [pc, #64]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035e6:	f000 f825 	bl	8003634 <HAL_RCC_GetSysClockFreq>
 80035ea:	4602      	mov	r2, r0
 80035ec:	4b0d      	ldr	r3, [pc, #52]	; (8003624 <HAL_RCC_ClockConfig+0x1b4>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	091b      	lsrs	r3, r3, #4
 80035f2:	f003 030f 	and.w	r3, r3, #15
 80035f6:	490c      	ldr	r1, [pc, #48]	; (8003628 <HAL_RCC_ClockConfig+0x1b8>)
 80035f8:	5ccb      	ldrb	r3, [r1, r3]
 80035fa:	f003 031f 	and.w	r3, r3, #31
 80035fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003602:	4a0a      	ldr	r2, [pc, #40]	; (800362c <HAL_RCC_ClockConfig+0x1bc>)
 8003604:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003606:	4b0a      	ldr	r3, [pc, #40]	; (8003630 <HAL_RCC_ClockConfig+0x1c0>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4618      	mov	r0, r3
 800360c:	f7fe fa5e 	bl	8001acc <HAL_InitTick>
 8003610:	4603      	mov	r3, r0
 8003612:	72fb      	strb	r3, [r7, #11]

  return status;
 8003614:	7afb      	ldrb	r3, [r7, #11]
}
 8003616:	4618      	mov	r0, r3
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	40022000 	.word	0x40022000
 8003624:	40021000 	.word	0x40021000
 8003628:	08009008 	.word	0x08009008
 800362c:	20000004 	.word	0x20000004
 8003630:	20000008 	.word	0x20000008

08003634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003634:	b480      	push	{r7}
 8003636:	b089      	sub	sp, #36	; 0x24
 8003638:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800363a:	2300      	movs	r3, #0
 800363c:	61fb      	str	r3, [r7, #28]
 800363e:	2300      	movs	r3, #0
 8003640:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003642:	4b3e      	ldr	r3, [pc, #248]	; (800373c <HAL_RCC_GetSysClockFreq+0x108>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f003 030c 	and.w	r3, r3, #12
 800364a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800364c:	4b3b      	ldr	r3, [pc, #236]	; (800373c <HAL_RCC_GetSysClockFreq+0x108>)
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	f003 0303 	and.w	r3, r3, #3
 8003654:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d005      	beq.n	8003668 <HAL_RCC_GetSysClockFreq+0x34>
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	2b0c      	cmp	r3, #12
 8003660:	d121      	bne.n	80036a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d11e      	bne.n	80036a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003668:	4b34      	ldr	r3, [pc, #208]	; (800373c <HAL_RCC_GetSysClockFreq+0x108>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0308 	and.w	r3, r3, #8
 8003670:	2b00      	cmp	r3, #0
 8003672:	d107      	bne.n	8003684 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003674:	4b31      	ldr	r3, [pc, #196]	; (800373c <HAL_RCC_GetSysClockFreq+0x108>)
 8003676:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800367a:	0a1b      	lsrs	r3, r3, #8
 800367c:	f003 030f 	and.w	r3, r3, #15
 8003680:	61fb      	str	r3, [r7, #28]
 8003682:	e005      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003684:	4b2d      	ldr	r3, [pc, #180]	; (800373c <HAL_RCC_GetSysClockFreq+0x108>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	091b      	lsrs	r3, r3, #4
 800368a:	f003 030f 	and.w	r3, r3, #15
 800368e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003690:	4a2b      	ldr	r2, [pc, #172]	; (8003740 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003698:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10d      	bne.n	80036bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036a4:	e00a      	b.n	80036bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	2b04      	cmp	r3, #4
 80036aa:	d102      	bne.n	80036b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036ac:	4b25      	ldr	r3, [pc, #148]	; (8003744 <HAL_RCC_GetSysClockFreq+0x110>)
 80036ae:	61bb      	str	r3, [r7, #24]
 80036b0:	e004      	b.n	80036bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	2b08      	cmp	r3, #8
 80036b6:	d101      	bne.n	80036bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80036b8:	4b23      	ldr	r3, [pc, #140]	; (8003748 <HAL_RCC_GetSysClockFreq+0x114>)
 80036ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	2b0c      	cmp	r3, #12
 80036c0:	d134      	bne.n	800372c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80036c2:	4b1e      	ldr	r3, [pc, #120]	; (800373c <HAL_RCC_GetSysClockFreq+0x108>)
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	f003 0303 	and.w	r3, r3, #3
 80036ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d003      	beq.n	80036da <HAL_RCC_GetSysClockFreq+0xa6>
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	2b03      	cmp	r3, #3
 80036d6:	d003      	beq.n	80036e0 <HAL_RCC_GetSysClockFreq+0xac>
 80036d8:	e005      	b.n	80036e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80036da:	4b1a      	ldr	r3, [pc, #104]	; (8003744 <HAL_RCC_GetSysClockFreq+0x110>)
 80036dc:	617b      	str	r3, [r7, #20]
      break;
 80036de:	e005      	b.n	80036ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80036e0:	4b19      	ldr	r3, [pc, #100]	; (8003748 <HAL_RCC_GetSysClockFreq+0x114>)
 80036e2:	617b      	str	r3, [r7, #20]
      break;
 80036e4:	e002      	b.n	80036ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	617b      	str	r3, [r7, #20]
      break;
 80036ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036ec:	4b13      	ldr	r3, [pc, #76]	; (800373c <HAL_RCC_GetSysClockFreq+0x108>)
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	091b      	lsrs	r3, r3, #4
 80036f2:	f003 0307 	and.w	r3, r3, #7
 80036f6:	3301      	adds	r3, #1
 80036f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036fa:	4b10      	ldr	r3, [pc, #64]	; (800373c <HAL_RCC_GetSysClockFreq+0x108>)
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	0a1b      	lsrs	r3, r3, #8
 8003700:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	fb02 f203 	mul.w	r2, r2, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003710:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003712:	4b0a      	ldr	r3, [pc, #40]	; (800373c <HAL_RCC_GetSysClockFreq+0x108>)
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	0e5b      	lsrs	r3, r3, #25
 8003718:	f003 0303 	and.w	r3, r3, #3
 800371c:	3301      	adds	r3, #1
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	fbb2 f3f3 	udiv	r3, r2, r3
 800372a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800372c:	69bb      	ldr	r3, [r7, #24]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3724      	adds	r7, #36	; 0x24
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	40021000 	.word	0x40021000
 8003740:	08009020 	.word	0x08009020
 8003744:	00f42400 	.word	0x00f42400
 8003748:	007a1200 	.word	0x007a1200

0800374c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003750:	4b03      	ldr	r3, [pc, #12]	; (8003760 <HAL_RCC_GetHCLKFreq+0x14>)
 8003752:	681b      	ldr	r3, [r3, #0]
}
 8003754:	4618      	mov	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	20000004 	.word	0x20000004

08003764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003768:	f7ff fff0 	bl	800374c <HAL_RCC_GetHCLKFreq>
 800376c:	4602      	mov	r2, r0
 800376e:	4b06      	ldr	r3, [pc, #24]	; (8003788 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	0a1b      	lsrs	r3, r3, #8
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	4904      	ldr	r1, [pc, #16]	; (800378c <HAL_RCC_GetPCLK1Freq+0x28>)
 800377a:	5ccb      	ldrb	r3, [r1, r3]
 800377c:	f003 031f 	and.w	r3, r3, #31
 8003780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003784:	4618      	mov	r0, r3
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40021000 	.word	0x40021000
 800378c:	08009018 	.word	0x08009018

08003790 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003794:	f7ff ffda 	bl	800374c <HAL_RCC_GetHCLKFreq>
 8003798:	4602      	mov	r2, r0
 800379a:	4b06      	ldr	r3, [pc, #24]	; (80037b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	0adb      	lsrs	r3, r3, #11
 80037a0:	f003 0307 	and.w	r3, r3, #7
 80037a4:	4904      	ldr	r1, [pc, #16]	; (80037b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80037a6:	5ccb      	ldrb	r3, [r1, r3]
 80037a8:	f003 031f 	and.w	r3, r3, #31
 80037ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	40021000 	.word	0x40021000
 80037b8:	08009018 	.word	0x08009018

080037bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80037c4:	2300      	movs	r3, #0
 80037c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80037c8:	4b2a      	ldr	r3, [pc, #168]	; (8003874 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d003      	beq.n	80037dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80037d4:	f7ff fa02 	bl	8002bdc <HAL_PWREx_GetVoltageRange>
 80037d8:	6178      	str	r0, [r7, #20]
 80037da:	e014      	b.n	8003806 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80037dc:	4b25      	ldr	r3, [pc, #148]	; (8003874 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037e0:	4a24      	ldr	r2, [pc, #144]	; (8003874 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037e6:	6593      	str	r3, [r2, #88]	; 0x58
 80037e8:	4b22      	ldr	r3, [pc, #136]	; (8003874 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f0:	60fb      	str	r3, [r7, #12]
 80037f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80037f4:	f7ff f9f2 	bl	8002bdc <HAL_PWREx_GetVoltageRange>
 80037f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80037fa:	4b1e      	ldr	r3, [pc, #120]	; (8003874 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fe:	4a1d      	ldr	r2, [pc, #116]	; (8003874 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003800:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003804:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800380c:	d10b      	bne.n	8003826 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2b80      	cmp	r3, #128	; 0x80
 8003812:	d919      	bls.n	8003848 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2ba0      	cmp	r3, #160	; 0xa0
 8003818:	d902      	bls.n	8003820 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800381a:	2302      	movs	r3, #2
 800381c:	613b      	str	r3, [r7, #16]
 800381e:	e013      	b.n	8003848 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003820:	2301      	movs	r3, #1
 8003822:	613b      	str	r3, [r7, #16]
 8003824:	e010      	b.n	8003848 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2b80      	cmp	r3, #128	; 0x80
 800382a:	d902      	bls.n	8003832 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800382c:	2303      	movs	r3, #3
 800382e:	613b      	str	r3, [r7, #16]
 8003830:	e00a      	b.n	8003848 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2b80      	cmp	r3, #128	; 0x80
 8003836:	d102      	bne.n	800383e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003838:	2302      	movs	r3, #2
 800383a:	613b      	str	r3, [r7, #16]
 800383c:	e004      	b.n	8003848 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b70      	cmp	r3, #112	; 0x70
 8003842:	d101      	bne.n	8003848 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003844:	2301      	movs	r3, #1
 8003846:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003848:	4b0b      	ldr	r3, [pc, #44]	; (8003878 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f023 0207 	bic.w	r2, r3, #7
 8003850:	4909      	ldr	r1, [pc, #36]	; (8003878 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	4313      	orrs	r3, r2
 8003856:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003858:	4b07      	ldr	r3, [pc, #28]	; (8003878 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	429a      	cmp	r2, r3
 8003864:	d001      	beq.n	800386a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e000      	b.n	800386c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3718      	adds	r7, #24
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40021000 	.word	0x40021000
 8003878:	40022000 	.word	0x40022000

0800387c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003884:	2300      	movs	r3, #0
 8003886:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003888:	2300      	movs	r3, #0
 800388a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003894:	2b00      	cmp	r3, #0
 8003896:	d041      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800389c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80038a0:	d02a      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80038a2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80038a6:	d824      	bhi.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80038a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80038ac:	d008      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80038ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80038b2:	d81e      	bhi.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00a      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x52>
 80038b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038bc:	d010      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80038be:	e018      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038c0:	4b86      	ldr	r3, [pc, #536]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	4a85      	ldr	r2, [pc, #532]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038cc:	e015      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	3304      	adds	r3, #4
 80038d2:	2100      	movs	r1, #0
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 fabb 	bl	8003e50 <RCCEx_PLLSAI1_Config>
 80038da:	4603      	mov	r3, r0
 80038dc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038de:	e00c      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3320      	adds	r3, #32
 80038e4:	2100      	movs	r1, #0
 80038e6:	4618      	mov	r0, r3
 80038e8:	f000 fba6 	bl	8004038 <RCCEx_PLLSAI2_Config>
 80038ec:	4603      	mov	r3, r0
 80038ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038f0:	e003      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	74fb      	strb	r3, [r7, #19]
      break;
 80038f6:	e000      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80038f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038fa:	7cfb      	ldrb	r3, [r7, #19]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d10b      	bne.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003900:	4b76      	ldr	r3, [pc, #472]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003906:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800390e:	4973      	ldr	r1, [pc, #460]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003910:	4313      	orrs	r3, r2
 8003912:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003916:	e001      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003918:	7cfb      	ldrb	r3, [r7, #19]
 800391a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d041      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800392c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003930:	d02a      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003932:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003936:	d824      	bhi.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003938:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800393c:	d008      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800393e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003942:	d81e      	bhi.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003944:	2b00      	cmp	r3, #0
 8003946:	d00a      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003948:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800394c:	d010      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800394e:	e018      	b.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003950:	4b62      	ldr	r3, [pc, #392]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	4a61      	ldr	r2, [pc, #388]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003956:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800395a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800395c:	e015      	b.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	3304      	adds	r3, #4
 8003962:	2100      	movs	r1, #0
 8003964:	4618      	mov	r0, r3
 8003966:	f000 fa73 	bl	8003e50 <RCCEx_PLLSAI1_Config>
 800396a:	4603      	mov	r3, r0
 800396c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800396e:	e00c      	b.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	3320      	adds	r3, #32
 8003974:	2100      	movs	r1, #0
 8003976:	4618      	mov	r0, r3
 8003978:	f000 fb5e 	bl	8004038 <RCCEx_PLLSAI2_Config>
 800397c:	4603      	mov	r3, r0
 800397e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003980:	e003      	b.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	74fb      	strb	r3, [r7, #19]
      break;
 8003986:	e000      	b.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003988:	bf00      	nop
    }

    if(ret == HAL_OK)
 800398a:	7cfb      	ldrb	r3, [r7, #19]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10b      	bne.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003990:	4b52      	ldr	r3, [pc, #328]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003996:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800399e:	494f      	ldr	r1, [pc, #316]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80039a6:	e001      	b.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039a8:	7cfb      	ldrb	r3, [r7, #19]
 80039aa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 80a0 	beq.w	8003afa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039ba:	2300      	movs	r3, #0
 80039bc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039be:	4b47      	ldr	r3, [pc, #284]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d101      	bne.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x152>
 80039ca:	2301      	movs	r3, #1
 80039cc:	e000      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80039ce:	2300      	movs	r3, #0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00d      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039d4:	4b41      	ldr	r3, [pc, #260]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d8:	4a40      	ldr	r2, [pc, #256]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039de:	6593      	str	r3, [r2, #88]	; 0x58
 80039e0:	4b3e      	ldr	r3, [pc, #248]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e8:	60bb      	str	r3, [r7, #8]
 80039ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039ec:	2301      	movs	r3, #1
 80039ee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039f0:	4b3b      	ldr	r3, [pc, #236]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a3a      	ldr	r2, [pc, #232]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039fc:	f7fe f8b6 	bl	8001b6c <HAL_GetTick>
 8003a00:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a02:	e009      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a04:	f7fe f8b2 	bl	8001b6c <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d902      	bls.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	74fb      	strb	r3, [r7, #19]
        break;
 8003a16:	e005      	b.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a18:	4b31      	ldr	r3, [pc, #196]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d0ef      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003a24:	7cfb      	ldrb	r3, [r7, #19]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d15c      	bne.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a2a:	4b2c      	ldr	r3, [pc, #176]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a34:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d01f      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d019      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a48:	4b24      	ldr	r3, [pc, #144]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a52:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a54:	4b21      	ldr	r3, [pc, #132]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a5a:	4a20      	ldr	r2, [pc, #128]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a64:	4b1d      	ldr	r3, [pc, #116]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a6a:	4a1c      	ldr	r2, [pc, #112]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a74:	4a19      	ldr	r2, [pc, #100]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d016      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a86:	f7fe f871 	bl	8001b6c <HAL_GetTick>
 8003a8a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a8c:	e00b      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a8e:	f7fe f86d 	bl	8001b6c <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d902      	bls.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	74fb      	strb	r3, [r7, #19]
            break;
 8003aa4:	e006      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aa6:	4b0d      	ldr	r3, [pc, #52]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aac:	f003 0302 	and.w	r3, r3, #2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d0ec      	beq.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003ab4:	7cfb      	ldrb	r3, [r7, #19]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10c      	bne.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003aba:	4b08      	ldr	r3, [pc, #32]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ac0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003aca:	4904      	ldr	r1, [pc, #16]	; (8003adc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003ad2:	e009      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ad4:	7cfb      	ldrb	r3, [r7, #19]
 8003ad6:	74bb      	strb	r3, [r7, #18]
 8003ad8:	e006      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003ada:	bf00      	nop
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae4:	7cfb      	ldrb	r3, [r7, #19]
 8003ae6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ae8:	7c7b      	ldrb	r3, [r7, #17]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d105      	bne.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aee:	4b9e      	ldr	r3, [pc, #632]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af2:	4a9d      	ldr	r2, [pc, #628]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003af8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00a      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b06:	4b98      	ldr	r3, [pc, #608]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b0c:	f023 0203 	bic.w	r2, r3, #3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b14:	4994      	ldr	r1, [pc, #592]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00a      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b28:	4b8f      	ldr	r3, [pc, #572]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b2e:	f023 020c 	bic.w	r2, r3, #12
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b36:	498c      	ldr	r1, [pc, #560]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0304 	and.w	r3, r3, #4
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b4a:	4b87      	ldr	r3, [pc, #540]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b50:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b58:	4983      	ldr	r1, [pc, #524]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0308 	and.w	r3, r3, #8
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00a      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b6c:	4b7e      	ldr	r3, [pc, #504]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b72:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7a:	497b      	ldr	r1, [pc, #492]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0310 	and.w	r3, r3, #16
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00a      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b8e:	4b76      	ldr	r3, [pc, #472]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b9c:	4972      	ldr	r1, [pc, #456]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0320 	and.w	r3, r3, #32
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00a      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003bb0:	4b6d      	ldr	r3, [pc, #436]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bb6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bbe:	496a      	ldr	r1, [pc, #424]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00a      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bd2:	4b65      	ldr	r3, [pc, #404]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be0:	4961      	ldr	r1, [pc, #388]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00a      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003bf4:	4b5c      	ldr	r3, [pc, #368]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bfa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c02:	4959      	ldr	r1, [pc, #356]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00a      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c16:	4b54      	ldr	r3, [pc, #336]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c1c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c24:	4950      	ldr	r1, [pc, #320]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00a      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c38:	4b4b      	ldr	r3, [pc, #300]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c3e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c46:	4948      	ldr	r1, [pc, #288]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00a      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c5a:	4b43      	ldr	r3, [pc, #268]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c60:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c68:	493f      	ldr	r1, [pc, #252]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d028      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c7c:	4b3a      	ldr	r3, [pc, #232]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c82:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c8a:	4937      	ldr	r1, [pc, #220]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c9a:	d106      	bne.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c9c:	4b32      	ldr	r3, [pc, #200]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	4a31      	ldr	r2, [pc, #196]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ca6:	60d3      	str	r3, [r2, #12]
 8003ca8:	e011      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003cae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cb2:	d10c      	bne.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	2101      	movs	r1, #1
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f000 f8c8 	bl	8003e50 <RCCEx_PLLSAI1_Config>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003cc4:	7cfb      	ldrb	r3, [r7, #19]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003cca:	7cfb      	ldrb	r3, [r7, #19]
 8003ccc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d028      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003cda:	4b23      	ldr	r3, [pc, #140]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce8:	491f      	ldr	r1, [pc, #124]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cf8:	d106      	bne.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cfa:	4b1b      	ldr	r3, [pc, #108]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	4a1a      	ldr	r2, [pc, #104]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d04:	60d3      	str	r3, [r2, #12]
 8003d06:	e011      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d10:	d10c      	bne.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	3304      	adds	r3, #4
 8003d16:	2101      	movs	r1, #1
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f000 f899 	bl	8003e50 <RCCEx_PLLSAI1_Config>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d22:	7cfb      	ldrb	r3, [r7, #19]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003d28:	7cfb      	ldrb	r3, [r7, #19]
 8003d2a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d02b      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d38:	4b0b      	ldr	r3, [pc, #44]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d46:	4908      	ldr	r1, [pc, #32]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d56:	d109      	bne.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d58:	4b03      	ldr	r3, [pc, #12]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	4a02      	ldr	r2, [pc, #8]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d62:	60d3      	str	r3, [r2, #12]
 8003d64:	e014      	b.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003d66:	bf00      	nop
 8003d68:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d74:	d10c      	bne.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	3304      	adds	r3, #4
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 f867 	bl	8003e50 <RCCEx_PLLSAI1_Config>
 8003d82:	4603      	mov	r3, r0
 8003d84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d86:	7cfb      	ldrb	r3, [r7, #19]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003d8c:	7cfb      	ldrb	r3, [r7, #19]
 8003d8e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d02f      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d9c:	4b2b      	ldr	r3, [pc, #172]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003da2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003daa:	4928      	ldr	r1, [pc, #160]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003db6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003dba:	d10d      	bne.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	3304      	adds	r3, #4
 8003dc0:	2102      	movs	r1, #2
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 f844 	bl	8003e50 <RCCEx_PLLSAI1_Config>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003dcc:	7cfb      	ldrb	r3, [r7, #19]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d014      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003dd2:	7cfb      	ldrb	r3, [r7, #19]
 8003dd4:	74bb      	strb	r3, [r7, #18]
 8003dd6:	e011      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ddc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003de0:	d10c      	bne.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	3320      	adds	r3, #32
 8003de6:	2102      	movs	r1, #2
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 f925 	bl	8004038 <RCCEx_PLLSAI2_Config>
 8003dee:	4603      	mov	r3, r0
 8003df0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003df2:	7cfb      	ldrb	r3, [r7, #19]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003df8:	7cfb      	ldrb	r3, [r7, #19]
 8003dfa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00a      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003e08:	4b10      	ldr	r3, [pc, #64]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e0e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e16:	490d      	ldr	r1, [pc, #52]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00b      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e2a:	4b08      	ldr	r3, [pc, #32]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e30:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e3a:	4904      	ldr	r1, [pc, #16]	; (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003e42:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3718      	adds	r7, #24
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40021000 	.word	0x40021000

08003e50 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e5e:	4b75      	ldr	r3, [pc, #468]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d018      	beq.n	8003e9c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003e6a:	4b72      	ldr	r3, [pc, #456]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	f003 0203 	and.w	r2, r3, #3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d10d      	bne.n	8003e96 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
       ||
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d009      	beq.n	8003e96 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003e82:	4b6c      	ldr	r3, [pc, #432]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	091b      	lsrs	r3, r3, #4
 8003e88:	f003 0307 	and.w	r3, r3, #7
 8003e8c:	1c5a      	adds	r2, r3, #1
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
       ||
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d047      	beq.n	8003f26 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	73fb      	strb	r3, [r7, #15]
 8003e9a:	e044      	b.n	8003f26 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b03      	cmp	r3, #3
 8003ea2:	d018      	beq.n	8003ed6 <RCCEx_PLLSAI1_Config+0x86>
 8003ea4:	2b03      	cmp	r3, #3
 8003ea6:	d825      	bhi.n	8003ef4 <RCCEx_PLLSAI1_Config+0xa4>
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d002      	beq.n	8003eb2 <RCCEx_PLLSAI1_Config+0x62>
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d009      	beq.n	8003ec4 <RCCEx_PLLSAI1_Config+0x74>
 8003eb0:	e020      	b.n	8003ef4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003eb2:	4b60      	ldr	r3, [pc, #384]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d11d      	bne.n	8003efa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ec2:	e01a      	b.n	8003efa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ec4:	4b5b      	ldr	r3, [pc, #364]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d116      	bne.n	8003efe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ed4:	e013      	b.n	8003efe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ed6:	4b57      	ldr	r3, [pc, #348]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10f      	bne.n	8003f02 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ee2:	4b54      	ldr	r3, [pc, #336]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d109      	bne.n	8003f02 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ef2:	e006      	b.n	8003f02 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ef8:	e004      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003efa:	bf00      	nop
 8003efc:	e002      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003efe:	bf00      	nop
 8003f00:	e000      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f02:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f04:	7bfb      	ldrb	r3, [r7, #15]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10d      	bne.n	8003f26 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f0a:	4b4a      	ldr	r3, [pc, #296]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6819      	ldr	r1, [r3, #0]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	011b      	lsls	r3, r3, #4
 8003f1e:	430b      	orrs	r3, r1
 8003f20:	4944      	ldr	r1, [pc, #272]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f26:	7bfb      	ldrb	r3, [r7, #15]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d17d      	bne.n	8004028 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003f2c:	4b41      	ldr	r3, [pc, #260]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a40      	ldr	r2, [pc, #256]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f32:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f38:	f7fd fe18 	bl	8001b6c <HAL_GetTick>
 8003f3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f3e:	e009      	b.n	8003f54 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f40:	f7fd fe14 	bl	8001b6c <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d902      	bls.n	8003f54 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	73fb      	strb	r3, [r7, #15]
        break;
 8003f52:	e005      	b.n	8003f60 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f54:	4b37      	ldr	r3, [pc, #220]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1ef      	bne.n	8003f40 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f60:	7bfb      	ldrb	r3, [r7, #15]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d160      	bne.n	8004028 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d111      	bne.n	8003f90 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f6c:	4b31      	ldr	r3, [pc, #196]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003f74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6892      	ldr	r2, [r2, #8]
 8003f7c:	0211      	lsls	r1, r2, #8
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	68d2      	ldr	r2, [r2, #12]
 8003f82:	0912      	lsrs	r2, r2, #4
 8003f84:	0452      	lsls	r2, r2, #17
 8003f86:	430a      	orrs	r2, r1
 8003f88:	492a      	ldr	r1, [pc, #168]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	610b      	str	r3, [r1, #16]
 8003f8e:	e027      	b.n	8003fe0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d112      	bne.n	8003fbc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f96:	4b27      	ldr	r3, [pc, #156]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003f9e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	6892      	ldr	r2, [r2, #8]
 8003fa6:	0211      	lsls	r1, r2, #8
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	6912      	ldr	r2, [r2, #16]
 8003fac:	0852      	lsrs	r2, r2, #1
 8003fae:	3a01      	subs	r2, #1
 8003fb0:	0552      	lsls	r2, r2, #21
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	491f      	ldr	r1, [pc, #124]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	610b      	str	r3, [r1, #16]
 8003fba:	e011      	b.n	8003fe0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fbc:	4b1d      	ldr	r3, [pc, #116]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003fc4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	6892      	ldr	r2, [r2, #8]
 8003fcc:	0211      	lsls	r1, r2, #8
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	6952      	ldr	r2, [r2, #20]
 8003fd2:	0852      	lsrs	r2, r2, #1
 8003fd4:	3a01      	subs	r2, #1
 8003fd6:	0652      	lsls	r2, r2, #25
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	4916      	ldr	r1, [pc, #88]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003fe0:	4b14      	ldr	r3, [pc, #80]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a13      	ldr	r2, [pc, #76]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fe6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003fea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fec:	f7fd fdbe 	bl	8001b6c <HAL_GetTick>
 8003ff0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ff2:	e009      	b.n	8004008 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ff4:	f7fd fdba 	bl	8001b6c <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d902      	bls.n	8004008 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	73fb      	strb	r3, [r7, #15]
          break;
 8004006:	e005      	b.n	8004014 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004008:	4b0a      	ldr	r3, [pc, #40]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0ef      	beq.n	8003ff4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004014:	7bfb      	ldrb	r3, [r7, #15]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d106      	bne.n	8004028 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800401a:	4b06      	ldr	r3, [pc, #24]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 800401c:	691a      	ldr	r2, [r3, #16]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	4904      	ldr	r1, [pc, #16]	; (8004034 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004024:	4313      	orrs	r3, r2
 8004026:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004028:	7bfb      	ldrb	r3, [r7, #15]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	40021000 	.word	0x40021000

08004038 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004042:	2300      	movs	r3, #0
 8004044:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004046:	4b6a      	ldr	r3, [pc, #424]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f003 0303 	and.w	r3, r3, #3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d018      	beq.n	8004084 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004052:	4b67      	ldr	r3, [pc, #412]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	f003 0203 	and.w	r2, r3, #3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	429a      	cmp	r2, r3
 8004060:	d10d      	bne.n	800407e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
       ||
 8004066:	2b00      	cmp	r3, #0
 8004068:	d009      	beq.n	800407e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800406a:	4b61      	ldr	r3, [pc, #388]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	091b      	lsrs	r3, r3, #4
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	1c5a      	adds	r2, r3, #1
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
       ||
 800407a:	429a      	cmp	r2, r3
 800407c:	d047      	beq.n	800410e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	73fb      	strb	r3, [r7, #15]
 8004082:	e044      	b.n	800410e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2b03      	cmp	r3, #3
 800408a:	d018      	beq.n	80040be <RCCEx_PLLSAI2_Config+0x86>
 800408c:	2b03      	cmp	r3, #3
 800408e:	d825      	bhi.n	80040dc <RCCEx_PLLSAI2_Config+0xa4>
 8004090:	2b01      	cmp	r3, #1
 8004092:	d002      	beq.n	800409a <RCCEx_PLLSAI2_Config+0x62>
 8004094:	2b02      	cmp	r3, #2
 8004096:	d009      	beq.n	80040ac <RCCEx_PLLSAI2_Config+0x74>
 8004098:	e020      	b.n	80040dc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800409a:	4b55      	ldr	r3, [pc, #340]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d11d      	bne.n	80040e2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040aa:	e01a      	b.n	80040e2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040ac:	4b50      	ldr	r3, [pc, #320]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d116      	bne.n	80040e6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040bc:	e013      	b.n	80040e6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80040be:	4b4c      	ldr	r3, [pc, #304]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10f      	bne.n	80040ea <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80040ca:	4b49      	ldr	r3, [pc, #292]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d109      	bne.n	80040ea <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80040da:	e006      	b.n	80040ea <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
      break;
 80040e0:	e004      	b.n	80040ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040e2:	bf00      	nop
 80040e4:	e002      	b.n	80040ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040e6:	bf00      	nop
 80040e8:	e000      	b.n	80040ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040ea:	bf00      	nop
    }

    if(status == HAL_OK)
 80040ec:	7bfb      	ldrb	r3, [r7, #15]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d10d      	bne.n	800410e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80040f2:	4b3f      	ldr	r3, [pc, #252]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6819      	ldr	r1, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	3b01      	subs	r3, #1
 8004104:	011b      	lsls	r3, r3, #4
 8004106:	430b      	orrs	r3, r1
 8004108:	4939      	ldr	r1, [pc, #228]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800410a:	4313      	orrs	r3, r2
 800410c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800410e:	7bfb      	ldrb	r3, [r7, #15]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d167      	bne.n	80041e4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004114:	4b36      	ldr	r3, [pc, #216]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a35      	ldr	r2, [pc, #212]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800411a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800411e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004120:	f7fd fd24 	bl	8001b6c <HAL_GetTick>
 8004124:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004126:	e009      	b.n	800413c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004128:	f7fd fd20 	bl	8001b6c <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d902      	bls.n	800413c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	73fb      	strb	r3, [r7, #15]
        break;
 800413a:	e005      	b.n	8004148 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800413c:	4b2c      	ldr	r3, [pc, #176]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d1ef      	bne.n	8004128 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004148:	7bfb      	ldrb	r3, [r7, #15]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d14a      	bne.n	80041e4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d111      	bne.n	8004178 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004154:	4b26      	ldr	r3, [pc, #152]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800415c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6892      	ldr	r2, [r2, #8]
 8004164:	0211      	lsls	r1, r2, #8
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	68d2      	ldr	r2, [r2, #12]
 800416a:	0912      	lsrs	r2, r2, #4
 800416c:	0452      	lsls	r2, r2, #17
 800416e:	430a      	orrs	r2, r1
 8004170:	491f      	ldr	r1, [pc, #124]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004172:	4313      	orrs	r3, r2
 8004174:	614b      	str	r3, [r1, #20]
 8004176:	e011      	b.n	800419c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004178:	4b1d      	ldr	r3, [pc, #116]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004180:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	6892      	ldr	r2, [r2, #8]
 8004188:	0211      	lsls	r1, r2, #8
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	6912      	ldr	r2, [r2, #16]
 800418e:	0852      	lsrs	r2, r2, #1
 8004190:	3a01      	subs	r2, #1
 8004192:	0652      	lsls	r2, r2, #25
 8004194:	430a      	orrs	r2, r1
 8004196:	4916      	ldr	r1, [pc, #88]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004198:	4313      	orrs	r3, r2
 800419a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800419c:	4b14      	ldr	r3, [pc, #80]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a13      	ldr	r2, [pc, #76]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a8:	f7fd fce0 	bl	8001b6c <HAL_GetTick>
 80041ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80041ae:	e009      	b.n	80041c4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80041b0:	f7fd fcdc 	bl	8001b6c <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d902      	bls.n	80041c4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	73fb      	strb	r3, [r7, #15]
          break;
 80041c2:	e005      	b.n	80041d0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80041c4:	4b0a      	ldr	r3, [pc, #40]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d0ef      	beq.n	80041b0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80041d0:	7bfb      	ldrb	r3, [r7, #15]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d106      	bne.n	80041e4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80041d6:	4b06      	ldr	r3, [pc, #24]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041d8:	695a      	ldr	r2, [r3, #20]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	4904      	ldr	r1, [pc, #16]	; (80041f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041e0:	4313      	orrs	r3, r2
 80041e2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80041e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	40021000 	.word	0x40021000

080041f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e040      	b.n	8004288 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800420a:	2b00      	cmp	r3, #0
 800420c:	d106      	bne.n	800421c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f7fd fbcc 	bl	80019b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2224      	movs	r2, #36	; 0x24
 8004220:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0201 	bic.w	r2, r2, #1
 8004230:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f8c0 	bl	80043b8 <UART_SetConfig>
 8004238:	4603      	mov	r3, r0
 800423a:	2b01      	cmp	r3, #1
 800423c:	d101      	bne.n	8004242 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e022      	b.n	8004288 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 fb3e 	bl	80048cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800425e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	689a      	ldr	r2, [r3, #8]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800426e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0201 	orr.w	r2, r2, #1
 800427e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 fbc5 	bl	8004a10 <UART_CheckIdleState>
 8004286:	4603      	mov	r3, r0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3708      	adds	r7, #8
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b08a      	sub	sp, #40	; 0x28
 8004294:	af02      	add	r7, sp, #8
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	4613      	mov	r3, r2
 800429e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042a4:	2b20      	cmp	r3, #32
 80042a6:	f040 8082 	bne.w	80043ae <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d002      	beq.n	80042b6 <HAL_UART_Transmit+0x26>
 80042b0:	88fb      	ldrh	r3, [r7, #6]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e07a      	b.n	80043b0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d101      	bne.n	80042c8 <HAL_UART_Transmit+0x38>
 80042c4:	2302      	movs	r3, #2
 80042c6:	e073      	b.n	80043b0 <HAL_UART_Transmit+0x120>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2221      	movs	r2, #33	; 0x21
 80042dc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042de:	f7fd fc45 	bl	8001b6c <HAL_GetTick>
 80042e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	88fa      	ldrh	r2, [r7, #6]
 80042e8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	88fa      	ldrh	r2, [r7, #6]
 80042f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042fc:	d108      	bne.n	8004310 <HAL_UART_Transmit+0x80>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d104      	bne.n	8004310 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004306:	2300      	movs	r3, #0
 8004308:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	61bb      	str	r3, [r7, #24]
 800430e:	e003      	b.n	8004318 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004314:	2300      	movs	r3, #0
 8004316:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004320:	e02d      	b.n	800437e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	9300      	str	r3, [sp, #0]
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	2200      	movs	r2, #0
 800432a:	2180      	movs	r1, #128	; 0x80
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 fbb8 	bl	8004aa2 <UART_WaitOnFlagUntilTimeout>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e039      	b.n	80043b0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10b      	bne.n	800435a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	881a      	ldrh	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800434e:	b292      	uxth	r2, r2
 8004350:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	3302      	adds	r3, #2
 8004356:	61bb      	str	r3, [r7, #24]
 8004358:	e008      	b.n	800436c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	781a      	ldrb	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	b292      	uxth	r2, r2
 8004364:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	3301      	adds	r3, #1
 800436a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004372:	b29b      	uxth	r3, r3
 8004374:	3b01      	subs	r3, #1
 8004376:	b29a      	uxth	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004384:	b29b      	uxth	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1cb      	bne.n	8004322 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	9300      	str	r3, [sp, #0]
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	2200      	movs	r2, #0
 8004392:	2140      	movs	r1, #64	; 0x40
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 fb84 	bl	8004aa2 <UART_WaitOnFlagUntilTimeout>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e005      	b.n	80043b0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80043aa:	2300      	movs	r3, #0
 80043ac:	e000      	b.n	80043b0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80043ae:	2302      	movs	r3, #2
  }
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3720      	adds	r7, #32
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043b8:	b5b0      	push	{r4, r5, r7, lr}
 80043ba:	b088      	sub	sp, #32
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80043c0:	2300      	movs	r3, #0
 80043c2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	689a      	ldr	r2, [r3, #8]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	431a      	orrs	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	431a      	orrs	r2, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	69db      	ldr	r3, [r3, #28]
 80043d8:	4313      	orrs	r3, r2
 80043da:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	4bad      	ldr	r3, [pc, #692]	; (8004698 <UART_SetConfig+0x2e0>)
 80043e4:	4013      	ands	r3, r2
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	6812      	ldr	r2, [r2, #0]
 80043ea:	69f9      	ldr	r1, [r7, #28]
 80043ec:	430b      	orrs	r3, r1
 80043ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68da      	ldr	r2, [r3, #12]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	430a      	orrs	r2, r1
 8004404:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4aa2      	ldr	r2, [pc, #648]	; (800469c <UART_SetConfig+0x2e4>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d004      	beq.n	8004420 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a1b      	ldr	r3, [r3, #32]
 800441a:	69fa      	ldr	r2, [r7, #28]
 800441c:	4313      	orrs	r3, r2
 800441e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	69fa      	ldr	r2, [r7, #28]
 8004430:	430a      	orrs	r2, r1
 8004432:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a99      	ldr	r2, [pc, #612]	; (80046a0 <UART_SetConfig+0x2e8>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d121      	bne.n	8004482 <UART_SetConfig+0xca>
 800443e:	4b99      	ldr	r3, [pc, #612]	; (80046a4 <UART_SetConfig+0x2ec>)
 8004440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004444:	f003 0303 	and.w	r3, r3, #3
 8004448:	2b03      	cmp	r3, #3
 800444a:	d817      	bhi.n	800447c <UART_SetConfig+0xc4>
 800444c:	a201      	add	r2, pc, #4	; (adr r2, 8004454 <UART_SetConfig+0x9c>)
 800444e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004452:	bf00      	nop
 8004454:	08004465 	.word	0x08004465
 8004458:	08004471 	.word	0x08004471
 800445c:	0800446b 	.word	0x0800446b
 8004460:	08004477 	.word	0x08004477
 8004464:	2301      	movs	r3, #1
 8004466:	76fb      	strb	r3, [r7, #27]
 8004468:	e0e7      	b.n	800463a <UART_SetConfig+0x282>
 800446a:	2302      	movs	r3, #2
 800446c:	76fb      	strb	r3, [r7, #27]
 800446e:	e0e4      	b.n	800463a <UART_SetConfig+0x282>
 8004470:	2304      	movs	r3, #4
 8004472:	76fb      	strb	r3, [r7, #27]
 8004474:	e0e1      	b.n	800463a <UART_SetConfig+0x282>
 8004476:	2308      	movs	r3, #8
 8004478:	76fb      	strb	r3, [r7, #27]
 800447a:	e0de      	b.n	800463a <UART_SetConfig+0x282>
 800447c:	2310      	movs	r3, #16
 800447e:	76fb      	strb	r3, [r7, #27]
 8004480:	e0db      	b.n	800463a <UART_SetConfig+0x282>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a88      	ldr	r2, [pc, #544]	; (80046a8 <UART_SetConfig+0x2f0>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d132      	bne.n	80044f2 <UART_SetConfig+0x13a>
 800448c:	4b85      	ldr	r3, [pc, #532]	; (80046a4 <UART_SetConfig+0x2ec>)
 800448e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004492:	f003 030c 	and.w	r3, r3, #12
 8004496:	2b0c      	cmp	r3, #12
 8004498:	d828      	bhi.n	80044ec <UART_SetConfig+0x134>
 800449a:	a201      	add	r2, pc, #4	; (adr r2, 80044a0 <UART_SetConfig+0xe8>)
 800449c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a0:	080044d5 	.word	0x080044d5
 80044a4:	080044ed 	.word	0x080044ed
 80044a8:	080044ed 	.word	0x080044ed
 80044ac:	080044ed 	.word	0x080044ed
 80044b0:	080044e1 	.word	0x080044e1
 80044b4:	080044ed 	.word	0x080044ed
 80044b8:	080044ed 	.word	0x080044ed
 80044bc:	080044ed 	.word	0x080044ed
 80044c0:	080044db 	.word	0x080044db
 80044c4:	080044ed 	.word	0x080044ed
 80044c8:	080044ed 	.word	0x080044ed
 80044cc:	080044ed 	.word	0x080044ed
 80044d0:	080044e7 	.word	0x080044e7
 80044d4:	2300      	movs	r3, #0
 80044d6:	76fb      	strb	r3, [r7, #27]
 80044d8:	e0af      	b.n	800463a <UART_SetConfig+0x282>
 80044da:	2302      	movs	r3, #2
 80044dc:	76fb      	strb	r3, [r7, #27]
 80044de:	e0ac      	b.n	800463a <UART_SetConfig+0x282>
 80044e0:	2304      	movs	r3, #4
 80044e2:	76fb      	strb	r3, [r7, #27]
 80044e4:	e0a9      	b.n	800463a <UART_SetConfig+0x282>
 80044e6:	2308      	movs	r3, #8
 80044e8:	76fb      	strb	r3, [r7, #27]
 80044ea:	e0a6      	b.n	800463a <UART_SetConfig+0x282>
 80044ec:	2310      	movs	r3, #16
 80044ee:	76fb      	strb	r3, [r7, #27]
 80044f0:	e0a3      	b.n	800463a <UART_SetConfig+0x282>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a6d      	ldr	r2, [pc, #436]	; (80046ac <UART_SetConfig+0x2f4>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d120      	bne.n	800453e <UART_SetConfig+0x186>
 80044fc:	4b69      	ldr	r3, [pc, #420]	; (80046a4 <UART_SetConfig+0x2ec>)
 80044fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004502:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004506:	2b30      	cmp	r3, #48	; 0x30
 8004508:	d013      	beq.n	8004532 <UART_SetConfig+0x17a>
 800450a:	2b30      	cmp	r3, #48	; 0x30
 800450c:	d814      	bhi.n	8004538 <UART_SetConfig+0x180>
 800450e:	2b20      	cmp	r3, #32
 8004510:	d009      	beq.n	8004526 <UART_SetConfig+0x16e>
 8004512:	2b20      	cmp	r3, #32
 8004514:	d810      	bhi.n	8004538 <UART_SetConfig+0x180>
 8004516:	2b00      	cmp	r3, #0
 8004518:	d002      	beq.n	8004520 <UART_SetConfig+0x168>
 800451a:	2b10      	cmp	r3, #16
 800451c:	d006      	beq.n	800452c <UART_SetConfig+0x174>
 800451e:	e00b      	b.n	8004538 <UART_SetConfig+0x180>
 8004520:	2300      	movs	r3, #0
 8004522:	76fb      	strb	r3, [r7, #27]
 8004524:	e089      	b.n	800463a <UART_SetConfig+0x282>
 8004526:	2302      	movs	r3, #2
 8004528:	76fb      	strb	r3, [r7, #27]
 800452a:	e086      	b.n	800463a <UART_SetConfig+0x282>
 800452c:	2304      	movs	r3, #4
 800452e:	76fb      	strb	r3, [r7, #27]
 8004530:	e083      	b.n	800463a <UART_SetConfig+0x282>
 8004532:	2308      	movs	r3, #8
 8004534:	76fb      	strb	r3, [r7, #27]
 8004536:	e080      	b.n	800463a <UART_SetConfig+0x282>
 8004538:	2310      	movs	r3, #16
 800453a:	76fb      	strb	r3, [r7, #27]
 800453c:	e07d      	b.n	800463a <UART_SetConfig+0x282>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a5b      	ldr	r2, [pc, #364]	; (80046b0 <UART_SetConfig+0x2f8>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d120      	bne.n	800458a <UART_SetConfig+0x1d2>
 8004548:	4b56      	ldr	r3, [pc, #344]	; (80046a4 <UART_SetConfig+0x2ec>)
 800454a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004552:	2bc0      	cmp	r3, #192	; 0xc0
 8004554:	d013      	beq.n	800457e <UART_SetConfig+0x1c6>
 8004556:	2bc0      	cmp	r3, #192	; 0xc0
 8004558:	d814      	bhi.n	8004584 <UART_SetConfig+0x1cc>
 800455a:	2b80      	cmp	r3, #128	; 0x80
 800455c:	d009      	beq.n	8004572 <UART_SetConfig+0x1ba>
 800455e:	2b80      	cmp	r3, #128	; 0x80
 8004560:	d810      	bhi.n	8004584 <UART_SetConfig+0x1cc>
 8004562:	2b00      	cmp	r3, #0
 8004564:	d002      	beq.n	800456c <UART_SetConfig+0x1b4>
 8004566:	2b40      	cmp	r3, #64	; 0x40
 8004568:	d006      	beq.n	8004578 <UART_SetConfig+0x1c0>
 800456a:	e00b      	b.n	8004584 <UART_SetConfig+0x1cc>
 800456c:	2300      	movs	r3, #0
 800456e:	76fb      	strb	r3, [r7, #27]
 8004570:	e063      	b.n	800463a <UART_SetConfig+0x282>
 8004572:	2302      	movs	r3, #2
 8004574:	76fb      	strb	r3, [r7, #27]
 8004576:	e060      	b.n	800463a <UART_SetConfig+0x282>
 8004578:	2304      	movs	r3, #4
 800457a:	76fb      	strb	r3, [r7, #27]
 800457c:	e05d      	b.n	800463a <UART_SetConfig+0x282>
 800457e:	2308      	movs	r3, #8
 8004580:	76fb      	strb	r3, [r7, #27]
 8004582:	e05a      	b.n	800463a <UART_SetConfig+0x282>
 8004584:	2310      	movs	r3, #16
 8004586:	76fb      	strb	r3, [r7, #27]
 8004588:	e057      	b.n	800463a <UART_SetConfig+0x282>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a49      	ldr	r2, [pc, #292]	; (80046b4 <UART_SetConfig+0x2fc>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d125      	bne.n	80045e0 <UART_SetConfig+0x228>
 8004594:	4b43      	ldr	r3, [pc, #268]	; (80046a4 <UART_SetConfig+0x2ec>)
 8004596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800459e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045a2:	d017      	beq.n	80045d4 <UART_SetConfig+0x21c>
 80045a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045a8:	d817      	bhi.n	80045da <UART_SetConfig+0x222>
 80045aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045ae:	d00b      	beq.n	80045c8 <UART_SetConfig+0x210>
 80045b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045b4:	d811      	bhi.n	80045da <UART_SetConfig+0x222>
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d003      	beq.n	80045c2 <UART_SetConfig+0x20a>
 80045ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045be:	d006      	beq.n	80045ce <UART_SetConfig+0x216>
 80045c0:	e00b      	b.n	80045da <UART_SetConfig+0x222>
 80045c2:	2300      	movs	r3, #0
 80045c4:	76fb      	strb	r3, [r7, #27]
 80045c6:	e038      	b.n	800463a <UART_SetConfig+0x282>
 80045c8:	2302      	movs	r3, #2
 80045ca:	76fb      	strb	r3, [r7, #27]
 80045cc:	e035      	b.n	800463a <UART_SetConfig+0x282>
 80045ce:	2304      	movs	r3, #4
 80045d0:	76fb      	strb	r3, [r7, #27]
 80045d2:	e032      	b.n	800463a <UART_SetConfig+0x282>
 80045d4:	2308      	movs	r3, #8
 80045d6:	76fb      	strb	r3, [r7, #27]
 80045d8:	e02f      	b.n	800463a <UART_SetConfig+0x282>
 80045da:	2310      	movs	r3, #16
 80045dc:	76fb      	strb	r3, [r7, #27]
 80045de:	e02c      	b.n	800463a <UART_SetConfig+0x282>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a2d      	ldr	r2, [pc, #180]	; (800469c <UART_SetConfig+0x2e4>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d125      	bne.n	8004636 <UART_SetConfig+0x27e>
 80045ea:	4b2e      	ldr	r3, [pc, #184]	; (80046a4 <UART_SetConfig+0x2ec>)
 80045ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80045f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80045f8:	d017      	beq.n	800462a <UART_SetConfig+0x272>
 80045fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80045fe:	d817      	bhi.n	8004630 <UART_SetConfig+0x278>
 8004600:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004604:	d00b      	beq.n	800461e <UART_SetConfig+0x266>
 8004606:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800460a:	d811      	bhi.n	8004630 <UART_SetConfig+0x278>
 800460c:	2b00      	cmp	r3, #0
 800460e:	d003      	beq.n	8004618 <UART_SetConfig+0x260>
 8004610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004614:	d006      	beq.n	8004624 <UART_SetConfig+0x26c>
 8004616:	e00b      	b.n	8004630 <UART_SetConfig+0x278>
 8004618:	2300      	movs	r3, #0
 800461a:	76fb      	strb	r3, [r7, #27]
 800461c:	e00d      	b.n	800463a <UART_SetConfig+0x282>
 800461e:	2302      	movs	r3, #2
 8004620:	76fb      	strb	r3, [r7, #27]
 8004622:	e00a      	b.n	800463a <UART_SetConfig+0x282>
 8004624:	2304      	movs	r3, #4
 8004626:	76fb      	strb	r3, [r7, #27]
 8004628:	e007      	b.n	800463a <UART_SetConfig+0x282>
 800462a:	2308      	movs	r3, #8
 800462c:	76fb      	strb	r3, [r7, #27]
 800462e:	e004      	b.n	800463a <UART_SetConfig+0x282>
 8004630:	2310      	movs	r3, #16
 8004632:	76fb      	strb	r3, [r7, #27]
 8004634:	e001      	b.n	800463a <UART_SetConfig+0x282>
 8004636:	2310      	movs	r3, #16
 8004638:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a17      	ldr	r2, [pc, #92]	; (800469c <UART_SetConfig+0x2e4>)
 8004640:	4293      	cmp	r3, r2
 8004642:	f040 8087 	bne.w	8004754 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004646:	7efb      	ldrb	r3, [r7, #27]
 8004648:	2b08      	cmp	r3, #8
 800464a:	d837      	bhi.n	80046bc <UART_SetConfig+0x304>
 800464c:	a201      	add	r2, pc, #4	; (adr r2, 8004654 <UART_SetConfig+0x29c>)
 800464e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004652:	bf00      	nop
 8004654:	08004679 	.word	0x08004679
 8004658:	080046bd 	.word	0x080046bd
 800465c:	08004681 	.word	0x08004681
 8004660:	080046bd 	.word	0x080046bd
 8004664:	08004687 	.word	0x08004687
 8004668:	080046bd 	.word	0x080046bd
 800466c:	080046bd 	.word	0x080046bd
 8004670:	080046bd 	.word	0x080046bd
 8004674:	0800468f 	.word	0x0800468f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004678:	f7ff f874 	bl	8003764 <HAL_RCC_GetPCLK1Freq>
 800467c:	6178      	str	r0, [r7, #20]
        break;
 800467e:	e022      	b.n	80046c6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004680:	4b0d      	ldr	r3, [pc, #52]	; (80046b8 <UART_SetConfig+0x300>)
 8004682:	617b      	str	r3, [r7, #20]
        break;
 8004684:	e01f      	b.n	80046c6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004686:	f7fe ffd5 	bl	8003634 <HAL_RCC_GetSysClockFreq>
 800468a:	6178      	str	r0, [r7, #20]
        break;
 800468c:	e01b      	b.n	80046c6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800468e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004692:	617b      	str	r3, [r7, #20]
        break;
 8004694:	e017      	b.n	80046c6 <UART_SetConfig+0x30e>
 8004696:	bf00      	nop
 8004698:	efff69f3 	.word	0xefff69f3
 800469c:	40008000 	.word	0x40008000
 80046a0:	40013800 	.word	0x40013800
 80046a4:	40021000 	.word	0x40021000
 80046a8:	40004400 	.word	0x40004400
 80046ac:	40004800 	.word	0x40004800
 80046b0:	40004c00 	.word	0x40004c00
 80046b4:	40005000 	.word	0x40005000
 80046b8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80046bc:	2300      	movs	r3, #0
 80046be:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	76bb      	strb	r3, [r7, #26]
        break;
 80046c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f000 80f1 	beq.w	80048b0 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	4613      	mov	r3, r2
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	4413      	add	r3, r2
 80046d8:	697a      	ldr	r2, [r7, #20]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d305      	bcc.n	80046ea <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80046e4:	697a      	ldr	r2, [r7, #20]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d902      	bls.n	80046f0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	76bb      	strb	r3, [r7, #26]
 80046ee:	e0df      	b.n	80048b0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f04f 0100 	mov.w	r1, #0
 80046f8:	f04f 0200 	mov.w	r2, #0
 80046fc:	f04f 0300 	mov.w	r3, #0
 8004700:	020b      	lsls	r3, r1, #8
 8004702:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004706:	0202      	lsls	r2, r0, #8
 8004708:	6879      	ldr	r1, [r7, #4]
 800470a:	6849      	ldr	r1, [r1, #4]
 800470c:	0849      	lsrs	r1, r1, #1
 800470e:	4608      	mov	r0, r1
 8004710:	f04f 0100 	mov.w	r1, #0
 8004714:	1814      	adds	r4, r2, r0
 8004716:	eb43 0501 	adc.w	r5, r3, r1
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	461a      	mov	r2, r3
 8004720:	f04f 0300 	mov.w	r3, #0
 8004724:	4620      	mov	r0, r4
 8004726:	4629      	mov	r1, r5
 8004728:	f7fc fa3e 	bl	8000ba8 <__aeabi_uldivmod>
 800472c:	4602      	mov	r2, r0
 800472e:	460b      	mov	r3, r1
 8004730:	4613      	mov	r3, r2
 8004732:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800473a:	d308      	bcc.n	800474e <UART_SetConfig+0x396>
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004742:	d204      	bcs.n	800474e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	60da      	str	r2, [r3, #12]
 800474c:	e0b0      	b.n	80048b0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	76bb      	strb	r3, [r7, #26]
 8004752:	e0ad      	b.n	80048b0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800475c:	d15c      	bne.n	8004818 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800475e:	7efb      	ldrb	r3, [r7, #27]
 8004760:	2b08      	cmp	r3, #8
 8004762:	d828      	bhi.n	80047b6 <UART_SetConfig+0x3fe>
 8004764:	a201      	add	r2, pc, #4	; (adr r2, 800476c <UART_SetConfig+0x3b4>)
 8004766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476a:	bf00      	nop
 800476c:	08004791 	.word	0x08004791
 8004770:	08004799 	.word	0x08004799
 8004774:	080047a1 	.word	0x080047a1
 8004778:	080047b7 	.word	0x080047b7
 800477c:	080047a7 	.word	0x080047a7
 8004780:	080047b7 	.word	0x080047b7
 8004784:	080047b7 	.word	0x080047b7
 8004788:	080047b7 	.word	0x080047b7
 800478c:	080047af 	.word	0x080047af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004790:	f7fe ffe8 	bl	8003764 <HAL_RCC_GetPCLK1Freq>
 8004794:	6178      	str	r0, [r7, #20]
        break;
 8004796:	e013      	b.n	80047c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004798:	f7fe fffa 	bl	8003790 <HAL_RCC_GetPCLK2Freq>
 800479c:	6178      	str	r0, [r7, #20]
        break;
 800479e:	e00f      	b.n	80047c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047a0:	4b49      	ldr	r3, [pc, #292]	; (80048c8 <UART_SetConfig+0x510>)
 80047a2:	617b      	str	r3, [r7, #20]
        break;
 80047a4:	e00c      	b.n	80047c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047a6:	f7fe ff45 	bl	8003634 <HAL_RCC_GetSysClockFreq>
 80047aa:	6178      	str	r0, [r7, #20]
        break;
 80047ac:	e008      	b.n	80047c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047b2:	617b      	str	r3, [r7, #20]
        break;
 80047b4:	e004      	b.n	80047c0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80047b6:	2300      	movs	r3, #0
 80047b8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	76bb      	strb	r3, [r7, #26]
        break;
 80047be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d074      	beq.n	80048b0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	005a      	lsls	r2, r3, #1
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	085b      	lsrs	r3, r3, #1
 80047d0:	441a      	add	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80047da:	b29b      	uxth	r3, r3
 80047dc:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	2b0f      	cmp	r3, #15
 80047e2:	d916      	bls.n	8004812 <UART_SetConfig+0x45a>
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ea:	d212      	bcs.n	8004812 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	f023 030f 	bic.w	r3, r3, #15
 80047f4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	085b      	lsrs	r3, r3, #1
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	f003 0307 	and.w	r3, r3, #7
 8004800:	b29a      	uxth	r2, r3
 8004802:	89fb      	ldrh	r3, [r7, #14]
 8004804:	4313      	orrs	r3, r2
 8004806:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	89fa      	ldrh	r2, [r7, #14]
 800480e:	60da      	str	r2, [r3, #12]
 8004810:	e04e      	b.n	80048b0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	76bb      	strb	r3, [r7, #26]
 8004816:	e04b      	b.n	80048b0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004818:	7efb      	ldrb	r3, [r7, #27]
 800481a:	2b08      	cmp	r3, #8
 800481c:	d827      	bhi.n	800486e <UART_SetConfig+0x4b6>
 800481e:	a201      	add	r2, pc, #4	; (adr r2, 8004824 <UART_SetConfig+0x46c>)
 8004820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004824:	08004849 	.word	0x08004849
 8004828:	08004851 	.word	0x08004851
 800482c:	08004859 	.word	0x08004859
 8004830:	0800486f 	.word	0x0800486f
 8004834:	0800485f 	.word	0x0800485f
 8004838:	0800486f 	.word	0x0800486f
 800483c:	0800486f 	.word	0x0800486f
 8004840:	0800486f 	.word	0x0800486f
 8004844:	08004867 	.word	0x08004867
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004848:	f7fe ff8c 	bl	8003764 <HAL_RCC_GetPCLK1Freq>
 800484c:	6178      	str	r0, [r7, #20]
        break;
 800484e:	e013      	b.n	8004878 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004850:	f7fe ff9e 	bl	8003790 <HAL_RCC_GetPCLK2Freq>
 8004854:	6178      	str	r0, [r7, #20]
        break;
 8004856:	e00f      	b.n	8004878 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004858:	4b1b      	ldr	r3, [pc, #108]	; (80048c8 <UART_SetConfig+0x510>)
 800485a:	617b      	str	r3, [r7, #20]
        break;
 800485c:	e00c      	b.n	8004878 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800485e:	f7fe fee9 	bl	8003634 <HAL_RCC_GetSysClockFreq>
 8004862:	6178      	str	r0, [r7, #20]
        break;
 8004864:	e008      	b.n	8004878 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004866:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800486a:	617b      	str	r3, [r7, #20]
        break;
 800486c:	e004      	b.n	8004878 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800486e:	2300      	movs	r3, #0
 8004870:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	76bb      	strb	r3, [r7, #26]
        break;
 8004876:	bf00      	nop
    }

    if (pclk != 0U)
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d018      	beq.n	80048b0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	085a      	lsrs	r2, r3, #1
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	441a      	add	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004890:	b29b      	uxth	r3, r3
 8004892:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	2b0f      	cmp	r3, #15
 8004898:	d908      	bls.n	80048ac <UART_SetConfig+0x4f4>
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048a0:	d204      	bcs.n	80048ac <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	60da      	str	r2, [r3, #12]
 80048aa:	e001      	b.n	80048b0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80048bc:	7ebb      	ldrb	r3, [r7, #26]
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3720      	adds	r7, #32
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bdb0      	pop	{r4, r5, r7, pc}
 80048c6:	bf00      	nop
 80048c8:	00f42400 	.word	0x00f42400

080048cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00a      	beq.n	80048f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fa:	f003 0302 	and.w	r3, r3, #2
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d00a      	beq.n	8004918 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	430a      	orrs	r2, r1
 8004916:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491c:	f003 0304 	and.w	r3, r3, #4
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00a      	beq.n	800493a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	430a      	orrs	r2, r1
 8004938:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493e:	f003 0308 	and.w	r3, r3, #8
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	430a      	orrs	r2, r1
 800495a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	f003 0310 	and.w	r3, r3, #16
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00a      	beq.n	800497e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	430a      	orrs	r2, r1
 800497c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004982:	f003 0320 	and.w	r3, r3, #32
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	430a      	orrs	r2, r1
 800499e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d01a      	beq.n	80049e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	430a      	orrs	r2, r1
 80049c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049ca:	d10a      	bne.n	80049e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00a      	beq.n	8004a04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	430a      	orrs	r2, r1
 8004a02:	605a      	str	r2, [r3, #4]
  }
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af02      	add	r7, sp, #8
 8004a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a20:	f7fd f8a4 	bl	8001b6c <HAL_GetTick>
 8004a24:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0308 	and.w	r3, r3, #8
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d10e      	bne.n	8004a52 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a38:	9300      	str	r3, [sp, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 f82d 	bl	8004aa2 <UART_WaitOnFlagUntilTimeout>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e023      	b.n	8004a9a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0304 	and.w	r3, r3, #4
 8004a5c:	2b04      	cmp	r3, #4
 8004a5e:	d10e      	bne.n	8004a7e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a60:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a64:	9300      	str	r3, [sp, #0]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f817 	bl	8004aa2 <UART_WaitOnFlagUntilTimeout>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e00d      	b.n	8004a9a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2220      	movs	r2, #32
 8004a82:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2220      	movs	r2, #32
 8004a88:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b084      	sub	sp, #16
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	60f8      	str	r0, [r7, #12]
 8004aaa:	60b9      	str	r1, [r7, #8]
 8004aac:	603b      	str	r3, [r7, #0]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ab2:	e05e      	b.n	8004b72 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aba:	d05a      	beq.n	8004b72 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004abc:	f7fd f856 	bl	8001b6c <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	69ba      	ldr	r2, [r7, #24]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d302      	bcc.n	8004ad2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d11b      	bne.n	8004b0a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004ae0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	689a      	ldr	r2, [r3, #8]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f022 0201 	bic.w	r2, r2, #1
 8004af0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2220      	movs	r2, #32
 8004af6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2220      	movs	r2, #32
 8004afc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e043      	b.n	8004b92 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0304 	and.w	r3, r3, #4
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d02c      	beq.n	8004b72 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	69db      	ldr	r3, [r3, #28]
 8004b1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b26:	d124      	bne.n	8004b72 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b30:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004b40:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689a      	ldr	r2, [r3, #8]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 0201 	bic.w	r2, r2, #1
 8004b50:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2220      	movs	r2, #32
 8004b56:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2220      	movs	r2, #32
 8004b5c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2220      	movs	r2, #32
 8004b62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e00f      	b.n	8004b92 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	69da      	ldr	r2, [r3, #28]
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	bf0c      	ite	eq
 8004b82:	2301      	moveq	r3, #1
 8004b84:	2300      	movne	r3, #0
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	461a      	mov	r2, r3
 8004b8a:	79fb      	ldrb	r3, [r7, #7]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d091      	beq.n	8004ab4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b90:	2300      	movs	r3, #0
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3710      	adds	r7, #16
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
	...

08004b9c <arm_max_f32>:
 8004b9c:	f101 3cff 	add.w	ip, r1, #4294967295
 8004ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ba2:	4607      	mov	r7, r0
 8004ba4:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 8004ba8:	ecf7 7a01 	vldmia	r7!, {s15}
 8004bac:	d060      	beq.n	8004c70 <arm_max_f32+0xd4>
 8004bae:	2400      	movs	r4, #0
 8004bb0:	3014      	adds	r0, #20
 8004bb2:	4625      	mov	r5, r4
 8004bb4:	ea4f 068e 	mov.w	r6, lr, lsl #2
 8004bb8:	ed10 7a04 	vldr	s14, [r0, #-16]
 8004bbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bc4:	bf48      	it	mi
 8004bc6:	eef0 7a47 	vmovmi.f32	s15, s14
 8004bca:	ed10 7a03 	vldr	s14, [r0, #-12]
 8004bce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bd2:	bf48      	it	mi
 8004bd4:	1c65      	addmi	r5, r4, #1
 8004bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bda:	bf48      	it	mi
 8004bdc:	eef0 7a47 	vmovmi.f32	s15, s14
 8004be0:	ed10 7a02 	vldr	s14, [r0, #-8]
 8004be4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004be8:	bf48      	it	mi
 8004bea:	1ca5      	addmi	r5, r4, #2
 8004bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bf0:	bf48      	it	mi
 8004bf2:	eef0 7a47 	vmovmi.f32	s15, s14
 8004bf6:	ed10 7a01 	vldr	s14, [r0, #-4]
 8004bfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bfe:	bf48      	it	mi
 8004c00:	1ce5      	addmi	r5, r4, #3
 8004c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c06:	f104 0404 	add.w	r4, r4, #4
 8004c0a:	bf44      	itt	mi
 8004c0c:	eef0 7a47 	vmovmi.f32	s15, s14
 8004c10:	4625      	movmi	r5, r4
 8004c12:	42a6      	cmp	r6, r4
 8004c14:	f100 0010 	add.w	r0, r0, #16
 8004c18:	d1ce      	bne.n	8004bb8 <arm_max_f32+0x1c>
 8004c1a:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 8004c1e:	f01c 0003 	ands.w	r0, ip, #3
 8004c22:	d021      	beq.n	8004c68 <arm_max_f32+0xcc>
 8004c24:	ed97 7a00 	vldr	s14, [r7]
 8004c28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c30:	bfc4      	itt	gt
 8004c32:	eef0 7a47 	vmovgt.f32	s15, s14
 8004c36:	1a0d      	subgt	r5, r1, r0
 8004c38:	3801      	subs	r0, #1
 8004c3a:	d015      	beq.n	8004c68 <arm_max_f32+0xcc>
 8004c3c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004c40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c48:	bf44      	itt	mi
 8004c4a:	eef0 7a47 	vmovmi.f32	s15, s14
 8004c4e:	1a0d      	submi	r5, r1, r0
 8004c50:	2801      	cmp	r0, #1
 8004c52:	d009      	beq.n	8004c68 <arm_max_f32+0xcc>
 8004c54:	ed97 7a02 	vldr	s14, [r7, #8]
 8004c58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c60:	bfc4      	itt	gt
 8004c62:	eef0 7a47 	vmovgt.f32	s15, s14
 8004c66:	4665      	movgt	r5, ip
 8004c68:	edc2 7a00 	vstr	s15, [r2]
 8004c6c:	601d      	str	r5, [r3, #0]
 8004c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c70:	4675      	mov	r5, lr
 8004c72:	e7d4      	b.n	8004c1e <arm_max_f32+0x82>

08004c74 <arm_rfft_32_fast_init_f32>:
 8004c74:	b178      	cbz	r0, 8004c96 <arm_rfft_32_fast_init_f32+0x22>
 8004c76:	b430      	push	{r4, r5}
 8004c78:	4908      	ldr	r1, [pc, #32]	; (8004c9c <arm_rfft_32_fast_init_f32+0x28>)
 8004c7a:	4a09      	ldr	r2, [pc, #36]	; (8004ca0 <arm_rfft_32_fast_init_f32+0x2c>)
 8004c7c:	2310      	movs	r3, #16
 8004c7e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8004c82:	8003      	strh	r3, [r0, #0]
 8004c84:	2520      	movs	r5, #32
 8004c86:	2414      	movs	r4, #20
 8004c88:	4b06      	ldr	r3, [pc, #24]	; (8004ca4 <arm_rfft_32_fast_init_f32+0x30>)
 8004c8a:	8205      	strh	r5, [r0, #16]
 8004c8c:	8184      	strh	r4, [r0, #12]
 8004c8e:	6143      	str	r3, [r0, #20]
 8004c90:	bc30      	pop	{r4, r5}
 8004c92:	2000      	movs	r0, #0
 8004c94:	4770      	bx	lr
 8004c96:	f04f 30ff 	mov.w	r0, #4294967295
 8004c9a:	4770      	bx	lr
 8004c9c:	0800a000 	.word	0x0800a000
 8004ca0:	0800f13c 	.word	0x0800f13c
 8004ca4:	08017ebc 	.word	0x08017ebc

08004ca8 <arm_rfft_64_fast_init_f32>:
 8004ca8:	b178      	cbz	r0, 8004cca <arm_rfft_64_fast_init_f32+0x22>
 8004caa:	b430      	push	{r4, r5}
 8004cac:	4908      	ldr	r1, [pc, #32]	; (8004cd0 <arm_rfft_64_fast_init_f32+0x28>)
 8004cae:	4a09      	ldr	r2, [pc, #36]	; (8004cd4 <arm_rfft_64_fast_init_f32+0x2c>)
 8004cb0:	2320      	movs	r3, #32
 8004cb2:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8004cb6:	8003      	strh	r3, [r0, #0]
 8004cb8:	2540      	movs	r5, #64	; 0x40
 8004cba:	2430      	movs	r4, #48	; 0x30
 8004cbc:	4b06      	ldr	r3, [pc, #24]	; (8004cd8 <arm_rfft_64_fast_init_f32+0x30>)
 8004cbe:	8205      	strh	r5, [r0, #16]
 8004cc0:	8184      	strh	r4, [r0, #12]
 8004cc2:	6143      	str	r3, [r0, #20]
 8004cc4:	bc30      	pop	{r4, r5}
 8004cc6:	2000      	movs	r0, #0
 8004cc8:	4770      	bx	lr
 8004cca:	f04f 30ff 	mov.w	r0, #4294967295
 8004cce:	4770      	bx	lr
 8004cd0:	0800c158 	.word	0x0800c158
 8004cd4:	080139bc 	.word	0x080139bc
 8004cd8:	0801c73c 	.word	0x0801c73c

08004cdc <arm_rfft_256_fast_init_f32>:
 8004cdc:	b180      	cbz	r0, 8004d00 <arm_rfft_256_fast_init_f32+0x24>
 8004cde:	b430      	push	{r4, r5}
 8004ce0:	4909      	ldr	r1, [pc, #36]	; (8004d08 <arm_rfft_256_fast_init_f32+0x2c>)
 8004ce2:	4a0a      	ldr	r2, [pc, #40]	; (8004d0c <arm_rfft_256_fast_init_f32+0x30>)
 8004ce4:	2380      	movs	r3, #128	; 0x80
 8004ce6:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8004cea:	8003      	strh	r3, [r0, #0]
 8004cec:	f44f 7580 	mov.w	r5, #256	; 0x100
 8004cf0:	24d0      	movs	r4, #208	; 0xd0
 8004cf2:	4b07      	ldr	r3, [pc, #28]	; (8004d10 <arm_rfft_256_fast_init_f32+0x34>)
 8004cf4:	8205      	strh	r5, [r0, #16]
 8004cf6:	8184      	strh	r4, [r0, #12]
 8004cf8:	6143      	str	r3, [r0, #20]
 8004cfa:	bc30      	pop	{r4, r5}
 8004cfc:	2000      	movs	r0, #0
 8004cfe:	4770      	bx	lr
 8004d00:	f04f 30ff 	mov.w	r0, #4294967295
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	08009e60 	.word	0x08009e60
 8004d0c:	0800ed3c 	.word	0x0800ed3c
 8004d10:	08017abc 	.word	0x08017abc

08004d14 <arm_rfft_512_fast_init_f32>:
 8004d14:	b190      	cbz	r0, 8004d3c <arm_rfft_512_fast_init_f32+0x28>
 8004d16:	b430      	push	{r4, r5}
 8004d18:	490a      	ldr	r1, [pc, #40]	; (8004d44 <arm_rfft_512_fast_init_f32+0x30>)
 8004d1a:	4a0b      	ldr	r2, [pc, #44]	; (8004d48 <arm_rfft_512_fast_init_f32+0x34>)
 8004d1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d20:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8004d24:	8003      	strh	r3, [r0, #0]
 8004d26:	f44f 7500 	mov.w	r5, #512	; 0x200
 8004d2a:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8004d2e:	4b07      	ldr	r3, [pc, #28]	; (8004d4c <arm_rfft_512_fast_init_f32+0x38>)
 8004d30:	8205      	strh	r5, [r0, #16]
 8004d32:	8184      	strh	r4, [r0, #12]
 8004d34:	6143      	str	r3, [r0, #20]
 8004d36:	bc30      	pop	{r4, r5}
 8004d38:	2000      	movs	r0, #0
 8004d3a:	4770      	bx	lr
 8004d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	0800bde8 	.word	0x0800bde8
 8004d48:	080131bc 	.word	0x080131bc
 8004d4c:	0801bf3c 	.word	0x0801bf3c

08004d50 <arm_rfft_1024_fast_init_f32>:
 8004d50:	b190      	cbz	r0, 8004d78 <arm_rfft_1024_fast_init_f32+0x28>
 8004d52:	b430      	push	{r4, r5}
 8004d54:	490a      	ldr	r1, [pc, #40]	; (8004d80 <arm_rfft_1024_fast_init_f32+0x30>)
 8004d56:	4a0b      	ldr	r2, [pc, #44]	; (8004d84 <arm_rfft_1024_fast_init_f32+0x34>)
 8004d58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d5c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8004d60:	8003      	strh	r3, [r0, #0]
 8004d62:	f44f 6580 	mov.w	r5, #1024	; 0x400
 8004d66:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8004d6a:	4b07      	ldr	r3, [pc, #28]	; (8004d88 <arm_rfft_1024_fast_init_f32+0x38>)
 8004d6c:	8205      	strh	r5, [r0, #16]
 8004d6e:	8184      	strh	r4, [r0, #12]
 8004d70:	6143      	str	r3, [r0, #20]
 8004d72:	bc30      	pop	{r4, r5}
 8004d74:	2000      	movs	r0, #0
 8004d76:	4770      	bx	lr
 8004d78:	f04f 30ff 	mov.w	r0, #4294967295
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	0800c1b8 	.word	0x0800c1b8
 8004d84:	08013abc 	.word	0x08013abc
 8004d88:	08014abc 	.word	0x08014abc

08004d8c <arm_rfft_2048_fast_init_f32>:
 8004d8c:	b190      	cbz	r0, 8004db4 <arm_rfft_2048_fast_init_f32+0x28>
 8004d8e:	b430      	push	{r4, r5}
 8004d90:	490a      	ldr	r1, [pc, #40]	; (8004dbc <arm_rfft_2048_fast_init_f32+0x30>)
 8004d92:	4a0b      	ldr	r2, [pc, #44]	; (8004dc0 <arm_rfft_2048_fast_init_f32+0x34>)
 8004d94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d98:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8004d9c:	8003      	strh	r3, [r0, #0]
 8004d9e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8004da2:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8004da6:	4b07      	ldr	r3, [pc, #28]	; (8004dc4 <arm_rfft_2048_fast_init_f32+0x38>)
 8004da8:	8205      	strh	r5, [r0, #16]
 8004daa:	8184      	strh	r4, [r0, #12]
 8004dac:	6143      	str	r3, [r0, #20]
 8004dae:	bc30      	pop	{r4, r5}
 8004db0:	2000      	movs	r0, #0
 8004db2:	4770      	bx	lr
 8004db4:	f04f 30ff 	mov.w	r0, #4294967295
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	08009050 	.word	0x08009050
 8004dc0:	0800cd3c 	.word	0x0800cd3c
 8004dc4:	08015abc 	.word	0x08015abc

08004dc8 <arm_rfft_4096_fast_init_f32>:
 8004dc8:	b190      	cbz	r0, 8004df0 <arm_rfft_4096_fast_init_f32+0x28>
 8004dca:	b430      	push	{r4, r5}
 8004dcc:	490a      	ldr	r1, [pc, #40]	; (8004df8 <arm_rfft_4096_fast_init_f32+0x30>)
 8004dce:	4a0b      	ldr	r2, [pc, #44]	; (8004dfc <arm_rfft_4096_fast_init_f32+0x34>)
 8004dd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004dd4:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8004dd8:	8003      	strh	r3, [r0, #0]
 8004dda:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8004dde:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8004de2:	4b07      	ldr	r3, [pc, #28]	; (8004e00 <arm_rfft_4096_fast_init_f32+0x38>)
 8004de4:	8205      	strh	r5, [r0, #16]
 8004de6:	8184      	strh	r4, [r0, #12]
 8004de8:	6143      	str	r3, [r0, #20]
 8004dea:	bc30      	pop	{r4, r5}
 8004dec:	2000      	movs	r0, #0
 8004dee:	4770      	bx	lr
 8004df0:	f04f 30ff 	mov.w	r0, #4294967295
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	0800a028 	.word	0x0800a028
 8004dfc:	0800f1bc 	.word	0x0800f1bc
 8004e00:	08017f3c 	.word	0x08017f3c

08004e04 <arm_rfft_fast_init_f32>:
 8004e04:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004e08:	d01f      	beq.n	8004e4a <arm_rfft_fast_init_f32+0x46>
 8004e0a:	d90b      	bls.n	8004e24 <arm_rfft_fast_init_f32+0x20>
 8004e0c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8004e10:	d019      	beq.n	8004e46 <arm_rfft_fast_init_f32+0x42>
 8004e12:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8004e16:	d012      	beq.n	8004e3e <arm_rfft_fast_init_f32+0x3a>
 8004e18:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004e1c:	d00d      	beq.n	8004e3a <arm_rfft_fast_init_f32+0x36>
 8004e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e22:	4770      	bx	lr
 8004e24:	2940      	cmp	r1, #64	; 0x40
 8004e26:	d00c      	beq.n	8004e42 <arm_rfft_fast_init_f32+0x3e>
 8004e28:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004e2c:	d003      	beq.n	8004e36 <arm_rfft_fast_init_f32+0x32>
 8004e2e:	2920      	cmp	r1, #32
 8004e30:	d1f5      	bne.n	8004e1e <arm_rfft_fast_init_f32+0x1a>
 8004e32:	4b07      	ldr	r3, [pc, #28]	; (8004e50 <arm_rfft_fast_init_f32+0x4c>)
 8004e34:	4718      	bx	r3
 8004e36:	4b07      	ldr	r3, [pc, #28]	; (8004e54 <arm_rfft_fast_init_f32+0x50>)
 8004e38:	4718      	bx	r3
 8004e3a:	4b07      	ldr	r3, [pc, #28]	; (8004e58 <arm_rfft_fast_init_f32+0x54>)
 8004e3c:	4718      	bx	r3
 8004e3e:	4b07      	ldr	r3, [pc, #28]	; (8004e5c <arm_rfft_fast_init_f32+0x58>)
 8004e40:	4718      	bx	r3
 8004e42:	4b07      	ldr	r3, [pc, #28]	; (8004e60 <arm_rfft_fast_init_f32+0x5c>)
 8004e44:	e7f6      	b.n	8004e34 <arm_rfft_fast_init_f32+0x30>
 8004e46:	4b07      	ldr	r3, [pc, #28]	; (8004e64 <arm_rfft_fast_init_f32+0x60>)
 8004e48:	e7f4      	b.n	8004e34 <arm_rfft_fast_init_f32+0x30>
 8004e4a:	4b07      	ldr	r3, [pc, #28]	; (8004e68 <arm_rfft_fast_init_f32+0x64>)
 8004e4c:	e7f2      	b.n	8004e34 <arm_rfft_fast_init_f32+0x30>
 8004e4e:	bf00      	nop
 8004e50:	08004c75 	.word	0x08004c75
 8004e54:	08004cdd 	.word	0x08004cdd
 8004e58:	08004d51 	.word	0x08004d51
 8004e5c:	08004dc9 	.word	0x08004dc9
 8004e60:	08004ca9 	.word	0x08004ca9
 8004e64:	08004d8d 	.word	0x08004d8d
 8004e68:	08004d15 	.word	0x08004d15

08004e6c <stage_rfft_f32>:
 8004e6c:	b410      	push	{r4}
 8004e6e:	edd1 7a00 	vldr	s15, [r1]
 8004e72:	ed91 7a01 	vldr	s14, [r1, #4]
 8004e76:	8804      	ldrh	r4, [r0, #0]
 8004e78:	6940      	ldr	r0, [r0, #20]
 8004e7a:	ee37 7a07 	vadd.f32	s14, s14, s14
 8004e7e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004e82:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8004e86:	ee77 6a87 	vadd.f32	s13, s15, s14
 8004e8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e8e:	3c01      	subs	r4, #1
 8004e90:	ee26 7a84 	vmul.f32	s14, s13, s8
 8004e94:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004e98:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8004e9c:	ed82 7a00 	vstr	s14, [r2]
 8004ea0:	edc2 7a01 	vstr	s15, [r2, #4]
 8004ea4:	3010      	adds	r0, #16
 8004ea6:	3210      	adds	r2, #16
 8004ea8:	3b08      	subs	r3, #8
 8004eaa:	3110      	adds	r1, #16
 8004eac:	ed11 5a02 	vldr	s10, [r1, #-8]
 8004eb0:	ed93 7a02 	vldr	s14, [r3, #8]
 8004eb4:	ed50 6a02 	vldr	s13, [r0, #-8]
 8004eb8:	edd3 4a03 	vldr	s9, [r3, #12]
 8004ebc:	ed51 7a01 	vldr	s15, [r1, #-4]
 8004ec0:	ed10 6a01 	vldr	s12, [r0, #-4]
 8004ec4:	ee77 5a45 	vsub.f32	s11, s14, s10
 8004ec8:	ee37 7a05 	vadd.f32	s14, s14, s10
 8004ecc:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8004ed0:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8004ed4:	ee66 5a25 	vmul.f32	s11, s12, s11
 8004ed8:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8004edc:	ee37 7a23 	vadd.f32	s14, s14, s7
 8004ee0:	ee66 6a85 	vmul.f32	s13, s13, s10
 8004ee4:	ee26 6a05 	vmul.f32	s12, s12, s10
 8004ee8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004eec:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004ef0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004ef4:	ee27 7a04 	vmul.f32	s14, s14, s8
 8004ef8:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004efc:	3c01      	subs	r4, #1
 8004efe:	ed02 7a02 	vstr	s14, [r2, #-8]
 8004f02:	ed42 7a01 	vstr	s15, [r2, #-4]
 8004f06:	f1a3 0308 	sub.w	r3, r3, #8
 8004f0a:	f101 0108 	add.w	r1, r1, #8
 8004f0e:	f100 0008 	add.w	r0, r0, #8
 8004f12:	f102 0208 	add.w	r2, r2, #8
 8004f16:	d1c9      	bne.n	8004eac <stage_rfft_f32+0x40>
 8004f18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop

08004f20 <merge_rfft_f32>:
 8004f20:	b410      	push	{r4}
 8004f22:	edd1 7a00 	vldr	s15, [r1]
 8004f26:	edd1 6a01 	vldr	s13, [r1, #4]
 8004f2a:	8804      	ldrh	r4, [r0, #0]
 8004f2c:	6940      	ldr	r0, [r0, #20]
 8004f2e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004f32:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004f36:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8004f3a:	ee27 7a04 	vmul.f32	s14, s14, s8
 8004f3e:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004f42:	3c01      	subs	r4, #1
 8004f44:	ed82 7a00 	vstr	s14, [r2]
 8004f48:	edc2 7a01 	vstr	s15, [r2, #4]
 8004f4c:	b3dc      	cbz	r4, 8004fc6 <merge_rfft_f32+0xa6>
 8004f4e:	00e3      	lsls	r3, r4, #3
 8004f50:	3b08      	subs	r3, #8
 8004f52:	440b      	add	r3, r1
 8004f54:	3010      	adds	r0, #16
 8004f56:	3210      	adds	r2, #16
 8004f58:	3110      	adds	r1, #16
 8004f5a:	ed11 5a02 	vldr	s10, [r1, #-8]
 8004f5e:	ed93 7a02 	vldr	s14, [r3, #8]
 8004f62:	ed50 6a02 	vldr	s13, [r0, #-8]
 8004f66:	edd3 4a03 	vldr	s9, [r3, #12]
 8004f6a:	ed51 7a01 	vldr	s15, [r1, #-4]
 8004f6e:	ed10 6a01 	vldr	s12, [r0, #-4]
 8004f72:	ee75 5a47 	vsub.f32	s11, s10, s14
 8004f76:	ee37 7a05 	vadd.f32	s14, s14, s10
 8004f7a:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8004f7e:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8004f82:	ee66 5a25 	vmul.f32	s11, s12, s11
 8004f86:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8004f8a:	ee37 7a63 	vsub.f32	s14, s14, s7
 8004f8e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8004f92:	ee26 6a05 	vmul.f32	s12, s12, s10
 8004f96:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004f9a:	ee37 7a46 	vsub.f32	s14, s14, s12
 8004f9e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004fa2:	ee27 7a04 	vmul.f32	s14, s14, s8
 8004fa6:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004faa:	3c01      	subs	r4, #1
 8004fac:	ed02 7a02 	vstr	s14, [r2, #-8]
 8004fb0:	ed42 7a01 	vstr	s15, [r2, #-4]
 8004fb4:	f1a3 0308 	sub.w	r3, r3, #8
 8004fb8:	f101 0108 	add.w	r1, r1, #8
 8004fbc:	f100 0008 	add.w	r0, r0, #8
 8004fc0:	f102 0208 	add.w	r2, r2, #8
 8004fc4:	d1c9      	bne.n	8004f5a <merge_rfft_f32+0x3a>
 8004fc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <arm_rfft_fast_f32>:
 8004fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd0:	8a05      	ldrh	r5, [r0, #16]
 8004fd2:	086d      	lsrs	r5, r5, #1
 8004fd4:	8005      	strh	r5, [r0, #0]
 8004fd6:	4604      	mov	r4, r0
 8004fd8:	4616      	mov	r6, r2
 8004fda:	461d      	mov	r5, r3
 8004fdc:	b14b      	cbz	r3, 8004ff2 <arm_rfft_fast_f32+0x26>
 8004fde:	f7ff ff9f 	bl	8004f20 <merge_rfft_f32>
 8004fe2:	462a      	mov	r2, r5
 8004fe4:	4631      	mov	r1, r6
 8004fe6:	4620      	mov	r0, r4
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fee:	f000 bb33 	b.w	8005658 <arm_cfft_f32>
 8004ff2:	460f      	mov	r7, r1
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	f000 fb2e 	bl	8005658 <arm_cfft_f32>
 8004ffc:	4632      	mov	r2, r6
 8004ffe:	4639      	mov	r1, r7
 8005000:	4620      	mov	r0, r4
 8005002:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005006:	f7ff bf31 	b.w	8004e6c <stage_rfft_f32>
 800500a:	bf00      	nop

0800500c <arm_cfft_radix8by2_f32>:
 800500c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005010:	ed2d 8b08 	vpush	{d8-d11}
 8005014:	4607      	mov	r7, r0
 8005016:	4608      	mov	r0, r1
 8005018:	f8b7 c000 	ldrh.w	ip, [r7]
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8005022:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8005026:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800502a:	f000 80b0 	beq.w	800518e <arm_cfft_radix8by2_f32+0x182>
 800502e:	008c      	lsls	r4, r1, #2
 8005030:	3410      	adds	r4, #16
 8005032:	f100 0310 	add.w	r3, r0, #16
 8005036:	1906      	adds	r6, r0, r4
 8005038:	3210      	adds	r2, #16
 800503a:	4444      	add	r4, r8
 800503c:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8005040:	f108 0510 	add.w	r5, r8, #16
 8005044:	ed15 2a04 	vldr	s4, [r5, #-16]
 8005048:	ed55 2a03 	vldr	s5, [r5, #-12]
 800504c:	ed54 4a04 	vldr	s9, [r4, #-16]
 8005050:	ed14 4a03 	vldr	s8, [r4, #-12]
 8005054:	ed14 6a02 	vldr	s12, [r4, #-8]
 8005058:	ed54 5a01 	vldr	s11, [r4, #-4]
 800505c:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005060:	ed15 0a02 	vldr	s0, [r5, #-8]
 8005064:	ed55 0a01 	vldr	s1, [r5, #-4]
 8005068:	ed56 6a04 	vldr	s13, [r6, #-16]
 800506c:	ed16 3a03 	vldr	s6, [r6, #-12]
 8005070:	ed13 7a03 	vldr	s14, [r3, #-12]
 8005074:	ed13 5a02 	vldr	s10, [r3, #-8]
 8005078:	ed53 7a01 	vldr	s15, [r3, #-4]
 800507c:	ed16 1a02 	vldr	s2, [r6, #-8]
 8005080:	ed56 1a01 	vldr	s3, [r6, #-4]
 8005084:	ee73 ba82 	vadd.f32	s23, s7, s4
 8005088:	ee37 ba22 	vadd.f32	s22, s14, s5
 800508c:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8005090:	ee33 9a04 	vadd.f32	s18, s6, s8
 8005094:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8005098:	ee75 aa00 	vadd.f32	s21, s10, s0
 800509c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 80050a0:	ee71 8a06 	vadd.f32	s17, s2, s12
 80050a4:	ed43 ba04 	vstr	s23, [r3, #-16]
 80050a8:	ed03 ba03 	vstr	s22, [r3, #-12]
 80050ac:	ed43 aa02 	vstr	s21, [r3, #-8]
 80050b0:	ed03 aa01 	vstr	s20, [r3, #-4]
 80050b4:	ed06 8a01 	vstr	s16, [r6, #-4]
 80050b8:	ed46 9a04 	vstr	s19, [r6, #-16]
 80050bc:	ed06 9a03 	vstr	s18, [r6, #-12]
 80050c0:	ed46 8a02 	vstr	s17, [r6, #-8]
 80050c4:	ee37 7a62 	vsub.f32	s14, s14, s5
 80050c8:	ee74 4ae6 	vsub.f32	s9, s9, s13
 80050cc:	ee34 4a43 	vsub.f32	s8, s8, s6
 80050d0:	ed52 6a03 	vldr	s13, [r2, #-12]
 80050d4:	ed12 3a04 	vldr	s6, [r2, #-16]
 80050d8:	ee73 3ac2 	vsub.f32	s7, s7, s4
 80050dc:	ee27 8a26 	vmul.f32	s16, s14, s13
 80050e0:	ee64 2aa6 	vmul.f32	s5, s9, s13
 80050e4:	ee23 2a83 	vmul.f32	s4, s7, s6
 80050e8:	ee64 4a83 	vmul.f32	s9, s9, s6
 80050ec:	ee63 3aa6 	vmul.f32	s7, s7, s13
 80050f0:	ee27 7a03 	vmul.f32	s14, s14, s6
 80050f4:	ee64 6a26 	vmul.f32	s13, s8, s13
 80050f8:	ee24 4a03 	vmul.f32	s8, s8, s6
 80050fc:	ee37 7a63 	vsub.f32	s14, s14, s7
 8005100:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005104:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8005108:	ee32 3a08 	vadd.f32	s6, s4, s16
 800510c:	ed05 7a03 	vstr	s14, [r5, #-12]
 8005110:	ed05 3a04 	vstr	s6, [r5, #-16]
 8005114:	ed04 4a04 	vstr	s8, [r4, #-16]
 8005118:	ed44 6a03 	vstr	s13, [r4, #-12]
 800511c:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005120:	ee76 6a41 	vsub.f32	s13, s12, s2
 8005124:	ee35 5a40 	vsub.f32	s10, s10, s0
 8005128:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800512c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005130:	ed52 5a02 	vldr	s11, [r2, #-8]
 8005134:	ee67 3a87 	vmul.f32	s7, s15, s14
 8005138:	ee66 4a87 	vmul.f32	s9, s13, s14
 800513c:	ee25 4a25 	vmul.f32	s8, s10, s11
 8005140:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005144:	ee25 5a07 	vmul.f32	s10, s10, s14
 8005148:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800514c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8005150:	ee26 6a25 	vmul.f32	s12, s12, s11
 8005154:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8005158:	ee74 5a23 	vadd.f32	s11, s8, s7
 800515c:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8005160:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005164:	3310      	adds	r3, #16
 8005166:	4563      	cmp	r3, ip
 8005168:	ed45 5a02 	vstr	s11, [r5, #-8]
 800516c:	f106 0610 	add.w	r6, r6, #16
 8005170:	ed45 7a01 	vstr	s15, [r5, #-4]
 8005174:	f102 0210 	add.w	r2, r2, #16
 8005178:	ed04 6a02 	vstr	s12, [r4, #-8]
 800517c:	ed04 7a01 	vstr	s14, [r4, #-4]
 8005180:	f105 0510 	add.w	r5, r5, #16
 8005184:	f104 0410 	add.w	r4, r4, #16
 8005188:	f47f af5c 	bne.w	8005044 <arm_cfft_radix8by2_f32+0x38>
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	b28c      	uxth	r4, r1
 8005190:	4621      	mov	r1, r4
 8005192:	2302      	movs	r3, #2
 8005194:	f000 fd04 	bl	8005ba0 <arm_radix8_butterfly_f32>
 8005198:	ecbd 8b08 	vpop	{d8-d11}
 800519c:	4621      	mov	r1, r4
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	4640      	mov	r0, r8
 80051a2:	2302      	movs	r3, #2
 80051a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051a8:	f000 bcfa 	b.w	8005ba0 <arm_radix8_butterfly_f32>

080051ac <arm_cfft_radix8by4_f32>:
 80051ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b0:	ed2d 8b0a 	vpush	{d8-d12}
 80051b4:	b08d      	sub	sp, #52	; 0x34
 80051b6:	460d      	mov	r5, r1
 80051b8:	910b      	str	r1, [sp, #44]	; 0x2c
 80051ba:	8801      	ldrh	r1, [r0, #0]
 80051bc:	6842      	ldr	r2, [r0, #4]
 80051be:	900a      	str	r0, [sp, #40]	; 0x28
 80051c0:	0849      	lsrs	r1, r1, #1
 80051c2:	008b      	lsls	r3, r1, #2
 80051c4:	18ee      	adds	r6, r5, r3
 80051c6:	18f0      	adds	r0, r6, r3
 80051c8:	edd0 5a00 	vldr	s11, [r0]
 80051cc:	edd5 7a00 	vldr	s15, [r5]
 80051d0:	ed96 7a00 	vldr	s14, [r6]
 80051d4:	edd0 3a01 	vldr	s7, [r0, #4]
 80051d8:	ed96 4a01 	vldr	s8, [r6, #4]
 80051dc:	ed95 5a01 	vldr	s10, [r5, #4]
 80051e0:	9008      	str	r0, [sp, #32]
 80051e2:	ee37 6aa5 	vadd.f32	s12, s15, s11
 80051e6:	18c7      	adds	r7, r0, r3
 80051e8:	edd7 4a00 	vldr	s9, [r7]
 80051ec:	ed97 3a01 	vldr	s6, [r7, #4]
 80051f0:	9701      	str	r7, [sp, #4]
 80051f2:	ee77 6a06 	vadd.f32	s13, s14, s12
 80051f6:	462c      	mov	r4, r5
 80051f8:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80051fc:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005200:	ee16 ca90 	vmov	ip, s13
 8005204:	f844 cb08 	str.w	ip, [r4], #8
 8005208:	ee75 6a23 	vadd.f32	s13, s10, s7
 800520c:	edd6 5a01 	vldr	s11, [r6, #4]
 8005210:	edd7 2a01 	vldr	s5, [r7, #4]
 8005214:	9404      	str	r4, [sp, #16]
 8005216:	ee35 5a63 	vsub.f32	s10, s10, s7
 800521a:	ee74 3a27 	vadd.f32	s7, s8, s15
 800521e:	ee36 6a47 	vsub.f32	s12, s12, s14
 8005222:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8005226:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800522a:	0849      	lsrs	r1, r1, #1
 800522c:	f102 0e08 	add.w	lr, r2, #8
 8005230:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8005234:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8005238:	9109      	str	r1, [sp, #36]	; 0x24
 800523a:	ee35 4a47 	vsub.f32	s8, s10, s14
 800523e:	f1a1 0902 	sub.w	r9, r1, #2
 8005242:	f8cd e00c 	str.w	lr, [sp, #12]
 8005246:	4631      	mov	r1, r6
 8005248:	ee13 ea90 	vmov	lr, s7
 800524c:	ee36 6a64 	vsub.f32	s12, s12, s9
 8005250:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8005254:	4604      	mov	r4, r0
 8005256:	edc5 5a01 	vstr	s11, [r5, #4]
 800525a:	ee37 7a05 	vadd.f32	s14, s14, s10
 800525e:	f841 eb08 	str.w	lr, [r1], #8
 8005262:	ee34 5a24 	vadd.f32	s10, s8, s9
 8005266:	ee16 ea10 	vmov	lr, s12
 800526a:	ed86 5a01 	vstr	s10, [r6, #4]
 800526e:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005272:	f844 eb08 	str.w	lr, [r4], #8
 8005276:	ee77 7a83 	vadd.f32	s15, s15, s6
 800527a:	edc0 6a01 	vstr	s13, [r0, #4]
 800527e:	9405      	str	r4, [sp, #20]
 8005280:	4604      	mov	r4, r0
 8005282:	ee17 0a90 	vmov	r0, s15
 8005286:	9106      	str	r1, [sp, #24]
 8005288:	ee37 7a64 	vsub.f32	s14, s14, s9
 800528c:	f102 0110 	add.w	r1, r2, #16
 8005290:	46bc      	mov	ip, r7
 8005292:	9100      	str	r1, [sp, #0]
 8005294:	f847 0b08 	str.w	r0, [r7], #8
 8005298:	f102 0118 	add.w	r1, r2, #24
 800529c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 80052a0:	9102      	str	r1, [sp, #8]
 80052a2:	ed8c 7a01 	vstr	s14, [ip, #4]
 80052a6:	9007      	str	r0, [sp, #28]
 80052a8:	f000 8134 	beq.w	8005514 <arm_cfft_radix8by4_f32+0x368>
 80052ac:	f102 0920 	add.w	r9, r2, #32
 80052b0:	f102 0830 	add.w	r8, r2, #48	; 0x30
 80052b4:	9a01      	ldr	r2, [sp, #4]
 80052b6:	f8dd a000 	ldr.w	sl, [sp]
 80052ba:	3b0c      	subs	r3, #12
 80052bc:	4683      	mov	fp, r0
 80052be:	4463      	add	r3, ip
 80052c0:	f105 0e10 	add.w	lr, r5, #16
 80052c4:	f1a4 010c 	sub.w	r1, r4, #12
 80052c8:	f104 0510 	add.w	r5, r4, #16
 80052cc:	f1a6 0c0c 	sub.w	ip, r6, #12
 80052d0:	f1a2 040c 	sub.w	r4, r2, #12
 80052d4:	f106 0010 	add.w	r0, r6, #16
 80052d8:	3210      	adds	r2, #16
 80052da:	ed1e 5a02 	vldr	s10, [lr, #-8]
 80052de:	ed55 5a02 	vldr	s11, [r5, #-8]
 80052e2:	ed50 7a02 	vldr	s15, [r0, #-8]
 80052e6:	ed52 1a02 	vldr	s3, [r2, #-8]
 80052ea:	ed55 6a01 	vldr	s13, [r5, #-4]
 80052ee:	ed1e 0a01 	vldr	s0, [lr, #-4]
 80052f2:	ed12 1a01 	vldr	s2, [r2, #-4]
 80052f6:	ed10 8a01 	vldr	s16, [r0, #-4]
 80052fa:	ee35 4a25 	vadd.f32	s8, s10, s11
 80052fe:	ee30 6a26 	vadd.f32	s12, s0, s13
 8005302:	ee37 7a84 	vadd.f32	s14, s15, s8
 8005306:	ee30 0a66 	vsub.f32	s0, s0, s13
 800530a:	ee37 7a21 	vadd.f32	s14, s14, s3
 800530e:	ee75 5a65 	vsub.f32	s11, s10, s11
 8005312:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8005316:	ed10 7a01 	vldr	s14, [r0, #-4]
 800531a:	ed52 6a01 	vldr	s13, [r2, #-4]
 800531e:	ee36 7a07 	vadd.f32	s14, s12, s14
 8005322:	ee78 aa25 	vadd.f32	s21, s16, s11
 8005326:	ee37 7a26 	vadd.f32	s14, s14, s13
 800532a:	ee70 3a67 	vsub.f32	s7, s0, s15
 800532e:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8005332:	ed94 7a02 	vldr	s14, [r4, #8]
 8005336:	ed9c 2a02 	vldr	s4, [ip, #8]
 800533a:	ed91 ba02 	vldr	s22, [r1, #8]
 800533e:	edd3 9a02 	vldr	s19, [r3, #8]
 8005342:	edd4 2a01 	vldr	s5, [r4, #4]
 8005346:	ed9c 9a01 	vldr	s18, [ip, #4]
 800534a:	ed93 5a01 	vldr	s10, [r3, #4]
 800534e:	edd1 0a01 	vldr	s1, [r1, #4]
 8005352:	ee72 6a07 	vadd.f32	s13, s4, s14
 8005356:	ee32 2a47 	vsub.f32	s4, s4, s14
 800535a:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800535e:	ee79 4a22 	vadd.f32	s9, s18, s5
 8005362:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8005366:	ee79 2a62 	vsub.f32	s5, s18, s5
 800536a:	ed8c 7a02 	vstr	s14, [ip, #8]
 800536e:	ed91 7a01 	vldr	s14, [r1, #4]
 8005372:	edd3 8a01 	vldr	s17, [r3, #4]
 8005376:	ee34 7a87 	vadd.f32	s14, s9, s14
 800537a:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800537e:	ee37 7a28 	vadd.f32	s14, s14, s17
 8005382:	ee32 9a60 	vsub.f32	s18, s4, s1
 8005386:	ed8c 7a01 	vstr	s14, [ip, #4]
 800538a:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800538e:	ed1a aa02 	vldr	s20, [sl, #-8]
 8005392:	ee73 8a22 	vadd.f32	s17, s6, s5
 8005396:	ee39 9a05 	vadd.f32	s18, s18, s10
 800539a:	ee7a aac1 	vsub.f32	s21, s21, s2
 800539e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 80053a2:	ee2a ca8a 	vmul.f32	s24, s21, s20
 80053a6:	ee69 ba07 	vmul.f32	s23, s18, s14
 80053aa:	ee6a aa87 	vmul.f32	s21, s21, s14
 80053ae:	ee29 9a0a 	vmul.f32	s18, s18, s20
 80053b2:	ee63 ca87 	vmul.f32	s25, s7, s14
 80053b6:	ee63 3a8a 	vmul.f32	s7, s7, s20
 80053ba:	ee28 aa8a 	vmul.f32	s20, s17, s20
 80053be:	ee68 8a87 	vmul.f32	s17, s17, s14
 80053c2:	ee73 3aea 	vsub.f32	s7, s7, s21
 80053c6:	ee78 8a89 	vadd.f32	s17, s17, s18
 80053ca:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 80053ce:	ee3b aaca 	vsub.f32	s20, s23, s20
 80053d2:	ee34 4a67 	vsub.f32	s8, s8, s15
 80053d6:	ee76 6acb 	vsub.f32	s13, s13, s22
 80053da:	ee36 6a48 	vsub.f32	s12, s12, s16
 80053de:	ee74 4ae0 	vsub.f32	s9, s9, s1
 80053e2:	ed00 7a02 	vstr	s14, [r0, #-8]
 80053e6:	ed40 3a01 	vstr	s7, [r0, #-4]
 80053ea:	edc1 8a01 	vstr	s17, [r1, #4]
 80053ee:	ed81 aa02 	vstr	s20, [r1, #8]
 80053f2:	ed59 3a04 	vldr	s7, [r9, #-16]
 80053f6:	ee36 7ae9 	vsub.f32	s14, s13, s19
 80053fa:	ee74 4ac5 	vsub.f32	s9, s9, s10
 80053fe:	ed59 6a03 	vldr	s13, [r9, #-12]
 8005402:	ee34 4a61 	vsub.f32	s8, s8, s3
 8005406:	ee36 6a41 	vsub.f32	s12, s12, s2
 800540a:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800540e:	ee66 9a26 	vmul.f32	s19, s12, s13
 8005412:	ee24 9a23 	vmul.f32	s18, s8, s7
 8005416:	ee26 6a23 	vmul.f32	s12, s12, s7
 800541a:	ee24 4a26 	vmul.f32	s8, s8, s13
 800541e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005422:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8005426:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800542a:	ee36 6a44 	vsub.f32	s12, s12, s8
 800542e:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005432:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8005436:	ee79 3a29 	vadd.f32	s7, s18, s19
 800543a:	ee75 6a60 	vsub.f32	s13, s10, s1
 800543e:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8005442:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005446:	ed45 3a02 	vstr	s7, [r5, #-8]
 800544a:	ed05 6a01 	vstr	s12, [r5, #-4]
 800544e:	ed84 7a01 	vstr	s14, [r4, #4]
 8005452:	ed84 4a02 	vstr	s8, [r4, #8]
 8005456:	ee35 6a81 	vadd.f32	s12, s11, s2
 800545a:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800545e:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 8005462:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 8005466:	ee33 3a62 	vsub.f32	s6, s6, s5
 800546a:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800546e:	ee67 2a26 	vmul.f32	s5, s14, s13
 8005472:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8005476:	ee26 5a25 	vmul.f32	s10, s12, s11
 800547a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800547e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8005482:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005486:	ee63 6a26 	vmul.f32	s13, s6, s13
 800548a:	ee23 3a25 	vmul.f32	s6, s6, s11
 800548e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005492:	ee75 5a24 	vadd.f32	s11, s10, s9
 8005496:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800549a:	ee36 7a87 	vadd.f32	s14, s13, s14
 800549e:	f1bb 0b01 	subs.w	fp, fp, #1
 80054a2:	ed42 5a02 	vstr	s11, [r2, #-8]
 80054a6:	ed42 7a01 	vstr	s15, [r2, #-4]
 80054aa:	f10e 0e08 	add.w	lr, lr, #8
 80054ae:	ed83 3a02 	vstr	s6, [r3, #8]
 80054b2:	ed83 7a01 	vstr	s14, [r3, #4]
 80054b6:	f1ac 0c08 	sub.w	ip, ip, #8
 80054ba:	f10a 0a08 	add.w	sl, sl, #8
 80054be:	f100 0008 	add.w	r0, r0, #8
 80054c2:	f1a1 0108 	sub.w	r1, r1, #8
 80054c6:	f109 0910 	add.w	r9, r9, #16
 80054ca:	f105 0508 	add.w	r5, r5, #8
 80054ce:	f1a4 0408 	sub.w	r4, r4, #8
 80054d2:	f108 0818 	add.w	r8, r8, #24
 80054d6:	f102 0208 	add.w	r2, r2, #8
 80054da:	f1a3 0308 	sub.w	r3, r3, #8
 80054de:	f47f aefc 	bne.w	80052da <arm_cfft_radix8by4_f32+0x12e>
 80054e2:	9907      	ldr	r1, [sp, #28]
 80054e4:	9800      	ldr	r0, [sp, #0]
 80054e6:	00cb      	lsls	r3, r1, #3
 80054e8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80054ec:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80054f0:	9100      	str	r1, [sp, #0]
 80054f2:	9904      	ldr	r1, [sp, #16]
 80054f4:	4419      	add	r1, r3
 80054f6:	9104      	str	r1, [sp, #16]
 80054f8:	9903      	ldr	r1, [sp, #12]
 80054fa:	4419      	add	r1, r3
 80054fc:	9103      	str	r1, [sp, #12]
 80054fe:	9906      	ldr	r1, [sp, #24]
 8005500:	4419      	add	r1, r3
 8005502:	9106      	str	r1, [sp, #24]
 8005504:	9905      	ldr	r1, [sp, #20]
 8005506:	441f      	add	r7, r3
 8005508:	4419      	add	r1, r3
 800550a:	9b02      	ldr	r3, [sp, #8]
 800550c:	9105      	str	r1, [sp, #20]
 800550e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005512:	9302      	str	r3, [sp, #8]
 8005514:	9904      	ldr	r1, [sp, #16]
 8005516:	9805      	ldr	r0, [sp, #20]
 8005518:	ed91 4a00 	vldr	s8, [r1]
 800551c:	edd0 6a00 	vldr	s13, [r0]
 8005520:	9b06      	ldr	r3, [sp, #24]
 8005522:	ed97 3a00 	vldr	s6, [r7]
 8005526:	edd3 7a00 	vldr	s15, [r3]
 800552a:	edd0 4a01 	vldr	s9, [r0, #4]
 800552e:	edd1 3a01 	vldr	s7, [r1, #4]
 8005532:	ed97 2a01 	vldr	s4, [r7, #4]
 8005536:	ed93 7a01 	vldr	s14, [r3, #4]
 800553a:	9a03      	ldr	r2, [sp, #12]
 800553c:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 8005540:	ee34 6a26 	vadd.f32	s12, s8, s13
 8005544:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8005548:	ee37 5a86 	vadd.f32	s10, s15, s12
 800554c:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8005550:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005554:	ee74 6a66 	vsub.f32	s13, s8, s13
 8005558:	ed81 5a00 	vstr	s10, [r1]
 800555c:	ed93 5a01 	vldr	s10, [r3, #4]
 8005560:	edd7 4a01 	vldr	s9, [r7, #4]
 8005564:	ee35 5a85 	vadd.f32	s10, s11, s10
 8005568:	ee37 4a26 	vadd.f32	s8, s14, s13
 800556c:	ee35 5a24 	vadd.f32	s10, s10, s9
 8005570:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8005574:	ed81 5a01 	vstr	s10, [r1, #4]
 8005578:	edd2 1a00 	vldr	s3, [r2]
 800557c:	edd2 2a01 	vldr	s5, [r2, #4]
 8005580:	ee34 5a83 	vadd.f32	s10, s9, s6
 8005584:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005588:	ee36 6a67 	vsub.f32	s12, s12, s15
 800558c:	ee64 4a21 	vmul.f32	s9, s8, s3
 8005590:	ee24 4a22 	vmul.f32	s8, s8, s5
 8005594:	ee65 2a22 	vmul.f32	s5, s10, s5
 8005598:	ee25 5a21 	vmul.f32	s10, s10, s3
 800559c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80055a0:	ee35 5a44 	vsub.f32	s10, s10, s8
 80055a4:	edc3 2a00 	vstr	s5, [r3]
 80055a8:	ed83 5a01 	vstr	s10, [r3, #4]
 80055ac:	ee75 5ac7 	vsub.f32	s11, s11, s14
 80055b0:	9b00      	ldr	r3, [sp, #0]
 80055b2:	ee36 6a43 	vsub.f32	s12, s12, s6
 80055b6:	ed93 4a01 	vldr	s8, [r3, #4]
 80055ba:	ed93 5a00 	vldr	s10, [r3]
 80055be:	9b02      	ldr	r3, [sp, #8]
 80055c0:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80055c4:	ee66 4a05 	vmul.f32	s9, s12, s10
 80055c8:	ee25 5a85 	vmul.f32	s10, s11, s10
 80055cc:	ee26 6a04 	vmul.f32	s12, s12, s8
 80055d0:	ee65 5a84 	vmul.f32	s11, s11, s8
 80055d4:	ee35 6a46 	vsub.f32	s12, s10, s12
 80055d8:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80055dc:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80055e0:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80055e4:	ed80 6a01 	vstr	s12, [r0, #4]
 80055e8:	edc0 5a00 	vstr	s11, [r0]
 80055ec:	edd3 5a01 	vldr	s11, [r3, #4]
 80055f0:	edd3 6a00 	vldr	s13, [r3]
 80055f4:	ee37 7a02 	vadd.f32	s14, s14, s4
 80055f8:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80055fc:	ee27 6a26 	vmul.f32	s12, s14, s13
 8005600:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005604:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005608:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800560c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005610:	ee76 7a27 	vadd.f32	s15, s12, s15
 8005614:	ed87 7a01 	vstr	s14, [r7, #4]
 8005618:	edc7 7a00 	vstr	s15, [r7]
 800561c:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 8005620:	4621      	mov	r1, r4
 8005622:	686a      	ldr	r2, [r5, #4]
 8005624:	2304      	movs	r3, #4
 8005626:	f000 fabb 	bl	8005ba0 <arm_radix8_butterfly_f32>
 800562a:	4630      	mov	r0, r6
 800562c:	4621      	mov	r1, r4
 800562e:	686a      	ldr	r2, [r5, #4]
 8005630:	2304      	movs	r3, #4
 8005632:	f000 fab5 	bl	8005ba0 <arm_radix8_butterfly_f32>
 8005636:	9808      	ldr	r0, [sp, #32]
 8005638:	686a      	ldr	r2, [r5, #4]
 800563a:	4621      	mov	r1, r4
 800563c:	2304      	movs	r3, #4
 800563e:	f000 faaf 	bl	8005ba0 <arm_radix8_butterfly_f32>
 8005642:	686a      	ldr	r2, [r5, #4]
 8005644:	9801      	ldr	r0, [sp, #4]
 8005646:	4621      	mov	r1, r4
 8005648:	2304      	movs	r3, #4
 800564a:	b00d      	add	sp, #52	; 0x34
 800564c:	ecbd 8b0a 	vpop	{d8-d12}
 8005650:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005654:	f000 baa4 	b.w	8005ba0 <arm_radix8_butterfly_f32>

08005658 <arm_cfft_f32>:
 8005658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800565c:	2a01      	cmp	r2, #1
 800565e:	4606      	mov	r6, r0
 8005660:	4617      	mov	r7, r2
 8005662:	460c      	mov	r4, r1
 8005664:	4698      	mov	r8, r3
 8005666:	8805      	ldrh	r5, [r0, #0]
 8005668:	d056      	beq.n	8005718 <arm_cfft_f32+0xc0>
 800566a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800566e:	d063      	beq.n	8005738 <arm_cfft_f32+0xe0>
 8005670:	d916      	bls.n	80056a0 <arm_cfft_f32+0x48>
 8005672:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8005676:	d01a      	beq.n	80056ae <arm_cfft_f32+0x56>
 8005678:	d947      	bls.n	800570a <arm_cfft_f32+0xb2>
 800567a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800567e:	d05b      	beq.n	8005738 <arm_cfft_f32+0xe0>
 8005680:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8005684:	d105      	bne.n	8005692 <arm_cfft_f32+0x3a>
 8005686:	2301      	movs	r3, #1
 8005688:	6872      	ldr	r2, [r6, #4]
 800568a:	4629      	mov	r1, r5
 800568c:	4620      	mov	r0, r4
 800568e:	f000 fa87 	bl	8005ba0 <arm_radix8_butterfly_f32>
 8005692:	f1b8 0f00 	cmp.w	r8, #0
 8005696:	d111      	bne.n	80056bc <arm_cfft_f32+0x64>
 8005698:	2f01      	cmp	r7, #1
 800569a:	d016      	beq.n	80056ca <arm_cfft_f32+0x72>
 800569c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056a0:	2d20      	cmp	r5, #32
 80056a2:	d049      	beq.n	8005738 <arm_cfft_f32+0xe0>
 80056a4:	d935      	bls.n	8005712 <arm_cfft_f32+0xba>
 80056a6:	2d40      	cmp	r5, #64	; 0x40
 80056a8:	d0ed      	beq.n	8005686 <arm_cfft_f32+0x2e>
 80056aa:	2d80      	cmp	r5, #128	; 0x80
 80056ac:	d1f1      	bne.n	8005692 <arm_cfft_f32+0x3a>
 80056ae:	4621      	mov	r1, r4
 80056b0:	4630      	mov	r0, r6
 80056b2:	f7ff fcab 	bl	800500c <arm_cfft_radix8by2_f32>
 80056b6:	f1b8 0f00 	cmp.w	r8, #0
 80056ba:	d0ed      	beq.n	8005698 <arm_cfft_f32+0x40>
 80056bc:	68b2      	ldr	r2, [r6, #8]
 80056be:	89b1      	ldrh	r1, [r6, #12]
 80056c0:	4620      	mov	r0, r4
 80056c2:	f000 f841 	bl	8005748 <arm_bitreversal_32>
 80056c6:	2f01      	cmp	r7, #1
 80056c8:	d1e8      	bne.n	800569c <arm_cfft_f32+0x44>
 80056ca:	ee07 5a90 	vmov	s15, r5
 80056ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80056d6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80056da:	2d00      	cmp	r5, #0
 80056dc:	d0de      	beq.n	800569c <arm_cfft_f32+0x44>
 80056de:	f104 0108 	add.w	r1, r4, #8
 80056e2:	2300      	movs	r3, #0
 80056e4:	3301      	adds	r3, #1
 80056e6:	429d      	cmp	r5, r3
 80056e8:	f101 0108 	add.w	r1, r1, #8
 80056ec:	ed11 7a04 	vldr	s14, [r1, #-16]
 80056f0:	ed51 7a03 	vldr	s15, [r1, #-12]
 80056f4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80056f8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80056fc:	ed01 7a04 	vstr	s14, [r1, #-16]
 8005700:	ed41 7a03 	vstr	s15, [r1, #-12]
 8005704:	d1ee      	bne.n	80056e4 <arm_cfft_f32+0x8c>
 8005706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800570a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800570e:	d0ba      	beq.n	8005686 <arm_cfft_f32+0x2e>
 8005710:	e7bf      	b.n	8005692 <arm_cfft_f32+0x3a>
 8005712:	2d10      	cmp	r5, #16
 8005714:	d0cb      	beq.n	80056ae <arm_cfft_f32+0x56>
 8005716:	e7bc      	b.n	8005692 <arm_cfft_f32+0x3a>
 8005718:	b19d      	cbz	r5, 8005742 <arm_cfft_f32+0xea>
 800571a:	f101 030c 	add.w	r3, r1, #12
 800571e:	2200      	movs	r2, #0
 8005720:	ed53 7a02 	vldr	s15, [r3, #-8]
 8005724:	3201      	adds	r2, #1
 8005726:	eef1 7a67 	vneg.f32	s15, s15
 800572a:	4295      	cmp	r5, r2
 800572c:	ed43 7a02 	vstr	s15, [r3, #-8]
 8005730:	f103 0308 	add.w	r3, r3, #8
 8005734:	d1f4      	bne.n	8005720 <arm_cfft_f32+0xc8>
 8005736:	e798      	b.n	800566a <arm_cfft_f32+0x12>
 8005738:	4621      	mov	r1, r4
 800573a:	4630      	mov	r0, r6
 800573c:	f7ff fd36 	bl	80051ac <arm_cfft_radix8by4_f32>
 8005740:	e7a7      	b.n	8005692 <arm_cfft_f32+0x3a>
 8005742:	2b00      	cmp	r3, #0
 8005744:	d0aa      	beq.n	800569c <arm_cfft_f32+0x44>
 8005746:	e7b9      	b.n	80056bc <arm_cfft_f32+0x64>

08005748 <arm_bitreversal_32>:
 8005748:	b1e9      	cbz	r1, 8005786 <arm_bitreversal_32+0x3e>
 800574a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800574c:	2500      	movs	r5, #0
 800574e:	f102 0e02 	add.w	lr, r2, #2
 8005752:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8005756:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800575a:	08a4      	lsrs	r4, r4, #2
 800575c:	089b      	lsrs	r3, r3, #2
 800575e:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8005762:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8005766:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800576a:	00a6      	lsls	r6, r4, #2
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8005772:	3304      	adds	r3, #4
 8005774:	1d34      	adds	r4, r6, #4
 8005776:	3502      	adds	r5, #2
 8005778:	58c6      	ldr	r6, [r0, r3]
 800577a:	5907      	ldr	r7, [r0, r4]
 800577c:	50c7      	str	r7, [r0, r3]
 800577e:	428d      	cmp	r5, r1
 8005780:	5106      	str	r6, [r0, r4]
 8005782:	d3e6      	bcc.n	8005752 <arm_bitreversal_32+0xa>
 8005784:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005786:	4770      	bx	lr

08005788 <arm_cmplx_mag_f32>:
 8005788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800578c:	ed2d 8b02 	vpush	{d8}
 8005790:	0897      	lsrs	r7, r2, #2
 8005792:	b084      	sub	sp, #16
 8005794:	d077      	beq.n	8005886 <arm_cmplx_mag_f32+0xfe>
 8005796:	f04f 0800 	mov.w	r8, #0
 800579a:	f100 0420 	add.w	r4, r0, #32
 800579e:	f101 0510 	add.w	r5, r1, #16
 80057a2:	463e      	mov	r6, r7
 80057a4:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 80057a8:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 80057ac:	ee20 0a00 	vmul.f32	s0, s0, s0
 80057b0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80057b4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80057b8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80057bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057c0:	f2c0 80c5 	blt.w	800594e <arm_cmplx_mag_f32+0x1c6>
 80057c4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80057c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057cc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80057d0:	f100 80cb 	bmi.w	800596a <arm_cmplx_mag_f32+0x1e2>
 80057d4:	ed05 8a04 	vstr	s16, [r5, #-16]
 80057d8:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 80057dc:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 80057e0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80057e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80057e8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80057ec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80057f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057f4:	f2c0 80a8 	blt.w	8005948 <arm_cmplx_mag_f32+0x1c0>
 80057f8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80057fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005800:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005804:	f100 80a8 	bmi.w	8005958 <arm_cmplx_mag_f32+0x1d0>
 8005808:	ed05 8a03 	vstr	s16, [r5, #-12]
 800580c:	ed14 0a04 	vldr	s0, [r4, #-16]
 8005810:	ed54 7a03 	vldr	s15, [r4, #-12]
 8005814:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005818:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800581c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005820:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005828:	f2c0 808b 	blt.w	8005942 <arm_cmplx_mag_f32+0x1ba>
 800582c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005834:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005838:	f100 80a9 	bmi.w	800598e <arm_cmplx_mag_f32+0x206>
 800583c:	ed05 8a02 	vstr	s16, [r5, #-8]
 8005840:	ed14 0a02 	vldr	s0, [r4, #-8]
 8005844:	ed54 7a01 	vldr	s15, [r4, #-4]
 8005848:	ee20 0a00 	vmul.f32	s0, s0, s0
 800584c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005850:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005854:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800585c:	db6e      	blt.n	800593c <arm_cmplx_mag_f32+0x1b4>
 800585e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005866:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800586a:	f100 8087 	bmi.w	800597c <arm_cmplx_mag_f32+0x1f4>
 800586e:	ed05 8a01 	vstr	s16, [r5, #-4]
 8005872:	3e01      	subs	r6, #1
 8005874:	f104 0420 	add.w	r4, r4, #32
 8005878:	f105 0510 	add.w	r5, r5, #16
 800587c:	d192      	bne.n	80057a4 <arm_cmplx_mag_f32+0x1c>
 800587e:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8005882:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8005886:	f012 0203 	ands.w	r2, r2, #3
 800588a:	d052      	beq.n	8005932 <arm_cmplx_mag_f32+0x1aa>
 800588c:	ed90 0a00 	vldr	s0, [r0]
 8005890:	edd0 7a01 	vldr	s15, [r0, #4]
 8005894:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005898:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800589c:	2300      	movs	r3, #0
 800589e:	ee37 0a80 	vadd.f32	s0, s15, s0
 80058a2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80058a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058aa:	bfb8      	it	lt
 80058ac:	600b      	strlt	r3, [r1, #0]
 80058ae:	db08      	blt.n	80058c2 <arm_cmplx_mag_f32+0x13a>
 80058b0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80058b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058b8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80058bc:	d479      	bmi.n	80059b2 <arm_cmplx_mag_f32+0x22a>
 80058be:	ed81 8a00 	vstr	s16, [r1]
 80058c2:	3a01      	subs	r2, #1
 80058c4:	d035      	beq.n	8005932 <arm_cmplx_mag_f32+0x1aa>
 80058c6:	ed90 0a02 	vldr	s0, [r0, #8]
 80058ca:	edd0 7a03 	vldr	s15, [r0, #12]
 80058ce:	ee20 0a00 	vmul.f32	s0, s0, s0
 80058d2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80058d6:	2300      	movs	r3, #0
 80058d8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80058dc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80058e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058e4:	bfb8      	it	lt
 80058e6:	604b      	strlt	r3, [r1, #4]
 80058e8:	db08      	blt.n	80058fc <arm_cmplx_mag_f32+0x174>
 80058ea:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80058ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058f2:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80058f6:	d453      	bmi.n	80059a0 <arm_cmplx_mag_f32+0x218>
 80058f8:	ed81 8a01 	vstr	s16, [r1, #4]
 80058fc:	2a01      	cmp	r2, #1
 80058fe:	d018      	beq.n	8005932 <arm_cmplx_mag_f32+0x1aa>
 8005900:	ed90 0a04 	vldr	s0, [r0, #16]
 8005904:	edd0 7a05 	vldr	s15, [r0, #20]
 8005908:	ee20 0a00 	vmul.f32	s0, s0, s0
 800590c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005910:	2300      	movs	r3, #0
 8005912:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005916:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800591a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800591e:	db19      	blt.n	8005954 <arm_cmplx_mag_f32+0x1cc>
 8005920:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005928:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800592c:	d44a      	bmi.n	80059c4 <arm_cmplx_mag_f32+0x23c>
 800592e:	ed81 8a02 	vstr	s16, [r1, #8]
 8005932:	b004      	add	sp, #16
 8005934:	ecbd 8b02 	vpop	{d8}
 8005938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800593c:	f845 8c04 	str.w	r8, [r5, #-4]
 8005940:	e797      	b.n	8005872 <arm_cmplx_mag_f32+0xea>
 8005942:	f845 8c08 	str.w	r8, [r5, #-8]
 8005946:	e77b      	b.n	8005840 <arm_cmplx_mag_f32+0xb8>
 8005948:	f845 8c0c 	str.w	r8, [r5, #-12]
 800594c:	e75e      	b.n	800580c <arm_cmplx_mag_f32+0x84>
 800594e:	f845 8c10 	str.w	r8, [r5, #-16]
 8005952:	e741      	b.n	80057d8 <arm_cmplx_mag_f32+0x50>
 8005954:	608b      	str	r3, [r1, #8]
 8005956:	e7ec      	b.n	8005932 <arm_cmplx_mag_f32+0x1aa>
 8005958:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800595c:	9001      	str	r0, [sp, #4]
 800595e:	f000 fc15 	bl	800618c <sqrtf>
 8005962:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005966:	9801      	ldr	r0, [sp, #4]
 8005968:	e74e      	b.n	8005808 <arm_cmplx_mag_f32+0x80>
 800596a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800596e:	9001      	str	r0, [sp, #4]
 8005970:	f000 fc0c 	bl	800618c <sqrtf>
 8005974:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005978:	9801      	ldr	r0, [sp, #4]
 800597a:	e72b      	b.n	80057d4 <arm_cmplx_mag_f32+0x4c>
 800597c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005980:	9001      	str	r0, [sp, #4]
 8005982:	f000 fc03 	bl	800618c <sqrtf>
 8005986:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800598a:	9801      	ldr	r0, [sp, #4]
 800598c:	e76f      	b.n	800586e <arm_cmplx_mag_f32+0xe6>
 800598e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005992:	9001      	str	r0, [sp, #4]
 8005994:	f000 fbfa 	bl	800618c <sqrtf>
 8005998:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800599c:	9801      	ldr	r0, [sp, #4]
 800599e:	e74d      	b.n	800583c <arm_cmplx_mag_f32+0xb4>
 80059a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059a4:	9201      	str	r2, [sp, #4]
 80059a6:	f000 fbf1 	bl	800618c <sqrtf>
 80059aa:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80059ae:	9903      	ldr	r1, [sp, #12]
 80059b0:	e7a2      	b.n	80058f8 <arm_cmplx_mag_f32+0x170>
 80059b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059b6:	9201      	str	r2, [sp, #4]
 80059b8:	f000 fbe8 	bl	800618c <sqrtf>
 80059bc:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80059c0:	9903      	ldr	r1, [sp, #12]
 80059c2:	e77c      	b.n	80058be <arm_cmplx_mag_f32+0x136>
 80059c4:	9101      	str	r1, [sp, #4]
 80059c6:	f000 fbe1 	bl	800618c <sqrtf>
 80059ca:	9901      	ldr	r1, [sp, #4]
 80059cc:	e7af      	b.n	800592e <arm_cmplx_mag_f32+0x1a6>
 80059ce:	bf00      	nop

080059d0 <arm_cos_f32>:
 80059d0:	eddf 7a21 	vldr	s15, [pc, #132]	; 8005a58 <arm_cos_f32+0x88>
 80059d4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80059d8:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80059dc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80059e0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80059e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059e8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80059ec:	d504      	bpl.n	80059f8 <arm_cos_f32+0x28>
 80059ee:	ee17 3a90 	vmov	r3, s15
 80059f2:	3b01      	subs	r3, #1
 80059f4:	ee07 3a90 	vmov	s15, r3
 80059f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059fc:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8005a5c <arm_cos_f32+0x8c>
 8005a00:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005a04:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005a08:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8005a0c:	ee17 3a90 	vmov	r3, s15
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a16:	d21a      	bcs.n	8005a4e <arm_cos_f32+0x7e>
 8005a18:	ee07 3a90 	vmov	s15, r3
 8005a1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a20:	1c59      	adds	r1, r3, #1
 8005a22:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005a26:	4a0e      	ldr	r2, [pc, #56]	; (8005a60 <arm_cos_f32+0x90>)
 8005a28:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8005a2c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005a30:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8005a34:	ed93 7a00 	vldr	s14, [r3]
 8005a38:	edd2 6a00 	vldr	s13, [r2]
 8005a3c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005a40:	ee20 0a26 	vmul.f32	s0, s0, s13
 8005a44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a48:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005a4c:	4770      	bx	lr
 8005a4e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005a52:	2101      	movs	r1, #1
 8005a54:	2300      	movs	r3, #0
 8005a56:	e7e6      	b.n	8005a26 <arm_cos_f32+0x56>
 8005a58:	3e22f983 	.word	0x3e22f983
 8005a5c:	44000000 	.word	0x44000000
 8005a60:	0800c538 	.word	0x0800c538

08005a64 <arm_scale_f32>:
 8005a64:	b470      	push	{r4, r5, r6}
 8005a66:	0896      	lsrs	r6, r2, #2
 8005a68:	d025      	beq.n	8005ab6 <arm_scale_f32+0x52>
 8005a6a:	f100 0410 	add.w	r4, r0, #16
 8005a6e:	f101 0310 	add.w	r3, r1, #16
 8005a72:	4635      	mov	r5, r6
 8005a74:	ed54 7a04 	vldr	s15, [r4, #-16]
 8005a78:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005a7c:	3d01      	subs	r5, #1
 8005a7e:	ed43 7a04 	vstr	s15, [r3, #-16]
 8005a82:	ed54 7a03 	vldr	s15, [r4, #-12]
 8005a86:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005a8a:	f104 0410 	add.w	r4, r4, #16
 8005a8e:	ed43 7a03 	vstr	s15, [r3, #-12]
 8005a92:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8005a96:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005a9a:	f103 0310 	add.w	r3, r3, #16
 8005a9e:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 8005aa2:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 8005aa6:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005aaa:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 8005aae:	d1e1      	bne.n	8005a74 <arm_scale_f32+0x10>
 8005ab0:	0136      	lsls	r6, r6, #4
 8005ab2:	4430      	add	r0, r6
 8005ab4:	4431      	add	r1, r6
 8005ab6:	f012 0203 	ands.w	r2, r2, #3
 8005aba:	d015      	beq.n	8005ae8 <arm_scale_f32+0x84>
 8005abc:	edd0 7a00 	vldr	s15, [r0]
 8005ac0:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005ac4:	3a01      	subs	r2, #1
 8005ac6:	edc1 7a00 	vstr	s15, [r1]
 8005aca:	d00d      	beq.n	8005ae8 <arm_scale_f32+0x84>
 8005acc:	edd0 7a01 	vldr	s15, [r0, #4]
 8005ad0:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005ad4:	2a01      	cmp	r2, #1
 8005ad6:	edc1 7a01 	vstr	s15, [r1, #4]
 8005ada:	d005      	beq.n	8005ae8 <arm_scale_f32+0x84>
 8005adc:	edd0 7a02 	vldr	s15, [r0, #8]
 8005ae0:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005ae4:	ed81 0a02 	vstr	s0, [r1, #8]
 8005ae8:	bc70      	pop	{r4, r5, r6}
 8005aea:	4770      	bx	lr

08005aec <arm_mult_f32>:
 8005aec:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8005af0:	b4f0      	push	{r4, r5, r6, r7}
 8005af2:	d033      	beq.n	8005b5c <arm_mult_f32+0x70>
 8005af4:	f100 0610 	add.w	r6, r0, #16
 8005af8:	f101 0510 	add.w	r5, r1, #16
 8005afc:	f102 0410 	add.w	r4, r2, #16
 8005b00:	4667      	mov	r7, ip
 8005b02:	ed15 7a04 	vldr	s14, [r5, #-16]
 8005b06:	ed56 7a04 	vldr	s15, [r6, #-16]
 8005b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b0e:	3f01      	subs	r7, #1
 8005b10:	ed44 7a04 	vstr	s15, [r4, #-16]
 8005b14:	ed15 7a03 	vldr	s14, [r5, #-12]
 8005b18:	ed56 7a03 	vldr	s15, [r6, #-12]
 8005b1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b20:	f106 0610 	add.w	r6, r6, #16
 8005b24:	ed44 7a03 	vstr	s15, [r4, #-12]
 8005b28:	ed15 7a02 	vldr	s14, [r5, #-8]
 8005b2c:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8005b30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b34:	f105 0510 	add.w	r5, r5, #16
 8005b38:	ed44 7a02 	vstr	s15, [r4, #-8]
 8005b3c:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8005b40:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8005b44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b48:	f104 0410 	add.w	r4, r4, #16
 8005b4c:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8005b50:	d1d7      	bne.n	8005b02 <arm_mult_f32+0x16>
 8005b52:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8005b56:	4420      	add	r0, r4
 8005b58:	4421      	add	r1, r4
 8005b5a:	4422      	add	r2, r4
 8005b5c:	f013 0303 	ands.w	r3, r3, #3
 8005b60:	d01b      	beq.n	8005b9a <arm_mult_f32+0xae>
 8005b62:	edd1 7a00 	vldr	s15, [r1]
 8005b66:	ed90 7a00 	vldr	s14, [r0]
 8005b6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b6e:	3b01      	subs	r3, #1
 8005b70:	edc2 7a00 	vstr	s15, [r2]
 8005b74:	d011      	beq.n	8005b9a <arm_mult_f32+0xae>
 8005b76:	edd0 7a01 	vldr	s15, [r0, #4]
 8005b7a:	ed91 7a01 	vldr	s14, [r1, #4]
 8005b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	edc2 7a01 	vstr	s15, [r2, #4]
 8005b88:	d007      	beq.n	8005b9a <arm_mult_f32+0xae>
 8005b8a:	edd0 7a02 	vldr	s15, [r0, #8]
 8005b8e:	ed91 7a02 	vldr	s14, [r1, #8]
 8005b92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b96:	edc2 7a02 	vstr	s15, [r2, #8]
 8005b9a:	bcf0      	pop	{r4, r5, r6, r7}
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop

08005ba0 <arm_radix8_butterfly_f32>:
 8005ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ba4:	ed2d 8b10 	vpush	{d8-d15}
 8005ba8:	b095      	sub	sp, #84	; 0x54
 8005baa:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8005bae:	4603      	mov	r3, r0
 8005bb0:	3304      	adds	r3, #4
 8005bb2:	ed9f bab9 	vldr	s22, [pc, #740]	; 8005e98 <arm_radix8_butterfly_f32+0x2f8>
 8005bb6:	9012      	str	r0, [sp, #72]	; 0x48
 8005bb8:	468b      	mov	fp, r1
 8005bba:	9313      	str	r3, [sp, #76]	; 0x4c
 8005bbc:	4689      	mov	r9, r1
 8005bbe:	ea4f 06db 	mov.w	r6, fp, lsr #3
 8005bc2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005bc4:	960f      	str	r6, [sp, #60]	; 0x3c
 8005bc6:	ea4f 1846 	mov.w	r8, r6, lsl #5
 8005bca:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 8005bce:	eb03 0508 	add.w	r5, r3, r8
 8005bd2:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 8005bd6:	eb05 040e 	add.w	r4, r5, lr
 8005bda:	0137      	lsls	r7, r6, #4
 8005bdc:	eba6 030a 	sub.w	r3, r6, sl
 8005be0:	eb04 000e 	add.w	r0, r4, lr
 8005be4:	44b2      	add	sl, r6
 8005be6:	1d3a      	adds	r2, r7, #4
 8005be8:	9702      	str	r7, [sp, #8]
 8005bea:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8005bee:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 8005bf2:	ebae 0c06 	sub.w	ip, lr, r6
 8005bf6:	9703      	str	r7, [sp, #12]
 8005bf8:	eb03 0708 	add.w	r7, r3, r8
 8005bfc:	9701      	str	r7, [sp, #4]
 8005bfe:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 8005c02:	9706      	str	r7, [sp, #24]
 8005c04:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8005c06:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8005c0a:	f10e 0104 	add.w	r1, lr, #4
 8005c0e:	4439      	add	r1, r7
 8005c10:	443a      	add	r2, r7
 8005c12:	0137      	lsls	r7, r6, #4
 8005c14:	00f6      	lsls	r6, r6, #3
 8005c16:	9704      	str	r7, [sp, #16]
 8005c18:	9605      	str	r6, [sp, #20]
 8005c1a:	9f01      	ldr	r7, [sp, #4]
 8005c1c:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8005c1e:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8005c22:	f04f 0c00 	mov.w	ip, #0
 8005c26:	edd4 6a00 	vldr	s13, [r4]
 8005c2a:	edd7 1a00 	vldr	s3, [r7]
 8005c2e:	ed16 aa01 	vldr	s20, [r6, #-4]
 8005c32:	edd5 5a00 	vldr	s11, [r5]
 8005c36:	ed52 9a01 	vldr	s19, [r2, #-4]
 8005c3a:	ed90 6a00 	vldr	s12, [r0]
 8005c3e:	ed51 7a01 	vldr	s15, [r1, #-4]
 8005c42:	ed93 3a00 	vldr	s6, [r3]
 8005c46:	ee39 0a86 	vadd.f32	s0, s19, s12
 8005c4a:	ee33 2a21 	vadd.f32	s4, s6, s3
 8005c4e:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8005c52:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8005c56:	ee35 7a02 	vadd.f32	s14, s10, s4
 8005c5a:	ee34 4a80 	vadd.f32	s8, s9, s0
 8005c5e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005c62:	ee74 6a07 	vadd.f32	s13, s8, s14
 8005c66:	ee34 4a47 	vsub.f32	s8, s8, s14
 8005c6a:	ed46 6a01 	vstr	s13, [r6, #-4]
 8005c6e:	ed85 4a00 	vstr	s8, [r5]
 8005c72:	edd1 6a00 	vldr	s13, [r1]
 8005c76:	ed94 9a01 	vldr	s18, [r4, #4]
 8005c7a:	edd3 2a01 	vldr	s5, [r3, #4]
 8005c7e:	edd7 8a01 	vldr	s17, [r7, #4]
 8005c82:	edd6 0a00 	vldr	s1, [r6]
 8005c86:	edd5 3a01 	vldr	s7, [r5, #4]
 8005c8a:	ed90 8a01 	vldr	s16, [r0, #4]
 8005c8e:	ed92 7a00 	vldr	s14, [r2]
 8005c92:	ee33 3a61 	vsub.f32	s6, s6, s3
 8005c96:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8005c9a:	ee72 aae8 	vsub.f32	s21, s5, s17
 8005c9e:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8005ca2:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8005ca6:	ee77 7a83 	vadd.f32	s15, s15, s6
 8005caa:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8005cae:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8005cb2:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8005cb6:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8005cba:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8005cbe:	ee77 0a08 	vadd.f32	s1, s14, s16
 8005cc2:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8005cc6:	ee37 7a48 	vsub.f32	s14, s14, s16
 8005cca:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8005cce:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8005cd2:	ee76 6a89 	vadd.f32	s13, s13, s18
 8005cd6:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8005cda:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8005cde:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8005ce2:	ee35 5a42 	vsub.f32	s10, s10, s4
 8005ce6:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8005cea:	ee33 2a20 	vadd.f32	s4, s6, s1
 8005cee:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8005cf2:	ee33 3a60 	vsub.f32	s6, s6, s1
 8005cf6:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8005cfa:	ee77 0a01 	vadd.f32	s1, s14, s2
 8005cfe:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8005d02:	ee37 7a41 	vsub.f32	s14, s14, s2
 8005d06:	ee73 1a84 	vadd.f32	s3, s7, s8
 8005d0a:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8005d0e:	ee76 3a27 	vadd.f32	s7, s12, s15
 8005d12:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005d16:	ee32 8a00 	vadd.f32	s16, s4, s0
 8005d1a:	ee33 1a45 	vsub.f32	s2, s6, s10
 8005d1e:	ee32 2a40 	vsub.f32	s4, s4, s0
 8005d22:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005d26:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8005d2a:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8005d2e:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8005d32:	ee34 6a67 	vsub.f32	s12, s8, s15
 8005d36:	ee75 4a87 	vadd.f32	s9, s11, s14
 8005d3a:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8005d3e:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8005d42:	ee77 7a84 	vadd.f32	s15, s15, s8
 8005d46:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8005d4a:	44dc      	add	ip, fp
 8005d4c:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005d50:	45e1      	cmp	r9, ip
 8005d52:	ed86 8a00 	vstr	s16, [r6]
 8005d56:	ed85 2a01 	vstr	s4, [r5, #4]
 8005d5a:	4456      	add	r6, sl
 8005d5c:	ed02 0a01 	vstr	s0, [r2, #-4]
 8005d60:	4455      	add	r5, sl
 8005d62:	edc0 6a00 	vstr	s13, [r0]
 8005d66:	ed82 1a00 	vstr	s2, [r2]
 8005d6a:	ed80 5a01 	vstr	s10, [r0, #4]
 8005d6e:	4452      	add	r2, sl
 8005d70:	ed01 3a01 	vstr	s6, [r1, #-4]
 8005d74:	4450      	add	r0, sl
 8005d76:	edc7 2a00 	vstr	s5, [r7]
 8005d7a:	edc4 4a00 	vstr	s9, [r4]
 8005d7e:	ed83 7a00 	vstr	s14, [r3]
 8005d82:	edc1 5a00 	vstr	s11, [r1]
 8005d86:	edc7 3a01 	vstr	s7, [r7, #4]
 8005d8a:	4451      	add	r1, sl
 8005d8c:	ed84 6a01 	vstr	s12, [r4, #4]
 8005d90:	4457      	add	r7, sl
 8005d92:	edc3 7a01 	vstr	s15, [r3, #4]
 8005d96:	4454      	add	r4, sl
 8005d98:	4453      	add	r3, sl
 8005d9a:	f63f af44 	bhi.w	8005c26 <arm_radix8_butterfly_f32+0x86>
 8005d9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005da0:	2b07      	cmp	r3, #7
 8005da2:	f240 81b7 	bls.w	8006114 <arm_radix8_butterfly_f32+0x574>
 8005da6:	9b06      	ldr	r3, [sp, #24]
 8005da8:	9903      	ldr	r1, [sp, #12]
 8005daa:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005dac:	9e05      	ldr	r6, [sp, #20]
 8005dae:	9a04      	ldr	r2, [sp, #16]
 8005db0:	f103 0c08 	add.w	ip, r3, #8
 8005db4:	9b02      	ldr	r3, [sp, #8]
 8005db6:	3108      	adds	r1, #8
 8005db8:	f108 0808 	add.w	r8, r8, #8
 8005dbc:	1841      	adds	r1, r0, r1
 8005dbe:	3608      	adds	r6, #8
 8005dc0:	330c      	adds	r3, #12
 8005dc2:	4604      	mov	r4, r0
 8005dc4:	4444      	add	r4, r8
 8005dc6:	18c3      	adds	r3, r0, r3
 8005dc8:	9109      	str	r1, [sp, #36]	; 0x24
 8005dca:	1981      	adds	r1, r0, r6
 8005dcc:	f10e 0e08 	add.w	lr, lr, #8
 8005dd0:	3208      	adds	r2, #8
 8005dd2:	940b      	str	r4, [sp, #44]	; 0x2c
 8005dd4:	9107      	str	r1, [sp, #28]
 8005dd6:	4604      	mov	r4, r0
 8005dd8:	4601      	mov	r1, r0
 8005dda:	9304      	str	r3, [sp, #16]
 8005ddc:	f100 030c 	add.w	r3, r0, #12
 8005de0:	4474      	add	r4, lr
 8005de2:	f04f 0801 	mov.w	r8, #1
 8005de6:	1882      	adds	r2, r0, r2
 8005de8:	4461      	add	r1, ip
 8005dea:	9305      	str	r3, [sp, #20]
 8005dec:	464b      	mov	r3, r9
 8005dee:	940a      	str	r4, [sp, #40]	; 0x28
 8005df0:	46c1      	mov	r9, r8
 8005df2:	9208      	str	r2, [sp, #32]
 8005df4:	46d8      	mov	r8, fp
 8005df6:	9106      	str	r1, [sp, #24]
 8005df8:	f04f 0e00 	mov.w	lr, #0
 8005dfc:	469b      	mov	fp, r3
 8005dfe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e00:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005e02:	449e      	add	lr, r3
 8005e04:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 8005e08:	441a      	add	r2, r3
 8005e0a:	920e      	str	r2, [sp, #56]	; 0x38
 8005e0c:	441a      	add	r2, r3
 8005e0e:	18d4      	adds	r4, r2, r3
 8005e10:	18e5      	adds	r5, r4, r3
 8005e12:	18ee      	adds	r6, r5, r3
 8005e14:	18f7      	adds	r7, r6, r3
 8005e16:	eb07 0c03 	add.w	ip, r7, r3
 8005e1a:	920d      	str	r2, [sp, #52]	; 0x34
 8005e1c:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8005e20:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8005e24:	910c      	str	r1, [sp, #48]	; 0x30
 8005e26:	4419      	add	r1, r3
 8005e28:	9103      	str	r1, [sp, #12]
 8005e2a:	4419      	add	r1, r3
 8005e2c:	18ca      	adds	r2, r1, r3
 8005e2e:	9202      	str	r2, [sp, #8]
 8005e30:	441a      	add	r2, r3
 8005e32:	18d0      	adds	r0, r2, r3
 8005e34:	ed92 ea01 	vldr	s28, [r2, #4]
 8005e38:	9a02      	ldr	r2, [sp, #8]
 8005e3a:	edd4 7a00 	vldr	s15, [r4]
 8005e3e:	edd2 da01 	vldr	s27, [r2, #4]
 8005e42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e44:	ed91 da01 	vldr	s26, [r1, #4]
 8005e48:	ed92 ca01 	vldr	s24, [r2, #4]
 8005e4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e4e:	9903      	ldr	r1, [sp, #12]
 8005e50:	edcd 7a03 	vstr	s15, [sp, #12]
 8005e54:	edd2 7a00 	vldr	s15, [r2]
 8005e58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e5a:	edcd 7a02 	vstr	s15, [sp, #8]
 8005e5e:	edd2 7a00 	vldr	s15, [r2]
 8005e62:	edd0 ea01 	vldr	s29, [r0, #4]
 8005e66:	edd1 ca01 	vldr	s25, [r1, #4]
 8005e6a:	eddc ba00 	vldr	s23, [ip]
 8005e6e:	edd7 aa00 	vldr	s21, [r7]
 8005e72:	ed96 aa00 	vldr	s20, [r6]
 8005e76:	edd5 9a00 	vldr	s19, [r5]
 8005e7a:	edcd 7a01 	vstr	s15, [sp, #4]
 8005e7e:	4403      	add	r3, r0
 8005e80:	ed93 fa01 	vldr	s30, [r3, #4]
 8005e84:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 8005e88:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8005e8c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005e90:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005e94:	46cc      	mov	ip, r9
 8005e96:	e001      	b.n	8005e9c <arm_radix8_butterfly_f32+0x2fc>
 8005e98:	3f3504f3 	.word	0x3f3504f3
 8005e9c:	ed91 6a00 	vldr	s12, [r1]
 8005ea0:	ed93 5a00 	vldr	s10, [r3]
 8005ea4:	edd0 fa00 	vldr	s31, [r0]
 8005ea8:	edd4 7a00 	vldr	s15, [r4]
 8005eac:	ed95 7a00 	vldr	s14, [r5]
 8005eb0:	ed56 3a01 	vldr	s7, [r6, #-4]
 8005eb4:	ed17 3a01 	vldr	s6, [r7, #-4]
 8005eb8:	ed92 2a00 	vldr	s4, [r2]
 8005ebc:	ed96 0a00 	vldr	s0, [r6]
 8005ec0:	ee33 8a85 	vadd.f32	s16, s7, s10
 8005ec4:	ee32 1a06 	vadd.f32	s2, s4, s12
 8005ec8:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8005ecc:	ee77 4a87 	vadd.f32	s9, s15, s14
 8005ed0:	ee78 1a04 	vadd.f32	s3, s16, s8
 8005ed4:	ee71 6a24 	vadd.f32	s13, s2, s9
 8005ed8:	ee32 2a46 	vsub.f32	s4, s4, s12
 8005edc:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8005ee0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005ee4:	ed06 6a01 	vstr	s12, [r6, #-4]
 8005ee8:	edd4 8a01 	vldr	s17, [r4, #4]
 8005eec:	ed92 9a01 	vldr	s18, [r2, #4]
 8005ef0:	edd7 0a00 	vldr	s1, [r7]
 8005ef4:	edd1 2a01 	vldr	s5, [r1, #4]
 8005ef8:	ed95 7a01 	vldr	s14, [r5, #4]
 8005efc:	ed93 6a01 	vldr	s12, [r3, #4]
 8005f00:	edd0 5a01 	vldr	s11, [r0, #4]
 8005f04:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8005f08:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8005f0c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8005f10:	ee78 fac7 	vsub.f32	s31, s17, s14
 8005f14:	ee38 4a44 	vsub.f32	s8, s16, s8
 8005f18:	ee38 7a87 	vadd.f32	s14, s17, s14
 8005f1c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8005f20:	ee79 2a22 	vadd.f32	s5, s18, s5
 8005f24:	ee32 9a27 	vadd.f32	s18, s4, s15
 8005f28:	ee72 7a67 	vsub.f32	s15, s4, s15
 8005f2c:	ee30 2a06 	vadd.f32	s4, s0, s12
 8005f30:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8005f34:	ee71 4a64 	vsub.f32	s9, s2, s9
 8005f38:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8005f3c:	ee32 1a08 	vadd.f32	s2, s4, s16
 8005f40:	ee72 fa87 	vadd.f32	s31, s5, s14
 8005f44:	ee32 2a48 	vsub.f32	s4, s4, s16
 8005f48:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8005f4c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8005f50:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8005f54:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8005f58:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8005f5c:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8005f60:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8005f64:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8005f68:	ee30 6a46 	vsub.f32	s12, s0, s12
 8005f6c:	ee74 0a22 	vadd.f32	s1, s8, s5
 8005f70:	ee36 0a28 	vadd.f32	s0, s12, s17
 8005f74:	ee74 2a62 	vsub.f32	s5, s8, s5
 8005f78:	ee36 6a68 	vsub.f32	s12, s12, s17
 8005f7c:	ee32 4a64 	vsub.f32	s8, s4, s9
 8005f80:	ee73 8a09 	vadd.f32	s17, s6, s18
 8005f84:	ee74 4a82 	vadd.f32	s9, s9, s4
 8005f88:	ee33 9a49 	vsub.f32	s18, s6, s18
 8005f8c:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8005f90:	ee35 3a85 	vadd.f32	s6, s11, s10
 8005f94:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8005f98:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8005f9c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8005fa0:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8005fa4:	ee30 7a68 	vsub.f32	s14, s0, s17
 8005fa8:	ee35 8a03 	vadd.f32	s16, s10, s6
 8005fac:	ee38 0a80 	vadd.f32	s0, s17, s0
 8005fb0:	ee73 3a82 	vadd.f32	s7, s7, s4
 8005fb4:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8005fb8:	ed9d 2a01 	vldr	s4, [sp, #4]
 8005fbc:	eddd 1a02 	vldr	s3, [sp, #8]
 8005fc0:	ee35 5a43 	vsub.f32	s10, s10, s6
 8005fc4:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8005fc8:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8005fcc:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8005fd0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005fd4:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8005fd8:	ee76 5a49 	vsub.f32	s11, s12, s18
 8005fdc:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8005fe0:	ee39 6a06 	vadd.f32	s12, s18, s12
 8005fe4:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8005fe8:	ee21 4a84 	vmul.f32	s8, s3, s8
 8005fec:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8005ff0:	ee22 7a07 	vmul.f32	s14, s4, s14
 8005ff4:	ee22 2a08 	vmul.f32	s4, s4, s16
 8005ff8:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8005ffc:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8006000:	ee31 1a09 	vadd.f32	s2, s2, s18
 8006004:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8006008:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800600c:	ee74 0a60 	vsub.f32	s1, s8, s1
 8006010:	ee37 7a48 	vsub.f32	s14, s14, s16
 8006014:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8006018:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800601c:	ee72 1a21 	vadd.f32	s3, s4, s3
 8006020:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8006024:	ee38 2a89 	vadd.f32	s4, s17, s18
 8006028:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800602c:	ee38 8a04 	vadd.f32	s16, s16, s8
 8006030:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8006034:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8006038:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800603c:	eddd 5a03 	vldr	s11, [sp, #12]
 8006040:	edc6 fa00 	vstr	s31, [r6]
 8006044:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8006048:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800604c:	ee30 0a45 	vsub.f32	s0, s0, s10
 8006050:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8006054:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8006058:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800605c:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8006060:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8006064:	ee25 6a86 	vmul.f32	s12, s11, s12
 8006068:	ee74 4a89 	vadd.f32	s9, s9, s18
 800606c:	ee34 3a43 	vsub.f32	s6, s8, s6
 8006070:	ee78 8a85 	vadd.f32	s17, s17, s10
 8006074:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006078:	44c4      	add	ip, r8
 800607a:	45e3      	cmp	fp, ip
 800607c:	edc3 3a00 	vstr	s7, [r3]
 8006080:	edc3 6a01 	vstr	s13, [r3, #4]
 8006084:	4456      	add	r6, sl
 8006086:	ed07 1a01 	vstr	s2, [r7, #-4]
 800608a:	edc7 0a00 	vstr	s1, [r7]
 800608e:	4453      	add	r3, sl
 8006090:	ed80 2a00 	vstr	s4, [r0]
 8006094:	edc0 2a01 	vstr	s5, [r0, #4]
 8006098:	4457      	add	r7, sl
 800609a:	edc2 1a00 	vstr	s3, [r2]
 800609e:	ed82 7a01 	vstr	s14, [r2, #4]
 80060a2:	4450      	add	r0, sl
 80060a4:	ed85 8a00 	vstr	s16, [r5]
 80060a8:	ed85 0a01 	vstr	s0, [r5, #4]
 80060ac:	4452      	add	r2, sl
 80060ae:	edc1 4a00 	vstr	s9, [r1]
 80060b2:	4455      	add	r5, sl
 80060b4:	ed81 3a01 	vstr	s6, [r1, #4]
 80060b8:	edc4 8a00 	vstr	s17, [r4]
 80060bc:	ed84 6a01 	vstr	s12, [r4, #4]
 80060c0:	4451      	add	r1, sl
 80060c2:	4454      	add	r4, sl
 80060c4:	f63f aeea 	bhi.w	8005e9c <arm_radix8_butterfly_f32+0x2fc>
 80060c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060ca:	3308      	adds	r3, #8
 80060cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80060ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060d0:	3308      	adds	r3, #8
 80060d2:	930a      	str	r3, [sp, #40]	; 0x28
 80060d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060d6:	3308      	adds	r3, #8
 80060d8:	9309      	str	r3, [sp, #36]	; 0x24
 80060da:	9b08      	ldr	r3, [sp, #32]
 80060dc:	3308      	adds	r3, #8
 80060de:	9308      	str	r3, [sp, #32]
 80060e0:	9b07      	ldr	r3, [sp, #28]
 80060e2:	3308      	adds	r3, #8
 80060e4:	9307      	str	r3, [sp, #28]
 80060e6:	9b06      	ldr	r3, [sp, #24]
 80060e8:	3308      	adds	r3, #8
 80060ea:	9306      	str	r3, [sp, #24]
 80060ec:	9b05      	ldr	r3, [sp, #20]
 80060ee:	3308      	adds	r3, #8
 80060f0:	9305      	str	r3, [sp, #20]
 80060f2:	9b04      	ldr	r3, [sp, #16]
 80060f4:	3308      	adds	r3, #8
 80060f6:	9304      	str	r3, [sp, #16]
 80060f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060fa:	f109 0901 	add.w	r9, r9, #1
 80060fe:	454b      	cmp	r3, r9
 8006100:	f47f ae7d 	bne.w	8005dfe <arm_radix8_butterfly_f32+0x25e>
 8006104:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006106:	00db      	lsls	r3, r3, #3
 8006108:	b29b      	uxth	r3, r3
 800610a:	46d9      	mov	r9, fp
 800610c:	9310      	str	r3, [sp, #64]	; 0x40
 800610e:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 8006112:	e554      	b.n	8005bbe <arm_radix8_butterfly_f32+0x1e>
 8006114:	b015      	add	sp, #84	; 0x54
 8006116:	ecbd 8b10 	vpop	{d8-d15}
 800611a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800611e:	bf00      	nop

08006120 <log10f>:
 8006120:	b508      	push	{r3, lr}
 8006122:	ed2d 8b02 	vpush	{d8}
 8006126:	eeb0 8a40 	vmov.f32	s16, s0
 800612a:	f000 f855 	bl	80061d8 <__ieee754_log10f>
 800612e:	4b14      	ldr	r3, [pc, #80]	; (8006180 <log10f+0x60>)
 8006130:	f993 3000 	ldrsb.w	r3, [r3]
 8006134:	3301      	adds	r3, #1
 8006136:	d014      	beq.n	8006162 <log10f+0x42>
 8006138:	eeb4 8a48 	vcmp.f32	s16, s16
 800613c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006140:	d60f      	bvs.n	8006162 <log10f+0x42>
 8006142:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800614a:	d80a      	bhi.n	8006162 <log10f+0x42>
 800614c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006154:	d108      	bne.n	8006168 <log10f+0x48>
 8006156:	f000 f991 	bl	800647c <__errno>
 800615a:	2322      	movs	r3, #34	; 0x22
 800615c:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8006184 <log10f+0x64>
 8006160:	6003      	str	r3, [r0, #0]
 8006162:	ecbd 8b02 	vpop	{d8}
 8006166:	bd08      	pop	{r3, pc}
 8006168:	f000 f988 	bl	800647c <__errno>
 800616c:	ecbd 8b02 	vpop	{d8}
 8006170:	2321      	movs	r3, #33	; 0x21
 8006172:	6003      	str	r3, [r0, #0]
 8006174:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006178:	4803      	ldr	r0, [pc, #12]	; (8006188 <log10f+0x68>)
 800617a:	f000 b889 	b.w	8006290 <nanf>
 800617e:	bf00      	nop
 8006180:	2000000d 	.word	0x2000000d
 8006184:	ff800000 	.word	0xff800000
 8006188:	0801cb10 	.word	0x0801cb10

0800618c <sqrtf>:
 800618c:	b508      	push	{r3, lr}
 800618e:	ed2d 8b02 	vpush	{d8}
 8006192:	eeb0 8a40 	vmov.f32	s16, s0
 8006196:	f000 f877 	bl	8006288 <__ieee754_sqrtf>
 800619a:	4b0d      	ldr	r3, [pc, #52]	; (80061d0 <sqrtf+0x44>)
 800619c:	f993 3000 	ldrsb.w	r3, [r3]
 80061a0:	3301      	adds	r3, #1
 80061a2:	d011      	beq.n	80061c8 <sqrtf+0x3c>
 80061a4:	eeb4 8a48 	vcmp.f32	s16, s16
 80061a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061ac:	d60c      	bvs.n	80061c8 <sqrtf+0x3c>
 80061ae:	eddf 8a09 	vldr	s17, [pc, #36]	; 80061d4 <sqrtf+0x48>
 80061b2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80061b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061ba:	d505      	bpl.n	80061c8 <sqrtf+0x3c>
 80061bc:	f000 f95e 	bl	800647c <__errno>
 80061c0:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80061c4:	2321      	movs	r3, #33	; 0x21
 80061c6:	6003      	str	r3, [r0, #0]
 80061c8:	ecbd 8b02 	vpop	{d8}
 80061cc:	bd08      	pop	{r3, pc}
 80061ce:	bf00      	nop
 80061d0:	2000000d 	.word	0x2000000d
 80061d4:	00000000 	.word	0x00000000

080061d8 <__ieee754_log10f>:
 80061d8:	b508      	push	{r3, lr}
 80061da:	ee10 2a10 	vmov	r2, s0
 80061de:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 80061e2:	ed2d 8b02 	vpush	{d8}
 80061e6:	d108      	bne.n	80061fa <__ieee754_log10f+0x22>
 80061e8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8006270 <__ieee754_log10f+0x98>
 80061ec:	eddf 7a21 	vldr	s15, [pc, #132]	; 8006274 <__ieee754_log10f+0x9c>
 80061f0:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80061f4:	ecbd 8b02 	vpop	{d8}
 80061f8:	bd08      	pop	{r3, pc}
 80061fa:	2a00      	cmp	r2, #0
 80061fc:	da02      	bge.n	8006204 <__ieee754_log10f+0x2c>
 80061fe:	ee30 7a40 	vsub.f32	s14, s0, s0
 8006202:	e7f3      	b.n	80061ec <__ieee754_log10f+0x14>
 8006204:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8006208:	db02      	blt.n	8006210 <__ieee754_log10f+0x38>
 800620a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800620e:	e7f1      	b.n	80061f4 <__ieee754_log10f+0x1c>
 8006210:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8006214:	bfbf      	itttt	lt
 8006216:	eddf 7a18 	vldrlt	s15, [pc, #96]	; 8006278 <__ieee754_log10f+0xa0>
 800621a:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800621e:	f06f 0118 	mvnlt.w	r1, #24
 8006222:	ee17 2a90 	vmovlt	r2, s15
 8006226:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800622a:	bfa8      	it	ge
 800622c:	2100      	movge	r1, #0
 800622e:	3b7f      	subs	r3, #127	; 0x7f
 8006230:	440b      	add	r3, r1
 8006232:	0fd9      	lsrs	r1, r3, #31
 8006234:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8006238:	ee07 3a90 	vmov	s15, r3
 800623c:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8006240:	f1c1 037f 	rsb	r3, r1, #127	; 0x7f
 8006244:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8006248:	ee00 3a10 	vmov	s0, r3
 800624c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8006250:	f000 f824 	bl	800629c <__ieee754_logf>
 8006254:	eddf 7a09 	vldr	s15, [pc, #36]	; 800627c <__ieee754_log10f+0xa4>
 8006258:	ee20 0a27 	vmul.f32	s0, s0, s15
 800625c:	eddf 7a08 	vldr	s15, [pc, #32]	; 8006280 <__ieee754_log10f+0xa8>
 8006260:	eea8 0a27 	vfma.f32	s0, s16, s15
 8006264:	eddf 7a07 	vldr	s15, [pc, #28]	; 8006284 <__ieee754_log10f+0xac>
 8006268:	eea8 0a27 	vfma.f32	s0, s16, s15
 800626c:	e7c2      	b.n	80061f4 <__ieee754_log10f+0x1c>
 800626e:	bf00      	nop
 8006270:	cc000000 	.word	0xcc000000
 8006274:	00000000 	.word	0x00000000
 8006278:	4c000000 	.word	0x4c000000
 800627c:	3ede5bd9 	.word	0x3ede5bd9
 8006280:	355427db 	.word	0x355427db
 8006284:	3e9a2080 	.word	0x3e9a2080

08006288 <__ieee754_sqrtf>:
 8006288:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800628c:	4770      	bx	lr
	...

08006290 <nanf>:
 8006290:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006298 <nanf+0x8>
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	7fc00000 	.word	0x7fc00000

0800629c <__ieee754_logf>:
 800629c:	ee10 3a10 	vmov	r3, s0
 80062a0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80062a4:	d106      	bne.n	80062b4 <__ieee754_logf+0x18>
 80062a6:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800643c <__ieee754_logf+0x1a0>
 80062aa:	eddf 7a65 	vldr	s15, [pc, #404]	; 8006440 <__ieee754_logf+0x1a4>
 80062ae:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80062b2:	4770      	bx	lr
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	da02      	bge.n	80062be <__ieee754_logf+0x22>
 80062b8:	ee30 7a40 	vsub.f32	s14, s0, s0
 80062bc:	e7f5      	b.n	80062aa <__ieee754_logf+0xe>
 80062be:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80062c2:	db02      	blt.n	80062ca <__ieee754_logf+0x2e>
 80062c4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80062c8:	4770      	bx	lr
 80062ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80062ce:	bfb8      	it	lt
 80062d0:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 8006444 <__ieee754_logf+0x1a8>
 80062d4:	485c      	ldr	r0, [pc, #368]	; (8006448 <__ieee754_logf+0x1ac>)
 80062d6:	bfbe      	ittt	lt
 80062d8:	ee60 7a27 	vmullt.f32	s15, s0, s15
 80062dc:	f06f 0118 	mvnlt.w	r1, #24
 80062e0:	ee17 3a90 	vmovlt	r3, s15
 80062e4:	ea4f 52e3 	mov.w	r2, r3, asr #23
 80062e8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80062ec:	4418      	add	r0, r3
 80062ee:	bfa8      	it	ge
 80062f0:	2100      	movge	r1, #0
 80062f2:	3a7f      	subs	r2, #127	; 0x7f
 80062f4:	440a      	add	r2, r1
 80062f6:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 80062fa:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 80062fe:	4319      	orrs	r1, r3
 8006300:	ee00 1a10 	vmov	s0, r1
 8006304:	4951      	ldr	r1, [pc, #324]	; (800644c <__ieee754_logf+0x1b0>)
 8006306:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 800630a:	f103 000f 	add.w	r0, r3, #15
 800630e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006312:	4001      	ands	r1, r0
 8006314:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006318:	bb89      	cbnz	r1, 800637e <__ieee754_logf+0xe2>
 800631a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800631e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006322:	d10f      	bne.n	8006344 <__ieee754_logf+0xa8>
 8006324:	2a00      	cmp	r2, #0
 8006326:	f000 8085 	beq.w	8006434 <__ieee754_logf+0x198>
 800632a:	ee07 2a90 	vmov	s15, r2
 800632e:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8006450 <__ieee754_logf+0x1b4>
 8006332:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8006454 <__ieee754_logf+0x1b8>
 8006336:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800633a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800633e:	eea7 0a87 	vfma.f32	s0, s15, s14
 8006342:	4770      	bx	lr
 8006344:	eddf 6a44 	vldr	s13, [pc, #272]	; 8006458 <__ieee754_logf+0x1bc>
 8006348:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800634c:	eee0 7a66 	vfms.f32	s15, s0, s13
 8006350:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006354:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006358:	b912      	cbnz	r2, 8006360 <__ieee754_logf+0xc4>
 800635a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800635e:	4770      	bx	lr
 8006360:	ee07 2a90 	vmov	s15, r2
 8006364:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8006450 <__ieee754_logf+0x1b4>
 8006368:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800636c:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8006370:	ee37 0a40 	vsub.f32	s0, s14, s0
 8006374:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8006454 <__ieee754_logf+0x1b8>
 8006378:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800637c:	4770      	bx	lr
 800637e:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8006382:	ee70 7a27 	vadd.f32	s15, s0, s15
 8006386:	eddf 5a35 	vldr	s11, [pc, #212]	; 800645c <__ieee754_logf+0x1c0>
 800638a:	eddf 4a35 	vldr	s9, [pc, #212]	; 8006460 <__ieee754_logf+0x1c4>
 800638e:	4935      	ldr	r1, [pc, #212]	; (8006464 <__ieee754_logf+0x1c8>)
 8006390:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8006394:	4419      	add	r1, r3
 8006396:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 800639a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800639e:	430b      	orrs	r3, r1
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	ee07 2a90 	vmov	s15, r2
 80063a6:	ee26 5a06 	vmul.f32	s10, s12, s12
 80063aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80063ae:	ee25 7a05 	vmul.f32	s14, s10, s10
 80063b2:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8006468 <__ieee754_logf+0x1cc>
 80063b6:	eee7 7a25 	vfma.f32	s15, s14, s11
 80063ba:	eddf 5a2c 	vldr	s11, [pc, #176]	; 800646c <__ieee754_logf+0x1d0>
 80063be:	eee7 5a87 	vfma.f32	s11, s15, s14
 80063c2:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8006470 <__ieee754_logf+0x1d4>
 80063c6:	eee7 7a24 	vfma.f32	s15, s14, s9
 80063ca:	eddf 4a2a 	vldr	s9, [pc, #168]	; 8006474 <__ieee754_logf+0x1d8>
 80063ce:	eee7 4a87 	vfma.f32	s9, s15, s14
 80063d2:	eddf 7a29 	vldr	s15, [pc, #164]	; 8006478 <__ieee754_logf+0x1dc>
 80063d6:	eee4 7a87 	vfma.f32	s15, s9, s14
 80063da:	ee67 7a85 	vmul.f32	s15, s15, s10
 80063de:	eee5 7a87 	vfma.f32	s15, s11, s14
 80063e2:	dd1c      	ble.n	800641e <__ieee754_logf+0x182>
 80063e4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80063e8:	ee20 7a07 	vmul.f32	s14, s0, s14
 80063ec:	ee27 7a00 	vmul.f32	s14, s14, s0
 80063f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80063f4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80063f8:	b922      	cbnz	r2, 8006404 <__ieee754_logf+0x168>
 80063fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063fe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006402:	4770      	bx	lr
 8006404:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8006450 <__ieee754_logf+0x1b4>
 8006408:	eee6 7a86 	vfma.f32	s15, s13, s12
 800640c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006410:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8006414:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8006454 <__ieee754_logf+0x1b8>
 8006418:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800641c:	4770      	bx	lr
 800641e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8006422:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006426:	2a00      	cmp	r2, #0
 8006428:	d0e9      	beq.n	80063fe <__ieee754_logf+0x162>
 800642a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8006450 <__ieee754_logf+0x1b4>
 800642e:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8006432:	e7ed      	b.n	8006410 <__ieee754_logf+0x174>
 8006434:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8006440 <__ieee754_logf+0x1a4>
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	cc000000 	.word	0xcc000000
 8006440:	00000000 	.word	0x00000000
 8006444:	4c000000 	.word	0x4c000000
 8006448:	004afb20 	.word	0x004afb20
 800644c:	007ffff0 	.word	0x007ffff0
 8006450:	3717f7d1 	.word	0x3717f7d1
 8006454:	3f317180 	.word	0x3f317180
 8006458:	3eaaaaab 	.word	0x3eaaaaab
 800645c:	3e1cd04f 	.word	0x3e1cd04f
 8006460:	3e178897 	.word	0x3e178897
 8006464:	ffcf5c30 	.word	0xffcf5c30
 8006468:	3e638e29 	.word	0x3e638e29
 800646c:	3ecccccd 	.word	0x3ecccccd
 8006470:	3e3a3325 	.word	0x3e3a3325
 8006474:	3e924925 	.word	0x3e924925
 8006478:	3f2aaaab 	.word	0x3f2aaaab

0800647c <__errno>:
 800647c:	4b01      	ldr	r3, [pc, #4]	; (8006484 <__errno+0x8>)
 800647e:	6818      	ldr	r0, [r3, #0]
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	20000010 	.word	0x20000010

08006488 <__libc_init_array>:
 8006488:	b570      	push	{r4, r5, r6, lr}
 800648a:	4d0d      	ldr	r5, [pc, #52]	; (80064c0 <__libc_init_array+0x38>)
 800648c:	4c0d      	ldr	r4, [pc, #52]	; (80064c4 <__libc_init_array+0x3c>)
 800648e:	1b64      	subs	r4, r4, r5
 8006490:	10a4      	asrs	r4, r4, #2
 8006492:	2600      	movs	r6, #0
 8006494:	42a6      	cmp	r6, r4
 8006496:	d109      	bne.n	80064ac <__libc_init_array+0x24>
 8006498:	4d0b      	ldr	r5, [pc, #44]	; (80064c8 <__libc_init_array+0x40>)
 800649a:	4c0c      	ldr	r4, [pc, #48]	; (80064cc <__libc_init_array+0x44>)
 800649c:	f002 fd7e 	bl	8008f9c <_init>
 80064a0:	1b64      	subs	r4, r4, r5
 80064a2:	10a4      	asrs	r4, r4, #2
 80064a4:	2600      	movs	r6, #0
 80064a6:	42a6      	cmp	r6, r4
 80064a8:	d105      	bne.n	80064b6 <__libc_init_array+0x2e>
 80064aa:	bd70      	pop	{r4, r5, r6, pc}
 80064ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80064b0:	4798      	blx	r3
 80064b2:	3601      	adds	r6, #1
 80064b4:	e7ee      	b.n	8006494 <__libc_init_array+0xc>
 80064b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80064ba:	4798      	blx	r3
 80064bc:	3601      	adds	r6, #1
 80064be:	e7f2      	b.n	80064a6 <__libc_init_array+0x1e>
 80064c0:	0801cc24 	.word	0x0801cc24
 80064c4:	0801cc24 	.word	0x0801cc24
 80064c8:	0801cc24 	.word	0x0801cc24
 80064cc:	0801cc28 	.word	0x0801cc28

080064d0 <memset>:
 80064d0:	4402      	add	r2, r0
 80064d2:	4603      	mov	r3, r0
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d100      	bne.n	80064da <memset+0xa>
 80064d8:	4770      	bx	lr
 80064da:	f803 1b01 	strb.w	r1, [r3], #1
 80064de:	e7f9      	b.n	80064d4 <memset+0x4>

080064e0 <__cvt>:
 80064e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064e4:	ec55 4b10 	vmov	r4, r5, d0
 80064e8:	2d00      	cmp	r5, #0
 80064ea:	460e      	mov	r6, r1
 80064ec:	4619      	mov	r1, r3
 80064ee:	462b      	mov	r3, r5
 80064f0:	bfbb      	ittet	lt
 80064f2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80064f6:	461d      	movlt	r5, r3
 80064f8:	2300      	movge	r3, #0
 80064fa:	232d      	movlt	r3, #45	; 0x2d
 80064fc:	700b      	strb	r3, [r1, #0]
 80064fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006500:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006504:	4691      	mov	r9, r2
 8006506:	f023 0820 	bic.w	r8, r3, #32
 800650a:	bfbc      	itt	lt
 800650c:	4622      	movlt	r2, r4
 800650e:	4614      	movlt	r4, r2
 8006510:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006514:	d005      	beq.n	8006522 <__cvt+0x42>
 8006516:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800651a:	d100      	bne.n	800651e <__cvt+0x3e>
 800651c:	3601      	adds	r6, #1
 800651e:	2102      	movs	r1, #2
 8006520:	e000      	b.n	8006524 <__cvt+0x44>
 8006522:	2103      	movs	r1, #3
 8006524:	ab03      	add	r3, sp, #12
 8006526:	9301      	str	r3, [sp, #4]
 8006528:	ab02      	add	r3, sp, #8
 800652a:	9300      	str	r3, [sp, #0]
 800652c:	ec45 4b10 	vmov	d0, r4, r5
 8006530:	4653      	mov	r3, sl
 8006532:	4632      	mov	r2, r6
 8006534:	f000 fe18 	bl	8007168 <_dtoa_r>
 8006538:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800653c:	4607      	mov	r7, r0
 800653e:	d102      	bne.n	8006546 <__cvt+0x66>
 8006540:	f019 0f01 	tst.w	r9, #1
 8006544:	d022      	beq.n	800658c <__cvt+0xac>
 8006546:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800654a:	eb07 0906 	add.w	r9, r7, r6
 800654e:	d110      	bne.n	8006572 <__cvt+0x92>
 8006550:	783b      	ldrb	r3, [r7, #0]
 8006552:	2b30      	cmp	r3, #48	; 0x30
 8006554:	d10a      	bne.n	800656c <__cvt+0x8c>
 8006556:	2200      	movs	r2, #0
 8006558:	2300      	movs	r3, #0
 800655a:	4620      	mov	r0, r4
 800655c:	4629      	mov	r1, r5
 800655e:	f7fa fab3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006562:	b918      	cbnz	r0, 800656c <__cvt+0x8c>
 8006564:	f1c6 0601 	rsb	r6, r6, #1
 8006568:	f8ca 6000 	str.w	r6, [sl]
 800656c:	f8da 3000 	ldr.w	r3, [sl]
 8006570:	4499      	add	r9, r3
 8006572:	2200      	movs	r2, #0
 8006574:	2300      	movs	r3, #0
 8006576:	4620      	mov	r0, r4
 8006578:	4629      	mov	r1, r5
 800657a:	f7fa faa5 	bl	8000ac8 <__aeabi_dcmpeq>
 800657e:	b108      	cbz	r0, 8006584 <__cvt+0xa4>
 8006580:	f8cd 900c 	str.w	r9, [sp, #12]
 8006584:	2230      	movs	r2, #48	; 0x30
 8006586:	9b03      	ldr	r3, [sp, #12]
 8006588:	454b      	cmp	r3, r9
 800658a:	d307      	bcc.n	800659c <__cvt+0xbc>
 800658c:	9b03      	ldr	r3, [sp, #12]
 800658e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006590:	1bdb      	subs	r3, r3, r7
 8006592:	4638      	mov	r0, r7
 8006594:	6013      	str	r3, [r2, #0]
 8006596:	b004      	add	sp, #16
 8006598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800659c:	1c59      	adds	r1, r3, #1
 800659e:	9103      	str	r1, [sp, #12]
 80065a0:	701a      	strb	r2, [r3, #0]
 80065a2:	e7f0      	b.n	8006586 <__cvt+0xa6>

080065a4 <__exponent>:
 80065a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065a6:	4603      	mov	r3, r0
 80065a8:	2900      	cmp	r1, #0
 80065aa:	bfb8      	it	lt
 80065ac:	4249      	neglt	r1, r1
 80065ae:	f803 2b02 	strb.w	r2, [r3], #2
 80065b2:	bfb4      	ite	lt
 80065b4:	222d      	movlt	r2, #45	; 0x2d
 80065b6:	222b      	movge	r2, #43	; 0x2b
 80065b8:	2909      	cmp	r1, #9
 80065ba:	7042      	strb	r2, [r0, #1]
 80065bc:	dd2a      	ble.n	8006614 <__exponent+0x70>
 80065be:	f10d 0407 	add.w	r4, sp, #7
 80065c2:	46a4      	mov	ip, r4
 80065c4:	270a      	movs	r7, #10
 80065c6:	46a6      	mov	lr, r4
 80065c8:	460a      	mov	r2, r1
 80065ca:	fb91 f6f7 	sdiv	r6, r1, r7
 80065ce:	fb07 1516 	mls	r5, r7, r6, r1
 80065d2:	3530      	adds	r5, #48	; 0x30
 80065d4:	2a63      	cmp	r2, #99	; 0x63
 80065d6:	f104 34ff 	add.w	r4, r4, #4294967295
 80065da:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80065de:	4631      	mov	r1, r6
 80065e0:	dcf1      	bgt.n	80065c6 <__exponent+0x22>
 80065e2:	3130      	adds	r1, #48	; 0x30
 80065e4:	f1ae 0502 	sub.w	r5, lr, #2
 80065e8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80065ec:	1c44      	adds	r4, r0, #1
 80065ee:	4629      	mov	r1, r5
 80065f0:	4561      	cmp	r1, ip
 80065f2:	d30a      	bcc.n	800660a <__exponent+0x66>
 80065f4:	f10d 0209 	add.w	r2, sp, #9
 80065f8:	eba2 020e 	sub.w	r2, r2, lr
 80065fc:	4565      	cmp	r5, ip
 80065fe:	bf88      	it	hi
 8006600:	2200      	movhi	r2, #0
 8006602:	4413      	add	r3, r2
 8006604:	1a18      	subs	r0, r3, r0
 8006606:	b003      	add	sp, #12
 8006608:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800660a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800660e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006612:	e7ed      	b.n	80065f0 <__exponent+0x4c>
 8006614:	2330      	movs	r3, #48	; 0x30
 8006616:	3130      	adds	r1, #48	; 0x30
 8006618:	7083      	strb	r3, [r0, #2]
 800661a:	70c1      	strb	r1, [r0, #3]
 800661c:	1d03      	adds	r3, r0, #4
 800661e:	e7f1      	b.n	8006604 <__exponent+0x60>

08006620 <_printf_float>:
 8006620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006624:	ed2d 8b02 	vpush	{d8}
 8006628:	b08d      	sub	sp, #52	; 0x34
 800662a:	460c      	mov	r4, r1
 800662c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006630:	4616      	mov	r6, r2
 8006632:	461f      	mov	r7, r3
 8006634:	4605      	mov	r5, r0
 8006636:	f001 fd3b 	bl	80080b0 <_localeconv_r>
 800663a:	f8d0 a000 	ldr.w	sl, [r0]
 800663e:	4650      	mov	r0, sl
 8006640:	f7f9 fdc6 	bl	80001d0 <strlen>
 8006644:	2300      	movs	r3, #0
 8006646:	930a      	str	r3, [sp, #40]	; 0x28
 8006648:	6823      	ldr	r3, [r4, #0]
 800664a:	9305      	str	r3, [sp, #20]
 800664c:	f8d8 3000 	ldr.w	r3, [r8]
 8006650:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006654:	3307      	adds	r3, #7
 8006656:	f023 0307 	bic.w	r3, r3, #7
 800665a:	f103 0208 	add.w	r2, r3, #8
 800665e:	f8c8 2000 	str.w	r2, [r8]
 8006662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006666:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800666a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800666e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006672:	9307      	str	r3, [sp, #28]
 8006674:	f8cd 8018 	str.w	r8, [sp, #24]
 8006678:	ee08 0a10 	vmov	s16, r0
 800667c:	4b9f      	ldr	r3, [pc, #636]	; (80068fc <_printf_float+0x2dc>)
 800667e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006682:	f04f 32ff 	mov.w	r2, #4294967295
 8006686:	f7fa fa51 	bl	8000b2c <__aeabi_dcmpun>
 800668a:	bb88      	cbnz	r0, 80066f0 <_printf_float+0xd0>
 800668c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006690:	4b9a      	ldr	r3, [pc, #616]	; (80068fc <_printf_float+0x2dc>)
 8006692:	f04f 32ff 	mov.w	r2, #4294967295
 8006696:	f7fa fa2b 	bl	8000af0 <__aeabi_dcmple>
 800669a:	bb48      	cbnz	r0, 80066f0 <_printf_float+0xd0>
 800669c:	2200      	movs	r2, #0
 800669e:	2300      	movs	r3, #0
 80066a0:	4640      	mov	r0, r8
 80066a2:	4649      	mov	r1, r9
 80066a4:	f7fa fa1a 	bl	8000adc <__aeabi_dcmplt>
 80066a8:	b110      	cbz	r0, 80066b0 <_printf_float+0x90>
 80066aa:	232d      	movs	r3, #45	; 0x2d
 80066ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066b0:	4b93      	ldr	r3, [pc, #588]	; (8006900 <_printf_float+0x2e0>)
 80066b2:	4894      	ldr	r0, [pc, #592]	; (8006904 <_printf_float+0x2e4>)
 80066b4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80066b8:	bf94      	ite	ls
 80066ba:	4698      	movls	r8, r3
 80066bc:	4680      	movhi	r8, r0
 80066be:	2303      	movs	r3, #3
 80066c0:	6123      	str	r3, [r4, #16]
 80066c2:	9b05      	ldr	r3, [sp, #20]
 80066c4:	f023 0204 	bic.w	r2, r3, #4
 80066c8:	6022      	str	r2, [r4, #0]
 80066ca:	f04f 0900 	mov.w	r9, #0
 80066ce:	9700      	str	r7, [sp, #0]
 80066d0:	4633      	mov	r3, r6
 80066d2:	aa0b      	add	r2, sp, #44	; 0x2c
 80066d4:	4621      	mov	r1, r4
 80066d6:	4628      	mov	r0, r5
 80066d8:	f000 f9d8 	bl	8006a8c <_printf_common>
 80066dc:	3001      	adds	r0, #1
 80066de:	f040 8090 	bne.w	8006802 <_printf_float+0x1e2>
 80066e2:	f04f 30ff 	mov.w	r0, #4294967295
 80066e6:	b00d      	add	sp, #52	; 0x34
 80066e8:	ecbd 8b02 	vpop	{d8}
 80066ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066f0:	4642      	mov	r2, r8
 80066f2:	464b      	mov	r3, r9
 80066f4:	4640      	mov	r0, r8
 80066f6:	4649      	mov	r1, r9
 80066f8:	f7fa fa18 	bl	8000b2c <__aeabi_dcmpun>
 80066fc:	b140      	cbz	r0, 8006710 <_printf_float+0xf0>
 80066fe:	464b      	mov	r3, r9
 8006700:	2b00      	cmp	r3, #0
 8006702:	bfbc      	itt	lt
 8006704:	232d      	movlt	r3, #45	; 0x2d
 8006706:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800670a:	487f      	ldr	r0, [pc, #508]	; (8006908 <_printf_float+0x2e8>)
 800670c:	4b7f      	ldr	r3, [pc, #508]	; (800690c <_printf_float+0x2ec>)
 800670e:	e7d1      	b.n	80066b4 <_printf_float+0x94>
 8006710:	6863      	ldr	r3, [r4, #4]
 8006712:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006716:	9206      	str	r2, [sp, #24]
 8006718:	1c5a      	adds	r2, r3, #1
 800671a:	d13f      	bne.n	800679c <_printf_float+0x17c>
 800671c:	2306      	movs	r3, #6
 800671e:	6063      	str	r3, [r4, #4]
 8006720:	9b05      	ldr	r3, [sp, #20]
 8006722:	6861      	ldr	r1, [r4, #4]
 8006724:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006728:	2300      	movs	r3, #0
 800672a:	9303      	str	r3, [sp, #12]
 800672c:	ab0a      	add	r3, sp, #40	; 0x28
 800672e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006732:	ab09      	add	r3, sp, #36	; 0x24
 8006734:	ec49 8b10 	vmov	d0, r8, r9
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	6022      	str	r2, [r4, #0]
 800673c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006740:	4628      	mov	r0, r5
 8006742:	f7ff fecd 	bl	80064e0 <__cvt>
 8006746:	9b06      	ldr	r3, [sp, #24]
 8006748:	9909      	ldr	r1, [sp, #36]	; 0x24
 800674a:	2b47      	cmp	r3, #71	; 0x47
 800674c:	4680      	mov	r8, r0
 800674e:	d108      	bne.n	8006762 <_printf_float+0x142>
 8006750:	1cc8      	adds	r0, r1, #3
 8006752:	db02      	blt.n	800675a <_printf_float+0x13a>
 8006754:	6863      	ldr	r3, [r4, #4]
 8006756:	4299      	cmp	r1, r3
 8006758:	dd41      	ble.n	80067de <_printf_float+0x1be>
 800675a:	f1ab 0b02 	sub.w	fp, fp, #2
 800675e:	fa5f fb8b 	uxtb.w	fp, fp
 8006762:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006766:	d820      	bhi.n	80067aa <_printf_float+0x18a>
 8006768:	3901      	subs	r1, #1
 800676a:	465a      	mov	r2, fp
 800676c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006770:	9109      	str	r1, [sp, #36]	; 0x24
 8006772:	f7ff ff17 	bl	80065a4 <__exponent>
 8006776:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006778:	1813      	adds	r3, r2, r0
 800677a:	2a01      	cmp	r2, #1
 800677c:	4681      	mov	r9, r0
 800677e:	6123      	str	r3, [r4, #16]
 8006780:	dc02      	bgt.n	8006788 <_printf_float+0x168>
 8006782:	6822      	ldr	r2, [r4, #0]
 8006784:	07d2      	lsls	r2, r2, #31
 8006786:	d501      	bpl.n	800678c <_printf_float+0x16c>
 8006788:	3301      	adds	r3, #1
 800678a:	6123      	str	r3, [r4, #16]
 800678c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006790:	2b00      	cmp	r3, #0
 8006792:	d09c      	beq.n	80066ce <_printf_float+0xae>
 8006794:	232d      	movs	r3, #45	; 0x2d
 8006796:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800679a:	e798      	b.n	80066ce <_printf_float+0xae>
 800679c:	9a06      	ldr	r2, [sp, #24]
 800679e:	2a47      	cmp	r2, #71	; 0x47
 80067a0:	d1be      	bne.n	8006720 <_printf_float+0x100>
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1bc      	bne.n	8006720 <_printf_float+0x100>
 80067a6:	2301      	movs	r3, #1
 80067a8:	e7b9      	b.n	800671e <_printf_float+0xfe>
 80067aa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80067ae:	d118      	bne.n	80067e2 <_printf_float+0x1c2>
 80067b0:	2900      	cmp	r1, #0
 80067b2:	6863      	ldr	r3, [r4, #4]
 80067b4:	dd0b      	ble.n	80067ce <_printf_float+0x1ae>
 80067b6:	6121      	str	r1, [r4, #16]
 80067b8:	b913      	cbnz	r3, 80067c0 <_printf_float+0x1a0>
 80067ba:	6822      	ldr	r2, [r4, #0]
 80067bc:	07d0      	lsls	r0, r2, #31
 80067be:	d502      	bpl.n	80067c6 <_printf_float+0x1a6>
 80067c0:	3301      	adds	r3, #1
 80067c2:	440b      	add	r3, r1
 80067c4:	6123      	str	r3, [r4, #16]
 80067c6:	65a1      	str	r1, [r4, #88]	; 0x58
 80067c8:	f04f 0900 	mov.w	r9, #0
 80067cc:	e7de      	b.n	800678c <_printf_float+0x16c>
 80067ce:	b913      	cbnz	r3, 80067d6 <_printf_float+0x1b6>
 80067d0:	6822      	ldr	r2, [r4, #0]
 80067d2:	07d2      	lsls	r2, r2, #31
 80067d4:	d501      	bpl.n	80067da <_printf_float+0x1ba>
 80067d6:	3302      	adds	r3, #2
 80067d8:	e7f4      	b.n	80067c4 <_printf_float+0x1a4>
 80067da:	2301      	movs	r3, #1
 80067dc:	e7f2      	b.n	80067c4 <_printf_float+0x1a4>
 80067de:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80067e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067e4:	4299      	cmp	r1, r3
 80067e6:	db05      	blt.n	80067f4 <_printf_float+0x1d4>
 80067e8:	6823      	ldr	r3, [r4, #0]
 80067ea:	6121      	str	r1, [r4, #16]
 80067ec:	07d8      	lsls	r0, r3, #31
 80067ee:	d5ea      	bpl.n	80067c6 <_printf_float+0x1a6>
 80067f0:	1c4b      	adds	r3, r1, #1
 80067f2:	e7e7      	b.n	80067c4 <_printf_float+0x1a4>
 80067f4:	2900      	cmp	r1, #0
 80067f6:	bfd4      	ite	le
 80067f8:	f1c1 0202 	rsble	r2, r1, #2
 80067fc:	2201      	movgt	r2, #1
 80067fe:	4413      	add	r3, r2
 8006800:	e7e0      	b.n	80067c4 <_printf_float+0x1a4>
 8006802:	6823      	ldr	r3, [r4, #0]
 8006804:	055a      	lsls	r2, r3, #21
 8006806:	d407      	bmi.n	8006818 <_printf_float+0x1f8>
 8006808:	6923      	ldr	r3, [r4, #16]
 800680a:	4642      	mov	r2, r8
 800680c:	4631      	mov	r1, r6
 800680e:	4628      	mov	r0, r5
 8006810:	47b8      	blx	r7
 8006812:	3001      	adds	r0, #1
 8006814:	d12c      	bne.n	8006870 <_printf_float+0x250>
 8006816:	e764      	b.n	80066e2 <_printf_float+0xc2>
 8006818:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800681c:	f240 80e0 	bls.w	80069e0 <_printf_float+0x3c0>
 8006820:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006824:	2200      	movs	r2, #0
 8006826:	2300      	movs	r3, #0
 8006828:	f7fa f94e 	bl	8000ac8 <__aeabi_dcmpeq>
 800682c:	2800      	cmp	r0, #0
 800682e:	d034      	beq.n	800689a <_printf_float+0x27a>
 8006830:	4a37      	ldr	r2, [pc, #220]	; (8006910 <_printf_float+0x2f0>)
 8006832:	2301      	movs	r3, #1
 8006834:	4631      	mov	r1, r6
 8006836:	4628      	mov	r0, r5
 8006838:	47b8      	blx	r7
 800683a:	3001      	adds	r0, #1
 800683c:	f43f af51 	beq.w	80066e2 <_printf_float+0xc2>
 8006840:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006844:	429a      	cmp	r2, r3
 8006846:	db02      	blt.n	800684e <_printf_float+0x22e>
 8006848:	6823      	ldr	r3, [r4, #0]
 800684a:	07d8      	lsls	r0, r3, #31
 800684c:	d510      	bpl.n	8006870 <_printf_float+0x250>
 800684e:	ee18 3a10 	vmov	r3, s16
 8006852:	4652      	mov	r2, sl
 8006854:	4631      	mov	r1, r6
 8006856:	4628      	mov	r0, r5
 8006858:	47b8      	blx	r7
 800685a:	3001      	adds	r0, #1
 800685c:	f43f af41 	beq.w	80066e2 <_printf_float+0xc2>
 8006860:	f04f 0800 	mov.w	r8, #0
 8006864:	f104 091a 	add.w	r9, r4, #26
 8006868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800686a:	3b01      	subs	r3, #1
 800686c:	4543      	cmp	r3, r8
 800686e:	dc09      	bgt.n	8006884 <_printf_float+0x264>
 8006870:	6823      	ldr	r3, [r4, #0]
 8006872:	079b      	lsls	r3, r3, #30
 8006874:	f100 8105 	bmi.w	8006a82 <_printf_float+0x462>
 8006878:	68e0      	ldr	r0, [r4, #12]
 800687a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800687c:	4298      	cmp	r0, r3
 800687e:	bfb8      	it	lt
 8006880:	4618      	movlt	r0, r3
 8006882:	e730      	b.n	80066e6 <_printf_float+0xc6>
 8006884:	2301      	movs	r3, #1
 8006886:	464a      	mov	r2, r9
 8006888:	4631      	mov	r1, r6
 800688a:	4628      	mov	r0, r5
 800688c:	47b8      	blx	r7
 800688e:	3001      	adds	r0, #1
 8006890:	f43f af27 	beq.w	80066e2 <_printf_float+0xc2>
 8006894:	f108 0801 	add.w	r8, r8, #1
 8006898:	e7e6      	b.n	8006868 <_printf_float+0x248>
 800689a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800689c:	2b00      	cmp	r3, #0
 800689e:	dc39      	bgt.n	8006914 <_printf_float+0x2f4>
 80068a0:	4a1b      	ldr	r2, [pc, #108]	; (8006910 <_printf_float+0x2f0>)
 80068a2:	2301      	movs	r3, #1
 80068a4:	4631      	mov	r1, r6
 80068a6:	4628      	mov	r0, r5
 80068a8:	47b8      	blx	r7
 80068aa:	3001      	adds	r0, #1
 80068ac:	f43f af19 	beq.w	80066e2 <_printf_float+0xc2>
 80068b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068b4:	4313      	orrs	r3, r2
 80068b6:	d102      	bne.n	80068be <_printf_float+0x29e>
 80068b8:	6823      	ldr	r3, [r4, #0]
 80068ba:	07d9      	lsls	r1, r3, #31
 80068bc:	d5d8      	bpl.n	8006870 <_printf_float+0x250>
 80068be:	ee18 3a10 	vmov	r3, s16
 80068c2:	4652      	mov	r2, sl
 80068c4:	4631      	mov	r1, r6
 80068c6:	4628      	mov	r0, r5
 80068c8:	47b8      	blx	r7
 80068ca:	3001      	adds	r0, #1
 80068cc:	f43f af09 	beq.w	80066e2 <_printf_float+0xc2>
 80068d0:	f04f 0900 	mov.w	r9, #0
 80068d4:	f104 0a1a 	add.w	sl, r4, #26
 80068d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068da:	425b      	negs	r3, r3
 80068dc:	454b      	cmp	r3, r9
 80068de:	dc01      	bgt.n	80068e4 <_printf_float+0x2c4>
 80068e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068e2:	e792      	b.n	800680a <_printf_float+0x1ea>
 80068e4:	2301      	movs	r3, #1
 80068e6:	4652      	mov	r2, sl
 80068e8:	4631      	mov	r1, r6
 80068ea:	4628      	mov	r0, r5
 80068ec:	47b8      	blx	r7
 80068ee:	3001      	adds	r0, #1
 80068f0:	f43f aef7 	beq.w	80066e2 <_printf_float+0xc2>
 80068f4:	f109 0901 	add.w	r9, r9, #1
 80068f8:	e7ee      	b.n	80068d8 <_printf_float+0x2b8>
 80068fa:	bf00      	nop
 80068fc:	7fefffff 	.word	0x7fefffff
 8006900:	0801c840 	.word	0x0801c840
 8006904:	0801c844 	.word	0x0801c844
 8006908:	0801c84c 	.word	0x0801c84c
 800690c:	0801c848 	.word	0x0801c848
 8006910:	0801c850 	.word	0x0801c850
 8006914:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006916:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006918:	429a      	cmp	r2, r3
 800691a:	bfa8      	it	ge
 800691c:	461a      	movge	r2, r3
 800691e:	2a00      	cmp	r2, #0
 8006920:	4691      	mov	r9, r2
 8006922:	dc37      	bgt.n	8006994 <_printf_float+0x374>
 8006924:	f04f 0b00 	mov.w	fp, #0
 8006928:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800692c:	f104 021a 	add.w	r2, r4, #26
 8006930:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006932:	9305      	str	r3, [sp, #20]
 8006934:	eba3 0309 	sub.w	r3, r3, r9
 8006938:	455b      	cmp	r3, fp
 800693a:	dc33      	bgt.n	80069a4 <_printf_float+0x384>
 800693c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006940:	429a      	cmp	r2, r3
 8006942:	db3b      	blt.n	80069bc <_printf_float+0x39c>
 8006944:	6823      	ldr	r3, [r4, #0]
 8006946:	07da      	lsls	r2, r3, #31
 8006948:	d438      	bmi.n	80069bc <_printf_float+0x39c>
 800694a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800694c:	9b05      	ldr	r3, [sp, #20]
 800694e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	eba2 0901 	sub.w	r9, r2, r1
 8006956:	4599      	cmp	r9, r3
 8006958:	bfa8      	it	ge
 800695a:	4699      	movge	r9, r3
 800695c:	f1b9 0f00 	cmp.w	r9, #0
 8006960:	dc35      	bgt.n	80069ce <_printf_float+0x3ae>
 8006962:	f04f 0800 	mov.w	r8, #0
 8006966:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800696a:	f104 0a1a 	add.w	sl, r4, #26
 800696e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006972:	1a9b      	subs	r3, r3, r2
 8006974:	eba3 0309 	sub.w	r3, r3, r9
 8006978:	4543      	cmp	r3, r8
 800697a:	f77f af79 	ble.w	8006870 <_printf_float+0x250>
 800697e:	2301      	movs	r3, #1
 8006980:	4652      	mov	r2, sl
 8006982:	4631      	mov	r1, r6
 8006984:	4628      	mov	r0, r5
 8006986:	47b8      	blx	r7
 8006988:	3001      	adds	r0, #1
 800698a:	f43f aeaa 	beq.w	80066e2 <_printf_float+0xc2>
 800698e:	f108 0801 	add.w	r8, r8, #1
 8006992:	e7ec      	b.n	800696e <_printf_float+0x34e>
 8006994:	4613      	mov	r3, r2
 8006996:	4631      	mov	r1, r6
 8006998:	4642      	mov	r2, r8
 800699a:	4628      	mov	r0, r5
 800699c:	47b8      	blx	r7
 800699e:	3001      	adds	r0, #1
 80069a0:	d1c0      	bne.n	8006924 <_printf_float+0x304>
 80069a2:	e69e      	b.n	80066e2 <_printf_float+0xc2>
 80069a4:	2301      	movs	r3, #1
 80069a6:	4631      	mov	r1, r6
 80069a8:	4628      	mov	r0, r5
 80069aa:	9205      	str	r2, [sp, #20]
 80069ac:	47b8      	blx	r7
 80069ae:	3001      	adds	r0, #1
 80069b0:	f43f ae97 	beq.w	80066e2 <_printf_float+0xc2>
 80069b4:	9a05      	ldr	r2, [sp, #20]
 80069b6:	f10b 0b01 	add.w	fp, fp, #1
 80069ba:	e7b9      	b.n	8006930 <_printf_float+0x310>
 80069bc:	ee18 3a10 	vmov	r3, s16
 80069c0:	4652      	mov	r2, sl
 80069c2:	4631      	mov	r1, r6
 80069c4:	4628      	mov	r0, r5
 80069c6:	47b8      	blx	r7
 80069c8:	3001      	adds	r0, #1
 80069ca:	d1be      	bne.n	800694a <_printf_float+0x32a>
 80069cc:	e689      	b.n	80066e2 <_printf_float+0xc2>
 80069ce:	9a05      	ldr	r2, [sp, #20]
 80069d0:	464b      	mov	r3, r9
 80069d2:	4442      	add	r2, r8
 80069d4:	4631      	mov	r1, r6
 80069d6:	4628      	mov	r0, r5
 80069d8:	47b8      	blx	r7
 80069da:	3001      	adds	r0, #1
 80069dc:	d1c1      	bne.n	8006962 <_printf_float+0x342>
 80069de:	e680      	b.n	80066e2 <_printf_float+0xc2>
 80069e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069e2:	2a01      	cmp	r2, #1
 80069e4:	dc01      	bgt.n	80069ea <_printf_float+0x3ca>
 80069e6:	07db      	lsls	r3, r3, #31
 80069e8:	d538      	bpl.n	8006a5c <_printf_float+0x43c>
 80069ea:	2301      	movs	r3, #1
 80069ec:	4642      	mov	r2, r8
 80069ee:	4631      	mov	r1, r6
 80069f0:	4628      	mov	r0, r5
 80069f2:	47b8      	blx	r7
 80069f4:	3001      	adds	r0, #1
 80069f6:	f43f ae74 	beq.w	80066e2 <_printf_float+0xc2>
 80069fa:	ee18 3a10 	vmov	r3, s16
 80069fe:	4652      	mov	r2, sl
 8006a00:	4631      	mov	r1, r6
 8006a02:	4628      	mov	r0, r5
 8006a04:	47b8      	blx	r7
 8006a06:	3001      	adds	r0, #1
 8006a08:	f43f ae6b 	beq.w	80066e2 <_printf_float+0xc2>
 8006a0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a10:	2200      	movs	r2, #0
 8006a12:	2300      	movs	r3, #0
 8006a14:	f7fa f858 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a18:	b9d8      	cbnz	r0, 8006a52 <_printf_float+0x432>
 8006a1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a1c:	f108 0201 	add.w	r2, r8, #1
 8006a20:	3b01      	subs	r3, #1
 8006a22:	4631      	mov	r1, r6
 8006a24:	4628      	mov	r0, r5
 8006a26:	47b8      	blx	r7
 8006a28:	3001      	adds	r0, #1
 8006a2a:	d10e      	bne.n	8006a4a <_printf_float+0x42a>
 8006a2c:	e659      	b.n	80066e2 <_printf_float+0xc2>
 8006a2e:	2301      	movs	r3, #1
 8006a30:	4652      	mov	r2, sl
 8006a32:	4631      	mov	r1, r6
 8006a34:	4628      	mov	r0, r5
 8006a36:	47b8      	blx	r7
 8006a38:	3001      	adds	r0, #1
 8006a3a:	f43f ae52 	beq.w	80066e2 <_printf_float+0xc2>
 8006a3e:	f108 0801 	add.w	r8, r8, #1
 8006a42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a44:	3b01      	subs	r3, #1
 8006a46:	4543      	cmp	r3, r8
 8006a48:	dcf1      	bgt.n	8006a2e <_printf_float+0x40e>
 8006a4a:	464b      	mov	r3, r9
 8006a4c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a50:	e6dc      	b.n	800680c <_printf_float+0x1ec>
 8006a52:	f04f 0800 	mov.w	r8, #0
 8006a56:	f104 0a1a 	add.w	sl, r4, #26
 8006a5a:	e7f2      	b.n	8006a42 <_printf_float+0x422>
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	4642      	mov	r2, r8
 8006a60:	e7df      	b.n	8006a22 <_printf_float+0x402>
 8006a62:	2301      	movs	r3, #1
 8006a64:	464a      	mov	r2, r9
 8006a66:	4631      	mov	r1, r6
 8006a68:	4628      	mov	r0, r5
 8006a6a:	47b8      	blx	r7
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	f43f ae38 	beq.w	80066e2 <_printf_float+0xc2>
 8006a72:	f108 0801 	add.w	r8, r8, #1
 8006a76:	68e3      	ldr	r3, [r4, #12]
 8006a78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a7a:	1a5b      	subs	r3, r3, r1
 8006a7c:	4543      	cmp	r3, r8
 8006a7e:	dcf0      	bgt.n	8006a62 <_printf_float+0x442>
 8006a80:	e6fa      	b.n	8006878 <_printf_float+0x258>
 8006a82:	f04f 0800 	mov.w	r8, #0
 8006a86:	f104 0919 	add.w	r9, r4, #25
 8006a8a:	e7f4      	b.n	8006a76 <_printf_float+0x456>

08006a8c <_printf_common>:
 8006a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a90:	4616      	mov	r6, r2
 8006a92:	4699      	mov	r9, r3
 8006a94:	688a      	ldr	r2, [r1, #8]
 8006a96:	690b      	ldr	r3, [r1, #16]
 8006a98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	bfb8      	it	lt
 8006aa0:	4613      	movlt	r3, r2
 8006aa2:	6033      	str	r3, [r6, #0]
 8006aa4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006aa8:	4607      	mov	r7, r0
 8006aaa:	460c      	mov	r4, r1
 8006aac:	b10a      	cbz	r2, 8006ab2 <_printf_common+0x26>
 8006aae:	3301      	adds	r3, #1
 8006ab0:	6033      	str	r3, [r6, #0]
 8006ab2:	6823      	ldr	r3, [r4, #0]
 8006ab4:	0699      	lsls	r1, r3, #26
 8006ab6:	bf42      	ittt	mi
 8006ab8:	6833      	ldrmi	r3, [r6, #0]
 8006aba:	3302      	addmi	r3, #2
 8006abc:	6033      	strmi	r3, [r6, #0]
 8006abe:	6825      	ldr	r5, [r4, #0]
 8006ac0:	f015 0506 	ands.w	r5, r5, #6
 8006ac4:	d106      	bne.n	8006ad4 <_printf_common+0x48>
 8006ac6:	f104 0a19 	add.w	sl, r4, #25
 8006aca:	68e3      	ldr	r3, [r4, #12]
 8006acc:	6832      	ldr	r2, [r6, #0]
 8006ace:	1a9b      	subs	r3, r3, r2
 8006ad0:	42ab      	cmp	r3, r5
 8006ad2:	dc26      	bgt.n	8006b22 <_printf_common+0x96>
 8006ad4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ad8:	1e13      	subs	r3, r2, #0
 8006ada:	6822      	ldr	r2, [r4, #0]
 8006adc:	bf18      	it	ne
 8006ade:	2301      	movne	r3, #1
 8006ae0:	0692      	lsls	r2, r2, #26
 8006ae2:	d42b      	bmi.n	8006b3c <_printf_common+0xb0>
 8006ae4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ae8:	4649      	mov	r1, r9
 8006aea:	4638      	mov	r0, r7
 8006aec:	47c0      	blx	r8
 8006aee:	3001      	adds	r0, #1
 8006af0:	d01e      	beq.n	8006b30 <_printf_common+0xa4>
 8006af2:	6823      	ldr	r3, [r4, #0]
 8006af4:	68e5      	ldr	r5, [r4, #12]
 8006af6:	6832      	ldr	r2, [r6, #0]
 8006af8:	f003 0306 	and.w	r3, r3, #6
 8006afc:	2b04      	cmp	r3, #4
 8006afe:	bf08      	it	eq
 8006b00:	1aad      	subeq	r5, r5, r2
 8006b02:	68a3      	ldr	r3, [r4, #8]
 8006b04:	6922      	ldr	r2, [r4, #16]
 8006b06:	bf0c      	ite	eq
 8006b08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b0c:	2500      	movne	r5, #0
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	bfc4      	itt	gt
 8006b12:	1a9b      	subgt	r3, r3, r2
 8006b14:	18ed      	addgt	r5, r5, r3
 8006b16:	2600      	movs	r6, #0
 8006b18:	341a      	adds	r4, #26
 8006b1a:	42b5      	cmp	r5, r6
 8006b1c:	d11a      	bne.n	8006b54 <_printf_common+0xc8>
 8006b1e:	2000      	movs	r0, #0
 8006b20:	e008      	b.n	8006b34 <_printf_common+0xa8>
 8006b22:	2301      	movs	r3, #1
 8006b24:	4652      	mov	r2, sl
 8006b26:	4649      	mov	r1, r9
 8006b28:	4638      	mov	r0, r7
 8006b2a:	47c0      	blx	r8
 8006b2c:	3001      	adds	r0, #1
 8006b2e:	d103      	bne.n	8006b38 <_printf_common+0xac>
 8006b30:	f04f 30ff 	mov.w	r0, #4294967295
 8006b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b38:	3501      	adds	r5, #1
 8006b3a:	e7c6      	b.n	8006aca <_printf_common+0x3e>
 8006b3c:	18e1      	adds	r1, r4, r3
 8006b3e:	1c5a      	adds	r2, r3, #1
 8006b40:	2030      	movs	r0, #48	; 0x30
 8006b42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b46:	4422      	add	r2, r4
 8006b48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b50:	3302      	adds	r3, #2
 8006b52:	e7c7      	b.n	8006ae4 <_printf_common+0x58>
 8006b54:	2301      	movs	r3, #1
 8006b56:	4622      	mov	r2, r4
 8006b58:	4649      	mov	r1, r9
 8006b5a:	4638      	mov	r0, r7
 8006b5c:	47c0      	blx	r8
 8006b5e:	3001      	adds	r0, #1
 8006b60:	d0e6      	beq.n	8006b30 <_printf_common+0xa4>
 8006b62:	3601      	adds	r6, #1
 8006b64:	e7d9      	b.n	8006b1a <_printf_common+0x8e>
	...

08006b68 <_printf_i>:
 8006b68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b6c:	460c      	mov	r4, r1
 8006b6e:	4691      	mov	r9, r2
 8006b70:	7e27      	ldrb	r7, [r4, #24]
 8006b72:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006b74:	2f78      	cmp	r7, #120	; 0x78
 8006b76:	4680      	mov	r8, r0
 8006b78:	469a      	mov	sl, r3
 8006b7a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b7e:	d807      	bhi.n	8006b90 <_printf_i+0x28>
 8006b80:	2f62      	cmp	r7, #98	; 0x62
 8006b82:	d80a      	bhi.n	8006b9a <_printf_i+0x32>
 8006b84:	2f00      	cmp	r7, #0
 8006b86:	f000 80d8 	beq.w	8006d3a <_printf_i+0x1d2>
 8006b8a:	2f58      	cmp	r7, #88	; 0x58
 8006b8c:	f000 80a3 	beq.w	8006cd6 <_printf_i+0x16e>
 8006b90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006b94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b98:	e03a      	b.n	8006c10 <_printf_i+0xa8>
 8006b9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b9e:	2b15      	cmp	r3, #21
 8006ba0:	d8f6      	bhi.n	8006b90 <_printf_i+0x28>
 8006ba2:	a001      	add	r0, pc, #4	; (adr r0, 8006ba8 <_printf_i+0x40>)
 8006ba4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006ba8:	08006c01 	.word	0x08006c01
 8006bac:	08006c15 	.word	0x08006c15
 8006bb0:	08006b91 	.word	0x08006b91
 8006bb4:	08006b91 	.word	0x08006b91
 8006bb8:	08006b91 	.word	0x08006b91
 8006bbc:	08006b91 	.word	0x08006b91
 8006bc0:	08006c15 	.word	0x08006c15
 8006bc4:	08006b91 	.word	0x08006b91
 8006bc8:	08006b91 	.word	0x08006b91
 8006bcc:	08006b91 	.word	0x08006b91
 8006bd0:	08006b91 	.word	0x08006b91
 8006bd4:	08006d21 	.word	0x08006d21
 8006bd8:	08006c45 	.word	0x08006c45
 8006bdc:	08006d03 	.word	0x08006d03
 8006be0:	08006b91 	.word	0x08006b91
 8006be4:	08006b91 	.word	0x08006b91
 8006be8:	08006d43 	.word	0x08006d43
 8006bec:	08006b91 	.word	0x08006b91
 8006bf0:	08006c45 	.word	0x08006c45
 8006bf4:	08006b91 	.word	0x08006b91
 8006bf8:	08006b91 	.word	0x08006b91
 8006bfc:	08006d0b 	.word	0x08006d0b
 8006c00:	680b      	ldr	r3, [r1, #0]
 8006c02:	1d1a      	adds	r2, r3, #4
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	600a      	str	r2, [r1, #0]
 8006c08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c10:	2301      	movs	r3, #1
 8006c12:	e0a3      	b.n	8006d5c <_printf_i+0x1f4>
 8006c14:	6825      	ldr	r5, [r4, #0]
 8006c16:	6808      	ldr	r0, [r1, #0]
 8006c18:	062e      	lsls	r6, r5, #24
 8006c1a:	f100 0304 	add.w	r3, r0, #4
 8006c1e:	d50a      	bpl.n	8006c36 <_printf_i+0xce>
 8006c20:	6805      	ldr	r5, [r0, #0]
 8006c22:	600b      	str	r3, [r1, #0]
 8006c24:	2d00      	cmp	r5, #0
 8006c26:	da03      	bge.n	8006c30 <_printf_i+0xc8>
 8006c28:	232d      	movs	r3, #45	; 0x2d
 8006c2a:	426d      	negs	r5, r5
 8006c2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c30:	485e      	ldr	r0, [pc, #376]	; (8006dac <_printf_i+0x244>)
 8006c32:	230a      	movs	r3, #10
 8006c34:	e019      	b.n	8006c6a <_printf_i+0x102>
 8006c36:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006c3a:	6805      	ldr	r5, [r0, #0]
 8006c3c:	600b      	str	r3, [r1, #0]
 8006c3e:	bf18      	it	ne
 8006c40:	b22d      	sxthne	r5, r5
 8006c42:	e7ef      	b.n	8006c24 <_printf_i+0xbc>
 8006c44:	680b      	ldr	r3, [r1, #0]
 8006c46:	6825      	ldr	r5, [r4, #0]
 8006c48:	1d18      	adds	r0, r3, #4
 8006c4a:	6008      	str	r0, [r1, #0]
 8006c4c:	0628      	lsls	r0, r5, #24
 8006c4e:	d501      	bpl.n	8006c54 <_printf_i+0xec>
 8006c50:	681d      	ldr	r5, [r3, #0]
 8006c52:	e002      	b.n	8006c5a <_printf_i+0xf2>
 8006c54:	0669      	lsls	r1, r5, #25
 8006c56:	d5fb      	bpl.n	8006c50 <_printf_i+0xe8>
 8006c58:	881d      	ldrh	r5, [r3, #0]
 8006c5a:	4854      	ldr	r0, [pc, #336]	; (8006dac <_printf_i+0x244>)
 8006c5c:	2f6f      	cmp	r7, #111	; 0x6f
 8006c5e:	bf0c      	ite	eq
 8006c60:	2308      	moveq	r3, #8
 8006c62:	230a      	movne	r3, #10
 8006c64:	2100      	movs	r1, #0
 8006c66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c6a:	6866      	ldr	r6, [r4, #4]
 8006c6c:	60a6      	str	r6, [r4, #8]
 8006c6e:	2e00      	cmp	r6, #0
 8006c70:	bfa2      	ittt	ge
 8006c72:	6821      	ldrge	r1, [r4, #0]
 8006c74:	f021 0104 	bicge.w	r1, r1, #4
 8006c78:	6021      	strge	r1, [r4, #0]
 8006c7a:	b90d      	cbnz	r5, 8006c80 <_printf_i+0x118>
 8006c7c:	2e00      	cmp	r6, #0
 8006c7e:	d04d      	beq.n	8006d1c <_printf_i+0x1b4>
 8006c80:	4616      	mov	r6, r2
 8006c82:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c86:	fb03 5711 	mls	r7, r3, r1, r5
 8006c8a:	5dc7      	ldrb	r7, [r0, r7]
 8006c8c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c90:	462f      	mov	r7, r5
 8006c92:	42bb      	cmp	r3, r7
 8006c94:	460d      	mov	r5, r1
 8006c96:	d9f4      	bls.n	8006c82 <_printf_i+0x11a>
 8006c98:	2b08      	cmp	r3, #8
 8006c9a:	d10b      	bne.n	8006cb4 <_printf_i+0x14c>
 8006c9c:	6823      	ldr	r3, [r4, #0]
 8006c9e:	07df      	lsls	r7, r3, #31
 8006ca0:	d508      	bpl.n	8006cb4 <_printf_i+0x14c>
 8006ca2:	6923      	ldr	r3, [r4, #16]
 8006ca4:	6861      	ldr	r1, [r4, #4]
 8006ca6:	4299      	cmp	r1, r3
 8006ca8:	bfde      	ittt	le
 8006caa:	2330      	movle	r3, #48	; 0x30
 8006cac:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006cb0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006cb4:	1b92      	subs	r2, r2, r6
 8006cb6:	6122      	str	r2, [r4, #16]
 8006cb8:	f8cd a000 	str.w	sl, [sp]
 8006cbc:	464b      	mov	r3, r9
 8006cbe:	aa03      	add	r2, sp, #12
 8006cc0:	4621      	mov	r1, r4
 8006cc2:	4640      	mov	r0, r8
 8006cc4:	f7ff fee2 	bl	8006a8c <_printf_common>
 8006cc8:	3001      	adds	r0, #1
 8006cca:	d14c      	bne.n	8006d66 <_printf_i+0x1fe>
 8006ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd0:	b004      	add	sp, #16
 8006cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cd6:	4835      	ldr	r0, [pc, #212]	; (8006dac <_printf_i+0x244>)
 8006cd8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006cdc:	6823      	ldr	r3, [r4, #0]
 8006cde:	680e      	ldr	r6, [r1, #0]
 8006ce0:	061f      	lsls	r7, r3, #24
 8006ce2:	f856 5b04 	ldr.w	r5, [r6], #4
 8006ce6:	600e      	str	r6, [r1, #0]
 8006ce8:	d514      	bpl.n	8006d14 <_printf_i+0x1ac>
 8006cea:	07d9      	lsls	r1, r3, #31
 8006cec:	bf44      	itt	mi
 8006cee:	f043 0320 	orrmi.w	r3, r3, #32
 8006cf2:	6023      	strmi	r3, [r4, #0]
 8006cf4:	b91d      	cbnz	r5, 8006cfe <_printf_i+0x196>
 8006cf6:	6823      	ldr	r3, [r4, #0]
 8006cf8:	f023 0320 	bic.w	r3, r3, #32
 8006cfc:	6023      	str	r3, [r4, #0]
 8006cfe:	2310      	movs	r3, #16
 8006d00:	e7b0      	b.n	8006c64 <_printf_i+0xfc>
 8006d02:	6823      	ldr	r3, [r4, #0]
 8006d04:	f043 0320 	orr.w	r3, r3, #32
 8006d08:	6023      	str	r3, [r4, #0]
 8006d0a:	2378      	movs	r3, #120	; 0x78
 8006d0c:	4828      	ldr	r0, [pc, #160]	; (8006db0 <_printf_i+0x248>)
 8006d0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d12:	e7e3      	b.n	8006cdc <_printf_i+0x174>
 8006d14:	065e      	lsls	r6, r3, #25
 8006d16:	bf48      	it	mi
 8006d18:	b2ad      	uxthmi	r5, r5
 8006d1a:	e7e6      	b.n	8006cea <_printf_i+0x182>
 8006d1c:	4616      	mov	r6, r2
 8006d1e:	e7bb      	b.n	8006c98 <_printf_i+0x130>
 8006d20:	680b      	ldr	r3, [r1, #0]
 8006d22:	6826      	ldr	r6, [r4, #0]
 8006d24:	6960      	ldr	r0, [r4, #20]
 8006d26:	1d1d      	adds	r5, r3, #4
 8006d28:	600d      	str	r5, [r1, #0]
 8006d2a:	0635      	lsls	r5, r6, #24
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	d501      	bpl.n	8006d34 <_printf_i+0x1cc>
 8006d30:	6018      	str	r0, [r3, #0]
 8006d32:	e002      	b.n	8006d3a <_printf_i+0x1d2>
 8006d34:	0671      	lsls	r1, r6, #25
 8006d36:	d5fb      	bpl.n	8006d30 <_printf_i+0x1c8>
 8006d38:	8018      	strh	r0, [r3, #0]
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	6123      	str	r3, [r4, #16]
 8006d3e:	4616      	mov	r6, r2
 8006d40:	e7ba      	b.n	8006cb8 <_printf_i+0x150>
 8006d42:	680b      	ldr	r3, [r1, #0]
 8006d44:	1d1a      	adds	r2, r3, #4
 8006d46:	600a      	str	r2, [r1, #0]
 8006d48:	681e      	ldr	r6, [r3, #0]
 8006d4a:	6862      	ldr	r2, [r4, #4]
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	4630      	mov	r0, r6
 8006d50:	f7f9 fa46 	bl	80001e0 <memchr>
 8006d54:	b108      	cbz	r0, 8006d5a <_printf_i+0x1f2>
 8006d56:	1b80      	subs	r0, r0, r6
 8006d58:	6060      	str	r0, [r4, #4]
 8006d5a:	6863      	ldr	r3, [r4, #4]
 8006d5c:	6123      	str	r3, [r4, #16]
 8006d5e:	2300      	movs	r3, #0
 8006d60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d64:	e7a8      	b.n	8006cb8 <_printf_i+0x150>
 8006d66:	6923      	ldr	r3, [r4, #16]
 8006d68:	4632      	mov	r2, r6
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	4640      	mov	r0, r8
 8006d6e:	47d0      	blx	sl
 8006d70:	3001      	adds	r0, #1
 8006d72:	d0ab      	beq.n	8006ccc <_printf_i+0x164>
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	079b      	lsls	r3, r3, #30
 8006d78:	d413      	bmi.n	8006da2 <_printf_i+0x23a>
 8006d7a:	68e0      	ldr	r0, [r4, #12]
 8006d7c:	9b03      	ldr	r3, [sp, #12]
 8006d7e:	4298      	cmp	r0, r3
 8006d80:	bfb8      	it	lt
 8006d82:	4618      	movlt	r0, r3
 8006d84:	e7a4      	b.n	8006cd0 <_printf_i+0x168>
 8006d86:	2301      	movs	r3, #1
 8006d88:	4632      	mov	r2, r6
 8006d8a:	4649      	mov	r1, r9
 8006d8c:	4640      	mov	r0, r8
 8006d8e:	47d0      	blx	sl
 8006d90:	3001      	adds	r0, #1
 8006d92:	d09b      	beq.n	8006ccc <_printf_i+0x164>
 8006d94:	3501      	adds	r5, #1
 8006d96:	68e3      	ldr	r3, [r4, #12]
 8006d98:	9903      	ldr	r1, [sp, #12]
 8006d9a:	1a5b      	subs	r3, r3, r1
 8006d9c:	42ab      	cmp	r3, r5
 8006d9e:	dcf2      	bgt.n	8006d86 <_printf_i+0x21e>
 8006da0:	e7eb      	b.n	8006d7a <_printf_i+0x212>
 8006da2:	2500      	movs	r5, #0
 8006da4:	f104 0619 	add.w	r6, r4, #25
 8006da8:	e7f5      	b.n	8006d96 <_printf_i+0x22e>
 8006daa:	bf00      	nop
 8006dac:	0801c852 	.word	0x0801c852
 8006db0:	0801c863 	.word	0x0801c863

08006db4 <iprintf>:
 8006db4:	b40f      	push	{r0, r1, r2, r3}
 8006db6:	4b0a      	ldr	r3, [pc, #40]	; (8006de0 <iprintf+0x2c>)
 8006db8:	b513      	push	{r0, r1, r4, lr}
 8006dba:	681c      	ldr	r4, [r3, #0]
 8006dbc:	b124      	cbz	r4, 8006dc8 <iprintf+0x14>
 8006dbe:	69a3      	ldr	r3, [r4, #24]
 8006dc0:	b913      	cbnz	r3, 8006dc8 <iprintf+0x14>
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	f001 f8d6 	bl	8007f74 <__sinit>
 8006dc8:	ab05      	add	r3, sp, #20
 8006dca:	9a04      	ldr	r2, [sp, #16]
 8006dcc:	68a1      	ldr	r1, [r4, #8]
 8006dce:	9301      	str	r3, [sp, #4]
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	f001 fe51 	bl	8008a78 <_vfiprintf_r>
 8006dd6:	b002      	add	sp, #8
 8006dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ddc:	b004      	add	sp, #16
 8006dde:	4770      	bx	lr
 8006de0:	20000010 	.word	0x20000010

08006de4 <_puts_r>:
 8006de4:	b570      	push	{r4, r5, r6, lr}
 8006de6:	460e      	mov	r6, r1
 8006de8:	4605      	mov	r5, r0
 8006dea:	b118      	cbz	r0, 8006df4 <_puts_r+0x10>
 8006dec:	6983      	ldr	r3, [r0, #24]
 8006dee:	b90b      	cbnz	r3, 8006df4 <_puts_r+0x10>
 8006df0:	f001 f8c0 	bl	8007f74 <__sinit>
 8006df4:	69ab      	ldr	r3, [r5, #24]
 8006df6:	68ac      	ldr	r4, [r5, #8]
 8006df8:	b913      	cbnz	r3, 8006e00 <_puts_r+0x1c>
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	f001 f8ba 	bl	8007f74 <__sinit>
 8006e00:	4b2c      	ldr	r3, [pc, #176]	; (8006eb4 <_puts_r+0xd0>)
 8006e02:	429c      	cmp	r4, r3
 8006e04:	d120      	bne.n	8006e48 <_puts_r+0x64>
 8006e06:	686c      	ldr	r4, [r5, #4]
 8006e08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e0a:	07db      	lsls	r3, r3, #31
 8006e0c:	d405      	bmi.n	8006e1a <_puts_r+0x36>
 8006e0e:	89a3      	ldrh	r3, [r4, #12]
 8006e10:	0598      	lsls	r0, r3, #22
 8006e12:	d402      	bmi.n	8006e1a <_puts_r+0x36>
 8006e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e16:	f001 f950 	bl	80080ba <__retarget_lock_acquire_recursive>
 8006e1a:	89a3      	ldrh	r3, [r4, #12]
 8006e1c:	0719      	lsls	r1, r3, #28
 8006e1e:	d51d      	bpl.n	8006e5c <_puts_r+0x78>
 8006e20:	6923      	ldr	r3, [r4, #16]
 8006e22:	b1db      	cbz	r3, 8006e5c <_puts_r+0x78>
 8006e24:	3e01      	subs	r6, #1
 8006e26:	68a3      	ldr	r3, [r4, #8]
 8006e28:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	60a3      	str	r3, [r4, #8]
 8006e30:	bb39      	cbnz	r1, 8006e82 <_puts_r+0x9e>
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	da38      	bge.n	8006ea8 <_puts_r+0xc4>
 8006e36:	4622      	mov	r2, r4
 8006e38:	210a      	movs	r1, #10
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f000 f848 	bl	8006ed0 <__swbuf_r>
 8006e40:	3001      	adds	r0, #1
 8006e42:	d011      	beq.n	8006e68 <_puts_r+0x84>
 8006e44:	250a      	movs	r5, #10
 8006e46:	e011      	b.n	8006e6c <_puts_r+0x88>
 8006e48:	4b1b      	ldr	r3, [pc, #108]	; (8006eb8 <_puts_r+0xd4>)
 8006e4a:	429c      	cmp	r4, r3
 8006e4c:	d101      	bne.n	8006e52 <_puts_r+0x6e>
 8006e4e:	68ac      	ldr	r4, [r5, #8]
 8006e50:	e7da      	b.n	8006e08 <_puts_r+0x24>
 8006e52:	4b1a      	ldr	r3, [pc, #104]	; (8006ebc <_puts_r+0xd8>)
 8006e54:	429c      	cmp	r4, r3
 8006e56:	bf08      	it	eq
 8006e58:	68ec      	ldreq	r4, [r5, #12]
 8006e5a:	e7d5      	b.n	8006e08 <_puts_r+0x24>
 8006e5c:	4621      	mov	r1, r4
 8006e5e:	4628      	mov	r0, r5
 8006e60:	f000 f888 	bl	8006f74 <__swsetup_r>
 8006e64:	2800      	cmp	r0, #0
 8006e66:	d0dd      	beq.n	8006e24 <_puts_r+0x40>
 8006e68:	f04f 35ff 	mov.w	r5, #4294967295
 8006e6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e6e:	07da      	lsls	r2, r3, #31
 8006e70:	d405      	bmi.n	8006e7e <_puts_r+0x9a>
 8006e72:	89a3      	ldrh	r3, [r4, #12]
 8006e74:	059b      	lsls	r3, r3, #22
 8006e76:	d402      	bmi.n	8006e7e <_puts_r+0x9a>
 8006e78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e7a:	f001 f91f 	bl	80080bc <__retarget_lock_release_recursive>
 8006e7e:	4628      	mov	r0, r5
 8006e80:	bd70      	pop	{r4, r5, r6, pc}
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	da04      	bge.n	8006e90 <_puts_r+0xac>
 8006e86:	69a2      	ldr	r2, [r4, #24]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	dc06      	bgt.n	8006e9a <_puts_r+0xb6>
 8006e8c:	290a      	cmp	r1, #10
 8006e8e:	d004      	beq.n	8006e9a <_puts_r+0xb6>
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	1c5a      	adds	r2, r3, #1
 8006e94:	6022      	str	r2, [r4, #0]
 8006e96:	7019      	strb	r1, [r3, #0]
 8006e98:	e7c5      	b.n	8006e26 <_puts_r+0x42>
 8006e9a:	4622      	mov	r2, r4
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	f000 f817 	bl	8006ed0 <__swbuf_r>
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	d1bf      	bne.n	8006e26 <_puts_r+0x42>
 8006ea6:	e7df      	b.n	8006e68 <_puts_r+0x84>
 8006ea8:	6823      	ldr	r3, [r4, #0]
 8006eaa:	250a      	movs	r5, #10
 8006eac:	1c5a      	adds	r2, r3, #1
 8006eae:	6022      	str	r2, [r4, #0]
 8006eb0:	701d      	strb	r5, [r3, #0]
 8006eb2:	e7db      	b.n	8006e6c <_puts_r+0x88>
 8006eb4:	0801c928 	.word	0x0801c928
 8006eb8:	0801c948 	.word	0x0801c948
 8006ebc:	0801c908 	.word	0x0801c908

08006ec0 <puts>:
 8006ec0:	4b02      	ldr	r3, [pc, #8]	; (8006ecc <puts+0xc>)
 8006ec2:	4601      	mov	r1, r0
 8006ec4:	6818      	ldr	r0, [r3, #0]
 8006ec6:	f7ff bf8d 	b.w	8006de4 <_puts_r>
 8006eca:	bf00      	nop
 8006ecc:	20000010 	.word	0x20000010

08006ed0 <__swbuf_r>:
 8006ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ed2:	460e      	mov	r6, r1
 8006ed4:	4614      	mov	r4, r2
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	b118      	cbz	r0, 8006ee2 <__swbuf_r+0x12>
 8006eda:	6983      	ldr	r3, [r0, #24]
 8006edc:	b90b      	cbnz	r3, 8006ee2 <__swbuf_r+0x12>
 8006ede:	f001 f849 	bl	8007f74 <__sinit>
 8006ee2:	4b21      	ldr	r3, [pc, #132]	; (8006f68 <__swbuf_r+0x98>)
 8006ee4:	429c      	cmp	r4, r3
 8006ee6:	d12b      	bne.n	8006f40 <__swbuf_r+0x70>
 8006ee8:	686c      	ldr	r4, [r5, #4]
 8006eea:	69a3      	ldr	r3, [r4, #24]
 8006eec:	60a3      	str	r3, [r4, #8]
 8006eee:	89a3      	ldrh	r3, [r4, #12]
 8006ef0:	071a      	lsls	r2, r3, #28
 8006ef2:	d52f      	bpl.n	8006f54 <__swbuf_r+0x84>
 8006ef4:	6923      	ldr	r3, [r4, #16]
 8006ef6:	b36b      	cbz	r3, 8006f54 <__swbuf_r+0x84>
 8006ef8:	6923      	ldr	r3, [r4, #16]
 8006efa:	6820      	ldr	r0, [r4, #0]
 8006efc:	1ac0      	subs	r0, r0, r3
 8006efe:	6963      	ldr	r3, [r4, #20]
 8006f00:	b2f6      	uxtb	r6, r6
 8006f02:	4283      	cmp	r3, r0
 8006f04:	4637      	mov	r7, r6
 8006f06:	dc04      	bgt.n	8006f12 <__swbuf_r+0x42>
 8006f08:	4621      	mov	r1, r4
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	f000 ff9e 	bl	8007e4c <_fflush_r>
 8006f10:	bb30      	cbnz	r0, 8006f60 <__swbuf_r+0x90>
 8006f12:	68a3      	ldr	r3, [r4, #8]
 8006f14:	3b01      	subs	r3, #1
 8006f16:	60a3      	str	r3, [r4, #8]
 8006f18:	6823      	ldr	r3, [r4, #0]
 8006f1a:	1c5a      	adds	r2, r3, #1
 8006f1c:	6022      	str	r2, [r4, #0]
 8006f1e:	701e      	strb	r6, [r3, #0]
 8006f20:	6963      	ldr	r3, [r4, #20]
 8006f22:	3001      	adds	r0, #1
 8006f24:	4283      	cmp	r3, r0
 8006f26:	d004      	beq.n	8006f32 <__swbuf_r+0x62>
 8006f28:	89a3      	ldrh	r3, [r4, #12]
 8006f2a:	07db      	lsls	r3, r3, #31
 8006f2c:	d506      	bpl.n	8006f3c <__swbuf_r+0x6c>
 8006f2e:	2e0a      	cmp	r6, #10
 8006f30:	d104      	bne.n	8006f3c <__swbuf_r+0x6c>
 8006f32:	4621      	mov	r1, r4
 8006f34:	4628      	mov	r0, r5
 8006f36:	f000 ff89 	bl	8007e4c <_fflush_r>
 8006f3a:	b988      	cbnz	r0, 8006f60 <__swbuf_r+0x90>
 8006f3c:	4638      	mov	r0, r7
 8006f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f40:	4b0a      	ldr	r3, [pc, #40]	; (8006f6c <__swbuf_r+0x9c>)
 8006f42:	429c      	cmp	r4, r3
 8006f44:	d101      	bne.n	8006f4a <__swbuf_r+0x7a>
 8006f46:	68ac      	ldr	r4, [r5, #8]
 8006f48:	e7cf      	b.n	8006eea <__swbuf_r+0x1a>
 8006f4a:	4b09      	ldr	r3, [pc, #36]	; (8006f70 <__swbuf_r+0xa0>)
 8006f4c:	429c      	cmp	r4, r3
 8006f4e:	bf08      	it	eq
 8006f50:	68ec      	ldreq	r4, [r5, #12]
 8006f52:	e7ca      	b.n	8006eea <__swbuf_r+0x1a>
 8006f54:	4621      	mov	r1, r4
 8006f56:	4628      	mov	r0, r5
 8006f58:	f000 f80c 	bl	8006f74 <__swsetup_r>
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	d0cb      	beq.n	8006ef8 <__swbuf_r+0x28>
 8006f60:	f04f 37ff 	mov.w	r7, #4294967295
 8006f64:	e7ea      	b.n	8006f3c <__swbuf_r+0x6c>
 8006f66:	bf00      	nop
 8006f68:	0801c928 	.word	0x0801c928
 8006f6c:	0801c948 	.word	0x0801c948
 8006f70:	0801c908 	.word	0x0801c908

08006f74 <__swsetup_r>:
 8006f74:	4b32      	ldr	r3, [pc, #200]	; (8007040 <__swsetup_r+0xcc>)
 8006f76:	b570      	push	{r4, r5, r6, lr}
 8006f78:	681d      	ldr	r5, [r3, #0]
 8006f7a:	4606      	mov	r6, r0
 8006f7c:	460c      	mov	r4, r1
 8006f7e:	b125      	cbz	r5, 8006f8a <__swsetup_r+0x16>
 8006f80:	69ab      	ldr	r3, [r5, #24]
 8006f82:	b913      	cbnz	r3, 8006f8a <__swsetup_r+0x16>
 8006f84:	4628      	mov	r0, r5
 8006f86:	f000 fff5 	bl	8007f74 <__sinit>
 8006f8a:	4b2e      	ldr	r3, [pc, #184]	; (8007044 <__swsetup_r+0xd0>)
 8006f8c:	429c      	cmp	r4, r3
 8006f8e:	d10f      	bne.n	8006fb0 <__swsetup_r+0x3c>
 8006f90:	686c      	ldr	r4, [r5, #4]
 8006f92:	89a3      	ldrh	r3, [r4, #12]
 8006f94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f98:	0719      	lsls	r1, r3, #28
 8006f9a:	d42c      	bmi.n	8006ff6 <__swsetup_r+0x82>
 8006f9c:	06dd      	lsls	r5, r3, #27
 8006f9e:	d411      	bmi.n	8006fc4 <__swsetup_r+0x50>
 8006fa0:	2309      	movs	r3, #9
 8006fa2:	6033      	str	r3, [r6, #0]
 8006fa4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006fa8:	81a3      	strh	r3, [r4, #12]
 8006faa:	f04f 30ff 	mov.w	r0, #4294967295
 8006fae:	e03e      	b.n	800702e <__swsetup_r+0xba>
 8006fb0:	4b25      	ldr	r3, [pc, #148]	; (8007048 <__swsetup_r+0xd4>)
 8006fb2:	429c      	cmp	r4, r3
 8006fb4:	d101      	bne.n	8006fba <__swsetup_r+0x46>
 8006fb6:	68ac      	ldr	r4, [r5, #8]
 8006fb8:	e7eb      	b.n	8006f92 <__swsetup_r+0x1e>
 8006fba:	4b24      	ldr	r3, [pc, #144]	; (800704c <__swsetup_r+0xd8>)
 8006fbc:	429c      	cmp	r4, r3
 8006fbe:	bf08      	it	eq
 8006fc0:	68ec      	ldreq	r4, [r5, #12]
 8006fc2:	e7e6      	b.n	8006f92 <__swsetup_r+0x1e>
 8006fc4:	0758      	lsls	r0, r3, #29
 8006fc6:	d512      	bpl.n	8006fee <__swsetup_r+0x7a>
 8006fc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fca:	b141      	cbz	r1, 8006fde <__swsetup_r+0x6a>
 8006fcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006fd0:	4299      	cmp	r1, r3
 8006fd2:	d002      	beq.n	8006fda <__swsetup_r+0x66>
 8006fd4:	4630      	mov	r0, r6
 8006fd6:	f001 fc7b 	bl	80088d0 <_free_r>
 8006fda:	2300      	movs	r3, #0
 8006fdc:	6363      	str	r3, [r4, #52]	; 0x34
 8006fde:	89a3      	ldrh	r3, [r4, #12]
 8006fe0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006fe4:	81a3      	strh	r3, [r4, #12]
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	6063      	str	r3, [r4, #4]
 8006fea:	6923      	ldr	r3, [r4, #16]
 8006fec:	6023      	str	r3, [r4, #0]
 8006fee:	89a3      	ldrh	r3, [r4, #12]
 8006ff0:	f043 0308 	orr.w	r3, r3, #8
 8006ff4:	81a3      	strh	r3, [r4, #12]
 8006ff6:	6923      	ldr	r3, [r4, #16]
 8006ff8:	b94b      	cbnz	r3, 800700e <__swsetup_r+0x9a>
 8006ffa:	89a3      	ldrh	r3, [r4, #12]
 8006ffc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007000:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007004:	d003      	beq.n	800700e <__swsetup_r+0x9a>
 8007006:	4621      	mov	r1, r4
 8007008:	4630      	mov	r0, r6
 800700a:	f001 f87d 	bl	8008108 <__smakebuf_r>
 800700e:	89a0      	ldrh	r0, [r4, #12]
 8007010:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007014:	f010 0301 	ands.w	r3, r0, #1
 8007018:	d00a      	beq.n	8007030 <__swsetup_r+0xbc>
 800701a:	2300      	movs	r3, #0
 800701c:	60a3      	str	r3, [r4, #8]
 800701e:	6963      	ldr	r3, [r4, #20]
 8007020:	425b      	negs	r3, r3
 8007022:	61a3      	str	r3, [r4, #24]
 8007024:	6923      	ldr	r3, [r4, #16]
 8007026:	b943      	cbnz	r3, 800703a <__swsetup_r+0xc6>
 8007028:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800702c:	d1ba      	bne.n	8006fa4 <__swsetup_r+0x30>
 800702e:	bd70      	pop	{r4, r5, r6, pc}
 8007030:	0781      	lsls	r1, r0, #30
 8007032:	bf58      	it	pl
 8007034:	6963      	ldrpl	r3, [r4, #20]
 8007036:	60a3      	str	r3, [r4, #8]
 8007038:	e7f4      	b.n	8007024 <__swsetup_r+0xb0>
 800703a:	2000      	movs	r0, #0
 800703c:	e7f7      	b.n	800702e <__swsetup_r+0xba>
 800703e:	bf00      	nop
 8007040:	20000010 	.word	0x20000010
 8007044:	0801c928 	.word	0x0801c928
 8007048:	0801c948 	.word	0x0801c948
 800704c:	0801c908 	.word	0x0801c908

08007050 <quorem>:
 8007050:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007054:	6903      	ldr	r3, [r0, #16]
 8007056:	690c      	ldr	r4, [r1, #16]
 8007058:	42a3      	cmp	r3, r4
 800705a:	4607      	mov	r7, r0
 800705c:	f2c0 8081 	blt.w	8007162 <quorem+0x112>
 8007060:	3c01      	subs	r4, #1
 8007062:	f101 0814 	add.w	r8, r1, #20
 8007066:	f100 0514 	add.w	r5, r0, #20
 800706a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800706e:	9301      	str	r3, [sp, #4]
 8007070:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007074:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007078:	3301      	adds	r3, #1
 800707a:	429a      	cmp	r2, r3
 800707c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007080:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007084:	fbb2 f6f3 	udiv	r6, r2, r3
 8007088:	d331      	bcc.n	80070ee <quorem+0x9e>
 800708a:	f04f 0e00 	mov.w	lr, #0
 800708e:	4640      	mov	r0, r8
 8007090:	46ac      	mov	ip, r5
 8007092:	46f2      	mov	sl, lr
 8007094:	f850 2b04 	ldr.w	r2, [r0], #4
 8007098:	b293      	uxth	r3, r2
 800709a:	fb06 e303 	mla	r3, r6, r3, lr
 800709e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	ebaa 0303 	sub.w	r3, sl, r3
 80070a8:	0c12      	lsrs	r2, r2, #16
 80070aa:	f8dc a000 	ldr.w	sl, [ip]
 80070ae:	fb06 e202 	mla	r2, r6, r2, lr
 80070b2:	fa13 f38a 	uxtah	r3, r3, sl
 80070b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070ba:	fa1f fa82 	uxth.w	sl, r2
 80070be:	f8dc 2000 	ldr.w	r2, [ip]
 80070c2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80070c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070d0:	4581      	cmp	r9, r0
 80070d2:	f84c 3b04 	str.w	r3, [ip], #4
 80070d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80070da:	d2db      	bcs.n	8007094 <quorem+0x44>
 80070dc:	f855 300b 	ldr.w	r3, [r5, fp]
 80070e0:	b92b      	cbnz	r3, 80070ee <quorem+0x9e>
 80070e2:	9b01      	ldr	r3, [sp, #4]
 80070e4:	3b04      	subs	r3, #4
 80070e6:	429d      	cmp	r5, r3
 80070e8:	461a      	mov	r2, r3
 80070ea:	d32e      	bcc.n	800714a <quorem+0xfa>
 80070ec:	613c      	str	r4, [r7, #16]
 80070ee:	4638      	mov	r0, r7
 80070f0:	f001 fade 	bl	80086b0 <__mcmp>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	db24      	blt.n	8007142 <quorem+0xf2>
 80070f8:	3601      	adds	r6, #1
 80070fa:	4628      	mov	r0, r5
 80070fc:	f04f 0c00 	mov.w	ip, #0
 8007100:	f858 2b04 	ldr.w	r2, [r8], #4
 8007104:	f8d0 e000 	ldr.w	lr, [r0]
 8007108:	b293      	uxth	r3, r2
 800710a:	ebac 0303 	sub.w	r3, ip, r3
 800710e:	0c12      	lsrs	r2, r2, #16
 8007110:	fa13 f38e 	uxtah	r3, r3, lr
 8007114:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007118:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800711c:	b29b      	uxth	r3, r3
 800711e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007122:	45c1      	cmp	r9, r8
 8007124:	f840 3b04 	str.w	r3, [r0], #4
 8007128:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800712c:	d2e8      	bcs.n	8007100 <quorem+0xb0>
 800712e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007132:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007136:	b922      	cbnz	r2, 8007142 <quorem+0xf2>
 8007138:	3b04      	subs	r3, #4
 800713a:	429d      	cmp	r5, r3
 800713c:	461a      	mov	r2, r3
 800713e:	d30a      	bcc.n	8007156 <quorem+0x106>
 8007140:	613c      	str	r4, [r7, #16]
 8007142:	4630      	mov	r0, r6
 8007144:	b003      	add	sp, #12
 8007146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800714a:	6812      	ldr	r2, [r2, #0]
 800714c:	3b04      	subs	r3, #4
 800714e:	2a00      	cmp	r2, #0
 8007150:	d1cc      	bne.n	80070ec <quorem+0x9c>
 8007152:	3c01      	subs	r4, #1
 8007154:	e7c7      	b.n	80070e6 <quorem+0x96>
 8007156:	6812      	ldr	r2, [r2, #0]
 8007158:	3b04      	subs	r3, #4
 800715a:	2a00      	cmp	r2, #0
 800715c:	d1f0      	bne.n	8007140 <quorem+0xf0>
 800715e:	3c01      	subs	r4, #1
 8007160:	e7eb      	b.n	800713a <quorem+0xea>
 8007162:	2000      	movs	r0, #0
 8007164:	e7ee      	b.n	8007144 <quorem+0xf4>
	...

08007168 <_dtoa_r>:
 8007168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800716c:	ed2d 8b02 	vpush	{d8}
 8007170:	ec57 6b10 	vmov	r6, r7, d0
 8007174:	b095      	sub	sp, #84	; 0x54
 8007176:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007178:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800717c:	9105      	str	r1, [sp, #20]
 800717e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007182:	4604      	mov	r4, r0
 8007184:	9209      	str	r2, [sp, #36]	; 0x24
 8007186:	930f      	str	r3, [sp, #60]	; 0x3c
 8007188:	b975      	cbnz	r5, 80071a8 <_dtoa_r+0x40>
 800718a:	2010      	movs	r0, #16
 800718c:	f000 fffc 	bl	8008188 <malloc>
 8007190:	4602      	mov	r2, r0
 8007192:	6260      	str	r0, [r4, #36]	; 0x24
 8007194:	b920      	cbnz	r0, 80071a0 <_dtoa_r+0x38>
 8007196:	4bb2      	ldr	r3, [pc, #712]	; (8007460 <_dtoa_r+0x2f8>)
 8007198:	21ea      	movs	r1, #234	; 0xea
 800719a:	48b2      	ldr	r0, [pc, #712]	; (8007464 <_dtoa_r+0x2fc>)
 800719c:	f001 fe02 	bl	8008da4 <__assert_func>
 80071a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80071a4:	6005      	str	r5, [r0, #0]
 80071a6:	60c5      	str	r5, [r0, #12]
 80071a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071aa:	6819      	ldr	r1, [r3, #0]
 80071ac:	b151      	cbz	r1, 80071c4 <_dtoa_r+0x5c>
 80071ae:	685a      	ldr	r2, [r3, #4]
 80071b0:	604a      	str	r2, [r1, #4]
 80071b2:	2301      	movs	r3, #1
 80071b4:	4093      	lsls	r3, r2
 80071b6:	608b      	str	r3, [r1, #8]
 80071b8:	4620      	mov	r0, r4
 80071ba:	f001 f83b 	bl	8008234 <_Bfree>
 80071be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071c0:	2200      	movs	r2, #0
 80071c2:	601a      	str	r2, [r3, #0]
 80071c4:	1e3b      	subs	r3, r7, #0
 80071c6:	bfb9      	ittee	lt
 80071c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80071cc:	9303      	strlt	r3, [sp, #12]
 80071ce:	2300      	movge	r3, #0
 80071d0:	f8c8 3000 	strge.w	r3, [r8]
 80071d4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80071d8:	4ba3      	ldr	r3, [pc, #652]	; (8007468 <_dtoa_r+0x300>)
 80071da:	bfbc      	itt	lt
 80071dc:	2201      	movlt	r2, #1
 80071de:	f8c8 2000 	strlt.w	r2, [r8]
 80071e2:	ea33 0309 	bics.w	r3, r3, r9
 80071e6:	d11b      	bne.n	8007220 <_dtoa_r+0xb8>
 80071e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80071ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80071ee:	6013      	str	r3, [r2, #0]
 80071f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071f4:	4333      	orrs	r3, r6
 80071f6:	f000 857a 	beq.w	8007cee <_dtoa_r+0xb86>
 80071fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071fc:	b963      	cbnz	r3, 8007218 <_dtoa_r+0xb0>
 80071fe:	4b9b      	ldr	r3, [pc, #620]	; (800746c <_dtoa_r+0x304>)
 8007200:	e024      	b.n	800724c <_dtoa_r+0xe4>
 8007202:	4b9b      	ldr	r3, [pc, #620]	; (8007470 <_dtoa_r+0x308>)
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	3308      	adds	r3, #8
 8007208:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800720a:	6013      	str	r3, [r2, #0]
 800720c:	9800      	ldr	r0, [sp, #0]
 800720e:	b015      	add	sp, #84	; 0x54
 8007210:	ecbd 8b02 	vpop	{d8}
 8007214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007218:	4b94      	ldr	r3, [pc, #592]	; (800746c <_dtoa_r+0x304>)
 800721a:	9300      	str	r3, [sp, #0]
 800721c:	3303      	adds	r3, #3
 800721e:	e7f3      	b.n	8007208 <_dtoa_r+0xa0>
 8007220:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007224:	2200      	movs	r2, #0
 8007226:	ec51 0b17 	vmov	r0, r1, d7
 800722a:	2300      	movs	r3, #0
 800722c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007230:	f7f9 fc4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007234:	4680      	mov	r8, r0
 8007236:	b158      	cbz	r0, 8007250 <_dtoa_r+0xe8>
 8007238:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800723a:	2301      	movs	r3, #1
 800723c:	6013      	str	r3, [r2, #0]
 800723e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007240:	2b00      	cmp	r3, #0
 8007242:	f000 8551 	beq.w	8007ce8 <_dtoa_r+0xb80>
 8007246:	488b      	ldr	r0, [pc, #556]	; (8007474 <_dtoa_r+0x30c>)
 8007248:	6018      	str	r0, [r3, #0]
 800724a:	1e43      	subs	r3, r0, #1
 800724c:	9300      	str	r3, [sp, #0]
 800724e:	e7dd      	b.n	800720c <_dtoa_r+0xa4>
 8007250:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007254:	aa12      	add	r2, sp, #72	; 0x48
 8007256:	a913      	add	r1, sp, #76	; 0x4c
 8007258:	4620      	mov	r0, r4
 800725a:	f001 facd 	bl	80087f8 <__d2b>
 800725e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007262:	4683      	mov	fp, r0
 8007264:	2d00      	cmp	r5, #0
 8007266:	d07c      	beq.n	8007362 <_dtoa_r+0x1fa>
 8007268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800726a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800726e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007272:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007276:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800727a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800727e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007282:	4b7d      	ldr	r3, [pc, #500]	; (8007478 <_dtoa_r+0x310>)
 8007284:	2200      	movs	r2, #0
 8007286:	4630      	mov	r0, r6
 8007288:	4639      	mov	r1, r7
 800728a:	f7f8 fffd 	bl	8000288 <__aeabi_dsub>
 800728e:	a36e      	add	r3, pc, #440	; (adr r3, 8007448 <_dtoa_r+0x2e0>)
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	f7f9 f9b0 	bl	80005f8 <__aeabi_dmul>
 8007298:	a36d      	add	r3, pc, #436	; (adr r3, 8007450 <_dtoa_r+0x2e8>)
 800729a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729e:	f7f8 fff5 	bl	800028c <__adddf3>
 80072a2:	4606      	mov	r6, r0
 80072a4:	4628      	mov	r0, r5
 80072a6:	460f      	mov	r7, r1
 80072a8:	f7f9 f93c 	bl	8000524 <__aeabi_i2d>
 80072ac:	a36a      	add	r3, pc, #424	; (adr r3, 8007458 <_dtoa_r+0x2f0>)
 80072ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b2:	f7f9 f9a1 	bl	80005f8 <__aeabi_dmul>
 80072b6:	4602      	mov	r2, r0
 80072b8:	460b      	mov	r3, r1
 80072ba:	4630      	mov	r0, r6
 80072bc:	4639      	mov	r1, r7
 80072be:	f7f8 ffe5 	bl	800028c <__adddf3>
 80072c2:	4606      	mov	r6, r0
 80072c4:	460f      	mov	r7, r1
 80072c6:	f7f9 fc47 	bl	8000b58 <__aeabi_d2iz>
 80072ca:	2200      	movs	r2, #0
 80072cc:	4682      	mov	sl, r0
 80072ce:	2300      	movs	r3, #0
 80072d0:	4630      	mov	r0, r6
 80072d2:	4639      	mov	r1, r7
 80072d4:	f7f9 fc02 	bl	8000adc <__aeabi_dcmplt>
 80072d8:	b148      	cbz	r0, 80072ee <_dtoa_r+0x186>
 80072da:	4650      	mov	r0, sl
 80072dc:	f7f9 f922 	bl	8000524 <__aeabi_i2d>
 80072e0:	4632      	mov	r2, r6
 80072e2:	463b      	mov	r3, r7
 80072e4:	f7f9 fbf0 	bl	8000ac8 <__aeabi_dcmpeq>
 80072e8:	b908      	cbnz	r0, 80072ee <_dtoa_r+0x186>
 80072ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072ee:	f1ba 0f16 	cmp.w	sl, #22
 80072f2:	d854      	bhi.n	800739e <_dtoa_r+0x236>
 80072f4:	4b61      	ldr	r3, [pc, #388]	; (800747c <_dtoa_r+0x314>)
 80072f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80072fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007302:	f7f9 fbeb 	bl	8000adc <__aeabi_dcmplt>
 8007306:	2800      	cmp	r0, #0
 8007308:	d04b      	beq.n	80073a2 <_dtoa_r+0x23a>
 800730a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800730e:	2300      	movs	r3, #0
 8007310:	930e      	str	r3, [sp, #56]	; 0x38
 8007312:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007314:	1b5d      	subs	r5, r3, r5
 8007316:	1e6b      	subs	r3, r5, #1
 8007318:	9304      	str	r3, [sp, #16]
 800731a:	bf43      	ittte	mi
 800731c:	2300      	movmi	r3, #0
 800731e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007322:	9304      	strmi	r3, [sp, #16]
 8007324:	f04f 0800 	movpl.w	r8, #0
 8007328:	f1ba 0f00 	cmp.w	sl, #0
 800732c:	db3b      	blt.n	80073a6 <_dtoa_r+0x23e>
 800732e:	9b04      	ldr	r3, [sp, #16]
 8007330:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007334:	4453      	add	r3, sl
 8007336:	9304      	str	r3, [sp, #16]
 8007338:	2300      	movs	r3, #0
 800733a:	9306      	str	r3, [sp, #24]
 800733c:	9b05      	ldr	r3, [sp, #20]
 800733e:	2b09      	cmp	r3, #9
 8007340:	d869      	bhi.n	8007416 <_dtoa_r+0x2ae>
 8007342:	2b05      	cmp	r3, #5
 8007344:	bfc4      	itt	gt
 8007346:	3b04      	subgt	r3, #4
 8007348:	9305      	strgt	r3, [sp, #20]
 800734a:	9b05      	ldr	r3, [sp, #20]
 800734c:	f1a3 0302 	sub.w	r3, r3, #2
 8007350:	bfcc      	ite	gt
 8007352:	2500      	movgt	r5, #0
 8007354:	2501      	movle	r5, #1
 8007356:	2b03      	cmp	r3, #3
 8007358:	d869      	bhi.n	800742e <_dtoa_r+0x2c6>
 800735a:	e8df f003 	tbb	[pc, r3]
 800735e:	4e2c      	.short	0x4e2c
 8007360:	5a4c      	.short	0x5a4c
 8007362:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007366:	441d      	add	r5, r3
 8007368:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800736c:	2b20      	cmp	r3, #32
 800736e:	bfc1      	itttt	gt
 8007370:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007374:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007378:	fa09 f303 	lslgt.w	r3, r9, r3
 800737c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007380:	bfda      	itte	le
 8007382:	f1c3 0320 	rsble	r3, r3, #32
 8007386:	fa06 f003 	lslle.w	r0, r6, r3
 800738a:	4318      	orrgt	r0, r3
 800738c:	f7f9 f8ba 	bl	8000504 <__aeabi_ui2d>
 8007390:	2301      	movs	r3, #1
 8007392:	4606      	mov	r6, r0
 8007394:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007398:	3d01      	subs	r5, #1
 800739a:	9310      	str	r3, [sp, #64]	; 0x40
 800739c:	e771      	b.n	8007282 <_dtoa_r+0x11a>
 800739e:	2301      	movs	r3, #1
 80073a0:	e7b6      	b.n	8007310 <_dtoa_r+0x1a8>
 80073a2:	900e      	str	r0, [sp, #56]	; 0x38
 80073a4:	e7b5      	b.n	8007312 <_dtoa_r+0x1aa>
 80073a6:	f1ca 0300 	rsb	r3, sl, #0
 80073aa:	9306      	str	r3, [sp, #24]
 80073ac:	2300      	movs	r3, #0
 80073ae:	eba8 080a 	sub.w	r8, r8, sl
 80073b2:	930d      	str	r3, [sp, #52]	; 0x34
 80073b4:	e7c2      	b.n	800733c <_dtoa_r+0x1d4>
 80073b6:	2300      	movs	r3, #0
 80073b8:	9308      	str	r3, [sp, #32]
 80073ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073bc:	2b00      	cmp	r3, #0
 80073be:	dc39      	bgt.n	8007434 <_dtoa_r+0x2cc>
 80073c0:	f04f 0901 	mov.w	r9, #1
 80073c4:	f8cd 9004 	str.w	r9, [sp, #4]
 80073c8:	464b      	mov	r3, r9
 80073ca:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80073ce:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80073d0:	2200      	movs	r2, #0
 80073d2:	6042      	str	r2, [r0, #4]
 80073d4:	2204      	movs	r2, #4
 80073d6:	f102 0614 	add.w	r6, r2, #20
 80073da:	429e      	cmp	r6, r3
 80073dc:	6841      	ldr	r1, [r0, #4]
 80073de:	d92f      	bls.n	8007440 <_dtoa_r+0x2d8>
 80073e0:	4620      	mov	r0, r4
 80073e2:	f000 fee7 	bl	80081b4 <_Balloc>
 80073e6:	9000      	str	r0, [sp, #0]
 80073e8:	2800      	cmp	r0, #0
 80073ea:	d14b      	bne.n	8007484 <_dtoa_r+0x31c>
 80073ec:	4b24      	ldr	r3, [pc, #144]	; (8007480 <_dtoa_r+0x318>)
 80073ee:	4602      	mov	r2, r0
 80073f0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80073f4:	e6d1      	b.n	800719a <_dtoa_r+0x32>
 80073f6:	2301      	movs	r3, #1
 80073f8:	e7de      	b.n	80073b8 <_dtoa_r+0x250>
 80073fa:	2300      	movs	r3, #0
 80073fc:	9308      	str	r3, [sp, #32]
 80073fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007400:	eb0a 0903 	add.w	r9, sl, r3
 8007404:	f109 0301 	add.w	r3, r9, #1
 8007408:	2b01      	cmp	r3, #1
 800740a:	9301      	str	r3, [sp, #4]
 800740c:	bfb8      	it	lt
 800740e:	2301      	movlt	r3, #1
 8007410:	e7dd      	b.n	80073ce <_dtoa_r+0x266>
 8007412:	2301      	movs	r3, #1
 8007414:	e7f2      	b.n	80073fc <_dtoa_r+0x294>
 8007416:	2501      	movs	r5, #1
 8007418:	2300      	movs	r3, #0
 800741a:	9305      	str	r3, [sp, #20]
 800741c:	9508      	str	r5, [sp, #32]
 800741e:	f04f 39ff 	mov.w	r9, #4294967295
 8007422:	2200      	movs	r2, #0
 8007424:	f8cd 9004 	str.w	r9, [sp, #4]
 8007428:	2312      	movs	r3, #18
 800742a:	9209      	str	r2, [sp, #36]	; 0x24
 800742c:	e7cf      	b.n	80073ce <_dtoa_r+0x266>
 800742e:	2301      	movs	r3, #1
 8007430:	9308      	str	r3, [sp, #32]
 8007432:	e7f4      	b.n	800741e <_dtoa_r+0x2b6>
 8007434:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007438:	f8cd 9004 	str.w	r9, [sp, #4]
 800743c:	464b      	mov	r3, r9
 800743e:	e7c6      	b.n	80073ce <_dtoa_r+0x266>
 8007440:	3101      	adds	r1, #1
 8007442:	6041      	str	r1, [r0, #4]
 8007444:	0052      	lsls	r2, r2, #1
 8007446:	e7c6      	b.n	80073d6 <_dtoa_r+0x26e>
 8007448:	636f4361 	.word	0x636f4361
 800744c:	3fd287a7 	.word	0x3fd287a7
 8007450:	8b60c8b3 	.word	0x8b60c8b3
 8007454:	3fc68a28 	.word	0x3fc68a28
 8007458:	509f79fb 	.word	0x509f79fb
 800745c:	3fd34413 	.word	0x3fd34413
 8007460:	0801c881 	.word	0x0801c881
 8007464:	0801c898 	.word	0x0801c898
 8007468:	7ff00000 	.word	0x7ff00000
 800746c:	0801c87d 	.word	0x0801c87d
 8007470:	0801c874 	.word	0x0801c874
 8007474:	0801c851 	.word	0x0801c851
 8007478:	3ff80000 	.word	0x3ff80000
 800747c:	0801c9f0 	.word	0x0801c9f0
 8007480:	0801c8f7 	.word	0x0801c8f7
 8007484:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007486:	9a00      	ldr	r2, [sp, #0]
 8007488:	601a      	str	r2, [r3, #0]
 800748a:	9b01      	ldr	r3, [sp, #4]
 800748c:	2b0e      	cmp	r3, #14
 800748e:	f200 80ad 	bhi.w	80075ec <_dtoa_r+0x484>
 8007492:	2d00      	cmp	r5, #0
 8007494:	f000 80aa 	beq.w	80075ec <_dtoa_r+0x484>
 8007498:	f1ba 0f00 	cmp.w	sl, #0
 800749c:	dd36      	ble.n	800750c <_dtoa_r+0x3a4>
 800749e:	4ac3      	ldr	r2, [pc, #780]	; (80077ac <_dtoa_r+0x644>)
 80074a0:	f00a 030f 	and.w	r3, sl, #15
 80074a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80074a8:	ed93 7b00 	vldr	d7, [r3]
 80074ac:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80074b0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80074b4:	eeb0 8a47 	vmov.f32	s16, s14
 80074b8:	eef0 8a67 	vmov.f32	s17, s15
 80074bc:	d016      	beq.n	80074ec <_dtoa_r+0x384>
 80074be:	4bbc      	ldr	r3, [pc, #752]	; (80077b0 <_dtoa_r+0x648>)
 80074c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80074c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074c8:	f7f9 f9c0 	bl	800084c <__aeabi_ddiv>
 80074cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074d0:	f007 070f 	and.w	r7, r7, #15
 80074d4:	2503      	movs	r5, #3
 80074d6:	4eb6      	ldr	r6, [pc, #728]	; (80077b0 <_dtoa_r+0x648>)
 80074d8:	b957      	cbnz	r7, 80074f0 <_dtoa_r+0x388>
 80074da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074de:	ec53 2b18 	vmov	r2, r3, d8
 80074e2:	f7f9 f9b3 	bl	800084c <__aeabi_ddiv>
 80074e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074ea:	e029      	b.n	8007540 <_dtoa_r+0x3d8>
 80074ec:	2502      	movs	r5, #2
 80074ee:	e7f2      	b.n	80074d6 <_dtoa_r+0x36e>
 80074f0:	07f9      	lsls	r1, r7, #31
 80074f2:	d508      	bpl.n	8007506 <_dtoa_r+0x39e>
 80074f4:	ec51 0b18 	vmov	r0, r1, d8
 80074f8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80074fc:	f7f9 f87c 	bl	80005f8 <__aeabi_dmul>
 8007500:	ec41 0b18 	vmov	d8, r0, r1
 8007504:	3501      	adds	r5, #1
 8007506:	107f      	asrs	r7, r7, #1
 8007508:	3608      	adds	r6, #8
 800750a:	e7e5      	b.n	80074d8 <_dtoa_r+0x370>
 800750c:	f000 80a6 	beq.w	800765c <_dtoa_r+0x4f4>
 8007510:	f1ca 0600 	rsb	r6, sl, #0
 8007514:	4ba5      	ldr	r3, [pc, #660]	; (80077ac <_dtoa_r+0x644>)
 8007516:	4fa6      	ldr	r7, [pc, #664]	; (80077b0 <_dtoa_r+0x648>)
 8007518:	f006 020f 	and.w	r2, r6, #15
 800751c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007524:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007528:	f7f9 f866 	bl	80005f8 <__aeabi_dmul>
 800752c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007530:	1136      	asrs	r6, r6, #4
 8007532:	2300      	movs	r3, #0
 8007534:	2502      	movs	r5, #2
 8007536:	2e00      	cmp	r6, #0
 8007538:	f040 8085 	bne.w	8007646 <_dtoa_r+0x4de>
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1d2      	bne.n	80074e6 <_dtoa_r+0x37e>
 8007540:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007542:	2b00      	cmp	r3, #0
 8007544:	f000 808c 	beq.w	8007660 <_dtoa_r+0x4f8>
 8007548:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800754c:	4b99      	ldr	r3, [pc, #612]	; (80077b4 <_dtoa_r+0x64c>)
 800754e:	2200      	movs	r2, #0
 8007550:	4630      	mov	r0, r6
 8007552:	4639      	mov	r1, r7
 8007554:	f7f9 fac2 	bl	8000adc <__aeabi_dcmplt>
 8007558:	2800      	cmp	r0, #0
 800755a:	f000 8081 	beq.w	8007660 <_dtoa_r+0x4f8>
 800755e:	9b01      	ldr	r3, [sp, #4]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d07d      	beq.n	8007660 <_dtoa_r+0x4f8>
 8007564:	f1b9 0f00 	cmp.w	r9, #0
 8007568:	dd3c      	ble.n	80075e4 <_dtoa_r+0x47c>
 800756a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800756e:	9307      	str	r3, [sp, #28]
 8007570:	2200      	movs	r2, #0
 8007572:	4b91      	ldr	r3, [pc, #580]	; (80077b8 <_dtoa_r+0x650>)
 8007574:	4630      	mov	r0, r6
 8007576:	4639      	mov	r1, r7
 8007578:	f7f9 f83e 	bl	80005f8 <__aeabi_dmul>
 800757c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007580:	3501      	adds	r5, #1
 8007582:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007586:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800758a:	4628      	mov	r0, r5
 800758c:	f7f8 ffca 	bl	8000524 <__aeabi_i2d>
 8007590:	4632      	mov	r2, r6
 8007592:	463b      	mov	r3, r7
 8007594:	f7f9 f830 	bl	80005f8 <__aeabi_dmul>
 8007598:	4b88      	ldr	r3, [pc, #544]	; (80077bc <_dtoa_r+0x654>)
 800759a:	2200      	movs	r2, #0
 800759c:	f7f8 fe76 	bl	800028c <__adddf3>
 80075a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80075a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075a8:	9303      	str	r3, [sp, #12]
 80075aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d15c      	bne.n	800766a <_dtoa_r+0x502>
 80075b0:	4b83      	ldr	r3, [pc, #524]	; (80077c0 <_dtoa_r+0x658>)
 80075b2:	2200      	movs	r2, #0
 80075b4:	4630      	mov	r0, r6
 80075b6:	4639      	mov	r1, r7
 80075b8:	f7f8 fe66 	bl	8000288 <__aeabi_dsub>
 80075bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80075c0:	4606      	mov	r6, r0
 80075c2:	460f      	mov	r7, r1
 80075c4:	f7f9 faa8 	bl	8000b18 <__aeabi_dcmpgt>
 80075c8:	2800      	cmp	r0, #0
 80075ca:	f040 8296 	bne.w	8007afa <_dtoa_r+0x992>
 80075ce:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80075d2:	4630      	mov	r0, r6
 80075d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075d8:	4639      	mov	r1, r7
 80075da:	f7f9 fa7f 	bl	8000adc <__aeabi_dcmplt>
 80075de:	2800      	cmp	r0, #0
 80075e0:	f040 8288 	bne.w	8007af4 <_dtoa_r+0x98c>
 80075e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80075e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80075ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f2c0 8158 	blt.w	80078a4 <_dtoa_r+0x73c>
 80075f4:	f1ba 0f0e 	cmp.w	sl, #14
 80075f8:	f300 8154 	bgt.w	80078a4 <_dtoa_r+0x73c>
 80075fc:	4b6b      	ldr	r3, [pc, #428]	; (80077ac <_dtoa_r+0x644>)
 80075fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007602:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007606:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007608:	2b00      	cmp	r3, #0
 800760a:	f280 80e3 	bge.w	80077d4 <_dtoa_r+0x66c>
 800760e:	9b01      	ldr	r3, [sp, #4]
 8007610:	2b00      	cmp	r3, #0
 8007612:	f300 80df 	bgt.w	80077d4 <_dtoa_r+0x66c>
 8007616:	f040 826d 	bne.w	8007af4 <_dtoa_r+0x98c>
 800761a:	4b69      	ldr	r3, [pc, #420]	; (80077c0 <_dtoa_r+0x658>)
 800761c:	2200      	movs	r2, #0
 800761e:	4640      	mov	r0, r8
 8007620:	4649      	mov	r1, r9
 8007622:	f7f8 ffe9 	bl	80005f8 <__aeabi_dmul>
 8007626:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800762a:	f7f9 fa6b 	bl	8000b04 <__aeabi_dcmpge>
 800762e:	9e01      	ldr	r6, [sp, #4]
 8007630:	4637      	mov	r7, r6
 8007632:	2800      	cmp	r0, #0
 8007634:	f040 8243 	bne.w	8007abe <_dtoa_r+0x956>
 8007638:	9d00      	ldr	r5, [sp, #0]
 800763a:	2331      	movs	r3, #49	; 0x31
 800763c:	f805 3b01 	strb.w	r3, [r5], #1
 8007640:	f10a 0a01 	add.w	sl, sl, #1
 8007644:	e23f      	b.n	8007ac6 <_dtoa_r+0x95e>
 8007646:	07f2      	lsls	r2, r6, #31
 8007648:	d505      	bpl.n	8007656 <_dtoa_r+0x4ee>
 800764a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800764e:	f7f8 ffd3 	bl	80005f8 <__aeabi_dmul>
 8007652:	3501      	adds	r5, #1
 8007654:	2301      	movs	r3, #1
 8007656:	1076      	asrs	r6, r6, #1
 8007658:	3708      	adds	r7, #8
 800765a:	e76c      	b.n	8007536 <_dtoa_r+0x3ce>
 800765c:	2502      	movs	r5, #2
 800765e:	e76f      	b.n	8007540 <_dtoa_r+0x3d8>
 8007660:	9b01      	ldr	r3, [sp, #4]
 8007662:	f8cd a01c 	str.w	sl, [sp, #28]
 8007666:	930c      	str	r3, [sp, #48]	; 0x30
 8007668:	e78d      	b.n	8007586 <_dtoa_r+0x41e>
 800766a:	9900      	ldr	r1, [sp, #0]
 800766c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800766e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007670:	4b4e      	ldr	r3, [pc, #312]	; (80077ac <_dtoa_r+0x644>)
 8007672:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007676:	4401      	add	r1, r0
 8007678:	9102      	str	r1, [sp, #8]
 800767a:	9908      	ldr	r1, [sp, #32]
 800767c:	eeb0 8a47 	vmov.f32	s16, s14
 8007680:	eef0 8a67 	vmov.f32	s17, s15
 8007684:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007688:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800768c:	2900      	cmp	r1, #0
 800768e:	d045      	beq.n	800771c <_dtoa_r+0x5b4>
 8007690:	494c      	ldr	r1, [pc, #304]	; (80077c4 <_dtoa_r+0x65c>)
 8007692:	2000      	movs	r0, #0
 8007694:	f7f9 f8da 	bl	800084c <__aeabi_ddiv>
 8007698:	ec53 2b18 	vmov	r2, r3, d8
 800769c:	f7f8 fdf4 	bl	8000288 <__aeabi_dsub>
 80076a0:	9d00      	ldr	r5, [sp, #0]
 80076a2:	ec41 0b18 	vmov	d8, r0, r1
 80076a6:	4639      	mov	r1, r7
 80076a8:	4630      	mov	r0, r6
 80076aa:	f7f9 fa55 	bl	8000b58 <__aeabi_d2iz>
 80076ae:	900c      	str	r0, [sp, #48]	; 0x30
 80076b0:	f7f8 ff38 	bl	8000524 <__aeabi_i2d>
 80076b4:	4602      	mov	r2, r0
 80076b6:	460b      	mov	r3, r1
 80076b8:	4630      	mov	r0, r6
 80076ba:	4639      	mov	r1, r7
 80076bc:	f7f8 fde4 	bl	8000288 <__aeabi_dsub>
 80076c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076c2:	3330      	adds	r3, #48	; 0x30
 80076c4:	f805 3b01 	strb.w	r3, [r5], #1
 80076c8:	ec53 2b18 	vmov	r2, r3, d8
 80076cc:	4606      	mov	r6, r0
 80076ce:	460f      	mov	r7, r1
 80076d0:	f7f9 fa04 	bl	8000adc <__aeabi_dcmplt>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	d165      	bne.n	80077a4 <_dtoa_r+0x63c>
 80076d8:	4632      	mov	r2, r6
 80076da:	463b      	mov	r3, r7
 80076dc:	4935      	ldr	r1, [pc, #212]	; (80077b4 <_dtoa_r+0x64c>)
 80076de:	2000      	movs	r0, #0
 80076e0:	f7f8 fdd2 	bl	8000288 <__aeabi_dsub>
 80076e4:	ec53 2b18 	vmov	r2, r3, d8
 80076e8:	f7f9 f9f8 	bl	8000adc <__aeabi_dcmplt>
 80076ec:	2800      	cmp	r0, #0
 80076ee:	f040 80b9 	bne.w	8007864 <_dtoa_r+0x6fc>
 80076f2:	9b02      	ldr	r3, [sp, #8]
 80076f4:	429d      	cmp	r5, r3
 80076f6:	f43f af75 	beq.w	80075e4 <_dtoa_r+0x47c>
 80076fa:	4b2f      	ldr	r3, [pc, #188]	; (80077b8 <_dtoa_r+0x650>)
 80076fc:	ec51 0b18 	vmov	r0, r1, d8
 8007700:	2200      	movs	r2, #0
 8007702:	f7f8 ff79 	bl	80005f8 <__aeabi_dmul>
 8007706:	4b2c      	ldr	r3, [pc, #176]	; (80077b8 <_dtoa_r+0x650>)
 8007708:	ec41 0b18 	vmov	d8, r0, r1
 800770c:	2200      	movs	r2, #0
 800770e:	4630      	mov	r0, r6
 8007710:	4639      	mov	r1, r7
 8007712:	f7f8 ff71 	bl	80005f8 <__aeabi_dmul>
 8007716:	4606      	mov	r6, r0
 8007718:	460f      	mov	r7, r1
 800771a:	e7c4      	b.n	80076a6 <_dtoa_r+0x53e>
 800771c:	ec51 0b17 	vmov	r0, r1, d7
 8007720:	f7f8 ff6a 	bl	80005f8 <__aeabi_dmul>
 8007724:	9b02      	ldr	r3, [sp, #8]
 8007726:	9d00      	ldr	r5, [sp, #0]
 8007728:	930c      	str	r3, [sp, #48]	; 0x30
 800772a:	ec41 0b18 	vmov	d8, r0, r1
 800772e:	4639      	mov	r1, r7
 8007730:	4630      	mov	r0, r6
 8007732:	f7f9 fa11 	bl	8000b58 <__aeabi_d2iz>
 8007736:	9011      	str	r0, [sp, #68]	; 0x44
 8007738:	f7f8 fef4 	bl	8000524 <__aeabi_i2d>
 800773c:	4602      	mov	r2, r0
 800773e:	460b      	mov	r3, r1
 8007740:	4630      	mov	r0, r6
 8007742:	4639      	mov	r1, r7
 8007744:	f7f8 fda0 	bl	8000288 <__aeabi_dsub>
 8007748:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800774a:	3330      	adds	r3, #48	; 0x30
 800774c:	f805 3b01 	strb.w	r3, [r5], #1
 8007750:	9b02      	ldr	r3, [sp, #8]
 8007752:	429d      	cmp	r5, r3
 8007754:	4606      	mov	r6, r0
 8007756:	460f      	mov	r7, r1
 8007758:	f04f 0200 	mov.w	r2, #0
 800775c:	d134      	bne.n	80077c8 <_dtoa_r+0x660>
 800775e:	4b19      	ldr	r3, [pc, #100]	; (80077c4 <_dtoa_r+0x65c>)
 8007760:	ec51 0b18 	vmov	r0, r1, d8
 8007764:	f7f8 fd92 	bl	800028c <__adddf3>
 8007768:	4602      	mov	r2, r0
 800776a:	460b      	mov	r3, r1
 800776c:	4630      	mov	r0, r6
 800776e:	4639      	mov	r1, r7
 8007770:	f7f9 f9d2 	bl	8000b18 <__aeabi_dcmpgt>
 8007774:	2800      	cmp	r0, #0
 8007776:	d175      	bne.n	8007864 <_dtoa_r+0x6fc>
 8007778:	ec53 2b18 	vmov	r2, r3, d8
 800777c:	4911      	ldr	r1, [pc, #68]	; (80077c4 <_dtoa_r+0x65c>)
 800777e:	2000      	movs	r0, #0
 8007780:	f7f8 fd82 	bl	8000288 <__aeabi_dsub>
 8007784:	4602      	mov	r2, r0
 8007786:	460b      	mov	r3, r1
 8007788:	4630      	mov	r0, r6
 800778a:	4639      	mov	r1, r7
 800778c:	f7f9 f9a6 	bl	8000adc <__aeabi_dcmplt>
 8007790:	2800      	cmp	r0, #0
 8007792:	f43f af27 	beq.w	80075e4 <_dtoa_r+0x47c>
 8007796:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007798:	1e6b      	subs	r3, r5, #1
 800779a:	930c      	str	r3, [sp, #48]	; 0x30
 800779c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80077a0:	2b30      	cmp	r3, #48	; 0x30
 80077a2:	d0f8      	beq.n	8007796 <_dtoa_r+0x62e>
 80077a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80077a8:	e04a      	b.n	8007840 <_dtoa_r+0x6d8>
 80077aa:	bf00      	nop
 80077ac:	0801c9f0 	.word	0x0801c9f0
 80077b0:	0801c9c8 	.word	0x0801c9c8
 80077b4:	3ff00000 	.word	0x3ff00000
 80077b8:	40240000 	.word	0x40240000
 80077bc:	401c0000 	.word	0x401c0000
 80077c0:	40140000 	.word	0x40140000
 80077c4:	3fe00000 	.word	0x3fe00000
 80077c8:	4baf      	ldr	r3, [pc, #700]	; (8007a88 <_dtoa_r+0x920>)
 80077ca:	f7f8 ff15 	bl	80005f8 <__aeabi_dmul>
 80077ce:	4606      	mov	r6, r0
 80077d0:	460f      	mov	r7, r1
 80077d2:	e7ac      	b.n	800772e <_dtoa_r+0x5c6>
 80077d4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80077d8:	9d00      	ldr	r5, [sp, #0]
 80077da:	4642      	mov	r2, r8
 80077dc:	464b      	mov	r3, r9
 80077de:	4630      	mov	r0, r6
 80077e0:	4639      	mov	r1, r7
 80077e2:	f7f9 f833 	bl	800084c <__aeabi_ddiv>
 80077e6:	f7f9 f9b7 	bl	8000b58 <__aeabi_d2iz>
 80077ea:	9002      	str	r0, [sp, #8]
 80077ec:	f7f8 fe9a 	bl	8000524 <__aeabi_i2d>
 80077f0:	4642      	mov	r2, r8
 80077f2:	464b      	mov	r3, r9
 80077f4:	f7f8 ff00 	bl	80005f8 <__aeabi_dmul>
 80077f8:	4602      	mov	r2, r0
 80077fa:	460b      	mov	r3, r1
 80077fc:	4630      	mov	r0, r6
 80077fe:	4639      	mov	r1, r7
 8007800:	f7f8 fd42 	bl	8000288 <__aeabi_dsub>
 8007804:	9e02      	ldr	r6, [sp, #8]
 8007806:	9f01      	ldr	r7, [sp, #4]
 8007808:	3630      	adds	r6, #48	; 0x30
 800780a:	f805 6b01 	strb.w	r6, [r5], #1
 800780e:	9e00      	ldr	r6, [sp, #0]
 8007810:	1bae      	subs	r6, r5, r6
 8007812:	42b7      	cmp	r7, r6
 8007814:	4602      	mov	r2, r0
 8007816:	460b      	mov	r3, r1
 8007818:	d137      	bne.n	800788a <_dtoa_r+0x722>
 800781a:	f7f8 fd37 	bl	800028c <__adddf3>
 800781e:	4642      	mov	r2, r8
 8007820:	464b      	mov	r3, r9
 8007822:	4606      	mov	r6, r0
 8007824:	460f      	mov	r7, r1
 8007826:	f7f9 f977 	bl	8000b18 <__aeabi_dcmpgt>
 800782a:	b9c8      	cbnz	r0, 8007860 <_dtoa_r+0x6f8>
 800782c:	4642      	mov	r2, r8
 800782e:	464b      	mov	r3, r9
 8007830:	4630      	mov	r0, r6
 8007832:	4639      	mov	r1, r7
 8007834:	f7f9 f948 	bl	8000ac8 <__aeabi_dcmpeq>
 8007838:	b110      	cbz	r0, 8007840 <_dtoa_r+0x6d8>
 800783a:	9b02      	ldr	r3, [sp, #8]
 800783c:	07d9      	lsls	r1, r3, #31
 800783e:	d40f      	bmi.n	8007860 <_dtoa_r+0x6f8>
 8007840:	4620      	mov	r0, r4
 8007842:	4659      	mov	r1, fp
 8007844:	f000 fcf6 	bl	8008234 <_Bfree>
 8007848:	2300      	movs	r3, #0
 800784a:	702b      	strb	r3, [r5, #0]
 800784c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800784e:	f10a 0001 	add.w	r0, sl, #1
 8007852:	6018      	str	r0, [r3, #0]
 8007854:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007856:	2b00      	cmp	r3, #0
 8007858:	f43f acd8 	beq.w	800720c <_dtoa_r+0xa4>
 800785c:	601d      	str	r5, [r3, #0]
 800785e:	e4d5      	b.n	800720c <_dtoa_r+0xa4>
 8007860:	f8cd a01c 	str.w	sl, [sp, #28]
 8007864:	462b      	mov	r3, r5
 8007866:	461d      	mov	r5, r3
 8007868:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800786c:	2a39      	cmp	r2, #57	; 0x39
 800786e:	d108      	bne.n	8007882 <_dtoa_r+0x71a>
 8007870:	9a00      	ldr	r2, [sp, #0]
 8007872:	429a      	cmp	r2, r3
 8007874:	d1f7      	bne.n	8007866 <_dtoa_r+0x6fe>
 8007876:	9a07      	ldr	r2, [sp, #28]
 8007878:	9900      	ldr	r1, [sp, #0]
 800787a:	3201      	adds	r2, #1
 800787c:	9207      	str	r2, [sp, #28]
 800787e:	2230      	movs	r2, #48	; 0x30
 8007880:	700a      	strb	r2, [r1, #0]
 8007882:	781a      	ldrb	r2, [r3, #0]
 8007884:	3201      	adds	r2, #1
 8007886:	701a      	strb	r2, [r3, #0]
 8007888:	e78c      	b.n	80077a4 <_dtoa_r+0x63c>
 800788a:	4b7f      	ldr	r3, [pc, #508]	; (8007a88 <_dtoa_r+0x920>)
 800788c:	2200      	movs	r2, #0
 800788e:	f7f8 feb3 	bl	80005f8 <__aeabi_dmul>
 8007892:	2200      	movs	r2, #0
 8007894:	2300      	movs	r3, #0
 8007896:	4606      	mov	r6, r0
 8007898:	460f      	mov	r7, r1
 800789a:	f7f9 f915 	bl	8000ac8 <__aeabi_dcmpeq>
 800789e:	2800      	cmp	r0, #0
 80078a0:	d09b      	beq.n	80077da <_dtoa_r+0x672>
 80078a2:	e7cd      	b.n	8007840 <_dtoa_r+0x6d8>
 80078a4:	9a08      	ldr	r2, [sp, #32]
 80078a6:	2a00      	cmp	r2, #0
 80078a8:	f000 80c4 	beq.w	8007a34 <_dtoa_r+0x8cc>
 80078ac:	9a05      	ldr	r2, [sp, #20]
 80078ae:	2a01      	cmp	r2, #1
 80078b0:	f300 80a8 	bgt.w	8007a04 <_dtoa_r+0x89c>
 80078b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078b6:	2a00      	cmp	r2, #0
 80078b8:	f000 80a0 	beq.w	80079fc <_dtoa_r+0x894>
 80078bc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80078c0:	9e06      	ldr	r6, [sp, #24]
 80078c2:	4645      	mov	r5, r8
 80078c4:	9a04      	ldr	r2, [sp, #16]
 80078c6:	2101      	movs	r1, #1
 80078c8:	441a      	add	r2, r3
 80078ca:	4620      	mov	r0, r4
 80078cc:	4498      	add	r8, r3
 80078ce:	9204      	str	r2, [sp, #16]
 80078d0:	f000 fd6c 	bl	80083ac <__i2b>
 80078d4:	4607      	mov	r7, r0
 80078d6:	2d00      	cmp	r5, #0
 80078d8:	dd0b      	ble.n	80078f2 <_dtoa_r+0x78a>
 80078da:	9b04      	ldr	r3, [sp, #16]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	dd08      	ble.n	80078f2 <_dtoa_r+0x78a>
 80078e0:	42ab      	cmp	r3, r5
 80078e2:	9a04      	ldr	r2, [sp, #16]
 80078e4:	bfa8      	it	ge
 80078e6:	462b      	movge	r3, r5
 80078e8:	eba8 0803 	sub.w	r8, r8, r3
 80078ec:	1aed      	subs	r5, r5, r3
 80078ee:	1ad3      	subs	r3, r2, r3
 80078f0:	9304      	str	r3, [sp, #16]
 80078f2:	9b06      	ldr	r3, [sp, #24]
 80078f4:	b1fb      	cbz	r3, 8007936 <_dtoa_r+0x7ce>
 80078f6:	9b08      	ldr	r3, [sp, #32]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	f000 809f 	beq.w	8007a3c <_dtoa_r+0x8d4>
 80078fe:	2e00      	cmp	r6, #0
 8007900:	dd11      	ble.n	8007926 <_dtoa_r+0x7be>
 8007902:	4639      	mov	r1, r7
 8007904:	4632      	mov	r2, r6
 8007906:	4620      	mov	r0, r4
 8007908:	f000 fe0c 	bl	8008524 <__pow5mult>
 800790c:	465a      	mov	r2, fp
 800790e:	4601      	mov	r1, r0
 8007910:	4607      	mov	r7, r0
 8007912:	4620      	mov	r0, r4
 8007914:	f000 fd60 	bl	80083d8 <__multiply>
 8007918:	4659      	mov	r1, fp
 800791a:	9007      	str	r0, [sp, #28]
 800791c:	4620      	mov	r0, r4
 800791e:	f000 fc89 	bl	8008234 <_Bfree>
 8007922:	9b07      	ldr	r3, [sp, #28]
 8007924:	469b      	mov	fp, r3
 8007926:	9b06      	ldr	r3, [sp, #24]
 8007928:	1b9a      	subs	r2, r3, r6
 800792a:	d004      	beq.n	8007936 <_dtoa_r+0x7ce>
 800792c:	4659      	mov	r1, fp
 800792e:	4620      	mov	r0, r4
 8007930:	f000 fdf8 	bl	8008524 <__pow5mult>
 8007934:	4683      	mov	fp, r0
 8007936:	2101      	movs	r1, #1
 8007938:	4620      	mov	r0, r4
 800793a:	f000 fd37 	bl	80083ac <__i2b>
 800793e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007940:	2b00      	cmp	r3, #0
 8007942:	4606      	mov	r6, r0
 8007944:	dd7c      	ble.n	8007a40 <_dtoa_r+0x8d8>
 8007946:	461a      	mov	r2, r3
 8007948:	4601      	mov	r1, r0
 800794a:	4620      	mov	r0, r4
 800794c:	f000 fdea 	bl	8008524 <__pow5mult>
 8007950:	9b05      	ldr	r3, [sp, #20]
 8007952:	2b01      	cmp	r3, #1
 8007954:	4606      	mov	r6, r0
 8007956:	dd76      	ble.n	8007a46 <_dtoa_r+0x8de>
 8007958:	2300      	movs	r3, #0
 800795a:	9306      	str	r3, [sp, #24]
 800795c:	6933      	ldr	r3, [r6, #16]
 800795e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007962:	6918      	ldr	r0, [r3, #16]
 8007964:	f000 fcd2 	bl	800830c <__hi0bits>
 8007968:	f1c0 0020 	rsb	r0, r0, #32
 800796c:	9b04      	ldr	r3, [sp, #16]
 800796e:	4418      	add	r0, r3
 8007970:	f010 001f 	ands.w	r0, r0, #31
 8007974:	f000 8086 	beq.w	8007a84 <_dtoa_r+0x91c>
 8007978:	f1c0 0320 	rsb	r3, r0, #32
 800797c:	2b04      	cmp	r3, #4
 800797e:	dd7f      	ble.n	8007a80 <_dtoa_r+0x918>
 8007980:	f1c0 001c 	rsb	r0, r0, #28
 8007984:	9b04      	ldr	r3, [sp, #16]
 8007986:	4403      	add	r3, r0
 8007988:	4480      	add	r8, r0
 800798a:	4405      	add	r5, r0
 800798c:	9304      	str	r3, [sp, #16]
 800798e:	f1b8 0f00 	cmp.w	r8, #0
 8007992:	dd05      	ble.n	80079a0 <_dtoa_r+0x838>
 8007994:	4659      	mov	r1, fp
 8007996:	4642      	mov	r2, r8
 8007998:	4620      	mov	r0, r4
 800799a:	f000 fe1d 	bl	80085d8 <__lshift>
 800799e:	4683      	mov	fp, r0
 80079a0:	9b04      	ldr	r3, [sp, #16]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	dd05      	ble.n	80079b2 <_dtoa_r+0x84a>
 80079a6:	4631      	mov	r1, r6
 80079a8:	461a      	mov	r2, r3
 80079aa:	4620      	mov	r0, r4
 80079ac:	f000 fe14 	bl	80085d8 <__lshift>
 80079b0:	4606      	mov	r6, r0
 80079b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d069      	beq.n	8007a8c <_dtoa_r+0x924>
 80079b8:	4631      	mov	r1, r6
 80079ba:	4658      	mov	r0, fp
 80079bc:	f000 fe78 	bl	80086b0 <__mcmp>
 80079c0:	2800      	cmp	r0, #0
 80079c2:	da63      	bge.n	8007a8c <_dtoa_r+0x924>
 80079c4:	2300      	movs	r3, #0
 80079c6:	4659      	mov	r1, fp
 80079c8:	220a      	movs	r2, #10
 80079ca:	4620      	mov	r0, r4
 80079cc:	f000 fc54 	bl	8008278 <__multadd>
 80079d0:	9b08      	ldr	r3, [sp, #32]
 80079d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079d6:	4683      	mov	fp, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	f000 818f 	beq.w	8007cfc <_dtoa_r+0xb94>
 80079de:	4639      	mov	r1, r7
 80079e0:	2300      	movs	r3, #0
 80079e2:	220a      	movs	r2, #10
 80079e4:	4620      	mov	r0, r4
 80079e6:	f000 fc47 	bl	8008278 <__multadd>
 80079ea:	f1b9 0f00 	cmp.w	r9, #0
 80079ee:	4607      	mov	r7, r0
 80079f0:	f300 808e 	bgt.w	8007b10 <_dtoa_r+0x9a8>
 80079f4:	9b05      	ldr	r3, [sp, #20]
 80079f6:	2b02      	cmp	r3, #2
 80079f8:	dc50      	bgt.n	8007a9c <_dtoa_r+0x934>
 80079fa:	e089      	b.n	8007b10 <_dtoa_r+0x9a8>
 80079fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80079fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a02:	e75d      	b.n	80078c0 <_dtoa_r+0x758>
 8007a04:	9b01      	ldr	r3, [sp, #4]
 8007a06:	1e5e      	subs	r6, r3, #1
 8007a08:	9b06      	ldr	r3, [sp, #24]
 8007a0a:	42b3      	cmp	r3, r6
 8007a0c:	bfbf      	itttt	lt
 8007a0e:	9b06      	ldrlt	r3, [sp, #24]
 8007a10:	9606      	strlt	r6, [sp, #24]
 8007a12:	1af2      	sublt	r2, r6, r3
 8007a14:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007a16:	bfb6      	itet	lt
 8007a18:	189b      	addlt	r3, r3, r2
 8007a1a:	1b9e      	subge	r6, r3, r6
 8007a1c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007a1e:	9b01      	ldr	r3, [sp, #4]
 8007a20:	bfb8      	it	lt
 8007a22:	2600      	movlt	r6, #0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	bfb5      	itete	lt
 8007a28:	eba8 0503 	sublt.w	r5, r8, r3
 8007a2c:	9b01      	ldrge	r3, [sp, #4]
 8007a2e:	2300      	movlt	r3, #0
 8007a30:	4645      	movge	r5, r8
 8007a32:	e747      	b.n	80078c4 <_dtoa_r+0x75c>
 8007a34:	9e06      	ldr	r6, [sp, #24]
 8007a36:	9f08      	ldr	r7, [sp, #32]
 8007a38:	4645      	mov	r5, r8
 8007a3a:	e74c      	b.n	80078d6 <_dtoa_r+0x76e>
 8007a3c:	9a06      	ldr	r2, [sp, #24]
 8007a3e:	e775      	b.n	800792c <_dtoa_r+0x7c4>
 8007a40:	9b05      	ldr	r3, [sp, #20]
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	dc18      	bgt.n	8007a78 <_dtoa_r+0x910>
 8007a46:	9b02      	ldr	r3, [sp, #8]
 8007a48:	b9b3      	cbnz	r3, 8007a78 <_dtoa_r+0x910>
 8007a4a:	9b03      	ldr	r3, [sp, #12]
 8007a4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a50:	b9a3      	cbnz	r3, 8007a7c <_dtoa_r+0x914>
 8007a52:	9b03      	ldr	r3, [sp, #12]
 8007a54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a58:	0d1b      	lsrs	r3, r3, #20
 8007a5a:	051b      	lsls	r3, r3, #20
 8007a5c:	b12b      	cbz	r3, 8007a6a <_dtoa_r+0x902>
 8007a5e:	9b04      	ldr	r3, [sp, #16]
 8007a60:	3301      	adds	r3, #1
 8007a62:	9304      	str	r3, [sp, #16]
 8007a64:	f108 0801 	add.w	r8, r8, #1
 8007a68:	2301      	movs	r3, #1
 8007a6a:	9306      	str	r3, [sp, #24]
 8007a6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	f47f af74 	bne.w	800795c <_dtoa_r+0x7f4>
 8007a74:	2001      	movs	r0, #1
 8007a76:	e779      	b.n	800796c <_dtoa_r+0x804>
 8007a78:	2300      	movs	r3, #0
 8007a7a:	e7f6      	b.n	8007a6a <_dtoa_r+0x902>
 8007a7c:	9b02      	ldr	r3, [sp, #8]
 8007a7e:	e7f4      	b.n	8007a6a <_dtoa_r+0x902>
 8007a80:	d085      	beq.n	800798e <_dtoa_r+0x826>
 8007a82:	4618      	mov	r0, r3
 8007a84:	301c      	adds	r0, #28
 8007a86:	e77d      	b.n	8007984 <_dtoa_r+0x81c>
 8007a88:	40240000 	.word	0x40240000
 8007a8c:	9b01      	ldr	r3, [sp, #4]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	dc38      	bgt.n	8007b04 <_dtoa_r+0x99c>
 8007a92:	9b05      	ldr	r3, [sp, #20]
 8007a94:	2b02      	cmp	r3, #2
 8007a96:	dd35      	ble.n	8007b04 <_dtoa_r+0x99c>
 8007a98:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007a9c:	f1b9 0f00 	cmp.w	r9, #0
 8007aa0:	d10d      	bne.n	8007abe <_dtoa_r+0x956>
 8007aa2:	4631      	mov	r1, r6
 8007aa4:	464b      	mov	r3, r9
 8007aa6:	2205      	movs	r2, #5
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	f000 fbe5 	bl	8008278 <__multadd>
 8007aae:	4601      	mov	r1, r0
 8007ab0:	4606      	mov	r6, r0
 8007ab2:	4658      	mov	r0, fp
 8007ab4:	f000 fdfc 	bl	80086b0 <__mcmp>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	f73f adbd 	bgt.w	8007638 <_dtoa_r+0x4d0>
 8007abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ac0:	9d00      	ldr	r5, [sp, #0]
 8007ac2:	ea6f 0a03 	mvn.w	sl, r3
 8007ac6:	f04f 0800 	mov.w	r8, #0
 8007aca:	4631      	mov	r1, r6
 8007acc:	4620      	mov	r0, r4
 8007ace:	f000 fbb1 	bl	8008234 <_Bfree>
 8007ad2:	2f00      	cmp	r7, #0
 8007ad4:	f43f aeb4 	beq.w	8007840 <_dtoa_r+0x6d8>
 8007ad8:	f1b8 0f00 	cmp.w	r8, #0
 8007adc:	d005      	beq.n	8007aea <_dtoa_r+0x982>
 8007ade:	45b8      	cmp	r8, r7
 8007ae0:	d003      	beq.n	8007aea <_dtoa_r+0x982>
 8007ae2:	4641      	mov	r1, r8
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	f000 fba5 	bl	8008234 <_Bfree>
 8007aea:	4639      	mov	r1, r7
 8007aec:	4620      	mov	r0, r4
 8007aee:	f000 fba1 	bl	8008234 <_Bfree>
 8007af2:	e6a5      	b.n	8007840 <_dtoa_r+0x6d8>
 8007af4:	2600      	movs	r6, #0
 8007af6:	4637      	mov	r7, r6
 8007af8:	e7e1      	b.n	8007abe <_dtoa_r+0x956>
 8007afa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007afc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007b00:	4637      	mov	r7, r6
 8007b02:	e599      	b.n	8007638 <_dtoa_r+0x4d0>
 8007b04:	9b08      	ldr	r3, [sp, #32]
 8007b06:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	f000 80fd 	beq.w	8007d0a <_dtoa_r+0xba2>
 8007b10:	2d00      	cmp	r5, #0
 8007b12:	dd05      	ble.n	8007b20 <_dtoa_r+0x9b8>
 8007b14:	4639      	mov	r1, r7
 8007b16:	462a      	mov	r2, r5
 8007b18:	4620      	mov	r0, r4
 8007b1a:	f000 fd5d 	bl	80085d8 <__lshift>
 8007b1e:	4607      	mov	r7, r0
 8007b20:	9b06      	ldr	r3, [sp, #24]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d05c      	beq.n	8007be0 <_dtoa_r+0xa78>
 8007b26:	6879      	ldr	r1, [r7, #4]
 8007b28:	4620      	mov	r0, r4
 8007b2a:	f000 fb43 	bl	80081b4 <_Balloc>
 8007b2e:	4605      	mov	r5, r0
 8007b30:	b928      	cbnz	r0, 8007b3e <_dtoa_r+0x9d6>
 8007b32:	4b80      	ldr	r3, [pc, #512]	; (8007d34 <_dtoa_r+0xbcc>)
 8007b34:	4602      	mov	r2, r0
 8007b36:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007b3a:	f7ff bb2e 	b.w	800719a <_dtoa_r+0x32>
 8007b3e:	693a      	ldr	r2, [r7, #16]
 8007b40:	3202      	adds	r2, #2
 8007b42:	0092      	lsls	r2, r2, #2
 8007b44:	f107 010c 	add.w	r1, r7, #12
 8007b48:	300c      	adds	r0, #12
 8007b4a:	f000 fb25 	bl	8008198 <memcpy>
 8007b4e:	2201      	movs	r2, #1
 8007b50:	4629      	mov	r1, r5
 8007b52:	4620      	mov	r0, r4
 8007b54:	f000 fd40 	bl	80085d8 <__lshift>
 8007b58:	9b00      	ldr	r3, [sp, #0]
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	9301      	str	r3, [sp, #4]
 8007b5e:	9b00      	ldr	r3, [sp, #0]
 8007b60:	444b      	add	r3, r9
 8007b62:	9307      	str	r3, [sp, #28]
 8007b64:	9b02      	ldr	r3, [sp, #8]
 8007b66:	f003 0301 	and.w	r3, r3, #1
 8007b6a:	46b8      	mov	r8, r7
 8007b6c:	9306      	str	r3, [sp, #24]
 8007b6e:	4607      	mov	r7, r0
 8007b70:	9b01      	ldr	r3, [sp, #4]
 8007b72:	4631      	mov	r1, r6
 8007b74:	3b01      	subs	r3, #1
 8007b76:	4658      	mov	r0, fp
 8007b78:	9302      	str	r3, [sp, #8]
 8007b7a:	f7ff fa69 	bl	8007050 <quorem>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	3330      	adds	r3, #48	; 0x30
 8007b82:	9004      	str	r0, [sp, #16]
 8007b84:	4641      	mov	r1, r8
 8007b86:	4658      	mov	r0, fp
 8007b88:	9308      	str	r3, [sp, #32]
 8007b8a:	f000 fd91 	bl	80086b0 <__mcmp>
 8007b8e:	463a      	mov	r2, r7
 8007b90:	4681      	mov	r9, r0
 8007b92:	4631      	mov	r1, r6
 8007b94:	4620      	mov	r0, r4
 8007b96:	f000 fda7 	bl	80086e8 <__mdiff>
 8007b9a:	68c2      	ldr	r2, [r0, #12]
 8007b9c:	9b08      	ldr	r3, [sp, #32]
 8007b9e:	4605      	mov	r5, r0
 8007ba0:	bb02      	cbnz	r2, 8007be4 <_dtoa_r+0xa7c>
 8007ba2:	4601      	mov	r1, r0
 8007ba4:	4658      	mov	r0, fp
 8007ba6:	f000 fd83 	bl	80086b0 <__mcmp>
 8007baa:	9b08      	ldr	r3, [sp, #32]
 8007bac:	4602      	mov	r2, r0
 8007bae:	4629      	mov	r1, r5
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007bb6:	f000 fb3d 	bl	8008234 <_Bfree>
 8007bba:	9b05      	ldr	r3, [sp, #20]
 8007bbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bbe:	9d01      	ldr	r5, [sp, #4]
 8007bc0:	ea43 0102 	orr.w	r1, r3, r2
 8007bc4:	9b06      	ldr	r3, [sp, #24]
 8007bc6:	430b      	orrs	r3, r1
 8007bc8:	9b08      	ldr	r3, [sp, #32]
 8007bca:	d10d      	bne.n	8007be8 <_dtoa_r+0xa80>
 8007bcc:	2b39      	cmp	r3, #57	; 0x39
 8007bce:	d029      	beq.n	8007c24 <_dtoa_r+0xabc>
 8007bd0:	f1b9 0f00 	cmp.w	r9, #0
 8007bd4:	dd01      	ble.n	8007bda <_dtoa_r+0xa72>
 8007bd6:	9b04      	ldr	r3, [sp, #16]
 8007bd8:	3331      	adds	r3, #49	; 0x31
 8007bda:	9a02      	ldr	r2, [sp, #8]
 8007bdc:	7013      	strb	r3, [r2, #0]
 8007bde:	e774      	b.n	8007aca <_dtoa_r+0x962>
 8007be0:	4638      	mov	r0, r7
 8007be2:	e7b9      	b.n	8007b58 <_dtoa_r+0x9f0>
 8007be4:	2201      	movs	r2, #1
 8007be6:	e7e2      	b.n	8007bae <_dtoa_r+0xa46>
 8007be8:	f1b9 0f00 	cmp.w	r9, #0
 8007bec:	db06      	blt.n	8007bfc <_dtoa_r+0xa94>
 8007bee:	9905      	ldr	r1, [sp, #20]
 8007bf0:	ea41 0909 	orr.w	r9, r1, r9
 8007bf4:	9906      	ldr	r1, [sp, #24]
 8007bf6:	ea59 0101 	orrs.w	r1, r9, r1
 8007bfa:	d120      	bne.n	8007c3e <_dtoa_r+0xad6>
 8007bfc:	2a00      	cmp	r2, #0
 8007bfe:	ddec      	ble.n	8007bda <_dtoa_r+0xa72>
 8007c00:	4659      	mov	r1, fp
 8007c02:	2201      	movs	r2, #1
 8007c04:	4620      	mov	r0, r4
 8007c06:	9301      	str	r3, [sp, #4]
 8007c08:	f000 fce6 	bl	80085d8 <__lshift>
 8007c0c:	4631      	mov	r1, r6
 8007c0e:	4683      	mov	fp, r0
 8007c10:	f000 fd4e 	bl	80086b0 <__mcmp>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	9b01      	ldr	r3, [sp, #4]
 8007c18:	dc02      	bgt.n	8007c20 <_dtoa_r+0xab8>
 8007c1a:	d1de      	bne.n	8007bda <_dtoa_r+0xa72>
 8007c1c:	07da      	lsls	r2, r3, #31
 8007c1e:	d5dc      	bpl.n	8007bda <_dtoa_r+0xa72>
 8007c20:	2b39      	cmp	r3, #57	; 0x39
 8007c22:	d1d8      	bne.n	8007bd6 <_dtoa_r+0xa6e>
 8007c24:	9a02      	ldr	r2, [sp, #8]
 8007c26:	2339      	movs	r3, #57	; 0x39
 8007c28:	7013      	strb	r3, [r2, #0]
 8007c2a:	462b      	mov	r3, r5
 8007c2c:	461d      	mov	r5, r3
 8007c2e:	3b01      	subs	r3, #1
 8007c30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c34:	2a39      	cmp	r2, #57	; 0x39
 8007c36:	d050      	beq.n	8007cda <_dtoa_r+0xb72>
 8007c38:	3201      	adds	r2, #1
 8007c3a:	701a      	strb	r2, [r3, #0]
 8007c3c:	e745      	b.n	8007aca <_dtoa_r+0x962>
 8007c3e:	2a00      	cmp	r2, #0
 8007c40:	dd03      	ble.n	8007c4a <_dtoa_r+0xae2>
 8007c42:	2b39      	cmp	r3, #57	; 0x39
 8007c44:	d0ee      	beq.n	8007c24 <_dtoa_r+0xabc>
 8007c46:	3301      	adds	r3, #1
 8007c48:	e7c7      	b.n	8007bda <_dtoa_r+0xa72>
 8007c4a:	9a01      	ldr	r2, [sp, #4]
 8007c4c:	9907      	ldr	r1, [sp, #28]
 8007c4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007c52:	428a      	cmp	r2, r1
 8007c54:	d02a      	beq.n	8007cac <_dtoa_r+0xb44>
 8007c56:	4659      	mov	r1, fp
 8007c58:	2300      	movs	r3, #0
 8007c5a:	220a      	movs	r2, #10
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	f000 fb0b 	bl	8008278 <__multadd>
 8007c62:	45b8      	cmp	r8, r7
 8007c64:	4683      	mov	fp, r0
 8007c66:	f04f 0300 	mov.w	r3, #0
 8007c6a:	f04f 020a 	mov.w	r2, #10
 8007c6e:	4641      	mov	r1, r8
 8007c70:	4620      	mov	r0, r4
 8007c72:	d107      	bne.n	8007c84 <_dtoa_r+0xb1c>
 8007c74:	f000 fb00 	bl	8008278 <__multadd>
 8007c78:	4680      	mov	r8, r0
 8007c7a:	4607      	mov	r7, r0
 8007c7c:	9b01      	ldr	r3, [sp, #4]
 8007c7e:	3301      	adds	r3, #1
 8007c80:	9301      	str	r3, [sp, #4]
 8007c82:	e775      	b.n	8007b70 <_dtoa_r+0xa08>
 8007c84:	f000 faf8 	bl	8008278 <__multadd>
 8007c88:	4639      	mov	r1, r7
 8007c8a:	4680      	mov	r8, r0
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	220a      	movs	r2, #10
 8007c90:	4620      	mov	r0, r4
 8007c92:	f000 faf1 	bl	8008278 <__multadd>
 8007c96:	4607      	mov	r7, r0
 8007c98:	e7f0      	b.n	8007c7c <_dtoa_r+0xb14>
 8007c9a:	f1b9 0f00 	cmp.w	r9, #0
 8007c9e:	9a00      	ldr	r2, [sp, #0]
 8007ca0:	bfcc      	ite	gt
 8007ca2:	464d      	movgt	r5, r9
 8007ca4:	2501      	movle	r5, #1
 8007ca6:	4415      	add	r5, r2
 8007ca8:	f04f 0800 	mov.w	r8, #0
 8007cac:	4659      	mov	r1, fp
 8007cae:	2201      	movs	r2, #1
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	9301      	str	r3, [sp, #4]
 8007cb4:	f000 fc90 	bl	80085d8 <__lshift>
 8007cb8:	4631      	mov	r1, r6
 8007cba:	4683      	mov	fp, r0
 8007cbc:	f000 fcf8 	bl	80086b0 <__mcmp>
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	dcb2      	bgt.n	8007c2a <_dtoa_r+0xac2>
 8007cc4:	d102      	bne.n	8007ccc <_dtoa_r+0xb64>
 8007cc6:	9b01      	ldr	r3, [sp, #4]
 8007cc8:	07db      	lsls	r3, r3, #31
 8007cca:	d4ae      	bmi.n	8007c2a <_dtoa_r+0xac2>
 8007ccc:	462b      	mov	r3, r5
 8007cce:	461d      	mov	r5, r3
 8007cd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cd4:	2a30      	cmp	r2, #48	; 0x30
 8007cd6:	d0fa      	beq.n	8007cce <_dtoa_r+0xb66>
 8007cd8:	e6f7      	b.n	8007aca <_dtoa_r+0x962>
 8007cda:	9a00      	ldr	r2, [sp, #0]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d1a5      	bne.n	8007c2c <_dtoa_r+0xac4>
 8007ce0:	f10a 0a01 	add.w	sl, sl, #1
 8007ce4:	2331      	movs	r3, #49	; 0x31
 8007ce6:	e779      	b.n	8007bdc <_dtoa_r+0xa74>
 8007ce8:	4b13      	ldr	r3, [pc, #76]	; (8007d38 <_dtoa_r+0xbd0>)
 8007cea:	f7ff baaf 	b.w	800724c <_dtoa_r+0xe4>
 8007cee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f47f aa86 	bne.w	8007202 <_dtoa_r+0x9a>
 8007cf6:	4b11      	ldr	r3, [pc, #68]	; (8007d3c <_dtoa_r+0xbd4>)
 8007cf8:	f7ff baa8 	b.w	800724c <_dtoa_r+0xe4>
 8007cfc:	f1b9 0f00 	cmp.w	r9, #0
 8007d00:	dc03      	bgt.n	8007d0a <_dtoa_r+0xba2>
 8007d02:	9b05      	ldr	r3, [sp, #20]
 8007d04:	2b02      	cmp	r3, #2
 8007d06:	f73f aec9 	bgt.w	8007a9c <_dtoa_r+0x934>
 8007d0a:	9d00      	ldr	r5, [sp, #0]
 8007d0c:	4631      	mov	r1, r6
 8007d0e:	4658      	mov	r0, fp
 8007d10:	f7ff f99e 	bl	8007050 <quorem>
 8007d14:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007d18:	f805 3b01 	strb.w	r3, [r5], #1
 8007d1c:	9a00      	ldr	r2, [sp, #0]
 8007d1e:	1aaa      	subs	r2, r5, r2
 8007d20:	4591      	cmp	r9, r2
 8007d22:	ddba      	ble.n	8007c9a <_dtoa_r+0xb32>
 8007d24:	4659      	mov	r1, fp
 8007d26:	2300      	movs	r3, #0
 8007d28:	220a      	movs	r2, #10
 8007d2a:	4620      	mov	r0, r4
 8007d2c:	f000 faa4 	bl	8008278 <__multadd>
 8007d30:	4683      	mov	fp, r0
 8007d32:	e7eb      	b.n	8007d0c <_dtoa_r+0xba4>
 8007d34:	0801c8f7 	.word	0x0801c8f7
 8007d38:	0801c850 	.word	0x0801c850
 8007d3c:	0801c874 	.word	0x0801c874

08007d40 <__sflush_r>:
 8007d40:	898a      	ldrh	r2, [r1, #12]
 8007d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d46:	4605      	mov	r5, r0
 8007d48:	0710      	lsls	r0, r2, #28
 8007d4a:	460c      	mov	r4, r1
 8007d4c:	d458      	bmi.n	8007e00 <__sflush_r+0xc0>
 8007d4e:	684b      	ldr	r3, [r1, #4]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	dc05      	bgt.n	8007d60 <__sflush_r+0x20>
 8007d54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	dc02      	bgt.n	8007d60 <__sflush_r+0x20>
 8007d5a:	2000      	movs	r0, #0
 8007d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d62:	2e00      	cmp	r6, #0
 8007d64:	d0f9      	beq.n	8007d5a <__sflush_r+0x1a>
 8007d66:	2300      	movs	r3, #0
 8007d68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007d6c:	682f      	ldr	r7, [r5, #0]
 8007d6e:	602b      	str	r3, [r5, #0]
 8007d70:	d032      	beq.n	8007dd8 <__sflush_r+0x98>
 8007d72:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007d74:	89a3      	ldrh	r3, [r4, #12]
 8007d76:	075a      	lsls	r2, r3, #29
 8007d78:	d505      	bpl.n	8007d86 <__sflush_r+0x46>
 8007d7a:	6863      	ldr	r3, [r4, #4]
 8007d7c:	1ac0      	subs	r0, r0, r3
 8007d7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d80:	b10b      	cbz	r3, 8007d86 <__sflush_r+0x46>
 8007d82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007d84:	1ac0      	subs	r0, r0, r3
 8007d86:	2300      	movs	r3, #0
 8007d88:	4602      	mov	r2, r0
 8007d8a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d8c:	6a21      	ldr	r1, [r4, #32]
 8007d8e:	4628      	mov	r0, r5
 8007d90:	47b0      	blx	r6
 8007d92:	1c43      	adds	r3, r0, #1
 8007d94:	89a3      	ldrh	r3, [r4, #12]
 8007d96:	d106      	bne.n	8007da6 <__sflush_r+0x66>
 8007d98:	6829      	ldr	r1, [r5, #0]
 8007d9a:	291d      	cmp	r1, #29
 8007d9c:	d82c      	bhi.n	8007df8 <__sflush_r+0xb8>
 8007d9e:	4a2a      	ldr	r2, [pc, #168]	; (8007e48 <__sflush_r+0x108>)
 8007da0:	40ca      	lsrs	r2, r1
 8007da2:	07d6      	lsls	r6, r2, #31
 8007da4:	d528      	bpl.n	8007df8 <__sflush_r+0xb8>
 8007da6:	2200      	movs	r2, #0
 8007da8:	6062      	str	r2, [r4, #4]
 8007daa:	04d9      	lsls	r1, r3, #19
 8007dac:	6922      	ldr	r2, [r4, #16]
 8007dae:	6022      	str	r2, [r4, #0]
 8007db0:	d504      	bpl.n	8007dbc <__sflush_r+0x7c>
 8007db2:	1c42      	adds	r2, r0, #1
 8007db4:	d101      	bne.n	8007dba <__sflush_r+0x7a>
 8007db6:	682b      	ldr	r3, [r5, #0]
 8007db8:	b903      	cbnz	r3, 8007dbc <__sflush_r+0x7c>
 8007dba:	6560      	str	r0, [r4, #84]	; 0x54
 8007dbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dbe:	602f      	str	r7, [r5, #0]
 8007dc0:	2900      	cmp	r1, #0
 8007dc2:	d0ca      	beq.n	8007d5a <__sflush_r+0x1a>
 8007dc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007dc8:	4299      	cmp	r1, r3
 8007dca:	d002      	beq.n	8007dd2 <__sflush_r+0x92>
 8007dcc:	4628      	mov	r0, r5
 8007dce:	f000 fd7f 	bl	80088d0 <_free_r>
 8007dd2:	2000      	movs	r0, #0
 8007dd4:	6360      	str	r0, [r4, #52]	; 0x34
 8007dd6:	e7c1      	b.n	8007d5c <__sflush_r+0x1c>
 8007dd8:	6a21      	ldr	r1, [r4, #32]
 8007dda:	2301      	movs	r3, #1
 8007ddc:	4628      	mov	r0, r5
 8007dde:	47b0      	blx	r6
 8007de0:	1c41      	adds	r1, r0, #1
 8007de2:	d1c7      	bne.n	8007d74 <__sflush_r+0x34>
 8007de4:	682b      	ldr	r3, [r5, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d0c4      	beq.n	8007d74 <__sflush_r+0x34>
 8007dea:	2b1d      	cmp	r3, #29
 8007dec:	d001      	beq.n	8007df2 <__sflush_r+0xb2>
 8007dee:	2b16      	cmp	r3, #22
 8007df0:	d101      	bne.n	8007df6 <__sflush_r+0xb6>
 8007df2:	602f      	str	r7, [r5, #0]
 8007df4:	e7b1      	b.n	8007d5a <__sflush_r+0x1a>
 8007df6:	89a3      	ldrh	r3, [r4, #12]
 8007df8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007dfc:	81a3      	strh	r3, [r4, #12]
 8007dfe:	e7ad      	b.n	8007d5c <__sflush_r+0x1c>
 8007e00:	690f      	ldr	r7, [r1, #16]
 8007e02:	2f00      	cmp	r7, #0
 8007e04:	d0a9      	beq.n	8007d5a <__sflush_r+0x1a>
 8007e06:	0793      	lsls	r3, r2, #30
 8007e08:	680e      	ldr	r6, [r1, #0]
 8007e0a:	bf08      	it	eq
 8007e0c:	694b      	ldreq	r3, [r1, #20]
 8007e0e:	600f      	str	r7, [r1, #0]
 8007e10:	bf18      	it	ne
 8007e12:	2300      	movne	r3, #0
 8007e14:	eba6 0807 	sub.w	r8, r6, r7
 8007e18:	608b      	str	r3, [r1, #8]
 8007e1a:	f1b8 0f00 	cmp.w	r8, #0
 8007e1e:	dd9c      	ble.n	8007d5a <__sflush_r+0x1a>
 8007e20:	6a21      	ldr	r1, [r4, #32]
 8007e22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e24:	4643      	mov	r3, r8
 8007e26:	463a      	mov	r2, r7
 8007e28:	4628      	mov	r0, r5
 8007e2a:	47b0      	blx	r6
 8007e2c:	2800      	cmp	r0, #0
 8007e2e:	dc06      	bgt.n	8007e3e <__sflush_r+0xfe>
 8007e30:	89a3      	ldrh	r3, [r4, #12]
 8007e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e36:	81a3      	strh	r3, [r4, #12]
 8007e38:	f04f 30ff 	mov.w	r0, #4294967295
 8007e3c:	e78e      	b.n	8007d5c <__sflush_r+0x1c>
 8007e3e:	4407      	add	r7, r0
 8007e40:	eba8 0800 	sub.w	r8, r8, r0
 8007e44:	e7e9      	b.n	8007e1a <__sflush_r+0xda>
 8007e46:	bf00      	nop
 8007e48:	20400001 	.word	0x20400001

08007e4c <_fflush_r>:
 8007e4c:	b538      	push	{r3, r4, r5, lr}
 8007e4e:	690b      	ldr	r3, [r1, #16]
 8007e50:	4605      	mov	r5, r0
 8007e52:	460c      	mov	r4, r1
 8007e54:	b913      	cbnz	r3, 8007e5c <_fflush_r+0x10>
 8007e56:	2500      	movs	r5, #0
 8007e58:	4628      	mov	r0, r5
 8007e5a:	bd38      	pop	{r3, r4, r5, pc}
 8007e5c:	b118      	cbz	r0, 8007e66 <_fflush_r+0x1a>
 8007e5e:	6983      	ldr	r3, [r0, #24]
 8007e60:	b90b      	cbnz	r3, 8007e66 <_fflush_r+0x1a>
 8007e62:	f000 f887 	bl	8007f74 <__sinit>
 8007e66:	4b14      	ldr	r3, [pc, #80]	; (8007eb8 <_fflush_r+0x6c>)
 8007e68:	429c      	cmp	r4, r3
 8007e6a:	d11b      	bne.n	8007ea4 <_fflush_r+0x58>
 8007e6c:	686c      	ldr	r4, [r5, #4]
 8007e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d0ef      	beq.n	8007e56 <_fflush_r+0xa>
 8007e76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007e78:	07d0      	lsls	r0, r2, #31
 8007e7a:	d404      	bmi.n	8007e86 <_fflush_r+0x3a>
 8007e7c:	0599      	lsls	r1, r3, #22
 8007e7e:	d402      	bmi.n	8007e86 <_fflush_r+0x3a>
 8007e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e82:	f000 f91a 	bl	80080ba <__retarget_lock_acquire_recursive>
 8007e86:	4628      	mov	r0, r5
 8007e88:	4621      	mov	r1, r4
 8007e8a:	f7ff ff59 	bl	8007d40 <__sflush_r>
 8007e8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e90:	07da      	lsls	r2, r3, #31
 8007e92:	4605      	mov	r5, r0
 8007e94:	d4e0      	bmi.n	8007e58 <_fflush_r+0xc>
 8007e96:	89a3      	ldrh	r3, [r4, #12]
 8007e98:	059b      	lsls	r3, r3, #22
 8007e9a:	d4dd      	bmi.n	8007e58 <_fflush_r+0xc>
 8007e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e9e:	f000 f90d 	bl	80080bc <__retarget_lock_release_recursive>
 8007ea2:	e7d9      	b.n	8007e58 <_fflush_r+0xc>
 8007ea4:	4b05      	ldr	r3, [pc, #20]	; (8007ebc <_fflush_r+0x70>)
 8007ea6:	429c      	cmp	r4, r3
 8007ea8:	d101      	bne.n	8007eae <_fflush_r+0x62>
 8007eaa:	68ac      	ldr	r4, [r5, #8]
 8007eac:	e7df      	b.n	8007e6e <_fflush_r+0x22>
 8007eae:	4b04      	ldr	r3, [pc, #16]	; (8007ec0 <_fflush_r+0x74>)
 8007eb0:	429c      	cmp	r4, r3
 8007eb2:	bf08      	it	eq
 8007eb4:	68ec      	ldreq	r4, [r5, #12]
 8007eb6:	e7da      	b.n	8007e6e <_fflush_r+0x22>
 8007eb8:	0801c928 	.word	0x0801c928
 8007ebc:	0801c948 	.word	0x0801c948
 8007ec0:	0801c908 	.word	0x0801c908

08007ec4 <std>:
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	b510      	push	{r4, lr}
 8007ec8:	4604      	mov	r4, r0
 8007eca:	e9c0 3300 	strd	r3, r3, [r0]
 8007ece:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ed2:	6083      	str	r3, [r0, #8]
 8007ed4:	8181      	strh	r1, [r0, #12]
 8007ed6:	6643      	str	r3, [r0, #100]	; 0x64
 8007ed8:	81c2      	strh	r2, [r0, #14]
 8007eda:	6183      	str	r3, [r0, #24]
 8007edc:	4619      	mov	r1, r3
 8007ede:	2208      	movs	r2, #8
 8007ee0:	305c      	adds	r0, #92	; 0x5c
 8007ee2:	f7fe faf5 	bl	80064d0 <memset>
 8007ee6:	4b05      	ldr	r3, [pc, #20]	; (8007efc <std+0x38>)
 8007ee8:	6263      	str	r3, [r4, #36]	; 0x24
 8007eea:	4b05      	ldr	r3, [pc, #20]	; (8007f00 <std+0x3c>)
 8007eec:	62a3      	str	r3, [r4, #40]	; 0x28
 8007eee:	4b05      	ldr	r3, [pc, #20]	; (8007f04 <std+0x40>)
 8007ef0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ef2:	4b05      	ldr	r3, [pc, #20]	; (8007f08 <std+0x44>)
 8007ef4:	6224      	str	r4, [r4, #32]
 8007ef6:	6323      	str	r3, [r4, #48]	; 0x30
 8007ef8:	bd10      	pop	{r4, pc}
 8007efa:	bf00      	nop
 8007efc:	08008cf9 	.word	0x08008cf9
 8007f00:	08008d1b 	.word	0x08008d1b
 8007f04:	08008d53 	.word	0x08008d53
 8007f08:	08008d77 	.word	0x08008d77

08007f0c <_cleanup_r>:
 8007f0c:	4901      	ldr	r1, [pc, #4]	; (8007f14 <_cleanup_r+0x8>)
 8007f0e:	f000 b8af 	b.w	8008070 <_fwalk_reent>
 8007f12:	bf00      	nop
 8007f14:	08007e4d 	.word	0x08007e4d

08007f18 <__sfmoreglue>:
 8007f18:	b570      	push	{r4, r5, r6, lr}
 8007f1a:	1e4a      	subs	r2, r1, #1
 8007f1c:	2568      	movs	r5, #104	; 0x68
 8007f1e:	4355      	muls	r5, r2
 8007f20:	460e      	mov	r6, r1
 8007f22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f26:	f000 fd23 	bl	8008970 <_malloc_r>
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	b140      	cbz	r0, 8007f40 <__sfmoreglue+0x28>
 8007f2e:	2100      	movs	r1, #0
 8007f30:	e9c0 1600 	strd	r1, r6, [r0]
 8007f34:	300c      	adds	r0, #12
 8007f36:	60a0      	str	r0, [r4, #8]
 8007f38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f3c:	f7fe fac8 	bl	80064d0 <memset>
 8007f40:	4620      	mov	r0, r4
 8007f42:	bd70      	pop	{r4, r5, r6, pc}

08007f44 <__sfp_lock_acquire>:
 8007f44:	4801      	ldr	r0, [pc, #4]	; (8007f4c <__sfp_lock_acquire+0x8>)
 8007f46:	f000 b8b8 	b.w	80080ba <__retarget_lock_acquire_recursive>
 8007f4a:	bf00      	nop
 8007f4c:	2000f3b4 	.word	0x2000f3b4

08007f50 <__sfp_lock_release>:
 8007f50:	4801      	ldr	r0, [pc, #4]	; (8007f58 <__sfp_lock_release+0x8>)
 8007f52:	f000 b8b3 	b.w	80080bc <__retarget_lock_release_recursive>
 8007f56:	bf00      	nop
 8007f58:	2000f3b4 	.word	0x2000f3b4

08007f5c <__sinit_lock_acquire>:
 8007f5c:	4801      	ldr	r0, [pc, #4]	; (8007f64 <__sinit_lock_acquire+0x8>)
 8007f5e:	f000 b8ac 	b.w	80080ba <__retarget_lock_acquire_recursive>
 8007f62:	bf00      	nop
 8007f64:	2000f3af 	.word	0x2000f3af

08007f68 <__sinit_lock_release>:
 8007f68:	4801      	ldr	r0, [pc, #4]	; (8007f70 <__sinit_lock_release+0x8>)
 8007f6a:	f000 b8a7 	b.w	80080bc <__retarget_lock_release_recursive>
 8007f6e:	bf00      	nop
 8007f70:	2000f3af 	.word	0x2000f3af

08007f74 <__sinit>:
 8007f74:	b510      	push	{r4, lr}
 8007f76:	4604      	mov	r4, r0
 8007f78:	f7ff fff0 	bl	8007f5c <__sinit_lock_acquire>
 8007f7c:	69a3      	ldr	r3, [r4, #24]
 8007f7e:	b11b      	cbz	r3, 8007f88 <__sinit+0x14>
 8007f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f84:	f7ff bff0 	b.w	8007f68 <__sinit_lock_release>
 8007f88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007f8c:	6523      	str	r3, [r4, #80]	; 0x50
 8007f8e:	4b13      	ldr	r3, [pc, #76]	; (8007fdc <__sinit+0x68>)
 8007f90:	4a13      	ldr	r2, [pc, #76]	; (8007fe0 <__sinit+0x6c>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f96:	42a3      	cmp	r3, r4
 8007f98:	bf04      	itt	eq
 8007f9a:	2301      	moveq	r3, #1
 8007f9c:	61a3      	streq	r3, [r4, #24]
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	f000 f820 	bl	8007fe4 <__sfp>
 8007fa4:	6060      	str	r0, [r4, #4]
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	f000 f81c 	bl	8007fe4 <__sfp>
 8007fac:	60a0      	str	r0, [r4, #8]
 8007fae:	4620      	mov	r0, r4
 8007fb0:	f000 f818 	bl	8007fe4 <__sfp>
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	60e0      	str	r0, [r4, #12]
 8007fb8:	2104      	movs	r1, #4
 8007fba:	6860      	ldr	r0, [r4, #4]
 8007fbc:	f7ff ff82 	bl	8007ec4 <std>
 8007fc0:	68a0      	ldr	r0, [r4, #8]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	2109      	movs	r1, #9
 8007fc6:	f7ff ff7d 	bl	8007ec4 <std>
 8007fca:	68e0      	ldr	r0, [r4, #12]
 8007fcc:	2202      	movs	r2, #2
 8007fce:	2112      	movs	r1, #18
 8007fd0:	f7ff ff78 	bl	8007ec4 <std>
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	61a3      	str	r3, [r4, #24]
 8007fd8:	e7d2      	b.n	8007f80 <__sinit+0xc>
 8007fda:	bf00      	nop
 8007fdc:	0801c83c 	.word	0x0801c83c
 8007fe0:	08007f0d 	.word	0x08007f0d

08007fe4 <__sfp>:
 8007fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe6:	4607      	mov	r7, r0
 8007fe8:	f7ff ffac 	bl	8007f44 <__sfp_lock_acquire>
 8007fec:	4b1e      	ldr	r3, [pc, #120]	; (8008068 <__sfp+0x84>)
 8007fee:	681e      	ldr	r6, [r3, #0]
 8007ff0:	69b3      	ldr	r3, [r6, #24]
 8007ff2:	b913      	cbnz	r3, 8007ffa <__sfp+0x16>
 8007ff4:	4630      	mov	r0, r6
 8007ff6:	f7ff ffbd 	bl	8007f74 <__sinit>
 8007ffa:	3648      	adds	r6, #72	; 0x48
 8007ffc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008000:	3b01      	subs	r3, #1
 8008002:	d503      	bpl.n	800800c <__sfp+0x28>
 8008004:	6833      	ldr	r3, [r6, #0]
 8008006:	b30b      	cbz	r3, 800804c <__sfp+0x68>
 8008008:	6836      	ldr	r6, [r6, #0]
 800800a:	e7f7      	b.n	8007ffc <__sfp+0x18>
 800800c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008010:	b9d5      	cbnz	r5, 8008048 <__sfp+0x64>
 8008012:	4b16      	ldr	r3, [pc, #88]	; (800806c <__sfp+0x88>)
 8008014:	60e3      	str	r3, [r4, #12]
 8008016:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800801a:	6665      	str	r5, [r4, #100]	; 0x64
 800801c:	f000 f84c 	bl	80080b8 <__retarget_lock_init_recursive>
 8008020:	f7ff ff96 	bl	8007f50 <__sfp_lock_release>
 8008024:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008028:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800802c:	6025      	str	r5, [r4, #0]
 800802e:	61a5      	str	r5, [r4, #24]
 8008030:	2208      	movs	r2, #8
 8008032:	4629      	mov	r1, r5
 8008034:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008038:	f7fe fa4a 	bl	80064d0 <memset>
 800803c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008040:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008044:	4620      	mov	r0, r4
 8008046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008048:	3468      	adds	r4, #104	; 0x68
 800804a:	e7d9      	b.n	8008000 <__sfp+0x1c>
 800804c:	2104      	movs	r1, #4
 800804e:	4638      	mov	r0, r7
 8008050:	f7ff ff62 	bl	8007f18 <__sfmoreglue>
 8008054:	4604      	mov	r4, r0
 8008056:	6030      	str	r0, [r6, #0]
 8008058:	2800      	cmp	r0, #0
 800805a:	d1d5      	bne.n	8008008 <__sfp+0x24>
 800805c:	f7ff ff78 	bl	8007f50 <__sfp_lock_release>
 8008060:	230c      	movs	r3, #12
 8008062:	603b      	str	r3, [r7, #0]
 8008064:	e7ee      	b.n	8008044 <__sfp+0x60>
 8008066:	bf00      	nop
 8008068:	0801c83c 	.word	0x0801c83c
 800806c:	ffff0001 	.word	0xffff0001

08008070 <_fwalk_reent>:
 8008070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008074:	4606      	mov	r6, r0
 8008076:	4688      	mov	r8, r1
 8008078:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800807c:	2700      	movs	r7, #0
 800807e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008082:	f1b9 0901 	subs.w	r9, r9, #1
 8008086:	d505      	bpl.n	8008094 <_fwalk_reent+0x24>
 8008088:	6824      	ldr	r4, [r4, #0]
 800808a:	2c00      	cmp	r4, #0
 800808c:	d1f7      	bne.n	800807e <_fwalk_reent+0xe>
 800808e:	4638      	mov	r0, r7
 8008090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008094:	89ab      	ldrh	r3, [r5, #12]
 8008096:	2b01      	cmp	r3, #1
 8008098:	d907      	bls.n	80080aa <_fwalk_reent+0x3a>
 800809a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800809e:	3301      	adds	r3, #1
 80080a0:	d003      	beq.n	80080aa <_fwalk_reent+0x3a>
 80080a2:	4629      	mov	r1, r5
 80080a4:	4630      	mov	r0, r6
 80080a6:	47c0      	blx	r8
 80080a8:	4307      	orrs	r7, r0
 80080aa:	3568      	adds	r5, #104	; 0x68
 80080ac:	e7e9      	b.n	8008082 <_fwalk_reent+0x12>
	...

080080b0 <_localeconv_r>:
 80080b0:	4800      	ldr	r0, [pc, #0]	; (80080b4 <_localeconv_r+0x4>)
 80080b2:	4770      	bx	lr
 80080b4:	20000164 	.word	0x20000164

080080b8 <__retarget_lock_init_recursive>:
 80080b8:	4770      	bx	lr

080080ba <__retarget_lock_acquire_recursive>:
 80080ba:	4770      	bx	lr

080080bc <__retarget_lock_release_recursive>:
 80080bc:	4770      	bx	lr

080080be <__swhatbuf_r>:
 80080be:	b570      	push	{r4, r5, r6, lr}
 80080c0:	460e      	mov	r6, r1
 80080c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080c6:	2900      	cmp	r1, #0
 80080c8:	b096      	sub	sp, #88	; 0x58
 80080ca:	4614      	mov	r4, r2
 80080cc:	461d      	mov	r5, r3
 80080ce:	da07      	bge.n	80080e0 <__swhatbuf_r+0x22>
 80080d0:	2300      	movs	r3, #0
 80080d2:	602b      	str	r3, [r5, #0]
 80080d4:	89b3      	ldrh	r3, [r6, #12]
 80080d6:	061a      	lsls	r2, r3, #24
 80080d8:	d410      	bmi.n	80080fc <__swhatbuf_r+0x3e>
 80080da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080de:	e00e      	b.n	80080fe <__swhatbuf_r+0x40>
 80080e0:	466a      	mov	r2, sp
 80080e2:	f000 fe9f 	bl	8008e24 <_fstat_r>
 80080e6:	2800      	cmp	r0, #0
 80080e8:	dbf2      	blt.n	80080d0 <__swhatbuf_r+0x12>
 80080ea:	9a01      	ldr	r2, [sp, #4]
 80080ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80080f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80080f4:	425a      	negs	r2, r3
 80080f6:	415a      	adcs	r2, r3
 80080f8:	602a      	str	r2, [r5, #0]
 80080fa:	e7ee      	b.n	80080da <__swhatbuf_r+0x1c>
 80080fc:	2340      	movs	r3, #64	; 0x40
 80080fe:	2000      	movs	r0, #0
 8008100:	6023      	str	r3, [r4, #0]
 8008102:	b016      	add	sp, #88	; 0x58
 8008104:	bd70      	pop	{r4, r5, r6, pc}
	...

08008108 <__smakebuf_r>:
 8008108:	898b      	ldrh	r3, [r1, #12]
 800810a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800810c:	079d      	lsls	r5, r3, #30
 800810e:	4606      	mov	r6, r0
 8008110:	460c      	mov	r4, r1
 8008112:	d507      	bpl.n	8008124 <__smakebuf_r+0x1c>
 8008114:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008118:	6023      	str	r3, [r4, #0]
 800811a:	6123      	str	r3, [r4, #16]
 800811c:	2301      	movs	r3, #1
 800811e:	6163      	str	r3, [r4, #20]
 8008120:	b002      	add	sp, #8
 8008122:	bd70      	pop	{r4, r5, r6, pc}
 8008124:	ab01      	add	r3, sp, #4
 8008126:	466a      	mov	r2, sp
 8008128:	f7ff ffc9 	bl	80080be <__swhatbuf_r>
 800812c:	9900      	ldr	r1, [sp, #0]
 800812e:	4605      	mov	r5, r0
 8008130:	4630      	mov	r0, r6
 8008132:	f000 fc1d 	bl	8008970 <_malloc_r>
 8008136:	b948      	cbnz	r0, 800814c <__smakebuf_r+0x44>
 8008138:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800813c:	059a      	lsls	r2, r3, #22
 800813e:	d4ef      	bmi.n	8008120 <__smakebuf_r+0x18>
 8008140:	f023 0303 	bic.w	r3, r3, #3
 8008144:	f043 0302 	orr.w	r3, r3, #2
 8008148:	81a3      	strh	r3, [r4, #12]
 800814a:	e7e3      	b.n	8008114 <__smakebuf_r+0xc>
 800814c:	4b0d      	ldr	r3, [pc, #52]	; (8008184 <__smakebuf_r+0x7c>)
 800814e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008150:	89a3      	ldrh	r3, [r4, #12]
 8008152:	6020      	str	r0, [r4, #0]
 8008154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008158:	81a3      	strh	r3, [r4, #12]
 800815a:	9b00      	ldr	r3, [sp, #0]
 800815c:	6163      	str	r3, [r4, #20]
 800815e:	9b01      	ldr	r3, [sp, #4]
 8008160:	6120      	str	r0, [r4, #16]
 8008162:	b15b      	cbz	r3, 800817c <__smakebuf_r+0x74>
 8008164:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008168:	4630      	mov	r0, r6
 800816a:	f000 fe6d 	bl	8008e48 <_isatty_r>
 800816e:	b128      	cbz	r0, 800817c <__smakebuf_r+0x74>
 8008170:	89a3      	ldrh	r3, [r4, #12]
 8008172:	f023 0303 	bic.w	r3, r3, #3
 8008176:	f043 0301 	orr.w	r3, r3, #1
 800817a:	81a3      	strh	r3, [r4, #12]
 800817c:	89a0      	ldrh	r0, [r4, #12]
 800817e:	4305      	orrs	r5, r0
 8008180:	81a5      	strh	r5, [r4, #12]
 8008182:	e7cd      	b.n	8008120 <__smakebuf_r+0x18>
 8008184:	08007f0d 	.word	0x08007f0d

08008188 <malloc>:
 8008188:	4b02      	ldr	r3, [pc, #8]	; (8008194 <malloc+0xc>)
 800818a:	4601      	mov	r1, r0
 800818c:	6818      	ldr	r0, [r3, #0]
 800818e:	f000 bbef 	b.w	8008970 <_malloc_r>
 8008192:	bf00      	nop
 8008194:	20000010 	.word	0x20000010

08008198 <memcpy>:
 8008198:	440a      	add	r2, r1
 800819a:	4291      	cmp	r1, r2
 800819c:	f100 33ff 	add.w	r3, r0, #4294967295
 80081a0:	d100      	bne.n	80081a4 <memcpy+0xc>
 80081a2:	4770      	bx	lr
 80081a4:	b510      	push	{r4, lr}
 80081a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081ae:	4291      	cmp	r1, r2
 80081b0:	d1f9      	bne.n	80081a6 <memcpy+0xe>
 80081b2:	bd10      	pop	{r4, pc}

080081b4 <_Balloc>:
 80081b4:	b570      	push	{r4, r5, r6, lr}
 80081b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80081b8:	4604      	mov	r4, r0
 80081ba:	460d      	mov	r5, r1
 80081bc:	b976      	cbnz	r6, 80081dc <_Balloc+0x28>
 80081be:	2010      	movs	r0, #16
 80081c0:	f7ff ffe2 	bl	8008188 <malloc>
 80081c4:	4602      	mov	r2, r0
 80081c6:	6260      	str	r0, [r4, #36]	; 0x24
 80081c8:	b920      	cbnz	r0, 80081d4 <_Balloc+0x20>
 80081ca:	4b18      	ldr	r3, [pc, #96]	; (800822c <_Balloc+0x78>)
 80081cc:	4818      	ldr	r0, [pc, #96]	; (8008230 <_Balloc+0x7c>)
 80081ce:	2166      	movs	r1, #102	; 0x66
 80081d0:	f000 fde8 	bl	8008da4 <__assert_func>
 80081d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081d8:	6006      	str	r6, [r0, #0]
 80081da:	60c6      	str	r6, [r0, #12]
 80081dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80081de:	68f3      	ldr	r3, [r6, #12]
 80081e0:	b183      	cbz	r3, 8008204 <_Balloc+0x50>
 80081e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081e4:	68db      	ldr	r3, [r3, #12]
 80081e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80081ea:	b9b8      	cbnz	r0, 800821c <_Balloc+0x68>
 80081ec:	2101      	movs	r1, #1
 80081ee:	fa01 f605 	lsl.w	r6, r1, r5
 80081f2:	1d72      	adds	r2, r6, #5
 80081f4:	0092      	lsls	r2, r2, #2
 80081f6:	4620      	mov	r0, r4
 80081f8:	f000 fb5a 	bl	80088b0 <_calloc_r>
 80081fc:	b160      	cbz	r0, 8008218 <_Balloc+0x64>
 80081fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008202:	e00e      	b.n	8008222 <_Balloc+0x6e>
 8008204:	2221      	movs	r2, #33	; 0x21
 8008206:	2104      	movs	r1, #4
 8008208:	4620      	mov	r0, r4
 800820a:	f000 fb51 	bl	80088b0 <_calloc_r>
 800820e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008210:	60f0      	str	r0, [r6, #12]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d1e4      	bne.n	80081e2 <_Balloc+0x2e>
 8008218:	2000      	movs	r0, #0
 800821a:	bd70      	pop	{r4, r5, r6, pc}
 800821c:	6802      	ldr	r2, [r0, #0]
 800821e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008222:	2300      	movs	r3, #0
 8008224:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008228:	e7f7      	b.n	800821a <_Balloc+0x66>
 800822a:	bf00      	nop
 800822c:	0801c881 	.word	0x0801c881
 8008230:	0801c968 	.word	0x0801c968

08008234 <_Bfree>:
 8008234:	b570      	push	{r4, r5, r6, lr}
 8008236:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008238:	4605      	mov	r5, r0
 800823a:	460c      	mov	r4, r1
 800823c:	b976      	cbnz	r6, 800825c <_Bfree+0x28>
 800823e:	2010      	movs	r0, #16
 8008240:	f7ff ffa2 	bl	8008188 <malloc>
 8008244:	4602      	mov	r2, r0
 8008246:	6268      	str	r0, [r5, #36]	; 0x24
 8008248:	b920      	cbnz	r0, 8008254 <_Bfree+0x20>
 800824a:	4b09      	ldr	r3, [pc, #36]	; (8008270 <_Bfree+0x3c>)
 800824c:	4809      	ldr	r0, [pc, #36]	; (8008274 <_Bfree+0x40>)
 800824e:	218a      	movs	r1, #138	; 0x8a
 8008250:	f000 fda8 	bl	8008da4 <__assert_func>
 8008254:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008258:	6006      	str	r6, [r0, #0]
 800825a:	60c6      	str	r6, [r0, #12]
 800825c:	b13c      	cbz	r4, 800826e <_Bfree+0x3a>
 800825e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008260:	6862      	ldr	r2, [r4, #4]
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008268:	6021      	str	r1, [r4, #0]
 800826a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800826e:	bd70      	pop	{r4, r5, r6, pc}
 8008270:	0801c881 	.word	0x0801c881
 8008274:	0801c968 	.word	0x0801c968

08008278 <__multadd>:
 8008278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800827c:	690e      	ldr	r6, [r1, #16]
 800827e:	4607      	mov	r7, r0
 8008280:	4698      	mov	r8, r3
 8008282:	460c      	mov	r4, r1
 8008284:	f101 0014 	add.w	r0, r1, #20
 8008288:	2300      	movs	r3, #0
 800828a:	6805      	ldr	r5, [r0, #0]
 800828c:	b2a9      	uxth	r1, r5
 800828e:	fb02 8101 	mla	r1, r2, r1, r8
 8008292:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008296:	0c2d      	lsrs	r5, r5, #16
 8008298:	fb02 c505 	mla	r5, r2, r5, ip
 800829c:	b289      	uxth	r1, r1
 800829e:	3301      	adds	r3, #1
 80082a0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80082a4:	429e      	cmp	r6, r3
 80082a6:	f840 1b04 	str.w	r1, [r0], #4
 80082aa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80082ae:	dcec      	bgt.n	800828a <__multadd+0x12>
 80082b0:	f1b8 0f00 	cmp.w	r8, #0
 80082b4:	d022      	beq.n	80082fc <__multadd+0x84>
 80082b6:	68a3      	ldr	r3, [r4, #8]
 80082b8:	42b3      	cmp	r3, r6
 80082ba:	dc19      	bgt.n	80082f0 <__multadd+0x78>
 80082bc:	6861      	ldr	r1, [r4, #4]
 80082be:	4638      	mov	r0, r7
 80082c0:	3101      	adds	r1, #1
 80082c2:	f7ff ff77 	bl	80081b4 <_Balloc>
 80082c6:	4605      	mov	r5, r0
 80082c8:	b928      	cbnz	r0, 80082d6 <__multadd+0x5e>
 80082ca:	4602      	mov	r2, r0
 80082cc:	4b0d      	ldr	r3, [pc, #52]	; (8008304 <__multadd+0x8c>)
 80082ce:	480e      	ldr	r0, [pc, #56]	; (8008308 <__multadd+0x90>)
 80082d0:	21b5      	movs	r1, #181	; 0xb5
 80082d2:	f000 fd67 	bl	8008da4 <__assert_func>
 80082d6:	6922      	ldr	r2, [r4, #16]
 80082d8:	3202      	adds	r2, #2
 80082da:	f104 010c 	add.w	r1, r4, #12
 80082de:	0092      	lsls	r2, r2, #2
 80082e0:	300c      	adds	r0, #12
 80082e2:	f7ff ff59 	bl	8008198 <memcpy>
 80082e6:	4621      	mov	r1, r4
 80082e8:	4638      	mov	r0, r7
 80082ea:	f7ff ffa3 	bl	8008234 <_Bfree>
 80082ee:	462c      	mov	r4, r5
 80082f0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80082f4:	3601      	adds	r6, #1
 80082f6:	f8c3 8014 	str.w	r8, [r3, #20]
 80082fa:	6126      	str	r6, [r4, #16]
 80082fc:	4620      	mov	r0, r4
 80082fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008302:	bf00      	nop
 8008304:	0801c8f7 	.word	0x0801c8f7
 8008308:	0801c968 	.word	0x0801c968

0800830c <__hi0bits>:
 800830c:	0c03      	lsrs	r3, r0, #16
 800830e:	041b      	lsls	r3, r3, #16
 8008310:	b9d3      	cbnz	r3, 8008348 <__hi0bits+0x3c>
 8008312:	0400      	lsls	r0, r0, #16
 8008314:	2310      	movs	r3, #16
 8008316:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800831a:	bf04      	itt	eq
 800831c:	0200      	lsleq	r0, r0, #8
 800831e:	3308      	addeq	r3, #8
 8008320:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008324:	bf04      	itt	eq
 8008326:	0100      	lsleq	r0, r0, #4
 8008328:	3304      	addeq	r3, #4
 800832a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800832e:	bf04      	itt	eq
 8008330:	0080      	lsleq	r0, r0, #2
 8008332:	3302      	addeq	r3, #2
 8008334:	2800      	cmp	r0, #0
 8008336:	db05      	blt.n	8008344 <__hi0bits+0x38>
 8008338:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800833c:	f103 0301 	add.w	r3, r3, #1
 8008340:	bf08      	it	eq
 8008342:	2320      	moveq	r3, #32
 8008344:	4618      	mov	r0, r3
 8008346:	4770      	bx	lr
 8008348:	2300      	movs	r3, #0
 800834a:	e7e4      	b.n	8008316 <__hi0bits+0xa>

0800834c <__lo0bits>:
 800834c:	6803      	ldr	r3, [r0, #0]
 800834e:	f013 0207 	ands.w	r2, r3, #7
 8008352:	4601      	mov	r1, r0
 8008354:	d00b      	beq.n	800836e <__lo0bits+0x22>
 8008356:	07da      	lsls	r2, r3, #31
 8008358:	d424      	bmi.n	80083a4 <__lo0bits+0x58>
 800835a:	0798      	lsls	r0, r3, #30
 800835c:	bf49      	itett	mi
 800835e:	085b      	lsrmi	r3, r3, #1
 8008360:	089b      	lsrpl	r3, r3, #2
 8008362:	2001      	movmi	r0, #1
 8008364:	600b      	strmi	r3, [r1, #0]
 8008366:	bf5c      	itt	pl
 8008368:	600b      	strpl	r3, [r1, #0]
 800836a:	2002      	movpl	r0, #2
 800836c:	4770      	bx	lr
 800836e:	b298      	uxth	r0, r3
 8008370:	b9b0      	cbnz	r0, 80083a0 <__lo0bits+0x54>
 8008372:	0c1b      	lsrs	r3, r3, #16
 8008374:	2010      	movs	r0, #16
 8008376:	f013 0fff 	tst.w	r3, #255	; 0xff
 800837a:	bf04      	itt	eq
 800837c:	0a1b      	lsreq	r3, r3, #8
 800837e:	3008      	addeq	r0, #8
 8008380:	071a      	lsls	r2, r3, #28
 8008382:	bf04      	itt	eq
 8008384:	091b      	lsreq	r3, r3, #4
 8008386:	3004      	addeq	r0, #4
 8008388:	079a      	lsls	r2, r3, #30
 800838a:	bf04      	itt	eq
 800838c:	089b      	lsreq	r3, r3, #2
 800838e:	3002      	addeq	r0, #2
 8008390:	07da      	lsls	r2, r3, #31
 8008392:	d403      	bmi.n	800839c <__lo0bits+0x50>
 8008394:	085b      	lsrs	r3, r3, #1
 8008396:	f100 0001 	add.w	r0, r0, #1
 800839a:	d005      	beq.n	80083a8 <__lo0bits+0x5c>
 800839c:	600b      	str	r3, [r1, #0]
 800839e:	4770      	bx	lr
 80083a0:	4610      	mov	r0, r2
 80083a2:	e7e8      	b.n	8008376 <__lo0bits+0x2a>
 80083a4:	2000      	movs	r0, #0
 80083a6:	4770      	bx	lr
 80083a8:	2020      	movs	r0, #32
 80083aa:	4770      	bx	lr

080083ac <__i2b>:
 80083ac:	b510      	push	{r4, lr}
 80083ae:	460c      	mov	r4, r1
 80083b0:	2101      	movs	r1, #1
 80083b2:	f7ff feff 	bl	80081b4 <_Balloc>
 80083b6:	4602      	mov	r2, r0
 80083b8:	b928      	cbnz	r0, 80083c6 <__i2b+0x1a>
 80083ba:	4b05      	ldr	r3, [pc, #20]	; (80083d0 <__i2b+0x24>)
 80083bc:	4805      	ldr	r0, [pc, #20]	; (80083d4 <__i2b+0x28>)
 80083be:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80083c2:	f000 fcef 	bl	8008da4 <__assert_func>
 80083c6:	2301      	movs	r3, #1
 80083c8:	6144      	str	r4, [r0, #20]
 80083ca:	6103      	str	r3, [r0, #16]
 80083cc:	bd10      	pop	{r4, pc}
 80083ce:	bf00      	nop
 80083d0:	0801c8f7 	.word	0x0801c8f7
 80083d4:	0801c968 	.word	0x0801c968

080083d8 <__multiply>:
 80083d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083dc:	4614      	mov	r4, r2
 80083de:	690a      	ldr	r2, [r1, #16]
 80083e0:	6923      	ldr	r3, [r4, #16]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	bfb8      	it	lt
 80083e6:	460b      	movlt	r3, r1
 80083e8:	460d      	mov	r5, r1
 80083ea:	bfbc      	itt	lt
 80083ec:	4625      	movlt	r5, r4
 80083ee:	461c      	movlt	r4, r3
 80083f0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80083f4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80083f8:	68ab      	ldr	r3, [r5, #8]
 80083fa:	6869      	ldr	r1, [r5, #4]
 80083fc:	eb0a 0709 	add.w	r7, sl, r9
 8008400:	42bb      	cmp	r3, r7
 8008402:	b085      	sub	sp, #20
 8008404:	bfb8      	it	lt
 8008406:	3101      	addlt	r1, #1
 8008408:	f7ff fed4 	bl	80081b4 <_Balloc>
 800840c:	b930      	cbnz	r0, 800841c <__multiply+0x44>
 800840e:	4602      	mov	r2, r0
 8008410:	4b42      	ldr	r3, [pc, #264]	; (800851c <__multiply+0x144>)
 8008412:	4843      	ldr	r0, [pc, #268]	; (8008520 <__multiply+0x148>)
 8008414:	f240 115d 	movw	r1, #349	; 0x15d
 8008418:	f000 fcc4 	bl	8008da4 <__assert_func>
 800841c:	f100 0614 	add.w	r6, r0, #20
 8008420:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008424:	4633      	mov	r3, r6
 8008426:	2200      	movs	r2, #0
 8008428:	4543      	cmp	r3, r8
 800842a:	d31e      	bcc.n	800846a <__multiply+0x92>
 800842c:	f105 0c14 	add.w	ip, r5, #20
 8008430:	f104 0314 	add.w	r3, r4, #20
 8008434:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008438:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800843c:	9202      	str	r2, [sp, #8]
 800843e:	ebac 0205 	sub.w	r2, ip, r5
 8008442:	3a15      	subs	r2, #21
 8008444:	f022 0203 	bic.w	r2, r2, #3
 8008448:	3204      	adds	r2, #4
 800844a:	f105 0115 	add.w	r1, r5, #21
 800844e:	458c      	cmp	ip, r1
 8008450:	bf38      	it	cc
 8008452:	2204      	movcc	r2, #4
 8008454:	9201      	str	r2, [sp, #4]
 8008456:	9a02      	ldr	r2, [sp, #8]
 8008458:	9303      	str	r3, [sp, #12]
 800845a:	429a      	cmp	r2, r3
 800845c:	d808      	bhi.n	8008470 <__multiply+0x98>
 800845e:	2f00      	cmp	r7, #0
 8008460:	dc55      	bgt.n	800850e <__multiply+0x136>
 8008462:	6107      	str	r7, [r0, #16]
 8008464:	b005      	add	sp, #20
 8008466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800846a:	f843 2b04 	str.w	r2, [r3], #4
 800846e:	e7db      	b.n	8008428 <__multiply+0x50>
 8008470:	f8b3 a000 	ldrh.w	sl, [r3]
 8008474:	f1ba 0f00 	cmp.w	sl, #0
 8008478:	d020      	beq.n	80084bc <__multiply+0xe4>
 800847a:	f105 0e14 	add.w	lr, r5, #20
 800847e:	46b1      	mov	r9, r6
 8008480:	2200      	movs	r2, #0
 8008482:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008486:	f8d9 b000 	ldr.w	fp, [r9]
 800848a:	b2a1      	uxth	r1, r4
 800848c:	fa1f fb8b 	uxth.w	fp, fp
 8008490:	fb0a b101 	mla	r1, sl, r1, fp
 8008494:	4411      	add	r1, r2
 8008496:	f8d9 2000 	ldr.w	r2, [r9]
 800849a:	0c24      	lsrs	r4, r4, #16
 800849c:	0c12      	lsrs	r2, r2, #16
 800849e:	fb0a 2404 	mla	r4, sl, r4, r2
 80084a2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80084a6:	b289      	uxth	r1, r1
 80084a8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80084ac:	45f4      	cmp	ip, lr
 80084ae:	f849 1b04 	str.w	r1, [r9], #4
 80084b2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80084b6:	d8e4      	bhi.n	8008482 <__multiply+0xaa>
 80084b8:	9901      	ldr	r1, [sp, #4]
 80084ba:	5072      	str	r2, [r6, r1]
 80084bc:	9a03      	ldr	r2, [sp, #12]
 80084be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80084c2:	3304      	adds	r3, #4
 80084c4:	f1b9 0f00 	cmp.w	r9, #0
 80084c8:	d01f      	beq.n	800850a <__multiply+0x132>
 80084ca:	6834      	ldr	r4, [r6, #0]
 80084cc:	f105 0114 	add.w	r1, r5, #20
 80084d0:	46b6      	mov	lr, r6
 80084d2:	f04f 0a00 	mov.w	sl, #0
 80084d6:	880a      	ldrh	r2, [r1, #0]
 80084d8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80084dc:	fb09 b202 	mla	r2, r9, r2, fp
 80084e0:	4492      	add	sl, r2
 80084e2:	b2a4      	uxth	r4, r4
 80084e4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80084e8:	f84e 4b04 	str.w	r4, [lr], #4
 80084ec:	f851 4b04 	ldr.w	r4, [r1], #4
 80084f0:	f8be 2000 	ldrh.w	r2, [lr]
 80084f4:	0c24      	lsrs	r4, r4, #16
 80084f6:	fb09 2404 	mla	r4, r9, r4, r2
 80084fa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80084fe:	458c      	cmp	ip, r1
 8008500:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008504:	d8e7      	bhi.n	80084d6 <__multiply+0xfe>
 8008506:	9a01      	ldr	r2, [sp, #4]
 8008508:	50b4      	str	r4, [r6, r2]
 800850a:	3604      	adds	r6, #4
 800850c:	e7a3      	b.n	8008456 <__multiply+0x7e>
 800850e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1a5      	bne.n	8008462 <__multiply+0x8a>
 8008516:	3f01      	subs	r7, #1
 8008518:	e7a1      	b.n	800845e <__multiply+0x86>
 800851a:	bf00      	nop
 800851c:	0801c8f7 	.word	0x0801c8f7
 8008520:	0801c968 	.word	0x0801c968

08008524 <__pow5mult>:
 8008524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008528:	4615      	mov	r5, r2
 800852a:	f012 0203 	ands.w	r2, r2, #3
 800852e:	4606      	mov	r6, r0
 8008530:	460f      	mov	r7, r1
 8008532:	d007      	beq.n	8008544 <__pow5mult+0x20>
 8008534:	4c25      	ldr	r4, [pc, #148]	; (80085cc <__pow5mult+0xa8>)
 8008536:	3a01      	subs	r2, #1
 8008538:	2300      	movs	r3, #0
 800853a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800853e:	f7ff fe9b 	bl	8008278 <__multadd>
 8008542:	4607      	mov	r7, r0
 8008544:	10ad      	asrs	r5, r5, #2
 8008546:	d03d      	beq.n	80085c4 <__pow5mult+0xa0>
 8008548:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800854a:	b97c      	cbnz	r4, 800856c <__pow5mult+0x48>
 800854c:	2010      	movs	r0, #16
 800854e:	f7ff fe1b 	bl	8008188 <malloc>
 8008552:	4602      	mov	r2, r0
 8008554:	6270      	str	r0, [r6, #36]	; 0x24
 8008556:	b928      	cbnz	r0, 8008564 <__pow5mult+0x40>
 8008558:	4b1d      	ldr	r3, [pc, #116]	; (80085d0 <__pow5mult+0xac>)
 800855a:	481e      	ldr	r0, [pc, #120]	; (80085d4 <__pow5mult+0xb0>)
 800855c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008560:	f000 fc20 	bl	8008da4 <__assert_func>
 8008564:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008568:	6004      	str	r4, [r0, #0]
 800856a:	60c4      	str	r4, [r0, #12]
 800856c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008570:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008574:	b94c      	cbnz	r4, 800858a <__pow5mult+0x66>
 8008576:	f240 2171 	movw	r1, #625	; 0x271
 800857a:	4630      	mov	r0, r6
 800857c:	f7ff ff16 	bl	80083ac <__i2b>
 8008580:	2300      	movs	r3, #0
 8008582:	f8c8 0008 	str.w	r0, [r8, #8]
 8008586:	4604      	mov	r4, r0
 8008588:	6003      	str	r3, [r0, #0]
 800858a:	f04f 0900 	mov.w	r9, #0
 800858e:	07eb      	lsls	r3, r5, #31
 8008590:	d50a      	bpl.n	80085a8 <__pow5mult+0x84>
 8008592:	4639      	mov	r1, r7
 8008594:	4622      	mov	r2, r4
 8008596:	4630      	mov	r0, r6
 8008598:	f7ff ff1e 	bl	80083d8 <__multiply>
 800859c:	4639      	mov	r1, r7
 800859e:	4680      	mov	r8, r0
 80085a0:	4630      	mov	r0, r6
 80085a2:	f7ff fe47 	bl	8008234 <_Bfree>
 80085a6:	4647      	mov	r7, r8
 80085a8:	106d      	asrs	r5, r5, #1
 80085aa:	d00b      	beq.n	80085c4 <__pow5mult+0xa0>
 80085ac:	6820      	ldr	r0, [r4, #0]
 80085ae:	b938      	cbnz	r0, 80085c0 <__pow5mult+0x9c>
 80085b0:	4622      	mov	r2, r4
 80085b2:	4621      	mov	r1, r4
 80085b4:	4630      	mov	r0, r6
 80085b6:	f7ff ff0f 	bl	80083d8 <__multiply>
 80085ba:	6020      	str	r0, [r4, #0]
 80085bc:	f8c0 9000 	str.w	r9, [r0]
 80085c0:	4604      	mov	r4, r0
 80085c2:	e7e4      	b.n	800858e <__pow5mult+0x6a>
 80085c4:	4638      	mov	r0, r7
 80085c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085ca:	bf00      	nop
 80085cc:	0801cab8 	.word	0x0801cab8
 80085d0:	0801c881 	.word	0x0801c881
 80085d4:	0801c968 	.word	0x0801c968

080085d8 <__lshift>:
 80085d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085dc:	460c      	mov	r4, r1
 80085de:	6849      	ldr	r1, [r1, #4]
 80085e0:	6923      	ldr	r3, [r4, #16]
 80085e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80085e6:	68a3      	ldr	r3, [r4, #8]
 80085e8:	4607      	mov	r7, r0
 80085ea:	4691      	mov	r9, r2
 80085ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085f0:	f108 0601 	add.w	r6, r8, #1
 80085f4:	42b3      	cmp	r3, r6
 80085f6:	db0b      	blt.n	8008610 <__lshift+0x38>
 80085f8:	4638      	mov	r0, r7
 80085fa:	f7ff fddb 	bl	80081b4 <_Balloc>
 80085fe:	4605      	mov	r5, r0
 8008600:	b948      	cbnz	r0, 8008616 <__lshift+0x3e>
 8008602:	4602      	mov	r2, r0
 8008604:	4b28      	ldr	r3, [pc, #160]	; (80086a8 <__lshift+0xd0>)
 8008606:	4829      	ldr	r0, [pc, #164]	; (80086ac <__lshift+0xd4>)
 8008608:	f240 11d9 	movw	r1, #473	; 0x1d9
 800860c:	f000 fbca 	bl	8008da4 <__assert_func>
 8008610:	3101      	adds	r1, #1
 8008612:	005b      	lsls	r3, r3, #1
 8008614:	e7ee      	b.n	80085f4 <__lshift+0x1c>
 8008616:	2300      	movs	r3, #0
 8008618:	f100 0114 	add.w	r1, r0, #20
 800861c:	f100 0210 	add.w	r2, r0, #16
 8008620:	4618      	mov	r0, r3
 8008622:	4553      	cmp	r3, sl
 8008624:	db33      	blt.n	800868e <__lshift+0xb6>
 8008626:	6920      	ldr	r0, [r4, #16]
 8008628:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800862c:	f104 0314 	add.w	r3, r4, #20
 8008630:	f019 091f 	ands.w	r9, r9, #31
 8008634:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008638:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800863c:	d02b      	beq.n	8008696 <__lshift+0xbe>
 800863e:	f1c9 0e20 	rsb	lr, r9, #32
 8008642:	468a      	mov	sl, r1
 8008644:	2200      	movs	r2, #0
 8008646:	6818      	ldr	r0, [r3, #0]
 8008648:	fa00 f009 	lsl.w	r0, r0, r9
 800864c:	4302      	orrs	r2, r0
 800864e:	f84a 2b04 	str.w	r2, [sl], #4
 8008652:	f853 2b04 	ldr.w	r2, [r3], #4
 8008656:	459c      	cmp	ip, r3
 8008658:	fa22 f20e 	lsr.w	r2, r2, lr
 800865c:	d8f3      	bhi.n	8008646 <__lshift+0x6e>
 800865e:	ebac 0304 	sub.w	r3, ip, r4
 8008662:	3b15      	subs	r3, #21
 8008664:	f023 0303 	bic.w	r3, r3, #3
 8008668:	3304      	adds	r3, #4
 800866a:	f104 0015 	add.w	r0, r4, #21
 800866e:	4584      	cmp	ip, r0
 8008670:	bf38      	it	cc
 8008672:	2304      	movcc	r3, #4
 8008674:	50ca      	str	r2, [r1, r3]
 8008676:	b10a      	cbz	r2, 800867c <__lshift+0xa4>
 8008678:	f108 0602 	add.w	r6, r8, #2
 800867c:	3e01      	subs	r6, #1
 800867e:	4638      	mov	r0, r7
 8008680:	612e      	str	r6, [r5, #16]
 8008682:	4621      	mov	r1, r4
 8008684:	f7ff fdd6 	bl	8008234 <_Bfree>
 8008688:	4628      	mov	r0, r5
 800868a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800868e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008692:	3301      	adds	r3, #1
 8008694:	e7c5      	b.n	8008622 <__lshift+0x4a>
 8008696:	3904      	subs	r1, #4
 8008698:	f853 2b04 	ldr.w	r2, [r3], #4
 800869c:	f841 2f04 	str.w	r2, [r1, #4]!
 80086a0:	459c      	cmp	ip, r3
 80086a2:	d8f9      	bhi.n	8008698 <__lshift+0xc0>
 80086a4:	e7ea      	b.n	800867c <__lshift+0xa4>
 80086a6:	bf00      	nop
 80086a8:	0801c8f7 	.word	0x0801c8f7
 80086ac:	0801c968 	.word	0x0801c968

080086b0 <__mcmp>:
 80086b0:	b530      	push	{r4, r5, lr}
 80086b2:	6902      	ldr	r2, [r0, #16]
 80086b4:	690c      	ldr	r4, [r1, #16]
 80086b6:	1b12      	subs	r2, r2, r4
 80086b8:	d10e      	bne.n	80086d8 <__mcmp+0x28>
 80086ba:	f100 0314 	add.w	r3, r0, #20
 80086be:	3114      	adds	r1, #20
 80086c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80086c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80086c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80086cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80086d0:	42a5      	cmp	r5, r4
 80086d2:	d003      	beq.n	80086dc <__mcmp+0x2c>
 80086d4:	d305      	bcc.n	80086e2 <__mcmp+0x32>
 80086d6:	2201      	movs	r2, #1
 80086d8:	4610      	mov	r0, r2
 80086da:	bd30      	pop	{r4, r5, pc}
 80086dc:	4283      	cmp	r3, r0
 80086de:	d3f3      	bcc.n	80086c8 <__mcmp+0x18>
 80086e0:	e7fa      	b.n	80086d8 <__mcmp+0x28>
 80086e2:	f04f 32ff 	mov.w	r2, #4294967295
 80086e6:	e7f7      	b.n	80086d8 <__mcmp+0x28>

080086e8 <__mdiff>:
 80086e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ec:	460c      	mov	r4, r1
 80086ee:	4606      	mov	r6, r0
 80086f0:	4611      	mov	r1, r2
 80086f2:	4620      	mov	r0, r4
 80086f4:	4617      	mov	r7, r2
 80086f6:	f7ff ffdb 	bl	80086b0 <__mcmp>
 80086fa:	1e05      	subs	r5, r0, #0
 80086fc:	d110      	bne.n	8008720 <__mdiff+0x38>
 80086fe:	4629      	mov	r1, r5
 8008700:	4630      	mov	r0, r6
 8008702:	f7ff fd57 	bl	80081b4 <_Balloc>
 8008706:	b930      	cbnz	r0, 8008716 <__mdiff+0x2e>
 8008708:	4b39      	ldr	r3, [pc, #228]	; (80087f0 <__mdiff+0x108>)
 800870a:	4602      	mov	r2, r0
 800870c:	f240 2132 	movw	r1, #562	; 0x232
 8008710:	4838      	ldr	r0, [pc, #224]	; (80087f4 <__mdiff+0x10c>)
 8008712:	f000 fb47 	bl	8008da4 <__assert_func>
 8008716:	2301      	movs	r3, #1
 8008718:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800871c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008720:	bfa4      	itt	ge
 8008722:	463b      	movge	r3, r7
 8008724:	4627      	movge	r7, r4
 8008726:	4630      	mov	r0, r6
 8008728:	6879      	ldr	r1, [r7, #4]
 800872a:	bfa6      	itte	ge
 800872c:	461c      	movge	r4, r3
 800872e:	2500      	movge	r5, #0
 8008730:	2501      	movlt	r5, #1
 8008732:	f7ff fd3f 	bl	80081b4 <_Balloc>
 8008736:	b920      	cbnz	r0, 8008742 <__mdiff+0x5a>
 8008738:	4b2d      	ldr	r3, [pc, #180]	; (80087f0 <__mdiff+0x108>)
 800873a:	4602      	mov	r2, r0
 800873c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008740:	e7e6      	b.n	8008710 <__mdiff+0x28>
 8008742:	693e      	ldr	r6, [r7, #16]
 8008744:	60c5      	str	r5, [r0, #12]
 8008746:	6925      	ldr	r5, [r4, #16]
 8008748:	f107 0114 	add.w	r1, r7, #20
 800874c:	f104 0914 	add.w	r9, r4, #20
 8008750:	f100 0e14 	add.w	lr, r0, #20
 8008754:	f107 0210 	add.w	r2, r7, #16
 8008758:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800875c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008760:	46f2      	mov	sl, lr
 8008762:	2700      	movs	r7, #0
 8008764:	f859 3b04 	ldr.w	r3, [r9], #4
 8008768:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800876c:	fa1f f883 	uxth.w	r8, r3
 8008770:	fa17 f78b 	uxtah	r7, r7, fp
 8008774:	0c1b      	lsrs	r3, r3, #16
 8008776:	eba7 0808 	sub.w	r8, r7, r8
 800877a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800877e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008782:	fa1f f888 	uxth.w	r8, r8
 8008786:	141f      	asrs	r7, r3, #16
 8008788:	454d      	cmp	r5, r9
 800878a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800878e:	f84a 3b04 	str.w	r3, [sl], #4
 8008792:	d8e7      	bhi.n	8008764 <__mdiff+0x7c>
 8008794:	1b2b      	subs	r3, r5, r4
 8008796:	3b15      	subs	r3, #21
 8008798:	f023 0303 	bic.w	r3, r3, #3
 800879c:	3304      	adds	r3, #4
 800879e:	3415      	adds	r4, #21
 80087a0:	42a5      	cmp	r5, r4
 80087a2:	bf38      	it	cc
 80087a4:	2304      	movcc	r3, #4
 80087a6:	4419      	add	r1, r3
 80087a8:	4473      	add	r3, lr
 80087aa:	469e      	mov	lr, r3
 80087ac:	460d      	mov	r5, r1
 80087ae:	4565      	cmp	r5, ip
 80087b0:	d30e      	bcc.n	80087d0 <__mdiff+0xe8>
 80087b2:	f10c 0203 	add.w	r2, ip, #3
 80087b6:	1a52      	subs	r2, r2, r1
 80087b8:	f022 0203 	bic.w	r2, r2, #3
 80087bc:	3903      	subs	r1, #3
 80087be:	458c      	cmp	ip, r1
 80087c0:	bf38      	it	cc
 80087c2:	2200      	movcc	r2, #0
 80087c4:	441a      	add	r2, r3
 80087c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80087ca:	b17b      	cbz	r3, 80087ec <__mdiff+0x104>
 80087cc:	6106      	str	r6, [r0, #16]
 80087ce:	e7a5      	b.n	800871c <__mdiff+0x34>
 80087d0:	f855 8b04 	ldr.w	r8, [r5], #4
 80087d4:	fa17 f488 	uxtah	r4, r7, r8
 80087d8:	1422      	asrs	r2, r4, #16
 80087da:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80087de:	b2a4      	uxth	r4, r4
 80087e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80087e4:	f84e 4b04 	str.w	r4, [lr], #4
 80087e8:	1417      	asrs	r7, r2, #16
 80087ea:	e7e0      	b.n	80087ae <__mdiff+0xc6>
 80087ec:	3e01      	subs	r6, #1
 80087ee:	e7ea      	b.n	80087c6 <__mdiff+0xde>
 80087f0:	0801c8f7 	.word	0x0801c8f7
 80087f4:	0801c968 	.word	0x0801c968

080087f8 <__d2b>:
 80087f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80087fc:	4689      	mov	r9, r1
 80087fe:	2101      	movs	r1, #1
 8008800:	ec57 6b10 	vmov	r6, r7, d0
 8008804:	4690      	mov	r8, r2
 8008806:	f7ff fcd5 	bl	80081b4 <_Balloc>
 800880a:	4604      	mov	r4, r0
 800880c:	b930      	cbnz	r0, 800881c <__d2b+0x24>
 800880e:	4602      	mov	r2, r0
 8008810:	4b25      	ldr	r3, [pc, #148]	; (80088a8 <__d2b+0xb0>)
 8008812:	4826      	ldr	r0, [pc, #152]	; (80088ac <__d2b+0xb4>)
 8008814:	f240 310a 	movw	r1, #778	; 0x30a
 8008818:	f000 fac4 	bl	8008da4 <__assert_func>
 800881c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008820:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008824:	bb35      	cbnz	r5, 8008874 <__d2b+0x7c>
 8008826:	2e00      	cmp	r6, #0
 8008828:	9301      	str	r3, [sp, #4]
 800882a:	d028      	beq.n	800887e <__d2b+0x86>
 800882c:	4668      	mov	r0, sp
 800882e:	9600      	str	r6, [sp, #0]
 8008830:	f7ff fd8c 	bl	800834c <__lo0bits>
 8008834:	9900      	ldr	r1, [sp, #0]
 8008836:	b300      	cbz	r0, 800887a <__d2b+0x82>
 8008838:	9a01      	ldr	r2, [sp, #4]
 800883a:	f1c0 0320 	rsb	r3, r0, #32
 800883e:	fa02 f303 	lsl.w	r3, r2, r3
 8008842:	430b      	orrs	r3, r1
 8008844:	40c2      	lsrs	r2, r0
 8008846:	6163      	str	r3, [r4, #20]
 8008848:	9201      	str	r2, [sp, #4]
 800884a:	9b01      	ldr	r3, [sp, #4]
 800884c:	61a3      	str	r3, [r4, #24]
 800884e:	2b00      	cmp	r3, #0
 8008850:	bf14      	ite	ne
 8008852:	2202      	movne	r2, #2
 8008854:	2201      	moveq	r2, #1
 8008856:	6122      	str	r2, [r4, #16]
 8008858:	b1d5      	cbz	r5, 8008890 <__d2b+0x98>
 800885a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800885e:	4405      	add	r5, r0
 8008860:	f8c9 5000 	str.w	r5, [r9]
 8008864:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008868:	f8c8 0000 	str.w	r0, [r8]
 800886c:	4620      	mov	r0, r4
 800886e:	b003      	add	sp, #12
 8008870:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008874:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008878:	e7d5      	b.n	8008826 <__d2b+0x2e>
 800887a:	6161      	str	r1, [r4, #20]
 800887c:	e7e5      	b.n	800884a <__d2b+0x52>
 800887e:	a801      	add	r0, sp, #4
 8008880:	f7ff fd64 	bl	800834c <__lo0bits>
 8008884:	9b01      	ldr	r3, [sp, #4]
 8008886:	6163      	str	r3, [r4, #20]
 8008888:	2201      	movs	r2, #1
 800888a:	6122      	str	r2, [r4, #16]
 800888c:	3020      	adds	r0, #32
 800888e:	e7e3      	b.n	8008858 <__d2b+0x60>
 8008890:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008894:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008898:	f8c9 0000 	str.w	r0, [r9]
 800889c:	6918      	ldr	r0, [r3, #16]
 800889e:	f7ff fd35 	bl	800830c <__hi0bits>
 80088a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088a6:	e7df      	b.n	8008868 <__d2b+0x70>
 80088a8:	0801c8f7 	.word	0x0801c8f7
 80088ac:	0801c968 	.word	0x0801c968

080088b0 <_calloc_r>:
 80088b0:	b513      	push	{r0, r1, r4, lr}
 80088b2:	434a      	muls	r2, r1
 80088b4:	4611      	mov	r1, r2
 80088b6:	9201      	str	r2, [sp, #4]
 80088b8:	f000 f85a 	bl	8008970 <_malloc_r>
 80088bc:	4604      	mov	r4, r0
 80088be:	b118      	cbz	r0, 80088c8 <_calloc_r+0x18>
 80088c0:	9a01      	ldr	r2, [sp, #4]
 80088c2:	2100      	movs	r1, #0
 80088c4:	f7fd fe04 	bl	80064d0 <memset>
 80088c8:	4620      	mov	r0, r4
 80088ca:	b002      	add	sp, #8
 80088cc:	bd10      	pop	{r4, pc}
	...

080088d0 <_free_r>:
 80088d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088d2:	2900      	cmp	r1, #0
 80088d4:	d048      	beq.n	8008968 <_free_r+0x98>
 80088d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088da:	9001      	str	r0, [sp, #4]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	f1a1 0404 	sub.w	r4, r1, #4
 80088e2:	bfb8      	it	lt
 80088e4:	18e4      	addlt	r4, r4, r3
 80088e6:	f000 fae3 	bl	8008eb0 <__malloc_lock>
 80088ea:	4a20      	ldr	r2, [pc, #128]	; (800896c <_free_r+0x9c>)
 80088ec:	9801      	ldr	r0, [sp, #4]
 80088ee:	6813      	ldr	r3, [r2, #0]
 80088f0:	4615      	mov	r5, r2
 80088f2:	b933      	cbnz	r3, 8008902 <_free_r+0x32>
 80088f4:	6063      	str	r3, [r4, #4]
 80088f6:	6014      	str	r4, [r2, #0]
 80088f8:	b003      	add	sp, #12
 80088fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80088fe:	f000 badd 	b.w	8008ebc <__malloc_unlock>
 8008902:	42a3      	cmp	r3, r4
 8008904:	d90b      	bls.n	800891e <_free_r+0x4e>
 8008906:	6821      	ldr	r1, [r4, #0]
 8008908:	1862      	adds	r2, r4, r1
 800890a:	4293      	cmp	r3, r2
 800890c:	bf04      	itt	eq
 800890e:	681a      	ldreq	r2, [r3, #0]
 8008910:	685b      	ldreq	r3, [r3, #4]
 8008912:	6063      	str	r3, [r4, #4]
 8008914:	bf04      	itt	eq
 8008916:	1852      	addeq	r2, r2, r1
 8008918:	6022      	streq	r2, [r4, #0]
 800891a:	602c      	str	r4, [r5, #0]
 800891c:	e7ec      	b.n	80088f8 <_free_r+0x28>
 800891e:	461a      	mov	r2, r3
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	b10b      	cbz	r3, 8008928 <_free_r+0x58>
 8008924:	42a3      	cmp	r3, r4
 8008926:	d9fa      	bls.n	800891e <_free_r+0x4e>
 8008928:	6811      	ldr	r1, [r2, #0]
 800892a:	1855      	adds	r5, r2, r1
 800892c:	42a5      	cmp	r5, r4
 800892e:	d10b      	bne.n	8008948 <_free_r+0x78>
 8008930:	6824      	ldr	r4, [r4, #0]
 8008932:	4421      	add	r1, r4
 8008934:	1854      	adds	r4, r2, r1
 8008936:	42a3      	cmp	r3, r4
 8008938:	6011      	str	r1, [r2, #0]
 800893a:	d1dd      	bne.n	80088f8 <_free_r+0x28>
 800893c:	681c      	ldr	r4, [r3, #0]
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	6053      	str	r3, [r2, #4]
 8008942:	4421      	add	r1, r4
 8008944:	6011      	str	r1, [r2, #0]
 8008946:	e7d7      	b.n	80088f8 <_free_r+0x28>
 8008948:	d902      	bls.n	8008950 <_free_r+0x80>
 800894a:	230c      	movs	r3, #12
 800894c:	6003      	str	r3, [r0, #0]
 800894e:	e7d3      	b.n	80088f8 <_free_r+0x28>
 8008950:	6825      	ldr	r5, [r4, #0]
 8008952:	1961      	adds	r1, r4, r5
 8008954:	428b      	cmp	r3, r1
 8008956:	bf04      	itt	eq
 8008958:	6819      	ldreq	r1, [r3, #0]
 800895a:	685b      	ldreq	r3, [r3, #4]
 800895c:	6063      	str	r3, [r4, #4]
 800895e:	bf04      	itt	eq
 8008960:	1949      	addeq	r1, r1, r5
 8008962:	6021      	streq	r1, [r4, #0]
 8008964:	6054      	str	r4, [r2, #4]
 8008966:	e7c7      	b.n	80088f8 <_free_r+0x28>
 8008968:	b003      	add	sp, #12
 800896a:	bd30      	pop	{r4, r5, pc}
 800896c:	2000f22c 	.word	0x2000f22c

08008970 <_malloc_r>:
 8008970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008972:	1ccd      	adds	r5, r1, #3
 8008974:	f025 0503 	bic.w	r5, r5, #3
 8008978:	3508      	adds	r5, #8
 800897a:	2d0c      	cmp	r5, #12
 800897c:	bf38      	it	cc
 800897e:	250c      	movcc	r5, #12
 8008980:	2d00      	cmp	r5, #0
 8008982:	4606      	mov	r6, r0
 8008984:	db01      	blt.n	800898a <_malloc_r+0x1a>
 8008986:	42a9      	cmp	r1, r5
 8008988:	d903      	bls.n	8008992 <_malloc_r+0x22>
 800898a:	230c      	movs	r3, #12
 800898c:	6033      	str	r3, [r6, #0]
 800898e:	2000      	movs	r0, #0
 8008990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008992:	f000 fa8d 	bl	8008eb0 <__malloc_lock>
 8008996:	4921      	ldr	r1, [pc, #132]	; (8008a1c <_malloc_r+0xac>)
 8008998:	680a      	ldr	r2, [r1, #0]
 800899a:	4614      	mov	r4, r2
 800899c:	b99c      	cbnz	r4, 80089c6 <_malloc_r+0x56>
 800899e:	4f20      	ldr	r7, [pc, #128]	; (8008a20 <_malloc_r+0xb0>)
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	b923      	cbnz	r3, 80089ae <_malloc_r+0x3e>
 80089a4:	4621      	mov	r1, r4
 80089a6:	4630      	mov	r0, r6
 80089a8:	f000 f996 	bl	8008cd8 <_sbrk_r>
 80089ac:	6038      	str	r0, [r7, #0]
 80089ae:	4629      	mov	r1, r5
 80089b0:	4630      	mov	r0, r6
 80089b2:	f000 f991 	bl	8008cd8 <_sbrk_r>
 80089b6:	1c43      	adds	r3, r0, #1
 80089b8:	d123      	bne.n	8008a02 <_malloc_r+0x92>
 80089ba:	230c      	movs	r3, #12
 80089bc:	6033      	str	r3, [r6, #0]
 80089be:	4630      	mov	r0, r6
 80089c0:	f000 fa7c 	bl	8008ebc <__malloc_unlock>
 80089c4:	e7e3      	b.n	800898e <_malloc_r+0x1e>
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	1b5b      	subs	r3, r3, r5
 80089ca:	d417      	bmi.n	80089fc <_malloc_r+0x8c>
 80089cc:	2b0b      	cmp	r3, #11
 80089ce:	d903      	bls.n	80089d8 <_malloc_r+0x68>
 80089d0:	6023      	str	r3, [r4, #0]
 80089d2:	441c      	add	r4, r3
 80089d4:	6025      	str	r5, [r4, #0]
 80089d6:	e004      	b.n	80089e2 <_malloc_r+0x72>
 80089d8:	6863      	ldr	r3, [r4, #4]
 80089da:	42a2      	cmp	r2, r4
 80089dc:	bf0c      	ite	eq
 80089de:	600b      	streq	r3, [r1, #0]
 80089e0:	6053      	strne	r3, [r2, #4]
 80089e2:	4630      	mov	r0, r6
 80089e4:	f000 fa6a 	bl	8008ebc <__malloc_unlock>
 80089e8:	f104 000b 	add.w	r0, r4, #11
 80089ec:	1d23      	adds	r3, r4, #4
 80089ee:	f020 0007 	bic.w	r0, r0, #7
 80089f2:	1ac2      	subs	r2, r0, r3
 80089f4:	d0cc      	beq.n	8008990 <_malloc_r+0x20>
 80089f6:	1a1b      	subs	r3, r3, r0
 80089f8:	50a3      	str	r3, [r4, r2]
 80089fa:	e7c9      	b.n	8008990 <_malloc_r+0x20>
 80089fc:	4622      	mov	r2, r4
 80089fe:	6864      	ldr	r4, [r4, #4]
 8008a00:	e7cc      	b.n	800899c <_malloc_r+0x2c>
 8008a02:	1cc4      	adds	r4, r0, #3
 8008a04:	f024 0403 	bic.w	r4, r4, #3
 8008a08:	42a0      	cmp	r0, r4
 8008a0a:	d0e3      	beq.n	80089d4 <_malloc_r+0x64>
 8008a0c:	1a21      	subs	r1, r4, r0
 8008a0e:	4630      	mov	r0, r6
 8008a10:	f000 f962 	bl	8008cd8 <_sbrk_r>
 8008a14:	3001      	adds	r0, #1
 8008a16:	d1dd      	bne.n	80089d4 <_malloc_r+0x64>
 8008a18:	e7cf      	b.n	80089ba <_malloc_r+0x4a>
 8008a1a:	bf00      	nop
 8008a1c:	2000f22c 	.word	0x2000f22c
 8008a20:	2000f230 	.word	0x2000f230

08008a24 <__sfputc_r>:
 8008a24:	6893      	ldr	r3, [r2, #8]
 8008a26:	3b01      	subs	r3, #1
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	b410      	push	{r4}
 8008a2c:	6093      	str	r3, [r2, #8]
 8008a2e:	da08      	bge.n	8008a42 <__sfputc_r+0x1e>
 8008a30:	6994      	ldr	r4, [r2, #24]
 8008a32:	42a3      	cmp	r3, r4
 8008a34:	db01      	blt.n	8008a3a <__sfputc_r+0x16>
 8008a36:	290a      	cmp	r1, #10
 8008a38:	d103      	bne.n	8008a42 <__sfputc_r+0x1e>
 8008a3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a3e:	f7fe ba47 	b.w	8006ed0 <__swbuf_r>
 8008a42:	6813      	ldr	r3, [r2, #0]
 8008a44:	1c58      	adds	r0, r3, #1
 8008a46:	6010      	str	r0, [r2, #0]
 8008a48:	7019      	strb	r1, [r3, #0]
 8008a4a:	4608      	mov	r0, r1
 8008a4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a50:	4770      	bx	lr

08008a52 <__sfputs_r>:
 8008a52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a54:	4606      	mov	r6, r0
 8008a56:	460f      	mov	r7, r1
 8008a58:	4614      	mov	r4, r2
 8008a5a:	18d5      	adds	r5, r2, r3
 8008a5c:	42ac      	cmp	r4, r5
 8008a5e:	d101      	bne.n	8008a64 <__sfputs_r+0x12>
 8008a60:	2000      	movs	r0, #0
 8008a62:	e007      	b.n	8008a74 <__sfputs_r+0x22>
 8008a64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a68:	463a      	mov	r2, r7
 8008a6a:	4630      	mov	r0, r6
 8008a6c:	f7ff ffda 	bl	8008a24 <__sfputc_r>
 8008a70:	1c43      	adds	r3, r0, #1
 8008a72:	d1f3      	bne.n	8008a5c <__sfputs_r+0xa>
 8008a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008a78 <_vfiprintf_r>:
 8008a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7c:	460d      	mov	r5, r1
 8008a7e:	b09d      	sub	sp, #116	; 0x74
 8008a80:	4614      	mov	r4, r2
 8008a82:	4698      	mov	r8, r3
 8008a84:	4606      	mov	r6, r0
 8008a86:	b118      	cbz	r0, 8008a90 <_vfiprintf_r+0x18>
 8008a88:	6983      	ldr	r3, [r0, #24]
 8008a8a:	b90b      	cbnz	r3, 8008a90 <_vfiprintf_r+0x18>
 8008a8c:	f7ff fa72 	bl	8007f74 <__sinit>
 8008a90:	4b89      	ldr	r3, [pc, #548]	; (8008cb8 <_vfiprintf_r+0x240>)
 8008a92:	429d      	cmp	r5, r3
 8008a94:	d11b      	bne.n	8008ace <_vfiprintf_r+0x56>
 8008a96:	6875      	ldr	r5, [r6, #4]
 8008a98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a9a:	07d9      	lsls	r1, r3, #31
 8008a9c:	d405      	bmi.n	8008aaa <_vfiprintf_r+0x32>
 8008a9e:	89ab      	ldrh	r3, [r5, #12]
 8008aa0:	059a      	lsls	r2, r3, #22
 8008aa2:	d402      	bmi.n	8008aaa <_vfiprintf_r+0x32>
 8008aa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008aa6:	f7ff fb08 	bl	80080ba <__retarget_lock_acquire_recursive>
 8008aaa:	89ab      	ldrh	r3, [r5, #12]
 8008aac:	071b      	lsls	r3, r3, #28
 8008aae:	d501      	bpl.n	8008ab4 <_vfiprintf_r+0x3c>
 8008ab0:	692b      	ldr	r3, [r5, #16]
 8008ab2:	b9eb      	cbnz	r3, 8008af0 <_vfiprintf_r+0x78>
 8008ab4:	4629      	mov	r1, r5
 8008ab6:	4630      	mov	r0, r6
 8008ab8:	f7fe fa5c 	bl	8006f74 <__swsetup_r>
 8008abc:	b1c0      	cbz	r0, 8008af0 <_vfiprintf_r+0x78>
 8008abe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ac0:	07dc      	lsls	r4, r3, #31
 8008ac2:	d50e      	bpl.n	8008ae2 <_vfiprintf_r+0x6a>
 8008ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac8:	b01d      	add	sp, #116	; 0x74
 8008aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ace:	4b7b      	ldr	r3, [pc, #492]	; (8008cbc <_vfiprintf_r+0x244>)
 8008ad0:	429d      	cmp	r5, r3
 8008ad2:	d101      	bne.n	8008ad8 <_vfiprintf_r+0x60>
 8008ad4:	68b5      	ldr	r5, [r6, #8]
 8008ad6:	e7df      	b.n	8008a98 <_vfiprintf_r+0x20>
 8008ad8:	4b79      	ldr	r3, [pc, #484]	; (8008cc0 <_vfiprintf_r+0x248>)
 8008ada:	429d      	cmp	r5, r3
 8008adc:	bf08      	it	eq
 8008ade:	68f5      	ldreq	r5, [r6, #12]
 8008ae0:	e7da      	b.n	8008a98 <_vfiprintf_r+0x20>
 8008ae2:	89ab      	ldrh	r3, [r5, #12]
 8008ae4:	0598      	lsls	r0, r3, #22
 8008ae6:	d4ed      	bmi.n	8008ac4 <_vfiprintf_r+0x4c>
 8008ae8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008aea:	f7ff fae7 	bl	80080bc <__retarget_lock_release_recursive>
 8008aee:	e7e9      	b.n	8008ac4 <_vfiprintf_r+0x4c>
 8008af0:	2300      	movs	r3, #0
 8008af2:	9309      	str	r3, [sp, #36]	; 0x24
 8008af4:	2320      	movs	r3, #32
 8008af6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008afa:	f8cd 800c 	str.w	r8, [sp, #12]
 8008afe:	2330      	movs	r3, #48	; 0x30
 8008b00:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008cc4 <_vfiprintf_r+0x24c>
 8008b04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b08:	f04f 0901 	mov.w	r9, #1
 8008b0c:	4623      	mov	r3, r4
 8008b0e:	469a      	mov	sl, r3
 8008b10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b14:	b10a      	cbz	r2, 8008b1a <_vfiprintf_r+0xa2>
 8008b16:	2a25      	cmp	r2, #37	; 0x25
 8008b18:	d1f9      	bne.n	8008b0e <_vfiprintf_r+0x96>
 8008b1a:	ebba 0b04 	subs.w	fp, sl, r4
 8008b1e:	d00b      	beq.n	8008b38 <_vfiprintf_r+0xc0>
 8008b20:	465b      	mov	r3, fp
 8008b22:	4622      	mov	r2, r4
 8008b24:	4629      	mov	r1, r5
 8008b26:	4630      	mov	r0, r6
 8008b28:	f7ff ff93 	bl	8008a52 <__sfputs_r>
 8008b2c:	3001      	adds	r0, #1
 8008b2e:	f000 80aa 	beq.w	8008c86 <_vfiprintf_r+0x20e>
 8008b32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b34:	445a      	add	r2, fp
 8008b36:	9209      	str	r2, [sp, #36]	; 0x24
 8008b38:	f89a 3000 	ldrb.w	r3, [sl]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	f000 80a2 	beq.w	8008c86 <_vfiprintf_r+0x20e>
 8008b42:	2300      	movs	r3, #0
 8008b44:	f04f 32ff 	mov.w	r2, #4294967295
 8008b48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b4c:	f10a 0a01 	add.w	sl, sl, #1
 8008b50:	9304      	str	r3, [sp, #16]
 8008b52:	9307      	str	r3, [sp, #28]
 8008b54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b58:	931a      	str	r3, [sp, #104]	; 0x68
 8008b5a:	4654      	mov	r4, sl
 8008b5c:	2205      	movs	r2, #5
 8008b5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b62:	4858      	ldr	r0, [pc, #352]	; (8008cc4 <_vfiprintf_r+0x24c>)
 8008b64:	f7f7 fb3c 	bl	80001e0 <memchr>
 8008b68:	9a04      	ldr	r2, [sp, #16]
 8008b6a:	b9d8      	cbnz	r0, 8008ba4 <_vfiprintf_r+0x12c>
 8008b6c:	06d1      	lsls	r1, r2, #27
 8008b6e:	bf44      	itt	mi
 8008b70:	2320      	movmi	r3, #32
 8008b72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b76:	0713      	lsls	r3, r2, #28
 8008b78:	bf44      	itt	mi
 8008b7a:	232b      	movmi	r3, #43	; 0x2b
 8008b7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b80:	f89a 3000 	ldrb.w	r3, [sl]
 8008b84:	2b2a      	cmp	r3, #42	; 0x2a
 8008b86:	d015      	beq.n	8008bb4 <_vfiprintf_r+0x13c>
 8008b88:	9a07      	ldr	r2, [sp, #28]
 8008b8a:	4654      	mov	r4, sl
 8008b8c:	2000      	movs	r0, #0
 8008b8e:	f04f 0c0a 	mov.w	ip, #10
 8008b92:	4621      	mov	r1, r4
 8008b94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b98:	3b30      	subs	r3, #48	; 0x30
 8008b9a:	2b09      	cmp	r3, #9
 8008b9c:	d94e      	bls.n	8008c3c <_vfiprintf_r+0x1c4>
 8008b9e:	b1b0      	cbz	r0, 8008bce <_vfiprintf_r+0x156>
 8008ba0:	9207      	str	r2, [sp, #28]
 8008ba2:	e014      	b.n	8008bce <_vfiprintf_r+0x156>
 8008ba4:	eba0 0308 	sub.w	r3, r0, r8
 8008ba8:	fa09 f303 	lsl.w	r3, r9, r3
 8008bac:	4313      	orrs	r3, r2
 8008bae:	9304      	str	r3, [sp, #16]
 8008bb0:	46a2      	mov	sl, r4
 8008bb2:	e7d2      	b.n	8008b5a <_vfiprintf_r+0xe2>
 8008bb4:	9b03      	ldr	r3, [sp, #12]
 8008bb6:	1d19      	adds	r1, r3, #4
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	9103      	str	r1, [sp, #12]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	bfbb      	ittet	lt
 8008bc0:	425b      	neglt	r3, r3
 8008bc2:	f042 0202 	orrlt.w	r2, r2, #2
 8008bc6:	9307      	strge	r3, [sp, #28]
 8008bc8:	9307      	strlt	r3, [sp, #28]
 8008bca:	bfb8      	it	lt
 8008bcc:	9204      	strlt	r2, [sp, #16]
 8008bce:	7823      	ldrb	r3, [r4, #0]
 8008bd0:	2b2e      	cmp	r3, #46	; 0x2e
 8008bd2:	d10c      	bne.n	8008bee <_vfiprintf_r+0x176>
 8008bd4:	7863      	ldrb	r3, [r4, #1]
 8008bd6:	2b2a      	cmp	r3, #42	; 0x2a
 8008bd8:	d135      	bne.n	8008c46 <_vfiprintf_r+0x1ce>
 8008bda:	9b03      	ldr	r3, [sp, #12]
 8008bdc:	1d1a      	adds	r2, r3, #4
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	9203      	str	r2, [sp, #12]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	bfb8      	it	lt
 8008be6:	f04f 33ff 	movlt.w	r3, #4294967295
 8008bea:	3402      	adds	r4, #2
 8008bec:	9305      	str	r3, [sp, #20]
 8008bee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008cd4 <_vfiprintf_r+0x25c>
 8008bf2:	7821      	ldrb	r1, [r4, #0]
 8008bf4:	2203      	movs	r2, #3
 8008bf6:	4650      	mov	r0, sl
 8008bf8:	f7f7 faf2 	bl	80001e0 <memchr>
 8008bfc:	b140      	cbz	r0, 8008c10 <_vfiprintf_r+0x198>
 8008bfe:	2340      	movs	r3, #64	; 0x40
 8008c00:	eba0 000a 	sub.w	r0, r0, sl
 8008c04:	fa03 f000 	lsl.w	r0, r3, r0
 8008c08:	9b04      	ldr	r3, [sp, #16]
 8008c0a:	4303      	orrs	r3, r0
 8008c0c:	3401      	adds	r4, #1
 8008c0e:	9304      	str	r3, [sp, #16]
 8008c10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c14:	482c      	ldr	r0, [pc, #176]	; (8008cc8 <_vfiprintf_r+0x250>)
 8008c16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c1a:	2206      	movs	r2, #6
 8008c1c:	f7f7 fae0 	bl	80001e0 <memchr>
 8008c20:	2800      	cmp	r0, #0
 8008c22:	d03f      	beq.n	8008ca4 <_vfiprintf_r+0x22c>
 8008c24:	4b29      	ldr	r3, [pc, #164]	; (8008ccc <_vfiprintf_r+0x254>)
 8008c26:	bb1b      	cbnz	r3, 8008c70 <_vfiprintf_r+0x1f8>
 8008c28:	9b03      	ldr	r3, [sp, #12]
 8008c2a:	3307      	adds	r3, #7
 8008c2c:	f023 0307 	bic.w	r3, r3, #7
 8008c30:	3308      	adds	r3, #8
 8008c32:	9303      	str	r3, [sp, #12]
 8008c34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c36:	443b      	add	r3, r7
 8008c38:	9309      	str	r3, [sp, #36]	; 0x24
 8008c3a:	e767      	b.n	8008b0c <_vfiprintf_r+0x94>
 8008c3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c40:	460c      	mov	r4, r1
 8008c42:	2001      	movs	r0, #1
 8008c44:	e7a5      	b.n	8008b92 <_vfiprintf_r+0x11a>
 8008c46:	2300      	movs	r3, #0
 8008c48:	3401      	adds	r4, #1
 8008c4a:	9305      	str	r3, [sp, #20]
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	f04f 0c0a 	mov.w	ip, #10
 8008c52:	4620      	mov	r0, r4
 8008c54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c58:	3a30      	subs	r2, #48	; 0x30
 8008c5a:	2a09      	cmp	r2, #9
 8008c5c:	d903      	bls.n	8008c66 <_vfiprintf_r+0x1ee>
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d0c5      	beq.n	8008bee <_vfiprintf_r+0x176>
 8008c62:	9105      	str	r1, [sp, #20]
 8008c64:	e7c3      	b.n	8008bee <_vfiprintf_r+0x176>
 8008c66:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e7f0      	b.n	8008c52 <_vfiprintf_r+0x1da>
 8008c70:	ab03      	add	r3, sp, #12
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	462a      	mov	r2, r5
 8008c76:	4b16      	ldr	r3, [pc, #88]	; (8008cd0 <_vfiprintf_r+0x258>)
 8008c78:	a904      	add	r1, sp, #16
 8008c7a:	4630      	mov	r0, r6
 8008c7c:	f7fd fcd0 	bl	8006620 <_printf_float>
 8008c80:	4607      	mov	r7, r0
 8008c82:	1c78      	adds	r0, r7, #1
 8008c84:	d1d6      	bne.n	8008c34 <_vfiprintf_r+0x1bc>
 8008c86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c88:	07d9      	lsls	r1, r3, #31
 8008c8a:	d405      	bmi.n	8008c98 <_vfiprintf_r+0x220>
 8008c8c:	89ab      	ldrh	r3, [r5, #12]
 8008c8e:	059a      	lsls	r2, r3, #22
 8008c90:	d402      	bmi.n	8008c98 <_vfiprintf_r+0x220>
 8008c92:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c94:	f7ff fa12 	bl	80080bc <__retarget_lock_release_recursive>
 8008c98:	89ab      	ldrh	r3, [r5, #12]
 8008c9a:	065b      	lsls	r3, r3, #25
 8008c9c:	f53f af12 	bmi.w	8008ac4 <_vfiprintf_r+0x4c>
 8008ca0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ca2:	e711      	b.n	8008ac8 <_vfiprintf_r+0x50>
 8008ca4:	ab03      	add	r3, sp, #12
 8008ca6:	9300      	str	r3, [sp, #0]
 8008ca8:	462a      	mov	r2, r5
 8008caa:	4b09      	ldr	r3, [pc, #36]	; (8008cd0 <_vfiprintf_r+0x258>)
 8008cac:	a904      	add	r1, sp, #16
 8008cae:	4630      	mov	r0, r6
 8008cb0:	f7fd ff5a 	bl	8006b68 <_printf_i>
 8008cb4:	e7e4      	b.n	8008c80 <_vfiprintf_r+0x208>
 8008cb6:	bf00      	nop
 8008cb8:	0801c928 	.word	0x0801c928
 8008cbc:	0801c948 	.word	0x0801c948
 8008cc0:	0801c908 	.word	0x0801c908
 8008cc4:	0801cac4 	.word	0x0801cac4
 8008cc8:	0801cace 	.word	0x0801cace
 8008ccc:	08006621 	.word	0x08006621
 8008cd0:	08008a53 	.word	0x08008a53
 8008cd4:	0801caca 	.word	0x0801caca

08008cd8 <_sbrk_r>:
 8008cd8:	b538      	push	{r3, r4, r5, lr}
 8008cda:	4d06      	ldr	r5, [pc, #24]	; (8008cf4 <_sbrk_r+0x1c>)
 8008cdc:	2300      	movs	r3, #0
 8008cde:	4604      	mov	r4, r0
 8008ce0:	4608      	mov	r0, r1
 8008ce2:	602b      	str	r3, [r5, #0]
 8008ce4:	f7f8 fdce 	bl	8001884 <_sbrk>
 8008ce8:	1c43      	adds	r3, r0, #1
 8008cea:	d102      	bne.n	8008cf2 <_sbrk_r+0x1a>
 8008cec:	682b      	ldr	r3, [r5, #0]
 8008cee:	b103      	cbz	r3, 8008cf2 <_sbrk_r+0x1a>
 8008cf0:	6023      	str	r3, [r4, #0]
 8008cf2:	bd38      	pop	{r3, r4, r5, pc}
 8008cf4:	2000f3b8 	.word	0x2000f3b8

08008cf8 <__sread>:
 8008cf8:	b510      	push	{r4, lr}
 8008cfa:	460c      	mov	r4, r1
 8008cfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d00:	f000 f8e2 	bl	8008ec8 <_read_r>
 8008d04:	2800      	cmp	r0, #0
 8008d06:	bfab      	itete	ge
 8008d08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d0a:	89a3      	ldrhlt	r3, [r4, #12]
 8008d0c:	181b      	addge	r3, r3, r0
 8008d0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d12:	bfac      	ite	ge
 8008d14:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d16:	81a3      	strhlt	r3, [r4, #12]
 8008d18:	bd10      	pop	{r4, pc}

08008d1a <__swrite>:
 8008d1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d1e:	461f      	mov	r7, r3
 8008d20:	898b      	ldrh	r3, [r1, #12]
 8008d22:	05db      	lsls	r3, r3, #23
 8008d24:	4605      	mov	r5, r0
 8008d26:	460c      	mov	r4, r1
 8008d28:	4616      	mov	r6, r2
 8008d2a:	d505      	bpl.n	8008d38 <__swrite+0x1e>
 8008d2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d30:	2302      	movs	r3, #2
 8008d32:	2200      	movs	r2, #0
 8008d34:	f000 f898 	bl	8008e68 <_lseek_r>
 8008d38:	89a3      	ldrh	r3, [r4, #12]
 8008d3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d42:	81a3      	strh	r3, [r4, #12]
 8008d44:	4632      	mov	r2, r6
 8008d46:	463b      	mov	r3, r7
 8008d48:	4628      	mov	r0, r5
 8008d4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d4e:	f000 b817 	b.w	8008d80 <_write_r>

08008d52 <__sseek>:
 8008d52:	b510      	push	{r4, lr}
 8008d54:	460c      	mov	r4, r1
 8008d56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d5a:	f000 f885 	bl	8008e68 <_lseek_r>
 8008d5e:	1c43      	adds	r3, r0, #1
 8008d60:	89a3      	ldrh	r3, [r4, #12]
 8008d62:	bf15      	itete	ne
 8008d64:	6560      	strne	r0, [r4, #84]	; 0x54
 8008d66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008d6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008d6e:	81a3      	strheq	r3, [r4, #12]
 8008d70:	bf18      	it	ne
 8008d72:	81a3      	strhne	r3, [r4, #12]
 8008d74:	bd10      	pop	{r4, pc}

08008d76 <__sclose>:
 8008d76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d7a:	f000 b831 	b.w	8008de0 <_close_r>
	...

08008d80 <_write_r>:
 8008d80:	b538      	push	{r3, r4, r5, lr}
 8008d82:	4d07      	ldr	r5, [pc, #28]	; (8008da0 <_write_r+0x20>)
 8008d84:	4604      	mov	r4, r0
 8008d86:	4608      	mov	r0, r1
 8008d88:	4611      	mov	r1, r2
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	602a      	str	r2, [r5, #0]
 8008d8e:	461a      	mov	r2, r3
 8008d90:	f7f8 fc90 	bl	80016b4 <_write>
 8008d94:	1c43      	adds	r3, r0, #1
 8008d96:	d102      	bne.n	8008d9e <_write_r+0x1e>
 8008d98:	682b      	ldr	r3, [r5, #0]
 8008d9a:	b103      	cbz	r3, 8008d9e <_write_r+0x1e>
 8008d9c:	6023      	str	r3, [r4, #0]
 8008d9e:	bd38      	pop	{r3, r4, r5, pc}
 8008da0:	2000f3b8 	.word	0x2000f3b8

08008da4 <__assert_func>:
 8008da4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008da6:	4614      	mov	r4, r2
 8008da8:	461a      	mov	r2, r3
 8008daa:	4b09      	ldr	r3, [pc, #36]	; (8008dd0 <__assert_func+0x2c>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4605      	mov	r5, r0
 8008db0:	68d8      	ldr	r0, [r3, #12]
 8008db2:	b14c      	cbz	r4, 8008dc8 <__assert_func+0x24>
 8008db4:	4b07      	ldr	r3, [pc, #28]	; (8008dd4 <__assert_func+0x30>)
 8008db6:	9100      	str	r1, [sp, #0]
 8008db8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008dbc:	4906      	ldr	r1, [pc, #24]	; (8008dd8 <__assert_func+0x34>)
 8008dbe:	462b      	mov	r3, r5
 8008dc0:	f000 f81e 	bl	8008e00 <fiprintf>
 8008dc4:	f000 f89f 	bl	8008f06 <abort>
 8008dc8:	4b04      	ldr	r3, [pc, #16]	; (8008ddc <__assert_func+0x38>)
 8008dca:	461c      	mov	r4, r3
 8008dcc:	e7f3      	b.n	8008db6 <__assert_func+0x12>
 8008dce:	bf00      	nop
 8008dd0:	20000010 	.word	0x20000010
 8008dd4:	0801cad5 	.word	0x0801cad5
 8008dd8:	0801cae2 	.word	0x0801cae2
 8008ddc:	0801cb10 	.word	0x0801cb10

08008de0 <_close_r>:
 8008de0:	b538      	push	{r3, r4, r5, lr}
 8008de2:	4d06      	ldr	r5, [pc, #24]	; (8008dfc <_close_r+0x1c>)
 8008de4:	2300      	movs	r3, #0
 8008de6:	4604      	mov	r4, r0
 8008de8:	4608      	mov	r0, r1
 8008dea:	602b      	str	r3, [r5, #0]
 8008dec:	f7f8 fd15 	bl	800181a <_close>
 8008df0:	1c43      	adds	r3, r0, #1
 8008df2:	d102      	bne.n	8008dfa <_close_r+0x1a>
 8008df4:	682b      	ldr	r3, [r5, #0]
 8008df6:	b103      	cbz	r3, 8008dfa <_close_r+0x1a>
 8008df8:	6023      	str	r3, [r4, #0]
 8008dfa:	bd38      	pop	{r3, r4, r5, pc}
 8008dfc:	2000f3b8 	.word	0x2000f3b8

08008e00 <fiprintf>:
 8008e00:	b40e      	push	{r1, r2, r3}
 8008e02:	b503      	push	{r0, r1, lr}
 8008e04:	4601      	mov	r1, r0
 8008e06:	ab03      	add	r3, sp, #12
 8008e08:	4805      	ldr	r0, [pc, #20]	; (8008e20 <fiprintf+0x20>)
 8008e0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e0e:	6800      	ldr	r0, [r0, #0]
 8008e10:	9301      	str	r3, [sp, #4]
 8008e12:	f7ff fe31 	bl	8008a78 <_vfiprintf_r>
 8008e16:	b002      	add	sp, #8
 8008e18:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e1c:	b003      	add	sp, #12
 8008e1e:	4770      	bx	lr
 8008e20:	20000010 	.word	0x20000010

08008e24 <_fstat_r>:
 8008e24:	b538      	push	{r3, r4, r5, lr}
 8008e26:	4d07      	ldr	r5, [pc, #28]	; (8008e44 <_fstat_r+0x20>)
 8008e28:	2300      	movs	r3, #0
 8008e2a:	4604      	mov	r4, r0
 8008e2c:	4608      	mov	r0, r1
 8008e2e:	4611      	mov	r1, r2
 8008e30:	602b      	str	r3, [r5, #0]
 8008e32:	f7f8 fcfe 	bl	8001832 <_fstat>
 8008e36:	1c43      	adds	r3, r0, #1
 8008e38:	d102      	bne.n	8008e40 <_fstat_r+0x1c>
 8008e3a:	682b      	ldr	r3, [r5, #0]
 8008e3c:	b103      	cbz	r3, 8008e40 <_fstat_r+0x1c>
 8008e3e:	6023      	str	r3, [r4, #0]
 8008e40:	bd38      	pop	{r3, r4, r5, pc}
 8008e42:	bf00      	nop
 8008e44:	2000f3b8 	.word	0x2000f3b8

08008e48 <_isatty_r>:
 8008e48:	b538      	push	{r3, r4, r5, lr}
 8008e4a:	4d06      	ldr	r5, [pc, #24]	; (8008e64 <_isatty_r+0x1c>)
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	4604      	mov	r4, r0
 8008e50:	4608      	mov	r0, r1
 8008e52:	602b      	str	r3, [r5, #0]
 8008e54:	f7f8 fcfd 	bl	8001852 <_isatty>
 8008e58:	1c43      	adds	r3, r0, #1
 8008e5a:	d102      	bne.n	8008e62 <_isatty_r+0x1a>
 8008e5c:	682b      	ldr	r3, [r5, #0]
 8008e5e:	b103      	cbz	r3, 8008e62 <_isatty_r+0x1a>
 8008e60:	6023      	str	r3, [r4, #0]
 8008e62:	bd38      	pop	{r3, r4, r5, pc}
 8008e64:	2000f3b8 	.word	0x2000f3b8

08008e68 <_lseek_r>:
 8008e68:	b538      	push	{r3, r4, r5, lr}
 8008e6a:	4d07      	ldr	r5, [pc, #28]	; (8008e88 <_lseek_r+0x20>)
 8008e6c:	4604      	mov	r4, r0
 8008e6e:	4608      	mov	r0, r1
 8008e70:	4611      	mov	r1, r2
 8008e72:	2200      	movs	r2, #0
 8008e74:	602a      	str	r2, [r5, #0]
 8008e76:	461a      	mov	r2, r3
 8008e78:	f7f8 fcf6 	bl	8001868 <_lseek>
 8008e7c:	1c43      	adds	r3, r0, #1
 8008e7e:	d102      	bne.n	8008e86 <_lseek_r+0x1e>
 8008e80:	682b      	ldr	r3, [r5, #0]
 8008e82:	b103      	cbz	r3, 8008e86 <_lseek_r+0x1e>
 8008e84:	6023      	str	r3, [r4, #0]
 8008e86:	bd38      	pop	{r3, r4, r5, pc}
 8008e88:	2000f3b8 	.word	0x2000f3b8

08008e8c <__ascii_mbtowc>:
 8008e8c:	b082      	sub	sp, #8
 8008e8e:	b901      	cbnz	r1, 8008e92 <__ascii_mbtowc+0x6>
 8008e90:	a901      	add	r1, sp, #4
 8008e92:	b142      	cbz	r2, 8008ea6 <__ascii_mbtowc+0x1a>
 8008e94:	b14b      	cbz	r3, 8008eaa <__ascii_mbtowc+0x1e>
 8008e96:	7813      	ldrb	r3, [r2, #0]
 8008e98:	600b      	str	r3, [r1, #0]
 8008e9a:	7812      	ldrb	r2, [r2, #0]
 8008e9c:	1e10      	subs	r0, r2, #0
 8008e9e:	bf18      	it	ne
 8008ea0:	2001      	movne	r0, #1
 8008ea2:	b002      	add	sp, #8
 8008ea4:	4770      	bx	lr
 8008ea6:	4610      	mov	r0, r2
 8008ea8:	e7fb      	b.n	8008ea2 <__ascii_mbtowc+0x16>
 8008eaa:	f06f 0001 	mvn.w	r0, #1
 8008eae:	e7f8      	b.n	8008ea2 <__ascii_mbtowc+0x16>

08008eb0 <__malloc_lock>:
 8008eb0:	4801      	ldr	r0, [pc, #4]	; (8008eb8 <__malloc_lock+0x8>)
 8008eb2:	f7ff b902 	b.w	80080ba <__retarget_lock_acquire_recursive>
 8008eb6:	bf00      	nop
 8008eb8:	2000f3b0 	.word	0x2000f3b0

08008ebc <__malloc_unlock>:
 8008ebc:	4801      	ldr	r0, [pc, #4]	; (8008ec4 <__malloc_unlock+0x8>)
 8008ebe:	f7ff b8fd 	b.w	80080bc <__retarget_lock_release_recursive>
 8008ec2:	bf00      	nop
 8008ec4:	2000f3b0 	.word	0x2000f3b0

08008ec8 <_read_r>:
 8008ec8:	b538      	push	{r3, r4, r5, lr}
 8008eca:	4d07      	ldr	r5, [pc, #28]	; (8008ee8 <_read_r+0x20>)
 8008ecc:	4604      	mov	r4, r0
 8008ece:	4608      	mov	r0, r1
 8008ed0:	4611      	mov	r1, r2
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	602a      	str	r2, [r5, #0]
 8008ed6:	461a      	mov	r2, r3
 8008ed8:	f7f8 fc82 	bl	80017e0 <_read>
 8008edc:	1c43      	adds	r3, r0, #1
 8008ede:	d102      	bne.n	8008ee6 <_read_r+0x1e>
 8008ee0:	682b      	ldr	r3, [r5, #0]
 8008ee2:	b103      	cbz	r3, 8008ee6 <_read_r+0x1e>
 8008ee4:	6023      	str	r3, [r4, #0]
 8008ee6:	bd38      	pop	{r3, r4, r5, pc}
 8008ee8:	2000f3b8 	.word	0x2000f3b8

08008eec <__ascii_wctomb>:
 8008eec:	b149      	cbz	r1, 8008f02 <__ascii_wctomb+0x16>
 8008eee:	2aff      	cmp	r2, #255	; 0xff
 8008ef0:	bf85      	ittet	hi
 8008ef2:	238a      	movhi	r3, #138	; 0x8a
 8008ef4:	6003      	strhi	r3, [r0, #0]
 8008ef6:	700a      	strbls	r2, [r1, #0]
 8008ef8:	f04f 30ff 	movhi.w	r0, #4294967295
 8008efc:	bf98      	it	ls
 8008efe:	2001      	movls	r0, #1
 8008f00:	4770      	bx	lr
 8008f02:	4608      	mov	r0, r1
 8008f04:	4770      	bx	lr

08008f06 <abort>:
 8008f06:	b508      	push	{r3, lr}
 8008f08:	2006      	movs	r0, #6
 8008f0a:	f000 f82b 	bl	8008f64 <raise>
 8008f0e:	2001      	movs	r0, #1
 8008f10:	f7f8 fc5c 	bl	80017cc <_exit>

08008f14 <_raise_r>:
 8008f14:	291f      	cmp	r1, #31
 8008f16:	b538      	push	{r3, r4, r5, lr}
 8008f18:	4604      	mov	r4, r0
 8008f1a:	460d      	mov	r5, r1
 8008f1c:	d904      	bls.n	8008f28 <_raise_r+0x14>
 8008f1e:	2316      	movs	r3, #22
 8008f20:	6003      	str	r3, [r0, #0]
 8008f22:	f04f 30ff 	mov.w	r0, #4294967295
 8008f26:	bd38      	pop	{r3, r4, r5, pc}
 8008f28:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008f2a:	b112      	cbz	r2, 8008f32 <_raise_r+0x1e>
 8008f2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f30:	b94b      	cbnz	r3, 8008f46 <_raise_r+0x32>
 8008f32:	4620      	mov	r0, r4
 8008f34:	f000 f830 	bl	8008f98 <_getpid_r>
 8008f38:	462a      	mov	r2, r5
 8008f3a:	4601      	mov	r1, r0
 8008f3c:	4620      	mov	r0, r4
 8008f3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f42:	f000 b817 	b.w	8008f74 <_kill_r>
 8008f46:	2b01      	cmp	r3, #1
 8008f48:	d00a      	beq.n	8008f60 <_raise_r+0x4c>
 8008f4a:	1c59      	adds	r1, r3, #1
 8008f4c:	d103      	bne.n	8008f56 <_raise_r+0x42>
 8008f4e:	2316      	movs	r3, #22
 8008f50:	6003      	str	r3, [r0, #0]
 8008f52:	2001      	movs	r0, #1
 8008f54:	e7e7      	b.n	8008f26 <_raise_r+0x12>
 8008f56:	2400      	movs	r4, #0
 8008f58:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f5c:	4628      	mov	r0, r5
 8008f5e:	4798      	blx	r3
 8008f60:	2000      	movs	r0, #0
 8008f62:	e7e0      	b.n	8008f26 <_raise_r+0x12>

08008f64 <raise>:
 8008f64:	4b02      	ldr	r3, [pc, #8]	; (8008f70 <raise+0xc>)
 8008f66:	4601      	mov	r1, r0
 8008f68:	6818      	ldr	r0, [r3, #0]
 8008f6a:	f7ff bfd3 	b.w	8008f14 <_raise_r>
 8008f6e:	bf00      	nop
 8008f70:	20000010 	.word	0x20000010

08008f74 <_kill_r>:
 8008f74:	b538      	push	{r3, r4, r5, lr}
 8008f76:	4d07      	ldr	r5, [pc, #28]	; (8008f94 <_kill_r+0x20>)
 8008f78:	2300      	movs	r3, #0
 8008f7a:	4604      	mov	r4, r0
 8008f7c:	4608      	mov	r0, r1
 8008f7e:	4611      	mov	r1, r2
 8008f80:	602b      	str	r3, [r5, #0]
 8008f82:	f7f8 fc13 	bl	80017ac <_kill>
 8008f86:	1c43      	adds	r3, r0, #1
 8008f88:	d102      	bne.n	8008f90 <_kill_r+0x1c>
 8008f8a:	682b      	ldr	r3, [r5, #0]
 8008f8c:	b103      	cbz	r3, 8008f90 <_kill_r+0x1c>
 8008f8e:	6023      	str	r3, [r4, #0]
 8008f90:	bd38      	pop	{r3, r4, r5, pc}
 8008f92:	bf00      	nop
 8008f94:	2000f3b8 	.word	0x2000f3b8

08008f98 <_getpid_r>:
 8008f98:	f7f8 bc00 	b.w	800179c <_getpid>

08008f9c <_init>:
 8008f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f9e:	bf00      	nop
 8008fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fa2:	bc08      	pop	{r3}
 8008fa4:	469e      	mov	lr, r3
 8008fa6:	4770      	bx	lr

08008fa8 <_fini>:
 8008fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008faa:	bf00      	nop
 8008fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fae:	bc08      	pop	{r3}
 8008fb0:	469e      	mov	lr, r3
 8008fb2:	4770      	bx	lr
