// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "06/07/2020 22:10:25"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module HarvardArch (
	ir_mux,
	r0,
	CLK,
	r1,
	r2,
	r3,
	r4);
output 	[15:0] ir_mux;
output 	[15:0] r0;
input 	CLK;
output 	[15:0] r1;
output 	[15:0] r2;
output 	[15:0] r3;
output 	[15:0] r4;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLK~input_o ;
wire \~GND~combout ;
wire \inst10|$00000|auto_generated|result_node[14]~1_combout ;
wire \inst10|$00000|auto_generated|result_node[12]~3_combout ;
wire \inst10|$00000|auto_generated|result_node[13]~2_combout ;
wire \inst2|m~0_combout ;
wire \inst2|e~0_combout ;
wire \inst9|inst|n~2_combout ;
wire \inst9|inst4~0_combout ;
wire \inst10|$00000|auto_generated|result_node[10]~5_combout ;
wire \inst3|auto_generated|counter_comb_bita0~combout ;
wire \inst19|$00000|auto_generated|result_node[0]~1_wirecell_combout ;
wire \inst12|ldr~0_combout ;
wire \inst12|wen~0_combout ;
wire \inst12|wen~1_combout ;
wire \inst12|wen~2_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ;
wire \inst10|$00000|auto_generated|result_node[11]~4_combout ;
wire \inst12|Add3~0_combout ;
wire \inst2|WrEn~0_combout ;
wire \inst2|WrEn~combout ;
wire \inst8|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst15|y[0]~0_combout ;
wire \inst15|y[0]~1 ;
wire \inst15|y[1]~2_combout ;
wire \inst15|y[1]~3 ;
wire \inst15|y[2]~4_combout ;
wire \inst15|y[2]~5 ;
wire \inst15|y[3]~6_combout ;
wire \inst15|y[3]~7 ;
wire \inst15|y[4]~8_combout ;
wire \inst15|y[4]~9 ;
wire \inst15|y[5]~10_combout ;
wire \inst15|y[5]~11 ;
wire \inst15|y[6]~12_combout ;
wire \inst15|y[6]~13 ;
wire \inst15|y[7]~14_combout ;
wire \inst15|y[7]~15 ;
wire \inst15|y[8]~16_combout ;
wire \inst15|y[8]~17 ;
wire \inst15|y[9]~18_combout ;
wire \inst15|y[9]~19 ;
wire \inst15|y[10]~20_combout ;
wire \inst2|acc_load~0_combout ;
wire \inst11|DEMUX4|auto_generated|w_anode38w[3]~0_combout ;
wire \inst11|G1~combout ;
wire \inst8|$00000|auto_generated|result_node[10]~10_combout ;
wire \inst8|$00000|auto_generated|result_node[9]~9_combout ;
wire \inst8|$00000|auto_generated|result_node[8]~8_combout ;
wire \inst8|$00000|auto_generated|result_node[7]~7_combout ;
wire \inst8|$00000|auto_generated|result_node[6]~6_combout ;
wire \inst8|$00000|auto_generated|result_node[5]~5_combout ;
wire \inst8|$00000|auto_generated|result_node[4]~4_combout ;
wire \inst8|$00000|auto_generated|result_node[3]~3_combout ;
wire \inst8|$00000|auto_generated|result_node[2]~2_combout ;
wire \inst8|$00000|auto_generated|result_node[1]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result0w~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result0w~2_combout ;
wire \inst12|Add1~0_combout ;
wire \inst12|Add0~0_combout ;
wire \inst12|Mux15~0_combout ;
wire \inst12|Mux15~1_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ;
wire \inst12|Add4~0_combout ;
wire \inst12|Mux15~2_combout ;
wire \inst12|Mux15~3_combout ;
wire \inst11|R0|dffs[0]~15_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ;
wire \inst12|Add3~1 ;
wire \inst12|Add3~2_combout ;
wire \inst12|Add1~1 ;
wire \inst12|Add1~2_combout ;
wire \inst12|Add0~1 ;
wire \inst12|Add0~2_combout ;
wire \inst12|Mux14~0_combout ;
wire \inst12|Mux14~1_combout ;
wire \inst12|Add4~1 ;
wire \inst12|Add4~2_combout ;
wire \inst12|Mux14~2_combout ;
wire \inst12|Mux14~3_combout ;
wire \inst11|R0|dffs[1]~14_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ;
wire \inst12|Add3~3 ;
wire \inst12|Add3~4_combout ;
wire \inst12|Add1~3 ;
wire \inst12|Add1~4_combout ;
wire \inst12|Add0~3 ;
wire \inst12|Add0~4_combout ;
wire \inst12|Mux13~0_combout ;
wire \inst12|Mux13~1_combout ;
wire \inst12|Add4~3 ;
wire \inst12|Add4~4_combout ;
wire \inst12|Mux13~2_combout ;
wire \inst12|Mux13~3_combout ;
wire \inst11|R0|dffs[2]~13_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ;
wire \inst12|Add3~5 ;
wire \inst12|Add3~6_combout ;
wire \inst12|Add1~5 ;
wire \inst12|Add1~6_combout ;
wire \inst12|Add0~5 ;
wire \inst12|Add0~6_combout ;
wire \inst12|Mux12~0_combout ;
wire \inst12|Mux12~1_combout ;
wire \inst12|Add4~5 ;
wire \inst12|Add4~6_combout ;
wire \inst12|Mux12~2_combout ;
wire \inst12|Mux12~3_combout ;
wire \inst11|R0|dffs[3]~12_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ;
wire \inst12|Add3~7 ;
wire \inst12|Add3~8_combout ;
wire \inst12|Add1~7 ;
wire \inst12|Add1~8_combout ;
wire \inst12|Add0~7 ;
wire \inst12|Add0~8_combout ;
wire \inst12|Mux11~0_combout ;
wire \inst12|Mux11~1_combout ;
wire \inst7|inst2|Add0~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ;
wire \inst7|inst2|sum[0]~0_combout ;
wire \inst12|Add4~7 ;
wire \inst12|Add4~8_combout ;
wire \inst12|Mux11~2_combout ;
wire \inst12|Mux11~3_combout ;
wire \inst11|R0|dffs[4]~11_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ;
wire \inst12|Add3~9 ;
wire \inst12|Add3~10_combout ;
wire \inst12|Add1~9 ;
wire \inst12|Add1~10_combout ;
wire \inst12|Add0~9 ;
wire \inst12|Add0~10_combout ;
wire \inst12|Mux10~0_combout ;
wire \inst12|Mux10~1_combout ;
wire \inst7|inst2|Add0~1 ;
wire \inst7|inst2|Add0~2_combout ;
wire \inst7|inst2|sum[0]~1 ;
wire \inst7|inst2|sum[1]~2_combout ;
wire \inst12|Add4~9 ;
wire \inst12|Add4~10_combout ;
wire \inst12|Mux10~2_combout ;
wire \inst12|Mux10~3_combout ;
wire \inst11|R0|dffs[5]~10_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ;
wire \inst12|Add3~11 ;
wire \inst12|Add3~12_combout ;
wire \inst12|Add1~11 ;
wire \inst12|Add1~12_combout ;
wire \inst12|Add0~11 ;
wire \inst12|Add0~12_combout ;
wire \inst12|Mux9~0_combout ;
wire \inst12|Mux9~1_combout ;
wire \inst7|inst2|Add0~3 ;
wire \inst7|inst2|Add0~4_combout ;
wire \inst7|inst2|sum[1]~3 ;
wire \inst7|inst2|sum[2]~4_combout ;
wire \inst12|Add4~11 ;
wire \inst12|Add4~12_combout ;
wire \inst12|Mux9~2_combout ;
wire \inst12|Mux9~3_combout ;
wire \inst11|R0|dffs[6]~9_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ;
wire \inst12|Add3~13 ;
wire \inst12|Add3~14_combout ;
wire \inst12|Add1~13 ;
wire \inst12|Add1~14_combout ;
wire \inst12|Add0~13 ;
wire \inst12|Add0~14_combout ;
wire \inst12|Mux8~0_combout ;
wire \inst12|Mux8~1_combout ;
wire \inst7|inst2|Add0~5 ;
wire \inst7|inst2|Add0~6_combout ;
wire \inst7|inst2|sum[2]~5 ;
wire \inst7|inst2|sum[3]~6_combout ;
wire \inst12|Add4~13 ;
wire \inst12|Add4~14_combout ;
wire \inst12|Mux8~2_combout ;
wire \inst12|Mux8~3_combout ;
wire \inst11|R0|dffs[7]~8_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ;
wire \inst12|Add3~15 ;
wire \inst12|Add3~16_combout ;
wire \inst12|Add1~15 ;
wire \inst12|Add1~16_combout ;
wire \inst12|Add0~15 ;
wire \inst12|Add0~16_combout ;
wire \inst12|Mux7~0_combout ;
wire \inst12|Mux7~1_combout ;
wire \inst7|inst11|Add0~0_combout ;
wire \inst7|inst11|Add1~0_combout ;
wire \inst7|inst11|Add2~0_combout ;
wire \inst7|inst2|Add0~7 ;
wire \inst7|inst2|Add0~8_combout ;
wire \inst7|inst2|sum[3]~7 ;
wire \inst7|inst2|sum[4]~8_combout ;
wire \inst7|inst11|Add3~0_combout ;
wire \inst7|inst11|Add4~0_combout ;
wire \inst12|Add4~15 ;
wire \inst12|Add4~16_combout ;
wire \inst12|Mux7~2_combout ;
wire \inst12|Mux7~3_combout ;
wire \inst11|R0|dffs[8]~7_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ;
wire \inst12|Add3~17 ;
wire \inst12|Add3~18_combout ;
wire \inst12|Add1~17 ;
wire \inst12|Add1~18_combout ;
wire \inst12|Add0~17 ;
wire \inst12|Add0~18_combout ;
wire \inst12|Mux6~0_combout ;
wire \inst12|Mux6~1_combout ;
wire \inst7|inst11|Add0~1 ;
wire \inst7|inst11|Add0~2_combout ;
wire \inst7|inst11|Add1~1 ;
wire \inst7|inst11|Add1~2_combout ;
wire \inst7|inst11|Add2~1 ;
wire \inst7|inst11|Add2~2_combout ;
wire \inst7|inst2|sum[4]~9 ;
wire \inst7|inst2|sum[5]~10_combout ;
wire \inst7|inst11|Add3~1 ;
wire \inst7|inst11|Add3~2_combout ;
wire \inst7|inst11|Add4~1 ;
wire \inst7|inst11|Add4~2_combout ;
wire \inst12|Add4~17 ;
wire \inst12|Add4~18_combout ;
wire \inst12|Mux6~2_combout ;
wire \inst12|Mux6~3_combout ;
wire \inst11|R0|dffs[9]~6_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ;
wire \inst12|Add3~19 ;
wire \inst12|Add3~20_combout ;
wire \inst12|Add1~19 ;
wire \inst12|Add1~20_combout ;
wire \inst12|Add0~19 ;
wire \inst12|Add0~20_combout ;
wire \inst12|Mux5~0_combout ;
wire \inst12|Mux5~1_combout ;
wire \inst7|inst11|Add0~3 ;
wire \inst7|inst11|Add0~4_combout ;
wire \inst7|inst11|Add1~3 ;
wire \inst7|inst11|Add1~4_combout ;
wire \inst7|inst11|Add2~3 ;
wire \inst7|inst11|Add2~4_combout ;
wire \inst7|inst11|Add3~3 ;
wire \inst7|inst11|Add3~4_combout ;
wire \inst7|inst11|Add4~3 ;
wire \inst7|inst11|Add4~4_combout ;
wire \inst12|Add4~19 ;
wire \inst12|Add4~20_combout ;
wire \inst12|Mux5~2_combout ;
wire \inst12|Mux5~3_combout ;
wire \inst11|R0|dffs[10]~5_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ;
wire \inst12|Add3~21 ;
wire \inst12|Add3~22_combout ;
wire \inst12|Add1~21 ;
wire \inst12|Add1~22_combout ;
wire \inst12|Add0~21 ;
wire \inst12|Add0~22_combout ;
wire \inst12|Mux4~0_combout ;
wire \inst12|Mux4~1_combout ;
wire \inst7|inst11|Add0~5 ;
wire \inst7|inst11|Add0~6_combout ;
wire \inst7|inst11|Add1~5 ;
wire \inst7|inst11|Add1~6_combout ;
wire \inst7|inst11|Add2~5 ;
wire \inst7|inst11|Add2~6_combout ;
wire \inst7|inst11|Add3~5 ;
wire \inst7|inst11|Add3~6_combout ;
wire \inst7|inst11|Add4~5 ;
wire \inst7|inst11|Add4~6_combout ;
wire \inst12|Add4~21 ;
wire \inst12|Add4~22_combout ;
wire \inst12|Mux4~2_combout ;
wire \inst12|Mux4~3_combout ;
wire \inst11|R0|dffs[11]~4_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ;
wire \inst12|Add3~23 ;
wire \inst12|Add3~24_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ;
wire \inst12|Add1~23 ;
wire \inst12|Add1~24_combout ;
wire \inst12|Add0~23 ;
wire \inst12|Add0~24_combout ;
wire \inst12|Mux3~0_combout ;
wire \inst12|Mux3~1_combout ;
wire \inst7|inst11|Add0~7 ;
wire \inst7|inst11|Add0~8_combout ;
wire \inst7|inst11|Add1~7 ;
wire \inst7|inst11|Add1~8_combout ;
wire \inst7|inst11|Add2~7 ;
wire \inst7|inst11|Add2~8_combout ;
wire \inst7|inst11|Add3~7 ;
wire \inst7|inst11|Add3~8_combout ;
wire \inst7|inst11|Add4~7 ;
wire \inst7|inst11|Add4~8_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout ;
wire \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1_combout ;
wire \inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ;
wire \inst7|inst12|Add5~0_combout ;
wire \inst7|inst12|Add3~0_combout ;
wire \inst7|inst12|Add1~0_combout ;
wire \inst7|inst12|Add0~0_combout ;
wire \inst7|inst12|Add2~0_combout ;
wire \inst7|inst12|Add4~0_combout ;
wire \inst7|inst12|sum[0]~0_combout ;
wire \inst12|Add4~23 ;
wire \inst12|Add4~24_combout ;
wire \inst12|Mux3~2_combout ;
wire \inst12|Mux3~3_combout ;
wire \inst11|R0|dffs[12]~3_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ;
wire \inst12|Add3~25 ;
wire \inst12|Add3~26_combout ;
wire \inst12|Add1~25 ;
wire \inst12|Add1~26_combout ;
wire \inst12|Add0~25 ;
wire \inst12|Add0~26_combout ;
wire \inst12|Mux2~0_combout ;
wire \inst12|Mux2~1_combout ;
wire \inst7|inst11|Add2~9 ;
wire \inst7|inst11|Add2~10_combout ;
wire \inst7|inst11|Add4~9 ;
wire \inst7|inst11|Add4~10_combout ;
wire \inst7|inst12|Add5~1 ;
wire \inst7|inst12|Add5~2_combout ;
wire \inst7|inst12|Add3~1 ;
wire \inst7|inst12|Add3~2_combout ;
wire \inst7|inst12|Add1~1 ;
wire \inst7|inst12|Add1~2_combout ;
wire \inst7|inst12|Add0~1 ;
wire \inst7|inst12|Add0~2_combout ;
wire \inst7|inst12|Add2~1 ;
wire \inst7|inst12|Add2~2_combout ;
wire \inst7|inst12|Add4~1 ;
wire \inst7|inst12|Add4~2_combout ;
wire \inst7|inst12|sum[0]~1 ;
wire \inst7|inst12|sum[1]~2_combout ;
wire \inst12|Add4~25 ;
wire \inst12|Add4~26_combout ;
wire \inst12|Mux2~2_combout ;
wire \inst12|Mux2~3_combout ;
wire \inst11|R0|dffs[13]~2_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ;
wire \inst12|Add3~27 ;
wire \inst12|Add3~28_combout ;
wire \inst12|Add1~27 ;
wire \inst12|Add1~28_combout ;
wire \inst12|Add0~27 ;
wire \inst12|Add0~28_combout ;
wire \inst12|Mux1~0_combout ;
wire \inst12|Mux1~1_combout ;
wire \inst7|inst11|Add4~11 ;
wire \inst7|inst11|Add4~12_combout ;
wire \inst7|inst12|Add5~3 ;
wire \inst7|inst12|Add5~4_combout ;
wire \inst7|inst12|Add3~3 ;
wire \inst7|inst12|Add3~4_combout ;
wire \inst7|inst12|Add1~3 ;
wire \inst7|inst12|Add1~4_combout ;
wire \inst7|inst12|Add0~3 ;
wire \inst7|inst12|Add0~4_combout ;
wire \inst7|inst12|Add2~3 ;
wire \inst7|inst12|Add2~4_combout ;
wire \inst7|inst12|Add4~3 ;
wire \inst7|inst12|Add4~4_combout ;
wire \inst7|inst12|sum[1]~3 ;
wire \inst7|inst12|sum[2]~4_combout ;
wire \inst12|Add4~27 ;
wire \inst12|Add4~28_combout ;
wire \inst12|Mux1~2_combout ;
wire \inst12|Mux1~3_combout ;
wire \inst11|R0|dffs[14]~1_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout ;
wire \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1_combout ;
wire \inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ;
wire \inst12|Add1~29 ;
wire \inst12|Add1~30_combout ;
wire \inst12|Add0~29 ;
wire \inst12|Add0~30_combout ;
wire \inst12|Add3~29 ;
wire \inst12|Add3~30_combout ;
wire \inst12|Mux0~0_combout ;
wire \inst12|Mux0~1_combout ;
wire \inst7|inst12|Add5~5 ;
wire \inst7|inst12|Add5~6_combout ;
wire \inst7|inst12|Add3~5 ;
wire \inst7|inst12|Add3~6_combout ;
wire \inst7|inst12|Add1~5 ;
wire \inst7|inst12|Add1~6_combout ;
wire \inst7|inst12|Add0~5 ;
wire \inst7|inst12|Add0~6_combout ;
wire \inst7|inst12|Add2~5 ;
wire \inst7|inst12|Add2~6_combout ;
wire \inst7|inst12|Add4~5 ;
wire \inst7|inst12|Add4~6_combout ;
wire \inst7|inst12|sum[2]~5 ;
wire \inst7|inst12|sum[3]~6_combout ;
wire \inst12|Add4~29 ;
wire \inst12|Add4~30_combout ;
wire \inst12|Mux0~2_combout ;
wire \inst12|Mux0~3_combout ;
wire \inst11|R0|dffs[15]~0_combout ;
wire \inst2|pc_load~2_combout ;
wire \inst2|pc_load~3_combout ;
wire \inst2|pc_load~4_combout ;
wire \inst2|pc_load~5_combout ;
wire \inst2|pc_load~6_combout ;
wire \inst2|pc_load~7_combout ;
wire \inst2|pc_load~8_combout ;
wire \inst3|auto_generated|_~0_combout ;
wire \inst3|auto_generated|_~1_combout ;
wire \inst3|auto_generated|counter_comb_bita0~COUT ;
wire \inst3|auto_generated|counter_comb_bita1~combout ;
wire \inst23|Add0~0_combout ;
wire \inst3|auto_generated|counter_comb_bita1~COUT ;
wire \inst3|auto_generated|counter_comb_bita2~combout ;
wire \inst23|Add0~1 ;
wire \inst23|Add0~2_combout ;
wire \inst3|auto_generated|counter_comb_bita2~COUT ;
wire \inst3|auto_generated|counter_comb_bita3~combout ;
wire \inst23|Add0~3 ;
wire \inst23|Add0~4_combout ;
wire \inst3|auto_generated|counter_comb_bita3~COUT ;
wire \inst3|auto_generated|counter_comb_bita4~combout ;
wire \inst23|Add0~5 ;
wire \inst23|Add0~6_combout ;
wire \inst3|auto_generated|counter_comb_bita4~COUT ;
wire \inst3|auto_generated|counter_comb_bita5~combout ;
wire \inst23|Add0~7 ;
wire \inst23|Add0~8_combout ;
wire \inst3|auto_generated|counter_comb_bita5~COUT ;
wire \inst3|auto_generated|counter_comb_bita6~combout ;
wire \inst23|Add0~9 ;
wire \inst23|Add0~10_combout ;
wire \inst3|auto_generated|counter_comb_bita6~COUT ;
wire \inst3|auto_generated|counter_comb_bita7~combout ;
wire \inst23|Add0~11 ;
wire \inst23|Add0~12_combout ;
wire \inst3|auto_generated|counter_comb_bita7~COUT ;
wire \inst3|auto_generated|counter_comb_bita8~combout ;
wire \inst23|Add0~13 ;
wire \inst23|Add0~14_combout ;
wire \inst3|auto_generated|counter_comb_bita8~COUT ;
wire \inst3|auto_generated|counter_comb_bita9~combout ;
wire \inst23|Add0~15 ;
wire \inst23|Add0~16_combout ;
wire \inst3|auto_generated|counter_comb_bita9~COUT ;
wire \inst3|auto_generated|counter_comb_bita10~combout ;
wire \inst23|Add0~17 ;
wire \inst23|Add0~18_combout ;
wire \inst2|stack_mux~0_combout ;
wire \inst2|push~0_combout ;
wire \inst20|inst3|n[0]~0_combout ;
wire \inst20|inst3|n[1]~1_combout ;
wire \inst20|inst3|n[1]~2_combout ;
wire \inst20|inst3|n[2]~3_combout ;
wire \inst20|inst3|n[2]~4_combout ;
wire \inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ;
wire \inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ;
wire \inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ;
wire \inst20|MUX4B|auto_generated|_~40_combout ;
wire \inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ;
wire \inst20|MUX4B|auto_generated|_~41_combout ;
wire \inst19|$00000|auto_generated|result_node[10]~20_combout ;
wire \inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ;
wire \inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ;
wire \inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ;
wire \inst20|MUX4B|auto_generated|_~42_combout ;
wire \inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ;
wire \inst20|MUX4B|auto_generated|_~43_combout ;
wire \inst19|$00000|auto_generated|result_node[10]~21_combout ;
wire \inst17|$00000|auto_generated|result_node[10]~10_combout ;
wire \inst10|$00000|auto_generated|result_node[9]~6_combout ;
wire \inst20|MUX4B|auto_generated|_~36_combout ;
wire \inst20|MUX4B|auto_generated|_~37_combout ;
wire \inst19|$00000|auto_generated|result_node[9]~18_combout ;
wire \inst20|MUX4B|auto_generated|_~38_combout ;
wire \inst20|MUX4B|auto_generated|_~39_combout ;
wire \inst19|$00000|auto_generated|result_node[9]~19_combout ;
wire \inst17|$00000|auto_generated|result_node[9]~9_combout ;
wire \inst10|$00000|auto_generated|result_node[8]~7_combout ;
wire \inst20|MUX4B|auto_generated|_~32_combout ;
wire \inst20|MUX4B|auto_generated|_~33_combout ;
wire \inst19|$00000|auto_generated|result_node[8]~16_combout ;
wire \inst20|MUX4B|auto_generated|_~34_combout ;
wire \inst20|MUX4B|auto_generated|_~35_combout ;
wire \inst19|$00000|auto_generated|result_node[8]~17_combout ;
wire \inst17|$00000|auto_generated|result_node[8]~8_combout ;
wire \inst10|$00000|auto_generated|result_node[7]~8_combout ;
wire \inst20|MUX4B|auto_generated|_~28_combout ;
wire \inst20|MUX4B|auto_generated|_~29_combout ;
wire \inst19|$00000|auto_generated|result_node[7]~14_combout ;
wire \inst20|MUX4B|auto_generated|_~30_combout ;
wire \inst20|MUX4B|auto_generated|_~31_combout ;
wire \inst19|$00000|auto_generated|result_node[7]~15_combout ;
wire \inst17|$00000|auto_generated|result_node[7]~7_combout ;
wire \inst10|$00000|auto_generated|result_node[6]~9_combout ;
wire \inst20|MUX4B|auto_generated|_~24_combout ;
wire \inst20|MUX4B|auto_generated|_~25_combout ;
wire \inst19|$00000|auto_generated|result_node[6]~12_combout ;
wire \inst20|MUX4B|auto_generated|_~26_combout ;
wire \inst20|MUX4B|auto_generated|_~27_combout ;
wire \inst19|$00000|auto_generated|result_node[6]~13_combout ;
wire \inst17|$00000|auto_generated|result_node[6]~6_combout ;
wire \inst10|$00000|auto_generated|result_node[5]~10_combout ;
wire \inst20|MUX4B|auto_generated|_~20_combout ;
wire \inst20|MUX4B|auto_generated|_~21_combout ;
wire \inst19|$00000|auto_generated|result_node[5]~10_combout ;
wire \inst20|MUX4B|auto_generated|_~22_combout ;
wire \inst20|MUX4B|auto_generated|_~23_combout ;
wire \inst19|$00000|auto_generated|result_node[5]~11_combout ;
wire \inst17|$00000|auto_generated|result_node[5]~5_combout ;
wire \inst10|$00000|auto_generated|result_node[4]~11_combout ;
wire \inst20|MUX4B|auto_generated|_~16_combout ;
wire \inst20|MUX4B|auto_generated|_~17_combout ;
wire \inst19|$00000|auto_generated|result_node[4]~8_combout ;
wire \inst20|MUX4B|auto_generated|_~18_combout ;
wire \inst20|MUX4B|auto_generated|_~19_combout ;
wire \inst19|$00000|auto_generated|result_node[4]~9_combout ;
wire \inst17|$00000|auto_generated|result_node[4]~4_combout ;
wire \inst10|$00000|auto_generated|result_node[3]~12_combout ;
wire \inst20|MUX4B|auto_generated|_~12_combout ;
wire \inst20|MUX4B|auto_generated|_~13_combout ;
wire \inst19|$00000|auto_generated|result_node[3]~6_combout ;
wire \inst20|MUX4B|auto_generated|_~14_combout ;
wire \inst20|MUX4B|auto_generated|_~15_combout ;
wire \inst19|$00000|auto_generated|result_node[3]~7_combout ;
wire \inst17|$00000|auto_generated|result_node[3]~3_combout ;
wire \inst10|$00000|auto_generated|result_node[2]~13_combout ;
wire \inst20|MUX4B|auto_generated|_~8_combout ;
wire \inst20|MUX4B|auto_generated|_~9_combout ;
wire \inst19|$00000|auto_generated|result_node[2]~4_combout ;
wire \inst20|MUX4B|auto_generated|_~10_combout ;
wire \inst20|MUX4B|auto_generated|_~11_combout ;
wire \inst19|$00000|auto_generated|result_node[2]~5_combout ;
wire \inst17|$00000|auto_generated|result_node[2]~2_combout ;
wire \inst10|$00000|auto_generated|result_node[1]~14_combout ;
wire \inst20|MUX4B|auto_generated|_~4_combout ;
wire \inst20|MUX4B|auto_generated|_~5_combout ;
wire \inst19|$00000|auto_generated|result_node[1]~2_combout ;
wire \inst20|MUX4B|auto_generated|_~6_combout ;
wire \inst20|MUX4B|auto_generated|_~7_combout ;
wire \inst19|$00000|auto_generated|result_node[1]~3_combout ;
wire \inst17|$00000|auto_generated|result_node[1]~1_combout ;
wire \inst10|$00000|auto_generated|result_node[0]~15_combout ;
wire \inst20|MUX4B|auto_generated|_~0_combout ;
wire \inst20|MUX4B|auto_generated|_~1_combout ;
wire \inst19|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst20|MUX4B|auto_generated|_~2_combout ;
wire \inst20|MUX4B|auto_generated|_~3_combout ;
wire \inst19|$00000|auto_generated|result_node[0]~1_combout ;
wire \inst17|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst10|$00000|auto_generated|result_node[15]~0_combout ;
wire [3:0] \inst11|DEMUX4|auto_generated|w_anode48w ;
wire [3:0] \inst11|DEMUX4|auto_generated|w_anode38w ;
wire [3:0] \inst11|DEMUX4|auto_generated|w_anode18w ;
wire [10:0] \inst20|R4|dffs ;
wire [10:0] \inst20|R6|dffs ;
wire [10:0] \inst20|R3|dffs ;
wire [10:0] \inst20|R0|dffs ;
wire [2:0] \inst20|inst2|dffs ;
wire [7:0] \inst7|inst1|altsyncram_component|auto_generated|q_b ;
wire [7:0] \inst7|inst|altsyncram_component|auto_generated|q_b ;
wire [7:0] \inst7|inst5|altsyncram_component|auto_generated|q_b ;
wire [1:0] \inst9|inst|n ;
wire [10:0] \inst20|R5|dffs ;
wire [7:0] \inst7|inst|altsyncram_component|auto_generated|q_a ;
wire [10:0] \inst20|R1|dffs ;
wire [7:0] \inst7|inst1|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst11|R2|dffs ;
wire [10:0] \inst20|R2|dffs ;
wire [15:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst11|R0|dffs ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [10:0] \inst20|R7|dffs ;
wire [7:0] \inst7|inst5|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst11|R1|dffs ;
wire [7:0] \inst7|inst3|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst7|inst3|altsyncram_component|auto_generated|q_b ;
wire [7:0] \inst7|inst4|altsyncram_component|auto_generated|q_b ;
wire [15:0] \inst4|dffs ;
wire [7:0] \inst7|inst4|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst1|altsyncram_component|auto_generated|q_b ;
wire [1:0] \inst9|inst2|dffs ;
wire [3:0] \inst11|DEMUX4|auto_generated|w_anode28w ;
wire [10:0] \inst3|auto_generated|counter_reg_bit ;
wire [15:0] \inst11|R3|dffs ;
wire [15:0] \inst11|R4|dffs ;

wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst7|inst5|altsyncram_component|auto_generated|q_a [3] = \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst7|inst5|altsyncram_component|auto_generated|q_b [3] = \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_a [7] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_b [7] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_a [7] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_b [7] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_a [6] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_b [6] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_a [6] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_b [6] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_a [5] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_b [5] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_a [5] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_b [5] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_a [4] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_b [4] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_a [4] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_b [4] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_a [3] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_b [3] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_a [3] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_b [3] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_a [2] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_b [2] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_a [2] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_b [2] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_a [1] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_b [1] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_a [1] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_b [1] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_a [0] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_b [0] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_a [0] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst7|inst1|altsyncram_component|auto_generated|q_b [0] = \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_a [3] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_b [3] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_a [2] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_b [2] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_a [1] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_b [1] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_a [0] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst7|inst|altsyncram_component|auto_generated|q_b [0] = \inst7|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst7|inst5|altsyncram_component|auto_generated|q_a [2] = \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst7|inst5|altsyncram_component|auto_generated|q_b [2] = \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst7|inst5|altsyncram_component|auto_generated|q_a [1] = \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst7|inst5|altsyncram_component|auto_generated|q_b [1] = \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst7|inst5|altsyncram_component|auto_generated|q_a [0] = \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst7|inst5|altsyncram_component|auto_generated|q_b [0] = \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst7|inst4|altsyncram_component|auto_generated|q_a [3] = \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst7|inst4|altsyncram_component|auto_generated|q_b [3] = \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst7|inst4|altsyncram_component|auto_generated|q_a [2] = \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst7|inst4|altsyncram_component|auto_generated|q_b [2] = \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst7|inst4|altsyncram_component|auto_generated|q_a [1] = \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst7|inst4|altsyncram_component|auto_generated|q_b [1] = \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst7|inst4|altsyncram_component|auto_generated|q_a [0] = \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst7|inst4|altsyncram_component|auto_generated|q_b [0] = \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_a [7] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_b [7] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_a [6] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_b [6] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_a [5] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_b [5] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_a [4] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst7|inst3|altsyncram_component|auto_generated|q_b [4] = \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [15] = \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [15] = \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [14] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [14] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [13] = \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [13] = \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [12] = \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [12] = \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [11] = \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [11] = \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [10] = \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [10] = \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [9] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [9] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [8] = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [7] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [6] = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [5] = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [4] = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [3] = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [2] = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [1] = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_b [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \ir_mux[15]~output (
	.i(\inst10|$00000|auto_generated|result_node[15]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[15]),
	.obar());
// synopsys translate_off
defparam \ir_mux[15]~output .bus_hold = "false";
defparam \ir_mux[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[14]~output (
	.i(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[14]),
	.obar());
// synopsys translate_off
defparam \ir_mux[14]~output .bus_hold = "false";
defparam \ir_mux[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[13]~output (
	.i(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[13]),
	.obar());
// synopsys translate_off
defparam \ir_mux[13]~output .bus_hold = "false";
defparam \ir_mux[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[12]~output (
	.i(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[12]),
	.obar());
// synopsys translate_off
defparam \ir_mux[12]~output .bus_hold = "false";
defparam \ir_mux[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[11]~output (
	.i(\inst10|$00000|auto_generated|result_node[11]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[11]),
	.obar());
// synopsys translate_off
defparam \ir_mux[11]~output .bus_hold = "false";
defparam \ir_mux[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[10]~output (
	.i(\inst10|$00000|auto_generated|result_node[10]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[10]),
	.obar());
// synopsys translate_off
defparam \ir_mux[10]~output .bus_hold = "false";
defparam \ir_mux[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[9]~output (
	.i(\inst10|$00000|auto_generated|result_node[9]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[9]),
	.obar());
// synopsys translate_off
defparam \ir_mux[9]~output .bus_hold = "false";
defparam \ir_mux[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[8]~output (
	.i(\inst10|$00000|auto_generated|result_node[8]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[8]),
	.obar());
// synopsys translate_off
defparam \ir_mux[8]~output .bus_hold = "false";
defparam \ir_mux[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[7]~output (
	.i(\inst10|$00000|auto_generated|result_node[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[7]),
	.obar());
// synopsys translate_off
defparam \ir_mux[7]~output .bus_hold = "false";
defparam \ir_mux[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[6]~output (
	.i(\inst10|$00000|auto_generated|result_node[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[6]),
	.obar());
// synopsys translate_off
defparam \ir_mux[6]~output .bus_hold = "false";
defparam \ir_mux[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[5]~output (
	.i(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[5]),
	.obar());
// synopsys translate_off
defparam \ir_mux[5]~output .bus_hold = "false";
defparam \ir_mux[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[4]~output (
	.i(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[4]),
	.obar());
// synopsys translate_off
defparam \ir_mux[4]~output .bus_hold = "false";
defparam \ir_mux[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[3]~output (
	.i(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[3]),
	.obar());
// synopsys translate_off
defparam \ir_mux[3]~output .bus_hold = "false";
defparam \ir_mux[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[2]~output (
	.i(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[2]),
	.obar());
// synopsys translate_off
defparam \ir_mux[2]~output .bus_hold = "false";
defparam \ir_mux[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[1]~output (
	.i(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[1]),
	.obar());
// synopsys translate_off
defparam \ir_mux[1]~output .bus_hold = "false";
defparam \ir_mux[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ir_mux[0]~output (
	.i(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ir_mux[0]),
	.obar());
// synopsys translate_off
defparam \ir_mux[0]~output .bus_hold = "false";
defparam \ir_mux[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[15]~output (
	.i(\inst11|R0|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[15]),
	.obar());
// synopsys translate_off
defparam \r0[15]~output .bus_hold = "false";
defparam \r0[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[14]~output (
	.i(\inst11|R0|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[14]),
	.obar());
// synopsys translate_off
defparam \r0[14]~output .bus_hold = "false";
defparam \r0[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[13]~output (
	.i(\inst11|R0|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[13]),
	.obar());
// synopsys translate_off
defparam \r0[13]~output .bus_hold = "false";
defparam \r0[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[12]~output (
	.i(\inst11|R0|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[12]),
	.obar());
// synopsys translate_off
defparam \r0[12]~output .bus_hold = "false";
defparam \r0[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[11]~output (
	.i(\inst11|R0|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[11]),
	.obar());
// synopsys translate_off
defparam \r0[11]~output .bus_hold = "false";
defparam \r0[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[10]~output (
	.i(\inst11|R0|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[10]),
	.obar());
// synopsys translate_off
defparam \r0[10]~output .bus_hold = "false";
defparam \r0[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[9]~output (
	.i(\inst11|R0|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[9]),
	.obar());
// synopsys translate_off
defparam \r0[9]~output .bus_hold = "false";
defparam \r0[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[8]~output (
	.i(\inst11|R0|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[8]),
	.obar());
// synopsys translate_off
defparam \r0[8]~output .bus_hold = "false";
defparam \r0[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[7]~output (
	.i(\inst11|R0|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[7]),
	.obar());
// synopsys translate_off
defparam \r0[7]~output .bus_hold = "false";
defparam \r0[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[6]~output (
	.i(\inst11|R0|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[6]),
	.obar());
// synopsys translate_off
defparam \r0[6]~output .bus_hold = "false";
defparam \r0[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[5]~output (
	.i(\inst11|R0|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[5]),
	.obar());
// synopsys translate_off
defparam \r0[5]~output .bus_hold = "false";
defparam \r0[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[4]~output (
	.i(\inst11|R0|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[4]),
	.obar());
// synopsys translate_off
defparam \r0[4]~output .bus_hold = "false";
defparam \r0[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[3]~output (
	.i(\inst11|R0|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[3]),
	.obar());
// synopsys translate_off
defparam \r0[3]~output .bus_hold = "false";
defparam \r0[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[2]~output (
	.i(\inst11|R0|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[2]),
	.obar());
// synopsys translate_off
defparam \r0[2]~output .bus_hold = "false";
defparam \r0[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[1]~output (
	.i(\inst11|R0|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[1]),
	.obar());
// synopsys translate_off
defparam \r0[1]~output .bus_hold = "false";
defparam \r0[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r0[0]~output (
	.i(\inst11|R0|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[0]),
	.obar());
// synopsys translate_off
defparam \r0[0]~output .bus_hold = "false";
defparam \r0[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[15]~output (
	.i(\inst11|R1|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[15]),
	.obar());
// synopsys translate_off
defparam \r1[15]~output .bus_hold = "false";
defparam \r1[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[14]~output (
	.i(\inst11|R1|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[14]),
	.obar());
// synopsys translate_off
defparam \r1[14]~output .bus_hold = "false";
defparam \r1[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[13]~output (
	.i(\inst11|R1|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[13]),
	.obar());
// synopsys translate_off
defparam \r1[13]~output .bus_hold = "false";
defparam \r1[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[12]~output (
	.i(\inst11|R1|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[12]),
	.obar());
// synopsys translate_off
defparam \r1[12]~output .bus_hold = "false";
defparam \r1[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[11]~output (
	.i(\inst11|R1|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[11]),
	.obar());
// synopsys translate_off
defparam \r1[11]~output .bus_hold = "false";
defparam \r1[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[10]~output (
	.i(\inst11|R1|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[10]),
	.obar());
// synopsys translate_off
defparam \r1[10]~output .bus_hold = "false";
defparam \r1[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[9]~output (
	.i(\inst11|R1|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[9]),
	.obar());
// synopsys translate_off
defparam \r1[9]~output .bus_hold = "false";
defparam \r1[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[8]~output (
	.i(\inst11|R1|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[8]),
	.obar());
// synopsys translate_off
defparam \r1[8]~output .bus_hold = "false";
defparam \r1[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[7]~output (
	.i(\inst11|R1|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[7]),
	.obar());
// synopsys translate_off
defparam \r1[7]~output .bus_hold = "false";
defparam \r1[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[6]~output (
	.i(\inst11|R1|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[6]),
	.obar());
// synopsys translate_off
defparam \r1[6]~output .bus_hold = "false";
defparam \r1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[5]~output (
	.i(\inst11|R1|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[5]),
	.obar());
// synopsys translate_off
defparam \r1[5]~output .bus_hold = "false";
defparam \r1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[4]~output (
	.i(\inst11|R1|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[4]),
	.obar());
// synopsys translate_off
defparam \r1[4]~output .bus_hold = "false";
defparam \r1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[3]~output (
	.i(\inst11|R1|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[3]),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[2]~output (
	.i(\inst11|R1|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[2]),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[1]~output (
	.i(\inst11|R1|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[1]),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r1[0]~output (
	.i(\inst11|R1|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[0]),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[15]~output (
	.i(\inst11|R2|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[15]),
	.obar());
// synopsys translate_off
defparam \r2[15]~output .bus_hold = "false";
defparam \r2[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[14]~output (
	.i(\inst11|R2|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[14]),
	.obar());
// synopsys translate_off
defparam \r2[14]~output .bus_hold = "false";
defparam \r2[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[13]~output (
	.i(\inst11|R2|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[13]),
	.obar());
// synopsys translate_off
defparam \r2[13]~output .bus_hold = "false";
defparam \r2[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[12]~output (
	.i(\inst11|R2|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[12]),
	.obar());
// synopsys translate_off
defparam \r2[12]~output .bus_hold = "false";
defparam \r2[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[11]~output (
	.i(\inst11|R2|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[11]),
	.obar());
// synopsys translate_off
defparam \r2[11]~output .bus_hold = "false";
defparam \r2[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[10]~output (
	.i(\inst11|R2|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[10]),
	.obar());
// synopsys translate_off
defparam \r2[10]~output .bus_hold = "false";
defparam \r2[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[9]~output (
	.i(\inst11|R2|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[9]),
	.obar());
// synopsys translate_off
defparam \r2[9]~output .bus_hold = "false";
defparam \r2[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[8]~output (
	.i(\inst11|R2|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[8]),
	.obar());
// synopsys translate_off
defparam \r2[8]~output .bus_hold = "false";
defparam \r2[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[7]~output (
	.i(\inst11|R2|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[7]),
	.obar());
// synopsys translate_off
defparam \r2[7]~output .bus_hold = "false";
defparam \r2[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[6]~output (
	.i(\inst11|R2|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[6]),
	.obar());
// synopsys translate_off
defparam \r2[6]~output .bus_hold = "false";
defparam \r2[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[5]~output (
	.i(\inst11|R2|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[5]),
	.obar());
// synopsys translate_off
defparam \r2[5]~output .bus_hold = "false";
defparam \r2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[4]~output (
	.i(\inst11|R2|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[4]),
	.obar());
// synopsys translate_off
defparam \r2[4]~output .bus_hold = "false";
defparam \r2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[3]~output (
	.i(\inst11|R2|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[3]),
	.obar());
// synopsys translate_off
defparam \r2[3]~output .bus_hold = "false";
defparam \r2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[2]~output (
	.i(\inst11|R2|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[2]),
	.obar());
// synopsys translate_off
defparam \r2[2]~output .bus_hold = "false";
defparam \r2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[1]~output (
	.i(\inst11|R2|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[1]),
	.obar());
// synopsys translate_off
defparam \r2[1]~output .bus_hold = "false";
defparam \r2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r2[0]~output (
	.i(\inst11|R2|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[0]),
	.obar());
// synopsys translate_off
defparam \r2[0]~output .bus_hold = "false";
defparam \r2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[15]~output (
	.i(\inst11|R3|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[15]),
	.obar());
// synopsys translate_off
defparam \r3[15]~output .bus_hold = "false";
defparam \r3[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[14]~output (
	.i(\inst11|R3|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[14]),
	.obar());
// synopsys translate_off
defparam \r3[14]~output .bus_hold = "false";
defparam \r3[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[13]~output (
	.i(\inst11|R3|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[13]),
	.obar());
// synopsys translate_off
defparam \r3[13]~output .bus_hold = "false";
defparam \r3[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[12]~output (
	.i(\inst11|R3|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[12]),
	.obar());
// synopsys translate_off
defparam \r3[12]~output .bus_hold = "false";
defparam \r3[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[11]~output (
	.i(\inst11|R3|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[11]),
	.obar());
// synopsys translate_off
defparam \r3[11]~output .bus_hold = "false";
defparam \r3[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[10]~output (
	.i(\inst11|R3|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[10]),
	.obar());
// synopsys translate_off
defparam \r3[10]~output .bus_hold = "false";
defparam \r3[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[9]~output (
	.i(\inst11|R3|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[9]),
	.obar());
// synopsys translate_off
defparam \r3[9]~output .bus_hold = "false";
defparam \r3[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[8]~output (
	.i(\inst11|R3|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[8]),
	.obar());
// synopsys translate_off
defparam \r3[8]~output .bus_hold = "false";
defparam \r3[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[7]~output (
	.i(\inst11|R3|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[7]),
	.obar());
// synopsys translate_off
defparam \r3[7]~output .bus_hold = "false";
defparam \r3[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[6]~output (
	.i(\inst11|R3|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[6]),
	.obar());
// synopsys translate_off
defparam \r3[6]~output .bus_hold = "false";
defparam \r3[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[5]~output (
	.i(\inst11|R3|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[5]),
	.obar());
// synopsys translate_off
defparam \r3[5]~output .bus_hold = "false";
defparam \r3[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[4]~output (
	.i(\inst11|R3|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[4]),
	.obar());
// synopsys translate_off
defparam \r3[4]~output .bus_hold = "false";
defparam \r3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[3]~output (
	.i(\inst11|R3|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[3]),
	.obar());
// synopsys translate_off
defparam \r3[3]~output .bus_hold = "false";
defparam \r3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[2]~output (
	.i(\inst11|R3|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[2]),
	.obar());
// synopsys translate_off
defparam \r3[2]~output .bus_hold = "false";
defparam \r3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[1]~output (
	.i(\inst11|R3|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[1]),
	.obar());
// synopsys translate_off
defparam \r3[1]~output .bus_hold = "false";
defparam \r3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r3[0]~output (
	.i(\inst11|R3|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[0]),
	.obar());
// synopsys translate_off
defparam \r3[0]~output .bus_hold = "false";
defparam \r3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[15]~output (
	.i(\inst11|R4|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[15]),
	.obar());
// synopsys translate_off
defparam \r4[15]~output .bus_hold = "false";
defparam \r4[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[14]~output (
	.i(\inst11|R4|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[14]),
	.obar());
// synopsys translate_off
defparam \r4[14]~output .bus_hold = "false";
defparam \r4[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[13]~output (
	.i(\inst11|R4|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[13]),
	.obar());
// synopsys translate_off
defparam \r4[13]~output .bus_hold = "false";
defparam \r4[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[12]~output (
	.i(\inst11|R4|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[12]),
	.obar());
// synopsys translate_off
defparam \r4[12]~output .bus_hold = "false";
defparam \r4[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[11]~output (
	.i(\inst11|R4|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[11]),
	.obar());
// synopsys translate_off
defparam \r4[11]~output .bus_hold = "false";
defparam \r4[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[10]~output (
	.i(\inst11|R4|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[10]),
	.obar());
// synopsys translate_off
defparam \r4[10]~output .bus_hold = "false";
defparam \r4[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[9]~output (
	.i(\inst11|R4|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[9]),
	.obar());
// synopsys translate_off
defparam \r4[9]~output .bus_hold = "false";
defparam \r4[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[8]~output (
	.i(\inst11|R4|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[8]),
	.obar());
// synopsys translate_off
defparam \r4[8]~output .bus_hold = "false";
defparam \r4[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[7]~output (
	.i(\inst11|R4|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[7]),
	.obar());
// synopsys translate_off
defparam \r4[7]~output .bus_hold = "false";
defparam \r4[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[6]~output (
	.i(\inst11|R4|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[6]),
	.obar());
// synopsys translate_off
defparam \r4[6]~output .bus_hold = "false";
defparam \r4[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[5]~output (
	.i(\inst11|R4|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[5]),
	.obar());
// synopsys translate_off
defparam \r4[5]~output .bus_hold = "false";
defparam \r4[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[4]~output (
	.i(\inst11|R4|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[4]),
	.obar());
// synopsys translate_off
defparam \r4[4]~output .bus_hold = "false";
defparam \r4[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[3]~output (
	.i(\inst11|R4|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[3]),
	.obar());
// synopsys translate_off
defparam \r4[3]~output .bus_hold = "false";
defparam \r4[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[2]~output (
	.i(\inst11|R4|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[2]),
	.obar());
// synopsys translate_off
defparam \r4[2]~output .bus_hold = "false";
defparam \r4[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[1]~output (
	.i(\inst11|R4|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[1]),
	.obar());
// synopsys translate_off
defparam \r4[1]~output .bus_hold = "false";
defparam \r4[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \r4[0]~output (
	.i(\inst11|R4|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r4[0]),
	.obar());
// synopsys translate_off
defparam \r4[0]~output .bus_hold = "false";
defparam \r4[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380;
// synopsys translate_on

dffeas \inst4|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[14] .is_wysiwyg = "true";
defparam \inst4|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[14]~1 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[14]~1_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [14])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [14]))))) # (!\inst9|inst2|dffs [0] & 
// (\inst4|dffs [14]))

	.dataa(\inst4|dffs [14]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[14]~1 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082D5;
// synopsys translate_on

dffeas \inst4|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[12] .is_wysiwyg = "true";
defparam \inst4|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[12]~3 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[12]~3_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [12])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [12]))))) # (!\inst9|inst2|dffs [0] & 
// (\inst4|dffs [12]))

	.dataa(\inst4|dffs [12]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[12]~3 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000202A;
// synopsys translate_on

dffeas \inst4|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[13] .is_wysiwyg = "true";
defparam \inst4|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[13]~2 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[13]~2_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [13])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [13]))))) # (!\inst9|inst2|dffs [0] & 
// (\inst4|dffs [13]))

	.dataa(\inst4|dffs [13]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[13]~2 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|m~0 (
// Equation(s):
// \inst2|m~0_combout  = (\inst10|$00000|auto_generated|result_node[15]~0_combout  & (\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// !\inst10|$00000|auto_generated|result_node[13]~2_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[15]~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.cin(gnd),
	.combout(\inst2|m~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|m~0 .lut_mask = 16'h0080;
defparam \inst2|m~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|e~0 (
// Equation(s):
// \inst2|e~0_combout  = ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst10|$00000|auto_generated|result_node[15]~0_combout ) # (\inst10|$00000|auto_generated|result_node[14]~1_combout ))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((!\inst10|$00000|auto_generated|result_node[14]~1_combout ) # (!\inst10|$00000|auto_generated|result_node[15]~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout )

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[15]~0_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.cin(gnd),
	.combout(\inst2|e~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|e~0 .lut_mask = 16'hBDFF;
defparam \inst2|e~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst|n[1] (
// Equation(s):
// \inst9|inst|n [1] = (\inst2|m~0_combout  & ((\inst9|inst2|dffs [0] $ (\inst9|inst2|dffs [1])))) # (!\inst2|m~0_combout  & (!\inst2|e~0_combout  & (\inst9|inst2|dffs [0] & !\inst9|inst2|dffs [1])))

	.dataa(\inst2|m~0_combout ),
	.datab(\inst2|e~0_combout ),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst9|inst|n [1]),
	.cout());
// synopsys translate_off
defparam \inst9|inst|n[1] .lut_mask = 16'h0AB0;
defparam \inst9|inst|n[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst9|inst2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst9|inst|n [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|dffs[1] .is_wysiwyg = "true";
defparam \inst9|inst2|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst|n~2 (
// Equation(s):
// \inst9|inst|n~2_combout  = ((\inst9|inst2|dffs [1]) # ((!\inst2|m~0_combout  & \inst2|e~0_combout ))) # (!\inst9|inst2|dffs [0])

	.dataa(\inst9|inst2|dffs [0]),
	.datab(\inst9|inst2|dffs [1]),
	.datac(\inst2|m~0_combout ),
	.datad(\inst2|e~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst|n~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst|n~2 .lut_mask = 16'hDFDD;
defparam \inst9|inst|n~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst9|inst2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst9|inst|n~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|dffs[0] .is_wysiwyg = "true";
defparam \inst9|inst2|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst9|inst4~0 (
// Equation(s):
// \inst9|inst4~0_combout  = (\inst9|inst2|dffs [0] & !\inst9|inst2|dffs [1])

	.dataa(\inst9|inst2|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst9|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst4~0 .lut_mask = 16'h00AA;
defparam \inst9|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst4|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[10] .is_wysiwyg = "true";
defparam \inst4|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[10]~5 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[10]~5_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [10])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [10]))))) # (!\inst9|inst2|dffs [0] & 
// (\inst4|dffs [10]))

	.dataa(\inst4|dffs [10]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[10]~5 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita0~combout  = \inst3|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst3|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst3|auto_generated|counter_reg_bit [0])

	.dataa(\inst3|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst3|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[0]~1_wirecell (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[0]~1_wirecell_combout  = !\inst19|$00000|auto_generated|result_node[0]~1_combout 

	.dataa(\inst19|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[0]~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[0]~1_wirecell .lut_mask = 16'h5555;
defparam \inst19|$00000|auto_generated|result_node[0]~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|ldr~0 (
// Equation(s):
// \inst12|ldr~0_combout  = (\inst10|$00000|auto_generated|result_node[15]~0_combout  & (\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// !\inst10|$00000|auto_generated|result_node[12]~3_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[15]~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.cin(gnd),
	.combout(\inst12|ldr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|ldr~0 .lut_mask = 16'h0080;
defparam \inst12|ldr~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|wen~0 (
// Equation(s):
// \inst12|wen~0_combout  = (\inst9|inst2|dffs [1] & ((\inst9|inst2|dffs [0] & (\inst2|m~0_combout )) # (!\inst9|inst2|dffs [0] & ((\inst12|ldr~0_combout )))))

	.dataa(\inst9|inst2|dffs [1]),
	.datab(\inst2|m~0_combout ),
	.datac(\inst12|ldr~0_combout ),
	.datad(\inst9|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst12|wen~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|wen~0 .lut_mask = 16'h88A0;
defparam \inst12|wen~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|wen~1 (
// Equation(s):
// \inst12|wen~1_combout  = (\inst10|$00000|auto_generated|result_node[15]~0_combout  & ((\inst10|$00000|auto_generated|result_node[12]~3_combout ) # ((!\inst10|$00000|auto_generated|result_node[13]~2_combout ) # 
// (!\inst10|$00000|auto_generated|result_node[14]~1_combout ))))

	.dataa(\inst10|$00000|auto_generated|result_node[15]~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.cin(gnd),
	.combout(\inst12|wen~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|wen~1 .lut_mask = 16'h8AAA;
defparam \inst12|wen~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|wen~2 (
// Equation(s):
// \inst12|wen~2_combout  = (\inst12|wen~0_combout ) # ((\inst9|inst4~0_combout  & (\inst12|wen~1_combout  & !\inst2|m~0_combout )))

	.dataa(\inst12|wen~0_combout ),
	.datab(\inst9|inst4~0_combout ),
	.datac(\inst12|wen~1_combout ),
	.datad(\inst2|m~0_combout ),
	.cin(gnd),
	.combout(\inst12|wen~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|wen~2 .lut_mask = 16'hAAEA;
defparam \inst12|wen~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|DEMUX4|auto_generated|w_anode48w[3] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode48w [3] = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst12|wen~2_combout  & (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & !\inst10|$00000|auto_generated|result_node[3]~12_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.datab(\inst12|wen~2_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.cin(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode48w[3] .lut_mask = 16'h0008;
defparam \inst11|DEMUX4|auto_generated|w_anode48w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|DEMUX4|auto_generated|w_anode28w[3] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode28w [3] = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (\inst12|wen~2_combout  & (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & !\inst10|$00000|auto_generated|result_node[3]~12_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst12|wen~2_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.cin(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode28w[3] .lut_mask = 16'h0008;
defparam \inst11|DEMUX4|auto_generated|w_anode28w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|DEMUX4|auto_generated|w_anode18w[3] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode18w [3] = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & (\inst12|wen~2_combout  & (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & !\inst10|$00000|auto_generated|result_node[4]~11_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst12|wen~2_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.cin(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode18w[3] .lut_mask = 16'h0008;
defparam \inst11|DEMUX4|auto_generated|w_anode18w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R1|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst10|$00000|auto_generated|result_node[0]~15_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~15_combout  & (\inst11|R1|dffs [15])) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|R0|dffs [15])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst11|R1|dffs [15]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datad(\inst11|R0|dffs [15]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|DEMUX4|auto_generated|w_anode38w[3] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode38w [3] = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (\inst10|$00000|auto_generated|result_node[3]~12_combout  & (\inst12|wen~2_combout  & !\inst10|$00000|auto_generated|result_node[5]~10_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(\inst12|wen~2_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode38w[3] .lut_mask = 16'h0080;
defparam \inst11|DEMUX4|auto_generated|w_anode38w[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout  & ((\inst11|R3|dffs [15]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout  & (\inst11|R2|dffs [15])))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [15]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~0_combout ),
	.datad(\inst11|R3|dffs [15]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result15w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [15])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [15]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs743w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result15w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result15w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst10|$00000|auto_generated|result_node[3]~12_combout )))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & 
// ((\inst10|$00000|auto_generated|result_node[3]~12_combout  & (\inst11|R1|dffs [15])) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|R0|dffs [15])))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst11|R1|dffs [15]),
	.datac(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datad(\inst11|R0|dffs [15]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout  & ((\inst11|R3|dffs [15]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout  & (\inst11|R2|dffs [15])))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [15]),
	.datab(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~0_combout ),
	.datad(\inst11|R3|dffs [15]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result15w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result15w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [15])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [15]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs743w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result15w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result15w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010D5;
// synopsys translate_on

dffeas \inst4|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[11] .is_wysiwyg = "true";
defparam \inst4|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[11]~4 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[11]~4_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [11])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [11]))))) # (!\inst9|inst2|dffs [0] & 
// (\inst4|dffs [11]))

	.dataa(\inst4|dffs [11]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[11]~4 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~0 (
// Equation(s):
// \inst12|Add3~0_combout  = (\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & (\inst10|$00000|auto_generated|result_node[11]~4_combout  $ (VCC))) # (!\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[11]~4_combout  & VCC))
// \inst12|Add3~1  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & \inst10|$00000|auto_generated|result_node[11]~4_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add3~0_combout ),
	.cout(\inst12|Add3~1 ));
// synopsys translate_off
defparam \inst12|Add3~0 .lut_mask = 16'h6688;
defparam \inst12|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|WrEn~0 (
// Equation(s):
// \inst2|WrEn~0_combout  = (\inst9|inst2|dffs [0] & (!\inst|altsyncram_component|auto_generated|q_a [15] & !\inst9|inst2|dffs [1]))

	.dataa(\inst9|inst2|dffs [0]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst2|WrEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WrEn~0 .lut_mask = 16'h000A;
defparam \inst2|WrEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|WrEn (
// Equation(s):
// \inst2|WrEn~combout  = (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & \inst2|WrEn~0_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst2|WrEn~0_combout ),
	.cin(gnd),
	.combout(\inst2|WrEn~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WrEn .lut_mask = 16'h0100;
defparam \inst2|WrEn .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[0]~0_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [0])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[0]~15_combout )))

	.dataa(\inst11|R0|dffs [0]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[0]~0 (
// Equation(s):
// \inst15|y[0]~0_combout  = \inst11|R0|dffs [0] $ (VCC)
// \inst15|y[0]~1  = CARRY(\inst11|R0|dffs [0])

	.dataa(\inst11|R0|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst15|y[0]~0_combout ),
	.cout(\inst15|y[0]~1 ));
// synopsys translate_off
defparam \inst15|y[0]~0 .lut_mask = 16'h55AA;
defparam \inst15|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[1]~2 (
// Equation(s):
// \inst15|y[1]~2_combout  = (\inst11|R0|dffs [1] & (!\inst15|y[0]~1 )) # (!\inst11|R0|dffs [1] & ((\inst15|y[0]~1 ) # (GND)))
// \inst15|y[1]~3  = CARRY((!\inst15|y[0]~1 ) # (!\inst11|R0|dffs [1]))

	.dataa(\inst11|R0|dffs [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[0]~1 ),
	.combout(\inst15|y[1]~2_combout ),
	.cout(\inst15|y[1]~3 ));
// synopsys translate_off
defparam \inst15|y[1]~2 .lut_mask = 16'h5A5F;
defparam \inst15|y[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[2]~4 (
// Equation(s):
// \inst15|y[2]~4_combout  = (\inst11|R0|dffs [2] & (\inst15|y[1]~3  $ (GND))) # (!\inst11|R0|dffs [2] & (!\inst15|y[1]~3  & VCC))
// \inst15|y[2]~5  = CARRY((\inst11|R0|dffs [2] & !\inst15|y[1]~3 ))

	.dataa(\inst11|R0|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[1]~3 ),
	.combout(\inst15|y[2]~4_combout ),
	.cout(\inst15|y[2]~5 ));
// synopsys translate_off
defparam \inst15|y[2]~4 .lut_mask = 16'hA50A;
defparam \inst15|y[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[3]~6 (
// Equation(s):
// \inst15|y[3]~6_combout  = (\inst11|R0|dffs [3] & (!\inst15|y[2]~5 )) # (!\inst11|R0|dffs [3] & ((\inst15|y[2]~5 ) # (GND)))
// \inst15|y[3]~7  = CARRY((!\inst15|y[2]~5 ) # (!\inst11|R0|dffs [3]))

	.dataa(\inst11|R0|dffs [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[2]~5 ),
	.combout(\inst15|y[3]~6_combout ),
	.cout(\inst15|y[3]~7 ));
// synopsys translate_off
defparam \inst15|y[3]~6 .lut_mask = 16'h5A5F;
defparam \inst15|y[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[4]~8 (
// Equation(s):
// \inst15|y[4]~8_combout  = (\inst11|R0|dffs [4] & (\inst15|y[3]~7  $ (GND))) # (!\inst11|R0|dffs [4] & (!\inst15|y[3]~7  & VCC))
// \inst15|y[4]~9  = CARRY((\inst11|R0|dffs [4] & !\inst15|y[3]~7 ))

	.dataa(\inst11|R0|dffs [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[3]~7 ),
	.combout(\inst15|y[4]~8_combout ),
	.cout(\inst15|y[4]~9 ));
// synopsys translate_off
defparam \inst15|y[4]~8 .lut_mask = 16'hA50A;
defparam \inst15|y[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[5]~10 (
// Equation(s):
// \inst15|y[5]~10_combout  = (\inst11|R0|dffs [5] & (!\inst15|y[4]~9 )) # (!\inst11|R0|dffs [5] & ((\inst15|y[4]~9 ) # (GND)))
// \inst15|y[5]~11  = CARRY((!\inst15|y[4]~9 ) # (!\inst11|R0|dffs [5]))

	.dataa(\inst11|R0|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[4]~9 ),
	.combout(\inst15|y[5]~10_combout ),
	.cout(\inst15|y[5]~11 ));
// synopsys translate_off
defparam \inst15|y[5]~10 .lut_mask = 16'h5A5F;
defparam \inst15|y[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[6]~12 (
// Equation(s):
// \inst15|y[6]~12_combout  = (\inst11|R0|dffs [6] & (\inst15|y[5]~11  $ (GND))) # (!\inst11|R0|dffs [6] & (!\inst15|y[5]~11  & VCC))
// \inst15|y[6]~13  = CARRY((\inst11|R0|dffs [6] & !\inst15|y[5]~11 ))

	.dataa(\inst11|R0|dffs [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[5]~11 ),
	.combout(\inst15|y[6]~12_combout ),
	.cout(\inst15|y[6]~13 ));
// synopsys translate_off
defparam \inst15|y[6]~12 .lut_mask = 16'hA50A;
defparam \inst15|y[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[7]~14 (
// Equation(s):
// \inst15|y[7]~14_combout  = (\inst11|R0|dffs [7] & (!\inst15|y[6]~13 )) # (!\inst11|R0|dffs [7] & ((\inst15|y[6]~13 ) # (GND)))
// \inst15|y[7]~15  = CARRY((!\inst15|y[6]~13 ) # (!\inst11|R0|dffs [7]))

	.dataa(\inst11|R0|dffs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[6]~13 ),
	.combout(\inst15|y[7]~14_combout ),
	.cout(\inst15|y[7]~15 ));
// synopsys translate_off
defparam \inst15|y[7]~14 .lut_mask = 16'h5A5F;
defparam \inst15|y[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[8]~16 (
// Equation(s):
// \inst15|y[8]~16_combout  = (\inst11|R0|dffs [8] & (\inst15|y[7]~15  $ (GND))) # (!\inst11|R0|dffs [8] & (!\inst15|y[7]~15  & VCC))
// \inst15|y[8]~17  = CARRY((\inst11|R0|dffs [8] & !\inst15|y[7]~15 ))

	.dataa(\inst11|R0|dffs [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[7]~15 ),
	.combout(\inst15|y[8]~16_combout ),
	.cout(\inst15|y[8]~17 ));
// synopsys translate_off
defparam \inst15|y[8]~16 .lut_mask = 16'hA50A;
defparam \inst15|y[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[9]~18 (
// Equation(s):
// \inst15|y[9]~18_combout  = (\inst11|R0|dffs [9] & (!\inst15|y[8]~17 )) # (!\inst11|R0|dffs [9] & ((\inst15|y[8]~17 ) # (GND)))
// \inst15|y[9]~19  = CARRY((!\inst15|y[8]~17 ) # (!\inst11|R0|dffs [9]))

	.dataa(\inst11|R0|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst15|y[8]~17 ),
	.combout(\inst15|y[9]~18_combout ),
	.cout(\inst15|y[9]~19 ));
// synopsys translate_off
defparam \inst15|y[9]~18 .lut_mask = 16'h5A5F;
defparam \inst15|y[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|y[10]~20 (
// Equation(s):
// \inst15|y[10]~20_combout  = \inst11|R0|dffs [10] $ (!\inst15|y[9]~19 )

	.dataa(\inst11|R0|dffs [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst15|y[9]~19 ),
	.combout(\inst15|y[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|y[10]~20 .lut_mask = 16'hA5A5;
defparam \inst15|y[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [10]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst2|acc_load~0 (
// Equation(s):
// \inst2|acc_load~0_combout  = (\inst9|inst2|dffs [1] & (!\inst9|inst2|dffs [0] & !\inst2|e~0_combout ))

	.dataa(\inst9|inst2|dffs [1]),
	.datab(gnd),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst2|e~0_combout ),
	.cin(gnd),
	.combout(\inst2|acc_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|acc_load~0 .lut_mask = 16'h000A;
defparam \inst2|acc_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|DEMUX4|auto_generated|w_anode38w[3]~0 (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode38w[3]~0_combout  = (\inst12|wen~2_combout  & !\inst10|$00000|auto_generated|result_node[5]~10_combout )

	.dataa(\inst12|wen~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode38w[3]~0 .lut_mask = 16'h00AA;
defparam \inst11|DEMUX4|auto_generated|w_anode38w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|G1 (
// Equation(s):
// \inst11|G1~combout  = (\inst2|acc_load~0_combout ) # ((\inst11|DEMUX4|auto_generated|w_anode38w[3]~0_combout  & (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & !\inst10|$00000|auto_generated|result_node[3]~12_combout )))

	.dataa(\inst2|acc_load~0_combout ),
	.datab(\inst11|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.cin(gnd),
	.combout(\inst11|G1~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|G1 .lut_mask = 16'hAAAE;
defparam \inst11|G1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R0|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[10]~5_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[10]~10 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[10]~10_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [10])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[10]~5_combout )))

	.dataa(\inst11|R0|dffs [10]),
	.datab(\inst10|$00000|auto_generated|result_node[10]~5_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[10]~10 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [9]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst11|R0|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[9]~6_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[9]~9_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [9])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[9]~6_combout )))

	.dataa(\inst11|R0|dffs [9]),
	.datab(\inst10|$00000|auto_generated|result_node[9]~6_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [8]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst11|R0|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[8]~7_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[8]~8_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [8])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[8]~7_combout )))

	.dataa(\inst11|R0|dffs [8]),
	.datab(\inst10|$00000|auto_generated|result_node[8]~7_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [7]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst11|R0|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[7]~8_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[7]~7_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [7])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[7]~8_combout )))

	.dataa(\inst11|R0|dffs [7]),
	.datab(\inst10|$00000|auto_generated|result_node[7]~8_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [6]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst11|R0|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[6]~9_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[6]~6_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [6])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[6]~9_combout )))

	.dataa(\inst11|R0|dffs [6]),
	.datab(\inst10|$00000|auto_generated|result_node[6]~9_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [5]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst11|R0|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[5]~10_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[5]~5_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [5])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[5]~10_combout )))

	.dataa(\inst11|R0|dffs [5]),
	.datab(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [4]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst11|R0|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[4]~11_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[4]~4_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [4])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[4]~11_combout )))

	.dataa(\inst11|R0|dffs [4]),
	.datab(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [3]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

dffeas \inst11|R0|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[3]~12_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[3]~3_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [3])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[3]~12_combout )))

	.dataa(\inst11|R0|dffs [3]),
	.datab(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [2]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst11|R0|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[2]~13_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[2]~2_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [2])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[2]~13_combout )))

	.dataa(\inst11|R0|dffs [2]),
	.datab(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [1]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

dffeas \inst11|R0|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[1]~14_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst8|$00000|auto_generated|result_node[1]~1_combout  = (\inst12|ldr~0_combout  & (\inst11|R0|dffs [1])) # (!\inst12|ldr~0_combout  & ((\inst10|$00000|auto_generated|result_node[1]~14_combout )))

	.dataa(\inst11|R0|dffs [1]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(gnd),
	.datad(\inst12|ldr~0_combout ),
	.cin(gnd),
	.combout(\inst8|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \inst8|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [0]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

dffeas \inst11|R0|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[0]~15_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result0w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result0w~0_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst11|R3|dffs [0]) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & (\inst11|R1|dffs [0] & ((\inst10|$00000|auto_generated|result_node[3]~12_combout ))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst11|R1|dffs [0]),
	.datac(\inst11|R3|dffs [0]),
	.datad(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result0w~0 .lut_mask = 16'hE4AA;
defparam \inst11|MUX4A|auto_generated|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result0w~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result0w~1_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout )))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout  & (\inst11|R2|dffs [0])) # (!\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout  & ((\inst11|R0|dffs [0])))))

	.dataa(\inst11|R2|dffs [0]),
	.datab(\inst11|R0|dffs [0]),
	.datac(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result0w~0_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result0w~1 .lut_mask = 16'hFA0C;
defparam \inst11|MUX4A|auto_generated|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result0w~2 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result0w~2_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [0])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result0w~1_combout )))

	.dataa(\inst11|R4|dffs [0]),
	.datab(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.datac(\inst11|MUX4A|auto_generated|muxlut_result0w~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result0w~2 .lut_mask = 16'hB8B8;
defparam \inst11|MUX4A|auto_generated|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~0 (
// Equation(s):
// \inst12|Add1~0_combout  = (\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout  $ (VCC))) # (!\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout ) # (GND)))
// \inst12|Add1~1  = CARRY((\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout ) # (!\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add1~0_combout ),
	.cout(\inst12|Add1~1 ));
// synopsys translate_off
defparam \inst12|Add1~0 .lut_mask = 16'h66DD;
defparam \inst12|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~0 (
// Equation(s):
// \inst12|Add0~0_combout  = (\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout  $ (VCC))) # (!\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout  & VCC))
// \inst12|Add0~1  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  & \inst11|MUX4A|auto_generated|muxlut_result0w~2_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add0~0_combout ),
	.cout(\inst12|Add0~1 ));
// synopsys translate_off
defparam \inst12|Add0~0 .lut_mask = 16'h6688;
defparam \inst12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux15~0 (
// Equation(s):
// \inst12|Mux15~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~0_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~0_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~0_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux15~1 (
// Equation(s):
// \inst12|Mux15~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux15~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ))) # (!\inst12|Mux15~0_combout  & (\inst12|Add3~0_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux15~0_combout ))))

	.dataa(\inst12|Add3~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux15~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~1 .lut_mask = 16'hF838;
defparam \inst12|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst10|$00000|auto_generated|result_node[3]~12_combout )))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & 
// ((\inst10|$00000|auto_generated|result_node[3]~12_combout  & (\inst11|R1|dffs [1])) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|R0|dffs [1])))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst11|R1|dffs [1]),
	.datac(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datad(\inst11|R0|dffs [1]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout  & ((\inst11|R3|dffs [1]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout  & (\inst11|R2|dffs [1])))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [1]),
	.datab(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~0_combout ),
	.datad(\inst11|R3|dffs [1]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result1w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [1])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [1]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs71w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result1w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R1|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst10|$00000|auto_generated|result_node[4]~11_combout )))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & 
// ((\inst10|$00000|auto_generated|result_node[4]~11_combout  & (\inst11|R2|dffs [2])) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|R0|dffs [2])))))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst11|R2|dffs [2]),
	.datac(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datad(\inst11|R0|dffs [2]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout  & ((\inst11|R3|dffs [2]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout  & (\inst11|R1|dffs [2])))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [2]),
	.datab(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~0_combout ),
	.datad(\inst11|R3|dffs [2]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result2w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [2])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [2]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs119w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result2w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst10|$00000|auto_generated|result_node[3]~12_combout )))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & 
// ((\inst10|$00000|auto_generated|result_node[3]~12_combout  & (\inst11|R1|dffs [3])) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|R0|dffs [3])))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst11|R1|dffs [3]),
	.datac(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datad(\inst11|R0|dffs [3]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout  & ((\inst11|R3|dffs [3]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout  & (\inst11|R2|dffs [3])))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [3]),
	.datab(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~0_combout ),
	.datad(\inst11|R3|dffs [3]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result3w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [3])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [3]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs167w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result3w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R1|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst10|$00000|auto_generated|result_node[4]~11_combout )))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & 
// ((\inst10|$00000|auto_generated|result_node[4]~11_combout  & (\inst11|R2|dffs [4])) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|R0|dffs [4])))))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst11|R2|dffs [4]),
	.datac(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datad(\inst11|R0|dffs [4]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout  & ((\inst11|R3|dffs [4]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout  & (\inst11|R1|dffs [4])))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [4]),
	.datab(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~0_combout ),
	.datad(\inst11|R3|dffs [4]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result4w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result4w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [4])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [4]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs215w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result4w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst10|$00000|auto_generated|result_node[3]~12_combout )))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & 
// ((\inst10|$00000|auto_generated|result_node[3]~12_combout  & (\inst11|R1|dffs [5])) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|R0|dffs [5])))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst11|R1|dffs [5]),
	.datac(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datad(\inst11|R0|dffs [5]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout  & ((\inst11|R3|dffs [5]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout  & (\inst11|R2|dffs [5])))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [5]),
	.datab(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~0_combout ),
	.datad(\inst11|R3|dffs [5]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result5w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [5])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [5]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs263w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result5w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R1|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst10|$00000|auto_generated|result_node[4]~11_combout )))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & 
// ((\inst10|$00000|auto_generated|result_node[4]~11_combout  & (\inst11|R2|dffs [6])) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|R0|dffs [6])))))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst11|R2|dffs [6]),
	.datac(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datad(\inst11|R0|dffs [6]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout  & ((\inst11|R3|dffs [6]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout  & (\inst11|R1|dffs [6])))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [6]),
	.datab(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~0_combout ),
	.datad(\inst11|R3|dffs [6]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result6w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [6])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [6]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs311w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result6w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result6w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst10|$00000|auto_generated|result_node[3]~12_combout )))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & 
// ((\inst10|$00000|auto_generated|result_node[3]~12_combout  & (\inst11|R1|dffs [7])) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|R0|dffs [7])))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst11|R1|dffs [7]),
	.datac(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datad(\inst11|R0|dffs [7]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout  & ((\inst11|R3|dffs [7]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout  & (\inst11|R2|dffs [7])))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [7]),
	.datab(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~0_combout ),
	.datad(\inst11|R3|dffs [7]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result7w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [7])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [7]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs359w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result7w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result7w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "improved_mult:inst7|LUT4:inst|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'hAAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000;
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~0 (
// Equation(s):
// \inst12|Add4~0_combout  = \inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  $ (VCC)
// \inst12|Add4~1  = CARRY(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout )

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add4~0_combout ),
	.cout(\inst12|Add4~1 ));
// synopsys translate_off
defparam \inst12|Add4~0 .lut_mask = 16'h55AA;
defparam \inst12|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux15~2 (
// Equation(s):
// \inst12|Mux15~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [0])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~0_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [0]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux15~3 (
// Equation(s):
// \inst12|Mux15~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux15~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout ))) # (!\inst12|Mux15~2_combout  & 
// (\inst7|inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux15~2_combout ))))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux15~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux15~3 .lut_mask = 16'hF838;
defparam \inst12|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[0]~15 (
// Equation(s):
// \inst11|R0|dffs[0]~15_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux15~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux15~1_combout ))

	.dataa(\inst12|Mux15~1_combout ),
	.datab(\inst12|Mux15~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[0]~15 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst10|$00000|auto_generated|result_node[1]~14_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~14_combout  & (\inst11|R2|dffs [0])) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|R0|dffs [0])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datab(\inst11|R2|dffs [0]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datad(\inst11|R0|dffs [0]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout  & ((\inst11|R3|dffs [0]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout  & (\inst11|R1|dffs [0])))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [0]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~0_combout ),
	.datad(\inst11|R3|dffs [0]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result0w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result0w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [0])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [0]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs23w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result0w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~2 (
// Equation(s):
// \inst12|Add3~2_combout  = (\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add3~1 )) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((\inst12|Add3~1 ) # (GND)))
// \inst12|Add3~3  = CARRY((!\inst12|Add3~1 ) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~1 ),
	.combout(\inst12|Add3~2_combout ),
	.cout(\inst12|Add3~3 ));
// synopsys translate_off
defparam \inst12|Add3~2 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~2 (
// Equation(s):
// \inst12|Add1~2_combout  = (\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add1~1 )) # (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & ((\inst12|Add1~1 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (\inst12|Add1~1  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add1~1 ))))
// \inst12|Add1~3  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((!\inst12|Add1~1 ) # (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & !\inst12|Add1~1 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~1 ),
	.combout(\inst12|Add1~2_combout ),
	.cout(\inst12|Add1~3 ));
// synopsys translate_off
defparam \inst12|Add1~2 .lut_mask = 16'h692B;
defparam \inst12|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~2 (
// Equation(s):
// \inst12|Add0~2_combout  = (\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (\inst12|Add0~1  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add0~1 )))) # 
// (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add0~1 )) # (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & ((\inst12|Add0~1 ) # (GND)))))
// \inst12|Add0~3  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout  & !\inst12|Add0~1 )) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & ((!\inst12|Add0~1 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~1 ),
	.combout(\inst12|Add0~2_combout ),
	.cout(\inst12|Add0~3 ));
// synopsys translate_off
defparam \inst12|Add0~2 .lut_mask = 16'h9617;
defparam \inst12|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux14~0 (
// Equation(s):
// \inst12|Mux14~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~2_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~2_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~2_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux14~1 (
// Equation(s):
// \inst12|Mux14~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux14~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ))) # (!\inst12|Mux14~0_combout  & (\inst12|Add3~2_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux14~0_combout ))))

	.dataa(\inst12|Add3~2_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux14~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~1 .lut_mask = 16'hF838;
defparam \inst12|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "improved_mult:inst7|LUT4:inst|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h6666AAAACCCC00006666AAAACCCC00006666AAAACCCC80006666AAAACCCC0000;
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~2 (
// Equation(s):
// \inst12|Add4~2_combout  = (\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & (\inst12|Add4~1  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & (!\inst12|Add4~1 ))
// \inst12|Add4~3  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  & !\inst12|Add4~1 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~1 ),
	.combout(\inst12|Add4~2_combout ),
	.cout(\inst12|Add4~3 ));
// synopsys translate_off
defparam \inst12|Add4~2 .lut_mask = 16'hA505;
defparam \inst12|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux14~2 (
// Equation(s):
// \inst12|Mux14~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [1])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~2_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [1]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux14~3 (
// Equation(s):
// \inst12|Mux14~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux14~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ))) # (!\inst12|Mux14~2_combout  & 
// (\inst7|inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux14~2_combout ))))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux14~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux14~3 .lut_mask = 16'hF838;
defparam \inst12|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[1]~14 (
// Equation(s):
// \inst11|R0|dffs[1]~14_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux14~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux14~1_combout ))

	.dataa(\inst12|Mux14~1_combout ),
	.datab(\inst12|Mux14~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[1]~14 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst10|$00000|auto_generated|result_node[0]~15_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~15_combout  & (\inst11|R1|dffs [1])) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|R0|dffs [1])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst11|R1|dffs [1]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datad(\inst11|R0|dffs [1]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout  & ((\inst11|R3|dffs [1]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout  & (\inst11|R2|dffs [1])))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [1]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~0_combout ),
	.datad(\inst11|R3|dffs [1]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result1w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result1w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [1])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [1]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs71w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result1w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~4 (
// Equation(s):
// \inst12|Add3~4_combout  = (\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & (\inst12|Add3~3  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & (!\inst12|Add3~3  & VCC))
// \inst12|Add3~5  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & !\inst12|Add3~3 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~3 ),
	.combout(\inst12|Add3~4_combout ),
	.cout(\inst12|Add3~5 ));
// synopsys translate_off
defparam \inst12|Add3~4 .lut_mask = 16'hA50A;
defparam \inst12|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~4 (
// Equation(s):
// \inst12|Add1~4_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  $ (\inst12|Add1~3 )))) # (GND)
// \inst12|Add1~5  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  & !\inst12|Add1~3 )) # (!\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ) # (!\inst12|Add1~3 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~3 ),
	.combout(\inst12|Add1~4_combout ),
	.cout(\inst12|Add1~5 ));
// synopsys translate_off
defparam \inst12|Add1~4 .lut_mask = 16'h964D;
defparam \inst12|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~4 (
// Equation(s):
// \inst12|Add0~4_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  $ (!\inst12|Add0~3 )))) # (GND)
// \inst12|Add0~5  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ) # (!\inst12|Add0~3 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout  & !\inst12|Add0~3 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~3 ),
	.combout(\inst12|Add0~4_combout ),
	.cout(\inst12|Add0~5 ));
// synopsys translate_off
defparam \inst12|Add0~4 .lut_mask = 16'h698E;
defparam \inst12|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux13~0 (
// Equation(s):
// \inst12|Mux13~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~4_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~4_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~4_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux13~1 (
// Equation(s):
// \inst12|Mux13~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux13~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ))) # (!\inst12|Mux13~0_combout  & (\inst12|Add3~4_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux13~0_combout ))))

	.dataa(\inst12|Add3~4_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux13~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~1 .lut_mask = 16'hF838;
defparam \inst12|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "improved_mult:inst7|LUT4:inst|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h1E1E66665A5AAAAAB4B4CCCCF0F000001E1E66665A5A2AAAB4B4CCCCF0F00000;
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~4 (
// Equation(s):
// \inst12|Add4~4_combout  = (\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & ((GND) # (!\inst12|Add4~3 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  & (\inst12|Add4~3  $ (GND)))
// \inst12|Add4~5  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ) # (!\inst12|Add4~3 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~3 ),
	.combout(\inst12|Add4~4_combout ),
	.cout(\inst12|Add4~5 ));
// synopsys translate_off
defparam \inst12|Add4~4 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux13~2 (
// Equation(s):
// \inst12|Mux13~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [2])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~4_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [2]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~4_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux13~3 (
// Equation(s):
// \inst12|Mux13~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux13~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ))) # (!\inst12|Mux13~2_combout  & 
// (\inst7|inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux13~2_combout ))))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux13~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux13~3 .lut_mask = 16'hF838;
defparam \inst12|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[2]~13 (
// Equation(s):
// \inst11|R0|dffs[2]~13_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux13~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux13~1_combout ))

	.dataa(\inst12|Mux13~1_combout ),
	.datab(\inst12|Mux13~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[2]~13 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst10|$00000|auto_generated|result_node[1]~14_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~14_combout  & (\inst11|R2|dffs [2])) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|R0|dffs [2])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datab(\inst11|R2|dffs [2]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datad(\inst11|R0|dffs [2]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout  & ((\inst11|R3|dffs [2]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout  & (\inst11|R1|dffs [2])))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [2]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~0_combout ),
	.datad(\inst11|R3|dffs [2]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result2w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result2w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [2])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [2]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs119w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result2w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~6 (
// Equation(s):
// \inst12|Add3~6_combout  = (\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add3~5 )) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((\inst12|Add3~5 ) # (GND)))
// \inst12|Add3~7  = CARRY((!\inst12|Add3~5 ) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~5 ),
	.combout(\inst12|Add3~6_combout ),
	.cout(\inst12|Add3~7 ));
// synopsys translate_off
defparam \inst12|Add3~6 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~6 (
// Equation(s):
// \inst12|Add1~6_combout  = (\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add1~5 )) # (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & ((\inst12|Add1~5 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (\inst12|Add1~5  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add1~5 ))))
// \inst12|Add1~7  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((!\inst12|Add1~5 ) # (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & !\inst12|Add1~5 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~5 ),
	.combout(\inst12|Add1~6_combout ),
	.cout(\inst12|Add1~7 ));
// synopsys translate_off
defparam \inst12|Add1~6 .lut_mask = 16'h692B;
defparam \inst12|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~6 (
// Equation(s):
// \inst12|Add0~6_combout  = (\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (\inst12|Add0~5  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add0~5 )))) # 
// (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add0~5 )) # (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & ((\inst12|Add0~5 ) # (GND)))))
// \inst12|Add0~7  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout  & !\inst12|Add0~5 )) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & ((!\inst12|Add0~5 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~5 ),
	.combout(\inst12|Add0~6_combout ),
	.cout(\inst12|Add0~7 ));
// synopsys translate_off
defparam \inst12|Add0~6 .lut_mask = 16'h9617;
defparam \inst12|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux12~0 (
// Equation(s):
// \inst12|Mux12~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~6_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~6_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~6_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux12~1 (
// Equation(s):
// \inst12|Mux12~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux12~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ))) # (!\inst12|Mux12~0_combout  & (\inst12|Add3~6_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux12~0_combout ))))

	.dataa(\inst12|Add3~6_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux12~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~1 .lut_mask = 16'hF838;
defparam \inst12|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "improved_mult:inst7|LUT4:inst|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h01FE1E1E39C666666D925A5A55AAAAAAAB54B4B4936CCCCCC738F0F0FF000000;
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~6 (
// Equation(s):
// \inst12|Add4~6_combout  = (\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & (\inst12|Add4~5  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & (!\inst12|Add4~5 ))
// \inst12|Add4~7  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  & !\inst12|Add4~5 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~5 ),
	.combout(\inst12|Add4~6_combout ),
	.cout(\inst12|Add4~7 ));
// synopsys translate_off
defparam \inst12|Add4~6 .lut_mask = 16'hA505;
defparam \inst12|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux12~2 (
// Equation(s):
// \inst12|Mux12~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [3])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~6_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [3]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~6_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux12~3 (
// Equation(s):
// \inst12|Mux12~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux12~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ))) # (!\inst12|Mux12~2_combout  & 
// (\inst7|inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux12~2_combout ))))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux12~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux12~3 .lut_mask = 16'hF838;
defparam \inst12|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[3]~12 (
// Equation(s):
// \inst11|R0|dffs[3]~12_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux12~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux12~1_combout ))

	.dataa(\inst12|Mux12~1_combout ),
	.datab(\inst12|Mux12~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[3]~12 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst10|$00000|auto_generated|result_node[0]~15_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~15_combout  & (\inst11|R1|dffs [3])) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|R0|dffs [3])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst11|R1|dffs [3]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datad(\inst11|R0|dffs [3]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout  & ((\inst11|R3|dffs [3]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout  & (\inst11|R2|dffs [3])))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [3]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~0_combout ),
	.datad(\inst11|R3|dffs [3]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result3w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result3w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [3])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [3]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs167w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result3w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~8 (
// Equation(s):
// \inst12|Add3~8_combout  = (\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & (\inst12|Add3~7  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & (!\inst12|Add3~7  & VCC))
// \inst12|Add3~9  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & !\inst12|Add3~7 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~7 ),
	.combout(\inst12|Add3~8_combout ),
	.cout(\inst12|Add3~9 ));
// synopsys translate_off
defparam \inst12|Add3~8 .lut_mask = 16'hA50A;
defparam \inst12|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~8 (
// Equation(s):
// \inst12|Add1~8_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout  $ (\inst12|Add1~7 )))) # (GND)
// \inst12|Add1~9  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout  & !\inst12|Add1~7 )) # (!\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ) # (!\inst12|Add1~7 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~7 ),
	.combout(\inst12|Add1~8_combout ),
	.cout(\inst12|Add1~9 ));
// synopsys translate_off
defparam \inst12|Add1~8 .lut_mask = 16'h964D;
defparam \inst12|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~8 (
// Equation(s):
// \inst12|Add0~8_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout  $ (!\inst12|Add0~7 )))) # (GND)
// \inst12|Add0~9  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ) # (!\inst12|Add0~7 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout  & !\inst12|Add0~7 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~7 ),
	.combout(\inst12|Add0~8_combout ),
	.cout(\inst12|Add0~9 ));
// synopsys translate_off
defparam \inst12|Add0~8 .lut_mask = 16'h698E;
defparam \inst12|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux11~0 (
// Equation(s):
// \inst12|Mux11~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~8_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~8_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~8_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux11~1 (
// Equation(s):
// \inst12|Mux11~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux11~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ))) # (!\inst12|Mux11~0_combout  & (\inst12|Add3~8_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux11~0_combout ))))

	.dataa(\inst12|Add3~8_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux11~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~1 .lut_mask = 16'hF838;
defparam \inst12|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "improved_mult:inst7|LUT4:inst|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'h5554AB545294B4B44924936C66CCCCCC3398C7381C70F0F007C0FF0000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|Add0~0 (
// Equation(s):
// \inst7|inst2|Add0~0_combout  = (\inst7|inst|altsyncram_component|auto_generated|q_a [4] & (\inst7|inst|altsyncram_component|auto_generated|q_b [0] $ (VCC))) # (!\inst7|inst|altsyncram_component|auto_generated|q_a [4] & 
// (\inst7|inst|altsyncram_component|auto_generated|q_b [0] & VCC))
// \inst7|inst2|Add0~1  = CARRY((\inst7|inst|altsyncram_component|auto_generated|q_a [4] & \inst7|inst|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst7|inst|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst2|Add0~0_combout ),
	.cout(\inst7|inst2|Add0~1 ));
// synopsys translate_off
defparam \inst7|inst2|Add0~0 .lut_mask = 16'h6688;
defparam \inst7|inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R1|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst10|$00000|auto_generated|result_node[4]~11_combout )))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & 
// ((\inst10|$00000|auto_generated|result_node[4]~11_combout  & (\inst11|R2|dffs [8])) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|R0|dffs [8])))))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst11|R2|dffs [8]),
	.datac(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datad(\inst11|R0|dffs [8]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout  & ((\inst11|R3|dffs [8]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout  & (\inst11|R1|dffs [8])))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [8]),
	.datab(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~0_combout ),
	.datad(\inst11|R3|dffs [8]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result8w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result8w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [8])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [8]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs407w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result8w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result8w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst10|$00000|auto_generated|result_node[3]~12_combout )))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & 
// ((\inst10|$00000|auto_generated|result_node[3]~12_combout  & (\inst11|R1|dffs [9])) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|R0|dffs [9])))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst11|R1|dffs [9]),
	.datac(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datad(\inst11|R0|dffs [9]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout  & ((\inst11|R3|dffs [9]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout  & (\inst11|R2|dffs [9])))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [9]),
	.datab(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~0_combout ),
	.datad(\inst11|R3|dffs [9]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result9w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [9])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [9]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs455w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result9w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result9w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R1|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst10|$00000|auto_generated|result_node[4]~11_combout )))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & 
// ((\inst10|$00000|auto_generated|result_node[4]~11_combout  & (\inst11|R2|dffs [10])) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|R0|dffs [10])))))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst11|R2|dffs [10]),
	.datac(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datad(\inst11|R0|dffs [10]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout  & ((\inst11|R3|dffs [10]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout  & (\inst11|R1|dffs [10])))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [10]),
	.datab(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~0_combout ),
	.datad(\inst11|R3|dffs [10]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result10w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [10])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [10]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs503w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result10w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result10w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R2|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [11]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst11|R0|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[11]~4_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst10|$00000|auto_generated|result_node[3]~12_combout )))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & 
// ((\inst10|$00000|auto_generated|result_node[3]~12_combout  & (\inst11|R1|dffs [11])) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|R0|dffs [11])))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst11|R1|dffs [11]),
	.datac(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datad(\inst11|R0|dffs [11]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout  & ((\inst11|R3|dffs [11]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout  & (\inst11|R2|dffs [11])))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [11]),
	.datab(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~0_combout ),
	.datad(\inst11|R3|dffs [11]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result11w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [11])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [11]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs551w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result11w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result11w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "improved_mult:inst7|LUT4:inst1|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'hAAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|sum[0]~0 (
// Equation(s):
// \inst7|inst2|sum[0]~0_combout  = (\inst7|inst2|Add0~0_combout  & (\inst7|inst1|altsyncram_component|auto_generated|q_a [0] $ (VCC))) # (!\inst7|inst2|Add0~0_combout  & (\inst7|inst1|altsyncram_component|auto_generated|q_a [0] & VCC))
// \inst7|inst2|sum[0]~1  = CARRY((\inst7|inst2|Add0~0_combout  & \inst7|inst1|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\inst7|inst2|Add0~0_combout ),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst2|sum[0]~0_combout ),
	.cout(\inst7|inst2|sum[0]~1 ));
// synopsys translate_off
defparam \inst7|inst2|sum[0]~0 .lut_mask = 16'h6688;
defparam \inst7|inst2|sum[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~8 (
// Equation(s):
// \inst12|Add4~8_combout  = (\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & ((GND) # (!\inst12|Add4~7 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  & (\inst12|Add4~7  $ (GND)))
// \inst12|Add4~9  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ) # (!\inst12|Add4~7 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~7 ),
	.combout(\inst12|Add4~8_combout ),
	.cout(\inst12|Add4~9 ));
// synopsys translate_off
defparam \inst12|Add4~8 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux11~2 (
// Equation(s):
// \inst12|Mux11~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [4])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~8_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [4]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~8_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux11~3 (
// Equation(s):
// \inst12|Mux11~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux11~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ))) # (!\inst12|Mux11~2_combout  & (\inst7|inst2|sum[0]~0_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux11~2_combout ))))

	.dataa(\inst7|inst2|sum[0]~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux11~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux11~3 .lut_mask = 16'hF838;
defparam \inst12|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[4]~11 (
// Equation(s):
// \inst11|R0|dffs[4]~11_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux11~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux11~1_combout ))

	.dataa(\inst12|Mux11~1_combout ),
	.datab(\inst12|Mux11~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[4]~11 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst10|$00000|auto_generated|result_node[1]~14_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~14_combout  & (\inst11|R2|dffs [4])) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|R0|dffs [4])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datab(\inst11|R2|dffs [4]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datad(\inst11|R0|dffs [4]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout  & ((\inst11|R3|dffs [4]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout  & (\inst11|R1|dffs [4])))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [4]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~0_combout ),
	.datad(\inst11|R3|dffs [4]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result4w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result4w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [4])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [4]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs215w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result4w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~10 (
// Equation(s):
// \inst12|Add3~10_combout  = (\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add3~9 )) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((\inst12|Add3~9 ) # (GND)))
// \inst12|Add3~11  = CARRY((!\inst12|Add3~9 ) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~9 ),
	.combout(\inst12|Add3~10_combout ),
	.cout(\inst12|Add3~11 ));
// synopsys translate_off
defparam \inst12|Add3~10 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~10 (
// Equation(s):
// \inst12|Add1~10_combout  = (\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add1~9 )) # (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & ((\inst12|Add1~9 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (\inst12|Add1~9  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add1~9 ))))
// \inst12|Add1~11  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((!\inst12|Add1~9 ) # (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & !\inst12|Add1~9 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~9 ),
	.combout(\inst12|Add1~10_combout ),
	.cout(\inst12|Add1~11 ));
// synopsys translate_off
defparam \inst12|Add1~10 .lut_mask = 16'h692B;
defparam \inst12|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~10 (
// Equation(s):
// \inst12|Add0~10_combout  = (\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (\inst12|Add0~9  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add0~9 )))) 
// # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add0~9 )) # (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & ((\inst12|Add0~9 ) # (GND)))))
// \inst12|Add0~11  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout  & !\inst12|Add0~9 )) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & ((!\inst12|Add0~9 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~9 ),
	.combout(\inst12|Add0~10_combout ),
	.cout(\inst12|Add0~11 ));
// synopsys translate_off
defparam \inst12|Add0~10 .lut_mask = 16'h9617;
defparam \inst12|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux10~0 (
// Equation(s):
// \inst12|Mux10~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~10_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~10_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~10_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux10~1 (
// Equation(s):
// \inst12|Mux10~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux10~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ))) # (!\inst12|Mux10~0_combout  & (\inst12|Add3~10_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux10~0_combout ))))

	.dataa(\inst12|Add3~10_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux10~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~1 .lut_mask = 16'hF838;
defparam \inst12|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "improved_mult:inst7|LUT4:inst|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'h999833986318C7388E381C7078F0F0F0C3E007C01F80FF00F800000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|Add0~2 (
// Equation(s):
// \inst7|inst2|Add0~2_combout  = (\inst7|inst|altsyncram_component|auto_generated|q_a [5] & ((\inst7|inst|altsyncram_component|auto_generated|q_b [1] & (\inst7|inst2|Add0~1  & VCC)) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [1] & 
// (!\inst7|inst2|Add0~1 )))) # (!\inst7|inst|altsyncram_component|auto_generated|q_a [5] & ((\inst7|inst|altsyncram_component|auto_generated|q_b [1] & (!\inst7|inst2|Add0~1 )) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [1] & 
// ((\inst7|inst2|Add0~1 ) # (GND)))))
// \inst7|inst2|Add0~3  = CARRY((\inst7|inst|altsyncram_component|auto_generated|q_a [5] & (!\inst7|inst|altsyncram_component|auto_generated|q_b [1] & !\inst7|inst2|Add0~1 )) # (!\inst7|inst|altsyncram_component|auto_generated|q_a [5] & 
// ((!\inst7|inst2|Add0~1 ) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst7|inst|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst2|Add0~1 ),
	.combout(\inst7|inst2|Add0~2_combout ),
	.cout(\inst7|inst2|Add0~3 ));
// synopsys translate_off
defparam \inst7|inst2|Add0~2 .lut_mask = 16'h9617;
defparam \inst7|inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "improved_mult:inst7|LUT4:inst1|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h6666AAAACCCC00006666AAAACCCC00006666AAAACCCC80006666AAAACCCC0000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|sum[1]~2 (
// Equation(s):
// \inst7|inst2|sum[1]~2_combout  = (\inst7|inst2|Add0~2_combout  & ((\inst7|inst1|altsyncram_component|auto_generated|q_a [1] & (\inst7|inst2|sum[0]~1  & VCC)) # (!\inst7|inst1|altsyncram_component|auto_generated|q_a [1] & (!\inst7|inst2|sum[0]~1 )))) # 
// (!\inst7|inst2|Add0~2_combout  & ((\inst7|inst1|altsyncram_component|auto_generated|q_a [1] & (!\inst7|inst2|sum[0]~1 )) # (!\inst7|inst1|altsyncram_component|auto_generated|q_a [1] & ((\inst7|inst2|sum[0]~1 ) # (GND)))))
// \inst7|inst2|sum[1]~3  = CARRY((\inst7|inst2|Add0~2_combout  & (!\inst7|inst1|altsyncram_component|auto_generated|q_a [1] & !\inst7|inst2|sum[0]~1 )) # (!\inst7|inst2|Add0~2_combout  & ((!\inst7|inst2|sum[0]~1 ) # 
// (!\inst7|inst1|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\inst7|inst2|Add0~2_combout ),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst2|sum[0]~1 ),
	.combout(\inst7|inst2|sum[1]~2_combout ),
	.cout(\inst7|inst2|sum[1]~3 ));
// synopsys translate_off
defparam \inst7|inst2|sum[1]~2 .lut_mask = 16'h9617;
defparam \inst7|inst2|sum[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~10 (
// Equation(s):
// \inst12|Add4~10_combout  = (\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & (\inst12|Add4~9  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & (!\inst12|Add4~9 ))
// \inst12|Add4~11  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  & !\inst12|Add4~9 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~9 ),
	.combout(\inst12|Add4~10_combout ),
	.cout(\inst12|Add4~11 ));
// synopsys translate_off
defparam \inst12|Add4~10 .lut_mask = 16'hA505;
defparam \inst12|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux10~2 (
// Equation(s):
// \inst12|Mux10~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [5])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~10_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [5]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~10_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux10~3 (
// Equation(s):
// \inst12|Mux10~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux10~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ))) # (!\inst12|Mux10~2_combout  & (\inst7|inst2|sum[1]~2_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux10~2_combout ))))

	.dataa(\inst7|inst2|sum[1]~2_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux10~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux10~3 .lut_mask = 16'hF838;
defparam \inst12|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[5]~10 (
// Equation(s):
// \inst11|R0|dffs[5]~10_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux10~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux10~1_combout ))

	.dataa(\inst12|Mux10~1_combout ),
	.datab(\inst12|Mux10~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[5]~10 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst10|$00000|auto_generated|result_node[0]~15_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~15_combout  & (\inst11|R1|dffs [5])) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|R0|dffs [5])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst11|R1|dffs [5]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datad(\inst11|R0|dffs [5]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout  & ((\inst11|R3|dffs [5]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout  & (\inst11|R2|dffs [5])))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [5]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~0_combout ),
	.datad(\inst11|R3|dffs [5]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result5w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result5w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [5])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [5]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs263w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result5w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~12 (
// Equation(s):
// \inst12|Add3~12_combout  = (\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & (\inst12|Add3~11  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & (!\inst12|Add3~11  & VCC))
// \inst12|Add3~13  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & !\inst12|Add3~11 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~11 ),
	.combout(\inst12|Add3~12_combout ),
	.cout(\inst12|Add3~13 ));
// synopsys translate_off
defparam \inst12|Add3~12 .lut_mask = 16'hA50A;
defparam \inst12|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~12 (
// Equation(s):
// \inst12|Add1~12_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  $ (\inst12|Add1~11 )))) # (GND)
// \inst12|Add1~13  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  & !\inst12|Add1~11 )) # (!\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ) # (!\inst12|Add1~11 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~11 ),
	.combout(\inst12|Add1~12_combout ),
	.cout(\inst12|Add1~13 ));
// synopsys translate_off
defparam \inst12|Add1~12 .lut_mask = 16'h964D;
defparam \inst12|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~12 (
// Equation(s):
// \inst12|Add0~12_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  $ (!\inst12|Add0~11 )))) # (GND)
// \inst12|Add0~13  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ) # (!\inst12|Add0~11 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout  & !\inst12|Add0~11 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~11 ),
	.combout(\inst12|Add0~12_combout ),
	.cout(\inst12|Add0~13 ));
// synopsys translate_off
defparam \inst12|Add0~12 .lut_mask = 16'h698E;
defparam \inst12|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux9~0 (
// Equation(s):
// \inst12|Mux9~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~12_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~12_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~12_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux9~1 (
// Equation(s):
// \inst12|Mux9~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux9~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ))) # (!\inst12|Mux9~0_combout  & (\inst12|Add3~12_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux9~0_combout ))))

	.dataa(\inst12|Add3~12_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux9~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~1 .lut_mask = 16'hF838;
defparam \inst12|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "improved_mult:inst7|LUT4:inst|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'hE1E0C3E083E007C00FC01F807F00FF00FC00F800E00000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|Add0~4 (
// Equation(s):
// \inst7|inst2|Add0~4_combout  = ((\inst7|inst|altsyncram_component|auto_generated|q_a [6] $ (\inst7|inst|altsyncram_component|auto_generated|q_b [2] $ (!\inst7|inst2|Add0~3 )))) # (GND)
// \inst7|inst2|Add0~5  = CARRY((\inst7|inst|altsyncram_component|auto_generated|q_a [6] & ((\inst7|inst|altsyncram_component|auto_generated|q_b [2]) # (!\inst7|inst2|Add0~3 ))) # (!\inst7|inst|altsyncram_component|auto_generated|q_a [6] & 
// (\inst7|inst|altsyncram_component|auto_generated|q_b [2] & !\inst7|inst2|Add0~3 )))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst7|inst|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst2|Add0~3 ),
	.combout(\inst7|inst2|Add0~4_combout ),
	.cout(\inst7|inst2|Add0~5 ));
// synopsys translate_off
defparam \inst7|inst2|Add0~4 .lut_mask = 16'h698E;
defparam \inst7|inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "improved_mult:inst7|LUT4:inst1|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h1E1E66665A5AAAAAB4B4CCCCF0F000001E1E66665A5A2AAAB4B4CCCCF0F00000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|sum[2]~4 (
// Equation(s):
// \inst7|inst2|sum[2]~4_combout  = ((\inst7|inst2|Add0~4_combout  $ (\inst7|inst1|altsyncram_component|auto_generated|q_a [2] $ (!\inst7|inst2|sum[1]~3 )))) # (GND)
// \inst7|inst2|sum[2]~5  = CARRY((\inst7|inst2|Add0~4_combout  & ((\inst7|inst1|altsyncram_component|auto_generated|q_a [2]) # (!\inst7|inst2|sum[1]~3 ))) # (!\inst7|inst2|Add0~4_combout  & (\inst7|inst1|altsyncram_component|auto_generated|q_a [2] & 
// !\inst7|inst2|sum[1]~3 )))

	.dataa(\inst7|inst2|Add0~4_combout ),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst2|sum[1]~3 ),
	.combout(\inst7|inst2|sum[2]~4_combout ),
	.cout(\inst7|inst2|sum[2]~5 ));
// synopsys translate_off
defparam \inst7|inst2|sum[2]~4 .lut_mask = 16'h698E;
defparam \inst7|inst2|sum[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~12 (
// Equation(s):
// \inst12|Add4~12_combout  = (\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & ((GND) # (!\inst12|Add4~11 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  & (\inst12|Add4~11  $ (GND)))
// \inst12|Add4~13  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ) # (!\inst12|Add4~11 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~11 ),
	.combout(\inst12|Add4~12_combout ),
	.cout(\inst12|Add4~13 ));
// synopsys translate_off
defparam \inst12|Add4~12 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux9~2 (
// Equation(s):
// \inst12|Mux9~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [6])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~12_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [6]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~12_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux9~3 (
// Equation(s):
// \inst12|Mux9~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux9~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ))) # (!\inst12|Mux9~2_combout  & (\inst7|inst2|sum[2]~4_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux9~2_combout ))))

	.dataa(\inst7|inst2|sum[2]~4_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux9~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux9~3 .lut_mask = 16'hF838;
defparam \inst12|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[6]~9 (
// Equation(s):
// \inst11|R0|dffs[6]~9_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux9~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux9~1_combout ))

	.dataa(\inst12|Mux9~1_combout ),
	.datab(\inst12|Mux9~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[6]~9 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst10|$00000|auto_generated|result_node[1]~14_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~14_combout  & (\inst11|R2|dffs [6])) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|R0|dffs [6])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datab(\inst11|R2|dffs [6]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datad(\inst11|R0|dffs [6]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout  & ((\inst11|R3|dffs [6]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout  & (\inst11|R1|dffs [6])))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [6]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~0_combout ),
	.datad(\inst11|R3|dffs [6]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result6w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result6w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [6])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [6]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs311w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result6w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result6w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~14 (
// Equation(s):
// \inst12|Add3~14_combout  = (\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add3~13 )) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((\inst12|Add3~13 ) # (GND)))
// \inst12|Add3~15  = CARRY((!\inst12|Add3~13 ) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~13 ),
	.combout(\inst12|Add3~14_combout ),
	.cout(\inst12|Add3~15 ));
// synopsys translate_off
defparam \inst12|Add3~14 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~14 (
// Equation(s):
// \inst12|Add1~14_combout  = (\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add1~13 )) # (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & ((\inst12|Add1~13 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (\inst12|Add1~13  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add1~13 ))))
// \inst12|Add1~15  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((!\inst12|Add1~13 ) # (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & !\inst12|Add1~13 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~13 ),
	.combout(\inst12|Add1~14_combout ),
	.cout(\inst12|Add1~15 ));
// synopsys translate_off
defparam \inst12|Add1~14 .lut_mask = 16'h692B;
defparam \inst12|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~14 (
// Equation(s):
// \inst12|Add0~14_combout  = (\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (\inst12|Add0~13  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add0~13 
// )))) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add0~13 )) # (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & ((\inst12|Add0~13 ) # (GND)))))
// \inst12|Add0~15  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout  & !\inst12|Add0~13 )) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & ((!\inst12|Add0~13 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~13 ),
	.combout(\inst12|Add0~14_combout ),
	.cout(\inst12|Add0~15 ));
// synopsys translate_off
defparam \inst12|Add0~14 .lut_mask = 16'h9617;
defparam \inst12|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux8~0 (
// Equation(s):
// \inst12|Mux8~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~14_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~14_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~14_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux8~1 (
// Equation(s):
// \inst12|Mux8~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux8~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ))) # (!\inst12|Mux8~0_combout  & (\inst12|Add3~14_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux8~0_combout ))))

	.dataa(\inst12|Add3~14_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux8~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~1 .lut_mask = 16'hF838;
defparam \inst12|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "improved_mult:inst7|LUT4:inst|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 255;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 256;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst7|inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'hFE00FC00FC00F800F000E0008000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|Add0~6 (
// Equation(s):
// \inst7|inst2|Add0~6_combout  = (\inst7|inst|altsyncram_component|auto_generated|q_a [7] & ((\inst7|inst|altsyncram_component|auto_generated|q_b [3] & (\inst7|inst2|Add0~5  & VCC)) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [3] & 
// (!\inst7|inst2|Add0~5 )))) # (!\inst7|inst|altsyncram_component|auto_generated|q_a [7] & ((\inst7|inst|altsyncram_component|auto_generated|q_b [3] & (!\inst7|inst2|Add0~5 )) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [3] & 
// ((\inst7|inst2|Add0~5 ) # (GND)))))
// \inst7|inst2|Add0~7  = CARRY((\inst7|inst|altsyncram_component|auto_generated|q_a [7] & (!\inst7|inst|altsyncram_component|auto_generated|q_b [3] & !\inst7|inst2|Add0~5 )) # (!\inst7|inst|altsyncram_component|auto_generated|q_a [7] & 
// ((!\inst7|inst2|Add0~5 ) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst7|inst|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst2|Add0~5 ),
	.combout(\inst7|inst2|Add0~6_combout ),
	.cout(\inst7|inst2|Add0~7 ));
// synopsys translate_off
defparam \inst7|inst2|Add0~6 .lut_mask = 16'h9617;
defparam \inst7|inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "improved_mult:inst7|LUT4:inst1|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h01FE1E1E39C666666D925A5A55AAAAAAAB54B4B4936CCCCCC738F0F0FF000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|sum[3]~6 (
// Equation(s):
// \inst7|inst2|sum[3]~6_combout  = (\inst7|inst2|Add0~6_combout  & ((\inst7|inst1|altsyncram_component|auto_generated|q_a [3] & (\inst7|inst2|sum[2]~5  & VCC)) # (!\inst7|inst1|altsyncram_component|auto_generated|q_a [3] & (!\inst7|inst2|sum[2]~5 )))) # 
// (!\inst7|inst2|Add0~6_combout  & ((\inst7|inst1|altsyncram_component|auto_generated|q_a [3] & (!\inst7|inst2|sum[2]~5 )) # (!\inst7|inst1|altsyncram_component|auto_generated|q_a [3] & ((\inst7|inst2|sum[2]~5 ) # (GND)))))
// \inst7|inst2|sum[3]~7  = CARRY((\inst7|inst2|Add0~6_combout  & (!\inst7|inst1|altsyncram_component|auto_generated|q_a [3] & !\inst7|inst2|sum[2]~5 )) # (!\inst7|inst2|Add0~6_combout  & ((!\inst7|inst2|sum[2]~5 ) # 
// (!\inst7|inst1|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\inst7|inst2|Add0~6_combout ),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst2|sum[2]~5 ),
	.combout(\inst7|inst2|sum[3]~6_combout ),
	.cout(\inst7|inst2|sum[3]~7 ));
// synopsys translate_off
defparam \inst7|inst2|sum[3]~6 .lut_mask = 16'h9617;
defparam \inst7|inst2|sum[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~14 (
// Equation(s):
// \inst12|Add4~14_combout  = (\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & (\inst12|Add4~13  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & (!\inst12|Add4~13 ))
// \inst12|Add4~15  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  & !\inst12|Add4~13 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~13 ),
	.combout(\inst12|Add4~14_combout ),
	.cout(\inst12|Add4~15 ));
// synopsys translate_off
defparam \inst12|Add4~14 .lut_mask = 16'hA505;
defparam \inst12|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux8~2 (
// Equation(s):
// \inst12|Mux8~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [7])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~14_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [7]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~14_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux8~3 (
// Equation(s):
// \inst12|Mux8~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux8~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ))) # (!\inst12|Mux8~2_combout  & (\inst7|inst2|sum[3]~6_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux8~2_combout ))))

	.dataa(\inst7|inst2|sum[3]~6_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux8~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux8~3 .lut_mask = 16'hF838;
defparam \inst12|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[7]~8 (
// Equation(s):
// \inst11|R0|dffs[7]~8_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux8~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux8~1_combout ))

	.dataa(\inst12|Mux8~1_combout ),
	.datab(\inst12|Mux8~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[7]~8 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst10|$00000|auto_generated|result_node[0]~15_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~15_combout  & (\inst11|R1|dffs [7])) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|R0|dffs [7])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst11|R1|dffs [7]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datad(\inst11|R0|dffs [7]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout  & ((\inst11|R3|dffs [7]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout  & (\inst11|R2|dffs [7])))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [7]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~0_combout ),
	.datad(\inst11|R3|dffs [7]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result7w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result7w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [7])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [7]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs359w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result7w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result7w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~16 (
// Equation(s):
// \inst12|Add3~16_combout  = (\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & (\inst12|Add3~15  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & (!\inst12|Add3~15  & VCC))
// \inst12|Add3~17  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & !\inst12|Add3~15 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~15 ),
	.combout(\inst12|Add3~16_combout ),
	.cout(\inst12|Add3~17 ));
// synopsys translate_off
defparam \inst12|Add3~16 .lut_mask = 16'hA50A;
defparam \inst12|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~16 (
// Equation(s):
// \inst12|Add1~16_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout  $ (\inst12|Add1~15 )))) # (GND)
// \inst12|Add1~17  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout  & !\inst12|Add1~15 )) # (!\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ) # (!\inst12|Add1~15 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~15 ),
	.combout(\inst12|Add1~16_combout ),
	.cout(\inst12|Add1~17 ));
// synopsys translate_off
defparam \inst12|Add1~16 .lut_mask = 16'h964D;
defparam \inst12|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~16 (
// Equation(s):
// \inst12|Add0~16_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout  $ (!\inst12|Add0~15 )))) # (GND)
// \inst12|Add0~17  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ) # (!\inst12|Add0~15 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout  & !\inst12|Add0~15 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~15 ),
	.combout(\inst12|Add0~16_combout ),
	.cout(\inst12|Add0~17 ));
// synopsys translate_off
defparam \inst12|Add0~16 .lut_mask = 16'h698E;
defparam \inst12|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux7~0 (
// Equation(s):
// \inst12|Mux7~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~16_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~16_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~16_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux7~1 (
// Equation(s):
// \inst12|Mux7~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux7~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ))) # (!\inst12|Mux7~0_combout  & (\inst12|Add3~16_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux7~0_combout ))))

	.dataa(\inst12|Add3~16_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux7~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~1 .lut_mask = 16'hF838;
defparam \inst12|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "improved_mult:inst7|LUT4:inst1|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'h5554AB545294B4B44924936C66CCCCCC3398C7381C70F0F007C0FF0000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add0~0 (
// Equation(s):
// \inst7|inst11|Add0~0_combout  = (\inst7|inst|altsyncram_component|auto_generated|q_b [4] & (\inst7|inst1|altsyncram_component|auto_generated|q_a [4] $ (VCC))) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [4] & 
// (\inst7|inst1|altsyncram_component|auto_generated|q_a [4] & VCC))
// \inst7|inst11|Add0~1  = CARRY((\inst7|inst|altsyncram_component|auto_generated|q_b [4] & \inst7|inst1|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_b [4]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst11|Add0~0_combout ),
	.cout(\inst7|inst11|Add0~1 ));
// synopsys translate_off
defparam \inst7|inst11|Add0~0 .lut_mask = 16'h6688;
defparam \inst7|inst11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "improved_mult:inst7|LUT4:inst3|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'hAAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add1~0 (
// Equation(s):
// \inst7|inst11|Add1~0_combout  = (\inst7|inst3|altsyncram_component|auto_generated|q_a [0] & (\inst7|inst1|altsyncram_component|auto_generated|q_b [0] $ (VCC))) # (!\inst7|inst3|altsyncram_component|auto_generated|q_a [0] & 
// (\inst7|inst1|altsyncram_component|auto_generated|q_b [0] & VCC))
// \inst7|inst11|Add1~1  = CARRY((\inst7|inst3|altsyncram_component|auto_generated|q_a [0] & \inst7|inst1|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\inst7|inst3|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst11|Add1~0_combout ),
	.cout(\inst7|inst11|Add1~1 ));
// synopsys translate_off
defparam \inst7|inst11|Add1~0 .lut_mask = 16'h6688;
defparam \inst7|inst11|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add2~0 (
// Equation(s):
// \inst7|inst11|Add2~0_combout  = (\inst7|inst11|Add0~0_combout  & (\inst7|inst11|Add1~0_combout  $ (VCC))) # (!\inst7|inst11|Add0~0_combout  & (\inst7|inst11|Add1~0_combout  & VCC))
// \inst7|inst11|Add2~1  = CARRY((\inst7|inst11|Add0~0_combout  & \inst7|inst11|Add1~0_combout ))

	.dataa(\inst7|inst11|Add0~0_combout ),
	.datab(\inst7|inst11|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst11|Add2~0_combout ),
	.cout(\inst7|inst11|Add2~1 ));
// synopsys translate_off
defparam \inst7|inst11|Add2~0 .lut_mask = 16'h6688;
defparam \inst7|inst11|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|Add0~8 (
// Equation(s):
// \inst7|inst2|Add0~8_combout  = !\inst7|inst2|Add0~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst2|Add0~7 ),
	.combout(\inst7|inst2|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst2|Add0~8 .lut_mask = 16'h0F0F;
defparam \inst7|inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|sum[4]~8 (
// Equation(s):
// \inst7|inst2|sum[4]~8_combout  = (\inst7|inst2|Add0~8_combout  & (\inst7|inst2|sum[3]~7  $ (GND))) # (!\inst7|inst2|Add0~8_combout  & (!\inst7|inst2|sum[3]~7  & VCC))
// \inst7|inst2|sum[4]~9  = CARRY((\inst7|inst2|Add0~8_combout  & !\inst7|inst2|sum[3]~7 ))

	.dataa(\inst7|inst2|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst2|sum[3]~7 ),
	.combout(\inst7|inst2|sum[4]~8_combout ),
	.cout(\inst7|inst2|sum[4]~9 ));
// synopsys translate_off
defparam \inst7|inst2|sum[4]~8 .lut_mask = 16'hA50A;
defparam \inst7|inst2|sum[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add3~0 (
// Equation(s):
// \inst7|inst11|Add3~0_combout  = (\inst7|inst2|sum[4]~8_combout  & (\inst7|inst3|altsyncram_component|auto_generated|q_b [0] $ (VCC))) # (!\inst7|inst2|sum[4]~8_combout  & (\inst7|inst3|altsyncram_component|auto_generated|q_b [0] & VCC))
// \inst7|inst11|Add3~1  = CARRY((\inst7|inst2|sum[4]~8_combout  & \inst7|inst3|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\inst7|inst2|sum[4]~8_combout ),
	.datab(\inst7|inst3|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst11|Add3~0_combout ),
	.cout(\inst7|inst11|Add3~1 ));
// synopsys translate_off
defparam \inst7|inst11|Add3~0 .lut_mask = 16'h6688;
defparam \inst7|inst11|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add4~0 (
// Equation(s):
// \inst7|inst11|Add4~0_combout  = (\inst7|inst11|Add2~0_combout  & (\inst7|inst11|Add3~0_combout  $ (VCC))) # (!\inst7|inst11|Add2~0_combout  & (\inst7|inst11|Add3~0_combout  & VCC))
// \inst7|inst11|Add4~1  = CARRY((\inst7|inst11|Add2~0_combout  & \inst7|inst11|Add3~0_combout ))

	.dataa(\inst7|inst11|Add2~0_combout ),
	.datab(\inst7|inst11|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst11|Add4~0_combout ),
	.cout(\inst7|inst11|Add4~1 ));
// synopsys translate_off
defparam \inst7|inst11|Add4~0 .lut_mask = 16'h6688;
defparam \inst7|inst11|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~16 (
// Equation(s):
// \inst12|Add4~16_combout  = (\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & ((GND) # (!\inst12|Add4~15 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  & (\inst12|Add4~15  $ (GND)))
// \inst12|Add4~17  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ) # (!\inst12|Add4~15 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~15 ),
	.combout(\inst12|Add4~16_combout ),
	.cout(\inst12|Add4~17 ));
// synopsys translate_off
defparam \inst12|Add4~16 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux7~2 (
// Equation(s):
// \inst12|Mux7~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [8])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~16_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [8]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~16_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux7~3 (
// Equation(s):
// \inst12|Mux7~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux7~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ))) # (!\inst12|Mux7~2_combout  & (\inst7|inst11|Add4~0_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux7~2_combout ))))

	.dataa(\inst7|inst11|Add4~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux7~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~3 .lut_mask = 16'hF838;
defparam \inst12|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[8]~7 (
// Equation(s):
// \inst11|R0|dffs[8]~7_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux7~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux7~1_combout ))

	.dataa(\inst12|Mux7~1_combout ),
	.datab(\inst12|Mux7~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[8]~7 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst10|$00000|auto_generated|result_node[1]~14_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~14_combout  & (\inst11|R2|dffs [8])) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|R0|dffs [8])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datab(\inst11|R2|dffs [8]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datad(\inst11|R0|dffs [8]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout  & ((\inst11|R3|dffs [8]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout  & (\inst11|R1|dffs [8])))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [8]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~0_combout ),
	.datad(\inst11|R3|dffs [8]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result8w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result8w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [8])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [8]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs407w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result8w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result8w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~18 (
// Equation(s):
// \inst12|Add3~18_combout  = (\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add3~17 )) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((\inst12|Add3~17 ) # (GND)))
// \inst12|Add3~19  = CARRY((!\inst12|Add3~17 ) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~17 ),
	.combout(\inst12|Add3~18_combout ),
	.cout(\inst12|Add3~19 ));
// synopsys translate_off
defparam \inst12|Add3~18 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~18 (
// Equation(s):
// \inst12|Add1~18_combout  = (\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add1~17 )) # (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & ((\inst12|Add1~17 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (\inst12|Add1~17  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add1~17 ))))
// \inst12|Add1~19  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((!\inst12|Add1~17 ) # (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & !\inst12|Add1~17 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~17 ),
	.combout(\inst12|Add1~18_combout ),
	.cout(\inst12|Add1~19 ));
// synopsys translate_off
defparam \inst12|Add1~18 .lut_mask = 16'h692B;
defparam \inst12|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~18 (
// Equation(s):
// \inst12|Add0~18_combout  = (\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (\inst12|Add0~17  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add0~17 
// )))) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add0~17 )) # (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & ((\inst12|Add0~17 ) # (GND)))))
// \inst12|Add0~19  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout  & !\inst12|Add0~17 )) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & ((!\inst12|Add0~17 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~17 ),
	.combout(\inst12|Add0~18_combout ),
	.cout(\inst12|Add0~19 ));
// synopsys translate_off
defparam \inst12|Add0~18 .lut_mask = 16'h9617;
defparam \inst12|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux6~0 (
// Equation(s):
// \inst12|Mux6~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~18_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~18_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~18_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux6~1 (
// Equation(s):
// \inst12|Mux6~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux6~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ))) # (!\inst12|Mux6~0_combout  & (\inst12|Add3~18_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux6~0_combout ))))

	.dataa(\inst12|Add3~18_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux6~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~1 .lut_mask = 16'hF838;
defparam \inst12|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "improved_mult:inst7|LUT4:inst1|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'h999833986318C7388E381C7078F0F0F0C3E007C01F80FF00F800000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add0~2 (
// Equation(s):
// \inst7|inst11|Add0~2_combout  = (\inst7|inst|altsyncram_component|auto_generated|q_b [5] & ((\inst7|inst1|altsyncram_component|auto_generated|q_a [5] & (\inst7|inst11|Add0~1  & VCC)) # (!\inst7|inst1|altsyncram_component|auto_generated|q_a [5] & 
// (!\inst7|inst11|Add0~1 )))) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [5] & ((\inst7|inst1|altsyncram_component|auto_generated|q_a [5] & (!\inst7|inst11|Add0~1 )) # (!\inst7|inst1|altsyncram_component|auto_generated|q_a [5] & 
// ((\inst7|inst11|Add0~1 ) # (GND)))))
// \inst7|inst11|Add0~3  = CARRY((\inst7|inst|altsyncram_component|auto_generated|q_b [5] & (!\inst7|inst1|altsyncram_component|auto_generated|q_a [5] & !\inst7|inst11|Add0~1 )) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [5] & 
// ((!\inst7|inst11|Add0~1 ) # (!\inst7|inst1|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add0~1 ),
	.combout(\inst7|inst11|Add0~2_combout ),
	.cout(\inst7|inst11|Add0~3 ));
// synopsys translate_off
defparam \inst7|inst11|Add0~2 .lut_mask = 16'h9617;
defparam \inst7|inst11|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "improved_mult:inst7|LUT4:inst3|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h6666AAAACCCC00006666AAAACCCC00006666AAAACCCC80006666AAAACCCC0000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add1~2 (
// Equation(s):
// \inst7|inst11|Add1~2_combout  = (\inst7|inst3|altsyncram_component|auto_generated|q_a [1] & ((\inst7|inst1|altsyncram_component|auto_generated|q_b [1] & (\inst7|inst11|Add1~1  & VCC)) # (!\inst7|inst1|altsyncram_component|auto_generated|q_b [1] & 
// (!\inst7|inst11|Add1~1 )))) # (!\inst7|inst3|altsyncram_component|auto_generated|q_a [1] & ((\inst7|inst1|altsyncram_component|auto_generated|q_b [1] & (!\inst7|inst11|Add1~1 )) # (!\inst7|inst1|altsyncram_component|auto_generated|q_b [1] & 
// ((\inst7|inst11|Add1~1 ) # (GND)))))
// \inst7|inst11|Add1~3  = CARRY((\inst7|inst3|altsyncram_component|auto_generated|q_a [1] & (!\inst7|inst1|altsyncram_component|auto_generated|q_b [1] & !\inst7|inst11|Add1~1 )) # (!\inst7|inst3|altsyncram_component|auto_generated|q_a [1] & 
// ((!\inst7|inst11|Add1~1 ) # (!\inst7|inst1|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\inst7|inst3|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add1~1 ),
	.combout(\inst7|inst11|Add1~2_combout ),
	.cout(\inst7|inst11|Add1~3 ));
// synopsys translate_off
defparam \inst7|inst11|Add1~2 .lut_mask = 16'h9617;
defparam \inst7|inst11|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add2~2 (
// Equation(s):
// \inst7|inst11|Add2~2_combout  = (\inst7|inst11|Add0~2_combout  & ((\inst7|inst11|Add1~2_combout  & (\inst7|inst11|Add2~1  & VCC)) # (!\inst7|inst11|Add1~2_combout  & (!\inst7|inst11|Add2~1 )))) # (!\inst7|inst11|Add0~2_combout  & 
// ((\inst7|inst11|Add1~2_combout  & (!\inst7|inst11|Add2~1 )) # (!\inst7|inst11|Add1~2_combout  & ((\inst7|inst11|Add2~1 ) # (GND)))))
// \inst7|inst11|Add2~3  = CARRY((\inst7|inst11|Add0~2_combout  & (!\inst7|inst11|Add1~2_combout  & !\inst7|inst11|Add2~1 )) # (!\inst7|inst11|Add0~2_combout  & ((!\inst7|inst11|Add2~1 ) # (!\inst7|inst11|Add1~2_combout ))))

	.dataa(\inst7|inst11|Add0~2_combout ),
	.datab(\inst7|inst11|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add2~1 ),
	.combout(\inst7|inst11|Add2~2_combout ),
	.cout(\inst7|inst11|Add2~3 ));
// synopsys translate_off
defparam \inst7|inst11|Add2~2 .lut_mask = 16'h9617;
defparam \inst7|inst11|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst2|sum[5]~10 (
// Equation(s):
// \inst7|inst2|sum[5]~10_combout  = \inst7|inst2|sum[4]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst2|sum[4]~9 ),
	.combout(\inst7|inst2|sum[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst2|sum[5]~10 .lut_mask = 16'hF0F0;
defparam \inst7|inst2|sum[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add3~2 (
// Equation(s):
// \inst7|inst11|Add3~2_combout  = (\inst7|inst2|sum[5]~10_combout  & ((\inst7|inst3|altsyncram_component|auto_generated|q_b [1] & (\inst7|inst11|Add3~1  & VCC)) # (!\inst7|inst3|altsyncram_component|auto_generated|q_b [1] & (!\inst7|inst11|Add3~1 )))) # 
// (!\inst7|inst2|sum[5]~10_combout  & ((\inst7|inst3|altsyncram_component|auto_generated|q_b [1] & (!\inst7|inst11|Add3~1 )) # (!\inst7|inst3|altsyncram_component|auto_generated|q_b [1] & ((\inst7|inst11|Add3~1 ) # (GND)))))
// \inst7|inst11|Add3~3  = CARRY((\inst7|inst2|sum[5]~10_combout  & (!\inst7|inst3|altsyncram_component|auto_generated|q_b [1] & !\inst7|inst11|Add3~1 )) # (!\inst7|inst2|sum[5]~10_combout  & ((!\inst7|inst11|Add3~1 ) # 
// (!\inst7|inst3|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\inst7|inst2|sum[5]~10_combout ),
	.datab(\inst7|inst3|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add3~1 ),
	.combout(\inst7|inst11|Add3~2_combout ),
	.cout(\inst7|inst11|Add3~3 ));
// synopsys translate_off
defparam \inst7|inst11|Add3~2 .lut_mask = 16'h9617;
defparam \inst7|inst11|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add4~2 (
// Equation(s):
// \inst7|inst11|Add4~2_combout  = (\inst7|inst11|Add2~2_combout  & ((\inst7|inst11|Add3~2_combout  & (\inst7|inst11|Add4~1  & VCC)) # (!\inst7|inst11|Add3~2_combout  & (!\inst7|inst11|Add4~1 )))) # (!\inst7|inst11|Add2~2_combout  & 
// ((\inst7|inst11|Add3~2_combout  & (!\inst7|inst11|Add4~1 )) # (!\inst7|inst11|Add3~2_combout  & ((\inst7|inst11|Add4~1 ) # (GND)))))
// \inst7|inst11|Add4~3  = CARRY((\inst7|inst11|Add2~2_combout  & (!\inst7|inst11|Add3~2_combout  & !\inst7|inst11|Add4~1 )) # (!\inst7|inst11|Add2~2_combout  & ((!\inst7|inst11|Add4~1 ) # (!\inst7|inst11|Add3~2_combout ))))

	.dataa(\inst7|inst11|Add2~2_combout ),
	.datab(\inst7|inst11|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add4~1 ),
	.combout(\inst7|inst11|Add4~2_combout ),
	.cout(\inst7|inst11|Add4~3 ));
// synopsys translate_off
defparam \inst7|inst11|Add4~2 .lut_mask = 16'h9617;
defparam \inst7|inst11|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~18 (
// Equation(s):
// \inst12|Add4~18_combout  = (\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & (\inst12|Add4~17  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & (!\inst12|Add4~17 ))
// \inst12|Add4~19  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  & !\inst12|Add4~17 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~17 ),
	.combout(\inst12|Add4~18_combout ),
	.cout(\inst12|Add4~19 ));
// synopsys translate_off
defparam \inst12|Add4~18 .lut_mask = 16'hA505;
defparam \inst12|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux6~2 (
// Equation(s):
// \inst12|Mux6~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [9])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~18_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [9]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~18_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux6~3 (
// Equation(s):
// \inst12|Mux6~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux6~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ))) # (!\inst12|Mux6~2_combout  & (\inst7|inst11|Add4~2_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux6~2_combout ))))

	.dataa(\inst7|inst11|Add4~2_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux6~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~3 .lut_mask = 16'hF838;
defparam \inst12|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[9]~6 (
// Equation(s):
// \inst11|R0|dffs[9]~6_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux6~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux6~1_combout ))

	.dataa(\inst12|Mux6~1_combout ),
	.datab(\inst12|Mux6~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[9]~6 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst10|$00000|auto_generated|result_node[0]~15_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~15_combout  & (\inst11|R1|dffs [9])) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|R0|dffs [9])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst11|R1|dffs [9]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datad(\inst11|R0|dffs [9]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout  & ((\inst11|R3|dffs [9]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout  & (\inst11|R2|dffs [9])))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [9]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~0_combout ),
	.datad(\inst11|R3|dffs [9]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result9w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result9w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [9])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [9]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs455w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result9w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result9w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~20 (
// Equation(s):
// \inst12|Add3~20_combout  = (\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & (\inst12|Add3~19  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & (!\inst12|Add3~19  & VCC))
// \inst12|Add3~21  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & !\inst12|Add3~19 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~19 ),
	.combout(\inst12|Add3~20_combout ),
	.cout(\inst12|Add3~21 ));
// synopsys translate_off
defparam \inst12|Add3~20 .lut_mask = 16'hA50A;
defparam \inst12|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~20 (
// Equation(s):
// \inst12|Add1~20_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  $ (\inst12|Add1~19 )))) # (GND)
// \inst12|Add1~21  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  & !\inst12|Add1~19 )) # (!\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ) # (!\inst12|Add1~19 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~19 ),
	.combout(\inst12|Add1~20_combout ),
	.cout(\inst12|Add1~21 ));
// synopsys translate_off
defparam \inst12|Add1~20 .lut_mask = 16'h964D;
defparam \inst12|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~20 (
// Equation(s):
// \inst12|Add0~20_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  $ (!\inst12|Add0~19 )))) # (GND)
// \inst12|Add0~21  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ) # (!\inst12|Add0~19 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout  & !\inst12|Add0~19 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~19 ),
	.combout(\inst12|Add0~20_combout ),
	.cout(\inst12|Add0~21 ));
// synopsys translate_off
defparam \inst12|Add0~20 .lut_mask = 16'h698E;
defparam \inst12|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux5~0 (
// Equation(s):
// \inst12|Mux5~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~20_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~20_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~20_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux5~1 (
// Equation(s):
// \inst12|Mux5~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux5~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ))) # (!\inst12|Mux5~0_combout  & (\inst12|Add3~20_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux5~0_combout ))))

	.dataa(\inst12|Add3~20_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux5~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~1 .lut_mask = 16'hF838;
defparam \inst12|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "improved_mult:inst7|LUT4:inst1|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'hE1E0C3E083E007C00FC01F807F00FF00FC00F800E00000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add0~4 (
// Equation(s):
// \inst7|inst11|Add0~4_combout  = ((\inst7|inst|altsyncram_component|auto_generated|q_b [6] $ (\inst7|inst1|altsyncram_component|auto_generated|q_a [6] $ (!\inst7|inst11|Add0~3 )))) # (GND)
// \inst7|inst11|Add0~5  = CARRY((\inst7|inst|altsyncram_component|auto_generated|q_b [6] & ((\inst7|inst1|altsyncram_component|auto_generated|q_a [6]) # (!\inst7|inst11|Add0~3 ))) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [6] & 
// (\inst7|inst1|altsyncram_component|auto_generated|q_a [6] & !\inst7|inst11|Add0~3 )))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_b [6]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add0~3 ),
	.combout(\inst7|inst11|Add0~4_combout ),
	.cout(\inst7|inst11|Add0~5 ));
// synopsys translate_off
defparam \inst7|inst11|Add0~4 .lut_mask = 16'h698E;
defparam \inst7|inst11|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "improved_mult:inst7|LUT4:inst3|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h1E1E66665A5AAAAAB4B4CCCCF0F000001E1E66665A5A2AAAB4B4CCCCF0F00000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add1~4 (
// Equation(s):
// \inst7|inst11|Add1~4_combout  = ((\inst7|inst3|altsyncram_component|auto_generated|q_a [2] $ (\inst7|inst1|altsyncram_component|auto_generated|q_b [2] $ (!\inst7|inst11|Add1~3 )))) # (GND)
// \inst7|inst11|Add1~5  = CARRY((\inst7|inst3|altsyncram_component|auto_generated|q_a [2] & ((\inst7|inst1|altsyncram_component|auto_generated|q_b [2]) # (!\inst7|inst11|Add1~3 ))) # (!\inst7|inst3|altsyncram_component|auto_generated|q_a [2] & 
// (\inst7|inst1|altsyncram_component|auto_generated|q_b [2] & !\inst7|inst11|Add1~3 )))

	.dataa(\inst7|inst3|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add1~3 ),
	.combout(\inst7|inst11|Add1~4_combout ),
	.cout(\inst7|inst11|Add1~5 ));
// synopsys translate_off
defparam \inst7|inst11|Add1~4 .lut_mask = 16'h698E;
defparam \inst7|inst11|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add2~4 (
// Equation(s):
// \inst7|inst11|Add2~4_combout  = ((\inst7|inst11|Add0~4_combout  $ (\inst7|inst11|Add1~4_combout  $ (!\inst7|inst11|Add2~3 )))) # (GND)
// \inst7|inst11|Add2~5  = CARRY((\inst7|inst11|Add0~4_combout  & ((\inst7|inst11|Add1~4_combout ) # (!\inst7|inst11|Add2~3 ))) # (!\inst7|inst11|Add0~4_combout  & (\inst7|inst11|Add1~4_combout  & !\inst7|inst11|Add2~3 )))

	.dataa(\inst7|inst11|Add0~4_combout ),
	.datab(\inst7|inst11|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add2~3 ),
	.combout(\inst7|inst11|Add2~4_combout ),
	.cout(\inst7|inst11|Add2~5 ));
// synopsys translate_off
defparam \inst7|inst11|Add2~4 .lut_mask = 16'h698E;
defparam \inst7|inst11|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add3~4 (
// Equation(s):
// \inst7|inst11|Add3~4_combout  = (\inst7|inst3|altsyncram_component|auto_generated|q_b [2] & (\inst7|inst11|Add3~3  $ (GND))) # (!\inst7|inst3|altsyncram_component|auto_generated|q_b [2] & (!\inst7|inst11|Add3~3  & VCC))
// \inst7|inst11|Add3~5  = CARRY((\inst7|inst3|altsyncram_component|auto_generated|q_b [2] & !\inst7|inst11|Add3~3 ))

	.dataa(\inst7|inst3|altsyncram_component|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add3~3 ),
	.combout(\inst7|inst11|Add3~4_combout ),
	.cout(\inst7|inst11|Add3~5 ));
// synopsys translate_off
defparam \inst7|inst11|Add3~4 .lut_mask = 16'hA50A;
defparam \inst7|inst11|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add4~4 (
// Equation(s):
// \inst7|inst11|Add4~4_combout  = ((\inst7|inst11|Add2~4_combout  $ (\inst7|inst11|Add3~4_combout  $ (!\inst7|inst11|Add4~3 )))) # (GND)
// \inst7|inst11|Add4~5  = CARRY((\inst7|inst11|Add2~4_combout  & ((\inst7|inst11|Add3~4_combout ) # (!\inst7|inst11|Add4~3 ))) # (!\inst7|inst11|Add2~4_combout  & (\inst7|inst11|Add3~4_combout  & !\inst7|inst11|Add4~3 )))

	.dataa(\inst7|inst11|Add2~4_combout ),
	.datab(\inst7|inst11|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add4~3 ),
	.combout(\inst7|inst11|Add4~4_combout ),
	.cout(\inst7|inst11|Add4~5 ));
// synopsys translate_off
defparam \inst7|inst11|Add4~4 .lut_mask = 16'h698E;
defparam \inst7|inst11|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~20 (
// Equation(s):
// \inst12|Add4~20_combout  = (\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & ((GND) # (!\inst12|Add4~19 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  & (\inst12|Add4~19  $ (GND)))
// \inst12|Add4~21  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ) # (!\inst12|Add4~19 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~19 ),
	.combout(\inst12|Add4~20_combout ),
	.cout(\inst12|Add4~21 ));
// synopsys translate_off
defparam \inst12|Add4~20 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux5~2 (
// Equation(s):
// \inst12|Mux5~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [10])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~20_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [10]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~20_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux5~3 (
// Equation(s):
// \inst12|Mux5~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux5~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ))) # (!\inst12|Mux5~2_combout  & (\inst7|inst11|Add4~4_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux5~2_combout ))))

	.dataa(\inst7|inst11|Add4~4_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux5~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~3 .lut_mask = 16'hF838;
defparam \inst12|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[10]~5 (
// Equation(s):
// \inst11|R0|dffs[10]~5_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux5~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux5~1_combout ))

	.dataa(\inst12|Mux5~1_combout ),
	.datab(\inst12|Mux5~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[10]~5 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst10|$00000|auto_generated|result_node[1]~14_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~14_combout  & (\inst11|R2|dffs [10])) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|R0|dffs [10])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datab(\inst11|R2|dffs [10]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datad(\inst11|R0|dffs [10]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout  & ((\inst11|R3|dffs [10]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout  & (\inst11|R1|dffs [10])))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [10]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~0_combout ),
	.datad(\inst11|R3|dffs [10]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result10w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result10w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [10])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [10]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs503w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result10w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result10w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~22 (
// Equation(s):
// \inst12|Add3~22_combout  = (\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add3~21 )) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((\inst12|Add3~21 ) # (GND)))
// \inst12|Add3~23  = CARRY((!\inst12|Add3~21 ) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~21 ),
	.combout(\inst12|Add3~22_combout ),
	.cout(\inst12|Add3~23 ));
// synopsys translate_off
defparam \inst12|Add3~22 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~22 (
// Equation(s):
// \inst12|Add1~22_combout  = (\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add1~21 )) # (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & ((\inst12|Add1~21 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (\inst12|Add1~21  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add1~21 ))))
// \inst12|Add1~23  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((!\inst12|Add1~21 ) # (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & !\inst12|Add1~21 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~21 ),
	.combout(\inst12|Add1~22_combout ),
	.cout(\inst12|Add1~23 ));
// synopsys translate_off
defparam \inst12|Add1~22 .lut_mask = 16'h692B;
defparam \inst12|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~22 (
// Equation(s):
// \inst12|Add0~22_combout  = (\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (\inst12|Add0~21  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add0~21 
// )))) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add0~21 )) # (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & ((\inst12|Add0~21 ) # (GND)))))
// \inst12|Add0~23  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout  & !\inst12|Add0~21 )) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & ((!\inst12|Add0~21 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~21 ),
	.combout(\inst12|Add0~22_combout ),
	.cout(\inst12|Add0~23 ));
// synopsys translate_off
defparam \inst12|Add0~22 .lut_mask = 16'h9617;
defparam \inst12|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux4~0 (
// Equation(s):
// \inst12|Mux4~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~22_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~22_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~22_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux4~1 (
// Equation(s):
// \inst12|Mux4~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux4~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ))) # (!\inst12|Mux4~0_combout  & (\inst12|Add3~22_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux4~0_combout ))))

	.dataa(\inst12|Add3~22_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux4~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~1 .lut_mask = 16'hF838;
defparam \inst12|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "improved_mult:inst7|LUT4:inst1|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 255;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 256;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst7|inst1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'hFE00FC00FC00F800F000E0008000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add0~6 (
// Equation(s):
// \inst7|inst11|Add0~6_combout  = (\inst7|inst|altsyncram_component|auto_generated|q_b [7] & ((\inst7|inst1|altsyncram_component|auto_generated|q_a [7] & (\inst7|inst11|Add0~5  & VCC)) # (!\inst7|inst1|altsyncram_component|auto_generated|q_a [7] & 
// (!\inst7|inst11|Add0~5 )))) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [7] & ((\inst7|inst1|altsyncram_component|auto_generated|q_a [7] & (!\inst7|inst11|Add0~5 )) # (!\inst7|inst1|altsyncram_component|auto_generated|q_a [7] & 
// ((\inst7|inst11|Add0~5 ) # (GND)))))
// \inst7|inst11|Add0~7  = CARRY((\inst7|inst|altsyncram_component|auto_generated|q_b [7] & (!\inst7|inst1|altsyncram_component|auto_generated|q_a [7] & !\inst7|inst11|Add0~5 )) # (!\inst7|inst|altsyncram_component|auto_generated|q_b [7] & 
// ((!\inst7|inst11|Add0~5 ) # (!\inst7|inst1|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\inst7|inst|altsyncram_component|auto_generated|q_b [7]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add0~5 ),
	.combout(\inst7|inst11|Add0~6_combout ),
	.cout(\inst7|inst11|Add0~7 ));
// synopsys translate_off
defparam \inst7|inst11|Add0~6 .lut_mask = 16'h9617;
defparam \inst7|inst11|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "improved_mult:inst7|LUT4:inst3|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h01FE1E1E39C666666D925A5A55AAAAAAAB54B4B4936CCCCCC738F0F0FF000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add1~6 (
// Equation(s):
// \inst7|inst11|Add1~6_combout  = (\inst7|inst3|altsyncram_component|auto_generated|q_a [3] & ((\inst7|inst1|altsyncram_component|auto_generated|q_b [3] & (\inst7|inst11|Add1~5  & VCC)) # (!\inst7|inst1|altsyncram_component|auto_generated|q_b [3] & 
// (!\inst7|inst11|Add1~5 )))) # (!\inst7|inst3|altsyncram_component|auto_generated|q_a [3] & ((\inst7|inst1|altsyncram_component|auto_generated|q_b [3] & (!\inst7|inst11|Add1~5 )) # (!\inst7|inst1|altsyncram_component|auto_generated|q_b [3] & 
// ((\inst7|inst11|Add1~5 ) # (GND)))))
// \inst7|inst11|Add1~7  = CARRY((\inst7|inst3|altsyncram_component|auto_generated|q_a [3] & (!\inst7|inst1|altsyncram_component|auto_generated|q_b [3] & !\inst7|inst11|Add1~5 )) # (!\inst7|inst3|altsyncram_component|auto_generated|q_a [3] & 
// ((!\inst7|inst11|Add1~5 ) # (!\inst7|inst1|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\inst7|inst3|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add1~5 ),
	.combout(\inst7|inst11|Add1~6_combout ),
	.cout(\inst7|inst11|Add1~7 ));
// synopsys translate_off
defparam \inst7|inst11|Add1~6 .lut_mask = 16'h9617;
defparam \inst7|inst11|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add2~6 (
// Equation(s):
// \inst7|inst11|Add2~6_combout  = (\inst7|inst11|Add0~6_combout  & ((\inst7|inst11|Add1~6_combout  & (\inst7|inst11|Add2~5  & VCC)) # (!\inst7|inst11|Add1~6_combout  & (!\inst7|inst11|Add2~5 )))) # (!\inst7|inst11|Add0~6_combout  & 
// ((\inst7|inst11|Add1~6_combout  & (!\inst7|inst11|Add2~5 )) # (!\inst7|inst11|Add1~6_combout  & ((\inst7|inst11|Add2~5 ) # (GND)))))
// \inst7|inst11|Add2~7  = CARRY((\inst7|inst11|Add0~6_combout  & (!\inst7|inst11|Add1~6_combout  & !\inst7|inst11|Add2~5 )) # (!\inst7|inst11|Add0~6_combout  & ((!\inst7|inst11|Add2~5 ) # (!\inst7|inst11|Add1~6_combout ))))

	.dataa(\inst7|inst11|Add0~6_combout ),
	.datab(\inst7|inst11|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add2~5 ),
	.combout(\inst7|inst11|Add2~6_combout ),
	.cout(\inst7|inst11|Add2~7 ));
// synopsys translate_off
defparam \inst7|inst11|Add2~6 .lut_mask = 16'h9617;
defparam \inst7|inst11|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add3~6 (
// Equation(s):
// \inst7|inst11|Add3~6_combout  = (\inst7|inst3|altsyncram_component|auto_generated|q_b [3] & (!\inst7|inst11|Add3~5 )) # (!\inst7|inst3|altsyncram_component|auto_generated|q_b [3] & ((\inst7|inst11|Add3~5 ) # (GND)))
// \inst7|inst11|Add3~7  = CARRY((!\inst7|inst11|Add3~5 ) # (!\inst7|inst3|altsyncram_component|auto_generated|q_b [3]))

	.dataa(\inst7|inst3|altsyncram_component|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add3~5 ),
	.combout(\inst7|inst11|Add3~6_combout ),
	.cout(\inst7|inst11|Add3~7 ));
// synopsys translate_off
defparam \inst7|inst11|Add3~6 .lut_mask = 16'h5A5F;
defparam \inst7|inst11|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add4~6 (
// Equation(s):
// \inst7|inst11|Add4~6_combout  = (\inst7|inst11|Add2~6_combout  & ((\inst7|inst11|Add3~6_combout  & (\inst7|inst11|Add4~5  & VCC)) # (!\inst7|inst11|Add3~6_combout  & (!\inst7|inst11|Add4~5 )))) # (!\inst7|inst11|Add2~6_combout  & 
// ((\inst7|inst11|Add3~6_combout  & (!\inst7|inst11|Add4~5 )) # (!\inst7|inst11|Add3~6_combout  & ((\inst7|inst11|Add4~5 ) # (GND)))))
// \inst7|inst11|Add4~7  = CARRY((\inst7|inst11|Add2~6_combout  & (!\inst7|inst11|Add3~6_combout  & !\inst7|inst11|Add4~5 )) # (!\inst7|inst11|Add2~6_combout  & ((!\inst7|inst11|Add4~5 ) # (!\inst7|inst11|Add3~6_combout ))))

	.dataa(\inst7|inst11|Add2~6_combout ),
	.datab(\inst7|inst11|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add4~5 ),
	.combout(\inst7|inst11|Add4~6_combout ),
	.cout(\inst7|inst11|Add4~7 ));
// synopsys translate_off
defparam \inst7|inst11|Add4~6 .lut_mask = 16'h9617;
defparam \inst7|inst11|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~22 (
// Equation(s):
// \inst12|Add4~22_combout  = (\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & (\inst12|Add4~21  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & (!\inst12|Add4~21 ))
// \inst12|Add4~23  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  & !\inst12|Add4~21 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~21 ),
	.combout(\inst12|Add4~22_combout ),
	.cout(\inst12|Add4~23 ));
// synopsys translate_off
defparam \inst12|Add4~22 .lut_mask = 16'hA505;
defparam \inst12|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux4~2 (
// Equation(s):
// \inst12|Mux4~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [11])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~22_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [11]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~22_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux4~3 (
// Equation(s):
// \inst12|Mux4~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux4~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ))) # (!\inst12|Mux4~2_combout  & (\inst7|inst11|Add4~6_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux4~2_combout ))))

	.dataa(\inst7|inst11|Add4~6_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux4~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~3 .lut_mask = 16'hF838;
defparam \inst12|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[11]~4 (
// Equation(s):
// \inst11|R0|dffs[11]~4_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux4~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux4~1_combout ))

	.dataa(\inst12|Mux4~1_combout ),
	.datab(\inst12|Mux4~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[11]~4 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst10|$00000|auto_generated|result_node[0]~15_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~15_combout  & (\inst11|R1|dffs [11])) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|R0|dffs [11])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst11|R1|dffs [11]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datad(\inst11|R0|dffs [11]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout  & ((\inst11|R3|dffs [11]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout  & (\inst11|R2|dffs [11])))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [11]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~0_combout ),
	.datad(\inst11|R3|dffs [11]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result11w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result11w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [11])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [11]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs551w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result11w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result11w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~24 (
// Equation(s):
// \inst12|Add3~24_combout  = (\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & (\inst12|Add3~23  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & (!\inst12|Add3~23  & VCC))
// \inst12|Add3~25  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & !\inst12|Add3~23 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~23 ),
	.combout(\inst12|Add3~24_combout ),
	.cout(\inst12|Add3~25 ));
// synopsys translate_off
defparam \inst12|Add3~24 .lut_mask = 16'hA50A;
defparam \inst12|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|R1|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [12]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst11|R0|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[12]~3_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst10|$00000|auto_generated|result_node[4]~11_combout )))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & 
// ((\inst10|$00000|auto_generated|result_node[4]~11_combout  & (\inst11|R2|dffs [12])) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|R0|dffs [12])))))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst11|R2|dffs [12]),
	.datac(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datad(\inst11|R0|dffs [12]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout  & ((\inst11|R3|dffs [12]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout  & (\inst11|R1|dffs [12])))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [12]),
	.datab(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~0_combout ),
	.datad(\inst11|R3|dffs [12]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result12w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result12w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [12])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [12]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs599w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result12w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result12w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~24 (
// Equation(s):
// \inst12|Add1~24_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout  $ (\inst12|Add1~23 )))) # (GND)
// \inst12|Add1~25  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout  & !\inst12|Add1~23 )) # (!\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ) # (!\inst12|Add1~23 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~23 ),
	.combout(\inst12|Add1~24_combout ),
	.cout(\inst12|Add1~25 ));
// synopsys translate_off
defparam \inst12|Add1~24 .lut_mask = 16'h964D;
defparam \inst12|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~24 (
// Equation(s):
// \inst12|Add0~24_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout  $ (!\inst12|Add0~23 )))) # (GND)
// \inst12|Add0~25  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ) # (!\inst12|Add0~23 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout  & !\inst12|Add0~23 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~23 ),
	.combout(\inst12|Add0~24_combout ),
	.cout(\inst12|Add0~25 ));
// synopsys translate_off
defparam \inst12|Add0~24 .lut_mask = 16'h698E;
defparam \inst12|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux3~0 (
// Equation(s):
// \inst12|Mux3~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~24_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~24_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~24_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux3~1 (
// Equation(s):
// \inst12|Mux3~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux3~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ))) # (!\inst12|Mux3~0_combout  & (\inst12|Add3~24_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux3~0_combout ))))

	.dataa(\inst12|Add3~24_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux3~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~1 .lut_mask = 16'hF838;
defparam \inst12|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add0~8 (
// Equation(s):
// \inst7|inst11|Add0~8_combout  = !\inst7|inst11|Add0~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst11|Add0~7 ),
	.combout(\inst7|inst11|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst11|Add0~8 .lut_mask = 16'h0F0F;
defparam \inst7|inst11|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add1~8 (
// Equation(s):
// \inst7|inst11|Add1~8_combout  = !\inst7|inst11|Add1~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst11|Add1~7 ),
	.combout(\inst7|inst11|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst11|Add1~8 .lut_mask = 16'h0F0F;
defparam \inst7|inst11|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add2~8 (
// Equation(s):
// \inst7|inst11|Add2~8_combout  = ((\inst7|inst11|Add0~8_combout  $ (\inst7|inst11|Add1~8_combout  $ (!\inst7|inst11|Add2~7 )))) # (GND)
// \inst7|inst11|Add2~9  = CARRY((\inst7|inst11|Add0~8_combout  & ((\inst7|inst11|Add1~8_combout ) # (!\inst7|inst11|Add2~7 ))) # (!\inst7|inst11|Add0~8_combout  & (\inst7|inst11|Add1~8_combout  & !\inst7|inst11|Add2~7 )))

	.dataa(\inst7|inst11|Add0~8_combout ),
	.datab(\inst7|inst11|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add2~7 ),
	.combout(\inst7|inst11|Add2~8_combout ),
	.cout(\inst7|inst11|Add2~9 ));
// synopsys translate_off
defparam \inst7|inst11|Add2~8 .lut_mask = 16'h698E;
defparam \inst7|inst11|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add3~8 (
// Equation(s):
// \inst7|inst11|Add3~8_combout  = !\inst7|inst11|Add3~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst11|Add3~7 ),
	.combout(\inst7|inst11|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst11|Add3~8 .lut_mask = 16'h0F0F;
defparam \inst7|inst11|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add4~8 (
// Equation(s):
// \inst7|inst11|Add4~8_combout  = ((\inst7|inst11|Add2~8_combout  $ (\inst7|inst11|Add3~8_combout  $ (!\inst7|inst11|Add4~7 )))) # (GND)
// \inst7|inst11|Add4~9  = CARRY((\inst7|inst11|Add2~8_combout  & ((\inst7|inst11|Add3~8_combout ) # (!\inst7|inst11|Add4~7 ))) # (!\inst7|inst11|Add2~8_combout  & (\inst7|inst11|Add3~8_combout  & !\inst7|inst11|Add4~7 )))

	.dataa(\inst7|inst11|Add2~8_combout ),
	.datab(\inst7|inst11|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add4~7 ),
	.combout(\inst7|inst11|Add4~8_combout ),
	.cout(\inst7|inst11|Add4~9 ));
// synopsys translate_off
defparam \inst7|inst11|Add4~8 .lut_mask = 16'h698E;
defparam \inst7|inst11|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|R2|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R1|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [13]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst11|R0|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[13]~2_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst10|$00000|auto_generated|result_node[3]~12_combout )))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & 
// ((\inst10|$00000|auto_generated|result_node[3]~12_combout  & (\inst11|R1|dffs [13])) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|R0|dffs [13])))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst11|R1|dffs [13]),
	.datac(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datad(\inst11|R0|dffs [13]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout  & ((\inst11|R3|dffs [13]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout  & (\inst11|R2|dffs [13])))) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [13]),
	.datab(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~0_combout ),
	.datad(\inst11|R3|dffs [13]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result13w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [13])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [13]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs647w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result13w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result13w~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R1|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode18w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode28w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [14]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst11|R0|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[14]~1_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst10|$00000|auto_generated|result_node[4]~11_combout )))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & 
// ((\inst10|$00000|auto_generated|result_node[4]~11_combout  & (\inst11|R2|dffs [14])) # (!\inst10|$00000|auto_generated|result_node[4]~11_combout  & ((\inst11|R0|dffs [14])))))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst11|R2|dffs [14]),
	.datac(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datad(\inst11|R0|dffs [14]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R3|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1 (
// Equation(s):
// \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[3]~12_combout  & ((\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout  & ((\inst11|R3|dffs [14]))) # 
// (!\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout  & (\inst11|R1|dffs [14])))) # (!\inst10|$00000|auto_generated|result_node[3]~12_combout  & (((\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [14]),
	.datab(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~0_combout ),
	.datad(\inst11|R3|dffs [14]),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4A|auto_generated|muxlut_result14w~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|muxlut_result14w~0_combout  = (\inst10|$00000|auto_generated|result_node[5]~10_combout  & (\inst11|R4|dffs [14])) # (!\inst10|$00000|auto_generated|result_node[5]~10_combout  & 
// ((\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [14]),
	.datab(\inst11|MUX4A|auto_generated|w_mux_outputs695w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|muxlut_result14w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4A|auto_generated|muxlut_result14w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "improved_mult:inst7|LUT4:inst5|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'hAAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add5~0 (
// Equation(s):
// \inst7|inst12|Add5~0_combout  = (\inst7|inst11|Add4~8_combout  & (\inst7|inst5|altsyncram_component|auto_generated|q_b [0] $ (VCC))) # (!\inst7|inst11|Add4~8_combout  & (\inst7|inst5|altsyncram_component|auto_generated|q_b [0] & VCC))
// \inst7|inst12|Add5~1  = CARRY((\inst7|inst11|Add4~8_combout  & \inst7|inst5|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\inst7|inst11|Add4~8_combout ),
	.datab(\inst7|inst5|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst12|Add5~0_combout ),
	.cout(\inst7|inst12|Add5~1 ));
// synopsys translate_off
defparam \inst7|inst12|Add5~0 .lut_mask = 16'h6688;
defparam \inst7|inst12|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "improved_mult:inst7|LUT4:inst4|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'hAAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000AAAA0000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add3~0 (
// Equation(s):
// \inst7|inst12|Add3~0_combout  = (\inst7|inst5|altsyncram_component|auto_generated|q_a [0] & (\inst7|inst4|altsyncram_component|auto_generated|q_b [0] $ (VCC))) # (!\inst7|inst5|altsyncram_component|auto_generated|q_a [0] & 
// (\inst7|inst4|altsyncram_component|auto_generated|q_b [0] & VCC))
// \inst7|inst12|Add3~1  = CARRY((\inst7|inst5|altsyncram_component|auto_generated|q_a [0] & \inst7|inst4|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\inst7|inst5|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst7|inst4|altsyncram_component|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst12|Add3~0_combout ),
	.cout(\inst7|inst12|Add3~1 ));
// synopsys translate_off
defparam \inst7|inst12|Add3~0 .lut_mask = 16'h6688;
defparam \inst7|inst12|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "improved_mult:inst7|LUT4:inst3|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'h5554AB545294B4B44924936C66CCCCCC3398C7381C70F0F007C0FF0000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add1~0 (
// Equation(s):
// \inst7|inst12|Add1~0_combout  = (\inst7|inst4|altsyncram_component|auto_generated|q_a [0] & (\inst7|inst3|altsyncram_component|auto_generated|q_b [4] $ (VCC))) # (!\inst7|inst4|altsyncram_component|auto_generated|q_a [0] & 
// (\inst7|inst3|altsyncram_component|auto_generated|q_b [4] & VCC))
// \inst7|inst12|Add1~1  = CARRY((\inst7|inst4|altsyncram_component|auto_generated|q_a [0] & \inst7|inst3|altsyncram_component|auto_generated|q_b [4]))

	.dataa(\inst7|inst4|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst7|inst3|altsyncram_component|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst12|Add1~0_combout ),
	.cout(\inst7|inst12|Add1~1 ));
// synopsys translate_off
defparam \inst7|inst12|Add1~0 .lut_mask = 16'h6688;
defparam \inst7|inst12|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add0~0 (
// Equation(s):
// \inst7|inst12|Add0~0_combout  = (\inst7|inst3|altsyncram_component|auto_generated|q_a [4] & (\inst7|inst1|altsyncram_component|auto_generated|q_b [4] $ (VCC))) # (!\inst7|inst3|altsyncram_component|auto_generated|q_a [4] & 
// (\inst7|inst1|altsyncram_component|auto_generated|q_b [4] & VCC))
// \inst7|inst12|Add0~1  = CARRY((\inst7|inst3|altsyncram_component|auto_generated|q_a [4] & \inst7|inst1|altsyncram_component|auto_generated|q_b [4]))

	.dataa(\inst7|inst3|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst12|Add0~0_combout ),
	.cout(\inst7|inst12|Add0~1 ));
// synopsys translate_off
defparam \inst7|inst12|Add0~0 .lut_mask = 16'h6688;
defparam \inst7|inst12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add2~0 (
// Equation(s):
// \inst7|inst12|Add2~0_combout  = (\inst7|inst12|Add1~0_combout  & (\inst7|inst12|Add0~0_combout  $ (VCC))) # (!\inst7|inst12|Add1~0_combout  & (\inst7|inst12|Add0~0_combout  & VCC))
// \inst7|inst12|Add2~1  = CARRY((\inst7|inst12|Add1~0_combout  & \inst7|inst12|Add0~0_combout ))

	.dataa(\inst7|inst12|Add1~0_combout ),
	.datab(\inst7|inst12|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst12|Add2~0_combout ),
	.cout(\inst7|inst12|Add2~1 ));
// synopsys translate_off
defparam \inst7|inst12|Add2~0 .lut_mask = 16'h6688;
defparam \inst7|inst12|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add4~0 (
// Equation(s):
// \inst7|inst12|Add4~0_combout  = (\inst7|inst12|Add3~0_combout  & (\inst7|inst12|Add2~0_combout  $ (VCC))) # (!\inst7|inst12|Add3~0_combout  & (\inst7|inst12|Add2~0_combout  & VCC))
// \inst7|inst12|Add4~1  = CARRY((\inst7|inst12|Add3~0_combout  & \inst7|inst12|Add2~0_combout ))

	.dataa(\inst7|inst12|Add3~0_combout ),
	.datab(\inst7|inst12|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst12|Add4~0_combout ),
	.cout(\inst7|inst12|Add4~1 ));
// synopsys translate_off
defparam \inst7|inst12|Add4~0 .lut_mask = 16'h6688;
defparam \inst7|inst12|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|sum[0]~0 (
// Equation(s):
// \inst7|inst12|sum[0]~0_combout  = (\inst7|inst12|Add5~0_combout  & (\inst7|inst12|Add4~0_combout  $ (VCC))) # (!\inst7|inst12|Add5~0_combout  & (\inst7|inst12|Add4~0_combout  & VCC))
// \inst7|inst12|sum[0]~1  = CARRY((\inst7|inst12|Add5~0_combout  & \inst7|inst12|Add4~0_combout ))

	.dataa(\inst7|inst12|Add5~0_combout ),
	.datab(\inst7|inst12|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst12|sum[0]~0_combout ),
	.cout(\inst7|inst12|sum[0]~1 ));
// synopsys translate_off
defparam \inst7|inst12|sum[0]~0 .lut_mask = 16'h6688;
defparam \inst7|inst12|sum[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~24 (
// Equation(s):
// \inst12|Add4~24_combout  = (\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & ((GND) # (!\inst12|Add4~23 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  & (\inst12|Add4~23  $ (GND)))
// \inst12|Add4~25  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ) # (!\inst12|Add4~23 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~23 ),
	.combout(\inst12|Add4~24_combout ),
	.cout(\inst12|Add4~25 ));
// synopsys translate_off
defparam \inst12|Add4~24 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux3~2 (
// Equation(s):
// \inst12|Mux3~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [12])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~24_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [12]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~24_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux3~3 (
// Equation(s):
// \inst12|Mux3~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux3~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ))) # (!\inst12|Mux3~2_combout  & (\inst7|inst12|sum[0]~0_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux3~2_combout ))))

	.dataa(\inst7|inst12|sum[0]~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux3~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~3 .lut_mask = 16'hF838;
defparam \inst12|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[12]~3 (
// Equation(s):
// \inst11|R0|dffs[12]~3_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux3~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux3~1_combout ))

	.dataa(\inst12|Mux3~1_combout ),
	.datab(\inst12|Mux3~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[12]~3 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst10|$00000|auto_generated|result_node[1]~14_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~14_combout  & (\inst11|R2|dffs [12])) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|R0|dffs [12])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datab(\inst11|R2|dffs [12]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datad(\inst11|R0|dffs [12]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout  & ((\inst11|R3|dffs [12]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout  & (\inst11|R1|dffs [12])))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [12]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~0_combout ),
	.datad(\inst11|R3|dffs [12]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result12w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result12w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [12])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [12]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs599w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result12w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result12w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~26 (
// Equation(s):
// \inst12|Add3~26_combout  = (\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add3~25 )) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((\inst12|Add3~25 ) # (GND)))
// \inst12|Add3~27  = CARRY((!\inst12|Add3~25 ) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~25 ),
	.combout(\inst12|Add3~26_combout ),
	.cout(\inst12|Add3~27 ));
// synopsys translate_off
defparam \inst12|Add3~26 .lut_mask = 16'h5A5F;
defparam \inst12|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~26 (
// Equation(s):
// \inst12|Add1~26_combout  = (\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add1~25 )) # (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & ((\inst12|Add1~25 ) # 
// (GND))))) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (\inst12|Add1~25  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add1~25 ))))
// \inst12|Add1~27  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((!\inst12|Add1~25 ) # (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ))) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & 
// (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & !\inst12|Add1~25 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~25 ),
	.combout(\inst12|Add1~26_combout ),
	.cout(\inst12|Add1~27 ));
// synopsys translate_off
defparam \inst12|Add1~26 .lut_mask = 16'h692B;
defparam \inst12|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~26 (
// Equation(s):
// \inst12|Add0~26_combout  = (\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (\inst12|Add0~25  & VCC)) # (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add0~25 
// )))) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add0~25 )) # (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & ((\inst12|Add0~25 ) # (GND)))))
// \inst12|Add0~27  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout  & !\inst12|Add0~25 )) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & ((!\inst12|Add0~25 ) # 
// (!\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~25 ),
	.combout(\inst12|Add0~26_combout ),
	.cout(\inst12|Add0~27 ));
// synopsys translate_off
defparam \inst12|Add0~26 .lut_mask = 16'h9617;
defparam \inst12|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux2~0 (
// Equation(s):
// \inst12|Mux2~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~26_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~26_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~26_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux2~1 (
// Equation(s):
// \inst12|Mux2~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux2~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ))) # (!\inst12|Mux2~0_combout  & (\inst12|Add3~26_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux2~0_combout ))))

	.dataa(\inst12|Add3~26_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux2~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~1 .lut_mask = 16'hF838;
defparam \inst12|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add2~10 (
// Equation(s):
// \inst7|inst11|Add2~10_combout  = \inst7|inst11|Add2~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst11|Add2~9 ),
	.combout(\inst7|inst11|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst11|Add2~10 .lut_mask = 16'hF0F0;
defparam \inst7|inst11|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add4~10 (
// Equation(s):
// \inst7|inst11|Add4~10_combout  = (\inst7|inst11|Add2~10_combout  & (!\inst7|inst11|Add4~9 )) # (!\inst7|inst11|Add2~10_combout  & ((\inst7|inst11|Add4~9 ) # (GND)))
// \inst7|inst11|Add4~11  = CARRY((!\inst7|inst11|Add4~9 ) # (!\inst7|inst11|Add2~10_combout ))

	.dataa(\inst7|inst11|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst11|Add4~9 ),
	.combout(\inst7|inst11|Add4~10_combout ),
	.cout(\inst7|inst11|Add4~11 ));
// synopsys translate_off
defparam \inst7|inst11|Add4~10 .lut_mask = 16'h5A5F;
defparam \inst7|inst11|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "improved_mult:inst7|LUT4:inst5|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 256;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h6666AAAACCCC00006666AAAACCCC00006666AAAACCCC80006666AAAACCCC0000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add5~2 (
// Equation(s):
// \inst7|inst12|Add5~2_combout  = (\inst7|inst11|Add4~10_combout  & ((\inst7|inst5|altsyncram_component|auto_generated|q_b [1] & (\inst7|inst12|Add5~1  & VCC)) # (!\inst7|inst5|altsyncram_component|auto_generated|q_b [1] & (!\inst7|inst12|Add5~1 )))) # 
// (!\inst7|inst11|Add4~10_combout  & ((\inst7|inst5|altsyncram_component|auto_generated|q_b [1] & (!\inst7|inst12|Add5~1 )) # (!\inst7|inst5|altsyncram_component|auto_generated|q_b [1] & ((\inst7|inst12|Add5~1 ) # (GND)))))
// \inst7|inst12|Add5~3  = CARRY((\inst7|inst11|Add4~10_combout  & (!\inst7|inst5|altsyncram_component|auto_generated|q_b [1] & !\inst7|inst12|Add5~1 )) # (!\inst7|inst11|Add4~10_combout  & ((!\inst7|inst12|Add5~1 ) # 
// (!\inst7|inst5|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\inst7|inst11|Add4~10_combout ),
	.datab(\inst7|inst5|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add5~1 ),
	.combout(\inst7|inst12|Add5~2_combout ),
	.cout(\inst7|inst12|Add5~3 ));
// synopsys translate_off
defparam \inst7|inst12|Add5~2 .lut_mask = 16'h9617;
defparam \inst7|inst12|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst4|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "improved_mult:inst7|LUT4:inst4|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 256;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h6666AAAACCCC00006666AAAACCCC00006666AAAACCCC80006666AAAACCCC0000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add3~2 (
// Equation(s):
// \inst7|inst12|Add3~2_combout  = (\inst7|inst5|altsyncram_component|auto_generated|q_a [1] & ((\inst7|inst4|altsyncram_component|auto_generated|q_b [1] & (\inst7|inst12|Add3~1  & VCC)) # (!\inst7|inst4|altsyncram_component|auto_generated|q_b [1] & 
// (!\inst7|inst12|Add3~1 )))) # (!\inst7|inst5|altsyncram_component|auto_generated|q_a [1] & ((\inst7|inst4|altsyncram_component|auto_generated|q_b [1] & (!\inst7|inst12|Add3~1 )) # (!\inst7|inst4|altsyncram_component|auto_generated|q_b [1] & 
// ((\inst7|inst12|Add3~1 ) # (GND)))))
// \inst7|inst12|Add3~3  = CARRY((\inst7|inst5|altsyncram_component|auto_generated|q_a [1] & (!\inst7|inst4|altsyncram_component|auto_generated|q_b [1] & !\inst7|inst12|Add3~1 )) # (!\inst7|inst5|altsyncram_component|auto_generated|q_a [1] & 
// ((!\inst7|inst12|Add3~1 ) # (!\inst7|inst4|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\inst7|inst5|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst7|inst4|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add3~1 ),
	.combout(\inst7|inst12|Add3~2_combout ),
	.cout(\inst7|inst12|Add3~3 ));
// synopsys translate_off
defparam \inst7|inst12|Add3~2 .lut_mask = 16'h9617;
defparam \inst7|inst12|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "improved_mult:inst7|LUT4:inst3|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'h999833986318C7388E381C7078F0F0F0C3E007C01F80FF00F800000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add1~2 (
// Equation(s):
// \inst7|inst12|Add1~2_combout  = (\inst7|inst4|altsyncram_component|auto_generated|q_a [1] & ((\inst7|inst3|altsyncram_component|auto_generated|q_b [5] & (\inst7|inst12|Add1~1  & VCC)) # (!\inst7|inst3|altsyncram_component|auto_generated|q_b [5] & 
// (!\inst7|inst12|Add1~1 )))) # (!\inst7|inst4|altsyncram_component|auto_generated|q_a [1] & ((\inst7|inst3|altsyncram_component|auto_generated|q_b [5] & (!\inst7|inst12|Add1~1 )) # (!\inst7|inst3|altsyncram_component|auto_generated|q_b [5] & 
// ((\inst7|inst12|Add1~1 ) # (GND)))))
// \inst7|inst12|Add1~3  = CARRY((\inst7|inst4|altsyncram_component|auto_generated|q_a [1] & (!\inst7|inst3|altsyncram_component|auto_generated|q_b [5] & !\inst7|inst12|Add1~1 )) # (!\inst7|inst4|altsyncram_component|auto_generated|q_a [1] & 
// ((!\inst7|inst12|Add1~1 ) # (!\inst7|inst3|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\inst7|inst4|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst7|inst3|altsyncram_component|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add1~1 ),
	.combout(\inst7|inst12|Add1~2_combout ),
	.cout(\inst7|inst12|Add1~3 ));
// synopsys translate_off
defparam \inst7|inst12|Add1~2 .lut_mask = 16'h9617;
defparam \inst7|inst12|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add0~2 (
// Equation(s):
// \inst7|inst12|Add0~2_combout  = (\inst7|inst3|altsyncram_component|auto_generated|q_a [5] & ((\inst7|inst1|altsyncram_component|auto_generated|q_b [5] & (\inst7|inst12|Add0~1  & VCC)) # (!\inst7|inst1|altsyncram_component|auto_generated|q_b [5] & 
// (!\inst7|inst12|Add0~1 )))) # (!\inst7|inst3|altsyncram_component|auto_generated|q_a [5] & ((\inst7|inst1|altsyncram_component|auto_generated|q_b [5] & (!\inst7|inst12|Add0~1 )) # (!\inst7|inst1|altsyncram_component|auto_generated|q_b [5] & 
// ((\inst7|inst12|Add0~1 ) # (GND)))))
// \inst7|inst12|Add0~3  = CARRY((\inst7|inst3|altsyncram_component|auto_generated|q_a [5] & (!\inst7|inst1|altsyncram_component|auto_generated|q_b [5] & !\inst7|inst12|Add0~1 )) # (!\inst7|inst3|altsyncram_component|auto_generated|q_a [5] & 
// ((!\inst7|inst12|Add0~1 ) # (!\inst7|inst1|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\inst7|inst3|altsyncram_component|auto_generated|q_a [5]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add0~1 ),
	.combout(\inst7|inst12|Add0~2_combout ),
	.cout(\inst7|inst12|Add0~3 ));
// synopsys translate_off
defparam \inst7|inst12|Add0~2 .lut_mask = 16'h9617;
defparam \inst7|inst12|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add2~2 (
// Equation(s):
// \inst7|inst12|Add2~2_combout  = (\inst7|inst12|Add1~2_combout  & ((\inst7|inst12|Add0~2_combout  & (\inst7|inst12|Add2~1  & VCC)) # (!\inst7|inst12|Add0~2_combout  & (!\inst7|inst12|Add2~1 )))) # (!\inst7|inst12|Add1~2_combout  & 
// ((\inst7|inst12|Add0~2_combout  & (!\inst7|inst12|Add2~1 )) # (!\inst7|inst12|Add0~2_combout  & ((\inst7|inst12|Add2~1 ) # (GND)))))
// \inst7|inst12|Add2~3  = CARRY((\inst7|inst12|Add1~2_combout  & (!\inst7|inst12|Add0~2_combout  & !\inst7|inst12|Add2~1 )) # (!\inst7|inst12|Add1~2_combout  & ((!\inst7|inst12|Add2~1 ) # (!\inst7|inst12|Add0~2_combout ))))

	.dataa(\inst7|inst12|Add1~2_combout ),
	.datab(\inst7|inst12|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add2~1 ),
	.combout(\inst7|inst12|Add2~2_combout ),
	.cout(\inst7|inst12|Add2~3 ));
// synopsys translate_off
defparam \inst7|inst12|Add2~2 .lut_mask = 16'h9617;
defparam \inst7|inst12|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add4~2 (
// Equation(s):
// \inst7|inst12|Add4~2_combout  = (\inst7|inst12|Add3~2_combout  & ((\inst7|inst12|Add2~2_combout  & (\inst7|inst12|Add4~1  & VCC)) # (!\inst7|inst12|Add2~2_combout  & (!\inst7|inst12|Add4~1 )))) # (!\inst7|inst12|Add3~2_combout  & 
// ((\inst7|inst12|Add2~2_combout  & (!\inst7|inst12|Add4~1 )) # (!\inst7|inst12|Add2~2_combout  & ((\inst7|inst12|Add4~1 ) # (GND)))))
// \inst7|inst12|Add4~3  = CARRY((\inst7|inst12|Add3~2_combout  & (!\inst7|inst12|Add2~2_combout  & !\inst7|inst12|Add4~1 )) # (!\inst7|inst12|Add3~2_combout  & ((!\inst7|inst12|Add4~1 ) # (!\inst7|inst12|Add2~2_combout ))))

	.dataa(\inst7|inst12|Add3~2_combout ),
	.datab(\inst7|inst12|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add4~1 ),
	.combout(\inst7|inst12|Add4~2_combout ),
	.cout(\inst7|inst12|Add4~3 ));
// synopsys translate_off
defparam \inst7|inst12|Add4~2 .lut_mask = 16'h9617;
defparam \inst7|inst12|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|sum[1]~2 (
// Equation(s):
// \inst7|inst12|sum[1]~2_combout  = (\inst7|inst12|Add5~2_combout  & ((\inst7|inst12|Add4~2_combout  & (\inst7|inst12|sum[0]~1  & VCC)) # (!\inst7|inst12|Add4~2_combout  & (!\inst7|inst12|sum[0]~1 )))) # (!\inst7|inst12|Add5~2_combout  & 
// ((\inst7|inst12|Add4~2_combout  & (!\inst7|inst12|sum[0]~1 )) # (!\inst7|inst12|Add4~2_combout  & ((\inst7|inst12|sum[0]~1 ) # (GND)))))
// \inst7|inst12|sum[1]~3  = CARRY((\inst7|inst12|Add5~2_combout  & (!\inst7|inst12|Add4~2_combout  & !\inst7|inst12|sum[0]~1 )) # (!\inst7|inst12|Add5~2_combout  & ((!\inst7|inst12|sum[0]~1 ) # (!\inst7|inst12|Add4~2_combout ))))

	.dataa(\inst7|inst12|Add5~2_combout ),
	.datab(\inst7|inst12|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|sum[0]~1 ),
	.combout(\inst7|inst12|sum[1]~2_combout ),
	.cout(\inst7|inst12|sum[1]~3 ));
// synopsys translate_off
defparam \inst7|inst12|sum[1]~2 .lut_mask = 16'h9617;
defparam \inst7|inst12|sum[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~26 (
// Equation(s):
// \inst12|Add4~26_combout  = (\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & (\inst12|Add4~25  & VCC)) # (!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & (!\inst12|Add4~25 ))
// \inst12|Add4~27  = CARRY((!\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  & !\inst12|Add4~25 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~25 ),
	.combout(\inst12|Add4~26_combout ),
	.cout(\inst12|Add4~27 ));
// synopsys translate_off
defparam \inst12|Add4~26 .lut_mask = 16'hA505;
defparam \inst12|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux2~2 (
// Equation(s):
// \inst12|Mux2~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [13])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~26_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [13]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~26_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux2~3 (
// Equation(s):
// \inst12|Mux2~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux2~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ))) # (!\inst12|Mux2~2_combout  & (\inst7|inst12|sum[1]~2_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux2~2_combout ))))

	.dataa(\inst7|inst12|sum[1]~2_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux2~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~3 .lut_mask = 16'hF838;
defparam \inst12|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[13]~2 (
// Equation(s):
// \inst11|R0|dffs[13]~2_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux2~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux2~1_combout ))

	.dataa(\inst12|Mux2~1_combout ),
	.datab(\inst12|Mux2~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[13]~2 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst10|$00000|auto_generated|result_node[0]~15_combout )))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & 
// ((\inst10|$00000|auto_generated|result_node[0]~15_combout  & (\inst11|R1|dffs [13])) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|R0|dffs [13])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst11|R1|dffs [13]),
	.datac(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datad(\inst11|R0|dffs [13]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout  & ((\inst11|R3|dffs [13]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout  & (\inst11|R2|dffs [13])))) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout ))))

	.dataa(\inst11|R2|dffs [13]),
	.datab(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~0_combout ),
	.datad(\inst11|R3|dffs [13]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result13w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result13w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [13])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [13]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs647w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result13w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result13w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~28 (
// Equation(s):
// \inst12|Add3~28_combout  = (\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & (\inst12|Add3~27  $ (GND))) # (!\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & (!\inst12|Add3~27  & VCC))
// \inst12|Add3~29  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & !\inst12|Add3~27 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add3~27 ),
	.combout(\inst12|Add3~28_combout ),
	.cout(\inst12|Add3~29 ));
// synopsys translate_off
defparam \inst12|Add3~28 .lut_mask = 16'hA50A;
defparam \inst12|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~28 (
// Equation(s):
// \inst12|Add1~28_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout  $ (\inst12|Add1~27 )))) # (GND)
// \inst12|Add1~29  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & (\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout  & !\inst12|Add1~27 )) # (!\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & 
// ((\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ) # (!\inst12|Add1~27 ))))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~27 ),
	.combout(\inst12|Add1~28_combout ),
	.cout(\inst12|Add1~29 ));
// synopsys translate_off
defparam \inst12|Add1~28 .lut_mask = 16'h964D;
defparam \inst12|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~28 (
// Equation(s):
// \inst12|Add0~28_combout  = ((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout  $ (!\inst12|Add0~27 )))) # (GND)
// \inst12|Add0~29  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ) # (!\inst12|Add0~27 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & 
// (\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout  & !\inst12|Add0~27 )))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~27 ),
	.combout(\inst12|Add0~28_combout ),
	.cout(\inst12|Add0~29 ));
// synopsys translate_off
defparam \inst12|Add0~28 .lut_mask = 16'h698E;
defparam \inst12|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux1~0 (
// Equation(s):
// \inst12|Mux1~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & 
// ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst12|Add1~28_combout )) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Add0~28_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst12|Add1~28_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst12|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~0 .lut_mask = 16'hE5E0;
defparam \inst12|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux1~1 (
// Equation(s):
// \inst12|Mux1~1_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux1~0_combout  & ((\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ))) # (!\inst12|Mux1~0_combout  & (\inst12|Add3~28_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux1~0_combout ))))

	.dataa(\inst12|Add3~28_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Mux1~0_combout ),
	.datad(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~1 .lut_mask = 16'hF838;
defparam \inst12|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst11|Add4~12 (
// Equation(s):
// \inst7|inst11|Add4~12_combout  = !\inst7|inst11|Add4~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst11|Add4~11 ),
	.combout(\inst7|inst11|Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst11|Add4~12 .lut_mask = 16'h0F0F;
defparam \inst7|inst11|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "improved_mult:inst7|LUT4:inst5|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 255;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 256;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h1E1E66665A5AAAAAB4B4CCCCF0F000001E1E66665A5A2AAAB4B4CCCCF0F00000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add5~4 (
// Equation(s):
// \inst7|inst12|Add5~4_combout  = ((\inst7|inst11|Add4~12_combout  $ (\inst7|inst5|altsyncram_component|auto_generated|q_b [2] $ (!\inst7|inst12|Add5~3 )))) # (GND)
// \inst7|inst12|Add5~5  = CARRY((\inst7|inst11|Add4~12_combout  & ((\inst7|inst5|altsyncram_component|auto_generated|q_b [2]) # (!\inst7|inst12|Add5~3 ))) # (!\inst7|inst11|Add4~12_combout  & (\inst7|inst5|altsyncram_component|auto_generated|q_b [2] & 
// !\inst7|inst12|Add5~3 )))

	.dataa(\inst7|inst11|Add4~12_combout ),
	.datab(\inst7|inst5|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add5~3 ),
	.combout(\inst7|inst12|Add5~4_combout ),
	.cout(\inst7|inst12|Add5~5 ));
// synopsys translate_off
defparam \inst7|inst12|Add5~4 .lut_mask = 16'h698E;
defparam \inst7|inst12|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst4|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "improved_mult:inst7|LUT4:inst4|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 255;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 256;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h1E1E66665A5AAAAAB4B4CCCCF0F000001E1E66665A5A2AAAB4B4CCCCF0F00000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add3~4 (
// Equation(s):
// \inst7|inst12|Add3~4_combout  = ((\inst7|inst5|altsyncram_component|auto_generated|q_a [2] $ (\inst7|inst4|altsyncram_component|auto_generated|q_b [2] $ (!\inst7|inst12|Add3~3 )))) # (GND)
// \inst7|inst12|Add3~5  = CARRY((\inst7|inst5|altsyncram_component|auto_generated|q_a [2] & ((\inst7|inst4|altsyncram_component|auto_generated|q_b [2]) # (!\inst7|inst12|Add3~3 ))) # (!\inst7|inst5|altsyncram_component|auto_generated|q_a [2] & 
// (\inst7|inst4|altsyncram_component|auto_generated|q_b [2] & !\inst7|inst12|Add3~3 )))

	.dataa(\inst7|inst5|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst7|inst4|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add3~3 ),
	.combout(\inst7|inst12|Add3~4_combout ),
	.cout(\inst7|inst12|Add3~5 ));
// synopsys translate_off
defparam \inst7|inst12|Add3~4 .lut_mask = 16'h698E;
defparam \inst7|inst12|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "improved_mult:inst7|LUT4:inst3|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'hE1E0C3E083E007C00FC01F807F00FF00FC00F800E00000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add1~4 (
// Equation(s):
// \inst7|inst12|Add1~4_combout  = ((\inst7|inst4|altsyncram_component|auto_generated|q_a [2] $ (\inst7|inst3|altsyncram_component|auto_generated|q_b [6] $ (!\inst7|inst12|Add1~3 )))) # (GND)
// \inst7|inst12|Add1~5  = CARRY((\inst7|inst4|altsyncram_component|auto_generated|q_a [2] & ((\inst7|inst3|altsyncram_component|auto_generated|q_b [6]) # (!\inst7|inst12|Add1~3 ))) # (!\inst7|inst4|altsyncram_component|auto_generated|q_a [2] & 
// (\inst7|inst3|altsyncram_component|auto_generated|q_b [6] & !\inst7|inst12|Add1~3 )))

	.dataa(\inst7|inst4|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst7|inst3|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add1~3 ),
	.combout(\inst7|inst12|Add1~4_combout ),
	.cout(\inst7|inst12|Add1~5 ));
// synopsys translate_off
defparam \inst7|inst12|Add1~4 .lut_mask = 16'h698E;
defparam \inst7|inst12|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add0~4 (
// Equation(s):
// \inst7|inst12|Add0~4_combout  = ((\inst7|inst3|altsyncram_component|auto_generated|q_a [6] $ (\inst7|inst1|altsyncram_component|auto_generated|q_b [6] $ (!\inst7|inst12|Add0~3 )))) # (GND)
// \inst7|inst12|Add0~5  = CARRY((\inst7|inst3|altsyncram_component|auto_generated|q_a [6] & ((\inst7|inst1|altsyncram_component|auto_generated|q_b [6]) # (!\inst7|inst12|Add0~3 ))) # (!\inst7|inst3|altsyncram_component|auto_generated|q_a [6] & 
// (\inst7|inst1|altsyncram_component|auto_generated|q_b [6] & !\inst7|inst12|Add0~3 )))

	.dataa(\inst7|inst3|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add0~3 ),
	.combout(\inst7|inst12|Add0~4_combout ),
	.cout(\inst7|inst12|Add0~5 ));
// synopsys translate_off
defparam \inst7|inst12|Add0~4 .lut_mask = 16'h698E;
defparam \inst7|inst12|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add2~4 (
// Equation(s):
// \inst7|inst12|Add2~4_combout  = ((\inst7|inst12|Add1~4_combout  $ (\inst7|inst12|Add0~4_combout  $ (!\inst7|inst12|Add2~3 )))) # (GND)
// \inst7|inst12|Add2~5  = CARRY((\inst7|inst12|Add1~4_combout  & ((\inst7|inst12|Add0~4_combout ) # (!\inst7|inst12|Add2~3 ))) # (!\inst7|inst12|Add1~4_combout  & (\inst7|inst12|Add0~4_combout  & !\inst7|inst12|Add2~3 )))

	.dataa(\inst7|inst12|Add1~4_combout ),
	.datab(\inst7|inst12|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add2~3 ),
	.combout(\inst7|inst12|Add2~4_combout ),
	.cout(\inst7|inst12|Add2~5 ));
// synopsys translate_off
defparam \inst7|inst12|Add2~4 .lut_mask = 16'h698E;
defparam \inst7|inst12|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add4~4 (
// Equation(s):
// \inst7|inst12|Add4~4_combout  = ((\inst7|inst12|Add3~4_combout  $ (\inst7|inst12|Add2~4_combout  $ (!\inst7|inst12|Add4~3 )))) # (GND)
// \inst7|inst12|Add4~5  = CARRY((\inst7|inst12|Add3~4_combout  & ((\inst7|inst12|Add2~4_combout ) # (!\inst7|inst12|Add4~3 ))) # (!\inst7|inst12|Add3~4_combout  & (\inst7|inst12|Add2~4_combout  & !\inst7|inst12|Add4~3 )))

	.dataa(\inst7|inst12|Add3~4_combout ),
	.datab(\inst7|inst12|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|Add4~3 ),
	.combout(\inst7|inst12|Add4~4_combout ),
	.cout(\inst7|inst12|Add4~5 ));
// synopsys translate_off
defparam \inst7|inst12|Add4~4 .lut_mask = 16'h698E;
defparam \inst7|inst12|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|sum[2]~4 (
// Equation(s):
// \inst7|inst12|sum[2]~4_combout  = ((\inst7|inst12|Add5~4_combout  $ (\inst7|inst12|Add4~4_combout  $ (!\inst7|inst12|sum[1]~3 )))) # (GND)
// \inst7|inst12|sum[2]~5  = CARRY((\inst7|inst12|Add5~4_combout  & ((\inst7|inst12|Add4~4_combout ) # (!\inst7|inst12|sum[1]~3 ))) # (!\inst7|inst12|Add5~4_combout  & (\inst7|inst12|Add4~4_combout  & !\inst7|inst12|sum[1]~3 )))

	.dataa(\inst7|inst12|Add5~4_combout ),
	.datab(\inst7|inst12|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst12|sum[1]~3 ),
	.combout(\inst7|inst12|sum[2]~4_combout ),
	.cout(\inst7|inst12|sum[2]~5 ));
// synopsys translate_off
defparam \inst7|inst12|sum[2]~4 .lut_mask = 16'h698E;
defparam \inst7|inst12|sum[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~28 (
// Equation(s):
// \inst12|Add4~28_combout  = (\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & ((GND) # (!\inst12|Add4~27 ))) # (!\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  & (\inst12|Add4~27  $ (GND)))
// \inst12|Add4~29  = CARRY((\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ) # (!\inst12|Add4~27 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add4~27 ),
	.combout(\inst12|Add4~28_combout ),
	.cout(\inst12|Add4~29 ));
// synopsys translate_off
defparam \inst12|Add4~28 .lut_mask = 16'h5AAF;
defparam \inst12|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux1~2 (
// Equation(s):
// \inst12|Mux1~2_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst10|$00000|auto_generated|result_node[13]~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// ((\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|altsyncram_component|auto_generated|q_b [14])) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add4~28_combout )))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_b [14]),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Add4~28_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~2 .lut_mask = 16'hE5E0;
defparam \inst12|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux1~3 (
// Equation(s):
// \inst12|Mux1~3_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst12|Mux1~2_combout  & ((\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ))) # (!\inst12|Mux1~2_combout  & (\inst7|inst12|sum[2]~4_combout )))) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & (((\inst12|Mux1~2_combout ))))

	.dataa(\inst7|inst12|sum[2]~4_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Mux1~2_combout ),
	.datad(\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~3 .lut_mask = 16'hF838;
defparam \inst12|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[14]~1 (
// Equation(s):
// \inst11|R0|dffs[14]~1_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux1~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux1~1_combout ))

	.dataa(\inst12|Mux1~1_combout ),
	.datab(\inst12|Mux1~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[14]~1 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R4|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|DEMUX4|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R4|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R4|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R4|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst10|$00000|auto_generated|result_node[1]~14_combout )))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & 
// ((\inst10|$00000|auto_generated|result_node[1]~14_combout  & (\inst11|R2|dffs [14])) # (!\inst10|$00000|auto_generated|result_node[1]~14_combout  & ((\inst11|R0|dffs [14])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datab(\inst11|R2|dffs [14]),
	.datac(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datad(\inst11|R0|dffs [14]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0 .lut_mask = 16'hE5E0;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1 (
// Equation(s):
// \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1_combout  = (\inst10|$00000|auto_generated|result_node[0]~15_combout  & ((\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout  & ((\inst11|R3|dffs [14]))) # 
// (!\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout  & (\inst11|R1|dffs [14])))) # (!\inst10|$00000|auto_generated|result_node[0]~15_combout  & (((\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout ))))

	.dataa(\inst11|R1|dffs [14]),
	.datab(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datac(\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~0_combout ),
	.datad(\inst11|R3|dffs [14]),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1 .lut_mask = 16'hF838;
defparam \inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|MUX4B|auto_generated|muxlut_result14w~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|muxlut_result14w~0_combout  = (\inst10|$00000|auto_generated|result_node[2]~13_combout  & (\inst11|R4|dffs [14])) # (!\inst10|$00000|auto_generated|result_node[2]~13_combout  & 
// ((\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1_combout )))

	.dataa(\inst11|R4|dffs [14]),
	.datab(\inst11|MUX4B|auto_generated|w_mux_outputs695w[0]~1_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|muxlut_result14w~0 .lut_mask = 16'hAACC;
defparam \inst11|MUX4B|auto_generated|muxlut_result14w~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add1~30 (
// Equation(s):
// \inst12|Add1~30_combout  = \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout  $ (!\inst12|Add1~29 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst12|Add1~29 ),
	.combout(\inst12|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add1~30 .lut_mask = 16'h6969;
defparam \inst12|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add0~30 (
// Equation(s):
// \inst12|Add0~30_combout  = \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout  $ (\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout  $ (\inst12|Add0~29 ))

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.datab(\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst12|Add0~29 ),
	.combout(\inst12|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add0~30 .lut_mask = 16'h9696;
defparam \inst12|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add3~30 (
// Equation(s):
// \inst12|Add3~30_combout  = \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout  $ (\inst12|Add3~29 )

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst12|Add3~29 ),
	.combout(\inst12|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add3~30 .lut_mask = 16'h5A5A;
defparam \inst12|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux0~0 (
// Equation(s):
// \inst12|Mux0~0_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Add3~30_combout ))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst12|Add0~30_combout ))

	.dataa(\inst12|Add0~30_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst12|Add3~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~0 .lut_mask = 16'hE2E2;
defparam \inst12|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux0~1 (
// Equation(s):
// \inst12|Mux0~1_combout  = (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (\inst12|Add1~30_combout ))) # (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & 
// (((\inst12|Mux0~0_combout ))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst12|Add1~30_combout ),
	.datad(\inst12|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~1 .lut_mask = 16'h7340;
defparam \inst12|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result0w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result14w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result13w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result12w~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result8w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "improved_mult:inst7|LUT4:inst5|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 256;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst7|inst5|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h01FE1E1E39C666666D925A5A55AAAAAAAB54B4B4936CCCCCC738F0F0FF000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add5~6 (
// Equation(s):
// \inst7|inst12|Add5~6_combout  = \inst7|inst5|altsyncram_component|auto_generated|q_b [3] $ (\inst7|inst12|Add5~5 )

	.dataa(\inst7|inst5|altsyncram_component|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst12|Add5~5 ),
	.combout(\inst7|inst12|Add5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst12|Add5~6 .lut_mask = 16'h5A5A;
defparam \inst7|inst12|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result14w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result13w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result12w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst4|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "improved_mult:inst7|LUT4:inst4|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 256;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst7|inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h01FE1E1E39C666666D925A5A55AAAAAAAB54B4B4936CCCCCC738F0F0FF000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add3~6 (
// Equation(s):
// \inst7|inst12|Add3~6_combout  = \inst7|inst5|altsyncram_component|auto_generated|q_a [3] $ (\inst7|inst4|altsyncram_component|auto_generated|q_b [3] $ (\inst7|inst12|Add3~5 ))

	.dataa(\inst7|inst5|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst7|inst4|altsyncram_component|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst12|Add3~5 ),
	.combout(\inst7|inst12|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst12|Add3~6 .lut_mask = 16'h9696;
defparam \inst7|inst12|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst11|MUX4B|auto_generated|muxlut_result11w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result10w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result9w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result8w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result3w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result2w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result1w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result0w~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst11|MUX4B|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4B|auto_generated|muxlut_result4w~0_combout ,
\inst11|MUX4A|auto_generated|muxlut_result7w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result6w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result5w~0_combout ,\inst11|MUX4A|auto_generated|muxlut_result4w~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\inst7|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "FunnyMultiplier.mif";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "improved_mult:inst7|LUT4:inst3|altsyncram:altsyncram_component|altsyncram_h0j2:auto_generated|ALTSYNCRAM";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 255;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 256;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst7|inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'hFE00FC00FC00F800F000E0008000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add1~6 (
// Equation(s):
// \inst7|inst12|Add1~6_combout  = \inst7|inst4|altsyncram_component|auto_generated|q_a [3] $ (\inst7|inst3|altsyncram_component|auto_generated|q_b [7] $ (\inst7|inst12|Add1~5 ))

	.dataa(\inst7|inst4|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst7|inst3|altsyncram_component|auto_generated|q_b [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst12|Add1~5 ),
	.combout(\inst7|inst12|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst12|Add1~6 .lut_mask = 16'h9696;
defparam \inst7|inst12|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add0~6 (
// Equation(s):
// \inst7|inst12|Add0~6_combout  = \inst7|inst3|altsyncram_component|auto_generated|q_a [7] $ (\inst7|inst1|altsyncram_component|auto_generated|q_b [7] $ (\inst7|inst12|Add0~5 ))

	.dataa(\inst7|inst3|altsyncram_component|auto_generated|q_a [7]),
	.datab(\inst7|inst1|altsyncram_component|auto_generated|q_b [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst12|Add0~5 ),
	.combout(\inst7|inst12|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst12|Add0~6 .lut_mask = 16'h9696;
defparam \inst7|inst12|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add2~6 (
// Equation(s):
// \inst7|inst12|Add2~6_combout  = \inst7|inst12|Add1~6_combout  $ (\inst7|inst12|Add0~6_combout  $ (\inst7|inst12|Add2~5 ))

	.dataa(\inst7|inst12|Add1~6_combout ),
	.datab(\inst7|inst12|Add0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst12|Add2~5 ),
	.combout(\inst7|inst12|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst12|Add2~6 .lut_mask = 16'h9696;
defparam \inst7|inst12|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|Add4~6 (
// Equation(s):
// \inst7|inst12|Add4~6_combout  = \inst7|inst12|Add3~6_combout  $ (\inst7|inst12|Add2~6_combout  $ (\inst7|inst12|Add4~5 ))

	.dataa(\inst7|inst12|Add3~6_combout ),
	.datab(\inst7|inst12|Add2~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst12|Add4~5 ),
	.combout(\inst7|inst12|Add4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst12|Add4~6 .lut_mask = 16'h9696;
defparam \inst7|inst12|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst7|inst12|sum[3]~6 (
// Equation(s):
// \inst7|inst12|sum[3]~6_combout  = \inst7|inst12|Add5~6_combout  $ (\inst7|inst12|Add4~6_combout  $ (\inst7|inst12|sum[2]~5 ))

	.dataa(\inst7|inst12|Add5~6_combout ),
	.datab(\inst7|inst12|Add4~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst12|sum[2]~5 ),
	.combout(\inst7|inst12|sum[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst12|sum[3]~6 .lut_mask = 16'h9696;
defparam \inst7|inst12|sum[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Add4~30 (
// Equation(s):
// \inst12|Add4~30_combout  = \inst11|MUX4B|auto_generated|muxlut_result15w~0_combout  $ (!\inst12|Add4~29 )

	.dataa(\inst11|MUX4B|auto_generated|muxlut_result15w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst12|Add4~29 ),
	.combout(\inst12|Add4~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add4~30 .lut_mask = 16'hA5A5;
defparam \inst12|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst2|WrEn~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|R0|dffs [15]}),
	.portaaddr({\inst8|$00000|auto_generated|result_node[10]~10_combout ,\inst8|$00000|auto_generated|result_node[9]~9_combout ,\inst8|$00000|auto_generated|result_node[8]~8_combout ,\inst8|$00000|auto_generated|result_node[7]~7_combout ,
\inst8|$00000|auto_generated|result_node[6]~6_combout ,\inst8|$00000|auto_generated|result_node[5]~5_combout ,\inst8|$00000|auto_generated|result_node[4]~4_combout ,\inst8|$00000|auto_generated|result_node[3]~3_combout ,
\inst8|$00000|auto_generated|result_node[2]~2_combout ,\inst8|$00000|auto_generated|result_node[1]~1_combout ,\inst8|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst15|y[10]~20_combout ,\inst15|y[9]~18_combout ,\inst15|y[8]~16_combout ,\inst15|y[7]~14_combout ,\inst15|y[6]~12_combout ,\inst15|y[5]~10_combout ,\inst15|y[4]~8_combout ,\inst15|y[3]~6_combout ,\inst15|y[2]~4_combout ,\inst15|y[1]~2_combout ,
\inst15|y[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "lcong_data.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_43k2:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 2047;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 2048;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux0~2 (
// Equation(s):
// \inst12|Mux0~2_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst10|$00000|auto_generated|result_node[12]~3_combout  & (\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout )) # 
// (!\inst10|$00000|auto_generated|result_node[12]~3_combout  & ((\inst1|altsyncram_component|auto_generated|q_b [15]))))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst10|$00000|auto_generated|result_node[12]~3_combout ))))

	.dataa(\inst11|MUX4A|auto_generated|muxlut_result15w~0_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\inst12|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~2 .lut_mask = 16'hBCB0;
defparam \inst12|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst12|Mux0~3 (
// Equation(s):
// \inst12|Mux0~3_combout  = (\inst10|$00000|auto_generated|result_node[13]~2_combout  & (((\inst12|Mux0~2_combout )))) # (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & ((\inst12|Mux0~2_combout  & (\inst7|inst12|sum[3]~6_combout )) # 
// (!\inst12|Mux0~2_combout  & ((\inst12|Add4~30_combout )))))

	.dataa(\inst7|inst12|sum[3]~6_combout ),
	.datab(\inst12|Add4~30_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst12|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~3 .lut_mask = 16'hFA0C;
defparam \inst12|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|R0|dffs[15]~0 (
// Equation(s):
// \inst11|R0|dffs[15]~0_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & ((\inst12|Mux0~3_combout ))) # (!\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst12|Mux0~1_combout ))

	.dataa(\inst12|Mux0~1_combout ),
	.datab(\inst12|Mux0~3_combout ),
	.datac(gnd),
	.datad(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|R0|dffs[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|R0|dffs[15]~0 .lut_mask = 16'hCCAA;
defparam \inst11|R0|dffs[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|R0|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|R0|dffs[15]~0_combout ),
	.asdata(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|acc_load~0_combout ),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~2 (
// Equation(s):
// \inst2|pc_load~2_combout  = (!\inst11|R0|dffs [15] & (!\inst11|R0|dffs [14] & (!\inst11|R0|dffs [13] & !\inst11|R0|dffs [12])))

	.dataa(\inst11|R0|dffs [15]),
	.datab(\inst11|R0|dffs [14]),
	.datac(\inst11|R0|dffs [13]),
	.datad(\inst11|R0|dffs [12]),
	.cin(gnd),
	.combout(\inst2|pc_load~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~2 .lut_mask = 16'h0001;
defparam \inst2|pc_load~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~3 (
// Equation(s):
// \inst2|pc_load~3_combout  = (!\inst11|R0|dffs [11] & (!\inst11|R0|dffs [10] & (!\inst11|R0|dffs [9] & !\inst11|R0|dffs [8])))

	.dataa(\inst11|R0|dffs [11]),
	.datab(\inst11|R0|dffs [10]),
	.datac(\inst11|R0|dffs [9]),
	.datad(\inst11|R0|dffs [8]),
	.cin(gnd),
	.combout(\inst2|pc_load~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~3 .lut_mask = 16'h0001;
defparam \inst2|pc_load~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~4 (
// Equation(s):
// \inst2|pc_load~4_combout  = (!\inst11|R0|dffs [7] & (!\inst11|R0|dffs [6] & (!\inst11|R0|dffs [5] & !\inst11|R0|dffs [4])))

	.dataa(\inst11|R0|dffs [7]),
	.datab(\inst11|R0|dffs [6]),
	.datac(\inst11|R0|dffs [5]),
	.datad(\inst11|R0|dffs [4]),
	.cin(gnd),
	.combout(\inst2|pc_load~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~4 .lut_mask = 16'h0001;
defparam \inst2|pc_load~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~5 (
// Equation(s):
// \inst2|pc_load~5_combout  = (!\inst11|R0|dffs [3] & (!\inst11|R0|dffs [2] & (!\inst11|R0|dffs [1] & !\inst11|R0|dffs [0])))

	.dataa(\inst11|R0|dffs [3]),
	.datab(\inst11|R0|dffs [2]),
	.datac(\inst11|R0|dffs [1]),
	.datad(\inst11|R0|dffs [0]),
	.cin(gnd),
	.combout(\inst2|pc_load~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~5 .lut_mask = 16'h0001;
defparam \inst2|pc_load~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~6 (
// Equation(s):
// \inst2|pc_load~6_combout  = (\inst2|pc_load~2_combout  & (\inst2|pc_load~3_combout  & (\inst2|pc_load~4_combout  & \inst2|pc_load~5_combout )))

	.dataa(\inst2|pc_load~2_combout ),
	.datab(\inst2|pc_load~3_combout ),
	.datac(\inst2|pc_load~4_combout ),
	.datad(\inst2|pc_load~5_combout ),
	.cin(gnd),
	.combout(\inst2|pc_load~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~6 .lut_mask = 16'h8000;
defparam \inst2|pc_load~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~7 (
// Equation(s):
// \inst2|pc_load~7_combout  = (\inst|altsyncram_component|auto_generated|q_a [14] & (((\inst2|pc_load~6_combout  & !\inst|altsyncram_component|auto_generated|q_a [12])) # (!\inst|altsyncram_component|auto_generated|q_a [13]))) # 
// (!\inst|altsyncram_component|auto_generated|q_a [14] & ((\inst|altsyncram_component|auto_generated|q_a [12] $ (\inst|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\inst2|pc_load~6_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst2|pc_load~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~7 .lut_mask = 16'h0BFC;
defparam \inst2|pc_load~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|pc_load~8 (
// Equation(s):
// \inst2|pc_load~8_combout  = (\inst9|inst2|dffs [0] & (!\inst9|inst2|dffs [1] & (\inst2|pc_load~7_combout  & !\inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst9|inst2|dffs [0]),
	.datab(\inst9|inst2|dffs [1]),
	.datac(\inst2|pc_load~7_combout ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst2|pc_load~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|pc_load~8 .lut_mask = 16'h0020;
defparam \inst2|pc_load~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|_~0 (
// Equation(s):
// \inst3|auto_generated|_~0_combout  = (\inst9|inst2|dffs [1] & ((\inst9|inst2|dffs [0]) # ((!\inst2|m~0_combout )))) # (!\inst9|inst2|dffs [1] & (((\inst2|e~0_combout  & !\inst2|m~0_combout )) # (!\inst9|inst2|dffs [0])))

	.dataa(\inst9|inst2|dffs [1]),
	.datab(\inst9|inst2|dffs [0]),
	.datac(\inst2|e~0_combout ),
	.datad(\inst2|m~0_combout ),
	.cin(gnd),
	.combout(\inst3|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|auto_generated|_~0 .lut_mask = 16'h99FB;
defparam \inst3|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|_~1 (
// Equation(s):
// \inst3|auto_generated|_~1_combout  = (\inst3|auto_generated|_~0_combout ) # ((\inst9|inst4~0_combout  & (\inst2|pc_load~7_combout  & !\inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst3|auto_generated|_~0_combout ),
	.datab(\inst9|inst4~0_combout ),
	.datac(\inst2|pc_load~7_combout ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst3|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|auto_generated|_~1 .lut_mask = 16'hAAEA;
defparam \inst3|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita0~combout ),
	.asdata(\inst19|$00000|auto_generated|result_node[0]~1_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita1~combout  = (\inst3|auto_generated|counter_reg_bit [1] & (!\inst3|auto_generated|counter_comb_bita0~COUT )) # (!\inst3|auto_generated|counter_reg_bit [1] & ((\inst3|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst3|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst3|auto_generated|counter_comb_bita0~COUT ) # (!\inst3|auto_generated|counter_reg_bit [1]))

	.dataa(\inst3|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst3|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~0 (
// Equation(s):
// \inst23|Add0~0_combout  = (\inst19|$00000|auto_generated|result_node[1]~3_combout  & (\inst19|$00000|auto_generated|result_node[0]~1_combout  $ (VCC))) # (!\inst19|$00000|auto_generated|result_node[1]~3_combout  & 
// (\inst19|$00000|auto_generated|result_node[0]~1_combout  & VCC))
// \inst23|Add0~1  = CARRY((\inst19|$00000|auto_generated|result_node[1]~3_combout  & \inst19|$00000|auto_generated|result_node[0]~1_combout ))

	.dataa(\inst19|$00000|auto_generated|result_node[1]~3_combout ),
	.datab(\inst19|$00000|auto_generated|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst23|Add0~0_combout ),
	.cout(\inst23|Add0~1 ));
// synopsys translate_off
defparam \inst23|Add0~0 .lut_mask = 16'h6688;
defparam \inst23|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita1~combout ),
	.asdata(\inst23|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita2~combout  = (\inst3|auto_generated|counter_reg_bit [2] & (\inst3|auto_generated|counter_comb_bita1~COUT  $ (GND))) # (!\inst3|auto_generated|counter_reg_bit [2] & (!\inst3|auto_generated|counter_comb_bita1~COUT  & 
// VCC))
// \inst3|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst3|auto_generated|counter_reg_bit [2] & !\inst3|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst3|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst3|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~2 (
// Equation(s):
// \inst23|Add0~2_combout  = (\inst19|$00000|auto_generated|result_node[2]~5_combout  & (!\inst23|Add0~1 )) # (!\inst19|$00000|auto_generated|result_node[2]~5_combout  & ((\inst23|Add0~1 ) # (GND)))
// \inst23|Add0~3  = CARRY((!\inst23|Add0~1 ) # (!\inst19|$00000|auto_generated|result_node[2]~5_combout ))

	.dataa(\inst19|$00000|auto_generated|result_node[2]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~1 ),
	.combout(\inst23|Add0~2_combout ),
	.cout(\inst23|Add0~3 ));
// synopsys translate_off
defparam \inst23|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst23|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita2~combout ),
	.asdata(\inst23|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita3~combout  = (\inst3|auto_generated|counter_reg_bit [3] & (!\inst3|auto_generated|counter_comb_bita2~COUT )) # (!\inst3|auto_generated|counter_reg_bit [3] & ((\inst3|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst3|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst3|auto_generated|counter_comb_bita2~COUT ) # (!\inst3|auto_generated|counter_reg_bit [3]))

	.dataa(\inst3|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst3|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~4 (
// Equation(s):
// \inst23|Add0~4_combout  = (\inst19|$00000|auto_generated|result_node[3]~7_combout  & (\inst23|Add0~3  $ (GND))) # (!\inst19|$00000|auto_generated|result_node[3]~7_combout  & (!\inst23|Add0~3  & VCC))
// \inst23|Add0~5  = CARRY((\inst19|$00000|auto_generated|result_node[3]~7_combout  & !\inst23|Add0~3 ))

	.dataa(\inst19|$00000|auto_generated|result_node[3]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~3 ),
	.combout(\inst23|Add0~4_combout ),
	.cout(\inst23|Add0~5 ));
// synopsys translate_off
defparam \inst23|Add0~4 .lut_mask = 16'hA50A;
defparam \inst23|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita3~combout ),
	.asdata(\inst23|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita4~combout  = (\inst3|auto_generated|counter_reg_bit [4] & (\inst3|auto_generated|counter_comb_bita3~COUT  $ (GND))) # (!\inst3|auto_generated|counter_reg_bit [4] & (!\inst3|auto_generated|counter_comb_bita3~COUT  & 
// VCC))
// \inst3|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst3|auto_generated|counter_reg_bit [4] & !\inst3|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst3|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst3|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~6 (
// Equation(s):
// \inst23|Add0~6_combout  = (\inst19|$00000|auto_generated|result_node[4]~9_combout  & (!\inst23|Add0~5 )) # (!\inst19|$00000|auto_generated|result_node[4]~9_combout  & ((\inst23|Add0~5 ) # (GND)))
// \inst23|Add0~7  = CARRY((!\inst23|Add0~5 ) # (!\inst19|$00000|auto_generated|result_node[4]~9_combout ))

	.dataa(\inst19|$00000|auto_generated|result_node[4]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~5 ),
	.combout(\inst23|Add0~6_combout ),
	.cout(\inst23|Add0~7 ));
// synopsys translate_off
defparam \inst23|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst23|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita4~combout ),
	.asdata(\inst23|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita5~combout  = (\inst3|auto_generated|counter_reg_bit [5] & (!\inst3|auto_generated|counter_comb_bita4~COUT )) # (!\inst3|auto_generated|counter_reg_bit [5] & ((\inst3|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst3|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst3|auto_generated|counter_comb_bita4~COUT ) # (!\inst3|auto_generated|counter_reg_bit [5]))

	.dataa(\inst3|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst3|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~8 (
// Equation(s):
// \inst23|Add0~8_combout  = (\inst19|$00000|auto_generated|result_node[5]~11_combout  & (\inst23|Add0~7  $ (GND))) # (!\inst19|$00000|auto_generated|result_node[5]~11_combout  & (!\inst23|Add0~7  & VCC))
// \inst23|Add0~9  = CARRY((\inst19|$00000|auto_generated|result_node[5]~11_combout  & !\inst23|Add0~7 ))

	.dataa(\inst19|$00000|auto_generated|result_node[5]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~7 ),
	.combout(\inst23|Add0~8_combout ),
	.cout(\inst23|Add0~9 ));
// synopsys translate_off
defparam \inst23|Add0~8 .lut_mask = 16'hA50A;
defparam \inst23|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita5~combout ),
	.asdata(\inst23|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita6~combout  = (\inst3|auto_generated|counter_reg_bit [6] & (\inst3|auto_generated|counter_comb_bita5~COUT  $ (GND))) # (!\inst3|auto_generated|counter_reg_bit [6] & (!\inst3|auto_generated|counter_comb_bita5~COUT  & 
// VCC))
// \inst3|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst3|auto_generated|counter_reg_bit [6] & !\inst3|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst3|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst3|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~10 (
// Equation(s):
// \inst23|Add0~10_combout  = (\inst19|$00000|auto_generated|result_node[6]~13_combout  & (!\inst23|Add0~9 )) # (!\inst19|$00000|auto_generated|result_node[6]~13_combout  & ((\inst23|Add0~9 ) # (GND)))
// \inst23|Add0~11  = CARRY((!\inst23|Add0~9 ) # (!\inst19|$00000|auto_generated|result_node[6]~13_combout ))

	.dataa(\inst19|$00000|auto_generated|result_node[6]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~9 ),
	.combout(\inst23|Add0~10_combout ),
	.cout(\inst23|Add0~11 ));
// synopsys translate_off
defparam \inst23|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst23|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita6~combout ),
	.asdata(\inst23|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita7~combout  = (\inst3|auto_generated|counter_reg_bit [7] & (!\inst3|auto_generated|counter_comb_bita6~COUT )) # (!\inst3|auto_generated|counter_reg_bit [7] & ((\inst3|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \inst3|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst3|auto_generated|counter_comb_bita6~COUT ) # (!\inst3|auto_generated|counter_reg_bit [7]))

	.dataa(\inst3|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \inst3|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~12 (
// Equation(s):
// \inst23|Add0~12_combout  = (\inst19|$00000|auto_generated|result_node[7]~15_combout  & (\inst23|Add0~11  $ (GND))) # (!\inst19|$00000|auto_generated|result_node[7]~15_combout  & (!\inst23|Add0~11  & VCC))
// \inst23|Add0~13  = CARRY((\inst19|$00000|auto_generated|result_node[7]~15_combout  & !\inst23|Add0~11 ))

	.dataa(\inst19|$00000|auto_generated|result_node[7]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~11 ),
	.combout(\inst23|Add0~12_combout ),
	.cout(\inst23|Add0~13 ));
// synopsys translate_off
defparam \inst23|Add0~12 .lut_mask = 16'hA50A;
defparam \inst23|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita7~combout ),
	.asdata(\inst23|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita8~combout  = (\inst3|auto_generated|counter_reg_bit [8] & (\inst3|auto_generated|counter_comb_bita7~COUT  $ (GND))) # (!\inst3|auto_generated|counter_reg_bit [8] & (!\inst3|auto_generated|counter_comb_bita7~COUT  & 
// VCC))
// \inst3|auto_generated|counter_comb_bita8~COUT  = CARRY((\inst3|auto_generated|counter_reg_bit [8] & !\inst3|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\inst3|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita8~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \inst3|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~14 (
// Equation(s):
// \inst23|Add0~14_combout  = (\inst19|$00000|auto_generated|result_node[8]~17_combout  & (!\inst23|Add0~13 )) # (!\inst19|$00000|auto_generated|result_node[8]~17_combout  & ((\inst23|Add0~13 ) # (GND)))
// \inst23|Add0~15  = CARRY((!\inst23|Add0~13 ) # (!\inst19|$00000|auto_generated|result_node[8]~17_combout ))

	.dataa(\inst19|$00000|auto_generated|result_node[8]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~13 ),
	.combout(\inst23|Add0~14_combout ),
	.cout(\inst23|Add0~15 ));
// synopsys translate_off
defparam \inst23|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst23|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita8~combout ),
	.asdata(\inst23|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita9~combout  = (\inst3|auto_generated|counter_reg_bit [9] & (!\inst3|auto_generated|counter_comb_bita8~COUT )) # (!\inst3|auto_generated|counter_reg_bit [9] & ((\inst3|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \inst3|auto_generated|counter_comb_bita9~COUT  = CARRY((!\inst3|auto_generated|counter_comb_bita8~COUT ) # (!\inst3|auto_generated|counter_reg_bit [9]))

	.dataa(\inst3|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|auto_generated|counter_comb_bita8~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita9~combout ),
	.cout(\inst3|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \inst3|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~16 (
// Equation(s):
// \inst23|Add0~16_combout  = (\inst19|$00000|auto_generated|result_node[9]~19_combout  & (\inst23|Add0~15  $ (GND))) # (!\inst19|$00000|auto_generated|result_node[9]~19_combout  & (!\inst23|Add0~15  & VCC))
// \inst23|Add0~17  = CARRY((\inst19|$00000|auto_generated|result_node[9]~19_combout  & !\inst23|Add0~15 ))

	.dataa(\inst19|$00000|auto_generated|result_node[9]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|Add0~15 ),
	.combout(\inst23|Add0~16_combout ),
	.cout(\inst23|Add0~17 ));
// synopsys translate_off
defparam \inst23|Add0~16 .lut_mask = 16'hA50A;
defparam \inst23|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita9~combout ),
	.asdata(\inst23|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst3|auto_generated|counter_comb_bita10~combout  = \inst3|auto_generated|counter_reg_bit [10] $ (!\inst3|auto_generated|counter_comb_bita9~COUT )

	.dataa(\inst3|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|auto_generated|counter_comb_bita9~COUT ),
	.combout(\inst3|auto_generated|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|auto_generated|counter_comb_bita10 .lut_mask = 16'hA5A5;
defparam \inst3|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst23|Add0~18 (
// Equation(s):
// \inst23|Add0~18_combout  = \inst19|$00000|auto_generated|result_node[10]~21_combout  $ (\inst23|Add0~17 )

	.dataa(\inst19|$00000|auto_generated|result_node[10]~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst23|Add0~17 ),
	.combout(\inst23|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|Add0~18 .lut_mask = 16'h5A5A;
defparam \inst23|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|auto_generated|counter_reg_bit[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_comb_bita10~combout ),
	.asdata(\inst23|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|pc_load~8_combout ),
	.ena(\inst3|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst3|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|stack_mux~0 (
// Equation(s):
// \inst2|stack_mux~0_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst10|$00000|auto_generated|result_node[12]~3_combout  & (!\inst10|$00000|auto_generated|result_node[15]~0_combout  & 
// !\inst10|$00000|auto_generated|result_node[13]~2_combout )))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.datab(\inst10|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[15]~0_combout ),
	.datad(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.cin(gnd),
	.combout(\inst2|stack_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|stack_mux~0 .lut_mask = 16'h0008;
defparam \inst2|stack_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|push~0 (
// Equation(s):
// \inst2|push~0_combout  = (\inst10|$00000|auto_generated|result_node[14]~1_combout  & (\inst2|WrEn~0_combout  & (!\inst10|$00000|auto_generated|result_node[13]~2_combout  & !\inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~1_combout ),
	.datab(\inst2|WrEn~0_combout ),
	.datac(\inst10|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst2|push~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|push~0 .lut_mask = 16'h0008;
defparam \inst2|push~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|inst3|n[0]~0 (
// Equation(s):
// \inst20|inst3|n[0]~0_combout  = \inst20|inst2|dffs [0] $ (((\inst2|push~0_combout ) # ((\inst9|inst4~0_combout  & \inst2|stack_mux~0_combout ))))

	.dataa(\inst9|inst4~0_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst2|push~0_combout ),
	.datad(\inst20|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst20|inst3|n[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst3|n[0]~0 .lut_mask = 16'h07F8;
defparam \inst20|inst3|n[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|inst2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst20|inst3|n[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|inst2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|inst2|dffs[0] .is_wysiwyg = "true";
defparam \inst20|inst2|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|inst3|n[1]~1 (
// Equation(s):
// \inst20|inst3|n[1]~1_combout  = (!\inst20|inst2|dffs [0] & (\inst20|inst2|dffs [1] $ (((\inst9|inst4~0_combout  & \inst2|stack_mux~0_combout )))))

	.dataa(\inst20|inst2|dffs [1]),
	.datab(\inst9|inst4~0_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst20|inst3|n[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst3|n[1]~1 .lut_mask = 16'h006A;
defparam \inst20|inst3|n[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|inst3|n[1]~2 (
// Equation(s):
// \inst20|inst3|n[1]~2_combout  = (\inst20|inst3|n[1]~1_combout ) # ((\inst20|inst2|dffs [0] & (\inst20|inst2|dffs [1] $ (\inst2|push~0_combout ))))

	.dataa(\inst20|inst3|n[1]~1_combout ),
	.datab(\inst20|inst2|dffs [0]),
	.datac(\inst20|inst2|dffs [1]),
	.datad(\inst2|push~0_combout ),
	.cin(gnd),
	.combout(\inst20|inst3|n[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst3|n[1]~2 .lut_mask = 16'hAEEA;
defparam \inst20|inst3|n[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|inst2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst20|inst3|n[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|inst2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|inst2|dffs[1] .is_wysiwyg = "true";
defparam \inst20|inst2|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|inst3|n[2]~3 (
// Equation(s):
// \inst20|inst3|n[2]~3_combout  = (\inst20|inst2|dffs [0] & (\inst20|inst2|dffs [1] & ((!\inst20|inst2|dffs [2])))) # (!\inst20|inst2|dffs [0] & (!\inst20|inst2|dffs [1] & (\inst9|inst4~0_combout  & \inst20|inst2|dffs [2])))

	.dataa(\inst20|inst2|dffs [0]),
	.datab(\inst20|inst2|dffs [1]),
	.datac(\inst9|inst4~0_combout ),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|inst3|n[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst3|n[2]~3 .lut_mask = 16'h1088;
defparam \inst20|inst3|n[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|inst3|n[2]~4 (
// Equation(s):
// \inst20|inst3|n[2]~4_combout  = (\inst20|inst2|dffs [2] & (((!\inst20|inst3|n[2]~3_combout )) # (!\inst2|stack_mux~0_combout ))) # (!\inst20|inst2|dffs [2] & (((\inst2|push~0_combout  & \inst20|inst3|n[2]~3_combout ))))

	.dataa(\inst2|stack_mux~0_combout ),
	.datab(\inst2|push~0_combout ),
	.datac(\inst20|inst2|dffs [2]),
	.datad(\inst20|inst3|n[2]~3_combout ),
	.cin(gnd),
	.combout(\inst20|inst3|n[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst3|n[2]~4 .lut_mask = 16'h5CF0;
defparam \inst20|inst3|n[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|inst2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst20|inst3|n[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|inst2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|inst2|dffs[2] .is_wysiwyg = "true";
defparam \inst20|inst2|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode18w[3]~0 (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout  = (\inst20|inst2|dffs [0] & (\inst2|push~0_combout  & (!\inst20|inst2|dffs [1] & !\inst20|inst2|dffs [2])))

	.dataa(\inst20|inst2|dffs [0]),
	.datab(\inst2|push~0_combout ),
	.datac(\inst20|inst2|dffs [1]),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode18w[3]~0 .lut_mask = 16'h0008;
defparam \inst20|DEMUX4|auto_generated|w_anode18w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode28w[3]~0 (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout  = (\inst20|inst2|dffs [1] & (\inst2|push~0_combout  & (!\inst20|inst2|dffs [0] & !\inst20|inst2|dffs [2])))

	.dataa(\inst20|inst2|dffs [1]),
	.datab(\inst2|push~0_combout ),
	.datac(\inst20|inst2|dffs [0]),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode28w[3]~0 .lut_mask = 16'h0008;
defparam \inst20|DEMUX4|auto_generated|w_anode28w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R2|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode1w[3]~0 (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout  = (\inst2|push~0_combout  & (!\inst20|inst2|dffs [0] & (!\inst20|inst2|dffs [1] & !\inst20|inst2|dffs [2])))

	.dataa(\inst2|push~0_combout ),
	.datab(\inst20|inst2|dffs [0]),
	.datac(\inst20|inst2|dffs [1]),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode1w[3]~0 .lut_mask = 16'h0002;
defparam \inst20|DEMUX4|auto_generated|w_anode1w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R0|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~40 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~40_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [10])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [10])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [10]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [10]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~40 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode38w[3]~0 (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout  = (\inst20|inst2|dffs [0] & (\inst20|inst2|dffs [1] & (\inst2|push~0_combout  & !\inst20|inst2|dffs [2])))

	.dataa(\inst20|inst2|dffs [0]),
	.datab(\inst20|inst2|dffs [1]),
	.datac(\inst2|push~0_combout ),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode38w[3]~0 .lut_mask = 16'h0080;
defparam \inst20|DEMUX4|auto_generated|w_anode38w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~41 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~41_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~40_combout  & ((\inst20|R3|dffs [10]))) # (!\inst20|MUX4B|auto_generated|_~40_combout  & (\inst20|R1|dffs [10])))) # 
// (!\inst20|inst3|n[0]~0_combout  & (((\inst20|MUX4B|auto_generated|_~40_combout ))))

	.dataa(\inst20|R1|dffs [10]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~40_combout ),
	.datad(\inst20|R3|dffs [10]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~41 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[10]~20 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[10]~20_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~41_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[10]~5_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[10]~5_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~41_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[10]~20 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode68w[3]~0 (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout  = (\inst20|inst2|dffs [1] & (\inst2|push~0_combout  & (\inst20|inst2|dffs [2] & !\inst20|inst2|dffs [0])))

	.dataa(\inst20|inst2|dffs [1]),
	.datab(\inst2|push~0_combout ),
	.datac(\inst20|inst2|dffs [2]),
	.datad(\inst20|inst2|dffs [0]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode68w[3]~0 .lut_mask = 16'h0080;
defparam \inst20|DEMUX4|auto_generated|w_anode68w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode58w[3]~0 (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout  = (\inst20|inst2|dffs [0] & (\inst2|push~0_combout  & (\inst20|inst2|dffs [2] & !\inst20|inst2|dffs [1])))

	.dataa(\inst20|inst2|dffs [0]),
	.datab(\inst2|push~0_combout ),
	.datac(\inst20|inst2|dffs [2]),
	.datad(\inst20|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode58w[3]~0 .lut_mask = 16'h0080;
defparam \inst20|DEMUX4|auto_generated|w_anode58w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R5|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode48w[3]~0 (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout  = (\inst2|push~0_combout  & (\inst20|inst2|dffs [2] & (!\inst20|inst2|dffs [0] & !\inst20|inst2|dffs [1])))

	.dataa(\inst2|push~0_combout ),
	.datab(\inst20|inst2|dffs [2]),
	.datac(\inst20|inst2|dffs [0]),
	.datad(\inst20|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode48w[3]~0 .lut_mask = 16'h0008;
defparam \inst20|DEMUX4|auto_generated|w_anode48w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R4|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~42 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~42_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [10])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [10])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [10]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [10]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~42 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst20|DEMUX4|auto_generated|w_anode78w[3]~0 (
// Equation(s):
// \inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout  = (\inst20|inst2|dffs [0] & (\inst20|inst2|dffs [1] & (\inst2|push~0_combout  & \inst20|inst2|dffs [2])))

	.dataa(\inst20|inst2|dffs [0]),
	.datab(\inst20|inst2|dffs [1]),
	.datac(\inst2|push~0_combout ),
	.datad(\inst20|inst2|dffs [2]),
	.cin(gnd),
	.combout(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|DEMUX4|auto_generated|w_anode78w[3]~0 .lut_mask = 16'h8000;
defparam \inst20|DEMUX4|auto_generated|w_anode78w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[10] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~43 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~43_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~42_combout  & ((\inst20|R7|dffs [10]))) # (!\inst20|MUX4B|auto_generated|_~42_combout  & (\inst20|R6|dffs [10])))) # 
// (!\inst20|inst3|n[1]~2_combout  & (((\inst20|MUX4B|auto_generated|_~42_combout ))))

	.dataa(\inst20|R6|dffs [10]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~42_combout ),
	.datad(\inst20|R7|dffs [10]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~43 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[10]~21 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[10]~21_combout  = (\inst19|$00000|auto_generated|result_node[10]~20_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|inst3|n[2]~4_combout  & \inst20|MUX4B|auto_generated|_~43_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[10]~20_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|inst3|n[2]~4_combout ),
	.datad(\inst20|MUX4B|auto_generated|_~43_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[10]~21 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[10]~10 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[10]~10_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[10]~21_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [10])))

	.dataa(\inst19|$00000|auto_generated|result_node[10]~21_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[10]~10 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst4|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[9] .is_wysiwyg = "true";
defparam \inst4|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[9]~6 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[9]~6_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [9])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [9]))))) # (!\inst9|inst2|dffs [0] & (\inst4|dffs 
// [9]))

	.dataa(\inst4|dffs [9]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[9]~6 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~36 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~36_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [9])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [9])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [9]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [9]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~36 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~37 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~37_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~36_combout  & ((\inst20|R3|dffs [9]))) # (!\inst20|MUX4B|auto_generated|_~36_combout  & (\inst20|R1|dffs [9])))) # 
// (!\inst20|inst3|n[0]~0_combout  & (((\inst20|MUX4B|auto_generated|_~36_combout ))))

	.dataa(\inst20|R1|dffs [9]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~36_combout ),
	.datad(\inst20|R3|dffs [9]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~37 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[9]~18 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[9]~18_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~37_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[9]~6_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[9]~6_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~37_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[9]~18 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~38 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~38_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [9])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [9])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [9]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [9]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~38 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[9] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~39 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~39_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~38_combout  & ((\inst20|R7|dffs [9]))) # (!\inst20|MUX4B|auto_generated|_~38_combout  & (\inst20|R6|dffs [9])))) # 
// (!\inst20|inst3|n[1]~2_combout  & (((\inst20|MUX4B|auto_generated|_~38_combout ))))

	.dataa(\inst20|R6|dffs [9]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~38_combout ),
	.datad(\inst20|R7|dffs [9]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~39 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[9]~19 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[9]~19_combout  = (\inst19|$00000|auto_generated|result_node[9]~18_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|inst3|n[2]~4_combout  & \inst20|MUX4B|auto_generated|_~39_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[9]~18_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|inst3|n[2]~4_combout ),
	.datad(\inst20|MUX4B|auto_generated|_~39_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[9]~19 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[9]~9_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[9]~19_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [9])))

	.dataa(\inst19|$00000|auto_generated|result_node[9]~19_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst4|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[8] .is_wysiwyg = "true";
defparam \inst4|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[8]~7 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[8]~7_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [8])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [8]))))) # (!\inst9|inst2|dffs [0] & (\inst4|dffs 
// [8]))

	.dataa(\inst4|dffs [8]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[8]~7 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~32 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~32_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [8])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [8])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [8]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [8]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~32 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~33 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~33_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~32_combout  & ((\inst20|R3|dffs [8]))) # (!\inst20|MUX4B|auto_generated|_~32_combout  & (\inst20|R1|dffs [8])))) # 
// (!\inst20|inst3|n[0]~0_combout  & (((\inst20|MUX4B|auto_generated|_~32_combout ))))

	.dataa(\inst20|R1|dffs [8]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~32_combout ),
	.datad(\inst20|R3|dffs [8]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~33 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[8]~16 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[8]~16_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~33_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[8]~7_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[8]~7_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~33_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[8]~16 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~34 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~34_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [8])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [8])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [8]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [8]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~34 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[8] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~35 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~35_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~34_combout  & ((\inst20|R7|dffs [8]))) # (!\inst20|MUX4B|auto_generated|_~34_combout  & (\inst20|R6|dffs [8])))) # 
// (!\inst20|inst3|n[1]~2_combout  & (((\inst20|MUX4B|auto_generated|_~34_combout ))))

	.dataa(\inst20|R6|dffs [8]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~34_combout ),
	.datad(\inst20|R7|dffs [8]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~35 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[8]~17 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[8]~17_combout  = (\inst19|$00000|auto_generated|result_node[8]~16_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|inst3|n[2]~4_combout  & \inst20|MUX4B|auto_generated|_~35_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[8]~16_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|inst3|n[2]~4_combout ),
	.datad(\inst20|MUX4B|auto_generated|_~35_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[8]~17 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[8]~8_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[8]~17_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [8])))

	.dataa(\inst19|$00000|auto_generated|result_node[8]~17_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst4|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[7] .is_wysiwyg = "true";
defparam \inst4|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[7]~8 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[7]~8_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [7])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [7]))))) # (!\inst9|inst2|dffs [0] & (\inst4|dffs 
// [7]))

	.dataa(\inst4|dffs [7]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[7]~8 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~28 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~28_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [7])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [7])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [7]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [7]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~28 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~29 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~29_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~28_combout  & ((\inst20|R3|dffs [7]))) # (!\inst20|MUX4B|auto_generated|_~28_combout  & (\inst20|R1|dffs [7])))) # 
// (!\inst20|inst3|n[0]~0_combout  & (((\inst20|MUX4B|auto_generated|_~28_combout ))))

	.dataa(\inst20|R1|dffs [7]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~28_combout ),
	.datad(\inst20|R3|dffs [7]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~29 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[7]~14 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[7]~14_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~29_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[7]~8_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[7]~8_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~29_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[7]~14 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~30 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~30_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [7])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [7])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [7]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [7]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~30 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[7] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~31 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~31_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~30_combout  & ((\inst20|R7|dffs [7]))) # (!\inst20|MUX4B|auto_generated|_~30_combout  & (\inst20|R6|dffs [7])))) # 
// (!\inst20|inst3|n[1]~2_combout  & (((\inst20|MUX4B|auto_generated|_~30_combout ))))

	.dataa(\inst20|R6|dffs [7]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~30_combout ),
	.datad(\inst20|R7|dffs [7]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~31 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[7]~15 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[7]~15_combout  = (\inst19|$00000|auto_generated|result_node[7]~14_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|inst3|n[2]~4_combout  & \inst20|MUX4B|auto_generated|_~31_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[7]~14_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|inst3|n[2]~4_combout ),
	.datad(\inst20|MUX4B|auto_generated|_~31_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[7]~15 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[7]~7_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[7]~15_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [7])))

	.dataa(\inst19|$00000|auto_generated|result_node[7]~15_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst4|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[6] .is_wysiwyg = "true";
defparam \inst4|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[6]~9 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[6]~9_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [6])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [6]))))) # (!\inst9|inst2|dffs [0] & (\inst4|dffs 
// [6]))

	.dataa(\inst4|dffs [6]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[6]~9 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~24 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~24_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [6])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [6])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [6]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [6]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~24 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~25 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~25_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~24_combout  & ((\inst20|R3|dffs [6]))) # (!\inst20|MUX4B|auto_generated|_~24_combout  & (\inst20|R1|dffs [6])))) # 
// (!\inst20|inst3|n[0]~0_combout  & (((\inst20|MUX4B|auto_generated|_~24_combout ))))

	.dataa(\inst20|R1|dffs [6]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~24_combout ),
	.datad(\inst20|R3|dffs [6]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~25 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[6]~12 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[6]~12_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~25_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[6]~9_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[6]~9_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~25_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[6]~12 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~26 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~26_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [6])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [6])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [6]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [6]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~26 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[6] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~27 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~27_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~26_combout  & ((\inst20|R7|dffs [6]))) # (!\inst20|MUX4B|auto_generated|_~26_combout  & (\inst20|R6|dffs [6])))) # 
// (!\inst20|inst3|n[1]~2_combout  & (((\inst20|MUX4B|auto_generated|_~26_combout ))))

	.dataa(\inst20|R6|dffs [6]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~26_combout ),
	.datad(\inst20|R7|dffs [6]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~27 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[6]~13 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[6]~13_combout  = (\inst19|$00000|auto_generated|result_node[6]~12_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|inst3|n[2]~4_combout  & \inst20|MUX4B|auto_generated|_~27_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[6]~12_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|inst3|n[2]~4_combout ),
	.datad(\inst20|MUX4B|auto_generated|_~27_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[6]~13 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[6]~6_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[6]~13_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [6])))

	.dataa(\inst19|$00000|auto_generated|result_node[6]~13_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800;
// synopsys translate_on

dffeas \inst4|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[5] .is_wysiwyg = "true";
defparam \inst4|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[5]~10 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[5]~10_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [5])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [5]))))) # (!\inst9|inst2|dffs [0] & (\inst4|dffs 
// [5]))

	.dataa(\inst4|dffs [5]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[5]~10 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~20 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~20_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [5])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [5])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [5]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [5]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~20 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~21 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~21_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~20_combout  & ((\inst20|R3|dffs [5]))) # (!\inst20|MUX4B|auto_generated|_~20_combout  & (\inst20|R1|dffs [5])))) # 
// (!\inst20|inst3|n[0]~0_combout  & (((\inst20|MUX4B|auto_generated|_~20_combout ))))

	.dataa(\inst20|R1|dffs [5]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~20_combout ),
	.datad(\inst20|R3|dffs [5]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~21 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[5]~10 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[5]~10_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~21_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[5]~10_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[5]~10_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~21_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[5]~10 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~22 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~22_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [5])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [5])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [5]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [5]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~22 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[5] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~23 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~23_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~22_combout  & ((\inst20|R7|dffs [5]))) # (!\inst20|MUX4B|auto_generated|_~22_combout  & (\inst20|R6|dffs [5])))) # 
// (!\inst20|inst3|n[1]~2_combout  & (((\inst20|MUX4B|auto_generated|_~22_combout ))))

	.dataa(\inst20|R6|dffs [5]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~22_combout ),
	.datad(\inst20|R7|dffs [5]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~23 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[5]~11 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[5]~11_combout  = (\inst19|$00000|auto_generated|result_node[5]~10_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|inst3|n[2]~4_combout  & \inst20|MUX4B|auto_generated|_~23_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[5]~10_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|inst3|n[2]~4_combout ),
	.datad(\inst20|MUX4B|auto_generated|_~23_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[5]~11 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[5]~5_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[5]~11_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [5])))

	.dataa(\inst19|$00000|auto_generated|result_node[5]~11_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000128;
// synopsys translate_on

dffeas \inst4|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[4] .is_wysiwyg = "true";
defparam \inst4|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[4]~11 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[4]~11_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [4])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [4]))))) # (!\inst9|inst2|dffs [0] & (\inst4|dffs 
// [4]))

	.dataa(\inst4|dffs [4]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[4]~11 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~16 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~16_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [4])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [4])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [4]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [4]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~16 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~17 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~17_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~16_combout  & ((\inst20|R3|dffs [4]))) # (!\inst20|MUX4B|auto_generated|_~16_combout  & (\inst20|R1|dffs [4])))) # 
// (!\inst20|inst3|n[0]~0_combout  & (((\inst20|MUX4B|auto_generated|_~16_combout ))))

	.dataa(\inst20|R1|dffs [4]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~16_combout ),
	.datad(\inst20|R3|dffs [4]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~17 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[4]~8 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[4]~8_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~17_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[4]~11_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~17_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[4]~8 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~18 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~18_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [4])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [4])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [4]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [4]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~18 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[4] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~19 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~19_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~18_combout  & ((\inst20|R7|dffs [4]))) # (!\inst20|MUX4B|auto_generated|_~18_combout  & (\inst20|R6|dffs [4])))) # 
// (!\inst20|inst3|n[1]~2_combout  & (((\inst20|MUX4B|auto_generated|_~18_combout ))))

	.dataa(\inst20|R6|dffs [4]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~18_combout ),
	.datad(\inst20|R7|dffs [4]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~19 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[4]~9 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[4]~9_combout  = (\inst19|$00000|auto_generated|result_node[4]~8_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|inst3|n[2]~4_combout  & \inst20|MUX4B|auto_generated|_~19_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[4]~8_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|inst3|n[2]~4_combout ),
	.datad(\inst20|MUX4B|auto_generated|_~19_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[4]~9 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[4]~4_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[4]~9_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [4])))

	.dataa(\inst19|$00000|auto_generated|result_node[4]~9_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081A2;
// synopsys translate_on

dffeas \inst4|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[3] .is_wysiwyg = "true";
defparam \inst4|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[3]~12 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[3]~12_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [3])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [3]))))) # (!\inst9|inst2|dffs [0] & (\inst4|dffs 
// [3]))

	.dataa(\inst4|dffs [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[3]~12 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~12 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~12_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [3])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [3])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [3]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [3]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~12 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~13 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~13_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~12_combout  & ((\inst20|R3|dffs [3]))) # (!\inst20|MUX4B|auto_generated|_~12_combout  & (\inst20|R1|dffs [3])))) # 
// (!\inst20|inst3|n[0]~0_combout  & (((\inst20|MUX4B|auto_generated|_~12_combout ))))

	.dataa(\inst20|R1|dffs [3]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~12_combout ),
	.datad(\inst20|R3|dffs [3]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~13 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[3]~6 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[3]~6_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~13_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[3]~12_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~13_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[3]~6 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~14 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~14_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [3])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [3])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [3]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [3]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~14 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[3] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~15 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~15_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~14_combout  & ((\inst20|R7|dffs [3]))) # (!\inst20|MUX4B|auto_generated|_~14_combout  & (\inst20|R6|dffs [3])))) # 
// (!\inst20|inst3|n[1]~2_combout  & (((\inst20|MUX4B|auto_generated|_~14_combout ))))

	.dataa(\inst20|R6|dffs [3]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~14_combout ),
	.datad(\inst20|R7|dffs [3]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~15 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[3]~7 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[3]~7_combout  = (\inst19|$00000|auto_generated|result_node[3]~6_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|inst3|n[2]~4_combout  & \inst20|MUX4B|auto_generated|_~15_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[3]~6_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|inst3|n[2]~4_combout ),
	.datad(\inst20|MUX4B|auto_generated|_~15_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[3]~7 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[3]~3_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[3]~7_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [3])))

	.dataa(\inst19|$00000|auto_generated|result_node[3]~7_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F080;
// synopsys translate_on

dffeas \inst4|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[2] .is_wysiwyg = "true";
defparam \inst4|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[2]~13 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[2]~13_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [2])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [2]))))) # (!\inst9|inst2|dffs [0] & (\inst4|dffs 
// [2]))

	.dataa(\inst4|dffs [2]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[2]~13 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~8 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~8_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [2])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [2])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [2]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [2]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~8 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~9 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~9_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~8_combout  & ((\inst20|R3|dffs [2]))) # (!\inst20|MUX4B|auto_generated|_~8_combout  & (\inst20|R1|dffs [2])))) # (!\inst20|inst3|n[0]~0_combout  
// & (((\inst20|MUX4B|auto_generated|_~8_combout ))))

	.dataa(\inst20|R1|dffs [2]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~8_combout ),
	.datad(\inst20|R3|dffs [2]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~9 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[2]~4 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[2]~4_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~9_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[2]~13_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[2]~13_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~9_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[2]~4 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~10 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~10_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [2])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [2])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [2]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [2]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~10 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[2] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~11 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~11_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~10_combout  & ((\inst20|R7|dffs [2]))) # (!\inst20|MUX4B|auto_generated|_~10_combout  & (\inst20|R6|dffs [2])))) # 
// (!\inst20|inst3|n[1]~2_combout  & (((\inst20|MUX4B|auto_generated|_~10_combout ))))

	.dataa(\inst20|R6|dffs [2]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~10_combout ),
	.datad(\inst20|R7|dffs [2]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~11 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[2]~5 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[2]~5_combout  = (\inst19|$00000|auto_generated|result_node[2]~4_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|inst3|n[2]~4_combout  & \inst20|MUX4B|auto_generated|_~11_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[2]~4_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|inst3|n[2]~4_combout ),
	.datad(\inst20|MUX4B|auto_generated|_~11_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[2]~5 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[2]~2_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[2]~5_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [2])))

	.dataa(\inst19|$00000|auto_generated|result_node[2]~5_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009550;
// synopsys translate_on

dffeas \inst4|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[1] .is_wysiwyg = "true";
defparam \inst4|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[1]~14 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[1]~14_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [1])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [1]))))) # (!\inst9|inst2|dffs [0] & (\inst4|dffs 
// [1]))

	.dataa(\inst4|dffs [1]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[1]~14 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~4 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~4_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [1])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [1])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [1]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [1]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~4 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~5 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~5_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~4_combout  & ((\inst20|R3|dffs [1]))) # (!\inst20|MUX4B|auto_generated|_~4_combout  & (\inst20|R1|dffs [1])))) # (!\inst20|inst3|n[0]~0_combout  
// & (((\inst20|MUX4B|auto_generated|_~4_combout ))))

	.dataa(\inst20|R1|dffs [1]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~4_combout ),
	.datad(\inst20|R3|dffs [1]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~5 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[1]~2 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[1]~2_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~5_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[1]~14_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~5_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[1]~2 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~6 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~6_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [1])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [1])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [1]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [1]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~6 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[1] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~7 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~7_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~6_combout  & ((\inst20|R7|dffs [1]))) # (!\inst20|MUX4B|auto_generated|_~6_combout  & (\inst20|R6|dffs [1])))) # (!\inst20|inst3|n[1]~2_combout  
// & (((\inst20|MUX4B|auto_generated|_~6_combout ))))

	.dataa(\inst20|R6|dffs [1]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~6_combout ),
	.datad(\inst20|R7|dffs [1]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~7 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[1]~3 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[1]~3_combout  = (\inst19|$00000|auto_generated|result_node[1]~2_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|inst3|n[2]~4_combout  & \inst20|MUX4B|auto_generated|_~7_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[1]~2_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|inst3|n[2]~4_combout ),
	.datad(\inst20|MUX4B|auto_generated|_~7_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[1]~3 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[1]~1_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[1]~3_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [1])))

	.dataa(\inst19|$00000|auto_generated|result_node[1]~3_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000093C4;
// synopsys translate_on

dffeas \inst4|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[0] .is_wysiwyg = "true";
defparam \inst4|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[0]~15 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[0]~15_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [0])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [0]))))) # (!\inst9|inst2|dffs [0] & (\inst4|dffs 
// [0]))

	.dataa(\inst4|dffs [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[0]~15 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R1|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode18w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R1|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R1|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode28w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R2|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R2|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R0|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode1w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R0|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R0|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R0|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~0 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~0_combout  = (\inst20|inst3|n[0]~0_combout  & (((\inst20|inst3|n[1]~2_combout )))) # (!\inst20|inst3|n[0]~0_combout  & ((\inst20|inst3|n[1]~2_combout  & (\inst20|R2|dffs [0])) # (!\inst20|inst3|n[1]~2_combout  & 
// ((\inst20|R0|dffs [0])))))

	.dataa(\inst20|inst3|n[0]~0_combout ),
	.datab(\inst20|R2|dffs [0]),
	.datac(\inst20|inst3|n[1]~2_combout ),
	.datad(\inst20|R0|dffs [0]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~0 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R3|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode38w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R3|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R3|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R3|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~1 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~1_combout  = (\inst20|inst3|n[0]~0_combout  & ((\inst20|MUX4B|auto_generated|_~0_combout  & ((\inst20|R3|dffs [0]))) # (!\inst20|MUX4B|auto_generated|_~0_combout  & (\inst20|R1|dffs [0])))) # (!\inst20|inst3|n[0]~0_combout  
// & (((\inst20|MUX4B|auto_generated|_~0_combout ))))

	.dataa(\inst20|R1|dffs [0]),
	.datab(\inst20|inst3|n[0]~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~0_combout ),
	.datad(\inst20|R3|dffs [0]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~1 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[0]~0_combout  = (\inst2|stack_mux~0_combout  & (((\inst20|MUX4B|auto_generated|_~1_combout  & !\inst20|inst3|n[2]~4_combout )))) # (!\inst2|stack_mux~0_combout  & 
// (\inst10|$00000|auto_generated|result_node[0]~15_combout ))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~15_combout ),
	.datab(\inst20|MUX4B|auto_generated|_~1_combout ),
	.datac(\inst2|stack_mux~0_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'h0ACA;
defparam \inst19|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R6|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode68w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R6|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R6|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R6|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R5|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode58w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R5|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R5|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R5|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst20|R4|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode48w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R4|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R4|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~2 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~2_combout  = (\inst20|inst3|n[1]~2_combout  & (((\inst20|inst3|n[0]~0_combout )))) # (!\inst20|inst3|n[1]~2_combout  & ((\inst20|inst3|n[0]~0_combout  & (\inst20|R5|dffs [0])) # (!\inst20|inst3|n[0]~0_combout  & 
// ((\inst20|R4|dffs [0])))))

	.dataa(\inst20|inst3|n[1]~2_combout ),
	.datab(\inst20|R5|dffs [0]),
	.datac(\inst20|inst3|n[0]~0_combout ),
	.datad(\inst20|R4|dffs [0]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~2 .lut_mask = 16'hE5E0;
defparam \inst20|MUX4B|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst20|R7|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|auto_generated|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst20|DEMUX4|auto_generated|w_anode78w[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|R7|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|R7|dffs[0] .is_wysiwyg = "true";
defparam \inst20|R7|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst20|MUX4B|auto_generated|_~3 (
// Equation(s):
// \inst20|MUX4B|auto_generated|_~3_combout  = (\inst20|inst3|n[1]~2_combout  & ((\inst20|MUX4B|auto_generated|_~2_combout  & ((\inst20|R7|dffs [0]))) # (!\inst20|MUX4B|auto_generated|_~2_combout  & (\inst20|R6|dffs [0])))) # (!\inst20|inst3|n[1]~2_combout  
// & (((\inst20|MUX4B|auto_generated|_~2_combout ))))

	.dataa(\inst20|R6|dffs [0]),
	.datab(\inst20|inst3|n[1]~2_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~2_combout ),
	.datad(\inst20|R7|dffs [0]),
	.cin(gnd),
	.combout(\inst20|MUX4B|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|MUX4B|auto_generated|_~3 .lut_mask = 16'hF838;
defparam \inst20|MUX4B|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst19|$00000|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst19|$00000|auto_generated|result_node[0]~1_combout  = (\inst19|$00000|auto_generated|result_node[0]~0_combout ) # ((\inst2|stack_mux~0_combout  & (\inst20|MUX4B|auto_generated|_~3_combout  & \inst20|inst3|n[2]~4_combout )))

	.dataa(\inst19|$00000|auto_generated|result_node[0]~0_combout ),
	.datab(\inst2|stack_mux~0_combout ),
	.datac(\inst20|MUX4B|auto_generated|_~3_combout ),
	.datad(\inst20|inst3|n[2]~4_combout ),
	.cin(gnd),
	.combout(\inst19|$00000|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|$00000|auto_generated|result_node[0]~1 .lut_mask = 16'hEAAA;
defparam \inst19|$00000|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst17|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst17|$00000|auto_generated|result_node[0]~0_combout  = (\inst2|pc_load~8_combout  & (\inst19|$00000|auto_generated|result_node[0]~1_combout )) # (!\inst2|pc_load~8_combout  & ((\inst3|auto_generated|counter_reg_bit [0])))

	.dataa(\inst19|$00000|auto_generated|result_node[0]~1_combout ),
	.datab(\inst3|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\inst2|pc_load~8_combout ),
	.cin(gnd),
	.combout(\inst17|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hAACC;
defparam \inst17|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst17|$00000|auto_generated|result_node[10]~10_combout ,\inst17|$00000|auto_generated|result_node[9]~9_combout ,\inst17|$00000|auto_generated|result_node[8]~8_combout ,\inst17|$00000|auto_generated|result_node[7]~7_combout ,
\inst17|$00000|auto_generated|result_node[6]~6_combout ,\inst17|$00000|auto_generated|result_node[5]~5_combout ,\inst17|$00000|auto_generated|result_node[4]~4_combout ,\inst17|$00000|auto_generated|result_node[3]~3_combout ,
\inst17|$00000|auto_generated|result_node[2]~2_combout ,\inst17|$00000|auto_generated|result_node[1]~1_combout ,\inst17|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "lcong_prog.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_poi1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F2A;
// synopsys translate_on

dffeas \inst4|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|inst4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|dffs[15] .is_wysiwyg = "true";
defparam \inst4|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[15]~0 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[15]~0_combout  = (\inst9|inst2|dffs [0] & ((\inst9|inst2|dffs [1] & (\inst4|dffs [15])) # (!\inst9|inst2|dffs [1] & ((\inst|altsyncram_component|auto_generated|q_a [15]))))) # (!\inst9|inst2|dffs [0] & 
// (\inst4|dffs [15]))

	.dataa(\inst4|dffs [15]),
	.datab(\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst9|inst2|dffs [0]),
	.datad(\inst9|inst2|dffs [1]),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[15]~0 .lut_mask = 16'hAACA;
defparam \inst10|$00000|auto_generated|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
