
Stm32F104c6_Interrupt_Lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001cc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080002fc  08000304  00010304  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080002fc  080002fc  00010304  2**0
                  CONTENTS
  4 .ARM          00000000  080002fc  080002fc  00010304  2**0
                  CONTENTS
  5 .preinit_array 00000000  080002fc  08000304  00010304  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002fc  080002fc  000102fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000300  08000300  00010300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010304  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000304  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000304  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010304  2**0
                  CONTENTS, READONLY
 12 .debug_info   000000f0  00000000  00000000  0001032d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000007c  00000000  00000000  0001041d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000060  00000000  00000000  000104a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000048  00000000  00000000  00010500  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00000f4a  00000000  00000000  00010548  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000431  00000000  00000000  00011492  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00003d0a  00000000  00000000  000118c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000155cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000b8  00000000  00000000  00015648  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080002e4 	.word	0x080002e4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080002e4 	.word	0x080002e4

08000170 <main>:
#define NVIC_EXTL0     *((volatile uint32_t *)(NVIC_BASE + 0x0))


//Main function
int main(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	//Init clock
	clock_init();
 8000174:	f000 f82a 	bl	80001cc <clock_init>
	//Init Pin13
	GPIO_Pin13_Output_Init();
 8000178:	f000 f852 	bl	8000220 <GPIO_Pin13_Output_Init>
	//Enable Floating Point
	GPIOA_CRL |= (1 << 2);
 800017c:	4b0e      	ldr	r3, [pc, #56]	; (80001b8 <main+0x48>)
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	4a0d      	ldr	r2, [pc, #52]	; (80001b8 <main+0x48>)
 8000182:	f043 0304 	orr.w	r3, r3, #4
 8000186:	6013      	str	r3, [r2, #0]
	//Make EXTL0_Mux Enable PortA0
	AFIO_EXTICR1 |= 0;
 8000188:	4b0c      	ldr	r3, [pc, #48]	; (80001bc <main+0x4c>)
 800018a:	4a0c      	ldr	r2, [pc, #48]	; (80001bc <main+0x4c>)
 800018c:	681b      	ldr	r3, [r3, #0]
 800018e:	6013      	str	r3, [r2, #0]
	//To Enable NonMask Register
	EXTI_IMR |= 1;
 8000190:	4b0b      	ldr	r3, [pc, #44]	; (80001c0 <main+0x50>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4a0a      	ldr	r2, [pc, #40]	; (80001c0 <main+0x50>)
 8000196:	f043 0301 	orr.w	r3, r3, #1
 800019a:	6013      	str	r3, [r2, #0]
	//To Enable Rising Trigger
	EXTI_RTSR |= 1;
 800019c:	4b09      	ldr	r3, [pc, #36]	; (80001c4 <main+0x54>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	4a08      	ldr	r2, [pc, #32]	; (80001c4 <main+0x54>)
 80001a2:	f043 0301 	orr.w	r3, r3, #1
 80001a6:	6013      	str	r3, [r2, #0]
    //To Enable NVIC EXTLO Line
	NVIC_EXTL0 |= (1 << 6);
 80001a8:	4b07      	ldr	r3, [pc, #28]	; (80001c8 <main+0x58>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a06      	ldr	r2, [pc, #24]	; (80001c8 <main+0x58>)
 80001ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80001b2:	6013      	str	r3, [r2, #0]

	//loop for infinity
	while(1);
 80001b4:	e7fe      	b.n	80001b4 <main+0x44>
 80001b6:	bf00      	nop
 80001b8:	40010800 	.word	0x40010800
 80001bc:	40010808 	.word	0x40010808
 80001c0:	40010400 	.word	0x40010400
 80001c4:	40010408 	.word	0x40010408
 80001c8:	e000e100 	.word	0xe000e100

080001cc <clock_init>:
    return 0;
}

//function to init clock
void clock_init()
{
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
	//Enable GPIO clock which is on APB2 bus
	RCC_APB2ENR  |= (1 << 2);
 80001d0:	4b07      	ldr	r3, [pc, #28]	; (80001f0 <clock_init+0x24>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	4a06      	ldr	r2, [pc, #24]	; (80001f0 <clock_init+0x24>)
 80001d6:	f043 0304 	orr.w	r3, r3, #4
 80001da:	6013      	str	r3, [r2, #0]
	//Enable ALT Clock which is on APB2 bus
	RCC_APB2ENR  |= 1;
 80001dc:	4b04      	ldr	r3, [pc, #16]	; (80001f0 <clock_init+0x24>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	4a03      	ldr	r2, [pc, #12]	; (80001f0 <clock_init+0x24>)
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6013      	str	r3, [r2, #0]
}
 80001e8:	bf00      	nop
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bc80      	pop	{r7}
 80001ee:	4770      	bx	lr
 80001f0:	40021018 	.word	0x40021018

080001f4 <EXTI0_IRQHandler>:

//ISR for EXTI0
void EXTI0_IRQHandler()
{
 80001f4:	b480      	push	{r7}
 80001f6:	af00      	add	r7, sp, #0

	//toggle Led at Pin 13
	GPIOA_ODR ^= (1 << 13);
 80001f8:	4b07      	ldr	r3, [pc, #28]	; (8000218 <EXTI0_IRQHandler+0x24>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a06      	ldr	r2, [pc, #24]	; (8000218 <EXTI0_IRQHandler+0x24>)
 80001fe:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8000202:	6013      	str	r3, [r2, #0]
	//To Clear Pending Register
	EXTI_PR |= 1;
 8000204:	4b05      	ldr	r3, [pc, #20]	; (800021c <EXTI0_IRQHandler+0x28>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a04      	ldr	r2, [pc, #16]	; (800021c <EXTI0_IRQHandler+0x28>)
 800020a:	f043 0301 	orr.w	r3, r3, #1
 800020e:	6013      	str	r3, [r2, #0]
}
 8000210:	bf00      	nop
 8000212:	46bd      	mov	sp, r7
 8000214:	bc80      	pop	{r7}
 8000216:	4770      	bx	lr
 8000218:	4001080c 	.word	0x4001080c
 800021c:	40010414 	.word	0x40010414

08000220 <GPIO_Pin13_Output_Init>:
void GPIO_Pin13_Output_Init()
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
    //Init Register
	GPIOA_CRH    &= 0xff0fffff;
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <GPIO_Pin13_Output_Init+0x24>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a06      	ldr	r2, [pc, #24]	; (8000244 <GPIO_Pin13_Output_Init+0x24>)
 800022a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800022e:	6013      	str	r3, [r2, #0]
	//Make Pin13 output
	GPIOA_CRH    |= 0x00200000;
 8000230:	4b04      	ldr	r3, [pc, #16]	; (8000244 <GPIO_Pin13_Output_Init+0x24>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a03      	ldr	r2, [pc, #12]	; (8000244 <GPIO_Pin13_Output_Init+0x24>)
 8000236:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800023a:	6013      	str	r3, [r2, #0]



}
 800023c:	bf00      	nop
 800023e:	46bd      	mov	sp, r7
 8000240:	bc80      	pop	{r7}
 8000242:	4770      	bx	lr
 8000244:	40010804 	.word	0x40010804

08000248 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000248:	480d      	ldr	r0, [pc, #52]	; (8000280 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800024a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800024c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000250:	480c      	ldr	r0, [pc, #48]	; (8000284 <LoopForever+0x6>)
  ldr r1, =_edata
 8000252:	490d      	ldr	r1, [pc, #52]	; (8000288 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000254:	4a0d      	ldr	r2, [pc, #52]	; (800028c <LoopForever+0xe>)
  movs r3, #0
 8000256:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000258:	e002      	b.n	8000260 <LoopCopyDataInit>

0800025a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800025a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800025c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800025e:	3304      	adds	r3, #4

08000260 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000260:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000262:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000264:	d3f9      	bcc.n	800025a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000266:	4a0a      	ldr	r2, [pc, #40]	; (8000290 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000268:	4c0a      	ldr	r4, [pc, #40]	; (8000294 <LoopForever+0x16>)
  movs r3, #0
 800026a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800026c:	e001      	b.n	8000272 <LoopFillZerobss>

0800026e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800026e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000270:	3204      	adds	r2, #4

08000272 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000272:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000274:	d3fb      	bcc.n	800026e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000276:	f000 f811 	bl	800029c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800027a:	f7ff ff79 	bl	8000170 <main>

0800027e <LoopForever>:

LoopForever:
    b LoopForever
 800027e:	e7fe      	b.n	800027e <LoopForever>
  ldr   r0, =_estack
 8000280:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000288:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800028c:	08000304 	.word	0x08000304
  ldr r2, =_sbss
 8000290:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000294:	2000001c 	.word	0x2000001c

08000298 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000298:	e7fe      	b.n	8000298 <ADC1_2_IRQHandler>
	...

0800029c <__libc_init_array>:
 800029c:	b570      	push	{r4, r5, r6, lr}
 800029e:	2500      	movs	r5, #0
 80002a0:	4e0c      	ldr	r6, [pc, #48]	; (80002d4 <__libc_init_array+0x38>)
 80002a2:	4c0d      	ldr	r4, [pc, #52]	; (80002d8 <__libc_init_array+0x3c>)
 80002a4:	1ba4      	subs	r4, r4, r6
 80002a6:	10a4      	asrs	r4, r4, #2
 80002a8:	42a5      	cmp	r5, r4
 80002aa:	d109      	bne.n	80002c0 <__libc_init_array+0x24>
 80002ac:	f000 f81a 	bl	80002e4 <_init>
 80002b0:	2500      	movs	r5, #0
 80002b2:	4e0a      	ldr	r6, [pc, #40]	; (80002dc <__libc_init_array+0x40>)
 80002b4:	4c0a      	ldr	r4, [pc, #40]	; (80002e0 <__libc_init_array+0x44>)
 80002b6:	1ba4      	subs	r4, r4, r6
 80002b8:	10a4      	asrs	r4, r4, #2
 80002ba:	42a5      	cmp	r5, r4
 80002bc:	d105      	bne.n	80002ca <__libc_init_array+0x2e>
 80002be:	bd70      	pop	{r4, r5, r6, pc}
 80002c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002c4:	4798      	blx	r3
 80002c6:	3501      	adds	r5, #1
 80002c8:	e7ee      	b.n	80002a8 <__libc_init_array+0xc>
 80002ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002ce:	4798      	blx	r3
 80002d0:	3501      	adds	r5, #1
 80002d2:	e7f2      	b.n	80002ba <__libc_init_array+0x1e>
 80002d4:	080002fc 	.word	0x080002fc
 80002d8:	080002fc 	.word	0x080002fc
 80002dc:	080002fc 	.word	0x080002fc
 80002e0:	08000300 	.word	0x08000300

080002e4 <_init>:
 80002e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002e6:	bf00      	nop
 80002e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002ea:	bc08      	pop	{r3}
 80002ec:	469e      	mov	lr, r3
 80002ee:	4770      	bx	lr

080002f0 <_fini>:
 80002f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002f2:	bf00      	nop
 80002f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002f6:	bc08      	pop	{r3}
 80002f8:	469e      	mov	lr, r3
 80002fa:	4770      	bx	lr
