#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16bce40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x167e320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16858a0 .functor NOT 1, L_0x16f09c0, C4<0>, C4<0>, C4<0>;
L_0x16f07f0 .functor XOR 2, L_0x16f0690, L_0x16f0750, C4<00>, C4<00>;
L_0x16f0900 .functor XOR 2, L_0x16f07f0, L_0x16f0860, C4<00>, C4<00>;
v0x16e8640_0 .net *"_ivl_10", 1 0, L_0x16f0860;  1 drivers
v0x16e8740_0 .net *"_ivl_12", 1 0, L_0x16f0900;  1 drivers
v0x16e8820_0 .net *"_ivl_2", 1 0, L_0x16eb9b0;  1 drivers
v0x16e88e0_0 .net *"_ivl_4", 1 0, L_0x16f0690;  1 drivers
v0x16e89c0_0 .net *"_ivl_6", 1 0, L_0x16f0750;  1 drivers
v0x16e8af0_0 .net *"_ivl_8", 1 0, L_0x16f07f0;  1 drivers
v0x16e8bd0_0 .net "a", 0 0, v0x16e3440_0;  1 drivers
v0x16e8c70_0 .net "b", 0 0, v0x16e34e0_0;  1 drivers
v0x16e8d10_0 .net "c", 0 0, v0x16e3580_0;  1 drivers
v0x16e8db0_0 .var "clk", 0 0;
v0x16e8e50_0 .net "d", 0 0, v0x16e36c0_0;  1 drivers
v0x16e8ef0_0 .net "out_pos_dut", 0 0, L_0x16f05d0;  1 drivers
v0x16e8f90_0 .net "out_pos_ref", 0 0, L_0x16ea4c0;  1 drivers
v0x16e9030_0 .net "out_sop_dut", 0 0, L_0x16f0250;  1 drivers
v0x16e90d0_0 .net "out_sop_ref", 0 0, L_0x16be350;  1 drivers
v0x16e9170_0 .var/2u "stats1", 223 0;
v0x16e9210_0 .var/2u "strobe", 0 0;
v0x16e92b0_0 .net "tb_match", 0 0, L_0x16f09c0;  1 drivers
v0x16e9380_0 .net "tb_mismatch", 0 0, L_0x16858a0;  1 drivers
v0x16e9420_0 .net "wavedrom_enable", 0 0, v0x16e3990_0;  1 drivers
v0x16e94f0_0 .net "wavedrom_title", 511 0, v0x16e3a30_0;  1 drivers
L_0x16eb9b0 .concat [ 1 1 0 0], L_0x16ea4c0, L_0x16be350;
L_0x16f0690 .concat [ 1 1 0 0], L_0x16ea4c0, L_0x16be350;
L_0x16f0750 .concat [ 1 1 0 0], L_0x16f05d0, L_0x16f0250;
L_0x16f0860 .concat [ 1 1 0 0], L_0x16ea4c0, L_0x16be350;
L_0x16f09c0 .cmp/eeq 2, L_0x16eb9b0, L_0x16f0900;
S_0x16825d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x167e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1685c80 .functor AND 1, v0x16e3580_0, v0x16e36c0_0, C4<1>, C4<1>;
L_0x1686060 .functor NOT 1, v0x16e3440_0, C4<0>, C4<0>, C4<0>;
L_0x1686440 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16866c0 .functor AND 1, L_0x1686060, L_0x1686440, C4<1>, C4<1>;
L_0x169f2c0 .functor AND 1, L_0x16866c0, v0x16e3580_0, C4<1>, C4<1>;
L_0x16be350 .functor OR 1, L_0x1685c80, L_0x169f2c0, C4<0>, C4<0>;
L_0x16e9940 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16e99b0 .functor OR 1, L_0x16e9940, v0x16e36c0_0, C4<0>, C4<0>;
L_0x16e9ac0 .functor AND 1, v0x16e3580_0, L_0x16e99b0, C4<1>, C4<1>;
L_0x16e9b80 .functor NOT 1, v0x16e3440_0, C4<0>, C4<0>, C4<0>;
L_0x16e9c50 .functor OR 1, L_0x16e9b80, v0x16e34e0_0, C4<0>, C4<0>;
L_0x16e9cc0 .functor AND 1, L_0x16e9ac0, L_0x16e9c50, C4<1>, C4<1>;
L_0x16e9e40 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16e9eb0 .functor OR 1, L_0x16e9e40, v0x16e36c0_0, C4<0>, C4<0>;
L_0x16e9dd0 .functor AND 1, v0x16e3580_0, L_0x16e9eb0, C4<1>, C4<1>;
L_0x16ea040 .functor NOT 1, v0x16e3440_0, C4<0>, C4<0>, C4<0>;
L_0x16ea140 .functor OR 1, L_0x16ea040, v0x16e36c0_0, C4<0>, C4<0>;
L_0x16ea200 .functor AND 1, L_0x16e9dd0, L_0x16ea140, C4<1>, C4<1>;
L_0x16ea3b0 .functor XNOR 1, L_0x16e9cc0, L_0x16ea200, C4<0>, C4<0>;
v0x16851d0_0 .net *"_ivl_0", 0 0, L_0x1685c80;  1 drivers
v0x16855d0_0 .net *"_ivl_12", 0 0, L_0x16e9940;  1 drivers
v0x16859b0_0 .net *"_ivl_14", 0 0, L_0x16e99b0;  1 drivers
v0x1685d90_0 .net *"_ivl_16", 0 0, L_0x16e9ac0;  1 drivers
v0x1686170_0 .net *"_ivl_18", 0 0, L_0x16e9b80;  1 drivers
v0x1686550_0 .net *"_ivl_2", 0 0, L_0x1686060;  1 drivers
v0x16867d0_0 .net *"_ivl_20", 0 0, L_0x16e9c50;  1 drivers
v0x16e19b0_0 .net *"_ivl_24", 0 0, L_0x16e9e40;  1 drivers
v0x16e1a90_0 .net *"_ivl_26", 0 0, L_0x16e9eb0;  1 drivers
v0x16e1b70_0 .net *"_ivl_28", 0 0, L_0x16e9dd0;  1 drivers
v0x16e1c50_0 .net *"_ivl_30", 0 0, L_0x16ea040;  1 drivers
v0x16e1d30_0 .net *"_ivl_32", 0 0, L_0x16ea140;  1 drivers
v0x16e1e10_0 .net *"_ivl_36", 0 0, L_0x16ea3b0;  1 drivers
L_0x7f09725da018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16e1ed0_0 .net *"_ivl_38", 0 0, L_0x7f09725da018;  1 drivers
v0x16e1fb0_0 .net *"_ivl_4", 0 0, L_0x1686440;  1 drivers
v0x16e2090_0 .net *"_ivl_6", 0 0, L_0x16866c0;  1 drivers
v0x16e2170_0 .net *"_ivl_8", 0 0, L_0x169f2c0;  1 drivers
v0x16e2250_0 .net "a", 0 0, v0x16e3440_0;  alias, 1 drivers
v0x16e2310_0 .net "b", 0 0, v0x16e34e0_0;  alias, 1 drivers
v0x16e23d0_0 .net "c", 0 0, v0x16e3580_0;  alias, 1 drivers
v0x16e2490_0 .net "d", 0 0, v0x16e36c0_0;  alias, 1 drivers
v0x16e2550_0 .net "out_pos", 0 0, L_0x16ea4c0;  alias, 1 drivers
v0x16e2610_0 .net "out_sop", 0 0, L_0x16be350;  alias, 1 drivers
v0x16e26d0_0 .net "pos0", 0 0, L_0x16e9cc0;  1 drivers
v0x16e2790_0 .net "pos1", 0 0, L_0x16ea200;  1 drivers
L_0x16ea4c0 .functor MUXZ 1, L_0x7f09725da018, L_0x16e9cc0, L_0x16ea3b0, C4<>;
S_0x16e2910 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x167e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16e3440_0 .var "a", 0 0;
v0x16e34e0_0 .var "b", 0 0;
v0x16e3580_0 .var "c", 0 0;
v0x16e3620_0 .net "clk", 0 0, v0x16e8db0_0;  1 drivers
v0x16e36c0_0 .var "d", 0 0;
v0x16e37b0_0 .var/2u "fail", 0 0;
v0x16e3850_0 .var/2u "fail1", 0 0;
v0x16e38f0_0 .net "tb_match", 0 0, L_0x16f09c0;  alias, 1 drivers
v0x16e3990_0 .var "wavedrom_enable", 0 0;
v0x16e3a30_0 .var "wavedrom_title", 511 0;
E_0x1692d10/0 .event negedge, v0x16e3620_0;
E_0x1692d10/1 .event posedge, v0x16e3620_0;
E_0x1692d10 .event/or E_0x1692d10/0, E_0x1692d10/1;
S_0x16e2c40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16e2910;
 .timescale -12 -12;
v0x16e2e80_0 .var/2s "i", 31 0;
E_0x1692bb0 .event posedge, v0x16e3620_0;
S_0x16e2f80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16e2910;
 .timescale -12 -12;
v0x16e3180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16e3260 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16e2910;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16e3c10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x167e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16ea670 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16ea810 .functor AND 1, v0x16e3440_0, L_0x16ea670, C4<1>, C4<1>;
L_0x16ea8f0 .functor NOT 1, v0x16e3580_0, C4<0>, C4<0>, C4<0>;
L_0x16eaa70 .functor AND 1, L_0x16ea810, L_0x16ea8f0, C4<1>, C4<1>;
L_0x16eabb0 .functor NOT 1, v0x16e36c0_0, C4<0>, C4<0>, C4<0>;
L_0x16ead30 .functor AND 1, L_0x16eaa70, L_0x16eabb0, C4<1>, C4<1>;
L_0x16eae80 .functor NOT 1, v0x16e3440_0, C4<0>, C4<0>, C4<0>;
L_0x16eb000 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16eb0c0 .functor AND 1, L_0x16eae80, L_0x16eb000, C4<1>, C4<1>;
L_0x16eb1d0 .functor AND 1, L_0x16eb0c0, v0x16e3580_0, C4<1>, C4<1>;
L_0x16eb2f0 .functor NOT 1, v0x16e36c0_0, C4<0>, C4<0>, C4<0>;
L_0x16eb360 .functor AND 1, L_0x16eb1d0, L_0x16eb2f0, C4<1>, C4<1>;
L_0x16eb490 .functor OR 1, L_0x16ead30, L_0x16eb360, C4<0>, C4<0>;
L_0x16eb5a0 .functor NOT 1, v0x16e3440_0, C4<0>, C4<0>, C4<0>;
L_0x16eb420 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16eb690 .functor AND 1, L_0x16eb5a0, L_0x16eb420, C4<1>, C4<1>;
L_0x16eb830 .functor NOT 1, v0x16e3580_0, C4<0>, C4<0>, C4<0>;
L_0x16eb8a0 .functor AND 1, L_0x16eb690, L_0x16eb830, C4<1>, C4<1>;
L_0x16eba50 .functor AND 1, L_0x16eb8a0, v0x16e36c0_0, C4<1>, C4<1>;
L_0x16ebb10 .functor OR 1, L_0x16eb490, L_0x16eba50, C4<0>, C4<0>;
L_0x16ebcd0 .functor NOT 1, v0x16e3440_0, C4<0>, C4<0>, C4<0>;
L_0x16ebd40 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16ebe70 .functor AND 1, L_0x16ebcd0, L_0x16ebd40, C4<1>, C4<1>;
L_0x16ebf80 .functor NOT 1, v0x16e3580_0, C4<0>, C4<0>, C4<0>;
L_0x16ec0c0 .functor AND 1, L_0x16ebe70, L_0x16ebf80, C4<1>, C4<1>;
L_0x16ec1d0 .functor NOT 1, v0x16e36c0_0, C4<0>, C4<0>, C4<0>;
L_0x16ec320 .functor AND 1, L_0x16ec0c0, L_0x16ec1d0, C4<1>, C4<1>;
L_0x16ec430 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16ec590 .functor AND 1, v0x16e3440_0, L_0x16ec430, C4<1>, C4<1>;
L_0x16ec650 .functor NOT 1, v0x16e3580_0, C4<0>, C4<0>, C4<0>;
L_0x16ec7c0 .functor AND 1, L_0x16ec590, L_0x16ec650, C4<1>, C4<1>;
L_0x16ec8d0 .functor AND 1, L_0x16ec7c0, v0x16e36c0_0, C4<1>, C4<1>;
L_0x16ecaa0 .functor OR 1, L_0x16ec320, L_0x16ec8d0, C4<0>, C4<0>;
L_0x16ecbb0 .functor NOT 1, v0x16e3440_0, C4<0>, C4<0>, C4<0>;
L_0x16ecd40 .functor AND 1, L_0x16ecbb0, v0x16e34e0_0, C4<1>, C4<1>;
L_0x16ece00 .functor NOT 1, v0x16e3580_0, C4<0>, C4<0>, C4<0>;
L_0x16ecfa0 .functor AND 1, L_0x16ecd40, L_0x16ece00, C4<1>, C4<1>;
L_0x16ed0b0 .functor NOT 1, v0x16e36c0_0, C4<0>, C4<0>, C4<0>;
L_0x16ece70 .functor AND 1, L_0x16ecfa0, L_0x16ed0b0, C4<1>, C4<1>;
L_0x16ed260 .functor OR 1, L_0x16ecaa0, L_0x16ece70, C4<0>, C4<0>;
L_0x16ed4c0 .functor NOT 1, v0x16e3440_0, C4<0>, C4<0>, C4<0>;
L_0x16ed530 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16ed700 .functor AND 1, L_0x16ed4c0, L_0x16ed530, C4<1>, C4<1>;
L_0x16ed810 .functor AND 1, L_0x16ed700, v0x16e3580_0, C4<1>, C4<1>;
L_0x16eda40 .functor NOT 1, v0x16e36c0_0, C4<0>, C4<0>, C4<0>;
L_0x16edab0 .functor AND 1, L_0x16ed810, L_0x16eda40, C4<1>, C4<1>;
L_0x16edd40 .functor OR 1, L_0x16ed260, L_0x16edab0, C4<0>, C4<0>;
L_0x16ede50 .functor AND 1, v0x16e3440_0, v0x16e34e0_0, C4<1>, C4<1>;
L_0x16ee050 .functor NOT 1, v0x16e3580_0, C4<0>, C4<0>, C4<0>;
L_0x16ee0c0 .functor AND 1, L_0x16ede50, L_0x16ee050, C4<1>, C4<1>;
L_0x16ee370 .functor NOT 1, v0x16e36c0_0, C4<0>, C4<0>, C4<0>;
L_0x16ee3e0 .functor AND 1, L_0x16ee0c0, L_0x16ee370, C4<1>, C4<1>;
L_0x16ee6a0 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16ee710 .functor AND 1, v0x16e3440_0, L_0x16ee6a0, C4<1>, C4<1>;
L_0x16ee990 .functor AND 1, L_0x16ee710, v0x16e3580_0, C4<1>, C4<1>;
L_0x16eec60 .functor NOT 1, v0x16e36c0_0, C4<0>, C4<0>, C4<0>;
L_0x16ef0b0 .functor AND 1, L_0x16ee990, L_0x16eec60, C4<1>, C4<1>;
L_0x16ef1c0 .functor OR 1, L_0x16ee3e0, L_0x16ef0b0, C4<0>, C4<0>;
L_0x16ef4b0 .functor NOT 1, v0x16e34e0_0, C4<0>, C4<0>, C4<0>;
L_0x16ef520 .functor AND 1, v0x16e3440_0, L_0x16ef4b0, C4<1>, C4<1>;
L_0x16ef9e0 .functor NOT 1, v0x16e3580_0, C4<0>, C4<0>, C4<0>;
L_0x16efa50 .functor AND 1, L_0x16ef520, L_0x16ef9e0, C4<1>, C4<1>;
L_0x16efd60 .functor AND 1, L_0x16efa50, v0x16e36c0_0, C4<1>, C4<1>;
L_0x16efe20 .functor OR 1, L_0x16ef1c0, L_0x16efd60, C4<0>, C4<0>;
L_0x16f0140 .functor OR 1, L_0x16ebb10, L_0x16edd40, C4<0>, C4<0>;
L_0x16f0250 .functor OR 1, L_0x16f0140, L_0x16efe20, C4<0>, C4<0>;
L_0x16f05d0 .functor NOT 1, L_0x16f0250, C4<0>, C4<0>, C4<0>;
v0x16e3dd0_0 .net *"_ivl_0", 0 0, L_0x16ea670;  1 drivers
v0x16e3eb0_0 .net *"_ivl_10", 0 0, L_0x16ead30;  1 drivers
v0x16e3f90_0 .net *"_ivl_100", 0 0, L_0x16ee370;  1 drivers
v0x16e4080_0 .net *"_ivl_102", 0 0, L_0x16ee3e0;  1 drivers
v0x16e4160_0 .net *"_ivl_104", 0 0, L_0x16ee6a0;  1 drivers
v0x16e4290_0 .net *"_ivl_106", 0 0, L_0x16ee710;  1 drivers
v0x16e4370_0 .net *"_ivl_108", 0 0, L_0x16ee990;  1 drivers
v0x16e4450_0 .net *"_ivl_110", 0 0, L_0x16eec60;  1 drivers
v0x16e4530_0 .net *"_ivl_112", 0 0, L_0x16ef0b0;  1 drivers
v0x16e46a0_0 .net *"_ivl_114", 0 0, L_0x16ef1c0;  1 drivers
v0x16e4780_0 .net *"_ivl_116", 0 0, L_0x16ef4b0;  1 drivers
v0x16e4860_0 .net *"_ivl_118", 0 0, L_0x16ef520;  1 drivers
v0x16e4940_0 .net *"_ivl_12", 0 0, L_0x16eae80;  1 drivers
v0x16e4a20_0 .net *"_ivl_120", 0 0, L_0x16ef9e0;  1 drivers
v0x16e4b00_0 .net *"_ivl_122", 0 0, L_0x16efa50;  1 drivers
v0x16e4be0_0 .net *"_ivl_124", 0 0, L_0x16efd60;  1 drivers
v0x16e4cc0_0 .net *"_ivl_128", 0 0, L_0x16f0140;  1 drivers
v0x16e4eb0_0 .net *"_ivl_14", 0 0, L_0x16eb000;  1 drivers
v0x16e4f90_0 .net *"_ivl_16", 0 0, L_0x16eb0c0;  1 drivers
v0x16e5070_0 .net *"_ivl_18", 0 0, L_0x16eb1d0;  1 drivers
v0x16e5150_0 .net *"_ivl_2", 0 0, L_0x16ea810;  1 drivers
v0x16e5230_0 .net *"_ivl_20", 0 0, L_0x16eb2f0;  1 drivers
v0x16e5310_0 .net *"_ivl_22", 0 0, L_0x16eb360;  1 drivers
v0x16e53f0_0 .net *"_ivl_24", 0 0, L_0x16eb490;  1 drivers
v0x16e54d0_0 .net *"_ivl_26", 0 0, L_0x16eb5a0;  1 drivers
v0x16e55b0_0 .net *"_ivl_28", 0 0, L_0x16eb420;  1 drivers
v0x16e5690_0 .net *"_ivl_30", 0 0, L_0x16eb690;  1 drivers
v0x16e5770_0 .net *"_ivl_32", 0 0, L_0x16eb830;  1 drivers
v0x16e5850_0 .net *"_ivl_34", 0 0, L_0x16eb8a0;  1 drivers
v0x16e5930_0 .net *"_ivl_36", 0 0, L_0x16eba50;  1 drivers
v0x16e5a10_0 .net *"_ivl_4", 0 0, L_0x16ea8f0;  1 drivers
v0x16e5af0_0 .net *"_ivl_40", 0 0, L_0x16ebcd0;  1 drivers
v0x16e5bd0_0 .net *"_ivl_42", 0 0, L_0x16ebd40;  1 drivers
v0x16e5ec0_0 .net *"_ivl_44", 0 0, L_0x16ebe70;  1 drivers
v0x16e5fa0_0 .net *"_ivl_46", 0 0, L_0x16ebf80;  1 drivers
v0x16e6080_0 .net *"_ivl_48", 0 0, L_0x16ec0c0;  1 drivers
v0x16e6160_0 .net *"_ivl_50", 0 0, L_0x16ec1d0;  1 drivers
v0x16e6240_0 .net *"_ivl_52", 0 0, L_0x16ec320;  1 drivers
v0x16e6320_0 .net *"_ivl_54", 0 0, L_0x16ec430;  1 drivers
v0x16e6400_0 .net *"_ivl_56", 0 0, L_0x16ec590;  1 drivers
v0x16e64e0_0 .net *"_ivl_58", 0 0, L_0x16ec650;  1 drivers
v0x16e65c0_0 .net *"_ivl_6", 0 0, L_0x16eaa70;  1 drivers
v0x16e66a0_0 .net *"_ivl_60", 0 0, L_0x16ec7c0;  1 drivers
v0x16e6780_0 .net *"_ivl_62", 0 0, L_0x16ec8d0;  1 drivers
v0x16e6860_0 .net *"_ivl_64", 0 0, L_0x16ecaa0;  1 drivers
v0x16e6940_0 .net *"_ivl_66", 0 0, L_0x16ecbb0;  1 drivers
v0x16e6a20_0 .net *"_ivl_68", 0 0, L_0x16ecd40;  1 drivers
v0x16e6b00_0 .net *"_ivl_70", 0 0, L_0x16ece00;  1 drivers
v0x16e6be0_0 .net *"_ivl_72", 0 0, L_0x16ecfa0;  1 drivers
v0x16e6cc0_0 .net *"_ivl_74", 0 0, L_0x16ed0b0;  1 drivers
v0x16e6da0_0 .net *"_ivl_76", 0 0, L_0x16ece70;  1 drivers
v0x16e6e80_0 .net *"_ivl_78", 0 0, L_0x16ed260;  1 drivers
v0x16e6f60_0 .net *"_ivl_8", 0 0, L_0x16eabb0;  1 drivers
v0x16e7040_0 .net *"_ivl_80", 0 0, L_0x16ed4c0;  1 drivers
v0x16e7120_0 .net *"_ivl_82", 0 0, L_0x16ed530;  1 drivers
v0x16e7200_0 .net *"_ivl_84", 0 0, L_0x16ed700;  1 drivers
v0x16e72e0_0 .net *"_ivl_86", 0 0, L_0x16ed810;  1 drivers
v0x16e73c0_0 .net *"_ivl_88", 0 0, L_0x16eda40;  1 drivers
v0x16e74a0_0 .net *"_ivl_90", 0 0, L_0x16edab0;  1 drivers
v0x16e7580_0 .net *"_ivl_94", 0 0, L_0x16ede50;  1 drivers
v0x16e7660_0 .net *"_ivl_96", 0 0, L_0x16ee050;  1 drivers
v0x16e7740_0 .net *"_ivl_98", 0 0, L_0x16ee0c0;  1 drivers
v0x16e7820_0 .net "a", 0 0, v0x16e3440_0;  alias, 1 drivers
v0x16e78c0_0 .net "b", 0 0, v0x16e34e0_0;  alias, 1 drivers
v0x16e79b0_0 .net "c", 0 0, v0x16e3580_0;  alias, 1 drivers
v0x16e7eb0_0 .net "d", 0 0, v0x16e36c0_0;  alias, 1 drivers
v0x16e7fa0_0 .net "out_pos", 0 0, L_0x16f05d0;  alias, 1 drivers
v0x16e8060_0 .net "out_sop", 0 0, L_0x16f0250;  alias, 1 drivers
v0x16e8120_0 .net "wire1", 0 0, L_0x16ebb10;  1 drivers
v0x16e81e0_0 .net "wire2", 0 0, L_0x16edd40;  1 drivers
v0x16e82a0_0 .net "wire3", 0 0, L_0x16efe20;  1 drivers
S_0x16e8420 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x167e320;
 .timescale -12 -12;
E_0x167a9f0 .event anyedge, v0x16e9210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16e9210_0;
    %nor/r;
    %assign/vec4 v0x16e9210_0, 0;
    %wait E_0x167a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16e2910;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16e37b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16e3850_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16e2910;
T_4 ;
    %wait E_0x1692d10;
    %load/vec4 v0x16e38f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16e37b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16e2910;
T_5 ;
    %wait E_0x1692bb0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %wait E_0x1692bb0;
    %load/vec4 v0x16e37b0_0;
    %store/vec4 v0x16e3850_0, 0, 1;
    %fork t_1, S_0x16e2c40;
    %jmp t_0;
    .scope S_0x16e2c40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16e2e80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16e2e80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1692bb0;
    %load/vec4 v0x16e2e80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16e2e80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16e2e80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16e2910;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1692d10;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16e36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e3580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e34e0_0, 0;
    %assign/vec4 v0x16e3440_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16e37b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16e3850_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x167e320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16e8db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16e9210_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x167e320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16e8db0_0;
    %inv;
    %store/vec4 v0x16e8db0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x167e320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16e3620_0, v0x16e9380_0, v0x16e8bd0_0, v0x16e8c70_0, v0x16e8d10_0, v0x16e8e50_0, v0x16e90d0_0, v0x16e9030_0, v0x16e8f90_0, v0x16e8ef0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x167e320;
T_9 ;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x167e320;
T_10 ;
    %wait E_0x1692d10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16e9170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e9170_0, 4, 32;
    %load/vec4 v0x16e92b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e9170_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16e9170_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e9170_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16e90d0_0;
    %load/vec4 v0x16e90d0_0;
    %load/vec4 v0x16e9030_0;
    %xor;
    %load/vec4 v0x16e90d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e9170_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e9170_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16e8f90_0;
    %load/vec4 v0x16e8f90_0;
    %load/vec4 v0x16e8ef0_0;
    %xor;
    %load/vec4 v0x16e8f90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e9170_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16e9170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16e9170_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/ece241_2013_q2/iter0/response0/top_module.sv";
