"""
Created HIT:  [5, 687]
arr:  []
IN FINISH: / [[5, 687]]
1
arr:  [[5, 687]]
MISS:  [49, 338]
ARR INDEX:  [5, 687]
CURRENT T & F:  5 687
DESIRED T & F:  49 338
DIFF's T & F:  44 | 349
Created HIT:  [49, 338]
arr:  [[5, 687]]
IN FINISH: / [[5, 687], [49, 338]]
2
arr:  [[5, 687], [49, 338]]
MISS:  [63, 853]
ARR INDEX:  [5, 687]
CURRENT T & F:  5 687
DESIRED T & F:  63 853
DIFF's T & F:  58 | 166
arr:  [[5, 687], [49, 338]]
MISS:  [63, 853]
ARR INDEX:  [49, 338]
CURRENT T & F:  49 338
DESIRED T & F:  63 853
DIFF's T & F:  14 | 515
Created HIT:  [63, 853]
arr:  [[5, 687], [49, 338]]
IN FINISH: / [[5, 687], [49, 338], [63, 853]]
3
arr:  [[5, 687], [49, 338], [63, 853]]
MISS:  [93, 150]
ARR INDEX:  [5, 687]
CURRENT T & F:  5 687
DESIRED T & F:  93 150
DIFF's T & F:  88 | 537
arr:  [[5, 687], [49, 338], [63, 853]]
MISS:  [93, 150]
ARR INDEX:  [49, 338]
CURRENT T & F:  49 338
DESIRED T & F:  93 150
DIFF's T & F:  44 | 188
arr:  [[5, 687], [49, 338], [63, 853]]
MISS:  [93, 150]
ARR INDEX:  [63, 853]
CURRENT T & F:  63 853
DESIRED T & F:  93 150
DIFF's T & F:  30 | 703
Created HIT:  [93, 150]
arr:  [[5, 687], [49, 338], [63, 853]]
IN FINISH: / [[5, 687], [49, 338], [63, 853], [93, 150]]
4
arr:  [[5, 687], [49, 338], [63, 853], [93, 150]]
MISS:  [129, 535]
ARR INDEX:  [5, 687]
CURRENT T & F:  5 687
DESIRED T & F:  129 535
DIFF's T & F:  124 | 152
arr:  [[5, 687], [49, 338], [63, 853], [93, 150]]
MISS:  [129, 535]
ARR INDEX:  [49, 338]
CURRENT T & F:  49 338
DESIRED T & F:  129 535
DIFF's T & F:  80 | 197
arr:  [[5, 687], [49, 338], [63, 853], [93, 150]]
MISS:  [129, 535]
ARR INDEX:  [63, 853]
CURRENT T & F:  63 853
DESIRED T & F:  129 535
DIFF's T & F:  66 | 318
arr:  [[5, 687], [49, 338], [63, 853], [93, 150]]
MISS:  [129, 535]
ARR INDEX:  [93, 150]
CURRENT T & F:  93 150
DESIRED T & F:  129 535
DIFF's T & F:  36 | 385
Created HIT:  [129, 535]
arr:  [[5, 687], [49, 338], [63, 853], [93, 150]]
IN FINISH: / [[5, 687], [49, 338], [63, 853], [93, 150], [129, 535]]
5
arr:  [[5, 687], [49, 338], [63, 853], [93, 150], [129, 535]]
MISS:  [130, 831]
ARR INDEX:  [5, 687]
CURRENT T & F:  5 687
DESIRED T & F:  130 831
DIFF's T & F:  125 | 144
arr:  [[5, 687], [49, 338], [63, 853], [93, 150], [129, 535]]
MISS:  [130, 831]
ARR INDEX:  [49, 338]
CURRENT T & F:  49 338
DESIRED T & F:  130 831
DIFF's T & F:  81 | 493
arr:  [[5, 687], [49, 338], [63, 853], [93, 150], [129, 535]]
MISS:  [130, 831]
ARR INDEX:  [63, 853]
CURRENT T & F:  63 853
DESIRED T & F:  130 831
DIFF's T & F:  67 | 22
DESIRED < CURRENT:  831 130
MISSILE: [130, 831]
IN FINISH: / [[5, 687], [49, 338], [130, 831], [93, 150], [129, 535]]
5
arr:  [[5, 687], [49, 338], [130, 831], [93, 150], [129, 535]]
MISS:  [140, 841]
ARR INDEX:  [5, 687]
CURRENT T & F:  5 687
DESIRED T & F:  140 841
DIFF's T & F:  135 | 154
arr:  [[5, 687], [49, 338], [130, 831], [93, 150], [129, 535]]
MISS:  [140, 841]
ARR INDEX:  [49, 338]
CURRENT T & F:  49 338
DESIRED T & F:  140 841
DIFF's T & F:  91 | 503
arr:  [[5, 687], [49, 338], [130, 831], [93, 150], [129, 535]]
MISS:  [140, 841]
ARR INDEX:  [130, 831]
CURRENT T & F:  130 831
DESIRED T & F:  140 841
DIFF's T & F:  10 | 10
DESIRED > CURRENT:  841 140
MISSILE: [140, 841]
IN FINISH: / [[5, 687], [49, 338], [140, 841], [93, 150], [129, 535]]
5
arr:  [[5, 687], [49, 338], [140, 841], [93, 150], [129, 535]]
MISS:  [142, 591]
ARR INDEX:  [5, 687]
CURRENT T & F:  5 687
DESIRED T & F:  142 591
DIFF's T & F:  137 | 96
DESIRED < CURRENT:  591 142
MISSILE: [142, 591]
IN FINISH: / [[142, 591], [49, 338], [140, 841], [93, 150], [129, 535]]
5
arr:  [[142, 591], [49, 338], [140, 841], [93, 150], [129, 535]]
MISS:  [144, 581]
ARR INDEX:  [142, 591]
CURRENT T & F:  142 591
DESIRED T & F:  144 581
DIFF's T & F:  2 | 10
arr:  [[142, 591], [49, 338], [140, 841], [93, 150], [129, 535]]
MISS:  [144, 581]
ARR INDEX:  [49, 338]
CURRENT T & F:  49 338
DESIRED T & F:  144 581
DIFF's T & F:  95 | 243
arr:  [[142, 591], [49, 338], [140, 841], [93, 150], [129, 535]]
MISS:  [144, 581]
ARR INDEX:  [140, 841]
CURRENT T & F:  140 841
DESIRED T & F:  144 581
DIFF's T & F:  4 | 260
arr:  [[142, 591], [49, 338], [140, 841], [93, 150], [129, 535]]
MISS:  [144, 581]
ARR INDEX:  [93, 150]
CURRENT T & F:  93 150
DESIRED T & F:  144 581
DIFF's T & F:  51 | 431
arr:  [[142, 591], [49, 338], [140, 841], [93, 150], [129, 535]]
MISS:  [144, 581]
ARR INDEX:  [129, 535]
CURRENT T & F:  129 535
DESIRED T & F:  144 581
DIFF's T & F:  15 | 46
Created HIT:  [144, 581]
arr:  [[142, 591], [49, 338], [140, 841], [93, 150], [129, 535]]
IN FINISH: / [[142, 591], [49, 338], [140, 841], [93, 150], [129, 535], [144, 581]]
6
arr:  [[142, 591], [49, 338], [140, 841], [93, 150], [129, 535], [144, 581]]
MISS:  [271, 594]
ARR INDEX:  [142, 591]
CURRENT T & F:  142 591
DESIRED T & F:  271 594
DIFF's T & F:  129 | 3
DESIRED > CURRENT:  594 271
MISSILE: [271, 594]
IN FINISH: / [[271, 594], [49, 338], [140, 841], [93, 150], [129, 535], [144, 581]]
6
arr:  [[271, 594], [49, 338], [140, 841], [93, 150], [129, 535], [144, 581]]
MISS:  [271, 970]
ARR INDEX:  [271, 594]
CURRENT T & F:  271 594
DESIRED T & F:  271 970
DIFF's T & F:  0 | 376
arr:  [[271, 594], [49, 338], [140, 841], [93, 150], [129, 535], [144, 581]]
MISS:  [271, 970]
ARR INDEX:  [49, 338]
CURRENT T & F:  49 338
DESIRED T & F:  271 970
DIFF's T & F:  222 | 632
arr:  [[271, 594], [49, 338], [140, 841], [93, 150], [129, 535], [144, 581]]
MISS:  [271, 970]
ARR INDEX:  [140, 841]
CURRENT T & F:  140 841
DESIRED T & F:  271 970
DIFF's T & F:  131 | 129
DESIRED > CURRENT:  970 271
MISSILE: [271, 970]
IN FINISH: / [[271, 594], [49, 338], [271, 970], [93, 150], [129, 535], [144, 581]]
6
arr:  [[271, 594], [49, 338], [271, 970], [93, 150], [129, 535], [144, 581]]
MISS:  [287, 495]
ARR INDEX:  [271, 594]
CURRENT T & F:  271 594
DESIRED T & F:  287 495
DIFF's T & F:  16 | 99
arr:  [[271, 594], [49, 338], [271, 970], [93, 150], [129, 535], [144, 581]]
MISS:  [287, 495]
ARR INDEX:  [49, 338]
CURRENT T & F:  49 338
DESIRED T & F:  287 495
DIFF's T & F:  238 | 157
DESIRED > CURRENT:  495 287
MISSILE: [287, 495]
IN FINISH: / [[271, 594], [287, 495], [271, 970], [93, 150], [129, 535], [144, 581]]
6
arr:  [[271, 594], [287, 495], [271, 970], [93, 150], [129, 535], [144, 581]]
MISS:  [294, 191]
ARR INDEX:  [271, 594]
CURRENT T & F:  271 594
DESIRED T & F:  294 191
DIFF's T & F:  23 | 403
arr:  [[271, 594], [287, 495], [271, 970], [93, 150], [129, 535], [144, 581]]
MISS:  [294, 191]
ARR INDEX:  [287, 495]
CURRENT T & F:  287 495
DESIRED T & F:  294 191
DIFF's T & F:  7 | 304
arr:  [[271, 594], [287, 495], [271, 970], [93, 150], [129, 535], [144, 581]]
MISS:  [294, 191]
ARR INDEX:  [271, 970]
CURRENT T & F:  271 970
DESIRED T & F:  294 191
DIFF's T & F:  23 | 779
arr:  [[271, 594], [287, 495], [271, 970], [93, 150], [129, 535], [144, 581]]
MISS:  [294, 191]
ARR INDEX:  [93, 150]
CURRENT T & F:  93 150
DESIRED T & F:  294 191
DIFF's T & F:  201 | 41
DESIRED > CURRENT:  191 294
MISSILE: [294, 191]
IN FINISH: / [[271, 594], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581]]
6
arr:  [[271, 594], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581]]
MISS:  [333, 150]
ARR INDEX:  [271, 594]
CURRENT T & F:  271 594
DESIRED T & F:  333 150
DIFF's T & F:  62 | 444
arr:  [[271, 594], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581]]
MISS:  [333, 150]
ARR INDEX:  [287, 495]
CURRENT T & F:  287 495
DESIRED T & F:  333 150
DIFF's T & F:  46 | 345
arr:  [[271, 594], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581]]
MISS:  [333, 150]
ARR INDEX:  [271, 970]
CURRENT T & F:  271 970
DESIRED T & F:  333 150
DIFF's T & F:  62 | 820
arr:  [[271, 594], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581]]
MISS:  [333, 150]
ARR INDEX:  [294, 191]
CURRENT T & F:  294 191
DESIRED T & F:  333 150
DIFF's T & F:  39 | 41
arr:  [[271, 594], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581]]
MISS:  [333, 150]
ARR INDEX:  [129, 535]
CURRENT T & F:  129 535
DESIRED T & F:  333 150
DIFF's T & F:  204 | 385
arr:  [[271, 594], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581]]
MISS:  [333, 150]
ARR INDEX:  [144, 581]
CURRENT T & F:  144 581
DESIRED T & F:  333 150
DIFF's T & F:  189 | 431
Created HIT:  [333, 150]
arr:  [[271, 594], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581]]
IN FINISH: / [[271, 594], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
7
arr:  [[271, 594], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
MISS:  [488, 643]
ARR INDEX:  [271, 594]
CURRENT T & F:  271 594
DESIRED T & F:  488 643
DIFF's T & F:  217 | 49
DESIRED > CURRENT:  643 488
MISSILE: [488, 643]
IN FINISH: / [[488, 643], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
7
arr:  [[488, 643], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
MISS:  [755, 816]
ARR INDEX:  [488, 643]
CURRENT T & F:  488 643
DESIRED T & F:  755 816
DIFF's T & F:  267 | 173
DESIRED > CURRENT:  816 755
MISSILE: [755, 816]
IN FINISH: / [[755, 816], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
7
arr:  [[755, 816], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
MISS:  [816, 341]
ARR INDEX:  [755, 816]
CURRENT T & F:  755 816
DESIRED T & F:  816 341
DIFF's T & F:  61 | 475
arr:  [[755, 816], [287, 495], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
MISS:  [816, 341]
ARR INDEX:  [287, 495]
CURRENT T & F:  287 495
DESIRED T & F:  816 341
DIFF's T & F:  529 | 154
DESIRED < CURRENT:  341 816
MISSILE: [816, 341]
IN FINISH: / [[755, 816], [816, 341], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
7
arr:  [[755, 816], [816, 341], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
MISS:  [848, 779]
ARR INDEX:  [755, 816]
CURRENT T & F:  755 816
DESIRED T & F:  848 779
DIFF's T & F:  93 | 37
DESIRED < CURRENT:  779 848
MISSILE: [848, 779]
IN FINISH: / [[848, 779], [816, 341], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
7
arr:  [[848, 779], [816, 341], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
MISS:  [880, 276]
ARR INDEX:  [848, 779]
CURRENT T & F:  848 779
DESIRED T & F:  880 276
DIFF's T & F:  32 | 503
arr:  [[848, 779], [816, 341], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
MISS:  [880, 276]
ARR INDEX:  [816, 341]
CURRENT T & F:  816 341
DESIRED T & F:  880 276
DIFF's T & F:  64 | 65
arr:  [[848, 779], [816, 341], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
MISS:  [880, 276]
ARR INDEX:  [271, 970]
CURRENT T & F:  271 970
DESIRED T & F:  880 276
DIFF's T & F:  609 | 694
arr:  [[848, 779], [816, 341], [271, 970], [294, 191], [129, 535], [144, 581], [333, 150]]
MISS:  [880, 276]
ARR INDEX:  [294, 191]
CURRENT T & F:  294 191
DESIRED T & F:  880 276
DIFF's T & F:  586 | 85
DESIRED > CURRENT:  276 880
MISSILE: [880, 276]
IN FINISH: / [[848, 779], [816, 341], [271, 970], [880, 276], [129, 535], [144, 581], [333, 150]]
7
FINALLY:  7
"""
