// Seed: 1447062670
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri1  id_3,
    output tri1  id_4,
    output tri1  id_5
);
  always force id_4 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input wor id_2,
    input tri1 id_3,
    output wire id_4,
    input wor id_5
    , id_12,
    output wire id_6,
    input uwire id_7,
    output uwire id_8,
    output tri0 id_9,
    output supply1 id_10
);
  assign id_6 = id_12;
  module_0(
      id_5, id_3, id_2, id_5, id_6, id_12
  );
endmodule
