do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:12 on Nov 06,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 01:43:12 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:43:12 on Nov 06,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# End time: 01:43:12 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 01:43:13 on Nov 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# add wave
# binary
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
do ../script/script.do
# compilation started!
# End time: 01:53:49 on Nov 06,2020, Elapsed time: 0:10:36
# Errors: 0, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:53:50 on Nov 06,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 01:53:50 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:53:50 on Nov 06,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 01:53:50 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 01:53:50 on Nov 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
vsim work.cfg_shift_register_clk_tb
# vsim work.cfg_shift_register_clk_tb 
# Start time: 01:53:50 on Nov 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cfg_shift_register_clk_tb
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
add wave -r /*
quit -sim
# End time: 01:54:49 on Nov 06,2020, Elapsed time: 0:00:59
# Errors: 1, Warnings: 0
vsim work.cfg_shift_register_clk_tb -t ns
# vsim work.cfg_shift_register_clk_tb -t ns 
# Start time: 01:55:05 on Nov 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cfg_shift_register_clk_tb
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
add wave -r /*
force -freeze sim:/shift_register_clk_tb/clk_s 1 0, 0 {50 ns} -r 100
do ../script/script.do
# compilation started!
# End time: 01:56:01 on Nov 06,2020, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:56:01 on Nov 06,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 01:56:01 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:56:01 on Nov 06,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# ** Error: ../tb/tb_shift_register.vhd(33): (vcom-1484) Unknown formal identifier "clock".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "B1".
# ** Error: ../tb/tb_shift_register.vhd(35): (vcom-1484) Unknown formal identifier "B2".
# ** Error: ../tb/tb_shift_register.vhd(36): (vcom-1484) Unknown formal identifier "LEDR".
# ** Note: ../tb/tb_shift_register.vhd(80): VHDL Compiler exiting
# End time: 01:56:02 on Nov 06,2020, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:03:08 on Nov 06,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 02:03:08 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:03:08 on Nov 06,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# ** Error (suppressible): ../tb/tb_shift_register.vhd(84): (vcom-1141) Identifier "shift_register_clk" does not identify a component declaration.
# ** Note: ../tb/tb_shift_register.vhd(88): VHDL Compiler exiting
# End time: 02:03:09 on Nov 06,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:03:30 on Nov 06,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 02:03:31 on Nov 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:03:31 on Nov 06,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# ** Error: ../tb/tb_shift_register.vhd(84): Component instance "dut : shift_register_clk_comp" not found.
# ** Note: ../tb/tb_shift_register.vhd(88): VHDL Compiler exiting
# End time: 02:03:31 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:04:54 on Nov 06,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 02:04:55 on Nov 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:04:55 on Nov 06,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# ** Error: ../tb/tb_shift_register.vhd(84): Component instance "dut : shift_register_clk" not found.
# ** Note: ../tb/tb_shift_register.vhd(88): VHDL Compiler exiting
# End time: 02:04:55 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:07:20 on Nov 06,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 02:07:21 on Nov 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:07:21 on Nov 06,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 02:07:21 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 02:07:21 on Nov 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# add wave
# binary
# .main_pane.wave.interior.cs.body.pw.wf
# testbench run all
# End time: 02:07:38 on Nov 06,2020, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
