#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 25 15:46:53 2023
# Process ID: 18652
# Current directory: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22868 E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.xpr
# Log file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/vivado.log
# Journal file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.xpr
INFO: [Project 1-313] Project file moved from 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_02' since last save.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.ip_user_files', nor could it be found using path 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_02/TEST_02.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/DAC_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TimeController'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1165.223 ; gain = 181.902
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd}
Reading block design file <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:user:DAC_Controller:1.0 - DAC_Controller_0
Adding component instance block -- xilinx.com:user:TimeController:1.0 - TimeController_0
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.4 - usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 100000000
Successfully read diagram <TEST_02_Block> from block design file <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1392.387 ; gain = 193.203
startgroup
set_property -dict [list CONFIG.DAC0_Fabric_Freq {100.000} CONFIG.DAC0_Multi_Tile_Sync {false} CONFIG.DAC_Slice01_Enable {false} CONFIG.DAC_Interpolation_Mode01 {0} CONFIG.DAC_Mixer_Type01 {3} CONFIG.DAC_Mixer_Mode01 {2} CONFIG.DAC_RESERVED_1_01 {0} CONFIG.DAC1_Enable {1} CONFIG.DAC1_Fabric_Freq {100.000} CONFIG.DAC_Slice10_Enable {true} CONFIG.DAC_Data_Type10 {0} CONFIG.DAC_Interpolation_Mode10 {8} CONFIG.DAC_Mixer_Type10 {2} CONFIG.DAC_Mixer_Mode10 {0} CONFIG.DAC_RESERVED_1_10 {0} CONFIG.DAC_RESERVED_1_11 {0} CONFIG.DAC_RESERVED_1_12 {0} CONFIG.DAC_RESERVED_1_13 {0}] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 100000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 50000000
endgroup
copy_bd_objs /  [get_bd_cells {DAC_Controller_0}]
set_property -dict [list CONFIG.INDEX {1}] [get_bd_cells DAC_Controller_1]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins DAC_Controller_1/s_axi]
connect_bd_net [get_bd_pins DAC_Controller_1/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins DAC_Controller_1/s00_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins DAC_Controller_1/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins DAC_Controller_1/auto_start] [get_bd_pins TimeController_0/auto_start]
connect_bd_net [get_bd_pins DAC_Controller_1/counter] [get_bd_pins TimeController_0/counter]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_datapath_overflow] [get_bd_pins usp_rf_data_converter_0/dac0_nco_update_busy]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins DAC_Controller_1/dac00_datapath_overflow] [get_bd_pins usp_rf_data_converter_0/dac0_nco_update_busy]'
connect_bd_net [get_bd_pins DAC_Controller_1/dac0_nco_update_busy] [get_bd_pins usp_rf_data_converter_0/dac0_nco_update_busy]
connect_bd_intf_net [get_bd_intf_pins DAC_Controller_1/s00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s10_axis]
connect_bd_net [get_bd_ports RF3_CLKO_A_C_N] [get_bd_pins usp_rf_data_converter_0/dac1_clk_n]
connect_bd_net [get_bd_ports RF3_CLKO_A_C_P] [get_bd_pins usp_rf_data_converter_0/dac1_clk_p]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_freq] [get_bd_pins usp_rf_data_converter_0/dac10_nco_freq]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_phase] [get_bd_pins usp_rf_data_converter_0/dac10_nco_phase]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_phase_rst] [get_bd_pins usp_rf_data_converter_0/dac10_nco_phase_rst]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_update_en] [get_bd_pins usp_rf_data_converter_0/dac10_nco_update_en]
connect_bd_net [get_bd_pins DAC_Controller_1/dac0_nco_update_req] [get_bd_pins usp_rf_data_converter_0/dac1_nco_update_req]
delete_bd_objs [get_bd_nets usp_rf_data_converter_0_dac0_nco_update_busy]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/dac0_nco_update_busy] [get_bd_pins DAC_Controller_0/dac0_nco_update_busy]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/dac1_nco_update_busy] [get_bd_pins DAC_Controller_1/dac0_nco_update_busy]
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
Slave segment '/DAC_Controller_1/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA002_0000 [ 64K ]>.
set_property range 4K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_DAC_Controller_1_reg0}]
INFO: [Coretcl 2-12] '/TimeController_0/s_axi' selected.
INFO: [Coretcl 2-12] '/TimeController_0/s_axi' selected.
INFO: [Coretcl 2-12] '/TimeController_0/s_axi' selected.
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_TimeController_0_reg0]
delete_bd_objs [get_bd_addr_segs zynq_ultra_ps_e_0/Data/SEG_DAC_Controller_1_reg0]
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
Slave segment '/DAC_Controller_1/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_0000 [ 64K ]>.
set_property range 4K [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_DAC_Controller_1_reg0}]
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs TimeController_0/s_axi/reg0] -force
Slave segment '/TimeController_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA002_0000 [ 64K ]>.
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
startgroup
create_bd_port -dir O RFMC_DAC_10_N
connect_bd_net [get_bd_pins /usp_rf_data_converter_0/vout10_n] [get_bd_ports RFMC_DAC_10_N]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins usp_rf_data_converter_0/vout10_p]
endgroup
set_property name RFMC_DAC_10_P [get_bd_ports vout10_p_0]
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s1_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
copy_bd_objs /  [get_bd_cells {DAC_Controller_1}]
set_property location {4 1459 591} [get_bd_cells DAC_Controller_2]
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
set_property -dict [list CONFIG.INDEX {2}] [get_bd_cells DAC_Controller_2]
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_pins DAC_Controller_2/s_axi]
connect_bd_net [get_bd_pins DAC_Controller_2/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins DAC_Controller_2/s00_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins DAC_Controller_2/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins DAC_Controller_2/dac0_nco_update_busy] [get_bd_pins usp_rf_data_converter_0/dac1_nco_update_busy]
connect_bd_net [get_bd_pins DAC_Controller_2/auto_start] [get_bd_pins TimeController_0/auto_start]
connect_bd_net [get_bd_pins DAC_Controller_2/counter] [get_bd_pins TimeController_0/counter]
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M04_AXI] [get_bd_cells DAC_Controller_2]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axi_interconnect_0]
endgroup
create_bd_port -dir O asdf
connect_bd_net [get_bd_ports asdf] [get_bd_pins DAC_Controller_0/dac0_nco_update_req]
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
set_property name DACIO_00 [get_bd_ports asdf]
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m02_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M02_AXI(16)
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/s00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TimeController_0/s_axi_aclk have been updated from connected ip, but BD cell '/TimeController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </TimeController_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/s00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC_Controller_0/dac00_datapath_overflow
/DAC_Controller_1/dac00_datapath_overflow

validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1810.668 ; gain = 6.543
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd] -top
INFO: [BD 41-1662] The design 'TEST_02_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC_Controller_0/dac00_datapath_overflow
/DAC_Controller_1/dac00_datapath_overflow

Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/sim/TEST_02_Block.v
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1982.555 ; gain = 171.887
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [BD 41-1662] The design 'TEST_02_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DAC_Controller_0/dac00_datapath_overflow
/DAC_Controller_1/dac00_datapath_overflow

Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_09\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.v
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/sim/TEST_02_Block.v
VHDL Output written to : e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] TEST_02_Block_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TimeController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_auto_ds_0/TEST_02_Block_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/ip/TEST_02_Block_auto_pc_0/TEST_02_Block_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
Exporting to file e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/hw_handoff/TEST_02_Block.hwh
Generated Block Design Tcl file e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/hw_handoff/TEST_02_Block_bd.tcl
Generated Hardware Definition File e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.gen/sources_1/bd/TEST_02_Block/synth/TEST_02_Block.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP TEST_02_Block_DAC_Controller_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP TEST_02_Block_DAC_Controller_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP TEST_02_Block_TimeController_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP TEST_02_Block_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP TEST_02_Block_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP TEST_02_Block_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP TEST_02_Block_usp_rf_data_converter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP TEST_02_Block_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP TEST_02_Block_zynq_ultra_ps_e_0_0
[Tue Jul 25 16:26:40 2023] Launched TEST_02_Block_proc_sys_reset_0_0_synth_1, TEST_02_Block_DAC_Controller_0_0_synth_1, TEST_02_Block_zynq_ultra_ps_e_0_0_synth_1, TEST_02_Block_xbar_0_synth_1, TEST_02_Block_TimeController_0_0_synth_1, TEST_02_Block_usp_rf_data_converter_0_0_synth_1, TEST_02_Block_DAC_Controller_0_1_synth_1, TEST_02_Block_auto_ds_0_synth_1, TEST_02_Block_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
TEST_02_Block_proc_sys_reset_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_proc_sys_reset_0_0_synth_1/runme.log
TEST_02_Block_DAC_Controller_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_DAC_Controller_0_0_synth_1/runme.log
TEST_02_Block_zynq_ultra_ps_e_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_zynq_ultra_ps_e_0_0_synth_1/runme.log
TEST_02_Block_xbar_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_xbar_0_synth_1/runme.log
TEST_02_Block_TimeController_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_TimeController_0_0_synth_1/runme.log
TEST_02_Block_usp_rf_data_converter_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_usp_rf_data_converter_0_0_synth_1/runme.log
TEST_02_Block_DAC_Controller_0_1_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_DAC_Controller_0_1_synth_1/runme.log
TEST_02_Block_auto_ds_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_auto_ds_0_synth_1/runme.log
TEST_02_Block_auto_pc_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/TEST_02_Block_auto_pc_0_synth_1/runme.log
synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/runme.log
[Tue Jul 25 16:26:40 2023] Launched impl_1...
Run output will be captured here: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 2131.672 ; gain = 149.117
reset_run synth_1
launch_runs synth_1 -jobs 3
[Tue Jul 25 16:39:55 2023] Launched synth_1...
Run output will be captured here: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Tue Jul 25 16:41:36 2023] Launched impl_1...
Run output will be captured here: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Tue Jul 25 16:46:07 2023] Launched impl_1...
Run output will be captured here: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.427 . Memory (MB): peak = 2972.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3479.879 ; gain = 26.242
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3479.879 ; gain = 26.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3770.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 7 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 4336.504 ; gain = 2204.832
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 4950.723 ; gain = 243.789
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd}
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_09/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 25 16:53:33 2023...
