<map id="ParallelCLBPacker::_siteWithScore" name="ParallelCLBPacker::_siteWithScore">
<area shape="rect" id="node1" title=" " alt="" coords="1921,362,2059,403"/>
<area shape="rect" id="node2" href="$class_parallel_c_l_b_packer_1_1_packing_c_l_b_site.html" title="PackingCLBSite is a container for the packing information (parameters, candidates and packing status)..." alt="" coords="1541,407,1680,449"/>
<area shape="rect" id="node13" href="$class_parallel_c_l_b_packer_1_1_packing_c_l_b_site_1_1_packing_c_l_b_cluster.html" title="PackingCLBCluster is a container of cells/PlacementUnits which can be packed in the corresponding CLB..." alt="" coords="1871,439,2109,481"/>
<area shape="rect" id="node3" href="$class_placement_info.html" title="Information related to FPGA placement (wirelength optimization, cell spreading, legalization,..." alt="" coords="1237,128,1344,155"/>
<area shape="rect" id="node4" href="$class_placement_info_1_1_compatible_placement_table.html" title="describes the type mapping from design to device, where a cell can be placed (which BEL in which site..." alt="" coords="779,121,956,162"/>
<area shape="rect" id="node5" href="$class_design_info.html" title="Information related to FPGA designs, including design cells and their interconnections." alt="" coords="504,8,588,35"/>
<area shape="rect" id="node7" href="$class_placement_timing_info.html" title="PlacementTimingInfo is the container which record the timing information related to placement." alt="" coords="795,69,940,96"/>
<area shape="rect" id="node6" href="$class_device_info.html" title="Information class related to FPGA device, including the details of BEL/Site/Tile/ClockRegion." alt="" coords="504,167,588,193"/>
<area shape="rect" id="node10" href="$class_device_info_1_1_device_tile.html" title="A tile is a combination of sites." alt="" coords="792,316,943,343"/>
<area shape="rect" id="node8" href="$class_device_info_1_1_device_site.html" title="Site class for site on device." alt="" coords="1214,367,1367,393"/>
<area shape="rect" id="node9" href="$class_device_info_1_1_device_element.html" title="basic class of device element" alt="" coords="457,392,635,419"/>
<area shape="rect" id="node11" href="$class_device_info_1_1_clock_region.html" title="class for clock regions on FPGA" alt="" coords="786,367,949,393"/>
<area shape="rect" id="node12" href="$class_device_info_1_1_device_site_1_1_device_site_pin_infos.html" title="a class record the pin on the site boundary" alt="" coords="791,250,944,291"/>
<area shape="rect" id="node14" href="$class_placement_info_1_1_placement_macro.html" title="a fixed group of multiple standard cells with constraints of their relative locations" alt="" coords="1203,446,1378,487"/>
<area shape="rect" id="node15" href="$class_placement_info_1_1_placement_unit.html" title="a movement unit in placement with information of location and resource demand" alt="" coords="768,468,967,495"/>
<area shape="rect" id="node16" href="$class_parallel_c_l_b_packer_1_1_packing_c_l_b_site_1_1_site_b_e_l_mapping.html" title="SiteBELMapping is a contain recording the mapping between cells and BELs." alt="" coords="1180,525,1401,566"/>
<area shape="rect" id="node17" href="$class_design_info_1_1_design_cell.html" title="a DesignCell in design netlist, DesignPin objects of which might connect to DesignNet objects" alt="" coords="791,552,943,579"/>
<area shape="rect" id="node18" href="$class_design_info_1_1_design_element.html" title="basic class of element in a design." alt="" coords="5,556,183,583"/>
<area shape="rect" id="node20" href="$class_design_info_1_1_design_net.html" title="a design net (hyperedge) defined in the design, connecting to pins of cells" alt="" coords="232,588,383,615"/>
<area shape="rect" id="node19" href="$class_design_info_1_1_control_set_info.html" title="A control set is a combination of CLK, CE and SR signal. It could be nullptr (not related to control ..." alt="" coords="459,588,633,615"/>
</map>
