#pragma once

namespace hdlConvertor {

enum Language {
	VHDL, VERILOG, SYSTEM_VERILOG
};

}
