{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 19:17:42 2012 " "Info: Processing started: Sun Apr 15 19:17:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BoardTest -c BoardTest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BoardTest -c BoardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-BHV " "Info: Found design unit 1: clk_div-BHV" {  } { { "clk_div.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boardtest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file boardtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoardTest-STR " "Info: Found design unit 1: BoardTest-STR" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 86 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BoardTest " "Info: Found entity 1: BoardTest" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Slave-BHV " "Info: Found design unit 1: SPI_Slave-BHV" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/SPI_Slave.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Slave " "Info: Found entity 1: SPI_Slave" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/SPI_Slave.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file motor_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_pwm-behavior " "Info: Found design unit 1: motor_pwm-behavior" {  } { { "motor_pwm.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/motor_pwm.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 motor_pwm " "Info: Found entity 1: motor_pwm" {  } { { "motor_pwm.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/motor_pwm.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pid_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pid_controller-behavior " "Info: Found design unit 1: pid_controller-behavior" {  } { { "pid_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/pid_controller.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pid_controller " "Info: Found entity 1: pid_controller" {  } { { "pid_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/pid_controller.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_controller-behavior " "Info: Found design unit 1: reg_controller-behavior" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_controller " "Info: Found entity 1: reg_controller" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file quadreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadreg-behavior " "Info: Found design unit 1: quadreg-behavior" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 quadreg " "Info: Found entity 1: quadreg" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outmux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file outmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outmux-behavior " "Info: Found design unit 1: outmux-behavior" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 outmux " "Info: Found entity 1: outmux" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmap.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regmap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regmap-behavior " "Info: Found design unit 1: regmap-behavior" {  } { { "regmap.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/regmap.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regmap " "Info: Found entity 1: regmap" {  } { { "regmap.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/regmap.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addreg-behavior " "Info: Found design unit 1: addreg-behavior" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/addreg.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addreg " "Info: Found entity 1: addreg" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/addreg.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoardTest " "Info: Elaborating entity \"BoardTest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegXD BoardTest.vhd(135) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(135): object \"RegXD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegYD BoardTest.vhd(135) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(135): object \"RegYD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegZD BoardTest.vhd(135) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(135): object \"RegZD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegXM BoardTest.vhd(135) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(135): object \"RegXM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegYM BoardTest.vhd(135) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(135): object \"RegYM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegZM BoardTest.vhd(135) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(135): object \"RegZM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegAD BoardTest.vhd(135) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(135): object \"RegAD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegAM BoardTest.vhd(135) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(135): object \"RegAM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:U_1HzClkDivider " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:U_1HzClkDivider\"" {  } { { "BoardTest.vhd" "U_1HzClkDivider" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Slave SPI_Slave:U_PICSPI_Slave " "Info: Elaborating entity \"SPI_Slave\" for hierarchy \"SPI_Slave:U_PICSPI_Slave\"" {  } { { "BoardTest.vhd" "U_PICSPI_Slave" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSEL_endmessage SPI_Slave.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at SPI_Slave.vhd(30): object \"SSEL_endmessage\" assigned a value but never read" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/SPI_Slave.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_pwm motor_pwm:Motor_1 " "Info: Elaborating entity \"motor_pwm\" for hierarchy \"motor_pwm:Motor_1\"" {  } { { "BoardTest.vhd" "Motor_1" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmap regmap:Registers " "Info: Elaborating entity \"regmap\" for hierarchy \"regmap:Registers\"" {  } { { "BoardTest.vhd" "Registers" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_controller regmap:Registers\|reg_controller:RegCont " "Info: Elaborating entity \"reg_controller\" for hierarchy \"regmap:Registers\|reg_controller:RegCont\"" {  } { { "regmap.vhd" "RegCont" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/regmap.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextstate reg_controller.vhd(44) " "Warning (10631): VHDL Process Statement warning at reg_controller.vhd(44): inferring latch(es) for signal or variable \"nextstate\", which holds its previous value in one or more paths through the process" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.wd2 reg_controller.vhd(44) " "Info (10041): Inferred latch for \"nextstate.wd2\" at reg_controller.vhd(44)" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.wd1 reg_controller.vhd(44) " "Info (10041): Inferred latch for \"nextstate.wd1\" at reg_controller.vhd(44)" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.wa2 reg_controller.vhd(44) " "Info (10041): Inferred latch for \"nextstate.wa2\" at reg_controller.vhd(44)" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.wa1 reg_controller.vhd(44) " "Info (10041): Inferred latch for \"nextstate.wa1\" at reg_controller.vhd(44)" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.rd2 reg_controller.vhd(44) " "Info (10041): Inferred latch for \"nextstate.rd2\" at reg_controller.vhd(44)" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.rd1 reg_controller.vhd(44) " "Info (10041): Inferred latch for \"nextstate.rd1\" at reg_controller.vhd(44)" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ra1 reg_controller.vhd(44) " "Info (10041): Inferred latch for \"nextstate.ra1\" at reg_controller.vhd(44)" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.fetch reg_controller.vhd(44) " "Info (10041): Inferred latch for \"nextstate.fetch\" at reg_controller.vhd(44)" {  } { { "reg_controller.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/reg_controller.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addreg regmap:Registers\|addreg:RegAdd " "Info: Elaborating entity \"addreg\" for hierarchy \"regmap:Registers\|addreg:RegAdd\"" {  } { { "regmap.vhd" "RegAdd" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/regmap.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadreg regmap:Registers\|quadreg:RegXD " "Info: Elaborating entity \"quadreg\" for hierarchy \"regmap:Registers\|quadreg:RegXD\"" {  } { { "regmap.vhd" "RegXD" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/regmap.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux regmap:Registers\|outmux:MuxOut " "Info: Elaborating entity \"outmux\" for hierarchy \"regmap:Registers\|outmux:MuxOut\"" {  } { { "regmap.vhd" "MuxOut" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/regmap.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1 outmux.vhd(26) " "Warning (10631): VHDL Process Statement warning at outmux.vhd(26): inferring latch(es) for signal or variable \"tmp1\", which holds its previous value in one or more paths through the process" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1\[0\] outmux.vhd(26) " "Info (10041): Inferred latch for \"tmp1\[0\]\" at outmux.vhd(26)" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1\[1\] outmux.vhd(26) " "Info (10041): Inferred latch for \"tmp1\[1\]\" at outmux.vhd(26)" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1\[2\] outmux.vhd(26) " "Info (10041): Inferred latch for \"tmp1\[2\]\" at outmux.vhd(26)" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1\[3\] outmux.vhd(26) " "Info (10041): Inferred latch for \"tmp1\[3\]\" at outmux.vhd(26)" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1\[4\] outmux.vhd(26) " "Info (10041): Inferred latch for \"tmp1\[4\]\" at outmux.vhd(26)" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1\[5\] outmux.vhd(26) " "Info (10041): Inferred latch for \"tmp1\[5\]\" at outmux.vhd(26)" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1\[6\] outmux.vhd(26) " "Info (10041): Inferred latch for \"tmp1\[6\]\" at outmux.vhd(26)" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1\[7\] outmux.vhd(26) " "Info (10041): Inferred latch for \"tmp1\[7\]\" at outmux.vhd(26)" {  } { { "outmux.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/outmux.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[0\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[1\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[2\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[3\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[4\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[5\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[6\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[7\] " "Warning: Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ultra_T_Trigger GND " "Warning (13410): Pin \"Ultra_T_Trigger\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Ultra_B_Trigger GND " "Warning (13410): Pin \"Ultra_B_Trigger\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Camera_SCL GND " "Warning (13410): Pin \"Camera_SCL\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Camera_RESET GND " "Warning (13410): Pin \"Camera_RESET\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Camera_EXTCLK GND " "Warning (13410): Pin \"Camera_EXTCLK\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_SPI_Clock GND " "Warning (13410): Pin \"FPGA_SPI_Clock\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_SPI_MOSI GND " "Warning (13410): Pin \"FPGA_SPI_MOSI\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_Clock GND " "Warning (13410): Pin \"FPGA_I2C_Clock\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Gyro_ChipSelect VCC " "Warning (13410): Pin \"Gyro_ChipSelect\" is stuck at VCC" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ChipSelect VCC " "Warning (13410): Pin \"SRAM_ChipSelect\" is stuck at VCC" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WriteProtect GND " "Warning (13410): Pin \"SRAM_WriteProtect\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Accel_SelAddr0 GND " "Warning (13410): Pin \"Accel_SelAddr0\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Warning: Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_DS1085Z_0 " "Warning (15610): No output dependent on input pin \"clk_DS1085Z_0\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_DS1085Z_1 " "Warning (15610): No output dependent on input pin \"clk_DS1085Z_1\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_3 " "Warning (15610): No output dependent on input pin \"Switch_3\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_4 " "Warning (15610): No output dependent on input pin \"Switch_4\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ultra_T_Edge " "Warning (15610): No output dependent on input pin \"Ultra_T_Edge\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ultra_B_Edge " "Warning (15610): No output dependent on input pin \"Ultra_B_Edge\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_HD " "Warning (15610): No output dependent on input pin \"Camera_HD\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_VD " "Warning (15610): No output dependent on input pin \"Camera_VD\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DCLK " "Warning (15610): No output dependent on input pin \"Camera_DCLK\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[0\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[0\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[1\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[1\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[2\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[2\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[3\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[3\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[4\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[4\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[5\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[5\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[6\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[6\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[7\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[7\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_SPI_MISO " "Warning (15610): No output dependent on input pin \"FPGA_SPI_MISO\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gyro_DataReady " "Warning (15610): No output dependent on input pin \"Gyro_DataReady\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gyro_Interrupt " "Warning (15610): No output dependent on input pin \"Gyro_Interrupt\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Accel_Interrupt1 " "Warning (15610): No output dependent on input pin \"Accel_Interrupt1\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Accel_Interrupt2 " "Warning (15610): No output dependent on input pin \"Accel_Interrupt2\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/Salvatore/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "389 " "Info: Implemented 389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Info: Implemented 10 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "317 " "Info: Implemented 317 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 19:17:44 2012 " "Info: Processing ended: Sun Apr 15 19:17:44 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
