// Seed: 3420561213
module module_0 (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  output logic [7:0] id_1;
  parameter id_3 = -1;
  assign id_1[1'b0] = id_2[-1'b0];
endmodule
module module_1 #(
    parameter id_3 = 32'd96
) (
    input wand id_0,
    output wor id_1,
    input tri id_2,
    input supply1 _id_3,
    output wor id_4,
    output tri id_5
);
  logic id_7;
  logic id_8;
  ;
  assign id_7[id_3] = -1;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign id_4 = id_2;
endmodule
