// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


`timescale 1ps/1ps

// DESCRIPTION
// Frequency monitor for 8 input signals.
// Generated by one of Gregg's toys.   Share And Enjoy.

module eth_f_fmon8 #(
    parameter SIM_HURRY = 1'b0,
    parameter SIM_EMULATE = 1'b0
) (
	input clk, 
	input [7:0] din,
	input [2:0] din_sel,
	output [15:0] dout,
	output dout_fresh
);

////////////////////////////
// divide down and cross domain

wire [7:0] prescale;
wire [7:0] prescale_s;

genvar i;
generate
    for (i=0; i<8; i=i+1) begin : lp0
        wire [5:0] local_cnt;
        eth_f_cnt6 ct0 (
            .clk(din[i]),
            .dout(local_cnt)
        );
        defparam ct0 .SIM_EMULATE = SIM_EMULATE;

        assign prescale[i] = local_cnt[5];
        eth_f_sync1r1 sn0 (
            .din_clk(din[i]),
            .din(prescale[i]),
            .dout_clk(clk),
            .dout(prescale_s[i])
        );
        defparam sn0 .SIM_EMULATE = SIM_EMULATE;

    end
endgenerate

////////////////////////////
// select signal to watch

wire sel_prescale;
eth_f_mux8w1t2s1 mx0 (
    .clk(clk),
    .din(prescale_s),
    .sel(din_sel),
    .dout(sel_prescale)
);
defparam mx0 .SIM_EMULATE = SIM_EMULATE;

reg last_sel_prescale = 1'b0;
always @(posedge clk) last_sel_prescale <= sel_prescale;

reg ping = 1'b0;
always @(posedge clk) ping <= sel_prescale ^ last_sel_prescale;

////////////////////////////
// count selected signal

wire sclr;
eth_f_ripple16 rp0 (
    .clk(clk),
    .sclr(sclr),
    .inc(ping),
    .dout(dout)
);
defparam rp0 .SIM_EMULATE = SIM_EMULATE;

////////////////////////////
// regular measuring interval

generate
    if (SIM_HURRY) begin : g_sim_hurry
        // times 100 KHz
        eth_f_metronome32000 mt0 (
            .clk(clk),
            .sclr(1'b0),
            .dout(sclr)
        );
        defparam mt0 .SIM_EMULATE = SIM_EMULATE;

    end
    else begin : g_sim_normal
        // times 10 KHz
        eth_f_metronome320000 mt0 (
            .clk(clk),
            .sclr(1'b0),
            .dout(sclr)
        );
        defparam mt0 .SIM_EMULATE = SIM_EMULATE;

    end
endgenerate

assign dout_fresh = sclr;
endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "HEQcwkIk4AJUnyybgwol/5f4LNrpC62dnM4HE75Mb8kxROzHwkOVqUjjNakwyQUVn3rWDca7QqKGruQoj2QI6diWrHBuVPm2ePzJYe0opoRKRsrSLsozd6ihfZo7Y4AobDGlA0sx1RWdC2xxmhs6EhsIEYbW0OeABq8z3YlmhZOCNJP7S54htV6uHLAYjjaGmL7pkx5+dyKYUHnNRVlphInbKBlJ9OHWSVdDlWH+1XYnWnMDBl/IkyiBXzCOoe+WZmkbxlXtoKIrdid2AsnrLFYdwZO2p2xPVEysYo9IMbgBcMH1KHESl7k0W0V1sqWheS0njKNhhOD7TGzy9/yGmiCd76ofZKVcRdLH2UEhFC2RqSiuLPKyOB6oMW2NPMY4adF9G0HJwwrn2/XlJjFdIVVHGa9stkvZX0EpL99pMxqv4+/YYo7jZCBatatFMWWh0JDa4Z5klPGmwE0D0f3cvy36BLNxInkJLOUchXz+2GQkgXyfCry1AvbtpMrULn0JWcLtL4VG1YBVluFF4F5h3pcrwkQpoeJ22F+nXOpyln9RhB31J+f6YOHyMb/eIXO168vXVgv3gHlWBSUcg2rzTTqKXzKIXmb0FvQFkO7ydOrF7IIWNH5OncoFD3SjdIVpgKLBDVPSWIfRdjNBq3HGYLV0wH3Py2Myi9n7uiNr+zOG1RiZA1WiqUxjd/eqn4SXAEvP74CIZm5YHyysytLvZjcfRbkNs7gxVo2z9pfYFOYj9Cw6TIUKABf2LsRVWIb8D8nUOBLnEsoxcv0psJSYAL6IMz0oPwnnFokuIx1pS0A2WxWPVpz4L0bkEwxA0m8OZdU2A/LwHQZo6K7ECYslhqnUf5mRMdm5RpxulpPwkAvtdKyHbYLJ7eTGnZXVVShH6JeO2VACfut7LaKquZnab5lEaF49yFFGOY8iVGXTD7JPKfuqLUlJiSzfqp9GsvNl/XcqGJspUAo5TKdzPi/LImPntposoxjsOBfRsaL+Z2zYmzDSBRJz5etrR0aaKkzv"
`endif