#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf7a7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf87f30 .scope module, "tb" "tb" 3 99;
 .timescale -12 -12;
L_0xf7d540 .functor NOT 1, L_0xfbffd0, C4<0>, C4<0>, C4<0>;
L_0xf78a20 .functor XOR 4, L_0xfbfba0, L_0xfbfc60, C4<0000>, C4<0000>;
L_0xf78c80 .functor XOR 4, L_0xf78a20, L_0xfbfe20, C4<0000>, C4<0000>;
v0xfbea90_0 .net *"_ivl_10", 3 0, L_0xfbfe20;  1 drivers
v0xfbeb90_0 .net *"_ivl_12", 3 0, L_0xf78c80;  1 drivers
v0xfbec70_0 .net *"_ivl_2", 3 0, L_0xfbfab0;  1 drivers
v0xfbed30_0 .net *"_ivl_4", 3 0, L_0xfbfba0;  1 drivers
v0xfbee10_0 .net *"_ivl_6", 3 0, L_0xfbfc60;  1 drivers
v0xfbef40_0 .net *"_ivl_8", 3 0, L_0xf78a20;  1 drivers
v0xfbf020_0 .net "areset", 0 0, L_0xf787e0;  1 drivers
v0xfbf0c0_0 .var "clk", 0 0;
v0xfbf160_0 .net "data", 3 0, v0xfbd9c0_0;  1 drivers
v0xfbf2b0_0 .net "ena", 0 0, v0xfbda90_0;  1 drivers
v0xfbf350_0 .net "load", 0 0, v0xfbdb60_0;  1 drivers
v0xfbf3f0_0 .net "q_dut", 3 0, v0xfbe6b0_0;  1 drivers
v0xfbf4b0_0 .net "q_ref", 3 0, v0xf78cf0_0;  1 drivers
v0xfbf550_0 .var/2u "stats1", 159 0;
v0xfbf610_0 .var/2u "strobe", 0 0;
v0xfbf6d0_0 .net "tb_match", 0 0, L_0xfbffd0;  1 drivers
v0xfbf770_0 .net "tb_mismatch", 0 0, L_0xf7d540;  1 drivers
v0xfbf920_0 .net "wavedrom_enable", 0 0, v0xfbdd90_0;  1 drivers
v0xfbf9c0_0 .net "wavedrom_title", 511 0, v0xfbde30_0;  1 drivers
L_0xfbfab0 .concat [ 4 0 0 0], v0xf78cf0_0;
L_0xfbfba0 .concat [ 4 0 0 0], v0xf78cf0_0;
L_0xfbfc60 .concat [ 4 0 0 0], v0xfbe6b0_0;
L_0xfbfe20 .concat [ 4 0 0 0], v0xf78cf0_0;
L_0xfbffd0 .cmp/eeq 4, L_0xfbfab0, L_0xf78c80;
S_0xf91c10 .scope module, "good1" "reference_module" 3 144, 3 4 0, S_0xf87f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "ena";
    .port_info 4 /INPUT 4 "data";
    .port_info 5 /OUTPUT 4 "q";
v0xf7d030_0 .net "areset", 0 0, L_0xf787e0;  alias, 1 drivers
v0xf7d420_0 .net "clk", 0 0, v0xfbf0c0_0;  1 drivers
v0xf7d610_0 .net "data", 3 0, v0xfbd9c0_0;  alias, 1 drivers
v0xf78850_0 .net "ena", 0 0, v0xfbda90_0;  alias, 1 drivers
v0xf78a90_0 .net "load", 0 0, v0xfbdb60_0;  alias, 1 drivers
v0xf78cf0_0 .var "q", 3 0;
E_0xf86bf0 .event posedge, v0xf7d030_0, v0xf7d420_0;
S_0xfbcc90 .scope module, "stim1" "stimulus_gen" 3 137, 3 24 0, S_0xf87f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "load";
    .port_info 3 /OUTPUT 1 "ena";
    .port_info 4 /OUTPUT 4 "data";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
L_0xf787e0 .functor BUFZ 1, v0xfbdc50_0, C4<0>, C4<0>, C4<0>;
v0xfbd880_0 .net "areset", 0 0, L_0xf787e0;  alias, 1 drivers
v0xfbd920_0 .net "clk", 0 0, v0xfbf0c0_0;  alias, 1 drivers
v0xfbd9c0_0 .var "data", 3 0;
v0xfbda90_0 .var "ena", 0 0;
v0xfbdb60_0 .var "load", 0 0;
v0xfbdc50_0 .var "reset", 0 0;
v0xfbdcf0_0 .net "tb_match", 0 0, L_0xfbffd0;  alias, 1 drivers
v0xfbdd90_0 .var "wavedrom_enable", 0 0;
v0xfbde30_0 .var "wavedrom_title", 511 0;
E_0xf86140/0 .event negedge, v0xf7d420_0;
E_0xf86140/1 .event posedge, v0xf7d420_0;
E_0xf86140 .event/or E_0xf86140/0, E_0xf86140/1;
S_0xfbcf00 .scope task, "reset_test" "reset_test" 3 38, 3 38 0, S_0xfbcc90;
 .timescale -12 -12;
v0xf79470_0 .var/2u "arfail", 0 0;
v0xfbd1a0_0 .var "async", 0 0;
v0xfbd260_0 .var/2u "datafail", 0 0;
v0xfbd300_0 .var/2u "srfail", 0 0;
E_0xf709f0 .event posedge, v0xf7d420_0;
E_0xf9eec0 .event negedge, v0xf7d420_0;
TD_tb.stim1.reset_test ;
    %wait E_0xf709f0;
    %wait E_0xf709f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfbdc50_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf709f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xf9eec0;
    %load/vec4 v0xfbdcf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfbd260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfbdc50_0, 0;
    %wait E_0xf709f0;
    %load/vec4 v0xfbdcf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf79470_0, 0, 1;
    %wait E_0xf709f0;
    %load/vec4 v0xfbdcf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfbd300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfbdc50_0, 0;
    %load/vec4 v0xfbd300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 52 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xf79470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xfbd1a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xfbd260_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xfbd1a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 54 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xfbd3c0 .scope task, "wavedrom_start" "wavedrom_start" 3 65, 3 65 0, S_0xfbcc90;
 .timescale -12 -12;
v0xfbd5c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfbd6a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 68, 3 68 0, S_0xfbcc90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfbdfd0 .scope module, "top_module1" "top_module" 3 152, 4 1 0, S_0xf87f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "ena";
    .port_info 4 /INPUT 4 "data";
    .port_info 5 /OUTPUT 4 "q";
v0xfbe190_0 .net "areset", 0 0, L_0xf787e0;  alias, 1 drivers
v0xfbe280_0 .net "clk", 0 0, v0xfbf0c0_0;  alias, 1 drivers
v0xfbe390_0 .net "data", 3 0, v0xfbd9c0_0;  alias, 1 drivers
v0xfbe480_0 .net "ena", 0 0, v0xfbda90_0;  alias, 1 drivers
v0xfbe570_0 .net "load", 0 0, v0xfbdb60_0;  alias, 1 drivers
v0xfbe6b0_0 .var "q", 3 0;
S_0xfbe870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 162, 3 162 0, S_0xf87f30;
 .timescale -12 -12;
E_0xf9f1e0 .event anyedge, v0xfbf610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfbf610_0;
    %nor/r;
    %assign/vec4 v0xfbf610_0, 0;
    %wait E_0xf9f1e0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfbcc90;
T_4 ;
    %pushi/vec4 64, 0, 7;
    %split/vec4 4;
    %assign/vec4 v0xfbd9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbdc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbda90_0, 0;
    %assign/vec4 v0xfbdb60_0, 0;
    %wait E_0xf709f0;
    %pushi/vec4 79, 0, 7;
    %split/vec4 4;
    %assign/vec4 v0xfbd9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbdc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbda90_0, 0;
    %assign/vec4 v0xfbdb60_0, 0;
    %wait E_0xf709f0;
    %pushi/vec4 15, 15, 7;
    %split/vec4 4;
    %assign/vec4 v0xfbd9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbdc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbda90_0, 0;
    %assign/vec4 v0xfbdb60_0, 0;
    %wait E_0xf709f0;
    %pushi/vec4 47, 15, 7;
    %split/vec4 4;
    %assign/vec4 v0xfbd9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbdc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbda90_0, 0;
    %assign/vec4 v0xfbdb60_0, 0;
    %wait E_0xf709f0;
    %pushi/vec4 47, 15, 7;
    %split/vec4 4;
    %assign/vec4 v0xfbd9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbdc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbda90_0, 0;
    %assign/vec4 v0xfbdb60_0, 0;
    %wait E_0xf709f0;
    %pushi/vec4 15, 15, 7;
    %split/vec4 4;
    %assign/vec4 v0xfbd9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbdc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfbda90_0, 0;
    %assign/vec4 v0xfbdb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfbd1a0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xfbcf00;
    %join;
    %wait E_0xf709f0;
    %wait E_0xf709f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfbd6a0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf86140;
    %vpi_func 3 89 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xfbdc50_0, 0;
    %vpi_func 3 90 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xfbdb60_0, 0;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0xfbda90_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xfbd9c0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 94 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf91c10;
T_5 ;
    %wait E_0xf86bf0;
    %load/vec4 v0xf7d030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xf78cf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xf78a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xf7d610_0;
    %assign/vec4 v0xf78cf0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xf78850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xf78cf0_0;
    %parti/s 3, 1, 2;
    %pad/u 4;
    %assign/vec4 v0xf78cf0_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xfbdfd0;
T_6 ;
    %wait E_0xf86bf0;
    %load/vec4 v0xfbe190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xfbe6b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xfbe570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xfbe390_0;
    %assign/vec4 v0xfbe6b0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xfbe480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0xfbe6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0xfbe6b0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf87f30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfbf0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfbf610_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xf87f30;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xfbf0c0_0;
    %inv;
    %store/vec4 v0xfbf0c0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xf87f30;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfbd920_0, v0xfbf770_0, v0xfbf0c0_0, v0xfbf020_0, v0xfbf350_0, v0xfbf2b0_0, v0xfbf160_0, v0xfbf4b0_0, v0xfbf3f0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xf87f30;
T_10 ;
    %load/vec4 v0xfbf550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xfbf550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfbf550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 171 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %load/vec4 v0xfbf550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfbf550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 174 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 175 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfbf550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfbf550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 176 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xf87f30;
T_11 ;
    %wait E_0xf86140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfbf550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbf550_0, 4, 32;
    %load/vec4 v0xfbf6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xfbf550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 187 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbf550_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfbf550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbf550_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xfbf4b0_0;
    %load/vec4 v0xfbf4b0_0;
    %load/vec4 v0xfbf3f0_0;
    %xor;
    %load/vec4 v0xfbf4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xfbf550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 191 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbf550_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xfbf550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbf550_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/shift4/shift4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/shift4/iter0/response19/top_module.sv";
