<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Xenomai: kernel/drivers/net/drivers/rt_smc91111.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="Xenomai"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Xenomai
   &#160;<span id="projectnumber">3.0.5</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,true,'search.php','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rt__smc91111_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">rt_smc91111.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> . smc91111.h - macros for the LAN91C111 Ethernet Driver</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> .</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> . Copyright (C) 2001 Standard Microsystems Corporation (SMSC)</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> .       Developed by Simple Network Magic Corporation (SNMC)</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> . Copyright (C) 1996 by Erik Stahlman (ES)</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> .</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> . This program is free software; you can redistribute it and/or modify</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> . it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> . the Free Software Foundation; either version 2 of the License, or</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> . (at your option) any later version.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> .</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> . This program is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> . but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> . MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> . GNU General Public License for more details.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> .</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> . You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> . along with this program; if not, write to the Free Software</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> . Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> .</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> . This file contains register information and access macros for </span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> . the LAN91C111 single chip ethernet controller.  It is a modified</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> . version of the smc9194.h file.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> . </span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> . Information contained in this file was obtained from the LAN91C111</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> . manual from SMC.  To get a copy, if you really want one, you can find </span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> . information under www.smsc.com.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> . </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> . Authors</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> .      Erik Stahlman                           ( erik@vt.edu )</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> .      Daris A Nevil                           ( dnevil@snmc.com )</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> .</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> . History</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> . 03/16/01             Daris A Nevil   Modified for use with LAN91C111 device</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> .</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> ---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef _SMC91111_H_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define _SMC91111_H_</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* I want some simple types */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>                   byte;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>                  word;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">int</span>               dword;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Because of bank switching, the LAN91xxx uses only 16 I/O ports */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SMC_IO_EXTENT   16</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*---------------------------------------------------------------</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> .  </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> . A description of the SMSC registers is probably in order here,</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> . although for details, the SMC datasheet is invaluable.  </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> . </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> . Basically, the chip has 4 banks of registers ( 0 to 3 ), which</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> . are accessed by writing a number into the BANK_SELECT register</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> . ( I also use a SMC_SELECT_BANK macro for this ).</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> . </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> . The banks are configured so that for most purposes, bank 2 is all</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> . that is needed for simple run time tasks.  </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> -----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> . Bank Select Register: </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> .</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> .              yyyy yyyy 0000 00xx  </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> .              xx              = bank number</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> .              yyyy yyyy       = 0x33, for identification purposes.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define BANK_SELECT             14</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// Transmit Control Register</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* BANK 0  */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define TCR_REG         0x0000  // transmit control register </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define TCR_ENABLE      0x0001  // When 1 we can transmit</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define TCR_LOOP        0x0002  // Controls output pin LBK</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define TCR_FORCOL      0x0004  // When 1 will force a collision</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define TCR_PAD_EN      0x0080  // When 1 will pad tx frames &lt; 64 bytes w/0</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define TCR_NOCRC       0x0100  // When 1 will not append CRC to tx frames</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define TCR_MON_CSN     0x0400  // When 1 tx monitors carrier</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define TCR_FDUPLX      0x0800  // When 1 enables full duplex operation</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define TCR_STP_SQET    0x1000  // When 1 stops tx if Signal Quality Error</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define TCR_EPH_LOOP    0x2000  // When 1 enables EPH block loopback</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define TCR_SWFDUP      0x8000  // When 1 enables Switched Full Duplex mode</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define TCR_CLEAR       0       </span><span class="comment">/* do NOTHING */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* the default settings for the TCR register : */</span> </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* QUESTION: do I want to enable padding of short packets ? */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define TCR_DEFAULT     TCR_ENABLE </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// EPH Status Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* BANK 0  */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define EPH_STATUS_REG  0x0002</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define ES_TX_SUC       0x0001  // Last TX was successful</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define ES_SNGL_COL     0x0002  // Single collision detected for last tx</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define ES_MUL_COL      0x0004  // Multiple collisions detected for last tx</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define ES_LTX_MULT     0x0008  // Last tx was a multicast</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define ES_16COL        0x0010  // 16 Collisions Reached</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define ES_SQET         0x0020  // Signal Quality Error Test</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define ES_LTXBRD       0x0040  // Last tx was a broadcast</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define ES_TXDEFR       0x0080  // Transmit Deferred</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define ES_LATCOL       0x0200  // Late collision detected on last tx</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define ES_LOSTCARR     0x0400  // Lost Carrier Sense</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define ES_EXC_DEF      0x0800  // Excessive Deferral</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define ES_CTR_ROL      0x1000  // Counter Roll Over indication</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define ES_LINK_OK      0x4000  // Driven by inverted value of nLNK pin</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define ES_TXUNRN       0x8000  // Tx Underrun</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// Receive Control Register</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* BANK 0  */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RCR_REG         0x0004</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define RCR_RX_ABORT    0x0001  // Set if a rx frame was aborted</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define RCR_PRMS        0x0002  // Enable promiscuous mode</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define RCR_ALMUL       0x0004  // When set accepts all multicast frames</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define RCR_RXEN        0x0100  // IFF this is set, we can receive packets</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define RCR_STRIP_CRC   0x0200  // When set strips CRC from rx packets</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RCR_ABORT_ENB   0x0200  // When set will abort rx on collision </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RCR_FILT_CAR    0x0400  // When set filters leading 12 bit s of carrier</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RCR_SOFTRST     0x8000  // resets the chip</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* the normal settings for the RCR register : */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define RCR_DEFAULT     (RCR_STRIP_CRC | RCR_RXEN)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define RCR_CLEAR       0x0     // set it to a base state</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// Counter Register</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* BANK 0  */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define COUNTER_REG     0x0006</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// Memory Information Register</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* BANK 0  */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define MIR_REG         0x0008</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// Receive/Phy Control Register</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* BANK 0  */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define RPC_REG         0x000A</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define RPC_SPEED       0x2000  // When 1 PHY is in 100Mbps mode.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define RPC_DPLX        0x1000  // When 1 PHY is in Full-Duplex Mode</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define RPC_ANEG        0x0800  // When 1 PHY is in Auto-Negotiate Mode</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define RPC_LSXA_SHFT   5       // Bits to shift LS2A,LS1A,LS0A to lsb</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define RPC_LSXB_SHFT   2       // Bits to get LS2B,LS1B,LS0B to lsb</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define RPC_LED_100_10  (0x00)  // LED = 100Mbps OR&#39;s with 10Mbps link detect</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define RPC_LED_RES     (0x01)  // LED = Reserved</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define RPC_LED_10      (0x02)  // LED = 10Mbps link detect</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define RPC_LED_FD      (0x03)  // LED = Full Duplex Mode</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define RPC_LED_TX_RX   (0x04)  // LED = TX or RX packet occurred</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define RPC_LED_100     (0x05)  // LED = 100Mbps link dectect</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define RPC_LED_TX      (0x06)  // LED = TX packet occurred</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define RPC_LED_RX      (0x07)  // LED = RX packet occurred</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define RPC_DEFAULT (RPC_ANEG | (RPC_LED_100 &lt;&lt; RPC_LSXA_SHFT) | (RPC_LED_FD &lt;&lt; RPC_LSXB_SHFT) | RPC_SPEED | RPC_DPLX)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Bank 0 0x000C is reserved */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">// Bank Select Register</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* All Banks */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define BSR_REG 0x000E</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// Configuration Reg</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* BANK 1 */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define CONFIG_REG      0x0000</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define CONFIG_EXT_PHY  0x0200  // 1=external MII, 0=internal Phy</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define CONFIG_GPCNTRL  0x0400  // Inverse value drives pin nCNTRL</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define CONFIG_NO_WAIT  0x1000  // When 1 no extra wait states on ISA bus</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define CONFIG_EPH_POWER_EN 0x8000 // When 0 EPH is placed into low power mode.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// Default is powered-up, Internal Phy, Wait States, and pin nCNTRL=low</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define CONFIG_DEFAULT  (CONFIG_EPH_POWER_EN)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// Base Address Register</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* BANK 1 */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define BASE_REG        0x0002</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// Individual Address Registers</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* BANK 1 */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define ADDR0_REG       0x0004</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define ADDR1_REG       0x0006</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define ADDR2_REG       0x0008</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// General Purpose Register</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* BANK 1 */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define GP_REG          0x000A</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// Control Register</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* BANK 1 */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define CTL_REG         0x000C</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define CTL_RCV_BAD     0x4000 // When 1 bad CRC packets are received</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define CTL_AUTO_RELEASE 0x0800 // When 1 tx pages are released automatically</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define CTL_LE_ENABLE   0x0080 // When 1 enables Link Error interrupt</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define CTL_CR_ENABLE   0x0040 // When 1 enables Counter Rollover interrupt</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define CTL_TE_ENABLE   0x0020 // When 1 enables Transmit Error interrupt</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define CTL_EEPROM_SELECT 0x0004 // Controls EEPROM reload &amp; store</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define CTL_RELOAD      0x0002 // When set reads EEPROM into registers</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define CTL_STORE       0x0001 // When set stores registers into EEPROM</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// MMU Command Register</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* BANK 2 */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define MMU_CMD_REG     0x0000</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define MC_BUSY         1       // When 1 the last release has not completed</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define MC_NOP          (0&lt;&lt;5)  // No Op</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define MC_ALLOC        (1&lt;&lt;5)  // OR with number of 256 byte packets</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define MC_RESET        (2&lt;&lt;5)  // Reset MMU to initial state</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define MC_REMOVE       (3&lt;&lt;5)  // Remove the current rx packet</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define MC_RELEASE      (4&lt;&lt;5)  // Remove and release the current rx packet</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define MC_FREEPKT      (5&lt;&lt;5)  // Release packet in PNR register</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define MC_ENQUEUE      (6&lt;&lt;5)  // Enqueue the packet for transmit</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define MC_RSTTXFIFO    (7&lt;&lt;5)  // Reset the TX FIFOs</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// Packet Number Register</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* BANK 2 */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define PN_REG          0x0002</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">// Allocation Result Register</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* BANK 2 */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define AR_REG          0x0003</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define AR_FAILED       0x80    // Alocation Failed</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// RX FIFO Ports Register</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* BANK 2 */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define RXFIFO_REG      0x0004  // Must be read as a word</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define RXFIFO_REMPTY   0x8000  // RX FIFO Empty</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// TX FIFO Ports Register</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* BANK 2 */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define TXFIFO_REG      RXFIFO_REG      // Must be read as a word</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define TXFIFO_TEMPTY   0x80    // TX FIFO Empty</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// Pointer Register</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* BANK 2 */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define PTR_REG         0x0006</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define PTR_RCV         0x8000 // 1=Receive area, 0=Transmit area</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define PTR_AUTOINC     0x4000 // Auto increment the pointer on each access</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define PTR_READ        0x2000 // When 1 the operation is a read</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// Data Register</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* BANK 2 */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define DATA_REG        0x0008</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">// Interrupt Status/Acknowledge Register</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* BANK 2 */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define INT_REG         0x000C</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* BANK 2 */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define IM_REG          0x000D</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define IM_MDINT        0x80 // PHY MI Register 18 Interrupt</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define IM_ERCV_INT     0x40 // Early Receive Interrupt</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define IM_EPH_INT      0x20 // Set by Etheret Protocol Handler section</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define IM_RX_OVRN_INT  0x10 // Set by Receiver Overruns</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define IM_ALLOC_INT    0x08 // Set when allocation request is completed</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define IM_TX_EMPTY_INT 0x04 // Set if the TX FIFO goes empty</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define IM_TX_INT       0x02 // Transmit Interrrupt</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define IM_RCV_INT      0x01 // Receive Interrupt</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// Multicast Table Registers</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* BANK 3 */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define MCAST_REG1      0x0000</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define MCAST_REG2      0x0002</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define MCAST_REG3      0x0004</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define MCAST_REG4      0x0006</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">// Management Interface Register (MII)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* BANK 3 */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define MII_REG         0x0008</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define MII_MSK_CRS100  0x4000 // Disables CRS100 detection during tx half dup</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define MII_MDOE        0x0008 // MII Output Enable</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define MII_MCLK        0x0004 // MII Clock, pin MDCLK</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define MII_MDI         0x0002 // MII Input, pin MDI</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define MII_MDO         0x0001 // MII Output, pin MDO</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">// Revision Register</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* BANK 3 */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define REV_REG         0x000A </span><span class="comment">/* ( hi: chip id   low: rev # ) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// Early RCV Register</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* BANK 3 */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* this is NOT on SMC9192 */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define ERCV_REG        0x000C</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define ERCV_RCV_DISCRD 0x0080 // When 1 discards a packet being received</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define ERCV_THRESHOLD  0x001F // ERCV Threshold Mask</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// External Register</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* BANK 7 */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define EXT_REG         0x0000</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define CHIP_9192       3</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define CHIP_9194       4</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define CHIP_9195       5</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define CHIP_9196       6</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define CHIP_91100      7</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define CHIP_91100FD    8</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define CHIP_91111FD    9</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> * chip_ids[ 15 ] =  { </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        NULL, NULL, NULL, </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <span class="comment">/* 3 */</span> <span class="stringliteral">&quot;SMC91C90/91C92&quot;</span>,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="comment">/* 4 */</span> <span class="stringliteral">&quot;SMC91C94&quot;</span>,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="comment">/* 5 */</span> <span class="stringliteral">&quot;SMC91C95&quot;</span>,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <span class="comment">/* 6 */</span> <span class="stringliteral">&quot;SMC91C96&quot;</span>,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <span class="comment">/* 7 */</span> <span class="stringliteral">&quot;SMC91C100&quot;</span>, </div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <span class="comment">/* 8 */</span> <span class="stringliteral">&quot;SMC91C100FD&quot;</span>, </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="comment">/* 9 */</span> <span class="stringliteral">&quot;SMC91C11xFD&quot;</span>, </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        NULL, NULL, </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        NULL, NULL, NULL};  </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> . Transmit status bits </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define TS_SUCCESS 0x0001</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define TS_LOSTCAR 0x0400</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define TS_LATCOL  0x0200</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define TS_16COL   0x0010</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> . Receive status bits</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define RS_ALGNERR      0x8000</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define RS_BRODCAST     0x4000</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define RS_BADCRC       0x2000</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define RS_ODDFRAME     0x1000  // bug: the LAN91C111 never sets this on receive</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define RS_TOOLONG      0x0800</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define RS_TOOSHORT     0x0400</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define RS_MULTICAST    0x0001</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define RS_ERRORS       (RS_ALGNERR | RS_BADCRC | RS_TOOLONG | RS_TOOSHORT) </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// PHY Types</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keyword">enum</span> {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        PHY_LAN83C183 = 1,      <span class="comment">// LAN91C111 Internal PHY</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        PHY_LAN83C180</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;};</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// PHY Register Addresses (LAN91C111 Internal PHY)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">// PHY Control Register</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define PHY_CNTL_REG            0x00</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define PHY_CNTL_RST            0x8000  // 1=PHY Reset</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define PHY_CNTL_LPBK           0x4000  // 1=PHY Loopback</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define PHY_CNTL_SPEED          0x2000  // 1=100Mbps, 0=10Mpbs</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define PHY_CNTL_ANEG_EN        0x1000 // 1=Enable Auto negotiation</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define PHY_CNTL_PDN            0x0800  // 1=PHY Power Down mode</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define PHY_CNTL_MII_DIS        0x0400  // 1=MII 4 bit interface disabled</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define PHY_CNTL_ANEG_RST       0x0200 // 1=Reset Auto negotiate</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define PHY_CNTL_DPLX           0x0100  // 1=Full Duplex, 0=Half Duplex</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define PHY_CNTL_COLTST         0x0080  // 1= MII Colision Test</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// PHY Status Register</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define PHY_STAT_REG            0x01</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define PHY_STAT_CAP_T4         0x8000  // 1=100Base-T4 capable</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define PHY_STAT_CAP_TXF        0x4000  // 1=100Base-X full duplex capable</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define PHY_STAT_CAP_TXH        0x2000  // 1=100Base-X half duplex capable</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define PHY_STAT_CAP_TF         0x1000  // 1=10Mbps full duplex capable</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define PHY_STAT_CAP_TH         0x0800  // 1=10Mbps half duplex capable</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define PHY_STAT_CAP_SUPR       0x0040  // 1=recv mgmt frames with not preamble</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define PHY_STAT_ANEG_ACK       0x0020  // 1=ANEG has completed</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define PHY_STAT_REM_FLT        0x0010  // 1=Remote Fault detected</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define PHY_STAT_CAP_ANEG       0x0008  // 1=Auto negotiate capable</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define PHY_STAT_LINK           0x0004  // 1=valid link</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define PHY_STAT_JAB            0x0002  // 1=10Mbps jabber condition</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define PHY_STAT_EXREG          0x0001  // 1=extended registers implemented</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// PHY Identifier Registers</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define PHY_ID1_REG             0x02    // PHY Identifier 1</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define PHY_ID2_REG             0x03    // PHY Identifier 2</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// PHY Auto-Negotiation Advertisement Register</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define PHY_AD_REG              0x04</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define PHY_AD_NP               0x8000  // 1=PHY requests exchange of Next Page</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define PHY_AD_ACK              0x4000  // 1=got link code word from remote</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define PHY_AD_RF               0x2000  // 1=advertise remote fault</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define PHY_AD_T4               0x0200  // 1=PHY is capable of 100Base-T4</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define PHY_AD_TX_FDX           0x0100  // 1=PHY is capable of 100Base-TX FDPLX</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define PHY_AD_TX_HDX           0x0080  // 1=PHY is capable of 100Base-TX HDPLX</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define PHY_AD_10_FDX           0x0040  // 1=PHY is capable of 10Base-T FDPLX</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define PHY_AD_10_HDX           0x0020  // 1=PHY is capable of 10Base-T HDPLX</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define PHY_AD_CSMA             0x0001  // 1=PHY is capable of 802.3 CMSA</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">// PHY Auto-negotiation Remote End Capability Register</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define PHY_RMT_REG             0x05</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">// Uses same bit definitions as PHY_AD_REG</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">// PHY Configuration Register 1</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define PHY_CFG1_REG            0x10</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define PHY_CFG1_LNKDIS         0x8000  // 1=Rx Link Detect Function disabled</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define PHY_CFG1_XMTDIS         0x4000  // 1=TP Transmitter Disabled</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define PHY_CFG1_XMTPDN         0x2000  // 1=TP Transmitter Powered Down</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define PHY_CFG1_BYPSCR         0x0400  // 1=Bypass scrambler/descrambler</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define PHY_CFG1_UNSCDS         0x0200  // 1=Unscramble Idle Reception Disable</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define PHY_CFG1_EQLZR          0x0100  // 1=Rx Equalizer Disabled</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define PHY_CFG1_CABLE          0x0080  // 1=STP(150ohm), 0=UTP(100ohm)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define PHY_CFG1_RLVL0          0x0040  // 1=Rx Squelch level reduced by 4.5db</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define PHY_CFG1_TLVL_SHIFT     2       // Transmit Output Level Adjust</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define PHY_CFG1_TLVL_MASK      0x003C</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define PHY_CFG1_TRF_MASK       0x0003  // Transmitter Rise/Fall time</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// PHY Configuration Register 2</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define PHY_CFG2_REG            0x11</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define PHY_CFG2_APOLDIS        0x0020  // 1=Auto Polarity Correction disabled</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define PHY_CFG2_JABDIS         0x0010  // 1=Jabber disabled</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PHY_CFG2_MREG           0x0008  // 1=Multiple register access (MII mgt)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define PHY_CFG2_INTMDIO        0x0004  // 1=Interrupt signaled with MDIO pulseo</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">// PHY Status Output (and Interrupt status) Register</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define PHY_INT_REG             0x12    // Status Output (Interrupt Status)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define PHY_INT_INT             0x8000  // 1=bits have changed since last read</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define PHY_INT_LNKFAIL         0x4000  // 1=Link Not detected</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define PHY_INT_LOSSSYNC        0x2000  // 1=Descrambler has lost sync</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define PHY_INT_CWRD            0x1000  // 1=Invalid 4B5B code detected on rx</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define PHY_INT_SSD             0x0800  // 1=No Start Of Stream detected on rx</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define PHY_INT_ESD             0x0400  // 1=No End Of Stream detected on rx</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define PHY_INT_RPOL            0x0200  // 1=Reverse Polarity detected</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define PHY_INT_JAB             0x0100  // 1=Jabber detected</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define PHY_INT_SPDDET          0x0080  // 1=100Base-TX mode, 0=10Base-T mode</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define PHY_INT_DPLXDET         0x0040  // 1=Device in Full Duplex</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">// PHY Interrupt/Status Mask Register</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define PHY_MASK_REG            0x13    // Interrupt Mask</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">// Uses the same bit definitions as PHY_INT_REG</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/*-------------------------------------------------------------------------</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> .  I define some macros to make it easier to do somewhat common</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> . or slightly complicated, repeated tasks. </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> --------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* select a register bank, 0 to 3  */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define SMC_SELECT_BANK(x)  { outw( x, ioaddr + BANK_SELECT ); } </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/* this enables an interrupt in the interrupt mask register */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define SMC_ENABLE_INT(x) {\</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">                unsigned char mask;\</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">                SMC_SELECT_BANK(2);\</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">                mask = inb( ioaddr + IM_REG );\</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">                mask |= (x);\</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">                outb( mask, ioaddr + IM_REG ); \</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* this disables an interrupt from the interrupt mask register */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define SMC_DISABLE_INT(x) {\</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">                unsigned char mask;\</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">                SMC_SELECT_BANK(2);\</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">                mask = inb( ioaddr + IM_REG );\</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">                mask &amp;= ~(x);\</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">                outb( mask, ioaddr + IM_REG ); \</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/*----------------------------------------------------------------------</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"> . Define the interrupts that I want to receive from the card</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"> . </span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"> . I want: </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> .  IM_EPH_INT, for nasty errors</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> .  IM_RCV_INT, for happy received packets</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> .  IM_RX_OVRN_INT, because I have to kick the receiver</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> .  IM_MDINT, for PHY Register 18 Status Changes</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> --------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define SMC_INTERRUPT_MASK   (IM_EPH_INT | IM_RX_OVRN_INT | IM_RCV_INT | \</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">        IM_MDINT) </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#ifdef CONFIG_SYSCTL</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> * Declarations for the sysctl interface, which allows users the ability to</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> * control the finer aspects of the LAN91C111 chip.  Since the smc</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * module currently registers its sysctl table dynamically, the sysctl path</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * for module FOO is /proc/sys/dev/ethX/FOO</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define CTL_SMC         (CTL_BUS+1389)      // arbitrary and hopefully unused</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="keyword">enum</span> {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        CTL_SMC_INFO = 1,       <span class="comment">// Sysctl files information</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        CTL_SMC_SWVER,          <span class="comment">// Driver Software Version Info</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        CTL_SMC_SWFDUP,         <span class="comment">// Switched Full Duplex Mode</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        CTL_SMC_EPHLOOP,        <span class="comment">// EPH Block Internal Loopback</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        CTL_SMC_MIIOP,          <span class="comment">// MII Operation</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        CTL_SMC_AUTONEG,        <span class="comment">// Auto-negotiate Mode</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        CTL_SMC_RFDUPLX,        <span class="comment">// Request Full Duplex Mode</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        CTL_SMC_RSPEED,         <span class="comment">// Request Speed Selection</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        CTL_SMC_AFDUPLX,        <span class="comment">// Actual Full Duplex Mode</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        CTL_SMC_ASPEED,         <span class="comment">// Actual Speed Selection</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        CTL_SMC_LNKFAIL,        <span class="comment">// Link Failed</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        CTL_SMC_FORCOL,         <span class="comment">// Force a Collision</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        CTL_SMC_FILTCAR,        <span class="comment">// Filter Carrier</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        CTL_SMC_FREEMEM,        <span class="comment">// Free Buffer Memory</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        CTL_SMC_TOTMEM,         <span class="comment">// Total Buffer Memory</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        CTL_SMC_LEDA,           <span class="comment">// Output of LED-A</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        CTL_SMC_LEDB,           <span class="comment">// Output of LED-B</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        CTL_SMC_CHIPREV,        <span class="comment">// LAN91C111 Chip Revision ID</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#ifdef SMC_DEBUG</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        <span class="comment">// Register access for debugging</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        CTL_SMC_REG_BSR,        <span class="comment">// Bank Select</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        CTL_SMC_REG_TCR,        <span class="comment">// Transmit Control</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        CTL_SMC_REG_ESR,        <span class="comment">// EPH Status</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        CTL_SMC_REG_RCR,        <span class="comment">// Receive Control</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        CTL_SMC_REG_CTRR,       <span class="comment">// Counter</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        CTL_SMC_REG_MIR,        <span class="comment">// Memory Information</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        CTL_SMC_REG_RPCR,       <span class="comment">// Receive/Phy Control</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        CTL_SMC_REG_CFGR,       <span class="comment">// Configuration</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        CTL_SMC_REG_BAR,        <span class="comment">// Base Address</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        CTL_SMC_REG_IAR0,       <span class="comment">// Individual Address 0</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        CTL_SMC_REG_IAR1,       <span class="comment">// Individual Address 1 </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        CTL_SMC_REG_IAR2,       <span class="comment">// Individual Address 2</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        CTL_SMC_REG_GPR,        <span class="comment">// General Purpose</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        CTL_SMC_REG_CTLR,       <span class="comment">// Control</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        CTL_SMC_REG_MCR,        <span class="comment">// MMU Command</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        CTL_SMC_REG_PNR,        <span class="comment">// Packet Number</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        CTL_SMC_REG_FPR,        <span class="comment">// FIFO Ports</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        CTL_SMC_REG_PTR,        <span class="comment">// Pointer</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        CTL_SMC_REG_DR,         <span class="comment">// Data </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        CTL_SMC_REG_ISR,        <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        CTL_SMC_REG_MTR1,       <span class="comment">// Multicast Table Entry 1</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        CTL_SMC_REG_MTR2,       <span class="comment">// Multicast Table Entry 2</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        CTL_SMC_REG_MTR3,       <span class="comment">// Multicast Table Entry 3</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        CTL_SMC_REG_MTR4,       <span class="comment">// Multicast Table Entry 4</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        CTL_SMC_REG_MIIR,       <span class="comment">// Management Interface</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        CTL_SMC_REG_REVR,       <span class="comment">// Revision</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        CTL_SMC_REG_ERCVR,      <span class="comment">// Early RCV</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        CTL_SMC_REG_EXTR,       <span class="comment">// External</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        CTL_SMC_PHY_CTRL,       <span class="comment">// PHY Control</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        CTL_SMC_PHY_STAT,       <span class="comment">// PHY Status</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        CTL_SMC_PHY_ID1,        <span class="comment">// PHY ID1</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        CTL_SMC_PHY_ID2,        <span class="comment">// PHY ID2</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        CTL_SMC_PHY_ADC,        <span class="comment">// PHY Advertise Capability</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        CTL_SMC_PHY_REMC,       <span class="comment">// PHY Advertise Capability</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        CTL_SMC_PHY_CFG1,       <span class="comment">// PHY Configuration 1</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        CTL_SMC_PHY_CFG2,       <span class="comment">// PHY Configuration 2</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        CTL_SMC_PHY_INT,        <span class="comment">// PHY Interrupt/Status Output</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        CTL_SMC_PHY_MASK,       <span class="comment">// PHY Interrupt/Status Mask</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        <span class="comment">// ---------------------------------------------------</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        CTL_SMC_LAST_ENTRY      <span class="comment">// Add new entries above the line</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;};</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#endif // CONFIG_SYSCTL</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* _SMC_91111_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_0de1d64efa6df97eacc8f5b0f9da3e59.html">drivers</a></li><li class="navelem"><a class="el" href="dir_8faba7cfaeef8234fe60b782e3350bd8.html">net</a></li><li class="navelem"><a class="el" href="dir_b40c2ec8bd1b55402825a7a72dd0f8ab.html">drivers</a></li><li class="navelem"><b>rt_smc91111.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
