0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.gen/sources_1/ip/dist_mem_data/sim/dist_mem_data.v,1649244014,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.gen/sources_1/ip/dist_mem_text/sim/dist_mem_text.v,,dist_mem_data,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.gen/sources_1/ip/dist_mem_text/sim/dist_mem_text.v,1649380798,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/Imm_Gen.v,,dist_mem_text,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/tb.v,1649340246,verilog,,,,tb,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/Imm_Gen.v,1649346714,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/adder.v,,Imm_Gen,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/adder.v,1649291286,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/alu.v,,adder,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/alu.v,1649289155,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/alu_control.v,,alu,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/alu_control.v,1649377921,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/control.v,,alu_control,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/control.v,1649379962,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu.v,,control,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu.v,1649379493,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/data_memory.v,,cpu,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/data_memory.v,1649291239,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/pdu.v,,data_memory,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/pdu.v,1649211500,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v,,pdu,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v,1649343168,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/shift_left.v,,register_file,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/shift_left.v,1649344880,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/text_memory.v,,shift_left,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/text_memory.v,1649291252,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/top.v,,text_memory,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/top.v,1649409373,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab4/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sim_1/new/tb.v,,top,,,,,,,,
