2-1-2-2-input OR-AND-OR-AND-Invert gate
.cell OAOAI2122
.origin OAOAI2121
.inputs D1 D C1 C B A1 A 
.outputs Y 
pmos D1 N4 vdd vdd g 1 4 1
pmos D N4 vdd vdd g 1 3 1
pmos C1 N3 vdd vdd g 3 2 3
pmos C N2 N3 vdd g 2 2 2
pmos B N1 N2 vdd g 1 2 1
pmos A1 N N2 vdd g 2 1 2
pmos A Y N vdd g 1 1 1
nmos D1 N5 gnd gnd 1 3 4 -3
nmos D N4 N5 gnd 1 2 4 -2
nmos C1 N2 N4 gnd 1 1 4 -1
nmos C N2 N4 gnd 1 1 3 -1
nmos B N1 N4 gnd 1 2 2 -2
nmos A1 Y N1 gnd 1 1 2 -1
nmos A Y N1 gnd 1 1 1 -1
.end