#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan 23 00:00:51 2019
# Process ID: 5832
# Current directory: D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent312 D:\git\DMA-S2MM-and-MM2S\project\DMA_simulation\DMA_simulation.xpr
# Log file: D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/vivado.log
# Journal file: D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo/AXI_LITE_master_IP_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo/myip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 842.398 ; gain = 126.824
update_compile_order -fileset sources_1
open_bd_design {D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd}
Adding cell -- xilinx.com:ip:axi_vip:1.1 - slave_0
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:user:AXI_LITE_master_IP:1.0 - AXI_LITE_master_IP_0
Adding cell -- xilinx.com:user:AXI_LITE_master_IP:1.0 - AXI_LITE_master_IP_1
Adding cell -- user.org:user:User_DMA:1.0 - User_DMA_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <myip_v1_0_bfm_1> from BD file <D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 939.777 ; gain = 82.648
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.tmp/User_DMA_v1_0_project d:/git/DMA-S2MM-and-MM2S/project/ip_repo/User_DMA_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/git/dma-s2mm-and-mm2s/project/dma_simulation/dma_simulation.tmp/user_dma_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 957.953 ; gain = 12.066
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo/AXI_LITE_master_IP_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo/myip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 965.988 ; gain = 20.102
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/git/DMA-S2MM-and-MM2S/project/ip_repo/User_DMA_1.0/hdl/User_DMA_v1_0_S_AXI_LITE.v] -no_script -reset -force -quiet
remove_files  d:/git/DMA-S2MM-and-MM2S/project/ip_repo/User_DMA_1.0/hdl/User_DMA_v1_0_S_AXI_LITE.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_verilogsynthesis (Verilog Synthesis)'': File 'hdl/User_DMA_v1_0_S_AXI_LITE.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] 'File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)'': File 'hdl/User_DMA_v1_0_S_AXI_LITE.v' is not found in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_BUSER_WIDTH' has its value changed from '1' to '0'.
ipx::merge_project_changes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.047 ; gain = 1.785
set_property core_revision 25 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/git/DMA-S2MM-and-MM2S/project/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:User_DMA:1.0 [get_ips  myip_v1_0_bfm_1_User_DMA_0_1] -log ip_upgrade.log
Upgrading 'D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd'
INFO: [IP_Flow 19-3422] Upgraded myip_v1_0_bfm_1_User_DMA_0_1 (User_DMA_v1.0 1.0) from revision 24 to revision 25
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ctrl_mm2s_addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ctrl_mm2s_init_len'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ctrl_s2mm_addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ctrl_s2mm_init_len'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'myip_v1_0_bfm_1_User_DMA_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'myip_v1_0_bfm_1_User_DMA_0_1' has identified issues that may require user intervention. Please review the upgrade log 'd:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd> 
Wrote  : <D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ui/bd_7d7810f4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips myip_v1_0_bfm_1_User_DMA_0_1] -no_script -sync -force -quiet
delete_bd_objs [get_bd_intf_nets axi_interconnect_1_M00_AXI]
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.tmp/User_DMA_v1_0_project d:/git/DMA-S2MM-and-MM2S/project/ip_repo/User_DMA_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/git/dma-s2mm-and-mm2s/project/dma_simulation/dma_simulation.tmp/user_dma_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.453 ; gain = 5.012
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo/AXI_LITE_master_IP_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo/myip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.453 ; gain = 5.012
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_BUSER_WIDTH' has its value changed from '1' to '0'.
CRITICAL WARNING: [IP_Flow 19-4835] Multiple IP ports (s_axi_lite_rready s_axi_lite_rvalid s_axi_lite_rresp s_axi_lite_rdata s_axi_lite_arready s_axi_lite_arvalid s_axi_lite_arprot s_axi_lite_araddr s_axi_lite_bready s_axi_lite_bvalid s_axi_lite_bresp s_axi_lite_wready s_axi_lite_wvalid s_axi_lite_wstrb s_axi_lite_wdata s_axi_lite_awready s_axi_lite_awvalid s_axi_lite_awprot s_axi_lite_awaddr) were removed from the interface 'S_AXI_LITE'. Please review the IP interface 'S_AXI_LITE'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s_axi_lite_aresetn) was removed from the interface 'S_AXI_LITE_RST'. Please review the IP interface 'S_AXI_LITE_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s_axi_lite_aclk) was removed from the interface 'S_AXI_LITE_CLK'. Please review the IP interface 'S_AXI_LITE_CLK'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::remove_bus_interface S_AXI_LITE [ipx::current_core]
ipx::remove_bus_interface S_AXI_LITE_RST [ipx::current_core]
ipx::remove_bus_interface S_AXI_LITE_CLK [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M_AXI_FULL_BUSER_WIDTH' has its value changed from '1' to '0'.
ipx::remove_address_block S_AXI_LITE_reg [ipx::get_memory_maps S_AXI_LITE -of_objects [ipx::current_core]]
ipx::remove_memory_map S_AXI_LITE [ipx::current_core]
set_property core_revision 26 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/git/DMA-S2MM-and-MM2S/project/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/git/DMA-S2MM-and-MM2S/project/ip_repo'
upgrade_ip -vlnv user.org:user:User_DMA:1.0 [get_ips  myip_v1_0_bfm_1_User_DMA_0_1] -log ip_upgrade.log
Upgrading 'D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd'
INFO: [IP_Flow 19-3422] Upgraded myip_v1_0_bfm_1_User_DMA_0_1 (User_DMA_v1.0 1.0) from revision 25 to revision 26
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S_AXI_LITE'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S_AXI_LITE_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S_AXI_LITE_RST'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'myip_v1_0_bfm_1_User_DMA_0_1'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_araddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_arprot'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_arready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_arvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_awaddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_awprot'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_awready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_awvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_bready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_bresp'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_bvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_rdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_rready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_rresp'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_rvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_wdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_wready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_wstrb'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_lite_wvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'myip_v1_0_bfm_1_User_DMA_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 's_axi_lite_aclk' is not found on the upgraded version of the cell '/User_DMA_0'. Its connection to the net 'aclk_net' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's_axi_lite_aresetn' is not found on the upgraded version of the cell '/User_DMA_0'. Its connection to the net 'aresetn_net' has been removed.
CRITICAL WARNING: [BD 41-1173] Cannot locate slave </User_DMA_0/S_AXI_LITE/S_AXI_LITE_reg> to create segment <SEG_User_DMA_0_S_AXI_LITE_reg> 
CRITICAL WARNING: [BD 41-1173] Cannot locate slave </User_DMA_0/S_AXI_LITE/S_AXI_LITE_reg> to create segment <SEG_User_DMA_0_S_AXI_LITE_reg> 
CRITICAL WARNING: [BD 41-1173] Cannot locate slave </User_DMA_0/S_AXI_LITE/S_AXI_LITE_reg> to create segment <SEG_User_DMA_0_S_AXI_LITE_reg> 
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'myip_v1_0_bfm_1_User_DMA_0_1' has identified issues that may require user intervention. Please review the upgrade log 'd:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/myip_v1_0_bfm_1.bd> 
Wrote  : <D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/DMA_simulation.srcs/sources_1/bd/myip_v1_0_bfm_1/ui/bd_7d7810f4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/git/DMA-S2MM-and-MM2S/project/DMA_simulation/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips myip_v1_0_bfm_1_User_DMA_0_1] -no_script -sync -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 23 00:13:36 2019...
