`timescale 1ns/1ns

module tb_clk_a;



    // module declaration

    	//clock
	    reg CLK;

    	// clk_a
	    reg CLK_CLK_A;
  	    wire CLK2_CLK_A;



    //Module instantiation
	  clk_a clk_a (.clk(CLK_CLK_A), .clk2(CLK2_CLK_A);



	initial
	begin
		forever
        	begin
			#10 CLK = !CLK;
        	end
	end


		 
	initial
	begin
		// Test pattern for random generator
	end


	
endmodule
