{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 01:19:53 2013 " "Info: Processing started: Thu Dec 19 01:19:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addOne.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addOne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addOne-behav " "Info: Found design unit 1: addOne-behav" {  } { { "addOne.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/addOne.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addOne " "Info: Found entity 1: addOne" {  } { { "addOne.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/addOne.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_splitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_splitter-behav " "Info: Found design unit 1: clock_splitter-behav" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_splitter " "Info: Found entity 1: clock_splitter" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock1Hz-behav " "Info: Found design unit 1: Clock1Hz-behav" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock1hz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock1Hz " "Info: Found entity 1: Clock1Hz" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock1hz.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behav " "Info: Found design unit 1: decoder-behav" {  } { { "decoder.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/decoder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behav " "Info: Found design unit 1: PC-behav" {  } { { "PC.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/PC.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rom/ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rom/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "../rom/ROM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/rom/ROM.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "../rom/ROM.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/rom/ROM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-behav " "Info: Found design unit 1: sign_ext-behav" {  } { { "sign_ext.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/sign_ext.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Info: Found entity 1: sign_ext" {  } { { "sign_ext.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/sign_ext.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../RAM/lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../RAM/lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Info: Found design unit 1: lpm_ram_dq0-SYN" {  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/ram_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux/ram_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mux-SYN " "Info: Found design unit 1: ram_mux-SYN" {  } { { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_mux " "Info: Found entity 1: ram_mux" {  } { { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1/mux_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_1/mux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1-SYN " "Info: Found design unit 1: mux_1-SYN" {  } { { "mux_1/mux_1.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux_1/mux_1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Info: Found entity 1: mux_1" {  } { { "mux_1/mux_1.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux_1/mux_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_splitter clock_splitter:inst2 " "Info: Elaborating entity \"clock_splitter\" for hierarchy \"clock_splitter:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 248 360 176 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../controller/controller.vhd 2 1 " "Warning: Using design file ../controller/controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-functions " "Info: Found design unit 1: controller-functions" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst12 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst12\"" {  } { { "processor.bdf" "inst12" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -112 1504 1680 80 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(36) " "Warning (10492): VHDL Process Statement warning at controller.vhd(36): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(39) " "Warning (10492): VHDL Process Statement warning at controller.vhd(39): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(41) " "Warning (10492): VHDL Process Statement warning at controller.vhd(41): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(43) " "Warning (10492): VHDL Process Statement warning at controller.vhd(43): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(46) " "Warning (10492): VHDL Process Statement warning at controller.vhd(46): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(49) " "Warning (10492): VHDL Process Statement warning at controller.vhd(49): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(53) " "Warning (10492): VHDL Process Statement warning at controller.vhd(53): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/controller/controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst11 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst11\"" {  } { { "processor.bdf" "inst11" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 1160 1368 240 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../rom/lpm_rom0.vhd 2 1 " "Warning: Using design file ../rom/lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "../rom/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/rom/lpm_rom0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "../rom/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/rom/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst29 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst29\"" {  } { { "processor.bdf" "inst29" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 944 1104 144 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst29\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\"" {  } { { "../rom/lpm_rom0.vhd" "lpm_rom_component" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/rom/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\"" {  } { { "../rom/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/rom/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file ../Assembler/ProcessorAssembler/bin/Debug/jbt.mif " "Info: Parameter \"lpm_file\" = \"../Assembler/ProcessorAssembler/bin/Debug/jbt.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rom/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/rom/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "5 256 5 5 " "Warning: 5 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 5 warnings found, and 5 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" 9 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" 10 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" 11 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" 12 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Warning: Memory Initialization File address 4 is reinitialized" {  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" 13 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Assembler/ProcessorAssembler/bin/Debug/jbt.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst29\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "../rom/lpm_rom0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/rom/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst3 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst3\"" {  } { { "processor.bdf" "inst3" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 640 800 208 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "3-2_mux/three_two_mux.vhd 2 1 " "Warning: Using design file 3-2_mux/three_two_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_two_mux-behav " "Info: Found design unit 1: three_two_mux-behav" {  } { { "3-2_mux/three_two_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/3-2_mux/three_two_mux.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 three_two_mux " "Info: Found entity 1: three_two_mux" {  } { { "3-2_mux/three_two_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/3-2_mux/three_two_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_two_mux three_two_mux:inst25 " "Info: Elaborating entity \"three_two_mux\" for hierarchy \"three_two_mux:inst25\"" {  } { { "processor.bdf" "inst25" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -208 2224 2432 -80 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../alu/alu.vhd 2 1 " "Warning: Using design file ../alu/alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-functions " "Info: Found design unit 1: alu-functions" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst32 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst32\"" {  } { { "processor.bdf" "inst32" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 2104 2280 272 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluFlag alu.vhd(30) " "Warning (10492): VHDL Process Statement warning at alu.vhd(30): signal \"aluFlag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(34) " "Warning (10492): VHDL Process Statement warning at alu.vhd(34): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(35) " "Warning (10492): VHDL Process Statement warning at alu.vhd(35): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dIn alu.vhd(36) " "Warning (10492): VHDL Process Statement warning at alu.vhd(36): signal \"dIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode alu.vhd(38) " "Warning (10492): VHDL Process Statement warning at alu.vhd(38): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluCode alu.vhd(40) " "Warning (10492): VHDL Process Statement warning at alu.vhd(40): signal \"aluCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(42) " "Warning (10492): VHDL Process Statement warning at alu.vhd(42): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(42) " "Warning (10492): VHDL Process Statement warning at alu.vhd(42): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(44) " "Warning (10492): VHDL Process Statement warning at alu.vhd(44): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(44) " "Warning (10492): VHDL Process Statement warning at alu.vhd(44): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(46) " "Warning (10492): VHDL Process Statement warning at alu.vhd(46): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(46) " "Warning (10492): VHDL Process Statement warning at alu.vhd(46): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(47) " "Warning (10492): VHDL Process Statement warning at alu.vhd(47): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(49) " "Warning (10492): VHDL Process Statement warning at alu.vhd(49): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(49) " "Warning (10492): VHDL Process Statement warning at alu.vhd(49): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(49) " "Warning (10492): VHDL Process Statement warning at alu.vhd(49): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(51) " "Warning (10492): VHDL Process Statement warning at alu.vhd(51): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(51) " "Warning (10492): VHDL Process Statement warning at alu.vhd(51): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(51) " "Warning (10492): VHDL Process Statement warning at alu.vhd(51): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(55) " "Warning (10492): VHDL Process Statement warning at alu.vhd(55): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(59) " "Warning (10492): VHDL Process Statement warning at alu.vhd(59): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(59) " "Warning (10492): VHDL Process Statement warning at alu.vhd(59): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(60) " "Warning (10492): VHDL Process Statement warning at alu.vhd(60): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(64) " "Warning (10492): VHDL Process Statement warning at alu.vhd(64): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(64) " "Warning (10492): VHDL Process Statement warning at alu.vhd(64): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(64) " "Warning (10492): VHDL Process Statement warning at alu.vhd(64): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(68) " "Warning (10492): VHDL Process Statement warning at alu.vhd(68): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(72) " "Warning (10492): VHDL Process Statement warning at alu.vhd(72): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(72) " "Warning (10492): VHDL Process Statement warning at alu.vhd(72): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(74) " "Warning (10492): VHDL Process Statement warning at alu.vhd(74): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(74) " "Warning (10492): VHDL Process Statement warning at alu.vhd(74): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(75) " "Warning (10492): VHDL Process Statement warning at alu.vhd(75): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(78) " "Warning (10492): VHDL Process Statement warning at alu.vhd(78): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(78) " "Warning (10492): VHDL Process Statement warning at alu.vhd(78): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(80) " "Warning (10492): VHDL Process Statement warning at alu.vhd(80): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(80) " "Warning (10492): VHDL Process Statement warning at alu.vhd(80): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(86) " "Warning (10492): VHDL Process Statement warning at alu.vhd(86): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(86) " "Warning (10492): VHDL Process Statement warning at alu.vhd(86): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(87) " "Warning (10492): VHDL Process Statement warning at alu.vhd(87): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(89) " "Warning (10492): VHDL Process Statement warning at alu.vhd(89): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(89) " "Warning (10492): VHDL Process Statement warning at alu.vhd(89): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(89) " "Warning (10492): VHDL Process Statement warning at alu.vhd(89): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(91) " "Warning (10492): VHDL Process Statement warning at alu.vhd(91): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(91) " "Warning (10492): VHDL Process Statement warning at alu.vhd(91): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(91) " "Warning (10492): VHDL Process Statement warning at alu.vhd(91): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(95) " "Warning (10492): VHDL Process Statement warning at alu.vhd(95): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(99) " "Warning (10492): VHDL Process Statement warning at alu.vhd(99): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(99) " "Warning (10492): VHDL Process Statement warning at alu.vhd(99): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(100) " "Warning (10492): VHDL Process Statement warning at alu.vhd(100): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(102) " "Warning (10492): VHDL Process Statement warning at alu.vhd(102): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(102) " "Warning (10492): VHDL Process Statement warning at alu.vhd(102): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(102) " "Warning (10492): VHDL Process Statement warning at alu.vhd(102): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(104) " "Warning (10492): VHDL Process Statement warning at alu.vhd(104): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(104) " "Warning (10492): VHDL Process Statement warning at alu.vhd(104): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(104) " "Warning (10492): VHDL Process Statement warning at alu.vhd(104): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(108) " "Warning (10492): VHDL Process Statement warning at alu.vhd(108): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(112) " "Warning (10492): VHDL Process Statement warning at alu.vhd(112): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(112) " "Warning (10492): VHDL Process Statement warning at alu.vhd(112): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(113) " "Warning (10492): VHDL Process Statement warning at alu.vhd(113): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(115) " "Warning (10492): VHDL Process Statement warning at alu.vhd(115): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(115) " "Warning (10492): VHDL Process Statement warning at alu.vhd(115): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(115) " "Warning (10492): VHDL Process Statement warning at alu.vhd(115): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(117) " "Warning (10492): VHDL Process Statement warning at alu.vhd(117): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(117) " "Warning (10492): VHDL Process Statement warning at alu.vhd(117): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(117) " "Warning (10492): VHDL Process Statement warning at alu.vhd(117): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(121) " "Warning (10492): VHDL Process Statement warning at alu.vhd(121): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(125) " "Warning (10492): VHDL Process Statement warning at alu.vhd(125): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(125) " "Warning (10492): VHDL Process Statement warning at alu.vhd(125): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(126) " "Warning (10492): VHDL Process Statement warning at alu.vhd(126): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(128) " "Warning (10492): VHDL Process Statement warning at alu.vhd(128): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(128) " "Warning (10492): VHDL Process Statement warning at alu.vhd(128): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(128) " "Warning (10492): VHDL Process Statement warning at alu.vhd(128): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(130) " "Warning (10492): VHDL Process Statement warning at alu.vhd(130): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(130) " "Warning (10492): VHDL Process Statement warning at alu.vhd(130): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(130) " "Warning (10492): VHDL Process Statement warning at alu.vhd(130): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(134) " "Warning (10492): VHDL Process Statement warning at alu.vhd(134): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedD alu.vhd(138) " "Warning (10492): VHDL Process Statement warning at alu.vhd(138): signal \"signedD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(138) " "Warning (10492): VHDL Process Statement warning at alu.vhd(138): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(139) " "Warning (10492): VHDL Process Statement warning at alu.vhd(139): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(141) " "Warning (10492): VHDL Process Statement warning at alu.vhd(141): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedD alu.vhd(145) " "Warning (10492): VHDL Process Statement warning at alu.vhd(145): signal \"signedD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(145) " "Warning (10492): VHDL Process Statement warning at alu.vhd(145): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(146) " "Warning (10492): VHDL Process Statement warning at alu.vhd(146): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(148) " "Warning (10492): VHDL Process Statement warning at alu.vhd(148): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedS alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"signedS\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedT alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"signedT\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedD alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"signedD\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dCopy alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"dCopy\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[0\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[0\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[1\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[1\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[2\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[2\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[3\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[3\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[4\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[4\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[5\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[5\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[6\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[6\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[7\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[7\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[0\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[1\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[2\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[3\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[4\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[5\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[6\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[7\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[0\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[0\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[1\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[1\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[2\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[2\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[3\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[3\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[4\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[4\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[5\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[5\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[6\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[6\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[7\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[7\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[0\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[0\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[1\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[1\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[2\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[2\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[3\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[3\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[4\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[4\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[5\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[5\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[6\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[6\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[7\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[7\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[0\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[0\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[1\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[1\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[2\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[2\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[3\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[3\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[4\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[4\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[5\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[5\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[6\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[6\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[7\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[7\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.vhd(27) " "Info (10041): Inferred latch for \"zero\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu.vhd(27) " "Info (10041): Inferred latch for \"overflow\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/reg_file.bdf 1 1 " "Warning: Using design file ../reg_file/reg_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.bdf" "" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst31 " "Info: Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst31\"" {  } { { "processor.bdf" "inst31" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 96 1624 1888 288 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/mux_8/mux_8.vhd 2 1 " "Warning: Using design file ../reg_file/mux_8/mux_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8-behav " "Info: Found design unit 1: mux_8-behav" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Info: Found entity 1: mux_8" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 reg_file:inst31\|mux_8:inst3 " "Info: Elaborating entity \"mux_8\" for hierarchy \"reg_file:inst31\|mux_8:inst3\"" {  } { { "reg_file.bdf" "inst3" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { 296 1192 1352 488 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 mux_8.vhd(27) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(27): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 mux_8.vhd(28) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(28): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 mux_8.vhd(29) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(29): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 mux_8.vhd(30) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(30): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 mux_8.vhd(31) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(31): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 mux_8.vhd(32) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(32): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 mux_8.vhd(33) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(33): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 mux_8.vhd(34) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(34): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8dffe reg_file:inst31\|8dffe:inst6 " "Info: Elaborating entity \"8dffe\" for hierarchy \"reg_file:inst31\|8dffe:inst6\"" {  } { { "reg_file.bdf" "inst6" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst31\|8dffe:inst6 " "Info: Elaborated megafunction instantiation \"reg_file:inst31\|8dffe:inst6\"" {  } { { "reg_file.bdf" "" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/demux_8/demux_8.vhd 2 1 " "Warning: Using design file ../reg_file/demux_8/demux_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_8-Behavioral " "Info: Found design unit 1: demux_8-Behavioral" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 demux_8 " "Info: Found entity 1: demux_8" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_8 reg_file:inst31\|demux_8:inst1 " "Info: Elaborating entity \"demux_8\" for hierarchy \"reg_file:inst31\|demux_8:inst1\"" {  } { { "reg_file.bdf" "inst1" { Schematic "c:/users/derek nordgren/documents/github/284processor/reg_file/reg_file.bdf" { { -192 408 520 0 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mux ram_mux:inst13 " "Info: Elaborating entity \"ram_mux\" for hierarchy \"ram_mux:inst13\"" {  } { { "processor.bdf" "inst13" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 88 3496 3632 168 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "mux/ram_mux.vhd" "lpm_mux_component" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "LPM_MUX.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } } { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 " "Info: Elaborating entity \"muxlut\" for hierarchy \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\"" {  } { { "LPM_MUX.tdf" "\$00009" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\", which is child of megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "mux/ram_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "display_buddy/display_buddy.vhd 2 1 " "Warning: Using design file display_buddy/display_buddy.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_buddy-behav " "Info: Found design unit 1: display_buddy-behav" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/display_buddy/display_buddy.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display_buddy " "Info: Found entity 1: display_buddy" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/display_buddy/display_buddy.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_buddy display_buddy:inst33 " "Info: Elaborating entity \"display_buddy\" for hierarchy \"display_buddy:inst33\"" {  } { { "processor.bdf" "inst33" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 2512 2728 240 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst9 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst9\"" {  } { { "processor.bdf" "inst9" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 88 2976 3136 208 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "../RAM/lpm_ram_dq0.vhd" "lpm_ram_dq_component" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/none.mif " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/none.mif -- setting all initial values to 0" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 165 13 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst14 " "Info: Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst14\"" {  } { { "processor.bdf" "inst14" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 440 1504 1664 536 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../extender/extender.vhd 2 1 " "Warning: Using design file ../extender/extender.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-behav " "Info: Found design unit 1: extender-behav" {  } { { "../extender/extender.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/extender/extender.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Info: Found entity 1: extender" {  } { { "../extender/extender.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/extender/extender.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:inst27 " "Info: Elaborating entity \"extender\" for hierarchy \"extender:inst27\"" {  } { { "processor.bdf" "inst27" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -280 1880 2040 -184 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "two_two_mux/two_two_mux.vhd 2 1 " "Warning: Using design file two_two_mux/two_two_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_two_mux-behav " "Info: Found design unit 1: two_two_mux-behav" {  } { { "two_two_mux/two_two_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/two_two_mux/two_two_mux.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 two_two_mux " "Info: Found entity 1: two_two_mux" {  } { { "two_two_mux/two_two_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/two_two_mux/two_two_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_two_mux two_two_mux:inst28 " "Info: Elaborating entity \"two_two_mux\" for hierarchy \"two_two_mux:inst28\"" {  } { { "processor.bdf" "inst28" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -64 2224 2400 64 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addOne addOne:inst6 " "Info: Elaborating entity \"addOne\" for hierarchy \"addOne:inst6\"" {  } { { "processor.bdf" "inst6" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -64 928 1088 32 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1Hz Clock1Hz:inst " "Info: Elaborating entity \"Clock1Hz\" for hierarchy \"Clock1Hz:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 80 104 200 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "btn1 " "Error: Node \"btn1\" is missing source" {  } { { "processor.bdf" "btn1" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 160 2448 2512 176 "btn1" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "btn2 " "Error: Node \"btn2\" is missing source" {  } { { "processor.bdf" "btn2" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 176 2448 2512 192 "btn2" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "dip_switch\[7\] " "Error: Node \"dip_switch\[7\]\" is missing source" {  } { { "processor.bdf" "dip_switch\[7\]" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 192 2440 2516 208 "dip_switch\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "dip_switch\[6\] " "Error: Node \"dip_switch\[6\]\" is missing source" {  } { { "processor.bdf" "dip_switch\[6\]" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 192 2440 2516 208 "dip_switch\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "dip_switch\[5\] " "Error: Node \"dip_switch\[5\]\" is missing source" {  } { { "processor.bdf" "dip_switch\[5\]" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 192 2440 2516 208 "dip_switch\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "dip_switch\[4\] " "Error: Node \"dip_switch\[4\]\" is missing source" {  } { { "processor.bdf" "dip_switch\[4\]" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 192 2440 2516 208 "dip_switch\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "dip_switch\[3\] " "Error: Node \"dip_switch\[3\]\" is missing source" {  } { { "processor.bdf" "dip_switch\[3\]" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 192 2440 2516 208 "dip_switch\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "dip_switch\[2\] " "Error: Node \"dip_switch\[2\]\" is missing source" {  } { { "processor.bdf" "dip_switch\[2\]" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 192 2440 2516 208 "dip_switch\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "dip_switch\[1\] " "Error: Node \"dip_switch\[1\]\" is missing source" {  } { { "processor.bdf" "dip_switch\[1\]" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 192 2440 2516 208 "dip_switch\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "dip_switch\[0\] " "Error: Node \"dip_switch\[0\]\" is missing source" {  } { { "processor.bdf" "dip_switch\[0\]" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 192 2440 2516 208 "dip_switch\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 126 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 10 errors, 126 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Error: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 19 01:19:58 2013 " "Error: Processing ended: Thu Dec 19 01:19:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Error: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 126 s " "Error: Quartus II Full Compilation was unsuccessful. 12 errors, 126 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
