# Nanoprocessor Design
This project involves the design and implementation of a 4-bit nanoprocessor capable of executing a basic set of instructions. The nanoprocessor was developed as part of the CS1050 Computer Organization and 
Digital Design course at the University of Moratuwa. It features a 4-bit arithmetic unit for addition and subtraction, a 3-bit program counter, and a set of multiplexers to manage data flow. The processor is 
designed to execute instructions such as MOVI, ADD, NEG, and JZR, and includes a register bank with 8, 4-bit registers. The design was simulated and tested on a BASYS 3 development board, ensuring correct
functionality and efficient execution of assembly programs.

## Schematics

![8to1MUX](https://github.com/user-attachments/assets/d86e8604-5d12-4a95-8eb6-750f546b569a)
![8to1 -4bit MUX](https://github.com/user-attachments/assets/68af828d-f10e-469d-b286-fffd0f1e181f)
![3bit adder](https://github.com/user-attachments/assets/9927733e-2c4f-4e11-9264-0ee93c934439)
![3 to 8 decoder](https://github.com/user-attachments/assets/bf835896-cf25-4504-ac38-59fac5392bcb)
![2to1mux](https://github.com/user-attachments/assets/8edb61b2-ec74-48a4-80e3-9f7abfe88e7e)
![2to1-4bitMUX](https://github.com/user-attachments/assets/b7ef1986-6d9e-4fd6-bd4e-5e977ff12066)
![2to1-3bit MUX](https://github.com/user-attachments/assets/e534007c-afa6-4b58-bfa8-0384e3e5d368)
![2 to 4 decoder](https://github.com/user-attachments/assets/8a48635c-8621-40b3-a9ac-c6e4246ae9ee)
![1 to 2 decoder](https://github.com/user-attachments/assets/64b8a2f7-783a-49b5-b1fa-f2fe997bb3de)
![SLOWCLK ](https://github.com/user-attachments/assets/e3a0b3f1-a43d-4ce4-9414-8da2c86e75a4)
![Screenshot 2023-05-23 045422](https://github.com/user-attachments/assets/15f1e25f-41b2-45bb-9d8a-21b4b0267de9)
![ROM lut](https://github.com/user-attachments/assets/a0703188-3bf8-4faa-8a99-39b7d5a92995)
![REG 4 dff](https://github.com/user-attachments/assets/f56e543d-4382-437b-aa73-0141c97450b0)
![PC](https://github.com/user-attachments/assets/1c6255e6-ee60-4711-983a-35bb5a64be4f)
![Instruction Decoder](https://github.com/user-attachments/assets/154d1529-f182-4062-9453-b555f36500a8)
![HA](https://github.com/user-attachments/assets/c56955c6-4dab-4ba6-944a-24bcbb740f7b)
![FA](https://github.com/user-attachments/assets/7e0362fc-f723-48f3-bbfc-acca34771bfa)
![D ff](https://github.com/user-attachments/assets/59d82752-a014-4265-a4db-0ce43399cc7e)
![Adder Substracter 4 bit](https://github.com/user-attachments/assets/5fd1031e-cae7-43a8-a04c-ee3b32b604e0)

## Timing Diagrams

![Instruction decoder](https://github.com/user-attachments/assets/166d1e38-5b27-46db-a79e-56c48838ec21)
![HA](https://github.com/user-attachments/assets/12da14bd-f81d-4243-b146-08f0123acfad)
![FA](https://github.com/user-attachments/assets/ab527987-e6ed-4ad5-a1fe-2bcc07087930)
![DFF](https://github.com/user-attachments/assets/ed4366d0-a593-4527-b24c-3a5bd6151b15)
![Decoder_1_to_2](https://github.com/user-attachments/assets/f7445177-0898-4058-82d6-6bab260dfdd3)
![8to1MUX](https://github.com/user-attachments/assets/6fbe5737-2bba-45e6-ba90-41fec5b47e41)
![8to1 - 4bit mux](https://github.com/user-attachments/assets/1c411c2d-70e3-45be-a8ee-16123e60acb3)
![4bit adder substracter](https://github.com/user-attachments/assets/65b2f87a-90bd-4baa-a017-3b2f2e42f278)
![3 to 8 decoder](https://github.com/user-attachments/assets/f59e9396-172c-4939-93f3-a367f1374fd3)
![3 bit adder](https://github.com/user-attachments/assets/82012ea3-4fb4-46e9-880c-a553682bd4f7)
![2to1MUX](https://github.com/user-attachments/assets/22d307e7-30c4-4681-b972-75f2f8cb8afc)
![2to1-4bitMUX](https://github.com/user-attachments/assets/39644c17-0738-4862-a663-03e5f62358ab)
![2to1 - 3bit MUX](https://github.com/user-attachments/assets/bd08e511-46fa-46c1-af2b-60219852ff8c)
![2 to 4 decoder](https://github.com/user-attachments/assets/a8b5312e-eb30-4d31-9a21-cc1f3b9f5259)
![SllowCLK](https://github.com/user-attachments/assets/3738ded1-659f-4335-957b-82f269816f88)
![ROM](https://github.com/user-attachments/assets/233c74ec-7cf0-44d5-8542-ea70566220cf)
![Reg_4-1](https://github.com/user-attachments/assets/7523efb2-043d-4198-a807-dac13f2ddfde)
![Reg_4](https://github.com/user-attachments/assets/737ce4dc-e727-4382-8ba5-f0bf782c8274)
![REG$ final with d ff](https://github.com/user-attachments/assets/1c197c22-fad6-4660-b588-1e600c466cce)
![reg bank](https://github.com/user-attachments/assets/f765c562-ecad-4380-969c-b499bdb7ee22)
![PC](https://github.com/user-attachments/assets/99d2e637-dee9-403e-afbc-6e0a60a6a6f4)



