\relax 
\providecommand \oddpage@label [2]{}
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{2}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Modules}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}Adder}{2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.1}Half Adder}{2}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.1.1}Inputs}{2}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.1.2}Outputs}{2}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.1.3}Functionality}{2}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.1.4}Diagrams}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Logic diagram of the half adder}}{3}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.1.5}Testing}{3}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Simulation output of half adder}}{4}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.2}Full Adder}{4}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.2.1}Inputs}{4}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.2.2}Outputs}{4}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.2.3}Functionality}{5}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.2.4}Diagrams}{5}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Logic diagram of the full adder}}{5}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.2.5}Testing}{5}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces Simulation output of full adder}}{6}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.3}2 Bit Adder}{6}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.3.1}Inputs}{6}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.3.2}Outputs}{6}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.3.3}Functionality}{7}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.3.4}Diagrams}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces Logic diagram of the 2 bit adder}}{7}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.3.5}Testing}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces Simulation output of 2 bit adder}}{8}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.4}4 Bit Adder}{8}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.4.1}Inputs}{8}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.4.2}Outputs}{8}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.4.3}Functionality}{9}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.4.4}Diagrams}{9}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces Logic diagram of the 4 bit adder}}{9}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.4.5}Testing}{9}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.5}8 Bit Adder}{9}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.5.1}Inputs}{9}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.5.2}Outputs}{10}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.5.3}Functionality}{10}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.5.4}Diagrams}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces Logic diagram of the 8 bit adder}}{10}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.5.5}Testing}{10}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.6}16 Bit Adder}{10}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.6.1}Inputs}{10}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.6.2}Outputs}{11}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.6.3}Functionality}{11}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.6.4}Diagrams}{11}}
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces Logic diagram of the 16 bit adder}}{11}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.6.5}Testing}{11}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {2.1.7}32 Bit Adder}{12}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.7.1}Inputs}{12}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.7.2}Outputs}{12}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.7.3}Functionality}{12}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.7.4}Diagrams}{12}}
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces Logic diagram of the 32 bit adder}}{12}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.1.7.5}Testing}{13}}
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces Simulation output of 32 bit adder}}{13}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}32 Bit Multiplier}{14}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.2.0.1}Inputs}{14}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.2.0.2}Outputs}{14}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.2.0.3}Functionality}{14}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.2.0.4}Diagrams}{14}}
\@writefile{lof}{\contentsline {figure}{\numberline {12}{\ignorespaces State change diagram of the 32 bit multiplier}}{15}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.2.0.5}Testing}{15}}
\@writefile{lof}{\contentsline {figure}{\numberline {13}{\ignorespaces Simulation output of 32 bit multiplier}}{16}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}32 Bit Divider}{16}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.3.0.1}Inputs}{16}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.3.0.2}Outputs}{17}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.3.0.3}Functionality}{17}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.3.0.4}Diagrams}{17}}
\@writefile{lof}{\contentsline {figure}{\numberline {14}{\ignorespaces State change diagram of the 32 bit multiplier}}{17}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.3.0.5}Testing}{18}}
\@writefile{lof}{\contentsline {figure}{\numberline {15}{\ignorespaces Simulation output of 32 bit multiplier}}{19}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4}32 Bit ALU}{19}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.4.0.1}Inputs}{19}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.4.0.2}Outputs}{20}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.4.0.3}Functionality}{20}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.4.0.4}Diagrams}{20}}
\@writefile{lof}{\contentsline {figure}{\numberline {16}{\ignorespaces Logical diagram of the 32 bit ALU}}{21}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {2.4.0.5}Testing}{22}}
\@writefile{lof}{\contentsline {figure}{\numberline {17}{\ignorespaces Simulation output of 32 ALU}}{22}}
