Specification test2b {
	Clock m_s m_f v_s v_f x_s
	[
		Precedence m_s < (max:1) x_s  < (max:1) m_f
		Alternates m_s ~ m_f
		Alternates v_s ~ v_f
		
		SubClocking v_s <- x_s
		
		Exclusion m_s # v_s # m_f # v_f
		
		Let v1 be v_s sampledOn m_f
		Let v2 be v_f sampledOn m_f
		
		Synchronizes v1 = v2
	]
	
}