Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr  3 23:03:28 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file e1_Count_consec_ones_timing_summary_routed.rpt -pb e1_Count_consec_ones_timing_summary_routed.pb -rpx e1_Count_consec_ones_timing_summary_routed.rpx -warn_on_violation
| Design       : e1_Count_consec_ones
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_CS_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_CS_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.688        0.000                      0                  394        0.150        0.000                      0                  394        4.500        0.000                       0                   212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.688        0.000                      0                  394        0.150        0.000                      0                  394        4.500        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 new_max_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_max_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.800ns (36.283%)  route 3.161ns (63.717%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  new_max_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 r  new_max_reg[1]/Q
                         net (fo=4, routed)           0.974     6.767    new_max[1]
    SLICE_X86Y78         LUT4 (Prop_lut4_I2_O)        0.295     7.062 r  max[31]_i_37/O
                         net (fo=1, routed)           0.000     7.062    max[31]_i_37_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.594 r  max_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.594    max_reg[31]_i_21_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  max_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.708    max_reg[31]_i_12_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.822    max_reg[31]_i_3_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  max_reg[31]_i_2/CO[3]
                         net (fo=32, routed)          1.302     9.238    n_max1
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.153     9.391 r  max[11]_i_1/O
                         net (fo=3, routed)           0.884    10.276    max[11]_i_1_n_0
    SLICE_X89Y70         FDRE                                         r  s_max_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.601    15.024    clk_IBUF_BUFG
    SLICE_X89Y70         FDRE                                         r  s_max_reg[11]_lopt_replica/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X89Y70         FDRE (Setup_fdre_C_D)       -0.284    14.963    s_max_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 new_max_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_max_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.800ns (39.690%)  route 2.735ns (60.310%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  new_max_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 r  new_max_reg[1]/Q
                         net (fo=4, routed)           0.974     6.767    new_max[1]
    SLICE_X86Y78         LUT4 (Prop_lut4_I2_O)        0.295     7.062 r  max[31]_i_37/O
                         net (fo=1, routed)           0.000     7.062    max[31]_i_37_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.594 r  max_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.594    max_reg[31]_i_21_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  max_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.708    max_reg[31]_i_12_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.822    max_reg[31]_i_3_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  max_reg[31]_i_2/CO[3]
                         net (fo=32, routed)          1.302     9.238    n_max1
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.153     9.391 r  max[11]_i_1/O
                         net (fo=3, routed)           0.459     9.850    max[11]_i_1_n_0
    SLICE_X85Y76         FDRE                                         r  s_max_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.595    15.018    clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  s_max_reg[11]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X85Y76         FDRE (Setup_fdre_C_D)       -0.275    14.982    s_max_reg[11]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 new_max_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_max_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.771ns (38.120%)  route 2.875ns (61.880%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.712     5.315    clk_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  new_max_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 r  new_max_reg[1]/Q
                         net (fo=4, routed)           0.974     6.767    new_max[1]
    SLICE_X86Y78         LUT4 (Prop_lut4_I2_O)        0.295     7.062 r  max[31]_i_37/O
                         net (fo=1, routed)           0.000     7.062    max[31]_i_37_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.594 r  max_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.594    max_reg[31]_i_21_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.708 r  max_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.708    max_reg[31]_i_12_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.822 r  max_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.822    max_reg[31]_i_3_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  max_reg[31]_i_2/CO[3]
                         net (fo=32, routed)          0.862     8.798    n_max1
    SLICE_X87Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.922 r  max[8]_i_1/O
                         net (fo=3, routed)           1.039     9.961    max[8]_i_1_n_0
    SLICE_X85Y76         FDRE                                         r  s_max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.595    15.018    clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  s_max_reg[8]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X85Y76         FDRE (Setup_fdre_C_D)       -0.101    15.156    s_max_reg[8]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.816ns (41.324%)  route 2.579ns (58.676%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  idx_reg[4]/Q
                         net (fo=3, routed)           1.014     6.783    idx[4]
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  FSM_sequential_CS[1]_i_48/O
                         net (fo=1, routed)           0.000     6.907    FSM_sequential_CS[1]_i_48_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.420 r  FSM_sequential_CS_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.420    FSM_sequential_CS_reg[1]_i_32_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  FSM_sequential_CS_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.537    FSM_sequential_CS_reg[1]_i_23_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.654 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.654    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.811 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.450     8.262    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X87Y79         LUT4 (Prop_lut4_I1_O)        0.332     8.594 r  idx[31]_i_2/O
                         net (fo=32, routed)          1.114     9.707    idx[31]_i_2_n_0
    SLICE_X83Y75         FDRE                                         r  idx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  idx_reg[5]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X83Y75         FDRE (Setup_fdre_C_CE)      -0.205    15.034    idx_reg[5]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.816ns (41.324%)  route 2.579ns (58.676%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  idx_reg[4]/Q
                         net (fo=3, routed)           1.014     6.783    idx[4]
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  FSM_sequential_CS[1]_i_48/O
                         net (fo=1, routed)           0.000     6.907    FSM_sequential_CS[1]_i_48_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.420 r  FSM_sequential_CS_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.420    FSM_sequential_CS_reg[1]_i_32_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  FSM_sequential_CS_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.537    FSM_sequential_CS_reg[1]_i_23_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.654 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.654    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.811 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.450     8.262    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X87Y79         LUT4 (Prop_lut4_I1_O)        0.332     8.594 r  idx[31]_i_2/O
                         net (fo=32, routed)          1.114     9.707    idx[31]_i_2_n_0
    SLICE_X83Y75         FDRE                                         r  idx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  idx_reg[6]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X83Y75         FDRE (Setup_fdre_C_CE)      -0.205    15.034    idx_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.816ns (41.324%)  route 2.579ns (58.676%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  idx_reg[4]/Q
                         net (fo=3, routed)           1.014     6.783    idx[4]
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  FSM_sequential_CS[1]_i_48/O
                         net (fo=1, routed)           0.000     6.907    FSM_sequential_CS[1]_i_48_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.420 r  FSM_sequential_CS_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.420    FSM_sequential_CS_reg[1]_i_32_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  FSM_sequential_CS_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.537    FSM_sequential_CS_reg[1]_i_23_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.654 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.654    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.811 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.450     8.262    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X87Y79         LUT4 (Prop_lut4_I1_O)        0.332     8.594 r  idx[31]_i_2/O
                         net (fo=32, routed)          1.114     9.707    idx[31]_i_2_n_0
    SLICE_X83Y75         FDRE                                         r  idx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  idx_reg[7]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X83Y75         FDRE (Setup_fdre_C_CE)      -0.205    15.034    idx_reg[7]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.816ns (41.324%)  route 2.579ns (58.676%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  idx_reg[4]/Q
                         net (fo=3, routed)           1.014     6.783    idx[4]
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  FSM_sequential_CS[1]_i_48/O
                         net (fo=1, routed)           0.000     6.907    FSM_sequential_CS[1]_i_48_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.420 r  FSM_sequential_CS_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.420    FSM_sequential_CS_reg[1]_i_32_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  FSM_sequential_CS_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.537    FSM_sequential_CS_reg[1]_i_23_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.654 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.654    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.811 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.450     8.262    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X87Y79         LUT4 (Prop_lut4_I1_O)        0.332     8.594 r  idx[31]_i_2/O
                         net (fo=32, routed)          1.114     9.707    idx[31]_i_2_n_0
    SLICE_X83Y75         FDRE                                         r  idx_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  idx_reg[8]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X83Y75         FDRE (Setup_fdre_C_CE)      -0.205    15.034    idx_reg[8]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.816ns (41.017%)  route 2.611ns (58.983%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  idx_reg[4]/Q
                         net (fo=3, routed)           1.014     6.783    idx[4]
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  FSM_sequential_CS[1]_i_48/O
                         net (fo=1, routed)           0.000     6.907    FSM_sequential_CS[1]_i_48_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.420 r  FSM_sequential_CS_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.420    FSM_sequential_CS_reg[1]_i_32_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  FSM_sequential_CS_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.537    FSM_sequential_CS_reg[1]_i_23_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.654 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.654    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.811 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.450     8.262    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X87Y79         LUT4 (Prop_lut4_I1_O)        0.332     8.594 r  idx[31]_i_2/O
                         net (fo=32, routed)          1.147     9.740    idx[31]_i_2_n_0
    SLICE_X83Y74         FDRE                                         r  idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  idx_reg[1]/C
                         clock pessimism              0.297    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X83Y74         FDRE (Setup_fdre_C_CE)      -0.205    15.072    idx_reg[1]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.816ns (41.017%)  route 2.611ns (58.983%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  idx_reg[4]/Q
                         net (fo=3, routed)           1.014     6.783    idx[4]
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  FSM_sequential_CS[1]_i_48/O
                         net (fo=1, routed)           0.000     6.907    FSM_sequential_CS[1]_i_48_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.420 r  FSM_sequential_CS_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.420    FSM_sequential_CS_reg[1]_i_32_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  FSM_sequential_CS_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.537    FSM_sequential_CS_reg[1]_i_23_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.654 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.654    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.811 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.450     8.262    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X87Y79         LUT4 (Prop_lut4_I1_O)        0.332     8.594 r  idx[31]_i_2/O
                         net (fo=32, routed)          1.147     9.740    idx[31]_i_2_n_0
    SLICE_X83Y74         FDRE                                         r  idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  idx_reg[2]/C
                         clock pessimism              0.297    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X83Y74         FDRE (Setup_fdre_C_CE)      -0.205    15.072    idx_reg[2]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.816ns (41.017%)  route 2.611ns (58.983%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.710     5.313    clk_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  idx_reg[4]/Q
                         net (fo=3, routed)           1.014     6.783    idx[4]
    SLICE_X84Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  FSM_sequential_CS[1]_i_48/O
                         net (fo=1, routed)           0.000     6.907    FSM_sequential_CS[1]_i_48_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.420 r  FSM_sequential_CS_reg[1]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.420    FSM_sequential_CS_reg[1]_i_32_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.537 r  FSM_sequential_CS_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.537    FSM_sequential_CS_reg[1]_i_23_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.654 r  FSM_sequential_CS_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.654    FSM_sequential_CS_reg[1]_i_10_n_0
    SLICE_X84Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.811 f  FSM_sequential_CS_reg[1]_i_4/CO[1]
                         net (fo=4, routed)           0.450     8.262    FSM_sequential_CS_reg[1]_i_4_n_2
    SLICE_X87Y79         LUT4 (Prop_lut4_I1_O)        0.332     8.594 r  idx[31]_i_2/O
                         net (fo=32, routed)          1.147     9.740    idx[31]_i_2_n_0
    SLICE_X83Y74         FDRE                                         r  idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  idx_reg[3]/C
                         clock pessimism              0.297    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X83Y74         FDRE (Setup_fdre_C_CE)      -0.205    15.072    idx_reg[3]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD4_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD4_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.384%)  route 0.122ns (39.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.590     1.509    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y77         FDRE                                         r  send_to_disp/conv/BCD4_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  send_to_disp/conv/BCD4_c_reg[0]/Q
                         net (fo=4, routed)           0.122     1.772    send_to_disp/conv/BCD4_c_reg_n_0_[0]
    SLICE_X80Y77         LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  send_to_disp/conv/BCD4[1]_i_1/O
                         net (fo=2, routed)           0.000     1.817    send_to_disp/conv/BCD4[1]_i_1_n_0
    SLICE_X80Y77         FDRE                                         r  send_to_disp/conv/BCD4_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.861     2.026    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X80Y77         FDRE                                         r  send_to_disp/conv/BCD4_c_reg[1]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.121     1.667    send_to_disp/conv/BCD4_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 s_max_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/int_rg_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.868%)  route 0.138ns (42.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  s_max_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  s_max_reg[1]/Q
                         net (fo=1, routed)           0.138     1.792    send_to_disp/conv/Q[1]
    SLICE_X82Y75         LUT3 (Prop_lut3_I2_O)        0.049     1.841 r  send_to_disp/conv/int_rg_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    send_to_disp/conv/int_rg_c[1]_i_1_n_0
    SLICE_X82Y75         FDRE                                         r  send_to_disp/conv/int_rg_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.862     2.027    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  send_to_disp/conv/int_rg_c_reg[1]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.107     1.632    send_to_disp/conv/int_rg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 s_max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/int_rg_c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.189ns (57.416%)  route 0.140ns (42.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  s_max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  s_max_reg[8]/Q
                         net (fo=1, routed)           0.140     1.795    send_to_disp/conv/Q[8]
    SLICE_X82Y76         LUT3 (Prop_lut3_I2_O)        0.048     1.843 r  send_to_disp/conv/int_rg_c[8]_i_1/O
                         net (fo=1, routed)           0.000     1.843    send_to_disp/conv/int_rg_c[8]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  send_to_disp/conv/int_rg_c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.028    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  send_to_disp/conv/int_rg_c_reg[8]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.107     1.633    send_to_disp/conv/int_rg_c_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD2_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD2_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.233%)  route 0.163ns (46.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.590     1.509    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y77         FDRE                                         r  send_to_disp/conv/BCD2_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  send_to_disp/conv/BCD2_c_reg[0]/Q
                         net (fo=5, routed)           0.163     1.814    send_to_disp/conv/BCD2_c[0]
    SLICE_X78Y77         LUT5 (Prop_lut5_I2_O)        0.045     1.859 r  send_to_disp/conv/BCD2_c[1]_i_1/O
                         net (fo=2, routed)           0.000     1.859    send_to_disp/conv/BCD2_c[1]_i_1_n_0
    SLICE_X78Y77         FDRE                                         r  send_to_disp/conv/BCD2_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.859     2.024    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X78Y77         FDRE                                         r  send_to_disp/conv/BCD2_c_reg[1]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X78Y77         FDRE (Hold_fdre_C_D)         0.120     1.642    send_to_disp/conv/BCD2_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD3_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD4_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (61.005%)  route 0.134ns (38.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.592     1.511    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X80Y77         FDRE                                         r  send_to_disp/conv/BCD3_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  send_to_disp/conv/BCD3_c_reg[2]/Q
                         net (fo=4, routed)           0.134     1.809    send_to_disp/conv/BCD3_c[2]
    SLICE_X79Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  send_to_disp/conv/BCD4[0]_i_1/O
                         net (fo=2, routed)           0.000     1.854    send_to_disp/conv/BCD4[0]_i_1_n_0
    SLICE_X79Y77         FDRE                                         r  send_to_disp/conv/BCD4_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.859     2.024    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y77         FDRE                                         r  send_to_disp/conv/BCD4_c_reg[0]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X79Y77         FDRE (Hold_fdre_C_D)         0.092     1.636    send_to_disp/conv/BCD4_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 send_to_disp/conv/int_rg_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/int_rg_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.593     1.512    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  send_to_disp/conv/int_rg_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  send_to_disp/conv/int_rg_c_reg[3]/Q
                         net (fo=1, routed)           0.101     1.741    send_to_disp/conv/int_rg_c[3]
    SLICE_X82Y75         LUT3 (Prop_lut3_I0_O)        0.102     1.843 r  send_to_disp/conv/int_rg_c[4]_i_1/O
                         net (fo=1, routed)           0.000     1.843    send_to_disp/conv/int_rg_c[4]_i_1_n_0
    SLICE_X82Y75         FDRE                                         r  send_to_disp/conv/int_rg_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.862     2.027    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  send_to_disp/conv/int_rg_c_reg[4]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.107     1.619    send_to_disp/conv/int_rg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 new_max_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.226ns (62.934%)  route 0.133ns (37.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  new_max_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  new_max_reg[22]/Q
                         net (fo=4, routed)           0.133     1.779    new_max[22]
    SLICE_X88Y80         LUT5 (Prop_lut5_I4_O)        0.098     1.877 r  max[22]_i_1/O
                         net (fo=1, routed)           0.000     1.877    max[22]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  max_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  max_reg[22]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.121     1.653    max_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD0_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD0_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.477%)  route 0.137ns (39.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.590     1.509    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X80Y76         FDRE                                         r  send_to_disp/conv/BCD0_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  send_to_disp/conv/BCD0_c_reg[1]/Q
                         net (fo=4, routed)           0.137     1.810    send_to_disp/conv/BCD0_c[1]
    SLICE_X80Y76         LUT5 (Prop_lut5_I1_O)        0.045     1.855 r  send_to_disp/conv/BCD0_c[3]_i_1/O
                         net (fo=2, routed)           0.000     1.855    send_to_disp/conv/BCD0_c[3]_i_1_n_0
    SLICE_X80Y76         FDRE                                         r  send_to_disp/conv/BCD0_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.859     2.024    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X80Y76         FDRE                                         r  send_to_disp/conv/BCD0_c_reg[3]/C
                         clock pessimism             -0.514     1.509    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)         0.121     1.630    send_to_disp/conv/BCD0_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 send_to_disp/conv/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/conv/BCD1_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.587     1.506    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y75         FDRE                                         r  send_to_disp/conv/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  send_to_disp/conv/BCD1_c_reg[1]/Q
                         net (fo=4, routed)           0.132     1.780    send_to_disp/conv/BCD1_c[1]
    SLICE_X79Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.825 r  send_to_disp/conv/BCD1_c[3]_i_1/O
                         net (fo=2, routed)           0.000     1.825    send_to_disp/conv/BCD1_c[3]_i_1_n_0
    SLICE_X79Y75         FDRE                                         r  send_to_disp/conv/BCD1_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.856     2.021    send_to_disp/conv/clk_IBUF_BUFG
    SLICE_X79Y75         FDRE                                         r  send_to_disp/conv/BCD1_c_reg[3]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X79Y75         FDRE (Hold_fdre_C_D)         0.092     1.598    send_to_disp/conv/BCD1_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 max_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  max_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  max_reg[16]/Q
                         net (fo=3, routed)           0.149     1.832    max[16]
    SLICE_X88Y80         LUT5 (Prop_lut5_I2_O)        0.045     1.877 r  max[16]_i_1/O
                         net (fo=1, routed)           0.000     1.877    max[16]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  max_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  max_reg[16]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.121     1.639    max_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y77    idx_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y77    idx_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y77    idx_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y77    idx_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y78    idx_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y78    idx_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y78    idx_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y74    idx_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y78    idx_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    send_to_disp/disp/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    send_to_disp/disp/div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    send_to_disp/disp/div_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    send_to_disp/conv/BCD0_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    send_to_disp/conv/BCD0_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    send_to_disp/conv/BCD0_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    send_to_disp/conv/BCD1_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    send_to_disp/disp/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    idx_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y80    idx_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    idx_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y80    idx_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y80    idx_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y81    idx_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y81    idx_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y81    idx_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    max_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    new_max_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    new_max_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    new_max_reg[21]/C



