Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 00230c250fcb4925879bcb980d476229 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/compare_shift_module.v" Line 1. Module compare_shift_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/inf2021/iathanasi/embedded/Embedded-Systems/lab1/step1/verilog_input/compare_shift_module.v" Line 1. Module compare_shift_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seperate_segments
Compiling module xil_defaultlib.compare_shift_module
Compiling module xil_defaultlib.mantissas_addition_module
Compiling module xil_defaultlib.post_normalization_module
Compiling module xil_defaultlib.fpadd_single
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
