Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Education/CA/Lab/LAB_4/Code/ripple_adder_testbench_isim_beh.exe -prj E:/Education/CA/Lab/LAB_4/Code/ripple_adder_testbench_beh.prj work.ripple_adder_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Education/CA/Lab/LAB_4/Code/xor_gate.vhd" into library work
Parsing VHDL file "E:/Education/CA/Lab/LAB_4/Code/and_gate.vhd" into library work
Parsing VHDL file "E:/Education/CA/Lab/LAB_4/Code/or_gate.vhd" into library work
Parsing VHDL file "E:/Education/CA/Lab/LAB_4/Code/half_adder.vhd" into library work
Parsing VHDL file "E:/Education/CA/Lab/LAB_4/Code/full_adder.vhd" into library work
Parsing VHDL file "E:/Education/CA/Lab/LAB_4/Code/ripple_adder.vhd" into library work
Parsing VHDL file "E:/Education/CA/Lab/LAB_4/Code/ripple_adder_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture gatelevel of entity xor_gate [xor_gate_default]
Compiling architecture gatelevel of entity and_gate [and_gate_default]
Compiling architecture structure of entity half_adder [half_adder_default]
Compiling architecture gatelevel of entity or_gate [or_gate_default]
Compiling architecture structure of entity full_adder [full_adder_default]
Compiling architecture structure of entity ripple_adder [ripple_adder_default]
Compiling architecture behavior of entity ripple_adder_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable E:/Education/CA/Lab/LAB_4/Code/ripple_adder_testbench_isim_beh.exe
Fuse Memory Usage: 30140 KB
Fuse CPU Usage: 733 ms
