Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 28 11:10:48 2024
| Host         : ei-lan-399 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file Top_level_control_sets_placed.rpt
| Design       : Top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |                  Enable Signal                  |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+-------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  periodical_send/SPI_INST/busy_reg_1 |                                                 |                                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       | periodical_send/SPI_INST/clk_toggles[4]_i_1_n_0 | periodical_send/SPI_INST/count[31]_i_1_n_0     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                       |                                                 |                                                |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                       | periodical_send/SPI_INST/tx_buffer[10]_i_2_n_0  | periodical_send/SPI_INST/tx_buffer[10]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                       | periodical_send/SPI_INST/count[31]_i_2_n_0      | periodical_send/SPI_INST/count[31]_i_1_n_0     |                6 |             32 |         5.33 |
+--------------------------------------+-------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


