// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
// Date        : Thu Jan 05 00:26:32 2017
// Host        : DESKTOP-L92UD1G running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ic_win0_img_sim_netlist.v
// Design      : ic_win0_img
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k160tffg676-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "ic_win0_img,blk_mem_gen_v8_3_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_4,Vivado 2016.3" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clka,
    wea,
    addra,
    dina,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [12:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [11:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [11:0]douta;

  wire [12:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [11:0]douta;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_doutb_UNCONNECTED;
  wire [12:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "13" *) 
  (* C_ADDRB_WIDTH = "13" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.645886 mW" *) 
  (* C_FAMILY = "kintex7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "ic_win0_img.mem" *) 
  (* C_INIT_FILE_NAME = "ic_win0_img.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4500" *) 
  (* C_READ_DEPTH_B = "4500" *) 
  (* C_READ_WIDTH_A = "12" *) 
  (* C_READ_WIDTH_B = "12" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4500" *) 
  (* C_WRITE_DEPTH_B = "4500" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "12" *) 
  (* C_WRITE_WIDTH_B = "12" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[11:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[12:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[12:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[11:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
   (ena_array,
    addra);
  output [0:0]ena_array;
  input [2:0]addra;

  wire [2:0]addra;
  wire [0:0]ena_array;

  LUT3 #(
    .INIT(8'h04)) 
    ENOUT
       (.I0(addra[0]),
        .I1(addra[2]),
        .I2(addra[1]),
        .O(ena_array));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [11:0]douta;
  input clka;
  input [12:0]addra;
  input [11:0]dina;
  input [0:0]wea;

  wire [12:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [11:0]douta;
  wire [4:4]ena_array;
  wire [8:0]ram_douta;
  wire ram_ena_n_0;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_10 ;
  wire \ramloop[1].ram.r_n_11 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_9 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec \bindec_a.bindec_inst_a 
       (.addra(addra[12:10]),
        .ena_array(ena_array));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux \has_mux_a.A 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 }),
        .DOADO({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 ,\ramloop[1].ram.r_n_8 ,\ramloop[1].ram.r_n_9 ,\ramloop[1].ram.r_n_10 ,\ramloop[1].ram.r_n_11 }),
        .addra(addra[12:10]),
        .clka(clka),
        .douta(douta),
        .ram_douta(ram_douta));
  LUT1 #(
    .INIT(2'h1)) 
    ram_ena
       (.I0(addra[12]),
        .O(ram_ena_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .\addra[12] (ram_ena_n_0),
        .clka(clka),
        .dina(dina[8:0]),
        .ram_douta(ram_douta),
        .wea(wea));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOADO({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 ,\ramloop[1].ram.r_n_8 ,\ramloop[1].ram.r_n_9 ,\ramloop[1].ram.r_n_10 ,\ramloop[1].ram.r_n_11 }),
        .addra(addra[9:0]),
        .clka(clka),
        .dina(dina),
        .ena_array(ena_array),
        .wea(wea));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.addra(addra[11:0]),
        .\addra[12] (ram_ena_n_0),
        .clka(clka),
        .dina(dina[11:9]),
        .\douta[11] ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 }),
        .wea(wea));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
   (douta,
    addra,
    clka,
    DOADO,
    ram_douta,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram );
  output [11:0]douta;
  input [2:0]addra;
  input clka;
  input [11:0]DOADO;
  input [8:0]ram_douta;
  input [2:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;

  wire [2:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [11:0]DOADO;
  wire [2:0]addra;
  wire clka;
  wire [11:0]douta;
  wire [8:0]ram_douta;
  wire [2:0]sel_pipe;

  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[0]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(ram_douta[0]),
        .O(douta[0]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[10]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[10]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [1]),
        .O(douta[10]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[11]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[11]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [2]),
        .O(douta[11]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[1]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(ram_douta[1]),
        .O(douta[1]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[2]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(ram_douta[2]),
        .O(douta[2]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[3]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(ram_douta[3]),
        .O(douta[3]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[4]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(ram_douta[4]),
        .O(douta[4]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[5]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(ram_douta[5]),
        .O(douta[5]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[6]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(ram_douta[6]),
        .O(douta[6]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[7]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(ram_douta[7]),
        .O(douta[7]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[8]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[8]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(ram_douta[8]),
        .O(douta[8]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \douta[9]_INST_0 
       (.I0(sel_pipe[0]),
        .I1(DOADO[9]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [0]),
        .O(douta[9]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (ram_douta,
    clka,
    \addra[12] ,
    addra,
    dina,
    wea);
  output [8:0]ram_douta;
  input clka;
  input \addra[12] ;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire \addra[12] ;
  wire clka;
  wire [8:0]dina;
  wire [8:0]ram_douta;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .\addra[12] (\addra[12] ),
        .clka(clka),
        .dina(dina),
        .ram_douta(ram_douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (DOADO,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [11:0]DOADO;
  input clka;
  input [0:0]ena_array;
  input [9:0]addra;
  input [11:0]dina;
  input [0:0]wea;

  wire [11:0]DOADO;
  wire [9:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOADO(DOADO),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ena_array(ena_array),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1
   (\douta[11] ,
    clka,
    \addra[12] ,
    addra,
    dina,
    wea);
  output [2:0]\douta[11] ;
  input clka;
  input \addra[12] ;
  input [11:0]addra;
  input [2:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire \addra[12] ;
  wire clka;
  wire [2:0]dina;
  wire [2:0]\douta[11] ;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.addra(addra),
        .\addra[12] (\addra[12] ),
        .clka(clka),
        .dina(dina),
        .\douta[11] (\douta[11] ),
        .wea(wea));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
   (ram_douta,
    clka,
    \addra[12] ,
    addra,
    dina,
    wea);
  output [8:0]ram_douta;
  input clka;
  input \addra[12] ;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire \addra[12] ;
  wire clka;
  wire [8:0]dina;
  wire [8:0]ram_douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000020000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000005A000000000000000000000000000000000000F0000000),
    .INITP_02(256'h010000180800000000050000000000003D007C00000000C00000000000000000),
    .INITP_03(256'hFC1FF80241000010000200158780400000008080580007CC00006000042F06FF),
    .INITP_04(256'h9C0B7F00787FE480047B00801C0CD6F6E0BCF3E8020C0140B3600038F0020053),
    .INITP_05(256'h7FC180FFC0036112827C160271CEA1FFE81F3FFF3EFFFE406B005A1181402BB3),
    .INITP_06(256'hD81C6F6B3FE3FE73DEBE6F01E03FF200078850E809BCE1C9D39F44907C7D0708),
    .INITP_07(256'h1FEFE690916A4C01A03CC4101003FC8B3E5E47EFFF4B2F03E17FFFFFF250E030),
    .INITP_08(256'h0400800C000000801B9182FFB430AA408418401002003000000007E8A6CBC7C0),
    .INITP_09(256'h021004C3182019220000E20052070000004000032006E460BFED0C2A90210610),
    .INITP_0A(256'h020FB00580242800040080341070811E4786087826200200806C01A000000000),
    .INITP_0B(256'h8343860C100420800403FFE26344410840000A0400194020010000380F7E018F),
    .INITP_0C(256'h000800201FFFFCF5DBB6C55AEC60A0904E08010C2000C0FFFFE8D3A73DF7407E),
    .INITP_0D(256'hFFD769FFEBFFEF7E0801060040000209B005FFFFDDFEBDD077C97827C4120000),
    .INITP_0E(256'hFFC3538005C0C006C0F088004073FFF05FFFDFFFBE86006700000001C23A017F),
    .INITP_0F(256'hD20FC1F1600006300E2F01D64FFC79600000198832C013A0001369BD7FB760BF),
    .INIT_00(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_01(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_02(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_03(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_04(256'h85858585858585858585858585858585858585858585CDBC8585858585858585),
    .INIT_05(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_06(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_07(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_08(256'hEFFFEECDDE858585858585858585858585858585858585858585858585858585),
    .INIT_09(256'h85858585858585858585858585858585858585858585858585858585858585CD),
    .INIT_0A(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_0B(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_0C(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_0D(256'h8585858585858585DEEFFFFFFFFFCD8585858585858585858585858585858585),
    .INIT_0E(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_0F(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_10(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_11(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_12(256'h858585858585858585858585858585858585CDFFFFFFFFFFFFDEDD8585858585),
    .INIT_13(256'h85AD7C5B5B6C8DBE858585858585858585EFEFEFEFEF85858585858585858585),
    .INIT_14(256'h8585858585858585858585858585858585858585858585858585858585858585),
    .INIT_15(256'h858585858585858585858585DEACBDDE85858585858585858585858585858585),
    .INIT_16(256'hFFFFFFFFEECD8585858585858585858585858585858585858585858585858585),
    .INIT_17(256'h8C8C8C8C8C8C8CBE85858585858585858585858585858585858585DDEEFFFFFF),
    .INIT_18(256'h85858585CE9D8C8C8C8C7C6C9CDEEFCE8C7C858585CEDE859D9D7C7C7C7C7C7C),
    .INIT_19(256'h8585858585858585858585858585858585EF9D8C8C8C8C8CAD85858585858585),
    .INIT_1A(256'h85CD8B7B9C9CBC85858585858585858585858585859B8C8C8C8C9B9C8C9C8585),
    .INIT_1B(256'h8585858585ACFFFFFFFFFFFFFFFFFFFFDE858585858585859C7CACAC85858585),
    .INIT_1C(256'h6B6B7C7C8CADADBDAD9C8C8C8C8C8C8C7C6B6BCE858585858585858585858585),
    .INIT_1D(256'h8C7C6B6BCE85858585858585CE6B6B7B7C8C8C8C8C9CFFFFFFFF8C7CCEAD6B6B),
    .INIT_1E(256'hCEFFFFBE8DADBE9D9C85858585858585858585858585858585857C6B6B7C8C8C),
    .INIT_1F(256'h9B8C8EBE8D8D7B8585858B8DAEAE9D9D7C6B5A7B9C858585858585858585BC8D),
    .INIT_20(256'h5A5A5A6B9C858585858585858585DEFFFFFFFFFFFFFFFFFFFFDDAABCBDBDCDCD),
    .INIT_21(256'hEFEFEFCE8C7B5B6B8CCEBD7B8C8CEFFFFFFFFFFFEFEFEFEFEFEFDEAD7B6B6B5A),
    .INIT_22(256'h8585858C6B9CCEEFEFEFEFDFAC7B7BCE8585858585CE7B7B8CCEEFEFEFEFEFFF),
    .INIT_23(256'h7BBDBD85858585858B9DEFFFFFEFAEFFFFEF9D7B8B8B7B7B7B8B9CACCD858585),
    .INIT_24(256'hFFFFFF896666EEFFEFCD488CCEFFDFDF8CCD85CD8CCEFFFFFFFFEFDFCEAD8D7C),
    .INIT_25(256'hEFEFEFEFEFEF9C9C9CADCECECE8B6B9C8585858585858585CDFFFFFFFFFFFFFF),
    .INIT_26(256'h7B9CDFEFEFEFFFFFEFEFEFEFEFEFEFDECEACBDEFEFAD7B7BDFFFFFFFFFFFFFEF),
    .INIT_27(256'hBECECEAD8C6B7B9C858585857B6B9BDFEFEFEFEFEFEFEFAC6B6B85858585856B),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFEFCE7B7BAC858585856A8CDFFFFFEFADFFFFFFBD7C8D8D),
    .INIT_29(256'h85BDFFFFEE6667FFFFFFFFFFFF895455DDFFFFDE598CDEFFEFEF8C598A7B8CCE),
    .INIT_2A(256'h6B6B6A8C8C8C8C8CADBEBEBEBEBECFDFEFEFEFEFEFEFEFEF6B6A858585858585),
    .INIT_2B(256'hDFEFAC6A6B858585856B8CEFDFDFDFBD9C9CBEBEDFDFDFEFEFDFEFEFEFDFDFAD),
    .INIT_2C(256'hEFEF9CDFEFEFDF8CFFFFFFFFFFFFFFFFCE7BAC85859C6A9CEFDFDFDFCECEDFDF),
    .INIT_2D(256'hCEFFDFDF8C7C8DAD8C7CADCEDFEFFFFFFFFFFFFFFFCECE6B8A8B5A5A7C8CCEEF),
    .INIT_2E(256'hDF9C6A8B858585858585BDFFFFFFAA773377FFFFFFFFFFFE7788CE9ECFCE588C),
    .INIT_2F(256'h9CADCEDFDFDFDFDFDFAD7B7B8C8B8B8B7B5A49494949495AADEFEFDFDFDFDFDF),
    .INIT_30(256'h6ACEDFDFDF9C6A6A8CCFDFDFDF8B6A8B8585856A7BDFDFDF8B59595959596A7B),
    .INIT_31(256'hDE7C497BADCECECEEFEFEFEFDFEFEFEFDFBDEFEFEFFFFFEFEFFFEF9C6A85856A),
    .INIT_32(256'hFFFFFFFFCEBFDFCE587BCEEFDFDF8C9DEFEFDE8C7C7C7C8CDFEFEFEFEFFFFFDE),
    .INIT_33(256'h855A7B9C9CBECFCFCF8C6A5A5A85858585CDCDDEFFFFFFFFCC334456EEFFFFFF),
    .INIT_34(256'hCFCF9C9D9D9D9D9D9D9CBEBECFCFCFCFCFCFCFCF8B8B9C8B8BAC858585858585),
    .INIT_35(256'hBEDFEFEFEF9C58858B5A9CCFCFCF8B5A4959598BCFCFCFCF6A5A8585856A7BCF),
    .INIT_36(256'h5A7BCFDFEFCE8C9DBE8C8C6A7BAEEFEFEFEFEFEFDFEFEFEFEFEFEFEFEFEFDFBD),
    .INIT_37(256'hFFDFCE5733CBFFFFFFFFFFFFCE6B5AEFFFDE587BCEEFCECE8CADEFEFEF9C5947),
    .INIT_38(256'h595A5A594838497AACCD857B59494859CFCFCF7B597A85858585CDDEFFFFFFFF),
    .INIT_39(256'hCFCF9C597B8585596ABFCFCFCFDFDFDFDFDFDFCFCFCFCFCFCFCFCFCFCFBF5959),
    .INIT_3A(256'hDFDFDFDFDFDFDFDFAE6A6AADCFDFDF8B5885597ACFCFCF9D5959DE856A598CCF),
    .INIT_3B(256'hCFCF7CADDFDFCE7C4937597BCFDFDFBD6A5A5A6A6A486B9DDFDFDFDFDFDFDFDF),
    .INIT_3C(256'h8B8585BDFFFFEFEFFFFFEFBF8FBF9DAEADADAD8C6B2A1B2C6CFFFFDD487BBEDF),
    .INIT_3D(256'hBFBFAEAEBFBFBFBF7A7ABFCFBFAE9D8C7B6A59383759596A8C8CBFBFBF7B6959),
    .INIT_3E(256'hBF7A59AC8585DE4969BEBFBFBF6A5985858B597BCFBFBFBFBFBFBFBFBFBFBFBF),
    .INIT_3F(256'h5A6B8C9D9D9DAECFCFCF9D7BAECFCFCFCFCFAEADBECFCFCFDF7B7ABD598CBFBF),
    .INIT_40(256'h4D4DADFFFFDD476AAECFBEBE7BAECFCFBE7B7B8C8C9CCFCFCFBE9DADAD7B7B59),
    .INIT_41(256'hBFAFAFBFAFAFAFBFBFBF5848ABEFEFEFEFEFEFEFEFEFEFDF4A1A1B1B1B1C2D3E),
    .INIT_42(256'h4847484848487BAFAFAFAFAFBFBF8CAEAF9D48487C9EAFAFAFAFAFAFAFBFBFBF),
    .INIT_43(256'hBFBFBE6A8A4859AFAFAF7B48BC85858585AC59489DAFAFAF59858548586A7B6A),
    .INIT_44(256'hAFBFAFBFBFBFBFAEAE7A3736596A6A6A8CAFAFBF7B597BAFAFAFAFAFAFBFAFAF),
    .INIT_45(256'hDFDFEFDF8D5D5E5E5E5E6ECFFFFFFFCD476A9EAFAEAE7BAEAFBFBFBFBFBFBFBF),
    .INIT_46(256'hAFAFAFAFAFAFAFBFBFBFBFAFAFBFAFAFAFBFBFBF5848859BCECFDFDFDFDFDFDF),
    .INIT_47(256'hAFAF59858548586A7B6A4847484848487BAFAFAFAFAFBFBF8CAEAF9D48487C9E),
    .INIT_48(256'h7BAFAFAFAFAFAFBFAFAFBFBFBE6A8A4859AFAFAF7B48BC85858585AC59489DAF),
    .INIT_49(256'h7BAEAFBFBFBFBFBFBFBFAFBFAFBFBFBFBFAEAE7A3736596A6A6A8CAFAFBF7B59),
    .INIT_4A(256'h859BCECFDFDFDFDFDFDFDFDFEFDF8D5D5E5E5E5E6ECFFFFFFFCD476A9EAFAEAE),
    .INIT_4B(256'hAFAFAF8C594758581637597CAFAF9EAFAFAFAFAFAFAFAF7CAFAFAF9E9E7B4859),
    .INIT_4C(256'h859B6948263747477CAFAFAF6AACAC4859BFAFAFAF7B4848487BAFAFAFAFAFAF),
    .INIT_4D(256'h8C9EAEAEAEAFAFAF9E8D8DAFAFAFAFAF8C6B7C9EAFAFAE6A79487BAFAFAF5958),
    .INIT_4E(256'hEFEFEFCD37598EAF9E9E6B9FAFAF9F9FAFAFAFAFAFAFAF9E8D8D8D6B6B593769),
    .INIT_4F(256'h6B479F9F9F5A4826488585DDACADCFCFCFCFCFDFDFDFDFDFDFAE8E7E7E8ECFEF),
    .INIT_50(256'h9F6A7CAF9FAFAF6B487C9FAFAFAF8E48BCBC858A489E9F9F7B485A9F9F9FAFAF),
    .INIT_51(256'h9E5969487C9F9F8E487A59373637597B8E9E9F9F9F9F8D8B8B37599FAFAFAFAF),
    .INIT_52(256'h9F8D594848373715486B9F9F9F9F9F9F9F9F9FAF9F9F9F9F9F9F8D8C9E9F9F9F),
    .INIT_53(256'hCFCFDFDFDFCFCFDFEEDFDFDFDFBD37598D9F9E9E6B9E9F9F7D5A5A5B5A7D9F9F),
    .INIT_54(256'h9F9F7C47488E9F9F592536479F9F9F5958858585858585BC9CBFCFCFCFCFCFCF),
    .INIT_55(256'h9F58588A37377C9F9F9F9FAF9F9F9F8D3749AF9F9F8E9F9F9F8E8B8B858B488D),
    .INIT_56(256'h7E7E8F8F8F8F8F8F8F8F8D5858489F9F9F7C479B37599FAFAF9F9F9F9F9F9F9F),
    .INIT_57(256'h8F8F7B474747486C8F8F8F8F9E593769696936597D8F8F8F8F8F8F8F8F8F8F8F),
    .INIT_58(256'h8585858BAEBFBFBFBFBFBFCFCFCFCFCFCFCFCFDFDFDFDFBD36497D8F8D8D6B8F),
    .INIT_59(256'h7D8F9F8E8A8A85CD476B8F8F8E48477C8F8F7C6C7D7D8F8F8F5A3658AB858585),
    .INIT_5A(256'h9F8F8F9F9F9F8F8F8F8F8F3737859B3626597C8F9F8F8F8F8F4836599F8F8F8E),
    .INIT_5B(256'h5B5B6D7F7F7F6E6D6D6D4B6D7F7F7F7E7F7F7F7F7D4848488F8F8F7C47AB476B),
    .INIT_5C(256'hCFAD36486D7F7E7E5C7F7F7F6B47586A7C7E7F7F7F7F8F8D587979855737495A),
    .INIT_5D(256'h8F8F8F7E5A36269B8585858585859BBFBFBFBEBFBFBFBFBFBFCFCFCFCFCFCFCF),
    .INIT_5E(256'h8F8F7D3748486B8F8F8F7E6B4948CDCD858537598F8F7E49376C8F8F8F8F8F8F),
    .INIT_5F(256'h375A8F8F8F5937AB26498F8F8F7E6C5A48487E8F8F3737BC85859B3736487D8F),
    .INIT_60(256'h6F7F8D3636AB8547263636374A6E6F6F5B373837385C6F6F6D494A6E6F6F6D37),
    .INIT_61(256'hBFBFBFBFBFBFBFBFBFCFCFAD26485D6F7E7E5C6F6F7E6C6D7E7F7F6F6F6F6F6F),
    .INIT_62(256'h7F5B37497F7F7F6D7F7F7F7F7F7F8F7F3626858585858585CD8CAFAEAEAEAFAF),
    .INIT_63(256'h4869859B363637486C7F7F7F496C8F8F6C5C7F7F7F7F49361515040436377E7F),
    .INIT_64(256'h5F5F6E48375E6F6F6C3637497F7F7F493785692515251514253636366D7F7F48),
    .INIT_65(256'h6F6F5F6F6F5F5F5F5E5E6F5F6F4848145746141414353A5E5F5F5A361414364A),
    .INIT_66(256'h858585699E9E9EAEAEAEAEAEAFAEAEAFBFBFBFBFBF9D25375D6F6E6E5C5F5F6F),
    .INIT_67(256'h7F4949495B5A48386D7F7F5B364A7F7F7F48495B6E7F7F7F7F6E363685858585),
    .INIT_68(256'h8A9BCD85BC365B7F7F484847371536496D7F7F7F7F7F5B5B7F7F7F6E5C7F7F7F),
    .INIT_69(256'h4B5E5F5F5B37363636285F5F5F5A385E5F5F5C3636497F7F7F49368585AB8A79),
    .INIT_6A(256'h25375D5F5E5E4D5F5F5F5F5F5F5F5E5F5F5E5D394D5F5F6C6C37142547484848),
    .INIT_6B(256'h395B4B26158A858585858585857A8E9E9E9E9E9E9E9FAFAEAEAEAEAEAEAFAE9C),
    .INIT_6C(256'h6E365C6F6F6F6E5D6F6F6F6F6F6F7F7F6F6F6F6F6F4A364A6F6F6F4826142537),
    .INIT_6D(256'h6F6F6F493685858585858585858585364A6F6F38382625495D6F6F6F6F6F6F6F),
    .INIT_6E(256'h5F6F6F38364A6E6E6E6E5E5F4F5F5E6D6D6D6C4A5F5F5F5C395F5F5F5C263649),
    .INIT_6F(256'h9F9FAF9F9F9FAEAFAF8C25274D4F5D5D3B5F5F4D2A3C3C392A5E4F5F5D37384E),
    .INIT_70(256'h26365E6F6F3936AC573625242436BC85858585858585858B7D8E8E8E9E9E9E9F),
    .INIT_71(256'h5C6F6F6F6F6F6F5E6F6F6F5E5E6F6F6F6F6F4B5E5E4B5D5D6F6F6F6F6F6F5C26),
    .INIT_72(256'h4D38273C4E4C283526386F6F6F38268585858585858585858525375E6F383836),
    .INIT_73(256'h1325384F4F4F5C2624273C4B4B26274E4F4F4F4F4F4F4F4F4F4F4F4F4F5F4D4D),
    .INIT_74(256'h858A7D8E8E8E8E8E8F8E7D6A487B8D9F9F9F9F8C15264D4F5E5E272616141303),
    .INIT_75(256'h2626384B4C4C4C4B372525365D6F5F3825858585DEDDDD858585858585858585),
    .INIT_76(256'h8585858A1537392626265E5F5F6F5E4B37265D5F5F5F5F5F5F5F5F5F4C262514),
    .INIT_77(256'h4F4F4F4F4F4F4F4F151515030315161514897925383938252585858585858585),
    .INIT_78(256'h3C4F4D4D261435579A9A8925273E4F4E3A15141415050504163B4E4F4F4F4F4F),
    .INIT_79(256'h85858585858585858585858B6D7E7E7E7E7E8F6B8A8585BC7A6B7D8E8F6B0326),
    .INIT_7A(256'h6F5F273A4E4E3814466803030303030303030325691525382715258585858585),
    .INIT_7B(256'h02158585858585858585858585855803020404254B4E4E3A26140314264D5F5F),
    .INIT_7C(256'h466703051718181818192929292A2B3C3B28141445899A4624359A8585140202),
    .INIT_7D(256'h858585858A59697A6814172B1717159A85858585854604172917043685AB4646),
    .INIT_7E(256'h352425578585858585858585858585858585858585BC5B7F7E7F7F6D49BC8585),
    .INIT_7F(256'h13142568858A2503020202022414131324688585858585BCBCBCBCBC85858568),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],ram_douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],ram_douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\addra[12] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0
   (DOADO,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [11:0]DOADO;
  input clka;
  input [0:0]ena_array;
  input [9:0]addra;
  input [11:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9 ;
  wire [11:0]DOADO;
  wire [9:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2A052A052A052A052A052A052A052A052A052A052A052A3C2A3C082504140413),
    .INIT_01(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_02(256'h0413041304130013001300130003000300020002000200032A052A052A052A05),
    .INIT_03(256'h193804240413042411162A052A052A052A052A052A052A052A05111608240423),
    .INIT_04(256'h2A052A052A05220904130002041404141E092A052A052A052A052A052A052A05),
    .INIT_05(256'h1D3A090A051C050C090A220A2A052A052A052A052A052A052A052A052A052A05),
    .INIT_06(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_07(256'h2A052A052A052A052A052A052A052A052A052A052A05371E371E2A052A052A05),
    .INIT_08(256'h371E2A2B221A221A221A261B330D330D2F0D2F0D371E2A052A052A052A052A05),
    .INIT_09(256'h2A052A052A052A052A052A052A053B2E330D2F0D2F0D331D3B2E2A052A052A05),
    .INIT_0A(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_0B(256'h2E3C2A2B261A2209261A2A2B2A052A052A052A052A052A052A052A052A052A05),
    .INIT_0C(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052E3C2E3C2E3C),
    .INIT_0D(256'h2E3C2E3C2A052A052A052A052A052A052A052A052A052A052E3C2A052A052A05),
    .INIT_0E(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052E3C261A),
    .INIT_0F(256'h2A052A052A052A052A052A052A052A052A052A052A052A2B1929220A330C2A05),
    .INIT_10(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_11(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_12(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_13(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_14(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_15(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_16(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_17(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_18(256'h2A052A052A052A052A052A052A052A052A052A052A052A052A052A052A052A05),
    .INIT_19(256'h0000000000000000000000000000000000000000000000002A052A052A052A05),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,dina[11:6],1'b0,1'b0,dina[5:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_1 ,DOADO[11:6],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9 ,DOADO[5:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1
   (\douta[11] ,
    clka,
    \addra[12] ,
    addra,
    dina,
    wea);
  output [2:0]\douta[11] ;
  input clka;
  input \addra[12] ;
  input [11:0]addra;
  input [2:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_47 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_48 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire \addra[12] ;
  wire clka;
  wire [2:0]dina;
  wire [2:0]\douta[11] ;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_01(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_02(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_03(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_04(256'h0505050505050505050505050505050505050505050504030505050505050505),
    .INIT_05(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_06(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_07(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_08(256'h0001030406050505050505050505050505050505050505050505050505050505),
    .INIT_09(256'h0505050505050505050505050505050505050505050505050505050505050504),
    .INIT_0A(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_0B(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_0C(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_0D(256'h0505050505050505060000000305020505050505050505050505050505050505),
    .INIT_0E(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_0F(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_10(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_11(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_12(256'h0505050505050505050505050505050505050200000000020200050505050505),
    .INIT_13(256'h0503010000000204050505050505050505060606060605050505050505050505),
    .INIT_14(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_15(256'h0505050505050505050505050604050605050505050505050505050505050505),
    .INIT_16(256'h0000000000040505050505050505050505050505050505050505050505050505),
    .INIT_17(256'h0202020202020204050505050505050505050505050505050505050500000000),
    .INIT_18(256'h0505050505020202020201010000000001010505050505050202010101010101),
    .INIT_19(256'h0505050505050505050505050505050505060202020202020305050505050505),
    .INIT_1A(256'h0505030203040505050505050505050505050505050301000001030302030505),
    .INIT_1B(256'h0505050505020000000000000000000002050505050505050302040405050505),
    .INIT_1C(256'h0000010101000000000101010101010101000005050505050505050505050505),
    .INIT_1D(256'h0101010005050505050505050500000101010101010100000000010105030000),
    .INIT_1E(256'h0101020201010201030505050505050505050505050505050505010001010101),
    .INIT_1F(256'h0302000000000205050502000000000000000002030505050505050505050401),
    .INIT_20(256'h0000000003050505050505050505050100000000000000000000000103040404),
    .INIT_21(256'h0000000001010000010000010101000000000000000000000000000001010100),
    .INIT_22(256'h0505050201010000000000000001010505050505050501010100000000000000),
    .INIT_23(256'h0104040505050505020100000103010103040102030301010102030405050505),
    .INIT_24(256'h0000000103000000000000010000030301050505010000000000000001000001),
    .INIT_25(256'h0000000000000101010000000001000205050505050505050200000000000000),
    .INIT_26(256'h0100000000000000000000000000000000000000000001010000000000000000),
    .INIT_27(256'h0001020201000104050505050101000000000000000000000101050505050501),
    .INIT_28(256'h0000000000000000010203010104050505050101000000020000000302010000),
    .INIT_29(256'h0503000000000000000000000001030201000000000100000303010103020100),
    .INIT_2A(256'h0101000000000001000000000000000000000000000000000100050505050505),
    .INIT_2B(256'h0000000100050505050101000000000001010000000000000000000000000000),
    .INIT_2C(256'h0000000000010200000000000002030302010405050301000000000000000000),
    .INIT_2D(256'h0000010101010001010000000000000000000000020303010303010001010000),
    .INIT_2E(256'h0000010205050505050502000000000402000000000000000001030302010001),
    .INIT_2F(256'h0100000000000000000002020303030202010000000000010000000000000000),
    .INIT_30(256'h0100000000000101010000000000010205050501010000000101010101010101),
    .INIT_31(256'h0301000001010000000000000000000001000000000000000002040102050501),
    .INIT_32(256'h0000000101020100000100000000010100010201010101000000000000000003),
    .INIT_33(256'h0501010101000000000101010005050505050300000000000001020100000000),
    .INIT_34(256'h0000000101010101010100000000000000000000030303030304050505050505),
    .INIT_35(256'h0000000002010005020100000000000100000001000000000101050505010100),
    .INIT_36(256'h0101000000000000000101010101000000000000000000000000000000000000),
    .INIT_37(256'h0001030100010000000000000000000000000001000000000100000102010000),
    .INIT_38(256'h0000000000000002040505020101010100000001010205050505020000000000),
    .INIT_39(256'h0000000102050500010000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000010001010001020101050001000000000101060502010000),
    .INIT_3B(256'h0101000000000001010001000000000101010101010001000000000000000000),
    .INIT_3C(256'h0305050000000000000000020303010000000000000001010000000000010000),
    .INIT_3D(256'h0001000101010101010100000000010100000000000101010101010001010101),
    .INIT_3E(256'h0001010405050600010000010001000505020101000001010101010101010100),
    .INIT_3F(256'h0101010000000000000000010000000000000001010000010201030401010101),
    .INIT_40(256'h0101000000000001000001010001000000000101010000000000010101010101),
    .INIT_41(256'h0101010101010101010101000200000000000000000000000000000100010101),
    .INIT_42(256'h0101010101010001010101010101010101010000010101010101010101010101),
    .INIT_43(256'h0001020103000101010101000405050505040101010101010105050001010101),
    .INIT_44(256'h0001000001000101010100000101010100010001000100010100010101010101),
    .INIT_45(256'h0000000000010101010101000000000000010101010100010000000000000000),
    .INIT_46(256'h0101010101010101010101010101010101010101010005020000000000000000),
    .INIT_47(256'h0101010505000101010101010101010100010101010101010101010100000101),
    .INIT_48(256'h0001010001010101010100010201030001010101010004050505050401010101),
    .INIT_49(256'h0001000000000000000000010000010001010101000001010101000100010001),
    .INIT_4A(256'h0502000000000000000000000000000101010101010000000000000101010101),
    .INIT_4B(256'h0101010101010101000001010101010101010101010101010101010101010001),
    .INIT_4C(256'h0503020000000001010101010104040001010101010101010101010101010101),
    .INIT_4D(256'h0101010101010101010101010101010100000001010101010301010101010101),
    .INIT_4E(256'h0000000000010101010100010101010101010100000101000101000101010001),
    .INIT_4F(256'h0101010101010000010505060401000000000000000000000000010101010000),
    .INIT_50(256'h0101010101010101010101010101010105050503010101010101010101010101),
    .INIT_51(256'h0101020101010101010201000000010101010101010101030300000101010101),
    .INIT_52(256'h0101000101000000010101010101010101010101010100010101010101010101),
    .INIT_53(256'h0000000000000000000000000000000101010101000101010100000000010101),
    .INIT_54(256'h0101010001010101010000000101010101050505050505050200000000000000),
    .INIT_55(256'h0101010300000101010101010101010100010101010101010101030305030101),
    .INIT_56(256'h0101010101010101010101010200010101010004000101010101010101010101),
    .INIT_57(256'h0101010101010001010101010100000202020000010101010101010101010101),
    .INIT_58(256'h0505050300000000000000000000000000000000000000000001010101010001),
    .INIT_59(256'h0101010103030505010101010101010101010101010101010101000104050505),
    .INIT_5A(256'h0101010101010101010101000005040000000101010101010101000101010101),
    .INIT_5B(256'h0100010101010101010101010101010101010101010101010101010101040101),
    .INIT_5C(256'h0000000101010101010101010100010101010101010101010103030501010101),
    .INIT_5D(256'h0101010101000004050505050505020000000000000000000000000000000000),
    .INIT_5E(256'h0101010001010101010101010100060605050001010101010001010101010101),
    .INIT_5F(256'h0001010101010004000001010101000000010101010000050505040100000101),
    .INIT_60(256'h0101010000040501000000000101010101000101010101010100000101010101),
    .INIT_61(256'h0000000000000000000000010001010101010101010101010101010101010101),
    .INIT_62(256'h0101000101010101010101010101010100000505050505050500000000000000),
    .INIT_63(256'h0102050400000001010101010001010101010101010101000000000000000101),
    .INIT_64(256'h0101010100010101010000010101010100050200000000000001010001010101),
    .INIT_65(256'h0101010101010101010101010100000001010000000001010101010000000001),
    .INIT_66(256'h0505050100000000000000000000000000000000000000010101010101010101),
    .INIT_67(256'h0101010101010101010101010001010101010101010101010101000105050505),
    .INIT_68(256'h0304060505000101010101010100000101010101010101010101010101010101),
    .INIT_69(256'h0101010101000000000001010101010101010100000101010101000505040303),
    .INIT_6A(256'h0000010101010101010101010101010101010100010101010100000001010101),
    .INIT_6B(256'h0001000000040505050505050502010000000000000000000000000000000000),
    .INIT_6C(256'h0100010101010101010101010101010101010101010100010101010100000000),
    .INIT_6D(256'h0101010100050505050505050505050001010101010000010101010101010101),
    .INIT_6E(256'h0101010100010101010101010101010101010101010101010101010101000001),
    .INIT_6F(256'h0000000000000000000000000101010101010101000101000001010101000001),
    .INIT_70(256'h0000010101010005020100000001050505050505050505030100000000000000),
    .INIT_71(256'h0101010101010101010101010101010101010101010101010101010101010100),
    .INIT_72(256'h0101000101010001000101010100000505050505050505050500000101000000),
    .INIT_73(256'h0000010101010100000001010100000101010101010101010101010101010101),
    .INIT_74(256'h0503010101010101010000010101000000000000000001010101000000000000),
    .INIT_75(256'h0000010101010101000000000101010100050505060606050505050505050505),
    .INIT_76(256'h0505050400000100000001010101010100000101010101010101010101000000),
    .INIT_77(256'h0101010101010101000000000000000000030300010100000005050505050505),
    .INIT_78(256'h0101010100000102040403000101010101000000000000000001010101010101),
    .INIT_79(256'h0505050505050505050505030101000001000001030505050201000000000000),
    .INIT_7A(256'h0101000001010000010200000000000000000000030000000000000505050505),
    .INIT_7B(256'h0000050505050505050505050505020000000000000101000000000000010101),
    .INIT_7C(256'h0202000000000000000000000000010101000000010404010101040505000000),
    .INIT_7D(256'h0505050503010103030000010000000405050505050200000000000105040102),
    .INIT_7E(256'h0100000205050505050505050505050505050505050500010101000001050505),
    .INIT_7F(256'h0000010205040000000000000000000000020505050505050505050505050502),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_47 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_48 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49 ,\douta[11] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\addra[12] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [11:0]douta;
  input clka;
  input [12:0]addra;
  input [11:0]dina;
  input [0:0]wea;

  wire [12:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [11:0]douta;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "13" *) (* C_ADDRB_WIDTH = "13" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.645886 mW" *) 
(* C_FAMILY = "kintex7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "ic_win0_img.mem" *) 
(* C_INIT_FILE_NAME = "ic_win0_img.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4500" *) (* C_READ_DEPTH_B = "4500" *) (* C_READ_WIDTH_A = "12" *) 
(* C_READ_WIDTH_B = "12" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "4500" *) (* C_WRITE_DEPTH_B = "4500" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "12" *) (* C_WRITE_WIDTH_B = "12" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [12:0]addra;
  input [11:0]dina;
  output [11:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [11:0]dinb;
  output [11:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [12:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [11:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [12:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [12:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [11:0]douta;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_4_synth
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [11:0]douta;
  input clka;
  input [12:0]addra;
  input [11:0]dina;
  input [0:0]wea;

  wire [12:0]addra;
  wire clka;
  wire [11:0]dina;
  wire [11:0]douta;
  wire [0:0]wea;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
