yaml_version: 6

project:
  title: "8×8 INT8 Systolic Array Accelerator"
  author: "Bradley Taylor"
  description: "8×8 systolic array neural network accelerator – 64 MACs, 19.2 GFLOPS @150MHz INT8 for tinyML / edge inference"
  language: "Verilog"
  clock_hz: 150000000
  tiles: "1x1"
  top_module: "tt_um_systolic_accel"  # TT-required prefix + your design name
  wokwi_id: 0  # Placeholder; update with Wokwi sim ID later if desired

pinout:
  # Clock and reset (mandatory for digital designs)
  - {name: clk,    type: clk,   direction: input}
  - {name: rst_n,  type: rst_n, direction: input}  # TT standard: rst_n (active low)
  
  # Simplified inputs/outputs for TT tile (buses serialized to fit ~38 pins)
  - {name: act_in,      type: in,   direction: input,  width: 8}  # 8 activations (8-bit bus)
  - {name: wgt_in,      type: in,   direction: input,  width: 8}  # Weights streamed (8-bit bus)
  - {name: psum_out,    type: out,  direction: output, width: 8}  # 8 partial sums (8-bit bus)
  
  # Control signals (minimal for systolic flow)
  - {name: load_weights, type: in,   direction: input}
  - {name: compute_go,   type: in,   direction: input}
  - {name: compute_done, type: out,  direction: output}
