`define HASH_CTLR_CFG_0_OFFSET	32'h0
`define HASH_CTLR_CFG_0_SIZE	53
`define HASH_CTLR_CFG_0_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_0_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_0_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_0_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_0_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_0_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_0_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_0_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_0_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_0_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_0_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_0_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_0_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_0_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_0_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_0_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_0_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_0_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_0_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_0_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_0_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_0_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_0_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_0_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_0_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_0_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_0_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_0_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_0_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_1_OFFSET	32'h2
`define HASH_CTLR_CFG_1_SIZE	53
`define HASH_CTLR_CFG_1_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_1_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_1_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_1_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_1_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_1_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_1_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_1_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_1_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_1_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_1_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_1_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_1_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_1_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_1_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_1_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_1_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_1_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_1_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_1_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_1_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_1_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_1_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_1_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_1_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_1_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_1_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_1_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_1_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_2_OFFSET	32'h4
`define HASH_CTLR_CFG_2_SIZE	53
`define HASH_CTLR_CFG_2_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_2_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_2_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_2_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_2_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_2_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_2_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_2_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_2_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_2_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_2_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_2_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_2_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_2_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_2_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_2_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_2_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_2_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_2_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_2_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_2_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_2_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_2_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_2_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_2_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_2_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_2_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_2_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_2_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_3_OFFSET	32'h6
`define HASH_CTLR_CFG_3_SIZE	53
`define HASH_CTLR_CFG_3_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_3_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_3_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_3_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_3_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_3_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_3_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_3_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_3_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_3_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_3_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_3_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_3_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_3_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_3_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_3_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_3_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_3_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_3_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_3_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_3_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_3_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_3_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_3_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_3_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_3_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_3_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_3_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_3_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_4_OFFSET	32'h8
`define HASH_CTLR_CFG_4_SIZE	53
`define HASH_CTLR_CFG_4_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_4_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_4_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_4_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_4_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_4_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_4_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_4_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_4_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_4_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_4_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_4_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_4_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_4_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_4_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_4_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_4_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_4_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_4_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_4_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_4_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_4_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_4_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_4_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_4_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_4_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_4_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_4_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_4_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_5_OFFSET	32'ha
`define HASH_CTLR_CFG_5_SIZE	53
`define HASH_CTLR_CFG_5_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_5_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_5_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_5_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_5_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_5_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_5_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_5_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_5_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_5_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_5_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_5_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_5_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_5_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_5_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_5_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_5_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_5_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_5_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_5_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_5_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_5_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_5_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_5_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_5_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_5_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_5_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_5_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_5_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_6_OFFSET	32'hc
`define HASH_CTLR_CFG_6_SIZE	53
`define HASH_CTLR_CFG_6_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_6_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_6_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_6_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_6_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_6_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_6_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_6_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_6_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_6_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_6_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_6_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_6_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_6_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_6_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_6_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_6_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_6_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_6_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_6_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_6_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_6_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_6_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_6_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_6_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_6_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_6_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_6_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_6_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_7_OFFSET	32'he
`define HASH_CTLR_CFG_7_SIZE	53
`define HASH_CTLR_CFG_7_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_7_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_7_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_7_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_7_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_7_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_7_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_7_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_7_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_7_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_7_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_7_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_7_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_7_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_7_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_7_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_7_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_7_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_7_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_7_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_7_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_7_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_7_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_7_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_7_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_7_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_7_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_7_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_7_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_8_OFFSET	32'h10
`define HASH_CTLR_CFG_8_SIZE	53
`define HASH_CTLR_CFG_8_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_8_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_8_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_8_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_8_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_8_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_8_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_8_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_8_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_8_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_8_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_8_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_8_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_8_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_8_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_8_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_8_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_8_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_8_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_8_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_8_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_8_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_8_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_8_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_8_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_8_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_8_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_8_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_8_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_9_OFFSET	32'h12
`define HASH_CTLR_CFG_9_SIZE	53
`define HASH_CTLR_CFG_9_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_9_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_9_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_9_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_9_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_9_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_9_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_9_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_9_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_9_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_9_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_9_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_9_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_9_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_9_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_9_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_9_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_9_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_9_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_9_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_9_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_9_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_9_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_9_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_9_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_9_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_9_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_9_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_9_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_10_OFFSET	32'h14
`define HASH_CTLR_CFG_10_SIZE	53
`define HASH_CTLR_CFG_10_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_10_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_10_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_10_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_10_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_10_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_10_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_10_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_10_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_10_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_10_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_10_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_10_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_10_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_10_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_10_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_10_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_10_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_10_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_10_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_10_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_10_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_10_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_10_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_10_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_10_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_10_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_10_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_10_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_11_OFFSET	32'h16
`define HASH_CTLR_CFG_11_SIZE	53
`define HASH_CTLR_CFG_11_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_11_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_11_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_11_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_11_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_11_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_11_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_11_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_11_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_11_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_11_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_11_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_11_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_11_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_11_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_11_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_11_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_11_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_11_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_11_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_11_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_11_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_11_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_11_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_11_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_11_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_11_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_11_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_11_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_12_OFFSET	32'h18
`define HASH_CTLR_CFG_12_SIZE	53
`define HASH_CTLR_CFG_12_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_12_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_12_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_12_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_12_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_12_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_12_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_12_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_12_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_12_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_12_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_12_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_12_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_12_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_12_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_12_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_12_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_12_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_12_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_12_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_12_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_12_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_12_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_12_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_12_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_12_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_12_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_12_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_12_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_13_OFFSET	32'h1a
`define HASH_CTLR_CFG_13_SIZE	53
`define HASH_CTLR_CFG_13_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_13_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_13_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_13_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_13_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_13_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_13_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_13_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_13_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_13_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_13_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_13_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_13_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_13_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_13_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_13_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_13_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_13_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_13_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_13_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_13_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_13_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_13_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_13_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_13_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_13_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_13_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_13_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_13_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_14_OFFSET	32'h1c
`define HASH_CTLR_CFG_14_SIZE	53
`define HASH_CTLR_CFG_14_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_14_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_14_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_14_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_14_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_14_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_14_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_14_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_14_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_14_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_14_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_14_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_14_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_14_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_14_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_14_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_14_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_14_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_14_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_14_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_14_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_14_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_14_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_14_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_14_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_14_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_14_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_14_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_14_HRD_MIS_IND_RST_VALUE	0
`define HASH_CTLR_CFG_15_OFFSET	32'h1e
`define HASH_CTLR_CFG_15_SIZE	53
`define HASH_CTLR_CFG_15_SIZE_IN_WORDS	2

`define HASH_CTLR_CFG_15_HRD_CTR_EN_SIZE	1
`define HASH_CTLR_CFG_15_HRD_CTR_EN_START_OFFSET	0
`define HASH_CTLR_CFG_15_HRD_CTR_EN_RANGE	[0:0]
`define HASH_CTLR_CFG_15_HRD_CTR_EN_RST_VALUE	0
`define HASH_CTLR_CFG_15_HRD_CUR_TBL_SIZE	5
`define HASH_CTLR_CFG_15_HRD_CUR_TBL_START_OFFSET	1
`define HASH_CTLR_CFG_15_HRD_CUR_TBL_RANGE	[5:1]
`define HASH_CTLR_CFG_15_HRD_CUR_TBL_RST_VALUE	0
`define HASH_CTLR_CFG_15_HRD_KEY_BMP_SIZE	8
`define HASH_CTLR_CFG_15_HRD_KEY_BMP_START_OFFSET	6
`define HASH_CTLR_CFG_15_HRD_KEY_BMP_RANGE	[13:6]
`define HASH_CTLR_CFG_15_HRD_KEY_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_15_HRD_IND_SEG_SIZE	3
`define HASH_CTLR_CFG_15_HRD_IND_SEG_START_OFFSET	14
`define HASH_CTLR_CFG_15_HRD_IND_SEG_RANGE	[16:14]
`define HASH_CTLR_CFG_15_HRD_IND_SEG_RST_VALUE	0
`define HASH_CTLR_CFG_15_HRD_BMP_SIZE	8
`define HASH_CTLR_CFG_15_HRD_BMP_START_OFFSET	17
`define HASH_CTLR_CFG_15_HRD_BMP_RANGE	[24:17]
`define HASH_CTLR_CFG_15_HRD_BMP_RST_VALUE	0
`define HASH_CTLR_CFG_15_HRD_ADR_MSK_SIZE	14
`define HASH_CTLR_CFG_15_HRD_ADR_MSK_START_OFFSET	25
`define HASH_CTLR_CFG_15_HRD_ADR_MSK_RANGE	[38:25]
`define HASH_CTLR_CFG_15_HRD_ADR_MSK_RST_VALUE	0
`define HASH_CTLR_CFG_15_HRD_MIS_IND_SIZE	14
`define HASH_CTLR_CFG_15_HRD_MIS_IND_START_OFFSET	39
`define HASH_CTLR_CFG_15_HRD_MIS_IND_RANGE	[52:39]
`define HASH_CTLR_CFG_15_HRD_MIS_IND_RST_VALUE	0
`define READ_CTLR_CFG_0_OFFSET	32'h20
`define READ_CTLR_CFG_0_SIZE	14
`define READ_CTLR_CFG_0_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_0_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_0_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_0_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_0_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_0_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_0_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_0_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_0_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_0_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_0_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_0_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_0_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_1_OFFSET	32'h21
`define READ_CTLR_CFG_1_SIZE	14
`define READ_CTLR_CFG_1_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_1_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_1_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_1_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_1_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_1_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_1_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_1_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_1_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_1_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_1_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_1_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_1_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_2_OFFSET	32'h22
`define READ_CTLR_CFG_2_SIZE	14
`define READ_CTLR_CFG_2_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_2_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_2_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_2_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_2_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_2_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_2_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_2_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_2_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_2_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_2_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_2_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_2_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_3_OFFSET	32'h23
`define READ_CTLR_CFG_3_SIZE	14
`define READ_CTLR_CFG_3_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_3_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_3_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_3_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_3_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_3_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_3_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_3_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_3_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_3_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_3_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_3_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_3_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_4_OFFSET	32'h24
`define READ_CTLR_CFG_4_SIZE	14
`define READ_CTLR_CFG_4_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_4_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_4_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_4_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_4_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_4_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_4_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_4_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_4_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_4_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_4_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_4_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_4_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_5_OFFSET	32'h25
`define READ_CTLR_CFG_5_SIZE	14
`define READ_CTLR_CFG_5_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_5_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_5_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_5_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_5_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_5_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_5_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_5_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_5_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_5_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_5_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_5_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_5_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_6_OFFSET	32'h26
`define READ_CTLR_CFG_6_SIZE	14
`define READ_CTLR_CFG_6_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_6_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_6_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_6_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_6_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_6_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_6_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_6_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_6_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_6_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_6_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_6_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_6_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_7_OFFSET	32'h27
`define READ_CTLR_CFG_7_SIZE	14
`define READ_CTLR_CFG_7_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_7_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_7_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_7_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_7_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_7_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_7_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_7_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_7_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_7_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_7_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_7_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_7_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_8_OFFSET	32'h28
`define READ_CTLR_CFG_8_SIZE	14
`define READ_CTLR_CFG_8_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_8_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_8_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_8_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_8_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_8_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_8_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_8_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_8_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_8_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_8_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_8_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_8_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_9_OFFSET	32'h29
`define READ_CTLR_CFG_9_SIZE	14
`define READ_CTLR_CFG_9_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_9_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_9_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_9_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_9_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_9_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_9_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_9_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_9_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_9_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_9_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_9_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_9_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_10_OFFSET	32'h2a
`define READ_CTLR_CFG_10_SIZE	14
`define READ_CTLR_CFG_10_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_10_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_10_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_10_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_10_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_10_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_10_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_10_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_10_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_10_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_10_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_10_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_10_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_11_OFFSET	32'h2b
`define READ_CTLR_CFG_11_SIZE	14
`define READ_CTLR_CFG_11_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_11_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_11_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_11_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_11_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_11_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_11_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_11_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_11_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_11_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_11_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_11_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_11_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_12_OFFSET	32'h2c
`define READ_CTLR_CFG_12_SIZE	14
`define READ_CTLR_CFG_12_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_12_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_12_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_12_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_12_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_12_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_12_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_12_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_12_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_12_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_12_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_12_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_12_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_13_OFFSET	32'h2d
`define READ_CTLR_CFG_13_SIZE	14
`define READ_CTLR_CFG_13_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_13_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_13_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_13_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_13_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_13_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_13_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_13_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_13_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_13_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_13_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_13_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_13_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_14_OFFSET	32'h2e
`define READ_CTLR_CFG_14_SIZE	14
`define READ_CTLR_CFG_14_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_14_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_14_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_14_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_14_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_14_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_14_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_14_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_14_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_14_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_14_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_14_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_14_MRD_BMP_RST_VALUE	0
`define READ_CTLR_CFG_15_OFFSET	32'h2f
`define READ_CTLR_CFG_15_SIZE	14
`define READ_CTLR_CFG_15_SIZE_IN_WORDS	1

`define READ_CTLR_CFG_15_MRD_CTR_EN_SIZE	1
`define READ_CTLR_CFG_15_MRD_CTR_EN_START_OFFSET	0
`define READ_CTLR_CFG_15_MRD_CTR_EN_RANGE	[0:0]
`define READ_CTLR_CFG_15_MRD_CTR_EN_RST_VALUE	0
`define READ_CTLR_CFG_15_MRD_CUR_TBL_SIZE	5
`define READ_CTLR_CFG_15_MRD_CUR_TBL_START_OFFSET	1
`define READ_CTLR_CFG_15_MRD_CUR_TBL_RANGE	[5:1]
`define READ_CTLR_CFG_15_MRD_CUR_TBL_RST_VALUE	0
`define READ_CTLR_CFG_15_MRD_BMP_SIZE	8
`define READ_CTLR_CFG_15_MRD_BMP_START_OFFSET	6
`define READ_CTLR_CFG_15_MRD_BMP_RANGE	[13:6]
`define READ_CTLR_CFG_15_MRD_BMP_RST_VALUE	0
`define WRITE_CTLR_CFG_0_OFFSET	32'h30
`define WRITE_CTLR_CFG_0_SIZE	11
`define WRITE_CTLR_CFG_0_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_0_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_0_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_0_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_0_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_0_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_0_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_0_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_0_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_0_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_0_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_0_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_0_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_1_OFFSET	32'h31
`define WRITE_CTLR_CFG_1_SIZE	11
`define WRITE_CTLR_CFG_1_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_1_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_1_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_1_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_1_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_1_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_1_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_1_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_1_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_1_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_1_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_1_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_1_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_2_OFFSET	32'h32
`define WRITE_CTLR_CFG_2_SIZE	11
`define WRITE_CTLR_CFG_2_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_2_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_2_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_2_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_2_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_2_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_2_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_2_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_2_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_2_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_2_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_2_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_2_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_3_OFFSET	32'h33
`define WRITE_CTLR_CFG_3_SIZE	11
`define WRITE_CTLR_CFG_3_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_3_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_3_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_3_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_3_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_3_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_3_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_3_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_3_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_3_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_3_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_3_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_3_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_4_OFFSET	32'h34
`define WRITE_CTLR_CFG_4_SIZE	11
`define WRITE_CTLR_CFG_4_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_4_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_4_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_4_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_4_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_4_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_4_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_4_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_4_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_4_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_4_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_4_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_4_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_5_OFFSET	32'h35
`define WRITE_CTLR_CFG_5_SIZE	11
`define WRITE_CTLR_CFG_5_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_5_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_5_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_5_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_5_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_5_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_5_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_5_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_5_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_5_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_5_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_5_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_5_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_6_OFFSET	32'h36
`define WRITE_CTLR_CFG_6_SIZE	11
`define WRITE_CTLR_CFG_6_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_6_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_6_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_6_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_6_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_6_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_6_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_6_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_6_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_6_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_6_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_6_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_6_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_7_OFFSET	32'h37
`define WRITE_CTLR_CFG_7_SIZE	11
`define WRITE_CTLR_CFG_7_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_7_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_7_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_7_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_7_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_7_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_7_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_7_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_7_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_7_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_7_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_7_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_7_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_8_OFFSET	32'h38
`define WRITE_CTLR_CFG_8_SIZE	11
`define WRITE_CTLR_CFG_8_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_8_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_8_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_8_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_8_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_8_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_8_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_8_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_8_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_8_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_8_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_8_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_8_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_9_OFFSET	32'h39
`define WRITE_CTLR_CFG_9_SIZE	11
`define WRITE_CTLR_CFG_9_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_9_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_9_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_9_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_9_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_9_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_9_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_9_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_9_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_9_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_9_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_9_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_9_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_10_OFFSET	32'h3a
`define WRITE_CTLR_CFG_10_SIZE	11
`define WRITE_CTLR_CFG_10_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_10_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_10_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_10_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_10_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_10_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_10_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_10_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_10_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_10_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_10_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_10_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_10_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_11_OFFSET	32'h3b
`define WRITE_CTLR_CFG_11_SIZE	11
`define WRITE_CTLR_CFG_11_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_11_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_11_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_11_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_11_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_11_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_11_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_11_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_11_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_11_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_11_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_11_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_11_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_12_OFFSET	32'h3c
`define WRITE_CTLR_CFG_12_SIZE	11
`define WRITE_CTLR_CFG_12_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_12_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_12_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_12_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_12_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_12_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_12_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_12_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_12_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_12_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_12_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_12_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_12_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_13_OFFSET	32'h3d
`define WRITE_CTLR_CFG_13_SIZE	11
`define WRITE_CTLR_CFG_13_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_13_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_13_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_13_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_13_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_13_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_13_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_13_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_13_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_13_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_13_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_13_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_13_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_14_OFFSET	32'h3e
`define WRITE_CTLR_CFG_14_SIZE	11
`define WRITE_CTLR_CFG_14_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_14_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_14_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_14_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_14_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_14_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_14_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_14_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_14_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_14_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_14_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_14_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_14_MWR_MAP_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_15_OFFSET	32'h3f
`define WRITE_CTLR_CFG_15_SIZE	11
`define WRITE_CTLR_CFG_15_SIZE_IN_WORDS	1

`define WRITE_CTLR_CFG_15_MWR_CTR_EN_SIZE	1
`define WRITE_CTLR_CFG_15_MWR_CTR_EN_START_OFFSET	0
`define WRITE_CTLR_CFG_15_MWR_CTR_EN_RANGE	[0:0]
`define WRITE_CTLR_CFG_15_MWR_CTR_EN_RST_VALUE	0
`define WRITE_CTLR_CFG_15_MWR_CUR_TBL_SIZE	5
`define WRITE_CTLR_CFG_15_MWR_CUR_TBL_START_OFFSET	1
`define WRITE_CTLR_CFG_15_MWR_CUR_TBL_RANGE	[5:1]
`define WRITE_CTLR_CFG_15_MWR_CUR_TBL_RST_VALUE	0
`define WRITE_CTLR_CFG_15_MWR_MAP_TBL_SIZE	5
`define WRITE_CTLR_CFG_15_MWR_MAP_TBL_START_OFFSET	6
`define WRITE_CTLR_CFG_15_MWR_MAP_TBL_RANGE	[10:6]
`define WRITE_CTLR_CFG_15_MWR_MAP_TBL_RST_VALUE	0
`define SRAM_CTLR_CFG_0_OFFSET	32'h40
`define SRAM_CTLR_CFG_0_SIZE	82
`define SRAM_CTLR_CFG_0_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_0_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_0_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_0_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_0_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_0_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_0_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_0_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_0_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_0_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_0_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_0_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_0_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_0_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_0_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_0_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_0_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_0_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_0_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_0_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_0_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_0_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_0_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_0_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_0_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_0_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_0_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_0_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_0_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_0_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_0_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_0_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_0_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_0_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_0_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_0_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_1_OFFSET	32'h43
`define SRAM_CTLR_CFG_1_SIZE	82
`define SRAM_CTLR_CFG_1_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_1_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_1_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_1_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_1_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_1_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_1_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_1_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_1_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_1_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_1_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_1_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_1_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_1_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_1_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_1_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_1_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_1_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_1_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_1_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_1_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_1_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_1_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_1_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_1_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_1_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_1_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_1_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_1_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_1_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_1_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_1_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_1_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_1_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_1_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_1_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_2_OFFSET	32'h46
`define SRAM_CTLR_CFG_2_SIZE	82
`define SRAM_CTLR_CFG_2_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_2_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_2_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_2_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_2_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_2_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_2_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_2_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_2_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_2_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_2_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_2_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_2_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_2_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_2_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_2_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_2_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_2_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_2_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_2_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_2_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_2_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_2_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_2_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_2_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_2_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_2_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_2_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_2_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_2_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_2_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_2_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_2_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_2_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_2_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_2_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_3_OFFSET	32'h49
`define SRAM_CTLR_CFG_3_SIZE	82
`define SRAM_CTLR_CFG_3_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_3_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_3_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_3_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_3_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_3_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_3_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_3_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_3_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_3_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_3_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_3_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_3_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_3_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_3_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_3_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_3_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_3_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_3_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_3_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_3_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_3_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_3_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_3_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_3_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_3_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_3_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_3_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_3_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_3_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_3_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_3_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_3_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_3_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_3_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_3_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_4_OFFSET	32'h4c
`define SRAM_CTLR_CFG_4_SIZE	82
`define SRAM_CTLR_CFG_4_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_4_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_4_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_4_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_4_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_4_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_4_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_4_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_4_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_4_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_4_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_4_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_4_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_4_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_4_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_4_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_4_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_4_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_4_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_4_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_4_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_4_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_4_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_4_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_4_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_4_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_4_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_4_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_4_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_4_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_4_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_4_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_4_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_4_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_4_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_4_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_5_OFFSET	32'h4f
`define SRAM_CTLR_CFG_5_SIZE	82
`define SRAM_CTLR_CFG_5_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_5_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_5_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_5_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_5_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_5_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_5_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_5_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_5_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_5_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_5_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_5_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_5_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_5_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_5_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_5_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_5_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_5_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_5_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_5_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_5_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_5_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_5_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_5_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_5_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_5_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_5_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_5_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_5_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_5_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_5_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_5_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_5_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_5_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_5_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_5_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_6_OFFSET	32'h52
`define SRAM_CTLR_CFG_6_SIZE	82
`define SRAM_CTLR_CFG_6_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_6_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_6_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_6_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_6_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_6_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_6_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_6_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_6_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_6_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_6_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_6_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_6_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_6_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_6_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_6_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_6_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_6_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_6_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_6_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_6_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_6_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_6_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_6_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_6_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_6_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_6_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_6_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_6_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_6_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_6_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_6_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_6_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_6_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_6_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_6_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_7_OFFSET	32'h55
`define SRAM_CTLR_CFG_7_SIZE	82
`define SRAM_CTLR_CFG_7_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_7_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_7_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_7_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_7_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_7_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_7_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_7_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_7_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_7_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_7_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_7_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_7_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_7_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_7_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_7_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_7_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_7_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_7_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_7_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_7_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_7_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_7_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_7_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_7_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_7_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_7_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_7_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_7_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_7_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_7_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_7_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_7_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_7_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_7_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_7_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_8_OFFSET	32'h58
`define SRAM_CTLR_CFG_8_SIZE	82
`define SRAM_CTLR_CFG_8_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_8_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_8_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_8_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_8_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_8_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_8_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_8_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_8_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_8_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_8_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_8_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_8_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_8_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_8_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_8_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_8_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_8_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_8_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_8_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_8_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_8_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_8_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_8_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_8_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_8_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_8_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_8_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_8_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_8_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_8_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_8_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_8_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_8_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_8_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_8_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_9_OFFSET	32'h5b
`define SRAM_CTLR_CFG_9_SIZE	82
`define SRAM_CTLR_CFG_9_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_9_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_9_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_9_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_9_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_9_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_9_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_9_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_9_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_9_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_9_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_9_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_9_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_9_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_9_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_9_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_9_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_9_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_9_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_9_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_9_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_9_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_9_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_9_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_9_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_9_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_9_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_9_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_9_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_9_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_9_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_9_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_9_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_9_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_9_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_9_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_10_OFFSET	32'h5e
`define SRAM_CTLR_CFG_10_SIZE	82
`define SRAM_CTLR_CFG_10_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_10_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_10_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_10_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_10_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_10_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_10_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_10_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_10_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_10_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_10_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_10_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_10_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_10_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_10_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_10_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_10_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_10_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_10_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_10_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_10_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_10_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_10_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_10_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_10_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_10_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_10_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_10_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_10_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_10_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_10_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_10_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_10_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_10_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_10_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_10_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_11_OFFSET	32'h61
`define SRAM_CTLR_CFG_11_SIZE	82
`define SRAM_CTLR_CFG_11_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_11_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_11_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_11_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_11_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_11_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_11_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_11_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_11_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_11_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_11_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_11_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_11_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_11_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_11_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_11_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_11_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_11_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_11_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_11_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_11_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_11_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_11_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_11_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_11_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_11_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_11_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_11_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_11_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_11_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_11_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_11_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_11_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_11_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_11_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_11_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_12_OFFSET	32'h64
`define SRAM_CTLR_CFG_12_SIZE	82
`define SRAM_CTLR_CFG_12_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_12_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_12_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_12_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_12_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_12_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_12_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_12_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_12_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_12_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_12_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_12_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_12_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_12_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_12_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_12_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_12_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_12_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_12_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_12_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_12_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_12_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_12_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_12_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_12_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_12_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_12_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_12_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_12_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_12_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_12_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_12_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_12_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_12_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_12_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_12_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_13_OFFSET	32'h67
`define SRAM_CTLR_CFG_13_SIZE	82
`define SRAM_CTLR_CFG_13_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_13_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_13_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_13_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_13_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_13_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_13_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_13_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_13_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_13_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_13_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_13_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_13_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_13_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_13_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_13_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_13_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_13_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_13_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_13_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_13_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_13_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_13_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_13_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_13_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_13_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_13_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_13_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_13_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_13_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_13_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_13_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_13_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_13_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_13_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_13_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_14_OFFSET	32'h6a
`define SRAM_CTLR_CFG_14_SIZE	82
`define SRAM_CTLR_CFG_14_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_14_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_14_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_14_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_14_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_14_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_14_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_14_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_14_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_14_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_14_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_14_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_14_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_14_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_14_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_14_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_14_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_14_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_14_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_14_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_14_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_14_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_14_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_14_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_14_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_14_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_14_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_14_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_14_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_14_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_14_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_14_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_14_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_14_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_14_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_14_SRAM_CTL_IWSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_15_OFFSET	32'h6d
`define SRAM_CTLR_CFG_15_SIZE	82
`define SRAM_CTLR_CFG_15_SIZE_IN_WORDS	3

`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_READ_SIZE	1
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_READ_START_OFFSET	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_READ_RANGE	[0:0]
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_READ_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_WRITE_SIZE	1
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_WRITE_START_OFFSET	1
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_WRITE_RANGE	[1:1]
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_WRITE_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_HASH_SIZE	1
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_HASH_START_OFFSET	2
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_HASH_RANGE	[2:2]
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_HASH_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_TID_BMP_SIZE	32
`define SRAM_CTLR_CFG_15_SRAM_CTL_TID_BMP_START_OFFSET	3
`define SRAM_CTLR_CFG_15_SRAM_CTL_TID_BMP_RANGE	[34:3]
`define SRAM_CTLR_CFG_15_SRAM_CTL_TID_BMP_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_RSEG_SIZE	3
`define SRAM_CTLR_CFG_15_SRAM_CTL_RSEG_START_OFFSET	35
`define SRAM_CTLR_CFG_15_SRAM_CTL_RSEG_RANGE	[37:35]
`define SRAM_CTLR_CFG_15_SRAM_CTL_RSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_WSEG_SIZE	3
`define SRAM_CTLR_CFG_15_SRAM_CTL_WSEG_START_OFFSET	38
`define SRAM_CTLR_CFG_15_SRAM_CTL_WSEG_RANGE	[40:38]
`define SRAM_CTLR_CFG_15_SRAM_CTL_WSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_HSEG_SIZE	3
`define SRAM_CTLR_CFG_15_SRAM_CTL_HSEG_START_OFFSET	41
`define SRAM_CTLR_CFG_15_SRAM_CTL_HSEG_RANGE	[43:41]
`define SRAM_CTLR_CFG_15_SRAM_CTL_HSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_HWAY_SIZE	1
`define SRAM_CTLR_CFG_15_SRAM_CTL_HWAY_START_OFFSET	44
`define SRAM_CTLR_CFG_15_SRAM_CTL_HWAY_RANGE	[44:44]
`define SRAM_CTLR_CFG_15_SRAM_CTL_HWAY_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_HAS_PTR_SIZE	1
`define SRAM_CTLR_CFG_15_SRAM_CTL_HAS_PTR_START_OFFSET	45
`define SRAM_CTLR_CFG_15_SRAM_CTL_HAS_PTR_RANGE	[45:45]
`define SRAM_CTLR_CFG_15_SRAM_CTL_HAS_PTR_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_HAS_IND_SIZE	1
`define SRAM_CTLR_CFG_15_SRAM_CTL_HAS_IND_START_OFFSET	46
`define SRAM_CTLR_CFG_15_SRAM_CTL_HAS_IND_RANGE	[46:46]
`define SRAM_CTLR_CFG_15_SRAM_CTL_HAS_IND_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_START_ADR_SIZE	14
`define SRAM_CTLR_CFG_15_SRAM_CTL_START_ADR_START_OFFSET	47
`define SRAM_CTLR_CFG_15_SRAM_CTL_START_ADR_RANGE	[60:47]
`define SRAM_CTLR_CFG_15_SRAM_CTL_START_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_END_ADR_SIZE	14
`define SRAM_CTLR_CFG_15_SRAM_CTL_END_ADR_START_OFFSET	61
`define SRAM_CTLR_CFG_15_SRAM_CTL_END_ADR_RANGE	[74:61]
`define SRAM_CTLR_CFG_15_SRAM_CTL_END_ADR_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_INCR_SIZE	1
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_INCR_START_OFFSET	75
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_INCR_RANGE	[75:75]
`define SRAM_CTLR_CFG_15_SRAM_CTL_HONOR_INCR_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_IRSEG_SIZE	3
`define SRAM_CTLR_CFG_15_SRAM_CTL_IRSEG_START_OFFSET	76
`define SRAM_CTLR_CFG_15_SRAM_CTL_IRSEG_RANGE	[78:76]
`define SRAM_CTLR_CFG_15_SRAM_CTL_IRSEG_RST_VALUE	0
`define SRAM_CTLR_CFG_15_SRAM_CTL_IWSEG_SIZE	3
`define SRAM_CTLR_CFG_15_SRAM_CTL_IWSEG_START_OFFSET	79
`define SRAM_CTLR_CFG_15_SRAM_CTL_IWSEG_RANGE	[81:79]
`define SRAM_CTLR_CFG_15_SRAM_CTL_IWSEG_RST_VALUE	0
`define TCAM_RCTL_0_0_OFFSET	32'h80
`define TCAM_RCTL_0_0_SIZE	20
`define TCAM_RCTL_0_0_SIZE_IN_WORDS	1

`define TCAM_RCTL_0_0_LVL_SEL_SIZE	3
`define TCAM_RCTL_0_0_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_0_0_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_0_0_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_0_0_NODE_SEL_SIZE	3
`define TCAM_RCTL_0_0_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_0_0_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_0_0_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_0_0_OFFSET_SIZE	14
`define TCAM_RCTL_0_0_OFFSET_START_OFFSET	6
`define TCAM_RCTL_0_0_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_0_0_OFFSET_RST_VALUE	0
`define TCAM_RCTL_0_1_OFFSET	32'h81
`define TCAM_RCTL_0_1_SIZE	20
`define TCAM_RCTL_0_1_SIZE_IN_WORDS	1

`define TCAM_RCTL_0_1_LVL_SEL_SIZE	3
`define TCAM_RCTL_0_1_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_0_1_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_0_1_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_0_1_NODE_SEL_SIZE	3
`define TCAM_RCTL_0_1_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_0_1_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_0_1_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_0_1_OFFSET_SIZE	14
`define TCAM_RCTL_0_1_OFFSET_START_OFFSET	6
`define TCAM_RCTL_0_1_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_0_1_OFFSET_RST_VALUE	0
`define TCAM_RCTL_0_2_OFFSET	32'h82
`define TCAM_RCTL_0_2_SIZE	20
`define TCAM_RCTL_0_2_SIZE_IN_WORDS	1

`define TCAM_RCTL_0_2_LVL_SEL_SIZE	3
`define TCAM_RCTL_0_2_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_0_2_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_0_2_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_0_2_NODE_SEL_SIZE	3
`define TCAM_RCTL_0_2_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_0_2_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_0_2_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_0_2_OFFSET_SIZE	14
`define TCAM_RCTL_0_2_OFFSET_START_OFFSET	6
`define TCAM_RCTL_0_2_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_0_2_OFFSET_RST_VALUE	0
`define TCAM_RCTL_0_3_OFFSET	32'h83
`define TCAM_RCTL_0_3_SIZE	20
`define TCAM_RCTL_0_3_SIZE_IN_WORDS	1

`define TCAM_RCTL_0_3_LVL_SEL_SIZE	3
`define TCAM_RCTL_0_3_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_0_3_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_0_3_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_0_3_NODE_SEL_SIZE	3
`define TCAM_RCTL_0_3_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_0_3_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_0_3_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_0_3_OFFSET_SIZE	14
`define TCAM_RCTL_0_3_OFFSET_START_OFFSET	6
`define TCAM_RCTL_0_3_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_0_3_OFFSET_RST_VALUE	0
`define TCAM_RCTL_0_4_OFFSET	32'h84
`define TCAM_RCTL_0_4_SIZE	20
`define TCAM_RCTL_0_4_SIZE_IN_WORDS	1

`define TCAM_RCTL_0_4_LVL_SEL_SIZE	3
`define TCAM_RCTL_0_4_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_0_4_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_0_4_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_0_4_NODE_SEL_SIZE	3
`define TCAM_RCTL_0_4_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_0_4_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_0_4_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_0_4_OFFSET_SIZE	14
`define TCAM_RCTL_0_4_OFFSET_START_OFFSET	6
`define TCAM_RCTL_0_4_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_0_4_OFFSET_RST_VALUE	0
`define TCAM_RCTL_0_5_OFFSET	32'h85
`define TCAM_RCTL_0_5_SIZE	20
`define TCAM_RCTL_0_5_SIZE_IN_WORDS	1

`define TCAM_RCTL_0_5_LVL_SEL_SIZE	3
`define TCAM_RCTL_0_5_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_0_5_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_0_5_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_0_5_NODE_SEL_SIZE	3
`define TCAM_RCTL_0_5_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_0_5_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_0_5_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_0_5_OFFSET_SIZE	14
`define TCAM_RCTL_0_5_OFFSET_START_OFFSET	6
`define TCAM_RCTL_0_5_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_0_5_OFFSET_RST_VALUE	0
`define TCAM_RCTL_0_6_OFFSET	32'h86
`define TCAM_RCTL_0_6_SIZE	20
`define TCAM_RCTL_0_6_SIZE_IN_WORDS	1

`define TCAM_RCTL_0_6_LVL_SEL_SIZE	3
`define TCAM_RCTL_0_6_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_0_6_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_0_6_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_0_6_NODE_SEL_SIZE	3
`define TCAM_RCTL_0_6_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_0_6_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_0_6_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_0_6_OFFSET_SIZE	14
`define TCAM_RCTL_0_6_OFFSET_START_OFFSET	6
`define TCAM_RCTL_0_6_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_0_6_OFFSET_RST_VALUE	0
`define TCAM_RCTL_0_7_OFFSET	32'h87
`define TCAM_RCTL_0_7_SIZE	20
`define TCAM_RCTL_0_7_SIZE_IN_WORDS	1

`define TCAM_RCTL_0_7_LVL_SEL_SIZE	3
`define TCAM_RCTL_0_7_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_0_7_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_0_7_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_0_7_NODE_SEL_SIZE	3
`define TCAM_RCTL_0_7_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_0_7_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_0_7_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_0_7_OFFSET_SIZE	14
`define TCAM_RCTL_0_7_OFFSET_START_OFFSET	6
`define TCAM_RCTL_0_7_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_0_7_OFFSET_RST_VALUE	0
`define TCAM_ROWCTL_0_0_OFFSET	32'h88
`define TCAM_ROWCTL_0_0_SIZE	8
`define TCAM_ROWCTL_0_0_SIZE_IN_WORDS	1

`define TCAM_ROWCTL_0_0_AND_EN_BMP_SIZE	8
`define TCAM_ROWCTL_0_0_AND_EN_BMP_START_OFFSET	0
`define TCAM_ROWCTL_0_0_AND_EN_BMP_RANGE	[7:0]
`define TCAM_ROWCTL_0_0_AND_EN_BMP_RST_VALUE	0
`define TCAM_ROWCTL_0_1_OFFSET	32'h89
`define TCAM_ROWCTL_0_1_SIZE	8
`define TCAM_ROWCTL_0_1_SIZE_IN_WORDS	1

`define TCAM_ROWCTL_0_1_AND_EN_BMP_SIZE	8
`define TCAM_ROWCTL_0_1_AND_EN_BMP_START_OFFSET	0
`define TCAM_ROWCTL_0_1_AND_EN_BMP_RANGE	[7:0]
`define TCAM_ROWCTL_0_1_AND_EN_BMP_RST_VALUE	0
`define TCAM_ROWCTL_0_2_OFFSET	32'h8a
`define TCAM_ROWCTL_0_2_SIZE	8
`define TCAM_ROWCTL_0_2_SIZE_IN_WORDS	1

`define TCAM_ROWCTL_0_2_AND_EN_BMP_SIZE	8
`define TCAM_ROWCTL_0_2_AND_EN_BMP_START_OFFSET	0
`define TCAM_ROWCTL_0_2_AND_EN_BMP_RANGE	[7:0]
`define TCAM_ROWCTL_0_2_AND_EN_BMP_RST_VALUE	0
`define TCAM_ROWCTL_0_3_OFFSET	32'h8b
`define TCAM_ROWCTL_0_3_SIZE	8
`define TCAM_ROWCTL_0_3_SIZE_IN_WORDS	1

`define TCAM_ROWCTL_0_3_AND_EN_BMP_SIZE	8
`define TCAM_ROWCTL_0_3_AND_EN_BMP_START_OFFSET	0
`define TCAM_ROWCTL_0_3_AND_EN_BMP_RANGE	[7:0]
`define TCAM_ROWCTL_0_3_AND_EN_BMP_RST_VALUE	0
`define TCAM_RCTL_1_0_OFFSET	32'h90
`define TCAM_RCTL_1_0_SIZE	20
`define TCAM_RCTL_1_0_SIZE_IN_WORDS	1

`define TCAM_RCTL_1_0_LVL_SEL_SIZE	3
`define TCAM_RCTL_1_0_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_1_0_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_1_0_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_1_0_NODE_SEL_SIZE	3
`define TCAM_RCTL_1_0_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_1_0_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_1_0_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_1_0_OFFSET_SIZE	14
`define TCAM_RCTL_1_0_OFFSET_START_OFFSET	6
`define TCAM_RCTL_1_0_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_1_0_OFFSET_RST_VALUE	0
`define TCAM_RCTL_1_1_OFFSET	32'h91
`define TCAM_RCTL_1_1_SIZE	20
`define TCAM_RCTL_1_1_SIZE_IN_WORDS	1

`define TCAM_RCTL_1_1_LVL_SEL_SIZE	3
`define TCAM_RCTL_1_1_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_1_1_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_1_1_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_1_1_NODE_SEL_SIZE	3
`define TCAM_RCTL_1_1_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_1_1_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_1_1_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_1_1_OFFSET_SIZE	14
`define TCAM_RCTL_1_1_OFFSET_START_OFFSET	6
`define TCAM_RCTL_1_1_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_1_1_OFFSET_RST_VALUE	0
`define TCAM_RCTL_1_2_OFFSET	32'h92
`define TCAM_RCTL_1_2_SIZE	20
`define TCAM_RCTL_1_2_SIZE_IN_WORDS	1

`define TCAM_RCTL_1_2_LVL_SEL_SIZE	3
`define TCAM_RCTL_1_2_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_1_2_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_1_2_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_1_2_NODE_SEL_SIZE	3
`define TCAM_RCTL_1_2_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_1_2_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_1_2_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_1_2_OFFSET_SIZE	14
`define TCAM_RCTL_1_2_OFFSET_START_OFFSET	6
`define TCAM_RCTL_1_2_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_1_2_OFFSET_RST_VALUE	0
`define TCAM_RCTL_1_3_OFFSET	32'h93
`define TCAM_RCTL_1_3_SIZE	20
`define TCAM_RCTL_1_3_SIZE_IN_WORDS	1

`define TCAM_RCTL_1_3_LVL_SEL_SIZE	3
`define TCAM_RCTL_1_3_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_1_3_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_1_3_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_1_3_NODE_SEL_SIZE	3
`define TCAM_RCTL_1_3_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_1_3_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_1_3_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_1_3_OFFSET_SIZE	14
`define TCAM_RCTL_1_3_OFFSET_START_OFFSET	6
`define TCAM_RCTL_1_3_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_1_3_OFFSET_RST_VALUE	0
`define TCAM_RCTL_1_4_OFFSET	32'h94
`define TCAM_RCTL_1_4_SIZE	20
`define TCAM_RCTL_1_4_SIZE_IN_WORDS	1

`define TCAM_RCTL_1_4_LVL_SEL_SIZE	3
`define TCAM_RCTL_1_4_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_1_4_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_1_4_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_1_4_NODE_SEL_SIZE	3
`define TCAM_RCTL_1_4_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_1_4_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_1_4_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_1_4_OFFSET_SIZE	14
`define TCAM_RCTL_1_4_OFFSET_START_OFFSET	6
`define TCAM_RCTL_1_4_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_1_4_OFFSET_RST_VALUE	0
`define TCAM_RCTL_1_5_OFFSET	32'h95
`define TCAM_RCTL_1_5_SIZE	20
`define TCAM_RCTL_1_5_SIZE_IN_WORDS	1

`define TCAM_RCTL_1_5_LVL_SEL_SIZE	3
`define TCAM_RCTL_1_5_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_1_5_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_1_5_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_1_5_NODE_SEL_SIZE	3
`define TCAM_RCTL_1_5_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_1_5_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_1_5_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_1_5_OFFSET_SIZE	14
`define TCAM_RCTL_1_5_OFFSET_START_OFFSET	6
`define TCAM_RCTL_1_5_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_1_5_OFFSET_RST_VALUE	0
`define TCAM_RCTL_1_6_OFFSET	32'h96
`define TCAM_RCTL_1_6_SIZE	20
`define TCAM_RCTL_1_6_SIZE_IN_WORDS	1

`define TCAM_RCTL_1_6_LVL_SEL_SIZE	3
`define TCAM_RCTL_1_6_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_1_6_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_1_6_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_1_6_NODE_SEL_SIZE	3
`define TCAM_RCTL_1_6_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_1_6_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_1_6_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_1_6_OFFSET_SIZE	14
`define TCAM_RCTL_1_6_OFFSET_START_OFFSET	6
`define TCAM_RCTL_1_6_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_1_6_OFFSET_RST_VALUE	0
`define TCAM_RCTL_1_7_OFFSET	32'h97
`define TCAM_RCTL_1_7_SIZE	20
`define TCAM_RCTL_1_7_SIZE_IN_WORDS	1

`define TCAM_RCTL_1_7_LVL_SEL_SIZE	3
`define TCAM_RCTL_1_7_LVL_SEL_START_OFFSET	0
`define TCAM_RCTL_1_7_LVL_SEL_RANGE	[2:0]
`define TCAM_RCTL_1_7_LVL_SEL_RST_VALUE	0
`define TCAM_RCTL_1_7_NODE_SEL_SIZE	3
`define TCAM_RCTL_1_7_NODE_SEL_START_OFFSET	3
`define TCAM_RCTL_1_7_NODE_SEL_RANGE	[5:3]
`define TCAM_RCTL_1_7_NODE_SEL_RST_VALUE	0
`define TCAM_RCTL_1_7_OFFSET_SIZE	14
`define TCAM_RCTL_1_7_OFFSET_START_OFFSET	6
`define TCAM_RCTL_1_7_OFFSET_RANGE	[19:6]
`define TCAM_RCTL_1_7_OFFSET_RST_VALUE	0
`define TCAM_ROWCTL_1_0_OFFSET	32'h98
`define TCAM_ROWCTL_1_0_SIZE	8
`define TCAM_ROWCTL_1_0_SIZE_IN_WORDS	1

`define TCAM_ROWCTL_1_0_AND_EN_BMP_SIZE	8
`define TCAM_ROWCTL_1_0_AND_EN_BMP_START_OFFSET	0
`define TCAM_ROWCTL_1_0_AND_EN_BMP_RANGE	[7:0]
`define TCAM_ROWCTL_1_0_AND_EN_BMP_RST_VALUE	0
`define TCAM_ROWCTL_1_1_OFFSET	32'h99
`define TCAM_ROWCTL_1_1_SIZE	8
`define TCAM_ROWCTL_1_1_SIZE_IN_WORDS	1

`define TCAM_ROWCTL_1_1_AND_EN_BMP_SIZE	8
`define TCAM_ROWCTL_1_1_AND_EN_BMP_START_OFFSET	0
`define TCAM_ROWCTL_1_1_AND_EN_BMP_RANGE	[7:0]
`define TCAM_ROWCTL_1_1_AND_EN_BMP_RST_VALUE	0
`define TCAM_ROWCTL_1_2_OFFSET	32'h9a
`define TCAM_ROWCTL_1_2_SIZE	8
`define TCAM_ROWCTL_1_2_SIZE_IN_WORDS	1

`define TCAM_ROWCTL_1_2_AND_EN_BMP_SIZE	8
`define TCAM_ROWCTL_1_2_AND_EN_BMP_START_OFFSET	0
`define TCAM_ROWCTL_1_2_AND_EN_BMP_RANGE	[7:0]
`define TCAM_ROWCTL_1_2_AND_EN_BMP_RST_VALUE	0
`define TCAM_ROWCTL_1_3_OFFSET	32'h9b
`define TCAM_ROWCTL_1_3_SIZE	8
`define TCAM_ROWCTL_1_3_SIZE_IN_WORDS	1

`define TCAM_ROWCTL_1_3_AND_EN_BMP_SIZE	8
`define TCAM_ROWCTL_1_3_AND_EN_BMP_START_OFFSET	0
`define TCAM_ROWCTL_1_3_AND_EN_BMP_RANGE	[7:0]
`define TCAM_ROWCTL_1_3_AND_EN_BMP_RST_VALUE	0
`define TCAM_0_0_OFFSET	32'ha0
`define TCAM_0_0_SIZE	36
`define TCAM_0_0_SIZE_IN_WORDS	2

`define TCAM_0_0_TCAM_EN_SIZE	1
`define TCAM_0_0_TCAM_EN_START_OFFSET	0
`define TCAM_0_0_TCAM_EN_RANGE	[0:0]
`define TCAM_0_0_TCAM_EN_RST_VALUE	0
`define TCAM_0_0_TCAM_TID_BMP_SIZE	32
`define TCAM_0_0_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_0_0_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_0_0_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_0_0_TCAM_KSEG_SIZE	3
`define TCAM_0_0_TCAM_KSEG_START_OFFSET	33
`define TCAM_0_0_TCAM_KSEG_RANGE	[35:33]
`define TCAM_0_0_TCAM_KSEG_RST_VALUE	0
`define TCAM_0_1_OFFSET	32'ha2
`define TCAM_0_1_SIZE	36
`define TCAM_0_1_SIZE_IN_WORDS	2

`define TCAM_0_1_TCAM_EN_SIZE	1
`define TCAM_0_1_TCAM_EN_START_OFFSET	0
`define TCAM_0_1_TCAM_EN_RANGE	[0:0]
`define TCAM_0_1_TCAM_EN_RST_VALUE	0
`define TCAM_0_1_TCAM_TID_BMP_SIZE	32
`define TCAM_0_1_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_0_1_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_0_1_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_0_1_TCAM_KSEG_SIZE	3
`define TCAM_0_1_TCAM_KSEG_START_OFFSET	33
`define TCAM_0_1_TCAM_KSEG_RANGE	[35:33]
`define TCAM_0_1_TCAM_KSEG_RST_VALUE	0
`define TCAM_0_2_OFFSET	32'ha4
`define TCAM_0_2_SIZE	36
`define TCAM_0_2_SIZE_IN_WORDS	2

`define TCAM_0_2_TCAM_EN_SIZE	1
`define TCAM_0_2_TCAM_EN_START_OFFSET	0
`define TCAM_0_2_TCAM_EN_RANGE	[0:0]
`define TCAM_0_2_TCAM_EN_RST_VALUE	0
`define TCAM_0_2_TCAM_TID_BMP_SIZE	32
`define TCAM_0_2_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_0_2_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_0_2_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_0_2_TCAM_KSEG_SIZE	3
`define TCAM_0_2_TCAM_KSEG_START_OFFSET	33
`define TCAM_0_2_TCAM_KSEG_RANGE	[35:33]
`define TCAM_0_2_TCAM_KSEG_RST_VALUE	0
`define TCAM_0_3_OFFSET	32'ha6
`define TCAM_0_3_SIZE	36
`define TCAM_0_3_SIZE_IN_WORDS	2

`define TCAM_0_3_TCAM_EN_SIZE	1
`define TCAM_0_3_TCAM_EN_START_OFFSET	0
`define TCAM_0_3_TCAM_EN_RANGE	[0:0]
`define TCAM_0_3_TCAM_EN_RST_VALUE	0
`define TCAM_0_3_TCAM_TID_BMP_SIZE	32
`define TCAM_0_3_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_0_3_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_0_3_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_0_3_TCAM_KSEG_SIZE	3
`define TCAM_0_3_TCAM_KSEG_START_OFFSET	33
`define TCAM_0_3_TCAM_KSEG_RANGE	[35:33]
`define TCAM_0_3_TCAM_KSEG_RST_VALUE	0
`define TCAM_0_4_OFFSET	32'ha8
`define TCAM_0_4_SIZE	36
`define TCAM_0_4_SIZE_IN_WORDS	2

`define TCAM_0_4_TCAM_EN_SIZE	1
`define TCAM_0_4_TCAM_EN_START_OFFSET	0
`define TCAM_0_4_TCAM_EN_RANGE	[0:0]
`define TCAM_0_4_TCAM_EN_RST_VALUE	0
`define TCAM_0_4_TCAM_TID_BMP_SIZE	32
`define TCAM_0_4_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_0_4_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_0_4_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_0_4_TCAM_KSEG_SIZE	3
`define TCAM_0_4_TCAM_KSEG_START_OFFSET	33
`define TCAM_0_4_TCAM_KSEG_RANGE	[35:33]
`define TCAM_0_4_TCAM_KSEG_RST_VALUE	0
`define TCAM_0_5_OFFSET	32'haa
`define TCAM_0_5_SIZE	36
`define TCAM_0_5_SIZE_IN_WORDS	2

`define TCAM_0_5_TCAM_EN_SIZE	1
`define TCAM_0_5_TCAM_EN_START_OFFSET	0
`define TCAM_0_5_TCAM_EN_RANGE	[0:0]
`define TCAM_0_5_TCAM_EN_RST_VALUE	0
`define TCAM_0_5_TCAM_TID_BMP_SIZE	32
`define TCAM_0_5_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_0_5_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_0_5_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_0_5_TCAM_KSEG_SIZE	3
`define TCAM_0_5_TCAM_KSEG_START_OFFSET	33
`define TCAM_0_5_TCAM_KSEG_RANGE	[35:33]
`define TCAM_0_5_TCAM_KSEG_RST_VALUE	0
`define TCAM_0_6_OFFSET	32'hac
`define TCAM_0_6_SIZE	36
`define TCAM_0_6_SIZE_IN_WORDS	2

`define TCAM_0_6_TCAM_EN_SIZE	1
`define TCAM_0_6_TCAM_EN_START_OFFSET	0
`define TCAM_0_6_TCAM_EN_RANGE	[0:0]
`define TCAM_0_6_TCAM_EN_RST_VALUE	0
`define TCAM_0_6_TCAM_TID_BMP_SIZE	32
`define TCAM_0_6_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_0_6_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_0_6_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_0_6_TCAM_KSEG_SIZE	3
`define TCAM_0_6_TCAM_KSEG_START_OFFSET	33
`define TCAM_0_6_TCAM_KSEG_RANGE	[35:33]
`define TCAM_0_6_TCAM_KSEG_RST_VALUE	0
`define TCAM_0_7_OFFSET	32'hae
`define TCAM_0_7_SIZE	36
`define TCAM_0_7_SIZE_IN_WORDS	2

`define TCAM_0_7_TCAM_EN_SIZE	1
`define TCAM_0_7_TCAM_EN_START_OFFSET	0
`define TCAM_0_7_TCAM_EN_RANGE	[0:0]
`define TCAM_0_7_TCAM_EN_RST_VALUE	0
`define TCAM_0_7_TCAM_TID_BMP_SIZE	32
`define TCAM_0_7_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_0_7_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_0_7_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_0_7_TCAM_KSEG_SIZE	3
`define TCAM_0_7_TCAM_KSEG_START_OFFSET	33
`define TCAM_0_7_TCAM_KSEG_RANGE	[35:33]
`define TCAM_0_7_TCAM_KSEG_RST_VALUE	0
`define TCAM_1_0_OFFSET	32'hb0
`define TCAM_1_0_SIZE	36
`define TCAM_1_0_SIZE_IN_WORDS	2

`define TCAM_1_0_TCAM_EN_SIZE	1
`define TCAM_1_0_TCAM_EN_START_OFFSET	0
`define TCAM_1_0_TCAM_EN_RANGE	[0:0]
`define TCAM_1_0_TCAM_EN_RST_VALUE	0
`define TCAM_1_0_TCAM_TID_BMP_SIZE	32
`define TCAM_1_0_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_1_0_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_1_0_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_1_0_TCAM_KSEG_SIZE	3
`define TCAM_1_0_TCAM_KSEG_START_OFFSET	33
`define TCAM_1_0_TCAM_KSEG_RANGE	[35:33]
`define TCAM_1_0_TCAM_KSEG_RST_VALUE	0
`define TCAM_1_1_OFFSET	32'hb2
`define TCAM_1_1_SIZE	36
`define TCAM_1_1_SIZE_IN_WORDS	2

`define TCAM_1_1_TCAM_EN_SIZE	1
`define TCAM_1_1_TCAM_EN_START_OFFSET	0
`define TCAM_1_1_TCAM_EN_RANGE	[0:0]
`define TCAM_1_1_TCAM_EN_RST_VALUE	0
`define TCAM_1_1_TCAM_TID_BMP_SIZE	32
`define TCAM_1_1_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_1_1_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_1_1_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_1_1_TCAM_KSEG_SIZE	3
`define TCAM_1_1_TCAM_KSEG_START_OFFSET	33
`define TCAM_1_1_TCAM_KSEG_RANGE	[35:33]
`define TCAM_1_1_TCAM_KSEG_RST_VALUE	0
`define TCAM_1_2_OFFSET	32'hb4
`define TCAM_1_2_SIZE	36
`define TCAM_1_2_SIZE_IN_WORDS	2

`define TCAM_1_2_TCAM_EN_SIZE	1
`define TCAM_1_2_TCAM_EN_START_OFFSET	0
`define TCAM_1_2_TCAM_EN_RANGE	[0:0]
`define TCAM_1_2_TCAM_EN_RST_VALUE	0
`define TCAM_1_2_TCAM_TID_BMP_SIZE	32
`define TCAM_1_2_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_1_2_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_1_2_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_1_2_TCAM_KSEG_SIZE	3
`define TCAM_1_2_TCAM_KSEG_START_OFFSET	33
`define TCAM_1_2_TCAM_KSEG_RANGE	[35:33]
`define TCAM_1_2_TCAM_KSEG_RST_VALUE	0
`define TCAM_1_3_OFFSET	32'hb6
`define TCAM_1_3_SIZE	36
`define TCAM_1_3_SIZE_IN_WORDS	2

`define TCAM_1_3_TCAM_EN_SIZE	1
`define TCAM_1_3_TCAM_EN_START_OFFSET	0
`define TCAM_1_3_TCAM_EN_RANGE	[0:0]
`define TCAM_1_3_TCAM_EN_RST_VALUE	0
`define TCAM_1_3_TCAM_TID_BMP_SIZE	32
`define TCAM_1_3_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_1_3_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_1_3_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_1_3_TCAM_KSEG_SIZE	3
`define TCAM_1_3_TCAM_KSEG_START_OFFSET	33
`define TCAM_1_3_TCAM_KSEG_RANGE	[35:33]
`define TCAM_1_3_TCAM_KSEG_RST_VALUE	0
`define TCAM_1_4_OFFSET	32'hb8
`define TCAM_1_4_SIZE	36
`define TCAM_1_4_SIZE_IN_WORDS	2

`define TCAM_1_4_TCAM_EN_SIZE	1
`define TCAM_1_4_TCAM_EN_START_OFFSET	0
`define TCAM_1_4_TCAM_EN_RANGE	[0:0]
`define TCAM_1_4_TCAM_EN_RST_VALUE	0
`define TCAM_1_4_TCAM_TID_BMP_SIZE	32
`define TCAM_1_4_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_1_4_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_1_4_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_1_4_TCAM_KSEG_SIZE	3
`define TCAM_1_4_TCAM_KSEG_START_OFFSET	33
`define TCAM_1_4_TCAM_KSEG_RANGE	[35:33]
`define TCAM_1_4_TCAM_KSEG_RST_VALUE	0
`define TCAM_1_5_OFFSET	32'hba
`define TCAM_1_5_SIZE	36
`define TCAM_1_5_SIZE_IN_WORDS	2

`define TCAM_1_5_TCAM_EN_SIZE	1
`define TCAM_1_5_TCAM_EN_START_OFFSET	0
`define TCAM_1_5_TCAM_EN_RANGE	[0:0]
`define TCAM_1_5_TCAM_EN_RST_VALUE	0
`define TCAM_1_5_TCAM_TID_BMP_SIZE	32
`define TCAM_1_5_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_1_5_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_1_5_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_1_5_TCAM_KSEG_SIZE	3
`define TCAM_1_5_TCAM_KSEG_START_OFFSET	33
`define TCAM_1_5_TCAM_KSEG_RANGE	[35:33]
`define TCAM_1_5_TCAM_KSEG_RST_VALUE	0
`define TCAM_1_6_OFFSET	32'hbc
`define TCAM_1_6_SIZE	36
`define TCAM_1_6_SIZE_IN_WORDS	2

`define TCAM_1_6_TCAM_EN_SIZE	1
`define TCAM_1_6_TCAM_EN_START_OFFSET	0
`define TCAM_1_6_TCAM_EN_RANGE	[0:0]
`define TCAM_1_6_TCAM_EN_RST_VALUE	0
`define TCAM_1_6_TCAM_TID_BMP_SIZE	32
`define TCAM_1_6_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_1_6_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_1_6_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_1_6_TCAM_KSEG_SIZE	3
`define TCAM_1_6_TCAM_KSEG_START_OFFSET	33
`define TCAM_1_6_TCAM_KSEG_RANGE	[35:33]
`define TCAM_1_6_TCAM_KSEG_RST_VALUE	0
`define TCAM_1_7_OFFSET	32'hbe
`define TCAM_1_7_SIZE	36
`define TCAM_1_7_SIZE_IN_WORDS	2

`define TCAM_1_7_TCAM_EN_SIZE	1
`define TCAM_1_7_TCAM_EN_START_OFFSET	0
`define TCAM_1_7_TCAM_EN_RANGE	[0:0]
`define TCAM_1_7_TCAM_EN_RST_VALUE	0
`define TCAM_1_7_TCAM_TID_BMP_SIZE	32
`define TCAM_1_7_TCAM_TID_BMP_START_OFFSET	1
`define TCAM_1_7_TCAM_TID_BMP_RANGE	[32:1]
`define TCAM_1_7_TCAM_TID_BMP_RST_VALUE	0
`define TCAM_1_7_TCAM_KSEG_SIZE	3
`define TCAM_1_7_TCAM_KSEG_START_OFFSET	33
`define TCAM_1_7_TCAM_KSEG_RANGE	[35:33]
`define TCAM_1_7_TCAM_KSEG_RST_VALUE	0
`define CAM_CTL_0_OFFSET	32'hc0
`define CAM_CTL_0_SIZE	44
`define CAM_CTL_0_SIZE_IN_WORDS	2

`define CAM_CTL_0_CRD_CTR_EN_SIZE	1
`define CAM_CTL_0_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_0_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_0_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_0_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_0_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_0_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_0_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_0_CRD_BMP_SIZE	8
`define CAM_CTL_0_CRD_BMP_START_OFFSET	6
`define CAM_CTL_0_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_0_CRD_BMP_RST_VALUE	0
`define CAM_CTL_0_CRD_MIS_IND_SIZE	14
`define CAM_CTL_0_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_0_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_0_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_0_CRD_SR_EN_SIZE	16
`define CAM_CTL_0_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_0_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_0_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_1_OFFSET	32'hc2
`define CAM_CTL_1_SIZE	44
`define CAM_CTL_1_SIZE_IN_WORDS	2

`define CAM_CTL_1_CRD_CTR_EN_SIZE	1
`define CAM_CTL_1_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_1_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_1_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_1_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_1_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_1_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_1_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_1_CRD_BMP_SIZE	8
`define CAM_CTL_1_CRD_BMP_START_OFFSET	6
`define CAM_CTL_1_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_1_CRD_BMP_RST_VALUE	0
`define CAM_CTL_1_CRD_MIS_IND_SIZE	14
`define CAM_CTL_1_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_1_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_1_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_1_CRD_SR_EN_SIZE	16
`define CAM_CTL_1_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_1_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_1_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_2_OFFSET	32'hc4
`define CAM_CTL_2_SIZE	44
`define CAM_CTL_2_SIZE_IN_WORDS	2

`define CAM_CTL_2_CRD_CTR_EN_SIZE	1
`define CAM_CTL_2_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_2_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_2_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_2_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_2_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_2_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_2_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_2_CRD_BMP_SIZE	8
`define CAM_CTL_2_CRD_BMP_START_OFFSET	6
`define CAM_CTL_2_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_2_CRD_BMP_RST_VALUE	0
`define CAM_CTL_2_CRD_MIS_IND_SIZE	14
`define CAM_CTL_2_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_2_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_2_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_2_CRD_SR_EN_SIZE	16
`define CAM_CTL_2_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_2_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_2_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_3_OFFSET	32'hc6
`define CAM_CTL_3_SIZE	44
`define CAM_CTL_3_SIZE_IN_WORDS	2

`define CAM_CTL_3_CRD_CTR_EN_SIZE	1
`define CAM_CTL_3_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_3_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_3_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_3_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_3_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_3_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_3_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_3_CRD_BMP_SIZE	8
`define CAM_CTL_3_CRD_BMP_START_OFFSET	6
`define CAM_CTL_3_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_3_CRD_BMP_RST_VALUE	0
`define CAM_CTL_3_CRD_MIS_IND_SIZE	14
`define CAM_CTL_3_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_3_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_3_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_3_CRD_SR_EN_SIZE	16
`define CAM_CTL_3_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_3_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_3_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_4_OFFSET	32'hc8
`define CAM_CTL_4_SIZE	44
`define CAM_CTL_4_SIZE_IN_WORDS	2

`define CAM_CTL_4_CRD_CTR_EN_SIZE	1
`define CAM_CTL_4_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_4_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_4_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_4_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_4_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_4_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_4_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_4_CRD_BMP_SIZE	8
`define CAM_CTL_4_CRD_BMP_START_OFFSET	6
`define CAM_CTL_4_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_4_CRD_BMP_RST_VALUE	0
`define CAM_CTL_4_CRD_MIS_IND_SIZE	14
`define CAM_CTL_4_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_4_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_4_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_4_CRD_SR_EN_SIZE	16
`define CAM_CTL_4_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_4_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_4_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_5_OFFSET	32'hca
`define CAM_CTL_5_SIZE	44
`define CAM_CTL_5_SIZE_IN_WORDS	2

`define CAM_CTL_5_CRD_CTR_EN_SIZE	1
`define CAM_CTL_5_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_5_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_5_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_5_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_5_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_5_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_5_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_5_CRD_BMP_SIZE	8
`define CAM_CTL_5_CRD_BMP_START_OFFSET	6
`define CAM_CTL_5_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_5_CRD_BMP_RST_VALUE	0
`define CAM_CTL_5_CRD_MIS_IND_SIZE	14
`define CAM_CTL_5_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_5_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_5_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_5_CRD_SR_EN_SIZE	16
`define CAM_CTL_5_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_5_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_5_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_6_OFFSET	32'hcc
`define CAM_CTL_6_SIZE	44
`define CAM_CTL_6_SIZE_IN_WORDS	2

`define CAM_CTL_6_CRD_CTR_EN_SIZE	1
`define CAM_CTL_6_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_6_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_6_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_6_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_6_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_6_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_6_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_6_CRD_BMP_SIZE	8
`define CAM_CTL_6_CRD_BMP_START_OFFSET	6
`define CAM_CTL_6_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_6_CRD_BMP_RST_VALUE	0
`define CAM_CTL_6_CRD_MIS_IND_SIZE	14
`define CAM_CTL_6_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_6_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_6_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_6_CRD_SR_EN_SIZE	16
`define CAM_CTL_6_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_6_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_6_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_7_OFFSET	32'hce
`define CAM_CTL_7_SIZE	44
`define CAM_CTL_7_SIZE_IN_WORDS	2

`define CAM_CTL_7_CRD_CTR_EN_SIZE	1
`define CAM_CTL_7_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_7_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_7_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_7_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_7_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_7_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_7_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_7_CRD_BMP_SIZE	8
`define CAM_CTL_7_CRD_BMP_START_OFFSET	6
`define CAM_CTL_7_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_7_CRD_BMP_RST_VALUE	0
`define CAM_CTL_7_CRD_MIS_IND_SIZE	14
`define CAM_CTL_7_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_7_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_7_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_7_CRD_SR_EN_SIZE	16
`define CAM_CTL_7_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_7_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_7_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_8_OFFSET	32'hd0
`define CAM_CTL_8_SIZE	44
`define CAM_CTL_8_SIZE_IN_WORDS	2

`define CAM_CTL_8_CRD_CTR_EN_SIZE	1
`define CAM_CTL_8_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_8_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_8_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_8_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_8_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_8_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_8_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_8_CRD_BMP_SIZE	8
`define CAM_CTL_8_CRD_BMP_START_OFFSET	6
`define CAM_CTL_8_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_8_CRD_BMP_RST_VALUE	0
`define CAM_CTL_8_CRD_MIS_IND_SIZE	14
`define CAM_CTL_8_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_8_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_8_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_8_CRD_SR_EN_SIZE	16
`define CAM_CTL_8_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_8_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_8_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_9_OFFSET	32'hd2
`define CAM_CTL_9_SIZE	44
`define CAM_CTL_9_SIZE_IN_WORDS	2

`define CAM_CTL_9_CRD_CTR_EN_SIZE	1
`define CAM_CTL_9_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_9_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_9_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_9_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_9_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_9_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_9_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_9_CRD_BMP_SIZE	8
`define CAM_CTL_9_CRD_BMP_START_OFFSET	6
`define CAM_CTL_9_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_9_CRD_BMP_RST_VALUE	0
`define CAM_CTL_9_CRD_MIS_IND_SIZE	14
`define CAM_CTL_9_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_9_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_9_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_9_CRD_SR_EN_SIZE	16
`define CAM_CTL_9_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_9_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_9_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_10_OFFSET	32'hd4
`define CAM_CTL_10_SIZE	44
`define CAM_CTL_10_SIZE_IN_WORDS	2

`define CAM_CTL_10_CRD_CTR_EN_SIZE	1
`define CAM_CTL_10_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_10_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_10_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_10_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_10_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_10_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_10_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_10_CRD_BMP_SIZE	8
`define CAM_CTL_10_CRD_BMP_START_OFFSET	6
`define CAM_CTL_10_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_10_CRD_BMP_RST_VALUE	0
`define CAM_CTL_10_CRD_MIS_IND_SIZE	14
`define CAM_CTL_10_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_10_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_10_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_10_CRD_SR_EN_SIZE	16
`define CAM_CTL_10_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_10_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_10_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_11_OFFSET	32'hd6
`define CAM_CTL_11_SIZE	44
`define CAM_CTL_11_SIZE_IN_WORDS	2

`define CAM_CTL_11_CRD_CTR_EN_SIZE	1
`define CAM_CTL_11_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_11_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_11_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_11_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_11_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_11_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_11_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_11_CRD_BMP_SIZE	8
`define CAM_CTL_11_CRD_BMP_START_OFFSET	6
`define CAM_CTL_11_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_11_CRD_BMP_RST_VALUE	0
`define CAM_CTL_11_CRD_MIS_IND_SIZE	14
`define CAM_CTL_11_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_11_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_11_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_11_CRD_SR_EN_SIZE	16
`define CAM_CTL_11_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_11_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_11_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_12_OFFSET	32'hd8
`define CAM_CTL_12_SIZE	44
`define CAM_CTL_12_SIZE_IN_WORDS	2

`define CAM_CTL_12_CRD_CTR_EN_SIZE	1
`define CAM_CTL_12_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_12_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_12_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_12_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_12_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_12_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_12_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_12_CRD_BMP_SIZE	8
`define CAM_CTL_12_CRD_BMP_START_OFFSET	6
`define CAM_CTL_12_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_12_CRD_BMP_RST_VALUE	0
`define CAM_CTL_12_CRD_MIS_IND_SIZE	14
`define CAM_CTL_12_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_12_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_12_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_12_CRD_SR_EN_SIZE	16
`define CAM_CTL_12_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_12_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_12_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_13_OFFSET	32'hda
`define CAM_CTL_13_SIZE	44
`define CAM_CTL_13_SIZE_IN_WORDS	2

`define CAM_CTL_13_CRD_CTR_EN_SIZE	1
`define CAM_CTL_13_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_13_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_13_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_13_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_13_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_13_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_13_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_13_CRD_BMP_SIZE	8
`define CAM_CTL_13_CRD_BMP_START_OFFSET	6
`define CAM_CTL_13_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_13_CRD_BMP_RST_VALUE	0
`define CAM_CTL_13_CRD_MIS_IND_SIZE	14
`define CAM_CTL_13_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_13_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_13_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_13_CRD_SR_EN_SIZE	16
`define CAM_CTL_13_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_13_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_13_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_14_OFFSET	32'hdc
`define CAM_CTL_14_SIZE	44
`define CAM_CTL_14_SIZE_IN_WORDS	2

`define CAM_CTL_14_CRD_CTR_EN_SIZE	1
`define CAM_CTL_14_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_14_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_14_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_14_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_14_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_14_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_14_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_14_CRD_BMP_SIZE	8
`define CAM_CTL_14_CRD_BMP_START_OFFSET	6
`define CAM_CTL_14_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_14_CRD_BMP_RST_VALUE	0
`define CAM_CTL_14_CRD_MIS_IND_SIZE	14
`define CAM_CTL_14_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_14_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_14_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_14_CRD_SR_EN_SIZE	16
`define CAM_CTL_14_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_14_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_14_CRD_SR_EN_RST_VALUE	0
`define CAM_CTL_15_OFFSET	32'hde
`define CAM_CTL_15_SIZE	44
`define CAM_CTL_15_SIZE_IN_WORDS	2

`define CAM_CTL_15_CRD_CTR_EN_SIZE	1
`define CAM_CTL_15_CRD_CTR_EN_START_OFFSET	0
`define CAM_CTL_15_CRD_CTR_EN_RANGE	[0:0]
`define CAM_CTL_15_CRD_CTR_EN_RST_VALUE	0
`define CAM_CTL_15_CRD_CUR_TBL_SIZE	5
`define CAM_CTL_15_CRD_CUR_TBL_START_OFFSET	1
`define CAM_CTL_15_CRD_CUR_TBL_RANGE	[5:1]
`define CAM_CTL_15_CRD_CUR_TBL_RST_VALUE	0
`define CAM_CTL_15_CRD_BMP_SIZE	8
`define CAM_CTL_15_CRD_BMP_START_OFFSET	6
`define CAM_CTL_15_CRD_BMP_RANGE	[13:6]
`define CAM_CTL_15_CRD_BMP_RST_VALUE	0
`define CAM_CTL_15_CRD_MIS_IND_SIZE	14
`define CAM_CTL_15_CRD_MIS_IND_START_OFFSET	14
`define CAM_CTL_15_CRD_MIS_IND_RANGE	[27:14]
`define CAM_CTL_15_CRD_MIS_IND_RST_VALUE	0
`define CAM_CTL_15_CRD_SR_EN_SIZE	16
`define CAM_CTL_15_CRD_SR_EN_START_OFFSET	28
`define CAM_CTL_15_CRD_SR_EN_RANGE	[43:28]
`define CAM_CTL_15_CRD_SR_EN_RST_VALUE	0
`define TCAM_CFG0_0_OFFSET	32'he0
`define TCAM_CFG0_0_SIZE	9
`define TCAM_CFG0_0_SIZE_IN_WORDS	1

`define TCAM_CFG0_0_YNX_SIZE	1
`define TCAM_CFG0_0_YNX_START_OFFSET	0
`define TCAM_CFG0_0_YNX_RANGE	[0:0]
`define TCAM_CFG0_0_YNX_RST_VALUE	0
`define TCAM_CFG0_0_VBE_SIZE	8
`define TCAM_CFG0_0_VBE_START_OFFSET	1
`define TCAM_CFG0_0_VBE_RANGE	[8:1]
`define TCAM_CFG0_0_VBE_RST_VALUE	255
`define TCAM_CFG0_1_OFFSET	32'he1
`define TCAM_CFG0_1_SIZE	9
`define TCAM_CFG0_1_SIZE_IN_WORDS	1

`define TCAM_CFG0_1_YNX_SIZE	1
`define TCAM_CFG0_1_YNX_START_OFFSET	0
`define TCAM_CFG0_1_YNX_RANGE	[0:0]
`define TCAM_CFG0_1_YNX_RST_VALUE	0
`define TCAM_CFG0_1_VBE_SIZE	8
`define TCAM_CFG0_1_VBE_START_OFFSET	1
`define TCAM_CFG0_1_VBE_RANGE	[8:1]
`define TCAM_CFG0_1_VBE_RST_VALUE	255
`define TCAM_CFG0_2_OFFSET	32'he2
`define TCAM_CFG0_2_SIZE	9
`define TCAM_CFG0_2_SIZE_IN_WORDS	1

`define TCAM_CFG0_2_YNX_SIZE	1
`define TCAM_CFG0_2_YNX_START_OFFSET	0
`define TCAM_CFG0_2_YNX_RANGE	[0:0]
`define TCAM_CFG0_2_YNX_RST_VALUE	0
`define TCAM_CFG0_2_VBE_SIZE	8
`define TCAM_CFG0_2_VBE_START_OFFSET	1
`define TCAM_CFG0_2_VBE_RANGE	[8:1]
`define TCAM_CFG0_2_VBE_RST_VALUE	255
`define TCAM_CFG0_3_OFFSET	32'he3
`define TCAM_CFG0_3_SIZE	9
`define TCAM_CFG0_3_SIZE_IN_WORDS	1

`define TCAM_CFG0_3_YNX_SIZE	1
`define TCAM_CFG0_3_YNX_START_OFFSET	0
`define TCAM_CFG0_3_YNX_RANGE	[0:0]
`define TCAM_CFG0_3_YNX_RST_VALUE	0
`define TCAM_CFG0_3_VBE_SIZE	8
`define TCAM_CFG0_3_VBE_START_OFFSET	1
`define TCAM_CFG0_3_VBE_RANGE	[8:1]
`define TCAM_CFG0_3_VBE_RST_VALUE	255
`define TCAM_CFG0_4_OFFSET	32'he4
`define TCAM_CFG0_4_SIZE	9
`define TCAM_CFG0_4_SIZE_IN_WORDS	1

`define TCAM_CFG0_4_YNX_SIZE	1
`define TCAM_CFG0_4_YNX_START_OFFSET	0
`define TCAM_CFG0_4_YNX_RANGE	[0:0]
`define TCAM_CFG0_4_YNX_RST_VALUE	0
`define TCAM_CFG0_4_VBE_SIZE	8
`define TCAM_CFG0_4_VBE_START_OFFSET	1
`define TCAM_CFG0_4_VBE_RANGE	[8:1]
`define TCAM_CFG0_4_VBE_RST_VALUE	255
`define TCAM_CFG0_5_OFFSET	32'he5
`define TCAM_CFG0_5_SIZE	9
`define TCAM_CFG0_5_SIZE_IN_WORDS	1

`define TCAM_CFG0_5_YNX_SIZE	1
`define TCAM_CFG0_5_YNX_START_OFFSET	0
`define TCAM_CFG0_5_YNX_RANGE	[0:0]
`define TCAM_CFG0_5_YNX_RST_VALUE	0
`define TCAM_CFG0_5_VBE_SIZE	8
`define TCAM_CFG0_5_VBE_START_OFFSET	1
`define TCAM_CFG0_5_VBE_RANGE	[8:1]
`define TCAM_CFG0_5_VBE_RST_VALUE	255
`define TCAM_CFG0_6_OFFSET	32'he6
`define TCAM_CFG0_6_SIZE	9
`define TCAM_CFG0_6_SIZE_IN_WORDS	1

`define TCAM_CFG0_6_YNX_SIZE	1
`define TCAM_CFG0_6_YNX_START_OFFSET	0
`define TCAM_CFG0_6_YNX_RANGE	[0:0]
`define TCAM_CFG0_6_YNX_RST_VALUE	0
`define TCAM_CFG0_6_VBE_SIZE	8
`define TCAM_CFG0_6_VBE_START_OFFSET	1
`define TCAM_CFG0_6_VBE_RANGE	[8:1]
`define TCAM_CFG0_6_VBE_RST_VALUE	255
`define TCAM_CFG0_7_OFFSET	32'he7
`define TCAM_CFG0_7_SIZE	9
`define TCAM_CFG0_7_SIZE_IN_WORDS	1

`define TCAM_CFG0_7_YNX_SIZE	1
`define TCAM_CFG0_7_YNX_START_OFFSET	0
`define TCAM_CFG0_7_YNX_RANGE	[0:0]
`define TCAM_CFG0_7_YNX_RST_VALUE	0
`define TCAM_CFG0_7_VBE_SIZE	8
`define TCAM_CFG0_7_VBE_START_OFFSET	1
`define TCAM_CFG0_7_VBE_RANGE	[8:1]
`define TCAM_CFG0_7_VBE_RST_VALUE	255
`define TCAM_CFG0_8_OFFSET	32'he8
`define TCAM_CFG0_8_SIZE	9
`define TCAM_CFG0_8_SIZE_IN_WORDS	1

`define TCAM_CFG0_8_YNX_SIZE	1
`define TCAM_CFG0_8_YNX_START_OFFSET	0
`define TCAM_CFG0_8_YNX_RANGE	[0:0]
`define TCAM_CFG0_8_YNX_RST_VALUE	0
`define TCAM_CFG0_8_VBE_SIZE	8
`define TCAM_CFG0_8_VBE_START_OFFSET	1
`define TCAM_CFG0_8_VBE_RANGE	[8:1]
`define TCAM_CFG0_8_VBE_RST_VALUE	255
`define TCAM_CFG0_9_OFFSET	32'he9
`define TCAM_CFG0_9_SIZE	9
`define TCAM_CFG0_9_SIZE_IN_WORDS	1

`define TCAM_CFG0_9_YNX_SIZE	1
`define TCAM_CFG0_9_YNX_START_OFFSET	0
`define TCAM_CFG0_9_YNX_RANGE	[0:0]
`define TCAM_CFG0_9_YNX_RST_VALUE	0
`define TCAM_CFG0_9_VBE_SIZE	8
`define TCAM_CFG0_9_VBE_START_OFFSET	1
`define TCAM_CFG0_9_VBE_RANGE	[8:1]
`define TCAM_CFG0_9_VBE_RST_VALUE	255
`define TCAM_CFG0_10_OFFSET	32'hea
`define TCAM_CFG0_10_SIZE	9
`define TCAM_CFG0_10_SIZE_IN_WORDS	1

`define TCAM_CFG0_10_YNX_SIZE	1
`define TCAM_CFG0_10_YNX_START_OFFSET	0
`define TCAM_CFG0_10_YNX_RANGE	[0:0]
`define TCAM_CFG0_10_YNX_RST_VALUE	0
`define TCAM_CFG0_10_VBE_SIZE	8
`define TCAM_CFG0_10_VBE_START_OFFSET	1
`define TCAM_CFG0_10_VBE_RANGE	[8:1]
`define TCAM_CFG0_10_VBE_RST_VALUE	255
`define TCAM_CFG0_11_OFFSET	32'heb
`define TCAM_CFG0_11_SIZE	9
`define TCAM_CFG0_11_SIZE_IN_WORDS	1

`define TCAM_CFG0_11_YNX_SIZE	1
`define TCAM_CFG0_11_YNX_START_OFFSET	0
`define TCAM_CFG0_11_YNX_RANGE	[0:0]
`define TCAM_CFG0_11_YNX_RST_VALUE	0
`define TCAM_CFG0_11_VBE_SIZE	8
`define TCAM_CFG0_11_VBE_START_OFFSET	1
`define TCAM_CFG0_11_VBE_RANGE	[8:1]
`define TCAM_CFG0_11_VBE_RST_VALUE	255
`define TCAM_CFG0_12_OFFSET	32'hec
`define TCAM_CFG0_12_SIZE	9
`define TCAM_CFG0_12_SIZE_IN_WORDS	1

`define TCAM_CFG0_12_YNX_SIZE	1
`define TCAM_CFG0_12_YNX_START_OFFSET	0
`define TCAM_CFG0_12_YNX_RANGE	[0:0]
`define TCAM_CFG0_12_YNX_RST_VALUE	0
`define TCAM_CFG0_12_VBE_SIZE	8
`define TCAM_CFG0_12_VBE_START_OFFSET	1
`define TCAM_CFG0_12_VBE_RANGE	[8:1]
`define TCAM_CFG0_12_VBE_RST_VALUE	255
`define TCAM_CFG0_13_OFFSET	32'hed
`define TCAM_CFG0_13_SIZE	9
`define TCAM_CFG0_13_SIZE_IN_WORDS	1

`define TCAM_CFG0_13_YNX_SIZE	1
`define TCAM_CFG0_13_YNX_START_OFFSET	0
`define TCAM_CFG0_13_YNX_RANGE	[0:0]
`define TCAM_CFG0_13_YNX_RST_VALUE	0
`define TCAM_CFG0_13_VBE_SIZE	8
`define TCAM_CFG0_13_VBE_START_OFFSET	1
`define TCAM_CFG0_13_VBE_RANGE	[8:1]
`define TCAM_CFG0_13_VBE_RST_VALUE	255
`define TCAM_CFG0_14_OFFSET	32'hee
`define TCAM_CFG0_14_SIZE	9
`define TCAM_CFG0_14_SIZE_IN_WORDS	1

`define TCAM_CFG0_14_YNX_SIZE	1
`define TCAM_CFG0_14_YNX_START_OFFSET	0
`define TCAM_CFG0_14_YNX_RANGE	[0:0]
`define TCAM_CFG0_14_YNX_RST_VALUE	0
`define TCAM_CFG0_14_VBE_SIZE	8
`define TCAM_CFG0_14_VBE_START_OFFSET	1
`define TCAM_CFG0_14_VBE_RANGE	[8:1]
`define TCAM_CFG0_14_VBE_RST_VALUE	255
`define TCAM_CFG0_15_OFFSET	32'hef
`define TCAM_CFG0_15_SIZE	9
`define TCAM_CFG0_15_SIZE_IN_WORDS	1

`define TCAM_CFG0_15_YNX_SIZE	1
`define TCAM_CFG0_15_YNX_START_OFFSET	0
`define TCAM_CFG0_15_YNX_RANGE	[0:0]
`define TCAM_CFG0_15_YNX_RST_VALUE	0
`define TCAM_CFG0_15_VBE_SIZE	8
`define TCAM_CFG0_15_VBE_START_OFFSET	1
`define TCAM_CFG0_15_VBE_RANGE	[8:1]
`define TCAM_CFG0_15_VBE_RST_VALUE	255
`define TCAM_CFG1_0_OFFSET	32'hf0
`define TCAM_CFG1_0_SIZE	11
`define TCAM_CFG1_0_SIZE_IN_WORDS	1

`define TCAM_CFG1_0_INV_SIZE	1
`define TCAM_CFG1_0_INV_START_OFFSET	0
`define TCAM_CFG1_0_INV_RANGE	[0:0]
`define TCAM_CFG1_0_INV_RST_VALUE	0
`define TCAM_CFG1_0_INV_ADDR_SIZE	10
`define TCAM_CFG1_0_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_0_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_0_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_1_OFFSET	32'hf1
`define TCAM_CFG1_1_SIZE	11
`define TCAM_CFG1_1_SIZE_IN_WORDS	1

`define TCAM_CFG1_1_INV_SIZE	1
`define TCAM_CFG1_1_INV_START_OFFSET	0
`define TCAM_CFG1_1_INV_RANGE	[0:0]
`define TCAM_CFG1_1_INV_RST_VALUE	0
`define TCAM_CFG1_1_INV_ADDR_SIZE	10
`define TCAM_CFG1_1_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_1_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_1_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_2_OFFSET	32'hf2
`define TCAM_CFG1_2_SIZE	11
`define TCAM_CFG1_2_SIZE_IN_WORDS	1

`define TCAM_CFG1_2_INV_SIZE	1
`define TCAM_CFG1_2_INV_START_OFFSET	0
`define TCAM_CFG1_2_INV_RANGE	[0:0]
`define TCAM_CFG1_2_INV_RST_VALUE	0
`define TCAM_CFG1_2_INV_ADDR_SIZE	10
`define TCAM_CFG1_2_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_2_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_2_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_3_OFFSET	32'hf3
`define TCAM_CFG1_3_SIZE	11
`define TCAM_CFG1_3_SIZE_IN_WORDS	1

`define TCAM_CFG1_3_INV_SIZE	1
`define TCAM_CFG1_3_INV_START_OFFSET	0
`define TCAM_CFG1_3_INV_RANGE	[0:0]
`define TCAM_CFG1_3_INV_RST_VALUE	0
`define TCAM_CFG1_3_INV_ADDR_SIZE	10
`define TCAM_CFG1_3_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_3_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_3_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_4_OFFSET	32'hf4
`define TCAM_CFG1_4_SIZE	11
`define TCAM_CFG1_4_SIZE_IN_WORDS	1

`define TCAM_CFG1_4_INV_SIZE	1
`define TCAM_CFG1_4_INV_START_OFFSET	0
`define TCAM_CFG1_4_INV_RANGE	[0:0]
`define TCAM_CFG1_4_INV_RST_VALUE	0
`define TCAM_CFG1_4_INV_ADDR_SIZE	10
`define TCAM_CFG1_4_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_4_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_4_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_5_OFFSET	32'hf5
`define TCAM_CFG1_5_SIZE	11
`define TCAM_CFG1_5_SIZE_IN_WORDS	1

`define TCAM_CFG1_5_INV_SIZE	1
`define TCAM_CFG1_5_INV_START_OFFSET	0
`define TCAM_CFG1_5_INV_RANGE	[0:0]
`define TCAM_CFG1_5_INV_RST_VALUE	0
`define TCAM_CFG1_5_INV_ADDR_SIZE	10
`define TCAM_CFG1_5_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_5_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_5_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_6_OFFSET	32'hf6
`define TCAM_CFG1_6_SIZE	11
`define TCAM_CFG1_6_SIZE_IN_WORDS	1

`define TCAM_CFG1_6_INV_SIZE	1
`define TCAM_CFG1_6_INV_START_OFFSET	0
`define TCAM_CFG1_6_INV_RANGE	[0:0]
`define TCAM_CFG1_6_INV_RST_VALUE	0
`define TCAM_CFG1_6_INV_ADDR_SIZE	10
`define TCAM_CFG1_6_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_6_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_6_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_7_OFFSET	32'hf7
`define TCAM_CFG1_7_SIZE	11
`define TCAM_CFG1_7_SIZE_IN_WORDS	1

`define TCAM_CFG1_7_INV_SIZE	1
`define TCAM_CFG1_7_INV_START_OFFSET	0
`define TCAM_CFG1_7_INV_RANGE	[0:0]
`define TCAM_CFG1_7_INV_RST_VALUE	0
`define TCAM_CFG1_7_INV_ADDR_SIZE	10
`define TCAM_CFG1_7_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_7_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_7_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_8_OFFSET	32'hf8
`define TCAM_CFG1_8_SIZE	11
`define TCAM_CFG1_8_SIZE_IN_WORDS	1

`define TCAM_CFG1_8_INV_SIZE	1
`define TCAM_CFG1_8_INV_START_OFFSET	0
`define TCAM_CFG1_8_INV_RANGE	[0:0]
`define TCAM_CFG1_8_INV_RST_VALUE	0
`define TCAM_CFG1_8_INV_ADDR_SIZE	10
`define TCAM_CFG1_8_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_8_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_8_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_9_OFFSET	32'hf9
`define TCAM_CFG1_9_SIZE	11
`define TCAM_CFG1_9_SIZE_IN_WORDS	1

`define TCAM_CFG1_9_INV_SIZE	1
`define TCAM_CFG1_9_INV_START_OFFSET	0
`define TCAM_CFG1_9_INV_RANGE	[0:0]
`define TCAM_CFG1_9_INV_RST_VALUE	0
`define TCAM_CFG1_9_INV_ADDR_SIZE	10
`define TCAM_CFG1_9_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_9_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_9_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_10_OFFSET	32'hfa
`define TCAM_CFG1_10_SIZE	11
`define TCAM_CFG1_10_SIZE_IN_WORDS	1

`define TCAM_CFG1_10_INV_SIZE	1
`define TCAM_CFG1_10_INV_START_OFFSET	0
`define TCAM_CFG1_10_INV_RANGE	[0:0]
`define TCAM_CFG1_10_INV_RST_VALUE	0
`define TCAM_CFG1_10_INV_ADDR_SIZE	10
`define TCAM_CFG1_10_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_10_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_10_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_11_OFFSET	32'hfb
`define TCAM_CFG1_11_SIZE	11
`define TCAM_CFG1_11_SIZE_IN_WORDS	1

`define TCAM_CFG1_11_INV_SIZE	1
`define TCAM_CFG1_11_INV_START_OFFSET	0
`define TCAM_CFG1_11_INV_RANGE	[0:0]
`define TCAM_CFG1_11_INV_RST_VALUE	0
`define TCAM_CFG1_11_INV_ADDR_SIZE	10
`define TCAM_CFG1_11_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_11_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_11_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_12_OFFSET	32'hfc
`define TCAM_CFG1_12_SIZE	11
`define TCAM_CFG1_12_SIZE_IN_WORDS	1

`define TCAM_CFG1_12_INV_SIZE	1
`define TCAM_CFG1_12_INV_START_OFFSET	0
`define TCAM_CFG1_12_INV_RANGE	[0:0]
`define TCAM_CFG1_12_INV_RST_VALUE	0
`define TCAM_CFG1_12_INV_ADDR_SIZE	10
`define TCAM_CFG1_12_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_12_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_12_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_13_OFFSET	32'hfd
`define TCAM_CFG1_13_SIZE	11
`define TCAM_CFG1_13_SIZE_IN_WORDS	1

`define TCAM_CFG1_13_INV_SIZE	1
`define TCAM_CFG1_13_INV_START_OFFSET	0
`define TCAM_CFG1_13_INV_RANGE	[0:0]
`define TCAM_CFG1_13_INV_RST_VALUE	0
`define TCAM_CFG1_13_INV_ADDR_SIZE	10
`define TCAM_CFG1_13_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_13_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_13_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_14_OFFSET	32'hfe
`define TCAM_CFG1_14_SIZE	11
`define TCAM_CFG1_14_SIZE_IN_WORDS	1

`define TCAM_CFG1_14_INV_SIZE	1
`define TCAM_CFG1_14_INV_START_OFFSET	0
`define TCAM_CFG1_14_INV_RANGE	[0:0]
`define TCAM_CFG1_14_INV_RST_VALUE	0
`define TCAM_CFG1_14_INV_ADDR_SIZE	10
`define TCAM_CFG1_14_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_14_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_14_INV_ADDR_RST_VALUE	0
`define TCAM_CFG1_15_OFFSET	32'hff
`define TCAM_CFG1_15_SIZE	11
`define TCAM_CFG1_15_SIZE_IN_WORDS	1

`define TCAM_CFG1_15_INV_SIZE	1
`define TCAM_CFG1_15_INV_START_OFFSET	0
`define TCAM_CFG1_15_INV_RANGE	[0:0]
`define TCAM_CFG1_15_INV_RST_VALUE	0
`define TCAM_CFG1_15_INV_ADDR_SIZE	10
`define TCAM_CFG1_15_INV_ADDR_START_OFFSET	1
`define TCAM_CFG1_15_INV_ADDR_RANGE	[10:1]
`define TCAM_CFG1_15_INV_ADDR_RST_VALUE	0
`define TCAM_BIST_CFG_0_OFFSET	32'h100
`define TCAM_BIST_CFG_0_SIZE	6
`define TCAM_BIST_CFG_0_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_0_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_0_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_0_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_0_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_0_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_0_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_0_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_0_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_0_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_0_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_0_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_0_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_0_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_0_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_0_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_0_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_0_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_0_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_0_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_0_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_0_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_0_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_0_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_0_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_1_OFFSET	32'h101
`define TCAM_BIST_CFG_1_SIZE	6
`define TCAM_BIST_CFG_1_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_1_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_1_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_1_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_1_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_1_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_1_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_1_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_1_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_1_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_1_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_1_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_1_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_1_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_1_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_1_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_1_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_1_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_1_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_1_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_1_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_1_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_1_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_1_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_1_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_2_OFFSET	32'h102
`define TCAM_BIST_CFG_2_SIZE	6
`define TCAM_BIST_CFG_2_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_2_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_2_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_2_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_2_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_2_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_2_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_2_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_2_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_2_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_2_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_2_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_2_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_2_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_2_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_2_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_2_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_2_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_2_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_2_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_2_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_2_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_2_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_2_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_2_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_3_OFFSET	32'h103
`define TCAM_BIST_CFG_3_SIZE	6
`define TCAM_BIST_CFG_3_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_3_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_3_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_3_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_3_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_3_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_3_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_3_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_3_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_3_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_3_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_3_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_3_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_3_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_3_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_3_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_3_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_3_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_3_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_3_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_3_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_3_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_3_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_3_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_3_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_4_OFFSET	32'h104
`define TCAM_BIST_CFG_4_SIZE	6
`define TCAM_BIST_CFG_4_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_4_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_4_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_4_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_4_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_4_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_4_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_4_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_4_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_4_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_4_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_4_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_4_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_4_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_4_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_4_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_4_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_4_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_4_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_4_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_4_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_4_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_4_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_4_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_4_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_5_OFFSET	32'h105
`define TCAM_BIST_CFG_5_SIZE	6
`define TCAM_BIST_CFG_5_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_5_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_5_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_5_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_5_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_5_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_5_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_5_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_5_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_5_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_5_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_5_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_5_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_5_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_5_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_5_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_5_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_5_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_5_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_5_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_5_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_5_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_5_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_5_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_5_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_6_OFFSET	32'h106
`define TCAM_BIST_CFG_6_SIZE	6
`define TCAM_BIST_CFG_6_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_6_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_6_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_6_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_6_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_6_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_6_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_6_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_6_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_6_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_6_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_6_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_6_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_6_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_6_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_6_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_6_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_6_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_6_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_6_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_6_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_6_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_6_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_6_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_6_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_7_OFFSET	32'h107
`define TCAM_BIST_CFG_7_SIZE	6
`define TCAM_BIST_CFG_7_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_7_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_7_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_7_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_7_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_7_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_7_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_7_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_7_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_7_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_7_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_7_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_7_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_7_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_7_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_7_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_7_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_7_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_7_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_7_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_7_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_7_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_7_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_7_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_7_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_8_OFFSET	32'h108
`define TCAM_BIST_CFG_8_SIZE	6
`define TCAM_BIST_CFG_8_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_8_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_8_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_8_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_8_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_8_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_8_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_8_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_8_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_8_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_8_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_8_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_8_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_8_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_8_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_8_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_8_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_8_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_8_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_8_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_8_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_8_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_8_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_8_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_8_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_9_OFFSET	32'h109
`define TCAM_BIST_CFG_9_SIZE	6
`define TCAM_BIST_CFG_9_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_9_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_9_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_9_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_9_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_9_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_9_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_9_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_9_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_9_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_9_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_9_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_9_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_9_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_9_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_9_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_9_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_9_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_9_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_9_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_9_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_9_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_9_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_9_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_9_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_10_OFFSET	32'h10a
`define TCAM_BIST_CFG_10_SIZE	6
`define TCAM_BIST_CFG_10_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_10_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_10_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_10_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_10_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_10_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_10_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_10_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_10_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_10_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_10_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_10_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_10_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_10_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_10_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_10_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_10_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_10_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_10_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_10_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_10_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_10_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_10_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_10_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_10_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_11_OFFSET	32'h10b
`define TCAM_BIST_CFG_11_SIZE	6
`define TCAM_BIST_CFG_11_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_11_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_11_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_11_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_11_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_11_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_11_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_11_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_11_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_11_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_11_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_11_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_11_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_11_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_11_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_11_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_11_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_11_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_11_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_11_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_11_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_11_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_11_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_11_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_11_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_12_OFFSET	32'h10c
`define TCAM_BIST_CFG_12_SIZE	6
`define TCAM_BIST_CFG_12_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_12_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_12_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_12_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_12_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_12_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_12_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_12_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_12_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_12_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_12_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_12_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_12_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_12_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_12_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_12_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_12_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_12_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_12_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_12_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_12_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_12_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_12_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_12_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_12_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_13_OFFSET	32'h10d
`define TCAM_BIST_CFG_13_SIZE	6
`define TCAM_BIST_CFG_13_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_13_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_13_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_13_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_13_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_13_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_13_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_13_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_13_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_13_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_13_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_13_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_13_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_13_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_13_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_13_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_13_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_13_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_13_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_13_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_13_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_13_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_13_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_13_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_13_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_14_OFFSET	32'h10e
`define TCAM_BIST_CFG_14_SIZE	6
`define TCAM_BIST_CFG_14_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_14_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_14_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_14_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_14_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_14_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_14_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_14_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_14_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_14_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_14_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_14_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_14_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_14_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_14_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_14_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_14_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_14_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_14_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_14_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_14_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_14_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_14_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_14_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_14_BIST_PTRN_FILL_RST_VALUE	0
`define TCAM_BIST_CFG_15_OFFSET	32'h10f
`define TCAM_BIST_CFG_15_SIZE	6
`define TCAM_BIST_CFG_15_SIZE_IN_WORDS	1

`define TCAM_BIST_CFG_15_BIST_PASS_SIZE	1
`define TCAM_BIST_CFG_15_BIST_PASS_START_OFFSET	0
`define TCAM_BIST_CFG_15_BIST_PASS_RANGE	[0:0]
`define TCAM_BIST_CFG_15_BIST_PASS_RST_VALUE	0
`define TCAM_BIST_CFG_15_BIST_FAIL_SIZE	1
`define TCAM_BIST_CFG_15_BIST_FAIL_START_OFFSET	1
`define TCAM_BIST_CFG_15_BIST_FAIL_RANGE	[1:1]
`define TCAM_BIST_CFG_15_BIST_FAIL_RST_VALUE	0
`define TCAM_BIST_CFG_15_BIST_RUN_SIZE	1
`define TCAM_BIST_CFG_15_BIST_RUN_START_OFFSET	2
`define TCAM_BIST_CFG_15_BIST_RUN_RANGE	[2:2]
`define TCAM_BIST_CFG_15_BIST_RUN_RST_VALUE	0
`define TCAM_BIST_CFG_15_BIST_RST_SIZE	1
`define TCAM_BIST_CFG_15_BIST_RST_START_OFFSET	3
`define TCAM_BIST_CFG_15_BIST_RST_RANGE	[3:3]
`define TCAM_BIST_CFG_15_BIST_RST_RST_VALUE	0
`define TCAM_BIST_CFG_15_BIST_RPR_MODE_SIZE	1
`define TCAM_BIST_CFG_15_BIST_RPR_MODE_START_OFFSET	4
`define TCAM_BIST_CFG_15_BIST_RPR_MODE_RANGE	[4:4]
`define TCAM_BIST_CFG_15_BIST_RPR_MODE_RST_VALUE	0
`define TCAM_BIST_CFG_15_BIST_PTRN_FILL_SIZE	1
`define TCAM_BIST_CFG_15_BIST_PTRN_FILL_START_OFFSET	5
`define TCAM_BIST_CFG_15_BIST_PTRN_FILL_RANGE	[5:5]
`define TCAM_BIST_CFG_15_BIST_PTRN_FILL_RST_VALUE	0
`define INCR_CTLR_CFG_0_OFFSET	32'h110
`define INCR_CTLR_CFG_0_SIZE	6
`define INCR_CTLR_CFG_0_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_0_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_0_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_0_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_0_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_0_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_0_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_0_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_0_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_1_OFFSET	32'h111
`define INCR_CTLR_CFG_1_SIZE	6
`define INCR_CTLR_CFG_1_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_1_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_1_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_1_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_1_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_1_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_1_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_1_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_1_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_2_OFFSET	32'h112
`define INCR_CTLR_CFG_2_SIZE	6
`define INCR_CTLR_CFG_2_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_2_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_2_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_2_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_2_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_2_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_2_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_2_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_2_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_3_OFFSET	32'h113
`define INCR_CTLR_CFG_3_SIZE	6
`define INCR_CTLR_CFG_3_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_3_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_3_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_3_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_3_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_3_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_3_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_3_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_3_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_4_OFFSET	32'h114
`define INCR_CTLR_CFG_4_SIZE	6
`define INCR_CTLR_CFG_4_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_4_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_4_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_4_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_4_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_4_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_4_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_4_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_4_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_5_OFFSET	32'h115
`define INCR_CTLR_CFG_5_SIZE	6
`define INCR_CTLR_CFG_5_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_5_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_5_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_5_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_5_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_5_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_5_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_5_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_5_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_6_OFFSET	32'h116
`define INCR_CTLR_CFG_6_SIZE	6
`define INCR_CTLR_CFG_6_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_6_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_6_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_6_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_6_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_6_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_6_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_6_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_6_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_7_OFFSET	32'h117
`define INCR_CTLR_CFG_7_SIZE	6
`define INCR_CTLR_CFG_7_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_7_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_7_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_7_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_7_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_7_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_7_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_7_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_7_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_8_OFFSET	32'h118
`define INCR_CTLR_CFG_8_SIZE	6
`define INCR_CTLR_CFG_8_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_8_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_8_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_8_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_8_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_8_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_8_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_8_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_8_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_9_OFFSET	32'h119
`define INCR_CTLR_CFG_9_SIZE	6
`define INCR_CTLR_CFG_9_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_9_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_9_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_9_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_9_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_9_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_9_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_9_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_9_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_10_OFFSET	32'h11a
`define INCR_CTLR_CFG_10_SIZE	6
`define INCR_CTLR_CFG_10_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_10_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_10_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_10_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_10_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_10_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_10_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_10_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_10_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_11_OFFSET	32'h11b
`define INCR_CTLR_CFG_11_SIZE	6
`define INCR_CTLR_CFG_11_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_11_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_11_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_11_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_11_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_11_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_11_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_11_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_11_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_12_OFFSET	32'h11c
`define INCR_CTLR_CFG_12_SIZE	6
`define INCR_CTLR_CFG_12_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_12_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_12_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_12_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_12_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_12_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_12_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_12_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_12_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_13_OFFSET	32'h11d
`define INCR_CTLR_CFG_13_SIZE	6
`define INCR_CTLR_CFG_13_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_13_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_13_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_13_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_13_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_13_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_13_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_13_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_13_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_14_OFFSET	32'h11e
`define INCR_CTLR_CFG_14_SIZE	6
`define INCR_CTLR_CFG_14_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_14_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_14_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_14_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_14_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_14_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_14_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_14_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_14_INCR_CUR_TBL_RST_VALUE	0
`define INCR_CTLR_CFG_15_OFFSET	32'h11f
`define INCR_CTLR_CFG_15_SIZE	6
`define INCR_CTLR_CFG_15_SIZE_IN_WORDS	1

`define INCR_CTLR_CFG_15_INCR_CTR_EN_SIZE	1
`define INCR_CTLR_CFG_15_INCR_CTR_EN_START_OFFSET	0
`define INCR_CTLR_CFG_15_INCR_CTR_EN_RANGE	[0:0]
`define INCR_CTLR_CFG_15_INCR_CTR_EN_RST_VALUE	0
`define INCR_CTLR_CFG_15_INCR_CUR_TBL_SIZE	5
`define INCR_CTLR_CFG_15_INCR_CUR_TBL_START_OFFSET	1
`define INCR_CTLR_CFG_15_INCR_CUR_TBL_RANGE	[5:1]
`define INCR_CTLR_CFG_15_INCR_CUR_TBL_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_0_OFFSET	32'h140
`define UPD_SRAM_TBL_ENTRY_0_SIZE	118
`define UPD_SRAM_TBL_ENTRY_0_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_0_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_0_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_0_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_0_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_0_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_0_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_0_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_0_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_0_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_0_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_0_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_0_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_1_OFFSET	32'h144
`define UPD_SRAM_TBL_ENTRY_1_SIZE	118
`define UPD_SRAM_TBL_ENTRY_1_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_1_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_1_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_1_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_1_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_1_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_1_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_1_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_1_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_1_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_1_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_1_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_1_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_2_OFFSET	32'h148
`define UPD_SRAM_TBL_ENTRY_2_SIZE	118
`define UPD_SRAM_TBL_ENTRY_2_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_2_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_2_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_2_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_2_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_2_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_2_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_2_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_2_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_2_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_2_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_2_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_2_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_3_OFFSET	32'h14c
`define UPD_SRAM_TBL_ENTRY_3_SIZE	118
`define UPD_SRAM_TBL_ENTRY_3_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_3_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_3_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_3_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_3_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_3_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_3_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_3_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_3_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_3_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_3_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_3_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_3_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_4_OFFSET	32'h150
`define UPD_SRAM_TBL_ENTRY_4_SIZE	118
`define UPD_SRAM_TBL_ENTRY_4_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_4_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_4_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_4_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_4_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_4_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_4_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_4_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_4_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_4_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_4_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_4_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_4_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_5_OFFSET	32'h154
`define UPD_SRAM_TBL_ENTRY_5_SIZE	118
`define UPD_SRAM_TBL_ENTRY_5_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_5_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_5_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_5_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_5_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_5_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_5_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_5_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_5_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_5_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_5_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_5_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_5_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_6_OFFSET	32'h158
`define UPD_SRAM_TBL_ENTRY_6_SIZE	118
`define UPD_SRAM_TBL_ENTRY_6_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_6_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_6_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_6_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_6_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_6_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_6_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_6_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_6_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_6_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_6_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_6_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_6_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_7_OFFSET	32'h15c
`define UPD_SRAM_TBL_ENTRY_7_SIZE	118
`define UPD_SRAM_TBL_ENTRY_7_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_7_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_7_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_7_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_7_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_7_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_7_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_7_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_7_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_7_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_7_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_7_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_7_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_8_OFFSET	32'h160
`define UPD_SRAM_TBL_ENTRY_8_SIZE	118
`define UPD_SRAM_TBL_ENTRY_8_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_8_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_8_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_8_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_8_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_8_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_8_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_8_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_8_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_8_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_8_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_8_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_8_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_9_OFFSET	32'h164
`define UPD_SRAM_TBL_ENTRY_9_SIZE	118
`define UPD_SRAM_TBL_ENTRY_9_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_9_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_9_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_9_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_9_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_9_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_9_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_9_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_9_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_9_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_9_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_9_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_9_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_10_OFFSET	32'h168
`define UPD_SRAM_TBL_ENTRY_10_SIZE	118
`define UPD_SRAM_TBL_ENTRY_10_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_10_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_10_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_10_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_10_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_10_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_10_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_10_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_10_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_10_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_10_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_10_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_10_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_11_OFFSET	32'h16c
`define UPD_SRAM_TBL_ENTRY_11_SIZE	118
`define UPD_SRAM_TBL_ENTRY_11_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_11_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_11_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_11_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_11_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_11_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_11_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_11_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_11_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_11_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_11_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_11_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_11_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_12_OFFSET	32'h170
`define UPD_SRAM_TBL_ENTRY_12_SIZE	118
`define UPD_SRAM_TBL_ENTRY_12_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_12_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_12_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_12_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_12_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_12_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_12_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_12_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_12_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_12_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_12_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_12_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_12_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_13_OFFSET	32'h174
`define UPD_SRAM_TBL_ENTRY_13_SIZE	118
`define UPD_SRAM_TBL_ENTRY_13_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_13_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_13_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_13_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_13_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_13_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_13_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_13_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_13_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_13_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_13_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_13_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_13_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_14_OFFSET	32'h178
`define UPD_SRAM_TBL_ENTRY_14_SIZE	118
`define UPD_SRAM_TBL_ENTRY_14_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_14_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_14_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_14_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_14_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_14_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_14_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_14_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_14_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_14_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_14_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_14_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_14_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_15_OFFSET	32'h17c
`define UPD_SRAM_TBL_ENTRY_15_SIZE	118
`define UPD_SRAM_TBL_ENTRY_15_SIZE_IN_WORDS	4

`define UPD_SRAM_TBL_ENTRY_15_UPD_EN_SIZE	1
`define UPD_SRAM_TBL_ENTRY_15_UPD_EN_START_OFFSET	0
`define UPD_SRAM_TBL_ENTRY_15_UPD_EN_RANGE	[0:0]
`define UPD_SRAM_TBL_ENTRY_15_UPD_EN_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_15_DATA_SIZE	107
`define UPD_SRAM_TBL_ENTRY_15_DATA_START_OFFSET	1
`define UPD_SRAM_TBL_ENTRY_15_DATA_RANGE	[107:1]
`define UPD_SRAM_TBL_ENTRY_15_DATA_RST_VALUE	0
`define UPD_SRAM_TBL_ENTRY_15_ADR_SIZE	10
`define UPD_SRAM_TBL_ENTRY_15_ADR_START_OFFSET	108
`define UPD_SRAM_TBL_ENTRY_15_ADR_RANGE	[117:108]
`define UPD_SRAM_TBL_ENTRY_15_ADR_RST_VALUE	0
`define UPD_SRAM_TBL_CFG_0_OFFSET	32'h180
`define UPD_SRAM_TBL_CFG_0_SIZE	1
`define UPD_SRAM_TBL_CFG_0_SIZE_IN_WORDS	1

`define UPD_SRAM_TBL_CFG_0_UPD_TRIGGER_SIZE	1
`define UPD_SRAM_TBL_CFG_0_UPD_TRIGGER_START_OFFSET	0
`define UPD_SRAM_TBL_CFG_0_UPD_TRIGGER_RANGE	[0:0]
`define UPD_SRAM_TBL_CFG_0_UPD_TRIGGER_RST_VALUE	0
`define UPD_SRAM_TBL_STA_0_OFFSET	32'h181
`define UPD_SRAM_TBL_STA_0_SIZE	4
`define UPD_SRAM_TBL_STA_0_SIZE_IN_WORDS	1

`define UPD_SRAM_TBL_STA_0_UPD_PENDING_CNT_SIZE	4
`define UPD_SRAM_TBL_STA_0_UPD_PENDING_CNT_START_OFFSET	0
`define UPD_SRAM_TBL_STA_0_UPD_PENDING_CNT_RANGE	[3:0]
`define UPD_SRAM_TBL_STA_0_UPD_PENDING_CNT_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_0_OFFSET	32'h1c0
`define UPD_TCAM_TBL_ENTRY_0_SIZE	92
`define UPD_TCAM_TBL_ENTRY_0_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_0_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_0_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_0_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_0_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_0_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_0_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_0_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_0_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_0_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_0_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_0_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_0_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_0_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_0_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_0_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_0_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_1_OFFSET	32'h1c3
`define UPD_TCAM_TBL_ENTRY_1_SIZE	92
`define UPD_TCAM_TBL_ENTRY_1_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_1_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_1_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_1_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_1_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_1_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_1_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_1_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_1_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_1_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_1_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_1_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_1_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_1_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_1_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_1_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_1_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_2_OFFSET	32'h1c6
`define UPD_TCAM_TBL_ENTRY_2_SIZE	92
`define UPD_TCAM_TBL_ENTRY_2_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_2_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_2_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_2_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_2_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_2_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_2_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_2_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_2_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_2_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_2_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_2_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_2_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_2_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_2_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_2_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_2_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_3_OFFSET	32'h1c9
`define UPD_TCAM_TBL_ENTRY_3_SIZE	92
`define UPD_TCAM_TBL_ENTRY_3_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_3_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_3_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_3_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_3_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_3_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_3_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_3_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_3_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_3_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_3_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_3_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_3_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_3_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_3_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_3_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_3_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_4_OFFSET	32'h1cc
`define UPD_TCAM_TBL_ENTRY_4_SIZE	92
`define UPD_TCAM_TBL_ENTRY_4_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_4_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_4_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_4_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_4_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_4_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_4_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_4_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_4_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_4_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_4_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_4_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_4_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_4_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_4_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_4_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_4_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_5_OFFSET	32'h1cf
`define UPD_TCAM_TBL_ENTRY_5_SIZE	92
`define UPD_TCAM_TBL_ENTRY_5_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_5_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_5_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_5_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_5_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_5_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_5_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_5_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_5_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_5_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_5_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_5_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_5_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_5_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_5_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_5_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_5_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_6_OFFSET	32'h1d2
`define UPD_TCAM_TBL_ENTRY_6_SIZE	92
`define UPD_TCAM_TBL_ENTRY_6_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_6_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_6_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_6_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_6_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_6_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_6_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_6_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_6_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_6_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_6_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_6_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_6_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_6_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_6_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_6_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_6_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_7_OFFSET	32'h1d5
`define UPD_TCAM_TBL_ENTRY_7_SIZE	92
`define UPD_TCAM_TBL_ENTRY_7_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_7_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_7_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_7_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_7_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_7_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_7_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_7_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_7_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_7_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_7_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_7_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_7_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_7_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_7_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_7_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_7_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_8_OFFSET	32'h1d8
`define UPD_TCAM_TBL_ENTRY_8_SIZE	92
`define UPD_TCAM_TBL_ENTRY_8_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_8_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_8_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_8_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_8_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_8_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_8_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_8_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_8_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_8_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_8_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_8_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_8_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_8_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_8_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_8_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_8_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_9_OFFSET	32'h1db
`define UPD_TCAM_TBL_ENTRY_9_SIZE	92
`define UPD_TCAM_TBL_ENTRY_9_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_9_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_9_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_9_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_9_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_9_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_9_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_9_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_9_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_9_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_9_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_9_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_9_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_9_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_9_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_9_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_9_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_10_OFFSET	32'h1de
`define UPD_TCAM_TBL_ENTRY_10_SIZE	92
`define UPD_TCAM_TBL_ENTRY_10_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_10_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_10_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_10_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_10_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_10_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_10_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_10_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_10_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_10_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_10_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_10_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_10_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_10_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_10_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_10_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_10_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_11_OFFSET	32'h1e1
`define UPD_TCAM_TBL_ENTRY_11_SIZE	92
`define UPD_TCAM_TBL_ENTRY_11_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_11_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_11_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_11_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_11_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_11_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_11_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_11_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_11_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_11_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_11_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_11_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_11_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_11_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_11_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_11_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_11_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_12_OFFSET	32'h1e4
`define UPD_TCAM_TBL_ENTRY_12_SIZE	92
`define UPD_TCAM_TBL_ENTRY_12_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_12_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_12_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_12_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_12_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_12_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_12_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_12_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_12_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_12_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_12_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_12_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_12_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_12_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_12_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_12_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_12_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_13_OFFSET	32'h1e7
`define UPD_TCAM_TBL_ENTRY_13_SIZE	92
`define UPD_TCAM_TBL_ENTRY_13_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_13_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_13_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_13_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_13_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_13_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_13_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_13_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_13_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_13_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_13_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_13_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_13_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_13_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_13_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_13_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_13_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_14_OFFSET	32'h1ea
`define UPD_TCAM_TBL_ENTRY_14_SIZE	92
`define UPD_TCAM_TBL_ENTRY_14_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_14_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_14_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_14_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_14_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_14_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_14_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_14_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_14_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_14_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_14_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_14_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_14_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_14_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_14_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_14_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_14_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_15_OFFSET	32'h1ed
`define UPD_TCAM_TBL_ENTRY_15_SIZE	92
`define UPD_TCAM_TBL_ENTRY_15_SIZE_IN_WORDS	3

`define UPD_TCAM_TBL_ENTRY_15_UPD_EN_SIZE	1
`define UPD_TCAM_TBL_ENTRY_15_UPD_EN_START_OFFSET	0
`define UPD_TCAM_TBL_ENTRY_15_UPD_EN_RANGE	[0:0]
`define UPD_TCAM_TBL_ENTRY_15_UPD_EN_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_15_YNX_SIZE	1
`define UPD_TCAM_TBL_ENTRY_15_YNX_START_OFFSET	1
`define UPD_TCAM_TBL_ENTRY_15_YNX_RANGE	[1:1]
`define UPD_TCAM_TBL_ENTRY_15_YNX_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_15_DATA_SIZE	80
`define UPD_TCAM_TBL_ENTRY_15_DATA_START_OFFSET	2
`define UPD_TCAM_TBL_ENTRY_15_DATA_RANGE	[81:2]
`define UPD_TCAM_TBL_ENTRY_15_DATA_RST_VALUE	0
`define UPD_TCAM_TBL_ENTRY_15_ADR_SIZE	10
`define UPD_TCAM_TBL_ENTRY_15_ADR_START_OFFSET	82
`define UPD_TCAM_TBL_ENTRY_15_ADR_RANGE	[91:82]
`define UPD_TCAM_TBL_ENTRY_15_ADR_RST_VALUE	0
`define UPD_TCAM_TBL_CFG_0_OFFSET	32'h200
`define UPD_TCAM_TBL_CFG_0_SIZE	1
`define UPD_TCAM_TBL_CFG_0_SIZE_IN_WORDS	1

`define UPD_TCAM_TBL_CFG_0_UPD_TRIGGER_SIZE	1
`define UPD_TCAM_TBL_CFG_0_UPD_TRIGGER_START_OFFSET	0
`define UPD_TCAM_TBL_CFG_0_UPD_TRIGGER_RANGE	[0:0]
`define UPD_TCAM_TBL_CFG_0_UPD_TRIGGER_RST_VALUE	0
`define UPD_TCAM_TBL_STA_0_OFFSET	32'h201
`define UPD_TCAM_TBL_STA_0_SIZE	4
`define UPD_TCAM_TBL_STA_0_SIZE_IN_WORDS	1

`define UPD_TCAM_TBL_STA_0_UPD_PENDING_CNT_SIZE	4
`define UPD_TCAM_TBL_STA_0_UPD_PENDING_CNT_START_OFFSET	0
`define UPD_TCAM_TBL_STA_0_UPD_PENDING_CNT_RANGE	[3:0]
`define UPD_TCAM_TBL_STA_0_UPD_PENDING_CNT_RST_VALUE	0

`define SRAM_0_OFFSET	32'h1000
`define SRAM_0_NUMROWS	1024
`define SRAM_0_WIDTH	107
`define SRAM_0_WIDTH_IN_WORDS	4


`define SRAM_1_OFFSET	32'h2000
`define SRAM_1_NUMROWS	1024
`define SRAM_1_WIDTH	107
`define SRAM_1_WIDTH_IN_WORDS	4


`define SRAM_2_OFFSET	32'h3000
`define SRAM_2_NUMROWS	1024
`define SRAM_2_WIDTH	107
`define SRAM_2_WIDTH_IN_WORDS	4


`define SRAM_3_OFFSET	32'h4000
`define SRAM_3_NUMROWS	1024
`define SRAM_3_WIDTH	107
`define SRAM_3_WIDTH_IN_WORDS	4


`define SRAM_4_OFFSET	32'h5000
`define SRAM_4_NUMROWS	1024
`define SRAM_4_WIDTH	107
`define SRAM_4_WIDTH_IN_WORDS	4


`define SRAM_5_OFFSET	32'h6000
`define SRAM_5_NUMROWS	1024
`define SRAM_5_WIDTH	107
`define SRAM_5_WIDTH_IN_WORDS	4


`define SRAM_6_OFFSET	32'h7000
`define SRAM_6_NUMROWS	1024
`define SRAM_6_WIDTH	107
`define SRAM_6_WIDTH_IN_WORDS	4


`define SRAM_7_OFFSET	32'h8000
`define SRAM_7_NUMROWS	1024
`define SRAM_7_WIDTH	107
`define SRAM_7_WIDTH_IN_WORDS	4


`define SRAM_8_OFFSET	32'h9000
`define SRAM_8_NUMROWS	1024
`define SRAM_8_WIDTH	107
`define SRAM_8_WIDTH_IN_WORDS	4


`define SRAM_9_OFFSET	32'ha000
`define SRAM_9_NUMROWS	1024
`define SRAM_9_WIDTH	107
`define SRAM_9_WIDTH_IN_WORDS	4


`define SRAM_10_OFFSET	32'hb000
`define SRAM_10_NUMROWS	1024
`define SRAM_10_WIDTH	107
`define SRAM_10_WIDTH_IN_WORDS	4


`define SRAM_11_OFFSET	32'hc000
`define SRAM_11_NUMROWS	1024
`define SRAM_11_WIDTH	107
`define SRAM_11_WIDTH_IN_WORDS	4


`define SRAM_12_OFFSET	32'hd000
`define SRAM_12_NUMROWS	1024
`define SRAM_12_WIDTH	107
`define SRAM_12_WIDTH_IN_WORDS	4


`define SRAM_13_OFFSET	32'he000
`define SRAM_13_NUMROWS	1024
`define SRAM_13_WIDTH	107
`define SRAM_13_WIDTH_IN_WORDS	4


`define SRAM_14_OFFSET	32'hf000
`define SRAM_14_NUMROWS	1024
`define SRAM_14_WIDTH	107
`define SRAM_14_WIDTH_IN_WORDS	4


`define SRAM_15_OFFSET	32'h10000
`define SRAM_15_NUMROWS	1024
`define SRAM_15_WIDTH	107
`define SRAM_15_WIDTH_IN_WORDS	4


`define TCAM_I_0_OFFSET	32'h11000
`define TCAM_I_0_NUMROWS	1024
`define TCAM_I_0_WIDTH	80
`define TCAM_I_0_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_1_OFFSET	32'h12000
`define TCAM_I_1_NUMROWS	1024
`define TCAM_I_1_WIDTH	80
`define TCAM_I_1_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_2_OFFSET	32'h13000
`define TCAM_I_2_NUMROWS	1024
`define TCAM_I_2_WIDTH	80
`define TCAM_I_2_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_3_OFFSET	32'h14000
`define TCAM_I_3_NUMROWS	1024
`define TCAM_I_3_WIDTH	80
`define TCAM_I_3_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_4_OFFSET	32'h15000
`define TCAM_I_4_NUMROWS	1024
`define TCAM_I_4_WIDTH	80
`define TCAM_I_4_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_5_OFFSET	32'h16000
`define TCAM_I_5_NUMROWS	1024
`define TCAM_I_5_WIDTH	80
`define TCAM_I_5_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_6_OFFSET	32'h17000
`define TCAM_I_6_NUMROWS	1024
`define TCAM_I_6_WIDTH	80
`define TCAM_I_6_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_7_OFFSET	32'h18000
`define TCAM_I_7_NUMROWS	1024
`define TCAM_I_7_WIDTH	80
`define TCAM_I_7_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_8_OFFSET	32'h19000
`define TCAM_I_8_NUMROWS	1024
`define TCAM_I_8_WIDTH	80
`define TCAM_I_8_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_9_OFFSET	32'h1a000
`define TCAM_I_9_NUMROWS	1024
`define TCAM_I_9_WIDTH	80
`define TCAM_I_9_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_10_OFFSET	32'h1b000
`define TCAM_I_10_NUMROWS	1024
`define TCAM_I_10_WIDTH	80
`define TCAM_I_10_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_11_OFFSET	32'h1c000
`define TCAM_I_11_NUMROWS	1024
`define TCAM_I_11_WIDTH	80
`define TCAM_I_11_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_12_OFFSET	32'h1d000
`define TCAM_I_12_NUMROWS	1024
`define TCAM_I_12_WIDTH	80
`define TCAM_I_12_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_13_OFFSET	32'h1e000
`define TCAM_I_13_NUMROWS	1024
`define TCAM_I_13_WIDTH	80
`define TCAM_I_13_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_14_OFFSET	32'h1f000
`define TCAM_I_14_NUMROWS	1024
`define TCAM_I_14_WIDTH	80
`define TCAM_I_14_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
`define TCAM_I_15_OFFSET	32'h20000
`define TCAM_I_15_NUMROWS	1024
`define TCAM_I_15_WIDTH	80
`define TCAM_I_15_WIDTH_IN_WORDS	3


`define TCAM_I_DATA_SIZE	80
`define TCAM_I_DATA_START_OFFSET	0
`define TCAM_I_DATA_RANGE	[79:0]
`define TCAM_I_DATA_RST_VALUE	0
 
`define SOM_CORE_HCTODLY 1 
`define SOM_CORE_SRCODLY 1 
`define SOM_CORE_RAMHASH 95 
`define SOM_CORE_BITFSIZ 3 
`define SOM_CORE_WRODELY 1 
`define SOM_CORE_NUMHCTL 16 
`define SOM_CORE_SLV_START_ADDR 0 
`define SOM_CORE_SOMIDLY 1 
`define SOM_CORE_BITKBUS 80 
`define SOM_CORE_TGRDCOL 8 
`define SOM_CORE_HRDODLY 1 
`define SOM_CORE_TCAMDLY 3 
`define SOM_CORE_FLOPCRC 1 
`define SOM_CORE_CMOPTIME 14 
`define SOM_CORE_SLV_ADDR_SIZE 262143 
`define SOM_CORE_TCSRDLY 2 
`define SOM_CORE_NUMIADR 1024 
`define SOM_CORE_SLV_END_ADDR 262143 
`define SOM_CORE_CAMWDTH 80 
`define SOM_CORE_TCMODLY 1 
`define SOM_CORE_BITDBUS 96 
`define SOM_CORE_NUMSRAM 16 
`define SOM_CORE_NUMPROC 2 
`define SOM_CORE_INOPTIME 9 
`define SOM_CORE_RAMDATA 107 
`define SOM_CORE_NUMCCTL 16 
`define SOM_CORE_NUMOTUP 8 
`define SOM_CORE_BITRCAM 3 
`define SOM_CORE_NUMWCTL 16 
`define SOM_CORE_BITIADR 10 
`define SOM_CORE_HAOPTIME 14 
`define SOM_CORE_TCTODLY 1 
`define SOM_CORE_SOMODLY 1 
`define SOM_CORE_RDOPTIME 14 
`define SOM_CORE_BITKSEG 3 
`define SOM_CORE_BITSROW 10 
`define SOM_CORE_SRCIDLY 1 
`define SOM_CORE_TMCODLY 1 
`define SOM_CORE_NUMTCAM 16 
`define SOM_CORE_NUMDSEG 8 
`define SOM_CORE_BITRADR 14 
`define SOM_CORE_NUMRCTL 16 
`define SOM_CORE_NUMTROW 1024 
`define SOM_CORE_BITHWAY 1 
`define SOM_CORE_NUMTBLE 32 
`define SOM_CORE_BITRDAT 96 
`define SOM_CORE_NUMKSEG 8 
`define SOM_CORE_TGRDROW 2 
`define SOM_CORE_TCSRDLY1 1 
`define SOM_CORE_TCSRDLY2 1 
`define SOM_CORE_BITTROW 10 
`define SOM_CORE_BITTBLE 5 
`define SOM_CORE_NUMICTL 16 
`define SOM_CORE_RDODELY 8 
`define SOM_CORE_WROPTIME 3 
`define SOM_CORE_SRAMDLY 3 
`define SOM_CORE_BITINCR 16 
`define SOM_CORE_RAMWDTH 107 
`define SOM_CORE_BITPROC 1 
`define SOM_CORE_BITDSEG 3 
`define SOM_CORE_TCFPOUT 1 
`define SOM_CORE_INCODLY 1 
`define SOM_CORE_NUMRADR 16384 
`define SOM_CORE_NUMSROW 1024 
`define SOM_CORE_NUMHWAY 2 
`define SOM_CORE_FIFOSIZ 8 



`define SOM_CORE_ENDOFFSET 20fff