<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpuPipeline.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROLLER.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONTROLLER.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CONTROLLER.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROLLER_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DE_REG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DE_REG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DE_REG.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DE_REG_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DM_EXT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM_EXT_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DM_EXT_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_CMP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_CMP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_CMP.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_CMP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_CMP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_EXT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_EXT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_EXT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_GRF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_GRF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_GRF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_GRF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_JUMP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_JUMP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_JUMP.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_NPC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_NPC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_NPC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_STALL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_STALL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_STALL.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_STALL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_STALL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EM_REG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EM_REG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EM_REG.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EM_REG_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="E_ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="E_ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="E_ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="E_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="E_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="E_HILO_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="E_HILO_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FD_REG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FD_REG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FD_REG.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FD_REG_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="F_IFU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="F_IFU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="F_IFU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="F_IFU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MW_REG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MW_REG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MW_REG.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MW_REG_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M_DM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="M_DM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="M_DM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M_DM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cmp_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="d_stall_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_stall_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="hilo_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hilo_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jisuan_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="jisuan_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="jisuan_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jisuan_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1734246273" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1734246273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734269441" xil_pn:in_ck="8200899287825229233" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1734269441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="CONTROLLER.v"/>
      <outfile xil_pn:name="DE_REG.v"/>
      <outfile xil_pn:name="DM_EXT.v"/>
      <outfile xil_pn:name="DM_EXT_tb.v"/>
      <outfile xil_pn:name="D_CMP.v"/>
      <outfile xil_pn:name="D_EXT.v"/>
      <outfile xil_pn:name="D_GRF.v"/>
      <outfile xil_pn:name="D_JUMP.v"/>
      <outfile xil_pn:name="D_NPC.v"/>
      <outfile xil_pn:name="D_STALL.v"/>
      <outfile xil_pn:name="EM_REG.v"/>
      <outfile xil_pn:name="E_ALU.v"/>
      <outfile xil_pn:name="E_HILO.v"/>
      <outfile xil_pn:name="FD_REG.v"/>
      <outfile xil_pn:name="F_IFU.v"/>
      <outfile xil_pn:name="MW_REG.v"/>
      <outfile xil_pn:name="M_DM.v"/>
      <outfile xil_pn:name="cmp_tb.v"/>
      <outfile xil_pn:name="d_stall_tb.v"/>
      <outfile xil_pn:name="hilo_tb.v"/>
      <outfile xil_pn:name="ifu_tb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="stall_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1734246273" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1734246273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734246273" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5896585006477243731" xil_pn:start_ts="1734246273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734246273" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1734246273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1734269441" xil_pn:in_ck="8200899287825229233" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1734269441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="CONTROLLER.v"/>
      <outfile xil_pn:name="DE_REG.v"/>
      <outfile xil_pn:name="DM_EXT.v"/>
      <outfile xil_pn:name="DM_EXT_tb.v"/>
      <outfile xil_pn:name="D_CMP.v"/>
      <outfile xil_pn:name="D_EXT.v"/>
      <outfile xil_pn:name="D_GRF.v"/>
      <outfile xil_pn:name="D_JUMP.v"/>
      <outfile xil_pn:name="D_NPC.v"/>
      <outfile xil_pn:name="D_STALL.v"/>
      <outfile xil_pn:name="EM_REG.v"/>
      <outfile xil_pn:name="E_ALU.v"/>
      <outfile xil_pn:name="E_HILO.v"/>
      <outfile xil_pn:name="FD_REG.v"/>
      <outfile xil_pn:name="F_IFU.v"/>
      <outfile xil_pn:name="MW_REG.v"/>
      <outfile xil_pn:name="M_DM.v"/>
      <outfile xil_pn:name="cmp_tb.v"/>
      <outfile xil_pn:name="d_stall_tb.v"/>
      <outfile xil_pn:name="hilo_tb.v"/>
      <outfile xil_pn:name="ifu_tb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="stall_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1734269442" xil_pn:in_ck="8200899287825229233" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1089815328289170963" xil_pn:start_ts="1734269441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1734423293" xil_pn:in_ck="-4123114833440574030" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1822811617457189616" xil_pn:start_ts="1734423293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
