{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 17:43:07 2019 " "Info: Processing started: Sun Jul 07 17:43:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debounce:inst9\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst9\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst9\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst11\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst11\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst11\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal2 " "Info: Detected ripple clock \"divfreq:inst4\|temporal2\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal " "Info: Detected ripple clock \"divfreq:inst4\|temporal\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register render:inst1\|coluna_carro3\[2\] register inst5 9.33 MHz 107.2 ns Internal " "Info: Clock \"clock\" has Internal fmax of 9.33 MHz between source register \"render:inst1\|coluna_carro3\[2\]\" and destination register \"inst5\" (period= 107.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "96.700 ns + Longest register register " "Info: + Longest register to register delay is 96.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns render:inst1\|coluna_carro3\[2\] 1 REG LC2_E22 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E22; Fanout = 9; REG Node = 'render:inst1\|coluna_carro3\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { render:inst1|coluna_carro3[2] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 2.400 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~1 2 COMB LC1_E22 2 " "Info: 2: + IC(0.600 ns) + CELL(1.800 ns) = 2.400 ns; Loc. = LC1_E22; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|coluna_carro3[2] render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 4.800 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~73 3 COMB LC7_E22 2 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 4.800 ns; Loc. = LC7_E22; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 7.200 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~79 4 COMB LC3_E22 2 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 7.200 ns; Loc. = LC3_E22; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~79'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.800 ns) 11.100 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~67 5 COMB LC8_E21 2 " "Info: 5: + IC(2.100 ns) + CELL(1.800 ns) = 11.100 ns; Loc. = LC8_E21; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 13.500 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~61 6 COMB LC2_E21 2 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 13.500 ns; Loc. = LC2_E21; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.800 ns) 17.400 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~55 7 COMB LC8_E20 2 " "Info: 7: + IC(2.100 ns) + CELL(1.800 ns) = 17.400 ns; Loc. = LC8_E20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 19.800 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~13 8 COMB LC2_E20 2 " "Info: 8: + IC(0.600 ns) + CELL(1.800 ns) = 19.800 ns; Loc. = LC2_E20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 22.200 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7 9 COMB LC6_E20 2 " "Info: 9: + IC(0.600 ns) + CELL(1.800 ns) = 22.200 ns; Loc. = LC6_E20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 24.600 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~49 10 COMB LC1_E20 2 " "Info: 10: + IC(0.600 ns) + CELL(1.800 ns) = 24.600 ns; Loc. = LC1_E20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 28.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~43 11 COMB LC8_E19 2 " "Info: 11: + IC(2.300 ns) + CELL(1.800 ns) = 28.700 ns; Loc. = LC8_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 31.100 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~37 12 COMB LC7_E19 2 " "Info: 12: + IC(0.600 ns) + CELL(1.800 ns) = 31.100 ns; Loc. = LC7_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 33.500 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~31 13 COMB LC5_E19 2 " "Info: 13: + IC(0.600 ns) + CELL(1.800 ns) = 33.500 ns; Loc. = LC5_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 35.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~25 14 COMB LC1_E19 2 " "Info: 14: + IC(0.600 ns) + CELL(1.800 ns) = 35.900 ns; Loc. = LC1_E19; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 39.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~19 15 COMB LC5_E18 2 " "Info: 15: + IC(2.200 ns) + CELL(1.800 ns) = 39.900 ns; Loc. = LC5_E18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 42.300 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~145 16 COMB LC8_E18 2 " "Info: 16: + IC(0.600 ns) + CELL(1.800 ns) = 42.300 ns; Loc. = LC8_E18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~145'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 44.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~139 17 COMB LC7_E18 2 " "Info: 17: + IC(0.600 ns) + CELL(1.800 ns) = 44.700 ns; Loc. = LC7_E18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~139'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 47.100 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~133 18 COMB LC6_E18 2 " "Info: 18: + IC(0.600 ns) + CELL(1.800 ns) = 47.100 ns; Loc. = LC6_E18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~133'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 49.500 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~127 19 COMB LC1_E18 2 " "Info: 19: + IC(0.600 ns) + CELL(1.800 ns) = 49.500 ns; Loc. = LC1_E18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~127'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 53.600 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~169 20 COMB LC8_E17 2 " "Info: 20: + IC(2.300 ns) + CELL(1.800 ns) = 53.600 ns; Loc. = LC8_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~169'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 56.000 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~163 21 COMB LC5_E17 2 " "Info: 21: + IC(0.600 ns) + CELL(1.800 ns) = 56.000 ns; Loc. = LC5_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~163'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 58.400 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~157 22 COMB LC1_E17 2 " "Info: 22: + IC(0.600 ns) + CELL(1.800 ns) = 58.400 ns; Loc. = LC1_E17; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~157'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.800 ns) 62.300 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~151 23 COMB LC5_E16 2 " "Info: 23: + IC(2.100 ns) + CELL(1.800 ns) = 62.300 ns; Loc. = LC5_E16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~151'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 64.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~103 24 COMB LC8_E16 2 " "Info: 24: + IC(0.600 ns) + CELL(1.800 ns) = 64.700 ns; Loc. = LC8_E16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~103'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 67.100 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~97 25 COMB LC4_E16 2 " "Info: 25: + IC(0.600 ns) + CELL(1.800 ns) = 67.100 ns; Loc. = LC4_E16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~97'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 69.500 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~91 26 COMB LC1_E16 2 " "Info: 26: + IC(0.600 ns) + CELL(1.800 ns) = 69.500 ns; Loc. = LC1_E16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~91'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 71.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~85 27 COMB LC7_E16 2 " "Info: 27: + IC(0.600 ns) + CELL(1.800 ns) = 71.900 ns; Loc. = LC7_E16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~85'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 75.900 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~121 28 COMB LC8_E13 2 " "Info: 28: + IC(2.200 ns) + CELL(1.800 ns) = 75.900 ns; Loc. = LC8_E13; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]~121'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 78.300 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~115 29 COMB LC6_E13 2 " "Info: 29: + IC(0.600 ns) + CELL(1.800 ns) = 78.300 ns; Loc. = LC6_E13; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[27\]~115'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 80.700 ns render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~106 30 COMB LC1_E13 1 " "Info: 30: + IC(0.600 ns) + CELL(1.800 ns) = 80.700 ns; Loc. = LC1_E13; Fanout = 1; COMB Node = 'render:inst1\|lpm_add_sub:Add7\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[28\]~106'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 83.600 ns render:inst1\|always0~143 31 COMB LC4_E13 2 " "Info: 31: + IC(0.600 ns) + CELL(2.300 ns) = 83.600 ns; Loc. = LC4_E13; Fanout = 2; COMB Node = 'render:inst1\|always0~143'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 render:inst1|always0~143 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.300 ns) 89.200 ns render:inst1\|LessThan14~2 32 COMB LC7_D23 1 " "Info: 32: + IC(3.300 ns) + CELL(2.300 ns) = 89.200 ns; Loc. = LC7_D23; Fanout = 1; COMB Node = 'render:inst1\|LessThan14~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { render:inst1|always0~143 render:inst1|LessThan14~2 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 91.600 ns render:inst1\|always0~78 33 COMB LC8_D23 1 " "Info: 33: + IC(0.600 ns) + CELL(1.800 ns) = 91.600 ns; Loc. = LC8_D23; Fanout = 1; COMB Node = 'render:inst1\|always0~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|LessThan14~2 render:inst1|always0~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 93.400 ns render:inst1\|saida_carro~13 34 COMB LC4_D23 1 " "Info: 34: + IC(0.600 ns) + CELL(1.200 ns) = 93.400 ns; Loc. = LC4_D23; Fanout = 1; COMB Node = 'render:inst1\|saida_carro~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { render:inst1|always0~78 render:inst1|saida_carro~13 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 94.900 ns render:inst1\|saida_carro~8 35 COMB LC5_D23 1 " "Info: 35: + IC(0.000 ns) + CELL(1.500 ns) = 94.900 ns; Loc. = LC5_D23; Fanout = 1; COMB Node = 'render:inst1\|saida_carro~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { render:inst1|saida_carro~13 render:inst1|saida_carro~8 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 96.700 ns inst5 36 REG LC1_D23 1 " "Info: 36: + IC(0.600 ns) + CELL(1.200 ns) = 96.700 ns; Loc. = LC1_D23; Fanout = 1; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { render:inst1|saida_carro~8 inst5 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "62.500 ns ( 64.63 % ) " "Info: Total cell delay = 62.500 ns ( 64.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "34.200 ns ( 35.37 % ) " "Info: Total interconnect delay = 34.200 ns ( 35.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "96.700 ns" { render:inst1|coluna_carro3[2] render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 render:inst1|always0~143 render:inst1|LessThan14~2 render:inst1|always0~78 render:inst1|saida_carro~13 render:inst1|saida_carro~8 inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "96.700 ns" { render:inst1|coluna_carro3[2] {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 {} render:inst1|always0~143 {} render:inst1|LessThan14~2 {} render:inst1|always0~78 {} render:inst1|saida_carro~13 {} render:inst1|saida_carro~8 {} inst5 {} } { 0.000ns 0.600ns 0.600ns 0.600ns 2.100ns 0.600ns 2.100ns 0.600ns 0.600ns 0.600ns 2.300ns 0.600ns 0.600ns 0.600ns 2.200ns 0.600ns 0.600ns 0.600ns 0.600ns 2.300ns 0.600ns 0.600ns 2.100ns 0.600ns 0.600ns 0.600ns 0.600ns 2.200ns 0.600ns 0.600ns 0.600ns 3.300ns 0.600ns 0.600ns 0.000ns 0.600ns } { 0.000ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 2.300ns 2.300ns 1.800ns 1.200ns 1.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.900 ns - Smallest " "Info: - Smallest clock skew is -6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst5 2 REG LC1_D23 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_D23; Fanout = 1; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst5 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 12.200 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst4\|temporal 2 REG LC1_C14 100 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_C14; Fanout = 100; REG Node = 'divfreq:inst4\|temporal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst4|temporal } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/tiago/Documents/freeway-master/divfreq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(0.000 ns) 12.200 ns render:inst1\|coluna_carro3\[2\] 3 REG LC2_E22 9 " "Info: 3: + IC(5.800 ns) + CELL(0.000 ns) = 12.200 ns; Loc. = LC2_E22; Fanout = 9; REG Node = 'render:inst1\|coluna_carro3\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { divfreq:inst4|temporal render:inst1|coluna_carro3[2] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 31.97 % ) " "Info: Total cell delay = 3.900 ns ( 31.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 68.03 % ) " "Info: Total interconnect delay = 8.300 ns ( 68.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[2] {} } { 0.000ns 0.000ns 2.500ns 5.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[2] {} } { 0.000ns 0.000ns 2.500ns 5.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "render.v" "" { Text "C:/Users/tiago/Documents/freeway-master/render.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "96.700 ns" { render:inst1|coluna_carro3[2] render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 render:inst1|always0~143 render:inst1|LessThan14~2 render:inst1|always0~78 render:inst1|saida_carro~13 render:inst1|saida_carro~8 inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "96.700 ns" { render:inst1|coluna_carro3[2] {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~73 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~79 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~67 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~61 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~55 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~13 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~49 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~43 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~37 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~31 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~25 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~19 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~145 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~139 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~133 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~127 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~169 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~163 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~157 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~151 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~103 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~97 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~91 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~85 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[26]~121 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[27]~115 {} render:inst1|lpm_add_sub:Add7|addcore:adder|a_csnbuffer:result_node|cs_buffer[28]~106 {} render:inst1|always0~143 {} render:inst1|LessThan14~2 {} render:inst1|always0~78 {} render:inst1|saida_carro~13 {} render:inst1|saida_carro~8 {} inst5 {} } { 0.000ns 0.600ns 0.600ns 0.600ns 2.100ns 0.600ns 2.100ns 0.600ns 0.600ns 0.600ns 2.300ns 0.600ns 0.600ns 0.600ns 2.200ns 0.600ns 0.600ns 0.600ns 0.600ns 2.300ns 0.600ns 0.600ns 2.100ns 0.600ns 0.600ns 0.600ns 0.600ns 2.200ns 0.600ns 0.600ns 0.600ns 3.300ns 0.600ns 0.600ns 0.000ns 0.600ns } { 0.000ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 1.800ns 2.300ns 2.300ns 1.800ns 1.200ns 1.500ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clock divfreq:inst4|temporal render:inst1|coluna_carro3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clock {} clock~out {} divfreq:inst4|temporal {} render:inst1|coluna_carro3[2] {} } { 0.000ns 0.000ns 2.500ns 5.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debounce:inst11\|my_dff:d1\|Q Baixo clock 0.000 ns register " "Info: tsu for register \"debounce:inst11\|my_dff:d1\|Q\" (data pin = \"Baixo\", clock pin = \"clock\") is 0.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.600 ns + Longest pin register " "Info: + Longest pin to register delay is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns Baixo 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'Baixo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Baixo } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 624 80 248 640 "Baixo" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.200 ns) 7.600 ns debounce:inst11\|my_dff:d1\|Q 2 REG LC4_C1 2 " "Info: 2: + IC(2.900 ns) + CELL(1.200 ns) = 7.600 ns; Loc. = LC4_C1; Fanout = 2; REG Node = 'debounce:inst11\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Baixo debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 61.84 % ) " "Info: Total cell delay = 4.700 ns ( 61.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 38.16 % ) " "Info: Total interconnect delay = 2.900 ns ( 38.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Baixo debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { Baixo {} Baixo~out {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.900ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst11\|clock_div:u1\|slow_clk 2 REG LC3_F11 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC3_F11; Fanout = 2; REG Node = 'debounce:inst11\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst11|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.000 ns) 10.100 ns debounce:inst11\|my_dff:d1\|Q 3 REG LC4_C1 2 " "Info: 3: + IC(3.700 ns) + CELL(0.000 ns) = 10.100 ns; Loc. = LC4_C1; Fanout = 2; REG Node = 'debounce:inst11\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 38.61 % ) " "Info: Total cell delay = 3.900 ns ( 38.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 61.39 % ) " "Info: Total interconnect delay = 6.200 ns ( 61.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clock debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clock {} clock~out {} debounce:inst11|clock_div:u1|slow_clk {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Baixo debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { Baixo {} Baixo~out {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.900ns } { 0.000ns 3.500ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clock debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clock {} clock~out {} debounce:inst11|clock_div:u1|slow_clk {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Rout inst3 16.800 ns register " "Info: tco from clock \"clock\" to destination pin \"Rout\" through register \"inst3\" is 16.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst3 2 REG LC7_D24 2 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC7_D24; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst3 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 224 1384 1448 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 224 1384 1448 304 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.400 ns + Longest register pin " "Info: + Longest register to pin delay is 10.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LC7_D24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D24; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 224 1384 1448 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 4.000 ns inst12 2 COMB LC6_D23 1 " "Info: 2: + IC(2.200 ns) + CELL(1.800 ns) = 4.000 ns; Loc. = LC6_D23; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { inst3 inst12 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 208 1640 1704 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(5.100 ns) 10.400 ns Rout 3 PIN PIN_236 0 " "Info: 3: + IC(1.300 ns) + CELL(5.100 ns) = 10.400 ns; Loc. = PIN_236; Fanout = 0; PIN Node = 'Rout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { inst12 Rout } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 240 1912 2088 256 "Rout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.900 ns ( 66.35 % ) " "Info: Total cell delay = 6.900 ns ( 66.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 33.65 % ) " "Info: Total interconnect delay = 3.500 ns ( 33.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { inst3 inst12 Rout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { inst3 {} inst12 {} Rout {} } { 0.000ns 2.200ns 1.300ns } { 0.000ns 1.800ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst3 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { inst3 inst12 Rout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.400 ns" { inst3 {} inst12 {} Rout {} } { 0.000ns 2.200ns 1.300ns } { 0.000ns 1.800ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:inst9\|my_dff:d1\|Q Cima clock 4.200 ns register " "Info: th for register \"debounce:inst9\|my_dff:d1\|Q\" (data pin = \"Cima\", clock pin = \"clock\") is 4.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.200 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 456 385 400 520 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst9\|clock_div:u1\|slow_clk 2 REG LC4_A7 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC4_A7; Fanout = 2; REG Node = 'debounce:inst9\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst9|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(0.000 ns) 10.200 ns debounce:inst9\|my_dff:d1\|Q 3 REG LC4_C3 2 " "Info: 3: + IC(3.800 ns) + CELL(0.000 ns) = 10.200 ns; Loc. = LC4_C3; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 38.24 % ) " "Info: Total cell delay = 3.900 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 61.76 % ) " "Info: Total interconnect delay = 6.300 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns Cima 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'Cima'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cima } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/tiago/Documents/freeway-master/freeway.bdf" { { 496 80 248 512 "Cima" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.200 ns) 7.600 ns debounce:inst9\|my_dff:d1\|Q 2 REG LC4_C3 2 " "Info: 2: + IC(2.900 ns) + CELL(1.200 ns) = 7.600 ns; Loc. = LC4_C3; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/tiago/Documents/freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 61.84 % ) " "Info: Total cell delay = 4.700 ns ( 61.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 38.16 % ) " "Info: Total interconnect delay = 2.900 ns ( 38.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.900ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.900ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:43:08 2019 " "Info: Processing ended: Sun Jul 07 17:43:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
