<module name="GTC0_GTC_CFG3" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GTC_CNTTIDR" acronym="GTC_CNTTIDR" offset="0x0" width="32" description="Indicates the implemented timers in the memory map and their features. Because the platform does not implement memory-mapped timers, this register is set to all 0s.">
    <bitfield id="FRAME7" width="4" begin="31" end="28" resetval="0x0" description="Indicates the features of timer frame 7" range="" rwaccess="R"/>
    <bitfield id="FRAME6" width="4" begin="27" end="24" resetval="0x0" description="Indicates the features of timer frame 6" range="" rwaccess="R"/>
    <bitfield id="FRAME5" width="4" begin="23" end="20" resetval="0x0" description="Indicates the features of timer frame 5" range="" rwaccess="R"/>
    <bitfield id="FRAME4" width="4" begin="19" end="16" resetval="0x0" description="Indicates the features of timer frame 4" range="" rwaccess="R"/>
    <bitfield id="FRAME3" width="4" begin="15" end="12" resetval="0x0" description="Indicates the features of timer frame 3" range="" rwaccess="R"/>
    <bitfield id="FRAME2" width="4" begin="11" end="8" resetval="0x0" description="Indicates the features of timer frame 2" range="" rwaccess="R"/>
    <bitfield id="FRAME1" width="4" begin="7" end="4" resetval="0x0" description="Indicates the features of timer frame 1" range="" rwaccess="R"/>
    <bitfield id="FRAME0" width="4" begin="3" end="0" resetval="0x0" description="Indicates the features of timer frame 0" range="" rwaccess="R"/>
  </register>
</module>
