# The program below was copied from https://github.com/shrubbroom/Simple-RISC-V-testbench/tree/main
addi x1, x0, 1
addi x2, x0, 255
add x3, x1, x2
sub x4, x3, x1
and x5, x1, x2
or x6, x1, x2
xor x7, x1, x2
addi x8, x0, 0
addi x9, x0, 7
addi x10, x0, 1
addi x11, x0, 1
loop:
sll x10, x10, x11
addi x8, x8, 1
blt x8, x9, loop
addi x9, x9, 7
add x12, x10, x0
loop2:
srl x10, x12, x11
addi x8, x8, 1
blt x8, x9, loop2
addi x13, x0, 0
sw x0, 0(x13)
addi x13, x13, 4
sw x1, 0(x13)
addi x13, x13, 4
sw x2, 0(x13)
addi x13, x13, 4
sw x3, 0(x13)
addi x13, x13, 4
sw x4, 0(x13)
addi x13, x13, 4
sw x5, 0(x13)
addi x13, x13, 4
sw x6, 0(x13)
addi x13, x13, 4
sw x7, 0(x13)
addi x13, x13, 4
sw x8, 0(x13)
addi x13, x13, 4
sw x9, 0(x13)
addi x13, x13, 4
sw x10, 0(x13)
addi x13, x13, 4
sw x11, 0(x13)
addi x13, x13, 4
sw x12, 0(x13)
addi x13, x13, 4
addi x14, x0, 4
sub x13, x13, x14
lw x0, 0(x13)
sub x13, x13, x14
lw x1, 0(x13)
sub x13, x13, x14
lw x2, 0(x13)
sub x13, x13, x14
lw x3, 0(x13)
sub x13, x13, x14
lw x4, 0(x13)
sub x13, x13, x14
lw x5, 0(x13)
sub x13, x13, x14
lw x6, 0(x13)
sub x13, x13, x14
lw x7, 0(x13)
sub x13, x13, x14
lw x8, 0(x13)
sub x13, x13, x14
lw x9, 0(x13)
sub x13, x13, x14
lw x10, 0(x13)
sub x13, x13, x14
lw x11, 0(x13)
sub x13, x13, x14
lw x12, 0(x13)
jal x15, loop3
loop3:
    
    ecall
