module initialSW(
	input rst_n,//å¤ä½ä¿¡å·
	
	input sw_0, //æ‹¨åŠ¨å¼€å…?,ç”¨äºæ ‡è®°æ˜¯æ‰‹åŠ¨è°ƒæ—¶é—´è¿˜æ˜¯è‡ªåŠ¨è®¡æ—¶ï¼šä¸º1è‡ªåŠ¨è®¡æ—¶ï¼Œä¸º0æ‰‹åŠ¨è°ƒæ—¶é—?
	input sw_1, //æ‹¨åŠ¨å¼€å…?ï¼Œç”¨äºæ ‡è®°æ˜¯æ‰‹åŠ¨è°ƒæ—¶é—´è¿˜æ˜¯æ‰‹åŠ¨è°ƒé—¹é’Ÿ
	
	output reg sw0,
	output reg sw1
);
always @ (rst_n or sw0 or sw1) begin
	if(!rst_n) begin
		sw0 <= 1;
		sw1 <= 1;
	end
	else begin
		sw0 <= sw_0;
		sw1 <= sw_1;
	end
end
endmodule 
