// Seed: 1399319977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_13;
  wire id_14, id_15;
  wire id_16;
  wire id_17;
  parameter id_18 = 1;
  wire id_19, id_20;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_5,
      id_5,
      id_12,
      id_13,
      id_7,
      id_13,
      id_6,
      id_5,
      id_10,
      id_1
  );
  wire id_14, id_15;
  string id_16;
  parameter id_17 = -1;
  assign id_5 = id_4;
  wire id_18;
  wire id_19, id_20, id_21;
  if (-1 & -1 ? "" : id_16) wire id_22;
  wire id_23;
  id_24 :
  assert property (@(id_7) 1'h0) return 1;
  assign id_19 = id_2;
  wire id_25;
  wire id_26;
endmodule
