

================================================================
== Vitis HLS Report for 'fir_n11_maxi'
================================================================
* Date:           Sat Sep 30 01:36:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        axi_master_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242  |fir_n11_maxi_Pipeline_XFER_LOOP  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      40|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    33|    1467|    2466|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     175|    -|
|Register         |        -|     -|     650|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    33|    2117|    2681|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                             |control_s_axi                    |        0|   0|  294|   436|    0|
    |grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242  |fir_n11_maxi_Pipeline_XFER_LOOP  |        0|  33|  463|   756|    0|
    |gmem_m_axi_U                                |gmem_m_axi                       |        0|   0|  710|  1274|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |Total                                       |                                 |        0|  33| 1467|  2466|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_289_p2  |         +|   0|  0|  40|          33|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  40|          33|           2|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |an32Coef_address0  |  65|         12|    4|         48|
    |ap_NS_fsm          |  65|         15|    1|         15|
    |gmem_ARVALID       |   9|          2|    1|          2|
    |gmem_AWVALID       |   9|          2|    1|          2|
    |gmem_BREADY        |   9|          2|    1|          2|
    |gmem_RREADY        |   9|          2|    1|          2|
    |gmem_WVALID        |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 175|         37|   10|         73|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |an32Coef_load_10_reg_446                                 |  32|   0|   32|          0|
    |an32Coef_load_1_reg_340                                  |  32|   0|   32|          0|
    |an32Coef_load_2_reg_350                                  |  32|   0|   32|          0|
    |an32Coef_load_3_reg_360                                  |  32|   0|   32|          0|
    |an32Coef_load_4_reg_370                                  |  32|   0|   32|          0|
    |an32Coef_load_5_reg_380                                  |  32|   0|   32|          0|
    |an32Coef_load_6_reg_390                                  |  32|   0|   32|          0|
    |an32Coef_load_7_reg_400                                  |  32|   0|   32|          0|
    |an32Coef_load_8_reg_410                                  |  32|   0|   32|          0|
    |an32Coef_load_9_reg_420                                  |  32|   0|   32|          0|
    |an32Coef_load_reg_330                                    |  32|   0|   32|          0|
    |ap_CS_fsm                                                |  14|   0|   14|          0|
    |grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln16_cast_reg_440                                   |  31|   0|   31|          0|
    |pn32HPInput_read_reg_435                                 |  64|   0|   64|          0|
    |pn32HPOutput_read_reg_430                                |  64|   0|   64|          0|
    |trunc_ln18_1_reg_451                                     |  62|   0|   62|          0|
    |trunc_ln30_1_reg_456                                     |  62|   0|   62|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 650|   0|  650|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fir_n11_maxi|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fir_n11_maxi|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fir_n11_maxi|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%an32Coef_addr = getelementptr i32 %an32Coef, i64 0, i64 10" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 15 'getelementptr' 'an32Coef_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.67ns)   --->   "%an32Coef_load = load i4 %an32Coef_addr" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 16 'load' 'an32Coef_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 17 [1/2] (0.67ns)   --->   "%an32Coef_load = load i4 %an32Coef_addr" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 17 'load' 'an32Coef_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%an32Coef_addr_1 = getelementptr i32 %an32Coef, i64 0, i64 9" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 18 'getelementptr' 'an32Coef_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.67ns)   --->   "%an32Coef_load_1 = load i4 %an32Coef_addr_1" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 19 'load' 'an32Coef_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 20 [1/2] (0.67ns)   --->   "%an32Coef_load_1 = load i4 %an32Coef_addr_1" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 20 'load' 'an32Coef_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%an32Coef_addr_2 = getelementptr i32 %an32Coef, i64 0, i64 8" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 21 'getelementptr' 'an32Coef_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.67ns)   --->   "%an32Coef_load_2 = load i4 %an32Coef_addr_2" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 22 'load' 'an32Coef_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 23 [1/2] (0.67ns)   --->   "%an32Coef_load_2 = load i4 %an32Coef_addr_2" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 23 'load' 'an32Coef_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%an32Coef_addr_3 = getelementptr i32 %an32Coef, i64 0, i64 7" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 24 'getelementptr' 'an32Coef_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.67ns)   --->   "%an32Coef_load_3 = load i4 %an32Coef_addr_3" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 25 'load' 'an32Coef_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 26 [1/2] (0.67ns)   --->   "%an32Coef_load_3 = load i4 %an32Coef_addr_3" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 26 'load' 'an32Coef_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%an32Coef_addr_4 = getelementptr i32 %an32Coef, i64 0, i64 6" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 27 'getelementptr' 'an32Coef_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (0.67ns)   --->   "%an32Coef_load_4 = load i4 %an32Coef_addr_4" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 28 'load' 'an32Coef_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 29 [1/2] (0.67ns)   --->   "%an32Coef_load_4 = load i4 %an32Coef_addr_4" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 29 'load' 'an32Coef_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%an32Coef_addr_5 = getelementptr i32 %an32Coef, i64 0, i64 5" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 30 'getelementptr' 'an32Coef_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [2/2] (0.67ns)   --->   "%an32Coef_load_5 = load i4 %an32Coef_addr_5" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 31 'load' 'an32Coef_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 0.67>
ST_7 : Operation 32 [1/2] (0.67ns)   --->   "%an32Coef_load_5 = load i4 %an32Coef_addr_5" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 32 'load' 'an32Coef_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%an32Coef_addr_6 = getelementptr i32 %an32Coef, i64 0, i64 4" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 33 'getelementptr' 'an32Coef_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.67ns)   --->   "%an32Coef_load_6 = load i4 %an32Coef_addr_6" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 34 'load' 'an32Coef_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 0.67>
ST_8 : Operation 35 [1/2] (0.67ns)   --->   "%an32Coef_load_6 = load i4 %an32Coef_addr_6" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 35 'load' 'an32Coef_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%an32Coef_addr_7 = getelementptr i32 %an32Coef, i64 0, i64 3" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 36 'getelementptr' 'an32Coef_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [2/2] (0.67ns)   --->   "%an32Coef_load_7 = load i4 %an32Coef_addr_7" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 37 'load' 'an32Coef_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 0.67>
ST_9 : Operation 38 [1/2] (0.67ns)   --->   "%an32Coef_load_7 = load i4 %an32Coef_addr_7" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 38 'load' 'an32Coef_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%an32Coef_addr_8 = getelementptr i32 %an32Coef, i64 0, i64 2" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 39 'getelementptr' 'an32Coef_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [2/2] (0.67ns)   --->   "%an32Coef_load_8 = load i4 %an32Coef_addr_8" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 40 'load' 'an32Coef_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 41 [1/2] (0.67ns)   --->   "%an32Coef_load_8 = load i4 %an32Coef_addr_8" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 41 'load' 'an32Coef_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%an32Coef_addr_9 = getelementptr i32 %an32Coef, i64 0, i64 1" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 42 'getelementptr' 'an32Coef_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [2/2] (0.67ns)   --->   "%an32Coef_load_9 = load i4 %an32Coef_addr_9" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 43 'load' 'an32Coef_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 44 [1/2] (0.67ns)   --->   "%an32Coef_load_9 = load i4 %an32Coef_addr_9" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 44 'load' 'an32Coef_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%an32Coef_addr_10 = getelementptr i32 %an32Coef, i64 0, i64 0" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 45 'getelementptr' 'an32Coef_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [2/2] (0.67ns)   --->   "%an32Coef_load_10 = load i4 %an32Coef_addr_10" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 46 'load' 'an32Coef_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 12 <SV = 11> <Delay = 2.01>
ST_12 : Operation 47 [1/1] (1.00ns)   --->   "%regXferLeng_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %regXferLeng" [hls_FIRN11MAXI/FIR.cpp:4]   --->   Operation 47 'read' 'regXferLeng_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 48 [1/1] (1.00ns)   --->   "%pn32HPOutput_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pn32HPOutput" [hls_FIRN11MAXI/FIR.cpp:4]   --->   Operation 48 'read' 'pn32HPOutput_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 49 [1/1] (1.00ns)   --->   "%pn32HPInput_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pn32HPInput" [hls_FIRN11MAXI/FIR.cpp:4]   --->   Operation 49 'read' 'pn32HPInput_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %regXferLeng_read" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 50 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (1.01ns)   --->   "%add_ln16 = add i33 %zext_ln16, i33 3" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 51 'add' 'add_ln16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln16_cast = partselect i31 @_ssdm_op_PartSelect.i31.i33.i32.i32, i33 %add_ln16, i32 2, i32 32" [hls_FIRN11MAXI/FIR.cpp:16]   --->   Operation 52 'partselect' 'lshr_ln16_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/2] (0.67ns)   --->   "%an32Coef_load_10 = load i4 %an32Coef_addr_10" [hls_FIRN11MAXI/FIR.cpp:28]   --->   Operation 53 'load' 'an32Coef_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %pn32HPInput_read, i32 2, i32 63" [hls_FIRN11MAXI/FIR.cpp:18]   --->   Operation 54 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %pn32HPOutput_read, i32 2, i32 63" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 55 'partselect' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 56 [2/2] (7.30ns)   --->   "%call_ln30 = call void @fir_n11_maxi_Pipeline_XFER_LOOP, i32 %gmem, i62 %trunc_ln30_1, i62 %trunc_ln18_1, i31 %lshr_ln16_cast, i64 %pn32HPInput_read, i31 %lshr_ln16_cast, i32 %an32Coef_load, i32 %an32Coef_load_1, i32 %an32Coef_load_2, i32 %an32Coef_load_3, i32 %an32Coef_load_4, i32 %an32Coef_load_5, i32 %an32Coef_load_6, i32 %an32Coef_load_7, i32 %an32Coef_load_8, i32 %an32Coef_load_9, i32 %an32Coef_load_10, i64 %pn32HPOutput_read, i32 %an32ShiftReg_9, i32 %an32ShiftReg_8, i32 %an32ShiftReg_7, i32 %an32ShiftReg_6, i32 %an32ShiftReg_5, i32 %an32ShiftReg_4, i32 %an32ShiftReg_3, i32 %an32ShiftReg_2, i32 %an32ShiftReg_1, i32 %an32ShiftReg_0" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 56 'call' 'call_ln30' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [hls_FIRN11MAXI/FIR.cpp:4]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 600, void @empty_1, void @empty, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pn32HPInput, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, void @empty_4, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pn32HPInput, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pn32HPOutput, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, void @empty_0, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pn32HPOutput, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_9, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %an32Coef, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, void @empty_7, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %an32Coef, void @empty_5, i32 0, i32 0, void @empty_2, i32 1, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %an32Coef, i64 666, i64 207, i64 1"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %an32Coef"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %regXferLeng"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regXferLeng, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regXferLeng, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln30 = call void @fir_n11_maxi_Pipeline_XFER_LOOP, i32 %gmem, i62 %trunc_ln30_1, i62 %trunc_ln18_1, i31 %lshr_ln16_cast, i64 %pn32HPInput_read, i31 %lshr_ln16_cast, i32 %an32Coef_load, i32 %an32Coef_load_1, i32 %an32Coef_load_2, i32 %an32Coef_load_3, i32 %an32Coef_load_4, i32 %an32Coef_load_5, i32 %an32Coef_load_6, i32 %an32Coef_load_7, i32 %an32Coef_load_8, i32 %an32Coef_load_9, i32 %an32Coef_load_10, i64 %pn32HPOutput_read, i32 %an32ShiftReg_9, i32 %an32ShiftReg_8, i32 %an32ShiftReg_7, i32 %an32ShiftReg_6, i32 %an32ShiftReg_5, i32 %an32ShiftReg_4, i32 %an32ShiftReg_3, i32 %an32ShiftReg_2, i32 %an32ShiftReg_1, i32 %an32ShiftReg_0" [hls_FIRN11MAXI/FIR.cpp:30]   --->   Operation 72 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [hls_FIRN11MAXI/FIR.cpp:34]   --->   Operation 73 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ pn32HPInput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pn32HPOutput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32Coef]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ regXferLeng]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ an32ShiftReg_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
an32Coef_addr     (getelementptr) [ 001000000000000]
an32Coef_load     (load         ) [ 000111111111111]
an32Coef_addr_1   (getelementptr) [ 000100000000000]
an32Coef_load_1   (load         ) [ 000011111111111]
an32Coef_addr_2   (getelementptr) [ 000010000000000]
an32Coef_load_2   (load         ) [ 000001111111111]
an32Coef_addr_3   (getelementptr) [ 000001000000000]
an32Coef_load_3   (load         ) [ 000000111111111]
an32Coef_addr_4   (getelementptr) [ 000000100000000]
an32Coef_load_4   (load         ) [ 000000011111111]
an32Coef_addr_5   (getelementptr) [ 000000010000000]
an32Coef_load_5   (load         ) [ 000000001111111]
an32Coef_addr_6   (getelementptr) [ 000000001000000]
an32Coef_load_6   (load         ) [ 000000000111111]
an32Coef_addr_7   (getelementptr) [ 000000000100000]
an32Coef_load_7   (load         ) [ 000000000011111]
an32Coef_addr_8   (getelementptr) [ 000000000010000]
an32Coef_load_8   (load         ) [ 000000000001111]
an32Coef_addr_9   (getelementptr) [ 000000000001000]
an32Coef_load_9   (load         ) [ 000000000000111]
an32Coef_addr_10  (getelementptr) [ 000000000000100]
regXferLeng_read  (read         ) [ 000000000000000]
pn32HPOutput_read (read         ) [ 000000000000011]
pn32HPInput_read  (read         ) [ 000000000000011]
zext_ln16         (zext         ) [ 000000000000000]
add_ln16          (add          ) [ 000000000000000]
lshr_ln16_cast    (partselect   ) [ 000000000000011]
an32Coef_load_10  (load         ) [ 000000000000011]
trunc_ln18_1      (partselect   ) [ 000000000000011]
trunc_ln30_1      (partselect   ) [ 000000000000011]
spectopmodule_ln4 (spectopmodule) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specmemcore_ln0   (specmemcore  ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
call_ln30         (call         ) [ 000000000000000]
ret_ln34          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pn32HPInput">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pn32HPInput"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pn32HPOutput">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pn32HPOutput"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="an32Coef">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regXferLeng">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regXferLeng"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="an32ShiftReg_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="an32ShiftReg_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="an32ShiftReg_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="an32ShiftReg_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="an32ShiftReg_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="an32ShiftReg_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="an32ShiftReg_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="an32ShiftReg_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="an32ShiftReg_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="an32ShiftReg_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_n11_maxi_Pipeline_XFER_LOOP"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="regXferLeng_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regXferLeng_read/12 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pn32HPOutput_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pn32HPOutput_read/12 "/>
</bind>
</comp>

<comp id="132" class="1004" name="pn32HPInput_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pn32HPInput_read/12 "/>
</bind>
</comp>

<comp id="138" class="1004" name="an32Coef_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32Coef_load/1 an32Coef_load_1/2 an32Coef_load_2/3 an32Coef_load_3/4 an32Coef_load_4/5 an32Coef_load_5/6 an32Coef_load_6/7 an32Coef_load_7/8 an32Coef_load_8/9 an32Coef_load_9/10 an32Coef_load_10/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="an32Coef_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="an32Coef_addr_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="an32Coef_addr_3_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_3/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="an32Coef_addr_4_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="4" slack="0"/>
<pin id="183" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_4/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="an32Coef_addr_5_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_5/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="an32Coef_addr_6_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_6/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="an32Coef_addr_7_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_7/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="an32Coef_addr_8_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_8/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="an32Coef_addr_9_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_9/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="an32Coef_addr_10_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_10/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="62" slack="1"/>
<pin id="246" dir="0" index="3" bw="62" slack="1"/>
<pin id="247" dir="0" index="4" bw="31" slack="1"/>
<pin id="248" dir="0" index="5" bw="64" slack="1"/>
<pin id="249" dir="0" index="6" bw="31" slack="1"/>
<pin id="250" dir="0" index="7" bw="32" slack="11"/>
<pin id="251" dir="0" index="8" bw="32" slack="10"/>
<pin id="252" dir="0" index="9" bw="32" slack="9"/>
<pin id="253" dir="0" index="10" bw="32" slack="8"/>
<pin id="254" dir="0" index="11" bw="32" slack="7"/>
<pin id="255" dir="0" index="12" bw="32" slack="6"/>
<pin id="256" dir="0" index="13" bw="32" slack="5"/>
<pin id="257" dir="0" index="14" bw="32" slack="4"/>
<pin id="258" dir="0" index="15" bw="32" slack="3"/>
<pin id="259" dir="0" index="16" bw="32" slack="2"/>
<pin id="260" dir="0" index="17" bw="32" slack="1"/>
<pin id="261" dir="0" index="18" bw="64" slack="1"/>
<pin id="262" dir="0" index="19" bw="32" slack="0"/>
<pin id="263" dir="0" index="20" bw="32" slack="0"/>
<pin id="264" dir="0" index="21" bw="32" slack="0"/>
<pin id="265" dir="0" index="22" bw="32" slack="0"/>
<pin id="266" dir="0" index="23" bw="32" slack="0"/>
<pin id="267" dir="0" index="24" bw="32" slack="0"/>
<pin id="268" dir="0" index="25" bw="32" slack="0"/>
<pin id="269" dir="0" index="26" bw="32" slack="0"/>
<pin id="270" dir="0" index="27" bw="32" slack="0"/>
<pin id="271" dir="0" index="28" bw="32" slack="0"/>
<pin id="272" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln16_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/12 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln16_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/12 "/>
</bind>
</comp>

<comp id="295" class="1004" name="lshr_ln16_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="0" index="1" bw="33" slack="0"/>
<pin id="298" dir="0" index="2" bw="3" slack="0"/>
<pin id="299" dir="0" index="3" bw="7" slack="0"/>
<pin id="300" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln16_cast/12 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln18_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="62" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18_1/12 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln30_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="62" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="0" index="2" bw="3" slack="0"/>
<pin id="319" dir="0" index="3" bw="7" slack="0"/>
<pin id="320" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_1/12 "/>
</bind>
</comp>

<comp id="325" class="1005" name="an32Coef_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="an32Coef_load_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="11"/>
<pin id="332" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="an32Coef_load "/>
</bind>
</comp>

<comp id="335" class="1005" name="an32Coef_addr_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="an32Coef_load_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="10"/>
<pin id="342" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="an32Coef_load_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="an32Coef_addr_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="an32Coef_load_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="9"/>
<pin id="352" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="an32Coef_load_2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="an32Coef_addr_3_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_3 "/>
</bind>
</comp>

<comp id="360" class="1005" name="an32Coef_load_3_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="8"/>
<pin id="362" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="an32Coef_load_3 "/>
</bind>
</comp>

<comp id="365" class="1005" name="an32Coef_addr_4_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="1"/>
<pin id="367" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_4 "/>
</bind>
</comp>

<comp id="370" class="1005" name="an32Coef_load_4_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="7"/>
<pin id="372" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="an32Coef_load_4 "/>
</bind>
</comp>

<comp id="375" class="1005" name="an32Coef_addr_5_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="1"/>
<pin id="377" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="an32Coef_load_5_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="6"/>
<pin id="382" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="an32Coef_load_5 "/>
</bind>
</comp>

<comp id="385" class="1005" name="an32Coef_addr_6_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="1"/>
<pin id="387" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_6 "/>
</bind>
</comp>

<comp id="390" class="1005" name="an32Coef_load_6_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="5"/>
<pin id="392" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="an32Coef_load_6 "/>
</bind>
</comp>

<comp id="395" class="1005" name="an32Coef_addr_7_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_7 "/>
</bind>
</comp>

<comp id="400" class="1005" name="an32Coef_load_7_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="4"/>
<pin id="402" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="an32Coef_load_7 "/>
</bind>
</comp>

<comp id="405" class="1005" name="an32Coef_addr_8_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="1"/>
<pin id="407" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_8 "/>
</bind>
</comp>

<comp id="410" class="1005" name="an32Coef_load_8_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="3"/>
<pin id="412" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="an32Coef_load_8 "/>
</bind>
</comp>

<comp id="415" class="1005" name="an32Coef_addr_9_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_9 "/>
</bind>
</comp>

<comp id="420" class="1005" name="an32Coef_load_9_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2"/>
<pin id="422" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="an32Coef_load_9 "/>
</bind>
</comp>

<comp id="425" class="1005" name="an32Coef_addr_10_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="1"/>
<pin id="427" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_10 "/>
</bind>
</comp>

<comp id="430" class="1005" name="pn32HPOutput_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pn32HPOutput_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="pn32HPInput_read_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pn32HPInput_read "/>
</bind>
</comp>

<comp id="440" class="1005" name="lshr_ln16_cast_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="31" slack="1"/>
<pin id="442" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln16_cast "/>
</bind>
</comp>

<comp id="446" class="1005" name="an32Coef_load_10_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_load_10 "/>
</bind>
</comp>

<comp id="451" class="1005" name="trunc_ln18_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="62" slack="1"/>
<pin id="453" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln30_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="62" slack="1"/>
<pin id="458" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="52" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="170" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="187"><net_src comp="179" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="188" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="197" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="206" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="215" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="273"><net_src comp="68" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="242" pin=19"/></net>

<net id="276"><net_src comp="12" pin="0"/><net_sink comp="242" pin=20"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="242" pin=21"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="242" pin=22"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="242" pin=23"/></net>

<net id="280"><net_src comp="20" pin="0"/><net_sink comp="242" pin=24"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="242" pin=25"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="242" pin=26"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="242" pin=27"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="242" pin=28"/></net>

<net id="288"><net_src comp="120" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="62" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="132" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="126" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="328"><net_src comp="138" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="333"><net_src comp="146" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="242" pin=7"/></net>

<net id="338"><net_src comp="152" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="343"><net_src comp="146" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="242" pin=8"/></net>

<net id="348"><net_src comp="161" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="353"><net_src comp="146" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="242" pin=9"/></net>

<net id="358"><net_src comp="170" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="363"><net_src comp="146" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="242" pin=10"/></net>

<net id="368"><net_src comp="179" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="373"><net_src comp="146" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="242" pin=11"/></net>

<net id="378"><net_src comp="188" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="383"><net_src comp="146" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="242" pin=12"/></net>

<net id="388"><net_src comp="197" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="393"><net_src comp="146" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="242" pin=13"/></net>

<net id="398"><net_src comp="206" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="403"><net_src comp="146" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="242" pin=14"/></net>

<net id="408"><net_src comp="215" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="413"><net_src comp="146" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="242" pin=15"/></net>

<net id="418"><net_src comp="224" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="423"><net_src comp="146" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="242" pin=16"/></net>

<net id="428"><net_src comp="233" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="433"><net_src comp="126" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="242" pin=18"/></net>

<net id="438"><net_src comp="132" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="242" pin=5"/></net>

<net id="443"><net_src comp="295" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="242" pin=6"/></net>

<net id="449"><net_src comp="146" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="242" pin=17"/></net>

<net id="454"><net_src comp="305" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="459"><net_src comp="315" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="242" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {13 14 }
	Port: an32ShiftReg_9 | {13 14 }
	Port: an32ShiftReg_8 | {13 14 }
	Port: an32ShiftReg_7 | {13 14 }
	Port: an32ShiftReg_6 | {13 14 }
	Port: an32ShiftReg_5 | {13 14 }
	Port: an32ShiftReg_4 | {13 14 }
	Port: an32ShiftReg_3 | {13 14 }
	Port: an32ShiftReg_2 | {13 14 }
	Port: an32ShiftReg_1 | {13 14 }
	Port: an32ShiftReg_0 | {13 14 }
 - Input state : 
	Port: fir_n11_maxi : gmem | {13 14 }
	Port: fir_n11_maxi : pn32HPInput | {12 }
	Port: fir_n11_maxi : pn32HPOutput | {12 }
	Port: fir_n11_maxi : an32Coef | {1 2 3 4 5 6 7 8 9 10 11 12 }
	Port: fir_n11_maxi : regXferLeng | {12 }
	Port: fir_n11_maxi : an32ShiftReg_9 | {13 14 }
	Port: fir_n11_maxi : an32ShiftReg_8 | {13 14 }
	Port: fir_n11_maxi : an32ShiftReg_7 | {13 14 }
	Port: fir_n11_maxi : an32ShiftReg_6 | {13 14 }
	Port: fir_n11_maxi : an32ShiftReg_5 | {13 14 }
	Port: fir_n11_maxi : an32ShiftReg_4 | {13 14 }
	Port: fir_n11_maxi : an32ShiftReg_3 | {13 14 }
	Port: fir_n11_maxi : an32ShiftReg_2 | {13 14 }
	Port: fir_n11_maxi : an32ShiftReg_1 | {13 14 }
	Port: fir_n11_maxi : an32ShiftReg_0 | {13 14 }
  - Chain level:
	State 1
		an32Coef_load : 1
	State 2
		an32Coef_load_1 : 1
	State 3
		an32Coef_load_2 : 1
	State 4
		an32Coef_load_3 : 1
	State 5
		an32Coef_load_4 : 1
	State 6
		an32Coef_load_5 : 1
	State 7
		an32Coef_load_6 : 1
	State 8
		an32Coef_load_7 : 1
	State 9
		an32Coef_load_8 : 1
	State 10
		an32Coef_load_9 : 1
	State 11
		an32Coef_load_10 : 1
	State 12
		add_ln16 : 1
		lshr_ln16_cast : 2
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242 |    33   |  1.708  |   574   |   638   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln16_fu_289              |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |        regXferLeng_read_read_fu_120        |    0    |    0    |    0    |    0    |
|   read   |        pn32HPOutput_read_read_fu_126       |    0    |    0    |    0    |    0    |
|          |        pn32HPInput_read_read_fu_132        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   zext   |              zext_ln16_fu_285              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |            lshr_ln16_cast_fu_295           |    0    |    0    |    0    |    0    |
|partselect|             trunc_ln18_1_fu_305            |    0    |    0    |    0    |    0    |
|          |             trunc_ln30_1_fu_315            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    33   |  1.708  |   574   |   677   |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| an32Coef_addr_10_reg_425|    4   |
| an32Coef_addr_1_reg_335 |    4   |
| an32Coef_addr_2_reg_345 |    4   |
| an32Coef_addr_3_reg_355 |    4   |
| an32Coef_addr_4_reg_365 |    4   |
| an32Coef_addr_5_reg_375 |    4   |
| an32Coef_addr_6_reg_385 |    4   |
| an32Coef_addr_7_reg_395 |    4   |
| an32Coef_addr_8_reg_405 |    4   |
| an32Coef_addr_9_reg_415 |    4   |
|  an32Coef_addr_reg_325  |    4   |
| an32Coef_load_10_reg_446|   32   |
| an32Coef_load_1_reg_340 |   32   |
| an32Coef_load_2_reg_350 |   32   |
| an32Coef_load_3_reg_360 |   32   |
| an32Coef_load_4_reg_370 |   32   |
| an32Coef_load_5_reg_380 |   32   |
| an32Coef_load_6_reg_390 |   32   |
| an32Coef_load_7_reg_400 |   32   |
| an32Coef_load_8_reg_410 |   32   |
| an32Coef_load_9_reg_420 |   32   |
|  an32Coef_load_reg_330  |   32   |
|  lshr_ln16_cast_reg_440 |   31   |
| pn32HPInput_read_reg_435|   64   |
|pn32HPOutput_read_reg_430|   64   |
|   trunc_ln18_1_reg_451  |   62   |
|   trunc_ln30_1_reg_456  |   62   |
+-------------------------+--------+
|          Total          |   679  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_146 |  p0  |  22  |   4  |   88   ||   111   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  0.7937 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    1   |   574  |   677  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   111  |
|  Register |    -   |    -   |   679  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    2   |  1253  |   788  |
+-----------+--------+--------+--------+--------+
