// generated by newgenasym  Tue Mar 27 15:38:51 2018


module l_hq (n1, n2);
    inout n1;
    inout n2;


    initial
        begin
        end

endmodule
