Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Aug 27 12:10:35 2023
| Host         : binhkieudo-hotswap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   14          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (7)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.403        0.000                      0                 1976        0.035        0.000                      0                 1976        4.020        0.000                       0                   772  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.403        0.000                      0                 1976        0.035        0.000                      0                 1976        4.020        0.000                       0                   772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.690ns (24.419%)  route 5.231ns (75.581%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.932     6.680    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I5_O)        0.124     6.804 r  u0/u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.692     7.497    u0/u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X102Y42        LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  u0/u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.467     8.087    u0/u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.117     8.204 r  u0/u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.866     9.070    u0/u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.325     9.395 r  u0/u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.619    10.014    u0/u0/serv_dm/E[0]
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.684    12.863    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[22]/C
                         clock pessimism              0.115    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X106Y50        FDRE (Setup_fdre_C_CE)      -0.407    12.417    u0/u0/serv_dm/data_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.690ns (24.419%)  route 5.231ns (75.581%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.932     6.680    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I5_O)        0.124     6.804 r  u0/u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.692     7.497    u0/u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X102Y42        LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  u0/u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.467     8.087    u0/u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.117     8.204 r  u0/u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.866     9.070    u0/u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.325     9.395 r  u0/u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.619    10.014    u0/u0/serv_dm/E[0]
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.684    12.863    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[23]/C
                         clock pessimism              0.115    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X106Y50        FDRE (Setup_fdre_C_CE)      -0.407    12.417    u0/u0/serv_dm/data_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.690ns (24.419%)  route 5.231ns (75.581%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.932     6.680    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I5_O)        0.124     6.804 r  u0/u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.692     7.497    u0/u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X102Y42        LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  u0/u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.467     8.087    u0/u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.117     8.204 r  u0/u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.866     9.070    u0/u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.325     9.395 r  u0/u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.619    10.014    u0/u0/serv_dm/E[0]
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.684    12.863    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[24]/C
                         clock pessimism              0.115    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X106Y50        FDRE (Setup_fdre_C_CE)      -0.407    12.417    u0/u0/serv_dm/data_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.690ns (24.419%)  route 5.231ns (75.581%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.932     6.680    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I5_O)        0.124     6.804 r  u0/u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.692     7.497    u0/u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X102Y42        LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  u0/u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.467     8.087    u0/u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.117     8.204 r  u0/u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.866     9.070    u0/u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.325     9.395 r  u0/u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.619    10.014    u0/u0/serv_dm/E[0]
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.684    12.863    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[25]/C
                         clock pessimism              0.115    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X106Y50        FDRE (Setup_fdre_C_CE)      -0.407    12.417    u0/u0/serv_dm/data_buf_reg[25]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.690ns (24.419%)  route 5.231ns (75.581%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.932     6.680    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I5_O)        0.124     6.804 r  u0/u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.692     7.497    u0/u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X102Y42        LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  u0/u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.467     8.087    u0/u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.117     8.204 r  u0/u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.866     9.070    u0/u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.325     9.395 r  u0/u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.619    10.014    u0/u0/serv_dm/E[0]
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.684    12.863    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[26]/C
                         clock pessimism              0.115    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X106Y50        FDRE (Setup_fdre_C_CE)      -0.407    12.417    u0/u0/serv_dm/data_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.690ns (24.419%)  route 5.231ns (75.581%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.932     6.680    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I5_O)        0.124     6.804 r  u0/u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.692     7.497    u0/u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X102Y42        LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  u0/u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.467     8.087    u0/u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.117     8.204 r  u0/u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.866     9.070    u0/u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.325     9.395 r  u0/u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.619    10.014    u0/u0/serv_dm/E[0]
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.684    12.863    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[27]/C
                         clock pessimism              0.115    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X106Y50        FDRE (Setup_fdre_C_CE)      -0.407    12.417    u0/u0/serv_dm/data_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.690ns (24.419%)  route 5.231ns (75.581%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.932     6.680    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I5_O)        0.124     6.804 r  u0/u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.692     7.497    u0/u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X102Y42        LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  u0/u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.467     8.087    u0/u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.117     8.204 r  u0/u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.866     9.070    u0/u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.325     9.395 r  u0/u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.619    10.014    u0/u0/serv_dm/E[0]
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.684    12.863    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[29]/C
                         clock pessimism              0.115    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X106Y50        FDRE (Setup_fdre_C_CE)      -0.407    12.417    u0/u0/serv_dm/data_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.690ns (24.419%)  route 5.231ns (75.581%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.932     6.680    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I5_O)        0.124     6.804 r  u0/u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.692     7.497    u0/u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X102Y42        LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  u0/u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.467     8.087    u0/u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.117     8.204 r  u0/u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.866     9.070    u0/u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.325     9.395 r  u0/u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.619    10.014    u0/u0/serv_dm/E[0]
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.684    12.863    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X106Y50        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[31]/C
                         clock pessimism              0.115    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X106Y50        FDRE (Setup_fdre_C_CE)      -0.407    12.417    u0/u0/serv_dm/data_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.690ns (24.191%)  route 5.296ns (75.809%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.932     6.680    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I5_O)        0.124     6.804 r  u0/u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.692     7.497    u0/u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X102Y42        LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  u0/u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.467     8.087    u0/u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.117     8.204 r  u0/u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.866     9.070    u0/u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.325     9.395 r  u0/u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.684    10.079    u0/u0/serv_dm/E[0]
    SLICE_X110Y45        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.702    12.882    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X110Y45        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[16]/C
                         clock pessimism              0.230    13.111    
                         clock uncertainty           -0.154    12.957    
    SLICE_X110Y45        FDRE (Setup_fdre_C_CE)      -0.407    12.550    u0/u0/serv_dm/data_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.690ns (24.191%)  route 5.296ns (75.809%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.093ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.932     6.680    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X106Y40        LUT6 (Prop_lut6_I5_O)        0.124     6.804 r  u0/u0/cpu/cpu/bufreg/o_sbus_ack_i_2/O
                         net (fo=1, routed)           0.692     7.497    u0/u0/cpu/cpu/ctrl/o_sbus_ack_reg
    SLICE_X102Y42        LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  u0/u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.467     8.087    u0/u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.117     8.204 r  u0/u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.866     9.070    u0/u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.325     9.395 r  u0/u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.684    10.079    u0/u0/serv_dm/E[0]
    SLICE_X110Y45        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.702    12.882    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X110Y45        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[17]/C
                         clock pessimism              0.230    13.111    
                         clock uncertainty           -0.154    12.957    
    SLICE_X110Y45        FDRE (Setup_fdre_C_CE)      -0.407    12.550    u0/u0/serv_dm/data_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u0/u0/cpu/cpu/bufreg2/dat_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/cpu/cpu/bufreg2/dat_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.396%)  route 0.182ns (46.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.615     0.951    u0/u0/cpu/cpu/bufreg2/FCLK_CLK100
    SLICE_X102Y49        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 r  u0/u0/cpu/cpu/bufreg2/dat_reg[29]/Q
                         net (fo=3, routed)           0.182     1.297    u0/u0/cpu/cpu/bufreg/dat_reg[30][24]
    SLICE_X103Y50        LUT5 (Prop_lut5_I3_O)        0.045     1.342 r  u0/u0/cpu/cpu/bufreg/dat[28]_i_1/O
                         net (fo=1, routed)           0.000     1.342    u0/u0/cpu/cpu/bufreg2/D[24]
    SLICE_X103Y50        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.879     1.245    u0/u0/cpu/cpu/bufreg2/FCLK_CLK100
    SLICE_X103Y50        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[28]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X103Y50        FDRE (Hold_fdre_C_D)         0.092     1.307    u0/u0/cpu/cpu/bufreg2/dat_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u0/u0/cpu/cpu/bufreg2/dat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/ram/mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.617%)  route 0.131ns (44.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.614     0.950    u0/u0/cpu/cpu/bufreg2/FCLK_CLK100
    SLICE_X104Y44        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y44        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  u0/u0/cpu/cpu/bufreg2/dat_reg[13]/Q
                         net (fo=3, routed)           0.131     1.244    u0/u0/ram/p_1_in[13]
    RAMB36_X5Y8          RAMB36E1                                     r  u0/u0/ram/mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.926     1.292    u0/u0/ram/FCLK_CLK100
    RAMB36_X5Y8          RAMB36E1                                     r  u0/u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.284     1.008    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.163    u0/u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u0/u0/serv_dm/dm_reg_command_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/dm_ctrl_ldsw_progbuf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.246%)  route 0.254ns (57.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.637     0.973    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X113Y50        FDRE                                         r  u0/u0/serv_dm/dm_reg_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  u0/u0/serv_dm/dm_reg_command_reg[2]/Q
                         net (fo=1, routed)           0.087     1.201    u0/u0/serv_dm/dm_reg_command_reg_n_0_[2]
    SLICE_X112Y50        LUT3 (Prop_lut3_I0_O)        0.045     1.246 r  u0/u0/serv_dm/dm_ctrl_ldsw_progbuf[22]_i_1/O
                         net (fo=2, routed)           0.167     1.413    u0/u0/serv_dm/dm_ctrl_ldsw_progbuf[22]_i_1_n_0
    SLICE_X111Y48        FDRE                                         r  u0/u0/serv_dm/dm_ctrl_ldsw_progbuf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.914     1.280    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X111Y48        FDRE                                         r  u0/u0/serv_dm/dm_ctrl_ldsw_progbuf_reg[9]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X111Y48        FDRE (Hold_fdre_C_D)         0.075     1.325    u0/u0/serv_dm/dm_ctrl_ldsw_progbuf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u0/u0/cpu/cpu/bufreg2/dat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/ram/mem_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.320%)  route 0.149ns (47.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.613     0.949    u0/u0/cpu/cpu/bufreg2/FCLK_CLK100
    SLICE_X104Y41        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  u0/u0/cpu/cpu/bufreg2/dat_reg[4]/Q
                         net (fo=6, routed)           0.149     1.262    u0/u0/ram/p_1_in[4]
    RAMB36_X5Y8          RAMB36E1                                     r  u0/u0/ram/mem_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.926     1.292    u0/u0/ram/FCLK_CLK100
    RAMB36_X5Y8          RAMB36E1                                     r  u0/u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.284     1.008    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.163    u0/u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u0/u0/cpu/cpu/bufreg2/dat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/ram/mem_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.177%)  route 0.150ns (47.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.613     0.949    u0/u0/cpu/cpu/bufreg2/FCLK_CLK100
    SLICE_X104Y42        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y42        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  u0/u0/cpu/cpu/bufreg2/dat_reg[3]/Q
                         net (fo=7, routed)           0.150     1.263    u0/u0/ram/p_1_in[3]
    RAMB36_X5Y8          RAMB36E1                                     r  u0/u0/ram/mem_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.926     1.292    u0/u0/ram/FCLK_CLK100
    RAMB36_X5Y8          RAMB36E1                                     r  u0/u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.284     1.008    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.163    u0/u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u0/u0/cpu/cpu/bufreg2/dat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/ram/mem_reg_0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.493%)  route 0.183ns (56.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.614     0.950    u0/u0/cpu/cpu/bufreg2/FCLK_CLK100
    SLICE_X105Y44        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y44        FDRE (Prop_fdre_C_Q)         0.141     1.090 r  u0/u0/cpu/cpu/bufreg2/dat_reg[9]/Q
                         net (fo=3, routed)           0.183     1.274    u0/u0/ram/p_1_in[9]
    RAMB36_X5Y8          RAMB36E1                                     r  u0/u0/ram/mem_reg_0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.926     1.292    u0/u0/ram/FCLK_CLK100
    RAMB36_X5Y8          RAMB36E1                                     r  u0/u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.284     1.008    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     1.163    u0/u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u0/u0/cpu/cpu/bufreg2/dat_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/ram/mem_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.614%)  route 0.188ns (53.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.615     0.951    u0/u0/cpu/cpu/bufreg2/FCLK_CLK100
    SLICE_X102Y49        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 r  u0/u0/cpu/cpu/bufreg2/dat_reg[29]/Q
                         net (fo=3, routed)           0.188     1.302    u0/u0/ram/p_1_in[29]
    RAMB36_X5Y9          RAMB36E1                                     r  u0/u0/ram/mem_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.927     1.293    u0/u0/ram/FCLK_CLK100
    RAMB36_X5Y9          RAMB36E1                                     r  u0/u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.263     1.030    
    RAMB36_X5Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.185    u0/u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u0/u0/cpu/cpu/bufreg2/dat_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/cpu/cpu/bufreg2/dat_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.709%)  route 0.304ns (59.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.615     0.951    u0/u0/cpu/cpu/bufreg2/FCLK_CLK100
    SLICE_X102Y48        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y48        FDRE (Prop_fdre_C_Q)         0.164     1.115 r  u0/u0/cpu/cpu/bufreg2/dat_reg[27]/Q
                         net (fo=3, routed)           0.304     1.419    u0/u0/cpu/cpu/bufreg/dat_reg[30][22]
    SLICE_X102Y50        LUT5 (Prop_lut5_I3_O)        0.045     1.464 r  u0/u0/cpu/cpu/bufreg/dat[26]_i_1/O
                         net (fo=1, routed)           0.000     1.464    u0/u0/cpu/cpu/bufreg2/D[22]
    SLICE_X102Y50        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.879     1.245    u0/u0/cpu/cpu/bufreg2/FCLK_CLK100
    SLICE_X102Y50        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[26]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.121     1.336    u0/u0/cpu/cpu/bufreg2/dat_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u0/u0/serv_dtm/dmi_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/serv_dm/data_buf_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.246ns (48.898%)  route 0.257ns (51.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.636     0.972    u0/u0/serv_dtm/FCLK_CLK100
    SLICE_X108Y51        FDRE                                         r  u0/u0/serv_dtm/dmi_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.148     1.120 r  u0/u0/serv_dtm/dmi_wdata_reg[20]/Q
                         net (fo=3, routed)           0.257     1.377    u0/u0/serv_dtm/dmi_wdata_reg[31]_0[20]
    SLICE_X107Y49        LUT3 (Prop_lut3_I0_O)        0.098     1.475 r  u0/u0/serv_dtm/data_buf[20]_i_1/O
                         net (fo=1, routed)           0.000     1.475    u0/u0/serv_dm/D[20]
    SLICE_X107Y49        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.913     1.279    u0/u0/serv_dm/FCLK_CLK100
    SLICE_X107Y49        FDRE                                         r  u0/u0/serv_dm/data_buf_reg[20]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X107Y49        FDRE (Hold_fdre_C_D)         0.092     1.341    u0/u0/serv_dm/data_buf_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u0/u0/cpu/cpu/bufreg2/dat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/ram/mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.493%)  route 0.205ns (55.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.614     0.950    u0/u0/cpu/cpu/bufreg2/FCLK_CLK100
    SLICE_X102Y44        FDRE                                         r  u0/u0/cpu/cpu/bufreg2/dat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y44        FDRE (Prop_fdre_C_Q)         0.164     1.113 r  u0/u0/cpu/cpu/bufreg2/dat_reg[11]/Q
                         net (fo=3, routed)           0.205     1.318    u0/u0/ram/p_1_in[11]
    RAMB36_X5Y8          RAMB36E1                                     r  u0/u0/ram/mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.926     1.292    u0/u0/ram/FCLK_CLK100
    RAMB36_X5Y8          RAMB36E1                                     r  u0/u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.263     1.029    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.184    u0/u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y18    u0/u0/cpu/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y18    u0/u0/cpu/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y8     u0/u0/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y9     u0/u0/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X101Y45   u0/r_rstn_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X98Y48    u0/r_rstn_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X98Y48    u0/r_rstn_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X98Y48    u0/r_rstn_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X97Y46    u0/u0/cpu/cpu/alu/add_cy_r_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y39    u0/u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y39    u0/u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y39    u0/u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y39    u0/u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y45   u0/r_rstn_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y45   u0/r_rstn_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y48    u0/r_rstn_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y48    u0/r_rstn_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y48    u0/r_rstn_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y48    u0/r_rstn_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y39    u0/u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y39    u0/u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y39    u0/u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y39    u0/u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y45   u0/r_rstn_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y45   u0/r_rstn_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y48    u0/r_rstn_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y48    u0/r_rstn_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y48    u0/r_rstn_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y48    u0/r_rstn_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            boot_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.725ns  (logic 5.100ns (58.449%)  route 3.625ns (41.551%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           3.625     5.168    boot_led_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557     8.725 r  boot_led_OBUF_inst/O
                         net (fo=0)                   0.000     8.725    boot_led
    P14                                                               r  boot_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            boot_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.567ns (58.933%)  route 1.092ns (41.067%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           1.092     1.402    boot_led_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.258     2.660 r  boot_led_OBUF_inst/O
                         net (fo=0)                   0.000     2.660    boot_led
    P14                                                               r  boot_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.139ns  (logic 4.202ns (51.625%)  route 3.937ns (48.375%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.878     3.172    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X109Y38        FDRE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y38        FDRE (Prop_fdre_C_Q)         0.456     3.628 r  u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q
                         net (fo=12, routed)          0.825     4.453    u0/u0/spi_inst0/spi_seq[1]
    SLICE_X109Y40        LUT2 (Prop_lut2_I0_O)        0.124     4.577 r  u0/u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.112     7.689    SCK_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.622    11.311 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.311    SCK
    Y17                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/setup_reg0/status_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_cmplt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.055ns  (logic 4.175ns (51.831%)  route 3.880ns (48.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.881     3.175    u0/u0/setup_reg0/FCLK_CLK100
    SLICE_X106Y43        FDRE                                         r  u0/u0/setup_reg0/status_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.419     3.594 r  u0/u0/setup_reg0/status_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           3.880     7.474    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.756    11.230 r  o_prog_cmplt_OBUF_inst/O
                         net (fo=0)                   0.000    11.230    o_prog_cmplt
    M14                                                               r  o_prog_cmplt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/setup_reg0/status_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_flash
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 4.028ns (50.755%)  route 3.909ns (49.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.881     3.175    u0/u0/setup_reg0/FCLK_CLK100
    SLICE_X107Y43        FDRE                                         r  u0/u0/setup_reg0/status_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.456     3.631 r  u0/u0/setup_reg0/status_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           3.909     7.540    lopt_1
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.112 r  o_prog_flash_OBUF_inst/O
                         net (fo=0)                   0.000    11.112    o_prog_flash
    N16                                                               r  o_prog_flash (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 4.061ns (50.818%)  route 3.930ns (49.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.800     3.094    u0/u0/serv_dtm/FCLK_CLK100
    SLICE_X99Y39         FDRE                                         r  u0/u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y39         FDRE (Prop_fdre_C_Q)         0.456     3.550 r  u0/u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           3.930     7.480    jtag_tdo_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.605    11.084 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    11.084    jtag_tdo
    T11                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 3.986ns (55.927%)  route 3.141ns (44.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.881     3.175    u0/u0/gpio/FCLK_CLK100
    SLICE_X106Y43        FDRE                                         r  u0/u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.456     3.631 r  u0/u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           3.141     6.772    q_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.302 r  q_OBUF_inst/O
                         net (fo=0)                   0.000    10.302    q
    R14                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/spi_inst0/sr8_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 4.029ns (59.436%)  route 2.750ns (40.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.880     3.174    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X106Y41        FDRE                                         r  u0/u0/spi_inst0/sr8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y41        FDRE (Prop_fdre_C_Q)         0.456     3.630 r  u0/u0/spi_inst0/sr8_reg[7]/Q
                         net (fo=2, routed)           2.750     6.380    MOSI_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     9.953 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     9.953    MOSI
    Y19                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 4.097ns (61.058%)  route 2.613ns (38.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.880     3.174    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X108Y41        FDSE                                         r  u0/u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y41        FDSE (Prop_fdse_C_Q)         0.518     3.692 r  u0/u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           2.613     6.305    CSn_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     9.885 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000     9.885    CSn
    Y18                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.813ns  (logic 1.248ns (25.928%)  route 3.565ns (74.072%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.799     3.093    u0/u0/cpu/cpu/state/FCLK_CLK100
    SLICE_X92Y42         FDRE                                         r  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.518     3.611 f  u0/u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.778     4.389    u0/u0/cpu/cpu/state/o_cnt_r_reg[3]_0[0]
    SLICE_X97Y42         LUT4 (Prop_lut4_I2_O)        0.150     4.539 f  u0/u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.877     5.417    u0/u0/cpu/cpu/decode/data_reg[31]_2
    SLICE_X98Y43         LUT5 (Prop_lut5_I1_O)        0.332     5.749 f  u0/u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.904     6.652    u0/u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X108Y41        LUT6 (Prop_lut6_I3_O)        0.124     6.776 r  u0/u0/cpu/cpu/bufreg/FSM_sequential_spi_seq_next_reg[0]_i_4/O
                         net (fo=12, routed)          0.524     7.300    u0/u0/spi_inst0/bc_reg[0]_0
    SLICE_X109Y39        LUT6 (Prop_lut6_I5_O)        0.124     7.424 r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.482     7.906    u0/u0/spi_inst0/spi_seq_next__0[0]
    SLICE_X108Y38        LDCE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.001ns  (logic 0.609ns (30.441%)  route 1.392ns (69.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.878     3.172    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X109Y38        FDRE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y38        FDRE (Prop_fdre_C_Q)         0.456     3.628 r  u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q
                         net (fo=12, routed)          0.917     4.545    u0/u0/spi_inst0/spi_seq[1]
    SLICE_X108Y39        LUT4 (Prop_lut4_I2_O)        0.153     4.698 r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.475     5.173    u0/u0/spi_inst0/spi_seq_next__0[1]
    SLICE_X108Y38        LDCE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/u0/spi_inst0/cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.213ns (39.001%)  route 0.333ns (60.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.639     0.975    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X108Y39        FDRE                                         r  u0/u0/spi_inst0/cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y39        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  u0/u0/spi_inst0/cc_reg[0]/Q
                         net (fo=7, routed)           0.185     1.323    u0/u0/spi_inst0/cc[0]
    SLICE_X108Y39        LUT4 (Prop_lut4_I0_O)        0.049     1.372 r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.149     1.521    u0/u0/spi_inst0/spi_seq_next__0[1]
    SLICE_X108Y38        LDCE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/spi_inst0/bc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.186ns (33.431%)  route 0.370ns (66.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.639     0.975    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X109Y39        FDRE                                         r  u0/u0/spi_inst0/bc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y39        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  u0/u0/spi_inst0/bc_reg[2]/Q
                         net (fo=2, routed)           0.201     1.317    u0/u0/spi_inst0/bc[2]
    SLICE_X109Y39        LUT6 (Prop_lut6_I3_O)        0.045     1.362 r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.169     1.531    u0/u0/spi_inst0/spi_seq_next__0[0]
    SLICE_X108Y38        LDCE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.444ns (66.440%)  route 0.729ns (33.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.640     0.976    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X108Y41        FDSE                                         r  u0/u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y41        FDSE (Prop_fdse_C_Q)         0.164     1.140 r  u0/u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           0.729     1.869    CSn_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     3.149 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000     3.149    CSn
    Y18                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/spi_inst0/sr8_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.415ns (64.199%)  route 0.789ns (35.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.640     0.976    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X106Y41        FDRE                                         r  u0/u0/spi_inst0/sr8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y41        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  u0/u0/spi_inst0/sr8_reg[7]/Q
                         net (fo=2, routed)           0.789     1.905    MOSI_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.179 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     3.179    MOSI
    Y19                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.372ns (57.934%)  route 0.996ns (42.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.641     0.977    u0/u0/gpio/FCLK_CLK100
    SLICE_X106Y43        FDRE                                         r  u0/u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  u0/u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.996     2.114    q_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.344 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     3.344    q
    R14                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/setup_reg0/status_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_flash
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.414ns (51.915%)  route 1.310ns (48.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.641     0.977    u0/u0/setup_reg0/FCLK_CLK100
    SLICE_X107Y43        FDRE                                         r  u0/u0/setup_reg0/status_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  u0/u0/setup_reg0/status_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           1.310     2.427    lopt_1
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.700 r  o_prog_flash_OBUF_inst/O
                         net (fo=0)                   0.000     3.700    o_prog_flash
    N16                                                               r  o_prog_flash (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/setup_reg0/status_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_cmplt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.463ns (53.695%)  route 1.262ns (46.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.641     0.977    u0/u0/setup_reg0/FCLK_CLK100
    SLICE_X106Y43        FDRE                                         r  u0/u0/setup_reg0/status_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  u0/u0/setup_reg0/status_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           1.262     2.366    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.335     3.702 r  o_prog_cmplt_OBUF_inst/O
                         net (fo=0)                   0.000     3.702    o_prog_cmplt
    M14                                                               r  o_prog_cmplt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.508ns (55.041%)  route 1.231ns (44.959%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.639     0.975    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X109Y38        FDRE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y38        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q
                         net (fo=12, routed)          0.267     1.383    u0/u0/spi_inst0/spi_seq[0]
    SLICE_X109Y40        LUT2 (Prop_lut2_I1_O)        0.045     1.428 r  u0/u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.964     2.392    SCK_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.714 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     3.714    SCK
    Y17                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 1.446ns (52.105%)  route 1.329ns (47.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.612     0.947    u0/u0/serv_dtm/FCLK_CLK100
    SLICE_X99Y39         FDRE                                         r  u0/u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y39         FDRE (Prop_fdre_C_Q)         0.141     1.089 r  u0/u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           1.329     2.417    jtag_tdo_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.305     3.722 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     3.722    jtag_tdo
    T11                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            u0/u0/setup_reg0/status_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.260ns  (logic 1.542ns (29.320%)  route 3.718ns (70.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           3.718     5.260    u0/u0/setup_reg0/status_reg[17]_0[1]
    SLICE_X105Y48        FDRE                                         r  u0/u0/setup_reg0/status_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.627     2.806    u0/u0/setup_reg0/FCLK_CLK100
    SLICE_X105Y48        FDRE                                         r  u0/u0/setup_reg0/status_reg[16]/C

Slack:                    inf
  Source:                 prog_mode
                            (input port)
  Destination:            u0/u0/setup_reg0/status_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.615ns  (logic 1.533ns (33.209%)  route 3.082ns (66.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  prog_mode (IN)
                         net (fo=0)                   0.000     0.000    prog_mode
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  prog_mode_IBUF_inst/O
                         net (fo=1, routed)           3.082     4.615    u0/u0/setup_reg0/status_reg[17]_0[2]
    SLICE_X105Y47        FDRE                                         r  u0/u0/setup_reg0/status_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.627     2.806    u0/u0/setup_reg0/FCLK_CLK100
    SLICE_X105Y47        FDRE                                         r  u0/u0/setup_reg0/status_reg[17]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.496ns  (logic 1.543ns (34.326%)  route 2.953ns (65.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    T10                  IBUF (Prop_ibuf_I_O)         1.543     1.543 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.953     4.496    u0/u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X101Y42        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.624     2.803    u0/u0/serv_dtm/FCLK_CLK100
    SLICE_X101Y42        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tms
                            (input port)
  Destination:            u0/u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.426ns  (logic 1.600ns (36.153%)  route 2.826ns (63.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms
    W14                  IBUF (Prop_ibuf_I_O)         1.600     1.600 r  jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           2.826     4.426    u0/u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X100Y39        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.623     2.802    u0/u0/serv_dtm/FCLK_CLK100
    SLICE_X100Y39        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/u0/spi_inst0/sr8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.719ns (39.573%)  route 2.625ns (60.427%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.709    u0/u0/cpu/cpu/bufreg2/MISO_IBUF
    SLICE_X108Y41        LUT3 (Prop_lut3_I2_O)        0.150     3.859 r  u0/u0/cpu/cpu/bufreg2/sr8[0]_i_1/O
                         net (fo=1, routed)           0.485     4.344    u0/u0/spi_inst0/D[0]
    SLICE_X108Y40        FDRE                                         r  u0/u0/spi_inst0/sr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.698     2.877    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X108Y40        FDRE                                         r  u0/u0/spi_inst0/sr8_reg[0]/C

Slack:                    inf
  Source:                 clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            u0/r_rstn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 0.124ns (2.970%)  route 4.051ns (97.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.422     3.422    clock_gen/resetn
    SLICE_X98Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.546 r  clock_gen/r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.629     4.175    u0/SR[0]
    SLICE_X101Y45        FDRE                                         r  u0/r_rstn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.625     2.804    u0/FCLK_CLK100
    SLICE_X101Y45        FDRE                                         r  u0/r_rstn_reg[0]/C

Slack:                    inf
  Source:                 clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            u0/r_rstn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.087ns  (logic 0.124ns (3.034%)  route 3.963ns (96.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.422     3.422    clock_gen/resetn
    SLICE_X98Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.546 r  clock_gen/r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.541     4.087    u0/SR[0]
    SLICE_X98Y48         FDRE                                         r  u0/r_rstn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.626     2.805    u0/FCLK_CLK100
    SLICE_X98Y48         FDRE                                         r  u0/r_rstn_reg[1]/C

Slack:                    inf
  Source:                 clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            u0/r_rstn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.087ns  (logic 0.124ns (3.034%)  route 3.963ns (96.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.422     3.422    clock_gen/resetn
    SLICE_X98Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.546 r  clock_gen/r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.541     4.087    u0/SR[0]
    SLICE_X98Y48         FDRE                                         r  u0/r_rstn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.626     2.805    u0/FCLK_CLK100
    SLICE_X98Y48         FDRE                                         r  u0/r_rstn_reg[2]/C

Slack:                    inf
  Source:                 clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            u0/r_rstn_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.087ns  (logic 0.124ns (3.034%)  route 3.963ns (96.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.422     3.422    clock_gen/resetn
    SLICE_X98Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.546 r  clock_gen/r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.541     4.087    u0/SR[0]
    SLICE_X98Y48         FDRE                                         r  u0/r_rstn_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.626     2.805    u0/FCLK_CLK100
    SLICE_X98Y48         FDRE                                         r  u0/r_rstn_reg[3]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            u0/u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 1.589ns (41.509%)  route 2.239ns (58.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           2.239     3.828    u0/u0/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X102Y40        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         1.623     2.802    u0/u0/serv_dtm/FCLK_CLK100
    SLICE_X102Y40        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tdi_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.178ns (43.841%)  route 0.228ns (56.159%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38        LDCE                         0.000     0.000 r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/G
    SLICE_X108Y38        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/Q
                         net (fo=1, routed)           0.228     0.406    u0/u0/spi_inst0/spi_seq_next[1]
    SLICE_X109Y38        FDRE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.910     1.276    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X109Y38        FDRE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C

Slack:                    inf
  Source:                 u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.178ns (31.471%)  route 0.388ns (68.529%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38        LDCE                         0.000     0.000 r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/G
    SLICE_X108Y38        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u0/u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/Q
                         net (fo=1, routed)           0.388     0.566    u0/u0/spi_inst0/spi_seq_next[0]
    SLICE_X109Y38        FDRE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.910     1.276    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X109Y38        FDRE                                         r  u0/u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C

Slack:                    inf
  Source:                 jtag_trst
                            (input port)
  Destination:            u0/u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.266ns (26.277%)  route 0.746ns (73.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst
    V16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           0.746     1.012    u0/u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X102Y37        FDRE                                         r  u0/u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.880     1.246    u0/u0/serv_dtm/FCLK_CLK100
    SLICE_X102Y37        FDRE                                         r  u0/u0/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            u0/u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.356ns (27.878%)  route 0.920ns (72.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           0.920     1.275    u0/u0/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X102Y40        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.883     1.249    u0/u0/serv_dtm/FCLK_CLK100
    SLICE_X102Y40        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/u0/spi_inst0/sr8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.382ns (27.990%)  route 0.983ns (72.010%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           0.811     1.147    u0/u0/cpu/cpu/bufreg2/MISO_IBUF
    SLICE_X108Y41        LUT3 (Prop_lut3_I2_O)        0.046     1.193 r  u0/u0/cpu/cpu/bufreg2/sr8[0]_i_1/O
                         net (fo=1, routed)           0.172     1.365    u0/u0/spi_inst0/D[0]
    SLICE_X108Y40        FDRE                                         r  u0/u0/spi_inst0/sr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.911     1.277    u0/u0/spi_inst0/FCLK_CLK100
    SLICE_X108Y40        FDRE                                         r  u0/u0/spi_inst0/sr8_reg[0]/C

Slack:                    inf
  Source:                 prog_mode
                            (input port)
  Destination:            u0/u0/setup_reg0/status_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.300ns (19.334%)  route 1.251ns (80.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  prog_mode (IN)
                         net (fo=0)                   0.000     0.000    prog_mode
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  prog_mode_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.551    u0/u0/setup_reg0/status_reg[17]_0[2]
    SLICE_X105Y47        FDRE                                         r  u0/u0/setup_reg0/status_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.885     1.251    u0/u0/setup_reg0/FCLK_CLK100
    SLICE_X105Y47        FDRE                                         r  u0/u0/setup_reg0/status_reg[17]/C

Slack:                    inf
  Source:                 jtag_tms
                            (input port)
  Destination:            u0/u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.367ns (23.089%)  route 1.222ns (76.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           1.222     1.589    u0/u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X100Y39        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.881     1.247    u0/u0/serv_dtm/FCLK_CLK100
    SLICE_X100Y39        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.310ns (19.525%)  route 1.280ns (80.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    T10                  IBUF (Prop_ibuf_I_O)         0.310     0.310 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.280     1.590    u0/u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X101Y42        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.882     1.248    u0/u0/serv_dtm/FCLK_CLK100
    SLICE_X101Y42        FDRE                                         r  u0/u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            u0/r_rstn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.045ns (2.539%)  route 1.727ns (97.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.541     1.541    clock_gen/resetn
    SLICE_X98Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.586 r  clock_gen/r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.186     1.772    u0/SR[0]
    SLICE_X98Y48         FDRE                                         r  u0/r_rstn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.884     1.250    u0/FCLK_CLK100
    SLICE_X98Y48         FDRE                                         r  u0/r_rstn_reg[1]/C

Slack:                    inf
  Source:                 clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            u0/r_rstn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.045ns (2.539%)  route 1.727ns (97.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.541     1.541    clock_gen/resetn
    SLICE_X98Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.586 r  clock_gen/r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.186     1.772    u0/SR[0]
    SLICE_X98Y48         FDRE                                         r  u0/r_rstn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  clock_gen/zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    clock_gen/zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  clock_gen/zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=772, routed)         0.884     1.250    u0/FCLK_CLK100
    SLICE_X98Y48         FDRE                                         r  u0/r_rstn_reg[2]/C





