	component cpu is
		port (
			CLK                         : in    std_logic                     := 'X';             -- clk
			zs_addr_from_the_SDRAM      : out   std_logic_vector(11 downto 0);                    -- addr
			zs_ba_from_the_SDRAM        : out   std_logic_vector(1 downto 0);                     -- ba
			zs_cas_n_from_the_SDRAM     : out   std_logic;                                        -- cas_n
			zs_cke_from_the_SDRAM       : out   std_logic;                                        -- cke
			zs_cs_n_from_the_SDRAM      : out   std_logic;                                        -- cs_n
			zs_dq_to_and_from_the_SDRAM : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			zs_dqm_from_the_SDRAM       : out   std_logic_vector(1 downto 0);                     -- dqm
			zs_ras_n_from_the_SDRAM     : out   std_logic;                                        -- ras_n
			zs_we_n_from_the_SDRAM      : out   std_logic;                                        -- we_n
			reset_n                     : in    std_logic                     := 'X';             -- reset_n
			p_0_export                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- export
			p_1_export                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- export
			lcd_si_export               : out   std_logic;                                        -- export
			lcd_a0_export               : out   std_logic;                                        -- export
			lcd_scl_export              : out   std_logic;                                        -- export
			lcd_cs_export               : out   std_logic                                         -- export
		);
	end component cpu;

