VERILOG_SOURCES     = $(PWD)/../../rtl/kyber_top.v \
                      $(PWD)/../../rtl/poly_ram.v
TOPLEVEL            = kyber_top
COCOTB_TEST_MODULES = test_kyber_top

include ../common.mk
