<?xml version='1.0'?>
<island simulinkPath='LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/SYM_SELECT' topLevelEntity='LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_2_vin_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_2_vin_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='vin' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_chin_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_3_chin_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='chin' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_1_real_din_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_real_din_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='din' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_1_imag_din_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_imag_din_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='din' highLevelIndex='1' vector='0' complex='1'/>
    <port name='in_4_TimeRef_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_TimeRef_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='TimeRef' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_prach_outstart_tpl' clock='clk' reset='areset' width='7' dir='in' role='data' qsys_role='data_in_5_prach_outstart_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='prach_outstart' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_6_prach_outend_tpl' clock='clk' reset='areset' width='10' dir='in' role='data' qsys_role='data_in_6_prach_outend_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='prach_outend' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_ch0_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_7_ch0_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch0_info' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_8_ch1_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_8_ch1_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch1_info' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_9_ch2_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_9_ch2_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch2_info' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_10_ch3_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_10_ch3_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch3_info' highLevelIndex='10' vector='0' complex='0'/>
    <port name='out_2_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_vout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='vout' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_cout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='cout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_real_dout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_1_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_imag_dout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='0' complex='1'/>
    <port name='out_4_TimeReference_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_4_TimeReference_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='TimeReference' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_ch_info_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_5_ch_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='ch_info' highLevelIndex='5' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
