dynam partit physic memori virtual machin support memori isol jithin nation institut technolog calicut india priya chandran priya nation institut technolog calicut india abstract cloud comput reli secur effici virtu aliz softwar level secur solut compro mise perform virtual machin vms larg amount comput power uti lize run secur modul softwar solut secur level work exampl secur modul hypervisor provid secur presenc infect hypervisor challeng virtualiza tion technolog architect enhanc secur vms degrad perform current server machin fulli equip support secur environ compro mise perform hardwar modif introduc manufactur intel amd provid secur environ low perform degrad paper propos novel memori architectur model name architec tural support memori isol asmi achiev true isol physic memori region degrad perform true memori isol asmi design provid lower memori access time better util memori support dma isol support platform independ user vms introduct server system share resourc virtual machin vms impli resourc server access simultan user user concern physic devic share stem fact data resid share devic virtual technolog provid mechan ensur secu riti user data protect user data differ ent level architectur cpu memori output devic provid prove assur convinc user credibl system survey report secur vms vms isol physic machin communic exact physic machin isol properti vms hypervisor trust pos sibil hypervisor base malwar infect hypervisor isol environ provid hypervisor hardwar modif addit softwar modul restrain access vms data archi tectur level softwar modul impos restrict addit cpu clock cycl reduc perform impli softwar solut provid secur vms cost compromis perform hardwar modif impos restraint lesser perform degrad margin number addit clock cycl simpli neglig increas pipelin cycl time aim design enhanc hardwar achiev secur vms compromis perform provid secur presenc compromis hypervisor paper review literatur area mem ori virtual identifi open challeng prevent hypervisor provid true isol environ vms lose perfor manc open challeng identifi memori architectur model aim solv challeng propos exist mem ori model nest page iommu degrad perform asmi architectur support memori isol propos model requir modif hardwar illustr help hardwar current popular support ing vms memori virtual techniqu day system review open challeng memori virtualiza tion featur technolog design improv vms term secur perfor manc identifi scription design asmi conclud articl futur direct memori virtual normal page mechan virtual environ normal comput environ page hardwar access singl oper system physic address correspond virtual address virtual viron singl physic memori share vms guest oper system refer guest paper guest access page hardwar tran late virtual address possibl guest access physic address pre viousli access guest rious secur threat isol properti vms secur vms memori level assur isol physic oth mechan differenti physic address guest mandatori requir memori virtual mechan popu lar technolog nowaday achiev dif ferenti logic address call nest pag ing describ nest page nest page nest page virtual address process run convert pseudo physic address correspond guest tran lation achiev tabl maintain guest level translat pseudo physic address store tabl guest translat tual physic address hypervisor tran lation store real map tabl maintain hypervisor hypervisor maintain sep arat real map tabl guest tabl combin nest tabl virtual environ three layer memori physic mem ori origin devic memori visibl hypervisor pseudo physic memori virtual view physic memori vms visibl guest virtual memori logic memori program visibl process contemporari platform translat support combin tabl tran lation lookasid buffer tlb current type hardwar configur address translat architectur ble second architectur tlb vir tualiz hardwar configur primari requir memori virtual guest maintain tabl tabl repres virtual pseudo physic map guest manag virtual architectur tabl shadow tabl hypervisor virtual dress correspond physic address shadow tabl con text switch vms occur shadow tabl hypervisor chang current activ shadow tabl updat nest tabl architectur tlb tlb store occur virtual physic address translat virtual environ entri will differ ent guest context switch vms tlb flush avoid guest access translat guest tlb flush context switch comput expens failur hit tlb extra pipelin cycl overcom problem design tra field name address space identifi asid tlb asid field distinguish address current run process normal viron asid field entri owner process address translat entri tlb virtual system virtual tlb maintain hypervisor virtual asid field virtual field real field asid map tabl maintain hypervisor map virtual asid process uniqu real asid address tran lation current run process activ guest allow access tlb distin guish real asid field nest tabl virtual version architectur tabl virtu aliz version architectur tlbs creat vir tual address space vms issu address mechan perspec tive perform secur nest page techniqu compromis secur enabl direct memori access dma mechan dma mechan design work actual physic address space dma mechan enabl guest reconfigur devic access memori dma mechan solut secur threat disabl dma mechan disabl dma reduc perform cpu clock cycl requir data transfer memori devic protect memori access vms enabl dma mechan devic call dma isol dma isol achiev enabl dma mechan improv perform vms requir better perform compromis secur led develop address translat mechan name memori manag unit iommu plain iommu iommu architectur illustr help intel base technolog name intel intel introduc dma remap hardwar chip set general iommu architectur implement insid dma remap hardwar process convert dma address form virtual address physic address dma remap hardwar dma remap call dma remap hardwar intel architectur divid physic address space partit partit set entir physic memori partit consid protect domain devic alloc singl protect domain pervisor devic allow access domain alloc vms alloc protect domain hypervi sor allow access devic alloc domain enabl hypervisor alloc devic protect domain dma isol achiev restrict access protect domain devic sign domain dma isol implement address translat tabl chitectur root entri tabl ret context entri tabl cet hardwar treat address dma request dma virtual address dva dva guest physic address pseudo physic address devic assign devic assign protect domain provid view memori host physic memori transform dva address host physic address help ret cet dma address three field bus number devic number function num ber bus number field content ret entri ret point cet devic number function number field content collect cet entri cet point address translat structur multilevel tabl proce sor tabl name hierarch translat struc ture vms protect domain devic allot vms protect domain access memori architectur dma mechan enabl compromis secur improv perform devic con sequent perform vms observ memori manag techniqu nest page iommu nest page wors perform inabl safe dma iommu chitectur allow dma achiev dma isol devic vms mit access protect domain memori translat level lookup slower normal environ iommu architectur better dma isol nest page stay vul nerabl secur threat order illustr problem discuss secur threat pro pose solut literatur succeed para graph secur threat survey secur vms ist vulner architectur level cpu memori network help licious easili gain control hypervisor iommu architectur hypervisor access memori locat includ tire alloc memori space machin result situat malici infect hypervisor infect hypervisor attack access memori provid secur presenc infect hypervisor consid open problem area secur vms improv secur context infect hypervisor solut move protec tion memori hypervisor level hardwar level desir propos work call hyperwal discuss hyperwal hyperwal architectur solut aim provid hardwar protect guest vms malici hypervisor hyperwal hardwar propos extens iommu hardwar unit author claim key featur perwal confidenti integr protect vms hyperwal architectur addit protect bit memori modi page structur hypervisor guest protect bit hyperwal asso ciat physic protect bit repres protect mode phys ical assign hyper visor access assign hypervisor dma allow assign hypervisor access deni assign pervisor dma allow assign protect vms hypervisor appli user specif protect mode analysi exist secur issu architectur solut hyperwal architectur aim protect confidenti integr vms data avail avail secur properti architectur provid assur minimum fair amount memori vms point activ lifetim allow user set memori protect level deni access dma hypervisor malici featur creat memori starvat vms lock sev eral time hyperwal protect covert chan nel side channel attack main threat isol properti vms covert channel attack memori prevent attack memori level true isol memori level achiev apart secur threat perform challeng met virtual mechan paragraph state major reason memori slowdown result perform identifi survey underutil memori survey challeng memori architectur huge volum unutil memori alloc vms current environ request physic memori divid alloc vms creat memori assign vms memori assign vms requir memori fairer alloc physic memori requir ginseng solut problem util memori ginseng run pervisor alloc physic memori guest balloon driver balloon driver instal guest balloon control instal pervisor communic balloon driver guest balloon control hypervisor libvirt applic program interfac api manag hypervisor type communic mode tween balloon driver balloon control flation deflat inflat balloon driver transfer memori guest hypervisor hypervisor memori guest memori pool guest assign memori util deflat inflat deflat ginseng solv problem memori starvat effect mortar techniqu help uti lize underutil memori cach cach cach pre fetch disk block applic level distribut cach memcach protocol locat underutil memori guest architectur pool spare memori guest expos volatil cach guest requir memori memori cach object freed guest architectur effici util memori main differ ginseng mortar ginseng pool unalloc memori vms mortar pool unalloc memori applic level cach analysi ginseng mortar suscept covert channel base attack col lude vms server risk user program data vms memori access time major challeng technolog prove access time memori process nest page techniqu iommu architectur level memori address translat nest pag ing architectur well iommu architectur address translat hardwar virtual address translat hardwar direct access hypervisor guest hyperwal architectur offer improv ment perform iommu nest pag ing exist literatur includ illustr challeng solut dedupl doubl page featur vms dedupl doubl page implement hypervisor share memori vms pervisor featur consid threat memori isol advis cloud enabl access address translat hardwar direct guest remov level indirec tion address translat process prove perform vms improv aver age memori access time clear day memori virtual infrastructur support properti presenc malici hypervisor isol physic memori region guest address tran lation hardwar direct fair alloc physic memori vms architectur support memori isol analysi present previous clear establish novel mechan intro duce protect mem ori malici hypervisor address problem underutil memori vms allow user program address translat hardwar direct improv perform propos asmi architectur support memori iso lation satisfi requir fig ure illustr propos architectur propos asmi generic solut aim provid hardwar enabl direct access phys ical memori vms illustr expand concept intel platform intel capa biliti detail exist technolog literatur paper asmi refer design enhanc describ succeed paragraph descript intel bit architectur address translat mechan disabl segment page mechan exist asmi seg mentat enabl util improv isol physic memori partit physic seg ment segment fix length segment fix number hardwar unit name pro mem control entir physic memori regist name vmidr introduc content manag processor store iden titi current run processor uniqu assign store vmidr regi ter pro mem unit creat switch vms processor chang vmidr pro mem move control execut hypervisor vice versa inform pro mem exit entri instruct entri exit instruct intel architectur move execut fro vms hypervisor propos architectur instruct modifi inform pro mem unit control transfer vms hypervisor atom manner segmax introduc maintain pro mem maximum number seg ment mseg assign entir physic memori full store mseg calcul divid total number physic segment tseg primari memori tot tot sum total number vms hypervisor run hardwar segmax mseg tot valu fix chang creat destroy tseg fix boot time hypervisor depend size hypervisor design work tseg val chang reboot initi boot time mseg tot valu hypervisor load creat tot increment mseg recalcul cord tot data structur name memori protect tabl mpt propos manag pro mem mpt segment segid correspond virtual machin vmid segment assign singl mpt store primari memori figur primari memori portion mpt will inaccess softwar modul tabl access pro mem unit vmid mpt indic segment belong hypervisor initi physic machin boot mpt will empti hypervisor start bio pro mem store uniqu vmidr regist creat uniqu store vmidr regist pro mem exit instruct execut vmidr content store initi address memori segment correspond vmidr load initi address memori segment hypervisor entri instruct execut vmidr store initi address seg ment hypervisor vmidr load initi address segment run load store oper ecut pro mem atom oper exit entri instruct alloc request memori pro mem check free allot segment free allot segment assign free pro mem check free segment free segment allot current mpt updat assign free segment pro mem check vms allot ted mseg number segment num ber segment exceed mseg inform correspond pro mem free swap free request mseg segment pro mem will send memori full except request except guest swap allot memori load continu execut techniqu ensur minimum number physic segment minimum amount phys ical memori physic memori maximum simultan ensur physic memori left free unutil figur asmi architectur support memori isol requir optimum util physic memori achiev architectur access access segment valid pro mem help vmidr mpt tabl pro mem rais except hypervisor access segment allot main advantag architectur provid memori isol vms hypervisor irrespect hypervisor secur version propos pro mem instal hardwar page architectur primari memori page unit modifi clude pro mem function guest main tain tabl memori vir tual address correspond physic address guest virtual linear address page unit page unit linear address pro mem unit pro mem return physic address guest allot seg ment page unit page unit turn physic address guest perform secur physic address guest address translat scribe actual physic address allot physic segment singl level address translat requir architec ture improv perform vms improv level translat dma enabl memori allot access vms separ segment separ physic mem ori vms hardwar level provid hypervisor independ secur vms oper system normal environ page hardwar translat linear address phys ical address virtual environ guest oper system page hardwar pro mem translat linear address physic address physic address rang control pro mem guest oper system direct address translat hardwar pag ing unit pro mem normal virtual environ modif guest requir enabl nativ oper system perform better exist virtual system conclus futur work memori architectur model name asmi propos describ paper asmi isol memori region hyper visor asmi illustr paper intel platform hardwar enhanc impl ment design asmi design provid mem ori isol vms irrespect integr hypervisor architectur includ address translat unit name pro mem pro mem share vms time divis multiplex compromis secur improv address translat perform design pro mem solv problem util memori pro mem alloc memori vms individu request pre alloc asmi provid confidenti tegriti avail vms memori level irr spectiv hypervisor secur compromis perform implement asmi kernel level simula tion comparison secur perform vms current memori archi tectur iommu nest page plan futur task asmi generic solut studi suitabl asmi architectur mip risc variant includ agenda refer jithin chandran virtual machin isol proceed second inter nation confer secur comput network distribut system snds springer march pearc zeadal hunt virtual izat issu secur threat solut acm comput survey csur rehman alqahtani altameem saba virtual machin secur challeng case studi intern journal machin learn cybernet smith nair virtual machin ver satil platform system process mor gan kaufmann tai cai liu zhang wang comparison memori virtual solut architectur softwar manag tlbs network architectur storag nas ieee eighth intern confer ieee abramson jackson muthrasanallur neiger regnier sankaran schoina uhlig vembu wiegert intel virtual technolog direct intel technolog journal august szefer lee architectur port hypervisor secur virtual acm sigarch comput architectur news ben yehuda mason xenidi krieger van doorn nakajima mallick wahlig util iommus virtual linux xen ottawa linux symposium cites intel virtual technolog direct architectur specif intel septemb version xiao huang wang covert channel construct virtual environ proceed acm confer comput communic secur ser ccs york usa acm onlin http barham dragov fraser hand harri neugebau pratt warfield xen art virtualiza tion acm sigop oper system view acm ding wang han identi ficat evalu share memori covert time channel xen virtual machin cloud comput cloud ieee intern confer ieee bailey jahanian joshi hiltunen schlicht explor cach covert channel virtual environ proceed acm workshop cloud comput secur workshop ser ccsw york usa acm onlin http agmon ben yehuda posen ben yehuda schuster ginseng market driven memori alloc proceed ing acm sigplan sigop inter nation confer virtual execut environ ment acm hwang uppal wood huang mortar fill gap data center mem ori proceed acm sig plan sigop intern confer vir tual execut environ acm wang zhou stream pro tocol memcach technolog journal chiang chiueh introspect base memori duplic migrat acm sigplan notic acm chen wei cui chen pan bao cmd classif base mem ori dedupl access charac terist proceed acm sig plan sigop intern confer vir tual execut environ acm arya baskakov garthwait tesseract reconcil guest hypervisor swap proceed acm sigplan sigop intern confer enc virtual execut environ acm intel architectur softwar manual combin volum intel februari 