/*
 * $Id:  td3_cambist.h 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */
#define TD3_EGR_ZONE_2_EDITOR_CONTROL_TCAM_PIPE0 {td3_egr_zone_2_editor_control_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_2_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_2_EDITOR_CONTROL_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_ZONE_2_EDITOR_CONTROL_TCAM_PIPE1 {td3_egr_zone_2_editor_control_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_2_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_2_EDITOR_CONTROL_CAM_BIST_STATUS_PIPE1r}

#define TD3_TUNNEL_ADAPT_3_LOGICAL_TBL_SEL_TCAM_PIPE0 {td3_tunnel_adapt_3_logical_tbl_sel_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_3_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_3_KEY_GEN_CAM_BIST_STATUS_PIPE0r}
#define TD3_TUNNEL_ADAPT_3_LOGICAL_TBL_SEL_TCAM_PIPE1 {td3_tunnel_adapt_3_logical_tbl_sel_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_3_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_3_KEY_GEN_CAM_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_3_PIPE0 {td3_ip_parser2_hme_stage_tcam_only_3_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_3_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_3_PIPE0r}
#define TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_3_PIPE1 {td3_ip_parser2_hme_stage_tcam_only_3_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_3_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_3_PIPE1r}

#define TD3_PHB_SELECT_TCAM_PIPE0 {td3_phb_select_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, PHB_SELECT_TCAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, PHB_SELECT_TCAM_CAM_BIST_STATUS_PIPE0r}
#define TD3_PHB_SELECT_TCAM_PIPE1 {td3_phb_select_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, PHB_SELECT_TCAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, PHB_SELECT_TCAM_CAM_BIST_STATUS_PIPE1r}

#define TD3_FORWARDING_2_LOGICAL_TBL_SEL_TCAM_PIPE0 {td3_forwarding_2_logical_tbl_sel_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, FORWARDING_2_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FORWARDING_2_KEY_GEN_CAM_BIST_STATUS_PIPE0r}
#define TD3_FORWARDING_2_LOGICAL_TBL_SEL_TCAM_PIPE1 {td3_forwarding_2_logical_tbl_sel_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, FORWARDING_2_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FORWARDING_2_KEY_GEN_CAM_BIST_STATUS_PIPE1r}

#define TD3_MY_STATION_TCAM_2_PIPE0 {td3_my_station_tcam_2_pipe0_name, NO_MODE, NO_MODE_FIELD, MY_STATION_TCAM_2_ENTRY_ONLY_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 4, MY_STATION_TCAM_2_ENTRY_ONLY_CAM_BIST_STATUS_PIPE0r}
#define TD3_MY_STATION_TCAM_2_PIPE1 {td3_my_station_tcam_2_pipe1_name, NO_MODE, NO_MODE_FIELD, MY_STATION_TCAM_2_ENTRY_ONLY_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 4, MY_STATION_TCAM_2_ENTRY_ONLY_CAM_BIST_STATUS_PIPE1r}

#define TD3_EGR_FIELD_EXTRACTION_PROFILE_2_TCAM_PIPE0 {td3_egr_field_extraction_profile_2_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_FIELD_EXTRACTION_PROFILE_2_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_FIELD_EXTRACTION_PROFILE_2_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_FIELD_EXTRACTION_PROFILE_2_TCAM_PIPE1 {td3_egr_field_extraction_profile_2_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_FIELD_EXTRACTION_PROFILE_2_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_FIELD_EXTRACTION_PROFILE_2_CAM_BIST_STATUS_PIPE1r}

#define TD3_EGR_FIELD_EXTRACTION_PROFILE_1_TCAM_PIPE0 {td3_egr_field_extraction_profile_1_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_FIELD_EXTRACTION_PROFILE_1_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_FIELD_EXTRACTION_PROFILE_1_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_FIELD_EXTRACTION_PROFILE_1_TCAM_PIPE1 {td3_egr_field_extraction_profile_1_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_FIELD_EXTRACTION_PROFILE_1_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_FIELD_EXTRACTION_PROFILE_1_CAM_BIST_STATUS_PIPE1r}

#define TD3_L2_USER_ENTRY_PIPE0 {td3_l2_user_entry_pipe0_name, NO_MODE, NO_MODE_FIELD, L2_USER_ENTRY_ONLY_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, L2_USER_ENTRY_ONLY_CAM_BIST_STATUS_PIPE0r}
#define TD3_L2_USER_ENTRY_PIPE1 {td3_l2_user_entry_pipe1_name, NO_MODE, NO_MODE_FIELD, L2_USER_ENTRY_ONLY_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, L2_USER_ENTRY_ONLY_CAM_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_3_PIPE0 {td3_ip_parser1_hme_stage_tcam_only_3_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_3_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_3_PIPE0r}
#define TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_3_PIPE1 {td3_ip_parser1_hme_stage_tcam_only_3_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_3_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_3_PIPE1r}

#define TD3_PKT_FLOW_SELECT_TCAM_1_PIPE0 {td3_pkt_flow_select_tcam_1_pipe0_name, NO_MODE, NO_MODE_FIELD, PKT_FLOW_SELECT_TCAM_1_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, PKT_FLOW_SELECT_TCAM_1_BIST_STATUS_PIPE0r}
#define TD3_PKT_FLOW_SELECT_TCAM_1_PIPE1 {td3_pkt_flow_select_tcam_1_pipe1_name, NO_MODE, NO_MODE_FIELD, PKT_FLOW_SELECT_TCAM_1_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, PKT_FLOW_SELECT_TCAM_1_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_4_PIPE0 {td3_ip_parser2_hme_stage_tcam_only_4_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_4_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_4_PIPE0r}
#define TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_4_PIPE1 {td3_ip_parser2_hme_stage_tcam_only_4_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_4_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_4_PIPE1r}

#define TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_0_PIPE0 {td3_ip_parser1_hme_stage_tcam_only_0_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_0_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_0_PIPE0r}
#define TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_0_PIPE1 {td3_ip_parser1_hme_stage_tcam_only_0_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_0_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_0_PIPE1r}

#define TD3_IP_MULTICAST_TCAM_PIPE0 {td3_ip_multicast_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_MULTICAST_TCAM_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_MULTICAST_TCAM_CAM_BIST_STATUS_PIPE0r}
#define TD3_IP_MULTICAST_TCAM_PIPE1 {td3_ip_multicast_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_MULTICAST_TCAM_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_MULTICAST_TCAM_CAM_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER0_HME_STAGE_TCAM_ONLY_0_PIPE0 {td3_ip_parser0_hme_stage_tcam_only_0_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER0_HME_STAGE_CAM_BIST_CONFIG_0_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER0_HME_STAGE_TCAM_BIST_STATUS_0_PIPE0r}
#define TD3_IP_PARSER0_HME_STAGE_TCAM_ONLY_0_PIPE1 {td3_ip_parser0_hme_stage_tcam_only_0_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER0_HME_STAGE_CAM_BIST_CONFIG_0_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER0_HME_STAGE_TCAM_BIST_STATUS_0_PIPE1r}

#define TD3_IFP_LOGICAL_TABLE_SELECT_PIPE0 {td3_ifp_logical_table_select_pipe0_name, NO_MODE, NO_MODE_FIELD, IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUS_PIPE0r}
#define TD3_IFP_LOGICAL_TABLE_SELECT_PIPE1 {td3_ifp_logical_table_select_pipe1_name, NO_MODE, NO_MODE_FIELD, IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUS_PIPE1r}

#define TD3_FLEX_RTAG7_HASH_TCAM_ONLY_PIPE0 {td3_flex_rtag7_hash_tcam_only_pipe0_name, NO_MODE, NO_MODE_FIELD, FLEX_RTAG7_HASH_TCAM_ONLY_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FLEX_RTAG7_HASH_TCAM_ONLY_CAM_BIST_STATUS_PIPE0r}
#define TD3_FLEX_RTAG7_HASH_TCAM_ONLY_PIPE1 {td3_flex_rtag7_hash_tcam_only_pipe1_name, NO_MODE, NO_MODE_FIELD, FLEX_RTAG7_HASH_TCAM_ONLY_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FLEX_RTAG7_HASH_TCAM_ONLY_CAM_BIST_STATUS_PIPE1r}

#define TD3_ING_SNAT_PIPE0 {td3_ing_snat_pipe0_name, NO_MODE, NO_MODE_FIELD, ING_SNAT_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, ING_SNAT_CAM_BIST_STATUS_PIPE0r}
#define TD3_ING_SNAT_PIPE1 {td3_ing_snat_pipe1_name, NO_MODE, NO_MODE_FIELD, ING_SNAT_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, ING_SNAT_CAM_BIST_STATUS_PIPE1r}

#define TD3_EGR_ZONE_0_EDITOR_CONTROL_TCAM_PIPE0 {td3_egr_zone_0_editor_control_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_0_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_0_EDITOR_CONTROL_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_ZONE_0_EDITOR_CONTROL_TCAM_PIPE1 {td3_egr_zone_0_editor_control_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_0_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_0_EDITOR_CONTROL_CAM_BIST_STATUS_PIPE1r}

#define TD3_TUNNEL_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE0 {td3_tunnel_adapt_2_logical_tbl_sel_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_2_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_2_KEY_GEN_CAM_BIST_STATUS_PIPE0r}
#define TD3_TUNNEL_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE1 {td3_tunnel_adapt_2_logical_tbl_sel_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_2_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_2_KEY_GEN_CAM_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_2_PIPE0 {td3_ip_parser2_hme_stage_tcam_only_2_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_2_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_2_PIPE0r}
#define TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_2_PIPE1 {td3_ip_parser2_hme_stage_tcam_only_2_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_2_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_2_PIPE1r}

#define TD3_EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE0 {td3_exact_match_logical_table_select_pipe0_name, NO_MODE, NO_MODE_FIELD, EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUS_PIPE0r}
#define TD3_EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE1 {td3_exact_match_logical_table_select_pipe1_name, NO_MODE, NO_MODE_FIELD, EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUS_PIPE1r}

#define TD3_FORWARDING_3_LOGICAL_TBL_SEL_TCAM_PIPE0 {td3_forwarding_3_logical_tbl_sel_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, FORWARDING_3_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FORWARDING_3_KEY_GEN_CAM_BIST_STATUS_PIPE0r}
#define TD3_FORWARDING_3_LOGICAL_TBL_SEL_TCAM_PIPE1 {td3_forwarding_3_logical_tbl_sel_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, FORWARDING_3_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FORWARDING_3_KEY_GEN_CAM_BIST_STATUS_PIPE1r}

#define TD3_CPU_COS_MAP_PIPE0 {td3_cpu_cos_map_pipe0_name, NO_MODE, NO_MODE_FIELD, CPU_COS_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, CPU_COS_CAM_BIST_STATUS_PIPE0r}
#define TD3_CPU_COS_MAP_PIPE1 {td3_cpu_cos_map_pipe1_name, NO_MODE, NO_MODE_FIELD, CPU_COS_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, CPU_COS_CAM_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER1_MICE_TCAM_1_PIPE0 {td3_ip_parser1_mice_tcam_1_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_MICE_CAM_BIST_CONFIG_1_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER1_MICE_TCAM_BIST_STATUS_1_PIPE0r}
#define TD3_IP_PARSER1_MICE_TCAM_1_PIPE1 {td3_ip_parser1_mice_tcam_1_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_MICE_CAM_BIST_CONFIG_1_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER1_MICE_TCAM_BIST_STATUS_1_PIPE1r}

#define TD3_EGR_PKT_FLOW_SELECT_TCAM_PIPE0 {td3_egr_pkt_flow_select_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_PKT_FLOW_SELECT_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 4, EGR_PKT_FLOW_SELECT_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_PKT_FLOW_SELECT_TCAM_PIPE1 {td3_egr_pkt_flow_select_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_PKT_FLOW_SELECT_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 4, EGR_PKT_FLOW_SELECT_CAM_BIST_STATUS_PIPE1r}

#define TD3_MY_STATION_TCAM_PIPE0 {td3_my_station_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, IVP_MY_STATION_TCAM_1_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 4, IVP_MY_STATION_TCAM_1_BIST_STATUS_PIPE0r}
#define TD3_MY_STATION_TCAM_PIPE1 {td3_my_station_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, IVP_MY_STATION_TCAM_1_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 4, IVP_MY_STATION_TCAM_1_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER2_MICE_TCAM_0_PIPE0 {td3_ip_parser2_mice_tcam_0_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_MICE_CAM_BIST_CONFIG_0_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER2_MICE_TCAM_BIST_STATUS_0_PIPE0r}
#define TD3_IP_PARSER2_MICE_TCAM_0_PIPE1 {td3_ip_parser2_mice_tcam_0_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_MICE_CAM_BIST_CONFIG_0_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER2_MICE_TCAM_BIST_STATUS_0_PIPE1r}

#define TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_4_PIPE0 {td3_ip_parser1_hme_stage_tcam_only_4_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_4_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_4_PIPE0r}
#define TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_4_PIPE1 {td3_ip_parser1_hme_stage_tcam_only_4_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_4_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_4_PIPE1r}

#define TD3_EGR_ZONE_4_EDITOR_CONTROL_TCAM_PIPE0 {td3_egr_zone_4_editor_control_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_4_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_4_EDITOR_CONTROL_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_ZONE_4_EDITOR_CONTROL_TCAM_PIPE1 {td3_egr_zone_4_editor_control_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_4_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_4_EDITOR_CONTROL_CAM_BIST_STATUS_PIPE1r}

#define TD3_FORWARDING_1_LOGICAL_TBL_SEL_TCAM_PIPE0 {td3_forwarding_1_logical_tbl_sel_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, FORWARDING_1_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FORWARDING_1_KEY_GEN_CAM_BIST_STATUS_PIPE0r}
#define TD3_FORWARDING_1_LOGICAL_TBL_SEL_TCAM_PIPE1 {td3_forwarding_1_logical_tbl_sel_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, FORWARDING_1_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, FORWARDING_1_KEY_GEN_CAM_BIST_STATUS_PIPE1r}

#define TD3_DST_COMPRESSION_PIPE0 {td3_dst_compression_pipe0_name, NO_MODE, NO_MODE_FIELD, DST_COMPRESSION_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, DST_COMPRESSION_CAM_BIST_STATUS_PIPE0r}
#define TD3_DST_COMPRESSION_PIPE1 {td3_dst_compression_pipe1_name, NO_MODE, NO_MODE_FIELD, DST_COMPRESSION_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, DST_COMPRESSION_CAM_BIST_STATUS_PIPE1r}

#define TD3_VFP_TCAM_PIPE0 {td3_vfp_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, VFP_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 8, VFP_CAM_BIST_STATUS_PIPE0r}
#define TD3_VFP_TCAM_PIPE1 {td3_vfp_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, VFP_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 8, VFP_CAM_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_2_PIPE0 {td3_ip_parser1_hme_stage_tcam_only_2_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_2_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_2_PIPE0r}
#define TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_2_PIPE1 {td3_ip_parser1_hme_stage_tcam_only_2_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_2_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_2_PIPE1r}

#define TD3_L3_TUNNEL_PIPE0 {td3_l3_tunnel_pipe0_name, NO_MODE, NO_MODE_FIELD, L3_TUNNEL_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 16, L3_TUNNEL_BIST_STATUS_PIPE0r}
#define TD3_L3_TUNNEL_PIPE1 {td3_l3_tunnel_pipe1_name, NO_MODE, NO_MODE_FIELD, L3_TUNNEL_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 16, L3_TUNNEL_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_1_PIPE0 {td3_ip_parser1_hme_stage_tcam_only_1_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_1_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_1_PIPE0r}
#define TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_1_PIPE1 {td3_ip_parser1_hme_stage_tcam_only_1_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_HME_STAGE_CAM_BIST_CONFIG_1_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER1_HME_STAGE_TCAM_BIST_STATUS_1_PIPE1r}

#define TD3_VLAN_SUBNET_PIPE0 {td3_vlan_subnet_pipe0_name, NO_MODE, NO_MODE_FIELD, VLAN_SUBNET_ONLY_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, VLAN_SUBNET_ONLY_BIST_STATUS_PIPE0r}
#define TD3_VLAN_SUBNET_PIPE1 {td3_vlan_subnet_pipe1_name, NO_MODE, NO_MODE_FIELD, VLAN_SUBNET_ONLY_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, VLAN_SUBNET_ONLY_BIST_STATUS_PIPE1r}

#define TD3_PKT_FLOW_SELECT_TCAM_0_PIPE0 {td3_pkt_flow_select_tcam_0_pipe0_name, NO_MODE, NO_MODE_FIELD, PKT_FLOW_SELECT_TCAM_0_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, PKT_FLOW_SELECT_TCAM_0_BIST_STATUS_PIPE0r}
#define TD3_PKT_FLOW_SELECT_TCAM_0_PIPE1 {td3_pkt_flow_select_tcam_0_pipe1_name, NO_MODE, NO_MODE_FIELD, PKT_FLOW_SELECT_TCAM_0_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, PKT_FLOW_SELECT_TCAM_0_BIST_STATUS_PIPE1r}

#define TD3_TUNNEL_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE0 {td3_tunnel_adapt_1_logical_tbl_sel_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_1_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_1_KEY_GEN_CAM_BIST_STATUS_PIPE0r}
#define TD3_TUNNEL_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE1 {td3_tunnel_adapt_1_logical_tbl_sel_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_1_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_1_KEY_GEN_CAM_BIST_STATUS_PIPE1r}

#define TD3_IFP_TCAM_POOL0_PIPE0 {td3_ifp_tcam_pool0_pipe0_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL0_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 3, IFP_TCAM_POOL0_BIST_STATUS_PIPE0r}
#define TD3_IFP_TCAM_POOL1_PIPE0 {td3_ifp_tcam_pool1_pipe0_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL1_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 3, IFP_TCAM_POOL1_BIST_STATUS_PIPE0r}
#define TD3_IFP_TCAM_POOL2_PIPE0 {td3_ifp_tcam_pool2_pipe0_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL2_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 3, IFP_TCAM_POOL2_BIST_STATUS_PIPE0r}
#define TD3_IFP_TCAM_POOL3_PIPE0 {td3_ifp_tcam_pool3_pipe0_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL3_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 3, IFP_TCAM_POOL3_BIST_STATUS_PIPE0r}
#define TD3_IFP_TCAM_POOL0_PIPE1 {td3_ifp_tcam_pool0_pipe1_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL0_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 3, IFP_TCAM_POOL0_BIST_STATUS_PIPE1r}
#define TD3_IFP_TCAM_POOL1_PIPE1 {td3_ifp_tcam_pool1_pipe1_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL1_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 3, IFP_TCAM_POOL1_BIST_STATUS_PIPE1r}
#define TD3_IFP_TCAM_POOL2_PIPE1 {td3_ifp_tcam_pool2_pipe1_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL2_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 3, IFP_TCAM_POOL2_BIST_STATUS_PIPE1r}
#define TD3_IFP_TCAM_POOL3_PIPE1 {td3_ifp_tcam_pool3_pipe1_name, NO_MODE, NO_MODE_FIELD, IFP_TCAM_POOL3_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 3, IFP_TCAM_POOL3_BIST_STATUS_PIPE1r}

#define TD3_EFP_TCAM_POOL0_PIPE0 {td3_efp_tcam_pool0_pipe0_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_0_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, EFP_SLICE_0_CAM_BIST_STATUS_PIPE0r}
#define TD3_EFP_TCAM_POOL1_PIPE0 {td3_efp_tcam_pool1_pipe0_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_1_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, EFP_SLICE_1_CAM_BIST_STATUS_PIPE0r}
#define TD3_EFP_TCAM_POOL2_PIPE0 {td3_efp_tcam_pool2_pipe0_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_2_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, EFP_SLICE_2_CAM_BIST_STATUS_PIPE0r}
#define TD3_EFP_TCAM_POOL3_PIPE0 {td3_efp_tcam_pool3_pipe0_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_3_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, EFP_SLICE_3_CAM_BIST_STATUS_PIPE0r}
#define TD3_EFP_TCAM_POOL0_PIPE1 {td3_efp_tcam_pool0_pipe1_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_0_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, EFP_SLICE_0_CAM_BIST_STATUS_PIPE1r}
#define TD3_EFP_TCAM_POOL1_PIPE1 {td3_efp_tcam_pool1_pipe1_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_1_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, EFP_SLICE_1_CAM_BIST_STATUS_PIPE1r}
#define TD3_EFP_TCAM_POOL2_PIPE1 {td3_efp_tcam_pool2_pipe1_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_2_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, EFP_SLICE_2_CAM_BIST_STATUS_PIPE1r}
#define TD3_EFP_TCAM_POOL3_PIPE1 {td3_efp_tcam_pool3_pipe1_name, NO_MODE, NO_MODE_FIELD, EFP_SLICE_3_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, EFP_SLICE_3_CAM_BIST_STATUS_PIPE1r}

#define TD3_TUNNEL_ADAPT_4_LOGICAL_TBL_SEL_TCAM_PIPE0 {td3_tunnel_adapt_4_logical_tbl_sel_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_4_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_4_KEY_GEN_CAM_BIST_STATUS_PIPE0r}
#define TD3_TUNNEL_ADAPT_4_LOGICAL_TBL_SEL_TCAM_PIPE1 {td3_tunnel_adapt_4_logical_tbl_sel_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, TUNNEL_ADAPT_4_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, TUNNEL_ADAPT_4_KEY_GEN_CAM_BIST_STATUS_PIPE1r}

#define TD3_EGR_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE0 {td3_egr_adapt_2_logical_tbl_sel_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_ADAPT_2_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ADAPT_2_KEY_GEN_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE1 {td3_egr_adapt_2_logical_tbl_sel_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_ADAPT_2_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ADAPT_2_KEY_GEN_CAM_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_0_PIPE0 {td3_ip_parser2_hme_stage_tcam_only_0_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_0_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_0_PIPE0r}
#define TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_0_PIPE1 {td3_ip_parser2_hme_stage_tcam_only_0_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_0_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_0_PIPE1r}

#define TD3_EGR_QOS_CTRL_TCAM_PIPE0 {td3_egr_qos_ctrl_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_QOS_CTRL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_QOS_CTRL_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_QOS_CTRL_TCAM_PIPE1 {td3_egr_qos_ctrl_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_QOS_CTRL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_QOS_CTRL_CAM_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER2_MICE_TCAM_1_PIPE0 {td3_ip_parser2_mice_tcam_1_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_MICE_CAM_BIST_CONFIG_1_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER2_MICE_TCAM_BIST_STATUS_1_PIPE0r}
#define TD3_IP_PARSER2_MICE_TCAM_1_PIPE1 {td3_ip_parser2_mice_tcam_1_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_MICE_CAM_BIST_CONFIG_1_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER2_MICE_TCAM_BIST_STATUS_1_PIPE1r}

#define TD3_EGR_ZONE_3_EDITOR_CONTROL_TCAM_PIPE0 {td3_egr_zone_3_editor_control_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_3_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_3_EDITOR_CONTROL_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_ZONE_3_EDITOR_CONTROL_TCAM_PIPE1 {td3_egr_zone_3_editor_control_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_3_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_3_EDITOR_CONTROL_CAM_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER1_MICE_TCAM_0_PIPE0 {td3_ip_parser1_mice_tcam_0_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_MICE_CAM_BIST_CONFIG_0_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER1_MICE_TCAM_BIST_STATUS_0_PIPE0r}
#define TD3_IP_PARSER1_MICE_TCAM_0_PIPE1 {td3_ip_parser1_mice_tcam_0_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER1_MICE_CAM_BIST_CONFIG_0_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 2, IP_PARSER1_MICE_TCAM_BIST_STATUS_0_PIPE1r}

#define TD3_L3_DEFIP_PIPE0 {td3_l3_defip_pipe0_name, NO_MODE, NO_MODE_FIELD, L3_DEFIP_ONLY_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 16, L3_DEFIP_ONLY_CAM_BIST_STATUS_PIPE0r}
#define TD3_L3_DEFIP_PIPE1 {td3_l3_defip_pipe1_name, NO_MODE, NO_MODE_FIELD, L3_DEFIP_ONLY_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 16, L3_DEFIP_ONLY_CAM_BIST_STATUS_PIPE1r}

#define TD3_SRC_COMPRESSION_PIPE0 {td3_src_compression_pipe0_name, NO_MODE, NO_MODE_FIELD, SRC_COMPRESSION_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, SRC_COMPRESSION_CAM_BIST_STATUS_PIPE0r}
#define TD3_SRC_COMPRESSION_PIPE1 {td3_src_compression_pipe1_name, NO_MODE, NO_MODE_FIELD, SRC_COMPRESSION_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, SRC_COMPRESSION_CAM_BIST_STATUS_PIPE1r}

#define TD3_EGR_ZONE_1_EDITOR_CONTROL_TCAM_PIPE0 {td3_egr_zone_1_editor_control_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_1_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_1_EDITOR_CONTROL_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_ZONE_1_EDITOR_CONTROL_TCAM_PIPE1 {td3_egr_zone_1_editor_control_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_ZONE_1_EDITOR_CONTROL_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ZONE_1_EDITOR_CONTROL_CAM_BIST_STATUS_PIPE1r}

#define TD3_EGR_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE0 {td3_egr_adapt_1_logical_tbl_sel_tcam_pipe0_name, NO_MODE, NO_MODE_FIELD, EGR_ADAPT_1_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ADAPT_1_KEY_GEN_CAM_BIST_STATUS_PIPE0r}
#define TD3_EGR_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE1 {td3_egr_adapt_1_logical_tbl_sel_tcam_pipe1_name, NO_MODE, NO_MODE_FIELD, EGR_ADAPT_1_KEY_GEN_CAM_BIST_CONFIG_64r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, EGR_ADAPT_1_KEY_GEN_CAM_BIST_STATUS_PIPE1r}

#define TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_1_PIPE0 {td3_ip_parser2_hme_stage_tcam_only_1_pipe0_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_1_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_1_PIPE0r}
#define TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_1_PIPE1 {td3_ip_parser2_hme_stage_tcam_only_1_pipe1_name, NO_MODE, NO_MODE_FIELD, IP_PARSER2_HME_STAGE_CAM_BIST_CONFIG_1_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, IP_PARSER2_HME_STAGE_TCAM_BIST_STATUS_1_PIPE1r}

#define TD3_PKT_FLOW_SELECT_TCAM_2_ENTRY_ONLY_PIPE0 {td3_pkt_flow_select_tcam_2_entry_only_pipe0_name, NO_MODE, NO_MODE_FIELD, PKT_FLOW_SELECT_TCAM_2_ONLY_CAM_BIST_CONFIG_64_PIPE0r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, PKT_FLOW_SELECT_TCAM_2_ONLY_CAM_BIST_STATUS_PIPE0r}
#define TD3_PKT_FLOW_SELECT_TCAM_2_ENTRY_ONLY_PIPE1 {td3_pkt_flow_select_tcam_2_entry_only_pipe1_name, NO_MODE, NO_MODE_FIELD, PKT_FLOW_SELECT_TCAM_2_ONLY_CAM_BIST_CONFIG_64_PIPE1r, NO_CONTROL_REGISTER, NO_CONTROL_ENABLE_FIELD, 1, PKT_FLOW_SELECT_TCAM_2_ONLY_CAM_BIST_STATUS_PIPE1r}
#define   TD3_TOTAL_CAMBIST_COUNT     120
#define   TD3_DONE_BIT_MASK     0x00000001
#define   TD3_BIST_SUCCESS_MASK     0x00000002

static char td3_egr_zone_2_editor_control_tcam_pipe0_name[] = "EGR_ZONE_2_EDITOR_CONTROL_TCAM_PIPE0";
static char td3_egr_zone_2_editor_control_tcam_pipe1_name[] = "EGR_ZONE_2_EDITOR_CONTROL_TCAM_PIPE1";

static char td3_tunnel_adapt_3_logical_tbl_sel_tcam_pipe0_name[] = "TUNNEL_ADAPT_3_LOGICAL_TBL_SEL_TCAM_PIPE0";
static char td3_tunnel_adapt_3_logical_tbl_sel_tcam_pipe1_name[] = "TUNNEL_ADAPT_3_LOGICAL_TBL_SEL_TCAM_PIPE1";

static char td3_ip_parser2_hme_stage_tcam_only_3_pipe0_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_3_PIPE0";
static char td3_ip_parser2_hme_stage_tcam_only_3_pipe1_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_3_PIPE1";

static char td3_phb_select_tcam_pipe0_name[] = "PHB_SELECT_TCAM_PIPE0";
static char td3_phb_select_tcam_pipe1_name[] = "PHB_SELECT_TCAM_PIPE1";

static char td3_forwarding_2_logical_tbl_sel_tcam_pipe0_name[] = "FORWARDING_2_LOGICAL_TBL_SEL_TCAM_PIPE0";
static char td3_forwarding_2_logical_tbl_sel_tcam_pipe1_name[] = "FORWARDING_2_LOGICAL_TBL_SEL_TCAM_PIPE1";

static char td3_my_station_tcam_2_pipe0_name[] = "MY_STATION_TCAM_2_PIPE0";
static char td3_my_station_tcam_2_pipe1_name[] = "MY_STATION_TCAM_2_PIPE1";

static char td3_egr_field_extraction_profile_2_tcam_pipe0_name[] = "EGR_FIELD_EXTRACTION_PROFILE_2_TCAM_PIPE0";
static char td3_egr_field_extraction_profile_2_tcam_pipe1_name[] = "EGR_FIELD_EXTRACTION_PROFILE_2_TCAM_PIPE1";

static char td3_egr_field_extraction_profile_1_tcam_pipe0_name[] = "EGR_FIELD_EXTRACTION_PROFILE_1_TCAM_PIPE0";
static char td3_egr_field_extraction_profile_1_tcam_pipe1_name[] = "EGR_FIELD_EXTRACTION_PROFILE_1_TCAM_PIPE1";

static char td3_l2_user_entry_pipe0_name[] = "L2_USER_ENTRY_PIPE0";
static char td3_l2_user_entry_pipe1_name[] = "L2_USER_ENTRY_PIPE1";

static char td3_ip_parser1_hme_stage_tcam_only_3_pipe0_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_3_PIPE0";
static char td3_ip_parser1_hme_stage_tcam_only_3_pipe1_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_3_PIPE1";

static char td3_pkt_flow_select_tcam_1_pipe0_name[] = "PKT_FLOW_SELECT_TCAM_1_PIPE0";
static char td3_pkt_flow_select_tcam_1_pipe1_name[] = "PKT_FLOW_SELECT_TCAM_1_PIPE1";

static char td3_ip_parser2_hme_stage_tcam_only_4_pipe0_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_4_PIPE0";
static char td3_ip_parser2_hme_stage_tcam_only_4_pipe1_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_4_PIPE1";

static char td3_ip_parser1_hme_stage_tcam_only_0_pipe0_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_0_PIPE0";
static char td3_ip_parser1_hme_stage_tcam_only_0_pipe1_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_0_PIPE1";

static char td3_ip_multicast_tcam_pipe0_name[] = "IP_MULTICAST_TCAM_PIPE0";
static char td3_ip_multicast_tcam_pipe1_name[] = "IP_MULTICAST_TCAM_PIPE1";

static char td3_ip_parser0_hme_stage_tcam_only_0_pipe0_name[] = "IP_PARSER0_HME_STAGE_TCAM_ONLY_0_PIPE0";
static char td3_ip_parser0_hme_stage_tcam_only_0_pipe1_name[] = "IP_PARSER0_HME_STAGE_TCAM_ONLY_0_PIPE1";

static char td3_ifp_logical_table_select_pipe0_name[] = "IFP_LOGICAL_TABLE_SELECT_PIPE0";
static char td3_ifp_logical_table_select_pipe1_name[] = "IFP_LOGICAL_TABLE_SELECT_PIPE1";

static char td3_flex_rtag7_hash_tcam_only_pipe0_name[] = "FLEX_RTAG7_HASH_TCAM_ONLY_PIPE0";
static char td3_flex_rtag7_hash_tcam_only_pipe1_name[] = "FLEX_RTAG7_HASH_TCAM_ONLY_PIPE1";

static char td3_ing_snat_pipe0_name[] = "ING_SNAT_PIPE0";
static char td3_ing_snat_pipe1_name[] = "ING_SNAT_PIPE1";

static char td3_egr_zone_0_editor_control_tcam_pipe0_name[] = "EGR_ZONE_0_EDITOR_CONTROL_TCAM_PIPE0";
static char td3_egr_zone_0_editor_control_tcam_pipe1_name[] = "EGR_ZONE_0_EDITOR_CONTROL_TCAM_PIPE1";

static char td3_tunnel_adapt_2_logical_tbl_sel_tcam_pipe0_name[] = "TUNNEL_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE0";
static char td3_tunnel_adapt_2_logical_tbl_sel_tcam_pipe1_name[] = "TUNNEL_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE1";

static char td3_ip_parser2_hme_stage_tcam_only_2_pipe0_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_2_PIPE0";
static char td3_ip_parser2_hme_stage_tcam_only_2_pipe1_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_2_PIPE1";

static char td3_exact_match_logical_table_select_pipe0_name[] = "EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE0";
static char td3_exact_match_logical_table_select_pipe1_name[] = "EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE1";

static char td3_forwarding_3_logical_tbl_sel_tcam_pipe0_name[] = "FORWARDING_3_LOGICAL_TBL_SEL_TCAM_PIPE0";
static char td3_forwarding_3_logical_tbl_sel_tcam_pipe1_name[] = "FORWARDING_3_LOGICAL_TBL_SEL_TCAM_PIPE1";

static char td3_cpu_cos_map_pipe0_name[] = "CPU_COS_MAP_PIPE0";
static char td3_cpu_cos_map_pipe1_name[] = "CPU_COS_MAP_PIPE1";

static char td3_ip_parser1_mice_tcam_1_pipe0_name[] = "IP_PARSER1_MICE_TCAM_1_PIPE0";
static char td3_ip_parser1_mice_tcam_1_pipe1_name[] = "IP_PARSER1_MICE_TCAM_1_PIPE1";

static char td3_egr_pkt_flow_select_tcam_pipe0_name[] = "EGR_PKT_FLOW_SELECT_TCAM_PIPE0";
static char td3_egr_pkt_flow_select_tcam_pipe1_name[] = "EGR_PKT_FLOW_SELECT_TCAM_PIPE1";

static char td3_my_station_tcam_pipe0_name[] = "MY_STATION_TCAM_PIPE0";
static char td3_my_station_tcam_pipe1_name[] = "MY_STATION_TCAM_PIPE1";

static char td3_ip_parser2_mice_tcam_0_pipe0_name[] = "IP_PARSER2_MICE_TCAM_0_PIPE0";
static char td3_ip_parser2_mice_tcam_0_pipe1_name[] = "IP_PARSER2_MICE_TCAM_0_PIPE1";

static char td3_ip_parser1_hme_stage_tcam_only_4_pipe0_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_4_PIPE0";
static char td3_ip_parser1_hme_stage_tcam_only_4_pipe1_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_4_PIPE1";

static char td3_egr_zone_4_editor_control_tcam_pipe0_name[] = "EGR_ZONE_4_EDITOR_CONTROL_TCAM_PIPE0";
static char td3_egr_zone_4_editor_control_tcam_pipe1_name[] = "EGR_ZONE_4_EDITOR_CONTROL_TCAM_PIPE1";

static char td3_forwarding_1_logical_tbl_sel_tcam_pipe0_name[] = "FORWARDING_1_LOGICAL_TBL_SEL_TCAM_PIPE0";
static char td3_forwarding_1_logical_tbl_sel_tcam_pipe1_name[] = "FORWARDING_1_LOGICAL_TBL_SEL_TCAM_PIPE1";

static char td3_dst_compression_pipe0_name[] = "DST_COMPRESSION_PIPE0";
static char td3_dst_compression_pipe1_name[] = "DST_COMPRESSION_PIPE1";

static char td3_vfp_tcam_pipe0_name[] = "VFP_TCAM_PIPE0";
static char td3_vfp_tcam_pipe1_name[] = "VFP_TCAM_PIPE1";

static char td3_ip_parser1_hme_stage_tcam_only_2_pipe0_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_2_PIPE0";
static char td3_ip_parser1_hme_stage_tcam_only_2_pipe1_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_2_PIPE1";

static char td3_l3_tunnel_pipe0_name[] = "L3_TUNNEL_PIPE0";
static char td3_l3_tunnel_pipe1_name[] = "L3_TUNNEL_PIPE1";

static char td3_ip_parser1_hme_stage_tcam_only_1_pipe0_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_1_PIPE0";
static char td3_ip_parser1_hme_stage_tcam_only_1_pipe1_name[] = "IP_PARSER1_HME_STAGE_TCAM_ONLY_1_PIPE1";

static char td3_vlan_subnet_pipe0_name[] = "VLAN_SUBNET_PIPE0";
static char td3_vlan_subnet_pipe1_name[] = "VLAN_SUBNET_PIPE1";

static char td3_pkt_flow_select_tcam_0_pipe0_name[] = "PKT_FLOW_SELECT_TCAM_0_PIPE0";
static char td3_pkt_flow_select_tcam_0_pipe1_name[] = "PKT_FLOW_SELECT_TCAM_0_PIPE1";

static char td3_tunnel_adapt_1_logical_tbl_sel_tcam_pipe0_name[] = "TUNNEL_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE0";
static char td3_tunnel_adapt_1_logical_tbl_sel_tcam_pipe1_name[] = "TUNNEL_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE1";

static char td3_ifp_tcam_pool0_pipe0_name[] = "IFP_TCAM_POOL0_PIPE0";
static char td3_ifp_tcam_pool1_pipe0_name[] = "IFP_TCAM_POOL1_PIPE0";
static char td3_ifp_tcam_pool2_pipe0_name[] = "IFP_TCAM_POOL2_PIPE0";
static char td3_ifp_tcam_pool3_pipe0_name[] = "IFP_TCAM_POOL3_PIPE0";
static char td3_ifp_tcam_pool0_pipe1_name[] = "IFP_TCAM_POOL0_PIPE1";
static char td3_ifp_tcam_pool1_pipe1_name[] = "IFP_TCAM_POOL1_PIPE1";
static char td3_ifp_tcam_pool2_pipe1_name[] = "IFP_TCAM_POOL2_PIPE1";
static char td3_ifp_tcam_pool3_pipe1_name[] = "IFP_TCAM_POOL3_PIPE1";

static char td3_efp_tcam_pool0_pipe0_name[] = "EFP_TCAM_POOL0_PIPE0";
static char td3_efp_tcam_pool1_pipe0_name[] = "EFP_TCAM_POOL1_PIPE0";
static char td3_efp_tcam_pool2_pipe0_name[] = "EFP_TCAM_POOL2_PIPE0";
static char td3_efp_tcam_pool3_pipe0_name[] = "EFP_TCAM_POOL3_PIPE0";
static char td3_efp_tcam_pool0_pipe1_name[] = "EFP_TCAM_POOL0_PIPE1";
static char td3_efp_tcam_pool1_pipe1_name[] = "EFP_TCAM_POOL1_PIPE1";
static char td3_efp_tcam_pool2_pipe1_name[] = "EFP_TCAM_POOL2_PIPE1";
static char td3_efp_tcam_pool3_pipe1_name[] = "EFP_TCAM_POOL3_PIPE1";

static char td3_tunnel_adapt_4_logical_tbl_sel_tcam_pipe0_name[] = "TUNNEL_ADAPT_4_LOGICAL_TBL_SEL_TCAM_PIPE0";
static char td3_tunnel_adapt_4_logical_tbl_sel_tcam_pipe1_name[] = "TUNNEL_ADAPT_4_LOGICAL_TBL_SEL_TCAM_PIPE1";

static char td3_egr_adapt_2_logical_tbl_sel_tcam_pipe0_name[] = "EGR_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE0";
static char td3_egr_adapt_2_logical_tbl_sel_tcam_pipe1_name[] = "EGR_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE1";

static char td3_ip_parser2_hme_stage_tcam_only_0_pipe0_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_0_PIPE0";
static char td3_ip_parser2_hme_stage_tcam_only_0_pipe1_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_0_PIPE1";

static char td3_egr_qos_ctrl_tcam_pipe0_name[] = "EGR_QOS_CTRL_TCAM_PIPE0";
static char td3_egr_qos_ctrl_tcam_pipe1_name[] = "EGR_QOS_CTRL_TCAM_PIPE1";

static char td3_ip_parser2_mice_tcam_1_pipe0_name[] = "IP_PARSER2_MICE_TCAM_1_PIPE0";
static char td3_ip_parser2_mice_tcam_1_pipe1_name[] = "IP_PARSER2_MICE_TCAM_1_PIPE1";

static char td3_egr_zone_3_editor_control_tcam_pipe0_name[] = "EGR_ZONE_3_EDITOR_CONTROL_TCAM_PIPE0";
static char td3_egr_zone_3_editor_control_tcam_pipe1_name[] = "EGR_ZONE_3_EDITOR_CONTROL_TCAM_PIPE1";

static char td3_ip_parser1_mice_tcam_0_pipe0_name[] = "IP_PARSER1_MICE_TCAM_0_PIPE0";
static char td3_ip_parser1_mice_tcam_0_pipe1_name[] = "IP_PARSER1_MICE_TCAM_0_PIPE1";

static char td3_l3_defip_pipe0_name[] = "L3_DEFIP_PIPE0";
static char td3_l3_defip_pipe1_name[] = "L3_DEFIP_PIPE1";

static char td3_src_compression_pipe0_name[] = "SRC_COMPRESSION_PIPE0";
static char td3_src_compression_pipe1_name[] = "SRC_COMPRESSION_PIPE1";

static char td3_egr_zone_1_editor_control_tcam_pipe0_name[] = "EGR_ZONE_1_EDITOR_CONTROL_TCAM_PIPE0";
static char td3_egr_zone_1_editor_control_tcam_pipe1_name[] = "EGR_ZONE_1_EDITOR_CONTROL_TCAM_PIPE1";

static char td3_egr_adapt_1_logical_tbl_sel_tcam_pipe0_name[] = "EGR_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE0";
static char td3_egr_adapt_1_logical_tbl_sel_tcam_pipe1_name[] = "EGR_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE1";

static char td3_ip_parser2_hme_stage_tcam_only_1_pipe0_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_1_PIPE0";
static char td3_ip_parser2_hme_stage_tcam_only_1_pipe1_name[] = "IP_PARSER2_HME_STAGE_TCAM_ONLY_1_PIPE1";

static char td3_pkt_flow_select_tcam_2_entry_only_pipe0_name[] = "PKT_FLOW_SELECT_TCAM_2_ENTRY_ONLY_PIPE0";
static char td3_pkt_flow_select_tcam_2_entry_only_pipe1_name[] = "PKT_FLOW_SELECT_TCAM_2_ENTRY_ONLY_PIPE1";

static cambist_t td3_cambist_array[] = {
                                        TD3_EGR_ZONE_2_EDITOR_CONTROL_TCAM_PIPE0, 
                                        TD3_EGR_ZONE_2_EDITOR_CONTROL_TCAM_PIPE1, 
                                        TD3_TUNNEL_ADAPT_3_LOGICAL_TBL_SEL_TCAM_PIPE0, 
                                        TD3_TUNNEL_ADAPT_3_LOGICAL_TBL_SEL_TCAM_PIPE1, 
                                        TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_3_PIPE0, 
                                        TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_3_PIPE1, 
                                        TD3_PHB_SELECT_TCAM_PIPE0, 
                                        TD3_PHB_SELECT_TCAM_PIPE1, 
                                        TD3_FORWARDING_2_LOGICAL_TBL_SEL_TCAM_PIPE0, 
                                        TD3_FORWARDING_2_LOGICAL_TBL_SEL_TCAM_PIPE1, 
                                        TD3_MY_STATION_TCAM_2_PIPE0, 
                                        TD3_MY_STATION_TCAM_2_PIPE1, 
                                        TD3_EGR_FIELD_EXTRACTION_PROFILE_2_TCAM_PIPE0, 
                                        TD3_EGR_FIELD_EXTRACTION_PROFILE_2_TCAM_PIPE1, 
                                        TD3_EGR_FIELD_EXTRACTION_PROFILE_1_TCAM_PIPE0, 
                                        TD3_EGR_FIELD_EXTRACTION_PROFILE_1_TCAM_PIPE1, 
                                        TD3_L2_USER_ENTRY_PIPE0, 
                                        TD3_L2_USER_ENTRY_PIPE1, 
                                        TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_3_PIPE0, 
                                        TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_3_PIPE1, 
                                        TD3_PKT_FLOW_SELECT_TCAM_1_PIPE0, 
                                        TD3_PKT_FLOW_SELECT_TCAM_1_PIPE1, 
                                        TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_4_PIPE0, 
                                        TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_4_PIPE1, 
                                        TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_0_PIPE0, 
                                        TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_0_PIPE1, 
                                        TD3_IP_MULTICAST_TCAM_PIPE0, 
                                        TD3_IP_MULTICAST_TCAM_PIPE1, 
                                        TD3_IP_PARSER0_HME_STAGE_TCAM_ONLY_0_PIPE0, 
                                        TD3_IP_PARSER0_HME_STAGE_TCAM_ONLY_0_PIPE1, 
                                        TD3_IFP_LOGICAL_TABLE_SELECT_PIPE0, 
                                        TD3_IFP_LOGICAL_TABLE_SELECT_PIPE1, 
                                        TD3_FLEX_RTAG7_HASH_TCAM_ONLY_PIPE0, 
                                        TD3_FLEX_RTAG7_HASH_TCAM_ONLY_PIPE1, 
                                        TD3_ING_SNAT_PIPE0, 
                                        TD3_ING_SNAT_PIPE1, 
                                        TD3_EGR_ZONE_0_EDITOR_CONTROL_TCAM_PIPE0, 
                                        TD3_EGR_ZONE_0_EDITOR_CONTROL_TCAM_PIPE1, 
                                        TD3_TUNNEL_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE0, 
                                        TD3_TUNNEL_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE1, 
                                        TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_2_PIPE0, 
                                        TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_2_PIPE1, 
                                        TD3_EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE0, 
                                        TD3_EXACT_MATCH_LOGICAL_TABLE_SELECT_PIPE1, 
                                        TD3_FORWARDING_3_LOGICAL_TBL_SEL_TCAM_PIPE0, 
                                        TD3_FORWARDING_3_LOGICAL_TBL_SEL_TCAM_PIPE1, 
                                        TD3_CPU_COS_MAP_PIPE0, 
                                        TD3_CPU_COS_MAP_PIPE1, 
                                        TD3_IP_PARSER1_MICE_TCAM_1_PIPE0, 
                                        TD3_IP_PARSER1_MICE_TCAM_1_PIPE1,
                                        TD3_EGR_PKT_FLOW_SELECT_TCAM_PIPE0, 
                                        TD3_EGR_PKT_FLOW_SELECT_TCAM_PIPE1, 
                                        TD3_MY_STATION_TCAM_PIPE0, 
                                        TD3_MY_STATION_TCAM_PIPE1, 
                                        TD3_IP_PARSER2_MICE_TCAM_0_PIPE0, 
                                        TD3_IP_PARSER2_MICE_TCAM_0_PIPE1, 
                                        TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_4_PIPE0, 
                                        TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_4_PIPE1, 
                                        TD3_EGR_ZONE_4_EDITOR_CONTROL_TCAM_PIPE0, 
                                        TD3_EGR_ZONE_4_EDITOR_CONTROL_TCAM_PIPE1, 
                                        TD3_FORWARDING_1_LOGICAL_TBL_SEL_TCAM_PIPE0, 
                                        TD3_FORWARDING_1_LOGICAL_TBL_SEL_TCAM_PIPE1, 
                                        TD3_DST_COMPRESSION_PIPE0, 
                                        TD3_DST_COMPRESSION_PIPE1, 
                                        TD3_VFP_TCAM_PIPE0, 
                                        TD3_VFP_TCAM_PIPE1, 
                                        TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_2_PIPE0, 
                                        TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_2_PIPE1, 
                                        TD3_L3_TUNNEL_PIPE0, 
                                        TD3_L3_TUNNEL_PIPE1, 
                                        TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_1_PIPE0, 
                                        TD3_IP_PARSER1_HME_STAGE_TCAM_ONLY_1_PIPE1, 
                                        TD3_VLAN_SUBNET_PIPE0, 
                                        TD3_VLAN_SUBNET_PIPE1, 
                                        TD3_PKT_FLOW_SELECT_TCAM_0_PIPE0, 
                                        TD3_PKT_FLOW_SELECT_TCAM_0_PIPE1, 
                                        TD3_TUNNEL_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE0, 
                                        TD3_TUNNEL_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE1, 
                                        TD3_IFP_TCAM_POOL0_PIPE0, 
                                        TD3_IFP_TCAM_POOL1_PIPE0, 
                                        TD3_IFP_TCAM_POOL2_PIPE0, 
                                        TD3_IFP_TCAM_POOL3_PIPE0, 
                                        TD3_IFP_TCAM_POOL0_PIPE1, 
                                        TD3_IFP_TCAM_POOL1_PIPE1, 
                                        TD3_IFP_TCAM_POOL2_PIPE1, 
                                        TD3_IFP_TCAM_POOL3_PIPE1, 
                                        TD3_EFP_TCAM_POOL0_PIPE0, 
                                        TD3_EFP_TCAM_POOL1_PIPE0, 
                                        TD3_EFP_TCAM_POOL2_PIPE0, 
                                        TD3_EFP_TCAM_POOL3_PIPE0, 
                                        TD3_EFP_TCAM_POOL0_PIPE1, 
                                        TD3_EFP_TCAM_POOL1_PIPE1, 
                                        TD3_EFP_TCAM_POOL2_PIPE1, 
                                        TD3_EFP_TCAM_POOL3_PIPE1, 
                                        TD3_TUNNEL_ADAPT_4_LOGICAL_TBL_SEL_TCAM_PIPE0, 
                                        TD3_TUNNEL_ADAPT_4_LOGICAL_TBL_SEL_TCAM_PIPE1, 
                                        TD3_EGR_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE0, 
                                        TD3_EGR_ADAPT_2_LOGICAL_TBL_SEL_TCAM_PIPE1, 
                                        TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_0_PIPE0, 
                                        TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_0_PIPE1, 
                                        TD3_EGR_QOS_CTRL_TCAM_PIPE0, 
                                        TD3_EGR_QOS_CTRL_TCAM_PIPE1, 
                                        TD3_IP_PARSER2_MICE_TCAM_1_PIPE0, 
                                        TD3_IP_PARSER2_MICE_TCAM_1_PIPE1, 
                                        TD3_EGR_ZONE_3_EDITOR_CONTROL_TCAM_PIPE0, 
                                        TD3_EGR_ZONE_3_EDITOR_CONTROL_TCAM_PIPE1, 
                                        TD3_IP_PARSER1_MICE_TCAM_0_PIPE0, 
                                        TD3_IP_PARSER1_MICE_TCAM_0_PIPE1, 
                                        TD3_L3_DEFIP_PIPE0, 
                                        TD3_L3_DEFIP_PIPE1, 
                                        TD3_SRC_COMPRESSION_PIPE0, 
                                        TD3_SRC_COMPRESSION_PIPE1, 
                                        TD3_EGR_ZONE_1_EDITOR_CONTROL_TCAM_PIPE0, 
                                        TD3_EGR_ZONE_1_EDITOR_CONTROL_TCAM_PIPE1, 
                                        TD3_EGR_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE0, 
                                        TD3_EGR_ADAPT_1_LOGICAL_TBL_SEL_TCAM_PIPE1, 
                                        TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_1_PIPE0, 
                                        TD3_IP_PARSER2_HME_STAGE_TCAM_ONLY_1_PIPE1, 
                                        TD3_PKT_FLOW_SELECT_TCAM_2_ENTRY_ONLY_PIPE0, 
                                        TD3_PKT_FLOW_SELECT_TCAM_2_ENTRY_ONLY_PIPE1 
};
