$date
	Sun Oct 15 11:55:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sipo_tb $end
$var wire 4 ! o [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module io $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ w3 $end
$var wire 1 % w2 $end
$var wire 1 & w1 $end
$var wire 4 ' o [3:0] $end
$scope module tj $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var reg 1 ( q $end
$upscope $end
$scope module ty $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 & q $end
$upscope $end
$scope module ui $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var reg 1 $ q $end
$upscope $end
$scope module yu $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b0 '
0&
0%
0$
0#
0"
b0 !
$end
#2
b1 !
b1 '
1&
1"
1#
#4
0"
0#
#6
1(
1$
b1111 !
b1111 '
1%
1"
1#
#8
0"
#10
b1110 !
b1110 '
0&
1"
0#
#12
0"
#14
b1111 !
b1111 '
1&
1"
1#
#16
0"
0#
#18
1"
1#
#20
0"
#22
0(
0$
0%
b0 !
b0 '
0&
1"
0#
#24
0"
1#
#26
1"
0#
#28
0"
#30
1(
1$
1%
b1111 !
b1111 '
1&
1"
1#
#32
0"
0#
#34
1"
1#
#36
0"
0#
#38
1"
1#
#40
0"
