Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:12:37 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_design_analysis -file ./report/add_float_top_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
-----------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                 Path #1                                                                                                                                 |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 50.000                                                                                                                                                                                                                                                                  |
| Path Delay                | 14.818                                                                                                                                                                                                                                                                  |
| Logic Delay               | 7.334(50%)                                                                                                                                                                                                                                                              |
| Net Delay                 | 7.484(50%)                                                                                                                                                                                                                                                              |
| Clock Skew                | -0.049                                                                                                                                                                                                                                                                  |
| Slack                     | 35.207                                                                                                                                                                                                                                                                  |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                                                                                   |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                            |
| Clock Delay Group         | Same Clock                                                                                                                                                                                                                                                              |
| Logic Levels              | 31                                                                                                                                                                                                                                                                      |
| Routes                    | NA                                                                                                                                                                                                                                                                      |
| Logical Path              | FDRE/C-(3)-LUT6-(49)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-CARRY4-CARRY4-LUT4-(53)-LUT1-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(2)-LUT6-(23)-LUT6-(1)-LUT6-(2)-LUT5-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                                                                                                  |
| End Point Clock           | ap_clk                                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                                                                                                                                                                                                                                                    |
| RAM Registers             | None-None                                                                                                                                                                                                                                                               |
| IO Crossings              | 0                                                                                                                                                                                                                                                                       |
| Config Crossings          | 0                                                                                                                                                                                                                                                                       |
| SLR Crossings             | 0                                                                                                                                                                                                                                                                       |
| PBlocks                   | 0                                                                                                                                                                                                                                                                       |
| High Fanout               | 53                                                                                                                                                                                                                                                                      |
| Dont Touch                | 0                                                                                                                                                                                                                                                                       |
| Mark Debug                | 0                                                                                                                                                                                                                                                                       |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                  |
| Start Point Pin           | trunc_ln691_reg_72_reg[70]/C                                                                                                                                                                                                                                            |
| End Point Pin             | trunc_ln609_4_reg_1017_reg[24]/D                                                                                                                                                                                                                                        |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2 | 3 |  4 |  5 |  6 |  7 |  8 |  9 | 12 | 13 | 14 | 15 | 23 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
+-----------------+-------------+-----+-----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 50.000ns    | 146 | 155 | 11 | 6 | 13 | 21 | 21 | 15 | 27 | 91 |  2 |  2 |  2 |  3 |  1 |  2 |  4 |  4 |  4 |  4 |  4 |  2 |
+-----------------+-------------+-----+-----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 540 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


