Validation of addresses in the memory on the Cortex-M0 / M3 / M4 / M7