
**** 11/30/22 15:37:31 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_sim1"  [ D:\cad\cadence\eed3009-pspicefiles\cd4026\cd4026_sim1.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "cd4026_sim1.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.INC "C:/Users/Abdurrahman/Desktop/cd4007/cd4007.lib" 
* From [PSPICE NETLIST] section of D:\cad\cadence\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:

**** INCLUDING cd4007.lib ****
.model nnMOS NMOS (LEVEL=2 VTo=1.4 Kp=.6m LAMBDA=0.005)
.model ppMOS PMOS (LEVEL=2 VTo=-1.0 KP=.6m LAMBDA=0.01)

**** RESUMING cd4026_sim1.cir ****
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 15ms 0 
.OPTIONS ADVCONV
.OPTIONS DIGINITSTATE= 0
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\cd4026.net" 



**** INCLUDING cd4026.net ****
* source EED3009
X_U6A         N38502 /Q5 CLK VCC Q1 /Q1 VDD 0 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U6B         N38502 Q1 CLK VCC Q2 /Q2 VDD 0 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7A         N38502 N38476 CLK VCC Q3 /Q3 VDD 0 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7B         N38502 Q3 CLK VCC Q4 /Q4 VDD 0 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U8A         N38502 Q4 CLK VCC Q5 /Q5 VDD 0 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U9         /Q1 /Q3 N38352 $G_DPWR $G_DGND NAN2
X_U10         /Q2 N38352 N38476 $G_DPWR $G_DGND NOR2
X_U11A         /Q4 Q5 N41991 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U11B         /Q2 /Q1 N42000 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U11C         /Q1 /Q5 N43188 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U11D         Q1 /Q2 N43526 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12A         /Q2 Q3 N43243 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12B         Q2 /Q3 N43259 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12C         Q1 Q5 N43307 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12D         /Q3 /Q4 N43554 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U13A         /Q3 Q4 N44512 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U14A         N428310 N428314 N428315 N45915 $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U14B         N428760 N428764 N428765 N45933 $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U15A         N429340 N429341 N45951 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U16A         N429983 N429984 N429985 N429986 N45969 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U16B         N430473 N430474 N430475 N430476 N430470 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U17A         N430963 N430964 N430965 N430966 N45254 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U17B         N431453 N431454 N431455 N431456 N46015 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U18A         N451210 N45290 N45999 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U19A         N56303 N45290 N45985 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U20B         N45915 SEG_A $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U20D         N45933 SEG_B $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U20F         N45951 SEG_C $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U21B         N45969 SEG_D $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U21C         N45985 N457341 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U21D         N457341 SEG_E $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U21E         N45999 SEG_F $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U22A         N46015 SEG_G $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U22F         DE N45290 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U23F         N45290 DE_OUT $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U24F         Q5 COUT $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U25A         0 N38502 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U25E         N43243 C_SEG $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_V1         CLK 0  
+PULSE 0V 5V 0 1ns 1ns 0.5ms 1ms
V_V2         VCC 0 5V
X_X1         0 LTPwr_NodeGT LTGnd_NodeGT DIGIFPWR  PARAMS: VOLTAGE=5V
+  REFERENCE=0V
X_U27F         N41991 N428310 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U28F         N42000 N428314 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U29F         N45290 N428315 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U30F         N43188 N428760 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U31F         N43526 N428764 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U32F         N45290 N428765 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U33F         N43243 N429340 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U34F         N45290 N429341 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U35F         N43259 N429983 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U36F         N41991 N429984 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U37F         N42000 N429985 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U38F         N45290 N429986 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U39F         N43307 N430473 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U40F         N43526 N430474 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U41F         N43243 N430475 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U42F         N43554 N430476 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U43F         N43243 N430963 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U44F         N44512 N430964 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U45F         N42000 N430965 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U46F         N43259 N430966 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U47F         N43259 N431453 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U48F         N42000 N431454 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U49F         N43307 N431455 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U50F         N45290 N431456 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U51B         N430470 N56303 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U51E         N45254 N451210 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U53A         0 N58003 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_V3         VCC 0 5V
X_U52A         N58003 N58407 CLK M_UN0001 N58432 N58407 VDD 0 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_V4         CLK 0  
+PULSE 0V 5V 0 1ns 1ns 0.5ms 1ms
X_X2         0 LTPwr_NodeGT LTGnd_NodeGT DIGIFPWR  PARAMS: VOLTAGE=5V
+  REFERENCE=0V

**** RESUMING cd4026_sim1.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node 0
*
* Moving X_U53A.U1:IN1 from analog node 0 to new digital node 0$AtoD
X$0_AtoD1
+ 0
+ 0$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U25A.U1:IN1 from analog node 0 to new digital node 0$AtoD2
X$0_AtoD2
+ 0
+ 0$AtoD2
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node CLK
*
* Moving X_U52A.UFF1:CLK from analog node CLK to new digital node CLK$AtoD
X$CLK_AtoD1
+ CLK
+ CLK$AtoD
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U8A.UFF1:CLK from analog node CLK to new digital node CLK$AtoD2
X$CLK_AtoD2
+ CLK
+ CLK$AtoD2
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U7B.UFF1:CLK from analog node CLK to new digital node CLK$AtoD3
X$CLK_AtoD3
+ CLK
+ CLK$AtoD3
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U7A.UFF1:CLK from analog node CLK to new digital node CLK$AtoD4
X$CLK_AtoD4
+ CLK
+ CLK$AtoD4
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U6B.UFF1:CLK from analog node CLK to new digital node CLK$AtoD5
X$CLK_AtoD5
+ CLK
+ CLK$AtoD5
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U6A.UFF1:CLK from analog node CLK to new digital node CLK$AtoD6
X$CLK_AtoD6
+ CLK
+ CLK$AtoD6
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node VCC
*
* Moving X_U8A.UFF1:PREBAR from analog node VCC to new digital node VCC$AtoD
X$VCC_AtoD1
+ VCC
+ VCC$AtoD
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U7B.UFF1:PREBAR from analog node VCC to new digital node VCC$AtoD2
X$VCC_AtoD2
+ VCC
+ VCC$AtoD2
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U7A.UFF1:PREBAR from analog node VCC to new digital node VCC$AtoD3
X$VCC_AtoD3
+ VCC
+ VCC$AtoD3
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U6B.UFF1:PREBAR from analog node VCC to new digital node VCC$AtoD4
X$VCC_AtoD4
+ VCC
+ VCC$AtoD4
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U6A.UFF1:PREBAR from analog node VCC to new digital node VCC$AtoD5
X$VCC_AtoD5
+ VCC
+ VCC$AtoD5
+ VDD
+ 0
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR


ERROR(ORPSIM-15143): Voltage source and/or inductor loop involving V_V3. You may break the loop by adding a series resistance
