-- generated by newgenasym Thu Nov 26 17:00:53 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity drv135 is
    port (    
	\+sense\:  INOUT  STD_LOGIC;    
	\+vo\:     INOUT  STD_LOGIC;    
	\-sense\:  INOUT  STD_LOGIC;    
	\-vo\:     INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	\v+\:      IN     STD_LOGIC;    
	\v-\:      IN     STD_LOGIC;    
	VIN:       INOUT  STD_LOGIC);
end drv135;
