
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -475001184.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -118155.42

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -118155.42

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_decode.v_csr.vl[4]$_DFF_PP1_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    9.32    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                 17.83    5.63 1005.63 v _204575_/A (INVx1_ASAP7_75t_R)
   144  160.66 1064.42  361.78 1367.40 ^ _204575_/Y (INVx1_ASAP7_75t_R)
                                         _004863_ (net)
               1075.36   63.36 1430.76 ^ v_decode.v_csr.vl[4]$_DFF_PP1_/RESETN (DFFASRHQNx1_ASAP7_75t_R)
                               1430.76   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_decode.v_csr.vl[4]$_DFF_PP1_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        122.29  122.29   library removal time
                                122.29   data required time
-----------------------------------------------------------------------------
                                122.29   data required time
                               -1430.76   data arrival time
-----------------------------------------------------------------------------
                               1308.47   slack (MET)


Startpoint: v_decode.v_rf_ctrl.stage_int_rf_wr_data.internal_data[53]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_decode.v_rf_ctrl.stage_int_rf_wr_data.internal_data[53]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_decode.v_rf_ctrl.stage_int_rf_wr_data.internal_data[53]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.62   18.31   36.23   36.23 ^ v_decode.v_rf_ctrl.stage_int_rf_wr_data.internal_data[53]$_DFFE_PN_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _000946_ (net)
                 18.31    0.01   36.24 ^ _207495_/A2 (AOI21x1_ASAP7_75t_R)
     1    0.59    7.36    7.69   43.93 v _207495_/Y (AOI21x1_ASAP7_75t_R)
                                         _004977_ (net)
                  7.36    0.00   43.93 v v_decode.v_rf_ctrl.stage_int_rf_wr_data.internal_data[53]$_DFFE_PN_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.93   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_decode.v_rf_ctrl.stage_int_rf_wr_data.internal_data[53]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.53    8.53   library hold time
                                  8.53   data required time
-----------------------------------------------------------------------------
                                  8.53   data required time
                                -43.93   data arrival time
-----------------------------------------------------------------------------
                                 35.41   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_decode.v_rf_ctrl.stage_mask_merge.internal_data[23]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    9.49    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                 18.46    5.82 1005.82 v _204575_/A (INVx1_ASAP7_75t_R)
   144  196.99 1304.88  441.94 1447.77 ^ _204575_/Y (INVx1_ASAP7_75t_R)
                                         _004863_ (net)
               1395.57  183.29 1631.06 ^ v_decode.v_rf_ctrl.stage_mask_merge.internal_data[23]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1631.06   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ v_decode.v_rf_ctrl.stage_mask_merge.internal_data[23]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                       -139.29 4860.71   library recovery time
                               4860.71   data required time
-----------------------------------------------------------------------------
                               4860.71   data required time
                               -1631.06   data arrival time
-----------------------------------------------------------------------------
                               3229.65   slack (MET)


Startpoint: v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_decode.v_rf.regs[1784]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
  1296 1260.64 8350.77 2412.69 2412.69 ^ v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _000004_ (net)
               10015.84 1948.81 4361.50 ^ _225950_/A (INVx1_ASAP7_75t_R)
  2820 2541.15 2229.78 113379.52 117741.02 v _225950_/Y (INVx1_ASAP7_75t_R)
                                         _135929_ (net)
               2229.78 1610.99 119352.01 v _400975_/B (AND3x1_ASAP7_75t_R)
   258  308.82 2195.31  919.48 120271.49 v _400975_/Y (AND3x1_ASAP7_75t_R)
                                         _121151_ (net)
               2197.93   45.23 120316.73 v _400979_/B (NAND2x1_ASAP7_75t_R)
   128  191.23 2305.67 2338.35 122655.08 ^ _400979_/Y (NAND2x1_ASAP7_75t_R)
                                         _121155_ (net)
               2466.24  351.92 123007.00 ^ _401283_/A2 (OA21x2_ASAP7_75t_R)
     1    0.68   50.87  136.23 123143.23 ^ _401283_/Y (OA21x2_ASAP7_75t_R)
                                         v_decode.v_rf.regs_nxt[1784] (net)
                 50.87    0.00 123143.23 ^ v_decode.v_rf.regs[1784]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                               123143.23   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ v_decode.v_rf.regs[1784]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -12.20 4987.80   library setup time
                               4987.80   data required time
-----------------------------------------------------------------------------
                               4987.80   data required time
                               -123143.23   data arrival time
-----------------------------------------------------------------------------
                               -118155.42   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_decode.v_rf_ctrl.stage_mask_merge.internal_data[23]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    9.49    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                 18.46    5.82 1005.82 v _204575_/A (INVx1_ASAP7_75t_R)
   144  196.99 1304.88  441.94 1447.77 ^ _204575_/Y (INVx1_ASAP7_75t_R)
                                         _004863_ (net)
               1395.57  183.29 1631.06 ^ v_decode.v_rf_ctrl.stage_mask_merge.internal_data[23]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1631.06   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ v_decode.v_rf_ctrl.stage_mask_merge.internal_data[23]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                       -139.29 4860.71   library recovery time
                               4860.71   data required time
-----------------------------------------------------------------------------
                               4860.71   data required time
                               -1631.06   data arrival time
-----------------------------------------------------------------------------
                               3229.65   slack (MET)


Startpoint: v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_decode.v_rf.regs[1784]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/CLK (DFFHQNx1_ASAP7_75t_R)
  1296 1260.64 8350.77 2412.69 2412.69 ^ v_decode.v_rf_ctrl.stage_rf_wr_addr.internal_data[16]$_DFFE_PN_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _000004_ (net)
               10015.84 1948.81 4361.50 ^ _225950_/A (INVx1_ASAP7_75t_R)
  2820 2541.15 2229.78 113379.52 117741.02 v _225950_/Y (INVx1_ASAP7_75t_R)
                                         _135929_ (net)
               2229.78 1610.99 119352.01 v _400975_/B (AND3x1_ASAP7_75t_R)
   258  308.82 2195.31  919.48 120271.49 v _400975_/Y (AND3x1_ASAP7_75t_R)
                                         _121151_ (net)
               2197.93   45.23 120316.73 v _400979_/B (NAND2x1_ASAP7_75t_R)
   128  191.23 2305.67 2338.35 122655.08 ^ _400979_/Y (NAND2x1_ASAP7_75t_R)
                                         _121155_ (net)
               2466.24  351.92 123007.00 ^ _401283_/A2 (OA21x2_ASAP7_75t_R)
     1    0.68   50.87  136.23 123143.23 ^ _401283_/Y (OA21x2_ASAP7_75t_R)
                                         v_decode.v_rf.regs_nxt[1784] (net)
                 50.87    0.00 123143.23 ^ v_decode.v_rf.regs[1784]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                               123143.23   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ v_decode.v_rf.regs[1784]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -12.20 4987.80   library setup time
                               4987.80   data required time
-----------------------------------------------------------------------------
                               4987.80   data required time
                               -123143.23   data arrival time
-----------------------------------------------------------------------------
                               -118155.42   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.81e-03   9.92e-04   6.91e-07   3.80e-03  29.4%
Combinational          5.33e-03   3.79e-03   2.66e-05   9.15e-03  70.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.15e-03   4.78e-03   2.73e-05   1.30e-02 100.0%
                          62.9%      36.9%       0.2%
