// Seed: 869655228
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      .id_0(1), .id_1(id_3), .id_2(1 - 1)
  );
  assign id_1 = 1;
  assign id_3 = 1;
  always @(1 or posedge id_2);
  wire id_5;
endmodule
module module_1 (
    input  logic id_0,
    output uwire id_1,
    output logic id_2
);
  assign id_2 = 1;
  assign id_1 = 1;
  always @(negedge 1'b0 or posedge id_0) begin
    id_2 <= id_0;
  end
  assign id_1 = 1'b0;
  tri  id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
  wire id_6;
  assign id_4 = 1;
endmodule
