// Seed: 1114813888
module module_0;
  wire id_1;
  ;
  wire  id_2;
  wire  id_3;
  logic id_4;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[-1 :-1],
    id_10,
    id_11,
    id_12
);
  inout reg id_12;
  input wire id_11;
  inout wire id_10;
  input logic [7:0] id_9;
  input wire id_8;
  inout wor id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_12 = -1 + -1;
  assign id_7 = -1;
  assign id_5 = id_8;
  wire id_13;
  module_0 modCall_1 ();
  wire id_14;
endmodule
