Week4Layout2 1000
skew_edge
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
skew edges
GR_LEVGEN_bf
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON A NON-DESIGN LEVEL FOUND! (BF)
GR_LEVGEN_bh
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON A NON-DESIGN LEVEL FOUND! (BH)
GR_LEVGEN_bn
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON A NON-DESIGN LEVEL FOUND! (BN)
GR_LEVGEN_de
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON A NON-DESIGN LEVEL FOUND! (DE)
GR_LEVGEN_df
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON A NON-DESIGN LEVEL FOUND! (DF)
GR_LEVGEN_ph
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON A NON-DESIGN LEVEL FOUND! (PH)
GR_FILL_am
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (AMFILL)
GR_FILL_e1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (E1FILL)
GR_FILL_m1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (M1FILL)
GR_FILL_m2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (M2FILL)
GR_FILL_m3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (M3FILL)
GR_FILL_m4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (M4FILL)
GR_FILL_m5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (M5FILL)
GR_FILL_ma
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (MAFILL)
GR_FILL_ml
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (MLFILL)
GR_FILL_mt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (MTFILL)
GR_FILL_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (PCFILL)
GR_FILL_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHAPE(S) ON AN IBM RESERVED LAYER FOUND! (RXFILL)
GR_NET_ca
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: CA(net) not covered by CA(drawing) found!
GR_NET_cab
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: CABAR(net) not covered by CABAR(drawing) found!
GR_NET_e2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: E2(net) not covered by E2(drawing) found!
GR_NET_ft
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: FT(net) not covered by FT(drawing) found!
GR_NET_ns
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: NS(net) not covered by NS(drawing) found!
GR_NET_V1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: V1(net) not covered by V1(drawing) found!
GR_NET_V1B
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: V1BAR(net) not covered by V1BAR(drawing) found!
GR_NET_V2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: V2(net) not covered by V2(drawing) found!
GR_NET_V2B
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: V2BAR(net) not covered by V2BAR(drawing) found!
GR_NET_V3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: V3(net) not covered by V3(drawing) found!
GR_NET_V3B
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: V3BAR(net) not covered by V3BAR(drawing) found!
GR_NET_V4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: V4(net) not covered by V4(drawing) found!
GR_NET_V4B
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: V4BAR(net) not covered by V4BAR(drawing) found!
GR_NET_V5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: V5(net) not covered by V5(drawing) found!
GR_NET_V5B
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: V5BAR(net) not covered by V5BAR(drawing) found!
GR_PIN_am
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: AM(net or pin) not covered by AM(drawing) found!
GR_PIN_dv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: DV(net or pin) not covered by DV(drawing) found!
GR_PIN_e1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: E1(net or pin) not covered by E1(drawing) found!
GR_PIN_lv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: LV(net or pin) not covered by LV(drawing) found!
GR_PIN_m1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: M1(net or pin) not covered by M1(drawing) found!
GR_PIN_m2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: M2(net or pin) not covered by M2(drawing) found!
GR_PIN_m3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: M3(net or pin) not covered by M3(drawing) found!
GR_PIN_m4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: M4(net or pin) not covered by M4(drawing) found!
GR_PIN_m5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: M5(net or pin) not covered by M5(drawing) found!
GR_PIN_ma
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: MA(net or pin) not covered by MA(drawing) found!
GR_PIN_ml
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: ML(net or pin) not covered by ML(drawing) found!
GR_PIN_mt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: MT(net or pin) not covered by MT(drawing) found!
GR_PIN_nw
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: NW(net or pin) not covered by NW(drawing) found!
GR_PIN_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: RX(net or pin) not covered by RX(drawing) found!
GR_NET_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: PC(net) not covered by PC(drawing) found!
GR_PIN_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: PC(pin) not covered by PC(drawing) found!
GR_DSRAM
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
WARNING: Dense SRAM cell(s) exists in this design.
GRF20_M2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M2(fill) Maximum area (per shape) > 144.00 sq.m.
GRF20_M3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M3(fill) Maximum area (per shape) > 144.00 sq.m.
GRF20_M4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M4(fill) Maximum area (per shape) > 144.00 sq.m.
GRF20_M5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M5(fill) Maximum area (per shape) > 144.00 sq.m.
GRF20_MT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MT(fill) Maximum area (per shape) > 144.00 sq.m.
GR1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC width over RX for NFET device Leff >= 0.18 um.
GR2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC width over RX for PFET device Leff >= 0.18 um.
GR3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC width over RX for 45 degree NFET Leff >= 0.196 um.
GR4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC width over RX for 45 degree PFET Leff >= 0.196 um.
GR10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX width under NGATE for NFET device Weff >= 0.22 um.
GR11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX width under PGATE for PFET device Weff >= 0.22 um.
GR40b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX to RX space >= 2.00 um.
if both RX shapes are > 50.0 um.
GR50
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX width >= 0.22 um.
GR50_SRAMHVT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
@ RX width >= 0.16 um. (SRAMHVT)
GR50b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX width (max) <= 200.00 um.
GR51
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX area (um2) >= 0.160 sq.um.
GR52
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX to RX space >= 0.26 um.
GR52_SRAMHVT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX to RX space >= 0.16 um. (SRAMHVT)
GRCPRX4_ns
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX within NS >= 0.50 um.
GRCPRX4_sbd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX within NS(for SBD) >= 0.00 um.
GRRX8b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BF not touching NW) to adjacent NW >= 1.14 um.
GRRX8d
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((BF touching NW(touching NWASP) to adj NW >= 0.70 um.
GRRX23
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX(over BB), not over IND_FILT, not over PC must be covered by {PD,SBD,RN,JD,SCHKY}
GR100
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC(not over RX) width >= 0.18 um.
GR101a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC area (um2) >= 0.203 sq.um.
GR101b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC enclosed area (um2) >= 0.291 sq.um.
GR102a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC not over RX) to (other than PC(END)) space >= 0.24 um.
GR102a_SRAMHVT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC not over RX) (other than PC(END)) space >= 0.14 um. (SRAMHVT)
GR102b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC(END) to (PC or PC(END)) not over RX) space >= 0.18 um.
GR102b_SRAMHVT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC(END) to (PC or PC(END)) not over RX) space >= 0.14 um. (SRAMHVT)
GR104a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC(over RX) space (NFET) >= 0.24 um.
GR104b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC(over RX) space (PFET) >= 0.24 um.
GR110
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX overlap past PC >= 0.28 um.
GR110_SRAMHVT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX overlap past PC >= 0.02 um. (SRAMHVT)
GR111
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC overlap past RX >= 0.24 um, when gate to RX corner >= 0.08 um.
GR112
0 0 6 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC overlap past RX >= 0.30 um, when gate to RX corner < 0.08 um.
PC overlap past RX >= 0.24 um, when gate to RX corner < 0.08 um. (DSRAM or SRAMHVT)
PC overlap past RX >= 0.24 um, when gate to RX corner < 0.08 um. (SRAM DUAL-PORT)
PC overlap past RX >= 0.26 um, when gate to RX corner < 0.08 um. (SRAM STD)
GR114
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC to RX corner (same FET) >= 0.06 um.
GR115
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC corner to RX (same FET) >= 0.08 um.
GR115_SRAMDP
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC corner to RX (same FET) >= 0.02 um. (SRAM DUAL-PORT)
GR119
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC vertex must be within RX >= 0.28 um.
GR120a_90
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Only 45 degree gate vertices allowed over RX (90 degree)
GR120a_45
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Only 45 degree gate vertices allowed over RX (non 45 degree)
GR120b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Dist between inside corners of 45 degree gate >= 0.08 um.
GR120c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) notch >= 0.46 um.
GR121
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC intersecting RX at other than 90 degrees found !
GR123a_45
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
45 degree outside (RX not covered by (PC not touching CA)) vertice under PC found !
GR123a_90i
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
90 degree inside (RX not covered by (PC not touching CA)) vertice under PC found !
GR123a_90o
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
90 degree outside (RX not covered by (PC not touching CA)) vertice under PC found !
GR123b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Dist between inside corners of (RX under (PC not GRLOGIC)) >= 0.08 um.
GR125
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC over RX must divide the RX into two or more diffusions
GR130b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC shapes (not intersecting RX) to RX >= 0.08 um.
GRBB131
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((NW not over MOSVAR) touching GRLOGIC) cannot abut BB.
GR132
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC that intersects RX must have a PC area <= 320.00 sq.um.
GR200
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GR200: CA width and length == 0.20 um.
GR201: CA must be orthogonal - no 45 deg. shapes allowed
GR203a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA to CA space >= 0.24 um.
GR204
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA within RX >= 0.10 um.
GR204a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CABAR within RX >= 0.20 um.
GR207
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA(over RX) to adjacent PC >= 0.16 um.
GR208
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA(over PC) to adjacent RX >= 0.16 um.
GR208a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CABAR(over PC) to adjacent RX >= 0.20 um.
GR209
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA within PC >= 0.06 um.
GR209a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CABAR within PC >= 0.16 um.
GR211
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA,CABAR over (PC over RX) NOT allowed !
GR212
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA,CABAR must be within (RX or PC)
GR220
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GR220: CABAR width == 0.20
GR221: CABAR(not GUARDRNG or CRACKSTOP) length >= 0.60 (min) (must be rectangular)
GR222: CABAR(not GUARDRNG or CRACKSTOP) length <= 5.00 (max)
GR223a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CABAR space >= 0.36 um.
GR223b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CABAR space (run > 2.5) >= 0.52 um.
GR223c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CABAR to adjacent CA >= 0.28 um, CABAR touching CA found!
GR225
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CABAR(over RX) to adjacent PC >= 0.24 um.
GR228
0 0 7 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CABAR is allowed only over:
PC touching OP (P+ Poly Resistors)
RX touching OP (N+ and P+ diffusion resistors)
GUARDRNG (Chip guard ring structure)
CRACKSTOP (Chip crackstop structure)
GR250
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW width >= 0.70 um.
GR250a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW must be orthogonal
GR252a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW to NW (at different potentials) space >= 1.28 um.
GR252b
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW to NW space (at same potentials)(including notches)
(when common run >= 0.70) >= 0.84 um.
(when common run <  0.70) >= 1.28 um.
GR252c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX not allowed between two NWells spaced < 1.28 apart
GRNWASP1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW straddling NWASP found !
GR260
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX P+ junction within NW >= 0.42 um.
GR260a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX within BP) within NW(>=40.0) >= 0.52 um.
GRCP260
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX P+ jct(not touching NW) must be within BB >= 1.28 um.
GRCP260c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N contact not over (BP or (SCHKY over NW))) must be within the BB >= 1.28 um.
GRCP260d
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N contact over SCHKY not over BP ) within BB >= 0.14 um.
GR261
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX N-well contact overlap of N-well >= 0.46
GR261f
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX N-well contact overlap of N-well >= 0.28 um.
GR262
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX N-well contact overlap area with NW >= 0.15 sq.um.
GR262f
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX N-well contact overlap area with NW >= 0.24 sq.um.
GR262b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX within RN) intersect area with BB >= 0.15 sq.um
GR265
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX N+ junction to adjacent NW >= 0.42 um.
GR265b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX N+ junction to adjacent NS >= 2.32 um.
GR265a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX(outside BP) to adjacent NW(>=40.0 um) >= 0.52 um.
GRCP265b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N+ junction not over PD) to adj BB (Where the RX does not intersect the BB) >= 0.42 um.
GR266
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX Substrate contact (Hi-Resistance) to NW >= 0.08 um.
GRCP266c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX(in BP) no NW) to BB space >= 0.40 um.
GR268
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX P+Junction to RX NW Contact) within NW for no latchup <= 53.0 um.
GRBB268
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX over PD) to RX(not over PD) (same BB) space <= 53.0 um.
GR268b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N+ Junction to RX Psub Contact) outside of NW for no latchup <= 53.0 um.
GR268g1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW(hole) without a substrate contact found !
GR268g2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB(hole) without a substrate contact found !
GR268g3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BF(hole) without a substrate contact found !
GR268g4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT(hole) without a substrate contact found !
GR269
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX where the RX straddles NW) to NW >= 0.70 um.
GR269a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX overlap past (NW not over GRLOGIC) >= 0.70 um.
GRNW4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW to adjacent BB >= 1.76 um.
GRNW5
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PI not over NW) space >= 1.00 um. (diff net)
if a (RX over BP) in both (PI not over NW) shapes in connected with metal then rule does not apply !
GRVTSENS00
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC intersect RX)within VTSENS >= 0.00 um.
GRVTSENS01
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PC over RX) over VTSENS) to (NW,BB,ZEROVT,BFMOAT, or MOSVAR) space >= 3.00 um.
GRVTSENS02
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((PC over RX)over BP)over VTSENS) within (NW or PI) >= 2.30 um.
GR290
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR width >= 0.64 um.
GR291
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR must be orthogonal
GR292
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR to NR space >= 0.54
GR294a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[(PC intersect RX) not within NW] to NR space >= 0.26 um.
GR294b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[(PC intersect RX) not within NW] within NR >= 0.26 um.
GR299b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR overlap past NW >= 1.40 um.
GRNR10_bb
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR touching BB found !
GRNR10_di
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR touching DI found !
GRNR10_mvr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR touching MOSVAR found !
GRNR10_pd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR touching PD found !
GRNR11
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR to ZEROVT space >= 1.40 um.
NR touching ZEROVT not allowed
GRNR12
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR to PCFUSE space >= 1.40 um.
NR touching PCFUSE not allowed
GRNR13
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR not touching (PC over RX) found !
GRLW00
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR width >= 0.64 um.
GRLW01
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR must be orthogonal
GRLW02
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR to PR space >= 0.54 um.
GRLW04a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[(PC intersect RX) within NW] to PR space >= 0.26 um.
GRLW04b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[(PC intersect RX) within NW] within PR space >= 0.26 um.
GRLW09
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR overlap of NW >= 0.86 um.
GRLW10_bb
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR touching BB found !
GRLW10_di
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR touching DI found !
GRLW10_mvr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR touching MOSVAR found !
GRLW10_pd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR touching PD found !
GRLW11
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR to ZEROVT space >= 1.40 um.
PR touching ZEROVT not allowed
GRLW12
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR to PCFUSE space >= 1.40 um.
PR touching PCFUSE not allowed
GRLW13
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR not touching (PC over RX) found !
GR350
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP width >= 0.34 um.
GR351a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP area >= 0.387 sq.um.
GR351b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP enclosed area >= 0.387 sq.um.
GR352
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP to BP space >= 0.34 um.
GR353
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX P+ junction within BP or BB >= 0.14 um.
GR354a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX Substrate contact not over [GRLOGIC,(NW sized by +0.42)) within BP >= 0.00 um.]
GR354b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX Substrate contact over (NW sized by +0.42)) within BP >= 0.14 um.
GR355
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX N+ junction to BP >= 0.14 um.
GR356b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N-well contact not over (NW sized by -0.42)) to BP >= 0.14 um.
GR357
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BH to adjacent {NW, BB, MOSVAR} >= 0.44 um.
GR357a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BH width >= 0.44 um.
GR357b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BH space >= 0.44 um.
GR358b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP to PD space >= 0.34 um.
GR358c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: BN to PD space >= 0.34 um.
GR358d
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: PH width >= 0.44 um.
GR358e
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: BN width >= 0.34 um.
GR358f
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: BN space >= 0.34 um.
GR358g
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: BF width >= 0.98 um.
GR358h
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: BF space not over GRLOGIC >= 1.00 um.
GR358i
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: PH space >= 0.44 um.
GR358j
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: DE width >= 0.44 um.
GR358k
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: DE space >= 0.44 um.
GR358m
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: DF width >= 0.44 um.
GR358n
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: DF space >= 0.44 um.
GR370
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) to BP for NFET fully open to N+ implant >= 0.36 um.
BP may touch (PC over RX) under MOSVAR.
GR370a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) to BB space >= 0.50 um.
GR370b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) to PD space >= 0.50 um.
GR371
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) within BP for no N+ in PFET gate >= 0.36 um.
GRBP3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP touching BB found !
GR372
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP overlap of RX(butted substrate contact) >= 0.22 um.
GR372a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP overlap RX (Butted Substrate contact area) >= 0.147 sq.um.
GR373
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX overlap past BP) over NW (Butted Nwell contact) >= 0.22 um.
GR373a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX overlap past BP) over NW (Butted Nwell contact) area >= 0.147 sq.um.
GR374
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX within NW for butted nwell contact >= 0.12 um.
GR378
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP inter RX) to adj ((PC intersect RX) not in BP) >= 0.28 um.
GR379
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP inter RX) overlap past ((PC intersect RX) in BP) >= 0.28 um.
GR500
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 width (min) >= 0.24 um.
GR500b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 width (max) <= 35.00 um.
GR501a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 area >= 0.172 sq.um.
GR501b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 enclosed area >= 0.705 sq.um.
GR502
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 to M1 space >= 0.20 um.
GR504
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 space (if at least one M1 line width >1.48) >= 0.32 um.
GR504a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 space (if at least one M1 line width >1.60) >= 0.36 um.
GR504b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 space (if at least one M1 line width > 4.00) >= 0.60 um.
GR505a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA must be within M1 >= 0.02 um.
GR505a_SRAMHVT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA must be within M1 >= 0.00 um (SRAMHVT)
GR505b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CABAR must within M1 < 0.04 um.
GR550_1
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GR550: V1 width and length == 0.28 um.
GR557: V1 must be square and not at 45 degrees
GR553a_1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1 to V1 space >= 0.28 um.
GR558_1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1BAR are permitted only under {GUARDRNG or CRACKSTOP}
GR560_V1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1BAR width == 0.28
GR566_1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1 to V1BAR >= 0.56 um. (overlaping not allowed)
GR567_V1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1BAR to adjacent V1BAR space >= 3.60
GR567b_V1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1BAR notch >= 1.80
GR550_2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GR550: V2 width and length == 0.28 um.
GR557: V2 must be square and not at 45 degrees
GR558_2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V2BAR are permitted only under {GUARDRNG or CRACKSTOP}
GR560_V2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V2BAR width == 0.28
GR553a_2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V2 to V2 space >= 0.28 um.
GR566_2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V2 to V2BAR >= 0.56 um (overlaping not allowed)
GR567_V2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V2BAR to adjacent V2BAR space >= 3.60
GR567b_V2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V2BAR notch >= 1.80
GR550_3
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GR550: V3 width and length == 0.28 um.
GR557: V3 must be square and not at 45 degrees
GR553a_3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V3 to V3 space >= 0.28 um.
GR558_3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V3BAR are permitted only under {GUARDRNG or CRACKSTOP}
GR560_V3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V3BAR width == 0.28
GR566_3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V3 to V3BAR >= 0.56 um (overlaping not allowed)
GR567_V3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V3BAR to adjacent V3BAR space >= 3.60
GR567b_V3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V3BAR notch >= 1.80
GR550_4
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GR550: V4 width and length == 0.28 um.
GR557: V4 must be square and not at 45 degrees
GR553a_4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V4 to V4 space >= 0.28 um.
GR558_4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V4BAR are permitted only under {GUARDRNG or CRACKSTOP}
GR560_V4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V4BAR width == 0.28
GR566_4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V4 to V4BAR >= 0.56 um (overlaping not allowed)
GR567_V4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V4BAR to adjacent V4BAR space >= 3.60
GR567b_V4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V4BAR notch >= 1.80
GR550_5
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GR550: V5 width and length == 0.28 um.
GR557: V5 must be square and not at 45 degrees
GR553a_5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V5 to V5 space >= 0.28 um.
GR558_5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V5BAR are permitted only under {GUARDRNG or CRACKSTOP}
GR560_V5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V5BAR width == 0.28
GR566_5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V5 to V5BAR >= 0.56 um (overlaping not allowed)
GR567_V5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V5BAR to adjacent V5BAR space >= 3.60
GR567b_V5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V5BAR notch >= 1.80
GR570
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1(not over K1) must be within M1 >= -0.02 um.
GR570c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1BAR must be within M1 >= 0.08
GR575a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1 must be within M2 >= 0.00 um.
for 4(AM/ML only), 5, 6, 7, and 8(MA only) levels of metal
GR575ab
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1BAR must be within M2 >= 0.40
GR600_2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M2 width (min) >= 0.28 um.
GR601a_2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M2 area >= 0.3136 sq.um.
GR601b_2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M2 enclosed area >= 0.705 sq.um.
GR602_2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M2 to M2 space >= 0.28 um.
GR604_2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M2 to M2 space (if both metal line widths are > 1.60) => 0.40 um.
GR604a_2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M2 to M2 space (if at least one metal line width is > 5.00) => 0.60 um.
GR610_2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V2 must be within M2 >= 0.00 um.
GR610c_V2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V2BAR must be within M2 >= 0.40
GR611_V2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V2 must be within M3 > 0.0 um.
GR611a_V2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V2BAR must be within M3 >= 0.40
GR612_1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Minimium of 2 V1 must connect M2 to M1 when M1 or M2 width is > 1.60 um.
GR600_3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M3 width (min) >= 0.28 um.
GR601a_3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M3 area >= 0.3136 sq.um
GR601b_3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M3 enclosed area >= 0.705 sq.um
GR602_3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M3 to M3 space >= 0.28 um.
GR604_3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M3 to M3 space (if both metal line widths are > 1.60) => 0.40 um.
GR604a_3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M3 to M3 space (if at least one metal line width is > 5.00) => 0.60 um.
GR610_3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V3 must be within M3 >= 0.00 um.
GR610c_V3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V3BAR must be within M3 >= 0.40
GR611_V3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V3 must be within M4 > 0.0 um.
GR611a_V3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V3BAR must be within M4 >= 0.40
GR600_4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M4 width (min) >= 0.28 um.
GR602_4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M4 to M4 space >= 0.28 um.
GR601a_4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M4 area >= 0.3136 sq.um.
GR601b_4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M4 enclosed area >= 0.705 sq.um.
GR604_4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M4 to M4 space (if both metal line widths are > 1.60) => 0.40 um.
GR604a_4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M4 to M4 space (if at least one metal line width is > 5.00) => 0.60 um.
GR610_4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V4 must be within M4 >= 0.00 um.
GR610c_V4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V4BAR must be within M4 >= 0.40
GR611_V4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V4 must be within M5 > 0.0 um.
GR611a_V4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V4BAR must be within M5 >= 0.40
GR600_5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M5 width (min) >= 0.28 um.
GR602_5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M5 to M5 space >= 0.28 um.
GR601a_5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M5 area >= 0.3136 sq.um.
GR601b_5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M5 enclosed area >= 0.705 sq.um.
GR604_5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M5 to M5 space (if both metal line widths are > 1.60) => 0.40 um.
GR604a_5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M5 to M5 space (if at least one metal line width is > 5.00) => 0.60 um.
GR610_5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V5 must be within M5 > 0.0 um.
GR610c_V5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V5BAR must be within M5 >= 0.40
GR611_V5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V5 must be within MT > 0.0 um.
GR611a_V5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V5BAR must be within MT >= 0.40
GR640
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MT width (min) >= 0.28 um.
GR641a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MT area >= 0.548 sq.um.
GR641b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MT enclosed area >= 0.705 sq.um.
GR642
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MT to MT spacing >= 0.28 um.
GR644
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MT to MT space (if at least one metal line is >1.60 um) >= 0.40 um.
GR644a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MT to MT space (if at least one metal line is >5.00 um) >= 0.60 um.
GR644b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MT to MT space (if at least one metal line is >35.00 um) >= 2.00 um.
GR650a1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(LV not over (CRACKSTOP touching GUARDEDGE)) width >= 14.000
GR650a2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(LV over (CRACKSTOP touching GUARDEDGE)) width >= 9.000
GR650b1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(DV not over (CRACKSTOP touching GUARDEDGE)) width >= 14.000
GR650b2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(DV over (CRACKSTOP touching GUARDEDGE)) width >= 9.000
GR651a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV area >= 550.00 sq.um.
GR651b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DV area >= 480.00 sq.um.
GR653b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DV to DV space >= 11.00 um.
GR653c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV to LV space >= 29.00 um.
GRBEOL2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(MPW_EDGE touching DV) touching LV is prohibited
GR655b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(TV covered by (PADFILTR,CRACKSTOP)) width >= 4.20 um.
GR655c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(TV not covered by (PADFILTR,CRACKSTOP)) width >= 14.00 um.
GR656b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(TV covered by PADFILTR) area >= 103.0 sq.um.
GR656c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(TV not covered by PADFILTR) area >= 480.0 sq.um.
GR657b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(TV covered by PADFILTR) space >= 6.00 um.
GR657c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(TV not covered by PADFILTR) space >= 8.00 um.
GR658ab
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TV within {GUARDEDGE,(CHIPEDGE not toucing GUARDEDGE)} >= 12.00 um.
GR658c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DV within {GUARDEDGE,(CHIPEDGE not toucing GUARDEDGE)} >= 20.00 um.
GR658c1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DV within {GUARDEDGE,(CHIPEDGE not toucing GUARDEDGE)} >= 11.00 um.
GR658d
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV within {GUARDEDGE,(CHIPEDGE not toucing GUARDEDGE)} >= 29.00 um.
GR658d1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV within {GUARDEDGE,(CHIPEDGE not toucing GUARDEDGE)} >= 11.00 um.
GRFT1
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GRFT1 : FT width/length == 1.24 um.
GRFT11: FT must be square
GRFT12: 45 degree FT not allowed
GRFT2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FT space >= 2.0
GRFT3
0 0 7 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GRFT3 : FTBAR width == 1.24
GRFT4 : FTBAR length (min) >= 1.26
GRFT5 : FTBAR length (max) <= 20.00 (except over GUARDRNG or CRACKSTOP)
GRFT11: FTBAR must be rectangular (except over GUARDRNG or CRACKSTOP)
GRFT12: 45 degree FTBAR not allowed (except over GUARDRNG or CRACKSTOP)
GRFT6
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FT to FTBAR space >= 2.00 um.
FT touching FTBAR not allowed
GRFT7
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FTBAR space (common run <= 5.00 um) >= 2.00 um.
GRFT8
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FTBAR space (common run > 5.0 um) >= 4.00 um.
GRFT9
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FT must within MT >= 1.00 um.
GRFT10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FTBAR must within MT >= 1.00 um.
GRAM1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM width >= 2.00 um.
GRAM1a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM area >= 10.00 sq.um.
GRAM2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM space >= 2.80 um.
GRAM2a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM space for AM edges (over the same (FT/FTBAR not over (LOWCRNT or IND_FILT)) +8.00 um) >= 5.00 um.)
GRAM2aa
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM space for AM edges (over the same ((FT/FTBAR over IND_FILT) not over LOWCRNT) +6.00 um) >= 5.00 um.
GRAM2b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM(not under IND_FILT) space (if a least one line is >10.0 um wide) >= 4.00 um.
GRAM2ba
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM over (IND_FILT size by 25 um) space (if a least one line is >10.0 um wide) >= 3.00 um.
GRAM2b2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM over (IND_FILT size by 50 um) space (if a least one line is >25.0 um wide) >= 4.00 um.
GRAM2c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM space (if a least one line is >50.0 um wide) >= 5.00 um.
GRAM3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FT/FTBAR must be within AM >= 1.00 um.
GRAM4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
{LV,DV}(within {GUARDEDGE, CHIPEDGE not touching CHIPEDGE}) must be covered by AM
GRPILLAR00
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
WARNING: CUPILLAR found in Design
GRPILLAR01
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If CUPILLAR exists, CUPILLAR must be drawn exactly coincident with union(CHIPEDGE,MPW_EDGE,CRACKSTOP)
GRPD1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PD width >= 0.34 um.
GRPD2a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PD space >= 0.34 um.
GRPD3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PDHOLE width for SBD anode  >= 0.70 um.
GRPD4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PD to adj RX >= 0.36 um.
GRPD5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX intersect PD (SBD guardring) >= 0.32 um.
GRPD6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX not (SBD OR BP2ND)) within PD >= 0.20 um.
GRPD6a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PD overlap past RX >= 0.36 um.
GRPD6b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX not over SBD) within PD >= 0.14 um.
GRPD7
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PD overlap past PC >= 0.28 um.
GRPD9b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Non-orthogonal PD shape found !
GRPD10a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PD to adjacent PC >= 0.28 um.
GRPD10b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PD over RR) to PC >= 0.28 um.
GRPD11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PD enclosed area >= 0.32 sq.um.
GRPD14
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(CA not over RN) must be within PD (for SBD) >= 0.28 um.
GRPD15
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX touching (PD touching SBD) can not touch BP)
GRPD16
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PD touching SBD) can not touch (PC or (RX not touching PD))
GRRN1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RN width >= 0.80 um.
GRRN2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RN space >= 1.28 um.
GRRN3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RN to adjacent RX >= 0.42 um.
GRRN4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX within RN >= 0.14 um.
GRRN5a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX(within RN) must NOT touch BP (includes generated BP)
GRRN6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RN touching a P+ Junction found !
GRRN7
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RN touching a Substrate Contact found !
GRRN10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RN over RX) touching {PD,BN} found !
GRRN11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RN must be covered by {NS or ((NS touching PDHOLE) size by 0.52 um)
GRRN12
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RN to NW >= 1.28 um.
GRRN13
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RN union NW width >= 0.70 um.
GRBB1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((BB not over SCHKY) not abutting NW) width >= 2.76 um.
GRBB1a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BB abutting NW) width == 1.00 um.
GRBB1b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BB touching SCHKY) width >= 0.98 um.
GRBB2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB to BB space (not over NW) >= 2.00 um.
GRBB2a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB to BB space (over NW) >= 0.50 um.
GRBB6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB (not over SCHKY) area >= 9.60 sq.um.
GRBB6a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
SCHKY must be covered by NW
GRBB7
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB enclosed area >= 4.00 sq.um.
GRBB34
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW can not touch BB (NW can only abut BB)
NW can only abut BB (no overlaping allowed, except under SCHKY)
touching point is prohibited
GRBB34a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB touching more than one (NS union (NW union RN)) shapes not allowed !
GRBB35
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB to BP space >= 0.44 um.
GRBB35a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB cannot touch BP
GRBB37
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PD must be within [ [BB touching IND_FILT] or [(BP or BB) intersect
((PC touching OP) expanded by 0.40)] or SBD or BP2ND or
(BP OR BB) intersect (RR intersect ((PC touching OP) expanded by 0.80 um)) ] >= 0.00 um.
GRBB38
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((((RX not over SCHKY) touching BB), not over IND_FILT) must touching NS
GRBB41
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC within BB >= 0.50 um.
GRPBN10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC touching {PD,RR,RP} must be within (BB or BP) >= 0.40 um.
GRPBN11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PC touching {CA,CABAR} intersecting BB) must be within {PD,RR,RP}
GRPBN12
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC to adjacent BB >= 0.32 um.
GRNS1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS width >= 4.50 um.
GRNS2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS space >= 3.68 um.
GRNS4b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS touching NW found !
GRNS5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS to adjacent NW >= 3.68 um.
GRCPNS7
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS within BB == 2.10 um.
GRNS9
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS must covered by BB
GRNS10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS to adjacent BB >= 5.20 um.
GRNS15a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
More than one (RX union NS) within a common BB shape not allowed
GRNS16
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS not enclosing RX(over RN) found!
GRNS21b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS to (RX touching {PD,BP}) >= 2.76 um, touching not allowed
GRNS26
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS must touch JD or PD hole
GR380
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DI must be within BP == 0.04 um.
GR380a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(NW touching DI) to JD >= 5.00 um. (touching is not allowed)
GR380c_bb
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(NW touching DI) touching BB found !
GR380c_pi
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(NW touching DI) touching PI found !
GR380d
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(NW touching DI) to {RR or RP} >= 2.50 um, (touching is not allowed)
GR380e_dg
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(NW touching DI) touching DG not allowed
GR380e_op
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(NW touching DI) touching OP not allowed
GR380e_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(NW touching DI) touching PC not allowed
GR380g
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((BP touching DI) touching PD) not allowed
GR381
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX within DI (min) >= 0.10 um.
GR381b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX within DI (max) <= 0.34 um.
GR382b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX N-well contact to DI <= 0.54 um.
Each DI shape must be wthin an RX N-well contact ring
GR383
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DI must enclose RX
GR385
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX width (when RX is within DI) == 1.00 um.
GR385a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX not over GRLOGIC) width (max)(when RX within DI) <= 2.00 um.
GR387
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX within DI) must be within NW
GR387b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((NW touching DI) expanded by 0.36 um) edges) must be covered
by ((((RX touching CA) not touching PC) over BP) not over (NW or BB)).
GR388
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX N-well contact over (NW touch DI) to BP >= 0.14 um.
GR389
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX substarte contact over ((NW touch DI) size by 1.0) within BP >= 0.14 um.
GR710
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Diffusion Resistor length (OP intersect RX) >= 0.48 um.
GR711
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Diffusion Resistor width (OP intersect RX) >= 0.28 um.
GR712
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Poly Resistor length (OP intersect PC) >= 1.06 um.
GR713a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(OP intersect PC) [not over (RR intersect (non rectangular (PC under OP)))] width >= 0.28 um.
[((Rectangular (PC intersect OP)) over RR) over RESHV] which is >= 0.18 um and <= 0.32 um wide is allowed.
GR713b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(OP intersect PC) over (RR intersect (non rectangular (PC under OP))) width >= 0.18 um.
GR713c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(OP intersect PC) over (RR intersect (non rectangular (PC under OP))) width <= 0.32 um.
GR715a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX touching OP) outside BP) to NW space >= 0.42 um.
GR715b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX touching OP) inside BP) within NW >= 0.42 um.
GR715f
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX over OP) touching BB(not over NW) found !)
GR716a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX touching OP may not straddle {NW, BB}
GR716b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(OP intersect RX) touching NW must touch BP
GR716c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(OP intersect RX) not touching NW must not touch BP
GR717a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC intersect OP) to NW space >= 0.60 um.
GR717b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC intersect OP) within NW >= 0.86 um.
GR725
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP width >= 0.48 um.
GR726
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP to OP space >= 0.48 um.
GR727
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP overlap past RX >= 0.18 um.
GR728
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP to adjacent RX >= 0.16 um.
GR729a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP area >= 0.72 sq.um.
GR729b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP enclosed area >= 0.72 sq.um.
GR730
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP overlap past PC >= 0.20 um.
GR731
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP to PC space >= 0.26 um.
GROP9
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP to adjacent PD >= 0.44 um.
GROP9a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP (over (RR or RP)) overlap of PD == 0.38 um.
GR732
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA/CABAR over OP found !
GR733
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CA to OP >= 0.18 um.
GR733a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CABAR to OP >= 0.36 um.
GR734a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX touching OP) within BP >= 0.22 um.
GR734b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX touching OP) to BP space >= 0.22 um.
GR735a2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC touching OP) must be within {BP,BB} >= 0.30 um.
GR735b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC touching OP) to BP space >= 0.30 um.
GR736
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(OP not over (ESDUMMY or ESD_CDM)) over (PC intersect RX) not allowed
GR736a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX(touching OP) can not touch PC
GR736a1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX(touching OP, not touching PC) can not touch SBLK
GR736a2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PC touching OP) not over (ESDUMMY or ESD_CDM)) can not touch SBLK
GR736a3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
SBLK must touch OP
GR737
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP touching DG not allowed
GR737a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC touching OP) touching DG not allowed !
GR738a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(OP intersect RX) must be rectangular
GR738b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(OP intersect (PC not over RR)) must be rectangular
GR738c_TF
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(OP intersect PC) must be orthogonal
GR739a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX overlap past OP >= 0.62 um.
GR739b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC overlap past OP >= 0.58 um.
GROP20
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP to adjacent RN >= 0.60 um.
GROP24
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
OP touching RX(over RN) found !
GROP29
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PC not over (ESDUMMY or ESD_CDM)) touching OP) touching RX found !
GROP30
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PC over OP) over NW) to RX >= 0.38 um.
GROP32_nr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX over OP) not over GRLOGIC) to NR space >= 0.26 um.
GROP32_pr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX over OP) not over GRLOGIC) to PR space >= 0.26 um.
GRPBR19
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
no more than 1 set of contacts allowed on any resistor
GRPBR29
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC(touching OP, not GRLOGIC) within NW >= 2.00 um.
GRPBR31
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC(touching OP,touching BB) within BB >= 2.00 um.
GRPBR33
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC(touching OP,not touching NW, not touching GRLOGIC) to adj NW >= 2.00 um.
GRPBR35
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC(touching OP,not touching BB) to adj BB >= 2.00 um.
GRPCR20a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC(touching OP) cannot touch NS
GRSBLK4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
SBLK must be covered by (ESDUMMY or ESD_CDM) >= 0.00 um.
GROP31
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC(touching OP) to RN(PC touching OP) cannot touch RN >= 0.30 um.
GRRR1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RR width >= 0.80 um.
GRRR2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RR space >= 0.80 um.
GRRR3
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RR to RP space >= 0.80 um.
RR touching RP not allowed
GRRR4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC within RR >= 0.26 um.
GRRR5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RR to adjacent PC >= 0.28 um.
GRRR6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RR to (PC over RX) >= 0.50 um.
GRRR7
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RR to adjacent RX >= 0.28 um.
RR touching RX bot allowed
GRRR8
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB within RR >= 0.00 um.
GRRR9
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP(touching RR) can not touch {PC(not touching RR),BB
GRRR10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC not touching OP) can not touch RR
GRRR11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(CA/CABAR over RR) not covered by PD found!
GRSERP1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Non rectangular (PC intersect OP)) must touch RR
GRSERP7
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PC over OP) over RR) over (non rectangular (PC intersect OP)) notches == 0.24 um.
GRSERP10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(CA touching (PC touching (non rectangular (PC intersect OP)))) to OP >= 0.32 um.
GRSERP11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(CA touching (PC touching (Non Rectangular (PC intersect OP)))) must be within (OP expanded by 0.52mm per edge) >= 0.00 um.
GRSERP12
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((CA touching (PC touching (Non Rectangular (PC intersect OP)))) expanded by 0.31 um per edge) must be within (PD not over OP) >= 0.00 um.
GRSERP13
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PD touching (Non Rectangular (PC intersect OP))) must touch OP
(PD touching (Non Rectangular (PC intersect OP))) abutting OP is prohibited
GRSERP15
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(CA touching (PC touching (Non Rectangular (PC intersect OP)))) within PD >= 0.34 um.
GRSERP16
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RR touching (Non Rectangular (PC intersect OP))) cannot touch (Rectangular (PC intersect OP))
GRRP1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RP width >= 0.80 um.
GRRP2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RP space >= 0.80 um.
GRRP4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC within RP >= 0.26 um.
GRRP5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RP to adjacent PC >= 0.28 um.
GRRP6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RP to (PC over RX) >= 0.50 um.
GRRP7
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RP to adjacent RX >= 0.28 um.
RP touching RX not allowed
GRRP8
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB within RP >= 0.00 um.
GRRP9
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP(touching RP) can not touch{PC(not touching RP),BB
GRRP10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC not touching OP) can not touch RP
GRRP11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(CA/CABAR over RP) not covered by PD found !
GRKX1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
K1 width >= 5.00 um.
GRKX2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1 within K1 >= 0.50 um.
GRKX3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
K1 space >= 5.50 um.
GRKX4
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
K1 to M1 space >= 1.00 um.
K1 touching M1 not allowed
GRKX5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
More than ONE set of contacts found on a K1 resistor !
GRKX6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
K1 width (max) <= 30.00 um.
GRKX8
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
K1 must be retangular (45 degree shapes not allowed)
GRKX9
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
V1(touching K1) space == 0.28 um.
GRKX10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
K1/M2 intersection only enclosing one V1 shape found!
GRKX11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
K1 touching OP found!
GRQCAP1_qt
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GRQCAP1 : QT width (min) >= 4.00 um.
GRQCAP1d: QT width (max) <= 1000.00 um.
GRQCAP2a: QT must be rectangular.
GRQCAP1a_ht
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GRQCAP1a: HT width (min) >= 4.00 um.
GRQCAP1d: HT width (max) <= 1000.00 um.
GRQCAP2a: HT must be rectangular.
GRQCAP1b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
QT/HT area(maximum per shape) <= 100000
GRQCAP1c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(QT+HT) area (maximum per chip)<= 2000000
GRQCAP2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
QT to QT space >= 2.20 um.
GRQCAP2a1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
HT to HT space >= 3.60 um.
GRQCAP2b_qt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
QT aspect ration <= 3
GRQCAP2b_ht
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
HT aspect ration <= 3
GRQCAP3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
QT must be within MT >= 0.70 um.
GRQCAP3a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
HT must be within QT >= 0.70 um.
GRQCAP4
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FT within QT >= 1.20 um.
QT must touch FT not over HT.
GRQCAP4a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MT touching QT touching {V(x-1)} NOT allowed
GRQCAP4b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FT within HT >= 1.20 um.
GRQCAP4c
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FT to HT >= 1.00 um.
FTBAR cannot touch QT, see GRQCAP6.
GRQCAP5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
FT/FTBAR to adjacent QT >= 1.00 um.
GRQCAP6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
QT touching FTBAR not allowed.
GRQCAP8b_bb
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
QT within (BB not touching (PC or DI or PI)) >= 4.00 um.
GRQCAP8b_nw
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
QT within (NW not touching (PC or DI or PI)) >= 4.00 um.
GRQCAP10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(MT touching QT) to MT space >= 0.80 um.
GRQCAP12b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
QT(covered by NW) within NW >= 4.00 um.
GRQCAP16
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS to adjacent (QT not touching {RX,PC}) >= 4.60 um.
GRQCAP16b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW to adjacent (QT not touching {NW,PC,RX}) >= 4.60 um.
GRQCAP21
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If QT touches MIM_HK then all QT shapes must be covered by MIM_HK.
Only one capacitance per unit area capacitor can used in a single design.
GRQCAP22
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MIM_HK and HT cannot exist in the same design.
The High K MIM is not available with the Dual MIM capacitor.
NOTE: High K MIM is NOT Qualified at this time.
GRQCAP22a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All MIM_HK shapes must touch QT.
GRQCAP23a_single
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of (FT over (QT touching (MIM_HK or MIM_HD))) area to QT area <= 10 %.
FT and QT areas are in sq.um.
This rule checks the ratio for each MIM capacitor individually.
GRQCAP23a_dual
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of (FT over (HT and QT))  area to QT area <= 10 %.
This rule checks the ratio for each MIM capacitor individually.
GRQCAP23b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of (FT over (HT touching MIM_HD)) area to HT area <= 10.0 %
FT and HT areas are in sq.um.
GRQCAP30
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If QT touches MIM_HD, then all QT shapes must be covered by MIM_HD.
Only one capacitance per unit area capacitor value can be used in a single completed chip design.
MIM_HD and HT can not exist in the same completed chip design.
GRQCAP30a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All MIM_HD shapes must cover a QT shape.
GRQCAP33
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MIM_HD cannot touch MIM_HK
GRQCAP34
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MIM_HK or MIM_HD cannot exist in the same completed chip design
GRIND11_bp
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (BP)
GRIND11_cabar
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (CABAR)
GRIND11_dg
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (DG)
GRIND11_dv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (DV)
GRIND11_lv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (LV)
GRIND11_lvd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (LVDUMMY)
GRIND11_m2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (M2)
GRIND11_m3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (M3)
GRIND11_m4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (M4)
GRIND11_m5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (M5)
GRIND11_mt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (MT)
GRIND11_ns
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (NS)
GRIND11_nw
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (NW)
GRIND11_op
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (OP)
GRIND11_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (PC)
GRIND11_pi
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (PI)
GRIND11_qt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (QT)
GRIND11_rn
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (RN)
GRIND11_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under IND_FLT found ! (RX)
GRIND11_m1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 straddling IND_FLT found !
GRIND12
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NS to IND_FILT space >= 4.60 um.
GRIND13
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM/MA/ML/E1 over IND_FILT must be covered by BB
GRIND16
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BB touch IND_FILT) touching BP or
((PC or RX) NOT touching IND_FILT)) found!
GRIND23
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ERROR: SHORTED INDUCTOR COILS FOUND!
GRIND23a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
E1 over IND_FILT must match exactly E1_COIL!
GRIND23b_m3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M3 over IND_FILT must match exactly M3_COIL!
GRIND23b_m4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M4 over IND_FILT must match exactly M4_COIL!
GRIND23b_mt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MT over IND_FILT must match exactly MT_COIL!
GRTL1b
0 0 6 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GRTL1b: (AM/MA/ML over (TLINE not over IND_FILT)) width  (max) <=   25.00 um.
GRTL3b: (AM/MA/ML over (TLINE not over IND_FILT)) length (min) >=  100.00 um.
GRTL4b: (AM/MA/ML over (TLINE not over IND_FILT)) length (max) >= 1500.00 um.
GRTL9 : (AM/MA/ML over (TLINE not over IND_FILT)) must be rectangular
GRTL2a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(TLINE not over IND_FILT) overlap past AM/MA/ML >= 20.00 um.
GRTL2b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM overlap past (TLINE not over IND_FILT) >= 1.00 um.
GRTL3a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(AM over (TLINE not over IND_FILT)) area (min) >= 400.00 sq.um.
GRTL4a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(AM over (TLINE not over IND_FILT)) area (max) >= 37,500.00 sq.um.
GRTL5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(AM over (TLINE not over IND_FILT)) must be within BB >= 4.00 um.
GRTL6a_di
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (DI)
GRTL6a_m1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (M1)
GRTL6a_m2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (M2)
GRTL6a_m3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (M3)
GRTL6a_m4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (M4)
GRTL6a_m5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (M5)
GRTL6a_mt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (MT)
GRTL6a_ns
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (NS)
GRTL6a_nw
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (NW)
GRTL6a_op
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (OP)
GRTL6a_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (PC)
GRTL6a_pi
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (PI)
GRTL6a_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Invalid layer under (TLINE not over IND_FILT) found ! (RX)
GRTL6b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(AM/MA/ML over (TLINE not over IND_FILT)) space >= 40.00 um.
GRTL10
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TLINE to (LV, DV) >= 4.00 um.
TLINE touching (LV, DV) prohibited
GR1a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC width over (RX over ZEROVT) >= 0.70 um.
for Zero-Vt NFET device Leff.
GR1b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC width over ((RX over ZEROVT) over DG) >= 0.80 um.
for the Thick oxide Zero-Vt NFET device Leff.
GR10a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX touching ZEROVT) width under PC >= 3.00 um.
GR122a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
No bent gates (PC over RX) allowed over ZEROVT
GR280
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT width >= 2.40 um.
GR280a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT must be orthogonal
GR282
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT to ZEROVT space >= 1.88 um.
GR283
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Each ZEROVT shape must be contained in one and only one RX shape.
GR284
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT must be within RX == 0.30 um.
GR286
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP touching ZEROVT not allowed
GR288
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT to RX space >= 1.30 um.
GR289
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT to adjacent NW >= 1.66 um.
ZEROVT touching NW not allowed
GR289a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT to adjacent BB >= 1.90 um.
ZEROVT touching BB not allowed
GRZT1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT overlap past (PC over RX) >= 0.92 um.
GRZT2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT vertices over (PC over RX) not allowed
GRZT3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT to adjacent DG >= 1.20 um.
GRZT4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT to adjacent (OP intersect PC) >= 1.32 um.
GRZT5_jd
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT to adjacent JD >= 1.66 um.
ZEROVT touching JD not allowed
GRZT5_rp
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT to adjacent RP >= 1.66 um.
ZEROVT touching RP not allowed
GRZT5_rr
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT to adjacent RR >= 1.66 um.
ZEROVT touching RR not allowed
GRZT6
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT to adjacent PI >= 3.00 um.
ZEROVT touching PI not allowed
GRZT9
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
ZEROVT cannot touch OP !
GRDG0
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DGV within DG == 0.00 um.
GRDG1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DG must be orthogonal
GRDG2b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Non-rectangular ((PC over RX) over DG) found !
GRDG3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC touching DG to RX space >= 0.08 um.
GRDG4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) within DG >= 0.50 um.
GRDG5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) to DG >= 0.50 um.
GRDG6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DG width >= 0.44 um.
GRDG7
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DG space >= 0.44 um.
GRDG8ab
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GRDG8a: PC(over RX, over DG, not over DGV) (NFET) width >= 0.40 um.
GRDG8b: PC(over RX, over DG, not over DGV) (PFET) width >= 0.40 um.
GRDGV8ab
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GRDGV8a: PC(over RX, over DG, over DGV) (NFET) width >= 0.32 um.
GRDGV8b: PC(over RX, over DG, over DGV) (PFET) width >= 0.32 um.
GRDG8c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((PC to PC) over RX) over DG) >= 0.30 um.
GRDG8d
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(CA over RX) to adjacent ((PC over RX) over DG) >= 0.16 um.
GRDG9
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DG overlap past NW >= 0.44 um.
GRDG10
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DG to NR space >= 0.70 um.
DG touching NR not allowed
GRDG11
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DG to PR space >= 0.70 um.
DG touching PR not allowed
GRDG13_bb
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DG to BB space >= 0.44 um.
GRDG13_bh
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Layout will cause: DG to BH space >= 0.44 um.
GRDG13_nw
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DG to NW space >= 0.44 um.
GRDG14
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DG overlap of NW >= 0.44 um.
GRDG15
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DG to adjacent (OP intersect PC) >= 0.70 um.
GRDG16
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW overlap past DG >= 0.44 um.
GRDG21
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(DG touching touching BB found !
GRDG50
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX over PC) over DG width >= 0.50 um.
GRDG52
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX touch DG) to RX >= 0.38 um.
GRDG110
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX over DG) overlap past PC >= 0.38 um.
GRDG260
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX P+ junction) touch DG) within NW >= 0.56 um.
GRDG265a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX N+ junction) touch DG) to adjacent NW >= 0.56 um.
GRDG265a1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX N+ junction) touch DG) to adjacent BB >= 0.56 um.
GRDG265b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N+ junction) to adjacent (NW touching DG) >= 0.56 um.
GRDG268a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX P+ Junction touching DG) to RX N-well Contact for no latchup <= 20.0 um.
GRDG268b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N+ Junction touching DG) to RX Psub Contact for no latchup <= 20.0 um.
GRTW01
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PI width >= 3.20 um.
GRTW01a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PI shapes must be orthogonal
GRTW02
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PI to PI space >= 4.30 um.
unless PI touch the same NW where a 4.0 um minimum.
space and notch is allowed.
GRTW03_di
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DI touching PI found !
GRTW03_nr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NR touching PI found !
GRTW03_pr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PR touching PI found !
GRTW03_rn
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RN touching PI found !
GRTW03a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PI cannot touch (PD not over BP2ND)
GRTW04
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PI edges must be covered by NW
GRTW05
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PI overlap of NW > 1.00 um.
GRTW06
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW overlap past PI >= 1.10 um.
GRTW10
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PI to BB) space (not over NW) > 3.20 um.
PI touching BB not allowed
GRTW10a1
0 0 6 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PI to BB) space (over NW) > 1.10 um.
PI touching BB not allowed
((PI over NW) cannot overlap BB)
(All ((PI touching BB) over NW) edges (touching a (PI over NW) hole shape)) must abut BB.
GRTW10a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PI to NS space > 5.52 um.
PI touching NS not allowed
GRTW10b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All (BB over PI) edges must abut (NW or BP2ND) == 0.00 um.
GRTW17a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((RX over BP) over VTSENS) over NW) to PI >= 1.00 um.
GRTW18
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PI to adjacent NW >= 3.20 um.
GRTW19
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PI not over NW) must touch ((RX over BP) or (RX over PD))
GRTW260
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX over BP) over NW) to (PI not over NW) space >= 0.42 um.
GRTW265
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N+junction over PI) to adjacent (NW touching PI) >= 0.42 um.
GRTW265a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX N+ junction touching DG) over PI) to adjacent (NW touching PI) >= 0.56 um.
GRTW266
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX under BP)sub(not over PI) contact to (NW touching PI) >= 0.16 um.
GRJD1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JD width >= 1.00 um.
GRJD2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JD space >= 1.00 um.
GRJD3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX within JD >= 0.32 um.
GRJD4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JD to PC >= 1.04 um.
GRJD4a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JD to RX >= 0.58 um.
GRJD5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JD can not touch {OP,PC,RN,RR}
GRJD6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JD can not touch (RX not touching NS)
GRMOSVAR1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MOSVAR width >= 0.44 um.
GRMOSVAR2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MOSVAR space >= 0.44 um.
GRMOSVAR3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MOSVAR can not touch {DG,NS,RR,RP,(ZEROVT size by 0.72 um)}
GRMOSVAR3a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(MOSVAR over NW) cannot touch BP.
GRMOSVAR4
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MOSVAR to {DG,BB,NW,(ZEROVT size by 0.72)} >= 0.44 um.
MOSVAR can abut (BB or NW)
GRMOSVAR5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MOSVAR to RX >= 0.34 um.
GRMOSVAR5a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MOSVAR to (PC over RX) >= 0.50 um.
GRMOSVAR6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX not over BIPOLAR) touching MOSVAR) must be within ((NW or PI) over MOSVAR) >= 0.42 um.
GRMOSVAR6a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX over BIPOLAR) touching MOSVAR) must be within ((NW or PI) over MOSVAR) >= 0.34 um.
GRMOSVAR8
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(MOSVAR over PI) touching TG, is prohibited !
GRNCAP1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[NW touching ((PC over RX) not over BP)] cannot touch (BP over RX).
GRPCAP1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) within BP >= 0.36 um.
GRPCAP2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[(PI not over NW) touching ((PC over RX) over BP)] cannot touch (RX not over BP).
GRVLNPN01
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BIPOLAR cannot touch GRLOGIC
GRVLNPN02
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((PC over RX) touching BIPOLAR) must be within MOSVAR >= 0.50 um.
GRVLNPN03
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BIPOLAR must touch (MOSVAR over (((PC over RX) over PI) not over BP))
GRVLNPN04
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BIPOLAR within (PI not over NW) == 0.56 um.
GRVLNPN04b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Union(NW,PI) touching BIPOLAR) overlap past BIPOLAR == 2.68 um.
GRVLNPN05
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) width under BIPOLAR == 0.18 um.
GRVLNPN06
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((NW OR PI) touching BIPOLAR) must be contained within a (P+ guardring touching BPERI)
Maximum ((NW OR PI) touching BIPOLAR) to (P+ guardring touching BPERI) <= 0.84 um.
GRJC1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to JC space >= 0.90 um.
GRJC2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC width >= 1.38 um.
GRJC2a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC minimum area >= 6.00 sq.um.
GRJC3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC must be within PI >= 1.94 um.
GRJC4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to NW space >= 0.94 um.
GRJC5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX over BP) within JC >= 0.50 um
GRJC6_as
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to AS >= 1.00 um
JC cannot touch AS
GRJC6_dg
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to DG >= 1.00 um
JC cannot touch DG
GRJC6_jd
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to JD >= 1.00 um
JC cannot touch JD
GRJC6_rr
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to RR >= 1.00 um
JC cannot touch RR
GRJC6_rp
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to RP >= 1.00 um
JC cannot touch RP
GRJC6_rn
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to RN >= 1.00 um
JC cannot touch RN
GRJC6_bb
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to BB >= 1.00 um
JC cannot touch BB
GRJC6_nr
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to NR >= 1.00 um
JC cannot touch NR
GRJC6_pr
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to PR >= 1.00 um
JC cannot touch PR
GRJC6_pd
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to PD >= 1.00 um
JC cannot touch PD
GRJC6_op
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to OP >= 1.00 um
JC cannot touch OP
GRJC6_pc
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to PC >= 1.00 um
JC cannot touch PC
GRJC6_zvt
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to ZEROVT >= 1.00 um
JC cannot touch ZEROVT
GRJC6_mosvar
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to MOSVAR >= 1.00 um
JC cannot touch MOSVAR
GRJC6_bipolar
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to BIPOLAR >= 1.00 um
JC cannot touch BIPOLAR
GRJC6_schky
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC to SCHKY >= 1.00 um
JC cannot touch SCHKY
GRJC7
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((JC not over (RX over BP)) touching more than one (RX not over BP) shape is prohibited
unless the (RX not over BP) shapes are shorted with M1 metal.
GRJC12
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All JC edges must (Abut or be covered by (RX over BP))
GRJC13
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All JC shapes must be square or rectangular
45 deg. edges not allowed.
GRJC14
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX over BP) over JC) shapes must be square or rectangular
45 deg. edges not allowed.
GRJC8
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JFET minimum channel length - ((RX over BP) over JC) minimum width >= 0.40 um.
GRJC9
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JFET maximum channel length - ((RX over BP) over JC) maximum width <= 0.50 um.
GRJC10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[(RX not over BP) to (RX over BP)] over JC (for common run length > 0.00 um) == 0.28 um.
GRJC11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX over BP) overlap past JC, (RX over BP) abutting JC is allowed >= 0.50 um.
GRJC15
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PI not NW) touching JC) touching [OP, PC, JD] is prohibited
GRJC16
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PI not over NW) touching JC) cannot touch more than one JC shape
GRJC990
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP in the chip guard ring touching JC not allowed.
GRJCPN001
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JC straddling LOGOBND not allowed.
GRJS01
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JS space >= 0.64 um.
GRJS02
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JS width >= 0.52 um.
GRJS02a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JS min area > 2.6 sq.um.
GRJS04
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JS to adjacent RX >= 0.14 um.
GRJS05
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JS overlap past RX >= 0.14 um.
GRJS06
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JS must be within JC.
GRJS11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JS can touch BP, but JS cannot overlap BP.
GRJSPN001
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
JS straddling LOGOBOND not allowed.
GR790
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT width >= 10.00 um.
GR792
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BB,BFMOAT to BFMOAT space >= 10.00 um.
GR793
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT to NW space >= 2.00 um.
GR795
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT to RX space >= 1.00 um.
GR796
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT to ZEROVT space >= 2.00 um.
GR799_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT touching RX not allowed
GR799_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT touching PC not allowed
GR799_nw
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT touching NW not allowed
GR799_ns
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT touching NS not allowed
GR799_bb
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT touching BB not allowed
GR799_nr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT touching NR not allowed
GR799_pr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT touching PR not allowed
GR799_pi
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BFMOAT touching PI not allowed
GREF01
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF01: PCFUSE  width == 0.18 um.
GREF02: PCFUSE length == 1.20 um.
GREF03: PCFUSE must be rectangular and not 45 degree
GREF03a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC touching PCFUSE must be orthogonal rectangles
GREF04
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCFUSE to PCFUSE space >= 2.50 um.
GREF05_ca
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCFUSE not allowed over CA
GREF05_m1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCFUSE not allowed over M1
GREF05_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCFUSE not allowed over PC
GREF06_vncapm1
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to VNCAP_M1 >= 2.50 um.
GREF05: PCFUSE over VNCAP_M1 not allowed
GREF06_vncapm2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to VNCAP_M2 >= 2.50 um.
GREF05: PCFUSE over VNCAP_M2 not allowed
GREF06_vncapm3
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to VNCAP_M3 >= 2.50 um.
GREF05: PCFUSE over VNCAP_M3 not allowed
GREF06_vncapm4
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to VNCAP_M4 >= 2.50 um.
GREF05: PCFUSE over VNCAP_M4 not allowed
GREF06_vncapm5
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to VNCAP_M5 >= 2.50 um.
GREF05: PCFUSE over VNCAP_M5 not allowed
GREF06_vncapmt
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to VNCAP_MT >= 2.50 um.
GREF05: PCFUSE over VNCAP_MT not allowed
GREF06_rx
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to RX >= 2.50 um.
GREF05: PCFUSE over RX not allowed
GREF06_nw
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to NW >= 2.50 um.
GREF05: PCFUSE over NW not allowed
GREF06_op
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to OP >= 2.50 um.
GREF05: PCFUSE over OP not allowed
GREF06_dg
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to DG >= 2.50 um.
GREF05: PCFUSE over DG not allowed
GREF06_rp
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to RP >= 2.50 um.
GREF05: PCFUSE over RP not allowed
GREF06_rr
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to RR >= 2.50 um.
GREF05: PCFUSE over RR not allowed
GREF06_m2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to M2 >= 2.50 um.
GREF05: PCFUSE over M2 not allowed
GREF06_v1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to V1 >= 2.50 um.
GREF06_bfm
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to BFMOAT >= 2.50 um.
GREF05: PCFUSE over BFMOAT not allowed
GREF06_bb
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to BB >= 2.50 um.
GREF05: PCFUSE over BB not allowed
GREF06_k1
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to K1 >= 2.50 um.
GREF05: PCFUSE over K1 not allowed
GREF06_ns
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to NS >= 2.50 um.
GREF05: PCFUSE over NS not allowed
GREF06_pi
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCFUSE min space to PI >= 2.50 um.
GREF05: PCFUSE over PI not allowed
GREF06_qt
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to QT >= 2.50 um.
GREF05: PCFUSE over QT not allowed
GREF06_jd
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GREF06: PCFUSE min space to JD >= 2.50 um.
GREF05: PCFUSE over JD not allowed
GREF07a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCFUSE must be within BP >= 0.30 um.
GREF07b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC touching PCFUSE must be within BP >= 0.30 um.
GREF08
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[PCFUSE must butt PC] - at both small side ends
GREF08a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCFUSE may only abut one anode and one cathode
GREF08b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCFUSE min space to (PC not touching any PCFUSE) >= 2.50 um.
GREF09
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(M1 not touching any (PC touching PCFUSE)) to PCFUSE >= 2.50 um.
GREF10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC touching PCFUSE) must touch exactly 4 CA shapes !
GREF11a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC touching PCFUSE) exact width (anode) == 1.18 um.
GREF11b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC touching PCFUSE) exact length (anode) == 1.74 um.
GREF12a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC touching PCFUSE) exact width (cathode) == 2.46 um.
GREF12b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC touching PCFUSE) exact length (cathode) == 1.38 um.
GREF13
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((M1 touching (PC touching PCFUSE))(max width); anode <= 1.20 um.
GREF14
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((M1 touching (PC touching PCFUSE))(max width); cathode <= 2.50 um.
GREF15
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(M1 touching (PC touching PCFUSE)) space to PCFUSE >= 1.00 um.
GREF16_a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCFUSE not centered on PC anode found !
GREF16_c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCFUSE not centered on PC cathode found !
GREF18
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP touching PCFUSE width >= 0.72 um.
GREF19_bb
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching PCFUSE) to BB >= 0.44 um.
(BP touching PCFUSE) touching BB not allowed
GREF19_dg
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching PCFUSE) to DG >= 0.44 um.
(BP touching PCFUSE) touching DG not allowed
GREF19_nw
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching PCFUSE) to NW >= 0.44 um.
(BP touching PCFUSE) touching NW not allowed
GREF19_mvr
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching PCFUSE) to MOSVAR >= 0.44 um.
(BP touching PCFUSE) touching MOSVAR not allowed
GREF19_pcr
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching PCFUSE) to ((intersection ((PC - RX), OP) +0.16) extended over PC by 0.42) >= 0.44 um.
(BP touching PCFUSE) touching PC(RES BH) not allowed
GREF19_zvt
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching PCFUSE) to (ZEROVT expanded by 0.72) >= 0.44 um.
(BP touching PCFUSE) touching (ZEROVT expanded by 0.72) not allowed
GREF19a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching PCFUSE) to TG >= 0.30 um.
GREF20_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching PCFUSE) cannot touch (BP touching RX)
GREF20_op
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching PCFUSE) cannot touch (BP touching OP)
GREF20_pcnf
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching PCFUSE) cannot touch (BP touching (PC not touching PCFUSE))
GRPHHOLE7
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PHHOLE1 over NW) enclosed area >= 0.537 sq.um.
GRPHHOLE8
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) to PHHOLE1 >= 0.36 um, touch not allowed !
GR780
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCING width == 0.16 um.
GR782
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCING to PCING >= 0.42 um.
GR782_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCING to PC >= 0.42 um.
GR782_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCING to RX >= 0.42 um.
GR782_ca
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCING to CA >= 0.42 um.
GR782_cab
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCING to CABAR >= 0.42 um.
GR782_bondpad
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCING to BONDPAD >= 0.42 um.
GR782_ind
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PCING to CABAR >= 0.42 um.
GR783
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Length of PCING arm from corner to end >= 2.00 um.
GR781b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
The character sequence "IPCI" is prohibited in all data cells in the design
except those defined by Rules 780, 782 and 783.
GRBP2ND1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All BP2ND edges must abut (BB over PI) == 0.00 um.
GRBP2ND2_as
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to AS >= 1.00 um.
AS touching BP2ND prohibited.
GRBP2ND2_ns
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to NS >= 1.00 um.
NS touching BP2ND prohibited.
GRBP2ND2_rn
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to RN >= 1.00 um.
RN touching BP2ND prohibited.
GRBP2ND2_nw
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to NW >= 1.00 um.
NW touching BP2ND prohibited.
GRBP2ND2_pr
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to PR >= 1.00 um.
PR touching BP2ND prohibited.
GRBP2ND2_nr
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to NR >= 1.00 um.
NR touching BP2ND prohibited.
GRBP2ND2_dg
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to DG >= 1.00 um.
DG touching BP2ND prohibited.
GRBP2ND2_tg
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to TG >= 1.00 um.
TG touching BP2ND prohibited.
GRBP2ND2_pc
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to PC >= 1.00 um.
PC touching BP2ND prohibited.
GRBP2ND2_jd
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to JD >= 1.00 um.
JD touching BP2ND prohibited.
GRBP2ND2_rr
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to RR >= 1.00 um.
RR touching BP2ND prohibited.
GRBP2ND2_rp
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to RP >= 1.00 um.
RP touching BP2ND prohibited.
GRBP2ND2_op
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to OP >= 1.00 um.
OP touching BP2ND prohibited.
GRBP2ND2_zvt
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to ZEROVT >= 1.00 um.
ZEROVT touching BP2ND prohibited.
GRBP2ND2_schky
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to SCHKY >= 1.00 um.
SCHKY touching BP2ND prohibited.
GRBP2ND2_grlogic
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to GRLOGIC >= 1.00 um.
GRLOGIC touching BP2ND prohibited.
GRBP2ND3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX not over PD) touching BP2ND minimum width (Cathode) >= 1.00 um.
GRBP2ND350
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND width >= 0.34 um.
GRBP2ND351a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND area, for minimal resist island >= 0.387 sq.um.
GRBP2ND351b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND enclosed area >= 0.387 sq.um.
GRBP2ND352a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to BP2ND >= 0.34 um.
GRBP2ND352b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP2ND to BP >= 0.34 um.
BP2ND touching BP is prohibited.
GRAS11
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS minimum width >= 1.44 um.
GRAS12
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS minimum space and notch >= 0.50 um.
GRAS14
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS minimum enclosed area (um2) >= 0.387 sq.um.
GRAS15
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS must be orthogonal !
GRAS16
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[(PC over RX) over AS] must be rectangular !
GRAS17
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS must touch [(PC over RX) not touching {DG, NW, NR, PR, ZEROVT}]
GRAS18a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS touching (PC not touching RX) not allowed !
GRAS18b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS touching ({RX,PC} touching OP) not allowed !
GRAS18c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS to	uching (BP touching {OP, PCFUSE, RR, RP}) not allowed
GRAS18d
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS touching {BB, DG, MOSVAR, (ZEROVT sized by +0.72)} not allowed
GRAS18e
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS touching {PR, NR, JD, RN, RR, RP, PD, OP, TG} not allowed
GRAS18f
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS touching {BFMOAT, BONDPAD, BPERI, DI, ESDUMMY, ESDRF, IND_FILT, SBLK } not allowed
GRAS18f_tline
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS touching TLINE not allowed
GRAS19a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS over NW not allowed
GRAS19b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS over BP not allowed
GRAS20_or
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GRAS20a: AS to NW >= 0.44 um.
GRAS20b: AS must abut NW (Point touching not allowed and the abutting edge run length must be >= 0.44 mm).
GRAS20_or: Rule AS20a or Rule AS20b must be satisfied.
GRAS21_or
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
GRAS21a: AS to BP >= 0.34 um.
GRAS21b: AS must abut BP (Point touching not allowed and the abutting edge run length must be >= 0.34 mm).
GRAS21_or: Rule AS21a or Rule AS21b must be satisfied.
GRAS22a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS to {DG, MOSVAR} >= 0.44 um.
GRAS22b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS to (BP touching PCFUSE) >= 0.34 um.
GRAS22c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS to BB >= 0.44 um.
GRAS22d
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS to ZEROVT >= 1.16 um.
GRAS22e
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS to RN >= 0.34 um.
GRAS22f
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS to [(((PC not over RX) over OP) expanded by +0.16) extension of the edge which touches PC by +0.42] >= 0.44 um.
GRAS104
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[(PC to PC) over AS] >= 0.56 um.
GRAS353
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX within AS >= 0.72 um.
GRAS355
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS to RX >= 0.72 um.
GRAS357
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BH to AS >= 0.44 um.
GRAS370
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) to AS >= 0.80 um.
GRAS371
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) within AS >= 0.90 um.
GRAS990
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BP in the chip guard ring touching AS not allowed !
GRASPN001
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AS straddling LOGOBND not allowed
GRA500b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 width (max) inside M1CHEXCL >= 14.00 um.
GRA501d
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 density over local 50mmx50mm areas stepped in 25mm increments <= 80 %
For shapes inside M1CHEXCL
GRA504a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 to M1 space (if at least one metal line is >2.8 wide and =<5.3 >= 0.70 um.
for shapes inside M1CHEXCL
GRA504b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 to M1 space (if at least one metal line is >5.3 wide and =<8.4) >= 1.60 um.
for shapes inside M1CHEXCL
GRA504c
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 to M1 space (if at least one metal line is >8.4 wide and =<11.50) >= 2.50 um.
for shapes inside M1CHEXCL
GRA504d
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
M1 to M1 space (if at least one metal line is >11.50 wide and =<14.00) >= 3.50 um.
for shapes inside M1CHEXCL
GRDM001
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DS_MATCH minimum space to DS_MATCH. >= 0.10 um.
GRDM002
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DS_MATCH touching {BB, BFMOAT, IND_FILT, BONDPAD, PCEXCLUD, RXEXCLUD, LOGOBND } is prohibited.
GRDM003
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DS_MATCH maximum area per shape <= 400,000 sq.um.
GRDMPN001
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DS_MATCH straddling LOGOBND prohibited.
GRBONDPAD1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
BONDPAD overlap past AM >= 0.10 um.
GRBONDPAD3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) must be within (BB or PC) >= 4.90 um.
GRBONDPAD4_nw
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to NW space >= 4.90 um.
AM (over BONDPAD) touching NW not allowed
GRBONDPAD4_bp
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to BP space >= 4.90 um.
AM (over BONDPAD) touching NW not allowed
GRBONDPAD4_m1
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to M1 space >= 4.90 um.
AM (over BONDPAD) touching M1 not allowed
GRBONDPAD4_m2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to M2 space >= 4.90 um.
AM (over BONDPAD) touching M2 not allowed
GRBONDPAD4_m3
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to M3 space >= 4.90 um.
AM (over BONDPAD) touching M3 not allowed
GRBONDPAD4_m4
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to M4 space >= 4.90 um.
AM (over BONDPAD) touching M4 not allowed
GRBONDPAD4_m5
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to M5 space >= 4.90 um.
AM (over BONDPAD) touching M5 not allowed
GRBONDPAD4_mt
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to MT space >= 4.90 um.
AM (over BONDPAD) touching MT not allowed
GRBONDPAD4_k1
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to K1 space >= 4.90 um.
AM (over BONDPAD) touching K1 not allowed
GRBONDPAD4_e1
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to E1 space >= 4.90 um.
AM (over BONDPAD) touching E1 not allowed
GRBONDPAD4_ns
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to NS space >= 4.90 um.
AM (over BONDPAD) touching NS not allowed
GRBONDPAD4_rx
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to RX space >= 4.90 um.
AM (over BONDPAD) touching RX not allowed
GRBONDPAD4_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM (over BONDPAD) to PC space >= 4.90 um.
GRLEG_NOCS01
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
WARNING: NOIBMCRACKSTOP level found in Design
GRLEG_NOCS02
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If NOIBMCRACKSTOP exists, NOIBMCRACKSTOP must be drawn exactly coincident with CHIPEDGE
GRRL01
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(JS touching DATA_EXTENT) is prohibited
GRRL03
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(M1EXCLUD touching DATA_EXTENT) is prohibited
GRDIPI00
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DIPI must be exact space to BP, with touching prohibited == 0.04 um.
GRDIPI00a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PI touching DIPI) to JD >= 1.00 um.
((PI touching DIPI) touching JD) prohibited
GRDIPI00c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DIPI must be covered by PI
GRDIPI00d
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PI touching DIPI) minimum space to (RR or RP) >= 2.50 um.
(PI touching DIPI) touching (RR or RP) is prohibited.
GRDIPI00e
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DIPI touching {NW,BP,PC,OP,BB,PD,MOSVAR,NR,PR,DG,TG,ZEROVT} is prohibited !
GRDIPI00f
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PI touching DIPI) touching (PC over RX) is prohibited.
GRDIPI00g
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(BP touching (PI touching DIPI)) touching PD is prohibited.
GRDIPI01
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX minimum within DIPI >= 0.10 um.
GRDIPI01b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX maximum within DIPI <= 0.34 um.
GRDIPI02b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX isolated p-well contact maximum space to DIPI <= 0.54 um.
Each DIPI must be within an RX isolated p-well contact ring.
GRDIPI02c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX isolated p-well contact touching (DIPI sized by +0.54 um) maximum space to (RX n-well contact over PI) <= 1.00 um.
GRDIPI03
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DIPI must enclose RX
GRDIPI05
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX minimum width (when RX is within DIPI) >= 1.00 um.
GRDIPI5a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX not over GRLOGIC) maximum width <= 2.00 um.
(when RX is within DIPI) <= 2.00 um.
GRDIPI07
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX within DIPI) must be within ((PI not over NW) not over BP)
GRDIPI07b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[(NW not over PI) touching (PI touching DIPI)] maximum space to (RX substrate contact not over PI) <= 1.00 um.
GRDIPI08
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[RX p-well contact over (PI touching DIPI)] minimum within BP >= 0.14 um.
GRDIPI09
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
[RX substrate contact over [((NW not over PI) touching (PI touching DIPI)) sized by +1.00 um]] minimum within BP >= 0.14 um.
INFO_PASSIVATION
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DV and LV passivation layers are both present in the layout design.
GRS1
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid  point(s) found on origninal GDSII data (pre-merged data) !
The design grid must be an integer multiple of 0.01 um.
GRS1_am
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer AM !
GRS1_bb
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer BB !
GRS1_bfmoat
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer BFMOAT !
GRS1_bp
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer BP !
GRS1_ca
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer CA !
GRS1_cabar
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer CABAR !
GRS1_dg
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer DG !
GRS1_dv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer DV !
GRS1_e1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer E1 !
GRS1_e1coil
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer E1 !
GRS1_e2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer E2 !
GRS1_ft
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer FT !
GRS1_ftbar
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer FTBAR !
GRS1_ht
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer HT !
GRS1_k1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer K1 !
GRS1_lv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer LV !
GRS1_m1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer M1 !
GRS1_m2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer M2 !
GRS1_m3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer M3 !
GRS1_m4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer M4 !
GRS1_m5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer M5 !
GRS1_ma
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer MA !
GRS1_mt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer MT !
GRS1_nw
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer NW !
GRS1_op
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer OP !
GRS1_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer PC !
GRS1_pcfuse
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer PCFUSE !
GRS1_pcing
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer PCING !
GRS1_pd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer PD !
GRS1_qt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer QT !
GRS1_ns
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer RR !
GRS1_rr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer RR !
GRS1_rp
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer RR !
GRS1_rn
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer RR !
GRS1_zvt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer RR !
GRS1_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer RX !
GRS1_v1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer V1 !
GRS1_v1bar
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer V1BAR !
GRS1_v2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer V2 !
GRS1_v2bar
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer V2BAR !
GRS1_v3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer V3 !
GRS1_v3bar
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer V3BAR !
GRS1_v4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer V4 !
GRS1_v4bar
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer V4BAR !
GRS1_v5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer V5 !
GRS1_v5bar
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer V5BAR !
GRS1_logobnd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer LOGOBOND !
GRS1_paddev
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer PADDEV !
GRS1_as
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer AS !
GRS1_mos
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer MOS !
GRS1_cap
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer CAP !
GRS1_lvd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer LVDUMMY !
GRS1_ami
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Offgrid point(s) found on merged layer TLINE !
GRS2_bb
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_k1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_pi
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_jc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_m1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_m2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_m3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_m4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_m5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_am
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_ml
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_ma
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_v1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_v1b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_v2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_v2b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_v3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_v3b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_v4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_v4b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_v5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_v5b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_ns
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_rn
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_nw
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_nwasp
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_dg
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_pcf
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_pci
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_bp
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_as
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_rr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_pd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_zv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_op
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_ca
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_cab
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_mt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_ft
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_e1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_e2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_qt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_ht
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_ami
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_dv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_lv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_lvd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_mos
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_bfm
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_ind
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_pad
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_ch
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_di
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS2_lg
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_bb
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_k1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_pi
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_jc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_m1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_m2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_m3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_m4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_m5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_am
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_ml
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_ma
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_v1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_v1b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_v2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_v2b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_v3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_v3b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_v4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_v4b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_v5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_v5b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_ns
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_rn
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_nw
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_nwasp
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_dg
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_pcf
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_pci
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_bp
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_as
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_rr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_pd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_zv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_op
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_ca
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_cab
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_mt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_ft
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_e1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_e1coil
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_e2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_qt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_ht
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_ami
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_dv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_lv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_lvd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_mos
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_bfm
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_ind
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_pad
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_ch
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_di
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS6_lg
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Shapes with acute angles are not allowed
GRS10_as
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_bp
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_ca
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_dg
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_e1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_ht
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_qt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_ft
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_m1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_m2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_m3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_m4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_m5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_mt
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_am
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_ml
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_ma
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_nw
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_op
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_pc
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_rx
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_v1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_v2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_v3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_v4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_v5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_ns
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_rn
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_pi
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_pr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_nr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_bb
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_pcing
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_pcfuse
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_jd
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_rr
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_rp
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_bn
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_k1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_e2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_dv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_lv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_IND_FILT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_bf
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_bh
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_de
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRS10_ph
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Text is not allowed on design layers.
GRVNCAP1
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
VNCAP_Mx width >= 1.00
x = 1,2,3,4,5,T
GRVNCAP2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
VNCAP_Mx area (maximum per chip) <= 100,000um2
x = 1,2,3,4,5,T
GRVNCAP3
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Mx intersect VNCAP_Mx) capacitor finger width == 0.36um
x = 1,2,3,4,5
GRVNCAP3_MT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Mx intersect VNCAP_MT) capacitor finger width == 0.36um
GRVNCAP3a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Mx intersect VNCAP_Mx) tab width == 1.00um
x = 1,2,3,4,5,T
GRVNCAP4a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Mx intersect VNCAP_Mx) space == 0.40um (for common run length <= 0.36um)
(x = 1,2,3,4,5,T)
GRVNCAP4b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Mx intersect VNCAP_Mx) space == 0.32um (for common run length > 0.36um)
(x = 1,2,3,4,5,T)
GRVNCAP6a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Vx intersect VNCAP_Mx space (diff net, edge to edge) must be > 0.46um
x= 1,2,3,4,5,T
GRVNCAP8a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(M1 intersect VNCAP_M1) touching CA/CABAR not allowed
GRVNCAP8b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Mx intersect VNCAP_Mx) not over VNCAP_M(x-1) touching V(x-1) not allowed
x = 2,3,4,5,T
GRVNCAP9a
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Mx intersect VNCAP_Mx) not over VNCAP_M(x+1) touching Vx not allowed
x = 1,2,3,4,5
VNCAP_MT touching FT/FTBAR not allowed
GRVNCAP9b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Mx intersect VNCAP_Mx) touching (FT/FTBAR) not allowed
x = 2,3,4,5,T
GRVNCAP10
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
VNCAPMx (x = 1,2,3,4,5,T) to adjacent (PCFUSE, K1, INDFILT, BONDPAD, LOGOBOND) >= 5.00 um
VNCAPMx touching these layers not allowed
GRVNCAP10_tline
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
VNCAPMx (x = 1,2,3,4,5,T) to adjacent TLINE >= 5.00 um
VNCAPMx touching TLINE layers not allowed
GRVNCAP11b
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Vx intersect VNCAP_Mx) must be coincident with V(x-1)
x = 2,3,4
GRVNCAP12
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Mx intersect VNCAP_Mx) intersect VNCAP_M(x-1) must be coincident with M(x-1).
x = 2,3,4,5,T
GRVNCAP13
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((NW or BB) not touching (PC or RX)) overlap past (Mx intersect VNCAP_Mx) >= 5.00
x = 1,2,3,4,5,T
GRVNCAP15
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(Mx intersect VNCAP_Mx) must be rectangular, no angles other than 90 degrees
x = 1,2,3,4,5,T
GRVNCPM1
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Union (VNCAP_Mx) must enclose at least one VNCAP_PARM shape
x = 1,2,3,4,5,T
GRVNCPM2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
VNCAP_Mx must enclose one VNCAP_COUNT shape
x = 1,2,3,4,5,T
GR267
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((NW not cover by GRLOGIC) or (NW touching BB)) touching ((PC over RX))
must be tied down by the time M1 is complete.
GRTW267
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All triple wells (PI not NW) touching (PC over RX), must touch RX, which is
electrically connected via M1 or lower to a valid tie down.
GR130a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
For each PC shape intersecting RX, the ratio of the total PC area to
the PC (intersecting RX) area must be less than 100:1.
GR131c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of (CA union CABAR) via area to (regular or DG) gate oxide area <= 2.00
GR131_ana
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((Gates not over TG) NOT covered by GRLOGIC) OR ((Gates not over TG) under QT MIM capacitor)
must have a RX tiedown by M1 metal.
GR131_m1
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All (Gates not over TG) must meet the ratio of M1 metal area to
{(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
GR131a_v1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V1 area to DG gate oxide area must be <= 0.4
GR131b_v1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V1 area to logic thin gate oxide area must be <= 10.0
GR131_m2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All (Gates not over TG) must meet the ratio of M2 metal area to
{(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
GR131a_v2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V2 area to DG gate oxide area must be <= 0.4
GR131b_v2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V2 area to logic thin gate oxide area must be <= 10.0
GR131_m3
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All (Gates not over TG) must meet the ratio of M3 metal area to
{(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
GR131a_v3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V3 area to DG gate oxide area must be <= 0.4
GR131b_v3
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V3 area to logic thin gate oxide area must be <= 10.0
GR131_m4
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All (Gates not over TG) must meet the ratio of M4 metal area to
{(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
GR131a_v4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V4 area to DG gate oxide area must be <= 0.4
GR131b_v4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V4 area to logic thin gate oxide area must be <= 10.0
GR131_m5
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All (Gates not over TG) must meet the ratio of M5 metal area to
{(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
GR131a_v5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V5 area to DG gate oxide area must be <= 0.4
GR131b_v5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V5 area to logic thin gate oxide area must be <= 10.0
GR131_mt
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All (Gates not over TG) must meet the ratio of MT metal area to
{(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
GR131_dig
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Gates covered by GRLOGIC which are in the same net as (MT touching (FT/FTBAR))
must have a RX tiedown by MT metal.
GR131a_ft
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of FT area to DG gate oxide area must be <= 0.4
GR131b_ft
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of FT area to logic thin gate oxide area must be <= 10.0
GR131_top
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All (Gates not over TG) must meet the ratio of AM metal area to
{(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
GR594_m1
0 0 6 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
For nets connected to NW contact, where the NW net is not connected
to a substrate contact defined by ((RX over BP) not over NW),
the ratio of [ (20*M1 area) + p+ junction area (((RX over BP)
over NW) not over PC)) ] /(union[NW,PI] area) >= 0.2
GR595_m1
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
For nets connected to ((RX over BP) over PI) (Triple Well Pwell contact),
the ratio of [ (20*M1 area) + (n+ junction area (((RX not over
BP)not over PC)over PI) ] / ((PI not over NW) area)  >= 0.2
GR908
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
AM containing a LV shape (C4 Pad) must be connected to a valid tiedown contact.
GRQCAP24_MT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MIM plate not (Floating or Tied at AM) found! (MT - bottom plate)
GRQCAP24_QT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MIM plate not (Floating or Tied at AM) found! (QT - middle or top plate)
GRQCAP24_HT
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
MIM plate not (Floating or Tied at AM) found! (HT - top plate)
GRTG0
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG is prohibited in the same design as DG
GRTGSC0
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If SCGATE touches (((PC over RX) over TG) over BP) over NW) then all
(((PC over RX) over TG) over BP) over NW) shapes must be covered by SCGATE >= 0.00 um.
GRTGSC0a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
SCGATE must touch (((PC over RX) over TG) over BP) over NW)
GRTG1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PC over RX) over TG) width for NFET Leff >= 0.70 um.
GRTGSC2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((PC over RX) not over SCGATE) over TG) width for PFET Leff >= 0.60 um.
GRTGSC2a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((PC over RX) over SCGATE) over TG) width for PFET Leff >= 0.50 um.
GRTGSC2b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
SCGATE cannot touch [DG, ZEROVT, BB, OP, PD]
GRTGSC2c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
SCGATE must be covered by all the following levels [NW, BP, TG]
GRTG3
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) touching TG must be orthogonal
45 deg or bent gates over TG not allowed
GRTG4
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX touching (TG or RX5V) must be orthogonal
GRTG5
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC touching (TG or RX5V) to RX >= 0.16 um.
GRTG6
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC touching (TG or RX5V) to PC >= 0.16 um.
GRTG7
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((PC over RX) touching TG) touching BP) must be within ((TG over NW) not over MOSVAR) >= 1.60 um.
(For TF generation, TG PFET gate must be within TF >=1.6)
This rule only applies when the layout does NOT contain the SCGATE shape.
GRTGSC7
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((PC over RX) touching TG) touching BP) must be within ((TG over NW) not over MOSVAR) >= 1.26 um.
This rule only applies when the layout contains the SCGATE shape.
GRTG8
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((((PC over RX) touching TG) not touching BP) not over NW) must be within (TG not over (NW or MOSVAR)) >= 1.80 um.
(For TE generation, TG NFET gate must be within TF >=1.8)
GRTG8a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((PC over RX) touching TG) not touching BP) must be within TG >= 0.50 um.
GRTG9
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PC over RX) to TG >= 1.00 um.
GRTG10
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG overlap past NW >= 0.44 um.
GRTG11
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG to ZEROVT >= 1.80 um.
TG cannot touch ZEROVT.
GRTG12
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG to (NW or BB or MOSVAR) >= 0.44 um.
TG cannot touch BB.
GRTG13
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG overlap NW >= 0.44 um.
GRTG14
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
([(RX or PC) not over ((ESDUMMY OR ESD_CDM) over (SBLK sized by 0.01))] touching OP) to TG >= 1.00 um.
([(RX or PC) not over ((ESDUMMY OR ESD_CDM) over (SBLK sized by 0.01))] touching OP) cannot touch TG.
GRTG15
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW overlap past TG >= 0.44 um.
GRTG16
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX touching (TG or RX5V)) cannot touch (PC not over TG)
GRTG17
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG cannot touch (NS, BB, JD, DIPI, RN, HG, DG, RR, RP, PD, NR, PR, PCFUSE, DGV, DI, GRLOGIC).
GRTG18
0 0 6 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG to ((RX over (BP or PD)) not over NW) >= 0.50 um.
TG cannot touch ((RX over (BP or PD)) not over NW).
TG cannot touch substrate contact.
this rule only applies when the layout does NOT contains SCGATE shape.
GRTGSC18
0 0 5 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG to (RX not over BP) over NW)) >= 0.50 um.
TG cannot touch RX which is not over ((BP or MOSVAR) over NW)
this rule only applies when the layout contains SCGATE shape.
GRTG19
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG to PCFUSE >= 2.50 um.
TG cannot touch PCFUSE.
GRTG20
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG must be orthogonal
GRTG21
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG minimum width > 0.44 um.
GRTG22
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG minimum space > 0.44 um.
GRTG50
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX over PC) over TG) width >= 0.50 um.
GRTG52
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX touching (TG or RX5V)) to RX >= 0.70 um.
GRTG104a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PC over NW) over TG) to (PC over TG) >= 0.34 um.
GRTG104b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PC not over NW) over TG) to (PC over TG) >= 0.50 um.
GRTG110
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX touching TG) overlap past PC >= 0.38 um.
GRTG111
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PC overlap past (RX touching TG) >= 0.60 um.
GRTG207
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(CA touching TG) to PC >= 0.16 um.
GRTG250
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PI touching (TG or RX5V) not over NW) to adjacent (PI not over NW) >= 1.00 um.
Notches are not flagged as errors.
GRTG252
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((PC over RX) touching TG) to (NW or MOSVAR) >= 1.80 um.
GRTG252a
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((PC over RX) not over MOSVAR) touching TG) within NW >= 1.60 um.
GRTG260a1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX P+ junction) touching (TG or RX5V)) within NW >= 0.80 um.
GRTG260a2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX P+ junction) touching (TG or RX5V)) within NW >= 0.90 um.
for NW width >= 40 um and (not NW) width >= 40 um.
GRTG260c1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX P+ junction) within (NW touching (TG or RX5V)) >= 0.80 um.
GRTG260c2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX P+ junction) within (NW touching (TG or RX5V)) >= 0.90 um.
for NW width >= 40 um and (not NW) width >= 40 um.
GRTG265a1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX N+ junction) touching (TG or RX5V)) to NW >= 1.00 um.
GRTG265a2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX N+ junction) touching (TG or RX5V)) to NW >= 1.10 um.
for NW width >= 40 um and (not NW) width >= 40 um.
GRTG265c1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N+ junction) to (NW touching (TG or RX5v)) >= 1.00 um.
GRTG265c2
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N+ junction) to (NW touching (TG or RX5v)) >= 1.10 um.
for NW width >= 40 um and (not NW) width >= 40 um.
GRTG265e1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((RX N+ junction) touching (TG or RX5v)) to BB >= 1.00 um.
GRTG268a
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Maximum (((RX P+ junction) touching TG) in NW) to RX NW contact in the same NW for no latchup <= 20.0 um.
Each NW with a (P+ junction) touching TG must have a nwell contact.
GRTG268b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX N+ Junction touching TG) to RX Psub Contact for no latchup <= 10.0 um.
GRTG353
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX touching (TG or RX5V)) within BP >= 0.14 um.
No butted junctions allowed TG devices
GRTG354b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX substrate contact over ((NW touching (TG or RX5V)) sized by 1.00 um per edge) within BP >= 0.14 um.
GRTG356b
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX N-well contact not over ((NW touching (TG or RX5V) sized by -0.80 um per edge)) to BP >= 0.14 um.
GRTG358a_te
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TE width >= 0.44 um.
GRTG358a_tf
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TF width >= 0.44 um.
GRTG358a_nv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NV width >= 0.44 um.
GRTG358a_pv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PV width >= 0.44 um.
GRTG358b_te
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TE space >= 0.44 um.
GRTG358b_tf
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TF space >= 0.44 um.
GRTG358b_nv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NV space >= 0.44 um.
GRTG358b_pv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PV space >= 0.44 um.
GRTG358c_tg
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
minimum TG area >= 0.387 sq.um.
GRTG358c_te
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
minimum TE area >= 0.387 sq.um.
GRTG358c_tf
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
minimum TF area >= 0.387 sq.um.
GRTG358c_nv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
minimum NV area >= 0.387 sq.um.
GRTG358c_pv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
minimum PV area >= 0.387 sq.um.
GRTG358d_tg
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TG enclosed area >= 0.387 sq.um.
GRTG358d_te
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TE enclosed area >= 0.387 sq.um.
GRTG358d_tf
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
TF enclosed area >= 0.387 sq.um.
GRTG358d_nv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NV enclosed area >= 0.387 sq.um.
GRTG358d_pv
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
PV enclosed area >= 0.387 sq.um.
GR5VONLY01
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If 5VONLY shape exists in the layout then all (PC over RX) shapes must be covered by TG
GR5VONLY02
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
5VONLY cannot exist in the same layout with any of the following levels
[JC, AS, BP2ND, DG, DGV, SBD (NS touching a PD hole), JD, NR, PR, ZEROVT, (MOSVAR not over TG), SCHKY, BIPOLAR]
GRPLYONCRK1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(PLYONCRK, 5VONLY) within CHIPEDGE >= 0.00 um.
GRPLYONCRK2
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
CHIPEDGE touching PLYONCRK) must touch at least one 5VONLY shape
GRTG267
0 0 4 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((NW touching TG) touching (PC over RX))
must be tied down by the time M1 is complete.
GRTG131c
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of (CA union CABAR) via area to ((PC over RX) touching TG) area <= 2.00
GRTG131_RF_m1
0 0 6 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All ((Gates over TG) NOT covered by FLTGATE) must meet the ratio of M1 metal
area to {(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
All ((Gates over TG) covered by FLTGATE) that are prior to., at, or after the point of tiedown
must meet the ratio of M1 metal area  to {(PC over RX oxide area) + 10x(diode diffusion area)} <= 150.
GRTG131a_v1
0 0 3 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V1 via area to ((PC over RX) touching TG) area <= 0.87
GRTG131_RF_m2
0 0 6 Oct 14 10:46:23 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All ((Gates over TG) NOT covered by FLTGATE) must meet the ratio of M2 metal
area to {(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
All ((Gates over TG) covered by FLTGATE) that are prior to., at, or after the point of tiedown
must meet the ratio of M2 metal area  to {(PC over RX oxide area) + 10x(diode diffusion area)} <= 150.
GRTG131a_v2
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V2 via area to ((PC over RX) touching TG) area <= 0.87
GRTG131_RF_m3
0 0 6 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All ((Gates over TG) NOT covered by FLTGATE) must meet the ratio of M3 metal
area to {(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
All ((Gates over TG) covered by FLTGATE) that are prior to., at, or after the point of tiedown
must meet the ratio of M3 metal area  to {(PC over RX oxide area) + 10x(diode diffusion area)} <= 150.
GRTG131a_v3
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V3 via area to ((PC over RX) touching TG) area <= 0.87
GRTG131_RF_m4
0 0 6 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All ((Gates over TG) NOT covered by FLTGATE) must meet the ratio of M4 metal
area to {(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
All ((Gates over TG) covered by FLTGATE) that are prior to., at, or after the point of tiedown
must meet the ratio of M4 metal area  to {(PC over RX oxide area) + 10x(diode diffusion area)} <= 150.
GRTG131a_v4
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V4 via area to ((PC over RX) touching TG) area <= 0.87
GRTG131_RF_m5
0 0 6 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All ((Gates over TG) NOT covered by FLTGATE) must meet the ratio of M5 metal
area to {(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
All ((Gates over TG) covered by FLTGATE) that are prior to., at, or after the point of tiedown
must meet the ratio of M5 metal area  to {(PC over RX oxide area) + 10x(diode diffusion area)} <= 150.
GRTG131a_v5
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Ratio of V5 via area to ((PC over RX) touching TG) area <= 0.87
GRTG131_RF_mt
0 0 6 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All ((Gates over TG) NOT covered by FLTGATE) must meet the ratio of MT metal
area to {(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
All ((Gates over TG) covered by FLTGATE) that are prior to., at, or after the point of tiedown
must meet the ratio of MT metal area  to {(PC over RX oxide area) + 10x(diode diffusion area)} <= 150.
GRTG131_RF
0 0 4 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((Gates over TG) NOT covered by FLTGATE) OR ((Gates over TG) (under the MIM capacitor (QT)) must have a RX tiedown by M1 metal.
(Gates over TG) covered by FLTGATE which are (in the same net as (MT touching FT/FTBAR)) must have a RX tiedown by MT metal.
GRTG131_RF_top
0 0 6 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All ((Gates over TG) NOT covered by FLTGATE) must meet the ratio of AM metal
area to {(PC over RX oxide area) + 10 x (diode diffusion area)} <= 150.
All ((Gates over TG) covered by FLTGATE) that are prior to., at, or after the point of tiedown
must meet the ratio of AM metal area  to {(PC over RX oxide area) + 10x(diode diffusion area)} <= 150.
GRESD01
0 0 4 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
Every IO Pad must be connected to [one or more ESD HBM diode anode or ESD HBM diode cathode
satisfying {(ESD01a and ESD01b) or (ESD01aRF and ESD01bRF)} ] or satisfying ESD01c or ESD01cRF.
GRESD01a
0 0 5 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If none of the diffusion shapes within ESDUMMY identified in ESD01 contain an NFET,
all IO pads except (ESD_RF or ESD_POWER) must be connected to one or more
ESD HBM diode cathode having a total perimeter >= 100 um.
GRESD01aRF
0 0 4 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If none of the diffusion shapes within ESDUMMY identified in ESD01 contain an NFET,
all ESD_RF IO pads must be connected to one or more ESD HBM diode cathode having a total perimeter >= 33 um.
GRESD01b
0 0 5 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If none of the diffusion shapes within ESDUMMY identified in ESD01 contain an NFET,
all IO pads except (ESD_RF or ESD_POWER) must be connected to one or more
ESD HBM diode anode having a total perimeter >= 300 um.
GRESD01bRF
0 0 4 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If none of the diffusion shapes within ESDUMMY identified in ESD01 contain an NFET,
all ESD_RF IO pads must be connected to one or more ESD HBM diode anode having a total perimeter >= 100 um.
GRESD01c
0 0 5 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If one or more of the [ (RX not over (BP or PD)) or (((RX over (BP or PD)) over NW) ] diffusion shapes within ESDUMMY identified in ESD 01 touch an NFET,
all IO pads except (ESD_RF or ESD_POWER) must be connected to one or more (RX not over BP) shapes within ESDUMMY where the gate (PC intersect RX) perimeter is >= 800 um.
Warning: pFets are not supported as valid ESD protective devices !
GRESD01cRF
0 0 5 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
If one or more of the [ (RX not over (BP or PD)) or (((RX over (BP or PD)) over NW) ] diffusion shapes within ESDUMMY identified in ESD 01 touch an NFET,
all ESD_RF IO pads must be connected to one or more (RX not over BP) shapes within ESDUMMY where the gate (PC intersect RX) perimeter is >= 266 um.
Warning: pFets are not supported as valid ESD protective devices !
GRESD08
0 0 5 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
NW to NW space where one NW shape is connected to any IOPAD
(except ESD_POWER) and is touching ESDUMMY >= 4.4 um.
(different net)
GRESD09
0 0 5 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX to RX space for (RX not over BP) diffusions not over NW, where at least
one portion of a RX shape is connected to any IO pad (except ESD_POWER) >= 3.5 um.
(different net)
GRESD10
0 0 5 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
RX to NW space for N+ diffusions where at least one portion of the
RX shape or of the NW shape is connected to an IO pad >= 3.50 um.
(different net)
GRESD13
0 0 5 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
({[(RX not over (BP or PC)) shapes not within NW] not over (ESDUMMY or ESD_CDM)},
{[(RX touching PC ) not over BP not within NW] over (ESDUMMY or ESD_CDM)}) connected to any IO pad
(except ESD_POWER) must be contained within a Substrate contact or a Triple well contact guard ring.
GRESD14
0 0 6 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(RX not over BP) shapes not within NW and connected to any IO pad (except ESD_POWER) must be contained within an NW guard ring.
This NW guard ring must enclose the Substrate guard ring or a Triple well contact guard ring defined in ESD13.
({[(RX not over (BP or PC)) shapes not within NW] over (ESDUMMY or ESD_CDM)} do not require a Substrate guard ring).
No (((RX over (BP or PD)) over NW) shapes are allowed within the NW guardring.
GRESD14f
0 0 4 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(CA inside ESDUMMY) within RX >= 0.20 um.
(CABAR is covered by rule 204a)
GRESD20
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((OP touching SBLK) under (ESDUMMY or ESD_CDM)) within BP) to PC == 0.26 um.
GRESD22
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((OP touching SBLK) under (ESDUMMY or ESD_CDM)) must cut (RX within BP) into two diffusions.
GRESD23
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((OP touching SBLK) under (ESDUMMY or ESD_CDM)) width on the source == 0.48 um.
GRESD24_RF
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((OP touching SBLK) under (ESDUMMY or ESD_CDM)) width on the drain not within TG) not over BP >= 1.00 um.
GRESD24a_RF
0 0 4 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
((OP touching SBLK) under (ESDUMMY or ESD_CDM)) width on the drain within (TG not over BP) >= 3.00 um.
Warning: (TG not over BP) straddling RX may lead to false and / or missed errors.
GRESD24b_RF
0 0 4 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((OP touching SBLK) under (ESDUMMY or ESD_CDM)) width on the drain within BP) not within ((DG not over DGV) or TG) >= 4.00 um.
Warning: (DG not over DGV) or TG straddling RX may lead to false and / or missed errors.
GRESD24c_RF
0 0 4 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
(((OP touching SBLK) under (ESDUMMY or ESD_CDM)) width on the drain within BP) within ((DG not over DGV) or TG) >= 6.00 um.
Warning: (DG not over DGV) or TG straddling RX may lead to false and / or missed errors.
GRESD30_RF
0 0 7 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
All gates connected to an I/O signal pad and an HBM device must be connected to (one or more (RX diffusions within ESD_CDM) and to the I/O Pad through a CDM resistor.
CDM Resistor = A P+ polysilicon OP resistor placed in the path between an IO signal pad and receiver FET gate.
For the purpose of this check do not trace connections through resistors that have a terminal connected to a power bus.
No diffusion resistors should be in parallel with the CDM resistor or in series 
with the CDM resistor between the IO signal pad and the receiver FET gates.
GRBEOL1_c4
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
DV shape(s) found! DV is only allowed on wirebond designs
GR900
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV (terminal via) diameter == 47.00 um.
GR900a
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV(for C4's) must be within C4LV >= 0.00 um.
GR900b
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
C4LV not touching LV found!
GR900c
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV touching C4LV must be octogonal
GR901
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV/LVDUMMY center to center >= 200
GR902b
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV within Top Metal >= 14.5 um.
GR906
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV(C4 pad) within {GUARDEDGE,(CHIPEDGE not touching GUARDEDGE)} >= 86
GR907
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LV(C4 pad) to Chip Logo & PN (LOGBND) >= 64
GR911a
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
LVDUMMY touching LV found!
GR927
0 0 3 Oct 14 10:46:24 2016                     
Rule File Pathname: /home/DREXEL/snv27/IBM_CMOS7RF/_cmrf7sf.drc.cal_
Rule File Title: CMRF-7SF DRC (REV DATE 12/20/2013)
{GUARDEDGE,(CHIPEDGE not touching GUARDEDGE)} must be within ((union (LV, LVDUMMY)) sized by 1500,0 um >= 0.00 um.
DENSITY_RDBS
0 0 1 Oct 14 10:46:24 2016
./GRA501d.rdb 0
NET_AREA_RATIO_RDBS
0 0 24 Oct 14 10:46:24 2016
asp_ratio_k1.nar 0
asp_ratio_oprx.nar 0
asp_ratio_oppc.nar 0
GR130a.nar 0
GR131c.nar 0
GR131_m1_analog.rdb 0
GR131_m1_digital.rdb 0
GR131_m2_analog.rdb 0
GR131_m2_digital.rdb 0
GR131_m3_analog.rdb 0
GR131_m3_digital.rdb 0
GR131_m4_analog.rdb 0
GR131_m4_digital.rdb 0
GR131_m5_analog.rdb 0
GR131_m5_digital.rdb 0
GR131_mt_analog.rdb 0
GR131_mt_digital.rdb 0
GR131_top_analog.rdb 0
GR131_top_digital.rdb 0
./GR594_M1.rdb 0
./GR595_M1.rdb 0
GRTG131c.nar 0
sblk_esd_area.nar 0
sblk_esd_average_area.nar 0
LAYOUT_INPUT_EXCEPTION_RDBS
0 0 1 Oct 14 10:46:24 2016
SxRule_Errors.rdb 0
