

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
================================================================
* Date:           Sat Mar 18 14:00:10 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1862|     1862|  18.620 us|  18.620 us|  1862|  1862|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |     1860|     1860|        22|          1|          1|  1840|       yes|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten97 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 28 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten142 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln24_224 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %select_ln24_2"   --->   Operation 30 'read' 'select_ln24_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln24_123 = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln24_1"   --->   Operation 31 'read' 'select_ln24_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln130_5_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %zext_ln130_5"   --->   Operation 32 'read' 'zext_ln130_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln125_121 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln125_1"   --->   Operation 33 'read' 'zext_ln125_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln130_mid20 = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %shl_ln130_mid"   --->   Operation 34 'read' 'shl_ln130_mid20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%select_ln24_4_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %select_ln24_4"   --->   Operation 35 'read' 'select_ln24_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mul_ln39_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %mul_ln39"   --->   Operation 36 'read' 'mul_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_feature_map"   --->   Operation 37 'read' 'output_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %shl_ln2"   --->   Operation 38 'read' 'shl_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln130_5_cast = zext i19 %zext_ln130_5_read"   --->   Operation 39 'zext' 'zext_ln130_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%select_ln24_4_cast = zext i11 %select_ln24_4_read"   --->   Operation 40 'zext' 'select_ln24_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty, i32 0, i32 0, void @empty_14, i32 0, i32 1, void @empty_15, void @empty_16, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten142"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %f"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten97"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten142_load = load i11 %indvar_flatten142" [utils.cpp:119]   --->   Operation 48 'load' 'indvar_flatten142_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.88ns)   --->   "%icmp_ln119 = icmp_eq  i11 %indvar_flatten142_load, i11 1840" [utils.cpp:119]   --->   Operation 49 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.63ns)   --->   "%add_ln119_1 = add i11 %indvar_flatten142_load, i11 1" [utils.cpp:119]   --->   Operation 50 'add' 'add_ln119_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %for.inc43.i, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit.exitStub" [utils.cpp:119]   --->   Operation 51 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [15/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 52 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [15/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 53 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln125 = store i11 %add_ln119_1, i11 %indvar_flatten142" [utils.cpp:125]   --->   Operation 54 'store' 'store_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 55 [14/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 55 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [14/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 56 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 57 [13/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 57 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [13/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 58 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.22>
ST_4 : Operation 59 [12/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 59 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [12/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 60 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.22>
ST_5 : Operation 61 [11/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 61 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [11/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 62 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 63 [10/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 63 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [10/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 64 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 65 [9/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 65 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [9/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 66 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 67 [8/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 67 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [8/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 68 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 69 [7/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 69 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [7/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 70 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 71 [6/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 71 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [6/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 72 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.62>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%f_1 = load i3 %f" [utils.cpp:119]   --->   Operation 73 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i3 %f_1" [utils.cpp:119]   --->   Operation 74 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.82ns)   --->   "%empty = add i6 %zext_ln119, i6 %shl_ln2_read" [utils.cpp:119]   --->   Operation 75 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i6 %empty" [utils.cpp:130]   --->   Operation 76 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln130 = mul i25 %zext_ln130, i25 471040" [utils.cpp:130]   --->   Operation 77 'mul' 'mul_ln130' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten97_load_1 = load i10 %indvar_flatten97" [utils.cpp:122]   --->   Operation 78 'load' 'indvar_flatten97_load_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (1.65ns)   --->   "%add_ln119 = add i3 %f_1, i3 1" [utils.cpp:119]   --->   Operation 79 'add' 'add_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (1.77ns)   --->   "%icmp_ln122 = icmp_eq  i10 %indvar_flatten97_load_1, i10 460" [utils.cpp:122]   --->   Operation 80 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.98ns)   --->   "%select_ln119_1 = select i1 %icmp_ln122, i3 %add_ln119, i3 %f_1" [utils.cpp:119]   --->   Operation 81 'select' 'select_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1696 = zext i3 %select_ln119_1"   --->   Operation 82 'zext' 'zext_ln1696' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 83 [3/3] (1.05ns) (grouped into DSP with root node add_ln1696)   --->   "%mul_ln1696 = mul i8 %zext_ln1696, i8 23"   --->   Operation 83 'mul' 'mul_ln1696' <Predicate = (!icmp_ln119)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i3 %add_ln119" [utils.cpp:119]   --->   Operation 84 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (1.82ns)   --->   "%p_mid1108 = add i6 %zext_ln119_1, i6 %shl_ln2_read" [utils.cpp:119]   --->   Operation 85 'add' 'p_mid1108' <Predicate = (!icmp_ln119)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i6 %p_mid1108" [utils.cpp:130]   --->   Operation 86 'zext' 'zext_ln130_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 87 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln130_1 = mul i25 %zext_ln130_2, i25 471040" [utils.cpp:130]   --->   Operation 87 'mul' 'mul_ln130_1' <Predicate = (!icmp_ln119)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 88 [5/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 88 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten97_load = load i10 %indvar_flatten97" [utils.cpp:122]   --->   Operation 89 'load' 'indvar_flatten97_load' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln122_1 = add i10 %indvar_flatten97_load, i10 1" [utils.cpp:122]   --->   Operation 90 'add' 'add_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.68ns)   --->   "%select_ln122_3 = select i1 %icmp_ln122, i10 1, i10 %add_ln122_1" [utils.cpp:122]   --->   Operation 91 'select' 'select_ln122_3' <Predicate = (!icmp_ln119)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 92 [5/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 92 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln125 = store i3 %select_ln119_1, i3 %f" [utils.cpp:125]   --->   Operation 93 'store' 'store_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.58>
ST_11 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln125 = store i10 %select_ln122_3, i10 %indvar_flatten97" [utils.cpp:125]   --->   Operation 94 'store' 'store_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 3.22>
ST_12 : Operation 95 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln130 = mul i25 %zext_ln130, i25 471040" [utils.cpp:130]   --->   Operation 95 'mul' 'mul_ln130' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node add_ln1696)   --->   "%mul_ln1696 = mul i8 %zext_ln1696, i8 23"   --->   Operation 96 'mul' 'mul_ln1696' <Predicate = (!icmp_ln119)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 97 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln130_1 = mul i25 %zext_ln130_2, i25 471040" [utils.cpp:130]   --->   Operation 97 'mul' 'mul_ln130_1' <Predicate = (!icmp_ln119)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 98 [4/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 98 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [4/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 99 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [utils.cpp:122]   --->   Operation 100 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln130 = mul i25 %zext_ln130, i25 471040" [utils.cpp:130]   --->   Operation 101 'mul' 'mul_ln130' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [utils.cpp:125]   --->   Operation 102 'load' 'j_load' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.21ns)   --->   "%select_ln119 = select i1 %icmp_ln122, i5 0, i5 %i_1" [utils.cpp:119]   --->   Operation 103 'select' 'select_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node add_ln1696)   --->   "%mul_ln1696 = mul i8 %zext_ln1696, i8 23"   --->   Operation 104 'mul' 'mul_ln1696' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 105 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln130_1 = mul i25 %zext_ln130_2, i25 471040" [utils.cpp:130]   --->   Operation 105 'mul' 'mul_ln130_1' <Predicate = (!icmp_ln119)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln119)   --->   "%xor_ln119 = xor i1 %icmp_ln122, i1 1" [utils.cpp:119]   --->   Operation 106 'xor' 'xor_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (1.36ns)   --->   "%icmp_ln125 = icmp_eq  i5 %j_load, i5 20" [utils.cpp:125]   --->   Operation 107 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln119 = and i1 %icmp_ln125, i1 %xor_ln119" [utils.cpp:119]   --->   Operation 108 'and' 'and_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (1.78ns)   --->   "%add_ln122 = add i5 %select_ln119, i5 1" [utils.cpp:122]   --->   Operation 109 'add' 'add_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln122)   --->   "%or_ln122 = or i1 %and_ln119, i1 %icmp_ln122" [utils.cpp:122]   --->   Operation 110 'or' 'or_ln122' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln122 = select i1 %or_ln122, i5 0, i5 %j_load" [utils.cpp:122]   --->   Operation 111 'select' 'select_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (1.21ns)   --->   "%select_ln122_1 = select i1 %and_ln119, i5 %add_ln122, i5 %select_ln119" [utils.cpp:122]   --->   Operation 112 'select' 'select_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1696_1 = zext i5 %select_ln122_1"   --->   Operation 113 'zext' 'zext_ln1696_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_13 : Operation 114 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1696 = add i8 %mul_ln1696, i8 %zext_ln1696_1"   --->   Operation 114 'add' 'add_ln1696' <Predicate = (!icmp_ln119)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 115 [3/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 115 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (1.78ns)   --->   "%add_ln125 = add i5 %select_ln122, i5 1" [utils.cpp:125]   --->   Operation 116 'add' 'add_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [3/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 117 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln125 = store i5 %select_ln122_1, i5 %i" [utils.cpp:125]   --->   Operation 118 'store' 'store_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.58>
ST_13 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln125 = store i5 %add_ln125, i5 %j" [utils.cpp:125]   --->   Operation 119 'store' 'store_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.58>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln125 = br void %for.body11.i" [utils.cpp:125]   --->   Operation 120 'br' 'br_ln125' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.85>
ST_14 : Operation 121 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln130 = mul i25 %zext_ln130, i25 471040" [utils.cpp:130]   --->   Operation 121 'mul' 'mul_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %mul_ln130" [utils.cpp:122]   --->   Operation 122 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (3.52ns)   --->   "%add_ln130 = add i64 %zext_ln122, i64 %output_feature_map_read" [utils.cpp:130]   --->   Operation 123 'add' 'add_ln130' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i5 %i_1" [utils.cpp:122]   --->   Operation 124 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.82ns)   --->   "%empty_29 = add i9 %zext_ln122_1, i9 %mul_ln39_read" [utils.cpp:122]   --->   Operation 125 'add' 'empty_29' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty_29, i10 0" [utils.cpp:130]   --->   Operation 126 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln130_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_29, i8 0" [utils.cpp:130]   --->   Operation 127 'bitconcatenate' 'shl_ln130_1' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i17 %shl_ln130_1" [utils.cpp:125]   --->   Operation 128 'zext' 'zext_ln125' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_1 = add i19 %shl_ln3, i19 %select_ln24_4_cast" [utils.cpp:130]   --->   Operation 129 'add' 'add_ln130_1' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 130 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_2 = add i19 %add_ln130_1, i19 %zext_ln125" [utils.cpp:130]   --->   Operation 130 'add' 'add_ln130_2' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 131 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln130_1 = mul i25 %zext_ln130_2, i25 471040" [utils.cpp:130]   --->   Operation 131 'mul' 'mul_ln130_1' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i25 %mul_ln130_1" [utils.cpp:122]   --->   Operation 132 'zext' 'zext_ln122_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (3.52ns)   --->   "%add_ln130_4 = add i64 %zext_ln122_2, i64 %output_feature_map_read" [utils.cpp:130]   --->   Operation 133 'add' 'add_ln130_4' <Predicate = (!icmp_ln119)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1696 = add i8 %mul_ln1696, i8 %zext_ln1696_1"   --->   Operation 134 'add' 'add_ln1696' <Predicate = (!icmp_ln119)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1696 = trunc i8 %add_ln1696"   --->   Operation 135 'trunc' 'trunc_ln1696' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln1696, i4 0"   --->   Operation 136 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln1696, i2 0"   --->   Operation 137 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1696_2 = zext i10 %tmp"   --->   Operation 138 'zext' 'zext_ln1696_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1696_1 = add i11 %p_shl4, i11 %zext_ln1696_2"   --->   Operation 139 'add' 'add_ln1696_1' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln122_3 = zext i5 %add_ln122" [utils.cpp:122]   --->   Operation 140 'zext' 'zext_ln122_3' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (1.82ns)   --->   "%p_mid195 = add i9 %zext_ln122_3, i9 %mul_ln39_read" [utils.cpp:122]   --->   Operation 141 'add' 'p_mid195' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln130_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid195, i10 0" [utils.cpp:130]   --->   Operation 142 'bitconcatenate' 'shl_ln130_mid1' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln130_1_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid195, i8 0" [utils.cpp:130]   --->   Operation 143 'bitconcatenate' 'shl_ln130_1_mid1' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i17 %shl_ln130_1_mid1" [utils.cpp:125]   --->   Operation 144 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_6 = add i19 %shl_ln130_mid1, i19 %select_ln24_4_cast" [utils.cpp:130]   --->   Operation 145 'add' 'add_ln130_6' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 146 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_7 = add i19 %add_ln130_6, i19 %zext_ln125_2" [utils.cpp:130]   --->   Operation 146 'add' 'add_ln130_7' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1696_3 = zext i5 %select_ln122"   --->   Operation 147 'zext' 'zext_ln1696_3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1696_2 = add i11 %add_ln1696_1, i11 %zext_ln1696_3"   --->   Operation 148 'add' 'add_ln1696_2' <Predicate = (!icmp_ln119)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 149 [2/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 149 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [2/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 150 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.93>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i19 %add_ln130_2" [utils.cpp:130]   --->   Operation 152 'zext' 'zext_ln130_1' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (3.52ns)   --->   "%add_ln130_3 = add i64 %zext_ln130_1, i64 %add_ln130" [utils.cpp:130]   --->   Operation 153 'add' 'add_ln130_3' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_8)   --->   "%select_ln119_2 = select i1 %icmp_ln122, i64 %add_ln130_4, i64 %add_ln130" [utils.cpp:119]   --->   Operation 155 'select' 'select_ln119_2' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (3.52ns)   --->   "%add_ln130_5 = add i64 %zext_ln130_5_cast, i64 %add_ln130_4" [utils.cpp:130]   --->   Operation 156 'add' 'add_ln130_5' <Predicate = (!icmp_ln119 & icmp_ln122 & !and_ln119)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_8)   --->   "%zext_ln130_3 = zext i19 %add_ln130_7" [utils.cpp:130]   --->   Operation 157 'zext' 'zext_ln130_3' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln130_8 = add i64 %zext_ln130_3, i64 %select_ln119_2" [utils.cpp:130]   --->   Operation 158 'add' 'add_ln130_8' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_2)   --->   "%tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_8, i32 1, i32 63" [utils.cpp:122]   --->   Operation 159 'partselect' 'tmp_s' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_2)   --->   "%tmp_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_5, i32 1, i32 63" [utils.cpp:122]   --->   Operation 160 'partselect' 'tmp_1' <Predicate = (!icmp_ln119 & icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_2)   --->   "%tmp_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_3, i32 1, i32 63" [utils.cpp:122]   --->   Operation 161 'partselect' 'tmp_2' <Predicate = (!icmp_ln119 & !icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_2)   --->   "%select_ln119_3 = select i1 %icmp_ln122, i63 %tmp_1, i63 %tmp_2" [utils.cpp:119]   --->   Operation 162 'select' 'select_ln119_3' <Predicate = (!icmp_ln119 & !and_ln119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (1.41ns) (out node of the LUT)   --->   "%select_ln122_2 = select i1 %and_ln119, i63 %tmp_s, i63 %select_ln119_3" [utils.cpp:122]   --->   Operation 163 'select' 'select_ln122_2' <Predicate = (!icmp_ln119)> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i63 %select_ln122_2" [utils.cpp:122]   --->   Operation 164 'sext' 'sext_ln122' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1696_4 = zext i11 %add_ln1696_2"   --->   Operation 165 'zext' 'zext_ln1696_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 %zext_ln1696_4"   --->   Operation 166 'getelementptr' 'conv_out_buf_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (3.25ns)   --->   "%conv_out_buf_V_load = load i11 %conv_out_buf_V_addr"   --->   Operation 167 'load' 'conv_out_buf_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1840> <RAM>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln122" [utils.cpp:134]   --->   Operation 168 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 169 [1/15] (3.22ns)   --->   "%empty_31 = urem i11 %indvar_flatten142_load, i11 20" [utils.cpp:119]   --->   Operation 169 'urem' 'empty_31' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (1.42ns)   --->   "%empty_32 = icmp_eq  i11 %empty_31, i11 0" [utils.cpp:119]   --->   Operation 170 'icmp' 'empty_32' <Predicate = (!icmp_ln119)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %empty_32, void %BurstBB, void %ReqBB" [utils.cpp:119]   --->   Operation 171 'br' 'br_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_15 : Operation 172 [1/15] (3.22ns)   --->   "%empty_33 = urem i11 %add_ln119_1, i11 20" [utils.cpp:119]   --->   Operation 172 'urem' 'empty_33' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (1.42ns)   --->   "%empty_34 = icmp_eq  i11 %empty_33, i11 0" [utils.cpp:119]   --->   Operation 173 'icmp' 'empty_34' <Predicate = (!icmp_ln119)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %empty_34, void %BurstBB15, void %RespBB" [utils.cpp:119]   --->   Operation 174 'br' 'br_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 175 [1/2] (3.25ns)   --->   "%conv_out_buf_V_load = load i11 %conv_out_buf_V_addr"   --->   Operation 175 'load' 'conv_out_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1840> <RAM>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln1696_1 = trunc i16 %conv_out_buf_V_load"   --->   Operation 176 'trunc' 'trunc_ln1696_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv_out_buf_V_load, i32 15"   --->   Operation 177 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.75ns)   --->   "%select_ln128 = select i1 %tmp_3, i15 0, i15 %trunc_ln1696_1" [utils.cpp:128]   --->   Operation 178 'select' 'select_ln128' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (7.30ns)   --->   "%fm_addr_2_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr, i32 20" [utils.cpp:134]   --->   Operation 179 'writereq' 'fm_addr_2_wr_req' <Predicate = (empty_32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 180 'br' 'br_ln0' <Predicate = (empty_32)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 181 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 182 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 184 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 185 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [utils.cpp:125]   --->   Operation 186 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i15 %select_ln128" [utils.cpp:134]   --->   Operation 187 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (7.30ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr, i16 %zext_ln134, i2 3" [utils.cpp:134]   --->   Operation 188 'write' 'write_ln134' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 189 [5/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:134]   --->   Operation 189 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 190 [4/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:134]   --->   Operation 190 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 191 [3/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:134]   --->   Operation 191 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 192 [2/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:134]   --->   Operation 192 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 195 'ret' 'ret_ln0' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 193 [1/5] (7.30ns)   --->   "%fm_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:134]   --->   Operation 193 'writeresp' 'fm_addr_2_wr_resp' <Predicate = (empty_34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB15"   --->   Operation 194 'br' 'br_ln0' <Predicate = (empty_34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ shl_ln2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln24_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl_ln130_mid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln125_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln130_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_out_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ select_ln24_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln24_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 01111111111111000000000]
i                       (alloca           ) [ 01111111111111000000000]
indvar_flatten97        (alloca           ) [ 01111111111100000000000]
f                       (alloca           ) [ 01111111111100000000000]
indvar_flatten142       (alloca           ) [ 01000000000000000000000]
select_ln24_224         (read             ) [ 00000000000000000000000]
select_ln24_123         (read             ) [ 00000000000000000000000]
zext_ln130_5_read       (read             ) [ 00000000000000000000000]
zext_ln125_121          (read             ) [ 00000000000000000000000]
shl_ln130_mid20         (read             ) [ 00000000000000000000000]
select_ln24_4_read      (read             ) [ 00000000000000000000000]
mul_ln39_read           (read             ) [ 01111111111111100000000]
output_feature_map_read (read             ) [ 01111111111111100000000]
shl_ln2_read            (read             ) [ 01111111111100000000000]
zext_ln130_5_cast       (zext             ) [ 01111111111111110000000]
select_ln24_4_cast      (zext             ) [ 01111111111111100000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000]
store_ln0               (store            ) [ 00000000000000000000000]
store_ln0               (store            ) [ 00000000000000000000000]
store_ln0               (store            ) [ 00000000000000000000000]
store_ln0               (store            ) [ 00000000000000000000000]
store_ln0               (store            ) [ 00000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000]
indvar_flatten142_load  (load             ) [ 01111111111111110000000]
icmp_ln119              (icmp             ) [ 01111111111111111111110]
add_ln119_1             (add              ) [ 01111111111111110000000]
br_ln119                (br               ) [ 00000000000000000000000]
store_ln125             (store            ) [ 00000000000000000000000]
f_1                     (load             ) [ 00000000000000000000000]
zext_ln119              (zext             ) [ 00000000000000000000000]
empty                   (add              ) [ 00000000000000000000000]
zext_ln130              (zext             ) [ 01000000000011100000000]
indvar_flatten97_load_1 (load             ) [ 00000000000000000000000]
add_ln119               (add              ) [ 00000000000000000000000]
icmp_ln122              (icmp             ) [ 01000000000011110000000]
select_ln119_1          (select           ) [ 00000000000000000000000]
zext_ln1696             (zext             ) [ 01000000000011000000000]
zext_ln119_1            (zext             ) [ 00000000000000000000000]
p_mid1108               (add              ) [ 00000000000000000000000]
zext_ln130_2            (zext             ) [ 01000000000011100000000]
indvar_flatten97_load   (load             ) [ 00000000000000000000000]
add_ln122_1             (add              ) [ 00000000000000000000000]
select_ln122_3          (select           ) [ 00000000000000000000000]
store_ln125             (store            ) [ 00000000000000000000000]
store_ln125             (store            ) [ 00000000000000000000000]
i_1                     (load             ) [ 01000000000000100000000]
j_load                  (load             ) [ 00000000000000000000000]
select_ln119            (select           ) [ 00000000000000000000000]
mul_ln1696              (mul              ) [ 01000000000000100000000]
xor_ln119               (xor              ) [ 00000000000000000000000]
icmp_ln125              (icmp             ) [ 00000000000000000000000]
and_ln119               (and              ) [ 01000000000000110000000]
add_ln122               (add              ) [ 01000000000000100000000]
or_ln122                (or               ) [ 00000000000000000000000]
select_ln122            (select           ) [ 01000000000000100000000]
select_ln122_1          (select           ) [ 00000000000000000000000]
zext_ln1696_1           (zext             ) [ 01000000000000100000000]
add_ln125               (add              ) [ 00000000000000000000000]
store_ln125             (store            ) [ 00000000000000000000000]
store_ln125             (store            ) [ 00000000000000000000000]
br_ln125                (br               ) [ 00000000000000000000000]
mul_ln130               (mul              ) [ 00000000000000000000000]
zext_ln122              (zext             ) [ 00000000000000000000000]
add_ln130               (add              ) [ 01000000000000010000000]
zext_ln122_1            (zext             ) [ 00000000000000000000000]
empty_29                (add              ) [ 00000000000000000000000]
shl_ln3                 (bitconcatenate   ) [ 00000000000000000000000]
shl_ln130_1             (bitconcatenate   ) [ 00000000000000000000000]
zext_ln125              (zext             ) [ 00000000000000000000000]
add_ln130_1             (add              ) [ 00000000000000000000000]
add_ln130_2             (add              ) [ 01000000000000010000000]
mul_ln130_1             (mul              ) [ 00000000000000000000000]
zext_ln122_2            (zext             ) [ 00000000000000000000000]
add_ln130_4             (add              ) [ 01000000000000010000000]
add_ln1696              (add              ) [ 00000000000000000000000]
trunc_ln1696            (trunc            ) [ 00000000000000000000000]
p_shl4                  (bitconcatenate   ) [ 00000000000000000000000]
tmp                     (bitconcatenate   ) [ 00000000000000000000000]
zext_ln1696_2           (zext             ) [ 00000000000000000000000]
add_ln1696_1            (add              ) [ 00000000000000000000000]
zext_ln122_3            (zext             ) [ 00000000000000000000000]
p_mid195                (add              ) [ 00000000000000000000000]
shl_ln130_mid1          (bitconcatenate   ) [ 00000000000000000000000]
shl_ln130_1_mid1        (bitconcatenate   ) [ 00000000000000000000000]
zext_ln125_2            (zext             ) [ 00000000000000000000000]
add_ln130_6             (add              ) [ 00000000000000000000000]
add_ln130_7             (add              ) [ 01000000000000010000000]
zext_ln1696_3           (zext             ) [ 00000000000000000000000]
add_ln1696_2            (add              ) [ 01000000000000010000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000]
zext_ln130_1            (zext             ) [ 00000000000000000000000]
add_ln130_3             (add              ) [ 00000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 00000000000000000000000]
select_ln119_2          (select           ) [ 00000000000000000000000]
add_ln130_5             (add              ) [ 00000000000000000000000]
zext_ln130_3            (zext             ) [ 00000000000000000000000]
add_ln130_8             (add              ) [ 00000000000000000000000]
tmp_s                   (partselect       ) [ 00000000000000000000000]
tmp_1                   (partselect       ) [ 00000000000000000000000]
tmp_2                   (partselect       ) [ 00000000000000000000000]
select_ln119_3          (select           ) [ 00000000000000000000000]
select_ln122_2          (select           ) [ 00000000000000000000000]
sext_ln122              (sext             ) [ 00000000000000000000000]
zext_ln1696_4           (zext             ) [ 00000000000000000000000]
conv_out_buf_V_addr     (getelementptr    ) [ 01000000000000001000000]
fm_addr                 (getelementptr    ) [ 01000000000000001111111]
empty_31                (urem             ) [ 00000000000000000000000]
empty_32                (icmp             ) [ 01000000000000001000000]
br_ln119                (br               ) [ 00000000000000000000000]
empty_33                (urem             ) [ 00000000000000000000000]
empty_34                (icmp             ) [ 01000000000000001111111]
br_ln119                (br               ) [ 00000000000000000000000]
conv_out_buf_V_load     (load             ) [ 00000000000000000000000]
trunc_ln1696_1          (trunc            ) [ 00000000000000000000000]
tmp_3                   (bitselect        ) [ 00000000000000000000000]
select_ln128            (select           ) [ 01000000000000000100000]
fm_addr_2_wr_req        (writereq         ) [ 00000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000000000]
empty_30                (speclooptripcount) [ 00000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 00000000000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 00000000000000000000000]
specloopname_ln125      (specloopname     ) [ 00000000000000000000000]
zext_ln134              (zext             ) [ 00000000000000000000000]
write_ln134             (write            ) [ 00000000000000000000000]
fm_addr_2_wr_resp       (writeresp        ) [ 00000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000]
ret_ln0                 (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shl_ln2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln39">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln24_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln24_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shl_ln130_mid">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln130_mid"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln125_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln130_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln130_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_out_buf_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_buf_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="select_ln24_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="select_ln24_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln24_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="j_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten97_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten97/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="f_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten142_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten142/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln24_224_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="9" slack="0"/>
<pin id="161" dir="1" index="2" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln24_224/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln24_123_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="1" index="2" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln24_123/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln130_5_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="19" slack="0"/>
<pin id="172" dir="0" index="1" bw="19" slack="0"/>
<pin id="173" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln130_5_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln125_121_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="17" slack="0"/>
<pin id="178" dir="0" index="1" bw="17" slack="0"/>
<pin id="179" dir="1" index="2" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln125_121/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="shl_ln130_mid20_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="19" slack="0"/>
<pin id="184" dir="0" index="1" bw="19" slack="0"/>
<pin id="185" dir="1" index="2" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln130_mid20/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln24_4_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="11" slack="0"/>
<pin id="191" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln24_4_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mul_ln39_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="0" index="1" bw="9" slack="0"/>
<pin id="197" dir="1" index="2" bw="9" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln39_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="output_feature_map_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln2_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="6" slack="0"/>
<pin id="209" dir="1" index="2" bw="6" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln2_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_writeresp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="1"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="fm_addr_2_wr_req/16 fm_addr_2_wr_resp/18 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln134_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="2"/>
<pin id="222" dir="0" index="2" bw="15" slack="0"/>
<pin id="223" dir="0" index="3" bw="1" slack="0"/>
<pin id="224" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln134/17 "/>
</bind>
</comp>

<comp id="228" class="1004" name="conv_out_buf_V_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_addr/15 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_buf_V_load/15 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln130_5_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="19" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_5_cast/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln24_4_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="1" index="1" bw="19" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln24_4_cast/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln0_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln0_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln0_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="indvar_flatten142_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten142_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln119_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="9" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln119_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln125_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="0" index="1" bw="11" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="f_1_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="10"/>
<pin id="308" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_1/11 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln119_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/11 "/>
</bind>
</comp>

<comp id="313" class="1004" name="empty_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="6" slack="10"/>
<pin id="316" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln130_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/11 "/>
</bind>
</comp>

<comp id="322" class="1004" name="indvar_flatten97_load_1_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="10"/>
<pin id="324" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten97_load_1/11 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln119_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/11 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln122_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="10" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/11 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln119_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_1/11 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln1696_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1696/11 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln119_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/11 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_mid1108_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="10"/>
<pin id="356" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1108/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln130_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_2/11 "/>
</bind>
</comp>

<comp id="362" class="1004" name="indvar_flatten97_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="10"/>
<pin id="364" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten97_load/11 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln122_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_1/11 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln122_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="10" slack="0"/>
<pin id="375" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_3/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln125_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="10"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln125_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="10"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_1_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="12"/>
<pin id="391" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/13 "/>
</bind>
</comp>

<comp id="392" class="1004" name="j_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="12"/>
<pin id="394" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/13 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln119_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="2"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="5" slack="0"/>
<pin id="399" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/13 "/>
</bind>
</comp>

<comp id="402" class="1004" name="xor_ln119_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="2"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln119/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln125_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/13 "/>
</bind>
</comp>

<comp id="413" class="1004" name="and_ln119_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln119/13 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln122_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/13 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln122_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="2"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122/13 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln122_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/13 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln122_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_1/13 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln1696_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1696_1/13 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln125_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/13 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln125_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="5" slack="12"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln125_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="0" index="1" bw="5" slack="12"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln122_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="25" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/14 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln130_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="25" slack="0"/>
<pin id="471" dir="0" index="1" bw="64" slack="13"/>
<pin id="472" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/14 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln122_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="1"/>
<pin id="476" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/14 "/>
</bind>
</comp>

<comp id="477" class="1004" name="empty_29_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="0" index="1" bw="9" slack="13"/>
<pin id="480" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_29/14 "/>
</bind>
</comp>

<comp id="482" class="1004" name="shl_ln3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="19" slack="0"/>
<pin id="484" dir="0" index="1" bw="9" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/14 "/>
</bind>
</comp>

<comp id="490" class="1004" name="shl_ln130_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="17" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_1/14 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln125_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="17" slack="0"/>
<pin id="500" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/14 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln130_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="19" slack="0"/>
<pin id="504" dir="0" index="1" bw="11" slack="13"/>
<pin id="505" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/14 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln130_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="19" slack="0"/>
<pin id="509" dir="0" index="1" bw="17" slack="0"/>
<pin id="510" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_2/14 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln122_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="25" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_2/14 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln130_4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="25" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="13"/>
<pin id="519" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_4/14 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln1696_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1696/14 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_shl4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="0" index="1" bw="7" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/14 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln1696_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="0"/>
<pin id="541" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1696_2/14 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln1696_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="0" index="1" bw="10" slack="0"/>
<pin id="546" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1696_1/14 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln122_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="1"/>
<pin id="551" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_3/14 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_mid195_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="0" index="1" bw="9" slack="13"/>
<pin id="555" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid195/14 "/>
</bind>
</comp>

<comp id="557" class="1004" name="shl_ln130_mid1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="19" slack="0"/>
<pin id="559" dir="0" index="1" bw="9" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_mid1/14 "/>
</bind>
</comp>

<comp id="565" class="1004" name="shl_ln130_1_mid1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="17" slack="0"/>
<pin id="567" dir="0" index="1" bw="9" slack="0"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_1_mid1/14 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln125_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="17" slack="0"/>
<pin id="575" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/14 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln130_6_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="19" slack="0"/>
<pin id="579" dir="0" index="1" bw="11" slack="13"/>
<pin id="580" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_6/14 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln130_7_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="19" slack="0"/>
<pin id="584" dir="0" index="1" bw="17" slack="0"/>
<pin id="585" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_7/14 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln1696_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="1"/>
<pin id="590" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1696_3/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln1696_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="0"/>
<pin id="593" dir="0" index="1" bw="5" slack="0"/>
<pin id="594" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1696_2/14 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln130_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="19" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_1/15 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln130_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="19" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="1"/>
<pin id="603" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_3/15 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln119_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="4"/>
<pin id="607" dir="0" index="1" bw="64" slack="1"/>
<pin id="608" dir="0" index="2" bw="64" slack="1"/>
<pin id="609" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_2/15 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln130_5_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="19" slack="14"/>
<pin id="612" dir="0" index="1" bw="64" slack="1"/>
<pin id="613" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_5/15 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln130_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="19" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_3/15 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln130_8_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="19" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="0"/>
<pin id="620" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_8/15 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_s_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="63" slack="0"/>
<pin id="625" dir="0" index="1" bw="64" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="0" index="3" bw="7" slack="0"/>
<pin id="628" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="63" slack="0"/>
<pin id="635" dir="0" index="1" bw="64" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="0" index="3" bw="7" slack="0"/>
<pin id="638" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="63" slack="0"/>
<pin id="645" dir="0" index="1" bw="64" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="0" index="3" bw="7" slack="0"/>
<pin id="648" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln119_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="4"/>
<pin id="655" dir="0" index="1" bw="63" slack="0"/>
<pin id="656" dir="0" index="2" bw="63" slack="0"/>
<pin id="657" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_3/15 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln122_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="2"/>
<pin id="662" dir="0" index="1" bw="63" slack="0"/>
<pin id="663" dir="0" index="2" bw="63" slack="0"/>
<pin id="664" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_2/15 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sext_ln122_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="63" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/15 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln1696_4_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="11" slack="1"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1696_4/15 "/>
</bind>
</comp>

<comp id="675" class="1004" name="fm_addr_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="0" index="1" bw="63" slack="0"/>
<pin id="678" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/15 "/>
</bind>
</comp>

<comp id="681" class="1004" name="empty_32_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_32/15 "/>
</bind>
</comp>

<comp id="687" class="1004" name="empty_34_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_34/15 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln1696_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1696_1/16 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="16" slack="0"/>
<pin id="700" dir="0" index="2" bw="5" slack="0"/>
<pin id="701" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="705" class="1004" name="select_ln128_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="0" index="2" bw="15" slack="0"/>
<pin id="709" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/16 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln134_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="15" slack="1"/>
<pin id="715" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/17 "/>
</bind>
</comp>

<comp id="717" class="1007" name="grp_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="0"/>
<pin id="719" dir="0" index="1" bw="19" slack="0"/>
<pin id="720" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln130/11 "/>
</bind>
</comp>

<comp id="724" class="1007" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="3" slack="0"/>
<pin id="726" dir="0" index="1" bw="5" slack="0"/>
<pin id="727" dir="0" index="2" bw="5" slack="0"/>
<pin id="728" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1696/11 add_ln1696/13 "/>
</bind>
</comp>

<comp id="734" class="1007" name="grp_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="0" index="1" bw="19" slack="0"/>
<pin id="737" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln130_1/11 "/>
</bind>
</comp>

<comp id="741" class="1005" name="j_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="748" class="1005" name="i_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="5" slack="0"/>
<pin id="750" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="755" class="1005" name="indvar_flatten97_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="10" slack="0"/>
<pin id="757" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten97 "/>
</bind>
</comp>

<comp id="763" class="1005" name="f_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="0"/>
<pin id="765" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="770" class="1005" name="indvar_flatten142_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="11" slack="0"/>
<pin id="772" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten142 "/>
</bind>
</comp>

<comp id="777" class="1005" name="mul_ln39_read_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="9" slack="13"/>
<pin id="779" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opset="mul_ln39_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="output_feature_map_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="13"/>
<pin id="785" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="789" class="1005" name="shl_ln2_read_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="10"/>
<pin id="791" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="shl_ln2_read "/>
</bind>
</comp>

<comp id="795" class="1005" name="zext_ln130_5_cast_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="14"/>
<pin id="797" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="zext_ln130_5_cast "/>
</bind>
</comp>

<comp id="800" class="1005" name="select_ln24_4_cast_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="19" slack="13"/>
<pin id="802" dir="1" index="1" bw="19" slack="13"/>
</pin_list>
<bind>
<opset="select_ln24_4_cast "/>
</bind>
</comp>

<comp id="806" class="1005" name="indvar_flatten142_load_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="11" slack="1"/>
<pin id="808" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten142_load "/>
</bind>
</comp>

<comp id="811" class="1005" name="icmp_ln119_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="815" class="1005" name="add_ln119_1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="11" slack="1"/>
<pin id="817" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln119_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="zext_ln130_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="25" slack="1"/>
<pin id="822" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln130 "/>
</bind>
</comp>

<comp id="825" class="1005" name="icmp_ln122_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="2"/>
<pin id="827" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="834" class="1005" name="zext_ln1696_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1696 "/>
</bind>
</comp>

<comp id="839" class="1005" name="zext_ln130_2_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="25" slack="1"/>
<pin id="841" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln130_2 "/>
</bind>
</comp>

<comp id="844" class="1005" name="i_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="5" slack="1"/>
<pin id="846" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="and_ln119_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln119 "/>
</bind>
</comp>

<comp id="854" class="1005" name="add_ln122_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="5" slack="1"/>
<pin id="856" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln122 "/>
</bind>
</comp>

<comp id="859" class="1005" name="select_ln122_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="1"/>
<pin id="861" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln122 "/>
</bind>
</comp>

<comp id="864" class="1005" name="zext_ln1696_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="1"/>
<pin id="866" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1696_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="add_ln130_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="1"/>
<pin id="871" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="875" class="1005" name="add_ln130_2_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="19" slack="1"/>
<pin id="877" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130_2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="add_ln130_4_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="64" slack="1"/>
<pin id="882" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130_4 "/>
</bind>
</comp>

<comp id="886" class="1005" name="add_ln130_7_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="19" slack="1"/>
<pin id="888" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130_7 "/>
</bind>
</comp>

<comp id="891" class="1005" name="add_ln1696_2_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="11" slack="1"/>
<pin id="893" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1696_2 "/>
</bind>
</comp>

<comp id="896" class="1005" name="conv_out_buf_V_addr_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="11" slack="1"/>
<pin id="898" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buf_V_addr "/>
</bind>
</comp>

<comp id="901" class="1005" name="fm_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="empty_32_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="911" class="1005" name="empty_34_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="3"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="915" class="1005" name="select_ln128_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="15" slack="1"/>
<pin id="917" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln128 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="116" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="118" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="132" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="134" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="227"><net_src comp="136" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="108" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="170" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="188" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="56" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="274" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="64" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="274" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="283" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="66" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="283" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="306" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="70" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="322" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="325" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="306" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="325" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="76" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="331" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="76" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="365" pin="2"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="337" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="371" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="400"><net_src comp="60" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="389" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="78" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="392" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="80" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="402" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="395" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="82" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="413" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="392" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="413" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="419" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="395" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="430" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="82" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="438" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="450" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="84" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="58" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="86" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="477" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="482" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="498" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="520"><net_src comp="513" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="529"><net_src comp="90" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="92" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="537"><net_src comp="94" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="96" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="542"><net_src comp="532" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="524" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="84" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="58" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="86" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="552" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="88" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="557" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="573" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="595"><net_src comp="543" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="605" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="104" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="22" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="106" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="639"><net_src comp="104" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="610" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="22" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="106" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="649"><net_src comp="104" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="600" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="22" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="106" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="658"><net_src comp="633" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="643" pin="4"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="623" pin="4"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="653" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="670"><net_src comp="660" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="679"><net_src comp="0" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="667" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="289" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="54" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="295" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="54" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="235" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="110" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="235" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="112" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="710"><net_src comp="697" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="114" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="693" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="721"><net_src comp="318" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="68" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="723"><net_src comp="717" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="729"><net_src comp="345" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="74" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="446" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="732"><net_src comp="724" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="733"><net_src comp="724" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="738"><net_src comp="358" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="68" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="740"><net_src comp="734" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="744"><net_src comp="138" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="751"><net_src comp="142" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="758"><net_src comp="146" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="766"><net_src comp="150" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="773"><net_src comp="154" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="780"><net_src comp="194" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="786"><net_src comp="200" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="792"><net_src comp="206" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="798"><net_src comp="241" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="803"><net_src comp="245" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="809"><net_src comp="274" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="814"><net_src comp="277" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="283" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="823"><net_src comp="318" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="828"><net_src comp="331" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="833"><net_src comp="825" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="837"><net_src comp="345" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="842"><net_src comp="358" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="847"><net_src comp="389" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="852"><net_src comp="413" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="857"><net_src comp="419" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="862"><net_src comp="430" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="867"><net_src comp="446" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="872"><net_src comp="469" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="878"><net_src comp="507" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="883"><net_src comp="516" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="889"><net_src comp="582" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="894"><net_src comp="591" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="899"><net_src comp="228" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="904"><net_src comp="675" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="910"><net_src comp="681" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="687" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="705" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="713" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {16 17 18 19 20 21 22 }
 - Input state : 
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : shl_ln2 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : output_feature_map | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : mul_ln39 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : select_ln24_4 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : shl_ln130_mid | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : zext_ln125_1 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : zext_ln130_5 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : conv_out_buf_V | {15 16 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : select_ln24_1 | {1 }
	Port: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH : select_ln24_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten142_load : 1
		icmp_ln119 : 2
		add_ln119_1 : 2
		br_ln119 : 3
		empty_31 : 2
		empty_33 : 3
		store_ln125 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln119 : 1
		empty : 2
		zext_ln130 : 3
		mul_ln130 : 4
		add_ln119 : 1
		icmp_ln122 : 1
		select_ln119_1 : 2
		zext_ln1696 : 3
		mul_ln1696 : 4
		zext_ln119_1 : 2
		p_mid1108 : 3
		zext_ln130_2 : 4
		mul_ln130_1 : 5
		add_ln122_1 : 1
		select_ln122_3 : 2
		store_ln125 : 3
		store_ln125 : 3
	State 12
	State 13
		select_ln119 : 1
		icmp_ln125 : 1
		and_ln119 : 2
		add_ln122 : 2
		or_ln122 : 2
		select_ln122 : 2
		select_ln122_1 : 2
		zext_ln1696_1 : 3
		add_ln1696 : 4
		add_ln125 : 3
		store_ln125 : 3
		store_ln125 : 4
	State 14
		zext_ln122 : 1
		add_ln130 : 2
		empty_29 : 1
		shl_ln3 : 2
		shl_ln130_1 : 2
		zext_ln125 : 3
		add_ln130_1 : 3
		add_ln130_2 : 4
		zext_ln122_2 : 1
		add_ln130_4 : 2
		trunc_ln1696 : 1
		p_shl4 : 2
		tmp : 1
		zext_ln1696_2 : 2
		add_ln1696_1 : 3
		p_mid195 : 1
		shl_ln130_mid1 : 2
		shl_ln130_1_mid1 : 2
		zext_ln125_2 : 3
		add_ln130_6 : 3
		add_ln130_7 : 4
		add_ln1696_2 : 4
	State 15
		add_ln130_3 : 1
		add_ln130_8 : 1
		tmp_s : 2
		tmp_1 : 1
		tmp_2 : 2
		select_ln119_3 : 3
		select_ln122_2 : 4
		sext_ln122 : 5
		conv_out_buf_V_addr : 1
		conv_out_buf_V_load : 2
		fm_addr : 6
		empty_32 : 1
		br_ln119 : 2
		empty_34 : 1
		br_ln119 : 2
	State 16
		trunc_ln1696_1 : 1
		tmp_3 : 1
		select_ln128 : 2
	State 17
		write_ln134 : 1
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   urem   |              grp_fu_289             |    0    |   340   |   242   |
|          |              grp_fu_295             |    0    |   340   |   242   |
|----------|-------------------------------------|---------|---------|---------|
|          |          add_ln119_1_fu_283         |    0    |    0    |    12   |
|          |             empty_fu_313            |    0    |    0    |    14   |
|          |           add_ln119_fu_325          |    0    |    0    |    11   |
|          |           p_mid1108_fu_353          |    0    |    0    |    14   |
|          |          add_ln122_1_fu_365         |    0    |    0    |    13   |
|          |           add_ln122_fu_419          |    0    |    0    |    13   |
|          |           add_ln125_fu_450          |    0    |    0    |    13   |
|          |           add_ln130_fu_469          |    0    |    0    |    71   |
|          |           empty_29_fu_477           |    0    |    0    |    14   |
|    add   |          add_ln130_1_fu_502         |    0    |    0    |    19   |
|          |          add_ln130_2_fu_507         |    0    |    0    |    19   |
|          |          add_ln130_4_fu_516         |    0    |    0    |    71   |
|          |         add_ln1696_1_fu_543         |    0    |    0    |    11   |
|          |           p_mid195_fu_552           |    0    |    0    |    14   |
|          |          add_ln130_6_fu_577         |    0    |    0    |    19   |
|          |          add_ln130_7_fu_582         |    0    |    0    |    19   |
|          |         add_ln1696_2_fu_591         |    0    |    0    |    11   |
|          |          add_ln130_3_fu_600         |    0    |    0    |    71   |
|          |          add_ln130_5_fu_610         |    0    |    0    |    71   |
|          |          add_ln130_8_fu_617         |    0    |    0    |    71   |
|----------|-------------------------------------|---------|---------|---------|
|          |        select_ln119_1_fu_337        |    0    |    0    |    3    |
|          |        select_ln122_3_fu_371        |    0    |    0    |    10   |
|          |         select_ln119_fu_395         |    0    |    0    |    5    |
|          |         select_ln122_fu_430         |    0    |    0    |    5    |
|  select  |        select_ln122_1_fu_438        |    0    |    0    |    5    |
|          |        select_ln119_2_fu_605        |    0    |    0    |    64   |
|          |        select_ln119_3_fu_653        |    0    |    0    |    63   |
|          |        select_ln122_2_fu_660        |    0    |    0    |    63   |
|          |         select_ln128_fu_705         |    0    |    0    |    15   |
|----------|-------------------------------------|---------|---------|---------|
|          |          icmp_ln119_fu_277          |    0    |    0    |    11   |
|          |          icmp_ln122_fu_331          |    0    |    0    |    11   |
|   icmp   |          icmp_ln125_fu_407          |    0    |    0    |    9    |
|          |           empty_32_fu_681           |    0    |    0    |    10   |
|          |           empty_34_fu_687           |    0    |    0    |    10   |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |           xor_ln119_fu_402          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    and   |           and_ln119_fu_413          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    or    |           or_ln122_fu_425           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    mul   |              grp_fu_717             |    1    |    0    |    0    |
|          |              grp_fu_734             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|  muladd  |              grp_fu_724             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |     select_ln24_224_read_fu_158     |    0    |    0    |    0    |
|          |     select_ln24_123_read_fu_164     |    0    |    0    |    0    |
|          |    zext_ln130_5_read_read_fu_170    |    0    |    0    |    0    |
|          |      zext_ln125_121_read_fu_176     |    0    |    0    |    0    |
|   read   |     shl_ln130_mid20_read_fu_182     |    0    |    0    |    0    |
|          |    select_ln24_4_read_read_fu_188   |    0    |    0    |    0    |
|          |      mul_ln39_read_read_fu_194      |    0    |    0    |    0    |
|          | output_feature_map_read_read_fu_200 |    0    |    0    |    0    |
|          |       shl_ln2_read_read_fu_206      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_212        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln134_write_fu_219      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |       zext_ln130_5_cast_fu_241      |    0    |    0    |    0    |
|          |      select_ln24_4_cast_fu_245      |    0    |    0    |    0    |
|          |          zext_ln119_fu_309          |    0    |    0    |    0    |
|          |          zext_ln130_fu_318          |    0    |    0    |    0    |
|          |          zext_ln1696_fu_345         |    0    |    0    |    0    |
|          |         zext_ln119_1_fu_349         |    0    |    0    |    0    |
|          |         zext_ln130_2_fu_358         |    0    |    0    |    0    |
|          |         zext_ln1696_1_fu_446        |    0    |    0    |    0    |
|          |          zext_ln122_fu_466          |    0    |    0    |    0    |
|   zext   |         zext_ln122_1_fu_474         |    0    |    0    |    0    |
|          |          zext_ln125_fu_498          |    0    |    0    |    0    |
|          |         zext_ln122_2_fu_513         |    0    |    0    |    0    |
|          |         zext_ln1696_2_fu_539        |    0    |    0    |    0    |
|          |         zext_ln122_3_fu_549         |    0    |    0    |    0    |
|          |         zext_ln125_2_fu_573         |    0    |    0    |    0    |
|          |         zext_ln1696_3_fu_588        |    0    |    0    |    0    |
|          |         zext_ln130_1_fu_597         |    0    |    0    |    0    |
|          |         zext_ln130_3_fu_614         |    0    |    0    |    0    |
|          |         zext_ln1696_4_fu_671        |    0    |    0    |    0    |
|          |          zext_ln134_fu_713          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            shl_ln3_fu_482           |    0    |    0    |    0    |
|          |          shl_ln130_1_fu_490         |    0    |    0    |    0    |
|bitconcatenate|            p_shl4_fu_524            |    0    |    0    |    0    |
|          |              tmp_fu_532             |    0    |    0    |    0    |
|          |        shl_ln130_mid1_fu_557        |    0    |    0    |    0    |
|          |       shl_ln130_1_mid1_fu_565       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln1696_fu_521         |    0    |    0    |    0    |
|          |        trunc_ln1696_1_fu_693        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |             tmp_s_fu_623            |    0    |    0    |    0    |
|partselect|             tmp_1_fu_633            |    0    |    0    |    0    |
|          |             tmp_2_fu_643            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |          sext_ln122_fu_667          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| bitselect|             tmp_3_fu_697            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    3    |   680   |   1345  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln119_1_reg_815      |   11   |
|       add_ln122_reg_854       |    5   |
|      add_ln130_2_reg_875      |   19   |
|      add_ln130_4_reg_880      |   64   |
|      add_ln130_7_reg_886      |   19   |
|       add_ln130_reg_869       |   64   |
|      add_ln1696_2_reg_891     |   11   |
|       and_ln119_reg_849       |    1   |
|  conv_out_buf_V_addr_reg_896  |   11   |
|        empty_32_reg_907       |    1   |
|        empty_34_reg_911       |    1   |
|           f_reg_763           |    3   |
|        fm_addr_reg_901        |   16   |
|          i_1_reg_844          |    5   |
|           i_reg_748           |    5   |
|       icmp_ln119_reg_811      |    1   |
|       icmp_ln122_reg_825      |    1   |
| indvar_flatten142_load_reg_806|   11   |
|   indvar_flatten142_reg_770   |   11   |
|    indvar_flatten97_reg_755   |   10   |
|           j_reg_741           |    5   |
|     mul_ln39_read_reg_777     |    9   |
|output_feature_map_read_reg_783|   64   |
|      select_ln122_reg_859     |    5   |
|      select_ln128_reg_915     |   15   |
|   select_ln24_4_cast_reg_800  |   19   |
|      shl_ln2_read_reg_789     |    6   |
|      zext_ln130_2_reg_839     |   25   |
|   zext_ln130_5_cast_reg_795   |   64   |
|       zext_ln130_reg_820      |   25   |
|     zext_ln1696_1_reg_864     |    8   |
|      zext_ln1696_reg_834      |    8   |
+-------------------------------+--------+
|             Total             |   523  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_212 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_235  |  p0  |   2  |  11  |   22   ||    9    |
|      grp_fu_289      |  p0  |   2  |  11  |   22   ||    9    |
|      grp_fu_295      |  p0  |   2  |  11  |   22   ||    9    |
|      grp_fu_717      |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_724      |  p0  |   2  |   3  |    6   ||    9    |
|      grp_fu_724      |  p1  |   2  |   5  |   10   ||    9    |
|      grp_fu_734      |  p0  |   2  |   6  |   12   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   108  ||  12.704 ||    63   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   680  |  1345  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   523  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |  1203  |  1408  |
+-----------+--------+--------+--------+--------+
