{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 22:33:43 2021 " "Info: Processing started: Mon May 10 22:33:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off usedownload -c usedownload --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off usedownload -c usedownload --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register usedownload:inst\|fstate.wait_rxf_low D:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\] 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"usedownload:inst\|fstate.wait_rxf_low\" and destination register \"D:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.260 ns + Longest register register " "Info: + Longest register to register delay is 1.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usedownload:inst\|fstate.wait_rxf_low 1 REG LCFF_X27_Y11_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N1; Fanout = 11; REG Node = 'usedownload:inst\|fstate.wait_rxf_low'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedownload:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "usedownload.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbdownload/usedownload.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.855 ns) 1.260 ns D:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X27_Y11_N3 1 " "Info: 2: + IC(0.405 ns) + CELL(0.855 ns) = 1.260 ns; Loc. = LCFF_X27_Y11_N3; Fanout = 1; REG Node = 'D:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { usedownload:inst|fstate.wait_rxf_low D:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 67.86 % ) " "Info: Total cell delay = 0.855 ns ( 67.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.405 ns ( 32.14 % ) " "Info: Total interconnect delay = 0.405 ns ( 32.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { usedownload:inst|fstate.wait_rxf_low D:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { usedownload:inst|fstate.wait_rxf_low {} D:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.405ns } { 0.000ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.780 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 11 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.666 ns) 2.780 ns D:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X27_Y11_N3 1 " "Info: 3: + IC(0.861 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X27_Y11_N3; Fanout = 1; REG Node = 'D:inst4\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk~clkctrl D:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.88 % ) " "Info: Total cell delay = 1.776 ns ( 63.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 36.12 % ) " "Info: Total interconnect delay = 1.004 ns ( 36.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl D:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} D:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.780 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 11 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.666 ns) 2.780 ns usedownload:inst\|fstate.wait_rxf_low 3 REG LCFF_X27_Y11_N1 11 " "Info: 3: + IC(0.861 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X27_Y11_N1; Fanout = 11; REG Node = 'usedownload:inst\|fstate.wait_rxf_low'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk~clkctrl usedownload:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "usedownload.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbdownload/usedownload.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.88 % ) " "Info: Total cell delay = 1.776 ns ( 63.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 36.12 % ) " "Info: Total interconnect delay = 1.004 ns ( 36.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl usedownload:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} usedownload:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl D:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} D:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl usedownload:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} usedownload:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usedownload.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbdownload/usedownload.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { usedownload:inst|fstate.wait_rxf_low D:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { usedownload:inst|fstate.wait_rxf_low {} D:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.405ns } { 0.000ns 0.855ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl D:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} D:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl usedownload:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} usedownload:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D:inst4|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { D:inst4|lpm_ff:lpm_ff_component|dffs[7] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\] D\[3\] clk 5.857 ns register " "Info: tsu for register \"D:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"D\[3\]\", clock pin = \"clk\") is 5.857 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.677 ns + Longest pin register " "Info: + Longest pin to register delay is 8.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns D\[3\] 1 PIN PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 1; PIN Node = 'D\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -80 448 616 -64 "D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.272 ns) + CELL(0.460 ns) 8.677 ns D:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LCFF_X27_Y11_N11 1 " "Info: 2: + IC(7.272 ns) + CELL(0.460 ns) = 8.677 ns; Loc. = LCFF_X27_Y11_N11; Fanout = 1; REG Node = 'D:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.732 ns" { D[3] D:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 16.19 % ) " "Info: Total cell delay = 1.405 ns ( 16.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.272 ns ( 83.81 % ) " "Info: Total interconnect delay = 7.272 ns ( 83.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.677 ns" { D[3] D:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "8.677 ns" { D[3] {} D[3]~combout {} D:inst4|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 7.272ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.780 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 11 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.666 ns) 2.780 ns D:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X27_Y11_N11 1 " "Info: 3: + IC(0.861 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X27_Y11_N11; Fanout = 1; REG Node = 'D:inst4\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk~clkctrl D:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.88 % ) " "Info: Total cell delay = 1.776 ns ( 63.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 36.12 % ) " "Info: Total interconnect delay = 1.004 ns ( 36.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl D:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} D:inst4|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.677 ns" { D[3] D:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "8.677 ns" { D[3] {} D[3]~combout {} D:inst4|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 7.272ns } { 0.000ns 0.945ns 0.460ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl D:inst4|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} D:inst4|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rd usedownload:inst\|fstate.wait_rxf_low 9.839 ns register " "Info: tco from clock \"clk\" to destination pin \"rd\" through register \"usedownload:inst\|fstate.wait_rxf_low\" is 9.839 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.780 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 11 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.666 ns) 2.780 ns usedownload:inst\|fstate.wait_rxf_low 3 REG LCFF_X27_Y11_N1 11 " "Info: 3: + IC(0.861 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X27_Y11_N1; Fanout = 11; REG Node = 'usedownload:inst\|fstate.wait_rxf_low'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk~clkctrl usedownload:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "usedownload.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbdownload/usedownload.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.88 % ) " "Info: Total cell delay = 1.776 ns ( 63.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 36.12 % ) " "Info: Total interconnect delay = 1.004 ns ( 36.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl usedownload:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} usedownload:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usedownload.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbdownload/usedownload.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.755 ns + Longest register pin " "Info: + Longest register to pin delay is 6.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usedownload:inst\|fstate.wait_rxf_low 1 REG LCFF_X27_Y11_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N1; Fanout = 11; REG Node = 'usedownload:inst\|fstate.wait_rxf_low'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedownload:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "usedownload.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbdownload/usedownload.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.499 ns) + CELL(3.256 ns) 6.755 ns rd 2 PIN PIN_143 0 " "Info: 2: + IC(3.499 ns) + CELL(3.256 ns) = 6.755 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'rd'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.755 ns" { usedownload:inst|fstate.wait_rxf_low rd } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { 48 536 712 64 "rd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 48.20 % ) " "Info: Total cell delay = 3.256 ns ( 48.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.499 ns ( 51.80 % ) " "Info: Total interconnect delay = 3.499 ns ( 51.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.755 ns" { usedownload:inst|fstate.wait_rxf_low rd } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "6.755 ns" { usedownload:inst|fstate.wait_rxf_low {} rd {} } { 0.000ns 3.499ns } { 0.000ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl usedownload:inst|fstate.wait_rxf_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} usedownload:inst|fstate.wait_rxf_low {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.755 ns" { usedownload:inst|fstate.wait_rxf_low rd } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "6.755 ns" { usedownload:inst|fstate.wait_rxf_low {} rd {} } { 0.000ns 3.499ns } { 0.000ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] D\[2\] clk -4.432 ns register " "Info: th for register \"D:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"D\[2\]\", clock pin = \"clk\") is -4.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.780 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 11 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -16 136 304 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.666 ns) 2.780 ns D:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X27_Y11_N29 1 " "Info: 3: + IC(0.861 ns) + CELL(0.666 ns) = 2.780 ns; Loc. = LCFF_X27_Y11_N29; Fanout = 1; REG Node = 'D:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk~clkctrl D:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.88 % ) " "Info: Total cell delay = 1.776 ns ( 63.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 36.12 % ) " "Info: Total interconnect delay = 1.004 ns ( 36.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl D:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} D:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.518 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns D\[2\] 1 PIN PIN_9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_9; Fanout = 1; PIN Node = 'D\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbdownload/test.bdf" { { -80 448 616 -64 "D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.259 ns) + CELL(0.206 ns) 7.410 ns D:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder 2 COMB LCCOMB_X27_Y11_N28 1 " "Info: 2: + IC(6.259 ns) + CELL(0.206 ns) = 7.410 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'D:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.465 ns" { D[2] D:inst4|lpm_ff:lpm_ff_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.518 ns D:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X27_Y11_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.518 ns; Loc. = LCFF_X27_Y11_N29; Fanout = 1; REG Node = 'D:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { D:inst4|lpm_ff:lpm_ff_component|dffs[2]~feeder D:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 16.75 % ) " "Info: Total cell delay = 1.259 ns ( 16.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.259 ns ( 83.25 % ) " "Info: Total interconnect delay = 6.259 ns ( 83.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { D[2] D:inst4|lpm_ff:lpm_ff_component|dffs[2]~feeder D:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { D[2] {} D[2]~combout {} D:inst4|lpm_ff:lpm_ff_component|dffs[2]~feeder {} D:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 6.259ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { clk clk~clkctrl D:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { clk {} clk~combout {} clk~clkctrl {} D:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.143ns 0.861ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { D[2] D:inst4|lpm_ff:lpm_ff_component|dffs[2]~feeder D:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { D[2] {} D[2]~combout {} D:inst4|lpm_ff:lpm_ff_component|dffs[2]~feeder {} D:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 6.259ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 22:33:43 2021 " "Info: Processing ended: Mon May 10 22:33:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
