<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='258' type='static llvm::X86Disassembler::OperandEncoding llvm::X86Disassembler::RecognizableInstr::immediateEncodingFromString(const std::string &amp; s, uint8_t OpSize)'/>
<doc f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='250'>/// immediateEncodingFromString - Translates an immediate encoding from the
  ///   string provided in the LLVM tables to an OperandEncoding for use in
  ///   the operand specifier.
  ///
  /// @param s       - See typeFromString().
  /// @param OpSize  - Indicates whether this is an OpSize16 instruction.
  ///                  If it is not, then 16-bit immediate operands stay 16-bit.
  /// @return        - The operand&apos;s encoding.</doc>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='522' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='545' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='569' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='570' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='584' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='586' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='617' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='618' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='632' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='634' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='676' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='711' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='712' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='717' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='718' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<def f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='995' ll='1031' type='static llvm::X86Disassembler::OperandEncoding llvm::X86Disassembler::RecognizableInstr::immediateEncodingFromString(const std::string &amp; s, uint8_t OpSize)'/>
