Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.12-s027_1, built Wed Oct 05 2016
Options: -legacy_ui 
Date:    Thu May 09 16:28:50 2024
Host:    salaman.fransg.eit.lth.se (x86_64 w/Linux 3.10.0-1160.102.1.el7.x86_64) (6cores*6cpus*Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz 9216KB) (16222480KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

WARNING: This version of the tool is 2773 days old.
legacy_genus:/> source scripts/synt.tcl
Sourcing './scripts/synt.tcl' (Thu May 09 16:29:12 +0200 2024)...



 DESIGN FILES 



Sourcing '..//synthesis/scripts/design_setup.tcl' (Thu May 09 16:29:12 +0200 2024)...
  Setting attribute of root '/': 'script_search_path' = ..//synthesis/scripts
  Setting attribute of root '/': 'init_hdl_search_path' =   ../pulpino/rtl/includes/  ../pulpino/rtl/components/  ../pulpino/rtl/  ../pulpino/ips/riscv/  ../pulpino/ips/riscv/include/  ../pulpino/ips/adv_dbg_if/rtl  ../pulpino/ips/apb/apb2per  ../pulpino/ips/apb/apb_event_unit  ../pulpino/ips/apb/apb_event_unit/include  ../pulpino/ips/apb/apb_gpio  ../pulpino/ips/apb/apb_node  ../pulpino/ips/apb/apb_pulpino  ../pulpino/ips/apb/apb_timer  ../pulpino/ips/apb/apb_uart  ../pulpino/ips/apb/apb_uart_sv  ../pulpino/ips/axi/axi2apb  ../pulpino/ips/axi/axi_mem_if_DP  ../pulpino/ips/axi/axi_node  ../pulpino/ips/axi/axi_slice  ../pulpino/ips/axi/axi_slice_dc  ../pulpino/ips/axi/axi_spi_master  ../pulpino/ips/axi/axi_spi_slave  ../pulpino/ips/axi/core2axi  
  Setting attribute of root '/': 'init_lib_search_path' =   /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/libs  /usr/local-eit/cad2/cmpstm/stm065v536/CLOCK65LPLVT_3.1/libs  /usr/local-eit/cad2/cmpstm/oldmems/mem2010/SPHDL100909-40446@1.0/libs   /usr/local-eit/cad2/cmpstm/dicp18/lu_pads_65nm  

  Message Summary for Library CLOCK65LPLVT_nom_1.20V_25C.lib:
  ***********************************************************
  An unsupported construct was detected in this library. [LBR-40]: 112
  ***********************************************************
 
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'HS65_LL_BK1SX1' (File /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/libs/CORE65LPLVT_nom_1.20V_25C.lib, Line 482297)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'HS65_LL_BK1SX1'. This may cause potential problems with results of downstream tools (File /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPLVT_5.1/libs/CORE65LPLVT_nom_1.20V_25C.lib)

  Message Summary for Library CORE65LPLVT_nom_1.20V_25C.lib:
  **********************************************************
  Missing sequential block in the sequential cell. [LBR-526]: 1
  Missing clock pin in the sequential cell. [LBR-525]: 1
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  An unsupported construct was detected in this library. [LBR-40]: 868
  **********************************************************
 

  Message Summary for Library SPHDL100909_nom_1.20V_25C.lib:
  **********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  An unsupported construct was detected in this library. [LBR-40]: 2
  **********************************************************
 

  Message Summary for Library Pads_Oct2012.lib:
  *********************************************
  Could not find an attribute in the library. [LBR-436]: 4
  *********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'CLOCK65LPLVT_nom_1.20V_25C.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX10'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX14'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX17'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX21'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX24'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX27'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX31'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX34'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX38'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX41'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX52'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX62'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX7'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'HS65_LLP_CNHLSX82'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX18' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX18' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX53' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX53' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'HS65_LL_CAPX9' must have an output pin.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'CORE65LPLVT_nom_1.20V_25C.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'SPHDL100909_nom_1.20V_25C.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'Pads_Oct2012.lib'.
  Setting attribute of root '/': 'library' =   CLOCK65LPLVT_nom_1.20V_25C.lib  CORE65LPLVT_nom_1.20V_25C.lib  SPHDL100909_nom_1.20V_25C.lib   Pads_Oct2012.lib  
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
  Setting attribute of root '/': 'syn_generic_effort' = medium
  Setting attribute of root '/': 'syn_map_effort' = medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
  Setting attribute of root '/': 'information_level' = 5



 ANALYZE HDL DESIGN 



`define SPI_QUAD_TX 2'b10
                        |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'SPI_QUAD_TX' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 13, column 25.
        : The latest definition of the macro will be used.
`define SPI_QUAD_RX 2'b11
                        |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'SPI_QUAD_RX' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 14, column 25.
`define REG_STATUS       4'b0101
                               |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'REG_STATUS' in file '../pulpino/ips/apb/apb_pulpino/apb_pulpino.sv' on line 16, column 32.
`define REGS_MAX_ADR             2'd2
                                    |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'REGS_MAX_ADR' in file '../pulpino/ips/apb/apb_timer/apb_timer.sv' on line 11, column 37.
`define REGS_MAX_IDX             'd2
                                   |
Warning : Redefinition of macro. [VLOGPT-647]
        : Macro 'REGS_MAX_IDX' in file '../pulpino/ips/apb/apb_timer/timer.sv' on line 13, column 36.
module apb_uart_sv
                 |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'apb_uart_sv' with Verilog module in file '../pulpino/ips/apb/apb_uart_sv/apb_uart_sv.sv' on line 11, column 18.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
module riscv_register_file
                         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'riscv_register_file' with Verilog module in file '../pulpino/ips/riscv/riscv_register_file.sv' on line 27, column 26.
    assign apb_slave.pslverr  = s_slave.pslverr;;
                                                |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 55, column 49.
    assign s_masters[0].pslverr  = uart_master.pslverr;;
                                                       |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 57, column 56.
    assign s_masters[1].pslverr  = gpio_master.pslverr;;
                                                       |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 61, column 56.
    assign s_masters[2].pslverr  = timer_master.pslverr;;
                                                        |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 69, column 57.
    assign s_masters[3].pslverr  = event_unit_master.pslverr;;
                                                             |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 73, column 62.
    assign s_masters[4].pslverr  = soc_ctrl_master.pslverr;;
                                                           |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 85, column 60.
    assign s_masters[5].pslverr  = debug_master.pslverr;;
                                                        |
Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        : in file '../pulpino/rtl/periph_bus_wrap.sv' on line 89, column 57.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../pulpino/ips/apb/apb_uart/slib_fifo.vhd' on line 57.
        : The specified construct has no effect on synthesis. In some cases (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'uart_interrupt' in library 'default' with newly read VHDL entity 'uart_interrupt' in the same library in file '../pulpino/ips/apb/apb_uart/uart_interrupt.vhd' on line 33.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.



 ELABORATE 



Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'HS65_LL_CNMUX21X15'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'HS65_LL_CNMUX31X16'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'HS65_LL_CNMUX31X16'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'HS65_LL_CNMUX41X17'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'HS65_LL_CNMUX41X17'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'HS65_LL_CNMUXI21X16'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'HS65_LL_CNMUXI31X17'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'HS65_LL_CNMUXI31X17'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'HS65_LL_CNXOR2X38'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'HS65_LL_CNXOR2X38'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S0' in libcell 'HS65_LLS1_FA1X21'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B0' and 'S0' in libcell 'HS65_LLS1_FA1X21'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A0' and 'S0' in libcell 'HS65_LLS1_FA1X21'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S0' in libcell 'HS65_LLS1_FA1X35'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B0' and 'S0' in libcell 'HS65_LLS1_FA1X35'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A0' and 'S0' in libcell 'HS65_LLS1_FA1X35'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S0' in libcell 'HS65_LLS1_FA1X9'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B0' and 'S0' in libcell 'HS65_LLS1_FA1X9'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A0' and 'S0' in libcell 'HS65_LLS1_FA1X9'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B0' and 'S0' in libcell 'HS65_LLS1_HA1X8'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'pulpino_top' from file '../pulpino/rtl/pulpino_top.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'pulpino_top' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' from file '../pulpino/rtl/core_region.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' from file '../pulpino/ips/riscv/riscv_core.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_master_operands_o' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 90.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_operands_ex' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 211.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_read_regs' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 214.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_write_regs' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 217.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 294.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 295.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_cnt' in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 296.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cluster_clock_gating' from file '../pulpino/rtl/components/cluster_clock_gating.sv'.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'clk_en' in file '../pulpino/rtl/components/cluster_clock_gating.sv' on line 25, column 15.
        : Use 'set_attribute hdl_error_on_latch true' to issue an error when a latch is inferred. Use 'set_attribute hdl_latch_keep_feedback true' to infer combinational logic rather than a latch when a variable is explicitly assigned to itself.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' from file '../pulpino/ips/riscv/riscv_if_stage.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 81.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 82.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_cnt_i' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 83.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 130.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_prefetch_buffer' from file '../pulpino/ips/riscv/riscv_prefetch_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_fetch_fifo' from file '../pulpino/ips/riscv/riscv_fetch_fifo.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'riscv_fetch_fifo' with default parameters value.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'addr_n' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'addr_int' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'addr_Q' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_n' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_int' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_Q' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 56.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'addr_Q[3]' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 241.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use '::legacy::set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'addr_Q[2]' in module 'riscv_fetch_fifo' in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 241.
Warning : Generated logic differs from the expected logic. [CDFG-368]
        : Signal 'addr_Q[3]' in module 'riscv_fetch_fifo' modeled as wire instead of flip-flop in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 241.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the specified behavior.
Warning : Generated logic differs from the expected logic. [CDFG-368]
        : Signal 'addr_Q[2]' in module 'riscv_fetch_fifo' modeled as wire instead of flip-flop in file '../pulpino/ips/riscv/riscv_fetch_fifo.sv' on line 241.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_prefetch_buffer' in file '../pulpino/ips/riscv/riscv_prefetch_buffer.sv' on line 230.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 248.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_hwloop_controller_N_REGS2' from file '../pulpino/ips/riscv/riscv_hwloop_controller.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_addr_i' in module 'riscv_hwloop_controller_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_controller.sv' on line 34.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_addr_i' in module 'riscv_hwloop_controller_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_controller.sv' on line 35.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_counter_i' in module 'riscv_hwloop_controller_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_controller.sv' on line 36.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_compressed_decoder_FPU0' from file '../pulpino/ips/riscv/riscv_compressed_decoder.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'dbg_jump_req_i' is not used in module 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' in file '../pulpino/ips/riscv/riscv_if_stage.sv' on line 87.
        : The value of the input port is not used within the design.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from file '../pulpino/ips/riscv/riscv_id_stage.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_operands_ex_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 149.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_read_regs_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 153.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_write_regs_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 156.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 176.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 177.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_cnt_o' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 178.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_operands' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 352.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_read_regs' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 356.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_write_regs' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 358.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 479.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 616.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 749.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 757.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 768.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 776.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 788.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_register_file_ADDR_WIDTH6_FPU0' from file '../pulpino/ips/riscv/riscv_register_file.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'riscv_register_file_ADDR_WIDTH6_FPU0' in file '../pulpino/ips/riscv/riscv_register_file.sv' on line 70.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem_fp' in module 'riscv_register_file_ADDR_WIDTH6_FPU0' in file '../pulpino/ips/riscv/riscv_register_file.sv' on line 73.
Info    : Unused module input port. [CDFG-500]
        : Input port 'test_en_i' is not used in module 'riscv_register_file_ADDR_WIDTH6_FPU0' in file '../pulpino/ips/riscv/riscv_register_file.sv' on line 38.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6' from file '../pulpino/ips/riscv/riscv_decoder.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_controller_FPU0' from file '../pulpino/ips/riscv/riscv_controller.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_int_controller_PULP_SECURE0' from file '../pulpino/ips/riscv/riscv_int_controller.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'u_IE_i' is not used in module 'riscv_int_controller_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_int_controller.sv' on line 49.
Info    : Unused module input port. [CDFG-500]
        : Input port 'current_priv_lvl_i' is not used in module 'riscv_int_controller_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_int_controller.sv' on line 52.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_hwloop_regs_N_REGS2' from file '../pulpino/ips/riscv/riscv_hwloop_regs.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_addr_o' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_addr_o' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 49.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_counter_o' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 51.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_q' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 54.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_q' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_counter_q' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_counter_n' in module 'riscv_hwloop_regs_N_REGS2' in file '../pulpino/ips/riscv/riscv_hwloop_regs.sv' on line 56.
Info    : Unused module input port. [CDFG-500]
        : Input port 'frm_i' is not used in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 161.
Info    : Unused module input port. [CDFG-500]
        : Input port 'lsu_load_err_i' is not used in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 208.
Info    : Unused module input port. [CDFG-500]
        : Input port 'lsu_store_err_i' is not used in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_id_stage.sv' on line 209.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from file '../pulpino/ips/riscv/riscv_ex_stage.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_operands_i' in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 93.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_read_regs_i' in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 97.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_write_regs_i' in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 100.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'apu_master_operands_o' in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 117.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_alu_SHARED_INT_DIV0_FPU0' from file '../pulpino/ips/riscv/riscv_alu.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'shuffle_byte_sel' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 555.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_alu_SHARED_INT_DIV0_FPU0' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 629.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu_popcnt' from file '../pulpino/ips/riscv/riscv_alu.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cnt_l1' in module 'alu_popcnt' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1124.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cnt_l2' in module 'alu_popcnt' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1125.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cnt_l3' in module 'alu_popcnt' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1126.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cnt_l4' in module 'alu_popcnt' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1127.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu_ff' from file '../pulpino/ips/riscv/riscv_alu.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'index_lut' in module 'alu_ff' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1055.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'index_nodes' in module 'alu_ff' in file '../pulpino/ips/riscv/riscv_alu.sv' on line 1057.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_alu_div' from file '../pulpino/ips/riscv/riscv_alu_div.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_mult_SHARED_DSP_MULT0' from file '../pulpino/ips/riscv/riscv_mult.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_char_op_a' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 246.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_char_op_b' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 247.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_char_mul' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 248.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_short_op_a' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 250.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_short_op_b' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 251.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dot_short_mul' in module 'riscv_mult_SHARED_DSP_MULT0' in file '../pulpino/ips/riscv/riscv_mult.sv' on line 252.
Info    : Unused module input port. [CDFG-500]
        : Input port 'fpu_op_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 84.
Info    : Unused module input port. [CDFG-500]
        : Input port 'fpu_prec_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 85.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_op_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 91.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_lat_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 92.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_operands_i[1]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 93.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_operands_i[0]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 93.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_operands_i[2]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 93.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_waddr_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 94.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_flags_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 95.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_i[0]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 97.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_i[1]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 97.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_i[2]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 97.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_read_regs_valid_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 98.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_write_regs_i[1]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 100.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_write_regs_i[0]' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 100.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_write_regs_valid_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 101.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_master_gnt_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 115.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_master_valid_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 120.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_master_result_i' is not used in module 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' in file '../pulpino/ips/riscv/riscv_ex_stage.sv' on line 121.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_load_store_unit' from file '../pulpino/ips/riscv/riscv_load_store_unit.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_load_store_unit' in file '../pulpino/ips/riscv/riscv_load_store_unit.sv' on line 345.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' from file '../pulpino/ips/riscv/riscv_cs_registers.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_start_i' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 93.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_end_i' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 94.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'hwlp_cnt_i' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 95.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'PCCR_q' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 188.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'PCCR_n' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 188.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 589.
Info    : Unused module input port. [CDFG-500]
        : Input port 'fflags_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 69.
Info    : Unused module input port. [CDFG-500]
        : Input port 'fflags_we_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 70.
Info    : Unused module input port. [CDFG-500]
        : Input port 'csr_irq_sec_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 76.
Info    : Unused module input port. [CDFG-500]
        : Input port 'csr_restore_uret_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 86.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_typeconflict_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 114.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_contention_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 115.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_dep_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 116.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_wb_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 117.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ext_counters_i' is not used in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 123.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'PCCR_in' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 768, column 35.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven net during elaboration.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'utvec_q' in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' in file '../pulpino/ips/riscv/riscv_cs_registers.sv' on line 55, column 34.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_debug_unit' from file '../pulpino/ips/riscv/riscv_debug_unit.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'riscv_debug_unit' in file '../pulpino/ips/riscv/riscv_debug_unit.sv' on line 326.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apu_master_flags_i' is not used in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 97.
Info    : Unused module input port. [CDFG-500]
        : Input port 'irq_sec_i' is not used in module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/ips/riscv/riscv_core.sv' on line 104.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_req_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_ready_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_operands_o[0]' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_operands_o[1]' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_operands_o[2]' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_op_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_type_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'apu_master_flags_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'irq_ack_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'irq_id_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'sec_lvl_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'debug_halted_o' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'ext_perf_counters_i' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 222.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master' from file '../pulpino/rtl/core2axi_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' from file '../pulpino/ips/axi/core2axi/core2axi.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'b_id_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 68.
Info    : Unused module input port. [CDFG-500]
        : Input port 'b_resp_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 69.
Info    : Unused module input port. [CDFG-500]
        : Input port 'b_user_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 71.
Info    : Unused module input port. [CDFG-500]
        : Input port 'r_id_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 92.
Info    : Unused module input port. [CDFG-500]
        : Input port 'r_resp_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 94.
Info    : Unused module input port. [CDFG-500]
        : Input port 'r_last_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 95.
Info    : Unused module input port. [CDFG-500]
        : Input port 'r_user_i' is not used in module 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' in file '../pulpino/ips/axi/core2axi/core2axi.sv' on line 96.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'master' is not used in module 'core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_REGISTERED_GRANT40h46414c5345_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master'.
        : The value of the inout port is not used within the design.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master' from file '../pulpino/rtl/axi_slice_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_slice_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_slice.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_aw_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_ar_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_w_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_r_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_b_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'axi_slave' is not used in module 'axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'axi_master' is not used in module 'axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32' from file '../pulpino/rtl/instr_ram_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32' from file '../pulpino/rtl/sp_ram_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768' from file '../pulpino/rtl/components/sp_ram.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'sram_ready' in module 'sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768' in file '../pulpino/rtl/components/sp_ram.sv' on line 19.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'sram_row_o' in module 'sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768' in file '../pulpino/rtl/components/sp_ram.sv' on line 22.
Warning : Signal or variable has multiple drivers and no loads. This may cause verification mismatches between the original and synthesized designs. [CDFG-217]
        : 'sram_ready[0]' in module 'sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768' in file '../pulpino/rtl/components/sp_ram.sv' on line 19.
        : Verify that the drivers of this signal are correct.
Warning : Signal or variable has multiple drivers and no loads. This may cause verification mismatches between the original and synthesized designs. [CDFG-217]
        : 'sram_ready[1]' in module 'sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768' in file '../pulpino/rtl/components/sp_ram.sv' on line 19.
Warning : Signal or variable has multiple drivers and no loads. This may cause verification mismatches between the original and synthesized designs. [CDFG-217]
        : 'sram_ready[2]' in module 'sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768' in file '../pulpino/rtl/components/sp_ram.sv' on line 19.
Warning : Signal or variable has multiple drivers and no loads. This may cause verification mismatches between the original and synthesized designs. [CDFG-217]
        : 'sram_ready[3]' in module 'sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768' in file '../pulpino/rtl/components/sp_ram.sv' on line 19.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rstn_i' is not used in module 'sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32' in file '../pulpino/rtl/sp_ram_wrap.sv' on line 21.
Info    : Unused module input port. [CDFG-500]
        : Input port 'bypass_en_i' is not used in module 'sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32' in file '../pulpino/rtl/sp_ram_wrap.sv' on line 29.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'boot_rom_wrap_DATA_WIDTH32' from file '../pulpino/rtl/boot_rom_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'boot_code' from file '../pulpino/rtl/boot_code.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'boot_code' in file '../pulpino/rtl/boot_code.sv' on line 21.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' from file '../pulpino/rtl/axi_mem_if_SP_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'WDATA_i' in module 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'WDATA' in module 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv' on line 121.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' from file '../pulpino/ips/axi/axi_slice/axi_aw_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' from file '../pulpino/ips/axi/axi_slice/axi_ar_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' from file '../pulpino/ips/axi/axi_slice/axi_w_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4' from file '../pulpino/ips/axi/axi_slice/axi_r_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4' from file '../pulpino/ips/axi/axi_slice/axi_b_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'AWADDR_REG_incr' in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 91.
Warning : Generated logic differs from the expected logic. [CDFG-368]
        : Signal 'AWADDR_REG_incr' in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' modeled as wire instead of flip-flop in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 91.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWSIZE_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 34.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWBURST_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 35.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWLOCK_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 36.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWCACHE_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 37.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWPROT_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 38.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWREGION_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 39.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWQOS_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 41.
Info    : Unused module input port. [CDFG-500]
        : Input port 'WUSER_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 50.
Info    : Unused module input port. [CDFG-500]
        : Input port 'MEM_Q_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 69.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 140.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARSIZE_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 34.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARBURST_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 35.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARLOCK_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 36.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARCACHE_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 37.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARPROT_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 38.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARREGION_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 39.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARQOS_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 41.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave' is not used in module 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' from file '../pulpino/rtl/ram_mux.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'port0_gnt_o' of instance 'instr_ram_mux_i' of module 'ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 442.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'port0_rvalid_o' of instance 'instr_ram_mux_i' of module 'ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 442.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' from file '../pulpino/rtl/axi_mem_if_SP_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'WDATA_i' in module 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'WDATA' in module 'axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv' on line 121.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'AWADDR_REG_incr' in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 91.
Warning : Generated logic differs from the expected logic. [CDFG-368]
        : Signal 'AWADDR_REG_incr' in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' modeled as wire instead of flip-flop in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 91.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWSIZE_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 34.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWBURST_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 35.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWLOCK_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 36.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWCACHE_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 37.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWPROT_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 38.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWREGION_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 39.
Info    : Unused module input port. [CDFG-500]
        : Input port 'AWQOS_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 41.
Info    : Unused module input port. [CDFG-500]
        : Input port 'WUSER_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 50.
Info    : Unused module input port. [CDFG-500]
        : Input port 'MEM_Q_i' is not used in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv' on line 69.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' from file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 140.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARSIZE_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 34.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARBURST_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 35.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARLOCK_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 36.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARCACHE_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 37.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARPROT_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 38.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARREGION_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 39.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ARQOS_i' is not used in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' in file '../pulpino/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv' on line 41.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave' is not used in module 'axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' from file '../pulpino/rtl/ram_mux.sv'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'port0_gnt_o' of instance 'data_ram_mux_i' of module 'ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 527.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'port0_rvalid_o' of instance 'data_ram_mux_i' of module 'ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 527.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/adv_dbg_if/rtl/adv_dbg_if.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_addr_o' in module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adv_dbg_if.sv' on line 35.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_i' in module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adv_dbg_if.sv' on line 36.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_o' in module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adv_dbg_if.sv' on line 37.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_tap_top' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_tap_top.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cluster_clock_inverter' from file '../pulpino/rtl/components/cluster_clock_inverter.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cluster_clock_mux2' from file '../pulpino/rtl/components/cluster_clock_mux2.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'adbg_tap_top' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_tap_top.v' on line 236.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'adbg_tap_top' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_tap_top.v' on line 343.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_addr_o' in module 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv' on line 68.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_i' in module 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv' on line 69.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_o' in module 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv' on line 70.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_module.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_last' is not used in module 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv' on line 132.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_id' is not used in module 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv' on line 133.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_user' is not used in module 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv' on line 134.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_b_id' is not used in module 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv' on line 140.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_b_user' is not used in module 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_axi_biu.sv' on line 141.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_crc32' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_crc32.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_or1k_module_NB_CORES1' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_addr_o' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 90.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_i' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 91.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_o' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 92.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_or1k_status_reg_NB_CORES1' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv'.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'data_out_shift_reg[...]' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 352.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adbg_or1k_biu_NB_CORES1' from file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_addr_o' in module 'adbg_or1k_biu_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv' on line 76.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_i' in module 'adbg_or1k_biu_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv' on line 77.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cpu_data_o' in module 'adbg_or1k_biu_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv' on line 78.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'shift_dr_i' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 530.
        : Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL designs.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'operation_in[...]' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 434.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'data_register_i[...]' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 435.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'intreg_write' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 530.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'decremented_word_count' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 530.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'operation_in[...]' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 530.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'operation_in' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 530.
Info    : Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list. [CDFG-362]
        : Signal 'data_register_i[...]' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 531.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'data_register_i' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 531.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'biu_ready' in module 'adbg_or1k_module_NB_CORES1' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_or1k_module.sv' on line 721.
Info    : Unused module input port. [CDFG-500]
        : Input port 'pause_dr_i' is not used in module 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv' on line 60.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'cpu_rst_o' in module 'adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adbg_top.sv' on line 76, column 53.
        : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
Info    : Unused module input port. [CDFG-500]
        : Input port 'cpu_clk_i' is not used in module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/adv_dbg_if/rtl/adv_dbg_if.sv' on line 34.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'tdo_padoe_o' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_clk_i' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_addr_o[0]' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_data_o[0]' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_stall_o' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_stb_o' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_we_o' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'cpu_rst_o' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' inside module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' in file '../pulpino/rtl/core_region.sv' on line 572.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'core_master' is not used in module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'dbg_master' is not used in module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'data_slave' is not used in module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'debug' is not used in module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'instr_slave' is not used in module 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave'.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'ext_perf_counters_i' of instance 'CORE.RISCV_CORE' of module 'riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2' in file '../pulpino/rtl/core_region.sv' on line 222, column 5.
        : Use the 'hdl_unconnected_input_port_value' attribute to control treatment of unconnected input port during elaboration.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'cpu_clk_i' of instance 'adv_dbg_if_i' of module 'adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/rtl/core_region.sv' on line 572, column 3.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' from file '../pulpino/rtl/peripherals.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master' from file '../pulpino/rtl/axi_spi_slave_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/axi/axi_spi_slave/axi_spi_slave.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_rx' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_rx.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_tx' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_tx.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pulp_clock_inverter' from file '../pulpino/rtl/components/pulp_clock_inverter.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pulp_clock_mux2' from file '../pulpino/rtl/components/pulp_clock_mux2.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_controller_DUMMY_CYCLES32' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_cmd_parser' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_regs_REG_SIZE8' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_regs.sv'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'pad_mode_next' in module 'spi_slave_controller_DUMMY_CYCLES32' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 116.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mode_reg' in module 'spi_slave_controller_DUMMY_CYCLES32' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 334.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'data_reg' in module 'spi_slave_controller_DUMMY_CYCLES32' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 334.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ctrl_data_rx_ready' is not used in module 'spi_slave_controller_DUMMY_CYCLES32' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 39.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ctrl_data_tx_valid' is not used in module 'spi_slave_controller_DUMMY_CYCLES32' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_controller.sv' on line 41.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8' from file '../pulpino/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' from file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data' in module 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 38.
Info    : Constant relational expression. [CDFG-479]
        : The '<=' operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 48.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The boolean operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 48.
Info    : Constant relational expression. [CDFG-479]
        : The '<=' operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 51.
Info    : Constant relational expression. [CDFG-479]
        : The boolean operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 51.
Info    : Constant relational expression. [CDFG-479]
        : The '<=' operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 51.
Info    : Constant relational expression. [CDFG-479]
        : The boolean operation evaluates to 'true' in file '../pulpino/ips/axi/axi_slice_dc/dc_data_buffer.v' on line 51.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c' from file '../pulpino/ips/axi/axi_slice_dc/dc_token_ring.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_full_detector_BUFFER_DEPTH8' from file '../pulpino/ips/axi/axi_slice_dc/dc_full_detector.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_synchronizer_WIDTH1_RESET_VALUE1h0' from file '../pulpino/ips/axi/axi_slice_dc/dc_synchronizer.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8' from file '../pulpino/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003' from file '../pulpino/ips/axi/axi_slice_dc/dc_token_ring.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c' from file '../pulpino/ips/axi/axi_slice_dc/dc_synchronizer.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_resp' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 64.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_last' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 65.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_id' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 66.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_r_user' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 67.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_b_resp' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 72.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_b_id' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 73.
Info    : Unused module input port. [CDFG-500]
        : Input port 'axi_master_b_user' is not used in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' in file '../pulpino/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv' on line 74.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'spi_slave_syncro_AXI_ADDR_WIDTH32' from file '../pulpino/ips/axi/axi_spi_slave/spi_slave_syncro.sv'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'axi_master' is not used in module 'axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_axi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH4_APB_ADDR_WIDTH32_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_apb_master_APB_BUS_Master' from file '../pulpino/rtl/axi2apb_wrap.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32' from file '../pulpino/ips/axi/axi2apb/axi2apb32.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_aw_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_ar_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_r_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2' from file '../pulpino/ips/axi/axi_slice/axi_b_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Unused module input port. [CDFG-500]
        : Input port 'PSLVERR' is not used in module 'axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32' in file '../pulpino/ips/axi/axi2apb/axi2apb32.sv' on line 116.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'axi_slave' is not used in module 'axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH4_APB_ADDR_WIDTH32_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_apb_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_master' is not used in module 'axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH4_APB_ADDR_WIDTH32_axi_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_apb_master_APB_BUS_Master'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' from file '../pulpino/rtl/periph_bus_wrap.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_start_addr' in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 38.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_end_addr' in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 39.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' from file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'start_addr_i' in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 40.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'end_addr_i' in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 42.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'paddr' in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pwdata' in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 50.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'prdata' in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 51.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' from file '../pulpino/ips/apb/apb_node/apb_node.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'paddr_o' in module 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb_node/apb_node.sv' on line 43.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pwdata_o' in module 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb_node/apb_node.sv' on line 45.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'prdata_i' in module 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb_node/apb_node.sv' on line 46.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'START_ADDR_i' in module 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb_node/apb_node.sv' on line 51.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'END_ADDR_i' in module 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb_node/apb_node.sv' on line 54.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_slave' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'apb_slave_psel' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[8]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[7]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[6]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[5]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[4]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[3]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[2]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[1]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_masters[0]' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk_i' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 30.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_ni' is not used in module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/ips/apb/apb_node/apb_node_wrap.sv' on line 31.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'apb_slave' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'uart_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'gpio_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'timer_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'event_unit_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'soc_ctrl_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'debug_master' is not used in module 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master'.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'apb_masters[8]_prdata' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven input port during elaboration.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'apb_masters[8]_pready' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'apb_masters[8]_pslverr' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'apb_masters[7]_prdata' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'apb_masters[7]_pready' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'apb_masters[7]_pslverr' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'apb_masters[6]_prdata' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'apb_masters[6]_pready' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'apb_masters[6]_pslverr' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'start_addr_i[6]' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'start_addr_i[7]' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'start_addr_i[8]' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'end_addr_i[6]' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'end_addr_i[7]' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'end_addr_i[8]' of instance 'apb_node_wrap_i' of module 'apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_apb_slave_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Slave_apb_masters_APB_BUS_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_Master' in file '../pulpino/rtl/periph_bus_wrap.sv' on line 104, column 3.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_uart' from file '../pulpino/ips/apb/apb_uart/apb_uart.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'apb_uart'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_input_sync' from file '../pulpino/ips/apb/apb_uart/slib_input_sync.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_input_sync'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_input_filter_SIZE2' from file '../pulpino/ips/apb/apb_uart/slib_input_filter.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_input_filter'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_interrupt' from file '../pulpino/ips/apb/apb_uart/uart_interrupt.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'uart_interrupt'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_edge_detect' from file '../pulpino/ips/apb/apb_uart/slib_edge_detect.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_edge_detect'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'FE' of instance 'UART_IIC_THRE_ED' of module 'slib_edge_detect' inside module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 457.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'FE' of instance 'UART_PEDET' of module 'slib_edge_detect' inside module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 657.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'FE' of instance 'UART_FEDET' of module 'slib_edge_detect' inside module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 658.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'FE' of instance 'UART_BIDET' of module 'slib_edge_detect' inside module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 659.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_baudgen' from file '../pulpino/ips/apb/apb_uart/uart_baudgen.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'uart_baudgen'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_clock_div_RATIO8' from file '../pulpino/ips/apb/apb_uart/slib_clock_div.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_clock_div'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'FE' of instance 'UART_RCLK' of module 'slib_edge_detect' inside module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 760.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_fifo_WIDTH8_SIZE_E6' from file '../pulpino/ips/apb/apb_uart/slib_fifo.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_fifo'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'iFIFOMem' in module 'slib_fifo_WIDTH8_SIZE_E6' in file '../pulpino/ips/apb/apb_uart/slib_fifo.vhd' on line 57.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_fifo_WIDTH11_SIZE_E6' from file '../pulpino/ips/apb/apb_uart/slib_fifo.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_fifo'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'iFIFOMem' in module 'slib_fifo_WIDTH11_SIZE_E6' in file '../pulpino/ips/apb/apb_uart/slib_fifo.vhd' on line 57.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_transmitter' from file '../pulpino/ips/apb/apb_uart/uart_transmitter.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'uart_transmitter'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'CLEAR' is not used in module 'uart_transmitter' in file '../pulpino/ips/apb/apb_uart/uart_transmitter.vhd' on line 35.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_receiver' from file '../pulpino/ips/apb/apb_uart/uart_receiver.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'uart_receiver'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_counter_WIDTH4' from file '../pulpino/ips/apb/apb_uart/slib_counter.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_counter'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_mv_filter_WIDTH4_THRESHOLD10' from file '../pulpino/ips/apb/apb_uart/slib_mv_filter.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_mv_filter'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'slib_input_filter_SIZE4' from file '../pulpino/ips/apb/apb_uart/slib_input_filter.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'slib_input_filter'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'RXCLEAR' is not used in module 'uart_receiver' in file '../pulpino/ips/apb/apb_uart/uart_receiver.vhd' on line 34.
Info    : Unused module input port. [CDFG-500]
        : Input port 'STB' is not used in module 'uart_receiver' in file '../pulpino/ips/apb/apb_uart/uart_receiver.vhd' on line 36.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 880.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 919.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 1006.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'iFCR_DMAMode' in module 'apb_uart' in file '../pulpino/ips/apb/apb_uart/apb_uart.vhd' on line 510.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'OUT1N' of instance 'apb_uart_i' of module 'apb_uart' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 212.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'OUT2N' of instance 'apb_uart_i' of module 'apb_uart' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 212.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_gpio' from file '../pulpino/ips/apb/apb_gpio/apb_gpio.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'gpio_padcfg' in module 'apb_gpio' in file '../pulpino/ips/apb/apb_gpio/apb_gpio.sv' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'apb_gpio' in file '../pulpino/ips/apb/apb_gpio/apb_gpio.sv' on line 223.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_in' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_in_sync' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_dir' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[0]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[1]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[2]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[3]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[4]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[5]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[6]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[7]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[8]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[9]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[10]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[11]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[12]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[13]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[14]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[15]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[16]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[17]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[18]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[19]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[20]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[21]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[22]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[23]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[24]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[25]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[26]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[27]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[28]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[29]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[30]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'gpio_padcfg[31]' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'power_event' of instance 'apb_gpio_i' of module 'apb_gpio' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 270.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_timer' from file '../pulpino/ips/apb/apb_timer/apb_timer.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'prdata' in module 'apb_timer' in file '../pulpino/ips/apb/apb_timer/apb_timer.sv' on line 35.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timer' from file '../pulpino/ips/apb/apb_timer/timer.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_q' in module 'timer' in file '../pulpino/ips/apb/apb_timer/timer.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_n' in module 'timer' in file '../pulpino/ips/apb/apb_timer/timer.sv' on line 48.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_event_unit' from file '../pulpino/ips/apb/apb_event_unit/apb_event_unit.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'prdata' in module 'apb_event_unit' in file '../pulpino/ips/apb/apb_event_unit/apb_event_unit.sv' on line 49.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_service_unit_APB_ADDR_WIDTH12' from file '../pulpino/ips/apb/apb_event_unit/generic_service_unit.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_q' in module 'generic_service_unit_APB_ADDR_WIDTH12' in file '../pulpino/ips/apb/apb_event_unit/generic_service_unit.sv' on line 34.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_n' in module 'generic_service_unit_APB_ADDR_WIDTH12' in file '../pulpino/ips/apb/apb_event_unit/generic_service_unit.sv' on line 34.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'sleep_unit_APB_ADDR_WIDTH12' from file '../pulpino/ips/apb/apb_event_unit/sleep_unit.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_q' in module 'sleep_unit_APB_ADDR_WIDTH12' in file '../pulpino/ips/apb/apb_event_unit/sleep_unit.sv' on line 38.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regs_n' in module 'sleep_unit_APB_ADDR_WIDTH12' in file '../pulpino/ips/apb/apb_event_unit/sleep_unit.sv' on line 38.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'sleep_unit_APB_ADDR_WIDTH12' in file '../pulpino/ips/apb/apb_event_unit/sleep_unit.sv' on line 192.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb_pulpino_BOOT_ADDR32h00008000' from file '../pulpino/ips/apb/apb_pulpino/apb_pulpino.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pad_cfg_o' in module 'apb_pulpino_BOOT_ADDR32h00008000' in file '../pulpino/ips/apb/apb_pulpino/apb_pulpino.sv' on line 53.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pad_cfg_q' in module 'apb_pulpino_BOOT_ADDR32h00008000' in file '../pulpino/ips/apb/apb_pulpino/apb_pulpino.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'pad_cfg_n' in module 'apb_pulpino_BOOT_ADDR32h00008000' in file '../pulpino/ips/apb/apb_pulpino/apb_pulpino.sv' on line 63.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[0]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[1]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[2]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[3]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[4]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[5]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[6]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[7]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[8]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[9]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[10]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[11]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[12]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[13]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[14]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[15]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[16]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[17]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[18]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[19]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[20]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[21]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[22]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[23]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[24]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[25]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[26]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[27]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[28]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[29]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[30]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'pad_cfg_o[31]' of instance 'apb_pulpino_i' of module 'apb_pulpino_BOOT_ADDR32h00008000' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 382.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32' from file '../pulpino/ips/apb/apb2per/apb2per.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb2per/apb2per.sv' on line 86.
Info    : Unused module input port. [CDFG-500]
        : Input port 'per_master_r_opc_i' is not used in module 'apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32' in file '../pulpino/ips/apb/apb2per/apb2per.sv' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'per_master_be_o' of instance 'apb2per_debug_i' of module 'apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32' inside module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 413.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'axi_spi_master' is not used in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'debug' is not used in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave' is not used in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 's_spim_event' in module 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' in file '../pulpino/rtl/peripherals.sv' on line 344, column 87.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'gpio_in' of instance 'apb_gpio_i' of module 'apb_gpio' in file '../pulpino/rtl/peripherals.sv' on line 270, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'irq_i' of instance 'apb_event_unit_i' of module 'apb_event_unit' in file '../pulpino/rtl/peripherals.sv' on line 330, column 3.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'event_i' of instance 'apb_event_unit_i' of module 'apb_event_unit' in file '../pulpino/rtl/peripherals.sv' on line 330, column 3.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' from file '../pulpino/rtl/axi_node_intf_wrap.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'start_addr_i' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 34.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'end_addr_i' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 36.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 47.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 48.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_len' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 49.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_size' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 50.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_burst' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 51.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_cache' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 53.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_prot' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 54.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_region' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 55.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_aw_qos' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 62.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_len' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_size' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_burst' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 65.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_cache' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 67.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_prot' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 68.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_region' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 69.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 70.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_ar_qos' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 71.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_w_data' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 75.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_w_strb' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 76.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_w_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 78.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_b_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 82.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_b_resp' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 83.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_b_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 85.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_r_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 88.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_r_data' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 89.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_r_resp' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 90.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_master_r_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 92.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 97.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 98.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_len' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 99.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_size' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 100.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_burst' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 101.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_cache' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 103.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_prot' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 104.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_region' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 105.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 106.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_aw_qos' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 107.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 111.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 112.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_len' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 113.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_size' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 114.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_burst' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 115.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_cache' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 117.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_prot' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 118.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_region' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 119.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 120.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_ar_qos' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 121.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_w_data' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 125.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_w_strb' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 126.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_w_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 128.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_b_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 132.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_b_resp' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 133.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_b_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 135.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_r_id' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 138.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_r_data' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 139.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_r_resp' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 140.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_slave_r_user' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 142.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_start_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 147.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_end_addr' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 148.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_valid_rule' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 149.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 's_connectivity_map' in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master' in file '../pulpino/rtl/axi_node_intf_wrap.sv' on line 150.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' from file '../pulpino/ips/axi/axi_node/axi_node.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awid_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 74.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awaddr_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 75.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awlen_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 76.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awsize_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 77.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awburst_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 78.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awcache_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 80.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awprot_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 81.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awregion_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 82.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awuser_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 83.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_awqos_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 84.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_wdata_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 90.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_wstrb_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 91.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_wuser_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 93.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_bid_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 99.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_bresp_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 100.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_buser_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 102.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arid_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 109.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_araddr_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 110.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arlen_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 111.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arsize_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 112.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arburst_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 113.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arcache_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 115.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arprot_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 116.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arregion_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 117.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_aruser_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 118.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_arqos_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 119.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_rid_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 126.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_rdata_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 127.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_rresp_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 128.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'slave_ruser_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 130.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awid_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 143.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awaddr_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 144.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awlen_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 145.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awsize_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 146.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awburst_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 147.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awcache_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 149.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awprot_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 150.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awregion_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 151.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awuser_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 152.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_awqos_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 153.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_wdata_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 159.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_wstrb_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 160.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_wuser_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 162.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_bid_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 168.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_bresp_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 169.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_buser_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 170.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arid_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 178.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_araddr_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 179.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arlen_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 180.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arsize_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 181.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arburst_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 182.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arcache_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 184.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arprot_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 185.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arregion_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 186.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_aruser_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 187.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_arqos_o' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 188.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_rid_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 195.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_rdata_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 196.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_rresp_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 197.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'master_ruser_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 199.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cfg_START_ADDR_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 240.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cfg_END_ADDR_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 241.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cfg_valid_rule_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 242.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'cfg_connectivity_map_i' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 244.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arvalid_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 250.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arready_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 251.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arvalid_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 252.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arready_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 253.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awvalid_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 256.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awready_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 257.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awvalid_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 258.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awready_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 259.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wvalid_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 262.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wready_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 263.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wvalid_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 264.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wready_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 265.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bvalid_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 268.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bready_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 269.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bvalid_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 270.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bready_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 271.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rvalid_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 274.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rready_int' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 275.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rvalid_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 276.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rready_int_reverse' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 277.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'START_ADDR' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 282.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'END_ADDR' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 283.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'valid_rule' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 284.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'connectivity_map' in module 'axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_node.sv' on line 285.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_request_block.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awid_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 67.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awaddr_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 68.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awlen_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 69.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awsize_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 70.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awburst_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 71.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awcache_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 73.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awprot_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 74.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awregion_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 75.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awuser_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 76.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awqos_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 77.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wdata_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 83.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wstrb_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 84.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wuser_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 86.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arid_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 93.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'araddr_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 94.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arlen_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 95.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arsize_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 96.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arburst_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 97.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arcache_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 99.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arprot_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 100.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arregion_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 101.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'aruser_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 102.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arqos_i' in module 'axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_request_block.sv' on line 103.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arid_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'araddr_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arlen_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arsize_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 59.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arburst_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arcache_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 62.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arprot_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arregion_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'aruser_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 65.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'arqos_i' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 66.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'AUX_VECTOR_IN' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 90.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ID_in' in module 'axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AR_allocator.sv' on line 93.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' from file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_i' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_i' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 85.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 86.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 117.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 118.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 190.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_req_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 191.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 192.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_gnt_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 193.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5' from file '../pulpino/ips/axi/axi_node/axi_FanInPrimitive_Req.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_RR_Flag_Req_MAX_COUNT3_WIDTH2' from file '../pulpino/ips/axi/axi_node/axi_RR_Flag_Req.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awid_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 56.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awaddr_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awlen_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awsize_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 59.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awburst_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awcache_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 62.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awprot_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awregion_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awuser_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 65.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'awqos_i' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 66.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'AUX_VECTOR_IN' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 98.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ID_in' in module 'axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_AW_allocator.sv' on line 101.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' from file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wdata_i' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' in file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wstrb_i' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' in file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'wuser_i' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' in file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'AUX_VECTOR_IN' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' in file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv' on line 95.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32' in file '../pulpino/ips/axi/axi_node/axi_DW_allocator.sv' on line 168.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_multiplexer_DATA_WIDTH38_N_IN3' from file '../pulpino/ips/axi/axi_node/axi_multiplexer.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'IN_DATA' in module 'axi_multiplexer_DATA_WIDTH38_N_IN3' in file '../pulpino/ips/axi/axi_node/axi_multiplexer.sv' on line 49.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_address_decoder_BW.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_address_decoder_BR.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' from file '../pulpino/ips/axi/axi_node/axi_response_block.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rid_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 62.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 63.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rresp_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ruser_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 66.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bid_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 71.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bresp_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 72.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'buser_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 73.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'START_ADDR_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 123.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'END_ADDR_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 124.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'enable_region_i' in module 'axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_response_block.sv' on line 125.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bid_i' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv' on line 59.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bresp_i' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'buser_i' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'AUX_VECTOR_IN' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv' on line 87.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'bid_int' in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BW_allocator.sv' on line 89.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' from file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_i' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_i' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 85.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 86.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 117.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 118.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 190.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_req_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 191.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 192.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_gnt_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 193.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2' from file '../pulpino/ips/axi/axi_node/axi_FanInPrimitive_Req.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' from file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rid_i' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rdata_i' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rresp_i' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 62.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ruser_i' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'AUX_VECTOR_IN' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 99.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rid_int' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 101.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' in file '../pulpino/ips/axi/axi_node/axi_BR_allocator.sv' on line 208.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' from file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_i' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 57.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_i' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 58.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 85.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 86.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_AUX_int' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 117.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dummy_ID_int' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 118.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_AUX_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 190.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_req_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 191.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_ID_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 192.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'data_gnt_LEVEL' in module 'axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3' in file '../pulpino/ips/axi/axi_node/axi_ArbitrationTree.sv' on line 193.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2' from file '../pulpino/ips/axi/axi_node/axi_FanInPrimitive_Req.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' from file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'START_ADDR_i' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 59.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'END_ADDR_i' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 60.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'enable_region_i' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 61.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'match_region_int' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 76.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'match_region_rev' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 77.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 172.
Info    : Unused module input port. [CDFG-500]
        : Input port 'full_counter_i' is not used in module 'axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AR.sv' on line 66.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' from file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'START_ADDR_i' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 64.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'END_ADDR_i' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 65.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'enable_region_i' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 66.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'match_region_int' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 85.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'match_region_rev' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 86.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 202.
Info    : Unused module input port. [CDFG-500]
        : Input port 'full_counter_i' is not used in module 'axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1' in file '../pulpino/ips/axi/axi_node/axi_address_decoder_AW.sv' on line 71.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8' from file '../pulpino/ips/axi/axi_node/axi_address_decoder_DW.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' from file '../pulpino/rtl/components/generic_fifo.sv'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'FIFO_REGISTERS' in module 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' in file '../pulpino/rtl/components/generic_fifo.sv' on line 42.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave[2]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave[1]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'slave[0]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'master[2]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'master[1]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'master[0]' is not used in module 'axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Slave_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Master'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'pulpino_top'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Applying wireload models.
        Computing net loads.
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)             188 
Unloaded Combinational Pin(s)            0 
Assigns                              11729 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     1 
Undriven hierarchical pin(s)           375 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                    42 
Constant hierarchical Pin(s)         24201 
Preserved leaf instance(s)              32 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 

  Done Checking the design.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           May 09 2024  04:29:38 pm
  Module:                 pulpino_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHDL100909 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/pulpino_top/instances_hier/axi_interconnect_i/instances_hier/axi_node_i/instances_hier/_REQ_BLOCK_GEN[0].REQ_BLOCK/instances_hier/AR_ALLOCATOR/instances_hier/AW_ARB_TREE/instances_hier/RR_REQ/instances_seq/RR_FLAG_o_reg[0]/pins_in/clk
/designs/pulpino_top/instances_hier/axi_interconnect_i/instances_hier/axi_node_i/instances_hier/_REQ_BLOCK_GEN[0].REQ_BLOCK/instances_hier/AR_ALLOCATOR/instances_hier/AW_ARB_TREE/instances_hier/RR_REQ/instances_seq/RR_FLAG_o_reg[1]/pins_in/clk
/designs/pulpino_top/instances_hier/axi_interconnect_i/instances_hier/axi_node_i/instances_hier/_REQ_BLOCK_GEN[0].REQ_BLOCK/instances_hier/AW_ALLOCATOR/instances_hier/AW_ARB_TREE/instances_hier/RR_REQ/instances_seq/RR_FLAG_o_reg[0]/pins_in/clk
  ... 10353 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/pulpino_top/ports_in/clk
/designs/pulpino_top/ports_in/fetch_enable_i
/designs/pulpino_top/ports_in/rst_n
  ... 14 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/pulpino_top/ports_out/gpio_out
/designs/pulpino_top/ports_out/spi_mode_o[0]
/designs/pulpino_top/ports_out/spi_mode_o[1]
  ... 8 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/pulpino_top/ports_in/clk
/designs/pulpino_top/ports_in/fetch_enable_i
/designs/pulpino_top/ports_in/rst_n
  ... 14 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/pulpino_top/ports_out/gpio_out
/designs/pulpino_top/ports_out/spi_mode_o[0]
/designs/pulpino_top/ports_out/spi_mode_o[1]
  ... 8 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                 10356
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          17
 Outputs without clocked external delays                         11
 Inputs without external driver/transition                       17
 Outputs without external load                                   11
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:      10412




 TIMING CONSTRAINTS 



Sourcing '..//synthesis/scripts/create_clock.tcl' (Thu May 09 16:29:38 +0200 2024)...
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'clk'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
  Setting attribute of port 'clk': 'clock_network_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of port 'clk': 'clock_source_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of port 'clk': 'clock_setup_uncertainty' = 500.0 500.0
  Setting attribute of port 'clk': 'clock_hold_uncertainty' = 500.0 500.0
  Setting attribute of clock 'clk': 'slew_rise' = 200.0
  Setting attribute of clock 'clk': 'slew_fall' = 200.0
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'spi_clk_i'.
  Setting attribute of port 'spi_clk_i': 'clock_network_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of port 'spi_clk_i': 'clock_source_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of port 'spi_clk_i': 'clock_setup_uncertainty' = 500.0 500.0
  Setting attribute of port 'spi_clk_i': 'clock_hold_uncertainty' = 500.0 500.0
  Setting attribute of clock 'spi_clk_i': 'slew_rise' = 200.0
  Setting attribute of clock 'spi_clk_i': 'slew_fall' = 200.0
  Replacing existing external delay 'in_con'.
  Replacing existing external delay 'out_con'.
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'tck_i'.
  Setting attribute of port 'tck_i': 'clock_network_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of port 'tck_i': 'clock_source_late_latency' = 500.0 500.0 500.0 500.0
  Setting attribute of port 'tck_i': 'clock_setup_uncertainty' = 500.0 500.0
  Setting attribute of port 'tck_i': 'clock_hold_uncertainty' = 500.0 500.0
  Setting attribute of clock 'tck_i': 'slew_rise' = 200.0
  Setting attribute of clock 'tck_i': 'slew_fall' = 200.0
  Replacing existing external delay 'in_con'.
  Replacing existing external delay 'out_con'.



 SYN_GENERIC 



Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[0][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[1][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_operands_ex_o_reg[2][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_waddr_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[0][31]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpp][0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpp][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[upie]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[uie]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'core_region_i/CORE.RISCV_CORE/cs_registers_i/priv_lvl_q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'core_region_i/CORE.RISCV_CORE/cs_registers_i/priv_lvl_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[64]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_csff_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_bp_tck_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/fpu_op_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/fpu_op_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/fpu_op_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/fpu_op_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_type_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_type_ex_o_reg[-1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_op_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_lat_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_lat_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/data_reg_offset_ex_o_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/data_reg_offset_ex_o_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][36]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][36]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][38]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][38]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][39]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][39]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][40]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][40]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][41]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][41]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][42]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][42]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][43]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][43]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][44]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][44]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][53]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][53]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][54]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][54]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][55]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][55]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][56]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][56]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][57]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][57]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][58]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][58]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][59]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][60]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][60]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][61]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][61]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][62]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][62]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][63]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][36]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][36]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][38]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][38]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][39]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][39]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][40]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][40]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][41]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][41]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][42]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][42]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][43]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][43]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][44]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][44]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][53]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][53]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][54]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][54]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][55]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][55]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][56]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][56]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][57]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][57]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][58]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][58]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][59]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][59]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][60]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][60]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][61]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][61]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][62]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][62]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][63]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][63]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_user_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_id_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/error_user_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/error_id_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_user_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_id_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_id_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_user_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_id_S_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_id_S_reg[1]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 46817
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 542 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/error_id_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/error_id_S_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/error_user_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_id_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_id_S_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/error_user_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_id_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_id_S_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/error_user_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_id_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_id_S_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/error_user_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/error_id_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/error_id_S_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/error_user_S_reg[0]', 
'core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpp][0]', 
'core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpp][1]', 
'core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[uie]', 
'core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[upie]', 
'core_region_i/CORE.RISCV_CORE/cs_registers_i/priv_lvl_q_reg[0]', 
'core_region_i/CORE.RISCV_CORE/cs_registers_i/priv_lvl_q_reg[1]', 
'core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[0]', 
'core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[1]', 
'core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[14]', 
'core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[5]', 
'core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[5]', 
'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[0]', 
'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_flags_ex_o_reg[1]', 
'core_region_i/CORE.RISC
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 85821
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1058 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_80_29', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_gnt1_o_76_14', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/mux_RR_FLAG_o_63_18', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_80_29', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_gnt1_o_76_14', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/mux_RR_FLAG_o_63_18', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_CS_83_17', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[0]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[1]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[2]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[3]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[4]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[5]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[6]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[7]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_Pop_Pointer_CS_83_17', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_Push_Pointer_CS_83_17', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/mux_CS_147_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_80_29', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_gnt1_o_76_14', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/mux_RR_FLAG_o_63_18', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_80_29', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_gnt1_o_76_14', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/mux_RR_FLAG_o_63_18', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_CS_83_17', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[0]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[1]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[2]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[3]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[4]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[5]_238_16', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/mux_FIFO_REGISTERS[6]_238_16', 
'axi_interconnect_i/axi_
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'pulpino_top' to generic gates using 'medium' effort.
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'tx_counter_reg[0]' and 'tx_counter_reg[1]' in 'spi_slave_controller_DUMMY_CYCLES32' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'tx_counter_reg[0]' and 'tx_counter_reg[2]' in 'spi_slave_controller_DUMMY_CYCLES32' have been merged.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'pulpino_top' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 3 carry-save groups in module 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'adbg_or1k_module_NB_CORES1' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'adbg_or1k_module_NB_CORES1'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 3 carry-save groups in module 'adbg_or1k_module_NB_CORES1'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'alu_popcnt' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'alu_popcnt'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'alu_popcnt'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'apb_uart' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'apb_uart'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 3 carry-save groups in module 'apb_uart'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 3 carry-save groups in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 3 carry-save groups in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 3 carry-save groups in module 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_RR_Flag_Req_MAX_COUNT3_WIDTH2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_RR_Flag_Req_MAX_COUNT3_WIDTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_RR_Flag_Req_MAX_COUNT3_WIDTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'generic_fifo_DATA_WIDTH7_DATA_DEPTH4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_alu_SHARED_INT_DIV0_FPU0' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_alu_SHARED_INT_DIV0_FPU0'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'riscv_alu_SHARED_INT_DIV0_FPU0'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_alu_div' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_alu_div'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_alu_div'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_hwloop_regs_N_REGS2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_hwloop_regs_N_REGS2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'riscv_hwloop_regs_N_REGS2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_load_store_unit' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_load_store_unit'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'riscv_load_store_unit'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'riscv_mult_SHARED_DSP_MULT0' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'riscv_mult_SHARED_DSP_MULT0'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'riscv_mult_SHARED_DSP_MULT0'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_clock_div_RATIO8' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_clock_div_RATIO8'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_clock_div_RATIO8'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_counter_WIDTH4' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_counter_WIDTH4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'slib_counter_WIDTH4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_fifo_WIDTH11_SIZE_E6' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_fifo_WIDTH11_SIZE_E6'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'slib_fifo_WIDTH11_SIZE_E6'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_fifo_WIDTH8_SIZE_E6' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_fifo_WIDTH8_SIZE_E6'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'slib_fifo_WIDTH8_SIZE_E6'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_input_filter_SIZE2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_input_filter_SIZE2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'slib_input_filter_SIZE2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_input_filter_SIZE4' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_input_filter_SIZE4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'slib_input_filter_SIZE4'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'slib_mv_filter_WIDTH4_THRESHOLD10' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'slib_mv_filter_WIDTH4_THRESHOLD10'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'slib_mv_filter_WIDTH4_THRESHOLD10'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'spi_slave_rx' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'spi_slave_rx'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'spi_slave_rx'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'spi_slave_tx' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'spi_slave_tx'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'spi_slave_tx'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'timer' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'timer'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 3 carry-save groups in module 'timer'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'uart_baudgen' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'uart_baudgen'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'uart_baudgen'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'uart_receiver' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'uart_receiver'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'uart_receiver'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'pulpino_top'.
      Removing temporary intermediate hierarchies under pulpino_top
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 93733
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 915 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_id_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_id_S_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_user_S_reg[0]', 
'core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_fp_sel_q_reg', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][52]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][52]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][52]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][52]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][35]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][36]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][37]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][35]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][36]', 
'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][37]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[13]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[14]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[0]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[1]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RUSER_REG_reg[0]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][33]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][34]', 
'core_region_
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 17 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/mux_data_ID_o_98_18', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/mux_rid_o_208_8', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/mux_rlast_o_208_8', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/mux_rlast_o_299_12', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/mux_rresp_o_208_8', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/mux_ruser_o_208_8', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/mux_data_ID_o_98_18', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/mux_data_ID_o_98_18', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/mux_data_ID_o_98_18', 
'core_region_i/CORE.RISCV_CORE/debug_unit_i/mux_regfile_fp_sel_n_143_9', 
'core_region_i/CORE.RISCV_CORE/debug_unit_i/mux_regfile_fp_sel_n_144_11', 
'core_region_i/CORE.RISCV_CORE/load_store_unit_i/final_adder_add_463_64'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'peripherals_i/apb_uart_i/UART_RX/RX_BRC/dec_sub_63_42_62'.
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost localhost localhost   
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 6.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '30380' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '30547' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '30548' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '30549' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '30550' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '30551' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 6 out of 6 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: riscv_register_file_ADDR_WIDTH6_FPU0 riscv_alu_SHARED_INT_DIV0_FPU0 riscv_fetch_fifo riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 apb_gpio apb_pulpino_BOOT_ADDR32h00008000 riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0 adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2 riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6 slib_fifo_WIDTH11_SIZE_E6 generic_service_unit_APB_ADDR_WIDTH12 slib_fifo_WIDTH8_SIZE_E6 riscv_alu_div riscv_load_store_unit timer riscv_prefetch_buffer adbg_or1k_module_NB_CORES1 apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32 riscv_debug_unit adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2 apb_uart riscv_controller_FPU0 spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2 riscv_hwloop_regs_N_REGS2 dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8 spi_slave_controller_DUMMY_CYCLES32 riscv_compressed_decoder_FPU0 axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16 axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15 adbg_tap_top generic_fifo_DATA_WIDTH38_DATA_DEPTH4 riscv_mult_SHARED_DSP_MULT0 generic_fifo_DATA_WIDTH40_DATA_DEPTH4 riscv_hwloop_controller_N_REGS2 axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2 riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0 sleep_unit_APB_ADDR_WIDTH12 generic_fifo_DATA_WIDTH66_DATA_DEPTH4 spi_slave_tx axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2 axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16 axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15 uart_receiver core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave adbg_or1k_biu_NB_CORES1 spi_slave_rx generic_fifo_DATA_WIDTH38_DATA_DEPTH2 generic_fifo_DATA_WIDTH40_DATA_DEPTH2 generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2 generic_fifo_DATA_WIDTH64_DATA_DEPTH2 generic_fifo_DATA_WIDTH66_DATA_DEPTH2 adbg_crc32 riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 generic_fifo_DATA_WIDTH5_DATA_DEPTH8 alu_ff core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2 apb_event_unit generic_fifo_DATA_WIDTH3_DATA_DEPTH8
          Sending 'riscv_register_file_ADDR_WIDTH6_FPU0' to server 'localhost_1_3'...
            Sent 'riscv_register_file_ADDR_WIDTH6_FPU0' to server 'localhost_1_3'.
          Sending 'riscv_alu_SHARED_INT_DIV0_FPU0' to server 'localhost_1_4'...
            Sent 'riscv_alu_SHARED_INT_DIV0_FPU0' to server 'localhost_1_4'.
          Sending 'riscv_fetch_fifo' to server 'localhost_1_5'...
            Sent 'riscv_fetch_fifo' to server 'localhost_1_5'.
          Sending 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' to server 'localhost_1_0'...
            Sent 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' to server 'localhost_1_0'.
          Sending 'apb_gpio' to server 'localhost_1_1'...
            Sent 'apb_gpio' to server 'localhost_1_1'.
          Sending 'apb_pulpino_BOOT_ADDR32h00008000' to server 'localhost_1_2'...
            Sent 'apb_pulpino_BOOT_ADDR32h00008000' to server 'localhost_1_2'.
          Received 'apb_pulpino_BOOT_ADDR32h00008000' from server 'localhost_1_2'. (997 ms elapsed)
          Sending 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' to server 'localhost_1_2'...
            Sent 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' to server 'localhost_1_2'.
          Received 'riscv_register_file_ADDR_WIDTH6_FPU0' from server 'localhost_1_3'. (2245 ms elapsed)
          Sending 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_3'...
            Sent 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_3'.
          Received 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' from server 'localhost_1_2'. (957 ms elapsed)
          Sending 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6' to server 'localhost_1_2'...
            Sent 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6' to server 'localhost_1_2'.
          Received 'apb_gpio' from server 'localhost_1_1'. (2036 ms elapsed)
          Sending 'slib_fifo_WIDTH11_SIZE_E6' to server 'localhost_1_1'...
            Sent 'slib_fifo_WIDTH11_SIZE_E6' to server 'localhost_1_1'.
          Received 'riscv_fetch_fifo' from server 'localhost_1_5'. (2237 ms elapsed)
          Sending 'generic_service_unit_APB_ADDR_WIDTH12' to server 'localhost_1_5'...
            Sent 'generic_service_unit_APB_ADDR_WIDTH12' to server 'localhost_1_5'.
          Received 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6' from server 'localhost_1_2'. (206 ms elapsed)
          Sending 'slib_fifo_WIDTH8_SIZE_E6' to server 'localhost_1_2'...
            Sent 'slib_fifo_WIDTH8_SIZE_E6' to server 'localhost_1_2'.
          Received 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from server 'localhost_1_0'. (2386 ms elapsed)
          Sending 'riscv_alu_div' to server 'localhost_1_0'...
            Sent 'riscv_alu_div' to server 'localhost_1_0'.
          Received 'generic_service_unit_APB_ADDR_WIDTH12' from server 'localhost_1_5'. (238 ms elapsed)
          Sending 'riscv_load_store_unit' to server 'localhost_1_5'...
            Sent 'riscv_load_store_unit' to server 'localhost_1_5'.
          Received 'slib_fifo_WIDTH8_SIZE_E6' from server 'localhost_1_2'. (177 ms elapsed)
          Sending 'timer' to server 'localhost_1_2'...
            Sent 'timer' to server 'localhost_1_2'.
          Received 'slib_fifo_WIDTH11_SIZE_E6' from server 'localhost_1_1'. (461 ms elapsed)
          Sending 'riscv_prefetch_buffer' to server 'localhost_1_1'...
            Sent 'riscv_prefetch_buffer' to server 'localhost_1_1'.
          Received 'riscv_load_store_unit' from server 'localhost_1_5'. (421 ms elapsed)
          Sending 'adbg_or1k_module_NB_CORES1' to server 'localhost_1_5'...
            Sent 'adbg_or1k_module_NB_CORES1' to server 'localhost_1_5'.
          Received 'timer' from server 'localhost_1_2'. (456 ms elapsed)
          Sending 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' to server 'localhost_1_2'...
            Sent 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' to server 'localhost_1_2'.
          Received 'riscv_alu_SHARED_INT_DIV0_FPU0' from server 'localhost_1_4'. (3126 ms elapsed)
          Sending 'riscv_debug_unit' to server 'localhost_1_4'...
            Sent 'riscv_debug_unit' to server 'localhost_1_4'.
          Received 'apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32' from server 'localhost_1_2'. (317 ms elapsed)
          Sending 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_2'...
            Sent 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_2'.
          Received 'adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from server 'localhost_1_3'. (1224 ms elapsed)
          Sending 'apb_uart' to server 'localhost_1_3'...
            Sent 'apb_uart' to server 'localhost_1_3'.
          Received 'riscv_alu_div' from server 'localhost_1_0'. (1031 ms elapsed)
          Sending 'riscv_controller_FPU0' to server 'localhost_1_0'...
            Sent 'riscv_controller_FPU0' to server 'localhost_1_0'.
          Received 'adbg_or1k_module_NB_CORES1' from server 'localhost_1_5'. (654 ms elapsed)
          Sending 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_5'...
            Sent 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' to server 'localhost_1_5'.
          Received 'riscv_prefetch_buffer' from server 'localhost_1_1'. (922 ms elapsed)
          Sending 'riscv_hwloop_regs_N_REGS2' to server 'localhost_1_1'...
            Sent 'riscv_hwloop_regs_N_REGS2' to server 'localhost_1_1'.
          Received 'spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from server 'localhost_1_5'. (117 ms elapsed)
          Sending 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' to server 'localhost_1_5'...
            Sent 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' to server 'localhost_1_5'.
          Received 'apb_uart' from server 'localhost_1_3'. (229 ms elapsed)
          Sending 'spi_slave_controller_DUMMY_CYCLES32' to server 'localhost_1_3'...
            Sent 'spi_slave_controller_DUMMY_CYCLES32' to server 'localhost_1_3'.
          Received 'adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2' from server 'localhost_1_2'. (395 ms elapsed)
          Sending 'riscv_compressed_decoder_FPU0' to server 'localhost_1_2'...
            Sent 'riscv_compressed_decoder_FPU0' to server 'localhost_1_2'.
          Received 'riscv_debug_unit' from server 'localhost_1_4'. (434 ms elapsed)
          Sending 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' to server 'localhost_1_4'...
            Sent 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' to server 'localhost_1_4'.
          Received 'dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8' from server 'localhost_1_5'. (112 ms elapsed)
          Sending 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' to server 'localhost_1_5'...
            Sent 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' to server 'localhost_1_5'.
          Received 'riscv_hwloop_regs_N_REGS2' from server 'localhost_1_1'. (176 ms elapsed)
          Sending 'adbg_tap_top' to server 'localhost_1_1'...
            Sent 'adbg_tap_top' to server 'localhost_1_1'.
          Received 'spi_slave_controller_DUMMY_CYCLES32' from server 'localhost_1_3'. (125 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' to server 'localhost_1_3'...
            Sent 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' to server 'localhost_1_3'.
          Received 'riscv_compressed_decoder_FPU0' from server 'localhost_1_2'. (173 ms elapsed)
          Sending 'riscv_mult_SHARED_DSP_MULT0' to server 'localhost_1_2'...
            Sent 'riscv_mult_SHARED_DSP_MULT0' to server 'localhost_1_2'.
          Received 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' from server 'localhost_1_4'. (138 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' to server 'localhost_1_4'...
            Sent 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' to server 'localhost_1_4'.
          Received 'generic_fifo_DATA_WIDTH38_DATA_DEPTH4' from server 'localhost_1_3'. (130 ms elapsed)
          Sending 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_3'...
            Sent 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_3'.
          Received 'riscv_controller_FPU0' from server 'localhost_1_0'. (426 ms elapsed)
          Sending 'axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32' to server 'localhost_1_0'...
            Sent 'axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32' to server 'localhost_1_0'.
          Received 'generic_fifo_DATA_WIDTH40_DATA_DEPTH4' from server 'localhost_1_4'. (141 ms elapsed)
          Sending 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' to server 'localhost_1_4'...
            Sent 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' to server 'localhost_1_4'.
          Received 'riscv_mult_SHARED_DSP_MULT0' from server 'localhost_1_2'. (175 ms elapsed)
          Sending 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' to server 'localhost_1_2'...
            Sent 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' to server 'localhost_1_2'.
          Received 'adbg_tap_top' from server 'localhost_1_1'. (281 ms elapsed)
          Sending 'sleep_unit_APB_ADDR_WIDTH12' to server 'localhost_1_1'...
            Sent 'sleep_unit_APB_ADDR_WIDTH12' to server 'localhost_1_1'.
          Received 'axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' from server 'localhost_1_5'. (306 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' to server 'localhost_1_5'...
            Sent 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' to server 'localhost_1_5'.
          Received 'sleep_unit_APB_ADDR_WIDTH12' from server 'localhost_1_1'. (72 ms elapsed)
          Sending 'spi_slave_tx' to server 'localhost_1_1'...
            Sent 'spi_slave_tx' to server 'localhost_1_1'.
          Received 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' from server 'localhost_1_4'. (128 ms elapsed)
          Sending 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' to server 'localhost_1_4'...
            Sent 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' to server 'localhost_1_4'.
          Received 'axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32' from server 'localhost_1_0'. (157 ms elapsed)
          Sending 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' to server 'localhost_1_0'...
            Sent 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' to server 'localhost_1_0'.
          Received 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' from server 'localhost_1_2'. (148 ms elapsed)
          Sending 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' to server 'localhost_1_2'...
            Sent 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' to server 'localhost_1_2'.
          Received 'spi_slave_tx' from server 'localhost_1_1'. (94 ms elapsed)
          Sending 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' to server 'localhost_1_1'...
            Sent 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' to server 'localhost_1_1'.
          Received 'generic_fifo_DATA_WIDTH66_DATA_DEPTH4' from server 'localhost_1_5'. (118 ms elapsed)
          Sending 'uart_receiver' to server 'localhost_1_5'...
            Sent 'uart_receiver' to server 'localhost_1_5'.
          Received 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' from server 'localhost_1_0'. (82 ms elapsed)
          Sending 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' to server 'localhost_1_0'...
            Sent 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' to server 'localhost_1_0'.
          Received 'axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' from server 'localhost_1_4'. (156 ms elapsed)
          Sending 'adbg_or1k_biu_NB_CORES1' to server 'localhost_1_4'...
            Sent 'adbg_or1k_biu_NB_CORES1' to server 'localhost_1_4'.
          Received 'riscv_hwloop_controller_N_REGS2' from server 'localhost_1_3'. (391 ms elapsed)
          Sending 'spi_slave_rx' to server 'localhost_1_3'...
            Sent 'spi_slave_rx' to server 'localhost_1_3'.
          Received 'adbg_or1k_biu_NB_CORES1' from server 'localhost_1_4'. (100 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' to server 'localhost_1_4'...
            Sent 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' to server 'localhost_1_4'.
          Received 'core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave' from server 'localhost_1_0'. (173 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' to server 'localhost_1_0'...
            Sent 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' to server 'localhost_1_0'.
          Received 'uart_receiver' from server 'localhost_1_5'. (193 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2' to server 'localhost_1_5'...
            Sent 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2' to server 'localhost_1_5'.
          Received 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' from server 'localhost_1_1'. (212 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' to server 'localhost_1_1'...
            Sent 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' to server 'localhost_1_1'.
          Received 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' from server 'localhost_1_2'. (260 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' to server 'localhost_1_2'...
            Sent 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' to server 'localhost_1_2'.
          Received 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2' from server 'localhost_1_5'. (65 ms elapsed)
          Sending 'adbg_crc32' to server 'localhost_1_5'...
            Sent 'adbg_crc32' to server 'localhost_1_5'.
          Received 'spi_slave_rx' from server 'localhost_1_3'. (122 ms elapsed)
          Sending 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' to server 'localhost_1_3'...
            Sent 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' to server 'localhost_1_3'.
          Received 'generic_fifo_DATA_WIDTH40_DATA_DEPTH2' from server 'localhost_1_0'. (138 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' to server 'localhost_1_0'...
            Sent 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' to server 'localhost_1_0'.
          Received 'generic_fifo_DATA_WIDTH38_DATA_DEPTH2' from server 'localhost_1_4'. (154 ms elapsed)
          Sending 'alu_ff' to server 'localhost_1_4'...
            Sent 'alu_ff' to server 'localhost_1_4'.
          Received 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' from server 'localhost_1_3'. (78 ms elapsed)
          Sending 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' to server 'localhost_1_3'...
            Sent 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' to server 'localhost_1_3'.
          Received 'adbg_crc32' from server 'localhost_1_5'. (104 ms elapsed)
          Sending 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' to server 'localhost_1_5'...
            Sent 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' to server 'localhost_1_5'.
          Received 'generic_fifo_DATA_WIDTH66_DATA_DEPTH2' from server 'localhost_1_2'. (120 ms elapsed)
          Sending 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' to server 'localhost_1_2'...
            Sent 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' to server 'localhost_1_2'.
          Received 'generic_fifo_DATA_WIDTH64_DATA_DEPTH2' from server 'localhost_1_1'. (174 ms elapsed)
          Sending 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' to server 'localhost_1_1'...
            Sent 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' to server 'localhost_1_1'.
          Received 'alu_ff' from server 'localhost_1_4'. (60 ms elapsed)
          Sending 'apb_event_unit' to server 'localhost_1_4'...
            Sent 'apb_event_unit' to server 'localhost_1_4'.
          Received 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2' from server 'localhost_1_2'. (44 ms elapsed)
          Sending 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' to server 'localhost_1_2'...
            Sent 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' to server 'localhost_1_2'.
          Received 'core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345' from server 'localhost_1_3'. (100 ms elapsed)
          Received 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1' from server 'localhost_1_5'. (114 ms elapsed)
          Received 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' from server 'localhost_1_0'. (156 ms elapsed)
          Received 'apb_event_unit' from server 'localhost_1_4'. (106 ms elapsed)
          Received 'axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2' from server 'localhost_1_1'. (113 ms elapsed)
          Received 'generic_fifo_DATA_WIDTH3_DATA_DEPTH8' from server 'localhost_1_2'. (129 ms elapsed)
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 8.61 sec
          foreground process active time          : 3.58 sec
          background processes total active time  : 27.51 sec
          approximate speedup                     : 3.61X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------
                            Stats from servers
          servers : localhost_1_1 localhost_1_5 localhost_1_2 localhost_1_3 localhost_1_0 localhost_1_4
          memory_usage (Mb) : 597.71 595.71 586.71 609.71 590.71 586.70
          peak_memory (Mb) : 597.71 595.71 586.71 609.71 613.19 586.70
          Super-thread foreground server peak memory usage (Mb):938.48
          Super-thread maximum total peak memory usage (Mb)    :4528.21
        ------------------------------------------------------------
        Applying wireload models.
        Computing net loads.
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 83
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 62
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'pulpino_top' to generic gates.
        Applying wireload models.
        Computing net loads.



 SYN_MAP 



Info    : Mapping. [SYNTH-4]
        : Mapping 'pulpino_top' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 691 combo usable cells and 162 sequential usable cells
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 691 combo usable cells and 162 sequential usable cells
      Mapping 'pulpino_top'...
        Preparing the circuit
          Pruning unused logic
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_sec_q_reg'.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[5]'. The constant is '0'.
        : The instance attribute 'optimize_constant_feedback_seq' controls this optimization. The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'. The assigned constant might conflict with the simulation and/or verification setup.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[5]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[31]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[30]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[29]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[28]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[27]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[26]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[25]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[24]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[23]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[22]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/data_out_reg_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[5]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[5]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_en_ex_o_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[63]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_en_ex_o_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[63]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[62]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[62]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[31]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[31]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[61]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[61]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[30]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[30]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[60]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[60]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[29]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[29]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[59]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[59]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[28]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[28]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[58]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[58]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[27]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[27]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[57]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[57]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[26]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[26]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[56]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[56]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[25]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[25]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[55]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[55]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[24]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[24]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[54]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[54]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[23]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[23]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[53]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[53]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[22]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[22]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[52]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[52]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[21]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[21]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[51]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[51]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[20]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[20]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[50]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[50]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[19]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[19]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[49]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[49]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[18]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[18]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[48]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[48]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[17]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[17]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[47]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[47]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[16]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[16]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[46]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[46]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[15]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[15]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[45]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[45]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[14]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[14]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[44]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[44]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[13]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[13]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[43]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[43]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[12]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[12]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[42]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[42]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[11]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[11]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[41]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[41]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[10]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[10]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[40]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[40]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[9]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[9]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[39]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[39]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[8]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[8]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[38]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[38]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[7]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[7]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[37]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[37]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[6]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[6]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[36]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[36]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[5]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[5]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[35]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[35]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[4]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[4]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[34]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[34]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[3]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[3]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[33]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[33]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[2]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[2]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[1]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[1]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[4]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[4]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][45]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][46]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][47]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][48]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][49]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][50]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][51]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][52]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][45]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][46]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][47]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][48]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][49]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][50]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][51]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][52]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][45]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][46]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][47]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][48]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][49]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][50]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][51]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][52]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][45]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][46]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][47]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][48]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][49]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][50]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][51]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][52]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][50]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][51]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][52]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][52]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[7]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[7]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[7]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARLEN_REG_reg[7]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWLEN_REG_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 28592
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 304 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[2]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[3]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[4]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[5]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[6]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/error_len_S_reg[7]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[0]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[1]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[2]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[3]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[4]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[5]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[6]', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CounterBurstCS_reg[7]', 
'core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[5]', 
'core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[6]', 
'core_region_i/CORE.RISCV_CORE/id_stage_i/apu_en_ex_o_reg', 
'core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[5]', 
'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[33]', 
'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[34]', 
'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[35]', 
'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[36]', 
'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[37]', 
'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[38]', 
'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[39]', 
'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[40]', 
'core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/gte_95_94_I1_I1', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/gte_115_94_I1_I1', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/gte_95_94_I1_I1', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/gte_115_94_I1_I1', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/lt_301_31', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/gte_95_94_I1_I1', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/gte_115_94_I1_I1', 
'axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/lt_301_31', 
'core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/gt_1418_36', 
'core_region_i/CORE.RISCV_CORE/load_store_unit_i/csa_tree_sub_150_44_groupi/csa_tree_sub_150_44'.
        Rebuilding component 'csa_tree_add_114_70_group_7668' based on context...
        Rebuilding component 'csa_tree_add_1154_39_group_7770' based on context...
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[0][1]' and 'FIFO_REGISTERS_reg[0][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[0][2]' and 'FIFO_REGISTERS_reg[0][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[1][1]' and 'FIFO_REGISTERS_reg[1][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[1][2]' and 'FIFO_REGISTERS_reg[1][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[2][1]' and 'FIFO_REGISTERS_reg[2][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[2][2]' and 'FIFO_REGISTERS_reg[2][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[3][1]' and 'FIFO_REGISTERS_reg[3][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[3][2]' and 'FIFO_REGISTERS_reg[3][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[4][1]' and 'FIFO_REGISTERS_reg[4][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[4][2]' and 'FIFO_REGISTERS_reg[4][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[5][1]' and 'FIFO_REGISTERS_reg[5][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[5][2]' and 'FIFO_REGISTERS_reg[5][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[6][1]' and 'FIFO_REGISTERS_reg[6][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[6][2]' and 'FIFO_REGISTERS_reg[6][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[7][1]' and 'FIFO_REGISTERS_reg[7][3]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'FIFO_REGISTERS_reg[7][2]' and 'FIFO_REGISTERS_reg[7][4]' in 'generic_fifo_DATA_WIDTH5_DATA_DEPTH8' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'instr_rdata_id_o_reg[0]' and 'instr_rdata_id_o_reg[1]' in 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'tx_counter_reg[3]' and 'tx_counter_reg[4]' in 'spi_slave_controller_DUMMY_CYCLES32' have been merged.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 5582
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 50 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]', 
'axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[1]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[2]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[3]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[4]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[5]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[6]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[7]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[8]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[1]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[2]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[3]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[4]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[5]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[6]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[7]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'CountBurst_CS_reg[0]' and 'CountBurst_CS_reg[8]' in 'axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_trgt_reg[3]' and 'counter_trgt_reg[4]' in 'spi_slave_tx' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_trgt_reg[0]' and 'counter_trgt_reg[1]' in 'spi_slave_tx' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'counter_trgt_reg[0]' and 'counter_trgt_reg[2]' in 'spi_slave_tx' have been merged.
          Analyzing hierarchical boundaries
          Propagating constants
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 27 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[1]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[2]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[3]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[4]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[5]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[6]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[7]', 
'core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[8]', 
'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[1]', 
'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[2]', 
'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[3]', 
'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[4]', 
'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[5]', 
'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[6]', 
'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[7]', 
'core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CountBurst_CS_reg[8]', 
'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[1]', 
'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[2]', 
'peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[4]'.
        Done preparing the circuit
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_3' was forked process '30549' on this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_4' was forked process '30550' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_5' was forked process '30551' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_1' was forked process '30547' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_2' was forked process '30548' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '30932' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '30933' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_8' is forked process '30934' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_9' is forked process '30935' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_10' is forked process '30936' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 6 out of 6 super thread servers are launched. Minimum 1 active super thread server is required.
          Structuring (delay-based) pulpino_top...
          Done structuring (delay-based) pulpino_top
Multi-threaded Virtual Mapping    (6 threads per ST process, 6 of 6 CPUs usable)
          Structuring (delay-based) logic partition in cluster_clock_gating...
          Done structuring (delay-based) logic partition in cluster_clock_gating
        Mapping logic partition in cluster_clock_gating...
          Structuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c...
          Done structuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c
        Mapping logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c...
          Structuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269...
          Done structuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269
        Mapping logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269...
          Structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8
        Mapping logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Structuring (delay-based) logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345
        Mapping logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341
        Mapping logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341...
          Structuring (delay-based) logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8
        Mapping logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340
        Mapping logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3349...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3349
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3349...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17...
          Done structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17
        Mapping component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17...
          Structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3203...
          Done structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3203
        Mapping component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3203...
          Structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3205...
          Done structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3205
        Mapping component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3205...
          Structuring (delay-based) logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341
        Mapping logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8
        Mapping logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340
        Mapping logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2
        Mapping logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH4...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH4
        Mapping logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH4...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Structuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
        Mapping logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4
        Mapping logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Structuring (delay-based) logic partition in spi_slave_rx...
          Done structuring (delay-based) logic partition in spi_slave_rx
        Mapping logic partition in spi_slave_rx...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225...
          Structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_3273...
          Done structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_3273
        Mapping logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_3273...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Mapping logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3349...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3349
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3349...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347...
          Structuring (delay-based) spi_slave_cmd_parser...
          Done structuring (delay-based) spi_slave_cmd_parser
        Mapping component spi_slave_cmd_parser...
          Structuring (delay-based) logic partition in dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8
        Mapping logic partition in dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338
        Mapping logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186...
          Structuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8...
          Done structuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8
        Mapping logic partition in spi_slave_regs_REG_SIZE8...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Mapping logic partition in riscv_mult_SHARED_DSP_MULT0...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in adbg_tap_top...
          Done structuring (delay-based) logic partition in adbg_tap_top
        Mapping logic partition in adbg_tap_top...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189...
          Structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Mapping logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Mapping logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2
        Mapping logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188...
          Structuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8
        Mapping logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in apb_uart...
          Done structuring (delay-based) logic partition in apb_uart
        Mapping logic partition in apb_uart...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) pulp_clock_mux2...
          Done structuring (delay-based) pulp_clock_mux2
        Mapping component pulp_clock_mux2...
          Structuring (delay-based) logic partition in spi_slave_tx...
          Done structuring (delay-based) logic partition in spi_slave_tx
        Mapping logic partition in spi_slave_tx...
          Structuring (delay-based) spi_slave_syncro_AXI_ADDR_WIDTH32...
          Done structuring (delay-based) spi_slave_syncro_AXI_ADDR_WIDTH32
        Mapping component spi_slave_syncro_AXI_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Mapping logic partition in riscv_mult_SHARED_DSP_MULT0...
          Structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Mapping logic partition in riscv_mult_SHARED_DSP_MULT0...
          Structuring (delay-based) logic partition in riscv_alu_div...
          Done structuring (delay-based) logic partition in riscv_alu_div
        Mapping logic partition in riscv_alu_div...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) csa_tree...
          Done structuring (delay-based) csa_tree
        Mapping component csa_tree...
          Structuring (delay-based) logic partition in riscv_load_store_unit...
          Done structuring (delay-based) logic partition in riscv_load_store_unit
        Mapping logic partition in riscv_load_store_unit...
          Structuring (delay-based) csa_tree_1...
          Done structuring (delay-based) csa_tree_1
        Mapping component csa_tree_1...
        Rebalancing component 'csa_tree_add_283_102_groupi'...
        Rebalancing component 'csa_tree_add_270_87_groupi'...
        Rebalancing component 'csa_tree_add_230_63_groupi'...
        Rebalancing component 'sll_882_39'...
        Rebalancing component 'csa_tree_add_1154_39_groupi'...
        Distributing super-thread jobs: csa_tree_add_283_102_group_7666 csa_tree_add_230_63_group_7664 cb_oseq_13719 csa_tree_add_270_87_group_7662 cb_part_14062 cb_seq_13778 cb_seq_13777 cb_oseq_13756 cb_seq_13795 add_unsigned_6480 add_unsigned_1331 add_unsigned_1331_3037 shift_left_vlog_unsigned_2311 cb_seq_13789 cb_oseq_13667 add_unsigned_1331_3035 cb_oseq_13671 csa_tree_add_1154_39_group_7770 cb_seq_14109 cb_seq_14108 gt_unsigned_1521 add_unsigned_1331_3034 cb_part_14070 add_unsigned_3030 add_unsigned_3029 sub_unsigned_1529 cb_part_14019 increment_unsigned_6472_1 cb_part_13987 cb_part_13911
          Sending 'csa_tree_add_283_102_group_7666' to server 'localhost_1_8'...
            Sent 'csa_tree_add_283_102_group_7666' to server 'localhost_1_8'.
          Sending 'csa_tree_add_230_63_group_7664' to server 'localhost_1_9'...
            Sent 'csa_tree_add_230_63_group_7664' to server 'localhost_1_9'.
          Sending 'cb_oseq_13719' to server 'localhost_1_10'...
            Sent 'cb_oseq_13719' to server 'localhost_1_10'.
          Sending 'csa_tree_add_270_87_group_7662' to server 'localhost_1_0'...
            Sent 'csa_tree_add_270_87_group_7662' to server 'localhost_1_0'.
          Sending 'cb_part_14062' to server 'localhost_1_6'...
            Sent 'cb_part_14062' to server 'localhost_1_6'.
          Sending 'cb_seq_13778' to server 'localhost_1_7'...
            Sent 'cb_seq_13778' to server 'localhost_1_7'.
          Received 'cb_seq_13778' from server 'localhost_1_7'. (734 ms elapsed)
          Sending 'cb_seq_13777' to server 'localhost_1_7'...
            Sent 'cb_seq_13777' to server 'localhost_1_7'.
          Received 'cb_seq_13777' from server 'localhost_1_7'. (519 ms elapsed)
          Sending 'cb_oseq_13756' to server 'localhost_1_7'...
            Sent 'cb_oseq_13756' to server 'localhost_1_7'.
          Received 'cb_part_14062' from server 'localhost_1_6'. (1442 ms elapsed)
          Sending 'cb_seq_13795' to server 'localhost_1_6'...
            Sent 'cb_seq_13795' to server 'localhost_1_6'.
          Received 'csa_tree_add_230_63_group_7664' from server 'localhost_1_9'. (2348 ms elapsed)
          Sending 'add_unsigned_6480' to server 'localhost_1_9'...
            Sent 'add_unsigned_6480' to server 'localhost_1_9'.
          Received 'csa_tree_add_270_87_group_7662' from server 'localhost_1_0'. (2444 ms elapsed)
          Sending 'add_unsigned_1331' to server 'localhost_1_0'...
            Sent 'add_unsigned_1331' to server 'localhost_1_0'.
          Received 'add_unsigned_1331' from server 'localhost_1_0'. (225 ms elapsed)
          Sending 'add_unsigned_1331_3037' to server 'localhost_1_0'...
            Sent 'add_unsigned_1331_3037' to server 'localhost_1_0'.
          Received 'csa_tree_add_283_102_group_7666' from server 'localhost_1_8'. (2848 ms elapsed)
          Sending 'shift_left_vlog_unsigned_2311' to server 'localhost_1_8'...
            Sent 'shift_left_vlog_unsigned_2311' to server 'localhost_1_8'.
          Received 'add_unsigned_6480' from server 'localhost_1_9'. (651 ms elapsed)
          Sending 'cb_seq_13789' to server 'localhost_1_9'...
            Sent 'cb_seq_13789' to server 'localhost_1_9'.
          Received 'shift_left_vlog_unsigned_2311' from server 'localhost_1_8'. (254 ms elapsed)
          Sending 'cb_oseq_13667' to server 'localhost_1_8'...
            Sent 'cb_oseq_13667' to server 'localhost_1_8'.
          Received 'cb_seq_13795' from server 'localhost_1_6'. (1449 ms elapsed)
          Sending 'add_unsigned_1331_3035' to server 'localhost_1_6'...
            Sent 'add_unsigned_1331_3035' to server 'localhost_1_6'.
          Received 'add_unsigned_1331_3037' from server 'localhost_1_0'. (278 ms elapsed)
          Sending 'cb_oseq_13671' to server 'localhost_1_0'...
            Sent 'cb_oseq_13671' to server 'localhost_1_0'.
          Received 'cb_seq_13789' from server 'localhost_1_9'. (156 ms elapsed)
          Sending 'csa_tree_add_1154_39_group_7770' to server 'localhost_1_9'...
            Sent 'csa_tree_add_1154_39_group_7770' to server 'localhost_1_9'.
          Received 'add_unsigned_1331_3035' from server 'localhost_1_6'. (165 ms elapsed)
          Sending 'cb_seq_14109' to server 'localhost_1_6'...
            Sent 'cb_seq_14109' to server 'localhost_1_6'.
          Received 'cb_oseq_13756' from server 'localhost_1_7'. (1926 ms elapsed)
          Sending 'cb_seq_14108' to server 'localhost_1_7'...
            Sent 'cb_seq_14108' to server 'localhost_1_7'.
          Received 'cb_seq_14108' from server 'localhost_1_7'. (131 ms elapsed)
          Sending 'gt_unsigned_1521' to server 'localhost_1_7'...
            Sent 'gt_unsigned_1521' to server 'localhost_1_7'.
          Received 'cb_oseq_13667' from server 'localhost_1_8'. (471 ms elapsed)
          Sending 'add_unsigned_1331_3034' to server 'localhost_1_8'...
            Sent 'add_unsigned_1331_3034' to server 'localhost_1_8'.
          Received 'gt_unsigned_1521' from server 'localhost_1_7'. (138 ms elapsed)
          Sending 'cb_part_14070' to server 'localhost_1_7'...
            Sent 'cb_part_14070' to server 'localhost_1_7'.
          Received 'add_unsigned_1331_3034' from server 'localhost_1_8'. (151 ms elapsed)
          Sending 'add_unsigned_3030' to server 'localhost_1_8'...
            Sent 'add_unsigned_3030' to server 'localhost_1_8'.
          Received 'cb_seq_14109' from server 'localhost_1_6'. (534 ms elapsed)
          Sending 'add_unsigned_3029' to server 'localhost_1_6'...
            Sent 'add_unsigned_3029' to server 'localhost_1_6'.
          Received 'csa_tree_add_1154_39_group_7770' from server 'localhost_1_9'. (627 ms elapsed)
          Sending 'sub_unsigned_1529' to server 'localhost_1_9'...
            Sent 'sub_unsigned_1529' to server 'localhost_1_9'.
          Received 'cb_oseq_13671' from server 'localhost_1_0'. (748 ms elapsed)
          Sending 'cb_part_14019' to server 'localhost_1_0'...
            Sent 'cb_part_14019' to server 'localhost_1_0'.
          Received 'sub_unsigned_1529' from server 'localhost_1_9'. (148 ms elapsed)
          Sending 'increment_unsigned_6472_1' to server 'localhost_1_9'...
            Sent 'increment_unsigned_6472_1' to server 'localhost_1_9'.
          Received 'cb_part_14019' from server 'localhost_1_0'. (138 ms elapsed)
          Sending 'cb_part_13987' to server 'localhost_1_0'...
            Sent 'cb_part_13987' to server 'localhost_1_0'.
          Received 'cb_oseq_13719' from server 'localhost_1_10'. (3967 ms elapsed)
          Sending 'cb_part_13911' to server 'localhost_1_10'...
            Sent 'cb_part_13911' to server 'localhost_1_10'.
          Received 'cb_part_13987' from server 'localhost_1_0'. (106 ms elapsed)
          Received 'increment_unsigned_6472_1' from server 'localhost_1_9'. (128 ms elapsed)
          Received 'add_unsigned_3030' from server 'localhost_1_8'. (524 ms elapsed)
          Received 'add_unsigned_3029' from server 'localhost_1_6'. (523 ms elapsed)
          Received 'cb_part_13911' from server 'localhost_1_10'. (243 ms elapsed)
          Received 'cb_part_14070' from server 'localhost_1_7'. (685 ms elapsed)
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8
        Mapping logic partition in dc_full_detector_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180...
          Structuring (delay-based) logic partition in axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) slib_input_sync...
          Done structuring (delay-based) slib_input_sync
        Mapping component slib_input_sync...
          Structuring (delay-based) logic partition in uart_baudgen...
          Done structuring (delay-based) logic partition in uart_baudgen
        Mapping logic partition in uart_baudgen...
          Structuring (delay-based) logic partition in uart_transmitter...
          Done structuring (delay-based) logic partition in uart_transmitter
        Mapping logic partition in uart_transmitter...
          Structuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Done structuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12
        Mapping logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Structuring (delay-based) logic partition in uart_receiver...
          Done structuring (delay-based) logic partition in uart_receiver
        Mapping logic partition in uart_receiver...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in slib_fifo_WIDTH8_SIZE_E6...
          Done structuring (delay-based) logic partition in slib_fifo_WIDTH8_SIZE_E6
        Mapping logic partition in slib_fifo_WIDTH8_SIZE_E6...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179...
          Structuring (delay-based) cluster_clock_mux2...
          Done structuring (delay-based) cluster_clock_mux2
        Mapping component cluster_clock_mux2...
          Structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_3267...
          Done structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_3267
        Mapping logic partition in dc_full_detector_BUFFER_DEPTH8_3267...
          Structuring (delay-based) slib_input_sync_3479...
          Done structuring (delay-based) slib_input_sync_3479
        Mapping component slib_input_sync_3479...
          Structuring (delay-based) csa_tree_add_283_102_group_7666...
          Done structuring (delay-based) csa_tree_add_283_102_group_7666
        Mapping component csa_tree_add_283_102_group_7666...
          Structuring (delay-based) csa_tree_add_230_63_group_7664...
          Done structuring (delay-based) csa_tree_add_230_63_group_7664
        Mapping component csa_tree_add_230_63_group_7664...
          Structuring (delay-based) cb_oseq_13719...
          Done structuring (delay-based) cb_oseq_13719
        Mapping component cb_oseq_13719...
          Structuring (delay-based) csa_tree_add_270_87_group_7662...
          Done structuring (delay-based) csa_tree_add_270_87_group_7662
        Mapping component csa_tree_add_270_87_group_7662...
          Structuring (delay-based) cb_part_14062...
          Done structuring (delay-based) cb_part_14062
        Mapping component cb_part_14062...
          Structuring (delay-based) cb_seq_13778...
          Done structuring (delay-based) cb_seq_13778
        Mapping component cb_seq_13778...
          Structuring (delay-based) cb_seq_13777...
          Done structuring (delay-based) cb_seq_13777
        Mapping component cb_seq_13777...
          Structuring (delay-based) cb_oseq_13756...
          Done structuring (delay-based) cb_oseq_13756
        Mapping component cb_oseq_13756...
          Structuring (delay-based) cb_seq_13795...
          Done structuring (delay-based) cb_seq_13795
        Mapping component cb_seq_13795...
          Structuring (delay-based) add_unsigned_6480...
          Done structuring (delay-based) add_unsigned_6480
        Mapping component add_unsigned_6480...
          Structuring (delay-based) add_unsigned_1331...
          Done structuring (delay-based) add_unsigned_1331
        Mapping component add_unsigned_1331...
          Structuring (delay-based) add_unsigned_1331_3037...
          Done structuring (delay-based) add_unsigned_1331_3037
        Mapping component add_unsigned_1331_3037...
          Structuring (delay-based) shift_left_vlog_unsigned_2311...
          Done structuring (delay-based) shift_left_vlog_unsigned_2311
        Mapping component shift_left_vlog_unsigned_2311...
          Structuring (delay-based) cb_seq_13789...
          Done structuring (delay-based) cb_seq_13789
        Mapping component cb_seq_13789...
          Structuring (delay-based) cb_oseq_13667...
          Done structuring (delay-based) cb_oseq_13667
        Mapping component cb_oseq_13667...
          Structuring (delay-based) add_unsigned_1331_3035...
          Done structuring (delay-based) add_unsigned_1331_3035
        Mapping component add_unsigned_1331_3035...
          Structuring (delay-based) cb_oseq_13671...
          Done structuring (delay-based) cb_oseq_13671
        Mapping component cb_oseq_13671...
          Structuring (delay-based) csa_tree_add_1154_39_group_7770...
          Done structuring (delay-based) csa_tree_add_1154_39_group_7770
        Mapping component csa_tree_add_1154_39_group_7770...
          Structuring (delay-based) cb_seq_14109...
          Done structuring (delay-based) cb_seq_14109
        Mapping component cb_seq_14109...
          Structuring (delay-based) cb_seq_14108...
          Done structuring (delay-based) cb_seq_14108
        Mapping component cb_seq_14108...
          Structuring (delay-based) gt_unsigned_1521...
          Done structuring (delay-based) gt_unsigned_1521
        Mapping component gt_unsigned_1521...
          Structuring (delay-based) add_unsigned_1331_3034...
          Done structuring (delay-based) add_unsigned_1331_3034
        Mapping component add_unsigned_1331_3034...
          Structuring (delay-based) cb_part_14070...
          Done structuring (delay-based) cb_part_14070
        Mapping component cb_part_14070...
          Structuring (delay-based) add_unsigned_3030...
          Done structuring (delay-based) add_unsigned_3030
        Mapping component add_unsigned_3030...
          Structuring (delay-based) add_unsigned_3029...
          Done structuring (delay-based) add_unsigned_3029
        Mapping component add_unsigned_3029...
          Structuring (delay-based) sub_unsigned_1529...
          Done structuring (delay-based) sub_unsigned_1529
        Mapping component sub_unsigned_1529...
          Structuring (delay-based) cb_part_14019...
          Done structuring (delay-based) cb_part_14019
        Mapping component cb_part_14019...
          Structuring (delay-based) increment_unsigned_6472_1...
          Done structuring (delay-based) increment_unsigned_6472_1
        Mapping component increment_unsigned_6472_1...
          Structuring (delay-based) cb_part_13987...
          Done structuring (delay-based) cb_part_13987
        Mapping component cb_part_13987...
          Structuring (delay-based) cb_part_13911...
          Done structuring (delay-based) cb_part_13911
        Mapping component cb_part_13911...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178...
          Structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3183...
          Done structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3183
        Mapping component axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3183...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338
        Mapping logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Mapping logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Mapping logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in riscv_load_store_unit...
          Done structuring (delay-based) logic partition in riscv_load_store_unit
        Mapping logic partition in riscv_load_store_unit...
          Structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in riscv_load_store_unit...
          Done structuring (delay-based) logic partition in riscv_load_store_unit
        Mapping logic partition in riscv_load_store_unit...
          Structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Mapping logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768_3481...
          Done structuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768_3481
        Mapping logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768_3481...
          Structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Mapping logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Mapping logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345
        Mapping logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Mapping logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Mapping logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Mapping logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Mapping logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Structuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3...
          Done structuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3
        Mapping component axi_multiplexer_DATA_WIDTH38_N_IN3...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218...
          Structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Mapping logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Mapping logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in adbg_tap_top...
          Done structuring (delay-based) logic partition in adbg_tap_top
        Mapping logic partition in adbg_tap_top...
          Structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Mapping logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Structuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12...
          Done structuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12
        Mapping logic partition in generic_service_unit_APB_ADDR_WIDTH12...
          Structuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Done structuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12
        Mapping logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
        Rebalancing component 'csa_tree_add_114_70_groupi'...
        Distributing super-thread jobs: csa_tree_add_114_70_group_7668 cb_seq_13662 cb_oseq_13741 cb_seq_13775 cb_seq_13709 cb_oseq_13743 cb_part_14053 cb_seq_13660 add_unsigned_1331_3036 cb_seq_13690 cb_part_13801 cb_seq_13670 cb_part_14143 geq_unsigned_3371 geq_unsigned_3372 leq_unsigned_6641_3425 add_unsigned_2772 cb_part_14137
          Sending 'csa_tree_add_114_70_group_7668' to server 'localhost_1_8'...
            Sent 'csa_tree_add_114_70_group_7668' to server 'localhost_1_8'.
          Sending 'cb_seq_13662' to server 'localhost_1_9'...
            Sent 'cb_seq_13662' to server 'localhost_1_9'.
          Sending 'cb_oseq_13741' to server 'localhost_1_10'...
            Sent 'cb_oseq_13741' to server 'localhost_1_10'.
          Sending 'cb_seq_13775' to server 'localhost_1_0'...
            Sent 'cb_seq_13775' to server 'localhost_1_0'.
          Sending 'cb_seq_13709' to server 'localhost_1_6'...
            Sent 'cb_seq_13709' to server 'localhost_1_6'.
          Sending 'cb_oseq_13743' to server 'localhost_1_7'...
            Sent 'cb_oseq_13743' to server 'localhost_1_7'.
          Received 'cb_seq_13709' from server 'localhost_1_6'. (274 ms elapsed)
          Sending 'cb_part_14053' to server 'localhost_1_6'...
            Sent 'cb_part_14053' to server 'localhost_1_6'.
          Received 'cb_oseq_13743' from server 'localhost_1_7'. (328 ms elapsed)
          Sending 'cb_seq_13660' to server 'localhost_1_7'...
            Sent 'cb_seq_13660' to server 'localhost_1_7'.
          Received 'cb_oseq_13741' from server 'localhost_1_10'. (542 ms elapsed)
          Sending 'add_unsigned_1331_3036' to server 'localhost_1_10'...
            Sent 'add_unsigned_1331_3036' to server 'localhost_1_10'.
          Received 'cb_seq_13660' from server 'localhost_1_7'. (184 ms elapsed)
          Sending 'cb_seq_13690' to server 'localhost_1_7'...
            Sent 'cb_seq_13690' to server 'localhost_1_7'.
          Received 'cb_seq_13662' from server 'localhost_1_9'. (606 ms elapsed)
          Sending 'cb_part_13801' to server 'localhost_1_9'...
            Sent 'cb_part_13801' to server 'localhost_1_9'.
          Received 'cb_seq_13690' from server 'localhost_1_7'. (293 ms elapsed)
          Sending 'cb_seq_13670' to server 'localhost_1_7'...
            Sent 'cb_seq_13670' to server 'localhost_1_7'.
          Received 'cb_seq_13775' from server 'localhost_1_0'. (840 ms elapsed)
          Sending 'cb_part_14143' to server 'localhost_1_0'...
            Sent 'cb_part_14143' to server 'localhost_1_0'.
          Received 'cb_part_13801' from server 'localhost_1_9'. (672 ms elapsed)
          Sending 'geq_unsigned_3371' to server 'localhost_1_9'...
            Sent 'geq_unsigned_3371' to server 'localhost_1_9'.
          Received 'add_unsigned_1331_3036' from server 'localhost_1_10'. (727 ms elapsed)
          Sending 'geq_unsigned_3372' to server 'localhost_1_10'...
            Sent 'geq_unsigned_3372' to server 'localhost_1_10'.
          Received 'cb_part_14053' from server 'localhost_1_6'. (973 ms elapsed)
          Sending 'leq_unsigned_6641_3425' to server 'localhost_1_6'...
            Sent 'leq_unsigned_6641_3425' to server 'localhost_1_6'.
          Received 'cb_seq_13670' from server 'localhost_1_7'. (651 ms elapsed)
          Sending 'add_unsigned_2772' to server 'localhost_1_7'...
            Sent 'add_unsigned_2772' to server 'localhost_1_7'.
          Received 'add_unsigned_2772' from server 'localhost_1_7'. (123 ms elapsed)
          Sending 'cb_part_14137' to server 'localhost_1_7'...
            Sent 'cb_part_14137' to server 'localhost_1_7'.
          Received 'csa_tree_add_114_70_group_7668' from server 'localhost_1_8'. (1698 ms elapsed)
          Structuring (delay-based) csa_tree_add_114_70_group_7668...
          Done structuring (delay-based) csa_tree_add_114_70_group_7668
        Mapping component csa_tree_add_114_70_group_7668...
          Structuring (delay-based) cb_seq_13662...
          Done structuring (delay-based) cb_seq_13662
        Mapping component cb_seq_13662...
          Structuring (delay-based) cb_oseq_13741...
          Done structuring (delay-based) cb_oseq_13741
        Mapping component cb_oseq_13741...
          Structuring (delay-based) cb_seq_13775...
          Done structuring (delay-based) cb_seq_13775
        Mapping component cb_seq_13775...
          Structuring (delay-based) cb_seq_13709...
          Done structuring (delay-based) cb_seq_13709
        Mapping component cb_seq_13709...
          Structuring (delay-based) cb_oseq_13743...
          Done structuring (delay-based) cb_oseq_13743
        Mapping component cb_oseq_13743...
          Structuring (delay-based) cb_part_14053...
          Done structuring (delay-based) cb_part_14053
        Mapping component cb_part_14053...
          Structuring (delay-based) cb_seq_13660...
          Done structuring (delay-based) cb_seq_13660
        Mapping component cb_seq_13660...
          Structuring (delay-based) add_unsigned_1331_3036...
          Done structuring (delay-based) add_unsigned_1331_3036
        Mapping component add_unsigned_1331_3036...
          Structuring (delay-based) cb_seq_13690...
          Done structuring (delay-based) cb_seq_13690
        Mapping component cb_seq_13690...
          Structuring (delay-based) cb_part_13801...
          Done structuring (delay-based) cb_part_13801
        Mapping component cb_part_13801...
          Structuring (delay-based) cb_seq_13670...
          Done structuring (delay-based) cb_seq_13670
        Mapping component cb_seq_13670...
          Received 'cb_part_14137' from server 'localhost_1_7'. (381 ms elapsed)
          Received 'leq_unsigned_6641_3425' from server 'localhost_1_6'. (726 ms elapsed)
          Received 'geq_unsigned_3372' from server 'localhost_1_10'. (733 ms elapsed)
          Received 'geq_unsigned_3371' from server 'localhost_1_9'. (738 ms elapsed)
          Received 'cb_part_14143' from server 'localhost_1_0'. (746 ms elapsed)
          Structuring (delay-based) cb_part_14143...
          Done structuring (delay-based) cb_part_14143
        Mapping component cb_part_14143...
          Structuring (delay-based) geq_unsigned_3371...
          Done structuring (delay-based) geq_unsigned_3371
        Mapping component geq_unsigned_3371...
          Structuring (delay-based) geq_unsigned_3372...
          Done structuring (delay-based) geq_unsigned_3372
        Mapping component geq_unsigned_3372...
          Structuring (delay-based) leq_unsigned_6641_3425...
          Done structuring (delay-based) leq_unsigned_6641_3425
        Mapping component leq_unsigned_6641_3425...
          Structuring (delay-based) add_unsigned_2772...
          Done structuring (delay-based) add_unsigned_2772
        Mapping component add_unsigned_2772...
          Structuring (delay-based) cb_part_14137...
          Done structuring (delay-based) cb_part_14137
        Mapping component cb_part_14137...
          Structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Mapping logic partition in riscv_mult_SHARED_DSP_MULT0...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) alu_ff...
          Done structuring (delay-based) alu_ff
        Mapping component alu_ff...
        Rebalancing component 'sra_117_128'...
        Distributing super-thread jobs: cb_seq_13755 cb_seq_13666 add_signed arith_shift_right_vlog_unsigned_3259
          Sending 'cb_seq_13755' to server 'localhost_1_8'...
            Sent 'cb_seq_13755' to server 'localhost_1_8'.
          Sending 'cb_seq_13666' to server 'localhost_1_9'...
            Sent 'cb_seq_13666' to server 'localhost_1_9'.
          Sending 'add_signed' to server 'localhost_1_10'...
            Sent 'add_signed' to server 'localhost_1_10'.
          Sending 'arith_shift_right_vlog_unsigned_3259' to server 'localhost_1_0'...
            Sent 'arith_shift_right_vlog_unsigned_3259' to server 'localhost_1_0'.
          Received 'arith_shift_right_vlog_unsigned_3259' from server 'localhost_1_0'. (163 ms elapsed)
          Received 'add_signed' from server 'localhost_1_10'. (219 ms elapsed)
          Received 'cb_seq_13666' from server 'localhost_1_9'. (373 ms elapsed)
          Received 'cb_seq_13755' from server 'localhost_1_8'. (681 ms elapsed)
          Structuring (delay-based) csa_tree_6465...
          Done structuring (delay-based) csa_tree_6465
        Mapping component csa_tree_6465...
          Structuring (delay-based) cb_seq_13755...
          Done structuring (delay-based) cb_seq_13755
        Mapping component cb_seq_13755...
          Structuring (delay-based) cb_seq_13666...
          Done structuring (delay-based) cb_seq_13666
        Mapping component cb_seq_13666...
          Structuring (delay-based) add_signed...
          Done structuring (delay-based) add_signed
        Mapping component add_signed...
          Structuring (delay-based) arith_shift_right_vlog_unsigned_3259...
          Done structuring (delay-based) arith_shift_right_vlog_unsigned_3259
        Mapping component arith_shift_right_vlog_unsigned_3259...
        Distributing super-thread jobs: add_unsigned_1331_3032 cb_part_14073
          Sending 'add_unsigned_1331_3032' to server 'localhost_1_8'...
            Sent 'add_unsigned_1331_3032' to server 'localhost_1_8'.
          Sending 'cb_part_14073' to server 'localhost_1_9'...
            Sent 'cb_part_14073' to server 'localhost_1_9'.
          Structuring (delay-based) bmux_6470_1...
          Done structuring (delay-based) bmux_6470_1
        Mapping component bmux_6470_1...
          Structuring (delay-based) bmux_6470...
          Done structuring (delay-based) bmux_6470
        Mapping component bmux_6470...
          Received 'add_unsigned_1331_3032' from server 'localhost_1_8'. (168 ms elapsed)
          Structuring (delay-based) add_unsigned_1331_3032...
          Done structuring (delay-based) add_unsigned_1331_3032
        Mapping component add_unsigned_1331_3032...
          Received 'cb_part_14073' from server 'localhost_1_9'. (223 ms elapsed)
          Structuring (delay-based) cb_part_14073...
          Done structuring (delay-based) cb_part_14073
        Mapping component cb_part_14073...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in riscv_alu_div...
          Done structuring (delay-based) logic partition in riscv_alu_div
        Mapping logic partition in riscv_alu_div...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done structuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Mapping logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
        Rebalancing component 'srl_283_46'...
        Rebalancing component 'sra_270_105'...
        Rebalancing component 'sra_269_105'...
        Distributing super-thread jobs: cb_part_14077 shift_right_vlog_unsigned sub_unsigned_1525 add_unsigned_1331_3033
          Sending 'cb_part_14077' to server 'localhost_1_8'...
            Sent 'cb_part_14077' to server 'localhost_1_8'.
          Sending 'shift_right_vlog_unsigned' to server 'localhost_1_9'...
            Sent 'shift_right_vlog_unsigned' to server 'localhost_1_9'.
          Sending 'sub_unsigned_1525' to server 'localhost_1_10'...
            Sent 'sub_unsigned_1525' to server 'localhost_1_10'.
          Sending 'add_unsigned_1331_3033' to server 'localhost_1_0'...
            Sent 'add_unsigned_1331_3033' to server 'localhost_1_0'.
          Received 'sub_unsigned_1525' from server 'localhost_1_10'. (186 ms elapsed)
          Received 'add_unsigned_1331_3033' from server 'localhost_1_0'. (182 ms elapsed)
          Received 'shift_right_vlog_unsigned' from server 'localhost_1_9'. (268 ms elapsed)
          Received 'cb_part_14077' from server 'localhost_1_8'. (765 ms elapsed)
          Structuring (delay-based) arith_shift_right_vlog_unsigned...
          Done structuring (delay-based) arith_shift_right_vlog_unsigned
        Mapping component arith_shift_right_vlog_unsigned...
          Structuring (delay-based) arith_shift_right_vlog_unsigned_3159...
          Done structuring (delay-based) arith_shift_right_vlog_unsigned_3159
        Mapping component arith_shift_right_vlog_unsigned_3159...
          Structuring (delay-based) cb_part_14077...
          Done structuring (delay-based) cb_part_14077
        Mapping component cb_part_14077...
          Structuring (delay-based) shift_right_vlog_unsigned...
          Done structuring (delay-based) shift_right_vlog_unsigned
        Mapping component shift_right_vlog_unsigned...
          Structuring (delay-based) sub_unsigned_1525...
          Done structuring (delay-based) sub_unsigned_1525
        Mapping component sub_unsigned_1525...
          Structuring (delay-based) add_unsigned_1331_3033...
          Done structuring (delay-based) add_unsigned_1331_3033
        Mapping component add_unsigned_1331_3033...
        Distributing super-thread jobs: cb_part_14087
          Sending 'cb_part_14087' to server 'localhost_1_8'...
            Sent 'cb_part_14087' to server 'localhost_1_8'.
          Structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in riscv_controller_FPU0...
          Done structuring (delay-based) logic partition in riscv_controller_FPU0
        Mapping logic partition in riscv_controller_FPU0...
          Received 'cb_part_14087' from server 'localhost_1_8'. (6808 ms elapsed)
          Structuring (delay-based) cb_part_14087...
          Done structuring (delay-based) cb_part_14087
        Mapping component cb_part_14087...
        Distributing super-thread jobs: cb_part_14080
          Sending 'cb_part_14080' to server 'localhost_1_8'...
            Sent 'cb_part_14080' to server 'localhost_1_8'.
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0...
          Done structuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0
        Mapping logic partition in riscv_int_controller_PULP_SECURE0...
          Received 'cb_part_14080' from server 'localhost_1_8'. (255 ms elapsed)
          Structuring (delay-based) cb_part_14080...
          Done structuring (delay-based) cb_part_14080
        Mapping component cb_part_14080...
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
        Distributing super-thread jobs: cb_part_14063 cb_part_14091
          Sending 'cb_part_14063' to server 'localhost_1_8'...
            Sent 'cb_part_14063' to server 'localhost_1_8'.
          Sending 'cb_part_14091' to server 'localhost_1_9'...
            Sent 'cb_part_14091' to server 'localhost_1_9'.
          Structuring (delay-based) logic partition in riscv_fetch_fifo...
          Done structuring (delay-based) logic partition in riscv_fetch_fifo
        Mapping logic partition in riscv_fetch_fifo...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Received 'cb_part_14091' from server 'localhost_1_9'. (171 ms elapsed)
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Received 'cb_part_14063' from server 'localhost_1_8'. (1421 ms elapsed)
          Structuring (delay-based) cb_part_14063...
          Done structuring (delay-based) cb_part_14063
        Mapping component cb_part_14063...
          Structuring (delay-based) cb_part_14091...
          Done structuring (delay-based) cb_part_14091
        Mapping component cb_part_14091...
          Structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Mapping logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
        Distributing super-thread jobs: riscv_hwloop_controller_N_REGS2 mux_ctl_0x_13462
          Sending 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_8'...
            Sent 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_8'.
          Sending 'mux_ctl_0x_13462' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x_13462' to server 'localhost_1_9'.
          Structuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done structuring (delay-based) logic partition in riscv_prefetch_buffer
        Mapping logic partition in riscv_prefetch_buffer...
          Structuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done structuring (delay-based) logic partition in riscv_prefetch_buffer
        Mapping logic partition in riscv_prefetch_buffer...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196...
          Structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in apb_timer...
          Done structuring (delay-based) logic partition in apb_timer
        Mapping logic partition in apb_timer...
          Structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Mapping logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768...
          Done structuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768
        Mapping logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768...
          Structuring (delay-based) logic partition in apb_timer...
          Done structuring (delay-based) logic partition in apb_timer
        Mapping logic partition in apb_timer...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Mapping logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Received 'mux_ctl_0x_13462' from server 'localhost_1_9'. (151 ms elapsed)
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185...
          Received 'riscv_hwloop_controller_N_REGS2' from server 'localhost_1_8'. (317 ms elapsed)
          Structuring (delay-based) riscv_hwloop_controller_N_REGS2...
          Done structuring (delay-based) riscv_hwloop_controller_N_REGS2
        Mapping component riscv_hwloop_controller_N_REGS2...
          Structuring (delay-based) mux_ctl_0x_13462...
          Done structuring (delay-based) mux_ctl_0x_13462
        Mapping component mux_ctl_0x_13462...
          Structuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done structuring (delay-based) logic partition in riscv_prefetch_buffer
        Mapping logic partition in riscv_prefetch_buffer...
          Structuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done structuring (delay-based) logic partition in riscv_prefetch_buffer
        Mapping logic partition in riscv_prefetch_buffer...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Mapping logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Structuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768...
          Done structuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768
        Mapping logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768...
          Structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Mapping logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in riscv_fetch_fifo...
          Done structuring (delay-based) logic partition in riscv_fetch_fifo
        Mapping logic partition in riscv_fetch_fifo...
          Structuring (delay-based) logic partition in riscv_fetch_fifo...
          Done structuring (delay-based) logic partition in riscv_fetch_fifo
        Mapping logic partition in riscv_fetch_fifo...
          Structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Mapping logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
        Distributing super-thread jobs: cb_seq_13705 cb_part_14124 riscv_compressed_decoder_FPU0 cb_seq_13654 cb_seq_13722 cb_seq_13695 cb_seq_13694 add_unsigned
          Sending 'cb_seq_13705' to server 'localhost_1_8'...
            Sent 'cb_seq_13705' to server 'localhost_1_8'.
          Sending 'cb_part_14124' to server 'localhost_1_9'...
            Sent 'cb_part_14124' to server 'localhost_1_9'.
          Sending 'riscv_compressed_decoder_FPU0' to server 'localhost_1_10'...
            Sent 'riscv_compressed_decoder_FPU0' to server 'localhost_1_10'.
          Sending 'cb_seq_13654' to server 'localhost_1_0'...
            Sent 'cb_seq_13654' to server 'localhost_1_0'.
          Sending 'cb_seq_13722' to server 'localhost_1_6'...
            Sent 'cb_seq_13722' to server 'localhost_1_6'.
          Sending 'cb_seq_13695' to server 'localhost_1_7'...
            Sent 'cb_seq_13695' to server 'localhost_1_7'.
          Received 'cb_seq_13705' from server 'localhost_1_8'. (284 ms elapsed)
          Sending 'cb_seq_13694' to server 'localhost_1_8'...
            Sent 'cb_seq_13694' to server 'localhost_1_8'.
          Received 'cb_seq_13722' from server 'localhost_1_6'. (254 ms elapsed)
          Sending 'add_unsigned' to server 'localhost_1_6'...
            Sent 'add_unsigned' to server 'localhost_1_6'.
          Received 'cb_seq_13695' from server 'localhost_1_7'. (254 ms elapsed)
          Received 'cb_seq_13654' from server 'localhost_1_0'. (336 ms elapsed)
          Received 'cb_part_14124' from server 'localhost_1_9'. (367 ms elapsed)
          Received 'riscv_compressed_decoder_FPU0' from server 'localhost_1_10'. (516 ms elapsed)
          Received 'add_unsigned' from server 'localhost_1_6'. (555 ms elapsed)
          Received 'cb_seq_13694' from server 'localhost_1_8'. (575 ms elapsed)
          Structuring (delay-based) logic partition in timer...
          Done structuring (delay-based) logic partition in timer
        Mapping logic partition in timer...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2...
          Structuring (delay-based) logic partition in riscv_debug_unit...
          Done structuring (delay-based) logic partition in riscv_debug_unit
        Mapping logic partition in riscv_debug_unit...
          Structuring (delay-based) logic partition in riscv_debug_unit...
          Done structuring (delay-based) logic partition in riscv_debug_unit
        Mapping logic partition in riscv_debug_unit...
          Structuring (delay-based) cb_seq_13705...
          Done structuring (delay-based) cb_seq_13705
        Mapping component cb_seq_13705...
          Structuring (delay-based) cb_part_14124...
          Done structuring (delay-based) cb_part_14124
        Mapping component cb_part_14124...
          Structuring (delay-based) riscv_compressed_decoder_FPU0...
          Done structuring (delay-based) riscv_compressed_decoder_FPU0
        Mapping component riscv_compressed_decoder_FPU0...
          Structuring (delay-based) cb_seq_13654...
          Done structuring (delay-based) cb_seq_13654
        Mapping component cb_seq_13654...
          Structuring (delay-based) cb_seq_13722...
          Done structuring (delay-based) cb_seq_13722
        Mapping component cb_seq_13722...
          Structuring (delay-based) cb_seq_13695...
          Done structuring (delay-based) cb_seq_13695
        Mapping component cb_seq_13695...
          Structuring (delay-based) cb_seq_13694...
          Done structuring (delay-based) cb_seq_13694
        Mapping component cb_seq_13694...
          Structuring (delay-based) add_unsigned...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
        Distributing super-thread jobs: cb_part_14129 cb_oseq_13643
          Sending 'cb_part_14129' to server 'localhost_1_8'...
            Sent 'cb_part_14129' to server 'localhost_1_8'.
          Sending 'cb_oseq_13643' to server 'localhost_1_9'...
            Sent 'cb_oseq_13643' to server 'localhost_1_9'.
          Structuring (delay-based) logic partition in apb_timer...
          Done structuring (delay-based) logic partition in apb_timer
        Mapping logic partition in apb_timer...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in riscv_debug_unit...
          Done structuring (delay-based) logic partition in riscv_debug_unit
        Mapping logic partition in riscv_debug_unit...
          Structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Mapping logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Mapping logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Received 'cb_part_14129' from server 'localhost_1_8'. (190 ms elapsed)
          Structuring (delay-based) cb_part_14129...
          Done structuring (delay-based) cb_part_14129
        Mapping component cb_part_14129...
          Received 'cb_oseq_13643' from server 'localhost_1_9'. (209 ms elapsed)
          Structuring (delay-based) cb_oseq_13643...
          Done structuring (delay-based) cb_oseq_13643
        Mapping component cb_oseq_13643...
          Structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Structuring (delay-based) logic partition in riscv_controller_FPU0...
          Done structuring (delay-based) logic partition in riscv_controller_FPU0
        Mapping logic partition in riscv_controller_FPU0...
          Structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done structuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Mapping logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
        Distributing super-thread jobs: cb_seq_13638 cb_part_14146 cb_part_14125
          Sending 'cb_seq_13638' to server 'localhost_1_8'...
            Sent 'cb_seq_13638' to server 'localhost_1_8'.
          Sending 'cb_part_14146' to server 'localhost_1_9'...
            Sent 'cb_part_14146' to server 'localhost_1_9'.
          Sending 'cb_part_14125' to server 'localhost_1_10'...
            Sent 'cb_part_14125' to server 'localhost_1_10'.
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188...
          Structuring (delay-based) slib_edge_detect_3469...
          Done structuring (delay-based) slib_edge_detect_3469
        Mapping component slib_edge_detect_3469...
          Structuring (delay-based) slib_edge_detect...
          Done structuring (delay-based) slib_edge_detect
        Mapping component slib_edge_detect...
          Structuring (delay-based) slib_edge_detect_3471...
          Done structuring (delay-based) slib_edge_detect_3471
        Mapping component slib_edge_detect_3471...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2...
          Structuring (delay-based) logic partition in apb_event_unit...
          Done structuring (delay-based) logic partition in apb_event_unit
        Mapping logic partition in apb_event_unit...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189...
          Structuring (delay-based) logic partition in slib_clock_div_RATIO8...
          Done structuring (delay-based) logic partition in slib_clock_div_RATIO8
        Mapping logic partition in slib_clock_div_RATIO8...
          Received 'cb_part_14125' from server 'localhost_1_10'. (180 ms elapsed)
          Received 'cb_seq_13638' from server 'localhost_1_8'. (433 ms elapsed)
          Structuring (delay-based) cb_seq_13638...
          Done structuring (delay-based) cb_seq_13638
        Mapping component cb_seq_13638...
          Received 'cb_part_14146' from server 'localhost_1_9'. (457 ms elapsed)
          Structuring (delay-based) cb_part_14146...
          Done structuring (delay-based) cb_part_14146
        Mapping component cb_part_14146...
          Structuring (delay-based) cb_part_14125...
          Done structuring (delay-based) cb_part_14125
        Mapping component cb_part_14125...
        Distributing super-thread jobs: cb_seq_13759 cb_seq_13740 cb_seq_13742 cb_seq_13735 cb_part_14156 cb_seq_13761 cb_seq_13636 cb_seq_13738 increment_unsigned_6472 increment_unsigned_6472_5
          Sending 'cb_seq_13759' to server 'localhost_1_8'...
            Sent 'cb_seq_13759' to server 'localhost_1_8'.
          Sending 'cb_seq_13740' to server 'localhost_1_9'...
            Sent 'cb_seq_13740' to server 'localhost_1_9'.
          Sending 'cb_seq_13742' to server 'localhost_1_10'...
            Sent 'cb_seq_13742' to server 'localhost_1_10'.
          Sending 'cb_seq_13735' to server 'localhost_1_0'...
            Sent 'cb_seq_13735' to server 'localhost_1_0'.
          Sending 'cb_part_14156' to server 'localhost_1_6'...
            Sent 'cb_part_14156' to server 'localhost_1_6'.
          Sending 'cb_seq_13761' to server 'localhost_1_7'...
            Sent 'cb_seq_13761' to server 'localhost_1_7'.
          Received 'cb_seq_13735' from server 'localhost_1_0'. (513 ms elapsed)
          Sending 'cb_seq_13636' to server 'localhost_1_0'...
            Sent 'cb_seq_13636' to server 'localhost_1_0'.
          Received 'cb_seq_13740' from server 'localhost_1_9'. (992 ms elapsed)
          Sending 'cb_seq_13738' to server 'localhost_1_9'...
            Sent 'cb_seq_13738' to server 'localhost_1_9'.
          Received 'cb_seq_13759' from server 'localhost_1_8'. (1051 ms elapsed)
          Sending 'increment_unsigned_6472' to server 'localhost_1_8'...
            Sent 'increment_unsigned_6472' to server 'localhost_1_8'.
          Received 'cb_seq_13742' from server 'localhost_1_10'. (1005 ms elapsed)
          Sending 'increment_unsigned_6472_5' to server 'localhost_1_10'...
            Sent 'increment_unsigned_6472_5' to server 'localhost_1_10'.
          Received 'cb_part_14156' from server 'localhost_1_6'. (973 ms elapsed)
          Received 'cb_seq_13761' from server 'localhost_1_7'. (975 ms elapsed)
          Received 'cb_seq_13636' from server 'localhost_1_0'. (177 ms elapsed)
          Received 'increment_unsigned_6472_5' from server 'localhost_1_10'. (111 ms elapsed)
          Received 'increment_unsigned_6472' from server 'localhost_1_8'. (129 ms elapsed)
          Received 'cb_seq_13738' from server 'localhost_1_9'. (161 ms elapsed)
          Structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8...
          Done structuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8
        Mapping component axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186...
          Structuring (delay-based) cb_seq_13759...
          Done structuring (delay-based) cb_seq_13759
        Mapping component cb_seq_13759...
          Structuring (delay-based) cb_seq_13740...
          Done structuring (delay-based) cb_seq_13740
        Mapping component cb_seq_13740...
          Structuring (delay-based) cb_seq_13742...
          Done structuring (delay-based) cb_seq_13742
        Mapping component cb_seq_13742...
          Structuring (delay-based) cb_seq_13735...
          Done structuring (delay-based) cb_seq_13735
        Mapping component cb_seq_13735...
          Structuring (delay-based) cb_part_14156...
          Done structuring (delay-based) cb_part_14156
        Mapping component cb_part_14156...
          Structuring (delay-based) cb_seq_13761...
          Done structuring (delay-based) cb_seq_13761
        Mapping component cb_seq_13761...
          Structuring (delay-based) cb_seq_13636...
          Done structuring (delay-based) cb_seq_13636
        Mapping component cb_seq_13636...
          Structuring (delay-based) cb_seq_13738...
          Done structuring (delay-based) cb_seq_13738
        Mapping component cb_seq_13738...
          Structuring (delay-based) increment_unsigned_6472...
          Done structuring (delay-based) increment_unsigned_6472
        Mapping component increment_unsigned_6472...
          Structuring (delay-based) increment_unsigned_6472_5...
          Done structuring (delay-based) increment_unsigned_6472_5
        Mapping component increment_unsigned_6472_5...
          Structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Mapping logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Structuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done structuring (delay-based) logic partition in riscv_prefetch_buffer
        Mapping logic partition in riscv_prefetch_buffer...
        Distributing super-thread jobs: cb_seq_13648 cb_seq_13652 cb_seq_13634 cb_seq_13745 decrement_unsigned_6473 decrement_unsigned_6473_2
          Sending 'cb_seq_13648' to server 'localhost_1_8'...
            Sent 'cb_seq_13648' to server 'localhost_1_8'.
          Sending 'cb_seq_13652' to server 'localhost_1_9'...
            Sent 'cb_seq_13652' to server 'localhost_1_9'.
          Sending 'cb_seq_13634' to server 'localhost_1_10'...
            Sent 'cb_seq_13634' to server 'localhost_1_10'.
          Sending 'cb_seq_13745' to server 'localhost_1_0'...
            Sent 'cb_seq_13745' to server 'localhost_1_0'.
          Sending 'decrement_unsigned_6473' to server 'localhost_1_6'...
            Sent 'decrement_unsigned_6473' to server 'localhost_1_6'.
          Sending 'decrement_unsigned_6473_2' to server 'localhost_1_7'...
            Sent 'decrement_unsigned_6473_2' to server 'localhost_1_7'.
          Received 'decrement_unsigned_6473_2' from server 'localhost_1_7'. (131 ms elapsed)
          Received 'decrement_unsigned_6473' from server 'localhost_1_6'. (137 ms elapsed)
          Received 'cb_seq_13634' from server 'localhost_1_10'. (328 ms elapsed)
          Received 'cb_seq_13745' from server 'localhost_1_0'. (425 ms elapsed)
          Received 'cb_seq_13652' from server 'localhost_1_9'. (653 ms elapsed)
          Received 'cb_seq_13648' from server 'localhost_1_8'. (3026 ms elapsed)
          Structuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8
        Mapping logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222...
          Done structuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222
        Mapping logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193...
          Structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Mapping logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8
        Mapping logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192...
          Structuring (delay-based) slib_input_sync_4...
          Done structuring (delay-based) slib_input_sync_4
        Mapping component slib_input_sync_4...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195...
          Structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8
        Mapping logic partition in dc_full_detector_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Done structuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6
        Mapping logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194...
          Done structuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194
        Mapping logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225...
          Structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done structuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Mapping logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Structuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3_3230...
          Done structuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3_3230
        Mapping component axi_multiplexer_DATA_WIDTH38_N_IN3_3230...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224...
          Structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2
        Mapping logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Structuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_3272...
          Done structuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_3272
        Mapping logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_3272...
          Structuring (delay-based) cb_seq_13648...
          Done structuring (delay-based) cb_seq_13648
        Mapping component cb_seq_13648...
          Structuring (delay-based) cb_seq_13652...
          Done structuring (delay-based) cb_seq_13652
        Mapping component cb_seq_13652...
          Structuring (delay-based) cb_seq_13634...
          Done structuring (delay-based) cb_seq_13634
        Mapping component cb_seq_13634...
          Structuring (delay-based) cb_seq_13745...
          Done structuring (delay-based) cb_seq_13745
        Mapping component cb_seq_13745...
          Structuring (delay-based) decrement_unsigned_6473...
          Done structuring (delay-based) decrement_unsigned_6473
        Mapping component decrement_unsigned_6473...
          Structuring (delay-based) decrement_unsigned_6473_2...
          Done structuring (delay-based) decrement_unsigned_6473_2
        Mapping component decrement_unsigned_6473_2...
        Distributing super-thread jobs: cb_seq_13650 mux_ctl_0x_13458
          Sending 'cb_seq_13650' to server 'localhost_1_8'...
            Sent 'cb_seq_13650' to server 'localhost_1_8'.
          Sending 'mux_ctl_0x_13458' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x_13458' to server 'localhost_1_9'.
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2
        Mapping logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Mapping logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Structuring (delay-based) logic partition in cluster_clock_gating...
          Done structuring (delay-based) logic partition in cluster_clock_gating
        Mapping logic partition in cluster_clock_gating...
          Structuring (delay-based) logic partition in riscv_debug_unit...
          Done structuring (delay-based) logic partition in riscv_debug_unit
        Mapping logic partition in riscv_debug_unit...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338
        Mapping logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Received 'mux_ctl_0x_13458' from server 'localhost_1_9'. (405 ms elapsed)
          Structuring (delay-based) logic partition in uart_transmitter...
          Done structuring (delay-based) logic partition in uart_transmitter
        Mapping logic partition in uart_transmitter...
          Structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done structuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Mapping logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348...
          Structuring (delay-based) slib_input_filter_SIZE4...
          Done structuring (delay-based) slib_input_filter_SIZE4
        Mapping component slib_input_filter_SIZE4...
          Structuring (delay-based) logic partition in slib_clock_div_RATIO8...
          Done structuring (delay-based) logic partition in slib_clock_div_RATIO8
        Mapping logic partition in slib_clock_div_RATIO8...
          Structuring (delay-based) logic partition in adbg_crc32...
          Done structuring (delay-based) logic partition in adbg_crc32
        Mapping logic partition in adbg_crc32...
          Structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2...
          Done structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2
        Mapping component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2...
          Structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done structuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Mapping logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8...
          Done structuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8
        Mapping logic partition in spi_slave_regs_REG_SIZE8...
          Structuring (delay-based) logic partition in uart_baudgen...
          Done structuring (delay-based) logic partition in uart_baudgen
        Mapping logic partition in uart_baudgen...
          Structuring (delay-based) slib_input_filter_SIZE2...
          Done structuring (delay-based) slib_input_filter_SIZE2
        Mapping component slib_input_filter_SIZE2...
          Structuring (delay-based) logic partition in riscv_controller_FPU0...
          Done structuring (delay-based) logic partition in riscv_controller_FPU0
        Mapping logic partition in riscv_controller_FPU0...
          Structuring (delay-based) logic partition in slib_counter_WIDTH4...
          Done structuring (delay-based) logic partition in slib_counter_WIDTH4
        Mapping logic partition in slib_counter_WIDTH4...
          Structuring (delay-based) logic partition in uart_receiver...
          Done structuring (delay-based) logic partition in uart_receiver
        Mapping logic partition in uart_receiver...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Structuring (delay-based) logic partition in boot_code...
          Done structuring (delay-based) logic partition in boot_code
        Mapping logic partition in boot_code...
          Structuring (delay-based) logic partition in adbg_or1k_biu_NB_CORES1...
          Done structuring (delay-based) logic partition in adbg_or1k_biu_NB_CORES1
        Mapping logic partition in adbg_or1k_biu_NB_CORES1...
          Structuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
        Mapping logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8...
          Done structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8
        Mapping logic partition in dc_full_detector_BUFFER_DEPTH8...
          Structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done structuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Mapping logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Structuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done structuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Mapping logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in adbg_or1k_status_reg_NB_CORES1...
          Done structuring (delay-based) logic partition in adbg_or1k_status_reg_NB_CORES1
        Mapping logic partition in adbg_or1k_status_reg_NB_CORES1...
          Structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Done structuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
        Mapping logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done structuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Mapping logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Structuring (delay-based) logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done structuring (delay-based) logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Mapping logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done structuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Mapping logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done structuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Mapping logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Received 'cb_seq_13650' from server 'localhost_1_8'. (2264 ms elapsed)
          Structuring (delay-based) slib_mv_filter_WIDTH4_THRESHOLD10...
          Done structuring (delay-based) slib_mv_filter_WIDTH4_THRESHOLD10
        Mapping component slib_mv_filter_WIDTH4_THRESHOLD10...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003...
          Done structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003
        Mapping component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003...
          Structuring (delay-based) dc_synchronizer_WIDTH1_RESET_VALUE1h0...
          Done structuring (delay-based) dc_synchronizer_WIDTH1_RESET_VALUE1h0
        Mapping component dc_synchronizer_WIDTH1_RESET_VALUE1h0...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4
        Mapping logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2
        Mapping logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2...
          Structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done structuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Mapping logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done structuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Mapping logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Structuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c...
          Done structuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c
        Mapping logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c...
          Structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done structuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Mapping logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Structuring (delay-based) logic partition in riscv_load_store_unit...
          Done structuring (delay-based) logic partition in riscv_load_store_unit
        Mapping logic partition in riscv_load_store_unit...
          Structuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0...
          Done structuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0
        Mapping logic partition in riscv_int_controller_PULP_SECURE0...
          Structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done structuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Mapping logic partition in riscv_mult_SHARED_DSP_MULT0...
          Structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c...
          Done structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c
        Mapping component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c...
          Structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done structuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Mapping logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8
        Mapping logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8...
          Structuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768...
          Done structuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768
        Mapping logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768...
          Structuring (delay-based) logic partition in uart_interrupt...
          Done structuring (delay-based) logic partition in uart_interrupt
        Mapping logic partition in uart_interrupt...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Structuring (delay-based) logic partition in cluster_clock_gating_3265...
          Done structuring (delay-based) logic partition in cluster_clock_gating_3265
        Mapping logic partition in cluster_clock_gating_3265...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347...
          Structuring (delay-based) logic partition in adbg_crc32_3025...
          Done structuring (delay-based) logic partition in adbg_crc32_3025
        Mapping logic partition in adbg_crc32_3025...
          Structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3216...
          Done structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3216
        Mapping component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3216...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345
        Mapping logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_3267...
          Done structuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_3267
        Mapping logic partition in dc_full_detector_BUFFER_DEPTH8_3267...
          Structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Done structuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219
        Mapping logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346
        Mapping logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003_3270...
          Done structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003_3270
        Mapping component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003_3270...
          Structuring (delay-based) dc_synchronizer_WIDTH1_RESET_VALUE1h0_3268...
          Done structuring (delay-based) dc_synchronizer_WIDTH1_RESET_VALUE1h0_3268
        Mapping component dc_synchronizer_WIDTH1_RESET_VALUE1h0_3268...
          Structuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269...
          Done structuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269
        Mapping logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269...
          Structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_3271...
          Done structuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_3271
        Mapping component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_3271...
          Structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341...
          Done structuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341
        Mapping logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341...
          Structuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768_3481...
          Done structuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768_3481
        Mapping logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768_3481...
          Structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Done structuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221
        Mapping logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Structuring (delay-based) logic partition in cluster_clock_gating_3262...
          Done structuring (delay-based) logic partition in cluster_clock_gating_3262
        Mapping logic partition in cluster_clock_gating_3262...
          Structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3210...
          Done structuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3210
        Mapping component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3210...
          Structuring (delay-based) logic partition in cluster_clock_gating_3261...
          Done structuring (delay-based) logic partition in cluster_clock_gating_3261
        Mapping logic partition in cluster_clock_gating_3261...
          Structuring (delay-based) logic partition in cluster_clock_gating_3260...
          Done structuring (delay-based) logic partition in cluster_clock_gating_3260
        Mapping logic partition in cluster_clock_gating_3260...
          Structuring (delay-based) logic partition in cluster_clock_gating_3258...
          Done structuring (delay-based) logic partition in cluster_clock_gating_3258
        Mapping logic partition in cluster_clock_gating_3258...
          Structuring (delay-based) logic partition in cluster_clock_gating_3246...
          Done structuring (delay-based) logic partition in cluster_clock_gating_3246
        Mapping logic partition in cluster_clock_gating_3246...
          Structuring (delay-based) logic partition in cluster_clock_gating_3240...
          Done structuring (delay-based) logic partition in cluster_clock_gating_3240
        Mapping logic partition in cluster_clock_gating_3240...
          Structuring (delay-based) cb_seq_13650...
          Done structuring (delay-based) cb_seq_13650
        Mapping component cb_seq_13650...
          Structuring (delay-based) mux_ctl_0x_13458...
          Done structuring (delay-based) mux_ctl_0x_13458
        Mapping component mux_ctl_0x_13458...
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (6 threads per ST process, 6 of 6 CPUs usable)
        Distributing super-thread jobs: cb_seq_13650 mux_ctl_0x_13458 cb_seq_13658 cb_seq_14391 cb_seq_14390 cb_seq_13621 cb_seq_13594 cb_seq_13622 cb_seq_13664 cb_seq_13665 cb_seq_13616 cb_seq_13630 cb_seq_13626 cb_seq_13753 cb_seq_13618 cb_seq_13628 cb_seq_13632 cb_seq_13644
          Sending 'cb_seq_13650' to server 'localhost_1_8'...
            Sent 'cb_seq_13650' to server 'localhost_1_8'.
          Sending 'mux_ctl_0x_13458' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x_13458' to server 'localhost_1_9'.
          Sending 'cb_seq_13658' to server 'localhost_1_10'...
            Sent 'cb_seq_13658' to server 'localhost_1_10'.
          Sending 'cb_seq_14391' to server 'localhost_1_0'...
            Sent 'cb_seq_14391' to server 'localhost_1_0'.
          Sending 'cb_seq_14390' to server 'localhost_1_6'...
            Sent 'cb_seq_14390' to server 'localhost_1_6'.
          Sending 'cb_seq_13621' to server 'localhost_1_7'...
            Sent 'cb_seq_13621' to server 'localhost_1_7'.
          Received 'cb_seq_14391' from server 'localhost_1_0'. (352 ms elapsed)
          Sending 'cb_seq_13594' to server 'localhost_1_0'...
            Sent 'cb_seq_13594' to server 'localhost_1_0'.
          Received 'mux_ctl_0x_13458' from server 'localhost_1_9'. (784 ms elapsed)
          Sending 'cb_seq_13622' to server 'localhost_1_9'...
            Sent 'cb_seq_13622' to server 'localhost_1_9'.
          Received 'cb_seq_13658' from server 'localhost_1_10'. (770 ms elapsed)
          Sending 'cb_seq_13664' to server 'localhost_1_10'...
            Sent 'cb_seq_13664' to server 'localhost_1_10'.
          Received 'cb_seq_14390' from server 'localhost_1_6'. (761 ms elapsed)
          Sending 'cb_seq_13665' to server 'localhost_1_6'...
            Sent 'cb_seq_13665' to server 'localhost_1_6'.
          Received 'cb_seq_13621' from server 'localhost_1_7'. (759 ms elapsed)
          Sending 'cb_seq_13616' to server 'localhost_1_7'...
            Sent 'cb_seq_13616' to server 'localhost_1_7'.
          Received 'cb_seq_13622' from server 'localhost_1_9'. (277 ms elapsed)
          Sending 'cb_seq_13630' to server 'localhost_1_9'...
            Sent 'cb_seq_13630' to server 'localhost_1_9'.
          Received 'cb_seq_13616' from server 'localhost_1_7'. (267 ms elapsed)
          Sending 'cb_seq_13626' to server 'localhost_1_7'...
            Sent 'cb_seq_13626' to server 'localhost_1_7'.
          Received 'cb_seq_13664' from server 'localhost_1_10'. (282 ms elapsed)
          Sending 'cb_seq_13753' to server 'localhost_1_10'...
            Sent 'cb_seq_13753' to server 'localhost_1_10'.
          Received 'cb_seq_13594' from server 'localhost_1_0'. (297 ms elapsed)
          Sending 'cb_seq_13618' to server 'localhost_1_0'...
            Sent 'cb_seq_13618' to server 'localhost_1_0'.
          Received 'cb_seq_13665' from server 'localhost_1_6'. (291 ms elapsed)
          Sending 'cb_seq_13628' to server 'localhost_1_6'...
            Sent 'cb_seq_13628' to server 'localhost_1_6'.
          Received 'cb_seq_13753' from server 'localhost_1_10'. (253 ms elapsed)
          Sending 'cb_seq_13632' to server 'localhost_1_10'...
            Sent 'cb_seq_13632' to server 'localhost_1_10'.
          Received 'cb_seq_13626' from server 'localhost_1_7'. (288 ms elapsed)
          Sending 'cb_seq_13644' to server 'localhost_1_7'...
            Sent 'cb_seq_13644' to server 'localhost_1_7'.
          Received 'cb_seq_13630' from server 'localhost_1_9'. (301 ms elapsed)
          Received 'cb_seq_13628' from server 'localhost_1_6'. (306 ms elapsed)
          Received 'cb_seq_13618' from server 'localhost_1_0'. (317 ms elapsed)
          Received 'cb_seq_13644' from server 'localhost_1_7'. (213 ms elapsed)
          Received 'cb_seq_13632' from server 'localhost_1_10'. (632 ms elapsed)
          Received 'cb_seq_13650' from server 'localhost_1_8'. (2461 ms elapsed)
          Restructuring (delay-based) logic partition in cluster_clock_gating_3246...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_3246
        Optimizing logic partition in cluster_clock_gating_3246...
          Restructuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8...
          Done restructuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8
        Optimizing logic partition in spi_slave_regs_REG_SIZE8...
          Restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Optimizing logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Optimizing logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Optimizing logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003_3270...
          Done restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003_3270
        Optimizing component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003_3270...
          Restructuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269...
          Done restructuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269
        Optimizing logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269...
          Restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_3271...
          Done restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_3271
        Optimizing component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c_3271...
          Restructuring (delay-based) dc_synchronizer_WIDTH1_RESET_VALUE1h0_3268...
          Done restructuring (delay-based) dc_synchronizer_WIDTH1_RESET_VALUE1h0_3268
        Optimizing component dc_synchronizer_WIDTH1_RESET_VALUE1h0_3268...
          Restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_3267...
          Done restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_3267
        Optimizing logic partition in dc_full_detector_BUFFER_DEPTH8_3267...
          Restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003...
          Done restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003
        Optimizing component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h00000003...
          Restructuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c...
          Done restructuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c
        Optimizing logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c...
          Restructuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0...
          Done restructuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0
        Optimizing logic partition in riscv_int_controller_PULP_SECURE0...
          Restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c...
          Done restructuring (delay-based) dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c
        Optimizing component dc_token_ring_BUFFER_DEPTH8_RESET_VALUE32h0000000c...
          Restructuring (delay-based) dc_synchronizer_WIDTH1_RESET_VALUE1h0...
          Done restructuring (delay-based) dc_synchronizer_WIDTH1_RESET_VALUE1h0
        Optimizing component dc_synchronizer_WIDTH1_RESET_VALUE1h0...
          Restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8
        Optimizing logic partition in dc_full_detector_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
        Optimizing logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2
        Optimizing logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3210...
          Done restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3210
        Optimizing component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3210...
          Restructuring (delay-based) logic partition in uart_transmitter...
          Done restructuring (delay-based) logic partition in uart_transmitter
        Optimizing logic partition in uart_transmitter...
          Restructuring (delay-based) slib_mv_filter_WIDTH4_THRESHOLD10...
          Done restructuring (delay-based) slib_mv_filter_WIDTH4_THRESHOLD10
        Optimizing component slib_mv_filter_WIDTH4_THRESHOLD10...
          Restructuring (delay-based) slib_input_filter_SIZE4...
          Done restructuring (delay-based) slib_input_filter_SIZE4
        Optimizing component slib_input_filter_SIZE4...
          Restructuring (delay-based) logic partition in slib_counter_WIDTH4...
          Done restructuring (delay-based) logic partition in slib_counter_WIDTH4
        Optimizing logic partition in slib_counter_WIDTH4...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Restructuring (delay-based) logic partition in uart_interrupt...
          Done restructuring (delay-based) logic partition in uart_interrupt
        Optimizing logic partition in uart_interrupt...
          Restructuring (delay-based) slib_input_filter_SIZE2...
          Done restructuring (delay-based) slib_input_filter_SIZE2
        Optimizing component slib_input_filter_SIZE2...
          Restructuring (delay-based) logic partition in uart_baudgen...
          Done restructuring (delay-based) logic partition in uart_baudgen
        Optimizing logic partition in uart_baudgen...
          Restructuring (delay-based) logic partition in slib_clock_div_RATIO8...
          Done restructuring (delay-based) logic partition in slib_clock_div_RATIO8
        Optimizing logic partition in slib_clock_div_RATIO8...
          Restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Optimizing logic partition in riscv_mult_SHARED_DSP_MULT0...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Restructuring (delay-based) logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Optimizing logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in cluster_clock_gating_3240...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_3240
        Optimizing logic partition in cluster_clock_gating_3240...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768...
          Done restructuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768
        Optimizing logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768...
          Restructuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done restructuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Optimizing logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Restructuring (delay-based) logic partition in boot_code...
          Done restructuring (delay-based) logic partition in boot_code
        Optimizing logic partition in boot_code...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in riscv_debug_unit...
          Done restructuring (delay-based) logic partition in riscv_debug_unit
        Optimizing logic partition in riscv_debug_unit...
          Restructuring (delay-based) logic partition in cluster_clock_gating_3258...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_3258
        Optimizing logic partition in cluster_clock_gating_3258...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4
        Optimizing logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4...
          Restructuring (delay-based) logic partition in cluster_clock_gating_3260...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_3260
        Optimizing logic partition in cluster_clock_gating_3260...
          Restructuring (delay-based) logic partition in cluster_clock_gating...
          Done restructuring (delay-based) logic partition in cluster_clock_gating
        Optimizing logic partition in cluster_clock_gating...
          Restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3216...
          Done restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3216
        Optimizing component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3216...
          Restructuring (delay-based) logic partition in cluster_clock_gating_3261...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_3261
        Optimizing logic partition in cluster_clock_gating_3261...
          Restructuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768_3481...
          Done restructuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768_3481
        Optimizing logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768_3481...
          Restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Optimizing logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in cluster_clock_gating_3262...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_3262
        Optimizing logic partition in cluster_clock_gating_3262...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338
        Optimizing logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in cluster_clock_gating_3265...
          Done restructuring (delay-based) logic partition in cluster_clock_gating_3265
        Optimizing logic partition in cluster_clock_gating_3265...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345
        Optimizing logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Restructuring (delay-based) logic partition in adbg_or1k_status_reg_NB_CORES1...
          Done restructuring (delay-based) logic partition in adbg_or1k_status_reg_NB_CORES1
        Optimizing logic partition in adbg_or1k_status_reg_NB_CORES1...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in adbg_or1k_biu_NB_CORES1...
          Done restructuring (delay-based) logic partition in adbg_or1k_biu_NB_CORES1
        Optimizing logic partition in adbg_or1k_biu_NB_CORES1...
          Restructuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2...
          Done restructuring (delay-based) axi_RR_Flag_Req_MAX_COUNT3_WIDTH2
        Optimizing component axi_RR_Flag_Req_MAX_COUNT3_WIDTH2...
          Restructuring (delay-based) cb_seq_13650...
          Done restructuring (delay-based) cb_seq_13650
        Optimizing component cb_seq_13650...
          Restructuring (delay-based) mux_ctl_0x_13458...
          Done restructuring (delay-based) mux_ctl_0x_13458
        Optimizing component mux_ctl_0x_13458...
          Restructuring (delay-based) cb_seq_13658...
          Done restructuring (delay-based) cb_seq_13658
        Optimizing component cb_seq_13658...
          Restructuring (delay-based) cb_seq_14391...
          Done restructuring (delay-based) cb_seq_14391
        Optimizing component cb_seq_14391...
          Restructuring (delay-based) cb_seq_14390...
          Done restructuring (delay-based) cb_seq_14390
        Optimizing component cb_seq_14390...
          Restructuring (delay-based) cb_seq_13621...
          Done restructuring (delay-based) cb_seq_13621
        Optimizing component cb_seq_13621...
          Restructuring (delay-based) cb_seq_13594...
          Done restructuring (delay-based) cb_seq_13594
        Optimizing component cb_seq_13594...
          Restructuring (delay-based) cb_seq_13622...
          Done restructuring (delay-based) cb_seq_13622
        Optimizing component cb_seq_13622...
          Restructuring (delay-based) cb_seq_13664...
          Done restructuring (delay-based) cb_seq_13664
        Optimizing component cb_seq_13664...
          Restructuring (delay-based) cb_seq_13665...
          Done restructuring (delay-based) cb_seq_13665
        Optimizing component cb_seq_13665...
          Restructuring (delay-based) cb_seq_13616...
          Done restructuring (delay-based) cb_seq_13616
        Optimizing component cb_seq_13616...
          Restructuring (delay-based) cb_seq_13630...
          Done restructuring (delay-based) cb_seq_13630
        Optimizing component cb_seq_13630...
          Restructuring (delay-based) cb_seq_13626...
          Done restructuring (delay-based) cb_seq_13626
        Optimizing component cb_seq_13626...
          Restructuring (delay-based) cb_seq_13753...
          Done restructuring (delay-based) cb_seq_13753
        Optimizing component cb_seq_13753...
          Restructuring (delay-based) cb_seq_13618...
          Done restructuring (delay-based) cb_seq_13618
        Optimizing component cb_seq_13618...
          Restructuring (delay-based) cb_seq_13628...
          Done restructuring (delay-based) cb_seq_13628
        Optimizing component cb_seq_13628...
          Restructuring (delay-based) cb_seq_13632...
          Done restructuring (delay-based) cb_seq_13632
        Optimizing component cb_seq_13632...
          Restructuring (delay-based) cb_seq_13644...
          Done restructuring (delay-based) cb_seq_13644
        Optimizing component cb_seq_13644...
        Distributing super-thread jobs: cb_seq_13648 cb_seq_13652 cb_seq_13634 cb_seq_13745
          Sending 'cb_seq_13648' to server 'localhost_1_8'...
            Sent 'cb_seq_13648' to server 'localhost_1_8'.
          Sending 'cb_seq_13652' to server 'localhost_1_9'...
            Sent 'cb_seq_13652' to server 'localhost_1_9'.
          Sending 'cb_seq_13634' to server 'localhost_1_10'...
            Sent 'cb_seq_13634' to server 'localhost_1_10'.
          Sending 'cb_seq_13745' to server 'localhost_1_0'...
            Sent 'cb_seq_13745' to server 'localhost_1_0'.
          Received 'cb_seq_13634' from server 'localhost_1_10'. (685 ms elapsed)
          Received 'cb_seq_13745' from server 'localhost_1_0'. (806 ms elapsed)
          Received 'cb_seq_13652' from server 'localhost_1_9'. (1182 ms elapsed)
          Received 'cb_seq_13648' from server 'localhost_1_8'. (3959 ms elapsed)
          Restructuring (delay-based) cb_seq_13648...
          Done restructuring (delay-based) cb_seq_13648
        Optimizing component cb_seq_13648...
          Restructuring (delay-based) cb_seq_13652...
          Done restructuring (delay-based) cb_seq_13652
        Optimizing component cb_seq_13652...
          Restructuring (delay-based) cb_seq_13634...
          Done restructuring (delay-based) cb_seq_13634
        Optimizing component cb_seq_13634...
          Restructuring (delay-based) cb_seq_13745...
          Done restructuring (delay-based) cb_seq_13745
        Optimizing component cb_seq_13745...
        Distributing super-thread jobs: axi_multiplexer_DATA_WIDTH38_N_IN3_3230
          Sending 'axi_multiplexer_DATA_WIDTH38_N_IN3_3230' to server 'localhost_1_8'...
            Sent 'axi_multiplexer_DATA_WIDTH38_N_IN3_3230' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222...
          Restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8
        Optimizing logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Restructuring (delay-based) decrement_unsigned_6473...
          Done restructuring (delay-based) decrement_unsigned_6473
        Optimizing component decrement_unsigned_6473...
        Early Area Reclamation for decrement_unsigned_6473 'very_fast' (slack=214748365, area=456)...
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Received 'axi_multiplexer_DATA_WIDTH38_N_IN3_3230' from server 'localhost_1_8'. (312 ms elapsed)
          Restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8
        Optimizing logic partition in dc_full_detector_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Done restructuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6
        Optimizing logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Restructuring (delay-based) decrement_unsigned_6473_2...
          Done restructuring (delay-based) decrement_unsigned_6473_2
        Optimizing component decrement_unsigned_6473_2...
        Early Area Reclamation for decrement_unsigned_6473_2 'very_fast' (slack=214748365, area=456)...
          Restructuring (delay-based) decrement_unsigned...
          Done restructuring (delay-based) decrement_unsigned
        Optimizing component decrement_unsigned...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) slib_input_sync_4...
          Done restructuring (delay-based) slib_input_sync_4
        Optimizing component slib_input_sync_4...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225...
          Restructuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_3272...
          Done restructuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_3272
        Optimizing logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_3272...
          Restructuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8
        Optimizing logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194...
          Restructuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3_3230...
          Done restructuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3_3230
        Optimizing component axi_multiplexer_DATA_WIDTH38_N_IN3_3230...
          Restructuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done restructuring (delay-based) logic partition in riscv_prefetch_buffer
        Optimizing logic partition in riscv_prefetch_buffer...
          Restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Optimizing logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
        Distributing super-thread jobs: cb_seq_13759 cb_seq_13740 cb_seq_13742 cb_seq_13735 cb_seq_13761 cb_seq_13636 cb_seq_13738
          Sending 'cb_seq_13759' to server 'localhost_1_8'...
            Sent 'cb_seq_13759' to server 'localhost_1_8'.
          Sending 'cb_seq_13740' to server 'localhost_1_9'...
            Sent 'cb_seq_13740' to server 'localhost_1_9'.
          Sending 'cb_seq_13742' to server 'localhost_1_10'...
            Sent 'cb_seq_13742' to server 'localhost_1_10'.
          Sending 'cb_seq_13735' to server 'localhost_1_0'...
            Sent 'cb_seq_13735' to server 'localhost_1_0'.
          Sending 'cb_seq_13761' to server 'localhost_1_6'...
            Sent 'cb_seq_13761' to server 'localhost_1_6'.
          Sending 'cb_seq_13636' to server 'localhost_1_7'...
            Sent 'cb_seq_13636' to server 'localhost_1_7'.
          Received 'cb_seq_13636' from server 'localhost_1_7'. (434 ms elapsed)
          Sending 'cb_seq_13738' to server 'localhost_1_7'...
            Sent 'cb_seq_13738' to server 'localhost_1_7'.
          Received 'cb_seq_13735' from server 'localhost_1_0'. (664 ms elapsed)
          Received 'cb_seq_13738' from server 'localhost_1_7'. (1405 ms elapsed)
          Received 'cb_seq_13759' from server 'localhost_1_8'. (1971 ms elapsed)
          Restructuring (delay-based) cb_seq_13759...
          Done restructuring (delay-based) cb_seq_13759
        Optimizing component cb_seq_13759...
          Received 'cb_seq_13740' from server 'localhost_1_9'. (1995 ms elapsed)
          Restructuring (delay-based) cb_seq_13740...
          Done restructuring (delay-based) cb_seq_13740
        Optimizing component cb_seq_13740...
          Received 'cb_seq_13742' from server 'localhost_1_10'. (2012 ms elapsed)
          Restructuring (delay-based) cb_seq_13742...
          Done restructuring (delay-based) cb_seq_13742
        Optimizing component cb_seq_13742...
          Restructuring (delay-based) cb_seq_13735...
          Done restructuring (delay-based) cb_seq_13735
        Optimizing component cb_seq_13735...
          Received 'cb_seq_13761' from server 'localhost_1_6'. (2027 ms elapsed)
          Restructuring (delay-based) cb_seq_13761...
          Done restructuring (delay-based) cb_seq_13761
        Optimizing component cb_seq_13761...
          Restructuring (delay-based) cb_seq_13636...
          Done restructuring (delay-based) cb_seq_13636
        Optimizing component cb_seq_13636...
          Restructuring (delay-based) cb_seq_13738...
          Done restructuring (delay-based) cb_seq_13738
        Optimizing component cb_seq_13738...
        Distributing super-thread jobs: cb_part_14156 increment_unsigned_6472 increment_unsigned_6472_5
          Sending 'cb_part_14156' to server 'localhost_1_8'...
            Sent 'cb_part_14156' to server 'localhost_1_8'.
          Sending 'increment_unsigned_6472' to server 'localhost_1_9'...
            Sent 'increment_unsigned_6472' to server 'localhost_1_9'.
          Sending 'increment_unsigned_6472_5' to server 'localhost_1_10'...
            Sent 'increment_unsigned_6472_5' to server 'localhost_1_10'.
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Received 'increment_unsigned_6472_5' from server 'localhost_1_10'. (195 ms elapsed)
          Received 'increment_unsigned_6472' from server 'localhost_1_9'. (202 ms elapsed)
          Received 'cb_part_14156' from server 'localhost_1_8'. (617 ms elapsed)
          Restructuring (delay-based) cb_part_14156...
          Done restructuring (delay-based) cb_part_14156
        Optimizing component cb_part_14156...
          Restructuring (delay-based) increment_unsigned_6472...
          Done restructuring (delay-based) increment_unsigned_6472
        Optimizing component increment_unsigned_6472...
        Early Area Reclamation for increment_unsigned_6472 'very_fast' (slack=214748365, area=623)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned_6472_5...
          Done restructuring (delay-based) increment_unsigned_6472_5
        Optimizing component increment_unsigned_6472_5...
        Early Area Reclamation for increment_unsigned_6472_5 'very_fast' (slack=214748365, area=623)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
        Distributing super-thread jobs: cb_seq_13638
          Sending 'cb_seq_13638' to server 'localhost_1_8'...
            Sent 'cb_seq_13638' to server 'localhost_1_8'.
          Received 'cb_seq_13638' from server 'localhost_1_8'. (681 ms elapsed)
          Restructuring (delay-based) cb_seq_13638...
          Done restructuring (delay-based) cb_seq_13638
        Optimizing component cb_seq_13638...
        Distributing super-thread jobs: cb_part_14146 cb_part_14125
          Sending 'cb_part_14146' to server 'localhost_1_8'...
            Sent 'cb_part_14146' to server 'localhost_1_8'.
          Sending 'cb_part_14125' to server 'localhost_1_9'...
            Sent 'cb_part_14125' to server 'localhost_1_9'.
          Restructuring (delay-based) slib_edge_detect_3469...
          Done restructuring (delay-based) slib_edge_detect_3469
        Optimizing component slib_edge_detect_3469...
          Restructuring (delay-based) slib_edge_detect_3471...
          Done restructuring (delay-based) slib_edge_detect_3471
        Optimizing component slib_edge_detect_3471...
          Restructuring (delay-based) slib_edge_detect...
          Done restructuring (delay-based) slib_edge_detect
        Optimizing component slib_edge_detect...
          Restructuring (delay-based) logic partition in slib_clock_div_RATIO8...
          Done restructuring (delay-based) logic partition in slib_clock_div_RATIO8
        Optimizing logic partition in slib_clock_div_RATIO8...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189...
          Restructuring (delay-based) slib_edge_detect_3474...
          Done restructuring (delay-based) slib_edge_detect_3474
        Optimizing component slib_edge_detect_3474...
          Restructuring (delay-based) slib_edge_detect_3467...
          Done restructuring (delay-based) slib_edge_detect_3467
        Optimizing component slib_edge_detect_3467...
          Received 'cb_part_14125' from server 'localhost_1_9'. (179 ms elapsed)
          Received 'cb_part_14146' from server 'localhost_1_8'. (668 ms elapsed)
          Restructuring (delay-based) cb_part_14146...
          Done restructuring (delay-based) cb_part_14146
        Optimizing component cb_part_14146...
          Restructuring (delay-based) cb_part_14125...
          Done restructuring (delay-based) cb_part_14125
        Optimizing component cb_part_14125...
          Restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Optimizing logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Restructuring (delay-based) logic partition in riscv_controller_FPU0...
          Done restructuring (delay-based) logic partition in riscv_controller_FPU0
        Optimizing logic partition in riscv_controller_FPU0...
          Restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
        Distributing super-thread jobs: cb_part_14129 cb_oseq_13643
          Sending 'cb_part_14129' to server 'localhost_1_8'...
            Sent 'cb_part_14129' to server 'localhost_1_8'.
          Sending 'cb_oseq_13643' to server 'localhost_1_9'...
            Sent 'cb_oseq_13643' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in apb_timer...
          Done restructuring (delay-based) logic partition in apb_timer
        Optimizing logic partition in apb_timer...
          Restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Optimizing logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Optimizing logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in riscv_debug_unit...
          Done restructuring (delay-based) logic partition in riscv_debug_unit
        Optimizing logic partition in riscv_debug_unit...
          Restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Optimizing logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Restructuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Done restructuring (delay-based) logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6
        Optimizing logic partition in riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6...
          Received 'cb_oseq_13643' from server 'localhost_1_9'. (215 ms elapsed)
          Received 'cb_part_14129' from server 'localhost_1_8'. (375 ms elapsed)
          Restructuring (delay-based) cb_part_14129...
          Done restructuring (delay-based) cb_part_14129
        Optimizing component cb_part_14129...
          Restructuring (delay-based) cb_oseq_13643...
          Done restructuring (delay-based) cb_oseq_13643
        Optimizing component cb_oseq_13643...
        Distributing super-thread jobs: cb_seq_13705 cb_seq_13654 cb_seq_13722 cb_seq_13695 cb_seq_13694
          Sending 'cb_seq_13705' to server 'localhost_1_8'...
            Sent 'cb_seq_13705' to server 'localhost_1_8'.
          Sending 'cb_seq_13654' to server 'localhost_1_9'...
            Sent 'cb_seq_13654' to server 'localhost_1_9'.
          Sending 'cb_seq_13722' to server 'localhost_1_10'...
            Sent 'cb_seq_13722' to server 'localhost_1_10'.
          Sending 'cb_seq_13695' to server 'localhost_1_0'...
            Sent 'cb_seq_13695' to server 'localhost_1_0'.
          Sending 'cb_seq_13694' to server 'localhost_1_6'...
            Sent 'cb_seq_13694' to server 'localhost_1_6'.
          Received 'cb_seq_13695' from server 'localhost_1_0'. (304 ms elapsed)
          Received 'cb_seq_13705' from server 'localhost_1_8'. (735 ms elapsed)
          Restructuring (delay-based) cb_seq_13705...
          Done restructuring (delay-based) cb_seq_13705
        Optimizing component cb_seq_13705...
          Received 'cb_seq_13654' from server 'localhost_1_9'. (797 ms elapsed)
          Restructuring (delay-based) cb_seq_13654...
          Done restructuring (delay-based) cb_seq_13654
        Optimizing component cb_seq_13654...
          Received 'cb_seq_13722' from server 'localhost_1_10'. (800 ms elapsed)
          Restructuring (delay-based) cb_seq_13722...
          Done restructuring (delay-based) cb_seq_13722
        Optimizing component cb_seq_13722...
          Restructuring (delay-based) cb_seq_13695...
          Done restructuring (delay-based) cb_seq_13695
        Optimizing component cb_seq_13695...
          Received 'cb_seq_13694' from server 'localhost_1_6'. (807 ms elapsed)
          Restructuring (delay-based) cb_seq_13694...
          Done restructuring (delay-based) cb_seq_13694
        Optimizing component cb_seq_13694...
        Distributing super-thread jobs: cb_part_14124 riscv_compressed_decoder_FPU0 cb_oseq_13747
          Sending 'cb_part_14124' to server 'localhost_1_8'...
            Sent 'cb_part_14124' to server 'localhost_1_8'.
          Sending 'riscv_compressed_decoder_FPU0' to server 'localhost_1_9'...
            Sent 'riscv_compressed_decoder_FPU0' to server 'localhost_1_9'.
          Sending 'cb_oseq_13747' to server 'localhost_1_10'...
            Sent 'cb_oseq_13747' to server 'localhost_1_10'.
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2...
          Restructuring (delay-based) logic partition in riscv_debug_unit...
          Done restructuring (delay-based) logic partition in riscv_debug_unit
        Optimizing logic partition in riscv_debug_unit...
          Restructuring (delay-based) logic partition in riscv_debug_unit...
          Done restructuring (delay-based) logic partition in riscv_debug_unit
        Optimizing logic partition in riscv_debug_unit...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Early Area Reclamation for add_unsigned 'very_fast' (slack=214748365, area=564)...
          Restructuring (delay-based) add_unsigned_15211...
          Done restructuring (delay-based) add_unsigned_15211
        Optimizing component add_unsigned_15211...
          Received 'riscv_compressed_decoder_FPU0' from server 'localhost_1_9'. (427 ms elapsed)
          Received 'cb_oseq_13747' from server 'localhost_1_10'. (444 ms elapsed)
          Received 'cb_part_14124' from server 'localhost_1_8'. (718 ms elapsed)
          Restructuring (delay-based) cb_part_14124...
          Done restructuring (delay-based) cb_part_14124
        Optimizing component cb_part_14124...
          Restructuring (delay-based) riscv_compressed_decoder_FPU0...
          Done restructuring (delay-based) riscv_compressed_decoder_FPU0
        Optimizing component riscv_compressed_decoder_FPU0...
          Restructuring (delay-based) cb_oseq_13747...
          Done restructuring (delay-based) cb_oseq_13747
        Optimizing component cb_oseq_13747...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Done restructuring (delay-based) logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
        Optimizing logic partition in riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2...
          Restructuring (delay-based) logic partition in riscv_fetch_fifo...
          Done restructuring (delay-based) logic partition in riscv_fetch_fifo
        Optimizing logic partition in riscv_fetch_fifo...
        Distributing super-thread jobs: cb_part_13813
          Sending 'cb_part_13813' to server 'localhost_1_8'...
            Sent 'cb_part_13813' to server 'localhost_1_8'.
          Received 'cb_part_13813' from server 'localhost_1_8'. (239 ms elapsed)
          Restructuring (delay-based) cb_part_13813...
          Done restructuring (delay-based) cb_part_13813
        Optimizing component cb_part_13813...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done restructuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Optimizing logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
        Distributing super-thread jobs: cb_part_14099
          Sending 'cb_part_14099' to server 'localhost_1_8'...
            Sent 'cb_part_14099' to server 'localhost_1_8'.
          Received 'cb_part_14099' from server 'localhost_1_8'. (244 ms elapsed)
          Restructuring (delay-based) cb_part_14099...
          Done restructuring (delay-based) cb_part_14099
        Optimizing component cb_part_14099...
          Restructuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Done restructuring (delay-based) logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
        Optimizing logic partition in instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
        Distributing super-thread jobs: cb_part_14105
          Sending 'cb_part_14105' to server 'localhost_1_8'...
            Sent 'cb_part_14105' to server 'localhost_1_8'.
          Received 'cb_part_14105' from server 'localhost_1_8'. (131 ms elapsed)
          Restructuring (delay-based) cb_part_14105...
          Done restructuring (delay-based) cb_part_14105
        Optimizing component cb_part_14105...
          Restructuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done restructuring (delay-based) logic partition in riscv_prefetch_buffer
        Optimizing logic partition in riscv_prefetch_buffer...
        Distributing super-thread jobs: riscv_hwloop_controller_N_REGS2 mux_ctl_0x_13462
          Sending 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_8'...
            Sent 'riscv_hwloop_controller_N_REGS2' to server 'localhost_1_8'.
          Sending 'mux_ctl_0x_13462' to server 'localhost_1_9'...
            Sent 'mux_ctl_0x_13462' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done restructuring (delay-based) logic partition in riscv_prefetch_buffer
        Optimizing logic partition in riscv_prefetch_buffer...
          Restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Optimizing logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in riscv_prefetch_buffer...
          Done restructuring (delay-based) logic partition in riscv_prefetch_buffer
        Optimizing logic partition in riscv_prefetch_buffer...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in apb_timer...
          Done restructuring (delay-based) logic partition in apb_timer
        Optimizing logic partition in apb_timer...
          Restructuring (delay-based) logic partition in apb_timer...
          Done restructuring (delay-based) logic partition in apb_timer
        Optimizing logic partition in apb_timer...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196...
          Restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
        Optimizing logic partition in apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3185...
          Restructuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768...
          Done restructuring (delay-based) logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768
        Optimizing logic partition in sp_ram_ADDR_WIDTH15_DATA_WIDTH32_NUM_WORDS32768...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223...
          Received 'mux_ctl_0x_13462' from server 'localhost_1_9'. (323 ms elapsed)
          Received 'riscv_hwloop_controller_N_REGS2' from server 'localhost_1_8'. (418 ms elapsed)
          Restructuring (delay-based) riscv_hwloop_controller_N_REGS2...
          Done restructuring (delay-based) riscv_hwloop_controller_N_REGS2
        Optimizing component riscv_hwloop_controller_N_REGS2...
          Restructuring (delay-based) mux_ctl_0x_13462...
          Done restructuring (delay-based) mux_ctl_0x_13462
        Optimizing component mux_ctl_0x_13462...
          Restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
          Done restructuring (delay-based) logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
        Optimizing logic partition in riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0...
        Distributing super-thread jobs: cb_part_14063 cb_part_14091
          Sending 'cb_part_14063' to server 'localhost_1_8'...
            Sent 'cb_part_14063' to server 'localhost_1_8'.
          Sending 'cb_part_14091' to server 'localhost_1_9'...
            Sent 'cb_part_14091' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Received 'cb_part_14091' from server 'localhost_1_9'. (227 ms elapsed)
          Restructuring (delay-based) logic partition in riscv_fetch_fifo...
          Done restructuring (delay-based) logic partition in riscv_fetch_fifo
        Optimizing logic partition in riscv_fetch_fifo...
          Received 'cb_part_14063' from server 'localhost_1_8'. (2802 ms elapsed)
          Restructuring (delay-based) cb_part_14063...
          Done restructuring (delay-based) cb_part_14063
        Optimizing component cb_part_14063...
          Restructuring (delay-based) cb_part_14091...
          Done restructuring (delay-based) cb_part_14091
        Optimizing component cb_part_14091...
          Restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
        Distributing super-thread jobs: cb_part_14080
          Sending 'cb_part_14080' to server 'localhost_1_8'...
            Sent 'cb_part_14080' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0...
          Done restructuring (delay-based) logic partition in riscv_int_controller_PULP_SECURE0
        Optimizing logic partition in riscv_int_controller_PULP_SECURE0...
          Restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Done restructuring (delay-based) logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
        Optimizing logic partition in riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Received 'cb_part_14080' from server 'localhost_1_8'. (127 ms elapsed)
          Restructuring (delay-based) cb_part_14080...
          Done restructuring (delay-based) cb_part_14080
        Optimizing component cb_part_14080...
        Distributing super-thread jobs: cb_part_14087
          Sending 'cb_part_14087' to server 'localhost_1_8'...
            Sent 'cb_part_14087' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in riscv_controller_FPU0...
          Done restructuring (delay-based) logic partition in riscv_controller_FPU0
        Optimizing logic partition in riscv_controller_FPU0...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Received 'cb_part_14087' from server 'localhost_1_8'. (2283 ms elapsed)
          Restructuring (delay-based) cb_part_14087...
          Done restructuring (delay-based) cb_part_14087
        Optimizing component cb_part_14087...
        Distributing super-thread jobs: shift_right_vlog_unsigned cb_part_14077 add_unsigned_1331_3033 sub_unsigned_1525 arith_shift_right_vlog_unsigned arith_shift_right_vlog_unsigned_3159
          Sending 'shift_right_vlog_unsigned' to server 'localhost_1_8'...
            Sent 'shift_right_vlog_unsigned' to server 'localhost_1_8'.
          Sending 'cb_part_14077' to server 'localhost_1_9'...
            Sent 'cb_part_14077' to server 'localhost_1_9'.
          Sending 'add_unsigned_1331_3033' to server 'localhost_1_10'...
            Sent 'add_unsigned_1331_3033' to server 'localhost_1_10'.
          Sending 'sub_unsigned_1525' to server 'localhost_1_0'...
            Sent 'sub_unsigned_1525' to server 'localhost_1_0'.
          Sending 'arith_shift_right_vlog_unsigned' to server 'localhost_1_6'...
            Sent 'arith_shift_right_vlog_unsigned' to server 'localhost_1_6'.
          Sending 'arith_shift_right_vlog_unsigned_3159' to server 'localhost_1_7'...
            Sent 'arith_shift_right_vlog_unsigned_3159' to server 'localhost_1_7'.
          Received 'arith_shift_right_vlog_unsigned_3159' from server 'localhost_1_7'. (342 ms elapsed)
          Received 'arith_shift_right_vlog_unsigned' from server 'localhost_1_6'. (346 ms elapsed)
          Received 'add_unsigned_1331_3033' from server 'localhost_1_10'. (453 ms elapsed)
          Received 'sub_unsigned_1525' from server 'localhost_1_0'. (479 ms elapsed)
          Received 'cb_part_14077' from server 'localhost_1_9'. (707 ms elapsed)
          Received 'shift_right_vlog_unsigned' from server 'localhost_1_8'. (904 ms elapsed)
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
        Early Area Reclamation for shift_right_vlog_unsigned 'very_fast' (slack=214748365, area=3581)...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) cb_part_14077...
          Done restructuring (delay-based) cb_part_14077
        Optimizing component cb_part_14077...
          Restructuring (delay-based) add_unsigned_1331_3033...
          Done restructuring (delay-based) add_unsigned_1331_3033
        Optimizing component add_unsigned_1331_3033...
        Early Area Reclamation for add_unsigned_1331_3033 'very_fast' (slack=214748365, area=1227)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) sub_unsigned_1525...
          Done restructuring (delay-based) sub_unsigned_1525
        Optimizing component sub_unsigned_1525...
        Early Area Reclamation for sub_unsigned_1525 'very_fast' (slack=214748365, area=1222)...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
        Early Area Reclamation for arith_shift_right_vlog_unsigned 'very_fast' (slack=214748365, area=849)...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned_3159...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned_3159
        Optimizing component arith_shift_right_vlog_unsigned_3159...
        Early Area Reclamation for arith_shift_right_vlog_unsigned_3159 'very_fast' (slack=214748365, area=849)...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
        Distributing super-thread jobs: cb_part_14089 cb_part_13802
          Sending 'cb_part_14089' to server 'localhost_1_8'...
            Sent 'cb_part_14089' to server 'localhost_1_8'.
          Sending 'cb_part_13802' to server 'localhost_1_9'...
            Sent 'cb_part_13802' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Received 'cb_part_13802' from server 'localhost_1_9'. (147 ms elapsed)
          Received 'cb_part_14089' from server 'localhost_1_8'. (236 ms elapsed)
          Restructuring (delay-based) cb_part_14089...
          Done restructuring (delay-based) cb_part_14089
        Optimizing component cb_part_14089...
          Restructuring (delay-based) cb_part_13802...
          Done restructuring (delay-based) cb_part_13802
        Optimizing component cb_part_13802...
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
        Distributing super-thread jobs: cb_part_13807
          Sending 'cb_part_13807' to server 'localhost_1_8'...
            Sent 'cb_part_13807' to server 'localhost_1_8'.
          Received 'cb_part_13807' from server 'localhost_1_8'. (167 ms elapsed)
          Restructuring (delay-based) cb_part_13807...
          Done restructuring (delay-based) cb_part_13807
        Optimizing component cb_part_13807...
        Distributing super-thread jobs: add_unsigned_1331_3032 cb_part_14073
          Sending 'add_unsigned_1331_3032' to server 'localhost_1_8'...
            Sent 'add_unsigned_1331_3032' to server 'localhost_1_8'.
          Sending 'cb_part_14073' to server 'localhost_1_9'...
            Sent 'cb_part_14073' to server 'localhost_1_9'.
          Restructuring (delay-based) bmux_6470_1...
          Done restructuring (delay-based) bmux_6470_1
        Optimizing component bmux_6470_1...
          Restructuring (delay-based) bmux_6470...
          Done restructuring (delay-based) bmux_6470
        Optimizing component bmux_6470...
          Received 'cb_part_14073' from server 'localhost_1_9'. (216 ms elapsed)
          Received 'add_unsigned_1331_3032' from server 'localhost_1_8'. (350 ms elapsed)
          Restructuring (delay-based) add_unsigned_1331_3032...
          Done restructuring (delay-based) add_unsigned_1331_3032
        Optimizing component add_unsigned_1331_3032...
        Early Area Reclamation for add_unsigned_1331_3032 'very_fast' (slack=214748365, area=1212)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) cb_part_14073...
          Done restructuring (delay-based) cb_part_14073
        Optimizing component cb_part_14073...
        Distributing super-thread jobs: cb_seq_13755 cb_seq_13666
          Sending 'cb_seq_13755' to server 'localhost_1_8'...
            Sent 'cb_seq_13755' to server 'localhost_1_8'.
          Sending 'cb_seq_13666' to server 'localhost_1_9'...
            Sent 'cb_seq_13666' to server 'localhost_1_9'.
          Received 'cb_seq_13666' from server 'localhost_1_9'. (851 ms elapsed)
          Received 'cb_seq_13755' from server 'localhost_1_8'. (1200 ms elapsed)
          Restructuring (delay-based) cb_seq_13755...
          Done restructuring (delay-based) cb_seq_13755
        Optimizing component cb_seq_13755...
          Restructuring (delay-based) cb_seq_13666...
          Done restructuring (delay-based) cb_seq_13666
        Optimizing component cb_seq_13666...
        Distributing super-thread jobs: arith_shift_right_vlog_unsigned_3259 add_signed
          Sending 'arith_shift_right_vlog_unsigned_3259' to server 'localhost_1_8'...
            Sent 'arith_shift_right_vlog_unsigned_3259' to server 'localhost_1_8'.
          Sending 'add_signed' to server 'localhost_1_9'...
            Sent 'add_signed' to server 'localhost_1_9'.
          Restructuring (delay-based) csa_tree_6465...
          Done restructuring (delay-based) csa_tree_6465
        Optimizing component csa_tree_6465...
          Received 'add_signed' from server 'localhost_1_9'. (383 ms elapsed)
          Received 'arith_shift_right_vlog_unsigned_3259' from server 'localhost_1_8'. (446 ms elapsed)
          Restructuring (delay-based) arith_shift_right_vlog_unsigned_3259...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned_3259
        Optimizing component arith_shift_right_vlog_unsigned_3259...
        Early Area Reclamation for arith_shift_right_vlog_unsigned_3259 'very_fast' (slack=214748365, area=2188)...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
        Early Area Reclamation for add_signed 'very_fast' (slack=214748365, area=1305)...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Optimizing logic partition in riscv_mult_SHARED_DSP_MULT0...
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Restructuring (delay-based) alu_ff...
          Done restructuring (delay-based) alu_ff
        Optimizing component alu_ff...
        Distributing super-thread jobs: cb_seq_13662 cb_seq_13775 cb_seq_13709 cb_seq_13660 cb_seq_13690 cb_seq_13670
          Sending 'cb_seq_13662' to server 'localhost_1_8'...
            Sent 'cb_seq_13662' to server 'localhost_1_8'.
          Sending 'cb_seq_13775' to server 'localhost_1_9'...
            Sent 'cb_seq_13775' to server 'localhost_1_9'.
          Sending 'cb_seq_13709' to server 'localhost_1_10'...
            Sent 'cb_seq_13709' to server 'localhost_1_10'.
          Sending 'cb_seq_13660' to server 'localhost_1_0'...
            Sent 'cb_seq_13660' to server 'localhost_1_0'.
          Sending 'cb_seq_13690' to server 'localhost_1_6'...
            Sent 'cb_seq_13690' to server 'localhost_1_6'.
          Sending 'cb_seq_13670' to server 'localhost_1_7'...
            Sent 'cb_seq_13670' to server 'localhost_1_7'.
          Received 'cb_seq_13670' from server 'localhost_1_7'. (329 ms elapsed)
          Received 'cb_seq_13660' from server 'localhost_1_0'. (372 ms elapsed)
          Received 'cb_seq_13690' from server 'localhost_1_6'. (472 ms elapsed)
          Received 'cb_seq_13709' from server 'localhost_1_10'. (575 ms elapsed)
          Received 'cb_seq_13775' from server 'localhost_1_9'. (871 ms elapsed)
          Received 'cb_seq_13662' from server 'localhost_1_8'. (895 ms elapsed)
          Restructuring (delay-based) cb_seq_13662...
          Done restructuring (delay-based) cb_seq_13662
        Optimizing component cb_seq_13662...
          Restructuring (delay-based) cb_seq_13775...
          Done restructuring (delay-based) cb_seq_13775
        Optimizing component cb_seq_13775...
          Restructuring (delay-based) cb_seq_13709...
          Done restructuring (delay-based) cb_seq_13709
        Optimizing component cb_seq_13709...
          Restructuring (delay-based) cb_seq_13660...
          Done restructuring (delay-based) cb_seq_13660
        Optimizing component cb_seq_13660...
          Restructuring (delay-based) cb_seq_13690...
          Done restructuring (delay-based) cb_seq_13690
        Optimizing component cb_seq_13690...
          Restructuring (delay-based) cb_seq_13670...
          Done restructuring (delay-based) cb_seq_13670
        Optimizing component cb_seq_13670...
        Distributing super-thread jobs: csa_tree_add_114_70_group_7668 cb_oseq_13741 cb_oseq_13743 cb_part_14053 cb_part_13801 cb_part_14143 add_unsigned_1331_3036 cb_part_14137 geq_unsigned_3371 geq_unsigned_3372 leq_unsigned_6641_3427 leq_unsigned_6641_3425 geq_unsigned_3374 add_unsigned_2772
          Sending 'csa_tree_add_114_70_group_7668' to server 'localhost_1_8'...
            Sent 'csa_tree_add_114_70_group_7668' to server 'localhost_1_8'.
          Sending 'cb_oseq_13741' to server 'localhost_1_9'...
            Sent 'cb_oseq_13741' to server 'localhost_1_9'.
          Sending 'cb_oseq_13743' to server 'localhost_1_10'...
            Sent 'cb_oseq_13743' to server 'localhost_1_10'.
          Sending 'cb_part_14053' to server 'localhost_1_0'...
            Sent 'cb_part_14053' to server 'localhost_1_0'.
          Sending 'cb_part_13801' to server 'localhost_1_6'...
            Sent 'cb_part_13801' to server 'localhost_1_6'.
          Sending 'cb_part_14143' to server 'localhost_1_7'...
            Sent 'cb_part_14143' to server 'localhost_1_7'.
          Received 'cb_part_14143' from server 'localhost_1_7'. (318 ms elapsed)
          Sending 'add_unsigned_1331_3036' to server 'localhost_1_7'...
            Sent 'add_unsigned_1331_3036' to server 'localhost_1_7'.
          Received 'cb_part_13801' from server 'localhost_1_6'. (584 ms elapsed)
          Sending 'cb_part_14137' to server 'localhost_1_6'...
            Sent 'cb_part_14137' to server 'localhost_1_6'.
          Received 'cb_oseq_13743' from server 'localhost_1_10'. (758 ms elapsed)
          Sending 'geq_unsigned_3371' to server 'localhost_1_10'...
            Sent 'geq_unsigned_3371' to server 'localhost_1_10'.
          Received 'add_unsigned_1331_3036' from server 'localhost_1_7'. (604 ms elapsed)
          Sending 'geq_unsigned_3372' to server 'localhost_1_7'...
            Sent 'geq_unsigned_3372' to server 'localhost_1_7'.
          Received 'cb_part_14137' from server 'localhost_1_6'. (366 ms elapsed)
          Sending 'leq_unsigned_6641_3427' to server 'localhost_1_6'...
            Sent 'leq_unsigned_6641_3427' to server 'localhost_1_6'.
          Received 'cb_part_14053' from server 'localhost_1_0'. (973 ms elapsed)
          Sending 'leq_unsigned_6641_3425' to server 'localhost_1_0'...
            Sent 'leq_unsigned_6641_3425' to server 'localhost_1_0'.
          Received 'geq_unsigned_3371' from server 'localhost_1_10'. (430 ms elapsed)
          Sending 'geq_unsigned_3374' to server 'localhost_1_10'...
            Sent 'geq_unsigned_3374' to server 'localhost_1_10'.
          Received 'leq_unsigned_6641_3425' from server 'localhost_1_0'. (319 ms elapsed)
          Sending 'add_unsigned_2772' to server 'localhost_1_0'...
            Sent 'add_unsigned_2772' to server 'localhost_1_0'.
          Received 'leq_unsigned_6641_3427' from server 'localhost_1_6'. (357 ms elapsed)
          Received 'geq_unsigned_3372' from server 'localhost_1_7'. (374 ms elapsed)
          Received 'cb_oseq_13741' from server 'localhost_1_9'. (1367 ms elapsed)
          Received 'add_unsigned_2772' from server 'localhost_1_0'. (251 ms elapsed)
          Received 'geq_unsigned_3374' from server 'localhost_1_10'. (639 ms elapsed)
          Received 'csa_tree_add_114_70_group_7668' from server 'localhost_1_8'. (5394 ms elapsed)
          Restructuring (delay-based) csa_tree_add_114_70_group_7668...
          Done restructuring (delay-based) csa_tree_add_114_70_group_7668
        Optimizing component csa_tree_add_114_70_group_7668...
        Early Area Reclamation for csa_tree_add_114_70_group_7668 'very_fast' (slack=214748365, area=14748)...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) csa_tree_add_114_70_group...
          Done restructuring (delay-based) csa_tree_add_114_70_group
        Optimizing component csa_tree_add_114_70_group...
          Restructuring (delay-based) cb_oseq_13741...
          Done restructuring (delay-based) cb_oseq_13741
        Optimizing component cb_oseq_13741...
          Restructuring (delay-based) cb_oseq_13743...
          Done restructuring (delay-based) cb_oseq_13743
        Optimizing component cb_oseq_13743...
          Restructuring (delay-based) cb_part_14053...
          Done restructuring (delay-based) cb_part_14053
        Optimizing component cb_part_14053...
          Restructuring (delay-based) cb_part_13801...
          Done restructuring (delay-based) cb_part_13801
        Optimizing component cb_part_13801...
          Restructuring (delay-based) cb_part_14143...
          Done restructuring (delay-based) cb_part_14143
        Optimizing component cb_part_14143...
          Restructuring (delay-based) add_unsigned_1331_3036...
          Done restructuring (delay-based) add_unsigned_1331_3036
        Optimizing component add_unsigned_1331_3036...
        Early Area Reclamation for add_unsigned_1331_3036 'very_fast' (slack=214748365, area=1408)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) cb_part_14137...
          Done restructuring (delay-based) cb_part_14137
        Optimizing component cb_part_14137...
          Restructuring (delay-based) geq_unsigned_3371...
          Done restructuring (delay-based) geq_unsigned_3371
        Optimizing component geq_unsigned_3371...
        Early Area Reclamation for geq_unsigned_3371 'very_fast' (slack=214748365, area=731)...
          Restructuring (delay-based) geq_unsigned...
          Done restructuring (delay-based) geq_unsigned
        Optimizing component geq_unsigned...
          Restructuring (delay-based) geq_unsigned_3372...
          Done restructuring (delay-based) geq_unsigned_3372
        Optimizing component geq_unsigned_3372...
        Early Area Reclamation for geq_unsigned_3372 'very_fast' (slack=214748365, area=731)...
          Restructuring (delay-based) geq_unsigned...
          Done restructuring (delay-based) geq_unsigned
        Optimizing component geq_unsigned...
          Restructuring (delay-based) leq_unsigned_6641_3427...
          Done restructuring (delay-based) leq_unsigned_6641_3427
        Optimizing component leq_unsigned_6641_3427...
        Early Area Reclamation for leq_unsigned_6641_3427 'very_fast' (slack=214748365, area=731)...
          Restructuring (delay-based) leq_unsigned...
          Done restructuring (delay-based) leq_unsigned
        Optimizing component leq_unsigned...
          Restructuring (delay-based) leq_unsigned_6641_3425...
          Done restructuring (delay-based) leq_unsigned_6641_3425
        Optimizing component leq_unsigned_6641_3425...
        Early Area Reclamation for leq_unsigned_6641_3425 'very_fast' (slack=214748365, area=731)...
          Restructuring (delay-based) leq_unsigned...
          Done restructuring (delay-based) leq_unsigned
        Optimizing component leq_unsigned...
          Restructuring (delay-based) geq_unsigned_3374...
          Done restructuring (delay-based) geq_unsigned_3374
        Optimizing component geq_unsigned_3374...
        Early Area Reclamation for geq_unsigned_3374 'very_fast' (slack=214748365, area=731)...
          Restructuring (delay-based) geq_unsigned...
          Done restructuring (delay-based) geq_unsigned
        Optimizing component geq_unsigned...
          Restructuring (delay-based) add_unsigned_2772...
          Done restructuring (delay-based) add_unsigned_2772
        Optimizing component add_unsigned_2772...
        Early Area Reclamation for add_unsigned_2772 'very_fast' (slack=214748365, area=682)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Done restructuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12
        Optimizing logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Restructuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12...
          Done restructuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12
        Optimizing logic partition in generic_service_unit_APB_ADDR_WIDTH12...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Restructuring (delay-based) logic partition in adbg_tap_top...
          Done restructuring (delay-based) logic partition in adbg_tap_top
        Optimizing logic partition in adbg_tap_top...
          Restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Optimizing logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Optimizing logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Restructuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218...
        Distributing super-thread jobs: axi_multiplexer_DATA_WIDTH38_N_IN3
          Sending 'axi_multiplexer_DATA_WIDTH38_N_IN3' to server 'localhost_1_8'...
            Sent 'axi_multiplexer_DATA_WIDTH38_N_IN3' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Received 'axi_multiplexer_DATA_WIDTH38_N_IN3' from server 'localhost_1_8'. (137 ms elapsed)
          Restructuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3...
          Done restructuring (delay-based) axi_multiplexer_DATA_WIDTH38_N_IN3
        Optimizing component axi_multiplexer_DATA_WIDTH38_N_IN3...
          Restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Optimizing logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
        Optimizing logic partition in apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3184...
          Restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Optimizing logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Optimizing logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345
        Optimizing logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3181...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3182...
          Restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Optimizing logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
        Distributing super-thread jobs: cb_oseq_13688
          Sending 'cb_oseq_13688' to server 'localhost_1_8'...
            Sent 'cb_oseq_13688' to server 'localhost_1_8'.
          Received 'cb_oseq_13688' from server 'localhost_1_8'. (170 ms elapsed)
          Restructuring (delay-based) cb_oseq_13688...
          Done restructuring (delay-based) cb_oseq_13688
        Optimizing component cb_oseq_13688...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Done restructuring (delay-based) logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
        Optimizing logic partition in ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in riscv_load_store_unit...
          Done restructuring (delay-based) logic partition in riscv_load_store_unit
        Optimizing logic partition in riscv_load_store_unit...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in riscv_load_store_unit...
          Done restructuring (delay-based) logic partition in riscv_load_store_unit
        Optimizing logic partition in riscv_load_store_unit...
          Restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Done restructuring (delay-based) logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave
        Optimizing logic partition in core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_core_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_dbg_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_data_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_instr_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave_debug_DEBUG_BUS_Slave...
          Restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Done restructuring (delay-based) logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345
        Optimizing logic partition in core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1_REGISTERED_GRANT40h46414c5345...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338
        Optimizing logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3183...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3183
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_3183...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3222...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
        Distributing super-thread jobs: cb_seq_13777 cb_seq_13778 cb_seq_13795 cb_seq_13789
          Sending 'cb_seq_13777' to server 'localhost_1_8'...
            Sent 'cb_seq_13777' to server 'localhost_1_8'.
          Sending 'cb_seq_13778' to server 'localhost_1_9'...
            Sent 'cb_seq_13778' to server 'localhost_1_9'.
          Sending 'cb_seq_13795' to server 'localhost_1_10'...
            Sent 'cb_seq_13795' to server 'localhost_1_10'.
          Sending 'cb_seq_13789' to server 'localhost_1_0'...
            Sent 'cb_seq_13789' to server 'localhost_1_0'.
          Received 'cb_seq_13789' from server 'localhost_1_0'. (133 ms elapsed)
          Received 'cb_seq_13795' from server 'localhost_1_10'. (332 ms elapsed)
          Received 'cb_seq_13777' from server 'localhost_1_8'. (821 ms elapsed)
          Received 'cb_seq_13778' from server 'localhost_1_9'. (879 ms elapsed)
          Restructuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12...
          Done restructuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12
        Optimizing logic partition in generic_service_unit_APB_ADDR_WIDTH12...
          Restructuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12_3351...
          Done restructuring (delay-based) logic partition in generic_service_unit_APB_ADDR_WIDTH12_3351
        Optimizing logic partition in generic_service_unit_APB_ADDR_WIDTH12_3351...
          Restructuring (delay-based) cb_seq_13777...
          Done restructuring (delay-based) cb_seq_13777
        Optimizing component cb_seq_13777...
          Restructuring (delay-based) cb_seq_13778...
          Done restructuring (delay-based) cb_seq_13778
        Optimizing component cb_seq_13778...
          Restructuring (delay-based) cb_seq_13795...
          Done restructuring (delay-based) cb_seq_13795
        Optimizing component cb_seq_13795...
          Restructuring (delay-based) cb_seq_13789...
          Done restructuring (delay-based) cb_seq_13789
        Optimizing component cb_seq_13789...
        Distributing super-thread jobs: csa_tree_add_283_102_group_7666 csa_tree_add_230_63_group_7664 cb_oseq_13719 csa_tree_add_270_87_group_7662 cb_part_14062 cb_oseq_13756 cb_oseq_13760 shift_left_vlog_unsigned_2311 cb_oseq_13667 cb_oseq_13671 csa_tree_add_1154_39_group_7770 add_unsigned_1331_3037 add_unsigned_1331 add_unsigned_6480 cb_part_14030 cb_part_14034 cb_part_14070 add_unsigned_1331_3035 gt_unsigned_1521 add_unsigned_1331_3034 cb_part_14019 increment_unsigned_6472_1 increment_unsigned_6472_3 sub_unsigned_1529 cb_part_13987 cb_part_13911
          Sending 'csa_tree_add_283_102_group_7666' to server 'localhost_1_8'...
            Sent 'csa_tree_add_283_102_group_7666' to server 'localhost_1_8'.
          Sending 'csa_tree_add_230_63_group_7664' to server 'localhost_1_9'...
            Sent 'csa_tree_add_230_63_group_7664' to server 'localhost_1_9'.
          Sending 'cb_oseq_13719' to server 'localhost_1_10'...
            Sent 'cb_oseq_13719' to server 'localhost_1_10'.
          Sending 'csa_tree_add_270_87_group_7662' to server 'localhost_1_0'...
            Sent 'csa_tree_add_270_87_group_7662' to server 'localhost_1_0'.
          Sending 'cb_part_14062' to server 'localhost_1_6'...
            Sent 'cb_part_14062' to server 'localhost_1_6'.
          Sending 'cb_oseq_13756' to server 'localhost_1_7'...
            Sent 'cb_oseq_13756' to server 'localhost_1_7'.
          Received 'cb_oseq_13756' from server 'localhost_1_7'. (2328 ms elapsed)
          Sending 'cb_oseq_13760' to server 'localhost_1_7'...
            Sent 'cb_oseq_13760' to server 'localhost_1_7'.
          Received 'cb_part_14062' from server 'localhost_1_6'. (3411 ms elapsed)
          Sending 'shift_left_vlog_unsigned_2311' to server 'localhost_1_6'...
            Sent 'shift_left_vlog_unsigned_2311' to server 'localhost_1_6'.
          Received 'cb_oseq_13760' from server 'localhost_1_7'. (2388 ms elapsed)
          Sending 'cb_oseq_13667' to server 'localhost_1_7'...
            Sent 'cb_oseq_13667' to server 'localhost_1_7'.
          Received 'shift_left_vlog_unsigned_2311' from server 'localhost_1_6'. (2340 ms elapsed)
          Sending 'cb_oseq_13671' to server 'localhost_1_6'...
            Sent 'cb_oseq_13671' to server 'localhost_1_6'.
          Received 'cb_oseq_13671' from server 'localhost_1_6'. (470 ms elapsed)
          Sending 'csa_tree_add_1154_39_group_7770' to server 'localhost_1_6'...
            Sent 'csa_tree_add_1154_39_group_7770' to server 'localhost_1_6'.
          Received 'cb_oseq_13667' from server 'localhost_1_7'. (2046 ms elapsed)
          Sending 'add_unsigned_1331_3037' to server 'localhost_1_7'...
            Sent 'add_unsigned_1331_3037' to server 'localhost_1_7'.
          Received 'csa_tree_add_1154_39_group_7770' from server 'localhost_1_6'. (944 ms elapsed)
          Sending 'add_unsigned_1331' to server 'localhost_1_6'...
            Sent 'add_unsigned_1331' to server 'localhost_1_6'.
          Received 'csa_tree_add_270_87_group_7662' from server 'localhost_1_0'. (7645 ms elapsed)
          Sending 'add_unsigned_6480' to server 'localhost_1_0'...
            Sent 'add_unsigned_6480' to server 'localhost_1_0'.
          Received 'add_unsigned_1331' from server 'localhost_1_6'. (1639 ms elapsed)
          Sending 'cb_part_14030' to server 'localhost_1_6'...
            Sent 'cb_part_14030' to server 'localhost_1_6'.
          Received 'csa_tree_add_230_63_group_7664' from server 'localhost_1_9'. (9041 ms elapsed)
          Sending 'cb_part_14034' to server 'localhost_1_9'...
            Sent 'cb_part_14034' to server 'localhost_1_9'.
          Received 'cb_oseq_13719' from server 'localhost_1_10'. (8967 ms elapsed)
          Sending 'cb_part_14070' to server 'localhost_1_10'...
            Sent 'cb_part_14070' to server 'localhost_1_10'.
          Received 'add_unsigned_1331_3037' from server 'localhost_1_7'. (2028 ms elapsed)
          Sending 'add_unsigned_1331_3035' to server 'localhost_1_7'...
            Sent 'add_unsigned_1331_3035' to server 'localhost_1_7'.
          Received 'cb_part_14030' from server 'localhost_1_6'. (281 ms elapsed)
          Sending 'gt_unsigned_1521' to server 'localhost_1_6'...
            Sent 'gt_unsigned_1521' to server 'localhost_1_6'.
          Received 'cb_part_14034' from server 'localhost_1_9'. (298 ms elapsed)
          Sending 'add_unsigned_1331_3034' to server 'localhost_1_9'...
            Sent 'add_unsigned_1331_3034' to server 'localhost_1_9'.
          Received 'cb_part_14070' from server 'localhost_1_10'. (356 ms elapsed)
          Sending 'cb_part_14019' to server 'localhost_1_10'...
            Sent 'cb_part_14019' to server 'localhost_1_10'.
          Received 'add_unsigned_6480' from server 'localhost_1_0'. (462 ms elapsed)
          Sending 'increment_unsigned_6472_1' to server 'localhost_1_0'...
            Sent 'increment_unsigned_6472_1' to server 'localhost_1_0'.
          Received 'cb_part_14019' from server 'localhost_1_10'. (228 ms elapsed)
          Sending 'increment_unsigned_6472_3' to server 'localhost_1_10'...
            Sent 'increment_unsigned_6472_3' to server 'localhost_1_10'.
          Received 'increment_unsigned_6472_1' from server 'localhost_1_0'. (232 ms elapsed)
          Sending 'sub_unsigned_1529' to server 'localhost_1_0'...
            Sent 'sub_unsigned_1529' to server 'localhost_1_0'.
          Received 'gt_unsigned_1521' from server 'localhost_1_6'. (793 ms elapsed)
          Sending 'cb_part_13987' to server 'localhost_1_6'...
            Sent 'cb_part_13987' to server 'localhost_1_6'.
          Received 'add_unsigned_1331_3035' from server 'localhost_1_7'. (1039 ms elapsed)
          Sending 'cb_part_13911' to server 'localhost_1_7'...
            Sent 'cb_part_13911' to server 'localhost_1_7'.
          Received 'increment_unsigned_6472_3' from server 'localhost_1_10'. (630 ms elapsed)
          Received 'cb_part_13987' from server 'localhost_1_6'. (159 ms elapsed)
          Received 'sub_unsigned_1529' from server 'localhost_1_0'. (237 ms elapsed)
          Received 'cb_part_13911' from server 'localhost_1_7'. (252 ms elapsed)
          Received 'add_unsigned_1331_3034' from server 'localhost_1_9'. (1464 ms elapsed)
          Received 'csa_tree_add_283_102_group_7666' from server 'localhost_1_8'. (11112 ms elapsed)
          Restructuring (delay-based) slib_input_sync_3479...
          Done restructuring (delay-based) slib_input_sync_3479
        Optimizing component slib_input_sync_3479...
          Restructuring (delay-based) slib_input_sync...
          Done restructuring (delay-based) slib_input_sync
        Optimizing component slib_input_sync...
          Restructuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Done restructuring (delay-based) logic partition in sleep_unit_APB_ADDR_WIDTH12
        Optimizing logic partition in sleep_unit_APB_ADDR_WIDTH12...
          Restructuring (delay-based) logic partition in uart_receiver...
          Done restructuring (delay-based) logic partition in uart_receiver
        Optimizing logic partition in uart_receiver...
          Restructuring (delay-based) logic partition in uart_transmitter...
          Done restructuring (delay-based) logic partition in uart_transmitter
        Optimizing logic partition in uart_transmitter...
          Restructuring (delay-based) logic partition in uart_baudgen...
          Done restructuring (delay-based) logic partition in uart_baudgen
        Optimizing logic partition in uart_baudgen...
          Restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Optimizing logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3180...
          Restructuring (delay-based) add_unsigned_3029...
          Done restructuring (delay-based) add_unsigned_3029
        Optimizing component add_unsigned_3029...
        Early Area Reclamation for add_unsigned_3029 'very_fast' (slack=214748365, area=564)...
          Restructuring (delay-based) add_unsigned_15241...
          Done restructuring (delay-based) add_unsigned_15241
        Optimizing component add_unsigned_15241...
          Restructuring (delay-based) add_unsigned_3030...
          Done restructuring (delay-based) add_unsigned_3030
        Optimizing component add_unsigned_3030...
        Early Area Reclamation for add_unsigned_3030 'very_fast' (slack=214748365, area=564)...
          Restructuring (delay-based) add_unsigned_15271...
          Done restructuring (delay-based) add_unsigned_15271
        Optimizing component add_unsigned_15271...
          Restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8
        Optimizing logic partition in dc_full_detector_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_3267...
          Done restructuring (delay-based) logic partition in dc_full_detector_BUFFER_DEPTH8_3267
        Optimizing logic partition in dc_full_detector_BUFFER_DEPTH8_3267...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3178...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2...
          Restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Done restructuring (delay-based) logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
        Optimizing logic partition in axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3179...
          Restructuring (delay-based) logic partition in axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) cluster_clock_mux2...
          Done restructuring (delay-based) cluster_clock_mux2
        Optimizing component cluster_clock_mux2...
          Restructuring (delay-based) csa_tree_add_283_102_group_7666...
          Done restructuring (delay-based) csa_tree_add_283_102_group_7666
        Optimizing component csa_tree_add_283_102_group_7666...
        Early Area Reclamation for csa_tree_add_283_102_group_7666 'very_fast' (slack=214748365, area=25919)...
          Restructuring (delay-based) csa_tree_add_283_102_group...
          Done restructuring (delay-based) csa_tree_add_283_102_group
        Optimizing component csa_tree_add_283_102_group...
          Restructuring (delay-based) csa_tree_add_283_102_group...
          Done restructuring (delay-based) csa_tree_add_283_102_group
        Optimizing component csa_tree_add_283_102_group...
          Restructuring (delay-based) csa_tree_add_283_102_group...
          Done restructuring (delay-based) csa_tree_add_283_102_group
        Optimizing component csa_tree_add_283_102_group...
          Restructuring (delay-based) csa_tree_add_230_63_group_7664...
          Done restructuring (delay-based) csa_tree_add_230_63_group_7664
        Optimizing component csa_tree_add_230_63_group_7664...
        Early Area Reclamation for csa_tree_add_230_63_group_7664 'very_fast' (slack=214748365, area=23240)...
          Restructuring (delay-based) csa_tree_add_230_63_group...
          Done restructuring (delay-based) csa_tree_add_230_63_group
        Optimizing component csa_tree_add_230_63_group...
          Restructuring (delay-based) csa_tree_add_230_63_group...
          Done restructuring (delay-based) csa_tree_add_230_63_group
        Optimizing component csa_tree_add_230_63_group...
          Restructuring (delay-based) cb_oseq_13719...
          Done restructuring (delay-based) cb_oseq_13719
        Optimizing component cb_oseq_13719...
          Restructuring (delay-based) csa_tree_add_270_87_group_7662...
          Done restructuring (delay-based) csa_tree_add_270_87_group_7662
        Optimizing component csa_tree_add_270_87_group_7662...
        Early Area Reclamation for csa_tree_add_270_87_group_7662 'very_fast' (slack=214748365, area=17951)...
          Restructuring (delay-based) csa_tree_add_270_87_group...
          Done restructuring (delay-based) csa_tree_add_270_87_group
        Optimizing component csa_tree_add_270_87_group...
          Restructuring (delay-based) csa_tree_add_270_87_group...
          Done restructuring (delay-based) csa_tree_add_270_87_group
        Optimizing component csa_tree_add_270_87_group...
          Restructuring (delay-based) cb_part_14062...
          Done restructuring (delay-based) cb_part_14062
        Optimizing component cb_part_14062...
          Restructuring (delay-based) cb_oseq_13756...
          Done restructuring (delay-based) cb_oseq_13756
        Optimizing component cb_oseq_13756...
          Restructuring (delay-based) cb_oseq_13760...
          Done restructuring (delay-based) cb_oseq_13760
        Optimizing component cb_oseq_13760...
          Restructuring (delay-based) shift_left_vlog_unsigned_2311...
          Done restructuring (delay-based) shift_left_vlog_unsigned_2311
        Optimizing component shift_left_vlog_unsigned_2311...
        Early Area Reclamation for shift_left_vlog_unsigned_2311 'very_fast' (slack=214748365, area=1904)...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) cb_oseq_13667...
          Done restructuring (delay-based) cb_oseq_13667
        Optimizing component cb_oseq_13667...
          Restructuring (delay-based) cb_oseq_13671...
          Done restructuring (delay-based) cb_oseq_13671
        Optimizing component cb_oseq_13671...
          Restructuring (delay-based) csa_tree_add_1154_39_group_7770...
          Done restructuring (delay-based) csa_tree_add_1154_39_group_7770
        Optimizing component csa_tree_add_1154_39_group_7770...
        Early Area Reclamation for csa_tree_add_1154_39_group_7770 'very_fast' (slack=214748365, area=1354)...
          Restructuring (delay-based) csa_tree_add_1154_39_group...
          Done restructuring (delay-based) csa_tree_add_1154_39_group
        Optimizing component csa_tree_add_1154_39_group...
          Restructuring (delay-based) add_unsigned_1331_3037...
          Done restructuring (delay-based) add_unsigned_1331_3037
        Optimizing component add_unsigned_1331_3037...
        Early Area Reclamation for add_unsigned_1331_3037 'very_fast' (slack=214748365, area=1364)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_1331...
          Done restructuring (delay-based) add_unsigned_1331
        Optimizing component add_unsigned_1331...
        Early Area Reclamation for add_unsigned_1331 'very_fast' (slack=214748365, area=1266)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_6480...
          Done restructuring (delay-based) add_unsigned_6480
        Optimizing component add_unsigned_6480...
        Early Area Reclamation for add_unsigned_6480 'very_fast' (slack=214748365, area=1227)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) cb_part_14030...
          Done restructuring (delay-based) cb_part_14030
        Optimizing component cb_part_14030...
          Restructuring (delay-based) cb_part_14034...
          Done restructuring (delay-based) cb_part_14034
        Optimizing component cb_part_14034...
          Restructuring (delay-based) cb_part_14070...
          Done restructuring (delay-based) cb_part_14070
        Optimizing component cb_part_14070...
          Restructuring (delay-based) add_unsigned_1331_3035...
          Done restructuring (delay-based) add_unsigned_1331_3035
        Optimizing component add_unsigned_1331_3035...
        Early Area Reclamation for add_unsigned_1331_3035 'very_fast' (slack=214748365, area=814)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) gt_unsigned_1521...
          Done restructuring (delay-based) gt_unsigned_1521
        Optimizing component gt_unsigned_1521...
        Early Area Reclamation for gt_unsigned_1521 'very_fast' (slack=214748365, area=736)...
          Restructuring (delay-based) gt_unsigned...
          Done restructuring (delay-based) gt_unsigned
        Optimizing component gt_unsigned...
          Restructuring (delay-based) add_unsigned_1331_3034...
          Done restructuring (delay-based) add_unsigned_1331_3034
        Optimizing component add_unsigned_1331_3034...
        Early Area Reclamation for add_unsigned_1331_3034 'very_fast' (slack=214748365, area=677)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) cb_part_14019...
          Done restructuring (delay-based) cb_part_14019
        Optimizing component cb_part_14019...
          Restructuring (delay-based) increment_unsigned_6472_1...
          Done restructuring (delay-based) increment_unsigned_6472_1
        Optimizing component increment_unsigned_6472_1...
        Early Area Reclamation for increment_unsigned_6472_1 'very_fast' (slack=214748365, area=603)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned_6472_3...
          Done restructuring (delay-based) increment_unsigned_6472_3
        Optimizing component increment_unsigned_6472_3...
        Early Area Reclamation for increment_unsigned_6472_3 'very_fast' (slack=214748365, area=603)...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) sub_unsigned_1529...
          Done restructuring (delay-based) sub_unsigned_1529
        Optimizing component sub_unsigned_1529...
        Early Area Reclamation for sub_unsigned_1529 'very_fast' (slack=214748365, area=603)...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) cb_part_13987...
          Done restructuring (delay-based) cb_part_13987
        Optimizing component cb_part_13987...
          Restructuring (delay-based) cb_part_13911...
          Done restructuring (delay-based) cb_part_13911
        Optimizing component cb_part_13911...
        Distributing super-thread jobs: mux_ctl_1x_13464 cb_part_14072
          Sending 'mux_ctl_1x_13464' to server 'localhost_1_8'...
            Sent 'mux_ctl_1x_13464' to server 'localhost_1_8'.
          Sending 'cb_part_14072' to server 'localhost_1_9'...
            Sent 'cb_part_14072' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in spi_slave_tx...
          Done restructuring (delay-based) logic partition in spi_slave_tx
        Optimizing logic partition in spi_slave_tx...
          Restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Optimizing logic partition in riscv_mult_SHARED_DSP_MULT0...
          Restructuring (delay-based) logic partition in riscv_alu_div...
          Done restructuring (delay-based) logic partition in riscv_alu_div
        Optimizing logic partition in riscv_alu_div...
          Restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2
        Optimizing logic partition in axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Restructuring (delay-based) csa_tree...
          Done restructuring (delay-based) csa_tree
        Optimizing component csa_tree...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Received 'cb_part_14072' from server 'localhost_1_9'. (222 ms elapsed)
          Restructuring (delay-based) spi_slave_syncro_AXI_ADDR_WIDTH32...
          Done restructuring (delay-based) spi_slave_syncro_AXI_ADDR_WIDTH32
        Optimizing component spi_slave_syncro_AXI_ADDR_WIDTH32...
          Restructuring (delay-based) csa_tree_1...
          Done restructuring (delay-based) csa_tree_1
        Optimizing component csa_tree_1...
          Restructuring (delay-based) pulp_clock_mux2...
          Done restructuring (delay-based) pulp_clock_mux2
        Optimizing component pulp_clock_mux2...
          Received 'mux_ctl_1x_13464' from server 'localhost_1_8'. (282 ms elapsed)
          Restructuring (delay-based) mux_ctl_1x_13464...
          Done restructuring (delay-based) mux_ctl_1x_13464
        Optimizing component mux_ctl_1x_13464...
          Restructuring (delay-based) cb_part_14072...
          Done restructuring (delay-based) cb_part_14072
        Optimizing component cb_part_14072...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in apb_event_unit...
          Done restructuring (delay-based) logic partition in apb_event_unit
        Optimizing logic partition in apb_event_unit...
          Restructuring (delay-based) logic partition in apb_uart...
          Done restructuring (delay-based) logic partition in apb_uart
        Optimizing logic partition in apb_uart...
          Restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8
        Optimizing logic partition in dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Optimizing logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3188...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3189...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Optimizing logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2
        Optimizing logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0...
          Done restructuring (delay-based) logic partition in riscv_mult_SHARED_DSP_MULT0
        Optimizing logic partition in riscv_mult_SHARED_DSP_MULT0...
          Restructuring (delay-based) logic partition in adbg_tap_top...
          Done restructuring (delay-based) logic partition in adbg_tap_top
        Optimizing logic partition in adbg_tap_top...
          Restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Done restructuring (delay-based) logic partition in riscv_alu_SHARED_INT_DIV0_FPU0
        Optimizing logic partition in riscv_alu_SHARED_INT_DIV0_FPU0...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_3223...
          Restructuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8...
          Done restructuring (delay-based) logic partition in spi_slave_regs_REG_SIZE8
        Optimizing logic partition in spi_slave_regs_REG_SIZE8...
          Restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3186...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3187...
        Distributing super-thread jobs: cb_oseq_13780 cb_oseq_13779
          Sending 'cb_oseq_13780' to server 'localhost_1_8'...
            Sent 'cb_oseq_13780' to server 'localhost_1_8'.
          Sending 'cb_oseq_13779' to server 'localhost_1_9'...
            Sent 'cb_oseq_13779' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338
        Optimizing logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_3338...
          Received 'cb_oseq_13780' from server 'localhost_1_8'. (557 ms elapsed)
          Restructuring (delay-based) cb_oseq_13780...
          Done restructuring (delay-based) cb_oseq_13780
        Optimizing component cb_oseq_13780...
          Received 'cb_oseq_13779' from server 'localhost_1_9'. (602 ms elapsed)
          Restructuring (delay-based) cb_oseq_13779...
          Done restructuring (delay-based) cb_oseq_13779
        Optimizing component cb_oseq_13779...
          Restructuring (delay-based) spi_slave_cmd_parser...
          Done restructuring (delay-based) spi_slave_cmd_parser
        Optimizing component spi_slave_cmd_parser...
        Distributing super-thread jobs: cb_part_13859 cb_part_14005
          Sending 'cb_part_13859' to server 'localhost_1_8'...
            Sent 'cb_part_13859' to server 'localhost_1_8'.
          Sending 'cb_part_14005' to server 'localhost_1_9'...
            Sent 'cb_part_14005' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347...
          Received 'cb_part_13859' from server 'localhost_1_8'. (139 ms elapsed)
          Received 'cb_part_14005' from server 'localhost_1_9'. (153 ms elapsed)
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3224...
          Restructuring (delay-based) cb_part_13859...
          Done restructuring (delay-based) cb_part_13859
        Optimizing component cb_part_13859...
          Restructuring (delay-based) cb_part_14005...
          Done restructuring (delay-based) cb_part_14005
        Optimizing component cb_part_14005...
          Restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Done restructuring (delay-based) logic partition in spi_slave_controller_DUMMY_CYCLES32
        Optimizing logic partition in spi_slave_controller_DUMMY_CYCLES32...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_3273...
          Done restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_3273
        Optimizing logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_3273...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225...
          Done restructuring (delay-based) logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225
        Optimizing logic partition in axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_3225...
        Distributing super-thread jobs: cb_oseq_13790
          Sending 'cb_oseq_13790' to server 'localhost_1_8'...
            Sent 'cb_oseq_13790' to server 'localhost_1_8'.
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4_3342...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4
        Optimizing logic partition in generic_fifo_DATA_WIDTH40_DATA_DEPTH4...
          Received 'cb_oseq_13790' from server 'localhost_1_8'. (181 ms elapsed)
          Restructuring (delay-based) cb_oseq_13790...
          Done restructuring (delay-based) cb_oseq_13790
        Optimizing component cb_oseq_13790...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4
        Optimizing logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Done restructuring (delay-based) logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
        Optimizing logic partition in axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4_3350...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4_3350
        Optimizing logic partition in generic_fifo_DATA_WIDTH7_DATA_DEPTH4_3350...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3176...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15...
          Restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Done restructuring (delay-based) logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
        Optimizing logic partition in axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343...
        Distributing super-thread jobs: cb_oseq_13711 cb_oseq_13710
          Sending 'cb_oseq_13711' to server 'localhost_1_8'...
            Sent 'cb_oseq_13711' to server 'localhost_1_8'.
          Sending 'cb_oseq_13710' to server 'localhost_1_9'...
            Sent 'cb_oseq_13710' to server 'localhost_1_9'.
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2
        Optimizing logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2...
          Received 'cb_oseq_13710' from server 'localhost_1_9'. (212 ms elapsed)
          Received 'cb_oseq_13711' from server 'localhost_1_8'. (245 ms elapsed)
          Restructuring (delay-based) cb_oseq_13711...
          Done restructuring (delay-based) cb_oseq_13711
        Optimizing component cb_oseq_13711...
          Restructuring (delay-based) cb_oseq_13710...
          Done restructuring (delay-based) cb_oseq_13710
        Optimizing component cb_oseq_13710...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32...
          Restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Done restructuring (delay-based) logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177
        Optimizing logic partition in axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_3177...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2...
          Restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Done restructuring (delay-based) logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226
        Optimizing logic partition in axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_3226...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341
        Optimizing logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340
        Optimizing logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8
        Optimizing logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH38_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Done restructuring (delay-based) logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2
        Optimizing logic partition in axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3205...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3205
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3205...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3203...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3203
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3203...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3206...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3206
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3206...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3204...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3204
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3204...
          Restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3202...
          Done restructuring (delay-based) axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3202
        Optimizing component axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_3202...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3343...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8_3344...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8
        Optimizing logic partition in generic_fifo_DATA_WIDTH5_DATA_DEPTH8...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3193...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3195...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3196...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3194...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3192...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3200...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3198...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3199...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3201...
          Restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Done restructuring (delay-based) logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197
        Optimizing logic partition in axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_3197...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3218...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3220...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2_3346...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3349...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3349
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3349...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3347...
          Restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219
        Optimizing logic partition in axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3219...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_3221...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3348...
          Restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Done restructuring (delay-based) logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1
        Optimizing logic partition in axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4
        Optimizing logic partition in generic_fifo_DATA_WIDTH66_DATA_DEPTH4...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340
        Optimizing logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3340...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341
        Optimizing logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8_3341...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8
        Optimizing logic partition in generic_fifo_DATA_WIDTH3_DATA_DEPTH8...
          Restructuring (delay-based) logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345
        Optimizing logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2_3345...
          Restructuring (delay-based) logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Done restructuring (delay-based) logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
        Optimizing logic partition in adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2...
          Restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Done restructuring (delay-based) logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2
        Optimizing logic partition in generic_fifo_DATA_WIDTH64_DATA_DEPTH2...
          Restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Done restructuring (delay-based) logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8
        Optimizing logic partition in dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8...
          Restructuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c...
          Done restructuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c
        Optimizing logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c...
          Restructuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269...
          Done restructuring (delay-based) logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269
        Optimizing logic partition in dc_synchronizer_WIDTH8_RESET_VALUE32h0000000c_3269...
          Restructuring (delay-based) logic partition in cluster_clock_gating...
          Done restructuring (delay-based) logic partition in cluster_clock_gating
        Optimizing logic partition in cluster_clock_gating...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map               771943        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default          unconst. unconst.     N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

              Distributing super-thread jobs: cb_seq_13648 cb_seq_13650 cb_seq_13652 mux_ctl_0x_13458
                Sending 'cb_seq_13648' to server 'localhost_1_8'...
                  Sent 'cb_seq_13648' to server 'localhost_1_8'.
                Sending 'cb_seq_13650' to server 'localhost_1_9'...
                  Sent 'cb_seq_13650' to server 'localhost_1_9'.
                Sending 'cb_seq_13652' to server 'localhost_1_10'...
                  Sent 'cb_seq_13652' to server 'localhost_1_10'.
                Sending 'mux_ctl_0x_13458' to server 'localhost_1_0'...
                  Sent 'mux_ctl_0x_13458' to server 'localhost_1_0'.
                Received 'mux_ctl_0x_13458' from server 'localhost_1_0'. (209 ms elapsed)
                Received 'cb_seq_13652' from server 'localhost_1_10'. (399 ms elapsed)
                Received 'cb_seq_13650' from server 'localhost_1_9'. (635 ms elapsed)
                Received 'cb_seq_13648' from server 'localhost_1_8'. (1334 ms elapsed)
              Distributing super-thread jobs: cb_seq_13759 cb_seq_13740 cb_seq_13742
                Sending 'cb_seq_13759' to server 'localhost_1_8'...
                  Sent 'cb_seq_13759' to server 'localhost_1_8'.
                Sending 'cb_seq_13740' to server 'localhost_1_9'...
                  Sent 'cb_seq_13740' to server 'localhost_1_9'.
                Sending 'cb_seq_13742' to server 'localhost_1_10'...
                  Sent 'cb_seq_13742' to server 'localhost_1_10'.
                Received 'cb_seq_13742' from server 'localhost_1_10'. (98 ms elapsed)
                Received 'cb_seq_13740' from server 'localhost_1_9'. (208 ms elapsed)
                Received 'cb_seq_13759' from server 'localhost_1_8'. (241 ms elapsed)
              Distributing super-thread jobs: cb_part_14156
                Sending 'cb_part_14156' to server 'localhost_1_8'...
                  Sent 'cb_part_14156' to server 'localhost_1_8'.
                Received 'cb_part_14156' from server 'localhost_1_8'. (186 ms elapsed)
              Distributing super-thread jobs: cb_part_14146
                Sending 'cb_part_14146' to server 'localhost_1_8'...
                  Sent 'cb_part_14146' to server 'localhost_1_8'.
                Received 'cb_part_14146' from server 'localhost_1_8'. (134 ms elapsed)
              Distributing super-thread jobs: cb_seq_13638
                Sending 'cb_seq_13638' to server 'localhost_1_8'...
                  Sent 'cb_seq_13638' to server 'localhost_1_8'.
                Received 'cb_seq_13638' from server 'localhost_1_8'. (146 ms elapsed)
              Distributing super-thread jobs: cb_part_14063 riscv_compressed_decoder_FPU0
                Sending 'cb_part_14063' to server 'localhost_1_8'...
                  Sent 'cb_part_14063' to server 'localhost_1_8'.
                Sending 'riscv_compressed_decoder_FPU0' to server 'localhost_1_9'...
                  Sent 'riscv_compressed_decoder_FPU0' to server 'localhost_1_9'.
                Received 'riscv_compressed_decoder_FPU0' from server 'localhost_1_9'. (42 ms elapsed)
                Received 'cb_part_14063' from server 'localhost_1_8'. (619 ms elapsed)
              Distributing super-thread jobs: cb_seq_13755
                Sending 'cb_seq_13755' to server 'localhost_1_8'...
                  Sent 'cb_seq_13755' to server 'localhost_1_8'.
                Received 'cb_seq_13755' from server 'localhost_1_8'. (295 ms elapsed)
              Distributing super-thread jobs: cb_part_14077
                Sending 'cb_part_14077' to server 'localhost_1_8'...
                  Sent 'cb_part_14077' to server 'localhost_1_8'.
                Received 'cb_part_14077' from server 'localhost_1_8'. (107 ms elapsed)
              Distributing super-thread jobs: cb_seq_13778 cb_seq_13777 cb_seq_13666 cb_seq_13775
                Sending 'cb_seq_13778' to server 'localhost_1_8'...
                  Sent 'cb_seq_13778' to server 'localhost_1_8'.
                Sending 'cb_seq_13777' to server 'localhost_1_9'...
                  Sent 'cb_seq_13777' to server 'localhost_1_9'.
                Sending 'cb_seq_13666' to server 'localhost_1_10'...
                  Sent 'cb_seq_13666' to server 'localhost_1_10'.
                Sending 'cb_seq_13775' to server 'localhost_1_0'...
                  Sent 'cb_seq_13775' to server 'localhost_1_0'.
                Received 'cb_seq_13778' from server 'localhost_1_8'. (91 ms elapsed)
                Received 'cb_seq_13775' from server 'localhost_1_0'. (131 ms elapsed)
                Received 'cb_seq_13777' from server 'localhost_1_9'. (160 ms elapsed)
                Received 'cb_seq_13666' from server 'localhost_1_10'. (185 ms elapsed)
              Distributing super-thread jobs: cb_oseq_13719 cb_part_14087 csa_tree_add_283_102_group_7666 csa_tree_add_230_63_group_7664 cb_part_14062 csa_tree_add_270_87_group_7662 cb_oseq_13756 csa_tree_add_114_70_group_7668 cb_oseq_13760 cb_oseq_13741
                Sending 'cb_oseq_13719' to server 'localhost_1_8'...
                  Sent 'cb_oseq_13719' to server 'localhost_1_8'.
                Sending 'cb_part_14087' to server 'localhost_1_9'...
                  Sent 'cb_part_14087' to server 'localhost_1_9'.
                Sending 'csa_tree_add_283_102_group_7666' to server 'localhost_1_10'...
                  Sent 'csa_tree_add_283_102_group_7666' to server 'localhost_1_10'.
                Sending 'csa_tree_add_230_63_group_7664' to server 'localhost_1_0'...
                  Sent 'csa_tree_add_230_63_group_7664' to server 'localhost_1_0'.
                Sending 'cb_part_14062' to server 'localhost_1_6'...
                  Sent 'cb_part_14062' to server 'localhost_1_6'.
                Sending 'csa_tree_add_270_87_group_7662' to server 'localhost_1_7'...
                  Sent 'csa_tree_add_270_87_group_7662' to server 'localhost_1_7'.
                Received 'csa_tree_add_283_102_group_7666' from server 'localhost_1_10'. (380 ms elapsed)
                Sending 'cb_oseq_13756' to server 'localhost_1_10'...
                  Sent 'cb_oseq_13756' to server 'localhost_1_10'.
                Received 'cb_part_14087' from server 'localhost_1_9'. (442 ms elapsed)
                Sending 'csa_tree_add_114_70_group_7668' to server 'localhost_1_9'...
                  Sent 'csa_tree_add_114_70_group_7668' to server 'localhost_1_9'.
                Received 'csa_tree_add_270_87_group_7662' from server 'localhost_1_7'. (366 ms elapsed)
                Sending 'cb_oseq_13760' to server 'localhost_1_7'...
                  Sent 'cb_oseq_13760' to server 'localhost_1_7'.
                Received 'csa_tree_add_230_63_group_7664' from server 'localhost_1_0'. (461 ms elapsed)
                Sending 'cb_oseq_13741' to server 'localhost_1_0'...
                  Sent 'cb_oseq_13741' to server 'localhost_1_0'.
                Received 'cb_part_14062' from server 'localhost_1_6'. (462 ms elapsed)
                Received 'cb_oseq_13756' from server 'localhost_1_10'. (188 ms elapsed)
                Received 'cb_oseq_13760' from server 'localhost_1_7'. (125 ms elapsed)
                Received 'csa_tree_add_114_70_group_7668' from server 'localhost_1_9'. (225 ms elapsed)
                Received 'cb_oseq_13741' from server 'localhost_1_0'. (254 ms elapsed)
                Received 'cb_oseq_13719' from server 'localhost_1_8'. (885 ms elapsed)
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'apb_uart' from area_18Kto24K to area_24Kto30K.
        : The change of wireload model will likely change the design's timing slightly.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'boot_rom_wrap_DATA_WIDTH32' from area_6Kto7K to area_5Kto6K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'riscv_register_file_ADDR_WIDTH6_FPU0' from area_18Kto24K to area_24Kto30K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'boot_code' from area_6Kto7K to area_5Kto6K.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr              773473        0  N/A

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default          unconst. unconst.     N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 122.37 sec
          foreground process active time          : 48.30 sec
          background processes total active time  : 206.71 sec
          approximate speedup                     : 2.08X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------
                            Stats from servers
          servers : localhost_1_6 localhost_1_10 localhost_1_7 localhost_1_8 localhost_1_0 localhost_1_9
          memory_usage (Mb) : 662.68 667.84 660.36 698.54 678.46 677.25
          peak_memory (Mb) : 667.68 677.43 667.36 698.54 678.46 677.25
          Super-thread foreground server peak memory usage (Mb):1017.89
          Super-thread maximum total peak memory usage (Mb)    :5084.610000000001
        ------------------------------------------------------------
                            Stats from servers
          servers : localhost_1_6 localhost_1_10 localhost_1_7 localhost_1_8 localhost_1_0 localhost_1_9
          memory_usage (Mb) : 662.68 667.84 660.36 698.54 678.46 677.25
          peak_memory (Mb) : 667.68 677.43 667.36 698.54 678.46 677.25
          Super-thread foreground server peak memory usage (Mb):1017.89
          Super-thread maximum total peak memory usage (Mb)    :5084.610000000001
        ------------------------------------------------------------
        Applying wireload models.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_axi_spi_master_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_Master_debug_DEBUG_BUS_Master_slave_AXI_BUS_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_Slave' from area_72Kto78K to area_66Kto72K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_apb_slave_APB_BUS_Slave_uart_master_APB_BUS_Master_gpio_master_APB_BUS_Master_timer_master_APB_BUS_Master_event_unit_master_APB_BUS_Master_soc_ctrl_master_APB_BUS_Master_debug_master_APB_BUS_Master' from area_6Kto7K to area_2Kto3K.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0' from area_3Kto4K to area_2Kto3K.
        Computing net loads.
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 254
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 237
                            Stats from servers
          servers : localhost_1_6 localhost_1_10 localhost_1_7 localhost_1_8 localhost_1_0 localhost_1_9
          memory_usage (Mb) : 662.68 667.84 660.36 698.54 678.46 677.25
          peak_memory (Mb) : 667.68 677.43 667.36 698.54 678.46 677.25
          Super-thread foreground server peak memory usage (Mb):1017.89
          Super-thread maximum total peak memory usage (Mb)    :5084.610000000001
        ------------------------------------------------------------
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'pulpino_top'.
        Applying wireload models.
        Computing net loads.



 SYN_OPT 



Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'pulpino_top' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                768449        0         0         0        0      557
 const_prop               768394        0         0         0        0      556
 simp_cc_inputs           768321        0         0         0        0      556
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               768321        0         0         0        0      556

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 768321        0         0         0        0      556

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 incr_max_fo              770470        0         0         0        0      255
 incr_max_fo              771078        0         0         0        0       15
 incr_max_fo              771105        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       125  (        0 /        0 )  0.00
        plc_star       125  (        0 /        0 )  0.00
      drc_buf_sp       372  (      125 /      247 )  0.98
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 771105        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                771105        0         0         0        0        0
 undup                    771092        0         0         0        0        0
 rem_buf                  769541        0         0         0        0        0
 rem_inv                  769119        0         0         0        0        0
 merge_bi                 769006        0         0         0        0        0
 io_phase                 768997        0         0         0        0        0
 gate_comp                768959        0         0         0        0        0
 gcomp_mog                768955        0         0         0        0        0
 glob_area                768654        0         0         0        0        0
 area_down                768030        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         5  (        5 /        5 )  0.07
         rem_buf       283  (      276 /      276 )  0.61
         rem_inv       469  (      239 /      239 )  0.87
        merge_bi        78  (       72 /       72 )  0.47
      rem_inv_qb       243  (        0 /        0 )  0.02
        io_phase       246  (        8 /        8 )  0.25
       gate_comp       175  (       23 /       23 )  1.02
       gcomp_mog        30  (        1 /        1 )  1.15
       glob_area        85  (       23 /       85 )  1.10
       area_down       130  (       63 /       63 )  0.87
  gate_deco_area         0  (        0 /        0 )  0.03
         rem_buf        51  (        0 /        0 )  0.05
         rem_inv       229  (        0 /        0 )  0.17
        merge_bi         6  (        0 /        0 )  0.22
      rem_inv_qb       243  (        0 /        0 )  0.01

Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of subdesign 'csa_tree_add_114_70_group_7668' from area_3Kto4K to area_2Kto3K.
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               768030        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 768030        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                768030        0         0         0        0        0
 undup                    768013        0         0         0        0        0
 merge_bi                 768010        0         0         0        0        0
 glob_area                767976        0         0         0        0        0
 area_down                767813        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         7  (        7 /        7 )  0.07
         rem_buf        51  (        0 /        0 )  0.05
         rem_inv       229  (        0 /        0 )  0.17
        merge_bi         8  (        2 /        2 )  0.21
      rem_inv_qb       243  (        0 /        0 )  0.02
        io_phase       233  (        0 /        0 )  0.21
       gate_comp       152  (        0 /        0 )  0.94
       gcomp_mog        29  (        0 /        0 )  1.16
       glob_area        85  (       11 /       85 )  0.57
       area_down        62  (       32 /       32 )  0.51
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'pulpino_top'.
        Applying wireload models.
        Computing net loads.



 EXPORT DESIGN 



Finished SDC export (command execution time mm:ss (real) = 00:01).
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g924.
        : Cell could be a loop breaker or its inputs could be driven by constants.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g925.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g926.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g927.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g929.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g930.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g932.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g933.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g935.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g937.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g938.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g939.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g940.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g952.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I7/g953.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g924.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g925.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g926.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g927.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g929.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g930.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g932.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g933.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g935.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g937.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g938.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g939.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g940.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g952.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I8/g953.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g924.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g925.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g926.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g927.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g929.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g930.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g932.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g933.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g935.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g937.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g938.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g939.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g940.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g952.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/gte_63_42_I9/g953.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g923.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g924.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g926.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g928.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g929.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g935.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g936.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g938.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g939.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g940.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g941.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g943.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g944.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g945.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g946.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I7/g953.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g923.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g924.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g926.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g928.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g929.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g935.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g936.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g938.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g939.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g940.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g941.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g943.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g944.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g945.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g946.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I8/g953.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g923.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g924.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g926.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g928.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g929.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g935.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g936.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g938.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g939.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g940.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g941.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g943.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g944.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g945.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g946.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/lte_63_74_I9/g953.



 REPORTING 



Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pulpino_top'.
        : Use 'report timing -lint' for more information.

Another Ctrl-C within 1 second will terminate the tool.
Abnormal exit.
error flushing "sock24": broken pipe
    while executing
"flush $fd"
    (procedure "remove_dummy_floorplan" line 9)
    invoked from within
"remove_dummy_floorplan serverTableST $fd"
    (procedure "super_thread_summary" line 37)
    invoked from within
"super_thread_summary $shut_down_mode"
    (procedure "shut_down_servers_int" line 25)
    invoked from within
"shut_down_servers_int serverTableST"
    (procedure "rc_st::fg::shut_down_servers" line 8)
    invoked from within
"rc_st::fg::shut_down_servers"