Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 13 04:36:20 2025
| Host         : DESKTOP-P2N9ID2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  196         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (205)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (336)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (205)
--------------------------
 There are 123 register/latch pins with no clock driven by root clock pin: sysClock (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: CANclkdiv/dclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bouncer/buttonOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnclkdiv/dclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[0]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[1]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[2]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[3]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[4]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[5]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[6]/q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: msgclkdiv/dclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timer11Reg/ffs[10]/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timer11Reg/ffs[1]/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timer16Reg/ffs[15]/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timer16Reg/ffs[1]/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timer1Reg/ffs[1]/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (336)
--------------------------------------------------
 There are 336 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  337          inf        0.000                      0                  337           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           337 Endpoints
Min Delay           337 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CANclkdiv/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CANclkdiv/dclk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 2.549ns (37.388%)  route 4.269ns (62.612%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  CANclkdiv/counter_reg[1]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CANclkdiv/counter_reg[1]/Q
                         net (fo=2, routed)           0.824     1.280    CANclkdiv/counter_reg[1]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.936 r  CANclkdiv/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.936    CANclkdiv/counter_reg[0]_i_10_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.050 r  CANclkdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.050    CANclkdiv/counter_reg[0]_i_11_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.164 r  CANclkdiv/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.164    CANclkdiv/counter_reg[0]_i_12_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.278 r  CANclkdiv/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.278    CANclkdiv/counter_reg[0]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.392 r  CANclkdiv/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.392    CANclkdiv/counter_reg[0]_i_14_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.506 r  CANclkdiv/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.506    CANclkdiv/counter_reg[0]_i_15_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.819 f  CANclkdiv/counter_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.664     3.483    CANclkdiv/counter_reg[0]_i_16_n_4
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.306     3.789 r  CANclkdiv/counter[0]_i_8/O
                         net (fo=1, routed)           0.950     4.739    CANclkdiv/counter[0]_i_8_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.863 r  CANclkdiv/counter[0]_i_1/O
                         net (fo=33, routed)          1.831     6.694    CANclkdiv/counter[0]_i_1_n_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.818 r  CANclkdiv/dclk_i_1/O
                         net (fo=1, routed)           0.000     6.818    CANclkdiv/dclk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  CANclkdiv/dclk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnclkdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnclkdiv/counter_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 2.481ns (37.256%)  route 4.178ns (62.744%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE                         0.000     0.000 r  btnclkdiv/counter_reg[0]/C
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnclkdiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     1.103    btnclkdiv/counter_reg[0]
    SLICE_X29Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.683 r  btnclkdiv/counter_reg[0]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     1.683    btnclkdiv/counter_reg[0]_i_10__1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.797 r  btnclkdiv/counter_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     1.797    btnclkdiv/counter_reg[0]_i_11__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  btnclkdiv/counter_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.000     1.911    btnclkdiv/counter_reg[0]_i_12__1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  btnclkdiv/counter_reg[0]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     2.025    btnclkdiv/counter_reg[0]_i_13__1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  btnclkdiv/counter_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    btnclkdiv/counter_reg[0]_i_14__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  btnclkdiv/counter_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     2.253    btnclkdiv/counter_reg[0]_i_15__1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  btnclkdiv/counter_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     2.367    btnclkdiv/counter_reg[0]_i_16__1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.701 f  btnclkdiv/counter_reg[0]_i_17__1/O[1]
                         net (fo=1, routed)           0.950     3.651    btnclkdiv/counter_reg[0]_i_17__1_n_6
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.303     3.954 r  btnclkdiv/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.943     4.897    btnclkdiv/counter[0]_i_8__1_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.021 r  btnclkdiv/counter[0]_i_1__1/O
                         net (fo=33, routed)          1.639     6.659    btnclkdiv/counter[0]_i_1__1_n_0
    SLICE_X28Y44         FDRE                                         r  btnclkdiv/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnclkdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnclkdiv/counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 2.481ns (37.256%)  route 4.178ns (62.744%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE                         0.000     0.000 r  btnclkdiv/counter_reg[0]/C
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnclkdiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     1.103    btnclkdiv/counter_reg[0]
    SLICE_X29Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.683 r  btnclkdiv/counter_reg[0]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     1.683    btnclkdiv/counter_reg[0]_i_10__1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.797 r  btnclkdiv/counter_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     1.797    btnclkdiv/counter_reg[0]_i_11__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  btnclkdiv/counter_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.000     1.911    btnclkdiv/counter_reg[0]_i_12__1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  btnclkdiv/counter_reg[0]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     2.025    btnclkdiv/counter_reg[0]_i_13__1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  btnclkdiv/counter_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    btnclkdiv/counter_reg[0]_i_14__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  btnclkdiv/counter_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     2.253    btnclkdiv/counter_reg[0]_i_15__1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  btnclkdiv/counter_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     2.367    btnclkdiv/counter_reg[0]_i_16__1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.701 f  btnclkdiv/counter_reg[0]_i_17__1/O[1]
                         net (fo=1, routed)           0.950     3.651    btnclkdiv/counter_reg[0]_i_17__1_n_6
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.303     3.954 r  btnclkdiv/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.943     4.897    btnclkdiv/counter[0]_i_8__1_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.021 r  btnclkdiv/counter[0]_i_1__1/O
                         net (fo=33, routed)          1.639     6.659    btnclkdiv/counter[0]_i_1__1_n_0
    SLICE_X28Y44         FDRE                                         r  btnclkdiv/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnclkdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnclkdiv/counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 2.481ns (37.256%)  route 4.178ns (62.744%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE                         0.000     0.000 r  btnclkdiv/counter_reg[0]/C
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnclkdiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     1.103    btnclkdiv/counter_reg[0]
    SLICE_X29Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.683 r  btnclkdiv/counter_reg[0]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     1.683    btnclkdiv/counter_reg[0]_i_10__1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.797 r  btnclkdiv/counter_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     1.797    btnclkdiv/counter_reg[0]_i_11__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  btnclkdiv/counter_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.000     1.911    btnclkdiv/counter_reg[0]_i_12__1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  btnclkdiv/counter_reg[0]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     2.025    btnclkdiv/counter_reg[0]_i_13__1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  btnclkdiv/counter_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    btnclkdiv/counter_reg[0]_i_14__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  btnclkdiv/counter_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     2.253    btnclkdiv/counter_reg[0]_i_15__1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  btnclkdiv/counter_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     2.367    btnclkdiv/counter_reg[0]_i_16__1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.701 f  btnclkdiv/counter_reg[0]_i_17__1/O[1]
                         net (fo=1, routed)           0.950     3.651    btnclkdiv/counter_reg[0]_i_17__1_n_6
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.303     3.954 r  btnclkdiv/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.943     4.897    btnclkdiv/counter[0]_i_8__1_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.021 r  btnclkdiv/counter[0]_i_1__1/O
                         net (fo=33, routed)          1.639     6.659    btnclkdiv/counter[0]_i_1__1_n_0
    SLICE_X28Y44         FDRE                                         r  btnclkdiv/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnclkdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnclkdiv/counter_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 2.481ns (37.256%)  route 4.178ns (62.744%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE                         0.000     0.000 r  btnclkdiv/counter_reg[0]/C
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnclkdiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     1.103    btnclkdiv/counter_reg[0]
    SLICE_X29Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.683 r  btnclkdiv/counter_reg[0]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     1.683    btnclkdiv/counter_reg[0]_i_10__1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.797 r  btnclkdiv/counter_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     1.797    btnclkdiv/counter_reg[0]_i_11__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  btnclkdiv/counter_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.000     1.911    btnclkdiv/counter_reg[0]_i_12__1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  btnclkdiv/counter_reg[0]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     2.025    btnclkdiv/counter_reg[0]_i_13__1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  btnclkdiv/counter_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    btnclkdiv/counter_reg[0]_i_14__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  btnclkdiv/counter_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     2.253    btnclkdiv/counter_reg[0]_i_15__1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  btnclkdiv/counter_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     2.367    btnclkdiv/counter_reg[0]_i_16__1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.701 f  btnclkdiv/counter_reg[0]_i_17__1/O[1]
                         net (fo=1, routed)           0.950     3.651    btnclkdiv/counter_reg[0]_i_17__1_n_6
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.303     3.954 r  btnclkdiv/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.943     4.897    btnclkdiv/counter[0]_i_8__1_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.021 r  btnclkdiv/counter[0]_i_1__1/O
                         net (fo=33, routed)          1.639     6.659    btnclkdiv/counter[0]_i_1__1_n_0
    SLICE_X28Y44         FDRE                                         r  btnclkdiv/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CANReg/ffs[15]/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            CANSerial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 4.023ns (61.621%)  route 2.506ns (38.379%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE                         0.000     0.000 r  CANReg/ffs[15]/Q_reg_lopt_replica/C
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CANReg/ffs[15]/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.506     3.024    lopt
    J1                   OBUF (Prop_obuf_I_O)         3.505     6.529 r  CANSerial_OBUF_inst/O
                         net (fo=0)                   0.000     6.529    CANSerial
    J1                                                                r  CANSerial (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnclkdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnclkdiv/counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.521ns  (logic 2.481ns (38.047%)  route 4.040ns (61.953%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE                         0.000     0.000 r  btnclkdiv/counter_reg[0]/C
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnclkdiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     1.103    btnclkdiv/counter_reg[0]
    SLICE_X29Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.683 r  btnclkdiv/counter_reg[0]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     1.683    btnclkdiv/counter_reg[0]_i_10__1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.797 r  btnclkdiv/counter_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     1.797    btnclkdiv/counter_reg[0]_i_11__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  btnclkdiv/counter_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.000     1.911    btnclkdiv/counter_reg[0]_i_12__1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  btnclkdiv/counter_reg[0]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     2.025    btnclkdiv/counter_reg[0]_i_13__1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  btnclkdiv/counter_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    btnclkdiv/counter_reg[0]_i_14__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  btnclkdiv/counter_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     2.253    btnclkdiv/counter_reg[0]_i_15__1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  btnclkdiv/counter_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     2.367    btnclkdiv/counter_reg[0]_i_16__1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.701 f  btnclkdiv/counter_reg[0]_i_17__1/O[1]
                         net (fo=1, routed)           0.950     3.651    btnclkdiv/counter_reg[0]_i_17__1_n_6
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.303     3.954 r  btnclkdiv/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.943     4.897    btnclkdiv/counter[0]_i_8__1_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.021 r  btnclkdiv/counter[0]_i_1__1/O
                         net (fo=33, routed)          1.500     6.521    btnclkdiv/counter[0]_i_1__1_n_0
    SLICE_X28Y43         FDRE                                         r  btnclkdiv/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnclkdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnclkdiv/counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.521ns  (logic 2.481ns (38.047%)  route 4.040ns (61.953%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE                         0.000     0.000 r  btnclkdiv/counter_reg[0]/C
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnclkdiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     1.103    btnclkdiv/counter_reg[0]
    SLICE_X29Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.683 r  btnclkdiv/counter_reg[0]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     1.683    btnclkdiv/counter_reg[0]_i_10__1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.797 r  btnclkdiv/counter_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     1.797    btnclkdiv/counter_reg[0]_i_11__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  btnclkdiv/counter_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.000     1.911    btnclkdiv/counter_reg[0]_i_12__1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  btnclkdiv/counter_reg[0]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     2.025    btnclkdiv/counter_reg[0]_i_13__1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  btnclkdiv/counter_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    btnclkdiv/counter_reg[0]_i_14__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  btnclkdiv/counter_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     2.253    btnclkdiv/counter_reg[0]_i_15__1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  btnclkdiv/counter_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     2.367    btnclkdiv/counter_reg[0]_i_16__1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.701 f  btnclkdiv/counter_reg[0]_i_17__1/O[1]
                         net (fo=1, routed)           0.950     3.651    btnclkdiv/counter_reg[0]_i_17__1_n_6
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.303     3.954 r  btnclkdiv/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.943     4.897    btnclkdiv/counter[0]_i_8__1_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.021 r  btnclkdiv/counter[0]_i_1__1/O
                         net (fo=33, routed)          1.500     6.521    btnclkdiv/counter[0]_i_1__1_n_0
    SLICE_X28Y43         FDRE                                         r  btnclkdiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnclkdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnclkdiv/counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.521ns  (logic 2.481ns (38.047%)  route 4.040ns (61.953%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE                         0.000     0.000 r  btnclkdiv/counter_reg[0]/C
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnclkdiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     1.103    btnclkdiv/counter_reg[0]
    SLICE_X29Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.683 r  btnclkdiv/counter_reg[0]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     1.683    btnclkdiv/counter_reg[0]_i_10__1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.797 r  btnclkdiv/counter_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     1.797    btnclkdiv/counter_reg[0]_i_11__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  btnclkdiv/counter_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.000     1.911    btnclkdiv/counter_reg[0]_i_12__1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  btnclkdiv/counter_reg[0]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     2.025    btnclkdiv/counter_reg[0]_i_13__1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  btnclkdiv/counter_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    btnclkdiv/counter_reg[0]_i_14__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  btnclkdiv/counter_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     2.253    btnclkdiv/counter_reg[0]_i_15__1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  btnclkdiv/counter_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     2.367    btnclkdiv/counter_reg[0]_i_16__1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.701 f  btnclkdiv/counter_reg[0]_i_17__1/O[1]
                         net (fo=1, routed)           0.950     3.651    btnclkdiv/counter_reg[0]_i_17__1_n_6
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.303     3.954 r  btnclkdiv/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.943     4.897    btnclkdiv/counter[0]_i_8__1_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.021 r  btnclkdiv/counter[0]_i_1__1/O
                         net (fo=33, routed)          1.500     6.521    btnclkdiv/counter[0]_i_1__1_n_0
    SLICE_X28Y43         FDRE                                         r  btnclkdiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnclkdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnclkdiv/counter_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.521ns  (logic 2.481ns (38.047%)  route 4.040ns (61.953%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE                         0.000     0.000 r  btnclkdiv/counter_reg[0]/C
    SLICE_X28Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnclkdiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.647     1.103    btnclkdiv/counter_reg[0]
    SLICE_X29Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.683 r  btnclkdiv/counter_reg[0]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     1.683    btnclkdiv/counter_reg[0]_i_10__1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.797 r  btnclkdiv/counter_reg[0]_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     1.797    btnclkdiv/counter_reg[0]_i_11__1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  btnclkdiv/counter_reg[0]_i_12__1/CO[3]
                         net (fo=1, routed)           0.000     1.911    btnclkdiv/counter_reg[0]_i_12__1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  btnclkdiv/counter_reg[0]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     2.025    btnclkdiv/counter_reg[0]_i_13__1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  btnclkdiv/counter_reg[0]_i_14__1/CO[3]
                         net (fo=1, routed)           0.000     2.139    btnclkdiv/counter_reg[0]_i_14__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  btnclkdiv/counter_reg[0]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000     2.253    btnclkdiv/counter_reg[0]_i_15__1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  btnclkdiv/counter_reg[0]_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     2.367    btnclkdiv/counter_reg[0]_i_16__1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.701 f  btnclkdiv/counter_reg[0]_i_17__1/O[1]
                         net (fo=1, routed)           0.950     3.651    btnclkdiv/counter_reg[0]_i_17__1_n_6
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.303     3.954 r  btnclkdiv/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.943     4.897    btnclkdiv/counter[0]_i_8__1_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.021 r  btnclkdiv/counter[0]_i_1__1/O
                         net (fo=33, routed)          1.500     6.521    btnclkdiv/counter[0]_i_1__1_n_0
    SLICE_X28Y43         FDRE                                         r  btnclkdiv/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crcer/crc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CANReg/ffs[0]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDCE                         0.000     0.000 r  crcer/crc_reg[0]/C
    SLICE_X39Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crcer/crc_reg[0]/Q
                         net (fo=2, routed)           0.066     0.207    timer16Reg/ffs[6]/Q[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I2_O)        0.045     0.252 r  timer16Reg/ffs[6]/Q_i_1__14/O
                         net (fo=1, routed)           0.000     0.252    CANReg/ffs[0]/Q_reg_1
    SLICE_X38Y58         FDRE                                         r  CANReg/ffs[0]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crcer/crc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            crcer/crc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (49.983%)  route 0.128ns (50.017%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDCE                         0.000     0.000 r  crcer/crc_reg[4]/C
    SLICE_X39Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  crcer/crc_reg[4]/Q
                         net (fo=2, routed)           0.128     0.256    crcer/Q[3]
    SLICE_X39Y56         FDCE                                         r  crcer/crc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16Reg/ffs[13]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[14]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE                         0.000     0.000 r  timer16Reg/ffs[13]/Q_reg/C
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  timer16Reg/ffs[13]/Q_reg/Q
                         net (fo=2, routed)           0.131     0.259    timer16Reg/ffs[14]/Q_reg_1[0]
    SLICE_X39Y62         FDRE                                         r  timer16Reg/ffs[14]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16Reg/ffs[14]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[15]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE                         0.000     0.000 r  timer16Reg/ffs[14]/Q_reg/C
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  timer16Reg/ffs[14]/Q_reg/Q
                         net (fo=2, routed)           0.131     0.259    timer16Reg/ffs[15]/I1[0]
    SLICE_X39Y62         FDRE                                         r  timer16Reg/ffs[15]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crcer/crc_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            crcer/crc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.711%)  route 0.122ns (46.289%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE                         0.000     0.000 r  crcer/crc_reg[10]/C
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crcer/crc_reg[10]/Q
                         net (fo=2, routed)           0.122     0.263    crcer/Q[9]
    SLICE_X39Y56         FDCE                                         r  crcer/crc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16Reg/ffs[11]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[12]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE                         0.000     0.000 r  timer16Reg/ffs[11]/Q_reg/C
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer16Reg/ffs[11]/Q_reg/Q
                         net (fo=2, routed)           0.124     0.265    timer16Reg/ffs[12]/I1[0]
    SLICE_X39Y62         FDRE                                         r  timer16Reg/ffs[12]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crcer/crc_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            crcer/crc_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE                         0.000     0.000 r  crcer/crc_reg[11]/C
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  crcer/crc_reg[11]/Q
                         net (fo=2, routed)           0.125     0.266    crcer/Q[10]
    SLICE_X39Y56         FDCE                                         r  crcer/crc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer11Reg/ffs[9]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer11Reg/ffs[10]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.819%)  route 0.140ns (52.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE                         0.000     0.000 r  timer11Reg/ffs[9]/Q_reg/C
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  timer11Reg/ffs[9]/Q_reg/Q
                         net (fo=2, routed)           0.140     0.268    timer11Reg/ffs[10]/timer11POut[0]
    SLICE_X36Y61         FDRE                                         r  timer11Reg/ffs[10]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer11FF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer11Reg/ffs[0]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.146ns (52.306%)  route 0.133ns (47.694%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE                         0.000     0.000 r  timer11FF/q_reg/C
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  timer11FF/q_reg/Q
                         net (fo=2, routed)           0.133     0.279    timer11Reg/ffs[0]/Q_reg_0
    SLICE_X36Y63         FDRE                                         r  timer11Reg/ffs[0]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16Reg/ffs[8]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[9]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE                         0.000     0.000 r  timer16Reg/ffs[8]/Q_reg/C
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  timer16Reg/ffs[8]/Q_reg/Q
                         net (fo=2, routed)           0.127     0.291    timer16Reg/ffs[9]/Q_reg_1[0]
    SLICE_X42Y62         FDRE                                         r  timer16Reg/ffs[9]/Q_reg/D
  -------------------------------------------------------------------    -------------------





