<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [PATCH] alternate CP15 access method for	Feroceon
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2008-February/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%5D%20alternate%20CP15%20access%20method%20for%0A%09Feroceon&In-Reply-To=%3Calpine.LFD.1.00.0802230346540.3167%40xanadu.home%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001024.html">
   <LINK REL="Next"  HREF="001027.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [PATCH] alternate CP15 access method for	Feroceon</H1>
    <B>Nicolas Pitre</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5BPATCH%5D%20alternate%20CP15%20access%20method%20for%0A%09Feroceon&In-Reply-To=%3Calpine.LFD.1.00.0802230346540.3167%40xanadu.home%3E"
       TITLE="[Openocd-development] [PATCH] alternate CP15 access method for	Feroceon">nico at cam.org
       </A><BR>
    <I>Sat Feb 23 09:53:44 CET 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="001024.html">[Openocd-development] Time command and format change to time	measurement output
</A></li>
        <LI>Next message: <A HREF="001027.html">[Openocd-development] Problem with a PXA270
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1025">[ date ]</a>
              <a href="thread.html#1025">[ thread ]</a>
              <a href="subject.html#1025">[ subject ]</a>
              <a href="author.html#1025">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>The attached patch makes it possible to override the standard arm926ejs 
methods to read and write CP15 registers, and provide alternative 
implementations for Feroceon which appear to be more stable and 
reliable.  With this my 88F5281 based board is now working correctly.


Nicolas
-------------- next part --------------
Index: src/target/arm926ejs.c
===================================================================
--- src/target/arm926ejs.c	(revision 320)
+++ src/target/arm926ejs.c	(working copy)
@@ -54,8 +54,6 @@
 int arm926ejs_write_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer);
 int arm926ejs_soft_reset_halt(struct target_s *target);
 
-#define ARM926EJS_CP15_ADDR(opcode_1, opcode_2, CRn, CRm) ((opcode_1 &lt;&lt; 11) | (opcode_2 &lt;&lt; 8) | (CRn &lt;&lt; 4) | (CRm &lt;&lt; 0))
-
 target_type_t arm926ejs_target =
 {
 	.name = &quot;arm926ejs&quot;,
@@ -112,11 +110,14 @@
 	return ERROR_JTAG_QUEUE_FAILED;;
 }
 
-int arm926ejs_read_cp15(target_t *target, u32 address, u32 *value)
+#define ARM926EJS_CP15_ADDR(opcode_1, opcode_2, CRn, CRm) ((opcode_1 &lt;&lt; 11) | (opcode_2 &lt;&lt; 8) | (CRn &lt;&lt; 4) | (CRm &lt;&lt; 0))
+
+int arm926ejs_cp15_read(target_t *target, u32 op1, u32 op2, u32 CRn, u32 CRm, u32 *value)
 {
 	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
 	arm7_9_common_t *arm7_9 = armv4_5-&gt;arch_info;
 	arm_jtag_t *jtag_info = &amp;arm7_9-&gt;jtag_info;
+	u32 address = ARM926EJS_CP15_ADDR(op1, op2, CRn, CRm);
 	scan_field_t fields[4];
 	u8 address_buf[2];
 	u8 nr_w_buf = 0;
@@ -191,11 +192,12 @@
 	return ERROR_OK;
 }
 
-int arm926ejs_write_cp15(target_t *target, u32 address, u32 value)
+int arm926ejs_cp15_write(target_t *target, u32 op1, u32 op2, u32 CRn, u32 CRm, u32 value)
 {
 	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
 	arm7_9_common_t *arm7_9 = armv4_5-&gt;arch_info;
 	arm_jtag_t *jtag_info = &amp;arm7_9-&gt;jtag_info;
+	u32 address = ARM926EJS_CP15_ADDR(op1, op2, CRn, CRm);
 	scan_field_t fields[4];
 	u8 value_buf[4];
 	u8 address_buf[2];
@@ -338,10 +340,14 @@
 
 u32 arm926ejs_get_ttb(target_t *target)
 {
+	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
+	arm7_9_common_t *arm7_9 = armv4_5-&gt;arch_info;
+	arm9tdmi_common_t *arm9tdmi = arm7_9-&gt;arch_info;
+	arm926ejs_common_t *arm926ejs = arm9tdmi-&gt;arch_info;
 	int retval;
 	u32 ttb = 0x0;
 
-	if ((retval = arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 2, 0), &amp;ttb)) != ERROR_OK)
+	if ((retval = arm926ejs-&gt;read_cp15(target, 0, 0, 2, 0, &amp;ttb)) != ERROR_OK)
 		return retval;
 
 	return ttb;
@@ -349,16 +355,20 @@
 
 void arm926ejs_disable_mmu_caches(target_t *target, int mmu, int d_u_cache, int i_cache)
 {
+	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
+	arm7_9_common_t *arm7_9 = armv4_5-&gt;arch_info;
+	arm9tdmi_common_t *arm9tdmi = arm7_9-&gt;arch_info;
+	arm926ejs_common_t *arm926ejs = arm9tdmi-&gt;arch_info;
 	u32 cp15_control;
 
 	/* read cp15 control register */
-	arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 1, 0), &amp;cp15_control);
+	arm926ejs-&gt;read_cp15(target, 0, 0, 1, 0, &amp;cp15_control);
 	jtag_execute_queue();
 	
 	if (mmu)
 	{
 		/* invalidate TLB */
-		arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 8, 7), 0x0);
+		arm926ejs-&gt;write_cp15(target, 0, 0, 8, 7, 0x0);
 		
 		cp15_control &amp;= ~0x1U;
 	}
@@ -368,17 +378,17 @@
 		u32 debug_override;
 		/* read-modify-write CP15 debug override register 
 		 * to enable &quot;test and clean all&quot; */
-		arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 15, 0), &amp;debug_override);
+		arm926ejs-&gt;read_cp15(target, 0, 0, 15, 0, &amp;debug_override);
 		debug_override |= 0x80000;
-		arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 15, 0), debug_override);
+		arm926ejs-&gt;write_cp15(target, 0, 0, 15, 0, debug_override);
 		
 		/* clean and invalidate DCache */
-		arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 7, 5), 0x0);
+		arm926ejs-&gt;write_cp15(target, 0, 0, 7, 5, 0x0);
 
 		/* write CP15 debug override register 
 		 * to disable &quot;test and clean all&quot; */
 		debug_override &amp;= ~0x80000;
-		arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 15, 0), debug_override);
+		arm926ejs-&gt;write_cp15(target, 0, 0, 15, 0, debug_override);
 		
 		cp15_control &amp;= ~0x4U;
 	}
@@ -386,20 +396,24 @@
 	if (i_cache)
 	{
 		/* invalidate ICache */
-		arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 7, 5), 0x0);
+		arm926ejs-&gt;write_cp15(target, 0, 0, 7, 5, 0x0);
 		
 		cp15_control &amp;= ~0x1000U;
 	}
 	
-	arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 1, 0), cp15_control);
+	arm926ejs-&gt;write_cp15(target, 0, 0, 1, 0, cp15_control);
 }
 
 void arm926ejs_enable_mmu_caches(target_t *target, int mmu, int d_u_cache, int i_cache)
 {
+	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
+	arm7_9_common_t *arm7_9 = armv4_5-&gt;arch_info;
+	arm9tdmi_common_t *arm9tdmi = arm7_9-&gt;arch_info;
+	arm926ejs_common_t *arm926ejs = arm9tdmi-&gt;arch_info;
 	u32 cp15_control;
 
 	/* read cp15 control register */
-	arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 1, 0), &amp;cp15_control);
+	arm926ejs-&gt;read_cp15(target, 0, 0, 1, 0, &amp;cp15_control);
 	jtag_execute_queue();
 		
 	if (mmu)
@@ -411,7 +425,7 @@
 	if (i_cache)
 		cp15_control |= 0x1000U;
 	
-	arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 1, 0), cp15_control);
+	arm926ejs-&gt;write_cp15(target, 0, 0, 1, 0, cp15_control);
 }
 
 void arm926ejs_post_debug_entry(target_t *target)
@@ -422,7 +436,7 @@
 	arm926ejs_common_t *arm926ejs = arm9tdmi-&gt;arch_info;
 
 	/* examine cp15 control reg */
-	arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 1, 0), &amp;arm926ejs-&gt;cp15_control_reg);
+	arm926ejs-&gt;read_cp15(target, 0, 0, 1, 0, &amp;arm926ejs-&gt;cp15_control_reg);
 	jtag_execute_queue();
 	DEBUG(&quot;cp15_control_reg: %8.8x&quot;, arm926ejs-&gt;cp15_control_reg);
 
@@ -430,7 +444,7 @@
 	{
 		u32 cache_type_reg;
 		/* identify caches */
-		arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(0, 1, 0, 0), &amp;cache_type_reg);
+		arm926ejs-&gt;read_cp15(target, 0, 1, 0, 0, &amp;cache_type_reg);
 		jtag_execute_queue();
 		armv4_5_identify_cache(cache_type_reg, &amp;arm926ejs-&gt;armv4_5_mmu.armv4_5_cache);
 	}
@@ -440,9 +454,9 @@
 	arm926ejs-&gt;armv4_5_mmu.armv4_5_cache.i_cache_enabled = (arm926ejs-&gt;cp15_control_reg &amp; 0x1000U) ? 1 : 0;
 
 	/* save i/d fault status and address register */
-	arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 5, 0), &amp;arm926ejs-&gt;d_fsr);
-	arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(0, 1, 5, 0), &amp;arm926ejs-&gt;i_fsr);
-	arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 6, 0), &amp;arm926ejs-&gt;d_far);
+	arm926ejs-&gt;read_cp15(target, 0, 0, 5, 0, &amp;arm926ejs-&gt;d_fsr);
+	arm926ejs-&gt;read_cp15(target, 0, 1, 5, 0, &amp;arm926ejs-&gt;i_fsr);
+	arm926ejs-&gt;read_cp15(target, 0, 0, 6, 0, &amp;arm926ejs-&gt;d_far);
 	
 	DEBUG(&quot;D FSR: 0x%8.8x, D FAR: 0x%8.8x, I FSR: 0x%8.8x&quot;,
 		arm926ejs-&gt;d_fsr, arm926ejs-&gt;d_far, arm926ejs-&gt;i_fsr);  
@@ -452,9 +466,9 @@
 	
 	/* read-modify-write CP15 cache debug control register 
 	 * to disable I/D-cache linefills and force WT */
-	arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(7, 0, 15, 0), &amp;cache_dbg_ctrl);
+	arm926ejs-&gt;read_cp15(target, 7, 0, 15, 0, &amp;cache_dbg_ctrl);
 	cache_dbg_ctrl |= 0x7;
-	arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(7, 0, 15, 0), cache_dbg_ctrl);
+	arm926ejs-&gt;write_cp15(target, 7, 0, 15, 0, cache_dbg_ctrl);
 }
 
 void arm926ejs_pre_restore_context(target_t *target)
@@ -465,17 +479,17 @@
 	arm926ejs_common_t *arm926ejs = arm9tdmi-&gt;arch_info;
 
 	/* restore i/d fault status and address register */
-	arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 5, 0), arm926ejs-&gt;d_fsr);
-	arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 1, 5, 0), arm926ejs-&gt;i_fsr);
-	arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 6, 0), arm926ejs-&gt;d_far);
+	arm926ejs-&gt;write_cp15(target, 0, 0, 5, 0, arm926ejs-&gt;d_fsr);
+	arm926ejs-&gt;write_cp15(target, 0, 1, 5, 0, arm926ejs-&gt;i_fsr);
+	arm926ejs-&gt;write_cp15(target, 0, 0, 6, 0, arm926ejs-&gt;d_far);
 	
 	u32 cache_dbg_ctrl;
 	
 	/* read-modify-write CP15 cache debug control register 
 	 * to reenable I/D-cache linefills and disable WT */
-	arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(7, 0, 15, 0), &amp;cache_dbg_ctrl);
+	arm926ejs-&gt;read_cp15(target, 7, 0, 15, 0, &amp;cache_dbg_ctrl);
 	cache_dbg_ctrl &amp;= ~0x7;
-	arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(7, 0, 15, 0), cache_dbg_ctrl);
+	arm926ejs-&gt;write_cp15(target, 7, 0, 15, 0, cache_dbg_ctrl);
 }
 
 int arm926ejs_get_arch_pointers(target_t *target, armv4_5_common_t **armv4_5_p, arm7_9_common_t **arm7_9_p, arm9tdmi_common_t **arm9tdmi_p, arm926ejs_common_t **arm926ejs_p)
@@ -613,12 +627,12 @@
 		if (count &lt;= 1)
 		{
 			/* invalidate ICache single entry with MVA */
-			arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 1, 7, 5), address);
+			arm926ejs-&gt;write_cp15(target, 0, 1, 7, 5, address);
 		}
 		else
 		{
 			/* invalidate ICache */
-			arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(0, 0, 7, 5), address);
+			arm926ejs-&gt;write_cp15(target, 0, 0, 7, 5, address);
 		}
 	}
 
@@ -654,6 +668,8 @@
 	arm7_9-&gt;post_debug_entry = arm926ejs_post_debug_entry;
 	arm7_9-&gt;pre_restore_context = arm926ejs_pre_restore_context;
 	
+	arm926ejs-&gt;read_cp15 = arm926ejs_cp15_read;
+	arm926ejs-&gt;write_cp15 = arm926ejs_cp15_write;
 	arm926ejs-&gt;armv4_5_mmu.armv4_5_cache.ctype = -1;
 	arm926ejs-&gt;armv4_5_mmu.get_ttb = arm926ejs_get_ttb;
 	arm926ejs-&gt;armv4_5_mmu.read_memory = arm7_9_read_memory;
@@ -766,7 +782,7 @@
 	if (argc == 4)
 	{
 		u32 value;
-		if ((retval = arm926ejs_read_cp15(target, ARM926EJS_CP15_ADDR(opcode_1, opcode_2, CRn, CRm), &amp;value)) != ERROR_OK)
+		if ((retval = arm926ejs-&gt;read_cp15(target, opcode_1, opcode_2, CRn, CRm, &amp;value)) != ERROR_OK)
 		{
 			command_print(cmd_ctx, &quot;couldn't access register&quot;);
 			return ERROR_OK;
@@ -778,7 +794,7 @@
 	else
 	{
 		u32 value = strtoul(args[4], NULL, 0);
-		if ((retval = arm926ejs_write_cp15(target, ARM926EJS_CP15_ADDR(opcode_1, opcode_2, CRn, CRm), value)) != ERROR_OK)
+		if ((retval = arm926ejs-&gt;write_cp15(target, opcode_1, opcode_2, CRn, CRm, value)) != ERROR_OK)
 		{
 			command_print(cmd_ctx, &quot;couldn't access register&quot;);
 			return ERROR_OK;
Index: src/target/arm926ejs.h
===================================================================
--- src/target/arm926ejs.h	(revision 320)
+++ src/target/arm926ejs.h	(working copy)
@@ -35,6 +35,8 @@
 	int common_magic;
 	armv4_5_mmu_common_t armv4_5_mmu;
 	arm9tdmi_common_t arm9tdmi_common;
+	int (*read_cp15)(target_t *target, u32 op1, u32 op2, u32 CRn, u32 CRm, u32 *value);
+	int (*write_cp15)(target_t *target, u32 op1, u32 op2, u32 CRn, u32 CRm, u32 value);
 	u32 cp15_control_reg;
 	u32 d_fsr;
 	u32 i_fsr;
Index: src/target/feroceon.c
===================================================================
--- src/target/feroceon.c	(revision 320)
+++ src/target/feroceon.c	(working copy)
@@ -362,6 +362,47 @@
 	arm_jtag_set_instr(jtag_info, 0xf, NULL);
 }
 
+int feroceon_read_cp15(target_t *target, u32 op1, u32 op2, u32 CRn, u32 CRm, u32 *value)
+{
+	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
+	arm7_9_common_t *arm7_9 = armv4_5-&gt;arch_info;
+	arm_jtag_t *jtag_info = &amp;arm7_9-&gt;jtag_info;
+	int err;
+
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_MRC(15, op1, 0, CRn, CRm, op2), 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 1);
+	err = arm7_9_execute_sys_speed(target);
+	if (err != ERROR_OK)
+		return err;
+
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_STMIA(0, 1, 0, 0), 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, value, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
+	return jtag_execute_queue();
+}
+
+int feroceon_write_cp15(target_t *target, u32 op1, u32 op2, u32 CRn, u32 CRm, u32 value)
+{
+	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
+	arm7_9_common_t *arm7_9 = armv4_5-&gt;arch_info;
+	arm_jtag_t *jtag_info = &amp;arm7_9-&gt;jtag_info;
+
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_LDMIA(0, 1, 0, 0), 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, value, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 0);
+
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_MCR(15, op1, 0, CRn, CRm, op2), 0, NULL, 0);
+	arm9tdmi_clock_out(jtag_info, ARMV4_5_NOP, 0, NULL, 1);
+	return arm7_9_execute_sys_speed(target);
+}
+
 void feroceon_enable_single_step(target_t *target)
 {
 	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
@@ -400,7 +441,6 @@
 	embeddedice_store_reg(&amp;arm7_9-&gt;eice_cache-&gt;reg_list[EICE_W0_CONTROL_VALUE]);
 }
 
-
 int feroceon_examine_debug_reason(target_t *target)
 {
 	/* the MOE is not implemented */
@@ -606,6 +646,10 @@
 	/* MOE is not implemented */
 	arm7_9-&gt;examine_debug_reason = feroceon_examine_debug_reason;
 
+	/* the standard ARM926 methods don't always work (don't ask...) */
+	arm926ejs-&gt;read_cp15 = feroceon_read_cp15;
+	arm926ejs-&gt;write_cp15 = feroceon_write_cp15;
+
 	/* asserting DBGRQ won't win over the undef exception */
 	arm7_9-&gt;use_dbgrq = 0;
 
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001024.html">[Openocd-development] Time command and format change to time	measurement output
</A></li>
	<LI>Next message: <A HREF="001027.html">[Openocd-development] Problem with a PXA270
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1025">[ date ]</a>
              <a href="thread.html#1025">[ thread ]</a>
              <a href="subject.html#1025">[ subject ]</a>
              <a href="author.html#1025">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
