============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Apr 25 2025  09:38:50 pm
  Module:                 tpu_top
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Instance                            Module                        Cell Count  Cell Area  Net Area   Total Area   Wireload  
---------------------------------------------------------------------------------------------------------------------------------
tpu_top                                                                      21580  58439.934     0.000    58439.934 <none> (D)  
  addr_sel          addr_sel                                                    37    109.098     0.000      109.098 <none> (D)  
  quantize          quantize_ARRAY_SIZE8_SRAM_DATA_WIDTH32_DATA_WIDTH8         168    273.600     0.000      273.600 <none> (D)  
  systolic          systolic_ARRAY_SIZE8_SRAM_DATA_WIDTH32_DATA_WIDTH8       19835  53650.224     0.000    53650.224 <none> (D)  
  systolic_controll systolic_controll_ARRAY_SIZE8                              119    280.098     0.000      280.098 <none> (D)  
  write_out         write_out_ARRAY_SIZE8_OUTPUT_DATA_WIDTH16                 1421   4126.914     0.000     4126.914 <none> (D)  
  (D) = wireload is default in technology library
