

================================================================
== Vivado HLS Report for 'svm_detect'
================================================================
* Date:           Thu May 17 18:21:36 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4874|  4874|  4874|  4874|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  4865|  4865|       695|          -|          -|     7|    no    |
        | + Loop 1.1      |   693|   693|        99|          -|          -|     7|    no    |
        |  ++ Loop 1.1.1  |    63|    63|         7|          -|          -|     9|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	45  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / (!exitcond)
	3  / (exitcond)
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	38  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_7 = alloca i32"
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:111]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1764 x i14]* @SVM_detector_V, [1 x i8]* @p_str2, [14 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [hog_svm_fpga/xillybus_wrapper.cpp:114]
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "store i32 -19822, i32* %p_Val2_7"
ST_1 : Operation 58 [1/1] (1.76ns)   --->   "store i32 -19822, i32* %p_Val2_s"
ST_1 : Operation 59 [1/1] (1.76ns)   --->   "br label %.loopexit" [hog_svm_fpga/xillybus_wrapper.cpp:118]

 <State 2> : 2.55ns
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %codeRepl ], [ %i_1, %.loopexit.loopexit ]"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i to i7" [hog_svm_fpga/xillybus_wrapper.cpp:118]
ST_2 : Operation 62 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %i, -1" [hog_svm_fpga/xillybus_wrapper.cpp:118]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"
ST_2 : Operation 64 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [hog_svm_fpga/xillybus_wrapper.cpp:127]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %_ifconv24, label %.preheader.preheader" [hog_svm_fpga/xillybus_wrapper.cpp:118]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)" [hog_svm_fpga/xillybus_wrapper.cpp:135]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl to i7" [hog_svm_fpga/xillybus_wrapper.cpp:135]
ST_2 : Operation 68 [1/1] (1.82ns)   --->   "%tmp_5 = sub i7 %p_shl_cast, %i_cast" [hog_svm_fpga/xillybus_wrapper.cpp:135]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader" [hog_svm_fpga/xillybus_wrapper.cpp:120]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32* %p_Val2_s" [hog_svm_fpga/xillybus_wrapper.cpp:150]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%is_neg_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_load, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:150]
ST_2 : Operation 72 [1/1] (2.55ns)   --->   "%tmp_7 = sub nsw i32 0, %p_Val2_load" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.25ns
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader.preheader ], [ %j_1, %.preheader.loopexit ]"
ST_3 : Operation 74 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %j, -1" [hog_svm_fpga/xillybus_wrapper.cpp:120]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"
ST_3 : Operation 76 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j, 1" [hog_svm_fpga/xillybus_wrapper.cpp:128]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %_ifconv" [hog_svm_fpga/xillybus_wrapper.cpp:120]
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 %j)" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = zext i6 %tmp_4 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:137]
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%cells_mag_sq_V_addr = getelementptr [64 x i64]* %cells_mag_sq_V, i64 0, i64 %tmp_8" [hog_svm_fpga/xillybus_wrapper.cpp:126]
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%p_Val2_18 = load i64* %cells_mag_sq_V_addr, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:126]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 3.25ns
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_1, i3 %j)" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_15 = zext i6 %tmp_11 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:138]
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%cells_mag_sq_V_addr_1 = getelementptr [64 x i64]* %cells_mag_sq_V, i64 0, i64 %tmp_15" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%p_Val2_18 = load i64* %cells_mag_sq_V_addr, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:126]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i64* %cells_mag_sq_V_addr_1, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_23 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 %j_1)" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_32 = zext i6 %tmp_23 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:139]
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%cells_mag_sq_V_addr_2 = getelementptr [64 x i64]* %cells_mag_sq_V, i64 0, i64 %tmp_32" [hog_svm_fpga/xillybus_wrapper.cpp:128]
ST_4 : Operation 91 [2/2] (3.25ns)   --->   "%p_Val2_21 = load i64* %cells_mag_sq_V_addr_2, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:128]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>

 <State 5> : 6.77ns
ST_5 : Operation 92 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i64* %cells_mag_sq_V_addr_1, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_39 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_1, i3 %j_1)" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_40 = zext i6 %tmp_39 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:140]
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%cells_mag_sq_V_addr_3 = getelementptr [64 x i64]* %cells_mag_sq_V, i64 0, i64 %tmp_40" [hog_svm_fpga/xillybus_wrapper.cpp:129]
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%p_Val2_21 = load i64* %cells_mag_sq_V_addr_2, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:128]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 97 [2/2] (3.25ns)   --->   "%p_Val2_22 = load i64* %cells_mag_sq_V_addr_3, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:129]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 98 [1/1] (3.52ns)   --->   "%tmp1 = add i64 %p_Val2_21, %p_Val2_19" [hog_svm_fpga/xillybus_wrapper.cpp:129]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 8.56ns
ST_6 : Operation 99 [1/2] (3.25ns)   --->   "%p_Val2_22 = load i64* %cells_mag_sq_V_addr_3, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:129]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i64 %p_Val2_22, %p_Val2_18" [hog_svm_fpga/xillybus_wrapper.cpp:129]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%p_Val2_23 = add i64 %tmp1, %tmp2" [hog_svm_fpga/xillybus_wrapper.cpp:129]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_23, i32 63)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]

 <State 7> : 3.52ns
ST_7 : Operation 103 [1/1] (3.52ns)   --->   "%tmp_13 = sub nsw i64 0, %p_Val2_23" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 5.54ns
ST_8 : Operation 104 [1/1] (2.77ns)   --->   "%tmp_12 = icmp eq i64 %p_Val2_23, 0" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.48ns)   --->   "%p_Val2_31 = select i1 %is_neg, i64 %tmp_13, i64 %p_Val2_23" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %p_Val2_31, i32 63, i32 0)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_8 : Operation 107 [1/1] (4.06ns)   --->   "%tmp_14 = call i64 @llvm.cttz.i64(i64 %p_Result_s, i1 true) nounwind" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%num_zeros_1 = trunc i64 %tmp_14 to i32" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i64 %tmp_14 to i8" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]

 <State 9> : 8.14ns
ST_9 : Operation 110 [1/1] (0.99ns)   --->   "%msb_idx = xor i32 %num_zeros_1, 63" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_52 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx, i32 5, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_9 : Operation 112 [1/1] (2.45ns)   --->   "%icmp = icmp eq i27 %tmp_52, 0" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_7)   --->   "%tmp32_V_5 = trunc i64 %p_Val2_31 to i32" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_9 : Operation 114 [1/1] (2.55ns)   --->   "%tmp_17 = sub nsw i32 31, %msb_idx" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_7)   --->   "%tmp32_V_3 = shl i32 %tmp32_V_5, %tmp_17" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i32 %msb_idx to i6" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_9 : Operation 117 [1/1] (1.82ns)   --->   "%tmp_67 = add i6 -31, %tmp_62" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_7)   --->   "%tmp_72 = zext i6 %tmp_67 to i64" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_7)   --->   "%tmp_91 = lshr i64 %p_Val2_31, %tmp_72" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_7)   --->   "%tmp32_V_6 = trunc i64 %tmp_91 to i32" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_9 : Operation 121 [1/1] (4.59ns) (out node of the LUT)   --->   "%tmp32_V_7 = select i1 %icmp, i32 %tmp32_V_3, i32 %tmp32_V_6" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 10> : 6.41ns
ST_10 : Operation 122 [6/6] (6.41ns)   --->   "%f_2 = uitofp i32 %tmp32_V_7 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 11> : 6.41ns
ST_11 : Operation 123 [5/6] (6.41ns)   --->   "%f_2 = uitofp i32 %tmp32_V_7 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 12> : 6.41ns
ST_12 : Operation 124 [4/6] (6.41ns)   --->   "%f_2 = uitofp i32 %tmp32_V_7 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 13> : 6.41ns
ST_13 : Operation 125 [3/6] (6.41ns)   --->   "%f_2 = uitofp i32 %tmp32_V_7 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 14> : 6.41ns
ST_14 : Operation 126 [2/6] (6.41ns)   --->   "%f_2 = uitofp i32 %tmp32_V_7 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 15> : 7.96ns
ST_15 : Operation 127 [1/6] (6.41ns)   --->   "%f_2 = uitofp i32 %tmp32_V_7 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%tmp32_V_12 = bitcast float %f_2 to i32" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_s_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_12, i32 23, i32 30)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_15 : Operation 130 [1/1] (1.55ns)   --->   "%tmp_19 = icmp ne i8 %p_Result_s_24, -98" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 6.92ns
ST_16 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_20 = sub i8 -98, %tmp_50" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_21 = zext i1 %tmp_19 to i8" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_16 : Operation 133 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_4_trunc = add i8 %tmp_21, %tmp_20" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_4_trunc)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_12, i9 %tmp_22, i32 23, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_46 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_Result_1, i32 1, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:111->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_48 = zext i31 %tmp_46 to i32" [hog_svm_fpga/hardware_approximation.cpp:111->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_16 : Operation 138 [1/1] (2.55ns)   --->   "%p_op = sub i32 1597463007, %tmp_48" [hog_svm_fpga/hardware_approximation.cpp:111->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_57 = bitcast i32 %p_op to float" [hog_svm_fpga/hardware_approximation.cpp:111->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_16 : Operation 140 [1/1] (0.69ns)   --->   "%yn = select i1 %tmp_12, float 0x43E6EB3BE0000000, float %tmp_57" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%f_3 = bitcast i32 %p_Result_1 to float" [hog_svm_fpga/hardware_approximation.cpp:114->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_16 : Operation 142 [1/1] (0.69ns)   --->   "%x = select i1 %tmp_12, float 0.000000e+00, float %f_3" [hog_svm_fpga/hardware_approximation.cpp:114->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 17> : 5.70ns
ST_17 : Operation 143 [4/4] (5.70ns)   --->   "%yn_sq = fmul float %yn, %yn" [hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 5.70ns
ST_18 : Operation 144 [3/4] (5.70ns)   --->   "%yn_sq = fmul float %yn, %yn" [hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 5.70ns
ST_19 : Operation 145 [2/4] (5.70ns)   --->   "%yn_sq = fmul float %yn, %yn" [hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 5.70ns
ST_20 : Operation 146 [1/4] (5.70ns)   --->   "%yn_sq = fmul float %yn, %yn" [hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.70ns
ST_21 : Operation 147 [4/4] (5.70ns)   --->   "%yn_sq_x = fmul float %yn_sq, %x" [hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 5.70ns
ST_22 : Operation 148 [3/4] (5.70ns)   --->   "%yn_sq_x = fmul float %yn_sq, %x" [hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 5.70ns
ST_23 : Operation 149 [2/4] (5.70ns)   --->   "%yn_sq_x = fmul float %yn_sq, %x" [hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 5.70ns
ST_24 : Operation 150 [1/4] (5.70ns)   --->   "%yn_sq_x = fmul float %yn_sq, %x" [hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 7.26ns
ST_25 : Operation 151 [5/5] (7.25ns)   --->   "%tmp_24 = fsub float 3.000000e+00, %yn_sq_x" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 7.26ns
ST_26 : Operation 152 [4/5] (7.25ns)   --->   "%tmp_24 = fsub float 3.000000e+00, %yn_sq_x" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 7.26ns
ST_27 : Operation 153 [3/5] (7.25ns)   --->   "%tmp_24 = fsub float 3.000000e+00, %yn_sq_x" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 7.26ns
ST_28 : Operation 154 [2/5] (7.25ns)   --->   "%tmp_24 = fsub float 3.000000e+00, %yn_sq_x" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 7.26ns
ST_29 : Operation 155 [1/5] (7.25ns)   --->   "%tmp_24 = fsub float 3.000000e+00, %yn_sq_x" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 5.70ns
ST_30 : Operation 156 [4/4] (5.70ns)   --->   "%v_assign = fmul float %yn, %tmp_24" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 5.70ns
ST_31 : Operation 157 [3/4] (5.70ns)   --->   "%v_assign = fmul float %yn, %tmp_24" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 5.70ns
ST_32 : Operation 158 [2/4] (5.70ns)   --->   "%v_assign = fmul float %yn, %tmp_24" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 5.70ns
ST_33 : Operation 159 [1/4] (5.70ns)   --->   "%v_assign = fmul float %yn, %tmp_24" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 8.33ns
ST_34 : Operation 160 [1/1] (5.54ns)   --->   "%d_assign = fpext float %v_assign to double" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 161 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_34 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i64 %ireg_V to i63" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_34 : Operation 163 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_34 : Operation 164 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_34 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i64 %ireg_V to i52" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_34 : Operation 166 [1/1] (2.78ns)   --->   "%tmp_27 = icmp eq i63 %tmp_93, 0" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 5.72ns
ST_35 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_25 = zext i11 %exp_tmp_V to i12" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_35 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_26 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_95)" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_35 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_2 = zext i53 %tmp_26 to i54" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_35 : Operation 170 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_2" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 171 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_25" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 172 [1/1] (1.99ns)   --->   "%tmp_28 = icmp sgt i12 %F2, 16" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 173 [1/1] (1.54ns)   --->   "%tmp_29 = add i12 -16, %F2" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 174 [1/1] (1.54ns)   --->   "%tmp_30 = sub i12 16, %F2" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 175 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_28, i12 %tmp_29, i12 %tmp_30" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 176 [1/1] (1.99ns)   --->   "%tmp_31 = icmp eq i12 %F2, 16" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_97 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_35 : Operation 178 [1/1] (1.48ns)   --->   "%icmp1 = icmp eq i7 %tmp_97, 0" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 7.58ns
ST_36 : Operation 179 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_2" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 180 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_36 : Operation 181 [1/1] (1.99ns)   --->   "%tmp_33 = icmp ult i12 %sh_amt, 54" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_78)   --->   "%tmp_35 = zext i32 %sh_amt_cast to i54" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_36 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_78)   --->   "%tmp_36 = ashr i54 %man_V_2, %tmp_35" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_27, true" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_31, %sel_tmp1" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 186 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_27, %tmp_31" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_28, %sel_tmp6" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 189 [1/1] (0.97ns)   --->   "%sel_tmp8 = and i1 %sel_tmp7, %tmp_33" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = xor i1 %tmp_33, true" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp3 = and i1 %sel_tmp7, %sel_tmp" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_28" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %sel_tmp21_demorgan, true" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %icmp1, %sel_tmp4" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 195 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp5, %sel_tmp3" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp8, %sel_tmp2" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 197 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node tmp_78)   --->   "%tmp_76 = call i31 @_ssdm_op_PartSelect.i31.i54.i32.i32(i54 %tmp_36, i32 1, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:119->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_36 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_78)   --->   "%tmp_77 = call i31 @_ssdm_op_PartSelect.i31.i54.i32.i32(i54 %man_V_2, i32 1, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:119->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_36 : Operation 200 [1/1] (4.61ns) (out node of the LUT)   --->   "%tmp_78 = select i1 %sel_tmp8, i31 %tmp_76, i31 %tmp_77" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 37> : 5.15ns
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i6 %tmp_4 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_37 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %i, i3 %j, i3 0)" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_37 : Operation 203 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i9 %tmp_6 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:137]
ST_37 : Operation 204 [1/1] (1.82ns)   --->   "%tmp_10 = add i10 %p_shl4_cast, %tmp_8_cast" [hog_svm_fpga/xillybus_wrapper.cpp:137]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i6 %tmp_11 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %i_1, i3 %j, i3 0)" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %tmp_16 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:138]
ST_37 : Operation 208 [1/1] (1.82ns)   --->   "%tmp_18 = add i10 %p_shl3_cast, %tmp_37_cast" [hog_svm_fpga/xillybus_wrapper.cpp:138]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i6 %tmp_23 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_34 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %i, i3 %j_1, i3 0)" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i9 %tmp_34 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:139]
ST_37 : Operation 212 [1/1] (1.82ns)   --->   "%tmp_37 = add i10 %p_shl2_cast, %tmp_48_cast" [hog_svm_fpga/xillybus_wrapper.cpp:139]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i6 %tmp_39 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_44 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i3.i3(i3 %i_1, i3 %j_1, i3 0)" [hog_svm_fpga/xillybus_wrapper.cpp:127]
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %tmp_44 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:140]
ST_37 : Operation 216 [1/1] (1.82ns)   --->   "%tmp_45 = add i10 %p_shl1_cast, %tmp_62_cast" [hog_svm_fpga/xillybus_wrapper.cpp:140]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_96 = trunc i54 %man_V_2 to i32" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_37 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_38 = shl i32 %tmp_96, %sh_amt_cast" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_73 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_38, i32 1, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:119->hog_svm_fpga/xillybus_wrapper.cpp:131]
ST_37 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_74 = select i1 %isneg, i31 -1, i31 0" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_75 = select i1 %sel_tmp5, i31 %tmp_73, i31 %tmp_74" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 222 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_79 = select i1 %or_cond, i31 %tmp_75, i31 %tmp_78" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 223 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_80 = select i1 %or_cond2, i31 %tmp_79, i31 0" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_55_cast = zext i3 %j to i7" [hog_svm_fpga/xillybus_wrapper.cpp:135]
ST_37 : Operation 225 [1/1] (1.87ns)   --->   "%tmp_41 = add i7 %tmp_55_cast, %tmp_5" [hog_svm_fpga/xillybus_wrapper.cpp:135]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_42 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_41, i5 0)" [hog_svm_fpga/xillybus_wrapper.cpp:135]
ST_37 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_43 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_41, i2 0)" [hog_svm_fpga/xillybus_wrapper.cpp:135]
ST_37 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_77_cast_cast = sext i9 %tmp_43 to i10" [hog_svm_fpga/xillybus_wrapper.cpp:133]
ST_37 : Operation 229 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i31 %tmp_80 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:133]
ST_37 : Operation 230 [1/1] (1.76ns)   --->   "br label %0" [hog_svm_fpga/xillybus_wrapper.cpp:133]

 <State 38> : 4.98ns
ST_38 : Operation 231 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %_ifconv ], [ %k_1, %1 ]"
ST_38 : Operation 232 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %k, -7" [hog_svm_fpga/xillybus_wrapper.cpp:133]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 233 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_38 : Operation 234 [1/1] (1.73ns)   --->   "%k_1 = add i4 %k, 1" [hog_svm_fpga/xillybus_wrapper.cpp:133]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.loopexit, label %1" [hog_svm_fpga/xillybus_wrapper.cpp:133]
ST_38 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_89_cast_cast = zext i4 %k to i10" [hog_svm_fpga/xillybus_wrapper.cpp:135]
ST_38 : Operation 237 [1/1] (1.82ns)   --->   "%tmp3 = add i10 %tmp_77_cast_cast, %tmp_89_cast_cast" [hog_svm_fpga/xillybus_wrapper.cpp:135]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 238 [1/1] (0.00ns)   --->   "%tmp29_cast = sext i10 %tmp3 to i12" [hog_svm_fpga/xillybus_wrapper.cpp:135]
ST_38 : Operation 239 [1/1] (1.54ns)   --->   "%SVM_index = add i12 %tmp29_cast, %tmp_42" [hog_svm_fpga/xillybus_wrapper.cpp:135]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 240 [1/1] (1.73ns)   --->   "%tmp_81 = add i10 %tmp_89_cast_cast, %tmp_10" [hog_svm_fpga/xillybus_wrapper.cpp:137]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i10 %tmp_81 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:137]
ST_38 : Operation 242 [1/1] (0.00ns)   --->   "%cells_bin_V_addr = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_84_cast" [hog_svm_fpga/xillybus_wrapper.cpp:137]
ST_38 : Operation 243 [1/1] (1.73ns)   --->   "%tmp_82 = add i10 %tmp_89_cast_cast, %tmp_18" [hog_svm_fpga/xillybus_wrapper.cpp:138]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i10 %tmp_82 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:138]
ST_38 : Operation 245 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_1 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_85_cast" [hog_svm_fpga/xillybus_wrapper.cpp:138]
ST_38 : Operation 246 [1/1] (1.73ns)   --->   "%tmp_83 = add i10 %tmp_89_cast_cast, %tmp_37" [hog_svm_fpga/xillybus_wrapper.cpp:139]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 247 [1/1] (1.73ns)   --->   "%tmp_84 = add i10 %tmp_89_cast_cast, %tmp_45" [hog_svm_fpga/xillybus_wrapper.cpp:140]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 248 [2/2] (3.25ns)   --->   "%cells_bin_V_load = load i32* %cells_bin_V_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_38 : Operation 249 [2/2] (3.25ns)   --->   "%cells_bin_V_load_1 = load i32* %cells_bin_V_addr_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:138]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_38 : Operation 250 [1/1] (0.00ns)   --->   "br label %.preheader"

 <State 39> : 5.33ns
ST_39 : Operation 251 [1/1] (0.00ns)   --->   "%SVM_index_cast = sext i12 %SVM_index to i16" [hog_svm_fpga/xillybus_wrapper.cpp:135]
ST_39 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_86_cast = zext i10 %tmp_83 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:139]
ST_39 : Operation 253 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_2 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_86_cast" [hog_svm_fpga/xillybus_wrapper.cpp:139]
ST_39 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_87_cast = zext i10 %tmp_84 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:140]
ST_39 : Operation 255 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_3 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_87_cast" [hog_svm_fpga/xillybus_wrapper.cpp:140]
ST_39 : Operation 256 [1/2] (3.25ns)   --->   "%cells_bin_V_load = load i32* %cells_bin_V_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_39 : Operation 257 [1/2] (3.25ns)   --->   "%cells_bin_V_load_1 = load i32* %cells_bin_V_addr_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:138]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_39 : Operation 258 [2/2] (3.25ns)   --->   "%cells_bin_V_load_2 = load i32* %cells_bin_V_addr_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:139]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_39 : Operation 259 [2/2] (3.25ns)   --->   "%cells_bin_V_load_3 = load i32* %cells_bin_V_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:140]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_39 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_54 = zext i16 %SVM_index_cast to i64" [hog_svm_fpga/xillybus_wrapper.cpp:142]
ST_39 : Operation 261 [1/1] (0.00ns)   --->   "%SVM_detector_V_addr = getelementptr [1764 x i14]* @SVM_detector_V, i64 0, i64 %tmp_54" [hog_svm_fpga/xillybus_wrapper.cpp:142]
ST_39 : Operation 262 [2/2] (3.25ns)   --->   "%SVM_detector_V_load = load i14* %SVM_detector_V_addr, align 2" [hog_svm_fpga/xillybus_wrapper.cpp:142]   --->   Core 53 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 14> <Depth = 1764> <ROM>
ST_39 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i16 %SVM_index_cast to i17" [hog_svm_fpga/xillybus_wrapper.cpp:143]
ST_39 : Operation 264 [1/1] (2.07ns)   --->   "%tmp_58 = add i17 %tmp_72_cast, 9" [hog_svm_fpga/xillybus_wrapper.cpp:143]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_59 = zext i17 %tmp_58 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:143]
ST_39 : Operation 266 [1/1] (0.00ns)   --->   "%SVM_detector_V_addr_1 = getelementptr [1764 x i14]* @SVM_detector_V, i64 0, i64 %tmp_59" [hog_svm_fpga/xillybus_wrapper.cpp:143]
ST_39 : Operation 267 [2/2] (3.25ns)   --->   "%SVM_detector_V_load_1 = load i14* %SVM_detector_V_addr_1, align 2" [hog_svm_fpga/xillybus_wrapper.cpp:143]   --->   Core 53 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 14> <Depth = 1764> <ROM>

 <State 40> : 8.51ns
ST_40 : Operation 268 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %cells_bin_V_load to i63" [hog_svm_fpga/xillybus_wrapper.cpp:137]
ST_40 : Operation 269 [1/1] (8.51ns)   --->   "%p_Val2_1 = mul i63 %OP1_V_cast, %OP2_V_cast" [hog_svm_fpga/xillybus_wrapper.cpp:137]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_1, i32 16, i32 47)" [hog_svm_fpga/xillybus_wrapper.cpp:137]
ST_40 : Operation 271 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = sext i32 %cells_bin_V_load_1 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:138]
ST_40 : Operation 272 [1/1] (8.51ns)   --->   "%p_Val2_2 = mul i63 %OP1_V_1_cast, %OP2_V_cast" [hog_svm_fpga/xillybus_wrapper.cpp:138]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_2, i32 16, i32 47)" [hog_svm_fpga/xillybus_wrapper.cpp:138]
ST_40 : Operation 274 [1/2] (3.25ns)   --->   "%cells_bin_V_load_2 = load i32* %cells_bin_V_addr_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:139]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_40 : Operation 275 [1/2] (3.25ns)   --->   "%cells_bin_V_load_3 = load i32* %cells_bin_V_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:140]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_40 : Operation 276 [1/2] (3.25ns)   --->   "%SVM_detector_V_load = load i14* %SVM_detector_V_addr, align 2" [hog_svm_fpga/xillybus_wrapper.cpp:142]   --->   Core 53 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 14> <Depth = 1764> <ROM>
ST_40 : Operation 277 [1/2] (3.25ns)   --->   "%SVM_detector_V_load_1 = load i14* %SVM_detector_V_addr_1, align 2" [hog_svm_fpga/xillybus_wrapper.cpp:143]   --->   Core 53 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 14> <Depth = 1764> <ROM>
ST_40 : Operation 278 [1/1] (2.07ns)   --->   "%tmp_63 = add i17 %tmp_72_cast, 18" [hog_svm_fpga/xillybus_wrapper.cpp:144]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_64 = zext i17 %tmp_63 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:144]
ST_40 : Operation 280 [1/1] (0.00ns)   --->   "%SVM_detector_V_addr_2 = getelementptr [1764 x i14]* @SVM_detector_V, i64 0, i64 %tmp_64" [hog_svm_fpga/xillybus_wrapper.cpp:144]
ST_40 : Operation 281 [2/2] (3.25ns)   --->   "%SVM_detector_V_load_2 = load i14* %SVM_detector_V_addr_2, align 2" [hog_svm_fpga/xillybus_wrapper.cpp:144]   --->   Core 53 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 14> <Depth = 1764> <ROM>
ST_40 : Operation 282 [1/1] (2.07ns)   --->   "%tmp_68 = add i17 %tmp_72_cast, 27" [hog_svm_fpga/xillybus_wrapper.cpp:145]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_69 = zext i17 %tmp_68 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:145]
ST_40 : Operation 284 [1/1] (0.00ns)   --->   "%SVM_detector_V_addr_3 = getelementptr [1764 x i14]* @SVM_detector_V, i64 0, i64 %tmp_69" [hog_svm_fpga/xillybus_wrapper.cpp:145]
ST_40 : Operation 285 [2/2] (3.25ns)   --->   "%SVM_detector_V_load_3 = load i14* %SVM_detector_V_addr_3, align 2" [hog_svm_fpga/xillybus_wrapper.cpp:145]   --->   Core 53 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 14> <Depth = 1764> <ROM>

 <State 41> : 8.51ns
ST_41 : Operation 286 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %cells_bin_V_load_2 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:139]
ST_41 : Operation 287 [1/1] (8.51ns)   --->   "%p_Val2_3 = mul i63 %OP1_V_2_cast, %OP2_V_cast" [hog_svm_fpga/xillybus_wrapper.cpp:139]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_3, i32 16, i32 47)" [hog_svm_fpga/xillybus_wrapper.cpp:139]
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %cells_bin_V_load_3 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:140]
ST_41 : Operation 290 [1/1] (8.51ns)   --->   "%p_Val2_5 = mul i63 %OP1_V_3_cast, %OP2_V_cast" [hog_svm_fpga/xillybus_wrapper.cpp:140]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_5, i32 16, i32 47)" [hog_svm_fpga/xillybus_wrapper.cpp:140]
ST_41 : Operation 292 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i14 %SVM_detector_V_load to i45" [hog_svm_fpga/xillybus_wrapper.cpp:142]
ST_41 : Operation 293 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i32 %tmp_47 to i45" [hog_svm_fpga/xillybus_wrapper.cpp:142]
ST_41 : Operation 294 [1/1] (8.51ns)   --->   "%p_Val2_6 = mul i45 %OP2_V_1_cast, %OP1_V_4_cast" [hog_svm_fpga/xillybus_wrapper.cpp:142]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 295 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i14 %SVM_detector_V_load_1 to i45" [hog_svm_fpga/xillybus_wrapper.cpp:143]
ST_41 : Operation 296 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i32 %tmp_49 to i45" [hog_svm_fpga/xillybus_wrapper.cpp:143]
ST_41 : Operation 297 [1/1] (8.51ns)   --->   "%p_Val2_9 = mul i45 %OP2_V_2_cast, %OP1_V_5_cast" [hog_svm_fpga/xillybus_wrapper.cpp:143]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 298 [1/2] (3.25ns)   --->   "%SVM_detector_V_load_2 = load i14* %SVM_detector_V_addr_2, align 2" [hog_svm_fpga/xillybus_wrapper.cpp:144]   --->   Core 53 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 14> <Depth = 1764> <ROM>
ST_41 : Operation 299 [1/2] (3.25ns)   --->   "%SVM_detector_V_load_3 = load i14* %SVM_detector_V_addr_3, align 2" [hog_svm_fpga/xillybus_wrapper.cpp:145]   --->   Core 53 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 14> <Depth = 1764> <ROM>

 <State 42> : 8.51ns
ST_42 : Operation 300 [1/1] (0.00ns)   --->   "%p_Val2_7_load = load i32* %p_Val2_7" [hog_svm_fpga/xillybus_wrapper.cpp:142]
ST_42 : Operation 301 [1/1] (0.00ns)   --->   "%p_Val2_6_cast = sext i45 %p_Val2_6 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:142]
ST_42 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_55 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_7_load, i16 0)" [hog_svm_fpga/xillybus_wrapper.cpp:142]
ST_42 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i48 %tmp_55 to i65" [hog_svm_fpga/xillybus_wrapper.cpp:142]
ST_42 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_56 = zext i64 %p_Val2_6_cast to i65" [hog_svm_fpga/xillybus_wrapper.cpp:142]
ST_42 : Operation 305 [1/1] (3.52ns)   --->   "%p_Val2_34 = add nsw i65 %tmp_56, %tmp_69_cast" [hog_svm_fpga/xillybus_wrapper.cpp:142]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 306 [1/1] (0.00ns)   --->   "%p_Val2_9_cast = sext i45 %p_Val2_9 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:143]
ST_42 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %p_Val2_34, i32 16, i32 47)" [hog_svm_fpga/xillybus_wrapper.cpp:142]
ST_42 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_60 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_85, i16 0)" [hog_svm_fpga/xillybus_wrapper.cpp:143]
ST_42 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_76_cast = zext i48 %tmp_60 to i65" [hog_svm_fpga/xillybus_wrapper.cpp:143]
ST_42 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_61 = zext i64 %p_Val2_9_cast to i65" [hog_svm_fpga/xillybus_wrapper.cpp:143]
ST_42 : Operation 311 [1/1] (3.52ns)   --->   "%p_Val2_35 = add nsw i65 %tmp_61, %tmp_76_cast" [hog_svm_fpga/xillybus_wrapper.cpp:143]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 312 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = sext i14 %SVM_detector_V_load_2 to i45" [hog_svm_fpga/xillybus_wrapper.cpp:144]
ST_42 : Operation 313 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i32 %tmp_51 to i45" [hog_svm_fpga/xillybus_wrapper.cpp:144]
ST_42 : Operation 314 [1/1] (8.51ns)   --->   "%p_Val2_8 = mul i45 %OP2_V_3_cast, %OP1_V_6_cast" [hog_svm_fpga/xillybus_wrapper.cpp:144]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %p_Val2_35, i32 16, i32 47)" [hog_svm_fpga/xillybus_wrapper.cpp:143]
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i14 %SVM_detector_V_load_3 to i45" [hog_svm_fpga/xillybus_wrapper.cpp:145]
ST_42 : Operation 317 [1/1] (0.00ns)   --->   "%OP2_V_4_cast = sext i32 %tmp_53 to i45" [hog_svm_fpga/xillybus_wrapper.cpp:145]
ST_42 : Operation 318 [1/1] (8.51ns)   --->   "%p_Val2_4 = mul i45 %OP2_V_4_cast, %OP1_V_7_cast" [hog_svm_fpga/xillybus_wrapper.cpp:145]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 7.04ns
ST_43 : Operation 319 [1/1] (0.00ns)   --->   "%p_Val2_10_cast = sext i45 %p_Val2_8 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:144]
ST_43 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_65 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_86, i16 0)" [hog_svm_fpga/xillybus_wrapper.cpp:144]
ST_43 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i48 %tmp_65 to i65" [hog_svm_fpga/xillybus_wrapper.cpp:144]
ST_43 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_66 = zext i64 %p_Val2_10_cast to i65" [hog_svm_fpga/xillybus_wrapper.cpp:144]
ST_43 : Operation 323 [1/1] (3.52ns)   --->   "%p_Val2_36 = add nsw i65 %tmp_66, %tmp_82_cast" [hog_svm_fpga/xillybus_wrapper.cpp:144]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 324 [1/1] (0.00ns)   --->   "%p_Val2_11_cast = sext i45 %p_Val2_4 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:145]
ST_43 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %p_Val2_36, i32 16, i32 47)" [hog_svm_fpga/xillybus_wrapper.cpp:144]
ST_43 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_70 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_87, i16 0)" [hog_svm_fpga/xillybus_wrapper.cpp:145]
ST_43 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i48 %tmp_70 to i65" [hog_svm_fpga/xillybus_wrapper.cpp:145]
ST_43 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_71 = zext i64 %p_Val2_11_cast to i65" [hog_svm_fpga/xillybus_wrapper.cpp:145]
ST_43 : Operation 329 [1/1] (3.52ns)   --->   "%p_Val2_37 = add nsw i65 %tmp_71, %tmp_88_cast" [hog_svm_fpga/xillybus_wrapper.cpp:145]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 330 [1/1] (0.00ns)   --->   "%result_V = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %p_Val2_37, i32 16, i32 47)" [hog_svm_fpga/xillybus_wrapper.cpp:145]

 <State 44> : 1.77ns
ST_44 : Operation 331 [1/1] (1.76ns)   --->   "store i32 %result_V, i32* %p_Val2_7" [hog_svm_fpga/xillybus_wrapper.cpp:145]
ST_44 : Operation 332 [1/1] (1.76ns)   --->   "store i32 %result_V, i32* %p_Val2_s" [hog_svm_fpga/xillybus_wrapper.cpp:145]
ST_44 : Operation 333 [1/1] (0.00ns)   --->   "br label %0" [hog_svm_fpga/xillybus_wrapper.cpp:133]

 <State 45> : 8.52ns
ST_45 : Operation 334 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %p_Val2_load, 0" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 335 [1/1] (0.69ns)   --->   "%p_Val2_38 = select i1 %is_neg_1, i32 %tmp_7, i32 %p_Val2_load" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_38, i32 31, i32 0)" [hog_svm_fpga/xillybus_wrapper.cpp:150]
ST_45 : Operation 337 [1/1] (3.39ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_4, i1 true) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 338 [1/1] (4.42ns)   --->   "%tmp32_V_1 = shl i32 %p_Val2_38, %num_zeros" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 339 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %num_zeros to i8" [hog_svm_fpga/xillybus_wrapper.cpp:150]

 <State 46> : 6.41ns
ST_46 : Operation 340 [6/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 47> : 6.41ns
ST_47 : Operation 341 [5/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 48> : 6.41ns
ST_48 : Operation 342 [4/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 49> : 6.41ns
ST_49 : Operation 343 [3/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 50> : 6.41ns
ST_50 : Operation 344 [2/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 51> : 7.96ns
ST_51 : Operation 345 [1/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 346 [1/1] (0.00ns)   --->   "%tmp32_V = bitcast float %f_1 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:150]
ST_51 : Operation 347 [1/1] (0.00ns)   --->   "%p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)" [hog_svm_fpga/xillybus_wrapper.cpp:150]
ST_51 : Operation 348 [1/1] (1.55ns)   --->   "%tmp_1 = icmp ne i8 %p_Result_3, -98" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 4.37ns
ST_52 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_2 = sub i8 -114, %tmp" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_9 = zext i1 %tmp_1 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:150]
ST_52 : Operation 351 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_1_trunc = add i8 %tmp_2, %tmp_9" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_1, i8 %p_Repl2_1_trunc)" [hog_svm_fpga/xillybus_wrapper.cpp:150]
ST_52 : Operation 353 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_3, i32 23, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:150]
ST_52 : Operation 354 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_5 to float" [hog_svm_fpga/xillybus_wrapper.cpp:150]
ST_52 : Operation 355 [1/1] (0.69ns)   --->   "%p_03_i = select i1 %tmp_s, float 0.000000e+00, float %f" [hog_svm_fpga/xillybus_wrapper.cpp:150]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 356 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.floatP(float* %cells_bin_V_2, float %p_03_i)" [hog_svm_fpga/xillybus_wrapper.cpp:150]
ST_52 : Operation 357 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [5]  (0 ns)
	'store' operation of constant 4294947474 on local variable '__Val2__' [10]  (1.77 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'load' operation ('p_Val2_load', hog_svm_fpga/xillybus_wrapper.cpp:150) on local variable '__Val2__' [262]  (0 ns)
	'sub' operation ('tmp_7', hog_svm_fpga/xillybus_wrapper.cpp:150) [265]  (2.55 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', hog_svm_fpga/xillybus_wrapper.cpp:128) [25]  (0 ns)
	'getelementptr' operation ('cells_mag_sq_V_addr', hog_svm_fpga/xillybus_wrapper.cpp:126) [43]  (0 ns)
	'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:126) on array 'cells_mag_sq_V' [45]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('cells_mag_sq_V_addr_1', hog_svm_fpga/xillybus_wrapper.cpp:127) [44]  (0 ns)
	'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:127) on array 'cells_mag_sq_V' [46]  (3.25 ns)

 <State 5>: 6.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:127) on array 'cells_mag_sq_V' [46]  (3.25 ns)
	'add' operation ('tmp1', hog_svm_fpga/xillybus_wrapper.cpp:129) [63]  (3.52 ns)

 <State 6>: 8.56ns
The critical path consists of the following:
	'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:129) on array 'cells_mag_sq_V' [62]  (3.25 ns)
	'add' operation ('tmp2', hog_svm_fpga/xillybus_wrapper.cpp:129) [64]  (0 ns)
	'add' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:129) [65]  (5.31 ns)

 <State 7>: 3.52ns
The critical path consists of the following:
	'sub' operation ('tmp_13', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [68]  (3.52 ns)

 <State 8>: 5.54ns
The critical path consists of the following:
	'select' operation ('__Val2__', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [69]  (1.48 ns)
	'cttz' operation ('tmp_14', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [71]  (4.06 ns)

 <State 9>: 8.14ns
The critical path consists of the following:
	'xor' operation ('msb_idx', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [74]  (0.993 ns)
	'sub' operation ('tmp_17', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [78]  (2.55 ns)
	'shl' operation ('tmp32.V', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [79]  (0 ns)
	'select' operation ('tmp32.V', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [85]  (4.59 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [86]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [86]  (6.41 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [86]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [86]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [86]  (6.41 ns)

 <State 15>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [86]  (6.41 ns)
	'icmp' operation ('tmp_19', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [89]  (1.55 ns)

 <State 16>: 6.92ns
The critical path consists of the following:
	'sub' operation ('tmp_20', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [90]  (0 ns)
	'add' operation ('p_Repl2_4_trunc', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [92]  (3.67 ns)
	'sub' operation ('p_op', hog_svm_fpga/hardware_approximation.cpp:111->hog_svm_fpga/xillybus_wrapper.cpp:131) [97]  (2.55 ns)
	'select' operation ('yn', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:131) [99]  (0.698 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq', hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:131) [102]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq', hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:131) [102]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq', hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:131) [102]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq', hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:131) [102]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq_x', hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:131) [103]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq_x', hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:131) [103]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq_x', hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:131) [103]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq_x', hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:131) [103]  (5.7 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_24', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [104]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_24', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [104]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_24', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [104]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_24', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [104]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_24', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [104]  (7.26 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [105]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [105]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [105]  (5.7 ns)

 <State 33>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [105]  (5.7 ns)

 <State 34>: 8.33ns
The critical path consists of the following:
	'fpext' operation ('d', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [106]  (5.55 ns)
	'icmp' operation ('tmp_27', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [117]  (2.79 ns)

 <State 35>: 5.72ns
The critical path consists of the following:
	'sub' operation ('F2', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [118]  (1.55 ns)
	'icmp' operation ('tmp_28', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [119]  (1.99 ns)
	'select' operation ('sh_amt', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [122]  (0.697 ns)
	'icmp' operation ('icmp1', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [128]  (1.49 ns)

 <State 36>: 7.58ns
The critical path consists of the following:
	'icmp' operation ('tmp_33', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [126]  (1.99 ns)
	'and' operation ('sel_tmp8', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [137]  (0.978 ns)
	'select' operation ('tmp_78', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [151]  (4.61 ns)

 <State 37>: 5.15ns
The critical path consists of the following:
	'shl' operation ('tmp_38', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [131]  (0 ns)
	'select' operation ('tmp_75', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [148]  (0 ns)
	'select' operation ('tmp_79', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [152]  (4.42 ns)
	'select' operation ('tmp_80', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:131) [153]  (0.733 ns)

 <State 38>: 4.98ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', hog_svm_fpga/xillybus_wrapper.cpp:133) [162]  (0 ns)
	'add' operation ('tmp_82', hog_svm_fpga/xillybus_wrapper.cpp:138) [177]  (1.73 ns)
	'getelementptr' operation ('cells_bin_V_addr_1', hog_svm_fpga/xillybus_wrapper.cpp:138) [179]  (0 ns)
	'load' operation ('cells_bin_V_load_1', hog_svm_fpga/xillybus_wrapper.cpp:138) on array 'cells_bin_V' [190]  (3.25 ns)

 <State 39>: 5.33ns
The critical path consists of the following:
	'add' operation ('tmp_58', hog_svm_fpga/xillybus_wrapper.cpp:143) [214]  (2.08 ns)
	'getelementptr' operation ('SVM_detector_V_addr_1', hog_svm_fpga/xillybus_wrapper.cpp:143) [216]  (0 ns)
	'load' operation ('SVM_detector_V_load_1', hog_svm_fpga/xillybus_wrapper.cpp:143) on array 'SVM_detector_V' [217]  (3.25 ns)

 <State 40>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:137) [188]  (8.51 ns)

 <State 41>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:139) [196]  (8.51 ns)

 <State 42>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:144) [233]  (8.51 ns)

 <State 43>: 7.04ns
The critical path consists of the following:
	'add' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:144) [239]  (3.52 ns)
	'add' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:145) [252]  (3.52 ns)

 <State 44>: 1.77ns
The critical path consists of the following:
	'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:145) of variable 'result.V', hog_svm_fpga/xillybus_wrapper.cpp:145 on local variable '__Val2__' [254]  (1.77 ns)

 <State 45>: 8.52ns
The critical path consists of the following:
	'select' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:150) [266]  (0.698 ns)
	'cttz' operation ('num_zeros', hog_svm_fpga/xillybus_wrapper.cpp:150) [268]  (3.4 ns)
	'shl' operation ('tmp32.V', hog_svm_fpga/xillybus_wrapper.cpp:150) [269]  (4.42 ns)

 <State 46>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/xillybus_wrapper.cpp:150) [270]  (6.41 ns)

 <State 47>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/xillybus_wrapper.cpp:150) [270]  (6.41 ns)

 <State 48>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/xillybus_wrapper.cpp:150) [270]  (6.41 ns)

 <State 49>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/xillybus_wrapper.cpp:150) [270]  (6.41 ns)

 <State 50>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/xillybus_wrapper.cpp:150) [270]  (6.41 ns)

 <State 51>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/xillybus_wrapper.cpp:150) [270]  (6.41 ns)
	'icmp' operation ('tmp_1', hog_svm_fpga/xillybus_wrapper.cpp:150) [273]  (1.55 ns)

 <State 52>: 4.37ns
The critical path consists of the following:
	'sub' operation ('tmp_2', hog_svm_fpga/xillybus_wrapper.cpp:150) [275]  (0 ns)
	'add' operation ('p_Repl2_1_trunc', hog_svm_fpga/xillybus_wrapper.cpp:150) [277]  (3.67 ns)
	'select' operation ('p_03_i', hog_svm_fpga/xillybus_wrapper.cpp:150) [281]  (0.698 ns)
	wire write on port 'cells_bin_V_2' (hog_svm_fpga/xillybus_wrapper.cpp:150) [282]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
