
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rtcwake_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019e0 <.init>:
  4019e0:	stp	x29, x30, [sp, #-16]!
  4019e4:	mov	x29, sp
  4019e8:	bl	403354 <ferror@plt+0x1444>
  4019ec:	ldp	x29, x30, [sp], #16
  4019f0:	ret

Disassembly of section .plt:

0000000000401a00 <memcpy@plt-0x20>:
  401a00:	stp	x16, x30, [sp, #-16]!
  401a04:	adrp	x16, 419000 <ferror@plt+0x170f0>
  401a08:	ldr	x17, [x16, #4088]
  401a0c:	add	x16, x16, #0xff8
  401a10:	br	x17
  401a14:	nop
  401a18:	nop
  401a1c:	nop

0000000000401a20 <memcpy@plt>:
  401a20:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a24:	ldr	x17, [x16]
  401a28:	add	x16, x16, #0x0
  401a2c:	br	x17

0000000000401a30 <tcflush@plt>:
  401a30:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a34:	ldr	x17, [x16, #8]
  401a38:	add	x16, x16, #0x8
  401a3c:	br	x17

0000000000401a40 <_exit@plt>:
  401a40:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a44:	ldr	x17, [x16, #16]
  401a48:	add	x16, x16, #0x10
  401a4c:	br	x17

0000000000401a50 <strtoul@plt>:
  401a50:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a54:	ldr	x17, [x16, #24]
  401a58:	add	x16, x16, #0x18
  401a5c:	br	x17

0000000000401a60 <strlen@plt>:
  401a60:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a64:	ldr	x17, [x16, #32]
  401a68:	add	x16, x16, #0x20
  401a6c:	br	x17

0000000000401a70 <fputs@plt>:
  401a70:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a74:	ldr	x17, [x16, #40]
  401a78:	add	x16, x16, #0x28
  401a7c:	br	x17

0000000000401a80 <exit@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a84:	ldr	x17, [x16, #48]
  401a88:	add	x16, x16, #0x30
  401a8c:	br	x17

0000000000401a90 <dup@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401a94:	ldr	x17, [x16, #56]
  401a98:	add	x16, x16, #0x38
  401a9c:	br	x17

0000000000401aa0 <strtoll@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401aa4:	ldr	x17, [x16, #64]
  401aa8:	add	x16, x16, #0x40
  401aac:	br	x17

0000000000401ab0 <strtod@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ab4:	ldr	x17, [x16, #72]
  401ab8:	add	x16, x16, #0x48
  401abc:	br	x17

0000000000401ac0 <localtime_r@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ac4:	ldr	x17, [x16, #80]
  401ac8:	add	x16, x16, #0x50
  401acc:	br	x17

0000000000401ad0 <setenv@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ad4:	ldr	x17, [x16, #88]
  401ad8:	add	x16, x16, #0x58
  401adc:	br	x17

0000000000401ae0 <putc@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ae4:	ldr	x17, [x16, #96]
  401ae8:	add	x16, x16, #0x60
  401aec:	br	x17

0000000000401af0 <strftime@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401af4:	ldr	x17, [x16, #104]
  401af8:	add	x16, x16, #0x68
  401afc:	br	x17

0000000000401b00 <__cxa_atexit@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b04:	ldr	x17, [x16, #112]
  401b08:	add	x16, x16, #0x70
  401b0c:	br	x17

0000000000401b10 <fputc@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b14:	ldr	x17, [x16, #120]
  401b18:	add	x16, x16, #0x78
  401b1c:	br	x17

0000000000401b20 <ctime@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b24:	ldr	x17, [x16, #128]
  401b28:	add	x16, x16, #0x80
  401b2c:	br	x17

0000000000401b30 <strptime@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b34:	ldr	x17, [x16, #136]
  401b38:	add	x16, x16, #0x88
  401b3c:	br	x17

0000000000401b40 <__fpending@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b44:	ldr	x17, [x16, #144]
  401b48:	add	x16, x16, #0x90
  401b4c:	br	x17

0000000000401b50 <snprintf@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b54:	ldr	x17, [x16, #152]
  401b58:	add	x16, x16, #0x98
  401b5c:	br	x17

0000000000401b60 <localeconv@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b64:	ldr	x17, [x16, #160]
  401b68:	add	x16, x16, #0xa0
  401b6c:	br	x17

0000000000401b70 <stpcpy@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b74:	ldr	x17, [x16, #168]
  401b78:	add	x16, x16, #0xa8
  401b7c:	br	x17

0000000000401b80 <fileno@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b84:	ldr	x17, [x16, #176]
  401b88:	add	x16, x16, #0xb0
  401b8c:	br	x17

0000000000401b90 <localtime@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401b94:	ldr	x17, [x16, #184]
  401b98:	add	x16, x16, #0xb8
  401b9c:	br	x17

0000000000401ba0 <fclose@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ba4:	ldr	x17, [x16, #192]
  401ba8:	add	x16, x16, #0xc0
  401bac:	br	x17

0000000000401bb0 <fopen@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401bb4:	ldr	x17, [x16, #200]
  401bb8:	add	x16, x16, #0xc8
  401bbc:	br	x17

0000000000401bc0 <time@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401bc4:	ldr	x17, [x16, #208]
  401bc8:	add	x16, x16, #0xd0
  401bcc:	br	x17

0000000000401bd0 <malloc@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401bd4:	ldr	x17, [x16, #216]
  401bd8:	add	x16, x16, #0xd8
  401bdc:	br	x17

0000000000401be0 <open@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401be4:	ldr	x17, [x16, #224]
  401be8:	add	x16, x16, #0xe0
  401bec:	br	x17

0000000000401bf0 <poll@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401bf4:	ldr	x17, [x16, #232]
  401bf8:	add	x16, x16, #0xe8
  401bfc:	br	x17

0000000000401c00 <tzset@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c04:	ldr	x17, [x16, #240]
  401c08:	add	x16, x16, #0xf0
  401c0c:	br	x17

0000000000401c10 <__strtol_internal@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c14:	ldr	x17, [x16, #248]
  401c18:	add	x16, x16, #0xf8
  401c1c:	br	x17

0000000000401c20 <strncmp@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c24:	ldr	x17, [x16, #256]
  401c28:	add	x16, x16, #0x100
  401c2c:	br	x17

0000000000401c30 <bindtextdomain@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c34:	ldr	x17, [x16, #264]
  401c38:	add	x16, x16, #0x108
  401c3c:	br	x17

0000000000401c40 <__libc_start_main@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c44:	ldr	x17, [x16, #272]
  401c48:	add	x16, x16, #0x110
  401c4c:	br	x17

0000000000401c50 <fgetc@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c54:	ldr	x17, [x16, #280]
  401c58:	add	x16, x16, #0x118
  401c5c:	br	x17

0000000000401c60 <memset@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c64:	ldr	x17, [x16, #288]
  401c68:	add	x16, x16, #0x120
  401c6c:	br	x17

0000000000401c70 <gettimeofday@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c74:	ldr	x17, [x16, #296]
  401c78:	add	x16, x16, #0x128
  401c7c:	br	x17

0000000000401c80 <gmtime_r@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c84:	ldr	x17, [x16, #304]
  401c88:	add	x16, x16, #0x130
  401c8c:	br	x17

0000000000401c90 <__strtoul_internal@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401c94:	ldr	x17, [x16, #312]
  401c98:	add	x16, x16, #0x138
  401c9c:	br	x17

0000000000401ca0 <execv@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ca4:	ldr	x17, [x16, #320]
  401ca8:	add	x16, x16, #0x140
  401cac:	br	x17

0000000000401cb0 <gmtime@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401cb4:	ldr	x17, [x16, #328]
  401cb8:	add	x16, x16, #0x148
  401cbc:	br	x17

0000000000401cc0 <realloc@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401cc4:	ldr	x17, [x16, #336]
  401cc8:	add	x16, x16, #0x150
  401ccc:	br	x17

0000000000401cd0 <strdup@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401cd4:	ldr	x17, [x16, #344]
  401cd8:	add	x16, x16, #0x158
  401cdc:	br	x17

0000000000401ce0 <close@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ce4:	ldr	x17, [x16, #352]
  401ce8:	add	x16, x16, #0x160
  401cec:	br	x17

0000000000401cf0 <__gmon_start__@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401cf4:	ldr	x17, [x16, #360]
  401cf8:	add	x16, x16, #0x168
  401cfc:	br	x17

0000000000401d00 <mktime@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d04:	ldr	x17, [x16, #368]
  401d08:	add	x16, x16, #0x170
  401d0c:	br	x17

0000000000401d10 <abort@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d14:	ldr	x17, [x16, #376]
  401d18:	add	x16, x16, #0x178
  401d1c:	br	x17

0000000000401d20 <access@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d24:	ldr	x17, [x16, #384]
  401d28:	add	x16, x16, #0x180
  401d2c:	br	x17

0000000000401d30 <textdomain@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d34:	ldr	x17, [x16, #392]
  401d38:	add	x16, x16, #0x188
  401d3c:	br	x17

0000000000401d40 <getopt_long@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d44:	ldr	x17, [x16, #400]
  401d48:	add	x16, x16, #0x190
  401d4c:	br	x17

0000000000401d50 <strcmp@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d54:	ldr	x17, [x16, #408]
  401d58:	add	x16, x16, #0x198
  401d5c:	br	x17

0000000000401d60 <warn@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d64:	ldr	x17, [x16, #416]
  401d68:	add	x16, x16, #0x1a0
  401d6c:	br	x17

0000000000401d70 <__ctype_b_loc@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d74:	ldr	x17, [x16, #424]
  401d78:	add	x16, x16, #0x1a8
  401d7c:	br	x17

0000000000401d80 <strtol@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d84:	ldr	x17, [x16, #432]
  401d88:	add	x16, x16, #0x1b0
  401d8c:	br	x17

0000000000401d90 <free@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401d94:	ldr	x17, [x16, #440]
  401d98:	add	x16, x16, #0x1b8
  401d9c:	br	x17

0000000000401da0 <sync@plt>:
  401da0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401da4:	ldr	x17, [x16, #448]
  401da8:	add	x16, x16, #0x1c0
  401dac:	br	x17

0000000000401db0 <strncasecmp@plt>:
  401db0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401db4:	ldr	x17, [x16, #456]
  401db8:	add	x16, x16, #0x1c8
  401dbc:	br	x17

0000000000401dc0 <nanosleep@plt>:
  401dc0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401dc4:	ldr	x17, [x16, #464]
  401dc8:	add	x16, x16, #0x1d0
  401dcc:	br	x17

0000000000401dd0 <vasprintf@plt>:
  401dd0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401dd4:	ldr	x17, [x16, #472]
  401dd8:	add	x16, x16, #0x1d8
  401ddc:	br	x17

0000000000401de0 <strndup@plt>:
  401de0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401de4:	ldr	x17, [x16, #480]
  401de8:	add	x16, x16, #0x1e0
  401dec:	br	x17

0000000000401df0 <strspn@plt>:
  401df0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401df4:	ldr	x17, [x16, #488]
  401df8:	add	x16, x16, #0x1e8
  401dfc:	br	x17

0000000000401e00 <strchr@plt>:
  401e00:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e04:	ldr	x17, [x16, #496]
  401e08:	add	x16, x16, #0x1f0
  401e0c:	br	x17

0000000000401e10 <fflush@plt>:
  401e10:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e14:	ldr	x17, [x16, #504]
  401e18:	add	x16, x16, #0x1f8
  401e1c:	br	x17

0000000000401e20 <warnx@plt>:
  401e20:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e24:	ldr	x17, [x16, #512]
  401e28:	add	x16, x16, #0x200
  401e2c:	br	x17

0000000000401e30 <read@plt>:
  401e30:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e34:	ldr	x17, [x16, #520]
  401e38:	add	x16, x16, #0x208
  401e3c:	br	x17

0000000000401e40 <isatty@plt>:
  401e40:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e44:	ldr	x17, [x16, #528]
  401e48:	add	x16, x16, #0x210
  401e4c:	br	x17

0000000000401e50 <asctime@plt>:
  401e50:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e54:	ldr	x17, [x16, #536]
  401e58:	add	x16, x16, #0x218
  401e5c:	br	x17

0000000000401e60 <dcgettext@plt>:
  401e60:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e64:	ldr	x17, [x16, #544]
  401e68:	add	x16, x16, #0x220
  401e6c:	br	x17

0000000000401e70 <errx@plt>:
  401e70:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e74:	ldr	x17, [x16, #552]
  401e78:	add	x16, x16, #0x228
  401e7c:	br	x17

0000000000401e80 <strcspn@plt>:
  401e80:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e84:	ldr	x17, [x16, #560]
  401e88:	add	x16, x16, #0x230
  401e8c:	br	x17

0000000000401e90 <printf@plt>:
  401e90:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401e94:	ldr	x17, [x16, #568]
  401e98:	add	x16, x16, #0x238
  401e9c:	br	x17

0000000000401ea0 <__assert_fail@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ea4:	ldr	x17, [x16, #576]
  401ea8:	add	x16, x16, #0x240
  401eac:	br	x17

0000000000401eb0 <__errno_location@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401eb4:	ldr	x17, [x16, #584]
  401eb8:	add	x16, x16, #0x248
  401ebc:	br	x17

0000000000401ec0 <fprintf@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ec4:	ldr	x17, [x16, #592]
  401ec8:	add	x16, x16, #0x250
  401ecc:	br	x17

0000000000401ed0 <fgets@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ed4:	ldr	x17, [x16, #600]
  401ed8:	add	x16, x16, #0x258
  401edc:	br	x17

0000000000401ee0 <err@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ee4:	ldr	x17, [x16, #608]
  401ee8:	add	x16, x16, #0x260
  401eec:	br	x17

0000000000401ef0 <ioctl@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401ef4:	ldr	x17, [x16, #616]
  401ef8:	add	x16, x16, #0x268
  401efc:	br	x17

0000000000401f00 <setlocale@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401f04:	ldr	x17, [x16, #624]
  401f08:	add	x16, x16, #0x270
  401f0c:	br	x17

0000000000401f10 <ferror@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x180f0>
  401f14:	ldr	x17, [x16, #632]
  401f18:	add	x16, x16, #0x278
  401f1c:	br	x17

Disassembly of section .text:

0000000000401f20 <.text>:
  401f20:	stp	x29, x30, [sp, #-368]!
  401f24:	adrp	x2, 406000 <ferror@plt+0x40f0>
  401f28:	add	x2, x2, #0x968
  401f2c:	mov	x29, sp
  401f30:	stp	xzr, xzr, [sp, #192]
  401f34:	stp	x19, x20, [sp, #16]
  401f38:	adrp	x19, 406000 <ferror@plt+0x40f0>
  401f3c:	add	x19, x19, #0x9a8
  401f40:	stp	x21, x22, [sp, #32]
  401f44:	mov	w22, w0
  401f48:	mov	x21, x1
  401f4c:	mov	w0, #0x6                   	// #6
  401f50:	adrp	x1, 406000 <ferror@plt+0x40f0>
  401f54:	add	x1, x1, #0xef8
  401f58:	stp	x23, x24, [sp, #48]
  401f5c:	adrp	x24, 406000 <ferror@plt+0x40f0>
  401f60:	add	x24, x24, #0x970
  401f64:	stp	x25, x26, [sp, #64]
  401f68:	adrp	x20, 406000 <ferror@plt+0x40f0>
  401f6c:	stp	x27, x28, [sp, #80]
  401f70:	adrp	x25, 406000 <ferror@plt+0x40f0>
  401f74:	add	x20, x20, #0xe70
  401f78:	str	xzr, [sp, #112]
  401f7c:	add	x25, x25, #0x958
  401f80:	str	xzr, [sp, #128]
  401f84:	mov	w23, #0x5                   	// #5
  401f88:	str	wzr, [sp, #136]
  401f8c:	mov	w26, #0x0                   	// #0
  401f90:	str	x2, [sp, #184]
  401f94:	str	x24, [sp, #200]
  401f98:	stp	xzr, xzr, [sp, #208]
  401f9c:	stp	xzr, xzr, [sp, #224]
  401fa0:	bl	401f00 <setlocale@plt>
  401fa4:	mov	x0, x19
  401fa8:	adrp	x1, 406000 <ferror@plt+0x40f0>
  401fac:	add	x1, x1, #0x990
  401fb0:	bl	401c30 <bindtextdomain@plt>
  401fb4:	mov	x0, x19
  401fb8:	adrp	x19, 407000 <ferror@plt+0x50f0>
  401fbc:	add	x19, x19, #0x4a8
  401fc0:	bl	401d30 <textdomain@plt>
  401fc4:	adrp	x0, 403000 <ferror@plt+0x10f0>
  401fc8:	add	x0, x0, #0x5c0
  401fcc:	bl	4068c8 <ferror@plt+0x49b8>
  401fd0:	mov	x3, x19
  401fd4:	mov	x2, x20
  401fd8:	mov	x1, x21
  401fdc:	mov	w0, w22
  401fe0:	mov	x4, #0x0                   	// #0
  401fe4:	bl	401d40 <getopt_long@plt>
  401fe8:	cmn	w0, #0x1
  401fec:	b.eq	40262c <ferror@plt+0x71c>  // b.none
  401ff0:	cmp	w0, #0x60
  401ff4:	b.le	402044 <ferror@plt+0x134>
  401ff8:	add	x2, sp, #0x80
  401ffc:	add	x27, x19, #0x1e0
  402000:	mov	w1, #0x61                  	// #97
  402004:	nop
  402008:	cmp	w0, w1
  40200c:	mov	x3, x27
  402010:	b.lt	402030 <ferror@plt+0x120>  // b.tstop
  402014:	cmp	w0, w1
  402018:	b.eq	402074 <ferror@plt+0x164>  // b.none
  40201c:	ldr	w1, [x3, #4]!
  402020:	cmp	w1, #0x0
  402024:	ccmp	w0, w1, #0x1, ne  // ne = any
  402028:	b.ge	402014 <ferror@plt+0x104>  // b.tcont
  40202c:	nop
  402030:	ldr	w1, [x27, #64]!
  402034:	add	x2, x2, #0x4
  402038:	cmp	w1, #0x0
  40203c:	ccmp	w0, w1, #0x1, ne  // ne = any
  402040:	b.ge	402008 <ferror@plt+0xf8>  // b.tcont
  402044:	cmp	w0, #0x6e
  402048:	b.eq	40260c <ferror@plt+0x6fc>  // b.none
  40204c:	b.gt	402168 <ferror@plt+0x258>
  402050:	cmp	w0, #0x64
  402054:	b.eq	402600 <ferror@plt+0x6f0>  // b.none
  402058:	b.gt	402154 <ferror@plt+0x244>
  40205c:	cmp	w0, #0x56
  402060:	b.eq	4025d0 <ferror@plt+0x6c0>  // b.none
  402064:	cmp	w0, #0x61
  402068:	b.ne	40213c <ferror@plt+0x22c>  // b.any
  40206c:	str	wzr, [sp, #208]
  402070:	b	401fd0 <ferror@plt+0xc0>
  402074:	ldr	w1, [x2]
  402078:	cbnz	w1, 402098 <ferror@plt+0x188>
  40207c:	ldr	w1, [x27, #64]!
  402080:	add	x2, x2, #0x4
  402084:	stur	w0, [x2, #-4]
  402088:	cmp	w1, #0x0
  40208c:	ccmp	w0, w1, #0x1, ne  // ne = any
  402090:	b.ge	402008 <ferror@plt+0xf8>  // b.tcont
  402094:	b	402044 <ferror@plt+0x134>
  402098:	cmp	w0, w1
  40209c:	b.eq	402030 <ferror@plt+0x120>  // b.none
  4020a0:	adrp	x21, 41a000 <ferror@plt+0x180f0>
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	ldr	x20, [x21, #664]
  4020b4:	add	x1, x1, #0x9b8
  4020b8:	bl	401e60 <dcgettext@plt>
  4020bc:	adrp	x22, 407000 <ferror@plt+0x50f0>
  4020c0:	adrp	x2, 41a000 <ferror@plt+0x180f0>
  4020c4:	mov	x1, x0
  4020c8:	add	x22, x22, #0x3f0
  4020cc:	mov	x0, x20
  4020d0:	ldr	x2, [x2, #704]
  4020d4:	adrp	x20, 406000 <ferror@plt+0x40f0>
  4020d8:	add	x20, x20, #0x950
  4020dc:	mov	x24, #0x0                   	// #0
  4020e0:	adrp	x23, 406000 <ferror@plt+0x40f0>
  4020e4:	bl	401ec0 <fprintf@plt>
  4020e8:	ldr	w3, [x27, x24]
  4020ec:	cbz	w3, 402128 <ferror@plt+0x218>
  4020f0:	mov	x2, x20
  4020f4:	mov	x0, x19
  4020f8:	b	402104 <ferror@plt+0x1f4>
  4020fc:	ldr	x2, [x0, #32]!
  402100:	cbz	x2, 402b54 <ferror@plt+0xc44>
  402104:	ldr	w1, [x0, #24]
  402108:	cmp	w3, w1
  40210c:	b.ne	4020fc <ferror@plt+0x1ec>  // b.any
  402110:	ldr	x0, [x21, #664]
  402114:	mov	x1, x22
  402118:	bl	401ec0 <fprintf@plt>
  40211c:	add	x24, x24, #0x4
  402120:	cmp	x24, #0x3c
  402124:	b.ne	4020e8 <ferror@plt+0x1d8>  // b.any
  402128:	ldr	x1, [x21, #664]
  40212c:	mov	w0, #0xa                   	// #10
  402130:	bl	401b10 <fputc@plt>
  402134:	mov	w0, #0x1                   	// #1
  402138:	bl	401a80 <exit@plt>
  40213c:	cmp	w0, #0x41
  402140:	b.ne	403094 <ferror@plt+0x1184>  // b.any
  402144:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  402148:	ldr	x0, [x0, #672]
  40214c:	str	x0, [sp, #200]
  402150:	b	401fd0 <ferror@plt+0xc0>
  402154:	cmp	w0, #0x6c
  402158:	b.ne	402190 <ferror@plt+0x280>  // b.any
  40215c:	mov	w0, #0x2                   	// #2
  402160:	str	w0, [sp, #208]
  402164:	b	401fd0 <ferror@plt+0xc0>
  402168:	cmp	w0, #0x76
  40216c:	b.eq	4025c0 <ferror@plt+0x6b0>  // b.none
  402170:	b.gt	4024c8 <ferror@plt+0x5b8>
  402174:	cmp	w0, #0x74
  402178:	b.eq	40258c <ferror@plt+0x67c>  // b.none
  40217c:	cmp	w0, #0x75
  402180:	b.ne	402490 <ferror@plt+0x580>  // b.any
  402184:	mov	w0, #0x1                   	// #1
  402188:	str	w0, [sp, #208]
  40218c:	b	401fd0 <ferror@plt+0xc0>
  402190:	cmp	w0, #0x6d
  402194:	b.ne	40221c <ferror@plt+0x30c>  // b.any
  402198:	adrp	x28, 41a000 <ferror@plt+0x180f0>
  40219c:	add	x0, sp, #0xc0
  4021a0:	ldr	x23, [x28, #672]
  4021a4:	bl	403478 <ferror@plt+0x1568>
  4021a8:	mov	x27, x0
  4021ac:	cbnz	x0, 4021c4 <ferror@plt+0x2b4>
  4021b0:	b	4021d0 <ferror@plt+0x2c0>
  4021b4:	mov	x0, x23
  4021b8:	bl	401d50 <strcmp@plt>
  4021bc:	cbz	w0, 40261c <ferror@plt+0x70c>
  4021c0:	add	x27, x27, #0x8
  4021c4:	ldr	x1, [x27]
  4021c8:	cbnz	x1, 4021b4 <ferror@plt+0x2a4>
  4021cc:	mov	x27, #0x0                   	// #0
  4021d0:	add	x0, x19, #0x2a0
  4021d4:	str	x0, [sp, #104]
  4021d8:	ldr	x0, [sp, #104]
  4021dc:	ldr	x1, [x0, x27, lsl #3]
  4021e0:	mov	x0, x23
  4021e4:	bl	401d50 <strcmp@plt>
  4021e8:	cbz	w0, 402a74 <ferror@plt+0xb64>
  4021ec:	add	x27, x27, #0x1
  4021f0:	cmp	x27, #0x5
  4021f4:	b.ne	4021d8 <ferror@plt+0x2c8>  // b.any
  4021f8:	mov	w2, w27
  4021fc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402200:	mov	x0, #0x0                   	// #0
  402204:	add	x1, x1, #0x3f8
  402208:	bl	401e60 <dcgettext@plt>
  40220c:	mov	x1, x0
  402210:	ldr	x2, [x28, #672]
  402214:	mov	w0, #0x1                   	// #1
  402218:	bl	401e70 <errx@plt>
  40221c:	cmp	w0, #0x68
  402220:	b.ne	403094 <ferror@plt+0x1184>  // b.any
  402224:	adrp	x3, 41a000 <ferror@plt+0x180f0>
  402228:	mov	w2, #0x5                   	// #5
  40222c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402230:	mov	x0, #0x0                   	// #0
  402234:	ldr	x19, [x3, #688]
  402238:	add	x1, x1, #0xa80
  40223c:	bl	401e60 <dcgettext@plt>
  402240:	mov	x1, x19
  402244:	bl	401a70 <fputs@plt>
  402248:	mov	w2, #0x5                   	// #5
  40224c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402250:	mov	x0, #0x0                   	// #0
  402254:	add	x1, x1, #0xa90
  402258:	bl	401e60 <dcgettext@plt>
  40225c:	mov	x1, x0
  402260:	adrp	x2, 41a000 <ferror@plt+0x180f0>
  402264:	mov	x0, x19
  402268:	ldr	x2, [x2, #704]
  40226c:	bl	401ec0 <fprintf@plt>
  402270:	mov	x1, x19
  402274:	mov	w0, #0xa                   	// #10
  402278:	bl	401b10 <fputc@plt>
  40227c:	mov	w2, #0x5                   	// #5
  402280:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402284:	mov	x0, #0x0                   	// #0
  402288:	add	x1, x1, #0xaa0
  40228c:	bl	401e60 <dcgettext@plt>
  402290:	mov	x1, x19
  402294:	bl	401a70 <fputs@plt>
  402298:	mov	w2, #0x5                   	// #5
  40229c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4022a0:	mov	x0, #0x0                   	// #0
  4022a4:	add	x1, x1, #0xae0
  4022a8:	bl	401e60 <dcgettext@plt>
  4022ac:	mov	x1, x19
  4022b0:	bl	401a70 <fputs@plt>
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4022bc:	mov	x0, #0x0                   	// #0
  4022c0:	add	x1, x1, #0xaf0
  4022c4:	bl	401e60 <dcgettext@plt>
  4022c8:	mov	x1, x19
  4022cc:	bl	401a70 <fputs@plt>
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4022d8:	mov	x0, #0x0                   	// #0
  4022dc:	add	x1, x1, #0xb40
  4022e0:	bl	401e60 <dcgettext@plt>
  4022e4:	mov	x1, x0
  4022e8:	mov	x2, x24
  4022ec:	mov	x0, x19
  4022f0:	bl	401ec0 <fprintf@plt>
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4022fc:	mov	x0, #0x0                   	// #0
  402300:	add	x1, x1, #0xbb0
  402304:	bl	401e60 <dcgettext@plt>
  402308:	mov	x1, x19
  40230c:	bl	401a70 <fputs@plt>
  402310:	mov	w2, #0x5                   	// #5
  402314:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402318:	mov	x0, #0x0                   	// #0
  40231c:	add	x1, x1, #0xbf0
  402320:	bl	401e60 <dcgettext@plt>
  402324:	mov	x1, x19
  402328:	bl	401a70 <fputs@plt>
  40232c:	mov	w2, #0x5                   	// #5
  402330:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402334:	mov	x0, #0x0                   	// #0
  402338:	add	x1, x1, #0xc30
  40233c:	bl	401e60 <dcgettext@plt>
  402340:	mov	x1, x19
  402344:	bl	401a70 <fputs@plt>
  402348:	mov	w2, #0x5                   	// #5
  40234c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402350:	mov	x0, #0x0                   	// #0
  402354:	add	x1, x1, #0xc68
  402358:	bl	401e60 <dcgettext@plt>
  40235c:	mov	x1, x19
  402360:	bl	401a70 <fputs@plt>
  402364:	mov	w2, #0x5                   	// #5
  402368:	adrp	x1, 406000 <ferror@plt+0x40f0>
  40236c:	mov	x0, #0x0                   	// #0
  402370:	add	x1, x1, #0xca0
  402374:	bl	401e60 <dcgettext@plt>
  402378:	mov	x1, x19
  40237c:	bl	401a70 <fputs@plt>
  402380:	mov	w2, #0x5                   	// #5
  402384:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402388:	mov	x0, #0x0                   	// #0
  40238c:	add	x1, x1, #0xcd0
  402390:	bl	401e60 <dcgettext@plt>
  402394:	mov	x1, x19
  402398:	bl	401a70 <fputs@plt>
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4023a4:	mov	x0, #0x0                   	// #0
  4023a8:	add	x1, x1, #0xd08
  4023ac:	bl	401e60 <dcgettext@plt>
  4023b0:	mov	x1, x19
  4023b4:	bl	401a70 <fputs@plt>
  4023b8:	mov	w2, #0x5                   	// #5
  4023bc:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4023c0:	mov	x0, #0x0                   	// #0
  4023c4:	add	x1, x1, #0xd38
  4023c8:	bl	401e60 <dcgettext@plt>
  4023cc:	mov	x1, x19
  4023d0:	bl	401a70 <fputs@plt>
  4023d4:	mov	w2, #0x5                   	// #5
  4023d8:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4023dc:	mov	x0, #0x0                   	// #0
  4023e0:	add	x1, x1, #0xd60
  4023e4:	bl	401e60 <dcgettext@plt>
  4023e8:	mov	x1, x19
  4023ec:	bl	401a70 <fputs@plt>
  4023f0:	mov	w2, #0x5                   	// #5
  4023f4:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4023f8:	mov	x0, #0x0                   	// #0
  4023fc:	add	x1, x1, #0xd88
  402400:	bl	401e60 <dcgettext@plt>
  402404:	mov	x1, x19
  402408:	bl	401a70 <fputs@plt>
  40240c:	mov	x1, x19
  402410:	mov	w0, #0xa                   	// #10
  402414:	bl	401b10 <fputc@plt>
  402418:	mov	w2, #0x5                   	// #5
  40241c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402420:	mov	x0, #0x0                   	// #0
  402424:	add	x1, x1, #0xdb8
  402428:	bl	401e60 <dcgettext@plt>
  40242c:	mov	x19, x0
  402430:	mov	w2, #0x5                   	// #5
  402434:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402438:	mov	x0, #0x0                   	// #0
  40243c:	add	x1, x1, #0xdd0
  402440:	bl	401e60 <dcgettext@plt>
  402444:	mov	x4, x0
  402448:	adrp	x3, 406000 <ferror@plt+0x40f0>
  40244c:	add	x3, x3, #0xde0
  402450:	mov	x2, x19
  402454:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402458:	adrp	x0, 406000 <ferror@plt+0x40f0>
  40245c:	add	x1, x1, #0xdf0
  402460:	add	x0, x0, #0xe00
  402464:	bl	401e90 <printf@plt>
  402468:	mov	w2, #0x5                   	// #5
  40246c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402470:	mov	x0, #0x0                   	// #0
  402474:	add	x1, x1, #0xe18
  402478:	bl	401e60 <dcgettext@plt>
  40247c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402480:	add	x1, x1, #0xe38
  402484:	bl	401e90 <printf@plt>
  402488:	mov	w0, #0x0                   	// #0
  40248c:	bl	401a80 <exit@plt>
  402490:	cmp	w0, #0x73
  402494:	b.ne	403094 <ferror@plt+0x1184>  // b.any
  402498:	adrp	x3, 41a000 <ferror@plt+0x180f0>
  40249c:	mov	w2, #0x5                   	// #5
  4024a0:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4024a4:	mov	x0, #0x0                   	// #0
  4024a8:	ldr	x26, [x3, #672]
  4024ac:	add	x1, x1, #0xa08
  4024b0:	bl	401e60 <dcgettext@plt>
  4024b4:	mov	x1, x0
  4024b8:	mov	x0, x26
  4024bc:	bl	403ff8 <ferror@plt+0x20e8>
  4024c0:	mov	w26, w0
  4024c4:	b	401fd0 <ferror@plt+0xc0>
  4024c8:	cmp	w0, #0x80
  4024cc:	b.ne	402500 <ferror@plt+0x5f0>  // b.any
  4024d0:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  4024d4:	add	x27, x0, #0x2a0
  4024d8:	add	x1, sp, #0xf0
  4024dc:	ldr	x0, [x0, #672]
  4024e0:	bl	4053b0 <ferror@plt+0x34a0>
  4024e4:	tbnz	w0, #31, 40322c <ferror@plt+0x131c>
  4024e8:	ldr	x0, [sp, #240]
  4024ec:	mov	x1, #0x4240                	// #16960
  4024f0:	movk	x1, #0xf, lsl #16
  4024f4:	udiv	x0, x0, x1
  4024f8:	str	x0, [sp, #112]
  4024fc:	b	401fd0 <ferror@plt+0xc0>
  402500:	cmp	w0, #0x81
  402504:	b.ne	403094 <ferror@plt+0x1184>  // b.any
  402508:	add	x0, sp, #0xc0
  40250c:	bl	403478 <ferror@plt+0x1568>
  402510:	mov	x20, x0
  402514:	cbz	x0, 403280 <ferror@plt+0x1370>
  402518:	ldr	x1, [x0]
  40251c:	adrp	x21, 406000 <ferror@plt+0x40f0>
  402520:	add	x21, x21, #0xa00
  402524:	cbz	x1, 402538 <ferror@plt+0x628>
  402528:	mov	x0, x21
  40252c:	bl	401e90 <printf@plt>
  402530:	ldr	x1, [x20, #8]!
  402534:	cbnz	x1, 402528 <ferror@plt+0x618>
  402538:	add	x19, x19, #0x2a0
  40253c:	mov	x20, #0x0                   	// #0
  402540:	ldr	x1, [x19, x20, lsl #3]
  402544:	mov	x0, x21
  402548:	add	x20, x20, #0x1
  40254c:	bl	401e90 <printf@plt>
  402550:	cmp	x20, #0x5
  402554:	b.ne	402540 <ferror@plt+0x630>  // b.any
  402558:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  40255c:	mov	w0, #0xa                   	// #10
  402560:	mov	w23, #0x0                   	// #0
  402564:	ldr	x1, [x1, #688]
  402568:	bl	401ae0 <putc@plt>
  40256c:	mov	w0, w23
  402570:	ldp	x19, x20, [sp, #16]
  402574:	ldp	x21, x22, [sp, #32]
  402578:	ldp	x23, x24, [sp, #48]
  40257c:	ldp	x25, x26, [sp, #64]
  402580:	ldp	x27, x28, [sp, #80]
  402584:	ldp	x29, x30, [sp], #368
  402588:	ret
  40258c:	adrp	x3, 41a000 <ferror@plt+0x180f0>
  402590:	mov	w2, #0x5                   	// #5
  402594:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402598:	mov	x0, #0x0                   	// #0
  40259c:	ldr	x27, [x3, #672]
  4025a0:	add	x1, x1, #0xa28
  4025a4:	bl	401e60 <dcgettext@plt>
  4025a8:	mov	x1, x0
  4025ac:	mov	x0, x27
  4025b0:	bl	403ff8 <ferror@plt+0x20e8>
  4025b4:	mov	w0, w0
  4025b8:	str	x0, [sp, #112]
  4025bc:	b	401fd0 <ferror@plt+0xc0>
  4025c0:	ldrb	w0, [sp, #232]
  4025c4:	orr	w0, w0, #0x1
  4025c8:	strb	w0, [sp, #232]
  4025cc:	b	401fd0 <ferror@plt+0xc0>
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4025d8:	mov	x0, #0x0                   	// #0
  4025dc:	add	x1, x1, #0xa58
  4025e0:	bl	401e60 <dcgettext@plt>
  4025e4:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  4025e8:	adrp	x2, 406000 <ferror@plt+0x40f0>
  4025ec:	add	x2, x2, #0xa68
  4025f0:	ldr	x1, [x1, #704]
  4025f4:	bl	401e90 <printf@plt>
  4025f8:	mov	w0, #0x0                   	// #0
  4025fc:	bl	401a80 <exit@plt>
  402600:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  402604:	ldr	x25, [x0, #672]
  402608:	b	401fd0 <ferror@plt+0xc0>
  40260c:	ldrb	w0, [sp, #232]
  402610:	orr	w0, w0, #0x2
  402614:	strb	w0, [sp, #232]
  402618:	b	401fd0 <ferror@plt+0xc0>
  40261c:	mov	w23, #0x5                   	// #5
  402620:	ldr	x0, [x28, #672]
  402624:	str	x0, [sp, #184]
  402628:	b	401fd0 <ferror@plt+0xc0>
  40262c:	ldr	w0, [sp, #208]
  402630:	cbz	w0, 402c3c <ferror@plt+0xd2c>
  402634:	ldrb	w0, [sp, #232]
  402638:	tbz	w0, #0, 40266c <ferror@plt+0x75c>
  40263c:	ldr	w0, [sp, #208]
  402640:	cmp	w0, #0x1
  402644:	b.eq	402ad4 <ferror@plt+0xbc4>  // b.none
  402648:	adrp	x1, 406000 <ferror@plt+0x40f0>
  40264c:	add	x1, x1, #0xf00
  402650:	mov	w2, #0x5                   	// #5
  402654:	mov	x0, #0x0                   	// #0
  402658:	bl	401e60 <dcgettext@plt>
  40265c:	mov	x1, x0
  402660:	adrp	x0, 406000 <ferror@plt+0x40f0>
  402664:	add	x0, x0, #0x9f8
  402668:	bl	401e90 <printf@plt>
  40266c:	ldr	x0, [sp, #112]
  402670:	cmp	x0, #0x0
  402674:	ccmp	w26, #0x0, #0x0, eq  // eq = none
  402678:	b.ne	402688 <ferror@plt+0x778>  // b.any
  40267c:	sub	w0, w23, #0x3
  402680:	cmp	w0, #0x1
  402684:	b.hi	4031f0 <ferror@plt+0x12e0>  // b.pmore
  402688:	adrp	x1, 406000 <ferror@plt+0x40f0>
  40268c:	mov	x0, x25
  402690:	add	x1, x1, #0xf60
  402694:	str	xzr, [sp, #240]
  402698:	bl	403410 <ferror@plt+0x1500>
  40269c:	cbz	x0, 402cfc <ferror@plt+0xdec>
  4026a0:	cbz	x25, 4031d4 <ferror@plt+0x12c4>
  4026a4:	mov	x0, x25
  4026a8:	bl	401cd0 <strdup@plt>
  4026ac:	cbz	x0, 4031c4 <ferror@plt+0x12b4>
  4026b0:	str	x0, [sp, #240]
  4026b4:	ldr	x0, [sp, #240]
  4026b8:	mov	w1, #0x80000               	// #524288
  4026bc:	bl	401be0 <open@plt>
  4026c0:	mov	w19, w0
  4026c4:	tbnz	w0, #31, 4032c4 <ferror@plt+0x13b4>
  4026c8:	ldr	x0, [sp, #240]
  4026cc:	sub	w20, w23, #0x1
  4026d0:	bl	401d90 <free@plt>
  4026d4:	cmp	w20, #0x1
  4026d8:	b.ls	402798 <ferror@plt+0x888>  // b.plast
  4026dc:	mov	x0, x25
  4026e0:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4026e4:	add	x1, x1, #0xfc0
  4026e8:	bl	403410 <ferror@plt+0x1500>
  4026ec:	cmp	x0, #0x0
  4026f0:	mov	x22, #0x5                   	// #5
  4026f4:	csel	x3, xzr, x22, eq  // eq = none
  4026f8:	adrp	x2, 406000 <ferror@plt+0x40f0>
  4026fc:	add	x3, x25, x3
  402700:	add	x2, x2, #0xfc8
  402704:	mov	x1, #0x80                  	// #128
  402708:	add	x0, sp, #0xf0
  40270c:	bl	401b50 <snprintf@plt>
  402710:	add	x0, sp, #0xf0
  402714:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402718:	add	x1, x1, #0xe88
  40271c:	bl	401bb0 <fopen@plt>
  402720:	mov	x21, x0
  402724:	cbz	x0, 402f74 <ferror@plt+0x1064>
  402728:	mov	w1, #0x80                  	// #128
  40272c:	mov	x2, x0
  402730:	add	x0, sp, #0xf0
  402734:	bl	401ed0 <fgets@plt>
  402738:	mov	x1, x0
  40273c:	mov	x0, x21
  402740:	mov	x21, x1
  402744:	bl	401ba0 <fclose@plt>
  402748:	cbz	x21, 402774 <ferror@plt+0x864>
  40274c:	add	x0, sp, #0xf0
  402750:	mov	w1, #0xa                   	// #10
  402754:	bl	401e00 <strchr@plt>
  402758:	cbz	x0, 402774 <ferror@plt+0x864>
  40275c:	strb	wzr, [x0]
  402760:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402764:	add	x0, sp, #0xf0
  402768:	add	x1, x1, #0x0
  40276c:	bl	401d50 <strcmp@plt>
  402770:	cbz	w0, 402798 <ferror@plt+0x888>
  402774:	mov	w2, #0x5                   	// #5
  402778:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40277c:	mov	x0, #0x0                   	// #0
  402780:	add	x1, x1, #0x8
  402784:	bl	401e60 <dcgettext@plt>
  402788:	mov	x1, x0
  40278c:	mov	x2, x25
  402790:	mov	w0, #0x1                   	// #1
  402794:	bl	401e70 <errx@plt>
  402798:	ldr	w21, [sp, #208]
  40279c:	stp	xzr, xzr, [sp, #240]
  4027a0:	cmp	w21, #0x1
  4027a4:	stp	xzr, xzr, [sp, #256]
  4027a8:	stp	xzr, xzr, [sp, #272]
  4027ac:	str	xzr, [sp, #288]
  4027b0:	b.eq	402d54 <ferror@plt+0xe44>  // b.none
  4027b4:	bl	401c00 <tzset@plt>
  4027b8:	mov	x1, #0x7009                	// #28681
  4027bc:	add	x2, sp, #0x90
  4027c0:	mov	w0, w19
  4027c4:	movk	x1, #0x8024, lsl #16
  4027c8:	bl	401ef0 <ioctl@plt>
  4027cc:	tbnz	w0, #31, 4031a8 <ferror@plt+0x1298>
  4027d0:	mov	x0, #0x0                   	// #0
  4027d4:	bl	401bc0 <time@plt>
  4027d8:	str	x0, [sp, #216]
  4027dc:	cmn	x0, #0x1
  4027e0:	b.eq	40318c <ferror@plt+0x127c>  // b.none
  4027e4:	ldp	x2, x3, [sp, #144]
  4027e8:	stp	x2, x3, [sp, #240]
  4027ec:	mov	w1, #0xffffffff            	// #-1
  4027f0:	ldr	x2, [sp, #160]
  4027f4:	add	x0, sp, #0xf0
  4027f8:	str	x2, [sp, #256]
  4027fc:	str	w1, [sp, #272]
  402800:	bl	401d00 <mktime@plt>
  402804:	str	x0, [sp, #224]
  402808:	mov	x1, x0
  40280c:	cmn	x0, #0x1
  402810:	b.eq	403170 <ferror@plt+0x1260>  // b.none
  402814:	ldrb	w0, [sp, #232]
  402818:	tbnz	w0, #0, 402b74 <ferror@plt+0xc64>
  40281c:	sub	w0, w23, #0x3
  402820:	cmp	w0, #0x1
  402824:	b.ls	402958 <ferror@plt+0xa48>  // b.plast
  402828:	ldr	x0, [sp, #112]
  40282c:	cbnz	x0, 402a7c <ferror@plt+0xb6c>
  402830:	ldr	x1, [sp, #224]
  402834:	add	x1, x1, w26, uxtw
  402838:	add	x1, x1, #0x1
  40283c:	str	x1, [sp, #112]
  402840:	add	x0, sp, #0x70
  402844:	stp	xzr, xzr, [sp, #240]
  402848:	stp	xzr, xzr, [sp, #256]
  40284c:	str	xzr, [sp, #272]
  402850:	bl	401b90 <localtime@plt>
  402854:	ldrb	w1, [sp, #232]
  402858:	mov	w3, #0xffffffff            	// #-1
  40285c:	ldp	w8, w7, [x0]
  402860:	mov	x2, #0xffffffffffffffff    	// #-1
  402864:	ldp	w6, w5, [x0, #8]
  402868:	mov	w9, #0x1                   	// #1
  40286c:	ldp	w4, w0, [x0, #16]
  402870:	strb	w9, [sp, #240]
  402874:	stp	w8, w7, [sp, #244]
  402878:	stp	w6, w5, [sp, #252]
  40287c:	str	w4, [sp, #260]
  402880:	str	w0, [sp, #264]
  402884:	str	w3, [sp, #268]
  402888:	str	x2, [sp, #272]
  40288c:	tbz	w1, #1, 402d98 <ferror@plt+0xe88>
  402890:	cmp	w20, #0x1
  402894:	b.ls	402d14 <ferror@plt+0xe04>  // b.plast
  402898:	mov	w2, #0x5                   	// #5
  40289c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4028a0:	mov	x0, #0x0                   	// #0
  4028a4:	add	x1, x1, #0x1b8
  4028a8:	bl	401e60 <dcgettext@plt>
  4028ac:	mov	x20, x0
  4028b0:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  4028b4:	add	x0, sp, #0x70
  4028b8:	ldr	x22, [sp, #184]
  4028bc:	ldr	x21, [x1, #704]
  4028c0:	bl	401b20 <ctime@plt>
  4028c4:	mov	x3, x25
  4028c8:	mov	x4, x0
  4028cc:	mov	x2, x22
  4028d0:	mov	x1, x21
  4028d4:	mov	x0, x20
  4028d8:	bl	401e90 <printf@plt>
  4028dc:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  4028e0:	ldr	x0, [x0, #688]
  4028e4:	bl	401e10 <fflush@plt>
  4028e8:	mov	x2, #0x9680                	// #38528
  4028ec:	add	x0, sp, #0xf0
  4028f0:	movk	x2, #0x98, lsl #16
  4028f4:	mov	x1, #0x0                   	// #0
  4028f8:	stp	xzr, x2, [sp, #240]
  4028fc:	bl	401dc0 <nanosleep@plt>
  402900:	cmp	w23, #0x2
  402904:	b.ne	402958 <ferror@plt+0xa48>  // b.any
  402908:	ldrb	w0, [sp, #232]
  40290c:	tbnz	w0, #0, 402b0c <ferror@plt+0xbfc>
  402910:	tbnz	w0, #1, 402b4c <ferror@plt+0xc3c>
  402914:	adrp	x20, 407000 <ferror@plt+0x50f0>
  402918:	add	x20, x20, #0x2c8
  40291c:	b	402928 <ferror@plt+0xa18>
  402920:	ldr	x0, [sp, #240]
  402924:	tbnz	w0, #5, 402b48 <ferror@plt+0xc38>
  402928:	add	x1, sp, #0xf0
  40292c:	mov	w0, w19
  402930:	mov	x2, #0x8                   	// #8
  402934:	bl	401e30 <read@plt>
  402938:	tbnz	w0, #31, 403048 <ferror@plt+0x1138>
  40293c:	ldrb	w0, [sp, #232]
  402940:	tbz	w0, #0, 402920 <ferror@plt+0xa10>
  402944:	ldr	x2, [sp, #240]
  402948:	mov	x1, x25
  40294c:	mov	x0, x20
  402950:	bl	401e90 <printf@plt>
  402954:	b	402920 <ferror@plt+0xa10>
  402958:	cmp	w23, #0x2
  40295c:	b.gt	402994 <ferror@plt+0xa84>
  402960:	cbz	w23, 402e90 <ferror@plt+0xf80>
  402964:	cmp	w23, #0x1
  402968:	b.ne	402dd0 <ferror@plt+0xec0>  // b.any
  40296c:	ldrb	w0, [sp, #232]
  402970:	tbnz	w0, #0, 402af0 <ferror@plt+0xbe0>
  402974:	ldrb	w0, [sp, #232]
  402978:	mov	w23, #0x0                   	// #0
  40297c:	orr	w0, w0, #0x2
  402980:	strb	w0, [sp, #232]
  402984:	tbz	w0, #1, 402ca8 <ferror@plt+0xd98>
  402988:	mov	w0, w19
  40298c:	bl	401ce0 <close@plt>
  402990:	b	40256c <ferror@plt+0x65c>
  402994:	cmp	w23, #0x3
  402998:	b.eq	402e64 <ferror@plt+0xf54>  // b.none
  40299c:	cmp	w23, #0x4
  4029a0:	b.ne	402dd0 <ferror@plt+0xec0>  // b.any
  4029a4:	ldrb	w0, [sp, #232]
  4029a8:	tbnz	w0, #0, 402b2c <ferror@plt+0xc1c>
  4029ac:	mov	x1, #0x7010                	// #28688
  4029b0:	add	x2, sp, #0x90
  4029b4:	mov	w0, w19
  4029b8:	movk	x1, #0x8028, lsl #16
  4029bc:	stp	xzr, xzr, [sp, #240]
  4029c0:	stp	xzr, xzr, [sp, #256]
  4029c4:	stp	xzr, xzr, [sp, #272]
  4029c8:	str	xzr, [sp, #288]
  4029cc:	bl	401ef0 <ioctl@plt>
  4029d0:	tbnz	w0, #31, 4032a4 <ferror@plt+0x1394>
  4029d4:	ldrb	w23, [sp, #144]
  4029d8:	cmp	w23, #0x1
  4029dc:	b.ne	402f90 <ferror@plt+0x1080>  // b.any
  4029e0:	ldr	w1, [sp, #168]
  4029e4:	cmn	w1, #0x1
  4029e8:	b.eq	402f90 <ferror@plt+0x1080>  // b.none
  4029ec:	ldr	w3, [sp, #164]
  4029f0:	mov	w2, #0xffffffff            	// #-1
  4029f4:	ldur	x5, [sp, #148]
  4029f8:	add	x0, sp, #0xf0
  4029fc:	ldur	x4, [sp, #156]
  402a00:	stp	x5, x4, [sp, #240]
  402a04:	str	w3, [sp, #256]
  402a08:	str	w1, [sp, #260]
  402a0c:	str	w2, [sp, #272]
  402a10:	bl	401d00 <mktime@plt>
  402a14:	str	x0, [sp, #120]
  402a18:	mov	x4, x0
  402a1c:	cmn	x0, #0x1
  402a20:	b.eq	4032e8 <ferror@plt+0x13d8>  // b.none
  402a24:	ldp	x3, x0, [sp, #216]
  402a28:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402a2c:	add	x1, x1, #0x370
  402a30:	mov	w2, #0x5                   	// #5
  402a34:	mov	w23, #0x0                   	// #0
  402a38:	sub	x3, x3, x0
  402a3c:	mov	x0, #0x0                   	// #0
  402a40:	add	x3, x3, x4
  402a44:	str	x3, [sp, #120]
  402a48:	bl	401e60 <dcgettext@plt>
  402a4c:	mov	x20, x0
  402a50:	add	x0, sp, #0x78
  402a54:	bl	401b20 <ctime@plt>
  402a58:	mov	x1, x0
  402a5c:	mov	x0, x20
  402a60:	bl	401e90 <printf@plt>
  402a64:	ldrb	w0, [sp, #232]
  402a68:	orr	w0, w0, #0x2
  402a6c:	strb	w0, [sp, #232]
  402a70:	b	402984 <ferror@plt+0xa74>
  402a74:	mov	w23, w27
  402a78:	b	402620 <ferror@plt+0x710>
  402a7c:	ldr	x1, [sp, #216]
  402a80:	cmp	x0, x1
  402a84:	b.lt	403250 <ferror@plt+0x1340>  // b.tstop
  402a88:	ldr	x2, [sp, #224]
  402a8c:	sub	x1, x1, x2
  402a90:	sub	x0, x0, x1
  402a94:	str	x0, [sp, #112]
  402a98:	b	402840 <ferror@plt+0x930>
  402a9c:	mov	x0, x20
  402aa0:	bl	401ba0 <fclose@plt>
  402aa4:	mov	w2, #0x5                   	// #5
  402aa8:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402aac:	mov	x0, #0x0                   	// #0
  402ab0:	add	x1, x1, #0xec8
  402ab4:	bl	401e60 <dcgettext@plt>
  402ab8:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  402abc:	ldr	x1, [x1, #704]
  402ac0:	bl	401e90 <printf@plt>
  402ac4:	ldrb	w0, [sp, #232]
  402ac8:	mov	w1, #0x1                   	// #1
  402acc:	str	w1, [sp, #208]
  402ad0:	tbz	w0, #0, 40266c <ferror@plt+0x75c>
  402ad4:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402ad8:	add	x1, x1, #0xee8
  402adc:	mov	w2, #0x5                   	// #5
  402ae0:	mov	x0, #0x0                   	// #0
  402ae4:	bl	401e60 <dcgettext@plt>
  402ae8:	mov	x1, x0
  402aec:	b	402660 <ferror@plt+0x750>
  402af0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402af4:	add	x1, x1, #0x1e0
  402af8:	mov	w2, #0x5                   	// #5
  402afc:	mov	x0, #0x0                   	// #0
  402b00:	bl	401e60 <dcgettext@plt>
  402b04:	bl	401e90 <printf@plt>
  402b08:	b	402974 <ferror@plt+0xa64>
  402b0c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402b10:	add	x1, x1, #0x298
  402b14:	mov	w2, #0x5                   	// #5
  402b18:	mov	x0, #0x0                   	// #0
  402b1c:	bl	401e60 <dcgettext@plt>
  402b20:	bl	401e90 <printf@plt>
  402b24:	ldrb	w0, [sp, #232]
  402b28:	b	402910 <ferror@plt+0xa00>
  402b2c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402b30:	add	x1, x1, #0x300
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	mov	x0, #0x0                   	// #0
  402b3c:	bl	401e60 <dcgettext@plt>
  402b40:	bl	401e90 <printf@plt>
  402b44:	b	4029ac <ferror@plt+0xa9c>
  402b48:	ldrb	w0, [sp, #232]
  402b4c:	mov	w23, #0x0                   	// #0
  402b50:	b	402984 <ferror@plt+0xa74>
  402b54:	sub	w0, w3, #0x21
  402b58:	cmp	w0, #0x5d
  402b5c:	b.hi	40211c <ferror@plt+0x20c>  // b.pmore
  402b60:	ldr	x0, [x21, #664]
  402b64:	mov	w2, w3
  402b68:	add	x1, x23, #0x9e0
  402b6c:	bl	401ec0 <fprintf@plt>
  402b70:	b	40211c <ferror@plt+0x20c>
  402b74:	ldr	x2, [sp, #216]
  402b78:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402b7c:	add	x0, x0, #0xb0
  402b80:	sub	x1, x2, x1
  402b84:	bl	401e90 <printf@plt>
  402b88:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  402b8c:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402b90:	add	x0, x0, #0xc0
  402b94:	ldr	x1, [x1, #696]
  402b98:	bl	401e90 <printf@plt>
  402b9c:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  402ba0:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  402ba4:	add	x1, x1, #0x2c8
  402ba8:	ldrsw	x2, [x0, #680]
  402bac:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402bb0:	add	x0, x0, #0xd0
  402bb4:	ldr	x1, [x1, x2, lsl #3]
  402bb8:	bl	401e90 <printf@plt>
  402bbc:	add	x1, sp, #0xf0
  402bc0:	add	x0, sp, #0xe0
  402bc4:	bl	401c80 <gmtime_r@plt>
  402bc8:	ldr	x21, [sp, #216]
  402bcc:	add	x0, sp, #0xd8
  402bd0:	bl	401cb0 <gmtime@plt>
  402bd4:	bl	401e50 <asctime@plt>
  402bd8:	mov	x2, x0
  402bdc:	mov	x1, x21
  402be0:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402be4:	add	x0, x0, #0xe0
  402be8:	bl	401e90 <printf@plt>
  402bec:	ldr	x21, [sp, #224]
  402bf0:	add	x0, sp, #0xf0
  402bf4:	bl	401e50 <asctime@plt>
  402bf8:	mov	x2, x0
  402bfc:	mov	x1, x21
  402c00:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402c04:	add	x0, x0, #0x100
  402c08:	bl	401e90 <printf@plt>
  402c0c:	ldrb	w0, [sp, #232]
  402c10:	tbz	w0, #0, 40281c <ferror@plt+0x90c>
  402c14:	mov	w2, #0x5                   	// #5
  402c18:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402c1c:	mov	x0, #0x0                   	// #0
  402c20:	add	x1, x1, #0x120
  402c24:	bl	401e60 <dcgettext@plt>
  402c28:	ldp	x2, x3, [sp, #216]
  402c2c:	mov	w4, w26
  402c30:	ldr	x1, [sp, #112]
  402c34:	bl	401e90 <printf@plt>
  402c38:	b	40281c <ferror@plt+0x90c>
  402c3c:	ldr	x0, [sp, #200]
  402c40:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402c44:	add	x1, x1, #0xe88
  402c48:	bl	401bb0 <fopen@plt>
  402c4c:	mov	x20, x0
  402c50:	cbz	x0, 402aa4 <ferror@plt+0xb94>
  402c54:	bl	4050f8 <ferror@plt+0x31e8>
  402c58:	cbnz	w0, 402a9c <ferror@plt+0xb8c>
  402c5c:	mov	x0, x20
  402c60:	bl	4050f8 <ferror@plt+0x31e8>
  402c64:	cbnz	w0, 402a9c <ferror@plt+0xb8c>
  402c68:	mov	x2, x20
  402c6c:	add	x0, sp, #0xf0
  402c70:	mov	w1, #0x8                   	// #8
  402c74:	bl	401ed0 <fgets@plt>
  402c78:	cbz	x0, 402a9c <ferror@plt+0xb8c>
  402c7c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402c80:	add	x0, sp, #0xf0
  402c84:	add	x1, x1, #0xe90
  402c88:	mov	x2, #0x3                   	// #3
  402c8c:	bl	401c20 <strncmp@plt>
  402c90:	cbnz	w0, 402f30 <ferror@plt+0x1020>
  402c94:	mov	w0, #0x1                   	// #1
  402c98:	str	w0, [sp, #208]
  402c9c:	mov	x0, x20
  402ca0:	bl	401ba0 <fclose@plt>
  402ca4:	b	402634 <ferror@plt+0x724>
  402ca8:	mov	x1, #0x7010                	// #28688
  402cac:	add	x2, sp, #0xf0
  402cb0:	mov	w0, w19
  402cb4:	movk	x1, #0x8028, lsl #16
  402cb8:	bl	401ef0 <ioctl@plt>
  402cbc:	tbnz	w0, #31, 402f54 <ferror@plt+0x1044>
  402cc0:	mov	x1, #0x700f                	// #28687
  402cc4:	add	x2, sp, #0xf0
  402cc8:	mov	w0, w19
  402ccc:	movk	x1, #0x4028, lsl #16
  402cd0:	strb	wzr, [sp, #240]
  402cd4:	bl	401ef0 <ioctl@plt>
  402cd8:	tbz	w0, #31, 402988 <ferror@plt+0xa78>
  402cdc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402ce0:	add	x1, x1, #0x3c8
  402ce4:	mov	w2, #0x5                   	// #5
  402ce8:	mov	w23, #0x1                   	// #1
  402cec:	mov	x0, #0x0                   	// #0
  402cf0:	bl	401e60 <dcgettext@plt>
  402cf4:	bl	401d60 <warn@plt>
  402cf8:	b	402988 <ferror@plt+0xa78>
  402cfc:	mov	x2, x25
  402d00:	add	x0, sp, #0xf0
  402d04:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402d08:	add	x1, x1, #0x920
  402d0c:	bl	403530 <ferror@plt+0x1620>
  402d10:	b	4026b4 <ferror@plt+0x7a4>
  402d14:	mov	w2, #0x5                   	// #5
  402d18:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402d1c:	mov	x0, #0x0                   	// #0
  402d20:	add	x1, x1, #0x198
  402d24:	bl	401e60 <dcgettext@plt>
  402d28:	mov	x20, x0
  402d2c:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  402d30:	add	x0, sp, #0x70
  402d34:	ldr	x21, [x1, #704]
  402d38:	bl	401b20 <ctime@plt>
  402d3c:	mov	x2, x25
  402d40:	mov	x3, x0
  402d44:	mov	x1, x21
  402d48:	mov	x0, x20
  402d4c:	bl	401e90 <printf@plt>
  402d50:	b	4028dc <ferror@plt+0x9cc>
  402d54:	adrp	x22, 407000 <ferror@plt+0x50f0>
  402d58:	add	x22, x22, #0x30
  402d5c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402d60:	mov	x0, x22
  402d64:	mov	w2, w21
  402d68:	add	x1, x1, #0xe90
  402d6c:	bl	401ad0 <setenv@plt>
  402d70:	cbz	w0, 4027b4 <ferror@plt+0x8a4>
  402d74:	mov	w2, #0x5                   	// #5
  402d78:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402d7c:	mov	x0, #0x0                   	// #0
  402d80:	add	x1, x1, #0x38
  402d84:	bl	401e60 <dcgettext@plt>
  402d88:	mov	x1, x0
  402d8c:	mov	x2, x22
  402d90:	mov	w0, w21
  402d94:	bl	401ee0 <err@plt>
  402d98:	mov	x1, #0x700f                	// #28687
  402d9c:	add	x2, sp, #0xf0
  402da0:	mov	w0, w19
  402da4:	movk	x1, #0x4028, lsl #16
  402da8:	bl	401ef0 <ioctl@plt>
  402dac:	tbz	w0, #31, 402890 <ferror@plt+0x980>
  402db0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402db4:	add	x1, x1, #0x178
  402db8:	mov	w2, #0x5                   	// #5
  402dbc:	mov	x0, #0x0                   	// #0
  402dc0:	bl	401e60 <dcgettext@plt>
  402dc4:	bl	401d60 <warn@plt>
  402dc8:	mov	w0, #0x1                   	// #1
  402dcc:	bl	401a80 <exit@plt>
  402dd0:	ldrb	w0, [sp, #232]
  402dd4:	tbnz	w0, #0, 402ffc <ferror@plt+0x10ec>
  402dd8:	bl	401da0 <sync@plt>
  402ddc:	adrp	x21, 406000 <ferror@plt+0x40f0>
  402de0:	add	x21, x21, #0x900
  402de4:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402de8:	mov	x0, x21
  402dec:	add	x1, x1, #0x3a8
  402df0:	bl	401bb0 <fopen@plt>
  402df4:	mov	x20, x0
  402df8:	cbz	x0, 4030cc <ferror@plt+0x11bc>
  402dfc:	ldrb	w0, [sp, #232]
  402e00:	tbz	w0, #1, 40301c <ferror@plt+0x110c>
  402e04:	mov	x0, x20
  402e08:	bl	401b40 <__fpending@plt>
  402e0c:	mov	x21, x0
  402e10:	mov	x0, x20
  402e14:	bl	401f10 <ferror@plt>
  402e18:	mov	w1, w0
  402e1c:	mov	x0, x20
  402e20:	mov	w20, w1
  402e24:	bl	401ba0 <fclose@plt>
  402e28:	cbnz	w20, 403210 <ferror@plt+0x1300>
  402e2c:	cbz	w0, 402b48 <ferror@plt+0xc38>
  402e30:	cbnz	x21, 402e44 <ferror@plt+0xf34>
  402e34:	bl	401eb0 <__errno_location@plt>
  402e38:	ldr	w0, [x0]
  402e3c:	cmp	w0, #0x9
  402e40:	b.eq	402b48 <ferror@plt+0xc38>  // b.none
  402e44:	mov	w2, #0x5                   	// #5
  402e48:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402e4c:	mov	x0, #0x0                   	// #0
  402e50:	add	x1, x1, #0x940
  402e54:	bl	401e60 <dcgettext@plt>
  402e58:	mov	x1, x0
  402e5c:	mov	w0, #0x1                   	// #1
  402e60:	bl	401e70 <errx@plt>
  402e64:	ldrb	w0, [sp, #232]
  402e68:	tbz	w0, #0, 402b4c <ferror@plt+0xc3c>
  402e6c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402e70:	add	x1, x1, #0x2d8
  402e74:	mov	w2, #0x5                   	// #5
  402e78:	mov	x0, #0x0                   	// #0
  402e7c:	bl	401e60 <dcgettext@plt>
  402e80:	mov	w23, #0x0                   	// #0
  402e84:	bl	401e90 <printf@plt>
  402e88:	ldrb	w0, [sp, #232]
  402e8c:	b	402984 <ferror@plt+0xa74>
  402e90:	adrp	x20, 407000 <ferror@plt+0x50f0>
  402e94:	add	x20, x20, #0x200
  402e98:	mov	x0, x20
  402e9c:	mov	w1, #0x1                   	// #1
  402ea0:	bl	401d20 <access@plt>
  402ea4:	cbnz	w0, 402fdc <ferror@plt+0x10cc>
  402ea8:	adrp	x2, 407000 <ferror@plt+0x50f0>
  402eac:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402eb0:	add	x2, x2, #0x210
  402eb4:	add	x1, x1, #0x218
  402eb8:	adrp	x0, 407000 <ferror@plt+0x50f0>
  402ebc:	add	x0, x0, #0x220
  402ec0:	stp	x20, x2, [sp, #240]
  402ec4:	stp	x1, x0, [sp, #256]
  402ec8:	str	xzr, [sp, #272]
  402ecc:	ldrb	w0, [sp, #232]
  402ed0:	tbnz	w0, #0, 402f0c <ferror@plt+0xffc>
  402ed4:	tbnz	w0, #1, 402988 <ferror@plt+0xa78>
  402ed8:	ldr	x0, [sp, #240]
  402edc:	add	x1, sp, #0xf0
  402ee0:	mov	w23, #0x7f                  	// #127
  402ee4:	bl	401ca0 <execv@plt>
  402ee8:	mov	w2, #0x5                   	// #5
  402eec:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402ef0:	mov	x0, #0x0                   	// #0
  402ef4:	add	x1, x1, #0x280
  402ef8:	bl	401e60 <dcgettext@plt>
  402efc:	ldr	x1, [sp, #240]
  402f00:	bl	401d60 <warn@plt>
  402f04:	ldrb	w0, [sp, #232]
  402f08:	b	402984 <ferror@plt+0xa74>
  402f0c:	mov	w2, #0x5                   	// #5
  402f10:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402f14:	mov	x0, #0x0                   	// #0
  402f18:	add	x1, x1, #0x258
  402f1c:	bl	401e60 <dcgettext@plt>
  402f20:	ldr	x1, [sp, #240]
  402f24:	bl	401e90 <printf@plt>
  402f28:	ldrb	w0, [sp, #232]
  402f2c:	b	402ed4 <ferror@plt+0xfc4>
  402f30:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402f34:	add	x0, sp, #0xf0
  402f38:	add	x1, x1, #0xe98
  402f3c:	mov	x2, #0x5                   	// #5
  402f40:	bl	401c20 <strncmp@plt>
  402f44:	cbnz	w0, 402fb0 <ferror@plt+0x10a0>
  402f48:	mov	w0, #0x2                   	// #2
  402f4c:	str	w0, [sp, #208]
  402f50:	b	402c9c <ferror@plt+0xd8c>
  402f54:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402f58:	add	x1, x1, #0x330
  402f5c:	mov	w2, #0x5                   	// #5
  402f60:	mov	w23, #0x1                   	// #1
  402f64:	mov	x0, #0x0                   	// #0
  402f68:	bl	401e60 <dcgettext@plt>
  402f6c:	bl	401d60 <warn@plt>
  402f70:	b	402988 <ferror@plt+0xa78>
  402f74:	mov	w2, w22
  402f78:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402f7c:	add	x1, x1, #0xff0
  402f80:	bl	401e60 <dcgettext@plt>
  402f84:	add	x1, sp, #0xf0
  402f88:	bl	401d60 <warn@plt>
  402f8c:	b	402774 <ferror@plt+0x864>
  402f90:	adrp	x1, 407000 <ferror@plt+0x50f0>
  402f94:	add	x1, x1, #0x348
  402f98:	mov	w2, #0x5                   	// #5
  402f9c:	mov	w23, #0x0                   	// #0
  402fa0:	mov	x0, #0x0                   	// #0
  402fa4:	bl	401e60 <dcgettext@plt>
  402fa8:	bl	401e90 <printf@plt>
  402fac:	b	402a64 <ferror@plt+0xb54>
  402fb0:	ldrb	w0, [sp, #232]
  402fb4:	tbz	w0, #0, 402c9c <ferror@plt+0xd8c>
  402fb8:	mov	w2, #0x5                   	// #5
  402fbc:	adrp	x1, 406000 <ferror@plt+0x40f0>
  402fc0:	mov	x0, #0x0                   	// #0
  402fc4:	add	x1, x1, #0xea0
  402fc8:	bl	401e60 <dcgettext@plt>
  402fcc:	ldr	x1, [sp, #200]
  402fd0:	add	x2, sp, #0xf0
  402fd4:	bl	401e20 <warnx@plt>
  402fd8:	b	402c9c <ferror@plt+0xd8c>
  402fdc:	adrp	x20, 407000 <ferror@plt+0x50f0>
  402fe0:	add	x20, x20, #0x228
  402fe4:	mov	x0, x20
  402fe8:	mov	w1, #0x1                   	// #1
  402fec:	bl	401d20 <access@plt>
  402ff0:	cbnz	w0, 40306c <ferror@plt+0x115c>
  402ff4:	stp	x20, xzr, [sp, #240]
  402ff8:	b	402ecc <ferror@plt+0xfbc>
  402ffc:	mov	w2, #0x5                   	// #5
  403000:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403004:	mov	x0, #0x0                   	// #0
  403008:	add	x1, x1, #0x380
  40300c:	bl	401e60 <dcgettext@plt>
  403010:	ldr	x1, [sp, #184]
  403014:	bl	401e90 <printf@plt>
  403018:	b	402dd8 <ferror@plt+0xec8>
  40301c:	mov	w0, #0x0                   	// #0
  403020:	bl	401e40 <isatty@plt>
  403024:	cbnz	w0, 4030f0 <ferror@plt+0x11e0>
  403028:	ldr	x2, [sp, #184]
  40302c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  403030:	add	x1, x1, #0xa60
  403034:	mov	x0, x20
  403038:	bl	401ec0 <fprintf@plt>
  40303c:	mov	x0, x20
  403040:	bl	401e10 <fflush@plt>
  403044:	b	402e04 <ferror@plt+0xef4>
  403048:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40304c:	add	x1, x1, #0x2b8
  403050:	mov	w2, #0x5                   	// #5
  403054:	mov	x0, #0x0                   	// #0
  403058:	bl	401e60 <dcgettext@plt>
  40305c:	mov	w23, #0x0                   	// #0
  403060:	bl	401d60 <warn@plt>
  403064:	ldrb	w0, [sp, #232]
  403068:	b	402984 <ferror@plt+0xa74>
  40306c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403070:	add	x1, x1, #0x238
  403074:	mov	w2, #0x5                   	// #5
  403078:	mov	x0, #0x0                   	// #0
  40307c:	str	xzr, [sp, #240]
  403080:	bl	401e60 <dcgettext@plt>
  403084:	bl	401d60 <warn@plt>
  403088:	mov	w23, #0x7f                  	// #127
  40308c:	ldrb	w0, [sp, #232]
  403090:	b	402984 <ferror@plt+0xa74>
  403094:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  403098:	mov	w2, #0x5                   	// #5
  40309c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4030a0:	add	x1, x1, #0xe48
  4030a4:	ldr	x19, [x0, #664]
  4030a8:	mov	x0, #0x0                   	// #0
  4030ac:	bl	401e60 <dcgettext@plt>
  4030b0:	mov	x1, x0
  4030b4:	adrp	x2, 41a000 <ferror@plt+0x180f0>
  4030b8:	mov	x0, x19
  4030bc:	ldr	x2, [x2, #704]
  4030c0:	bl	401ec0 <fprintf@plt>
  4030c4:	mov	w0, #0x1                   	// #1
  4030c8:	bl	401a80 <exit@plt>
  4030cc:	mov	w2, #0x5                   	// #5
  4030d0:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4030d4:	add	x1, x1, #0xff0
  4030d8:	bl	401e60 <dcgettext@plt>
  4030dc:	mov	x1, x21
  4030e0:	bl	401d60 <warn@plt>
  4030e4:	ldrb	w0, [sp, #232]
  4030e8:	mov	w23, #0x0                   	// #0
  4030ec:	b	402984 <ferror@plt+0xa74>
  4030f0:	mov	x23, #0xb280                	// #45696
  4030f4:	str	xzr, [sp, #144]
  4030f8:	mov	w0, #0x1                   	// #1
  4030fc:	adrp	x21, 407000 <ferror@plt+0x50f0>
  403100:	mov	w22, #0x8                   	// #8
  403104:	add	x21, x21, #0x3b0
  403108:	movk	x23, #0xee6, lsl #16
  40310c:	strh	w0, [sp, #148]
  403110:	b	403138 <ferror@plt+0x1228>
  403114:	mov	x1, #0x0                   	// #0
  403118:	add	x0, sp, #0xf0
  40311c:	stp	xzr, x23, [sp, #240]
  403120:	bl	401dc0 <nanosleep@plt>
  403124:	mov	w1, #0x0                   	// #0
  403128:	mov	w0, #0x0                   	// #0
  40312c:	bl	401a30 <tcflush@plt>
  403130:	subs	w22, w22, #0x1
  403134:	b.eq	403028 <ferror@plt+0x1118>  // b.none
  403138:	add	x0, sp, #0x90
  40313c:	mov	w2, #0xa                   	// #10
  403140:	mov	x1, #0x1                   	// #1
  403144:	bl	401bf0 <poll@plt>
  403148:	cmp	w0, #0x1
  40314c:	b.ne	403028 <ferror@plt+0x1118>  // b.any
  403150:	ldrb	w0, [sp, #232]
  403154:	tbz	w0, #0, 403114 <ferror@plt+0x1204>
  403158:	mov	x1, x21
  40315c:	mov	w2, #0x5                   	// #5
  403160:	mov	x0, #0x0                   	// #0
  403164:	bl	401e60 <dcgettext@plt>
  403168:	bl	401e20 <warnx@plt>
  40316c:	b	403114 <ferror@plt+0x1204>
  403170:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403174:	add	x1, x1, #0x98
  403178:	mov	w2, #0x5                   	// #5
  40317c:	mov	x0, #0x0                   	// #0
  403180:	bl	401e60 <dcgettext@plt>
  403184:	bl	401d60 <warn@plt>
  403188:	b	402dc8 <ferror@plt+0xeb8>
  40318c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403190:	add	x1, x1, #0x80
  403194:	mov	w2, #0x5                   	// #5
  403198:	mov	x0, #0x0                   	// #0
  40319c:	bl	401e60 <dcgettext@plt>
  4031a0:	bl	401d60 <warn@plt>
  4031a4:	b	402dc8 <ferror@plt+0xeb8>
  4031a8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4031ac:	add	x1, x1, #0x68
  4031b0:	mov	w2, #0x5                   	// #5
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	bl	401e60 <dcgettext@plt>
  4031bc:	bl	401d60 <warn@plt>
  4031c0:	b	402dc8 <ferror@plt+0xeb8>
  4031c4:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4031c8:	mov	w0, #0x1                   	// #1
  4031cc:	add	x1, x1, #0xf88
  4031d0:	bl	401ee0 <err@plt>
  4031d4:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4031d8:	adrp	x0, 406000 <ferror@plt+0x40f0>
  4031dc:	add	x3, x19, #0x2c8
  4031e0:	add	x1, x1, #0xf68
  4031e4:	add	x0, x0, #0xf80
  4031e8:	mov	w2, #0x4a                  	// #74
  4031ec:	bl	401ea0 <__assert_fail@plt>
  4031f0:	mov	w2, #0x5                   	// #5
  4031f4:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4031f8:	mov	x0, #0x0                   	// #0
  4031fc:	add	x1, x1, #0xf18
  403200:	bl	401e60 <dcgettext@plt>
  403204:	mov	x1, x0
  403208:	mov	w0, #0x1                   	// #1
  40320c:	bl	401e70 <errx@plt>
  403210:	cbnz	w0, 402e44 <ferror@plt+0xf34>
  403214:	bl	401eb0 <__errno_location@plt>
  403218:	ldr	w1, [x0]
  40321c:	cmp	w1, #0x20
  403220:	b.eq	402e44 <ferror@plt+0xf34>  // b.none
  403224:	str	wzr, [x0]
  403228:	b	402e44 <ferror@plt+0xf34>
  40322c:	mov	w2, #0x5                   	// #5
  403230:	adrp	x1, 406000 <ferror@plt+0x40f0>
  403234:	mov	x0, #0x0                   	// #0
  403238:	add	x1, x1, #0xa40
  40323c:	bl	401e60 <dcgettext@plt>
  403240:	mov	x1, x0
  403244:	ldr	x2, [x27]
  403248:	mov	w0, #0x1                   	// #1
  40324c:	bl	401e70 <errx@plt>
  403250:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403254:	add	x1, x1, #0x158
  403258:	mov	w2, #0x5                   	// #5
  40325c:	mov	x0, #0x0                   	// #0
  403260:	bl	401e60 <dcgettext@plt>
  403264:	mov	x19, x0
  403268:	add	x0, sp, #0x70
  40326c:	bl	401b20 <ctime@plt>
  403270:	mov	x1, x19
  403274:	mov	x2, x0
  403278:	mov	w0, #0x1                   	// #1
  40327c:	bl	401e70 <errx@plt>
  403280:	mov	w2, #0x5                   	// #5
  403284:	adrp	x1, 406000 <ferror@plt+0x40f0>
  403288:	add	x1, x1, #0x9e8
  40328c:	bl	401e60 <dcgettext@plt>
  403290:	adrp	x2, 406000 <ferror@plt+0x40f0>
  403294:	mov	x1, x0
  403298:	add	x2, x2, #0x900
  40329c:	mov	w0, #0x1                   	// #1
  4032a0:	bl	401e70 <errx@plt>
  4032a4:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4032a8:	add	x1, x1, #0x330
  4032ac:	mov	w2, #0x5                   	// #5
  4032b0:	mov	w23, #0x1                   	// #1
  4032b4:	mov	x0, #0x0                   	// #0
  4032b8:	bl	401e60 <dcgettext@plt>
  4032bc:	bl	401d60 <warn@plt>
  4032c0:	b	402a64 <ferror@plt+0xb54>
  4032c4:	mov	w2, #0x5                   	// #5
  4032c8:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4032cc:	mov	x0, #0x0                   	// #0
  4032d0:	add	x1, x1, #0xfa0
  4032d4:	bl	401e60 <dcgettext@plt>
  4032d8:	mov	x1, x0
  4032dc:	ldr	x2, [sp, #240]
  4032e0:	mov	w0, #0x1                   	// #1
  4032e4:	bl	401ee0 <err@plt>
  4032e8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4032ec:	add	x1, x1, #0x358
  4032f0:	mov	w2, #0x5                   	// #5
  4032f4:	mov	x0, #0x0                   	// #0
  4032f8:	bl	401e60 <dcgettext@plt>
  4032fc:	bl	401d60 <warn@plt>
  403300:	b	402a64 <ferror@plt+0xb54>
  403304:	mov	x29, #0x0                   	// #0
  403308:	mov	x30, #0x0                   	// #0
  40330c:	mov	x5, x0
  403310:	ldr	x1, [sp]
  403314:	add	x2, sp, #0x8
  403318:	mov	x6, sp
  40331c:	movz	x0, #0x0, lsl #48
  403320:	movk	x0, #0x0, lsl #32
  403324:	movk	x0, #0x40, lsl #16
  403328:	movk	x0, #0x1f20
  40332c:	movz	x3, #0x0, lsl #48
  403330:	movk	x3, #0x0, lsl #32
  403334:	movk	x3, #0x40, lsl #16
  403338:	movk	x3, #0x6840
  40333c:	movz	x4, #0x0, lsl #48
  403340:	movk	x4, #0x0, lsl #32
  403344:	movk	x4, #0x40, lsl #16
  403348:	movk	x4, #0x68c0
  40334c:	bl	401c40 <__libc_start_main@plt>
  403350:	bl	401d10 <abort@plt>
  403354:	adrp	x0, 419000 <ferror@plt+0x170f0>
  403358:	ldr	x0, [x0, #4064]
  40335c:	cbz	x0, 403364 <ferror@plt+0x1454>
  403360:	b	401cf0 <__gmon_start__@plt>
  403364:	ret
  403368:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  40336c:	add	x0, x0, #0x298
  403370:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  403374:	add	x1, x1, #0x298
  403378:	cmp	x1, x0
  40337c:	b.eq	403394 <ferror@plt+0x1484>  // b.none
  403380:	adrp	x1, 406000 <ferror@plt+0x40f0>
  403384:	ldr	x1, [x1, #2288]
  403388:	cbz	x1, 403394 <ferror@plt+0x1484>
  40338c:	mov	x16, x1
  403390:	br	x16
  403394:	ret
  403398:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  40339c:	add	x0, x0, #0x298
  4033a0:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  4033a4:	add	x1, x1, #0x298
  4033a8:	sub	x1, x1, x0
  4033ac:	lsr	x2, x1, #63
  4033b0:	add	x1, x2, x1, asr #3
  4033b4:	cmp	xzr, x1, asr #1
  4033b8:	asr	x1, x1, #1
  4033bc:	b.eq	4033d4 <ferror@plt+0x14c4>  // b.none
  4033c0:	adrp	x2, 406000 <ferror@plt+0x40f0>
  4033c4:	ldr	x2, [x2, #2296]
  4033c8:	cbz	x2, 4033d4 <ferror@plt+0x14c4>
  4033cc:	mov	x16, x2
  4033d0:	br	x16
  4033d4:	ret
  4033d8:	stp	x29, x30, [sp, #-32]!
  4033dc:	mov	x29, sp
  4033e0:	str	x19, [sp, #16]
  4033e4:	adrp	x19, 41a000 <ferror@plt+0x180f0>
  4033e8:	ldrb	w0, [x19, #728]
  4033ec:	cbnz	w0, 4033fc <ferror@plt+0x14ec>
  4033f0:	bl	403368 <ferror@plt+0x1458>
  4033f4:	mov	w0, #0x1                   	// #1
  4033f8:	strb	w0, [x19, #728]
  4033fc:	ldr	x19, [sp, #16]
  403400:	ldp	x29, x30, [sp], #32
  403404:	ret
  403408:	b	403398 <ferror@plt+0x1488>
  40340c:	nop
  403410:	stp	x29, x30, [sp, #-48]!
  403414:	mov	x29, sp
  403418:	stp	x19, x20, [sp, #16]
  40341c:	mov	x19, x0
  403420:	mov	x0, x1
  403424:	str	x21, [sp, #32]
  403428:	mov	x21, x1
  40342c:	bl	401a60 <strlen@plt>
  403430:	cmp	x19, #0x0
  403434:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403438:	b.eq	40346c <ferror@plt+0x155c>  // b.none
  40343c:	mov	x20, x0
  403440:	mov	x2, x0
  403444:	mov	x1, x21
  403448:	mov	x0, x19
  40344c:	add	x19, x19, x20
  403450:	bl	401c20 <strncmp@plt>
  403454:	cmp	w0, #0x0
  403458:	csel	x0, x19, xzr, eq  // eq = none
  40345c:	ldp	x19, x20, [sp, #16]
  403460:	ldr	x21, [sp, #32]
  403464:	ldp	x29, x30, [sp], #48
  403468:	ret
  40346c:	mov	x0, #0x0                   	// #0
  403470:	b	40345c <ferror@plt+0x154c>
  403474:	nop
  403478:	stp	x29, x30, [sp, #-304]!
  40347c:	mov	x29, sp
  403480:	stp	x19, x20, [sp, #16]
  403484:	ldr	x20, [x0]
  403488:	cbz	x20, 40349c <ferror@plt+0x158c>
  40348c:	mov	x0, x20
  403490:	ldp	x19, x20, [sp, #16]
  403494:	ldp	x29, x30, [sp], #304
  403498:	ret
  40349c:	mov	x2, #0xf0                  	// #240
  4034a0:	mov	w1, #0x0                   	// #0
  4034a4:	mov	x19, x0
  4034a8:	add	x0, sp, #0x40
  4034ac:	str	x21, [sp, #32]
  4034b0:	stp	xzr, xzr, [sp, #48]
  4034b4:	bl	401c60 <memset@plt>
  4034b8:	mov	w1, #0x0                   	// #0
  4034bc:	adrp	x0, 406000 <ferror@plt+0x40f0>
  4034c0:	add	x0, x0, #0x900
  4034c4:	bl	401be0 <open@plt>
  4034c8:	mov	w21, w0
  4034cc:	tbnz	w0, #31, 403514 <ferror@plt+0x1604>
  4034d0:	mov	x2, #0xff                  	// #255
  4034d4:	add	x1, sp, #0x30
  4034d8:	bl	401e30 <read@plt>
  4034dc:	mov	x2, x0
  4034e0:	cmp	x0, #0x0
  4034e4:	b.le	40351c <ferror@plt+0x160c>
  4034e8:	add	x0, sp, #0x30
  4034ec:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4034f0:	add	x1, x1, #0x918
  4034f4:	strb	wzr, [x0, x2]
  4034f8:	bl	406128 <ferror@plt+0x4218>
  4034fc:	str	x0, [x19]
  403500:	mov	w0, w21
  403504:	bl	401ce0 <close@plt>
  403508:	ldr	x20, [x19]
  40350c:	ldr	x21, [sp, #32]
  403510:	b	40348c <ferror@plt+0x157c>
  403514:	ldr	x21, [sp, #32]
  403518:	b	40348c <ferror@plt+0x157c>
  40351c:	mov	w0, w21
  403520:	bl	401ce0 <close@plt>
  403524:	ldr	x21, [sp, #32]
  403528:	b	40348c <ferror@plt+0x157c>
  40352c:	nop
  403530:	stp	x29, x30, [sp, #-256]!
  403534:	mov	w9, #0xffffffd0            	// #-48
  403538:	mov	w8, #0xffffff80            	// #-128
  40353c:	mov	x29, sp
  403540:	add	x10, sp, #0xd0
  403544:	add	x1, sp, #0x100
  403548:	stp	x1, x1, [sp, #48]
  40354c:	adrp	x1, 406000 <ferror@plt+0x40f0>
  403550:	add	x1, x1, #0x920
  403554:	str	x10, [sp, #64]
  403558:	stp	w9, w8, [sp, #72]
  40355c:	ldp	x10, x11, [sp, #48]
  403560:	stp	x10, x11, [sp, #16]
  403564:	ldp	x8, x9, [sp, #64]
  403568:	stp	x8, x9, [sp, #32]
  40356c:	str	q0, [sp, #80]
  403570:	str	q1, [sp, #96]
  403574:	str	q2, [sp, #112]
  403578:	str	q3, [sp, #128]
  40357c:	str	q4, [sp, #144]
  403580:	str	q5, [sp, #160]
  403584:	str	q6, [sp, #176]
  403588:	str	q7, [sp, #192]
  40358c:	stp	x2, x3, [sp, #208]
  403590:	add	x2, sp, #0x10
  403594:	stp	x4, x5, [sp, #224]
  403598:	stp	x6, x7, [sp, #240]
  40359c:	bl	401dd0 <vasprintf@plt>
  4035a0:	tbnz	w0, #31, 4035ac <ferror@plt+0x169c>
  4035a4:	ldp	x29, x30, [sp], #256
  4035a8:	ret
  4035ac:	adrp	x1, 406000 <ferror@plt+0x40f0>
  4035b0:	mov	w0, #0x1                   	// #1
  4035b4:	add	x1, x1, #0x928
  4035b8:	bl	401ee0 <err@plt>
  4035bc:	nop
  4035c0:	stp	x29, x30, [sp, #-32]!
  4035c4:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  4035c8:	mov	x29, sp
  4035cc:	stp	x19, x20, [sp, #16]
  4035d0:	ldr	x20, [x0, #688]
  4035d4:	bl	401eb0 <__errno_location@plt>
  4035d8:	mov	x19, x0
  4035dc:	mov	x0, x20
  4035e0:	str	wzr, [x19]
  4035e4:	bl	401f10 <ferror@plt>
  4035e8:	cbz	w0, 403688 <ferror@plt+0x1778>
  4035ec:	ldr	w0, [x19]
  4035f0:	cmp	w0, #0x9
  4035f4:	b.ne	403638 <ferror@plt+0x1728>  // b.any
  4035f8:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  4035fc:	ldr	x20, [x0, #664]
  403600:	str	wzr, [x19]
  403604:	mov	x0, x20
  403608:	bl	401f10 <ferror@plt>
  40360c:	cbnz	w0, 403620 <ferror@plt+0x1710>
  403610:	mov	x0, x20
  403614:	bl	401e10 <fflush@plt>
  403618:	cbz	w0, 403668 <ferror@plt+0x1758>
  40361c:	nop
  403620:	ldr	w0, [x19]
  403624:	cmp	w0, #0x9
  403628:	b.ne	403660 <ferror@plt+0x1750>  // b.any
  40362c:	ldp	x19, x20, [sp, #16]
  403630:	ldp	x29, x30, [sp], #32
  403634:	ret
  403638:	cmp	w0, #0x20
  40363c:	b.eq	4035f8 <ferror@plt+0x16e8>  // b.none
  403640:	adrp	x1, 406000 <ferror@plt+0x40f0>
  403644:	mov	w2, #0x5                   	// #5
  403648:	add	x1, x1, #0x940
  40364c:	cbz	w0, 4036b4 <ferror@plt+0x17a4>
  403650:	mov	x0, #0x0                   	// #0
  403654:	bl	401e60 <dcgettext@plt>
  403658:	bl	401d60 <warn@plt>
  40365c:	nop
  403660:	mov	w0, #0x1                   	// #1
  403664:	bl	401a40 <_exit@plt>
  403668:	mov	x0, x20
  40366c:	bl	401b80 <fileno@plt>
  403670:	tbnz	w0, #31, 403620 <ferror@plt+0x1710>
  403674:	bl	401a90 <dup@plt>
  403678:	tbnz	w0, #31, 403620 <ferror@plt+0x1710>
  40367c:	bl	401ce0 <close@plt>
  403680:	cbz	w0, 40362c <ferror@plt+0x171c>
  403684:	b	403620 <ferror@plt+0x1710>
  403688:	mov	x0, x20
  40368c:	bl	401e10 <fflush@plt>
  403690:	cbnz	w0, 4035ec <ferror@plt+0x16dc>
  403694:	mov	x0, x20
  403698:	bl	401b80 <fileno@plt>
  40369c:	tbnz	w0, #31, 4035ec <ferror@plt+0x16dc>
  4036a0:	bl	401a90 <dup@plt>
  4036a4:	tbnz	w0, #31, 4035ec <ferror@plt+0x16dc>
  4036a8:	bl	401ce0 <close@plt>
  4036ac:	cbz	w0, 4035f8 <ferror@plt+0x16e8>
  4036b0:	b	4035ec <ferror@plt+0x16dc>
  4036b4:	mov	x0, #0x0                   	// #0
  4036b8:	bl	401e60 <dcgettext@plt>
  4036bc:	bl	401e20 <warnx@plt>
  4036c0:	b	403660 <ferror@plt+0x1750>
  4036c4:	nop
  4036c8:	str	xzr, [x1]
  4036cc:	mov	x2, x0
  4036d0:	cbz	x0, 403748 <ferror@plt+0x1838>
  4036d4:	ldrsb	w3, [x0]
  4036d8:	cmp	w3, #0x2f
  4036dc:	b.ne	403734 <ferror@plt+0x1824>  // b.any
  4036e0:	ldrsb	w3, [x2, #1]
  4036e4:	mov	x0, x2
  4036e8:	add	x2, x2, #0x1
  4036ec:	cmp	w3, #0x2f
  4036f0:	b.eq	4036e0 <ferror@plt+0x17d0>  // b.none
  4036f4:	mov	x3, #0x1                   	// #1
  4036f8:	str	x3, [x1]
  4036fc:	ldrsb	w3, [x0, #1]
  403700:	cmp	w3, #0x2f
  403704:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403708:	b.eq	403730 <ferror@plt+0x1820>  // b.none
  40370c:	sub	x2, x2, #0x1
  403710:	mov	x3, #0x2                   	// #2
  403714:	nop
  403718:	str	x3, [x1]
  40371c:	ldrsb	w4, [x2, x3]
  403720:	add	x3, x3, #0x1
  403724:	cmp	w4, #0x2f
  403728:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40372c:	b.ne	403718 <ferror@plt+0x1808>  // b.any
  403730:	ret
  403734:	mov	x0, #0x0                   	// #0
  403738:	cbz	w3, 403730 <ferror@plt+0x1820>
  40373c:	mov	x0, x2
  403740:	add	x2, x2, #0x1
  403744:	b	4036f4 <ferror@plt+0x17e4>
  403748:	mov	x0, #0x0                   	// #0
  40374c:	ret
  403750:	stp	x29, x30, [sp, #-48]!
  403754:	mov	x29, sp
  403758:	stp	x19, x20, [sp, #16]
  40375c:	mov	x20, x0
  403760:	mov	w19, #0x0                   	// #0
  403764:	str	x21, [sp, #32]
  403768:	mov	x21, x1
  40376c:	ldrsb	w1, [x0]
  403770:	mov	x0, #0x0                   	// #0
  403774:	cbz	w1, 40379c <ferror@plt+0x188c>
  403778:	cmp	w1, #0x5c
  40377c:	b.eq	4037ac <ferror@plt+0x189c>  // b.none
  403780:	mov	x0, x21
  403784:	bl	401e00 <strchr@plt>
  403788:	cbnz	x0, 4037d8 <ferror@plt+0x18c8>
  40378c:	add	w19, w19, #0x1
  403790:	sxtw	x0, w19
  403794:	ldrsb	w1, [x20, w19, sxtw]
  403798:	cbnz	w1, 403778 <ferror@plt+0x1868>
  40379c:	ldp	x19, x20, [sp, #16]
  4037a0:	ldr	x21, [sp, #32]
  4037a4:	ldp	x29, x30, [sp], #48
  4037a8:	ret
  4037ac:	add	w0, w19, #0x1
  4037b0:	ldrsb	w0, [x20, w0, sxtw]
  4037b4:	cbz	w0, 4037d8 <ferror@plt+0x18c8>
  4037b8:	add	w19, w19, #0x2
  4037bc:	sxtw	x0, w19
  4037c0:	ldrsb	w1, [x20, w19, sxtw]
  4037c4:	cbnz	w1, 403778 <ferror@plt+0x1868>
  4037c8:	ldp	x19, x20, [sp, #16]
  4037cc:	ldr	x21, [sp, #32]
  4037d0:	ldp	x29, x30, [sp], #48
  4037d4:	ret
  4037d8:	sxtw	x0, w19
  4037dc:	ldp	x19, x20, [sp, #16]
  4037e0:	ldr	x21, [sp, #32]
  4037e4:	ldp	x29, x30, [sp], #48
  4037e8:	ret
  4037ec:	nop
  4037f0:	stp	x29, x30, [sp, #-80]!
  4037f4:	mov	x29, sp
  4037f8:	stp	x19, x20, [sp, #16]
  4037fc:	mov	x19, x0
  403800:	stp	x21, x22, [sp, #32]
  403804:	mov	x22, x1
  403808:	mov	w21, w2
  40380c:	str	x23, [sp, #48]
  403810:	adrp	x23, 41a000 <ferror@plt+0x180f0>
  403814:	str	xzr, [sp, #72]
  403818:	bl	401eb0 <__errno_location@plt>
  40381c:	str	wzr, [x0]
  403820:	cbz	x19, 403834 <ferror@plt+0x1924>
  403824:	mov	x20, x0
  403828:	ldrsb	w0, [x19]
  40382c:	adrp	x23, 41a000 <ferror@plt+0x180f0>
  403830:	cbnz	w0, 40384c <ferror@plt+0x193c>
  403834:	ldr	w0, [x23, #656]
  403838:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40383c:	mov	x3, x19
  403840:	mov	x2, x22
  403844:	add	x1, x1, #0x778
  403848:	bl	401e70 <errx@plt>
  40384c:	add	x1, sp, #0x48
  403850:	mov	w2, w21
  403854:	mov	x0, x19
  403858:	mov	w3, #0x0                   	// #0
  40385c:	bl	401c90 <__strtoul_internal@plt>
  403860:	ldr	w1, [x20]
  403864:	cbnz	w1, 403894 <ferror@plt+0x1984>
  403868:	ldr	x1, [sp, #72]
  40386c:	cmp	x1, x19
  403870:	b.eq	403834 <ferror@plt+0x1924>  // b.none
  403874:	cbz	x1, 403880 <ferror@plt+0x1970>
  403878:	ldrsb	w1, [x1]
  40387c:	cbnz	w1, 403834 <ferror@plt+0x1924>
  403880:	ldp	x19, x20, [sp, #16]
  403884:	ldp	x21, x22, [sp, #32]
  403888:	ldr	x23, [sp, #48]
  40388c:	ldp	x29, x30, [sp], #80
  403890:	ret
  403894:	ldr	w0, [x23, #656]
  403898:	cmp	w1, #0x22
  40389c:	b.ne	403834 <ferror@plt+0x1924>  // b.any
  4038a0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4038a4:	mov	x3, x19
  4038a8:	mov	x2, x22
  4038ac:	add	x1, x1, #0x778
  4038b0:	bl	401ee0 <err@plt>
  4038b4:	nop
  4038b8:	stp	x29, x30, [sp, #-32]!
  4038bc:	mov	x29, sp
  4038c0:	stp	x19, x20, [sp, #16]
  4038c4:	mov	x19, x1
  4038c8:	mov	x20, x0
  4038cc:	bl	401eb0 <__errno_location@plt>
  4038d0:	mov	x4, x0
  4038d4:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  4038d8:	mov	w5, #0x22                  	// #34
  4038dc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4038e0:	mov	x3, x20
  4038e4:	ldr	w0, [x0, #656]
  4038e8:	mov	x2, x19
  4038ec:	str	w5, [x4]
  4038f0:	add	x1, x1, #0x778
  4038f4:	bl	401ee0 <err@plt>
  4038f8:	stp	x29, x30, [sp, #-32]!
  4038fc:	mov	x29, sp
  403900:	stp	x19, x20, [sp, #16]
  403904:	mov	x20, x1
  403908:	mov	x19, x0
  40390c:	bl	4037f0 <ferror@plt+0x18e0>
  403910:	mov	x1, #0xffffffff            	// #4294967295
  403914:	cmp	x0, x1
  403918:	b.hi	403928 <ferror@plt+0x1a18>  // b.pmore
  40391c:	ldp	x19, x20, [sp, #16]
  403920:	ldp	x29, x30, [sp], #32
  403924:	ret
  403928:	mov	x1, x20
  40392c:	mov	x0, x19
  403930:	bl	4038b8 <ferror@plt+0x19a8>
  403934:	nop
  403938:	adrp	x1, 41a000 <ferror@plt+0x180f0>
  40393c:	str	w0, [x1, #656]
  403940:	ret
  403944:	nop
  403948:	stp	x29, x30, [sp, #-128]!
  40394c:	mov	x29, sp
  403950:	stp	x19, x20, [sp, #16]
  403954:	mov	x20, x0
  403958:	stp	x21, x22, [sp, #32]
  40395c:	mov	x22, x1
  403960:	stp	x23, x24, [sp, #48]
  403964:	mov	x23, x2
  403968:	str	xzr, [x1]
  40396c:	bl	401eb0 <__errno_location@plt>
  403970:	mov	x21, x0
  403974:	cbz	x20, 403c08 <ferror@plt+0x1cf8>
  403978:	ldrsb	w19, [x20]
  40397c:	cbz	w19, 403c08 <ferror@plt+0x1cf8>
  403980:	bl	401d70 <__ctype_b_loc@plt>
  403984:	mov	x24, x0
  403988:	mov	x2, x20
  40398c:	ldr	x0, [x0]
  403990:	b	403998 <ferror@plt+0x1a88>
  403994:	ldrsb	w19, [x2, #1]!
  403998:	ubfiz	x1, x19, #1, #8
  40399c:	ldrh	w1, [x0, x1]
  4039a0:	tbnz	w1, #13, 403994 <ferror@plt+0x1a84>
  4039a4:	cmp	w19, #0x2d
  4039a8:	b.eq	403c08 <ferror@plt+0x1cf8>  // b.none
  4039ac:	stp	x25, x26, [sp, #64]
  4039b0:	mov	x0, x20
  4039b4:	mov	w3, #0x0                   	// #0
  4039b8:	stp	x27, x28, [sp, #80]
  4039bc:	add	x27, sp, #0x78
  4039c0:	mov	x1, x27
  4039c4:	str	wzr, [x21]
  4039c8:	mov	w2, #0x0                   	// #0
  4039cc:	str	xzr, [sp, #120]
  4039d0:	bl	401c90 <__strtoul_internal@plt>
  4039d4:	mov	x25, x0
  4039d8:	ldr	x28, [sp, #120]
  4039dc:	ldr	w0, [x21]
  4039e0:	cmp	x28, x20
  4039e4:	b.eq	403bf8 <ferror@plt+0x1ce8>  // b.none
  4039e8:	cbnz	w0, 403c28 <ferror@plt+0x1d18>
  4039ec:	cbz	x28, 403c9c <ferror@plt+0x1d8c>
  4039f0:	ldrsb	w0, [x28]
  4039f4:	mov	w20, #0x0                   	// #0
  4039f8:	mov	x26, #0x0                   	// #0
  4039fc:	cbz	w0, 403c9c <ferror@plt+0x1d8c>
  403a00:	ldrsb	w0, [x28, #1]
  403a04:	cmp	w0, #0x69
  403a08:	b.eq	403ab4 <ferror@plt+0x1ba4>  // b.none
  403a0c:	and	w1, w0, #0xffffffdf
  403a10:	cmp	w1, #0x42
  403a14:	b.ne	403c8c <ferror@plt+0x1d7c>  // b.any
  403a18:	ldrsb	w0, [x28, #2]
  403a1c:	cbz	w0, 403cd4 <ferror@plt+0x1dc4>
  403a20:	bl	401b60 <localeconv@plt>
  403a24:	cbz	x0, 403c00 <ferror@plt+0x1cf0>
  403a28:	ldr	x1, [x0]
  403a2c:	cbz	x1, 403c00 <ferror@plt+0x1cf0>
  403a30:	mov	x0, x1
  403a34:	str	x1, [sp, #104]
  403a38:	bl	401a60 <strlen@plt>
  403a3c:	mov	x19, x0
  403a40:	cbnz	x26, 403c00 <ferror@plt+0x1cf0>
  403a44:	ldrsb	w0, [x28]
  403a48:	cbz	w0, 403c00 <ferror@plt+0x1cf0>
  403a4c:	ldr	x1, [sp, #104]
  403a50:	mov	x2, x19
  403a54:	mov	x0, x1
  403a58:	mov	x1, x28
  403a5c:	bl	401c20 <strncmp@plt>
  403a60:	cbnz	w0, 403c00 <ferror@plt+0x1cf0>
  403a64:	ldrsb	w4, [x28, x19]
  403a68:	add	x1, x28, x19
  403a6c:	cmp	w4, #0x30
  403a70:	b.ne	403cb0 <ferror@plt+0x1da0>  // b.any
  403a74:	add	w0, w20, #0x1
  403a78:	mov	x19, x1
  403a7c:	nop
  403a80:	sub	w3, w19, w1
  403a84:	ldrsb	w4, [x19, #1]!
  403a88:	add	w20, w3, w0
  403a8c:	cmp	w4, #0x30
  403a90:	b.eq	403a80 <ferror@plt+0x1b70>  // b.none
  403a94:	ldr	x0, [x24]
  403a98:	ldrh	w0, [x0, w4, sxtw #1]
  403a9c:	tbnz	w0, #11, 403c3c <ferror@plt+0x1d2c>
  403aa0:	mov	x28, x19
  403aa4:	str	x19, [sp, #120]
  403aa8:	ldrsb	w0, [x28, #1]
  403aac:	cmp	w0, #0x69
  403ab0:	b.ne	403a0c <ferror@plt+0x1afc>  // b.any
  403ab4:	ldrsb	w0, [x28, #2]
  403ab8:	and	w0, w0, #0xffffffdf
  403abc:	cmp	w0, #0x42
  403ac0:	b.ne	403a20 <ferror@plt+0x1b10>  // b.any
  403ac4:	ldrsb	w0, [x28, #3]
  403ac8:	cbnz	w0, 403a20 <ferror@plt+0x1b10>
  403acc:	mov	x19, #0x400                 	// #1024
  403ad0:	ldrsb	w27, [x28]
  403ad4:	adrp	x24, 407000 <ferror@plt+0x50f0>
  403ad8:	add	x24, x24, #0x788
  403adc:	mov	x0, x24
  403ae0:	mov	w1, w27
  403ae4:	bl	401e00 <strchr@plt>
  403ae8:	cbz	x0, 403cdc <ferror@plt+0x1dcc>
  403aec:	sub	x1, x0, x24
  403af0:	add	w1, w1, #0x1
  403af4:	cbz	w1, 403cf8 <ferror@plt+0x1de8>
  403af8:	sxtw	x2, w19
  403afc:	umulh	x0, x25, x2
  403b00:	cbnz	x0, 403cc8 <ferror@plt+0x1db8>
  403b04:	sub	w0, w1, #0x2
  403b08:	b	403b18 <ferror@plt+0x1c08>
  403b0c:	umulh	x3, x25, x2
  403b10:	sub	w0, w0, #0x1
  403b14:	cbnz	x3, 403cc8 <ferror@plt+0x1db8>
  403b18:	mul	x25, x25, x2
  403b1c:	cmn	w0, #0x1
  403b20:	b.ne	403b0c <ferror@plt+0x1bfc>  // b.any
  403b24:	mov	w0, #0x0                   	// #0
  403b28:	cbz	x23, 403b30 <ferror@plt+0x1c20>
  403b2c:	str	w1, [x23]
  403b30:	cmp	x26, #0x0
  403b34:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403b38:	b.eq	403be4 <ferror@plt+0x1cd4>  // b.none
  403b3c:	sub	w1, w1, #0x2
  403b40:	mov	x5, #0x1                   	// #1
  403b44:	b	403b54 <ferror@plt+0x1c44>
  403b48:	umulh	x2, x5, x19
  403b4c:	sub	w1, w1, #0x1
  403b50:	cbnz	x2, 403b60 <ferror@plt+0x1c50>
  403b54:	mul	x5, x5, x19
  403b58:	cmn	w1, #0x1
  403b5c:	b.ne	403b48 <ferror@plt+0x1c38>  // b.any
  403b60:	cmp	x26, #0xa
  403b64:	mov	x1, #0xa                   	// #10
  403b68:	b.ls	403b80 <ferror@plt+0x1c70>  // b.plast
  403b6c:	nop
  403b70:	add	x1, x1, x1, lsl #2
  403b74:	cmp	x26, x1, lsl #1
  403b78:	lsl	x1, x1, #1
  403b7c:	b.hi	403b70 <ferror@plt+0x1c60>  // b.pmore
  403b80:	cbz	w20, 403b9c <ferror@plt+0x1c8c>
  403b84:	mov	w2, #0x0                   	// #0
  403b88:	add	x1, x1, x1, lsl #2
  403b8c:	add	w2, w2, #0x1
  403b90:	cmp	w20, w2
  403b94:	lsl	x1, x1, #1
  403b98:	b.ne	403b88 <ferror@plt+0x1c78>  // b.any
  403b9c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  403ba0:	mov	x4, #0x1                   	// #1
  403ba4:	movk	x8, #0xcccd
  403ba8:	umulh	x6, x26, x8
  403bac:	add	x7, x4, x4, lsl #2
  403bb0:	mov	x3, x4
  403bb4:	cmp	x26, #0x9
  403bb8:	lsl	x4, x7, #1
  403bbc:	lsr	x2, x6, #3
  403bc0:	add	x2, x2, x2, lsl #2
  403bc4:	sub	x2, x26, x2, lsl #1
  403bc8:	lsr	x26, x6, #3
  403bcc:	cbz	x2, 403be0 <ferror@plt+0x1cd0>
  403bd0:	udiv	x3, x1, x3
  403bd4:	udiv	x2, x3, x2
  403bd8:	udiv	x2, x5, x2
  403bdc:	add	x25, x25, x2
  403be0:	b.hi	403ba8 <ferror@plt+0x1c98>  // b.pmore
  403be4:	str	x25, [x22]
  403be8:	tbnz	w0, #31, 403cb8 <ferror@plt+0x1da8>
  403bec:	ldp	x25, x26, [sp, #64]
  403bf0:	ldp	x27, x28, [sp, #80]
  403bf4:	b	403c14 <ferror@plt+0x1d04>
  403bf8:	cbnz	w0, 403c34 <ferror@plt+0x1d24>
  403bfc:	nop
  403c00:	ldp	x25, x26, [sp, #64]
  403c04:	ldp	x27, x28, [sp, #80]
  403c08:	mov	w1, #0x16                  	// #22
  403c0c:	mov	w0, #0xffffffea            	// #-22
  403c10:	str	w1, [x21]
  403c14:	ldp	x19, x20, [sp, #16]
  403c18:	ldp	x21, x22, [sp, #32]
  403c1c:	ldp	x23, x24, [sp, #48]
  403c20:	ldp	x29, x30, [sp], #128
  403c24:	ret
  403c28:	sub	x1, x25, #0x1
  403c2c:	cmn	x1, #0x3
  403c30:	b.ls	4039ec <ferror@plt+0x1adc>  // b.plast
  403c34:	neg	w0, w0
  403c38:	b	403be8 <ferror@plt+0x1cd8>
  403c3c:	str	wzr, [x21]
  403c40:	mov	x1, x27
  403c44:	mov	x0, x19
  403c48:	mov	w3, #0x0                   	// #0
  403c4c:	mov	w2, #0x0                   	// #0
  403c50:	str	xzr, [sp, #120]
  403c54:	bl	401c90 <__strtoul_internal@plt>
  403c58:	mov	x26, x0
  403c5c:	ldr	x28, [sp, #120]
  403c60:	ldr	w0, [x21]
  403c64:	cmp	x28, x19
  403c68:	b.eq	403bf8 <ferror@plt+0x1ce8>  // b.none
  403c6c:	cbz	w0, 403c94 <ferror@plt+0x1d84>
  403c70:	sub	x1, x26, #0x1
  403c74:	cmn	x1, #0x3
  403c78:	b.hi	403c34 <ferror@plt+0x1d24>  // b.pmore
  403c7c:	cbz	x28, 403c00 <ferror@plt+0x1cf0>
  403c80:	ldrsb	w0, [x28]
  403c84:	cbnz	w0, 403a00 <ferror@plt+0x1af0>
  403c88:	b	403c00 <ferror@plt+0x1cf0>
  403c8c:	cbnz	w0, 403a20 <ferror@plt+0x1b10>
  403c90:	b	403acc <ferror@plt+0x1bbc>
  403c94:	cbnz	x26, 403c7c <ferror@plt+0x1d6c>
  403c98:	b	403a00 <ferror@plt+0x1af0>
  403c9c:	mov	w0, #0x0                   	// #0
  403ca0:	ldp	x27, x28, [sp, #80]
  403ca4:	str	x25, [x22]
  403ca8:	ldp	x25, x26, [sp, #64]
  403cac:	b	403c14 <ferror@plt+0x1d04>
  403cb0:	mov	x19, x1
  403cb4:	b	403a94 <ferror@plt+0x1b84>
  403cb8:	neg	w1, w0
  403cbc:	ldp	x25, x26, [sp, #64]
  403cc0:	ldp	x27, x28, [sp, #80]
  403cc4:	b	403c10 <ferror@plt+0x1d00>
  403cc8:	mov	w0, #0xffffffde            	// #-34
  403ccc:	cbnz	x23, 403b2c <ferror@plt+0x1c1c>
  403cd0:	b	403b30 <ferror@plt+0x1c20>
  403cd4:	mov	x19, #0x3e8                 	// #1000
  403cd8:	b	403ad0 <ferror@plt+0x1bc0>
  403cdc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403ce0:	add	x24, x1, #0x798
  403ce4:	mov	x0, x24
  403ce8:	mov	w1, w27
  403cec:	bl	401e00 <strchr@plt>
  403cf0:	cbnz	x0, 403aec <ferror@plt+0x1bdc>
  403cf4:	b	403c00 <ferror@plt+0x1cf0>
  403cf8:	mov	w0, #0x0                   	// #0
  403cfc:	cbnz	x23, 403b2c <ferror@plt+0x1c1c>
  403d00:	ldp	x27, x28, [sp, #80]
  403d04:	str	x25, [x22]
  403d08:	ldp	x25, x26, [sp, #64]
  403d0c:	b	403c14 <ferror@plt+0x1d04>
  403d10:	mov	x2, #0x0                   	// #0
  403d14:	b	403948 <ferror@plt+0x1a38>
  403d18:	stp	x29, x30, [sp, #-48]!
  403d1c:	mov	x29, sp
  403d20:	stp	x21, x22, [sp, #32]
  403d24:	mov	x22, x1
  403d28:	cbz	x0, 403d88 <ferror@plt+0x1e78>
  403d2c:	mov	x21, x0
  403d30:	stp	x19, x20, [sp, #16]
  403d34:	mov	x20, x0
  403d38:	b	403d54 <ferror@plt+0x1e44>
  403d3c:	bl	401d70 <__ctype_b_loc@plt>
  403d40:	ubfiz	x19, x19, #1, #8
  403d44:	ldr	x2, [x0]
  403d48:	ldrh	w2, [x2, x19]
  403d4c:	tbz	w2, #11, 403d5c <ferror@plt+0x1e4c>
  403d50:	add	x20, x20, #0x1
  403d54:	ldrsb	w19, [x20]
  403d58:	cbnz	w19, 403d3c <ferror@plt+0x1e2c>
  403d5c:	cbz	x22, 403d64 <ferror@plt+0x1e54>
  403d60:	str	x20, [x22]
  403d64:	cmp	x20, x21
  403d68:	b.ls	403da0 <ferror@plt+0x1e90>  // b.plast
  403d6c:	ldrsb	w1, [x20]
  403d70:	mov	w0, #0x1                   	// #1
  403d74:	ldp	x19, x20, [sp, #16]
  403d78:	cbnz	w1, 403d90 <ferror@plt+0x1e80>
  403d7c:	ldp	x21, x22, [sp, #32]
  403d80:	ldp	x29, x30, [sp], #48
  403d84:	ret
  403d88:	cbz	x1, 403d90 <ferror@plt+0x1e80>
  403d8c:	str	xzr, [x1]
  403d90:	mov	w0, #0x0                   	// #0
  403d94:	ldp	x21, x22, [sp, #32]
  403d98:	ldp	x29, x30, [sp], #48
  403d9c:	ret
  403da0:	mov	w0, #0x0                   	// #0
  403da4:	ldp	x19, x20, [sp, #16]
  403da8:	b	403d94 <ferror@plt+0x1e84>
  403dac:	nop
  403db0:	stp	x29, x30, [sp, #-48]!
  403db4:	mov	x29, sp
  403db8:	stp	x21, x22, [sp, #32]
  403dbc:	mov	x22, x1
  403dc0:	cbz	x0, 403e20 <ferror@plt+0x1f10>
  403dc4:	mov	x21, x0
  403dc8:	stp	x19, x20, [sp, #16]
  403dcc:	mov	x20, x0
  403dd0:	b	403dec <ferror@plt+0x1edc>
  403dd4:	bl	401d70 <__ctype_b_loc@plt>
  403dd8:	ubfiz	x19, x19, #1, #8
  403ddc:	ldr	x2, [x0]
  403de0:	ldrh	w2, [x2, x19]
  403de4:	tbz	w2, #12, 403df4 <ferror@plt+0x1ee4>
  403de8:	add	x20, x20, #0x1
  403dec:	ldrsb	w19, [x20]
  403df0:	cbnz	w19, 403dd4 <ferror@plt+0x1ec4>
  403df4:	cbz	x22, 403dfc <ferror@plt+0x1eec>
  403df8:	str	x20, [x22]
  403dfc:	cmp	x20, x21
  403e00:	b.ls	403e38 <ferror@plt+0x1f28>  // b.plast
  403e04:	ldrsb	w1, [x20]
  403e08:	mov	w0, #0x1                   	// #1
  403e0c:	ldp	x19, x20, [sp, #16]
  403e10:	cbnz	w1, 403e28 <ferror@plt+0x1f18>
  403e14:	ldp	x21, x22, [sp, #32]
  403e18:	ldp	x29, x30, [sp], #48
  403e1c:	ret
  403e20:	cbz	x1, 403e28 <ferror@plt+0x1f18>
  403e24:	str	xzr, [x1]
  403e28:	mov	w0, #0x0                   	// #0
  403e2c:	ldp	x21, x22, [sp, #32]
  403e30:	ldp	x29, x30, [sp], #48
  403e34:	ret
  403e38:	mov	w0, #0x0                   	// #0
  403e3c:	ldp	x19, x20, [sp, #16]
  403e40:	b	403e2c <ferror@plt+0x1f1c>
  403e44:	nop
  403e48:	stp	x29, x30, [sp, #-128]!
  403e4c:	mov	x29, sp
  403e50:	stp	x19, x20, [sp, #16]
  403e54:	mov	x20, x0
  403e58:	mov	w0, #0xffffffd0            	// #-48
  403e5c:	stp	x21, x22, [sp, #32]
  403e60:	mov	x21, x1
  403e64:	add	x22, sp, #0x80
  403e68:	add	x1, sp, #0x50
  403e6c:	stp	x22, x22, [sp, #48]
  403e70:	str	x1, [sp, #64]
  403e74:	stp	w0, wzr, [sp, #72]
  403e78:	stp	x2, x3, [sp, #80]
  403e7c:	stp	x4, x5, [sp, #96]
  403e80:	stp	x6, x7, [sp, #112]
  403e84:	b	403ed0 <ferror@plt+0x1fc0>
  403e88:	ldr	x1, [x2]
  403e8c:	add	x0, x2, #0xf
  403e90:	and	x0, x0, #0xfffffffffffffff8
  403e94:	str	x0, [sp, #48]
  403e98:	cbz	x1, 403f10 <ferror@plt+0x2000>
  403e9c:	ldr	x2, [sp, #48]
  403ea0:	add	x0, x2, #0xf
  403ea4:	and	x0, x0, #0xfffffffffffffff8
  403ea8:	str	x0, [sp, #48]
  403eac:	ldr	x19, [x2]
  403eb0:	cbz	x19, 403f10 <ferror@plt+0x2000>
  403eb4:	mov	x0, x20
  403eb8:	bl	401d50 <strcmp@plt>
  403ebc:	cbz	w0, 403f2c <ferror@plt+0x201c>
  403ec0:	mov	x1, x19
  403ec4:	mov	x0, x20
  403ec8:	bl	401d50 <strcmp@plt>
  403ecc:	cbz	w0, 403f30 <ferror@plt+0x2020>
  403ed0:	ldr	w3, [sp, #72]
  403ed4:	ldr	x2, [sp, #48]
  403ed8:	tbz	w3, #31, 403e88 <ferror@plt+0x1f78>
  403edc:	add	w0, w3, #0x8
  403ee0:	str	w0, [sp, #72]
  403ee4:	cmp	w0, #0x0
  403ee8:	b.gt	403e88 <ferror@plt+0x1f78>
  403eec:	ldr	x1, [x22, w3, sxtw]
  403ef0:	cbz	x1, 403f10 <ferror@plt+0x2000>
  403ef4:	cbz	w0, 403ea0 <ferror@plt+0x1f90>
  403ef8:	add	w3, w3, #0x10
  403efc:	str	w3, [sp, #72]
  403f00:	cmp	w3, #0x0
  403f04:	b.gt	403ea0 <ferror@plt+0x1f90>
  403f08:	add	x2, x22, w0, sxtw
  403f0c:	b	403eac <ferror@plt+0x1f9c>
  403f10:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  403f14:	adrp	x1, 407000 <ferror@plt+0x50f0>
  403f18:	mov	x3, x20
  403f1c:	mov	x2, x21
  403f20:	ldr	w0, [x0, #656]
  403f24:	add	x1, x1, #0x778
  403f28:	bl	401e70 <errx@plt>
  403f2c:	mov	w0, #0x1                   	// #1
  403f30:	ldp	x19, x20, [sp, #16]
  403f34:	ldp	x21, x22, [sp, #32]
  403f38:	ldp	x29, x30, [sp], #128
  403f3c:	ret
  403f40:	cbz	x1, 403f6c <ferror@plt+0x205c>
  403f44:	add	x3, x0, x1
  403f48:	sxtb	w2, w2
  403f4c:	b	403f60 <ferror@plt+0x2050>
  403f50:	b.eq	403f70 <ferror@plt+0x2060>  // b.none
  403f54:	add	x0, x0, #0x1
  403f58:	cmp	x3, x0
  403f5c:	b.eq	403f6c <ferror@plt+0x205c>  // b.none
  403f60:	ldrsb	w1, [x0]
  403f64:	cmp	w2, w1
  403f68:	cbnz	w1, 403f50 <ferror@plt+0x2040>
  403f6c:	mov	x0, #0x0                   	// #0
  403f70:	ret
  403f74:	nop
  403f78:	stp	x29, x30, [sp, #-32]!
  403f7c:	mov	w2, #0xa                   	// #10
  403f80:	mov	x29, sp
  403f84:	stp	x19, x20, [sp, #16]
  403f88:	mov	x20, x1
  403f8c:	mov	x19, x0
  403f90:	bl	4038f8 <ferror@plt+0x19e8>
  403f94:	mov	w1, #0xffff                	// #65535
  403f98:	cmp	w0, w1
  403f9c:	b.hi	403fac <ferror@plt+0x209c>  // b.pmore
  403fa0:	ldp	x19, x20, [sp, #16]
  403fa4:	ldp	x29, x30, [sp], #32
  403fa8:	ret
  403fac:	mov	x1, x20
  403fb0:	mov	x0, x19
  403fb4:	bl	4038b8 <ferror@plt+0x19a8>
  403fb8:	stp	x29, x30, [sp, #-32]!
  403fbc:	mov	w2, #0x10                  	// #16
  403fc0:	mov	x29, sp
  403fc4:	stp	x19, x20, [sp, #16]
  403fc8:	mov	x20, x1
  403fcc:	mov	x19, x0
  403fd0:	bl	4038f8 <ferror@plt+0x19e8>
  403fd4:	mov	w1, #0xffff                	// #65535
  403fd8:	cmp	w0, w1
  403fdc:	b.hi	403fec <ferror@plt+0x20dc>  // b.pmore
  403fe0:	ldp	x19, x20, [sp, #16]
  403fe4:	ldp	x29, x30, [sp], #32
  403fe8:	ret
  403fec:	mov	x1, x20
  403ff0:	mov	x0, x19
  403ff4:	bl	4038b8 <ferror@plt+0x19a8>
  403ff8:	mov	w2, #0xa                   	// #10
  403ffc:	b	4038f8 <ferror@plt+0x19e8>
  404000:	mov	w2, #0x10                  	// #16
  404004:	b	4038f8 <ferror@plt+0x19e8>
  404008:	stp	x29, x30, [sp, #-64]!
  40400c:	mov	x29, sp
  404010:	stp	x19, x20, [sp, #16]
  404014:	mov	x19, x0
  404018:	stp	x21, x22, [sp, #32]
  40401c:	mov	x21, x1
  404020:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404024:	str	xzr, [sp, #56]
  404028:	bl	401eb0 <__errno_location@plt>
  40402c:	str	wzr, [x0]
  404030:	cbz	x19, 404044 <ferror@plt+0x2134>
  404034:	mov	x20, x0
  404038:	ldrsb	w0, [x19]
  40403c:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404040:	cbnz	w0, 40405c <ferror@plt+0x214c>
  404044:	ldr	w0, [x22, #656]
  404048:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40404c:	mov	x3, x19
  404050:	mov	x2, x21
  404054:	add	x1, x1, #0x778
  404058:	bl	401e70 <errx@plt>
  40405c:	add	x1, sp, #0x38
  404060:	mov	x0, x19
  404064:	mov	w3, #0x0                   	// #0
  404068:	mov	w2, #0xa                   	// #10
  40406c:	bl	401c10 <__strtol_internal@plt>
  404070:	ldr	w1, [x20]
  404074:	cbnz	w1, 4040a0 <ferror@plt+0x2190>
  404078:	ldr	x1, [sp, #56]
  40407c:	cmp	x1, x19
  404080:	b.eq	404044 <ferror@plt+0x2134>  // b.none
  404084:	cbz	x1, 404090 <ferror@plt+0x2180>
  404088:	ldrsb	w1, [x1]
  40408c:	cbnz	w1, 404044 <ferror@plt+0x2134>
  404090:	ldp	x19, x20, [sp, #16]
  404094:	ldp	x21, x22, [sp, #32]
  404098:	ldp	x29, x30, [sp], #64
  40409c:	ret
  4040a0:	ldr	w0, [x22, #656]
  4040a4:	cmp	w1, #0x22
  4040a8:	b.ne	404044 <ferror@plt+0x2134>  // b.any
  4040ac:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4040b0:	mov	x3, x19
  4040b4:	mov	x2, x21
  4040b8:	add	x1, x1, #0x778
  4040bc:	bl	401ee0 <err@plt>
  4040c0:	stp	x29, x30, [sp, #-32]!
  4040c4:	mov	x29, sp
  4040c8:	stp	x19, x20, [sp, #16]
  4040cc:	mov	x19, x1
  4040d0:	mov	x20, x0
  4040d4:	bl	404008 <ferror@plt+0x20f8>
  4040d8:	mov	x2, #0x80000000            	// #2147483648
  4040dc:	add	x2, x0, x2
  4040e0:	mov	x1, #0xffffffff            	// #4294967295
  4040e4:	cmp	x2, x1
  4040e8:	b.hi	4040f8 <ferror@plt+0x21e8>  // b.pmore
  4040ec:	ldp	x19, x20, [sp, #16]
  4040f0:	ldp	x29, x30, [sp], #32
  4040f4:	ret
  4040f8:	bl	401eb0 <__errno_location@plt>
  4040fc:	mov	x4, x0
  404100:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  404104:	mov	w5, #0x22                  	// #34
  404108:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40410c:	mov	x3, x20
  404110:	ldr	w0, [x0, #656]
  404114:	mov	x2, x19
  404118:	str	w5, [x4]
  40411c:	add	x1, x1, #0x778
  404120:	bl	401ee0 <err@plt>
  404124:	nop
  404128:	stp	x29, x30, [sp, #-32]!
  40412c:	mov	x29, sp
  404130:	stp	x19, x20, [sp, #16]
  404134:	mov	x19, x1
  404138:	mov	x20, x0
  40413c:	bl	4040c0 <ferror@plt+0x21b0>
  404140:	add	w2, w0, #0x8, lsl #12
  404144:	mov	w1, #0xffff                	// #65535
  404148:	cmp	w2, w1
  40414c:	b.hi	40415c <ferror@plt+0x224c>  // b.pmore
  404150:	ldp	x19, x20, [sp, #16]
  404154:	ldp	x29, x30, [sp], #32
  404158:	ret
  40415c:	bl	401eb0 <__errno_location@plt>
  404160:	mov	x4, x0
  404164:	adrp	x0, 41a000 <ferror@plt+0x180f0>
  404168:	mov	w5, #0x22                  	// #34
  40416c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  404170:	mov	x3, x20
  404174:	ldr	w0, [x0, #656]
  404178:	mov	x2, x19
  40417c:	str	w5, [x4]
  404180:	add	x1, x1, #0x778
  404184:	bl	401ee0 <err@plt>
  404188:	mov	w2, #0xa                   	// #10
  40418c:	b	4037f0 <ferror@plt+0x18e0>
  404190:	mov	w2, #0x10                  	// #16
  404194:	b	4037f0 <ferror@plt+0x18e0>
  404198:	stp	x29, x30, [sp, #-64]!
  40419c:	mov	x29, sp
  4041a0:	stp	x19, x20, [sp, #16]
  4041a4:	mov	x19, x0
  4041a8:	stp	x21, x22, [sp, #32]
  4041ac:	mov	x21, x1
  4041b0:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  4041b4:	str	xzr, [sp, #56]
  4041b8:	bl	401eb0 <__errno_location@plt>
  4041bc:	str	wzr, [x0]
  4041c0:	cbz	x19, 4041d4 <ferror@plt+0x22c4>
  4041c4:	mov	x20, x0
  4041c8:	ldrsb	w0, [x19]
  4041cc:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  4041d0:	cbnz	w0, 4041ec <ferror@plt+0x22dc>
  4041d4:	ldr	w0, [x22, #656]
  4041d8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4041dc:	mov	x3, x19
  4041e0:	mov	x2, x21
  4041e4:	add	x1, x1, #0x778
  4041e8:	bl	401e70 <errx@plt>
  4041ec:	mov	x0, x19
  4041f0:	add	x1, sp, #0x38
  4041f4:	bl	401ab0 <strtod@plt>
  4041f8:	ldr	w0, [x20]
  4041fc:	cbnz	w0, 404228 <ferror@plt+0x2318>
  404200:	ldr	x0, [sp, #56]
  404204:	cmp	x0, x19
  404208:	b.eq	4041d4 <ferror@plt+0x22c4>  // b.none
  40420c:	cbz	x0, 404218 <ferror@plt+0x2308>
  404210:	ldrsb	w0, [x0]
  404214:	cbnz	w0, 4041d4 <ferror@plt+0x22c4>
  404218:	ldp	x19, x20, [sp, #16]
  40421c:	ldp	x21, x22, [sp, #32]
  404220:	ldp	x29, x30, [sp], #64
  404224:	ret
  404228:	cmp	w0, #0x22
  40422c:	ldr	w0, [x22, #656]
  404230:	b.ne	4041d4 <ferror@plt+0x22c4>  // b.any
  404234:	adrp	x1, 407000 <ferror@plt+0x50f0>
  404238:	mov	x3, x19
  40423c:	mov	x2, x21
  404240:	add	x1, x1, #0x778
  404244:	bl	401ee0 <err@plt>
  404248:	stp	x29, x30, [sp, #-64]!
  40424c:	mov	x29, sp
  404250:	stp	x19, x20, [sp, #16]
  404254:	mov	x19, x0
  404258:	stp	x21, x22, [sp, #32]
  40425c:	mov	x21, x1
  404260:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404264:	str	xzr, [sp, #56]
  404268:	bl	401eb0 <__errno_location@plt>
  40426c:	str	wzr, [x0]
  404270:	cbz	x19, 404284 <ferror@plt+0x2374>
  404274:	mov	x20, x0
  404278:	ldrsb	w0, [x19]
  40427c:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404280:	cbnz	w0, 40429c <ferror@plt+0x238c>
  404284:	ldr	w0, [x22, #656]
  404288:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40428c:	mov	x3, x19
  404290:	mov	x2, x21
  404294:	add	x1, x1, #0x778
  404298:	bl	401e70 <errx@plt>
  40429c:	add	x1, sp, #0x38
  4042a0:	mov	x0, x19
  4042a4:	mov	w2, #0xa                   	// #10
  4042a8:	bl	401d80 <strtol@plt>
  4042ac:	ldr	w1, [x20]
  4042b0:	cbnz	w1, 4042dc <ferror@plt+0x23cc>
  4042b4:	ldr	x1, [sp, #56]
  4042b8:	cmp	x1, x19
  4042bc:	b.eq	404284 <ferror@plt+0x2374>  // b.none
  4042c0:	cbz	x1, 4042cc <ferror@plt+0x23bc>
  4042c4:	ldrsb	w1, [x1]
  4042c8:	cbnz	w1, 404284 <ferror@plt+0x2374>
  4042cc:	ldp	x19, x20, [sp, #16]
  4042d0:	ldp	x21, x22, [sp, #32]
  4042d4:	ldp	x29, x30, [sp], #64
  4042d8:	ret
  4042dc:	ldr	w0, [x22, #656]
  4042e0:	cmp	w1, #0x22
  4042e4:	b.ne	404284 <ferror@plt+0x2374>  // b.any
  4042e8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4042ec:	mov	x3, x19
  4042f0:	mov	x2, x21
  4042f4:	add	x1, x1, #0x778
  4042f8:	bl	401ee0 <err@plt>
  4042fc:	nop
  404300:	stp	x29, x30, [sp, #-64]!
  404304:	mov	x29, sp
  404308:	stp	x19, x20, [sp, #16]
  40430c:	mov	x19, x0
  404310:	stp	x21, x22, [sp, #32]
  404314:	mov	x21, x1
  404318:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  40431c:	str	xzr, [sp, #56]
  404320:	bl	401eb0 <__errno_location@plt>
  404324:	str	wzr, [x0]
  404328:	cbz	x19, 40433c <ferror@plt+0x242c>
  40432c:	mov	x20, x0
  404330:	ldrsb	w0, [x19]
  404334:	adrp	x22, 41a000 <ferror@plt+0x180f0>
  404338:	cbnz	w0, 404354 <ferror@plt+0x2444>
  40433c:	ldr	w0, [x22, #656]
  404340:	adrp	x1, 407000 <ferror@plt+0x50f0>
  404344:	mov	x3, x19
  404348:	mov	x2, x21
  40434c:	add	x1, x1, #0x778
  404350:	bl	401e70 <errx@plt>
  404354:	add	x1, sp, #0x38
  404358:	mov	x0, x19
  40435c:	mov	w2, #0xa                   	// #10
  404360:	bl	401a50 <strtoul@plt>
  404364:	ldr	w1, [x20]
  404368:	cbnz	w1, 404394 <ferror@plt+0x2484>
  40436c:	ldr	x1, [sp, #56]
  404370:	cmp	x1, x19
  404374:	b.eq	40433c <ferror@plt+0x242c>  // b.none
  404378:	cbz	x1, 404384 <ferror@plt+0x2474>
  40437c:	ldrsb	w1, [x1]
  404380:	cbnz	w1, 40433c <ferror@plt+0x242c>
  404384:	ldp	x19, x20, [sp, #16]
  404388:	ldp	x21, x22, [sp, #32]
  40438c:	ldp	x29, x30, [sp], #64
  404390:	ret
  404394:	ldr	w0, [x22, #656]
  404398:	cmp	w1, #0x22
  40439c:	b.ne	40433c <ferror@plt+0x242c>  // b.any
  4043a0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4043a4:	mov	x3, x19
  4043a8:	mov	x2, x21
  4043ac:	add	x1, x1, #0x778
  4043b0:	bl	401ee0 <err@plt>
  4043b4:	nop
  4043b8:	stp	x29, x30, [sp, #-48]!
  4043bc:	mov	x29, sp
  4043c0:	stp	x19, x20, [sp, #16]
  4043c4:	mov	x19, x1
  4043c8:	mov	x20, x0
  4043cc:	add	x1, sp, #0x28
  4043d0:	bl	403d10 <ferror@plt+0x1e00>
  4043d4:	cbz	w0, 40440c <ferror@plt+0x24fc>
  4043d8:	bl	401eb0 <__errno_location@plt>
  4043dc:	ldr	w1, [x0]
  4043e0:	adrp	x2, 41a000 <ferror@plt+0x180f0>
  4043e4:	mov	x3, x20
  4043e8:	ldr	w0, [x2, #656]
  4043ec:	mov	x2, x19
  4043f0:	cbz	w1, 404400 <ferror@plt+0x24f0>
  4043f4:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4043f8:	add	x1, x1, #0x778
  4043fc:	bl	401ee0 <err@plt>
  404400:	adrp	x1, 407000 <ferror@plt+0x50f0>
  404404:	add	x1, x1, #0x778
  404408:	bl	401e70 <errx@plt>
  40440c:	ldp	x19, x20, [sp, #16]
  404410:	ldr	x0, [sp, #40]
  404414:	ldp	x29, x30, [sp], #48
  404418:	ret
  40441c:	nop
  404420:	stp	x29, x30, [sp, #-32]!
  404424:	mov	x29, sp
  404428:	str	x19, [sp, #16]
  40442c:	mov	x19, x1
  404430:	mov	x1, x2
  404434:	bl	404198 <ferror@plt+0x2288>
  404438:	fcvtzs	d2, d0
  40443c:	mov	x0, #0x848000000000        	// #145685290680320
  404440:	movk	x0, #0x412e, lsl #48
  404444:	fmov	d1, x0
  404448:	scvtf	d3, d2
  40444c:	fsub	d0, d0, d3
  404450:	fmul	d0, d0, d1
  404454:	fcvtzs	d0, d0
  404458:	stp	d2, d0, [x19]
  40445c:	ldr	x19, [sp, #16]
  404460:	ldp	x29, x30, [sp], #32
  404464:	ret
  404468:	mov	w2, w0
  40446c:	mov	x0, x1
  404470:	and	w1, w2, #0xf000
  404474:	add	x14, x0, #0x1
  404478:	cmp	w1, #0x4, lsl #12
  40447c:	add	x13, x0, #0x2
  404480:	add	x12, x0, #0x3
  404484:	add	x11, x0, #0x4
  404488:	add	x10, x0, #0x5
  40448c:	add	x9, x0, #0x6
  404490:	add	x8, x0, #0x7
  404494:	add	x7, x0, #0x8
  404498:	add	x6, x0, #0x9
  40449c:	b.eq	404608 <ferror@plt+0x26f8>  // b.none
  4044a0:	cmp	w1, #0xa, lsl #12
  4044a4:	b.eq	4044fc <ferror@plt+0x25ec>  // b.none
  4044a8:	cmp	w1, #0x2, lsl #12
  4044ac:	b.eq	404628 <ferror@plt+0x2718>  // b.none
  4044b0:	cmp	w1, #0x6, lsl #12
  4044b4:	b.eq	404618 <ferror@plt+0x2708>  // b.none
  4044b8:	cmp	w1, #0xc, lsl #12
  4044bc:	b.eq	404638 <ferror@plt+0x2728>  // b.none
  4044c0:	cmp	w1, #0x1, lsl #12
  4044c4:	b.eq	404648 <ferror@plt+0x2738>  // b.none
  4044c8:	cmp	w1, #0x8, lsl #12
  4044cc:	b.eq	404658 <ferror@plt+0x2748>  // b.none
  4044d0:	mov	x4, x6
  4044d4:	mov	x6, x7
  4044d8:	mov	x7, x8
  4044dc:	mov	x8, x9
  4044e0:	mov	x9, x10
  4044e4:	mov	x10, x11
  4044e8:	mov	x11, x12
  4044ec:	mov	x12, x13
  4044f0:	mov	x13, x14
  4044f4:	mov	x14, x0
  4044f8:	b	404508 <ferror@plt+0x25f8>
  4044fc:	mov	x4, x0
  404500:	mov	w1, #0x6c                  	// #108
  404504:	strb	w1, [x4], #10
  404508:	tst	x2, #0x100
  40450c:	mov	w5, #0x2d                  	// #45
  404510:	mov	w3, #0x72                  	// #114
  404514:	csel	w3, w3, w5, ne  // ne = any
  404518:	tst	x2, #0x80
  40451c:	strb	w3, [x14]
  404520:	mov	w3, #0x77                  	// #119
  404524:	csel	w3, w3, w5, ne  // ne = any
  404528:	strb	w3, [x13]
  40452c:	and	w1, w2, #0x40
  404530:	tbz	w2, #11, 4045d0 <ferror@plt+0x26c0>
  404534:	cmp	w1, #0x0
  404538:	mov	w3, #0x53                  	// #83
  40453c:	mov	w1, #0x73                  	// #115
  404540:	csel	w1, w1, w3, ne  // ne = any
  404544:	tst	x2, #0x20
  404548:	strb	w1, [x12]
  40454c:	mov	w5, #0x2d                  	// #45
  404550:	mov	w3, #0x72                  	// #114
  404554:	csel	w3, w3, w5, ne  // ne = any
  404558:	tst	x2, #0x10
  40455c:	strb	w3, [x11]
  404560:	mov	w3, #0x77                  	// #119
  404564:	csel	w3, w3, w5, ne  // ne = any
  404568:	strb	w3, [x10]
  40456c:	and	w1, w2, #0x8
  404570:	tbz	w2, #10, 4045f8 <ferror@plt+0x26e8>
  404574:	cmp	w1, #0x0
  404578:	mov	w3, #0x53                  	// #83
  40457c:	mov	w1, #0x73                  	// #115
  404580:	csel	w1, w1, w3, ne  // ne = any
  404584:	tst	x2, #0x4
  404588:	strb	w1, [x9]
  40458c:	mov	w5, #0x2d                  	// #45
  404590:	mov	w3, #0x72                  	// #114
  404594:	csel	w3, w3, w5, ne  // ne = any
  404598:	tst	x2, #0x2
  40459c:	strb	w3, [x8]
  4045a0:	mov	w3, #0x77                  	// #119
  4045a4:	csel	w3, w3, w5, ne  // ne = any
  4045a8:	strb	w3, [x7]
  4045ac:	and	w1, w2, #0x1
  4045b0:	tbz	w2, #9, 4045e0 <ferror@plt+0x26d0>
  4045b4:	cmp	w1, #0x0
  4045b8:	mov	w2, #0x54                  	// #84
  4045bc:	mov	w1, #0x74                  	// #116
  4045c0:	csel	w1, w1, w2, ne  // ne = any
  4045c4:	strb	w1, [x6]
  4045c8:	strb	wzr, [x4]
  4045cc:	ret
  4045d0:	cmp	w1, #0x0
  4045d4:	mov	w1, #0x78                  	// #120
  4045d8:	csel	w1, w1, w5, ne  // ne = any
  4045dc:	b	404544 <ferror@plt+0x2634>
  4045e0:	cmp	w1, #0x0
  4045e4:	mov	w1, #0x78                  	// #120
  4045e8:	csel	w1, w1, w5, ne  // ne = any
  4045ec:	strb	w1, [x6]
  4045f0:	strb	wzr, [x4]
  4045f4:	ret
  4045f8:	cmp	w1, #0x0
  4045fc:	mov	w1, #0x78                  	// #120
  404600:	csel	w1, w1, w5, ne  // ne = any
  404604:	b	404584 <ferror@plt+0x2674>
  404608:	mov	x4, x0
  40460c:	mov	w1, #0x64                  	// #100
  404610:	strb	w1, [x4], #10
  404614:	b	404508 <ferror@plt+0x25f8>
  404618:	mov	x4, x0
  40461c:	mov	w1, #0x62                  	// #98
  404620:	strb	w1, [x4], #10
  404624:	b	404508 <ferror@plt+0x25f8>
  404628:	mov	x4, x0
  40462c:	mov	w1, #0x63                  	// #99
  404630:	strb	w1, [x4], #10
  404634:	b	404508 <ferror@plt+0x25f8>
  404638:	mov	x4, x0
  40463c:	mov	w1, #0x73                  	// #115
  404640:	strb	w1, [x4], #10
  404644:	b	404508 <ferror@plt+0x25f8>
  404648:	mov	x4, x0
  40464c:	mov	w1, #0x70                  	// #112
  404650:	strb	w1, [x4], #10
  404654:	b	404508 <ferror@plt+0x25f8>
  404658:	mov	x4, x0
  40465c:	mov	w1, #0x2d                  	// #45
  404660:	strb	w1, [x4], #10
  404664:	b	404508 <ferror@plt+0x25f8>
  404668:	stp	x29, x30, [sp, #-96]!
  40466c:	mov	x29, sp
  404670:	stp	x19, x20, [sp, #16]
  404674:	stp	x21, x22, [sp, #32]
  404678:	add	x21, sp, #0x38
  40467c:	mov	x4, x21
  404680:	tbz	w0, #1, 404690 <ferror@plt+0x2780>
  404684:	add	x4, x21, #0x1
  404688:	mov	w2, #0x20                  	// #32
  40468c:	strb	w2, [sp, #56]
  404690:	mov	w2, #0xa                   	// #10
  404694:	mov	x5, #0x1                   	// #1
  404698:	lsl	x3, x5, x2
  40469c:	cmp	x1, x3
  4046a0:	b.cc	4047b4 <ferror@plt+0x28a4>  // b.lo, b.ul, b.last
  4046a4:	add	w2, w2, #0xa
  4046a8:	cmp	w2, #0x46
  4046ac:	b.ne	404698 <ferror@plt+0x2788>  // b.any
  4046b0:	mov	w19, #0x3c                  	// #60
  4046b4:	mov	w8, #0xcccd                	// #52429
  4046b8:	adrp	x6, 407000 <ferror@plt+0x50f0>
  4046bc:	movk	w8, #0xcccc, lsl #16
  4046c0:	add	x6, x6, #0x7a8
  4046c4:	mov	x5, #0xffffffffffffffff    	// #-1
  4046c8:	and	w7, w0, #0x1
  4046cc:	umull	x8, w19, w8
  4046d0:	lsl	x5, x5, x19
  4046d4:	lsr	x19, x1, x19
  4046d8:	bic	x5, x1, x5
  4046dc:	mov	w3, w19
  4046e0:	lsr	x8, x8, #35
  4046e4:	ldrsb	w1, [x6, w8, sxtw]
  4046e8:	strb	w1, [x4]
  4046ec:	cmp	w1, #0x42
  4046f0:	add	x1, x4, #0x1
  4046f4:	csel	w7, w7, wzr, ne  // ne = any
  4046f8:	cbz	w7, 404708 <ferror@plt+0x27f8>
  4046fc:	add	x1, x4, #0x3
  404700:	mov	w6, #0x4269                	// #17001
  404704:	sturh	w6, [x4, #1]
  404708:	strb	wzr, [x1]
  40470c:	cbz	x5, 4047c8 <ferror@plt+0x28b8>
  404710:	sub	w2, w2, #0x14
  404714:	lsr	x2, x5, x2
  404718:	tbz	w0, #2, 4047fc <ferror@plt+0x28ec>
  40471c:	add	x2, x2, #0x5
  404720:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404724:	movk	x0, #0xcccd
  404728:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40472c:	movk	x4, #0x1999, lsl #48
  404730:	umulh	x20, x2, x0
  404734:	lsr	x20, x20, #3
  404738:	mul	x1, x20, x0
  40473c:	umulh	x0, x20, x0
  404740:	ror	x1, x1, #1
  404744:	lsr	x0, x0, #3
  404748:	cmp	x1, x4
  40474c:	csel	x20, x20, x0, hi  // hi = pmore
  404750:	cbz	x20, 4047c8 <ferror@plt+0x28b8>
  404754:	bl	401b60 <localeconv@plt>
  404758:	cbz	x0, 40482c <ferror@plt+0x291c>
  40475c:	ldr	x4, [x0]
  404760:	cbz	x4, 40482c <ferror@plt+0x291c>
  404764:	ldrsb	w1, [x4]
  404768:	adrp	x0, 407000 <ferror@plt+0x50f0>
  40476c:	add	x0, x0, #0x958
  404770:	cmp	w1, #0x0
  404774:	csel	x4, x0, x4, eq  // eq = none
  404778:	mov	x6, x21
  40477c:	mov	x5, x20
  404780:	mov	w3, w19
  404784:	adrp	x2, 407000 <ferror@plt+0x50f0>
  404788:	add	x2, x2, #0x7b0
  40478c:	add	x22, sp, #0x40
  404790:	mov	x1, #0x20                  	// #32
  404794:	mov	x0, x22
  404798:	bl	401b50 <snprintf@plt>
  40479c:	mov	x0, x22
  4047a0:	bl	401cd0 <strdup@plt>
  4047a4:	ldp	x19, x20, [sp, #16]
  4047a8:	ldp	x21, x22, [sp, #32]
  4047ac:	ldp	x29, x30, [sp], #96
  4047b0:	ret
  4047b4:	subs	w19, w2, #0xa
  4047b8:	b.ne	4046b4 <ferror@plt+0x27a4>  // b.any
  4047bc:	mov	w3, w1
  4047c0:	mov	w0, #0x42                  	// #66
  4047c4:	strh	w0, [x4]
  4047c8:	mov	x4, x21
  4047cc:	adrp	x2, 407000 <ferror@plt+0x50f0>
  4047d0:	add	x2, x2, #0x7c0
  4047d4:	add	x22, sp, #0x40
  4047d8:	mov	x1, #0x20                  	// #32
  4047dc:	mov	x0, x22
  4047e0:	bl	401b50 <snprintf@plt>
  4047e4:	mov	x0, x22
  4047e8:	bl	401cd0 <strdup@plt>
  4047ec:	ldp	x19, x20, [sp, #16]
  4047f0:	ldp	x21, x22, [sp, #32]
  4047f4:	ldp	x29, x30, [sp], #96
  4047f8:	ret
  4047fc:	add	x2, x2, #0x32
  404800:	mov	x5, #0xf5c3                	// #62915
  404804:	movk	x5, #0x5c28, lsl #16
  404808:	lsr	x20, x2, #2
  40480c:	movk	x5, #0xc28f, lsl #32
  404810:	movk	x5, #0x28f5, lsl #48
  404814:	umulh	x20, x20, x5
  404818:	lsr	x20, x20, #2
  40481c:	cmp	x20, #0xa
  404820:	b.ne	404750 <ferror@plt+0x2840>  // b.any
  404824:	add	w3, w19, #0x1
  404828:	b	4047c8 <ferror@plt+0x28b8>
  40482c:	adrp	x4, 407000 <ferror@plt+0x50f0>
  404830:	add	x4, x4, #0x958
  404834:	b	404778 <ferror@plt+0x2868>
  404838:	cbz	x0, 404934 <ferror@plt+0x2a24>
  40483c:	stp	x29, x30, [sp, #-64]!
  404840:	mov	x29, sp
  404844:	stp	x19, x20, [sp, #16]
  404848:	mov	x20, x0
  40484c:	ldrsb	w4, [x0]
  404850:	cbz	w4, 404924 <ferror@plt+0x2a14>
  404854:	cmp	x1, #0x0
  404858:	stp	x21, x22, [sp, #32]
  40485c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404860:	stp	x23, x24, [sp, #48]
  404864:	mov	x21, x2
  404868:	mov	x23, x1
  40486c:	mov	x22, x3
  404870:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404874:	b.eq	40491c <ferror@plt+0x2a0c>  // b.none
  404878:	mov	x19, #0x0                   	// #0
  40487c:	nop
  404880:	cmp	w4, #0x2c
  404884:	ldrsb	w4, [x20, #1]
  404888:	b.eq	4048b4 <ferror@plt+0x29a4>  // b.none
  40488c:	cbz	w4, 4048bc <ferror@plt+0x29ac>
  404890:	add	x20, x20, #0x1
  404894:	cmp	x21, x19
  404898:	b.hi	404880 <ferror@plt+0x2970>  // b.pmore
  40489c:	mov	w0, #0xfffffffe            	// #-2
  4048a0:	ldp	x19, x20, [sp, #16]
  4048a4:	ldp	x21, x22, [sp, #32]
  4048a8:	ldp	x23, x24, [sp, #48]
  4048ac:	ldp	x29, x30, [sp], #64
  4048b0:	ret
  4048b4:	mov	x24, x20
  4048b8:	cbnz	w4, 4048c0 <ferror@plt+0x29b0>
  4048bc:	add	x24, x20, #0x1
  4048c0:	cmp	x0, x24
  4048c4:	b.cs	40491c <ferror@plt+0x2a0c>  // b.hs, b.nlast
  4048c8:	sub	x1, x24, x0
  4048cc:	blr	x22
  4048d0:	cmn	w0, #0x1
  4048d4:	b.eq	40491c <ferror@plt+0x2a0c>  // b.none
  4048d8:	str	w0, [x23, x19, lsl #2]
  4048dc:	add	x19, x19, #0x1
  4048e0:	ldrsb	w0, [x24]
  4048e4:	cbz	w0, 404904 <ferror@plt+0x29f4>
  4048e8:	mov	x0, x20
  4048ec:	ldrsb	w4, [x0, #1]!
  4048f0:	cbz	w4, 404904 <ferror@plt+0x29f4>
  4048f4:	cmp	x21, x19
  4048f8:	b.ls	40489c <ferror@plt+0x298c>  // b.plast
  4048fc:	mov	x20, x0
  404900:	b	404880 <ferror@plt+0x2970>
  404904:	mov	w0, w19
  404908:	ldp	x19, x20, [sp, #16]
  40490c:	ldp	x21, x22, [sp, #32]
  404910:	ldp	x23, x24, [sp, #48]
  404914:	ldp	x29, x30, [sp], #64
  404918:	ret
  40491c:	ldp	x21, x22, [sp, #32]
  404920:	ldp	x23, x24, [sp, #48]
  404924:	mov	w0, #0xffffffff            	// #-1
  404928:	ldp	x19, x20, [sp, #16]
  40492c:	ldp	x29, x30, [sp], #64
  404930:	ret
  404934:	mov	w0, #0xffffffff            	// #-1
  404938:	ret
  40493c:	nop
  404940:	cbz	x0, 4049bc <ferror@plt+0x2aac>
  404944:	stp	x29, x30, [sp, #-32]!
  404948:	mov	x29, sp
  40494c:	str	x19, [sp, #16]
  404950:	mov	x19, x3
  404954:	mov	x3, x4
  404958:	cmp	x19, #0x0
  40495c:	ldrsb	w4, [x0]
  404960:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404964:	b.eq	4049b4 <ferror@plt+0x2aa4>  // b.none
  404968:	ldr	x5, [x19]
  40496c:	cmp	x5, x2
  404970:	b.hi	4049b4 <ferror@plt+0x2aa4>  // b.pmore
  404974:	cmp	w4, #0x2b
  404978:	b.eq	4049a4 <ferror@plt+0x2a94>  // b.none
  40497c:	str	xzr, [x19]
  404980:	bl	404838 <ferror@plt+0x2928>
  404984:	cmp	w0, #0x0
  404988:	b.le	404998 <ferror@plt+0x2a88>
  40498c:	ldr	x1, [x19]
  404990:	add	x1, x1, w0, sxtw
  404994:	str	x1, [x19]
  404998:	ldr	x19, [sp, #16]
  40499c:	ldp	x29, x30, [sp], #32
  4049a0:	ret
  4049a4:	add	x0, x0, #0x1
  4049a8:	add	x1, x1, x5, lsl #2
  4049ac:	sub	x2, x2, x5
  4049b0:	b	404980 <ferror@plt+0x2a70>
  4049b4:	mov	w0, #0xffffffff            	// #-1
  4049b8:	b	404998 <ferror@plt+0x2a88>
  4049bc:	mov	w0, #0xffffffff            	// #-1
  4049c0:	ret
  4049c4:	nop
  4049c8:	cmp	x2, #0x0
  4049cc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4049d0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4049d4:	b.eq	404ab0 <ferror@plt+0x2ba0>  // b.none
  4049d8:	stp	x29, x30, [sp, #-64]!
  4049dc:	mov	x29, sp
  4049e0:	stp	x19, x20, [sp, #16]
  4049e4:	mov	x20, x2
  4049e8:	mov	x19, x0
  4049ec:	stp	x21, x22, [sp, #32]
  4049f0:	mov	w21, #0x1                   	// #1
  4049f4:	str	x23, [sp, #48]
  4049f8:	mov	x23, x1
  4049fc:	ldrsb	w3, [x0]
  404a00:	cbz	w3, 404a98 <ferror@plt+0x2b88>
  404a04:	nop
  404a08:	cmp	w3, #0x2c
  404a0c:	ldrsb	w3, [x19, #1]
  404a10:	b.eq	404a28 <ferror@plt+0x2b18>  // b.none
  404a14:	cbz	w3, 404a74 <ferror@plt+0x2b64>
  404a18:	add	x19, x19, #0x1
  404a1c:	cmp	w3, #0x2c
  404a20:	ldrsb	w3, [x19, #1]
  404a24:	b.ne	404a14 <ferror@plt+0x2b04>  // b.any
  404a28:	mov	x22, x19
  404a2c:	cbz	w3, 404a74 <ferror@plt+0x2b64>
  404a30:	cmp	x0, x22
  404a34:	b.cs	404a80 <ferror@plt+0x2b70>  // b.hs, b.nlast
  404a38:	sub	x1, x22, x0
  404a3c:	blr	x20
  404a40:	tbnz	w0, #31, 404a84 <ferror@plt+0x2b74>
  404a44:	asr	w2, w0, #3
  404a48:	and	w0, w0, #0x7
  404a4c:	lsl	w0, w21, w0
  404a50:	ldrb	w1, [x23, w2, sxtw]
  404a54:	orr	w0, w0, w1
  404a58:	strb	w0, [x23, w2, sxtw]
  404a5c:	ldrsb	w0, [x22]
  404a60:	cbz	w0, 404a98 <ferror@plt+0x2b88>
  404a64:	ldrsb	w3, [x19, #1]!
  404a68:	cbz	w3, 404a98 <ferror@plt+0x2b88>
  404a6c:	mov	x0, x19
  404a70:	b	404a08 <ferror@plt+0x2af8>
  404a74:	add	x22, x19, #0x1
  404a78:	cmp	x0, x22
  404a7c:	b.cc	404a38 <ferror@plt+0x2b28>  // b.lo, b.ul, b.last
  404a80:	mov	w0, #0xffffffff            	// #-1
  404a84:	ldp	x19, x20, [sp, #16]
  404a88:	ldp	x21, x22, [sp, #32]
  404a8c:	ldr	x23, [sp, #48]
  404a90:	ldp	x29, x30, [sp], #64
  404a94:	ret
  404a98:	mov	w0, #0x0                   	// #0
  404a9c:	ldp	x19, x20, [sp, #16]
  404aa0:	ldp	x21, x22, [sp, #32]
  404aa4:	ldr	x23, [sp, #48]
  404aa8:	ldp	x29, x30, [sp], #64
  404aac:	ret
  404ab0:	mov	w0, #0xffffffea            	// #-22
  404ab4:	ret
  404ab8:	cmp	x2, #0x0
  404abc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404ac0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404ac4:	b.eq	404b84 <ferror@plt+0x2c74>  // b.none
  404ac8:	stp	x29, x30, [sp, #-48]!
  404acc:	mov	x29, sp
  404ad0:	stp	x19, x20, [sp, #16]
  404ad4:	mov	x19, x0
  404ad8:	stp	x21, x22, [sp, #32]
  404adc:	mov	x21, x2
  404ae0:	mov	x22, x1
  404ae4:	ldrsb	w3, [x0]
  404ae8:	cbz	w3, 404b70 <ferror@plt+0x2c60>
  404aec:	nop
  404af0:	cmp	w3, #0x2c
  404af4:	ldrsb	w3, [x19, #1]
  404af8:	b.eq	404b10 <ferror@plt+0x2c00>  // b.none
  404afc:	cbz	w3, 404b50 <ferror@plt+0x2c40>
  404b00:	add	x19, x19, #0x1
  404b04:	cmp	w3, #0x2c
  404b08:	ldrsb	w3, [x19, #1]
  404b0c:	b.ne	404afc <ferror@plt+0x2bec>  // b.any
  404b10:	mov	x20, x19
  404b14:	cbz	w3, 404b50 <ferror@plt+0x2c40>
  404b18:	cmp	x0, x20
  404b1c:	b.cs	404b5c <ferror@plt+0x2c4c>  // b.hs, b.nlast
  404b20:	sub	x1, x20, x0
  404b24:	blr	x21
  404b28:	tbnz	x0, #63, 404b60 <ferror@plt+0x2c50>
  404b2c:	ldr	x2, [x22]
  404b30:	orr	x0, x2, x0
  404b34:	str	x0, [x22]
  404b38:	ldrsb	w0, [x20]
  404b3c:	cbz	w0, 404b70 <ferror@plt+0x2c60>
  404b40:	ldrsb	w3, [x19, #1]!
  404b44:	cbz	w3, 404b70 <ferror@plt+0x2c60>
  404b48:	mov	x0, x19
  404b4c:	b	404af0 <ferror@plt+0x2be0>
  404b50:	add	x20, x19, #0x1
  404b54:	cmp	x0, x20
  404b58:	b.cc	404b20 <ferror@plt+0x2c10>  // b.lo, b.ul, b.last
  404b5c:	mov	w0, #0xffffffff            	// #-1
  404b60:	ldp	x19, x20, [sp, #16]
  404b64:	ldp	x21, x22, [sp, #32]
  404b68:	ldp	x29, x30, [sp], #48
  404b6c:	ret
  404b70:	mov	w0, #0x0                   	// #0
  404b74:	ldp	x19, x20, [sp, #16]
  404b78:	ldp	x21, x22, [sp, #32]
  404b7c:	ldp	x29, x30, [sp], #48
  404b80:	ret
  404b84:	mov	w0, #0xffffffea            	// #-22
  404b88:	ret
  404b8c:	nop
  404b90:	stp	x29, x30, [sp, #-80]!
  404b94:	mov	x29, sp
  404b98:	str	xzr, [sp, #72]
  404b9c:	cbz	x0, 404c30 <ferror@plt+0x2d20>
  404ba0:	stp	x19, x20, [sp, #16]
  404ba4:	mov	x19, x0
  404ba8:	mov	x20, x2
  404bac:	stp	x21, x22, [sp, #32]
  404bb0:	mov	w21, w3
  404bb4:	stp	x23, x24, [sp, #48]
  404bb8:	mov	x23, x1
  404bbc:	str	w3, [x1]
  404bc0:	str	w3, [x2]
  404bc4:	bl	401eb0 <__errno_location@plt>
  404bc8:	str	wzr, [x0]
  404bcc:	mov	x22, x0
  404bd0:	ldrsb	w0, [x19]
  404bd4:	cmp	w0, #0x3a
  404bd8:	b.eq	404c3c <ferror@plt+0x2d2c>  // b.none
  404bdc:	add	x24, sp, #0x48
  404be0:	mov	x0, x19
  404be4:	mov	x1, x24
  404be8:	mov	w2, #0xa                   	// #10
  404bec:	bl	401d80 <strtol@plt>
  404bf0:	str	w0, [x23]
  404bf4:	str	w0, [x20]
  404bf8:	ldr	w0, [x22]
  404bfc:	cbnz	w0, 404c74 <ferror@plt+0x2d64>
  404c00:	ldr	x2, [sp, #72]
  404c04:	cmp	x2, #0x0
  404c08:	ccmp	x2, x19, #0x4, ne  // ne = any
  404c0c:	b.eq	404c74 <ferror@plt+0x2d64>  // b.none
  404c10:	ldrsb	w3, [x2]
  404c14:	cmp	w3, #0x3a
  404c18:	b.eq	404c88 <ferror@plt+0x2d78>  // b.none
  404c1c:	cmp	w3, #0x2d
  404c20:	b.eq	404ca4 <ferror@plt+0x2d94>  // b.none
  404c24:	ldp	x19, x20, [sp, #16]
  404c28:	ldp	x21, x22, [sp, #32]
  404c2c:	ldp	x23, x24, [sp, #48]
  404c30:	mov	w0, #0x0                   	// #0
  404c34:	ldp	x29, x30, [sp], #80
  404c38:	ret
  404c3c:	add	x19, x19, #0x1
  404c40:	add	x1, sp, #0x48
  404c44:	mov	x0, x19
  404c48:	mov	w2, #0xa                   	// #10
  404c4c:	bl	401d80 <strtol@plt>
  404c50:	str	w0, [x20]
  404c54:	ldr	w0, [x22]
  404c58:	cbnz	w0, 404c74 <ferror@plt+0x2d64>
  404c5c:	ldr	x0, [sp, #72]
  404c60:	cbz	x0, 404c74 <ferror@plt+0x2d64>
  404c64:	ldrsb	w1, [x0]
  404c68:	cmp	w1, #0x0
  404c6c:	ccmp	x0, x19, #0x4, eq  // eq = none
  404c70:	b.ne	404c24 <ferror@plt+0x2d14>  // b.any
  404c74:	mov	w0, #0xffffffff            	// #-1
  404c78:	ldp	x19, x20, [sp, #16]
  404c7c:	ldp	x21, x22, [sp, #32]
  404c80:	ldp	x23, x24, [sp, #48]
  404c84:	b	404c34 <ferror@plt+0x2d24>
  404c88:	ldrsb	w1, [x2, #1]
  404c8c:	cbnz	w1, 404ca4 <ferror@plt+0x2d94>
  404c90:	ldp	x23, x24, [sp, #48]
  404c94:	str	w21, [x20]
  404c98:	ldp	x19, x20, [sp, #16]
  404c9c:	ldp	x21, x22, [sp, #32]
  404ca0:	b	404c34 <ferror@plt+0x2d24>
  404ca4:	str	wzr, [x22]
  404ca8:	add	x19, x2, #0x1
  404cac:	mov	x1, x24
  404cb0:	mov	x0, x19
  404cb4:	mov	w2, #0xa                   	// #10
  404cb8:	str	xzr, [sp, #72]
  404cbc:	bl	401d80 <strtol@plt>
  404cc0:	str	w0, [x20]
  404cc4:	ldr	w0, [x22]
  404cc8:	cbz	w0, 404c5c <ferror@plt+0x2d4c>
  404ccc:	b	404c74 <ferror@plt+0x2d64>
  404cd0:	cmp	x1, #0x0
  404cd4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404cd8:	b.eq	404dac <ferror@plt+0x2e9c>  // b.none
  404cdc:	stp	x29, x30, [sp, #-80]!
  404ce0:	mov	x29, sp
  404ce4:	stp	x19, x20, [sp, #16]
  404ce8:	mov	x19, x1
  404cec:	stp	x21, x22, [sp, #32]
  404cf0:	add	x22, sp, #0x48
  404cf4:	str	x23, [sp, #48]
  404cf8:	add	x23, sp, #0x40
  404cfc:	b	404d20 <ferror@plt+0x2e10>
  404d00:	cmp	x20, #0x0
  404d04:	add	x19, x3, x4
  404d08:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404d0c:	ccmp	x21, x4, #0x0, ne  // ne = any
  404d10:	b.ne	404d94 <ferror@plt+0x2e84>  // b.any
  404d14:	bl	401c20 <strncmp@plt>
  404d18:	cbnz	w0, 404d94 <ferror@plt+0x2e84>
  404d1c:	add	x0, x20, x21
  404d20:	mov	x1, x23
  404d24:	bl	4036c8 <ferror@plt+0x17b8>
  404d28:	mov	x1, x22
  404d2c:	mov	x20, x0
  404d30:	mov	x0, x19
  404d34:	bl	4036c8 <ferror@plt+0x17b8>
  404d38:	ldp	x21, x4, [sp, #64]
  404d3c:	mov	x3, x0
  404d40:	mov	x1, x3
  404d44:	mov	x0, x20
  404d48:	mov	x2, x21
  404d4c:	adds	x5, x21, x4
  404d50:	b.eq	404d7c <ferror@plt+0x2e6c>  // b.none
  404d54:	cmp	x5, #0x1
  404d58:	b.ne	404d00 <ferror@plt+0x2df0>  // b.any
  404d5c:	cbz	x20, 404d6c <ferror@plt+0x2e5c>
  404d60:	ldrsb	w5, [x20]
  404d64:	cmp	w5, #0x2f
  404d68:	b.eq	404d7c <ferror@plt+0x2e6c>  // b.none
  404d6c:	cbz	x3, 404d94 <ferror@plt+0x2e84>
  404d70:	ldrsb	w5, [x3]
  404d74:	cmp	w5, #0x2f
  404d78:	b.ne	404d00 <ferror@plt+0x2df0>  // b.any
  404d7c:	mov	w0, #0x1                   	// #1
  404d80:	ldp	x19, x20, [sp, #16]
  404d84:	ldp	x21, x22, [sp, #32]
  404d88:	ldr	x23, [sp, #48]
  404d8c:	ldp	x29, x30, [sp], #80
  404d90:	ret
  404d94:	mov	w0, #0x0                   	// #0
  404d98:	ldp	x19, x20, [sp, #16]
  404d9c:	ldp	x21, x22, [sp, #32]
  404da0:	ldr	x23, [sp, #48]
  404da4:	ldp	x29, x30, [sp], #80
  404da8:	ret
  404dac:	mov	w0, #0x0                   	// #0
  404db0:	ret
  404db4:	nop
  404db8:	stp	x29, x30, [sp, #-64]!
  404dbc:	mov	x29, sp
  404dc0:	stp	x19, x20, [sp, #16]
  404dc4:	mov	x19, x1
  404dc8:	orr	x1, x0, x1
  404dcc:	cbz	x1, 404e4c <ferror@plt+0x2f3c>
  404dd0:	stp	x21, x22, [sp, #32]
  404dd4:	mov	x20, x0
  404dd8:	mov	x21, x2
  404ddc:	cbz	x0, 404e60 <ferror@plt+0x2f50>
  404de0:	cbz	x19, 404e78 <ferror@plt+0x2f68>
  404de4:	stp	x23, x24, [sp, #48]
  404de8:	bl	401a60 <strlen@plt>
  404dec:	mov	x23, x0
  404df0:	mvn	x0, x0
  404df4:	mov	x22, #0x0                   	// #0
  404df8:	cmp	x21, x0
  404dfc:	b.hi	404e34 <ferror@plt+0x2f24>  // b.pmore
  404e00:	add	x24, x21, x23
  404e04:	add	x0, x24, #0x1
  404e08:	bl	401bd0 <malloc@plt>
  404e0c:	mov	x22, x0
  404e10:	cbz	x0, 404e34 <ferror@plt+0x2f24>
  404e14:	mov	x1, x20
  404e18:	mov	x2, x23
  404e1c:	bl	401a20 <memcpy@plt>
  404e20:	mov	x2, x21
  404e24:	mov	x1, x19
  404e28:	add	x0, x22, x23
  404e2c:	bl	401a20 <memcpy@plt>
  404e30:	strb	wzr, [x22, x24]
  404e34:	mov	x0, x22
  404e38:	ldp	x19, x20, [sp, #16]
  404e3c:	ldp	x21, x22, [sp, #32]
  404e40:	ldp	x23, x24, [sp, #48]
  404e44:	ldp	x29, x30, [sp], #64
  404e48:	ret
  404e4c:	ldp	x19, x20, [sp, #16]
  404e50:	adrp	x0, 406000 <ferror@plt+0x40f0>
  404e54:	ldp	x29, x30, [sp], #64
  404e58:	add	x0, x0, #0xef8
  404e5c:	b	401cd0 <strdup@plt>
  404e60:	mov	x0, x19
  404e64:	mov	x1, x2
  404e68:	ldp	x19, x20, [sp, #16]
  404e6c:	ldp	x21, x22, [sp, #32]
  404e70:	ldp	x29, x30, [sp], #64
  404e74:	b	401de0 <strndup@plt>
  404e78:	ldp	x19, x20, [sp, #16]
  404e7c:	ldp	x21, x22, [sp, #32]
  404e80:	ldp	x29, x30, [sp], #64
  404e84:	b	401cd0 <strdup@plt>
  404e88:	stp	x29, x30, [sp, #-32]!
  404e8c:	mov	x2, #0x0                   	// #0
  404e90:	mov	x29, sp
  404e94:	stp	x19, x20, [sp, #16]
  404e98:	mov	x20, x0
  404e9c:	mov	x19, x1
  404ea0:	cbz	x1, 404eb0 <ferror@plt+0x2fa0>
  404ea4:	mov	x0, x1
  404ea8:	bl	401a60 <strlen@plt>
  404eac:	mov	x2, x0
  404eb0:	mov	x1, x19
  404eb4:	mov	x0, x20
  404eb8:	ldp	x19, x20, [sp, #16]
  404ebc:	ldp	x29, x30, [sp], #32
  404ec0:	b	404db8 <ferror@plt+0x2ea8>
  404ec4:	nop
  404ec8:	stp	x29, x30, [sp, #-288]!
  404ecc:	mov	w9, #0xffffffd0            	// #-48
  404ed0:	mov	w8, #0xffffff80            	// #-128
  404ed4:	mov	x29, sp
  404ed8:	add	x10, sp, #0xf0
  404edc:	add	x11, sp, #0x120
  404ee0:	stp	x11, x11, [sp, #80]
  404ee4:	str	x10, [sp, #96]
  404ee8:	stp	w9, w8, [sp, #104]
  404eec:	ldp	x10, x11, [sp, #80]
  404ef0:	str	x19, [sp, #16]
  404ef4:	ldp	x8, x9, [sp, #96]
  404ef8:	mov	x19, x0
  404efc:	add	x0, sp, #0x48
  404f00:	stp	x10, x11, [sp, #32]
  404f04:	stp	x8, x9, [sp, #48]
  404f08:	str	q0, [sp, #112]
  404f0c:	str	q1, [sp, #128]
  404f10:	str	q2, [sp, #144]
  404f14:	str	q3, [sp, #160]
  404f18:	str	q4, [sp, #176]
  404f1c:	str	q5, [sp, #192]
  404f20:	str	q6, [sp, #208]
  404f24:	str	q7, [sp, #224]
  404f28:	stp	x2, x3, [sp, #240]
  404f2c:	add	x2, sp, #0x20
  404f30:	stp	x4, x5, [sp, #256]
  404f34:	stp	x6, x7, [sp, #272]
  404f38:	bl	401dd0 <vasprintf@plt>
  404f3c:	tbnz	w0, #31, 404f6c <ferror@plt+0x305c>
  404f40:	ldr	x1, [sp, #72]
  404f44:	sxtw	x2, w0
  404f48:	mov	x0, x19
  404f4c:	bl	404db8 <ferror@plt+0x2ea8>
  404f50:	mov	x19, x0
  404f54:	ldr	x0, [sp, #72]
  404f58:	bl	401d90 <free@plt>
  404f5c:	mov	x0, x19
  404f60:	ldr	x19, [sp, #16]
  404f64:	ldp	x29, x30, [sp], #288
  404f68:	ret
  404f6c:	mov	x19, #0x0                   	// #0
  404f70:	mov	x0, x19
  404f74:	ldr	x19, [sp, #16]
  404f78:	ldp	x29, x30, [sp], #288
  404f7c:	ret
  404f80:	stp	x29, x30, [sp, #-80]!
  404f84:	mov	x29, sp
  404f88:	stp	x21, x22, [sp, #32]
  404f8c:	ldr	x21, [x0]
  404f90:	stp	x19, x20, [sp, #16]
  404f94:	mov	x19, x0
  404f98:	ldrsb	w0, [x21]
  404f9c:	cbz	w0, 4050e0 <ferror@plt+0x31d0>
  404fa0:	mov	x0, x21
  404fa4:	mov	x22, x2
  404fa8:	stp	x23, x24, [sp, #48]
  404fac:	mov	x24, x1
  404fb0:	mov	w23, w3
  404fb4:	mov	x1, x2
  404fb8:	bl	401df0 <strspn@plt>
  404fbc:	add	x20, x21, x0
  404fc0:	ldrsb	w21, [x21, x0]
  404fc4:	cbz	w21, 4050a4 <ferror@plt+0x3194>
  404fc8:	cbz	w23, 40504c <ferror@plt+0x313c>
  404fcc:	adrp	x0, 407000 <ferror@plt+0x50f0>
  404fd0:	mov	w1, w21
  404fd4:	add	x0, x0, #0x7c8
  404fd8:	bl	401e00 <strchr@plt>
  404fdc:	cbz	x0, 40507c <ferror@plt+0x316c>
  404fe0:	add	x1, sp, #0x48
  404fe4:	add	x23, x20, #0x1
  404fe8:	mov	x0, x23
  404fec:	strb	w21, [sp, #72]
  404ff0:	strb	wzr, [sp, #73]
  404ff4:	bl	403750 <ferror@plt+0x1840>
  404ff8:	add	x1, x20, x0
  404ffc:	str	x0, [x24]
  405000:	ldrsb	w1, [x1, #1]
  405004:	cmp	w1, #0x0
  405008:	ccmp	w21, w1, #0x0, ne  // ne = any
  40500c:	b.ne	4050a4 <ferror@plt+0x3194>  // b.any
  405010:	add	x0, x0, #0x2
  405014:	add	x21, x20, x0
  405018:	ldrsb	w1, [x20, x0]
  40501c:	cbz	w1, 40502c <ferror@plt+0x311c>
  405020:	mov	x0, x22
  405024:	bl	401e00 <strchr@plt>
  405028:	cbz	x0, 4050a4 <ferror@plt+0x3194>
  40502c:	mov	x20, x23
  405030:	ldp	x23, x24, [sp, #48]
  405034:	str	x21, [x19]
  405038:	mov	x0, x20
  40503c:	ldp	x19, x20, [sp, #16]
  405040:	ldp	x21, x22, [sp, #32]
  405044:	ldp	x29, x30, [sp], #80
  405048:	ret
  40504c:	mov	x1, x22
  405050:	mov	x0, x20
  405054:	bl	401e80 <strcspn@plt>
  405058:	str	x0, [x24]
  40505c:	add	x0, x20, x0
  405060:	ldp	x23, x24, [sp, #48]
  405064:	str	x0, [x19]
  405068:	mov	x0, x20
  40506c:	ldp	x19, x20, [sp, #16]
  405070:	ldp	x21, x22, [sp, #32]
  405074:	ldp	x29, x30, [sp], #80
  405078:	ret
  40507c:	mov	x1, x22
  405080:	mov	x0, x20
  405084:	bl	403750 <ferror@plt+0x1840>
  405088:	str	x0, [x24]
  40508c:	add	x21, x20, x0
  405090:	ldrsb	w1, [x20, x0]
  405094:	cbz	w1, 4050c4 <ferror@plt+0x31b4>
  405098:	mov	x0, x22
  40509c:	bl	401e00 <strchr@plt>
  4050a0:	cbnz	x0, 4050c4 <ferror@plt+0x31b4>
  4050a4:	ldp	x23, x24, [sp, #48]
  4050a8:	str	x20, [x19]
  4050ac:	mov	x20, #0x0                   	// #0
  4050b0:	mov	x0, x20
  4050b4:	ldp	x19, x20, [sp, #16]
  4050b8:	ldp	x21, x22, [sp, #32]
  4050bc:	ldp	x29, x30, [sp], #80
  4050c0:	ret
  4050c4:	ldp	x23, x24, [sp, #48]
  4050c8:	str	x21, [x19]
  4050cc:	mov	x0, x20
  4050d0:	ldp	x19, x20, [sp, #16]
  4050d4:	ldp	x21, x22, [sp, #32]
  4050d8:	ldp	x29, x30, [sp], #80
  4050dc:	ret
  4050e0:	mov	x20, #0x0                   	// #0
  4050e4:	mov	x0, x20
  4050e8:	ldp	x19, x20, [sp, #16]
  4050ec:	ldp	x21, x22, [sp, #32]
  4050f0:	ldp	x29, x30, [sp], #80
  4050f4:	ret
  4050f8:	stp	x29, x30, [sp, #-32]!
  4050fc:	mov	x29, sp
  405100:	str	x19, [sp, #16]
  405104:	mov	x19, x0
  405108:	b	405114 <ferror@plt+0x3204>
  40510c:	cmp	w0, #0xa
  405110:	b.eq	405134 <ferror@plt+0x3224>  // b.none
  405114:	mov	x0, x19
  405118:	bl	401c50 <fgetc@plt>
  40511c:	cmn	w0, #0x1
  405120:	b.ne	40510c <ferror@plt+0x31fc>  // b.any
  405124:	mov	w0, #0x1                   	// #1
  405128:	ldr	x19, [sp, #16]
  40512c:	ldp	x29, x30, [sp], #32
  405130:	ret
  405134:	mov	w0, #0x0                   	// #0
  405138:	ldr	x19, [sp, #16]
  40513c:	ldp	x29, x30, [sp], #32
  405140:	ret
  405144:	nop
  405148:	stp	x29, x30, [sp, #-144]!
  40514c:	mov	x29, sp
  405150:	stp	x19, x20, [sp, #16]
  405154:	stp	x21, x22, [sp, #32]
  405158:	stp	x23, x24, [sp, #48]
  40515c:	stp	x25, x26, [sp, #64]
  405160:	stp	x27, x28, [sp, #80]
  405164:	str	x1, [sp, #120]
  405168:	cbz	x0, 40538c <ferror@plt+0x347c>
  40516c:	mov	x21, x0
  405170:	add	x0, sp, #0x88
  405174:	stp	xzr, x0, [sp, #104]
  405178:	adrp	x0, 407000 <ferror@plt+0x50f0>
  40517c:	add	x1, x0, #0x7e8
  405180:	mov	x0, x21
  405184:	bl	401df0 <strspn@plt>
  405188:	add	x20, x21, x0
  40518c:	ldrsb	w0, [x21, x0]
  405190:	mov	x25, #0xcccccccccccccccc    	// #-3689348814741910324
  405194:	adrp	x23, 419000 <ferror@plt+0x170f0>
  405198:	mov	w19, #0x0                   	// #0
  40519c:	add	x23, x23, #0xb58
  4051a0:	movk	x25, #0xcccd
  4051a4:	cbz	w0, 4052a4 <ferror@plt+0x3394>
  4051a8:	bl	401eb0 <__errno_location@plt>
  4051ac:	mov	x19, x0
  4051b0:	ldr	x1, [sp, #112]
  4051b4:	mov	x0, x20
  4051b8:	str	wzr, [x19]
  4051bc:	mov	w2, #0xa                   	// #10
  4051c0:	bl	401aa0 <strtoll@plt>
  4051c4:	mov	x24, x0
  4051c8:	ldr	w1, [x19]
  4051cc:	cmp	w1, #0x0
  4051d0:	b.gt	40534c <ferror@plt+0x343c>
  4051d4:	tbnz	x0, #63, 40536c <ferror@plt+0x345c>
  4051d8:	ldr	x21, [sp, #136]
  4051dc:	ldrsb	w0, [x21]
  4051e0:	cmp	w0, #0x2e
  4051e4:	b.eq	40530c <ferror@plt+0x33fc>  // b.none
  4051e8:	cmp	x20, x21
  4051ec:	b.eq	4052ec <ferror@plt+0x33dc>  // b.none
  4051f0:	mov	w22, #0x0                   	// #0
  4051f4:	mov	x20, #0x0                   	// #0
  4051f8:	adrp	x0, 407000 <ferror@plt+0x50f0>
  4051fc:	add	x1, x0, #0x7e8
  405200:	mov	x0, x21
  405204:	bl	401df0 <strspn@plt>
  405208:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40520c:	add	x28, x1, #0x458
  405210:	add	x21, x21, x0
  405214:	mov	x26, #0x0                   	// #0
  405218:	str	x21, [sp, #136]
  40521c:	nop
  405220:	mov	w19, w26
  405224:	cbz	x28, 4052d4 <ferror@plt+0x33c4>
  405228:	mov	x0, x28
  40522c:	bl	401a60 <strlen@plt>
  405230:	mov	x27, x0
  405234:	cbz	x0, 4052d4 <ferror@plt+0x33c4>
  405238:	mov	x2, x0
  40523c:	mov	x1, x28
  405240:	mov	x0, x21
  405244:	bl	401c20 <strncmp@plt>
  405248:	cbnz	w0, 4052d4 <ferror@plt+0x33c4>
  40524c:	ubfiz	x19, x19, #4, #32
  405250:	add	x19, x23, x19
  405254:	ldr	x0, [x19, #8]
  405258:	mul	x20, x20, x0
  40525c:	cbz	w22, 405270 <ferror@plt+0x3360>
  405260:	umulh	x20, x20, x25
  405264:	subs	w22, w22, #0x1
  405268:	lsr	x20, x20, #3
  40526c:	b.ne	405260 <ferror@plt+0x3350>  // b.any
  405270:	madd	x20, x24, x0, x20
  405274:	add	x21, x21, x27
  405278:	ldr	x0, [sp, #104]
  40527c:	mov	w19, #0x1                   	// #1
  405280:	add	x0, x0, x20
  405284:	str	x0, [sp, #104]
  405288:	adrp	x0, 407000 <ferror@plt+0x50f0>
  40528c:	add	x1, x0, #0x7e8
  405290:	mov	x0, x21
  405294:	bl	401df0 <strspn@plt>
  405298:	add	x20, x21, x0
  40529c:	ldrsb	w0, [x21, x0]
  4052a0:	cbnz	w0, 4051a8 <ferror@plt+0x3298>
  4052a4:	cbz	w19, 4052ec <ferror@plt+0x33dc>
  4052a8:	ldr	x1, [sp, #120]
  4052ac:	mov	w0, #0x0                   	// #0
  4052b0:	ldr	x2, [sp, #104]
  4052b4:	str	x2, [x1]
  4052b8:	ldp	x19, x20, [sp, #16]
  4052bc:	ldp	x21, x22, [sp, #32]
  4052c0:	ldp	x23, x24, [sp, #48]
  4052c4:	ldp	x25, x26, [sp, #64]
  4052c8:	ldp	x27, x28, [sp, #80]
  4052cc:	ldp	x29, x30, [sp], #144
  4052d0:	ret
  4052d4:	add	x26, x26, #0x1
  4052d8:	cmp	x26, #0x1c
  4052dc:	b.eq	4052ec <ferror@plt+0x33dc>  // b.none
  4052e0:	lsl	x0, x26, #4
  4052e4:	ldr	x28, [x0, x23]
  4052e8:	b	405220 <ferror@plt+0x3310>
  4052ec:	mov	w0, #0xffffffea            	// #-22
  4052f0:	ldp	x19, x20, [sp, #16]
  4052f4:	ldp	x21, x22, [sp, #32]
  4052f8:	ldp	x23, x24, [sp, #48]
  4052fc:	ldp	x25, x26, [sp, #64]
  405300:	ldp	x27, x28, [sp, #80]
  405304:	ldp	x29, x30, [sp], #144
  405308:	ret
  40530c:	ldr	x1, [sp, #112]
  405310:	str	wzr, [x19]
  405314:	add	x22, x21, #0x1
  405318:	mov	w2, #0xa                   	// #10
  40531c:	mov	x0, x22
  405320:	bl	401aa0 <strtoll@plt>
  405324:	mov	x20, x0
  405328:	ldr	w1, [x19]
  40532c:	cmp	w1, #0x0
  405330:	b.gt	40534c <ferror@plt+0x343c>
  405334:	tbnz	x0, #63, 40536c <ferror@plt+0x345c>
  405338:	ldr	x21, [sp, #136]
  40533c:	cmp	x22, x21
  405340:	b.eq	4052ec <ferror@plt+0x33dc>  // b.none
  405344:	sub	w22, w21, w22
  405348:	b	4051f8 <ferror@plt+0x32e8>
  40534c:	neg	w0, w1
  405350:	ldp	x19, x20, [sp, #16]
  405354:	ldp	x21, x22, [sp, #32]
  405358:	ldp	x23, x24, [sp, #48]
  40535c:	ldp	x25, x26, [sp, #64]
  405360:	ldp	x27, x28, [sp, #80]
  405364:	ldp	x29, x30, [sp], #144
  405368:	ret
  40536c:	mov	w0, #0xffffffde            	// #-34
  405370:	ldp	x19, x20, [sp, #16]
  405374:	ldp	x21, x22, [sp, #32]
  405378:	ldp	x23, x24, [sp, #48]
  40537c:	ldp	x25, x26, [sp, #64]
  405380:	ldp	x27, x28, [sp, #80]
  405384:	ldp	x29, x30, [sp], #144
  405388:	ret
  40538c:	adrp	x3, 407000 <ferror@plt+0x50f0>
  405390:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405394:	adrp	x0, 407000 <ferror@plt+0x50f0>
  405398:	add	x3, x3, #0xab8
  40539c:	add	x1, x1, #0x7d0
  4053a0:	add	x0, x0, #0x7e0
  4053a4:	mov	w2, #0x4d                  	// #77
  4053a8:	bl	401ea0 <__assert_fail@plt>
  4053ac:	nop
  4053b0:	stp	x29, x30, [sp, #-224]!
  4053b4:	mov	x29, sp
  4053b8:	stp	x19, x20, [sp, #16]
  4053bc:	stp	xzr, xzr, [sp, #96]
  4053c0:	cbz	x0, 4058fc <ferror@plt+0x39ec>
  4053c4:	stp	x21, x22, [sp, #32]
  4053c8:	mov	x20, x1
  4053cc:	cbz	x1, 40592c <ferror@plt+0x3a1c>
  4053d0:	mov	x19, x0
  4053d4:	mov	x0, #0x0                   	// #0
  4053d8:	bl	401bc0 <time@plt>
  4053dc:	mov	x2, x0
  4053e0:	add	x21, sp, #0x70
  4053e4:	add	x0, sp, #0x58
  4053e8:	mov	x1, x21
  4053ec:	str	x2, [sp, #88]
  4053f0:	bl	401ac0 <localtime_r@plt>
  4053f4:	mov	w2, #0xffffffff            	// #-1
  4053f8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4053fc:	mov	x0, x19
  405400:	add	x1, x1, #0x220
  405404:	str	w2, [sp, #144]
  405408:	bl	401d50 <strcmp@plt>
  40540c:	cbz	w0, 4054b0 <ferror@plt+0x35a0>
  405410:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405414:	mov	x0, x19
  405418:	add	x1, x1, #0x800
  40541c:	bl	401d50 <strcmp@plt>
  405420:	cbz	w0, 4054c8 <ferror@plt+0x35b8>
  405424:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405428:	mov	x0, x19
  40542c:	add	x1, x1, #0x808
  405430:	bl	401d50 <strcmp@plt>
  405434:	cbz	w0, 405540 <ferror@plt+0x3630>
  405438:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40543c:	mov	x0, x19
  405440:	add	x1, x1, #0x818
  405444:	bl	401d50 <strcmp@plt>
  405448:	cbz	w0, 405518 <ferror@plt+0x3608>
  40544c:	ldrsb	w0, [x19]
  405450:	cmp	w0, #0x2b
  405454:	b.eq	405554 <ferror@plt+0x3644>  // b.none
  405458:	cmp	w0, #0x2d
  40545c:	b.eq	40556c <ferror@plt+0x365c>  // b.none
  405460:	mov	x0, x19
  405464:	bl	401a60 <strlen@plt>
  405468:	cmp	x0, #0x3
  40546c:	b.ls	405584 <ferror@plt+0x3674>  // b.plast
  405470:	sub	x1, x0, #0x4
  405474:	mov	w0, #0x6120                	// #24864
  405478:	movk	w0, #0x6f67, lsl #16
  40547c:	ldr	w2, [x19, x1]
  405480:	cmp	w2, w0
  405484:	b.ne	4058d0 <ferror@plt+0x39c0>  // b.any
  405488:	mov	x0, x19
  40548c:	bl	401de0 <strndup@plt>
  405490:	mov	x22, x0
  405494:	cbz	x0, 405958 <ferror@plt+0x3a48>
  405498:	add	x1, sp, #0x68
  40549c:	bl	405148 <ferror@plt+0x3238>
  4054a0:	mov	w19, w0
  4054a4:	mov	x0, x22
  4054a8:	bl	401d90 <free@plt>
  4054ac:	tbnz	w19, #31, 405504 <ferror@plt+0x35f4>
  4054b0:	mov	x0, x21
  4054b4:	bl	401d00 <mktime@plt>
  4054b8:	cmn	x0, #0x1
  4054bc:	b.ne	4054e0 <ferror@plt+0x35d0>  // b.any
  4054c0:	mov	w19, #0xffffffea            	// #-22
  4054c4:	b	405504 <ferror@plt+0x35f4>
  4054c8:	mov	x0, x21
  4054cc:	str	xzr, [sp, #112]
  4054d0:	str	wzr, [sp, #120]
  4054d4:	bl	401d00 <mktime@plt>
  4054d8:	cmn	x0, #0x1
  4054dc:	b.eq	4054c0 <ferror@plt+0x35b0>  // b.none
  4054e0:	ldp	x2, x1, [sp, #96]
  4054e4:	mov	x3, #0x4240                	// #16960
  4054e8:	movk	x3, #0xf, lsl #16
  4054ec:	mov	w19, #0x0                   	// #0
  4054f0:	madd	x0, x0, x3, x2
  4054f4:	cmp	x1, x0
  4054f8:	sub	x0, x0, x1
  4054fc:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  405500:	str	x0, [x20]
  405504:	mov	w0, w19
  405508:	ldp	x19, x20, [sp, #16]
  40550c:	ldp	x21, x22, [sp, #32]
  405510:	ldp	x29, x30, [sp], #224
  405514:	ret
  405518:	ldr	w1, [sp, #124]
  40551c:	mov	x0, x21
  405520:	str	xzr, [sp, #112]
  405524:	add	w1, w1, #0x1
  405528:	stp	wzr, w1, [sp, #120]
  40552c:	bl	401d00 <mktime@plt>
  405530:	cmn	x0, #0x1
  405534:	b.ne	4054e0 <ferror@plt+0x35d0>  // b.any
  405538:	mov	w19, #0xffffffea            	// #-22
  40553c:	b	405504 <ferror@plt+0x35f4>
  405540:	ldr	w1, [sp, #124]
  405544:	mov	x0, x21
  405548:	str	xzr, [sp, #112]
  40554c:	sub	w1, w1, #0x1
  405550:	b	405528 <ferror@plt+0x3618>
  405554:	add	x0, x19, #0x1
  405558:	add	x1, sp, #0x60
  40555c:	bl	405148 <ferror@plt+0x3238>
  405560:	mov	w19, w0
  405564:	tbz	w0, #31, 4054b0 <ferror@plt+0x35a0>
  405568:	b	405504 <ferror@plt+0x35f4>
  40556c:	add	x0, x19, #0x1
  405570:	add	x1, sp, #0x68
  405574:	bl	405148 <ferror@plt+0x3238>
  405578:	mov	w19, w0
  40557c:	tbz	w0, #31, 4054b0 <ferror@plt+0x35a0>
  405580:	b	405504 <ferror@plt+0x35f4>
  405584:	stp	x23, x24, [sp, #48]
  405588:	adrp	x23, 407000 <ferror@plt+0x50f0>
  40558c:	add	x23, x23, #0x7f0
  405590:	mov	x24, #0x0                   	// #0
  405594:	stp	x25, x26, [sp, #64]
  405598:	adrp	x26, 419000 <ferror@plt+0x170f0>
  40559c:	add	x26, x26, #0xb58
  4055a0:	add	x26, x26, #0x1c0
  4055a4:	mov	w25, w24
  4055a8:	cbz	x23, 4058b8 <ferror@plt+0x39a8>
  4055ac:	mov	x0, x23
  4055b0:	bl	401a60 <strlen@plt>
  4055b4:	mov	x22, x0
  4055b8:	cbz	x0, 4058b8 <ferror@plt+0x39a8>
  4055bc:	mov	x2, x0
  4055c0:	mov	x1, x23
  4055c4:	mov	x0, x19
  4055c8:	bl	401db0 <strncasecmp@plt>
  4055cc:	cbnz	w0, 4058b8 <ferror@plt+0x39a8>
  4055d0:	ldrsb	w0, [x19, x22]
  4055d4:	cmp	w0, #0x20
  4055d8:	b.ne	4058b8 <ferror@plt+0x39a8>  // b.any
  4055dc:	ubfiz	x25, x25, #4, #32
  4055e0:	adrp	x0, 419000 <ferror@plt+0x170f0>
  4055e4:	add	x0, x0, #0xb58
  4055e8:	add	x22, x22, #0x1
  4055ec:	add	x0, x0, x25
  4055f0:	add	x19, x19, x22
  4055f4:	ldr	w22, [x0, #456]
  4055f8:	ldp	x8, x9, [sp, #112]
  4055fc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405600:	ldp	x6, x7, [sp, #128]
  405604:	add	x1, x1, #0x828
  405608:	ldp	x4, x5, [sp, #144]
  40560c:	mov	x2, x21
  405610:	ldr	x3, [sp, #160]
  405614:	mov	x0, x19
  405618:	stp	x8, x9, [sp, #168]
  40561c:	stp	x6, x7, [sp, #184]
  405620:	stp	x4, x5, [sp, #200]
  405624:	str	x3, [sp, #216]
  405628:	bl	401b30 <strptime@plt>
  40562c:	cbz	x0, 405638 <ferror@plt+0x3728>
  405630:	ldrsb	w0, [x0]
  405634:	cbz	w0, 40587c <ferror@plt+0x396c>
  405638:	ldp	x8, x9, [sp, #168]
  40563c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405640:	ldp	x6, x7, [sp, #184]
  405644:	add	x1, x1, #0x840
  405648:	ldp	x4, x5, [sp, #200]
  40564c:	mov	x2, x21
  405650:	ldr	x3, [sp, #216]
  405654:	mov	x0, x19
  405658:	stp	x8, x9, [sp, #112]
  40565c:	stp	x6, x7, [sp, #128]
  405660:	stp	x4, x5, [sp, #144]
  405664:	str	x3, [sp, #160]
  405668:	bl	401b30 <strptime@plt>
  40566c:	cbz	x0, 405678 <ferror@plt+0x3768>
  405670:	ldrsb	w0, [x0]
  405674:	cbz	w0, 40587c <ferror@plt+0x396c>
  405678:	ldp	x8, x9, [sp, #168]
  40567c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405680:	ldp	x6, x7, [sp, #184]
  405684:	add	x1, x1, #0x858
  405688:	ldp	x4, x5, [sp, #200]
  40568c:	mov	x2, x21
  405690:	ldr	x3, [sp, #216]
  405694:	mov	x0, x19
  405698:	stp	x8, x9, [sp, #112]
  40569c:	stp	x6, x7, [sp, #128]
  4056a0:	stp	x4, x5, [sp, #144]
  4056a4:	str	x3, [sp, #160]
  4056a8:	bl	401b30 <strptime@plt>
  4056ac:	cbz	x0, 4056b8 <ferror@plt+0x37a8>
  4056b0:	ldrsb	w0, [x0]
  4056b4:	cbz	w0, 40587c <ferror@plt+0x396c>
  4056b8:	ldp	x6, x7, [sp, #168]
  4056bc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4056c0:	ldp	x4, x5, [sp, #184]
  4056c4:	add	x1, x1, #0x870
  4056c8:	ldp	x8, x9, [sp, #200]
  4056cc:	mov	x2, x21
  4056d0:	ldr	x3, [sp, #216]
  4056d4:	mov	x0, x19
  4056d8:	stp	x6, x7, [sp, #112]
  4056dc:	stp	x4, x5, [sp, #128]
  4056e0:	stp	x8, x9, [sp, #144]
  4056e4:	str	x3, [sp, #160]
  4056e8:	bl	401b30 <strptime@plt>
  4056ec:	cbz	x0, 4056f8 <ferror@plt+0x37e8>
  4056f0:	ldrsb	w0, [x0]
  4056f4:	cbz	w0, 405878 <ferror@plt+0x3968>
  4056f8:	ldp	x6, x7, [sp, #168]
  4056fc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405700:	ldp	x4, x5, [sp, #184]
  405704:	add	x1, x1, #0x880
  405708:	ldp	x8, x9, [sp, #200]
  40570c:	mov	x2, x21
  405710:	ldr	x3, [sp, #216]
  405714:	mov	x0, x19
  405718:	stp	x6, x7, [sp, #112]
  40571c:	stp	x4, x5, [sp, #128]
  405720:	stp	x8, x9, [sp, #144]
  405724:	str	x3, [sp, #160]
  405728:	bl	401b30 <strptime@plt>
  40572c:	cbz	x0, 405738 <ferror@plt+0x3828>
  405730:	ldrsb	w0, [x0]
  405734:	cbz	w0, 405878 <ferror@plt+0x3968>
  405738:	ldp	x6, x7, [sp, #168]
  40573c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405740:	ldp	x4, x5, [sp, #184]
  405744:	add	x1, x1, #0x890
  405748:	ldp	x8, x9, [sp, #200]
  40574c:	mov	x2, x21
  405750:	ldr	x3, [sp, #216]
  405754:	mov	x0, x19
  405758:	stp	x6, x7, [sp, #112]
  40575c:	stp	x4, x5, [sp, #128]
  405760:	stp	x8, x9, [sp, #144]
  405764:	str	x3, [sp, #160]
  405768:	bl	401b30 <strptime@plt>
  40576c:	cbz	x0, 405778 <ferror@plt+0x3868>
  405770:	ldrsb	w0, [x0]
  405774:	cbz	w0, 4058f0 <ferror@plt+0x39e0>
  405778:	ldp	x6, x7, [sp, #168]
  40577c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405780:	ldp	x4, x5, [sp, #184]
  405784:	add	x1, x1, #0x8a0
  405788:	ldp	x8, x9, [sp, #200]
  40578c:	mov	x2, x21
  405790:	ldr	x3, [sp, #216]
  405794:	mov	x0, x19
  405798:	stp	x6, x7, [sp, #112]
  40579c:	stp	x4, x5, [sp, #128]
  4057a0:	stp	x8, x9, [sp, #144]
  4057a4:	str	x3, [sp, #160]
  4057a8:	bl	401b30 <strptime@plt>
  4057ac:	cbz	x0, 4057b8 <ferror@plt+0x38a8>
  4057b0:	ldrsb	w0, [x0]
  4057b4:	cbz	w0, 4058f0 <ferror@plt+0x39e0>
  4057b8:	ldp	x6, x7, [sp, #168]
  4057bc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4057c0:	ldp	x4, x5, [sp, #184]
  4057c4:	add	x1, x1, #0x8b0
  4057c8:	ldp	x8, x9, [sp, #200]
  4057cc:	mov	x2, x21
  4057d0:	ldr	x3, [sp, #216]
  4057d4:	mov	x0, x19
  4057d8:	stp	x6, x7, [sp, #112]
  4057dc:	stp	x4, x5, [sp, #128]
  4057e0:	stp	x8, x9, [sp, #144]
  4057e4:	str	x3, [sp, #160]
  4057e8:	bl	401b30 <strptime@plt>
  4057ec:	cbz	x0, 4057f8 <ferror@plt+0x38e8>
  4057f0:	ldrsb	w0, [x0]
  4057f4:	cbz	w0, 40587c <ferror@plt+0x396c>
  4057f8:	ldp	x6, x7, [sp, #168]
  4057fc:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405800:	ldp	x4, x5, [sp, #184]
  405804:	add	x1, x1, #0x8c0
  405808:	ldp	x8, x9, [sp, #200]
  40580c:	mov	x2, x21
  405810:	ldr	x3, [sp, #216]
  405814:	mov	x0, x19
  405818:	stp	x6, x7, [sp, #112]
  40581c:	stp	x4, x5, [sp, #128]
  405820:	stp	x8, x9, [sp, #144]
  405824:	str	x3, [sp, #160]
  405828:	bl	401b30 <strptime@plt>
  40582c:	cbz	x0, 405838 <ferror@plt+0x3928>
  405830:	ldrsb	w0, [x0]
  405834:	cbz	w0, 405878 <ferror@plt+0x3968>
  405838:	ldp	x6, x7, [sp, #168]
  40583c:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405840:	ldp	x4, x5, [sp, #184]
  405844:	mov	x0, x19
  405848:	ldp	x8, x9, [sp, #200]
  40584c:	add	x1, x1, #0x8c8
  405850:	ldr	x3, [sp, #216]
  405854:	mov	x2, x21
  405858:	stp	x6, x7, [sp, #112]
  40585c:	stp	x4, x5, [sp, #128]
  405860:	stp	x8, x9, [sp, #144]
  405864:	str	x3, [sp, #160]
  405868:	bl	401b30 <strptime@plt>
  40586c:	cbz	x0, 4058a8 <ferror@plt+0x3998>
  405870:	ldrsb	w0, [x0]
  405874:	cbnz	w0, 4058a8 <ferror@plt+0x3998>
  405878:	str	wzr, [sp, #112]
  40587c:	mov	x0, x21
  405880:	bl	401d00 <mktime@plt>
  405884:	cmn	x0, #0x1
  405888:	b.eq	4058a8 <ferror@plt+0x3998>  // b.none
  40588c:	tbnz	w22, #31, 40589c <ferror@plt+0x398c>
  405890:	ldr	w1, [sp, #136]
  405894:	cmp	w1, w22
  405898:	b.ne	4058a8 <ferror@plt+0x3998>  // b.any
  40589c:	ldp	x23, x24, [sp, #48]
  4058a0:	ldp	x25, x26, [sp, #64]
  4058a4:	b	4054e0 <ferror@plt+0x35d0>
  4058a8:	mov	w19, #0xffffffea            	// #-22
  4058ac:	ldp	x23, x24, [sp, #48]
  4058b0:	ldp	x25, x26, [sp, #64]
  4058b4:	b	405504 <ferror@plt+0x35f4>
  4058b8:	add	x24, x24, #0x1
  4058bc:	cmp	x24, #0xe
  4058c0:	b.eq	4058e8 <ferror@plt+0x39d8>  // b.none
  4058c4:	lsl	x0, x24, #4
  4058c8:	ldr	x23, [x0, x26]
  4058cc:	b	4055a4 <ferror@plt+0x3694>
  4058d0:	stp	x23, x24, [sp, #48]
  4058d4:	adrp	x23, 407000 <ferror@plt+0x50f0>
  4058d8:	mov	x24, #0x0                   	// #0
  4058dc:	add	x23, x23, #0x7f0
  4058e0:	stp	x25, x26, [sp, #64]
  4058e4:	b	405598 <ferror@plt+0x3688>
  4058e8:	mov	w22, #0xffffffff            	// #-1
  4058ec:	b	4055f8 <ferror@plt+0x36e8>
  4058f0:	str	xzr, [sp, #112]
  4058f4:	str	wzr, [sp, #120]
  4058f8:	b	40587c <ferror@plt+0x396c>
  4058fc:	adrp	x3, 407000 <ferror@plt+0x50f0>
  405900:	add	x3, x3, #0xab8
  405904:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405908:	adrp	x0, 407000 <ferror@plt+0x50f0>
  40590c:	add	x3, x3, #0x10
  405910:	add	x1, x1, #0x7d0
  405914:	add	x0, x0, #0x7e0
  405918:	mov	w2, #0xc4                  	// #196
  40591c:	stp	x21, x22, [sp, #32]
  405920:	stp	x23, x24, [sp, #48]
  405924:	stp	x25, x26, [sp, #64]
  405928:	bl	401ea0 <__assert_fail@plt>
  40592c:	adrp	x3, 407000 <ferror@plt+0x50f0>
  405930:	add	x3, x3, #0xab8
  405934:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405938:	adrp	x0, 407000 <ferror@plt+0x50f0>
  40593c:	add	x3, x3, #0x10
  405940:	add	x1, x1, #0x7d0
  405944:	add	x0, x0, #0x7f8
  405948:	mov	w2, #0xc5                  	// #197
  40594c:	stp	x23, x24, [sp, #48]
  405950:	stp	x25, x26, [sp, #64]
  405954:	bl	401ea0 <__assert_fail@plt>
  405958:	mov	w19, #0xfffffff4            	// #-12
  40595c:	b	405504 <ferror@plt+0x35f4>
  405960:	ldr	w1, [x0, #32]
  405964:	tbnz	w1, #31, 405970 <ferror@plt+0x3a60>
  405968:	ldr	w0, [x0, #40]
  40596c:	ret
  405970:	mov	w0, #0x0                   	// #0
  405974:	ret
  405978:	stp	x29, x30, [sp, #-64]!
  40597c:	mov	x29, sp
  405980:	stp	x19, x20, [sp, #16]
  405984:	mov	w20, w2
  405988:	mov	x19, x4
  40598c:	stp	x21, x22, [sp, #32]
  405990:	mov	x22, x0
  405994:	mov	x21, x3
  405998:	str	x23, [sp, #48]
  40599c:	mov	x23, x1
  4059a0:	tbnz	w20, #0, 405b30 <ferror@plt+0x3c20>
  4059a4:	and	w0, w20, #0x3
  4059a8:	cmp	w0, #0x3
  4059ac:	b.eq	4059d8 <ferror@plt+0x3ac8>  // b.none
  4059b0:	tbnz	w20, #1, 405a00 <ferror@plt+0x3af0>
  4059b4:	tbnz	w20, #3, 405a38 <ferror@plt+0x3b28>
  4059b8:	tbnz	w20, #4, 405af8 <ferror@plt+0x3be8>
  4059bc:	tbnz	w20, #2, 405a6c <ferror@plt+0x3b5c>
  4059c0:	mov	w0, #0x0                   	// #0
  4059c4:	ldp	x19, x20, [sp, #16]
  4059c8:	ldp	x21, x22, [sp, #32]
  4059cc:	ldr	x23, [sp, #48]
  4059d0:	ldp	x29, x30, [sp], #64
  4059d4:	ret
  4059d8:	cbz	x19, 405ad8 <ferror@plt+0x3bc8>
  4059dc:	mov	x3, x21
  4059e0:	tst	x20, #0x20
  4059e4:	mov	w0, #0x54                  	// #84
  4059e8:	mov	w1, #0x20                  	// #32
  4059ec:	csel	w0, w0, w1, ne  // ne = any
  4059f0:	sub	x19, x19, #0x1
  4059f4:	strb	w0, [x3], #1
  4059f8:	mov	x21, x3
  4059fc:	tbz	w20, #1, 4059b4 <ferror@plt+0x3aa4>
  405a00:	ldp	w5, w4, [x22]
  405a04:	adrp	x2, 407000 <ferror@plt+0x50f0>
  405a08:	ldr	w3, [x22, #8]
  405a0c:	add	x2, x2, #0x910
  405a10:	mov	x1, x19
  405a14:	mov	x0, x21
  405a18:	bl	401b50 <snprintf@plt>
  405a1c:	sxtw	x2, w0
  405a20:	tbnz	w2, #31, 405ad8 <ferror@plt+0x3bc8>
  405a24:	cmp	x19, w2, sxtw
  405a28:	b.cc	405ad8 <ferror@plt+0x3bc8>  // b.lo, b.ul, b.last
  405a2c:	sub	x19, x19, x2
  405a30:	add	x21, x21, x2
  405a34:	tbz	w20, #3, 4059b8 <ferror@plt+0x3aa8>
  405a38:	mov	x1, x19
  405a3c:	mov	x3, x23
  405a40:	mov	x0, x21
  405a44:	adrp	x2, 407000 <ferror@plt+0x50f0>
  405a48:	add	x2, x2, #0x920
  405a4c:	bl	401b50 <snprintf@plt>
  405a50:	sxtw	x1, w0
  405a54:	tbnz	w1, #31, 405ad8 <ferror@plt+0x3bc8>
  405a58:	cmp	x19, w1, sxtw
  405a5c:	b.cc	405ad8 <ferror@plt+0x3bc8>  // b.lo, b.ul, b.last
  405a60:	sub	x19, x19, x1
  405a64:	add	x21, x21, x1
  405a68:	tbz	w20, #2, 4059c0 <ferror@plt+0x3ab0>
  405a6c:	mov	x0, x22
  405a70:	bl	405960 <ferror@plt+0x3a50>
  405a74:	mov	w5, #0x8889                	// #34953
  405a78:	mov	w4, w0
  405a7c:	movk	w5, #0x8888, lsl #16
  405a80:	adrp	x2, 407000 <ferror@plt+0x50f0>
  405a84:	mov	x0, x21
  405a88:	mov	x1, x19
  405a8c:	smull	x3, w4, w5
  405a90:	add	x2, x2, #0x930
  405a94:	lsr	x3, x3, #32
  405a98:	add	w3, w4, w3
  405a9c:	asr	w3, w3, #5
  405aa0:	sub	w4, w3, w4, asr #31
  405aa4:	smull	x3, w4, w5
  405aa8:	lsr	x3, x3, #32
  405aac:	add	w3, w4, w3
  405ab0:	asr	w3, w3, #5
  405ab4:	sub	w3, w3, w4, asr #31
  405ab8:	lsl	w5, w3, #4
  405abc:	sub	w5, w5, w3
  405ac0:	subs	w4, w4, w5, lsl #2
  405ac4:	cneg	w4, w4, mi  // mi = first
  405ac8:	bl	401b50 <snprintf@plt>
  405acc:	tbnz	w0, #31, 405ad8 <ferror@plt+0x3bc8>
  405ad0:	cmp	x19, w0, sxtw
  405ad4:	b.cs	4059c0 <ferror@plt+0x3ab0>  // b.hs, b.nlast
  405ad8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405adc:	add	x1, x1, #0x8e8
  405ae0:	mov	w2, #0x5                   	// #5
  405ae4:	mov	x0, #0x0                   	// #0
  405ae8:	bl	401e60 <dcgettext@plt>
  405aec:	bl	401e20 <warnx@plt>
  405af0:	mov	w0, #0xffffffff            	// #-1
  405af4:	b	4059c4 <ferror@plt+0x3ab4>
  405af8:	adrp	x2, 407000 <ferror@plt+0x50f0>
  405afc:	mov	x3, x23
  405b00:	mov	x1, x19
  405b04:	add	x2, x2, #0x928
  405b08:	mov	x0, x21
  405b0c:	bl	401b50 <snprintf@plt>
  405b10:	tbnz	w0, #31, 405ad8 <ferror@plt+0x3bc8>
  405b14:	cmp	x19, w0, sxtw
  405b18:	sxtw	x0, w0
  405b1c:	b.cc	405ad8 <ferror@plt+0x3bc8>  // b.lo, b.ul, b.last
  405b20:	sub	x19, x19, x0
  405b24:	add	x21, x21, x0
  405b28:	tbz	w20, #2, 4059c0 <ferror@plt+0x3ab0>
  405b2c:	b	405a6c <ferror@plt+0x3b5c>
  405b30:	mov	x1, x4
  405b34:	mov	x0, x3
  405b38:	ldp	w5, w4, [x22, #12]
  405b3c:	adrp	x2, 407000 <ferror@plt+0x50f0>
  405b40:	ldrsw	x3, [x22, #20]
  405b44:	add	x2, x2, #0x8d8
  405b48:	add	w4, w4, #0x1
  405b4c:	add	x3, x3, #0x76c
  405b50:	bl	401b50 <snprintf@plt>
  405b54:	sxtw	x2, w0
  405b58:	tbnz	w2, #31, 405ad8 <ferror@plt+0x3bc8>
  405b5c:	cmp	x19, w2, sxtw
  405b60:	b.cc	405ad8 <ferror@plt+0x3bc8>  // b.lo, b.ul, b.last
  405b64:	sub	x19, x19, x2
  405b68:	add	x21, x21, x2
  405b6c:	b	4059a4 <ferror@plt+0x3a94>
  405b70:	stp	x29, x30, [sp, #-128]!
  405b74:	mov	x29, sp
  405b78:	stp	x19, x20, [sp, #16]
  405b7c:	mov	w19, w1
  405b80:	mov	x20, x0
  405b84:	stp	x21, x22, [sp, #32]
  405b88:	mov	x21, x2
  405b8c:	mov	x22, x3
  405b90:	str	x23, [sp, #48]
  405b94:	add	x23, sp, #0x48
  405b98:	mov	x1, x23
  405b9c:	tbz	w19, #6, 405bd4 <ferror@plt+0x3cc4>
  405ba0:	bl	401c80 <gmtime_r@plt>
  405ba4:	cbz	x0, 405bdc <ferror@plt+0x3ccc>
  405ba8:	ldr	x1, [x20, #8]
  405bac:	mov	x4, x22
  405bb0:	mov	x3, x21
  405bb4:	mov	w2, w19
  405bb8:	mov	x0, x23
  405bbc:	bl	405978 <ferror@plt+0x3a68>
  405bc0:	ldp	x19, x20, [sp, #16]
  405bc4:	ldp	x21, x22, [sp, #32]
  405bc8:	ldr	x23, [sp, #48]
  405bcc:	ldp	x29, x30, [sp], #128
  405bd0:	ret
  405bd4:	bl	401ac0 <localtime_r@plt>
  405bd8:	b	405ba4 <ferror@plt+0x3c94>
  405bdc:	mov	w2, #0x5                   	// #5
  405be0:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405be4:	mov	x0, #0x0                   	// #0
  405be8:	add	x1, x1, #0x940
  405bec:	bl	401e60 <dcgettext@plt>
  405bf0:	ldr	x1, [x20]
  405bf4:	bl	401e20 <warnx@plt>
  405bf8:	mov	w0, #0xffffffff            	// #-1
  405bfc:	b	405bc0 <ferror@plt+0x3cb0>
  405c00:	mov	x5, x2
  405c04:	mov	x4, x3
  405c08:	mov	w2, w1
  405c0c:	mov	x3, x5
  405c10:	mov	x1, #0x0                   	// #0
  405c14:	b	405978 <ferror@plt+0x3a68>
  405c18:	stp	x29, x30, [sp, #-128]!
  405c1c:	mov	x29, sp
  405c20:	stp	x19, x20, [sp, #16]
  405c24:	mov	w19, w1
  405c28:	mov	x20, x2
  405c2c:	stp	x21, x22, [sp, #32]
  405c30:	mov	x21, x3
  405c34:	mov	x22, x0
  405c38:	str	x23, [sp, #48]
  405c3c:	add	x23, sp, #0x48
  405c40:	mov	x1, x23
  405c44:	tbz	w19, #6, 405c7c <ferror@plt+0x3d6c>
  405c48:	bl	401c80 <gmtime_r@plt>
  405c4c:	cbz	x0, 405c84 <ferror@plt+0x3d74>
  405c50:	mov	x4, x21
  405c54:	mov	x3, x20
  405c58:	mov	w2, w19
  405c5c:	mov	x0, x23
  405c60:	mov	x1, #0x0                   	// #0
  405c64:	bl	405978 <ferror@plt+0x3a68>
  405c68:	ldp	x19, x20, [sp, #16]
  405c6c:	ldp	x21, x22, [sp, #32]
  405c70:	ldr	x23, [sp, #48]
  405c74:	ldp	x29, x30, [sp], #128
  405c78:	ret
  405c7c:	bl	401ac0 <localtime_r@plt>
  405c80:	b	405c4c <ferror@plt+0x3d3c>
  405c84:	mov	w2, #0x5                   	// #5
  405c88:	adrp	x1, 407000 <ferror@plt+0x50f0>
  405c8c:	mov	x0, #0x0                   	// #0
  405c90:	add	x1, x1, #0x940
  405c94:	bl	401e60 <dcgettext@plt>
  405c98:	mov	x1, x22
  405c9c:	bl	401e20 <warnx@plt>
  405ca0:	mov	w0, #0xffffffff            	// #-1
  405ca4:	b	405c68 <ferror@plt+0x3d58>
  405ca8:	stp	x29, x30, [sp, #-176]!
  405cac:	mov	x29, sp
  405cb0:	stp	x21, x22, [sp, #32]
  405cb4:	mov	x21, x0
  405cb8:	mov	x22, x3
  405cbc:	ldr	x0, [x1]
  405cc0:	stp	x19, x20, [sp, #16]
  405cc4:	mov	x19, x1
  405cc8:	stp	x23, x24, [sp, #48]
  405ccc:	mov	x20, x4
  405cd0:	mov	w23, w2
  405cd4:	cbz	x0, 405d70 <ferror@plt+0x3e60>
  405cd8:	add	x24, sp, #0x40
  405cdc:	mov	x0, x21
  405ce0:	mov	x1, x24
  405ce4:	bl	401ac0 <localtime_r@plt>
  405ce8:	add	x1, sp, #0x78
  405cec:	mov	x0, x19
  405cf0:	bl	401ac0 <localtime_r@plt>
  405cf4:	ldr	w0, [sp, #92]
  405cf8:	ldr	w1, [sp, #148]
  405cfc:	cmp	w1, w0
  405d00:	ldr	w1, [sp, #84]
  405d04:	ldr	w0, [sp, #140]
  405d08:	b.eq	405d4c <ferror@plt+0x3e3c>  // b.none
  405d0c:	cmp	w1, w0
  405d10:	b.ne	405d54 <ferror@plt+0x3e44>  // b.any
  405d14:	mov	x3, x24
  405d18:	mov	x1, x20
  405d1c:	mov	x0, x22
  405d20:	tbz	w23, #1, 405d80 <ferror@plt+0x3e70>
  405d24:	adrp	x2, 407000 <ferror@plt+0x50f0>
  405d28:	add	x2, x2, #0x970
  405d2c:	bl	401af0 <strftime@plt>
  405d30:	cmp	w0, #0x0
  405d34:	csetm	w0, le
  405d38:	ldp	x19, x20, [sp, #16]
  405d3c:	ldp	x21, x22, [sp, #32]
  405d40:	ldp	x23, x24, [sp, #48]
  405d44:	ldp	x29, x30, [sp], #176
  405d48:	ret
  405d4c:	cmp	w1, w0
  405d50:	b.eq	405d90 <ferror@plt+0x3e80>  // b.none
  405d54:	mov	x3, x24
  405d58:	mov	x1, x20
  405d5c:	mov	x0, x22
  405d60:	adrp	x2, 407000 <ferror@plt+0x50f0>
  405d64:	add	x2, x2, #0x988
  405d68:	bl	401af0 <strftime@plt>
  405d6c:	b	405d30 <ferror@plt+0x3e20>
  405d70:	mov	x0, x19
  405d74:	mov	x1, #0x0                   	// #0
  405d78:	bl	401c70 <gettimeofday@plt>
  405d7c:	b	405cd8 <ferror@plt+0x3dc8>
  405d80:	adrp	x2, 407000 <ferror@plt+0x50f0>
  405d84:	add	x2, x2, #0x980
  405d88:	bl	401af0 <strftime@plt>
  405d8c:	b	405d30 <ferror@plt+0x3e20>
  405d90:	ldp	w4, w3, [sp, #68]
  405d94:	adrp	x2, 407000 <ferror@plt+0x50f0>
  405d98:	mov	x0, x22
  405d9c:	mov	x1, x20
  405da0:	add	x2, x2, #0x960
  405da4:	bl	401b50 <snprintf@plt>
  405da8:	tbnz	w0, #31, 405dc8 <ferror@plt+0x3eb8>
  405dac:	cmp	x20, w0, sxtw
  405db0:	csetm	w0, cc  // cc = lo, ul, last
  405db4:	ldp	x19, x20, [sp, #16]
  405db8:	ldp	x21, x22, [sp, #32]
  405dbc:	ldp	x23, x24, [sp, #48]
  405dc0:	ldp	x29, x30, [sp], #176
  405dc4:	ret
  405dc8:	mov	w0, #0xffffffff            	// #-1
  405dcc:	b	405d38 <ferror@plt+0x3e28>
  405dd0:	cbz	x0, 405e0c <ferror@plt+0x3efc>
  405dd4:	stp	x29, x30, [sp, #-32]!
  405dd8:	mov	x29, sp
  405ddc:	stp	x19, x20, [sp, #16]
  405de0:	mov	x20, x0
  405de4:	ldr	x0, [x0]
  405de8:	cbz	x0, 405dfc <ferror@plt+0x3eec>
  405dec:	mov	x19, x20
  405df0:	bl	401d90 <free@plt>
  405df4:	ldr	x0, [x19, #8]!
  405df8:	cbnz	x0, 405df0 <ferror@plt+0x3ee0>
  405dfc:	str	xzr, [x20]
  405e00:	ldp	x19, x20, [sp, #16]
  405e04:	ldp	x29, x30, [sp], #32
  405e08:	ret
  405e0c:	ret
  405e10:	stp	x29, x30, [sp, #-32]!
  405e14:	mov	x29, sp
  405e18:	str	x19, [sp, #16]
  405e1c:	mov	x19, x0
  405e20:	bl	405dd0 <ferror@plt+0x3ec0>
  405e24:	mov	x0, x19
  405e28:	bl	401d90 <free@plt>
  405e2c:	mov	x0, #0x0                   	// #0
  405e30:	ldr	x19, [sp, #16]
  405e34:	ldp	x29, x30, [sp], #32
  405e38:	ret
  405e3c:	nop
  405e40:	mov	x1, x0
  405e44:	cbz	x0, 405e68 <ferror@plt+0x3f58>
  405e48:	ldr	x0, [x0]
  405e4c:	cbz	x0, 405e68 <ferror@plt+0x3f58>
  405e50:	mov	w0, #0x0                   	// #0
  405e54:	nop
  405e58:	ldr	x2, [x1, #8]!
  405e5c:	add	w0, w0, #0x1
  405e60:	cbnz	x2, 405e58 <ferror@plt+0x3f48>
  405e64:	ret
  405e68:	mov	w0, #0x0                   	// #0
  405e6c:	ret
  405e70:	stp	x29, x30, [sp, #-48]!
  405e74:	mov	x29, sp
  405e78:	stp	x19, x20, [sp, #16]
  405e7c:	mov	x20, x0
  405e80:	str	x21, [sp, #32]
  405e84:	bl	405e40 <ferror@plt+0x3f30>
  405e88:	add	w0, w0, #0x1
  405e8c:	lsl	x0, x0, #3
  405e90:	bl	401bd0 <malloc@plt>
  405e94:	mov	x21, x0
  405e98:	cbz	x0, 405ecc <ferror@plt+0x3fbc>
  405e9c:	cbz	x20, 405ee0 <ferror@plt+0x3fd0>
  405ea0:	mov	x19, x0
  405ea4:	ldr	x0, [x20]
  405ea8:	cbz	x0, 405ec8 <ferror@plt+0x3fb8>
  405eac:	nop
  405eb0:	bl	401cd0 <strdup@plt>
  405eb4:	str	x0, [x19]
  405eb8:	add	x19, x19, #0x8
  405ebc:	cbz	x0, 405ee8 <ferror@plt+0x3fd8>
  405ec0:	ldr	x0, [x20, #8]!
  405ec4:	cbnz	x0, 405eb0 <ferror@plt+0x3fa0>
  405ec8:	str	xzr, [x19]
  405ecc:	mov	x0, x21
  405ed0:	ldp	x19, x20, [sp, #16]
  405ed4:	ldr	x21, [sp, #32]
  405ed8:	ldp	x29, x30, [sp], #48
  405edc:	ret
  405ee0:	mov	x19, x0
  405ee4:	b	405ec8 <ferror@plt+0x3fb8>
  405ee8:	mov	x0, x21
  405eec:	mov	x21, #0x0                   	// #0
  405ef0:	bl	405e10 <ferror@plt+0x3f00>
  405ef4:	b	405ecc <ferror@plt+0x3fbc>
  405ef8:	stp	x29, x30, [sp, #-96]!
  405efc:	mov	x29, sp
  405f00:	stp	x21, x22, [sp, #32]
  405f04:	cbz	x0, 406084 <ferror@plt+0x4174>
  405f08:	cmn	x0, #0x1
  405f0c:	mov	x21, x0
  405f10:	str	x23, [sp, #48]
  405f14:	mov	x23, x1
  405f18:	ldp	x2, x3, [x1]
  405f1c:	stp	x2, x3, [sp, #64]
  405f20:	cset	w5, ne  // ne = any
  405f24:	ldp	x0, x1, [x1, #16]
  405f28:	stp	x0, x1, [sp, #80]
  405f2c:	add	w5, w5, #0x1
  405f30:	ldr	w3, [sp, #88]
  405f34:	stp	x19, x20, [sp, #16]
  405f38:	ldr	w20, [x23, #24]
  405f3c:	ldr	x19, [x23]
  405f40:	ldr	x0, [sp, #72]
  405f44:	b	405f64 <ferror@plt+0x4054>
  405f48:	add	x4, x2, #0xf
  405f4c:	and	x4, x4, #0xfffffffffffffff8
  405f50:	str	x4, [sp, #64]
  405f54:	ldr	x2, [x2]
  405f58:	cmn	x2, #0x1
  405f5c:	cbz	x2, 405f94 <ferror@plt+0x4084>
  405f60:	cinc	w5, w5, ne  // ne = any
  405f64:	add	w4, w3, #0x8
  405f68:	ldr	x2, [sp, #64]
  405f6c:	tbz	w3, #31, 405f48 <ferror@plt+0x4038>
  405f70:	cmp	w4, #0x0
  405f74:	b.le	406014 <ferror@plt+0x4104>
  405f78:	add	x1, x2, #0xf
  405f7c:	mov	w3, w4
  405f80:	and	x1, x1, #0xfffffffffffffff8
  405f84:	str	x1, [sp, #64]
  405f88:	ldr	x2, [x2]
  405f8c:	cmn	x2, #0x1
  405f90:	cbnz	x2, 405f60 <ferror@plt+0x4050>
  405f94:	ubfiz	x0, x5, #3, #32
  405f98:	bl	401bd0 <malloc@plt>
  405f9c:	mov	x22, x0
  405fa0:	cbz	x0, 40609c <ferror@plt+0x418c>
  405fa4:	cmn	x21, #0x1
  405fa8:	b.eq	406020 <ferror@plt+0x4110>  // b.none
  405fac:	mov	x0, x21
  405fb0:	bl	401cd0 <strdup@plt>
  405fb4:	str	x0, [x22]
  405fb8:	cbz	x0, 405ffc <ferror@plt+0x40ec>
  405fbc:	mov	w21, #0x1                   	// #1
  405fc0:	ldr	x23, [x23, #8]
  405fc4:	nop
  405fc8:	add	x1, x19, #0xf
  405fcc:	add	w0, w20, #0x8
  405fd0:	and	x1, x1, #0xfffffffffffffff8
  405fd4:	tbnz	w20, #31, 406028 <ferror@plt+0x4118>
  405fd8:	ldr	x0, [x19]
  405fdc:	mov	x19, x1
  405fe0:	cmn	x0, #0x1
  405fe4:	cbz	x0, 406054 <ferror@plt+0x4144>
  405fe8:	b.eq	406074 <ferror@plt+0x4164>  // b.none
  405fec:	bl	401cd0 <strdup@plt>
  405ff0:	str	x0, [x22, w21, uxtw #3]
  405ff4:	add	w21, w21, #0x1
  405ff8:	cbnz	x0, 405fc8 <ferror@plt+0x40b8>
  405ffc:	mov	x0, x22
  406000:	mov	x22, #0x0                   	// #0
  406004:	bl	405e10 <ferror@plt+0x3f00>
  406008:	ldp	x19, x20, [sp, #16]
  40600c:	ldr	x23, [sp, #48]
  406010:	b	406064 <ferror@plt+0x4154>
  406014:	add	x2, x0, w3, sxtw
  406018:	mov	w3, w4
  40601c:	b	405f54 <ferror@plt+0x4044>
  406020:	mov	w21, #0x0                   	// #0
  406024:	b	405fc0 <ferror@plt+0x40b0>
  406028:	add	x3, x23, w20, sxtw
  40602c:	mov	x1, x19
  406030:	mov	w20, w0
  406034:	add	x2, x19, #0xf
  406038:	cmp	w0, #0x0
  40603c:	b.le	40607c <ferror@plt+0x416c>
  406040:	ldr	x0, [x19]
  406044:	and	x1, x2, #0xfffffffffffffff8
  406048:	mov	x19, x1
  40604c:	cmn	x0, #0x1
  406050:	cbnz	x0, 405fe8 <ferror@plt+0x40d8>
  406054:	ldp	x19, x20, [sp, #16]
  406058:	add	x21, x22, w21, uxtw #3
  40605c:	ldr	x23, [sp, #48]
  406060:	str	xzr, [x21]
  406064:	mov	x0, x22
  406068:	ldp	x21, x22, [sp, #32]
  40606c:	ldp	x29, x30, [sp], #96
  406070:	ret
  406074:	mov	x19, x1
  406078:	b	405fc8 <ferror@plt+0x40b8>
  40607c:	mov	x19, x3
  406080:	b	405fd8 <ferror@plt+0x40c8>
  406084:	mov	x0, #0x8                   	// #8
  406088:	bl	401bd0 <malloc@plt>
  40608c:	mov	x22, x0
  406090:	cbz	x0, 4060a4 <ferror@plt+0x4194>
  406094:	mov	x21, x0
  406098:	b	406060 <ferror@plt+0x4150>
  40609c:	ldp	x19, x20, [sp, #16]
  4060a0:	ldr	x23, [sp, #48]
  4060a4:	mov	x22, #0x0                   	// #0
  4060a8:	b	406064 <ferror@plt+0x4154>
  4060ac:	nop
  4060b0:	stp	x29, x30, [sp, #-272]!
  4060b4:	mov	w9, #0xffffffc8            	// #-56
  4060b8:	mov	w8, #0xffffff80            	// #-128
  4060bc:	mov	x29, sp
  4060c0:	add	x10, sp, #0xd0
  4060c4:	add	x11, sp, #0x110
  4060c8:	stp	x11, x11, [sp, #48]
  4060cc:	str	x10, [sp, #64]
  4060d0:	stp	w9, w8, [sp, #72]
  4060d4:	ldp	x10, x11, [sp, #48]
  4060d8:	stp	x10, x11, [sp, #16]
  4060dc:	ldp	x8, x9, [sp, #64]
  4060e0:	stp	x8, x9, [sp, #32]
  4060e4:	str	q0, [sp, #80]
  4060e8:	str	q1, [sp, #96]
  4060ec:	str	q2, [sp, #112]
  4060f0:	str	q3, [sp, #128]
  4060f4:	str	q4, [sp, #144]
  4060f8:	str	q5, [sp, #160]
  4060fc:	str	q6, [sp, #176]
  406100:	str	q7, [sp, #192]
  406104:	stp	x1, x2, [sp, #216]
  406108:	add	x1, sp, #0x10
  40610c:	stp	x3, x4, [sp, #232]
  406110:	stp	x5, x6, [sp, #248]
  406114:	str	x7, [sp, #264]
  406118:	bl	405ef8 <ferror@plt+0x3fe8>
  40611c:	ldp	x29, x30, [sp], #272
  406120:	ret
  406124:	nop
  406128:	stp	x29, x30, [sp, #-80]!
  40612c:	mov	x29, sp
  406130:	stp	x19, x20, [sp, #16]
  406134:	stp	x21, x22, [sp, #32]
  406138:	stp	x23, x24, [sp, #48]
  40613c:	cbz	x0, 406234 <ferror@plt+0x4324>
  406140:	mov	x20, x1
  406144:	add	x23, sp, #0x48
  406148:	add	x21, sp, #0x40
  40614c:	mov	x24, x0
  406150:	mov	x1, x23
  406154:	mov	x0, x21
  406158:	mov	x2, x20
  40615c:	mov	w3, #0x0                   	// #0
  406160:	str	x24, [sp, #64]
  406164:	bl	404f80 <ferror@plt+0x3070>
  406168:	cbz	x0, 406214 <ferror@plt+0x4304>
  40616c:	mov	w19, #0x0                   	// #0
  406170:	mov	x2, x20
  406174:	mov	x1, x23
  406178:	mov	x0, x21
  40617c:	mov	w22, w19
  406180:	mov	w3, #0x0                   	// #0
  406184:	add	w19, w19, #0x1
  406188:	bl	404f80 <ferror@plt+0x3070>
  40618c:	cbnz	x0, 406170 <ferror@plt+0x4260>
  406190:	add	w22, w22, #0x2
  406194:	lsl	x0, x22, #3
  406198:	bl	401bd0 <malloc@plt>
  40619c:	mov	x22, x0
  4061a0:	cbz	x0, 4061fc <ferror@plt+0x42ec>
  4061a4:	mov	x2, x20
  4061a8:	mov	x1, x23
  4061ac:	mov	x0, x21
  4061b0:	mov	w3, #0x0                   	// #0
  4061b4:	str	x24, [sp, #64]
  4061b8:	bl	404f80 <ferror@plt+0x3070>
  4061bc:	cbz	x0, 40621c <ferror@plt+0x430c>
  4061c0:	mov	w19, #0x0                   	// #0
  4061c4:	nop
  4061c8:	ldr	x1, [sp, #72]
  4061cc:	bl	401de0 <strndup@plt>
  4061d0:	str	x0, [x22, w19, uxtw #3]
  4061d4:	cbz	x0, 406224 <ferror@plt+0x4314>
  4061d8:	mov	x2, x20
  4061dc:	mov	x1, x23
  4061e0:	mov	x0, x21
  4061e4:	mov	w3, #0x0                   	// #0
  4061e8:	add	w19, w19, #0x1
  4061ec:	bl	404f80 <ferror@plt+0x3070>
  4061f0:	cbnz	x0, 4061c8 <ferror@plt+0x42b8>
  4061f4:	add	x19, x22, w19, uxtw #3
  4061f8:	str	xzr, [x19]
  4061fc:	mov	x0, x22
  406200:	ldp	x19, x20, [sp, #16]
  406204:	ldp	x21, x22, [sp, #32]
  406208:	ldp	x23, x24, [sp, #48]
  40620c:	ldp	x29, x30, [sp], #80
  406210:	ret
  406214:	mov	x0, #0x8                   	// #8
  406218:	b	406198 <ferror@plt+0x4288>
  40621c:	mov	x19, x22
  406220:	b	4061f8 <ferror@plt+0x42e8>
  406224:	mov	x0, x22
  406228:	mov	x22, #0x0                   	// #0
  40622c:	bl	405e10 <ferror@plt+0x3f00>
  406230:	b	4061fc <ferror@plt+0x42ec>
  406234:	adrp	x3, 407000 <ferror@plt+0x50f0>
  406238:	adrp	x1, 407000 <ferror@plt+0x50f0>
  40623c:	adrp	x0, 407000 <ferror@plt+0x50f0>
  406240:	add	x3, x3, #0xaf0
  406244:	add	x1, x1, #0xad8
  406248:	add	x0, x0, #0x1b0
  40624c:	mov	w2, #0xc1                  	// #193
  406250:	bl	401ea0 <__assert_fail@plt>
  406254:	nop
  406258:	stp	x29, x30, [sp, #-64]!
  40625c:	mov	x29, sp
  406260:	stp	x19, x20, [sp, #16]
  406264:	mov	x20, x0
  406268:	stp	x21, x22, [sp, #32]
  40626c:	str	x23, [sp, #48]
  406270:	cbz	x1, 40631c <ferror@plt+0x440c>
  406274:	mov	x22, x1
  406278:	mov	x0, x1
  40627c:	bl	401a60 <strlen@plt>
  406280:	mov	x23, x0
  406284:	mov	x21, x20
  406288:	mov	x19, #0x0                   	// #0
  40628c:	cbnz	x20, 4062a0 <ferror@plt+0x4390>
  406290:	b	40632c <ferror@plt+0x441c>
  406294:	csel	x19, x2, x19, ne  // ne = any
  406298:	bl	401a60 <strlen@plt>
  40629c:	add	x19, x19, x0
  4062a0:	ldr	x0, [x21]
  4062a4:	cmp	x19, #0x0
  4062a8:	add	x2, x19, x23
  4062ac:	add	x21, x21, #0x8
  4062b0:	cbnz	x0, 406294 <ferror@plt+0x4384>
  4062b4:	add	x0, x19, #0x1
  4062b8:	bl	401bd0 <malloc@plt>
  4062bc:	mov	x21, x0
  4062c0:	mov	x2, x0
  4062c4:	cbnz	x0, 4062e8 <ferror@plt+0x43d8>
  4062c8:	b	406344 <ferror@plt+0x4434>
  4062cc:	b.eq	4062d8 <ferror@plt+0x43c8>  // b.none
  4062d0:	bl	401b70 <stpcpy@plt>
  4062d4:	mov	x2, x0
  4062d8:	mov	x0, x2
  4062dc:	mov	x1, x19
  4062e0:	bl	401b70 <stpcpy@plt>
  4062e4:	mov	x2, x0
  4062e8:	ldr	x19, [x20]
  4062ec:	mov	x1, x22
  4062f0:	mov	x0, x2
  4062f4:	cmp	x21, x2
  4062f8:	add	x20, x20, #0x8
  4062fc:	cbnz	x19, 4062cc <ferror@plt+0x43bc>
  406300:	strb	wzr, [x2]
  406304:	mov	x0, x21
  406308:	ldp	x19, x20, [sp, #16]
  40630c:	ldp	x21, x22, [sp, #32]
  406310:	ldr	x23, [sp, #48]
  406314:	ldp	x29, x30, [sp], #64
  406318:	ret
  40631c:	adrp	x22, 407000 <ferror@plt+0x50f0>
  406320:	mov	x23, #0x1                   	// #1
  406324:	add	x22, x22, #0xae8
  406328:	b	406284 <ferror@plt+0x4374>
  40632c:	mov	x0, #0x1                   	// #1
  406330:	bl	401bd0 <malloc@plt>
  406334:	mov	x2, x0
  406338:	cbz	x0, 406344 <ferror@plt+0x4434>
  40633c:	mov	x21, x0
  406340:	b	406300 <ferror@plt+0x43f0>
  406344:	mov	x21, #0x0                   	// #0
  406348:	b	406304 <ferror@plt+0x43f4>
  40634c:	nop
  406350:	cbz	x1, 4063b8 <ferror@plt+0x44a8>
  406354:	stp	x29, x30, [sp, #-48]!
  406358:	mov	x29, sp
  40635c:	stp	x19, x20, [sp, #16]
  406360:	mov	x20, x0
  406364:	ldr	x0, [x0]
  406368:	str	x21, [sp, #32]
  40636c:	mov	x21, x1
  406370:	bl	405e40 <ferror@plt+0x3f30>
  406374:	mov	w19, w0
  406378:	adds	w1, w0, #0x2
  40637c:	b.cs	4063c0 <ferror@plt+0x44b0>  // b.hs, b.nlast
  406380:	ldr	x0, [x20]
  406384:	ubfiz	x1, x1, #3, #32
  406388:	bl	401cc0 <realloc@plt>
  40638c:	mov	x2, x0
  406390:	cbz	x0, 4063c0 <ferror@plt+0x44b0>
  406394:	add	w1, w19, #0x1
  406398:	str	x21, [x0, w19, uxtw #3]
  40639c:	mov	w0, #0x0                   	// #0
  4063a0:	str	xzr, [x2, x1, lsl #3]
  4063a4:	str	x2, [x20]
  4063a8:	ldp	x19, x20, [sp, #16]
  4063ac:	ldr	x21, [sp, #32]
  4063b0:	ldp	x29, x30, [sp], #48
  4063b4:	ret
  4063b8:	mov	w0, #0x0                   	// #0
  4063bc:	ret
  4063c0:	mov	w0, #0xfffffff4            	// #-12
  4063c4:	b	4063a8 <ferror@plt+0x4498>
  4063c8:	stp	x29, x30, [sp, #-64]!
  4063cc:	mov	x29, sp
  4063d0:	stp	x19, x20, [sp, #16]
  4063d4:	cbz	x1, 406428 <ferror@plt+0x4518>
  4063d8:	stp	x21, x22, [sp, #32]
  4063dc:	mov	x21, x1
  4063e0:	mov	x22, x2
  4063e4:	str	x23, [sp, #48]
  4063e8:	mov	x23, x0
  4063ec:	b	406410 <ferror@plt+0x4500>
  4063f0:	bl	404e88 <ferror@plt+0x2f78>
  4063f4:	mov	x19, x0
  4063f8:	mov	x1, x19
  4063fc:	mov	x0, x23
  406400:	cbz	x19, 40643c <ferror@plt+0x452c>
  406404:	bl	406350 <ferror@plt+0x4440>
  406408:	mov	w20, w0
  40640c:	tbnz	w0, #31, 406458 <ferror@plt+0x4548>
  406410:	ldr	x0, [x21]
  406414:	mov	x1, x22
  406418:	add	x21, x21, #0x8
  40641c:	cbnz	x0, 4063f0 <ferror@plt+0x44e0>
  406420:	ldp	x21, x22, [sp, #32]
  406424:	ldr	x23, [sp, #48]
  406428:	mov	w20, #0x0                   	// #0
  40642c:	mov	w0, w20
  406430:	ldp	x19, x20, [sp, #16]
  406434:	ldp	x29, x30, [sp], #64
  406438:	ret
  40643c:	mov	w20, #0xfffffff4            	// #-12
  406440:	mov	w0, w20
  406444:	ldp	x19, x20, [sp, #16]
  406448:	ldp	x21, x22, [sp, #32]
  40644c:	ldr	x23, [sp, #48]
  406450:	ldp	x29, x30, [sp], #64
  406454:	ret
  406458:	mov	x0, x19
  40645c:	bl	401d90 <free@plt>
  406460:	mov	w0, w20
  406464:	ldp	x19, x20, [sp, #16]
  406468:	ldp	x21, x22, [sp, #32]
  40646c:	ldr	x23, [sp, #48]
  406470:	ldp	x29, x30, [sp], #64
  406474:	ret
  406478:	cbz	x1, 406504 <ferror@plt+0x45f4>
  40647c:	stp	x29, x30, [sp, #-48]!
  406480:	mov	x29, sp
  406484:	stp	x21, x22, [sp, #32]
  406488:	mov	x21, x0
  40648c:	mov	x22, x1
  406490:	ldr	x0, [x0]
  406494:	stp	x19, x20, [sp, #16]
  406498:	bl	405e40 <ferror@plt+0x3f30>
  40649c:	mov	w19, w0
  4064a0:	adds	w0, w0, #0x2
  4064a4:	b.cs	40650c <ferror@plt+0x45fc>  // b.hs, b.nlast
  4064a8:	ubfiz	x0, x0, #3, #32
  4064ac:	bl	401bd0 <malloc@plt>
  4064b0:	mov	x20, x0
  4064b4:	cbz	x0, 40650c <ferror@plt+0x45fc>
  4064b8:	add	x4, x0, #0x8
  4064bc:	mov	x2, #0x0                   	// #0
  4064c0:	ldr	x0, [x21]
  4064c4:	cbz	w19, 4064dc <ferror@plt+0x45cc>
  4064c8:	ldr	x3, [x0, x2, lsl #3]
  4064cc:	str	x3, [x4, x2, lsl #3]
  4064d0:	add	x2, x2, #0x1
  4064d4:	cmp	w19, w2
  4064d8:	b.hi	4064c8 <ferror@plt+0x45b8>  // b.pmore
  4064dc:	add	w19, w19, #0x1
  4064e0:	str	x22, [x20]
  4064e4:	str	xzr, [x20, x19, lsl #3]
  4064e8:	bl	401d90 <free@plt>
  4064ec:	mov	w0, #0x0                   	// #0
  4064f0:	str	x20, [x21]
  4064f4:	ldp	x19, x20, [sp, #16]
  4064f8:	ldp	x21, x22, [sp, #32]
  4064fc:	ldp	x29, x30, [sp], #48
  406500:	ret
  406504:	mov	w0, #0x0                   	// #0
  406508:	ret
  40650c:	mov	w0, #0xfffffff4            	// #-12
  406510:	b	4064f4 <ferror@plt+0x45e4>
  406514:	nop
  406518:	stp	x29, x30, [sp, #-32]!
  40651c:	mov	x29, sp
  406520:	stp	x19, x20, [sp, #16]
  406524:	mov	x20, x1
  406528:	bl	406350 <ferror@plt+0x4440>
  40652c:	mov	w19, w0
  406530:	tbnz	w0, #31, 406544 <ferror@plt+0x4634>
  406534:	mov	w0, w19
  406538:	ldp	x19, x20, [sp, #16]
  40653c:	ldp	x29, x30, [sp], #32
  406540:	ret
  406544:	mov	x0, x20
  406548:	bl	401d90 <free@plt>
  40654c:	mov	w0, w19
  406550:	ldp	x19, x20, [sp, #16]
  406554:	ldp	x29, x30, [sp], #32
  406558:	ret
  40655c:	nop
  406560:	stp	x29, x30, [sp, #-32]!
  406564:	mov	x29, sp
  406568:	stp	x19, x20, [sp, #16]
  40656c:	mov	x20, x1
  406570:	bl	406478 <ferror@plt+0x4568>
  406574:	mov	w19, w0
  406578:	tbnz	w0, #31, 40658c <ferror@plt+0x467c>
  40657c:	mov	w0, w19
  406580:	ldp	x19, x20, [sp, #16]
  406584:	ldp	x29, x30, [sp], #32
  406588:	ret
  40658c:	mov	x0, x20
  406590:	bl	401d90 <free@plt>
  406594:	mov	w0, w19
  406598:	ldp	x19, x20, [sp, #16]
  40659c:	ldp	x29, x30, [sp], #32
  4065a0:	ret
  4065a4:	nop
  4065a8:	cbz	x1, 4065dc <ferror@plt+0x46cc>
  4065ac:	stp	x29, x30, [sp, #-32]!
  4065b0:	mov	x29, sp
  4065b4:	str	x19, [sp, #16]
  4065b8:	mov	x19, x0
  4065bc:	mov	x0, x1
  4065c0:	bl	401cd0 <strdup@plt>
  4065c4:	mov	x1, x0
  4065c8:	cbz	x0, 4065e4 <ferror@plt+0x46d4>
  4065cc:	mov	x0, x19
  4065d0:	ldr	x19, [sp, #16]
  4065d4:	ldp	x29, x30, [sp], #32
  4065d8:	b	406518 <ferror@plt+0x4608>
  4065dc:	mov	w0, #0x0                   	// #0
  4065e0:	ret
  4065e4:	mov	w0, #0xfffffff4            	// #-12
  4065e8:	ldr	x19, [sp, #16]
  4065ec:	ldp	x29, x30, [sp], #32
  4065f0:	ret
  4065f4:	nop
  4065f8:	cbz	x1, 40663c <ferror@plt+0x472c>
  4065fc:	stp	x29, x30, [sp, #-32]!
  406600:	mov	x29, sp
  406604:	stp	x19, x20, [sp, #16]
  406608:	mov	x20, x0
  40660c:	mov	x19, x1
  406610:	b	40661c <ferror@plt+0x470c>
  406614:	bl	4065a8 <ferror@plt+0x4698>
  406618:	tbnz	w0, #31, 406630 <ferror@plt+0x4720>
  40661c:	ldr	x1, [x19]
  406620:	mov	x0, x20
  406624:	add	x19, x19, #0x8
  406628:	cbnz	x1, 406614 <ferror@plt+0x4704>
  40662c:	mov	w0, #0x0                   	// #0
  406630:	ldp	x19, x20, [sp, #16]
  406634:	ldp	x29, x30, [sp], #32
  406638:	ret
  40663c:	mov	w0, #0x0                   	// #0
  406640:	ret
  406644:	nop
  406648:	stp	x29, x30, [sp, #-64]!
  40664c:	mov	x29, sp
  406650:	str	x23, [sp, #48]
  406654:	mov	x23, x0
  406658:	cbz	x0, 4066c0 <ferror@plt+0x47b0>
  40665c:	stp	x19, x20, [sp, #16]
  406660:	stp	x21, x22, [sp, #32]
  406664:	mov	x22, x1
  406668:	cbz	x1, 4066d0 <ferror@plt+0x47c0>
  40666c:	ldr	x20, [x0]
  406670:	mov	x19, x0
  406674:	mov	x21, x0
  406678:	cbnz	x20, 406694 <ferror@plt+0x4784>
  40667c:	b	4066b4 <ferror@plt+0x47a4>
  406680:	mov	x2, x19
  406684:	str	x20, [x2], #8
  406688:	ldr	x20, [x21, #8]!
  40668c:	mov	x19, x2
  406690:	cbz	x20, 4066b4 <ferror@plt+0x47a4>
  406694:	mov	x1, x22
  406698:	mov	x0, x20
  40669c:	bl	401d50 <strcmp@plt>
  4066a0:	cbnz	w0, 406680 <ferror@plt+0x4770>
  4066a4:	mov	x0, x20
  4066a8:	bl	401d90 <free@plt>
  4066ac:	ldr	x20, [x21, #8]!
  4066b0:	cbnz	x20, 406694 <ferror@plt+0x4784>
  4066b4:	ldp	x21, x22, [sp, #32]
  4066b8:	str	xzr, [x19]
  4066bc:	ldp	x19, x20, [sp, #16]
  4066c0:	mov	x0, x23
  4066c4:	ldr	x23, [sp, #48]
  4066c8:	ldp	x29, x30, [sp], #64
  4066cc:	ret
  4066d0:	adrp	x3, 407000 <ferror@plt+0x50f0>
  4066d4:	add	x3, x3, #0xaf0
  4066d8:	adrp	x1, 407000 <ferror@plt+0x50f0>
  4066dc:	adrp	x0, 407000 <ferror@plt+0x50f0>
  4066e0:	add	x3, x3, #0x10
  4066e4:	add	x1, x1, #0xad8
  4066e8:	add	x0, x0, #0x1b0
  4066ec:	mov	w2, #0x15a                 	// #346
  4066f0:	bl	401ea0 <__assert_fail@plt>
  4066f4:	nop
  4066f8:	stp	x29, x30, [sp, #-288]!
  4066fc:	mov	w9, #0xffffffd0            	// #-48
  406700:	mov	w8, #0xffffff80            	// #-128
  406704:	mov	x29, sp
  406708:	add	x10, sp, #0xf0
  40670c:	add	x11, sp, #0x120
  406710:	stp	x11, x11, [sp, #80]
  406714:	str	x10, [sp, #96]
  406718:	stp	w9, w8, [sp, #104]
  40671c:	ldp	x10, x11, [sp, #80]
  406720:	str	x19, [sp, #16]
  406724:	ldp	x8, x9, [sp, #96]
  406728:	mov	x19, x0
  40672c:	add	x0, sp, #0x48
  406730:	stp	x10, x11, [sp, #32]
  406734:	stp	x8, x9, [sp, #48]
  406738:	str	q0, [sp, #112]
  40673c:	str	q1, [sp, #128]
  406740:	str	q2, [sp, #144]
  406744:	str	q3, [sp, #160]
  406748:	str	q4, [sp, #176]
  40674c:	str	q5, [sp, #192]
  406750:	str	q6, [sp, #208]
  406754:	str	q7, [sp, #224]
  406758:	stp	x2, x3, [sp, #240]
  40675c:	add	x2, sp, #0x20
  406760:	stp	x4, x5, [sp, #256]
  406764:	stp	x6, x7, [sp, #272]
  406768:	bl	401dd0 <vasprintf@plt>
  40676c:	tbnz	w0, #31, 406788 <ferror@plt+0x4878>
  406770:	ldr	x1, [sp, #72]
  406774:	mov	x0, x19
  406778:	bl	406518 <ferror@plt+0x4608>
  40677c:	ldr	x19, [sp, #16]
  406780:	ldp	x29, x30, [sp], #288
  406784:	ret
  406788:	mov	w0, #0xfffffff4            	// #-12
  40678c:	b	40677c <ferror@plt+0x486c>
  406790:	mov	x3, x2
  406794:	stp	x29, x30, [sp, #-80]!
  406798:	mov	x29, sp
  40679c:	ldp	x4, x5, [x3]
  4067a0:	stp	x4, x5, [sp, #32]
  4067a4:	add	x2, sp, #0x20
  4067a8:	ldp	x4, x5, [x3, #16]
  4067ac:	str	x19, [sp, #16]
  4067b0:	mov	x19, x0
  4067b4:	add	x0, sp, #0x48
  4067b8:	stp	x4, x5, [sp, #48]
  4067bc:	bl	401dd0 <vasprintf@plt>
  4067c0:	tbnz	w0, #31, 4067dc <ferror@plt+0x48cc>
  4067c4:	ldr	x1, [sp, #72]
  4067c8:	mov	x0, x19
  4067cc:	bl	406518 <ferror@plt+0x4608>
  4067d0:	ldr	x19, [sp, #16]
  4067d4:	ldp	x29, x30, [sp], #80
  4067d8:	ret
  4067dc:	mov	w0, #0xfffffff4            	// #-12
  4067e0:	b	4067d0 <ferror@plt+0x48c0>
  4067e4:	nop
  4067e8:	stp	x29, x30, [sp, #-32]!
  4067ec:	mov	x29, sp
  4067f0:	str	x19, [sp, #16]
  4067f4:	mov	x19, x0
  4067f8:	bl	405e40 <ferror@plt+0x3f30>
  4067fc:	cmp	w0, #0x1
  406800:	b.ls	406830 <ferror@plt+0x4920>  // b.plast
  406804:	sub	w5, w0, #0x1
  406808:	lsr	w2, w0, #1
  40680c:	mov	x1, #0x0                   	// #0
  406810:	sub	w0, w5, w1
  406814:	ldr	x3, [x19, x1, lsl #3]
  406818:	ldr	x4, [x19, x0, lsl #3]
  40681c:	str	x4, [x19, x1, lsl #3]
  406820:	str	x3, [x19, x0, lsl #3]
  406824:	add	x1, x1, #0x1
  406828:	cmp	x2, x1
  40682c:	b.ne	406810 <ferror@plt+0x4900>  // b.any
  406830:	mov	x0, x19
  406834:	ldr	x19, [sp, #16]
  406838:	ldp	x29, x30, [sp], #32
  40683c:	ret
  406840:	stp	x29, x30, [sp, #-64]!
  406844:	mov	x29, sp
  406848:	stp	x19, x20, [sp, #16]
  40684c:	adrp	x20, 419000 <ferror@plt+0x170f0>
  406850:	add	x20, x20, #0xb50
  406854:	stp	x21, x22, [sp, #32]
  406858:	adrp	x21, 419000 <ferror@plt+0x170f0>
  40685c:	add	x21, x21, #0xb48
  406860:	sub	x20, x20, x21
  406864:	mov	w22, w0
  406868:	stp	x23, x24, [sp, #48]
  40686c:	mov	x23, x1
  406870:	mov	x24, x2
  406874:	bl	4019e0 <memcpy@plt-0x40>
  406878:	cmp	xzr, x20, asr #3
  40687c:	b.eq	4068a8 <ferror@plt+0x4998>  // b.none
  406880:	asr	x20, x20, #3
  406884:	mov	x19, #0x0                   	// #0
  406888:	ldr	x3, [x21, x19, lsl #3]
  40688c:	mov	x2, x24
  406890:	add	x19, x19, #0x1
  406894:	mov	x1, x23
  406898:	mov	w0, w22
  40689c:	blr	x3
  4068a0:	cmp	x20, x19
  4068a4:	b.ne	406888 <ferror@plt+0x4978>  // b.any
  4068a8:	ldp	x19, x20, [sp, #16]
  4068ac:	ldp	x21, x22, [sp, #32]
  4068b0:	ldp	x23, x24, [sp, #48]
  4068b4:	ldp	x29, x30, [sp], #64
  4068b8:	ret
  4068bc:	nop
  4068c0:	ret
  4068c4:	nop
  4068c8:	adrp	x2, 41a000 <ferror@plt+0x180f0>
  4068cc:	mov	x1, #0x0                   	// #0
  4068d0:	ldr	x2, [x2, #648]
  4068d4:	b	401b00 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004068d8 <.fini>:
  4068d8:	stp	x29, x30, [sp, #-16]!
  4068dc:	mov	x29, sp
  4068e0:	ldp	x29, x30, [sp], #16
  4068e4:	ret
