source "/media/data/git/jcfpga/DIGIF_DESERIAL_LOOPBACK/precproj.tcl"
source "/media/data/git/jcfpga/DIGIF_DESERIAL_LOOPBACK/ise_settings.tcl"
compile
synthesize
save_project
exit -f
