{
  "design": {
    "design_info": {
      "boundary_crc": "0xEB9F09520F75408",
      "device": "xc7s50csga324-1",
      "gen_directory": "../../../../music_synth.gen/sources_1/bd/lutsine_ddsblock",
      "name": "lutsine_ddsblock",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "phase_gen": "",
      "sin_cos_lut": ""
    },
    "ports": {
      "tune_valid_dds": {
        "direction": "I"
      },
      "sine_cos_out": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "sine_cos_lut_valid": {
        "direction": "O"
      },
      "Clk": {
        "direction": "I"
      },
      "tune_in_dds": {
        "direction": "I",
        "left": "23",
        "right": "0"
      }
    },
    "components": {
      "phase_gen": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "lutsine_ddsblock_dds_compiler_0_1",
        "xci_path": "ip\\lutsine_ddsblock_dds_compiler_0_1\\lutsine_ddsblock_dds_compiler_0_1.xci",
        "inst_hier_path": "phase_gen",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "0.0441"
          },
          "Latency": {
            "value": "1"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "3"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "PartsPresent": {
            "value": "Phase_Generator_only"
          },
          "Phase_Increment": {
            "value": "Programmable"
          },
          "Phase_Width": {
            "value": "22"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      },
      "sin_cos_lut": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "lutsine_ddsblock_dds_compiler_0_2",
        "xci_path": "ip\\lutsine_ddsblock_dds_compiler_0_2\\lutsine_ddsblock_dds_compiler_0_2.xci",
        "inst_hier_path": "sin_cos_lut",
        "parameters": {
          "Amplitude_Mode": {
            "value": "Full_Range"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "7"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Taylor_Series_Corrected"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "PartsPresent": {
            "value": "SIN_COS_LUT_only"
          },
          "Phase_Width": {
            "value": "22"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      }
    },
    "interface_nets": {
      "phase_gen_M_AXIS_PHASE": {
        "interface_ports": [
          "sin_cos_lut/S_AXIS_PHASE",
          "phase_gen/M_AXIS_PHASE"
        ]
      }
    },
    "nets": {
      "Clk_1": {
        "ports": [
          "Clk",
          "phase_gen/aclk",
          "sin_cos_lut/aclk"
        ]
      },
      "s_axis_config_tdata_0_1": {
        "ports": [
          "tune_in_dds",
          "phase_gen/s_axis_config_tdata"
        ]
      },
      "s_axis_config_tvalid_0_1": {
        "ports": [
          "tune_valid_dds",
          "phase_gen/s_axis_config_tvalid"
        ]
      },
      "sin_cos_lut_m_axis_data_tdata": {
        "ports": [
          "sin_cos_lut/m_axis_data_tdata",
          "sine_cos_out"
        ]
      },
      "sin_cos_lut_m_axis_data_tvalid": {
        "ports": [
          "sin_cos_lut/m_axis_data_tvalid",
          "sine_cos_lut_valid"
        ]
      }
    }
  }
}