sep=;
Pin;Pin name;Label;Identifier;GPIO;LPUART;LPSPI;PWM;I2S;SEMC;FLEXIO;SUPPLY;CMP;TMR;LPI2C;uSDHC;ENET;PIT;EWM;DMA;AOI;LOGIC;ADC_ETC;XBARA;ENC;FlexSPI;ADC;SRC;FLEXCAN;GPT;KPP;ARM;XTALOSC24M;USB;CCM;WDOG;SPDIF;JTAG;MQS;Other;Routing for BOARD_InitPins
1;GPIO_EMC_14;Weigher Clk;WEIGHER_CLK;GPIO2_IO14(GPIO2,gpio_io,14);XBAR1_XBAR_IN14(LPUART1,TRG)/XBAR1_XBAR_IN14(LPUART2,TRG)/XBAR1_XBAR_IN14(LPUART3,TRG)/XBAR1_XBAR_IN14(LPUART4,TRG)/XBAR1_XBAR_IN14(LPUART5,TRG)/XBAR1_XBAR_IN14(LPUART6,TRG)/XBAR1_XBAR_IN14(LPUART7,TRG)/XBAR1_XBAR_IN14(LPUART8,TRG)/LPUART6_CTS_B(LPUART6,CTS_B);XBAR1_XBAR_IN14(LPSPI1,TRG)/XBAR1_XBAR_IN14(LPSPI2,TRG)/XBAR1_XBAR_IN14(LPSPI3,TRG)/XBAR1_XBAR_IN14(LPSPI4,TRG)/LPSPI2_PCS1(LPSPI2,PCS1);XBAR1_XBAR_INOUT14(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT14(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT14(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT14(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT14(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT14(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT14(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT14(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN14(PWM1,EXT,A0)/XBAR1_XBAR_IN14(PWM1,EXT,A1)/XBAR1_XBAR_IN14(PWM1,EXT,A2)/XBAR1_XBAR_IN14(PWM1,EXT,A3)/XBAR1_XBAR_IN14(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN14(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN14(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN14(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN14(PWM1,EXT_CLK)/XBAR1_XBAR_IN14(PWM1,FAULT,0)/XBAR1_XBAR_IN14(PWM1,FAULT,1)/XBAR1_XBAR_IN14(PWM1,FAULT,2)/XBAR1_XBAR_IN14(PWM1,FAULT,3)/XBAR1_XBAR_IN14(PWM1,EXT_FORCE)/XBAR1_XBAR_IN14(PWM2,EXT,A0)/XBAR1_XBAR_IN14(PWM2,EXT,A1)/XBAR1_XBAR_IN14(PWM2,EXT,A2)/XBAR1_XBAR_IN14(PWM2,EXT,A3)/XBAR1_XBAR_IN14(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN14(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN14(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN14(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN14(PWM2,EXT_CLK)/XBAR1_XBAR_IN14(PWM2,FAULT,0)/XBAR1_XBAR_IN14(PWM2,FAULT,1)/XBAR1_XBAR_IN14(PWM2,EXT_FORCE);SAI1_RX_BCLK(SAI1,RX_BCLK);SEMC_BA1(SEMC,BA,1);XBAR1_XBAR_IN14(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN14(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT14(CMP1,OUT)/XBAR1_XBAR_INOUT14(CMP2,OUT)/XBAR1_XBAR_INOUT14(CMP3,OUT)/XBAR1_XBAR_INOUT14(CMP4,OUT)/XBAR1_XBAR_IN14(CMP1,SAMPLE)/XBAR1_XBAR_IN14(CMP2,SAMPLE)/XBAR1_XBAR_IN14(CMP3,SAMPLE)/XBAR1_XBAR_IN14(CMP4,SAMPLE);XBAR1_XBAR_INOUT14(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT14(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT14(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT14(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT14(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT14(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT14(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT14(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN14(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN14(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN14(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN14(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN14(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN14(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN14(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN14(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN14(LPI2C1,TRG)/XBAR1_XBAR_IN14(LPI2C2,TRG)/XBAR1_XBAR_IN14(LPI2C3,TRG)/XBAR1_XBAR_IN14(LPI2C4,TRG);;;XBAR1_XBAR_INOUT14(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT14(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT14(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT14(PIT,TRIGGER,3);XBAR1_XBAR_IN14(EWM,IN);XBAR1_XBAR_INOUT14(DMA0,DONE,0)/XBAR1_XBAR_INOUT14(DMA0,DONE,1)/XBAR1_XBAR_INOUT14(DMA0,DONE,2)/XBAR1_XBAR_INOUT14(DMA0,DONE,3)/XBAR1_XBAR_INOUT14(DMA0,DONE,4)/XBAR1_XBAR_INOUT14(DMA0,DONE,5)/XBAR1_XBAR_INOUT14(DMA0,DONE,6)/XBAR1_XBAR_INOUT14(DMA0,DONE,7)/XBAR1_XBAR_IN14(DMA0,REQ,30)/XBAR1_XBAR_IN14(DMA0,REQ,31)/XBAR1_XBAR_IN14(DMA0,REQ,94)/XBAR1_XBAR_IN14(DMA0,REQ,95);XBAR1_XBAR_INOUT14(AOI,OUT,0)/XBAR1_XBAR_INOUT14(AOI,OUT,1)/XBAR1_XBAR_INOUT14(AOI,OUT,2)/XBAR1_XBAR_INOUT14(AOI,OUT,3);XBAR1_XBAR_INOUT14(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT14(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT14(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT14(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT14(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT14(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT14(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT14(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT14(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT14(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN14(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN14(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN14(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN14(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN14(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN14(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN14(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN14(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT14(XBARA,OUT,14)/XBAR1_XBAR_INOUT14(XBARA,IN,04)/XBAR1_XBAR_INOUT14(XBARA,IN,05)/XBAR1_XBAR_INOUT14(XBARA,IN,06)/XBAR1_XBAR_INOUT14(XBARA,IN,07)/XBAR1_XBAR_INOUT14(XBARA,IN,08)/XBAR1_XBAR_INOUT14(XBARA,IN,09)/XBAR1_XBAR_INOUT14(XBARA,IN,10)/XBAR1_XBAR_INOUT14(XBARA,IN,11)/XBAR1_XBAR_INOUT14(XBARA,IN,12)/XBAR1_XBAR_INOUT14(XBARA,IN,13)/XBAR1_XBAR_INOUT14(XBARA,IN,15)/XBAR1_XBAR_INOUT14(XBARA,IN,16)/XBAR1_XBAR_INOUT14(XBARA,IN,17)/XBAR1_XBAR_INOUT14(XBARA,IN,18)/XBAR1_XBAR_INOUT14(XBARA,IN,19)/XBAR1_XBAR_IN14(XBARA,IN,14)/XBAR1_XBAR_IN14(XBARA,OUT,04)/XBAR1_XBAR_IN14(XBARA,OUT,05)/XBAR1_XBAR_IN14(XBARA,OUT,06)/XBAR1_XBAR_IN14(XBARA,OUT,07)/XBAR1_XBAR_IN14(XBARA,OUT,08)/XBAR1_XBAR_IN14(XBARA,OUT,09)/XBAR1_XBAR_IN14(XBARA,OUT,10)/XBAR1_XBAR_IN14(XBARA,OUT,11)/XBAR1_XBAR_IN14(XBARA,OUT,12)/XBAR1_XBAR_IN14(XBARA,OUT,13)/XBAR1_XBAR_IN14(XBARA,OUT,15)/XBAR1_XBAR_IN14(XBARA,OUT,16)/XBAR1_XBAR_IN14(XBARA,OUT,17)/XBAR1_XBAR_IN14(XBARA,OUT,18)/XBAR1_XBAR_IN14(XBARA,OUT,19);XBAR1_XBAR_INOUT14(ENC1,POSMATCH)/XBAR1_XBAR_INOUT14(ENC2,POSMATCH)/XBAR1_XBAR_IN14(ENC1,PHASE,A)/XBAR1_XBAR_IN14(ENC1,PHASE,B)/XBAR1_XBAR_IN14(ENC1,INDEX)/XBAR1_XBAR_IN14(ENC1,HOME)/XBAR1_XBAR_IN14(ENC1,TRG)/XBAR1_XBAR_IN14(ENC2,PHASE,A)/XBAR1_XBAR_IN14(ENC2,PHASE,B)/XBAR1_XBAR_IN14(ENC2,INDEX)/XBAR1_XBAR_IN14(ENC2,HOME)/XBAR1_XBAR_IN14(ENC2,TRG);;;;FLEXCAN1_TX(CAN1,TX);;;;;;;;;;;;XBAR1_XBAR_IN14(PWM1,EXT,A0)
2;GPIO_EMC_13;Weigher Spi MISO;WEIGHER_SPI_MISO;GPIO2_IO13(GPIO2,gpio_io,13);XBAR1_XBAR_IN13(LPUART1,TRG)/XBAR1_XBAR_IN13(LPUART2,TRG)/XBAR1_XBAR_IN13(LPUART3,TRG)/XBAR1_XBAR_IN13(LPUART4,TRG)/XBAR1_XBAR_IN13(LPUART5,TRG)/XBAR1_XBAR_IN13(LPUART6,TRG)/XBAR1_XBAR_IN13(LPUART7,TRG)/XBAR1_XBAR_IN13(LPUART8,TRG)/LPUART6_RX(LPUART6,RX);XBAR1_XBAR_IN13(LPSPI1,TRG)/XBAR1_XBAR_IN13(LPSPI2,TRG)/XBAR1_XBAR_IN13(LPSPI3,TRG)/XBAR1_XBAR_IN13(LPSPI4,TRG)/LPSPI2_SDI(LPSPI2,SDI);XBAR1_XBAR_INOUT13(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT13(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT13(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT13(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT13(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT13(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT13(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT13(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN13(PWM1,EXT,A0)/XBAR1_XBAR_IN13(PWM1,EXT,A1)/XBAR1_XBAR_IN13(PWM1,EXT,A2)/XBAR1_XBAR_IN13(PWM1,EXT,A3)/XBAR1_XBAR_IN13(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN13(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN13(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN13(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN13(PWM1,EXT_CLK)/XBAR1_XBAR_IN13(PWM1,FAULT,0)/XBAR1_XBAR_IN13(PWM1,FAULT,1)/XBAR1_XBAR_IN13(PWM1,FAULT,2)/XBAR1_XBAR_IN13(PWM1,FAULT,3)/XBAR1_XBAR_IN13(PWM1,EXT_FORCE)/XBAR1_XBAR_IN13(PWM2,EXT,A0)/XBAR1_XBAR_IN13(PWM2,EXT,A1)/XBAR1_XBAR_IN13(PWM2,EXT,A2)/XBAR1_XBAR_IN13(PWM2,EXT,A3)/XBAR1_XBAR_IN13(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN13(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN13(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN13(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN13(PWM2,EXT_CLK)/XBAR1_XBAR_IN13(PWM2,FAULT,0)/XBAR1_XBAR_IN13(PWM2,FAULT,1)/XBAR1_XBAR_IN13(PWM2,EXT_FORCE)/FLEXPWM2_PWMX3(PWM2,X,3);SAI1_RX_DATA0(SAI1,RX_DATA0);SEMC_BA0(SEMC,BA,0);XBAR1_XBAR_IN13(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN13(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT13(CMP1,OUT)/XBAR1_XBAR_INOUT13(CMP2,OUT)/XBAR1_XBAR_INOUT13(CMP3,OUT)/XBAR1_XBAR_INOUT13(CMP4,OUT)/XBAR1_XBAR_IN13(CMP1,SAMPLE)/XBAR1_XBAR_IN13(CMP2,SAMPLE)/XBAR1_XBAR_IN13(CMP3,SAMPLE)/XBAR1_XBAR_IN13(CMP4,SAMPLE);XBAR1_XBAR_INOUT13(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT13(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT13(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT13(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT13(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT13(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT13(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT13(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN13(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN13(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN13(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN13(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN13(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN13(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN13(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN13(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN13(LPI2C1,TRG)/XBAR1_XBAR_IN13(LPI2C2,TRG)/XBAR1_XBAR_IN13(LPI2C3,TRG)/XBAR1_XBAR_IN13(LPI2C4,TRG);;;XBAR1_XBAR_INOUT13(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT13(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT13(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT13(PIT,TRIGGER,3);XBAR1_XBAR_IN13(EWM,IN);XBAR1_XBAR_INOUT13(DMA0,DONE,0)/XBAR1_XBAR_INOUT13(DMA0,DONE,1)/XBAR1_XBAR_INOUT13(DMA0,DONE,2)/XBAR1_XBAR_INOUT13(DMA0,DONE,3)/XBAR1_XBAR_INOUT13(DMA0,DONE,4)/XBAR1_XBAR_INOUT13(DMA0,DONE,5)/XBAR1_XBAR_INOUT13(DMA0,DONE,6)/XBAR1_XBAR_INOUT13(DMA0,DONE,7)/XBAR1_XBAR_IN13(DMA0,REQ,30)/XBAR1_XBAR_IN13(DMA0,REQ,31)/XBAR1_XBAR_IN13(DMA0,REQ,94)/XBAR1_XBAR_IN13(DMA0,REQ,95);XBAR1_XBAR_INOUT13(AOI,OUT,0)/XBAR1_XBAR_INOUT13(AOI,OUT,1)/XBAR1_XBAR_INOUT13(AOI,OUT,2)/XBAR1_XBAR_INOUT13(AOI,OUT,3);XBAR1_XBAR_INOUT13(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT13(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT13(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT13(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT13(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT13(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT13(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT13(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT13(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT13(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN13(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN13(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN13(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN13(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN13(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN13(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN13(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN13(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT13(XBARA,OUT,13)/XBAR1_XBAR_INOUT13(XBARA,IN,04)/XBAR1_XBAR_INOUT13(XBARA,IN,05)/XBAR1_XBAR_INOUT13(XBARA,IN,06)/XBAR1_XBAR_INOUT13(XBARA,IN,07)/XBAR1_XBAR_INOUT13(XBARA,IN,08)/XBAR1_XBAR_INOUT13(XBARA,IN,09)/XBAR1_XBAR_INOUT13(XBARA,IN,10)/XBAR1_XBAR_INOUT13(XBARA,IN,11)/XBAR1_XBAR_INOUT13(XBARA,IN,12)/XBAR1_XBAR_INOUT13(XBARA,IN,14)/XBAR1_XBAR_INOUT13(XBARA,IN,15)/XBAR1_XBAR_INOUT13(XBARA,IN,16)/XBAR1_XBAR_INOUT13(XBARA,IN,17)/XBAR1_XBAR_INOUT13(XBARA,IN,18)/XBAR1_XBAR_INOUT13(XBARA,IN,19)/XBAR1_XBAR_IN13(XBARA,IN,13)/XBAR1_XBAR_IN13(XBARA,OUT,04)/XBAR1_XBAR_IN13(XBARA,OUT,05)/XBAR1_XBAR_IN13(XBARA,OUT,06)/XBAR1_XBAR_IN13(XBARA,OUT,07)/XBAR1_XBAR_IN13(XBARA,OUT,08)/XBAR1_XBAR_IN13(XBARA,OUT,09)/XBAR1_XBAR_IN13(XBARA,OUT,10)/XBAR1_XBAR_IN13(XBARA,OUT,11)/XBAR1_XBAR_IN13(XBARA,OUT,12)/XBAR1_XBAR_IN13(XBARA,OUT,14)/XBAR1_XBAR_IN13(XBARA,OUT,15)/XBAR1_XBAR_IN13(XBARA,OUT,16)/XBAR1_XBAR_IN13(XBARA,OUT,17)/XBAR1_XBAR_IN13(XBARA,OUT,18)/XBAR1_XBAR_IN13(XBARA,OUT,19);XBAR1_XBAR_INOUT13(ENC1,POSMATCH)/XBAR1_XBAR_INOUT13(ENC2,POSMATCH)/XBAR1_XBAR_IN13(ENC1,PHASE,A)/XBAR1_XBAR_IN13(ENC1,PHASE,B)/XBAR1_XBAR_IN13(ENC1,INDEX)/XBAR1_XBAR_IN13(ENC1,HOME)/XBAR1_XBAR_IN13(ENC1,TRG)/XBAR1_XBAR_IN13(ENC2,PHASE,A)/XBAR1_XBAR_IN13(ENC2,PHASE,B)/XBAR1_XBAR_IN13(ENC2,INDEX)/XBAR1_XBAR_IN13(ENC2,HOME)/XBAR1_XBAR_IN13(ENC2,TRG);;;;;;;;;;CCM_PMIC_RDY(CCM,PMIC_RDY);;;;;;LPSPI2_SDI(LPSPI2,SDI)
3;GPIO_EMC_12;Weigher Spi MOSI;WEIGHER_SPI_MOSI;GPIO2_IO12(GPIO2,gpio_io,12);XBAR1_XBAR_IN12(LPUART1,TRG)/XBAR1_XBAR_IN12(LPUART2,TRG)/XBAR1_XBAR_IN12(LPUART3,TRG)/XBAR1_XBAR_IN12(LPUART4,TRG)/XBAR1_XBAR_IN12(LPUART5,TRG)/XBAR1_XBAR_IN12(LPUART6,TRG)/XBAR1_XBAR_IN12(LPUART7,TRG)/XBAR1_XBAR_IN12(LPUART8,TRG)/LPUART6_TX(LPUART6,TX);XBAR1_XBAR_IN12(LPSPI1,TRG)/XBAR1_XBAR_IN12(LPSPI2,TRG)/XBAR1_XBAR_IN12(LPSPI3,TRG)/XBAR1_XBAR_IN12(LPSPI4,TRG)/LPSPI2_SDO(LPSPI2,SDO);XBAR1_XBAR_INOUT12(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT12(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT12(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT12(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT12(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT12(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT12(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT12(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN12(PWM1,EXT,A0)/XBAR1_XBAR_IN12(PWM1,EXT,A1)/XBAR1_XBAR_IN12(PWM1,EXT,A2)/XBAR1_XBAR_IN12(PWM1,EXT,A3)/XBAR1_XBAR_IN12(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN12(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN12(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN12(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN12(PWM1,EXT_CLK)/XBAR1_XBAR_IN12(PWM1,FAULT,0)/XBAR1_XBAR_IN12(PWM1,FAULT,1)/XBAR1_XBAR_IN12(PWM1,FAULT,2)/XBAR1_XBAR_IN12(PWM1,FAULT,3)/XBAR1_XBAR_IN12(PWM1,EXT_FORCE)/XBAR1_XBAR_IN12(PWM2,EXT,A0)/XBAR1_XBAR_IN12(PWM2,EXT,A1)/XBAR1_XBAR_IN12(PWM2,EXT,A2)/XBAR1_XBAR_IN12(PWM2,EXT,A3)/XBAR1_XBAR_IN12(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN12(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN12(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN12(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN12(PWM2,EXT_CLK)/XBAR1_XBAR_IN12(PWM2,FAULT,0)/XBAR1_XBAR_IN12(PWM2,FAULT,1)/XBAR1_XBAR_IN12(PWM2,EXT_FORCE)/FLEXPWM2_PWMX2(PWM2,X,2);SAI1_TX_DATA0(SAI1,TX_DATA0);SEMC_CS0(SEMC,CS,0);XBAR1_XBAR_IN12(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN12(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT12(CMP1,OUT)/XBAR1_XBAR_INOUT12(CMP2,OUT)/XBAR1_XBAR_INOUT12(CMP3,OUT)/XBAR1_XBAR_INOUT12(CMP4,OUT)/XBAR1_XBAR_IN12(CMP1,SAMPLE)/XBAR1_XBAR_IN12(CMP2,SAMPLE)/XBAR1_XBAR_IN12(CMP3,SAMPLE)/XBAR1_XBAR_IN12(CMP4,SAMPLE);XBAR1_XBAR_INOUT12(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT12(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT12(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT12(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT12(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT12(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT12(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT12(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN12(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN12(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN12(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN12(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN12(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN12(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN12(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN12(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN12(LPI2C1,TRG)/XBAR1_XBAR_IN12(LPI2C2,TRG)/XBAR1_XBAR_IN12(LPI2C3,TRG)/XBAR1_XBAR_IN12(LPI2C4,TRG);;;XBAR1_XBAR_INOUT12(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT12(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT12(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT12(PIT,TRIGGER,3);XBAR1_XBAR_IN12(EWM,IN);XBAR1_XBAR_INOUT12(DMA0,DONE,0)/XBAR1_XBAR_INOUT12(DMA0,DONE,1)/XBAR1_XBAR_INOUT12(DMA0,DONE,2)/XBAR1_XBAR_INOUT12(DMA0,DONE,3)/XBAR1_XBAR_INOUT12(DMA0,DONE,4)/XBAR1_XBAR_INOUT12(DMA0,DONE,5)/XBAR1_XBAR_INOUT12(DMA0,DONE,6)/XBAR1_XBAR_INOUT12(DMA0,DONE,7)/XBAR1_XBAR_IN12(DMA0,REQ,30)/XBAR1_XBAR_IN12(DMA0,REQ,31)/XBAR1_XBAR_IN12(DMA0,REQ,94)/XBAR1_XBAR_IN12(DMA0,REQ,95);XBAR1_XBAR_INOUT12(AOI,OUT,0)/XBAR1_XBAR_INOUT12(AOI,OUT,1)/XBAR1_XBAR_INOUT12(AOI,OUT,2)/XBAR1_XBAR_INOUT12(AOI,OUT,3);XBAR1_XBAR_INOUT12(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT12(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT12(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT12(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT12(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT12(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT12(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT12(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT12(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT12(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN12(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN12(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN12(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN12(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN12(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN12(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN12(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN12(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT12(XBARA,OUT,12)/XBAR1_XBAR_INOUT12(XBARA,IN,04)/XBAR1_XBAR_INOUT12(XBARA,IN,05)/XBAR1_XBAR_INOUT12(XBARA,IN,06)/XBAR1_XBAR_INOUT12(XBARA,IN,07)/XBAR1_XBAR_INOUT12(XBARA,IN,08)/XBAR1_XBAR_INOUT12(XBARA,IN,09)/XBAR1_XBAR_INOUT12(XBARA,IN,10)/XBAR1_XBAR_INOUT12(XBARA,IN,11)/XBAR1_XBAR_INOUT12(XBARA,IN,13)/XBAR1_XBAR_INOUT12(XBARA,IN,14)/XBAR1_XBAR_INOUT12(XBARA,IN,15)/XBAR1_XBAR_INOUT12(XBARA,IN,16)/XBAR1_XBAR_INOUT12(XBARA,IN,17)/XBAR1_XBAR_INOUT12(XBARA,IN,18)/XBAR1_XBAR_INOUT12(XBARA,IN,19)/XBAR1_XBAR_IN12(XBARA,IN,12)/XBAR1_XBAR_IN12(XBARA,OUT,04)/XBAR1_XBAR_IN12(XBARA,OUT,05)/XBAR1_XBAR_IN12(XBARA,OUT,06)/XBAR1_XBAR_IN12(XBARA,OUT,07)/XBAR1_XBAR_IN12(XBARA,OUT,08)/XBAR1_XBAR_IN12(XBARA,OUT,09)/XBAR1_XBAR_IN12(XBARA,OUT,10)/XBAR1_XBAR_IN12(XBARA,OUT,11)/XBAR1_XBAR_IN12(XBARA,OUT,13)/XBAR1_XBAR_IN12(XBARA,OUT,14)/XBAR1_XBAR_IN12(XBARA,OUT,15)/XBAR1_XBAR_IN12(XBARA,OUT,16)/XBAR1_XBAR_IN12(XBARA,OUT,17)/XBAR1_XBAR_IN12(XBARA,OUT,18)/XBAR1_XBAR_IN12(XBARA,OUT,19);XBAR1_XBAR_INOUT12(ENC1,POSMATCH)/XBAR1_XBAR_INOUT12(ENC2,POSMATCH)/XBAR1_XBAR_IN12(ENC1,PHASE,A)/XBAR1_XBAR_IN12(ENC1,PHASE,B)/XBAR1_XBAR_IN12(ENC1,INDEX)/XBAR1_XBAR_IN12(ENC1,HOME)/XBAR1_XBAR_IN12(ENC1,TRG)/XBAR1_XBAR_IN12(ENC2,PHASE,A)/XBAR1_XBAR_IN12(ENC2,PHASE,B)/XBAR1_XBAR_IN12(ENC2,INDEX)/XBAR1_XBAR_IN12(ENC2,HOME)/XBAR1_XBAR_IN12(ENC2,TRG);;;;;;;;;;;;;;;;LPSPI2_SDO(LPSPI2,SDO)
4;GPIO_EMC_11;Weigher Spi CS;WEIGHER_SPI_CS;GPIO2_IO11(GPIO2,gpio_io,11);XBAR1_XBAR_IN11(LPUART1,TRG)/XBAR1_XBAR_IN11(LPUART2,TRG)/XBAR1_XBAR_IN11(LPUART3,TRG)/XBAR1_XBAR_IN11(LPUART4,TRG)/XBAR1_XBAR_IN11(LPUART5,TRG)/XBAR1_XBAR_IN11(LPUART6,TRG)/XBAR1_XBAR_IN11(LPUART7,TRG)/XBAR1_XBAR_IN11(LPUART8,TRG);XBAR1_XBAR_IN11(LPSPI1,TRG)/XBAR1_XBAR_IN11(LPSPI2,TRG)/XBAR1_XBAR_IN11(LPSPI3,TRG)/XBAR1_XBAR_IN11(LPSPI4,TRG)/LPSPI2_PCS0(LPSPI2,PCS0);XBAR1_XBAR_INOUT11(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT11(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT11(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT11(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT11(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT11(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT11(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT11(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN11(PWM1,EXT,A0)/XBAR1_XBAR_IN11(PWM1,EXT,A1)/XBAR1_XBAR_IN11(PWM1,EXT,A2)/XBAR1_XBAR_IN11(PWM1,EXT,A3)/XBAR1_XBAR_IN11(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN11(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN11(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN11(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN11(PWM1,EXT_CLK)/XBAR1_XBAR_IN11(PWM1,FAULT,0)/XBAR1_XBAR_IN11(PWM1,FAULT,1)/XBAR1_XBAR_IN11(PWM1,FAULT,2)/XBAR1_XBAR_IN11(PWM1,FAULT,3)/XBAR1_XBAR_IN11(PWM1,EXT_FORCE)/XBAR1_XBAR_IN11(PWM2,EXT,A0)/XBAR1_XBAR_IN11(PWM2,EXT,A1)/XBAR1_XBAR_IN11(PWM2,EXT,A2)/XBAR1_XBAR_IN11(PWM2,EXT,A3)/XBAR1_XBAR_IN11(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN11(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN11(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN11(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN11(PWM2,EXT_CLK)/XBAR1_XBAR_IN11(PWM2,FAULT,0)/XBAR1_XBAR_IN11(PWM2,FAULT,1)/XBAR1_XBAR_IN11(PWM2,EXT_FORCE)/FLEXPWM2_PWMX1(PWM2,X,1);SAI1_TX_BCLK(SAI1,TX_BCLK);SEMC_RAS(SEMC,RAS);XBAR1_XBAR_IN11(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN11(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT11(CMP1,OUT)/XBAR1_XBAR_INOUT11(CMP2,OUT)/XBAR1_XBAR_INOUT11(CMP3,OUT)/XBAR1_XBAR_INOUT11(CMP4,OUT)/XBAR1_XBAR_IN11(CMP1,SAMPLE)/XBAR1_XBAR_IN11(CMP2,SAMPLE)/XBAR1_XBAR_IN11(CMP3,SAMPLE)/XBAR1_XBAR_IN11(CMP4,SAMPLE);XBAR1_XBAR_INOUT11(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT11(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT11(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT11(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT11(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT11(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT11(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT11(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN11(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN11(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN11(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN11(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN11(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN11(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN11(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN11(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN11(LPI2C1,TRG)/XBAR1_XBAR_IN11(LPI2C2,TRG)/XBAR1_XBAR_IN11(LPI2C3,TRG)/XBAR1_XBAR_IN11(LPI2C4,TRG)/LPI2C4_SCL(LPI2C4,SCL);;;XBAR1_XBAR_INOUT11(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT11(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT11(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT11(PIT,TRIGGER,3);XBAR1_XBAR_IN11(EWM,IN);XBAR1_XBAR_INOUT11(DMA0,DONE,0)/XBAR1_XBAR_INOUT11(DMA0,DONE,1)/XBAR1_XBAR_INOUT11(DMA0,DONE,2)/XBAR1_XBAR_INOUT11(DMA0,DONE,3)/XBAR1_XBAR_INOUT11(DMA0,DONE,4)/XBAR1_XBAR_INOUT11(DMA0,DONE,5)/XBAR1_XBAR_INOUT11(DMA0,DONE,6)/XBAR1_XBAR_INOUT11(DMA0,DONE,7)/XBAR1_XBAR_IN11(DMA0,REQ,30)/XBAR1_XBAR_IN11(DMA0,REQ,31)/XBAR1_XBAR_IN11(DMA0,REQ,94)/XBAR1_XBAR_IN11(DMA0,REQ,95);XBAR1_XBAR_INOUT11(AOI,OUT,0)/XBAR1_XBAR_INOUT11(AOI,OUT,1)/XBAR1_XBAR_INOUT11(AOI,OUT,2)/XBAR1_XBAR_INOUT11(AOI,OUT,3);XBAR1_XBAR_INOUT11(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT11(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT11(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT11(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT11(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT11(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT11(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT11(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT11(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT11(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN11(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN11(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN11(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN11(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN11(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN11(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN11(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN11(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT11(XBARA,OUT,11)/XBAR1_XBAR_INOUT11(XBARA,IN,04)/XBAR1_XBAR_INOUT11(XBARA,IN,05)/XBAR1_XBAR_INOUT11(XBARA,IN,06)/XBAR1_XBAR_INOUT11(XBARA,IN,07)/XBAR1_XBAR_INOUT11(XBARA,IN,08)/XBAR1_XBAR_INOUT11(XBARA,IN,09)/XBAR1_XBAR_INOUT11(XBARA,IN,10)/XBAR1_XBAR_INOUT11(XBARA,IN,12)/XBAR1_XBAR_INOUT11(XBARA,IN,13)/XBAR1_XBAR_INOUT11(XBARA,IN,14)/XBAR1_XBAR_INOUT11(XBARA,IN,15)/XBAR1_XBAR_INOUT11(XBARA,IN,16)/XBAR1_XBAR_INOUT11(XBARA,IN,17)/XBAR1_XBAR_INOUT11(XBARA,IN,18)/XBAR1_XBAR_INOUT11(XBARA,IN,19)/XBAR1_XBAR_IN11(XBARA,IN,11)/XBAR1_XBAR_IN11(XBARA,OUT,04)/XBAR1_XBAR_IN11(XBARA,OUT,05)/XBAR1_XBAR_IN11(XBARA,OUT,06)/XBAR1_XBAR_IN11(XBARA,OUT,07)/XBAR1_XBAR_IN11(XBARA,OUT,08)/XBAR1_XBAR_IN11(XBARA,OUT,09)/XBAR1_XBAR_IN11(XBARA,OUT,10)/XBAR1_XBAR_IN11(XBARA,OUT,12)/XBAR1_XBAR_IN11(XBARA,OUT,13)/XBAR1_XBAR_IN11(XBARA,OUT,14)/XBAR1_XBAR_IN11(XBARA,OUT,15)/XBAR1_XBAR_IN11(XBARA,OUT,16)/XBAR1_XBAR_IN11(XBARA,OUT,17)/XBAR1_XBAR_IN11(XBARA,OUT,18)/XBAR1_XBAR_IN11(XBARA,OUT,19);XBAR1_XBAR_INOUT11(ENC1,POSMATCH)/XBAR1_XBAR_INOUT11(ENC2,POSMATCH)/XBAR1_XBAR_IN11(ENC1,PHASE,A)/XBAR1_XBAR_IN11(ENC1,PHASE,B)/XBAR1_XBAR_IN11(ENC1,INDEX)/XBAR1_XBAR_IN11(ENC1,HOME)/XBAR1_XBAR_IN11(ENC1,TRG)/XBAR1_XBAR_IN11(ENC2,PHASE,A)/XBAR1_XBAR_IN11(ENC2,PHASE,B)/XBAR1_XBAR_IN11(ENC2,INDEX)/XBAR1_XBAR_IN11(ENC2,HOME)/XBAR1_XBAR_IN11(ENC2,TRG);;;;;;;;;;;;;;;;LPSPI2_PCS0(LPSPI2,PCS0)
5;VDD_SOC_IN0;;;;;;;;;;VDD_SOC_IN0(SUPPLY,VDD_SOC_IN,0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
6;VSS0;;;;;;;;;;VSS0(SUPPLY,VSS,0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
7;GPIO_EMC_10;Weigher Spi CLK;WEIGHER_SPI_CLK;GPIO2_IO10(GPIO2,gpio_io,10);XBAR1_XBAR_IN10(LPUART1,TRG)/XBAR1_XBAR_IN10(LPUART2,TRG)/XBAR1_XBAR_IN10(LPUART3,TRG)/XBAR1_XBAR_IN10(LPUART4,TRG)/XBAR1_XBAR_IN10(LPUART5,TRG)/XBAR1_XBAR_IN10(LPUART6,TRG)/XBAR1_XBAR_IN10(LPUART7,TRG)/XBAR1_XBAR_IN10(LPUART8,TRG);XBAR1_XBAR_IN10(LPSPI1,TRG)/XBAR1_XBAR_IN10(LPSPI2,TRG)/XBAR1_XBAR_IN10(LPSPI3,TRG)/XBAR1_XBAR_IN10(LPSPI4,TRG)/LPSPI2_SCK(LPSPI2,SCK);XBAR1_XBAR_INOUT10(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT10(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT10(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT10(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT10(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT10(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT10(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT10(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN10(PWM1,EXT,A0)/XBAR1_XBAR_IN10(PWM1,EXT,A1)/XBAR1_XBAR_IN10(PWM1,EXT,A2)/XBAR1_XBAR_IN10(PWM1,EXT,A3)/XBAR1_XBAR_IN10(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN10(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN10(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN10(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN10(PWM1,EXT_CLK)/XBAR1_XBAR_IN10(PWM1,FAULT,0)/XBAR1_XBAR_IN10(PWM1,FAULT,1)/XBAR1_XBAR_IN10(PWM1,FAULT,2)/XBAR1_XBAR_IN10(PWM1,FAULT,3)/XBAR1_XBAR_IN10(PWM1,EXT_FORCE)/XBAR1_XBAR_IN10(PWM2,EXT,A0)/XBAR1_XBAR_IN10(PWM2,EXT,A1)/XBAR1_XBAR_IN10(PWM2,EXT,A2)/XBAR1_XBAR_IN10(PWM2,EXT,A3)/XBAR1_XBAR_IN10(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN10(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN10(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN10(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN10(PWM2,EXT_CLK)/XBAR1_XBAR_IN10(PWM2,FAULT,0)/XBAR1_XBAR_IN10(PWM2,FAULT,1)/XBAR1_XBAR_IN10(PWM2,EXT_FORCE)/FLEXPWM2_PWMX0(PWM2,X,0);SAI1_TX_SYNC(SAI1,TX_SYNC);SEMC_CAS(SEMC,CAS);XBAR1_XBAR_IN10(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN10(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT10(CMP1,OUT)/XBAR1_XBAR_INOUT10(CMP2,OUT)/XBAR1_XBAR_INOUT10(CMP3,OUT)/XBAR1_XBAR_INOUT10(CMP4,OUT)/XBAR1_XBAR_IN10(CMP1,SAMPLE)/XBAR1_XBAR_IN10(CMP2,SAMPLE)/XBAR1_XBAR_IN10(CMP3,SAMPLE)/XBAR1_XBAR_IN10(CMP4,SAMPLE);XBAR1_XBAR_INOUT10(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT10(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT10(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT10(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT10(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT10(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT10(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT10(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN10(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN10(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN10(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN10(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN10(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN10(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN10(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN10(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN10(LPI2C1,TRG)/XBAR1_XBAR_IN10(LPI2C2,TRG)/XBAR1_XBAR_IN10(LPI2C3,TRG)/XBAR1_XBAR_IN10(LPI2C4,TRG)/LPI2C4_SDA(LPI2C4,SDA);;;XBAR1_XBAR_INOUT10(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT10(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT10(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT10(PIT,TRIGGER,3);XBAR1_XBAR_IN10(EWM,IN);XBAR1_XBAR_INOUT10(DMA0,DONE,0)/XBAR1_XBAR_INOUT10(DMA0,DONE,1)/XBAR1_XBAR_INOUT10(DMA0,DONE,2)/XBAR1_XBAR_INOUT10(DMA0,DONE,3)/XBAR1_XBAR_INOUT10(DMA0,DONE,4)/XBAR1_XBAR_INOUT10(DMA0,DONE,5)/XBAR1_XBAR_INOUT10(DMA0,DONE,6)/XBAR1_XBAR_INOUT10(DMA0,DONE,7)/XBAR1_XBAR_IN10(DMA0,REQ,30)/XBAR1_XBAR_IN10(DMA0,REQ,31)/XBAR1_XBAR_IN10(DMA0,REQ,94)/XBAR1_XBAR_IN10(DMA0,REQ,95);XBAR1_XBAR_INOUT10(AOI,OUT,0)/XBAR1_XBAR_INOUT10(AOI,OUT,1)/XBAR1_XBAR_INOUT10(AOI,OUT,2)/XBAR1_XBAR_INOUT10(AOI,OUT,3);XBAR1_XBAR_INOUT10(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT10(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT10(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT10(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT10(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT10(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT10(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT10(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT10(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT10(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN10(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN10(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN10(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN10(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN10(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN10(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN10(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN10(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT10(XBARA,OUT,10)/XBAR1_XBAR_INOUT10(XBARA,IN,04)/XBAR1_XBAR_INOUT10(XBARA,IN,05)/XBAR1_XBAR_INOUT10(XBARA,IN,06)/XBAR1_XBAR_INOUT10(XBARA,IN,07)/XBAR1_XBAR_INOUT10(XBARA,IN,08)/XBAR1_XBAR_INOUT10(XBARA,IN,09)/XBAR1_XBAR_INOUT10(XBARA,IN,11)/XBAR1_XBAR_INOUT10(XBARA,IN,12)/XBAR1_XBAR_INOUT10(XBARA,IN,13)/XBAR1_XBAR_INOUT10(XBARA,IN,14)/XBAR1_XBAR_INOUT10(XBARA,IN,15)/XBAR1_XBAR_INOUT10(XBARA,IN,16)/XBAR1_XBAR_INOUT10(XBARA,IN,17)/XBAR1_XBAR_INOUT10(XBARA,IN,18)/XBAR1_XBAR_INOUT10(XBARA,IN,19)/XBAR1_XBAR_IN10(XBARA,IN,10)/XBAR1_XBAR_IN10(XBARA,OUT,04)/XBAR1_XBAR_IN10(XBARA,OUT,05)/XBAR1_XBAR_IN10(XBARA,OUT,06)/XBAR1_XBAR_IN10(XBARA,OUT,07)/XBAR1_XBAR_IN10(XBARA,OUT,08)/XBAR1_XBAR_IN10(XBARA,OUT,09)/XBAR1_XBAR_IN10(XBARA,OUT,11)/XBAR1_XBAR_IN10(XBARA,OUT,12)/XBAR1_XBAR_IN10(XBARA,OUT,13)/XBAR1_XBAR_IN10(XBARA,OUT,14)/XBAR1_XBAR_IN10(XBARA,OUT,15)/XBAR1_XBAR_IN10(XBARA,OUT,16)/XBAR1_XBAR_IN10(XBARA,OUT,17)/XBAR1_XBAR_IN10(XBARA,OUT,18)/XBAR1_XBAR_IN10(XBARA,OUT,19);XBAR1_XBAR_INOUT10(ENC1,POSMATCH)/XBAR1_XBAR_INOUT10(ENC2,POSMATCH)/XBAR1_XBAR_IN10(ENC1,PHASE,A)/XBAR1_XBAR_IN10(ENC1,PHASE,B)/XBAR1_XBAR_IN10(ENC1,INDEX)/XBAR1_XBAR_IN10(ENC1,HOME)/XBAR1_XBAR_IN10(ENC1,TRG)/XBAR1_XBAR_IN10(ENC2,PHASE,A)/XBAR1_XBAR_IN10(ENC2,PHASE,B)/XBAR1_XBAR_IN10(ENC2,INDEX)/XBAR1_XBAR_IN10(ENC2,HOME)/XBAR1_XBAR_IN10(ENC2,TRG);;;;;;;;;;;;;;;;LPSPI2_SCK(LPSPI2,SCK)
8;GPIO_EMC_09;Print Head Strobe;PRINT_HEAD_STROBE;GPIO2_IO09(GPIO2,gpio_io,09);XBAR1_XBAR_IN09(LPUART1,TRG)/XBAR1_XBAR_IN09(LPUART2,TRG)/XBAR1_XBAR_IN09(LPUART3,TRG)/XBAR1_XBAR_IN09(LPUART4,TRG)/XBAR1_XBAR_IN09(LPUART5,TRG)/XBAR1_XBAR_IN09(LPUART6,TRG)/XBAR1_XBAR_IN09(LPUART7,TRG)/XBAR1_XBAR_IN09(LPUART8,TRG);XBAR1_XBAR_IN09(LPSPI1,TRG)/XBAR1_XBAR_IN09(LPSPI2,TRG)/XBAR1_XBAR_IN09(LPSPI3,TRG)/XBAR1_XBAR_IN09(LPSPI4,TRG);XBAR1_XBAR_INOUT09(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT09(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT09(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT09(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT09(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT09(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT09(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT09(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN09(PWM1,EXT,A0)/XBAR1_XBAR_IN09(PWM1,EXT,A1)/XBAR1_XBAR_IN09(PWM1,EXT,A2)/XBAR1_XBAR_IN09(PWM1,EXT,A3)/XBAR1_XBAR_IN09(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN09(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN09(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN09(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN09(PWM1,EXT_CLK)/XBAR1_XBAR_IN09(PWM1,FAULT,0)/XBAR1_XBAR_IN09(PWM1,FAULT,1)/XBAR1_XBAR_IN09(PWM1,FAULT,2)/XBAR1_XBAR_IN09(PWM1,FAULT,3)/XBAR1_XBAR_IN09(PWM1,EXT_FORCE)/XBAR1_XBAR_IN09(PWM2,EXT,A0)/XBAR1_XBAR_IN09(PWM2,EXT,A1)/XBAR1_XBAR_IN09(PWM2,EXT,A2)/XBAR1_XBAR_IN09(PWM2,EXT,A3)/XBAR1_XBAR_IN09(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN09(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN09(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN09(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN09(PWM2,EXT_CLK)/XBAR1_XBAR_IN09(PWM2,FAULT,0)/XBAR1_XBAR_IN09(PWM2,FAULT,1)/XBAR1_XBAR_IN09(PWM2,EXT_FORCE);SAI2_RX_BCLK(SAI2,RX_BCLK);SEMC_WE(SEMC,WE);XBAR1_XBAR_IN09(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN09(FLEXIO1,TRIG,1)/FLEXIO1_FLEXIO21(FLEXIO1,IO,21);;XBAR1_XBAR_INOUT09(CMP1,OUT)/XBAR1_XBAR_INOUT09(CMP2,OUT)/XBAR1_XBAR_INOUT09(CMP3,OUT)/XBAR1_XBAR_INOUT09(CMP4,OUT)/XBAR1_XBAR_IN09(CMP1,SAMPLE)/XBAR1_XBAR_IN09(CMP2,SAMPLE)/XBAR1_XBAR_IN09(CMP3,SAMPLE)/XBAR1_XBAR_IN09(CMP4,SAMPLE);XBAR1_XBAR_INOUT09(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT09(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT09(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT09(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT09(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT09(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT09(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT09(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN09(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN09(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN09(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN09(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN09(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN09(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN09(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN09(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN09(LPI2C1,TRG)/XBAR1_XBAR_IN09(LPI2C2,TRG)/XBAR1_XBAR_IN09(LPI2C3,TRG)/XBAR1_XBAR_IN09(LPI2C4,TRG);;;XBAR1_XBAR_INOUT09(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT09(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT09(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT09(PIT,TRIGGER,3);XBAR1_XBAR_IN09(EWM,IN);XBAR1_XBAR_INOUT09(DMA0,DONE,0)/XBAR1_XBAR_INOUT09(DMA0,DONE,1)/XBAR1_XBAR_INOUT09(DMA0,DONE,2)/XBAR1_XBAR_INOUT09(DMA0,DONE,3)/XBAR1_XBAR_INOUT09(DMA0,DONE,4)/XBAR1_XBAR_INOUT09(DMA0,DONE,5)/XBAR1_XBAR_INOUT09(DMA0,DONE,6)/XBAR1_XBAR_INOUT09(DMA0,DONE,7)/XBAR1_XBAR_IN09(DMA0,REQ,30)/XBAR1_XBAR_IN09(DMA0,REQ,31)/XBAR1_XBAR_IN09(DMA0,REQ,94)/XBAR1_XBAR_IN09(DMA0,REQ,95);XBAR1_XBAR_INOUT09(AOI,OUT,0)/XBAR1_XBAR_INOUT09(AOI,OUT,1)/XBAR1_XBAR_INOUT09(AOI,OUT,2)/XBAR1_XBAR_INOUT09(AOI,OUT,3);XBAR1_XBAR_INOUT09(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT09(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT09(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT09(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT09(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT09(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT09(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT09(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT09(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT09(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN09(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN09(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN09(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN09(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN09(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN09(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN09(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN09(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT09(XBARA,OUT,09)/XBAR1_XBAR_INOUT09(XBARA,IN,04)/XBAR1_XBAR_INOUT09(XBARA,IN,05)/XBAR1_XBAR_INOUT09(XBARA,IN,06)/XBAR1_XBAR_INOUT09(XBARA,IN,07)/XBAR1_XBAR_INOUT09(XBARA,IN,08)/XBAR1_XBAR_INOUT09(XBARA,IN,10)/XBAR1_XBAR_INOUT09(XBARA,IN,11)/XBAR1_XBAR_INOUT09(XBARA,IN,12)/XBAR1_XBAR_INOUT09(XBARA,IN,13)/XBAR1_XBAR_INOUT09(XBARA,IN,14)/XBAR1_XBAR_INOUT09(XBARA,IN,15)/XBAR1_XBAR_INOUT09(XBARA,IN,16)/XBAR1_XBAR_INOUT09(XBARA,IN,17)/XBAR1_XBAR_INOUT09(XBARA,IN,18)/XBAR1_XBAR_INOUT09(XBARA,IN,19)/XBAR1_XBAR_IN09(XBARA,IN,09)/XBAR1_XBAR_IN09(XBARA,OUT,04)/XBAR1_XBAR_IN09(XBARA,OUT,05)/XBAR1_XBAR_IN09(XBARA,OUT,06)/XBAR1_XBAR_IN09(XBARA,OUT,07)/XBAR1_XBAR_IN09(XBARA,OUT,08)/XBAR1_XBAR_IN09(XBARA,OUT,10)/XBAR1_XBAR_IN09(XBARA,OUT,11)/XBAR1_XBAR_IN09(XBARA,OUT,12)/XBAR1_XBAR_IN09(XBARA,OUT,13)/XBAR1_XBAR_IN09(XBARA,OUT,14)/XBAR1_XBAR_IN09(XBARA,OUT,15)/XBAR1_XBAR_IN09(XBARA,OUT,16)/XBAR1_XBAR_IN09(XBARA,OUT,17)/XBAR1_XBAR_IN09(XBARA,OUT,18)/XBAR1_XBAR_IN09(XBARA,OUT,19);XBAR1_XBAR_INOUT09(ENC1,POSMATCH)/XBAR1_XBAR_INOUT09(ENC2,POSMATCH)/XBAR1_XBAR_IN09(ENC1,PHASE,A)/XBAR1_XBAR_IN09(ENC1,PHASE,B)/XBAR1_XBAR_IN09(ENC1,INDEX)/XBAR1_XBAR_IN09(ENC1,HOME)/XBAR1_XBAR_IN09(ENC1,TRG)/XBAR1_XBAR_IN09(ENC2,PHASE,A)/XBAR1_XBAR_IN09(ENC2,PHASE,B)/XBAR1_XBAR_IN09(ENC2,INDEX)/XBAR1_XBAR_IN09(ENC2,HOME)/XBAR1_XBAR_IN09(ENC2,TRG);;;;FLEXCAN2_RX(CAN2,RX);;;;;;;;;;;;GPIO2_IO09(GPIO2,gpio_io,09)
9;GPIO_EMC_08;Print Head Latch;PRINT_HEAD_LATCH;GPIO2_IO08(GPIO2,gpio_io,08);XBAR1_XBAR_IN08(LPUART1,TRG)/XBAR1_XBAR_IN08(LPUART2,TRG)/XBAR1_XBAR_IN08(LPUART3,TRG)/XBAR1_XBAR_IN08(LPUART4,TRG)/XBAR1_XBAR_IN08(LPUART5,TRG)/XBAR1_XBAR_IN08(LPUART6,TRG)/XBAR1_XBAR_IN08(LPUART7,TRG)/XBAR1_XBAR_IN08(LPUART8,TRG);XBAR1_XBAR_IN08(LPSPI1,TRG)/XBAR1_XBAR_IN08(LPSPI2,TRG)/XBAR1_XBAR_IN08(LPSPI3,TRG)/XBAR1_XBAR_IN08(LPSPI4,TRG);XBAR1_XBAR_INOUT08(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT08(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT08(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT08(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT08(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT08(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT08(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT08(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN08(PWM1,EXT,A0)/XBAR1_XBAR_IN08(PWM1,EXT,A1)/XBAR1_XBAR_IN08(PWM1,EXT,A2)/XBAR1_XBAR_IN08(PWM1,EXT,A3)/XBAR1_XBAR_IN08(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN08(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN08(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN08(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN08(PWM1,EXT_CLK)/XBAR1_XBAR_IN08(PWM1,FAULT,0)/XBAR1_XBAR_IN08(PWM1,FAULT,1)/XBAR1_XBAR_IN08(PWM1,FAULT,2)/XBAR1_XBAR_IN08(PWM1,FAULT,3)/XBAR1_XBAR_IN08(PWM1,EXT_FORCE)/XBAR1_XBAR_IN08(PWM2,EXT,A0)/XBAR1_XBAR_IN08(PWM2,EXT,A1)/XBAR1_XBAR_IN08(PWM2,EXT,A2)/XBAR1_XBAR_IN08(PWM2,EXT,A3)/XBAR1_XBAR_IN08(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN08(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN08(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN08(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN08(PWM2,EXT_CLK)/XBAR1_XBAR_IN08(PWM2,FAULT,0)/XBAR1_XBAR_IN08(PWM2,FAULT,1)/XBAR1_XBAR_IN08(PWM2,EXT_FORCE);SAI2_RX_DATA(SAI2,RX_DATA);SEMC_DM0(SEMC,DM,0);XBAR1_XBAR_IN08(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN08(FLEXIO1,TRIG,1)/FLEXIO1_FLEXIO20(FLEXIO1,IO,20);;XBAR1_XBAR_INOUT08(CMP1,OUT)/XBAR1_XBAR_INOUT08(CMP2,OUT)/XBAR1_XBAR_INOUT08(CMP3,OUT)/XBAR1_XBAR_INOUT08(CMP4,OUT)/XBAR1_XBAR_IN08(CMP1,SAMPLE)/XBAR1_XBAR_IN08(CMP2,SAMPLE)/XBAR1_XBAR_IN08(CMP3,SAMPLE)/XBAR1_XBAR_IN08(CMP4,SAMPLE);XBAR1_XBAR_INOUT08(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT08(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT08(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT08(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT08(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT08(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT08(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT08(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN08(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN08(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN08(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN08(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN08(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN08(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN08(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN08(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN08(LPI2C1,TRG)/XBAR1_XBAR_IN08(LPI2C2,TRG)/XBAR1_XBAR_IN08(LPI2C3,TRG)/XBAR1_XBAR_IN08(LPI2C4,TRG);;;XBAR1_XBAR_INOUT08(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT08(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT08(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT08(PIT,TRIGGER,3);XBAR1_XBAR_IN08(EWM,IN);XBAR1_XBAR_INOUT08(DMA0,DONE,0)/XBAR1_XBAR_INOUT08(DMA0,DONE,1)/XBAR1_XBAR_INOUT08(DMA0,DONE,2)/XBAR1_XBAR_INOUT08(DMA0,DONE,3)/XBAR1_XBAR_INOUT08(DMA0,DONE,4)/XBAR1_XBAR_INOUT08(DMA0,DONE,5)/XBAR1_XBAR_INOUT08(DMA0,DONE,6)/XBAR1_XBAR_INOUT08(DMA0,DONE,7)/XBAR1_XBAR_IN08(DMA0,REQ,30)/XBAR1_XBAR_IN08(DMA0,REQ,31)/XBAR1_XBAR_IN08(DMA0,REQ,94)/XBAR1_XBAR_IN08(DMA0,REQ,95);XBAR1_XBAR_INOUT08(AOI,OUT,0)/XBAR1_XBAR_INOUT08(AOI,OUT,1)/XBAR1_XBAR_INOUT08(AOI,OUT,2)/XBAR1_XBAR_INOUT08(AOI,OUT,3);XBAR1_XBAR_INOUT08(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT08(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT08(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT08(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT08(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT08(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT08(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT08(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT08(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT08(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN08(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN08(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN08(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN08(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN08(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN08(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN08(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN08(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT08(XBARA,OUT,08)/XBAR1_XBAR_INOUT08(XBARA,IN,04)/XBAR1_XBAR_INOUT08(XBARA,IN,05)/XBAR1_XBAR_INOUT08(XBARA,IN,06)/XBAR1_XBAR_INOUT08(XBARA,IN,07)/XBAR1_XBAR_INOUT08(XBARA,IN,09)/XBAR1_XBAR_INOUT08(XBARA,IN,10)/XBAR1_XBAR_INOUT08(XBARA,IN,11)/XBAR1_XBAR_INOUT08(XBARA,IN,12)/XBAR1_XBAR_INOUT08(XBARA,IN,13)/XBAR1_XBAR_INOUT08(XBARA,IN,14)/XBAR1_XBAR_INOUT08(XBARA,IN,15)/XBAR1_XBAR_INOUT08(XBARA,IN,16)/XBAR1_XBAR_INOUT08(XBARA,IN,17)/XBAR1_XBAR_INOUT08(XBARA,IN,18)/XBAR1_XBAR_INOUT08(XBARA,IN,19)/XBAR1_XBAR_IN08(XBARA,IN,08)/XBAR1_XBAR_IN08(XBARA,OUT,04)/XBAR1_XBAR_IN08(XBARA,OUT,05)/XBAR1_XBAR_IN08(XBARA,OUT,06)/XBAR1_XBAR_IN08(XBARA,OUT,07)/XBAR1_XBAR_IN08(XBARA,OUT,09)/XBAR1_XBAR_IN08(XBARA,OUT,10)/XBAR1_XBAR_IN08(XBARA,OUT,11)/XBAR1_XBAR_IN08(XBARA,OUT,12)/XBAR1_XBAR_IN08(XBARA,OUT,13)/XBAR1_XBAR_IN08(XBARA,OUT,14)/XBAR1_XBAR_IN08(XBARA,OUT,15)/XBAR1_XBAR_IN08(XBARA,OUT,16)/XBAR1_XBAR_IN08(XBARA,OUT,17)/XBAR1_XBAR_IN08(XBARA,OUT,18)/XBAR1_XBAR_IN08(XBARA,OUT,19);XBAR1_XBAR_INOUT08(ENC1,POSMATCH)/XBAR1_XBAR_INOUT08(ENC2,POSMATCH)/XBAR1_XBAR_IN08(ENC1,PHASE,A)/XBAR1_XBAR_IN08(ENC1,PHASE,B)/XBAR1_XBAR_IN08(ENC1,INDEX)/XBAR1_XBAR_IN08(ENC1,HOME)/XBAR1_XBAR_IN08(ENC1,TRG)/XBAR1_XBAR_IN08(ENC2,PHASE,A)/XBAR1_XBAR_IN08(ENC2,PHASE,B)/XBAR1_XBAR_IN08(ENC2,INDEX)/XBAR1_XBAR_IN08(ENC2,HOME)/XBAR1_XBAR_IN08(ENC2,TRG);;;;FLEXCAN2_TX(CAN2,TX);;;;;;;;;;;;GPIO2_IO08(GPIO2,gpio_io,08)
10;GPIO_EMC_07;Print Head Strobe EN;PRINT_HEAD_STROBE_EN;GPIO2_IO07(GPIO2,gpio_io,07);XBAR1_XBAR_IN07(LPUART1,TRG)/XBAR1_XBAR_IN07(LPUART2,TRG)/XBAR1_XBAR_IN07(LPUART3,TRG)/XBAR1_XBAR_IN07(LPUART4,TRG)/XBAR1_XBAR_IN07(LPUART5,TRG)/XBAR1_XBAR_IN07(LPUART6,TRG)/XBAR1_XBAR_IN07(LPUART7,TRG)/XBAR1_XBAR_IN07(LPUART8,TRG)/LPUART3_RX(LPUART3,RX);XBAR1_XBAR_IN07(LPSPI1,TRG)/XBAR1_XBAR_IN07(LPSPI2,TRG)/XBAR1_XBAR_IN07(LPSPI3,TRG)/XBAR1_XBAR_IN07(LPSPI4,TRG);XBAR1_XBAR_INOUT07(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT07(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT07(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT07(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT07(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT07(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT07(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT07(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN07(PWM1,EXT,A0)/XBAR1_XBAR_IN07(PWM1,EXT,A1)/XBAR1_XBAR_IN07(PWM1,EXT,A2)/XBAR1_XBAR_IN07(PWM1,EXT,A3)/XBAR1_XBAR_IN07(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN07(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN07(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN07(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN07(PWM1,EXT_CLK)/XBAR1_XBAR_IN07(PWM1,FAULT,0)/XBAR1_XBAR_IN07(PWM1,FAULT,1)/XBAR1_XBAR_IN07(PWM1,FAULT,2)/XBAR1_XBAR_IN07(PWM1,FAULT,3)/XBAR1_XBAR_IN07(PWM1,EXT_FORCE)/XBAR1_XBAR_IN07(PWM2,EXT,A0)/XBAR1_XBAR_IN07(PWM2,EXT,A1)/XBAR1_XBAR_IN07(PWM2,EXT,A2)/XBAR1_XBAR_IN07(PWM2,EXT,A3)/XBAR1_XBAR_IN07(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN07(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN07(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN07(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN07(PWM2,EXT_CLK)/XBAR1_XBAR_IN07(PWM2,FAULT,0)/XBAR1_XBAR_IN07(PWM2,FAULT,1)/XBAR1_XBAR_IN07(PWM2,EXT_FORCE);SAI2_RX_SYNC(SAI2,RX_SYNC);SEMC_DATA07(SEMC,DATA,07);XBAR1_XBAR_IN07(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN07(FLEXIO1,TRIG,1)/FLEXIO1_FLEXIO19(FLEXIO1,IO,19);;XBAR1_XBAR_INOUT07(CMP1,OUT)/XBAR1_XBAR_INOUT07(CMP2,OUT)/XBAR1_XBAR_INOUT07(CMP3,OUT)/XBAR1_XBAR_INOUT07(CMP4,OUT)/XBAR1_XBAR_IN07(CMP1,SAMPLE)/XBAR1_XBAR_IN07(CMP2,SAMPLE)/XBAR1_XBAR_IN07(CMP3,SAMPLE)/XBAR1_XBAR_IN07(CMP4,SAMPLE);XBAR1_XBAR_INOUT07(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT07(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT07(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT07(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT07(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT07(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT07(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT07(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN07(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN07(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN07(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN07(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN07(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN07(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN07(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN07(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN07(LPI2C1,TRG)/XBAR1_XBAR_IN07(LPI2C2,TRG)/XBAR1_XBAR_IN07(LPI2C3,TRG)/XBAR1_XBAR_IN07(LPI2C4,TRG);;;XBAR1_XBAR_INOUT07(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT07(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT07(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT07(PIT,TRIGGER,3);XBAR1_XBAR_IN07(EWM,IN);XBAR1_XBAR_INOUT07(DMA0,DONE,0)/XBAR1_XBAR_INOUT07(DMA0,DONE,1)/XBAR1_XBAR_INOUT07(DMA0,DONE,2)/XBAR1_XBAR_INOUT07(DMA0,DONE,3)/XBAR1_XBAR_INOUT07(DMA0,DONE,4)/XBAR1_XBAR_INOUT07(DMA0,DONE,5)/XBAR1_XBAR_INOUT07(DMA0,DONE,6)/XBAR1_XBAR_INOUT07(DMA0,DONE,7)/XBAR1_XBAR_IN07(DMA0,REQ,30)/XBAR1_XBAR_IN07(DMA0,REQ,31)/XBAR1_XBAR_IN07(DMA0,REQ,94)/XBAR1_XBAR_IN07(DMA0,REQ,95);XBAR1_XBAR_INOUT07(AOI,OUT,0)/XBAR1_XBAR_INOUT07(AOI,OUT,1)/XBAR1_XBAR_INOUT07(AOI,OUT,2)/XBAR1_XBAR_INOUT07(AOI,OUT,3);XBAR1_XBAR_INOUT07(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT07(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT07(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT07(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT07(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT07(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT07(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT07(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT07(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT07(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN07(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN07(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN07(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN07(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN07(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN07(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN07(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN07(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT07(XBARA,OUT,07)/XBAR1_XBAR_INOUT07(XBARA,IN,04)/XBAR1_XBAR_INOUT07(XBARA,IN,05)/XBAR1_XBAR_INOUT07(XBARA,IN,06)/XBAR1_XBAR_INOUT07(XBARA,IN,08)/XBAR1_XBAR_INOUT07(XBARA,IN,09)/XBAR1_XBAR_INOUT07(XBARA,IN,10)/XBAR1_XBAR_INOUT07(XBARA,IN,11)/XBAR1_XBAR_INOUT07(XBARA,IN,12)/XBAR1_XBAR_INOUT07(XBARA,IN,13)/XBAR1_XBAR_INOUT07(XBARA,IN,14)/XBAR1_XBAR_INOUT07(XBARA,IN,15)/XBAR1_XBAR_INOUT07(XBARA,IN,16)/XBAR1_XBAR_INOUT07(XBARA,IN,17)/XBAR1_XBAR_INOUT07(XBARA,IN,18)/XBAR1_XBAR_INOUT07(XBARA,IN,19)/XBAR1_XBAR_IN07(XBARA,IN,07)/XBAR1_XBAR_IN07(XBARA,OUT,04)/XBAR1_XBAR_IN07(XBARA,OUT,05)/XBAR1_XBAR_IN07(XBARA,OUT,06)/XBAR1_XBAR_IN07(XBARA,OUT,08)/XBAR1_XBAR_IN07(XBARA,OUT,09)/XBAR1_XBAR_IN07(XBARA,OUT,10)/XBAR1_XBAR_IN07(XBARA,OUT,11)/XBAR1_XBAR_IN07(XBARA,OUT,12)/XBAR1_XBAR_IN07(XBARA,OUT,13)/XBAR1_XBAR_IN07(XBARA,OUT,14)/XBAR1_XBAR_IN07(XBARA,OUT,15)/XBAR1_XBAR_IN07(XBARA,OUT,16)/XBAR1_XBAR_IN07(XBARA,OUT,17)/XBAR1_XBAR_IN07(XBARA,OUT,18)/XBAR1_XBAR_IN07(XBARA,OUT,19);XBAR1_XBAR_INOUT07(ENC1,POSMATCH)/XBAR1_XBAR_INOUT07(ENC2,POSMATCH)/XBAR1_XBAR_IN07(ENC1,PHASE,A)/XBAR1_XBAR_IN07(ENC1,PHASE,B)/XBAR1_XBAR_IN07(ENC1,INDEX)/XBAR1_XBAR_IN07(ENC1,HOME)/XBAR1_XBAR_IN07(ENC1,TRG)/XBAR1_XBAR_IN07(ENC2,PHASE,A)/XBAR1_XBAR_IN07(ENC2,PHASE,B)/XBAR1_XBAR_IN07(ENC2,INDEX)/XBAR1_XBAR_IN07(ENC2,HOME)/XBAR1_XBAR_IN07(ENC2,TRG);;;;;;;;;;;;;;;;GPIO2_IO07(GPIO2,gpio_io,07)
11;NVCC_GPIO0;;;;;;;;;;NVCC_GPIO0(SUPPLY,NVCC_GPIO,0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
12;GPIO_EMC_06;Print Head Id2;PRINT_HEAD_ID2;GPIO2_IO06(GPIO2,gpio_io,06);XBAR1_XBAR_IN06(LPUART1,TRG)/XBAR1_XBAR_IN06(LPUART2,TRG)/XBAR1_XBAR_IN06(LPUART3,TRG)/XBAR1_XBAR_IN06(LPUART4,TRG)/XBAR1_XBAR_IN06(LPUART5,TRG)/XBAR1_XBAR_IN06(LPUART6,TRG)/XBAR1_XBAR_IN06(LPUART7,TRG)/XBAR1_XBAR_IN06(LPUART8,TRG)/LPUART3_TX(LPUART3,TX);XBAR1_XBAR_IN06(LPSPI1,TRG)/XBAR1_XBAR_IN06(LPSPI2,TRG)/XBAR1_XBAR_IN06(LPSPI3,TRG)/XBAR1_XBAR_IN06(LPSPI4,TRG);XBAR1_XBAR_INOUT06(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT06(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT06(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT06(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT06(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT06(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT06(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT06(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN06(PWM1,EXT,A0)/XBAR1_XBAR_IN06(PWM1,EXT,A1)/XBAR1_XBAR_IN06(PWM1,EXT,A2)/XBAR1_XBAR_IN06(PWM1,EXT,A3)/XBAR1_XBAR_IN06(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN06(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN06(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN06(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN06(PWM1,EXT_CLK)/XBAR1_XBAR_IN06(PWM1,FAULT,0)/XBAR1_XBAR_IN06(PWM1,FAULT,1)/XBAR1_XBAR_IN06(PWM1,FAULT,2)/XBAR1_XBAR_IN06(PWM1,FAULT,3)/XBAR1_XBAR_IN06(PWM1,EXT_FORCE)/XBAR1_XBAR_IN06(PWM2,EXT,A0)/XBAR1_XBAR_IN06(PWM2,EXT,A1)/XBAR1_XBAR_IN06(PWM2,EXT,A2)/XBAR1_XBAR_IN06(PWM2,EXT,A3)/XBAR1_XBAR_IN06(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN06(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN06(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN06(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN06(PWM2,EXT_CLK)/XBAR1_XBAR_IN06(PWM2,FAULT,0)/XBAR1_XBAR_IN06(PWM2,FAULT,1)/XBAR1_XBAR_IN06(PWM2,EXT_FORCE);SAI2_TX_DATA(SAI2,TX_DATA);SEMC_DATA06(SEMC,DATA,06);XBAR1_XBAR_IN06(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN06(FLEXIO1,TRIG,1)/FLEXIO1_FLEXIO18(FLEXIO1,IO,18);;XBAR1_XBAR_INOUT06(CMP1,OUT)/XBAR1_XBAR_INOUT06(CMP2,OUT)/XBAR1_XBAR_INOUT06(CMP3,OUT)/XBAR1_XBAR_INOUT06(CMP4,OUT)/XBAR1_XBAR_IN06(CMP1,SAMPLE)/XBAR1_XBAR_IN06(CMP2,SAMPLE)/XBAR1_XBAR_IN06(CMP3,SAMPLE)/XBAR1_XBAR_IN06(CMP4,SAMPLE);XBAR1_XBAR_INOUT06(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT06(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT06(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT06(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT06(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT06(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT06(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT06(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN06(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN06(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN06(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN06(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN06(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN06(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN06(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN06(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN06(LPI2C1,TRG)/XBAR1_XBAR_IN06(LPI2C2,TRG)/XBAR1_XBAR_IN06(LPI2C3,TRG)/XBAR1_XBAR_IN06(LPI2C4,TRG);;;XBAR1_XBAR_INOUT06(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT06(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT06(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT06(PIT,TRIGGER,3);XBAR1_XBAR_IN06(EWM,IN);XBAR1_XBAR_INOUT06(DMA0,DONE,0)/XBAR1_XBAR_INOUT06(DMA0,DONE,1)/XBAR1_XBAR_INOUT06(DMA0,DONE,2)/XBAR1_XBAR_INOUT06(DMA0,DONE,3)/XBAR1_XBAR_INOUT06(DMA0,DONE,4)/XBAR1_XBAR_INOUT06(DMA0,DONE,5)/XBAR1_XBAR_INOUT06(DMA0,DONE,6)/XBAR1_XBAR_INOUT06(DMA0,DONE,7)/XBAR1_XBAR_IN06(DMA0,REQ,30)/XBAR1_XBAR_IN06(DMA0,REQ,31)/XBAR1_XBAR_IN06(DMA0,REQ,94)/XBAR1_XBAR_IN06(DMA0,REQ,95);XBAR1_XBAR_INOUT06(AOI,OUT,0)/XBAR1_XBAR_INOUT06(AOI,OUT,1)/XBAR1_XBAR_INOUT06(AOI,OUT,2)/XBAR1_XBAR_INOUT06(AOI,OUT,3);XBAR1_XBAR_INOUT06(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT06(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT06(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT06(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT06(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT06(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT06(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT06(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT06(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT06(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN06(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN06(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN06(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN06(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN06(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN06(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN06(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN06(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT06(XBARA,OUT,06)/XBAR1_XBAR_INOUT06(XBARA,IN,04)/XBAR1_XBAR_INOUT06(XBARA,IN,05)/XBAR1_XBAR_INOUT06(XBARA,IN,07)/XBAR1_XBAR_INOUT06(XBARA,IN,08)/XBAR1_XBAR_INOUT06(XBARA,IN,09)/XBAR1_XBAR_INOUT06(XBARA,IN,10)/XBAR1_XBAR_INOUT06(XBARA,IN,11)/XBAR1_XBAR_INOUT06(XBARA,IN,12)/XBAR1_XBAR_INOUT06(XBARA,IN,13)/XBAR1_XBAR_INOUT06(XBARA,IN,14)/XBAR1_XBAR_INOUT06(XBARA,IN,15)/XBAR1_XBAR_INOUT06(XBARA,IN,16)/XBAR1_XBAR_INOUT06(XBARA,IN,17)/XBAR1_XBAR_INOUT06(XBARA,IN,18)/XBAR1_XBAR_INOUT06(XBARA,IN,19)/XBAR1_XBAR_IN06(XBARA,IN,06)/XBAR1_XBAR_IN06(XBARA,OUT,04)/XBAR1_XBAR_IN06(XBARA,OUT,05)/XBAR1_XBAR_IN06(XBARA,OUT,07)/XBAR1_XBAR_IN06(XBARA,OUT,08)/XBAR1_XBAR_IN06(XBARA,OUT,09)/XBAR1_XBAR_IN06(XBARA,OUT,10)/XBAR1_XBAR_IN06(XBARA,OUT,11)/XBAR1_XBAR_IN06(XBARA,OUT,12)/XBAR1_XBAR_IN06(XBARA,OUT,13)/XBAR1_XBAR_IN06(XBARA,OUT,14)/XBAR1_XBAR_IN06(XBARA,OUT,15)/XBAR1_XBAR_IN06(XBARA,OUT,16)/XBAR1_XBAR_IN06(XBARA,OUT,17)/XBAR1_XBAR_IN06(XBARA,OUT,18)/XBAR1_XBAR_IN06(XBARA,OUT,19);XBAR1_XBAR_INOUT06(ENC1,POSMATCH)/XBAR1_XBAR_INOUT06(ENC2,POSMATCH)/XBAR1_XBAR_IN06(ENC1,PHASE,A)/XBAR1_XBAR_IN06(ENC1,PHASE,B)/XBAR1_XBAR_IN06(ENC1,INDEX)/XBAR1_XBAR_IN06(ENC1,HOME)/XBAR1_XBAR_IN06(ENC1,TRG)/XBAR1_XBAR_IN06(ENC2,PHASE,A)/XBAR1_XBAR_IN06(ENC2,PHASE,B)/XBAR1_XBAR_IN06(ENC2,INDEX)/XBAR1_XBAR_IN06(ENC2,HOME)/XBAR1_XBAR_IN06(ENC2,TRG);;;;;;;;;;;;;;;;GPIO2_IO06(GPIO2,gpio_io,06)
13;GPIO_EMC_05;Print Head Id1;PRINT_HEAD_ID1;GPIO2_IO05(GPIO2,gpio_io,05);XBAR1_XBAR_IN05(LPUART1,TRG)/XBAR1_XBAR_IN05(LPUART2,TRG)/XBAR1_XBAR_IN05(LPUART3,TRG)/XBAR1_XBAR_IN05(LPUART4,TRG)/XBAR1_XBAR_IN05(LPUART5,TRG)/XBAR1_XBAR_IN05(LPUART6,TRG)/XBAR1_XBAR_IN05(LPUART7,TRG)/XBAR1_XBAR_IN05(LPUART8,TRG);XBAR1_XBAR_IN05(LPSPI1,TRG)/XBAR1_XBAR_IN05(LPSPI2,TRG)/XBAR1_XBAR_IN05(LPSPI3,TRG)/XBAR1_XBAR_IN05(LPSPI4,TRG);XBAR1_XBAR_INOUT05(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT05(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT05(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT05(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT05(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT05(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT05(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT05(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN05(PWM1,EXT,A0)/XBAR1_XBAR_IN05(PWM1,EXT,A1)/XBAR1_XBAR_IN05(PWM1,EXT,A2)/XBAR1_XBAR_IN05(PWM1,EXT,A3)/XBAR1_XBAR_IN05(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN05(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN05(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN05(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN05(PWM1,EXT_CLK)/XBAR1_XBAR_IN05(PWM1,FAULT,0)/XBAR1_XBAR_IN05(PWM1,FAULT,1)/XBAR1_XBAR_IN05(PWM1,FAULT,2)/XBAR1_XBAR_IN05(PWM1,FAULT,3)/XBAR1_XBAR_IN05(PWM1,EXT_FORCE)/XBAR1_XBAR_IN05(PWM2,EXT,A0)/XBAR1_XBAR_IN05(PWM2,EXT,A1)/XBAR1_XBAR_IN05(PWM2,EXT,A2)/XBAR1_XBAR_IN05(PWM2,EXT,A3)/XBAR1_XBAR_IN05(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN05(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN05(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN05(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN05(PWM2,EXT_CLK)/XBAR1_XBAR_IN05(PWM2,FAULT,0)/XBAR1_XBAR_IN05(PWM2,FAULT,1)/XBAR1_XBAR_IN05(PWM2,EXT_FORCE);SAI2_TX_SYNC(SAI2,TX_SYNC);SEMC_DATA05(SEMC,DATA,05);XBAR1_XBAR_IN05(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN05(FLEXIO1,TRIG,1)/FLEXIO1_FLEXIO17(FLEXIO1,IO,17);;XBAR1_XBAR_INOUT05(CMP1,OUT)/XBAR1_XBAR_INOUT05(CMP2,OUT)/XBAR1_XBAR_INOUT05(CMP3,OUT)/XBAR1_XBAR_INOUT05(CMP4,OUT)/XBAR1_XBAR_IN05(CMP1,SAMPLE)/XBAR1_XBAR_IN05(CMP2,SAMPLE)/XBAR1_XBAR_IN05(CMP3,SAMPLE)/XBAR1_XBAR_IN05(CMP4,SAMPLE);XBAR1_XBAR_INOUT05(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT05(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT05(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT05(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT05(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT05(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT05(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT05(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN05(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN05(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN05(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN05(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN05(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN05(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN05(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN05(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN05(LPI2C1,TRG)/XBAR1_XBAR_IN05(LPI2C2,TRG)/XBAR1_XBAR_IN05(LPI2C3,TRG)/XBAR1_XBAR_IN05(LPI2C4,TRG);;;XBAR1_XBAR_INOUT05(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT05(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT05(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT05(PIT,TRIGGER,3);XBAR1_XBAR_IN05(EWM,IN);XBAR1_XBAR_INOUT05(DMA0,DONE,0)/XBAR1_XBAR_INOUT05(DMA0,DONE,1)/XBAR1_XBAR_INOUT05(DMA0,DONE,2)/XBAR1_XBAR_INOUT05(DMA0,DONE,3)/XBAR1_XBAR_INOUT05(DMA0,DONE,4)/XBAR1_XBAR_INOUT05(DMA0,DONE,5)/XBAR1_XBAR_INOUT05(DMA0,DONE,6)/XBAR1_XBAR_INOUT05(DMA0,DONE,7)/XBAR1_XBAR_IN05(DMA0,REQ,30)/XBAR1_XBAR_IN05(DMA0,REQ,31)/XBAR1_XBAR_IN05(DMA0,REQ,94)/XBAR1_XBAR_IN05(DMA0,REQ,95);XBAR1_XBAR_INOUT05(AOI,OUT,0)/XBAR1_XBAR_INOUT05(AOI,OUT,1)/XBAR1_XBAR_INOUT05(AOI,OUT,2)/XBAR1_XBAR_INOUT05(AOI,OUT,3);XBAR1_XBAR_INOUT05(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT05(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT05(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT05(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT05(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT05(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT05(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT05(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT05(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT05(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN05(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN05(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN05(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN05(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN05(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN05(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN05(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN05(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT05(XBARA,OUT,05)/XBAR1_XBAR_INOUT05(XBARA,IN,04)/XBAR1_XBAR_INOUT05(XBARA,IN,06)/XBAR1_XBAR_INOUT05(XBARA,IN,07)/XBAR1_XBAR_INOUT05(XBARA,IN,08)/XBAR1_XBAR_INOUT05(XBARA,IN,09)/XBAR1_XBAR_INOUT05(XBARA,IN,10)/XBAR1_XBAR_INOUT05(XBARA,IN,11)/XBAR1_XBAR_INOUT05(XBARA,IN,12)/XBAR1_XBAR_INOUT05(XBARA,IN,13)/XBAR1_XBAR_INOUT05(XBARA,IN,14)/XBAR1_XBAR_INOUT05(XBARA,IN,15)/XBAR1_XBAR_INOUT05(XBARA,IN,16)/XBAR1_XBAR_INOUT05(XBARA,IN,17)/XBAR1_XBAR_INOUT05(XBARA,IN,18)/XBAR1_XBAR_INOUT05(XBARA,IN,19)/XBAR1_XBAR_IN05(XBARA,IN,05)/XBAR1_XBAR_IN05(XBARA,OUT,04)/XBAR1_XBAR_IN05(XBARA,OUT,06)/XBAR1_XBAR_IN05(XBARA,OUT,07)/XBAR1_XBAR_IN05(XBARA,OUT,08)/XBAR1_XBAR_IN05(XBARA,OUT,09)/XBAR1_XBAR_IN05(XBARA,OUT,10)/XBAR1_XBAR_IN05(XBARA,OUT,11)/XBAR1_XBAR_IN05(XBARA,OUT,12)/XBAR1_XBAR_IN05(XBARA,OUT,13)/XBAR1_XBAR_IN05(XBARA,OUT,14)/XBAR1_XBAR_IN05(XBARA,OUT,15)/XBAR1_XBAR_IN05(XBARA,OUT,16)/XBAR1_XBAR_IN05(XBARA,OUT,17)/XBAR1_XBAR_IN05(XBARA,OUT,18)/XBAR1_XBAR_IN05(XBARA,OUT,19);XBAR1_XBAR_INOUT05(ENC1,POSMATCH)/XBAR1_XBAR_INOUT05(ENC2,POSMATCH)/XBAR1_XBAR_IN05(ENC1,PHASE,A)/XBAR1_XBAR_IN05(ENC1,PHASE,B)/XBAR1_XBAR_IN05(ENC1,INDEX)/XBAR1_XBAR_IN05(ENC1,HOME)/XBAR1_XBAR_IN05(ENC1,TRG)/XBAR1_XBAR_IN05(ENC2,PHASE,A)/XBAR1_XBAR_IN05(ENC2,PHASE,B)/XBAR1_XBAR_IN05(ENC2,INDEX)/XBAR1_XBAR_IN05(ENC2,HOME)/XBAR1_XBAR_IN05(ENC2,TRG);;;;;;;;;;;;SPDIF_IN(SPDIF,IN);;;;GPIO2_IO05(GPIO2,gpio_io,05)
14;GPIO_EMC_04;Print Head Id0;PRINT_HEAD_ID0;GPIO2_IO04(GPIO2,gpio_io,04);XBAR1_XBAR_IN04(LPUART1,TRG)/XBAR1_XBAR_IN04(LPUART2,TRG)/XBAR1_XBAR_IN04(LPUART3,TRG)/XBAR1_XBAR_IN04(LPUART4,TRG)/XBAR1_XBAR_IN04(LPUART5,TRG)/XBAR1_XBAR_IN04(LPUART6,TRG)/XBAR1_XBAR_IN04(LPUART7,TRG)/XBAR1_XBAR_IN04(LPUART8,TRG);XBAR1_XBAR_IN04(LPSPI1,TRG)/XBAR1_XBAR_IN04(LPSPI2,TRG)/XBAR1_XBAR_IN04(LPSPI3,TRG)/XBAR1_XBAR_IN04(LPSPI4,TRG);XBAR1_XBAR_INOUT04(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT04(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT04(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT04(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT04(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT04(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT04(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT04(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN04(PWM1,EXT,A0)/XBAR1_XBAR_IN04(PWM1,EXT,A1)/XBAR1_XBAR_IN04(PWM1,EXT,A2)/XBAR1_XBAR_IN04(PWM1,EXT,A3)/XBAR1_XBAR_IN04(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN04(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN04(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN04(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN04(PWM1,EXT_CLK)/XBAR1_XBAR_IN04(PWM1,FAULT,0)/XBAR1_XBAR_IN04(PWM1,FAULT,1)/XBAR1_XBAR_IN04(PWM1,FAULT,2)/XBAR1_XBAR_IN04(PWM1,FAULT,3)/XBAR1_XBAR_IN04(PWM1,EXT_FORCE)/XBAR1_XBAR_IN04(PWM2,EXT,A0)/XBAR1_XBAR_IN04(PWM2,EXT,A1)/XBAR1_XBAR_IN04(PWM2,EXT,A2)/XBAR1_XBAR_IN04(PWM2,EXT,A3)/XBAR1_XBAR_IN04(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN04(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN04(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN04(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN04(PWM2,EXT_CLK)/XBAR1_XBAR_IN04(PWM2,FAULT,0)/XBAR1_XBAR_IN04(PWM2,FAULT,1)/XBAR1_XBAR_IN04(PWM2,EXT_FORCE);SAI2_TX_BCLK(SAI2,TX_BCLK);SEMC_DATA04(SEMC,DATA,04);XBAR1_XBAR_IN04(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN04(FLEXIO1,TRIG,1)/FLEXIO1_FLEXIO16(FLEXIO1,IO,16);;XBAR1_XBAR_INOUT04(CMP1,OUT)/XBAR1_XBAR_INOUT04(CMP2,OUT)/XBAR1_XBAR_INOUT04(CMP3,OUT)/XBAR1_XBAR_INOUT04(CMP4,OUT)/XBAR1_XBAR_IN04(CMP1,SAMPLE)/XBAR1_XBAR_IN04(CMP2,SAMPLE)/XBAR1_XBAR_IN04(CMP3,SAMPLE)/XBAR1_XBAR_IN04(CMP4,SAMPLE);XBAR1_XBAR_INOUT04(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT04(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT04(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT04(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT04(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT04(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT04(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT04(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN04(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN04(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN04(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN04(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN04(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN04(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN04(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN04(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN04(LPI2C1,TRG)/XBAR1_XBAR_IN04(LPI2C2,TRG)/XBAR1_XBAR_IN04(LPI2C3,TRG)/XBAR1_XBAR_IN04(LPI2C4,TRG);;;XBAR1_XBAR_INOUT04(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT04(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT04(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT04(PIT,TRIGGER,3);XBAR1_XBAR_IN04(EWM,IN);XBAR1_XBAR_INOUT04(DMA0,DONE,0)/XBAR1_XBAR_INOUT04(DMA0,DONE,1)/XBAR1_XBAR_INOUT04(DMA0,DONE,2)/XBAR1_XBAR_INOUT04(DMA0,DONE,3)/XBAR1_XBAR_INOUT04(DMA0,DONE,4)/XBAR1_XBAR_INOUT04(DMA0,DONE,5)/XBAR1_XBAR_INOUT04(DMA0,DONE,6)/XBAR1_XBAR_INOUT04(DMA0,DONE,7)/XBAR1_XBAR_IN04(DMA0,REQ,30)/XBAR1_XBAR_IN04(DMA0,REQ,31)/XBAR1_XBAR_IN04(DMA0,REQ,94)/XBAR1_XBAR_IN04(DMA0,REQ,95);XBAR1_XBAR_INOUT04(AOI,OUT,0)/XBAR1_XBAR_INOUT04(AOI,OUT,1)/XBAR1_XBAR_INOUT04(AOI,OUT,2)/XBAR1_XBAR_INOUT04(AOI,OUT,3);XBAR1_XBAR_INOUT04(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT04(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT04(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT04(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT04(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT04(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT04(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT04(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT04(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT04(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN04(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN04(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN04(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN04(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN04(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN04(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN04(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN04(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT04(XBARA,OUT,04)/XBAR1_XBAR_INOUT04(XBARA,IN,05)/XBAR1_XBAR_INOUT04(XBARA,IN,06)/XBAR1_XBAR_INOUT04(XBARA,IN,07)/XBAR1_XBAR_INOUT04(XBARA,IN,08)/XBAR1_XBAR_INOUT04(XBARA,IN,09)/XBAR1_XBAR_INOUT04(XBARA,IN,10)/XBAR1_XBAR_INOUT04(XBARA,IN,11)/XBAR1_XBAR_INOUT04(XBARA,IN,12)/XBAR1_XBAR_INOUT04(XBARA,IN,13)/XBAR1_XBAR_INOUT04(XBARA,IN,14)/XBAR1_XBAR_INOUT04(XBARA,IN,15)/XBAR1_XBAR_INOUT04(XBARA,IN,16)/XBAR1_XBAR_INOUT04(XBARA,IN,17)/XBAR1_XBAR_INOUT04(XBARA,IN,18)/XBAR1_XBAR_INOUT04(XBARA,IN,19)/XBAR1_XBAR_IN04(XBARA,IN,04)/XBAR1_XBAR_IN04(XBARA,OUT,05)/XBAR1_XBAR_IN04(XBARA,OUT,06)/XBAR1_XBAR_IN04(XBARA,OUT,07)/XBAR1_XBAR_IN04(XBARA,OUT,08)/XBAR1_XBAR_IN04(XBARA,OUT,09)/XBAR1_XBAR_IN04(XBARA,OUT,10)/XBAR1_XBAR_IN04(XBARA,OUT,11)/XBAR1_XBAR_IN04(XBARA,OUT,12)/XBAR1_XBAR_IN04(XBARA,OUT,13)/XBAR1_XBAR_IN04(XBARA,OUT,14)/XBAR1_XBAR_IN04(XBARA,OUT,15)/XBAR1_XBAR_IN04(XBARA,OUT,16)/XBAR1_XBAR_IN04(XBARA,OUT,17)/XBAR1_XBAR_IN04(XBARA,OUT,18)/XBAR1_XBAR_IN04(XBARA,OUT,19);XBAR1_XBAR_INOUT04(ENC1,POSMATCH)/XBAR1_XBAR_INOUT04(ENC2,POSMATCH)/XBAR1_XBAR_IN04(ENC1,PHASE,A)/XBAR1_XBAR_IN04(ENC1,PHASE,B)/XBAR1_XBAR_IN04(ENC1,INDEX)/XBAR1_XBAR_IN04(ENC1,HOME)/XBAR1_XBAR_IN04(ENC1,TRG)/XBAR1_XBAR_IN04(ENC2,PHASE,A)/XBAR1_XBAR_IN04(ENC2,PHASE,B)/XBAR1_XBAR_IN04(ENC2,INDEX)/XBAR1_XBAR_IN04(ENC2,HOME)/XBAR1_XBAR_IN04(ENC2,TRG);;;;;;;;;;;;SPDIF_OUT(SPDIF,OUT);;;;GPIO2_IO04(GPIO2,gpio_io,04)
15;GPIO_EMC_03;Pwm 5/25 Data;PWM_5_25_DATA;GPIO2_IO03(GPIO2,gpio_io,03);LPUART4_RX(LPUART4,RX);LPSPI2_SDI(LPSPI2,SDI);;;SEMC_DATA03(SEMC,DATA,03);;;;QTIMER2_TIMER3(TMR2,TIMER,3);LPI2C1_SDA(LPI2C1,SDA);;;;;;;;;;;;;;;;;;;;;;SPDIF_EXT_CLK(SPDIF,EXT_CLK);;;;LPI2C1_SDA(LPI2C1,SDA)
16;GPIO_EMC_02;Pwm 5/25 Clk;PWM_5_25_CLK;GPIO2_IO02(GPIO2,gpio_io,02);LPUART4_TX(LPUART4,TX);LPSPI2_SDO(LPSPI2,SDO);;;SEMC_DATA02(SEMC,DATA,02);;;;QTIMER2_TIMER2(TMR2,TIMER,2);LPI2C1_SCL(LPI2C1,SCL);;;;;;;;;;;;;;;;;;;;;;SPDIF_LOCK(SPDIF,LOCK);;;;LPI2C1_SCL(LPI2C1,SCL)
17;GPIO_EMC_01;Print Head Detect;PRINT_HEAD_DETECT;GPIO2_IO01(GPIO2,gpio_io,01);LPUART4_RTS_B(LPUART4,RTS_B);LPSPI2_PCS0(LPSPI2,PCS0);;;SEMC_DATA01(SEMC,DATA,01);;;;QTIMER2_TIMER1(TMR2,TIMER,1);;;;PIT_TRIGGER3(PIT,TRIGGER,3);;;;;;;;;;;FLEXCAN1_RX(CAN1,RX);;;;;;;;SPDIF_OUT(SPDIF,OUT);;;;GPIO2_IO01(GPIO2,gpio_io,01)
18;GPIO_EMC_00;Label Taken;LABEL_TAKEN;GPIO2_IO00(GPIO2,gpio_io,00);LPUART4_CTS_B(LPUART4,CTS_B);LPSPI2_SCK(LPSPI2,SCK);;;SEMC_DATA00(SEMC,DATA,00);;;;QTIMER2_TIMER0(TMR2,TIMER,0);;;;PIT_TRIGGER2(PIT,TRIGGER,2);;;;;;;;;;;FLEXCAN1_TX(CAN1,TX);;;;;;;;SPDIF_SR_CLK(SPDIF,SR_CLK);;;;GPIO2_IO00(GPIO2,gpio_io,00)
19;GPIO_SD_B1_11;TakeUp Stepper MS2;TAKEUP_STEPPER_MS2;GPIO3_IO31(GPIO3,gpio_io,31);;LPSPI2_PCS3(LPSPI2,PCS3);;SAI3_RX_DATA(SAI3,RX_DATA);;;;;;;USDHC2_DATA7(USDHC2,DATA,7);ENET_TX_DATA1(ENET,TX_DATA,1);;;;;;;;;FLEXSPI_A_SS0_B(FLEXSPI,FLEXSPI_A_SS0_B);;;;;;;;;;;;;;;GPIO3_IO31(GPIO3,gpio_io,31)
20;NVCC_GPIO1;;;;;;;;;;NVCC_GPIO1(SUPPLY,NVCC_GPIO,1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
21;GPIO_SD_B1_10;TakeUp Stepper MS1;TAKEUP_STEPPER_MS1;GPIO3_IO30(GPIO3,gpio_io,30);;LPSPI2_PCS2(LPSPI2,PCS2);;SAI3_RX_SYNC(SAI3,RX_SYNC);;;;;;;USDHC2_DATA6(USDHC2,DATA,6);ENET_TX_DATA0(ENET,TX_DATA,0);;;;;;;;;FLEXSPI_A_DATA1(FLEXSPI,FLEXSPI_A_DATA1);;;;;;;;;;;;;;;GPIO3_IO30(GPIO3,gpio_io,30)
22;GPIO_SD_B1_09;TakeUp Stepper Rst;TAKEUP_STEPPER_RST;GPIO3_IO29(GPIO3,gpio_io,29);;LPSPI2_SDI(LPSPI2,SDI);;SAI3_RX_BCLK(SAI3,RX_BCLK);;;;;;;USDHC2_DATA5(USDHC2,DATA,5);ENET_TX_EN(ENET,TX_EN);;;;;;;;;FLEXSPI_A_DATA2(FLEXSPI,FLEXSPI_A_DATA2);;;;;;;;;;;;;;;GPIO3_IO29(GPIO3,gpio_io,29)
23;GPIO_SD_B1_08;TakeUp Stepper EN;TAKEUP_STEPPER_EN;GPIO3_IO28(GPIO3,gpio_io,28);;LPSPI2_SDO(LPSPI2,SDO);;SAI3_TX_DATA(SAI3,TX_DATA);;;;;;;USDHC2_DATA4(USDHC2,DATA,4);ENET_RX_ER(ENET,RX_ER);;;;;;;;;FLEXSPI_A_DATA0(FLEXSPI,FLEXSPI_A_DATA0);;;;;;;;;;;;;;;GPIO3_IO28(GPIO3,gpio_io,28)
24;GPIO_SD_B1_07;TakeUp Stepper Dir;TAKEUP_STEPPER_DIR;GPIO3_IO27(GPIO3,gpio_io,27);;LPSPI2_SCK(LPSPI2,SCK);;SAI3_TX_SYNC(SAI3,TX_SYNC);;;;;;;USDHC2_RESET_B(USDHC2,RESET_B);ENET_RX_EN(ENET,RX_EN);;;;;;;;;FLEXSPI_A_SCLK(FLEXSPI,FLEXSPI_A_SCLK);;;;;;;;;;;;;;;GPIO3_IO27(GPIO3,gpio_io,27)
25;GPIO_SD_B1_06;TakeUp Stepper Step;TAKEUP_STEPPER_STEP;GPIO3_IO26(GPIO3,gpio_io,26);;LPSPI2_PCS0(LPSPI2,PCS0);;SAI3_TX_BCLK(SAI3,TX_BCLK);;;;;;;USDHC2_CD_B(USDHC2,CD_B);ENET_RX_DATA0(ENET,RX_DATA,0);;;;;;;;;FLEXSPI_A_DATA3(FLEXSPI,FLEXSPI_A_DATA3);;;;;;;;;CCM_STOP(CCM,STOP);;;;;;GPIO3_IO26(GPIO3,gpio_io,26)
26;GPIO_SD_B1_05;Main Stepper MS2;MAIN_STEPPER_MS2;GPIO3_IO25(GPIO3,gpio_io,25);;;;SAI3_MCLK(SAI3,MCLK);;;;;;;USDHC2_DATA1(USDHC2,DATA,1);ENET_RX_DATA1(ENET,RX_DATA,1);;;;;;;;;FLEXSPI_A_DQS(FLEXSPI,FLEXSPI_A_DQS)/FLEXSPI_B_SS0_B(FLEXSPI,FLEXSPI_B_SS0_B);;;;;;;;;CCM_PMIC_RDY(CCM,PMIC_RDY);;;;;;GPIO3_IO25(GPIO3,gpio_io,25)
27;GPIO_SD_B1_04;Main Stepper MS1;MAIN_STEPPER_MS1;GPIO3_IO24(GPIO3,gpio_io,24);;;;;;;;;;;USDHC2_DATA0(USDHC2,DATA,0);ENET_TX_CLK(ENET,TX_CLK)/ENET_REF_CLK(ENET,REF_CLK);;EWM_OUT_B(EWM,EWM_OUT_B);;;;;;;FLEXSPI_B_DATA1(FLEXSPI,FLEXSPI_B_DATA1);;;;;;;;;CCM_WAIT(CCM,WAIT);;;;;;GPIO3_IO24(GPIO3,gpio_io,24)
28;GPIO_SD_B1_03;Main Stepper Rst;MAIN_STEPPER_RST;GPIO3_IO23(GPIO3,gpio_io,23);LPUART8_RX(LPUART8,RX);;;;;;;;;LPI2C4_SDA(LPI2C4,SDA);USDHC2_CLK(USDHC2,CLK);ENET_1588_EVENT1_IN(ENET,1588_EVENT1_IN);;;;;;;;;FLEXSPI_B_DATA2(FLEXSPI,FLEXSPI_B_DATA2);;;;;;;;;CCM_CLKO2(CCM,CLKO2);;;;;;GPIO3_IO23(GPIO3,gpio_io,23)
29;NVCC_GPIO2;;;;;;;;;;NVCC_GPIO2(SUPPLY,NVCC_GPIO,2);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
30;GPIO_SD_B1_02;Main Stepper EN;MAIN_STEPPER_EN;GPIO3_IO22(GPIO3,gpio_io,22);LPUART8_TX(LPUART8,TX);;;;;;;;;LPI2C4_SCL(LPI2C4,SCL);USDHC2_CMD(USDHC2,CMD);ENET_1588_EVENT1_OUT(ENET,1588_EVENT1_OUT);;;;;;;;;FLEXSPI_B_DATA0(FLEXSPI,FLEXSPI_B_DATA0);;;;;;;;;CCM_CLKO1(CCM,CLKO1);;;;;;GPIO3_IO22(GPIO3,gpio_io,22)
31;VDD_SOC_IN1;;;;;;;;;;VDD_SOC_IN1(SUPPLY,VDD_SOC_IN,1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
32;GPIO_SD_B1_01;Main Stepper Dir;MAIN_STEPPER_DIR;GPIO3_IO21(GPIO3,gpio_io,21);LPUART6_RX(LPUART6,RX);;;;;;;;;;USDHC2_DATA3(USDHC2,DATA,3);;;;;;;;;;FLEXSPI_B_SCLK(FLEXSPI,FLEXSPI_B_SCLK)/FLEXSPI_A_SS1_B(FLEXSPI,FLEXSPI_A_SS1_B);;;FLEXCAN1_RX(CAN1,RX);;;;;;;;;;;;GPIO3_IO21(GPIO3,gpio_io,21)
33;GPIO_SD_B1_00;Main Stepper Step;MAIN_STEPPER_STEP;GPIO3_IO20(GPIO3,gpio_io,20);LPUART6_TX(LPUART6,TX)/XBAR1_XBAR_IN10(LPUART1,TRG)/XBAR1_XBAR_IN10(LPUART2,TRG)/XBAR1_XBAR_IN10(LPUART3,TRG)/XBAR1_XBAR_IN10(LPUART4,TRG)/XBAR1_XBAR_IN10(LPUART5,TRG)/XBAR1_XBAR_IN10(LPUART6,TRG)/XBAR1_XBAR_IN10(LPUART7,TRG)/XBAR1_XBAR_IN10(LPUART8,TRG);XBAR1_XBAR_IN10(LPSPI1,TRG)/XBAR1_XBAR_IN10(LPSPI2,TRG)/XBAR1_XBAR_IN10(LPSPI3,TRG)/XBAR1_XBAR_IN10(LPSPI4,TRG);XBAR1_XBAR_INOUT10(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT10(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT10(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT10(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT10(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT10(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT10(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT10(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN10(PWM1,EXT,A0)/XBAR1_XBAR_IN10(PWM1,EXT,A1)/XBAR1_XBAR_IN10(PWM1,EXT,A2)/XBAR1_XBAR_IN10(PWM1,EXT,A3)/XBAR1_XBAR_IN10(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN10(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN10(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN10(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN10(PWM1,EXT_CLK)/XBAR1_XBAR_IN10(PWM1,FAULT,0)/XBAR1_XBAR_IN10(PWM1,FAULT,1)/XBAR1_XBAR_IN10(PWM1,FAULT,2)/XBAR1_XBAR_IN10(PWM1,FAULT,3)/XBAR1_XBAR_IN10(PWM1,EXT_FORCE)/XBAR1_XBAR_IN10(PWM2,EXT,A0)/XBAR1_XBAR_IN10(PWM2,EXT,A1)/XBAR1_XBAR_IN10(PWM2,EXT,A2)/XBAR1_XBAR_IN10(PWM2,EXT,A3)/XBAR1_XBAR_IN10(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN10(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN10(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN10(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN10(PWM2,EXT_CLK)/XBAR1_XBAR_IN10(PWM2,FAULT,0)/XBAR1_XBAR_IN10(PWM2,FAULT,1)/XBAR1_XBAR_IN10(PWM2,EXT_FORCE);;;XBAR1_XBAR_IN10(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN10(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT10(CMP1,OUT)/XBAR1_XBAR_INOUT10(CMP2,OUT)/XBAR1_XBAR_INOUT10(CMP3,OUT)/XBAR1_XBAR_INOUT10(CMP4,OUT)/XBAR1_XBAR_IN10(CMP1,SAMPLE)/XBAR1_XBAR_IN10(CMP2,SAMPLE)/XBAR1_XBAR_IN10(CMP3,SAMPLE)/XBAR1_XBAR_IN10(CMP4,SAMPLE);XBAR1_XBAR_INOUT10(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT10(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT10(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT10(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT10(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT10(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT10(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT10(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN10(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN10(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN10(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN10(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN10(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN10(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN10(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN10(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN10(LPI2C1,TRG)/XBAR1_XBAR_IN10(LPI2C2,TRG)/XBAR1_XBAR_IN10(LPI2C3,TRG)/XBAR1_XBAR_IN10(LPI2C4,TRG);USDHC2_DATA2(USDHC2,DATA,2);;XBAR1_XBAR_INOUT10(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT10(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT10(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT10(PIT,TRIGGER,3);XBAR1_XBAR_IN10(EWM,IN);XBAR1_XBAR_INOUT10(DMA0,DONE,0)/XBAR1_XBAR_INOUT10(DMA0,DONE,1)/XBAR1_XBAR_INOUT10(DMA0,DONE,2)/XBAR1_XBAR_INOUT10(DMA0,DONE,3)/XBAR1_XBAR_INOUT10(DMA0,DONE,4)/XBAR1_XBAR_INOUT10(DMA0,DONE,5)/XBAR1_XBAR_INOUT10(DMA0,DONE,6)/XBAR1_XBAR_INOUT10(DMA0,DONE,7)/XBAR1_XBAR_IN10(DMA0,REQ,30)/XBAR1_XBAR_IN10(DMA0,REQ,31)/XBAR1_XBAR_IN10(DMA0,REQ,94)/XBAR1_XBAR_IN10(DMA0,REQ,95);XBAR1_XBAR_INOUT10(AOI,OUT,0)/XBAR1_XBAR_INOUT10(AOI,OUT,1)/XBAR1_XBAR_INOUT10(AOI,OUT,2)/XBAR1_XBAR_INOUT10(AOI,OUT,3);XBAR1_XBAR_INOUT10(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT10(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT10(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT10(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT10(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT10(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT10(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT10(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT10(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT10(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN10(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN10(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN10(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN10(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN10(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN10(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN10(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN10(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT10(XBARA,OUT,10)/XBAR1_XBAR_INOUT10(XBARA,IN,04)/XBAR1_XBAR_INOUT10(XBARA,IN,05)/XBAR1_XBAR_INOUT10(XBARA,IN,06)/XBAR1_XBAR_INOUT10(XBARA,IN,07)/XBAR1_XBAR_INOUT10(XBARA,IN,08)/XBAR1_XBAR_INOUT10(XBARA,IN,09)/XBAR1_XBAR_INOUT10(XBARA,IN,11)/XBAR1_XBAR_INOUT10(XBARA,IN,12)/XBAR1_XBAR_INOUT10(XBARA,IN,13)/XBAR1_XBAR_INOUT10(XBARA,IN,14)/XBAR1_XBAR_INOUT10(XBARA,IN,15)/XBAR1_XBAR_INOUT10(XBARA,IN,16)/XBAR1_XBAR_INOUT10(XBARA,IN,17)/XBAR1_XBAR_INOUT10(XBARA,IN,18)/XBAR1_XBAR_INOUT10(XBARA,IN,19)/XBAR1_XBAR_IN10(XBARA,IN,10)/XBAR1_XBAR_IN10(XBARA,OUT,04)/XBAR1_XBAR_IN10(XBARA,OUT,05)/XBAR1_XBAR_IN10(XBARA,OUT,06)/XBAR1_XBAR_IN10(XBARA,OUT,07)/XBAR1_XBAR_IN10(XBARA,OUT,08)/XBAR1_XBAR_IN10(XBARA,OUT,09)/XBAR1_XBAR_IN10(XBARA,OUT,11)/XBAR1_XBAR_IN10(XBARA,OUT,12)/XBAR1_XBAR_IN10(XBARA,OUT,13)/XBAR1_XBAR_IN10(XBARA,OUT,14)/XBAR1_XBAR_IN10(XBARA,OUT,15)/XBAR1_XBAR_IN10(XBARA,OUT,16)/XBAR1_XBAR_IN10(XBARA,OUT,17)/XBAR1_XBAR_IN10(XBARA,OUT,18)/XBAR1_XBAR_IN10(XBARA,OUT,19);XBAR1_XBAR_INOUT10(ENC1,POSMATCH)/XBAR1_XBAR_INOUT10(ENC2,POSMATCH)/XBAR1_XBAR_IN10(ENC1,PHASE,A)/XBAR1_XBAR_IN10(ENC1,PHASE,B)/XBAR1_XBAR_IN10(ENC1,INDEX)/XBAR1_XBAR_IN10(ENC1,HOME)/XBAR1_XBAR_IN10(ENC1,TRG)/XBAR1_XBAR_IN10(ENC2,PHASE,A)/XBAR1_XBAR_IN10(ENC2,PHASE,B)/XBAR1_XBAR_IN10(ENC2,INDEX)/XBAR1_XBAR_IN10(ENC2,HOME)/XBAR1_XBAR_IN10(ENC2,TRG);FLEXSPI_B_DATA3(FLEXSPI,FLEXSPI_B_DATA3);;;FLEXCAN1_TX(CAN1,TX);;;;;;;;;;;;GPIO3_IO20(GPIO3,gpio_io,20)
34;DCDC_IN;;;;;;;;;;DCDC_IN(SUPPLY,DCDC_IN);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
35;DCDC_GND;;;;;;;;;;DCDC_GND(SUPPLY,DCDC_GND);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
36;DCDC_LP;;;;;;;;;;DCDC_LP(SUPPLY,DCDC_LP);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
37;DCDC_PSWITCH;;;;;;;;;;DCDC_PSWITCH(SUPPLY,DCDC_PSWITCH);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
38;DCDC_IN_Q;;;;;;;;;;DCDC_IN_Q(SUPPLY,DCDC_IN_Q);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
39;VDD_SOC_IN2;;;;;;;;;;VDD_SOC_IN2(SUPPLY,VDD_SOC_IN,2);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
40;VSS1;;;;;;;;;;VSS1(SUPPLY,VSS,1);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
41;GPIO_SD_B0_06;;;GPIO3_IO19(GPIO3,gpio_io,19);XBAR1_XBAR_IN17(LPUART1,TRG)/XBAR1_XBAR_IN17(LPUART2,TRG)/XBAR1_XBAR_IN17(LPUART3,TRG)/XBAR1_XBAR_IN17(LPUART4,TRG)/XBAR1_XBAR_IN17(LPUART5,TRG)/XBAR1_XBAR_IN17(LPUART6,TRG)/XBAR1_XBAR_IN17(LPUART7,TRG)/XBAR1_XBAR_IN17(LPUART8,TRG);XBAR1_XBAR_IN17(LPSPI1,TRG)/XBAR1_XBAR_IN17(LPSPI2,TRG)/XBAR1_XBAR_IN17(LPSPI3,TRG)/XBAR1_XBAR_IN17(LPSPI4,TRG);XBAR1_XBAR_INOUT17(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT17(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT17(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT17(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT17(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT17(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT17(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT17(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN17(PWM1,EXT,A0)/XBAR1_XBAR_IN17(PWM1,EXT,A1)/XBAR1_XBAR_IN17(PWM1,EXT,A2)/XBAR1_XBAR_IN17(PWM1,EXT,A3)/XBAR1_XBAR_IN17(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN17(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN17(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN17(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN17(PWM1,EXT_CLK)/XBAR1_XBAR_IN17(PWM1,FAULT,0)/XBAR1_XBAR_IN17(PWM1,FAULT,1)/XBAR1_XBAR_IN17(PWM1,FAULT,2)/XBAR1_XBAR_IN17(PWM1,FAULT,3)/XBAR1_XBAR_IN17(PWM1,EXT_FORCE)/XBAR1_XBAR_IN17(PWM2,EXT,A0)/XBAR1_XBAR_IN17(PWM2,EXT,A1)/XBAR1_XBAR_IN17(PWM2,EXT,A2)/XBAR1_XBAR_IN17(PWM2,EXT,A3)/XBAR1_XBAR_IN17(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN17(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN17(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN17(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN17(PWM2,EXT_CLK)/XBAR1_XBAR_IN17(PWM2,FAULT,0)/XBAR1_XBAR_IN17(PWM2,FAULT,1)/XBAR1_XBAR_IN17(PWM2,EXT_FORCE);SAI2_TX_SYNC(SAI2,TX_SYNC);;XBAR1_XBAR_IN17(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN17(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT17(CMP1,OUT)/XBAR1_XBAR_INOUT17(CMP2,OUT)/XBAR1_XBAR_INOUT17(CMP3,OUT)/XBAR1_XBAR_INOUT17(CMP4,OUT)/XBAR1_XBAR_IN17(CMP1,SAMPLE)/XBAR1_XBAR_IN17(CMP2,SAMPLE)/XBAR1_XBAR_IN17(CMP3,SAMPLE)/XBAR1_XBAR_IN17(CMP4,SAMPLE);XBAR1_XBAR_INOUT17(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT17(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT17(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT17(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT17(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT17(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT17(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT17(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN17(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN17(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN17(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN17(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN17(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN17(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN17(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN17(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN17(LPI2C1,TRG)/XBAR1_XBAR_IN17(LPI2C2,TRG)/XBAR1_XBAR_IN17(LPI2C3,TRG)/XBAR1_XBAR_IN17(LPI2C4,TRG);USDHC1_CD_B(USDHC1,CD_B)/USDHC1_RESET_B(USDHC1,RESET_B);;XBAR1_XBAR_INOUT17(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT17(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT17(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT17(PIT,TRIGGER,3);XBAR1_XBAR_IN17(EWM,IN);XBAR1_XBAR_INOUT17(DMA0,DONE,0)/XBAR1_XBAR_INOUT17(DMA0,DONE,1)/XBAR1_XBAR_INOUT17(DMA0,DONE,2)/XBAR1_XBAR_INOUT17(DMA0,DONE,3)/XBAR1_XBAR_INOUT17(DMA0,DONE,4)/XBAR1_XBAR_INOUT17(DMA0,DONE,5)/XBAR1_XBAR_INOUT17(DMA0,DONE,6)/XBAR1_XBAR_INOUT17(DMA0,DONE,7)/XBAR1_XBAR_IN17(DMA0,REQ,30)/XBAR1_XBAR_IN17(DMA0,REQ,31)/XBAR1_XBAR_IN17(DMA0,REQ,94)/XBAR1_XBAR_IN17(DMA0,REQ,95);XBAR1_XBAR_INOUT17(AOI,OUT,0)/XBAR1_XBAR_INOUT17(AOI,OUT,1)/XBAR1_XBAR_INOUT17(AOI,OUT,2)/XBAR1_XBAR_INOUT17(AOI,OUT,3);XBAR1_XBAR_INOUT17(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT17(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT17(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT17(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT17(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT17(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT17(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT17(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT17(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT17(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN17(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN17(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN17(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN17(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN17(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN17(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN17(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN17(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT17(XBARA,OUT,17)/XBAR1_XBAR_INOUT17(XBARA,IN,04)/XBAR1_XBAR_INOUT17(XBARA,IN,05)/XBAR1_XBAR_INOUT17(XBARA,IN,06)/XBAR1_XBAR_INOUT17(XBARA,IN,07)/XBAR1_XBAR_INOUT17(XBARA,IN,08)/XBAR1_XBAR_INOUT17(XBARA,IN,09)/XBAR1_XBAR_INOUT17(XBARA,IN,10)/XBAR1_XBAR_INOUT17(XBARA,IN,11)/XBAR1_XBAR_INOUT17(XBARA,IN,12)/XBAR1_XBAR_INOUT17(XBARA,IN,13)/XBAR1_XBAR_INOUT17(XBARA,IN,14)/XBAR1_XBAR_INOUT17(XBARA,IN,15)/XBAR1_XBAR_INOUT17(XBARA,IN,16)/XBAR1_XBAR_INOUT17(XBARA,IN,18)/XBAR1_XBAR_INOUT17(XBARA,IN,19)/XBAR1_XBAR_IN17(XBARA,IN,17)/XBAR1_XBAR_IN17(XBARA,OUT,04)/XBAR1_XBAR_IN17(XBARA,OUT,05)/XBAR1_XBAR_IN17(XBARA,OUT,06)/XBAR1_XBAR_IN17(XBARA,OUT,07)/XBAR1_XBAR_IN17(XBARA,OUT,08)/XBAR1_XBAR_IN17(XBARA,OUT,09)/XBAR1_XBAR_IN17(XBARA,OUT,10)/XBAR1_XBAR_IN17(XBARA,OUT,11)/XBAR1_XBAR_IN17(XBARA,OUT,12)/XBAR1_XBAR_IN17(XBARA,OUT,13)/XBAR1_XBAR_IN17(XBARA,OUT,14)/XBAR1_XBAR_IN17(XBARA,OUT,15)/XBAR1_XBAR_IN17(XBARA,OUT,16)/XBAR1_XBAR_IN17(XBARA,OUT,18)/XBAR1_XBAR_IN17(XBARA,OUT,19);XBAR1_XBAR_INOUT17(ENC1,POSMATCH)/XBAR1_XBAR_INOUT17(ENC2,POSMATCH)/XBAR1_XBAR_IN17(ENC1,PHASE,A)/XBAR1_XBAR_IN17(ENC1,PHASE,B)/XBAR1_XBAR_IN17(ENC1,INDEX)/XBAR1_XBAR_IN17(ENC1,HOME)/XBAR1_XBAR_IN17(ENC1,TRG)/XBAR1_XBAR_IN17(ENC2,PHASE,A)/XBAR1_XBAR_IN17(ENC2,PHASE,B)/XBAR1_XBAR_IN17(ENC2,INDEX)/XBAR1_XBAR_IN17(ENC2,HOME)/XBAR1_XBAR_IN17(ENC2,TRG);;;;;;;;REF_32K_OUT(XTALOSC24M,REF_CLK_32K);;;WDOG1_B(WDOG1,WDOG_B);;;;;
42;GPIO_SD_B0_05;Serial Spi MISO;SERIAL_SPI_MISO;GPIO3_IO18(GPIO3,gpio_io,18);LPUART7_RX(LPUART7,RX);LPSPI1_SDI(LPSPI1,SDI);;SAI2_TX_BCLK(SAI2,TX_BCLK);;;;;;;USDHC1_DATA1(USDHC1,DATA,1);;;;;;;;;;FLEXSPI_B_DQS(FLEXSPI,FLEXSPI_B_DQS);;;FLEXCAN2_RX(CAN2,RX);;;;;;;;;;;;LPSPI1_SDI(LPSPI1,SDI)
43;GPIO_SD_B0_04;Serial Spi MOSI;SERIAL_SPI_MOSI;GPIO3_IO17(GPIO3,gpio_io,17);LPUART7_TX(LPUART7,TX);LPSPI1_SDO(LPSPI1,SDO);;SAI2_TX_DATA(SAI2,TX_DATA);;;;;;;USDHC1_DATA0(USDHC1,DATA,0);;;;;;;;;;FLEXSPI_B_SS0_B(FLEXSPI,FLEXSPI_B_SS0_B);;;FLEXCAN2_TX(CAN2,TX);;;;;;;;;;;;LPSPI1_SDO(LPSPI1,SDO)
44;NVCC_SD0;;;;;;;;;;NVCC_SD0(SUPPLY,NVCC_SD0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
45;GPIO_SD_B0_03;Serial Spi CS;SERIAL_SPI_CS;GPIO3_IO16(GPIO3,gpio_io,16);LPUART7_RTS_B(LPUART7,RTS_B);LPSPI1_PCS0(LPSPI1,PCS0);;SAI2_RX_DATA(SAI2,RX_DATA);;;;;QTIMER1_TIMER3(TMR1,TIMER,3);;USDHC1_CLK(USDHC1,CLK);ENET_MDC(ENET,MDC);;;;;;;;;;;;;;;;;;;;;;;;LPSPI1_PCS0(LPSPI1,PCS0)
46;GPIO_SD_B0_02;Serial Spi CLK;SERIAL_SPI_CLK;GPIO3_IO15(GPIO3,gpio_io,15);LPUART7_CTS_B(LPUART7,CTS_B)/XBAR1_XBAR_IN16(LPUART1,TRG)/XBAR1_XBAR_IN16(LPUART2,TRG)/XBAR1_XBAR_IN16(LPUART3,TRG)/XBAR1_XBAR_IN16(LPUART4,TRG)/XBAR1_XBAR_IN16(LPUART5,TRG)/XBAR1_XBAR_IN16(LPUART6,TRG)/XBAR1_XBAR_IN16(LPUART7,TRG)/XBAR1_XBAR_IN16(LPUART8,TRG);LPSPI1_SCK(LPSPI1,SCK)/XBAR1_XBAR_IN16(LPSPI1,TRG)/XBAR1_XBAR_IN16(LPSPI2,TRG)/XBAR1_XBAR_IN16(LPSPI3,TRG)/XBAR1_XBAR_IN16(LPSPI4,TRG);XBAR1_XBAR_INOUT16(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT16(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT16(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT16(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT16(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT16(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT16(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT16(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN16(PWM1,EXT,A0)/XBAR1_XBAR_IN16(PWM1,EXT,A1)/XBAR1_XBAR_IN16(PWM1,EXT,A2)/XBAR1_XBAR_IN16(PWM1,EXT,A3)/XBAR1_XBAR_IN16(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN16(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN16(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN16(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN16(PWM1,EXT_CLK)/XBAR1_XBAR_IN16(PWM1,FAULT,0)/XBAR1_XBAR_IN16(PWM1,FAULT,1)/XBAR1_XBAR_IN16(PWM1,FAULT,2)/XBAR1_XBAR_IN16(PWM1,FAULT,3)/XBAR1_XBAR_IN16(PWM1,EXT_FORCE)/XBAR1_XBAR_IN16(PWM2,EXT,A0)/XBAR1_XBAR_IN16(PWM2,EXT,A1)/XBAR1_XBAR_IN16(PWM2,EXT,A2)/XBAR1_XBAR_IN16(PWM2,EXT,A3)/XBAR1_XBAR_IN16(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN16(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN16(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN16(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN16(PWM2,EXT_CLK)/XBAR1_XBAR_IN16(PWM2,FAULT,0)/XBAR1_XBAR_IN16(PWM2,FAULT,1)/XBAR1_XBAR_IN16(PWM2,EXT_FORCE);SAI2_RX_BCLK(SAI2,RX_BCLK);;XBAR1_XBAR_IN16(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN16(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT16(CMP1,OUT)/XBAR1_XBAR_INOUT16(CMP2,OUT)/XBAR1_XBAR_INOUT16(CMP3,OUT)/XBAR1_XBAR_INOUT16(CMP4,OUT)/XBAR1_XBAR_IN16(CMP1,SAMPLE)/XBAR1_XBAR_IN16(CMP2,SAMPLE)/XBAR1_XBAR_IN16(CMP3,SAMPLE)/XBAR1_XBAR_IN16(CMP4,SAMPLE);QTIMER1_TIMER2(TMR1,TIMER,2)/XBAR1_XBAR_INOUT16(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT16(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT16(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT16(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT16(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT16(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT16(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT16(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN16(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN16(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN16(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN16(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN16(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN16(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN16(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN16(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN16(LPI2C1,TRG)/XBAR1_XBAR_IN16(LPI2C2,TRG)/XBAR1_XBAR_IN16(LPI2C3,TRG)/XBAR1_XBAR_IN16(LPI2C4,TRG);USDHC1_CMD(USDHC1,CMD);ENET_MDIO(ENET,MDIO);XBAR1_XBAR_INOUT16(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT16(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT16(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT16(PIT,TRIGGER,3);XBAR1_XBAR_IN16(EWM,IN);XBAR1_XBAR_INOUT16(DMA0,DONE,0)/XBAR1_XBAR_INOUT16(DMA0,DONE,1)/XBAR1_XBAR_INOUT16(DMA0,DONE,2)/XBAR1_XBAR_INOUT16(DMA0,DONE,3)/XBAR1_XBAR_INOUT16(DMA0,DONE,4)/XBAR1_XBAR_INOUT16(DMA0,DONE,5)/XBAR1_XBAR_INOUT16(DMA0,DONE,6)/XBAR1_XBAR_INOUT16(DMA0,DONE,7)/XBAR1_XBAR_IN16(DMA0,REQ,30)/XBAR1_XBAR_IN16(DMA0,REQ,31)/XBAR1_XBAR_IN16(DMA0,REQ,94)/XBAR1_XBAR_IN16(DMA0,REQ,95);XBAR1_XBAR_INOUT16(AOI,OUT,0)/XBAR1_XBAR_INOUT16(AOI,OUT,1)/XBAR1_XBAR_INOUT16(AOI,OUT,2)/XBAR1_XBAR_INOUT16(AOI,OUT,3);XBAR1_XBAR_INOUT16(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT16(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT16(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT16(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT16(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT16(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT16(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT16(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT16(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT16(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN16(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN16(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN16(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN16(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN16(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN16(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN16(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN16(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT16(XBARA,OUT,16)/XBAR1_XBAR_INOUT16(XBARA,IN,04)/XBAR1_XBAR_INOUT16(XBARA,IN,05)/XBAR1_XBAR_INOUT16(XBARA,IN,06)/XBAR1_XBAR_INOUT16(XBARA,IN,07)/XBAR1_XBAR_INOUT16(XBARA,IN,08)/XBAR1_XBAR_INOUT16(XBARA,IN,09)/XBAR1_XBAR_INOUT16(XBARA,IN,10)/XBAR1_XBAR_INOUT16(XBARA,IN,11)/XBAR1_XBAR_INOUT16(XBARA,IN,12)/XBAR1_XBAR_INOUT16(XBARA,IN,13)/XBAR1_XBAR_INOUT16(XBARA,IN,14)/XBAR1_XBAR_INOUT16(XBARA,IN,15)/XBAR1_XBAR_INOUT16(XBARA,IN,17)/XBAR1_XBAR_INOUT16(XBARA,IN,18)/XBAR1_XBAR_INOUT16(XBARA,IN,19)/XBAR1_XBAR_IN16(XBARA,IN,16)/XBAR1_XBAR_IN16(XBARA,OUT,04)/XBAR1_XBAR_IN16(XBARA,OUT,05)/XBAR1_XBAR_IN16(XBARA,OUT,06)/XBAR1_XBAR_IN16(XBARA,OUT,07)/XBAR1_XBAR_IN16(XBARA,OUT,08)/XBAR1_XBAR_IN16(XBARA,OUT,09)/XBAR1_XBAR_IN16(XBARA,OUT,10)/XBAR1_XBAR_IN16(XBARA,OUT,11)/XBAR1_XBAR_IN16(XBARA,OUT,12)/XBAR1_XBAR_IN16(XBARA,OUT,13)/XBAR1_XBAR_IN16(XBARA,OUT,14)/XBAR1_XBAR_IN16(XBARA,OUT,15)/XBAR1_XBAR_IN16(XBARA,OUT,17)/XBAR1_XBAR_IN16(XBARA,OUT,18)/XBAR1_XBAR_IN16(XBARA,OUT,19);XBAR1_XBAR_INOUT16(ENC1,POSMATCH)/XBAR1_XBAR_INOUT16(ENC2,POSMATCH)/XBAR1_XBAR_IN16(ENC1,PHASE,A)/XBAR1_XBAR_IN16(ENC1,PHASE,B)/XBAR1_XBAR_IN16(ENC1,INDEX)/XBAR1_XBAR_IN16(ENC1,HOME)/XBAR1_XBAR_IN16(ENC1,TRG)/XBAR1_XBAR_IN16(ENC2,PHASE,A)/XBAR1_XBAR_IN16(ENC2,PHASE,B)/XBAR1_XBAR_IN16(ENC2,INDEX)/XBAR1_XBAR_IN16(ENC2,HOME)/XBAR1_XBAR_IN16(ENC2,TRG);;;;;;;;;;;;;;;;LPSPI1_SCK(LPSPI1,SCK)
47;GPIO_SD_B0_01;Accel Spi CS;ACCEL_SPI_CS;GPIO3_IO14(GPIO3,gpio_io,14);XBAR1_XBAR_IN15(LPUART1,TRG)/XBAR1_XBAR_IN15(LPUART2,TRG)/XBAR1_XBAR_IN15(LPUART3,TRG)/XBAR1_XBAR_IN15(LPUART4,TRG)/XBAR1_XBAR_IN15(LPUART5,TRG)/XBAR1_XBAR_IN15(LPUART6,TRG)/XBAR1_XBAR_IN15(LPUART7,TRG)/XBAR1_XBAR_IN15(LPUART8,TRG);XBAR1_XBAR_IN15(LPSPI1,TRG)/XBAR1_XBAR_IN15(LPSPI2,TRG)/XBAR1_XBAR_IN15(LPSPI3,TRG)/XBAR1_XBAR_IN15(LPSPI4,TRG);XBAR1_XBAR_INOUT15(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT15(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT15(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT15(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT15(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT15(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT15(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT15(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN15(PWM1,EXT,A0)/XBAR1_XBAR_IN15(PWM1,EXT,A1)/XBAR1_XBAR_IN15(PWM1,EXT,A2)/XBAR1_XBAR_IN15(PWM1,EXT,A3)/XBAR1_XBAR_IN15(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN15(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN15(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN15(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN15(PWM1,EXT_CLK)/XBAR1_XBAR_IN15(PWM1,FAULT,0)/XBAR1_XBAR_IN15(PWM1,FAULT,1)/XBAR1_XBAR_IN15(PWM1,FAULT,2)/XBAR1_XBAR_IN15(PWM1,FAULT,3)/XBAR1_XBAR_IN15(PWM1,EXT_FORCE)/XBAR1_XBAR_IN15(PWM2,EXT,A0)/XBAR1_XBAR_IN15(PWM2,EXT,A1)/XBAR1_XBAR_IN15(PWM2,EXT,A2)/XBAR1_XBAR_IN15(PWM2,EXT,A3)/XBAR1_XBAR_IN15(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN15(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN15(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN15(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN15(PWM2,EXT_CLK)/XBAR1_XBAR_IN15(PWM2,FAULT,0)/XBAR1_XBAR_IN15(PWM2,FAULT,1)/XBAR1_XBAR_IN15(PWM2,EXT_FORCE);SAI2_RX_SYNC(SAI2,RX_SYNC);;XBAR1_XBAR_IN15(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN15(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT15(CMP1,OUT)/XBAR1_XBAR_INOUT15(CMP2,OUT)/XBAR1_XBAR_INOUT15(CMP3,OUT)/XBAR1_XBAR_INOUT15(CMP4,OUT)/XBAR1_XBAR_IN15(CMP1,SAMPLE)/XBAR1_XBAR_IN15(CMP2,SAMPLE)/XBAR1_XBAR_IN15(CMP3,SAMPLE)/XBAR1_XBAR_IN15(CMP4,SAMPLE);QTIMER1_TIMER1(TMR1,TIMER,1)/XBAR1_XBAR_INOUT15(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT15(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT15(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT15(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT15(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT15(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT15(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT15(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN15(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN15(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN15(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN15(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN15(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN15(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN15(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN15(TMR2,TIMER_INPUT,3);LPI2C3_SDA(LPI2C3,SDA)/XBAR1_XBAR_IN15(LPI2C1,TRG)/XBAR1_XBAR_IN15(LPI2C2,TRG)/XBAR1_XBAR_IN15(LPI2C3,TRG)/XBAR1_XBAR_IN15(LPI2C4,TRG);USDHC1_DATA3(USDHC1,DATA,3);;XBAR1_XBAR_INOUT15(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT15(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT15(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT15(PIT,TRIGGER,3);XBAR1_XBAR_IN15(EWM,IN);XBAR1_XBAR_INOUT15(DMA0,DONE,0)/XBAR1_XBAR_INOUT15(DMA0,DONE,1)/XBAR1_XBAR_INOUT15(DMA0,DONE,2)/XBAR1_XBAR_INOUT15(DMA0,DONE,3)/XBAR1_XBAR_INOUT15(DMA0,DONE,4)/XBAR1_XBAR_INOUT15(DMA0,DONE,5)/XBAR1_XBAR_INOUT15(DMA0,DONE,6)/XBAR1_XBAR_INOUT15(DMA0,DONE,7)/XBAR1_XBAR_IN15(DMA0,REQ,30)/XBAR1_XBAR_IN15(DMA0,REQ,31)/XBAR1_XBAR_IN15(DMA0,REQ,94)/XBAR1_XBAR_IN15(DMA0,REQ,95);XBAR1_XBAR_INOUT15(AOI,OUT,0)/XBAR1_XBAR_INOUT15(AOI,OUT,1)/XBAR1_XBAR_INOUT15(AOI,OUT,2)/XBAR1_XBAR_INOUT15(AOI,OUT,3);XBAR1_XBAR_INOUT15(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT15(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT15(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT15(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT15(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT15(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT15(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT15(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT15(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT15(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN15(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN15(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN15(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN15(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN15(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN15(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN15(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN15(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT15(XBARA,OUT,15)/XBAR1_XBAR_INOUT15(XBARA,IN,04)/XBAR1_XBAR_INOUT15(XBARA,IN,05)/XBAR1_XBAR_INOUT15(XBARA,IN,06)/XBAR1_XBAR_INOUT15(XBARA,IN,07)/XBAR1_XBAR_INOUT15(XBARA,IN,08)/XBAR1_XBAR_INOUT15(XBARA,IN,09)/XBAR1_XBAR_INOUT15(XBARA,IN,10)/XBAR1_XBAR_INOUT15(XBARA,IN,11)/XBAR1_XBAR_INOUT15(XBARA,IN,12)/XBAR1_XBAR_INOUT15(XBARA,IN,13)/XBAR1_XBAR_INOUT15(XBARA,IN,14)/XBAR1_XBAR_INOUT15(XBARA,IN,16)/XBAR1_XBAR_INOUT15(XBARA,IN,17)/XBAR1_XBAR_INOUT15(XBARA,IN,18)/XBAR1_XBAR_INOUT15(XBARA,IN,19)/XBAR1_XBAR_IN15(XBARA,IN,15)/XBAR1_XBAR_IN15(XBARA,OUT,04)/XBAR1_XBAR_IN15(XBARA,OUT,05)/XBAR1_XBAR_IN15(XBARA,OUT,06)/XBAR1_XBAR_IN15(XBARA,OUT,07)/XBAR1_XBAR_IN15(XBARA,OUT,08)/XBAR1_XBAR_IN15(XBARA,OUT,09)/XBAR1_XBAR_IN15(XBARA,OUT,10)/XBAR1_XBAR_IN15(XBARA,OUT,11)/XBAR1_XBAR_IN15(XBARA,OUT,12)/XBAR1_XBAR_IN15(XBARA,OUT,13)/XBAR1_XBAR_IN15(XBARA,OUT,14)/XBAR1_XBAR_IN15(XBARA,OUT,16)/XBAR1_XBAR_IN15(XBARA,OUT,17)/XBAR1_XBAR_IN15(XBARA,OUT,18)/XBAR1_XBAR_IN15(XBARA,OUT,19);XBAR1_XBAR_INOUT15(ENC1,POSMATCH)/XBAR1_XBAR_INOUT15(ENC2,POSMATCH)/XBAR1_XBAR_IN15(ENC1,PHASE,A)/XBAR1_XBAR_IN15(ENC1,PHASE,B)/XBAR1_XBAR_IN15(ENC1,INDEX)/XBAR1_XBAR_IN15(ENC1,HOME)/XBAR1_XBAR_IN15(ENC1,TRG)/XBAR1_XBAR_IN15(ENC2,PHASE,A)/XBAR1_XBAR_IN15(ENC2,PHASE,B)/XBAR1_XBAR_IN15(ENC2,INDEX)/XBAR1_XBAR_IN15(ENC2,HOME)/XBAR1_XBAR_IN15(ENC2,TRG);FLEXSPI_B_SS1_B(FLEXSPI,FLEXSPI_B_SS1_B);;;;;;;REF_24M_OUT(XTALOSC24M,REF_CLK_24M);;;;;;;;
48;GPIO_SD_B0_00;;;GPIO3_IO13(GPIO3,gpio_io,13);XBAR1_XBAR_IN14(LPUART1,TRG)/XBAR1_XBAR_IN14(LPUART2,TRG)/XBAR1_XBAR_IN14(LPUART3,TRG)/XBAR1_XBAR_IN14(LPUART4,TRG)/XBAR1_XBAR_IN14(LPUART5,TRG)/XBAR1_XBAR_IN14(LPUART6,TRG)/XBAR1_XBAR_IN14(LPUART7,TRG)/XBAR1_XBAR_IN14(LPUART8,TRG);XBAR1_XBAR_IN14(LPSPI1,TRG)/XBAR1_XBAR_IN14(LPSPI2,TRG)/XBAR1_XBAR_IN14(LPSPI3,TRG)/XBAR1_XBAR_IN14(LPSPI4,TRG);XBAR1_XBAR_INOUT14(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT14(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT14(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT14(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT14(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT14(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT14(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT14(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN14(PWM1,EXT,A0)/XBAR1_XBAR_IN14(PWM1,EXT,A1)/XBAR1_XBAR_IN14(PWM1,EXT,A2)/XBAR1_XBAR_IN14(PWM1,EXT,A3)/XBAR1_XBAR_IN14(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN14(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN14(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN14(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN14(PWM1,EXT_CLK)/XBAR1_XBAR_IN14(PWM1,FAULT,0)/XBAR1_XBAR_IN14(PWM1,FAULT,1)/XBAR1_XBAR_IN14(PWM1,FAULT,2)/XBAR1_XBAR_IN14(PWM1,FAULT,3)/XBAR1_XBAR_IN14(PWM1,EXT_FORCE)/XBAR1_XBAR_IN14(PWM2,EXT,A0)/XBAR1_XBAR_IN14(PWM2,EXT,A1)/XBAR1_XBAR_IN14(PWM2,EXT,A2)/XBAR1_XBAR_IN14(PWM2,EXT,A3)/XBAR1_XBAR_IN14(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN14(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN14(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN14(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN14(PWM2,EXT_CLK)/XBAR1_XBAR_IN14(PWM2,FAULT,0)/XBAR1_XBAR_IN14(PWM2,FAULT,1)/XBAR1_XBAR_IN14(PWM2,EXT_FORCE);SAI1_MCLK(SAI1,MCLK)/SAI2_MCLK(SAI2,MCLK);;XBAR1_XBAR_IN14(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN14(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT14(CMP1,OUT)/XBAR1_XBAR_INOUT14(CMP2,OUT)/XBAR1_XBAR_INOUT14(CMP3,OUT)/XBAR1_XBAR_INOUT14(CMP4,OUT)/XBAR1_XBAR_IN14(CMP1,SAMPLE)/XBAR1_XBAR_IN14(CMP2,SAMPLE)/XBAR1_XBAR_IN14(CMP3,SAMPLE)/XBAR1_XBAR_IN14(CMP4,SAMPLE);QTIMER1_TIMER0(TMR1,TIMER,0)/XBAR1_XBAR_INOUT14(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT14(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT14(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT14(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT14(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT14(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT14(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT14(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN14(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN14(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN14(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN14(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN14(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN14(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN14(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN14(TMR2,TIMER_INPUT,3);LPI2C3_SCL(LPI2C3,SCL)/XBAR1_XBAR_IN14(LPI2C1,TRG)/XBAR1_XBAR_IN14(LPI2C2,TRG)/XBAR1_XBAR_IN14(LPI2C3,TRG)/XBAR1_XBAR_IN14(LPI2C4,TRG);USDHC1_DATA2(USDHC1,DATA,2);;XBAR1_XBAR_INOUT14(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT14(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT14(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT14(PIT,TRIGGER,3);XBAR1_XBAR_IN14(EWM,IN);XBAR1_XBAR_INOUT14(DMA0,DONE,0)/XBAR1_XBAR_INOUT14(DMA0,DONE,1)/XBAR1_XBAR_INOUT14(DMA0,DONE,2)/XBAR1_XBAR_INOUT14(DMA0,DONE,3)/XBAR1_XBAR_INOUT14(DMA0,DONE,4)/XBAR1_XBAR_INOUT14(DMA0,DONE,5)/XBAR1_XBAR_INOUT14(DMA0,DONE,6)/XBAR1_XBAR_INOUT14(DMA0,DONE,7)/XBAR1_XBAR_IN14(DMA0,REQ,30)/XBAR1_XBAR_IN14(DMA0,REQ,31)/XBAR1_XBAR_IN14(DMA0,REQ,94)/XBAR1_XBAR_IN14(DMA0,REQ,95);XBAR1_XBAR_INOUT14(AOI,OUT,0)/XBAR1_XBAR_INOUT14(AOI,OUT,1)/XBAR1_XBAR_INOUT14(AOI,OUT,2)/XBAR1_XBAR_INOUT14(AOI,OUT,3);XBAR1_XBAR_INOUT14(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT14(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT14(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT14(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT14(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT14(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT14(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT14(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT14(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT14(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN14(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN14(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN14(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN14(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN14(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN14(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN14(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN14(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT14(XBARA,OUT,14)/XBAR1_XBAR_INOUT14(XBARA,IN,04)/XBAR1_XBAR_INOUT14(XBARA,IN,05)/XBAR1_XBAR_INOUT14(XBARA,IN,06)/XBAR1_XBAR_INOUT14(XBARA,IN,07)/XBAR1_XBAR_INOUT14(XBARA,IN,08)/XBAR1_XBAR_INOUT14(XBARA,IN,09)/XBAR1_XBAR_INOUT14(XBARA,IN,10)/XBAR1_XBAR_INOUT14(XBARA,IN,11)/XBAR1_XBAR_INOUT14(XBARA,IN,12)/XBAR1_XBAR_INOUT14(XBARA,IN,13)/XBAR1_XBAR_INOUT14(XBARA,IN,15)/XBAR1_XBAR_INOUT14(XBARA,IN,16)/XBAR1_XBAR_INOUT14(XBARA,IN,17)/XBAR1_XBAR_INOUT14(XBARA,IN,18)/XBAR1_XBAR_INOUT14(XBARA,IN,19)/XBAR1_XBAR_IN14(XBARA,IN,14)/XBAR1_XBAR_IN14(XBARA,OUT,04)/XBAR1_XBAR_IN14(XBARA,OUT,05)/XBAR1_XBAR_IN14(XBARA,OUT,06)/XBAR1_XBAR_IN14(XBARA,OUT,07)/XBAR1_XBAR_IN14(XBARA,OUT,08)/XBAR1_XBAR_IN14(XBARA,OUT,09)/XBAR1_XBAR_IN14(XBARA,OUT,10)/XBAR1_XBAR_IN14(XBARA,OUT,11)/XBAR1_XBAR_IN14(XBARA,OUT,12)/XBAR1_XBAR_IN14(XBARA,OUT,13)/XBAR1_XBAR_IN14(XBARA,OUT,15)/XBAR1_XBAR_IN14(XBARA,OUT,16)/XBAR1_XBAR_IN14(XBARA,OUT,17)/XBAR1_XBAR_IN14(XBARA,OUT,18)/XBAR1_XBAR_IN14(XBARA,OUT,19);XBAR1_XBAR_INOUT14(ENC1,POSMATCH)/XBAR1_XBAR_INOUT14(ENC2,POSMATCH)/XBAR1_XBAR_IN14(ENC1,PHASE,A)/XBAR1_XBAR_IN14(ENC1,PHASE,B)/XBAR1_XBAR_IN14(ENC1,INDEX)/XBAR1_XBAR_IN14(ENC1,HOME)/XBAR1_XBAR_IN14(ENC1,TRG)/XBAR1_XBAR_IN14(ENC2,PHASE,A)/XBAR1_XBAR_IN14(ENC2,PHASE,B)/XBAR1_XBAR_IN14(ENC2,INDEX)/XBAR1_XBAR_IN14(ENC2,HOME)/XBAR1_XBAR_IN14(ENC2,TRG);FLEXSPI_A_SS1_B(FLEXSPI,FLEXSPI_A_SS1_B);;;;;;;;;;;;;;;
49;ONOFF;;;;;;;;;;;;;;;;;;;;;;;;;;SRC_RESET_B(SRC,RESET_B);;;;;;;;;;;;;
50;POR_B;;;;;;;;;;;;;;;;;;;;;;;;;;SRC_POR_B(SRC,POR_B);;;;;;;;;;;;;
51;TEST_MODE;;;;;;;;;;TEST_MODE(SUPPLY,TEST_MODE);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
52;WAKEUP;;;GPIO5_IO00(GPIO5,gpio_io,00);;;;;;;;;;;;;;;;;;;;;;;;;;;ARM_NMI(ARM,ARM_NMI);;;;;;;;;
53;PMIC_ON_REQ;;;GPIO5_IO01(GPIO5,gpio_io,01);;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;SNVS_PMIC_ON_REQ(SNVS,SNVS_PMIC_ON_REQ);
54;PMIC_STBY_REQ;;;GPIO5_IO02(GPIO5,gpio_io,02);;;;;;;;;;;;;;;;;;;;;;;;;;;;;;CCM_PMIC_VSTBY_REQ(CCM,PMIC_STBY_REQ);;;;;;
55;VDD_SNVS_IN;;;;;;;;;;VDD_SNVS_IN(SUPPLY,VDD_SNVS_IN);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
56;VDD_SNVS_CAP;;;;;;;;;;VDD_SNVS_CAP(SUPPLY,VDD_SNVS_CAP);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
57;RTC_XTALI;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;RTC_XTALI(XTALOSC24M,RTC_XTALI);;;;;;;;
58;RTC_XTALO;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;RTC_XTALO(XTALOSC24M,RTC_XTALO);;;;;;;;
59;USB_OTG1_VBUS;;;;;;;;;;USB_OTG1_VBUS(SUPPLY,USB_OTG1_VBUS);;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB_OTG1_VBUS(SUPPLY,USB_OTG1_VBUS)
60;VSS2;;;;;;;;;;VSS2(SUPPLY,VSS,2);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
61;VDD_USB_CAP;;;;;;;;;;VDD_USB_CAP(SUPPLY,VDD_USB_CAP);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
62;USB_OTG1_DN;;;;;;;;;;USB_OTG1_DN(SUPPLY,USB_OTG1_DN);;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB_OTG1_DN(SUPPLY,USB_OTG1_DN)
63;USB_OTG1_DP;;;;;;;;;;USB_OTG1_DP(SUPPLY,USB_OTG1_DP);;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB_OTG1_DP(SUPPLY,USB_OTG1_DP)
64;NGND_KEL0;;;;;;;;;;NGND_KEL0(SUPPLY,NGND_KEL0);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
65;VDD_HIGH_CAP;;;;;;;;;;VDD_HIGH_CAP(SUPPLY,VDD_HIGH_CAP);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
66;USB_OTG1_CHD_B;;;;;;;;;;USB_OTG1_CHD_B(SUPPLY,USB_OTG1_CHD_B);;;;;;;;;;;;;;;;;;;;;;;;;;;;;USB_OTG1_CHD_B(SUPPLY,USB_OTG1_CHD_B)
67;XTALI;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;XTALI(XTALOSC24M,XTALI);;;;;;;;
68;XTALO;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;XTALO(XTALOSC24M,XTALO);;;;;;;;
69;VDD_HIGH_IN;;;;;;;;;;VDD_HIGH_IN(SUPPLY,VDD_HIGH_IN);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
70;VSS3;;;;;;;;;;VSS3(SUPPLY,VSS,3);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
71;GPANAIO;;;;;;;;;;GPANAIO(SUPPLY,GPANAIO);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
72;NVCC_PLL;;;;;;;;;;NVCC_PLL(SUPPLY,NVCC_PLL);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
73;VDDA_ADC_3P3;;;;;;;;;;VDDA_ADC_3P3(SUPPLY,VDDA_ADC_3P3);VDDA_ADC_3P3(CMP1,DAC_6bit_VIN1)/VDDA_ADC_3P3(CMP1,DAC_6bit_VIN2)/VDDA_ADC_3P3(CMP2,DAC_6bit_VIN1)/VDDA_ADC_3P3(CMP2,DAC_6bit_VIN2)/VDDA_ADC_3P3(CMP3,DAC_6bit_VIN1)/VDDA_ADC_3P3(CMP3,DAC_6bit_VIN2)/VDDA_ADC_3P3(CMP4,DAC_6bit_VIN1)/VDDA_ADC_3P3(CMP4,DAC_6bit_VIN2);;;;;;;;;;;;;;;;;;;;;;;;;;;;
74;GPIO_AD_B1_15;Accel Spi MISO;ACCEL_SPI_MISO;GPIO1_IO31(GPIO1,gpio_io,31);;LPSPI3_SDI(LPSPI3,SDI);;;;FLEXIO1_FLEXIO00(FLEXIO1,IO,00);;ACMP4_OUT(CMP4,OUT)/ACMP4_IN6(CMP4,IN,6);;LPI2C1_SDA(LPI2C1,SDA);;ENET_1588_EVENT0_IN(ENET,1588_EVENT0_IN);;;;;;;;;;ADC1_IN15(ADC1,IN,15)/ADC2_IN15(ADC2,IN,15);;;;;;;;;;;;;;LPSPI3_SDI(LPSPI3,SDI)
75;GPIO_AD_B1_14;Accel Spi MOSI;ACCEL_SPI_MOSI;GPIO1_IO30(GPIO1,gpio_io,30);;LPSPI3_SDO(LPSPI3,SDO);;;;FLEXIO1_FLEXIO01(FLEXIO1,IO,01);;ACMP3_OUT(CMP3,OUT)/ACMP3_IN6(CMP3,IN,6);;LPI2C1_SCL(LPI2C1,SCL);;ENET_1588_EVENT0_OUT(ENET,1588_EVENT0_OUT);;;;;;;;;;ADC1_IN14(ADC1,IN,14)/ADC2_IN14(ADC2,IN,14);;;;;;;;;;;;;;LPSPI3_SDO(LPSPI3,SDO)
76;GPIO_AD_B1_13;Accel Spi CS;ACCEL_SPI_CS;GPIO1_IO29(GPIO1,gpio_io,29);;LPSPI3_PCS0(LPSPI3,PCS0);FLEXPWM1_PWMB3(PWM1,B,3);;;FLEXIO1_FLEXIO02(FLEXIO1,IO,02);;ACMP2_OUT(CMP2,OUT)/ACMP2_IN6(CMP2,IN,6);;LPI2C1_HREQ(LPI2C1,HREQ);USDHC2_WP(USDHC2,WP);;;;;;;;;;;ADC1_IN13(ADC1,IN,13)/ADC2_IN13(ADC2,IN,13);;;;;;;;;;;;;;LPSPI3_PCS0(LPSPI3,PCS0)
77;NC0;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
78;GPIO_AD_B1_12;Accel Spi Clk;ACCEL_SPI_CLK;GPIO1_IO28(GPIO1,gpio_io,28);;LPSPI3_SCK(LPSPI3,SCK);FLEXPWM1_PWMA3(PWM1,A,3);;;FLEXIO1_FLEXIO03(FLEXIO1,IO,03);;ACMP1_OUT(CMP1,OUT)/ACMP1_IN6(CMP1,IN,6);;;USDHC2_CD_B(USDHC2,CD_B);;;;;;;;;;;ADC1_IN12(ADC1,IN,12)/ADC2_IN12(ADC2,IN,12);;;;;;;USB_OTG1_OC(USB,OTG1_OC);;;;;;;LPSPI3_SCK(LPSPI3,SCK)
79;GPIO_AD_B1_11;Usb Id;USB_ID;GPIO1_IO27(GPIO1,gpio_io,27);LPUART4_RX(LPUART4,RX);;FLEXPWM1_PWMB2(PWM1,B,2);;;FLEXIO1_FLEXIO04(FLEXIO1,IO,04);;ACMP4_IN5(CMP4,IN,5);;;USDHC1_WP(USDHC1,WP);;;;;;;;;;;ADC1_IN11(ADC1,IN,11)/ADC2_IN11(ADC2,IN,11);;;GPT2_COMPARE1(GPT2,COMPARE,1);;;;USB_OTG1_ID(USB,OTG1_ID);;;;;;;
80;GPIO_AD_B1_10;Usb Pwr;_PWR,USB_PWR;GPIO1_IO26(GPIO1,gpio_io,26);LPUART4_TX(LPUART4,TX);;FLEXPWM1_PWMA2(PWM1,A,2);;;FLEXIO1_FLEXIO05(FLEXIO1,IO,05);;ACMP3_IN5(CMP3,IN,5);;;USDHC1_CD_B(USDHC1,CD_B);;;;;;;;;;;ADC1_IN10(ADC1,IN,10)/ADC2_IN10(ADC2,IN,10);;;GPT2_CAPTURE1(GPT2,CAPTURE,1);;;;USB_OTG1_PWR(USB,OTG1_PWR);;;;;;;
81;GPIO_AD_B1_09;Head Up;HEADUP;GPIO1_IO25(GPIO1,gpio_io,25);LPUART2_RX(LPUART2,RX)/XBAR1_XBAR_IN13(LPUART1,TRG)/XBAR1_XBAR_IN13(LPUART2,TRG)/XBAR1_XBAR_IN13(LPUART3,TRG)/XBAR1_XBAR_IN13(LPUART4,TRG)/XBAR1_XBAR_IN13(LPUART5,TRG)/XBAR1_XBAR_IN13(LPUART6,TRG)/XBAR1_XBAR_IN13(LPUART7,TRG)/XBAR1_XBAR_IN13(LPUART8,TRG);LPSPI3_PCS1(LPSPI3,PCS1)/XBAR1_XBAR_IN13(LPSPI1,TRG)/XBAR1_XBAR_IN13(LPSPI2,TRG)/XBAR1_XBAR_IN13(LPSPI3,TRG)/XBAR1_XBAR_IN13(LPSPI4,TRG);FLEXPWM1_PWMB1(PWM1,B,1)/XBAR1_XBAR_INOUT13(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT13(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT13(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT13(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT13(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT13(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT13(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT13(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN13(PWM1,EXT,A0)/XBAR1_XBAR_IN13(PWM1,EXT,A1)/XBAR1_XBAR_IN13(PWM1,EXT,A2)/XBAR1_XBAR_IN13(PWM1,EXT,A3)/XBAR1_XBAR_IN13(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN13(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN13(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN13(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN13(PWM1,EXT_CLK)/XBAR1_XBAR_IN13(PWM1,FAULT,0)/XBAR1_XBAR_IN13(PWM1,FAULT,1)/XBAR1_XBAR_IN13(PWM1,FAULT,2)/XBAR1_XBAR_IN13(PWM1,FAULT,3)/XBAR1_XBAR_IN13(PWM1,EXT_FORCE)/XBAR1_XBAR_IN13(PWM2,EXT,A0)/XBAR1_XBAR_IN13(PWM2,EXT,A1)/XBAR1_XBAR_IN13(PWM2,EXT,A2)/XBAR1_XBAR_IN13(PWM2,EXT,A3)/XBAR1_XBAR_IN13(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN13(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN13(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN13(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN13(PWM2,EXT_CLK)/XBAR1_XBAR_IN13(PWM2,FAULT,0)/XBAR1_XBAR_IN13(PWM2,FAULT,1)/XBAR1_XBAR_IN13(PWM2,EXT_FORCE);SAI1_TX_DATA3(SAI1,TX_DATA3)/SAI1_TX_DATA3(SAI1,RX_DATA1);;FLEXIO1_FLEXIO06(FLEXIO1,IO,06)/XBAR1_XBAR_IN13(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN13(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT13(CMP1,OUT)/XBAR1_XBAR_INOUT13(CMP2,OUT)/XBAR1_XBAR_INOUT13(CMP3,OUT)/XBAR1_XBAR_INOUT13(CMP4,OUT)/XBAR1_XBAR_IN13(CMP1,SAMPLE)/XBAR1_XBAR_IN13(CMP2,SAMPLE)/XBAR1_XBAR_IN13(CMP3,SAMPLE)/XBAR1_XBAR_IN13(CMP4,SAMPLE)/ACMP2_IN5(CMP2,IN,5);XBAR1_XBAR_INOUT13(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT13(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT13(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT13(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT13(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT13(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT13(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT13(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN13(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN13(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN13(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN13(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN13(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN13(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN13(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN13(TMR2,TIMER_INPUT,3);LPI2C2_SDA(LPI2C2,SDA)/XBAR1_XBAR_IN13(LPI2C1,TRG)/XBAR1_XBAR_IN13(LPI2C2,TRG)/XBAR1_XBAR_IN13(LPI2C3,TRG)/XBAR1_XBAR_IN13(LPI2C4,TRG);;;XBAR1_XBAR_INOUT13(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT13(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT13(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT13(PIT,TRIGGER,3);XBAR1_XBAR_IN13(EWM,IN);XBAR1_XBAR_INOUT13(DMA0,DONE,0)/XBAR1_XBAR_INOUT13(DMA0,DONE,1)/XBAR1_XBAR_INOUT13(DMA0,DONE,2)/XBAR1_XBAR_INOUT13(DMA0,DONE,3)/XBAR1_XBAR_INOUT13(DMA0,DONE,4)/XBAR1_XBAR_INOUT13(DMA0,DONE,5)/XBAR1_XBAR_INOUT13(DMA0,DONE,6)/XBAR1_XBAR_INOUT13(DMA0,DONE,7)/XBAR1_XBAR_IN13(DMA0,REQ,30)/XBAR1_XBAR_IN13(DMA0,REQ,31)/XBAR1_XBAR_IN13(DMA0,REQ,94)/XBAR1_XBAR_IN13(DMA0,REQ,95);XBAR1_XBAR_INOUT13(AOI,OUT,0)/XBAR1_XBAR_INOUT13(AOI,OUT,1)/XBAR1_XBAR_INOUT13(AOI,OUT,2)/XBAR1_XBAR_INOUT13(AOI,OUT,3);XBAR1_XBAR_INOUT13(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT13(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT13(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT13(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT13(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT13(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT13(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT13(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT13(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT13(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN13(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN13(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN13(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN13(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN13(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN13(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN13(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN13(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT13(XBARA,OUT,13)/XBAR1_XBAR_INOUT13(XBARA,IN,04)/XBAR1_XBAR_INOUT13(XBARA,IN,05)/XBAR1_XBAR_INOUT13(XBARA,IN,06)/XBAR1_XBAR_INOUT13(XBARA,IN,07)/XBAR1_XBAR_INOUT13(XBARA,IN,08)/XBAR1_XBAR_INOUT13(XBARA,IN,09)/XBAR1_XBAR_INOUT13(XBARA,IN,10)/XBAR1_XBAR_INOUT13(XBARA,IN,11)/XBAR1_XBAR_INOUT13(XBARA,IN,12)/XBAR1_XBAR_INOUT13(XBARA,IN,14)/XBAR1_XBAR_INOUT13(XBARA,IN,15)/XBAR1_XBAR_INOUT13(XBARA,IN,16)/XBAR1_XBAR_INOUT13(XBARA,IN,17)/XBAR1_XBAR_INOUT13(XBARA,IN,18)/XBAR1_XBAR_INOUT13(XBARA,IN,19)/XBAR1_XBAR_IN13(XBARA,IN,13)/XBAR1_XBAR_IN13(XBARA,OUT,04)/XBAR1_XBAR_IN13(XBARA,OUT,05)/XBAR1_XBAR_IN13(XBARA,OUT,06)/XBAR1_XBAR_IN13(XBARA,OUT,07)/XBAR1_XBAR_IN13(XBARA,OUT,08)/XBAR1_XBAR_IN13(XBARA,OUT,09)/XBAR1_XBAR_IN13(XBARA,OUT,10)/XBAR1_XBAR_IN13(XBARA,OUT,11)/XBAR1_XBAR_IN13(XBARA,OUT,12)/XBAR1_XBAR_IN13(XBARA,OUT,14)/XBAR1_XBAR_IN13(XBARA,OUT,15)/XBAR1_XBAR_IN13(XBARA,OUT,16)/XBAR1_XBAR_IN13(XBARA,OUT,17)/XBAR1_XBAR_IN13(XBARA,OUT,18)/XBAR1_XBAR_IN13(XBARA,OUT,19);XBAR1_XBAR_INOUT13(ENC1,POSMATCH)/XBAR1_XBAR_INOUT13(ENC2,POSMATCH)/XBAR1_XBAR_IN13(ENC1,PHASE,A)/XBAR1_XBAR_IN13(ENC1,PHASE,B)/XBAR1_XBAR_IN13(ENC1,INDEX)/XBAR1_XBAR_IN13(ENC1,HOME)/XBAR1_XBAR_IN13(ENC1,TRG)/XBAR1_XBAR_IN13(ENC2,PHASE,A)/XBAR1_XBAR_IN13(ENC2,PHASE,B)/XBAR1_XBAR_IN13(ENC2,INDEX)/XBAR1_XBAR_IN13(ENC2,HOME)/XBAR1_XBAR_IN13(ENC2,TRG);;ADC1_IN9(ADC1,IN,9)/ADC2_IN9(ADC2,IN,9);;;;;;;;;;;;;;ADC1_IN9(ADC1,IN,9)
82;GPIO_AD_B1_08;Dot Wear;DOT_WEAR;GPIO1_IO24(GPIO1,gpio_io,24);LPUART2_TX(LPUART2,TX)/XBAR1_XBAR_IN12(LPUART1,TRG)/XBAR1_XBAR_IN12(LPUART2,TRG)/XBAR1_XBAR_IN12(LPUART3,TRG)/XBAR1_XBAR_IN12(LPUART4,TRG)/XBAR1_XBAR_IN12(LPUART5,TRG)/XBAR1_XBAR_IN12(LPUART6,TRG)/XBAR1_XBAR_IN12(LPUART7,TRG)/XBAR1_XBAR_IN12(LPUART8,TRG);LPSPI3_PCS2(LPSPI3,PCS2)/XBAR1_XBAR_IN12(LPSPI1,TRG)/XBAR1_XBAR_IN12(LPSPI2,TRG)/XBAR1_XBAR_IN12(LPSPI3,TRG)/XBAR1_XBAR_IN12(LPSPI4,TRG);FLEXPWM1_PWMA1(PWM1,A,1)/XBAR1_XBAR_INOUT12(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT12(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT12(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT12(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT12(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT12(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT12(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT12(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN12(PWM1,EXT,A0)/XBAR1_XBAR_IN12(PWM1,EXT,A1)/XBAR1_XBAR_IN12(PWM1,EXT,A2)/XBAR1_XBAR_IN12(PWM1,EXT,A3)/XBAR1_XBAR_IN12(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN12(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN12(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN12(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN12(PWM1,EXT_CLK)/XBAR1_XBAR_IN12(PWM1,FAULT,0)/XBAR1_XBAR_IN12(PWM1,FAULT,1)/XBAR1_XBAR_IN12(PWM1,FAULT,2)/XBAR1_XBAR_IN12(PWM1,FAULT,3)/XBAR1_XBAR_IN12(PWM1,EXT_FORCE)/XBAR1_XBAR_IN12(PWM2,EXT,A0)/XBAR1_XBAR_IN12(PWM2,EXT,A1)/XBAR1_XBAR_IN12(PWM2,EXT,A2)/XBAR1_XBAR_IN12(PWM2,EXT,A3)/XBAR1_XBAR_IN12(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN12(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN12(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN12(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN12(PWM2,EXT_CLK)/XBAR1_XBAR_IN12(PWM2,FAULT,0)/XBAR1_XBAR_IN12(PWM2,FAULT,1)/XBAR1_XBAR_IN12(PWM2,EXT_FORCE);SAI1_TX_DATA2(SAI1,TX_DATA2)/SAI1_TX_DATA2(SAI1,RX_DATA2);;FLEXIO1_FLEXIO07(FLEXIO1,IO,07)/XBAR1_XBAR_IN12(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN12(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT12(CMP1,OUT)/XBAR1_XBAR_INOUT12(CMP2,OUT)/XBAR1_XBAR_INOUT12(CMP3,OUT)/XBAR1_XBAR_INOUT12(CMP4,OUT)/XBAR1_XBAR_IN12(CMP1,SAMPLE)/XBAR1_XBAR_IN12(CMP2,SAMPLE)/XBAR1_XBAR_IN12(CMP3,SAMPLE)/XBAR1_XBAR_IN12(CMP4,SAMPLE)/ACMP1_IN5(CMP1,IN,5);XBAR1_XBAR_INOUT12(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT12(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT12(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT12(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT12(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT12(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT12(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT12(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN12(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN12(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN12(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN12(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN12(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN12(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN12(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN12(TMR2,TIMER_INPUT,3);LPI2C2_SCL(LPI2C2,SCL)/XBAR1_XBAR_IN12(LPI2C1,TRG)/XBAR1_XBAR_IN12(LPI2C2,TRG)/XBAR1_XBAR_IN12(LPI2C3,TRG)/XBAR1_XBAR_IN12(LPI2C4,TRG);;;XBAR1_XBAR_INOUT12(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT12(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT12(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT12(PIT,TRIGGER,3);XBAR1_XBAR_IN12(EWM,IN);XBAR1_XBAR_INOUT12(DMA0,DONE,0)/XBAR1_XBAR_INOUT12(DMA0,DONE,1)/XBAR1_XBAR_INOUT12(DMA0,DONE,2)/XBAR1_XBAR_INOUT12(DMA0,DONE,3)/XBAR1_XBAR_INOUT12(DMA0,DONE,4)/XBAR1_XBAR_INOUT12(DMA0,DONE,5)/XBAR1_XBAR_INOUT12(DMA0,DONE,6)/XBAR1_XBAR_INOUT12(DMA0,DONE,7)/XBAR1_XBAR_IN12(DMA0,REQ,30)/XBAR1_XBAR_IN12(DMA0,REQ,31)/XBAR1_XBAR_IN12(DMA0,REQ,94)/XBAR1_XBAR_IN12(DMA0,REQ,95);XBAR1_XBAR_INOUT12(AOI,OUT,0)/XBAR1_XBAR_INOUT12(AOI,OUT,1)/XBAR1_XBAR_INOUT12(AOI,OUT,2)/XBAR1_XBAR_INOUT12(AOI,OUT,3);XBAR1_XBAR_INOUT12(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT12(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT12(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT12(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT12(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT12(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT12(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT12(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT12(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT12(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN12(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN12(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN12(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN12(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN12(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN12(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN12(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN12(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT12(XBARA,OUT,12)/XBAR1_XBAR_INOUT12(XBARA,IN,04)/XBAR1_XBAR_INOUT12(XBARA,IN,05)/XBAR1_XBAR_INOUT12(XBARA,IN,06)/XBAR1_XBAR_INOUT12(XBARA,IN,07)/XBAR1_XBAR_INOUT12(XBARA,IN,08)/XBAR1_XBAR_INOUT12(XBARA,IN,09)/XBAR1_XBAR_INOUT12(XBARA,IN,10)/XBAR1_XBAR_INOUT12(XBARA,IN,11)/XBAR1_XBAR_INOUT12(XBARA,IN,13)/XBAR1_XBAR_INOUT12(XBARA,IN,14)/XBAR1_XBAR_INOUT12(XBARA,IN,15)/XBAR1_XBAR_INOUT12(XBARA,IN,16)/XBAR1_XBAR_INOUT12(XBARA,IN,17)/XBAR1_XBAR_INOUT12(XBARA,IN,18)/XBAR1_XBAR_INOUT12(XBARA,IN,19)/XBAR1_XBAR_IN12(XBARA,IN,12)/XBAR1_XBAR_IN12(XBARA,OUT,04)/XBAR1_XBAR_IN12(XBARA,OUT,05)/XBAR1_XBAR_IN12(XBARA,OUT,06)/XBAR1_XBAR_IN12(XBARA,OUT,07)/XBAR1_XBAR_IN12(XBARA,OUT,08)/XBAR1_XBAR_IN12(XBARA,OUT,09)/XBAR1_XBAR_IN12(XBARA,OUT,10)/XBAR1_XBAR_IN12(XBARA,OUT,11)/XBAR1_XBAR_IN12(XBARA,OUT,13)/XBAR1_XBAR_IN12(XBARA,OUT,14)/XBAR1_XBAR_IN12(XBARA,OUT,15)/XBAR1_XBAR_IN12(XBARA,OUT,16)/XBAR1_XBAR_IN12(XBARA,OUT,17)/XBAR1_XBAR_IN12(XBARA,OUT,18)/XBAR1_XBAR_IN12(XBARA,OUT,19);XBAR1_XBAR_INOUT12(ENC1,POSMATCH)/XBAR1_XBAR_INOUT12(ENC2,POSMATCH)/XBAR1_XBAR_IN12(ENC1,PHASE,A)/XBAR1_XBAR_IN12(ENC1,PHASE,B)/XBAR1_XBAR_IN12(ENC1,INDEX)/XBAR1_XBAR_IN12(ENC1,HOME)/XBAR1_XBAR_IN12(ENC1,TRG)/XBAR1_XBAR_IN12(ENC2,PHASE,A)/XBAR1_XBAR_IN12(ENC2,PHASE,B)/XBAR1_XBAR_IN12(ENC2,INDEX)/XBAR1_XBAR_IN12(ENC2,HOME)/XBAR1_XBAR_IN12(ENC2,TRG);;ADC1_IN8(ADC1,IN,8)/ADC2_IN8(ADC2,IN,8);;;;;;;;;;;;;;ADC1_IN8(ADC1,IN,8)
83;GPIO_AD_B1_07;Model Type;MODEL_TYPE;GPIO1_IO23(GPIO1,gpio_io,23);LPUART2_RTS_B(LPUART2,RTS_B);LPSPI3_PCS3(LPSPI3,PCS3);FLEXPWM1_PWMB0(PWM1,B,0);SAI1_TX_DATA1(SAI1,TX_DATA1)/SAI1_TX_DATA1(SAI1,RX_DATA3);;FLEXIO1_FLEXIO08(FLEXIO1,IO,08);;ACMP4_IN3(CMP4,IN,3);;;USDHC1_VSELECT(USDHC1,VSELECT);;;;;;;;;;;ADC1_IN7(ADC1,IN,7)/ADC2_IN7(ADC2,IN,7);;;;KPP_ROW7(KPP,ROW,7);;;;;;;;;;ADC1_IN7(ADC1,IN,7)
84;GPIO_AD_B1_06;Media Sensor;MEDIA_SENSOR;GPIO1_IO22(GPIO1,gpio_io,22);LPUART2_CTS_B(LPUART2,CTS_B);LPSPI1_PCS3(LPSPI1,PCS3);FLEXPWM1_PWMA0(PWM1,A,0);SAI1_RX_BCLK(SAI1,RX_BCLK);;FLEXIO1_FLEXIO09(FLEXIO1,IO,09);;ACMP3_IN3(CMP3,IN,3);;;USDHC1_RESET_B(USDHC1,RESET_B);;;;;;;;;;;ADC1_IN6(ADC1,IN,6)/ADC2_IN6(ADC2,IN,6);;;;KPP_COL7(KPP,COL,7);;;;;;;;;;ADC1_IN6(ADC1,IN,6)
85;VSS4;;;;;;;;;;VSS4(SUPPLY,VSS,4);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
86;VDD_SOC_IN3;;;;;;;;;;VDD_SOC_IN3(SUPPLY,VDD_SOC_IN,3);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
87;NC1;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
88;NC2;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
89;NC3;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
90;NC4;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
91;NC5;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
92;NC6;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
93;GPIO_AD_B0_15;Print Head Thermal;PRINT_HEAD_THERMAL;GPIO1_IO15(GPIO1,gpio_io,15);LPUART3_RX(LPUART3,RX);;FLEXPWM2_PWMB0(PWM2,B,0);;;;;ACMP1_IN1(CMP1,IN,1)/ACMP2_IN1(CMP2,IN,1)/ACMP3_IN1(CMP3,IN,1)/ACMP4_IN1(CMP4,IN,1);;;;ENET_TX_DATA1(ENET,TX_DATA,1);;;;;;;;;;ADC1_IN2(ADC1,IN,2)/ADC2_IN2(ADC2,IN,2);;FLEXCAN2_RX(CAN2,RX);;KPP_ROW3(KPP,ROW,3);ARM_TRACE3(ARM,TRACE,3);;;;;;;;;ADC1_IN2(ADC1,IN,2)
94;GPIO_AD_B0_14;Print Head Voltage;PRINT_HEAD_VOLTAGE;GPIO1_IO14(GPIO1,gpio_io,14);LPUART3_TX(LPUART3,TX);;FLEXPWM2_PWMA0(PWM2,A,0);;;;;ACMP1_IN0(CMP1,IN,0)/ACMP2_IN0(CMP2,IN,0)/ACMP3_IN0(CMP3,IN,0)/ACMP4_IN0(CMP4,IN,0);;;;ENET_TX_DATA0(ENET,TX_DATA,0);;;;;;;;;;ADC1_IN1(ADC1,IN,1)/ADC2_IN1(ADC2,IN,1);;FLEXCAN2_TX(CAN2,TX);;KPP_COL3(KPP,COL,3);ARM_TRACE2(ARM,TRACE,2);;;;WDOG1_ANY(WDOG1,WDOG_ANY);;;;;ADC1_IN1(ADC1,IN,1)
95;GPIO_AD_B0_13;;;GPIO1_IO13(GPIO1,gpio_io,13);LPUART3_RTS_B(LPUART3,RTS_B);LPSPI1_SDI(LPSPI1,SDI);FLEXPWM2_PWMB1(PWM2,B,1);;;;;;;;;ENET_TX_EN(ENET,TX_EN);;;;;;;;;;ADC2_IN0(ADC2,IN,0);;;;KPP_ROW2(KPP,ROW,2);ARM_TRACE1(ARM,TRACE,1);;;;;;;;SNVS_VIO_5_B(SNVS,SNVS_VIO_5_B);
96;GPIO_AD_B0_12;Shoot Through;SHOOT_THROUGH;GPIO1_IO12(GPIO1,gpio_io,12);LPUART3_CTS_B(LPUART3,CTS_B);LPSPI1_SDO(LPSPI1,SDO);FLEXPWM2_PWMA1(PWM2,A,1);;;;;;;;;ENET_RX_ER(ENET,RX_ER);;;;;;;;;;ADC1_IN0(ADC1,IN,0);;;;KPP_COL2(KPP,COL,2);ARM_TRACE0(ARM,TRACE,0);;;;;;;;SNVS_VIO_5_CTL(SNVS,SNVS_VIO_5_CTL);ADC1_IN0(ADC1,IN,0)
97;GPIO_AD_B0_11;;;GPIO1_IO11(GPIO1,gpio_io,11);LPUART5_RX(LPUART5,RX);LPSPI1_PCS0(LPSPI1,PCS0);FLEXPWM2_PWMB2(PWM2,B,2);;;;;ACMP4_IN4(CMP4,IN,4);;;;ENET_RX_EN(ENET,RX_EN);;;;;;;;;;;;;;KPP_ROW1(KPP,ROW,1);ARM_TRACE_SWO(ARM,SWO);;;;;;;;;
98;GPIO_AD_B0_10;;;GPIO1_IO10(GPIO1,gpio_io,10);LPUART5_TX(LPUART5,TX);LPSPI1_SCK(LPSPI1,SCK);FLEXPWM2_PWMA2(PWM2,A,2);;;;;ACMP3_IN4(CMP3,IN,4);;;;ENET_RX_DATA0(ENET,RX_DATA,0);;;;;;;;;;;;;;KPP_COL1(KPP,COL,1);ARM_TRACE_CLK(ARM,CLK);;;;;;;;;
99;GPIO_AD_B0_09;;;GPIO1_IO09(GPIO1,gpio_io,09);LPUART1_RTS_B(LPUART1,RTS_B);;;;;;;ACMP2_IN4(CMP2,IN,4);;LPI2C3_SDA(LPI2C3,SDA);;ENET_RX_DATA1(ENET,RX_DATA,1);;;;;;;;;;;;;;KPP_ROW0(KPP,ROW,0);ARM_CM7_RXEV(ARM,ARM_CM7_RXEV);;;;;;;;;
100;GPIO_AD_B0_08;;;GPIO1_IO08(GPIO1,gpio_io,08);LPUART1_CTS_B(LPUART1,CTS_B);;;;;;;ACMP1_IN4(CMP1,IN,4);;LPI2C3_SCL(LPI2C3,SCL);;ENET_TX_CLK(ENET,TX_CLK)/ENET_REF_CLK(ENET,REF_CLK);;;;;;;;;;;;;;KPP_COL0(KPP,COL,0);ARM_CM7_TXEV(ARM,ARM_CM7_TXEV);;;;;;;;;
101;GPIO_AD_B0_07;Cutter Uart Rx;CUTTER_UART_RX;GPIO1_IO07(GPIO1,gpio_io,07);LPUART1_RX(LPUART1,RX);;FLEXPWM2_PWMB3(PWM2,B,3);;;;;;QTIMER2_TIMER3(TMR2,TIMER,3);;;;PIT_TRIGGER1(PIT,TRIGGER,1);;;;;;;;;;;;;;;REF_24M_OUT(XTALOSC24M,REF_CLK_24M);;;;;;MQS_LEFT(MQS,LEFT);;LPUART1_RX(LPUART1,RX)
102;VDD_SOC_IN4;;;;;;;;;;VDD_SOC_IN4(SUPPLY,VDD_SOC_IN,4);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
103;VSS5;;;;;;;;;;VSS5(SUPPLY,VSS,5);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
104;NC7;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
105;GPIO_AD_B0_06;Cutter Uart Tx;CUTTER_UART_TX;GPIO1_IO06(GPIO1,gpio_io,06);LPUART1_TX(LPUART1,TX);;FLEXPWM2_PWMA3(PWM2,A,3);;;;;;QTIMER2_TIMER2(TMR2,TIMER,2);;;;PIT_TRIGGER0(PIT,TRIGGER,0);;;;;;;;;;;;;;;REF_32K_OUT(XTALOSC24M,REF_CLK_32K);;;;;;MQS_RIGHT(MQS,RIGHT);;LPUART1_TX(LPUART1,TX)
106;GPIO_AD_B0_05;Jtag Trstb;JTAG_TRSTB;GPIO1_IO05(GPIO1,gpio_io,05);;;;;;;;;QTIMER2_TIMER1(TMR2,TIMER,1);;USDHC1_CD_B(USDHC1,CD_B);ENET_MDC(ENET,MDC);;;;;;;;;;;;FLEXCAN1_RX(CAN1,RX);;;ARM_NMI(ARM,ARM_NMI);;USB_OTG1_ID(USB,OTG1_ID);;;;JTAG_TRSTB(JTAG,TRSTB);;;JTAG_TRSTB(JTAG,TRSTB)
107;GPIO_AD_B0_04;Jtag Tdo;JTAG_TDO;GPIO1_IO04(GPIO1,gpio_io,04);;;;;;;;;QTIMER2_TIMER0(TMR2,TIMER,0);;USDHC1_WP(USDHC1,WP);ENET_MDIO(ENET,MDIO);;EWM_OUT_B(EWM,EWM_OUT_B);;;;;;;;;;FLEXCAN1_TX(CAN1,TX);;;;;USB_OTG1_PWR(USB,OTG1_PWR);;;;JTAG_TDO(JTAG,TDO);;;JTAG_TDO(JTAG,TDO)
108;GPIO_AD_B0_03;Jtag Tdi;JTAG_TDI;GPIO1_IO03(GPIO1,gpio_io,03);;;;SAI1_MCLK(SAI1,MCLK);;;;;;;USDHC2_CD_B(USDHC2,CD_B)/USDHC1_WP(USDHC1,WP);;;;;;;;;;;;;;;;;;USB_OTG1_OC(USB,OTG1_OC);CCM_PMIC_RDY(CCM,PMIC_RDY);WDOG1_B(WDOG1,WDOG_B);;JTAG_TDI(JTAG,TDI);;;JTAG_TDI(JTAG,TDI)
109;GPIO_AD_B0_02;Jtag Mod;JTAG_MOD;GPIO1_IO02(GPIO1,gpio_io,02);;;;;;;;;;;;;;;;;;;;;;;;;GPT1_CAPTURE1(GPT1,CAPTURE,1);;;;;;;;JTAG_MOD(JTAG,MOD);;;JTAG_MOD(JTAG,MOD)
110;GPIO_AD_B0_01;Jtag Tck;JTAG_TCK;GPIO1_IO01(GPIO1,gpio_io,01);;;;;;;;;;;;;;;;;;;;;;;;;GPT1_CAPTURE2(GPT1,CAPTURE,2);;;;;;;;JTAG_TCK(JTAG,TCK);;;JTAG_TCK(JTAG,TCK)
111;GPIO_AD_B0_00;Jtag Tms;JTAG_TMS;GPIO1_IO00(GPIO1,gpio_io,00);;;;;;;;;;;;;;;;;;;;;;;;;GPT1_COMPARE1(GPT1,COMPARE,1);;;;;;;;JTAG_TMS(JTAG,TMS);;;JTAG_TMS(JTAG,TMS)
112;NVCC_GPIO3;;;;;;;;;;NVCC_GPIO3(SUPPLY,NVCC_GPIO,3);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
113;VSS6;;;;;;;;;;VSS6(SUPPLY,VSS,6);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
114;VDD_SOC_IN5;;;;;;;;;;VDD_SOC_IN5(SUPPLY,VDD_SOC_IN,5);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
115;GPIO_EMC_41;Usb Pwr;USB_PWR;GPIO3_IO09(GPIO3,gpio_io,09);XBAR1_XBAR_IN19(LPUART1,TRG)/XBAR1_XBAR_IN19(LPUART2,TRG)/XBAR1_XBAR_IN19(LPUART3,TRG)/XBAR1_XBAR_IN19(LPUART4,TRG)/XBAR1_XBAR_IN19(LPUART5,TRG)/XBAR1_XBAR_IN19(LPUART6,TRG)/XBAR1_XBAR_IN19(LPUART7,TRG)/XBAR1_XBAR_IN19(LPUART8,TRG);XBAR1_XBAR_IN19(LPSPI1,TRG)/XBAR1_XBAR_IN19(LPSPI2,TRG)/XBAR1_XBAR_IN19(LPSPI3,TRG)/XBAR1_XBAR_IN19(LPSPI4,TRG);XBAR1_XBAR_INOUT19(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT19(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT19(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT19(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT19(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT19(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT19(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT19(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN19(PWM1,EXT,A0)/XBAR1_XBAR_IN19(PWM1,EXT,A1)/XBAR1_XBAR_IN19(PWM1,EXT,A2)/XBAR1_XBAR_IN19(PWM1,EXT,A3)/XBAR1_XBAR_IN19(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN19(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN19(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN19(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN19(PWM1,EXT_CLK)/XBAR1_XBAR_IN19(PWM1,FAULT,0)/XBAR1_XBAR_IN19(PWM1,FAULT,1)/XBAR1_XBAR_IN19(PWM1,FAULT,2)/XBAR1_XBAR_IN19(PWM1,FAULT,3)/XBAR1_XBAR_IN19(PWM1,EXT_FORCE)/XBAR1_XBAR_IN19(PWM2,EXT,A0)/XBAR1_XBAR_IN19(PWM2,EXT,A1)/XBAR1_XBAR_IN19(PWM2,EXT,A2)/XBAR1_XBAR_IN19(PWM2,EXT,A3)/XBAR1_XBAR_IN19(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN19(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN19(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN19(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN19(PWM2,EXT_CLK)/XBAR1_XBAR_IN19(PWM2,FAULT,0)/XBAR1_XBAR_IN19(PWM2,FAULT,1)/XBAR1_XBAR_IN19(PWM2,EXT_FORCE);;SEMC_RDY(SEMC,RDY);XBAR1_XBAR_IN19(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN19(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT19(CMP1,OUT)/XBAR1_XBAR_INOUT19(CMP2,OUT)/XBAR1_XBAR_INOUT19(CMP3,OUT)/XBAR1_XBAR_INOUT19(CMP4,OUT)/XBAR1_XBAR_IN19(CMP1,SAMPLE)/XBAR1_XBAR_IN19(CMP2,SAMPLE)/XBAR1_XBAR_IN19(CMP3,SAMPLE)/XBAR1_XBAR_IN19(CMP4,SAMPLE);XBAR1_XBAR_INOUT19(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT19(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT19(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT19(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT19(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT19(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT19(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT19(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN19(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN19(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN19(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN19(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN19(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN19(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN19(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN19(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN19(LPI2C1,TRG)/XBAR1_XBAR_IN19(LPI2C2,TRG)/XBAR1_XBAR_IN19(LPI2C3,TRG)/XBAR1_XBAR_IN19(LPI2C4,TRG);;ENET_MDC(ENET,MDC)/ENET_TX_DATA2(ENET,TX_DATA,2);XBAR1_XBAR_INOUT19(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT19(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT19(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT19(PIT,TRIGGER,3);XBAR1_XBAR_IN19(EWM,IN);XBAR1_XBAR_INOUT19(DMA0,DONE,0)/XBAR1_XBAR_INOUT19(DMA0,DONE,1)/XBAR1_XBAR_INOUT19(DMA0,DONE,2)/XBAR1_XBAR_INOUT19(DMA0,DONE,3)/XBAR1_XBAR_INOUT19(DMA0,DONE,4)/XBAR1_XBAR_INOUT19(DMA0,DONE,5)/XBAR1_XBAR_INOUT19(DMA0,DONE,6)/XBAR1_XBAR_INOUT19(DMA0,DONE,7)/XBAR1_XBAR_IN19(DMA0,REQ,30)/XBAR1_XBAR_IN19(DMA0,REQ,31)/XBAR1_XBAR_IN19(DMA0,REQ,94)/XBAR1_XBAR_IN19(DMA0,REQ,95);XBAR1_XBAR_INOUT19(AOI,OUT,0)/XBAR1_XBAR_INOUT19(AOI,OUT,1)/XBAR1_XBAR_INOUT19(AOI,OUT,2)/XBAR1_XBAR_INOUT19(AOI,OUT,3);XBAR1_XBAR_INOUT19(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT19(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT19(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT19(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT19(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT19(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT19(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT19(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT19(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT19(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN19(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN19(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN19(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN19(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN19(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN19(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN19(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN19(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT19(XBARA,OUT,19)/XBAR1_XBAR_INOUT19(XBARA,IN,04)/XBAR1_XBAR_INOUT19(XBARA,IN,05)/XBAR1_XBAR_INOUT19(XBARA,IN,06)/XBAR1_XBAR_INOUT19(XBARA,IN,07)/XBAR1_XBAR_INOUT19(XBARA,IN,08)/XBAR1_XBAR_INOUT19(XBARA,IN,09)/XBAR1_XBAR_INOUT19(XBARA,IN,10)/XBAR1_XBAR_INOUT19(XBARA,IN,11)/XBAR1_XBAR_INOUT19(XBARA,IN,12)/XBAR1_XBAR_INOUT19(XBARA,IN,13)/XBAR1_XBAR_INOUT19(XBARA,IN,14)/XBAR1_XBAR_INOUT19(XBARA,IN,15)/XBAR1_XBAR_INOUT19(XBARA,IN,16)/XBAR1_XBAR_INOUT19(XBARA,IN,17)/XBAR1_XBAR_INOUT19(XBARA,IN,18)/XBAR1_XBAR_IN19(XBARA,IN,19)/XBAR1_XBAR_IN19(XBARA,OUT,04)/XBAR1_XBAR_IN19(XBARA,OUT,05)/XBAR1_XBAR_IN19(XBARA,OUT,06)/XBAR1_XBAR_IN19(XBARA,OUT,07)/XBAR1_XBAR_IN19(XBARA,OUT,08)/XBAR1_XBAR_IN19(XBARA,OUT,09)/XBAR1_XBAR_IN19(XBARA,OUT,10)/XBAR1_XBAR_IN19(XBARA,OUT,11)/XBAR1_XBAR_IN19(XBARA,OUT,12)/XBAR1_XBAR_IN19(XBARA,OUT,13)/XBAR1_XBAR_IN19(XBARA,OUT,14)/XBAR1_XBAR_IN19(XBARA,OUT,15)/XBAR1_XBAR_IN19(XBARA,OUT,16)/XBAR1_XBAR_IN19(XBARA,OUT,17)/XBAR1_XBAR_IN19(XBARA,OUT,18);XBAR1_XBAR_INOUT19(ENC1,POSMATCH)/XBAR1_XBAR_INOUT19(ENC2,POSMATCH)/XBAR1_XBAR_IN19(ENC1,PHASE,A)/XBAR1_XBAR_IN19(ENC1,PHASE,B)/XBAR1_XBAR_IN19(ENC1,INDEX)/XBAR1_XBAR_IN19(ENC1,HOME)/XBAR1_XBAR_IN19(ENC1,TRG)/XBAR1_XBAR_IN19(ENC2,PHASE,A)/XBAR1_XBAR_IN19(ENC2,PHASE,B)/XBAR1_XBAR_IN19(ENC2,INDEX)/XBAR1_XBAR_IN19(ENC2,HOME)/XBAR1_XBAR_IN19(ENC2,TRG);;;;;GPT1_COMPARE2(GPT1,COMPARE,2);;;;USB_OTG1_PWR(USB,OTG1_PWR);;;SPDIF_IN(SPDIF,IN);;;;USB_OTG1_PWR(USB,OTG1_PWR)
116;GPIO_EMC_40;Usb Id;USB_ID;GPIO3_IO08(GPIO3,gpio_io,08);XBAR1_XBAR_IN18(LPUART1,TRG)/XBAR1_XBAR_IN18(LPUART2,TRG)/XBAR1_XBAR_IN18(LPUART3,TRG)/XBAR1_XBAR_IN18(LPUART4,TRG)/XBAR1_XBAR_IN18(LPUART5,TRG)/XBAR1_XBAR_IN18(LPUART6,TRG)/XBAR1_XBAR_IN18(LPUART7,TRG)/XBAR1_XBAR_IN18(LPUART8,TRG);XBAR1_XBAR_IN18(LPSPI1,TRG)/XBAR1_XBAR_IN18(LPSPI2,TRG)/XBAR1_XBAR_IN18(LPSPI3,TRG)/XBAR1_XBAR_IN18(LPSPI4,TRG);XBAR1_XBAR_INOUT18(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT18(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT18(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT18(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT18(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT18(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT18(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT18(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN18(PWM1,EXT,A0)/XBAR1_XBAR_IN18(PWM1,EXT,A1)/XBAR1_XBAR_IN18(PWM1,EXT,A2)/XBAR1_XBAR_IN18(PWM1,EXT,A3)/XBAR1_XBAR_IN18(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN18(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN18(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN18(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN18(PWM1,EXT_CLK)/XBAR1_XBAR_IN18(PWM1,FAULT,0)/XBAR1_XBAR_IN18(PWM1,FAULT,1)/XBAR1_XBAR_IN18(PWM1,FAULT,2)/XBAR1_XBAR_IN18(PWM1,FAULT,3)/XBAR1_XBAR_IN18(PWM1,EXT_FORCE)/XBAR1_XBAR_IN18(PWM2,EXT,A0)/XBAR1_XBAR_IN18(PWM2,EXT,A1)/XBAR1_XBAR_IN18(PWM2,EXT,A2)/XBAR1_XBAR_IN18(PWM2,EXT,A3)/XBAR1_XBAR_IN18(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN18(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN18(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN18(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN18(PWM2,EXT_CLK)/XBAR1_XBAR_IN18(PWM2,FAULT,0)/XBAR1_XBAR_IN18(PWM2,FAULT,1)/XBAR1_XBAR_IN18(PWM2,EXT_FORCE);;SEMC_CSX0(SEMC,CSX,0);XBAR1_XBAR_IN18(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN18(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT18(CMP1,OUT)/XBAR1_XBAR_INOUT18(CMP2,OUT)/XBAR1_XBAR_INOUT18(CMP3,OUT)/XBAR1_XBAR_INOUT18(CMP4,OUT)/XBAR1_XBAR_IN18(CMP1,SAMPLE)/XBAR1_XBAR_IN18(CMP2,SAMPLE)/XBAR1_XBAR_IN18(CMP3,SAMPLE)/XBAR1_XBAR_IN18(CMP4,SAMPLE);XBAR1_XBAR_INOUT18(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT18(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT18(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT18(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT18(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT18(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT18(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT18(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN18(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN18(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN18(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN18(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN18(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN18(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN18(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN18(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN18(LPI2C1,TRG)/XBAR1_XBAR_IN18(LPI2C2,TRG)/XBAR1_XBAR_IN18(LPI2C3,TRG)/XBAR1_XBAR_IN18(LPI2C4,TRG);;ENET_MDIO(ENET,MDIO)/ENET_TX_DATA3(ENET,TX_DATA,3);XBAR1_XBAR_INOUT18(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT18(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT18(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT18(PIT,TRIGGER,3);XBAR1_XBAR_IN18(EWM,IN);XBAR1_XBAR_INOUT18(DMA0,DONE,0)/XBAR1_XBAR_INOUT18(DMA0,DONE,1)/XBAR1_XBAR_INOUT18(DMA0,DONE,2)/XBAR1_XBAR_INOUT18(DMA0,DONE,3)/XBAR1_XBAR_INOUT18(DMA0,DONE,4)/XBAR1_XBAR_INOUT18(DMA0,DONE,5)/XBAR1_XBAR_INOUT18(DMA0,DONE,6)/XBAR1_XBAR_INOUT18(DMA0,DONE,7)/XBAR1_XBAR_IN18(DMA0,REQ,30)/XBAR1_XBAR_IN18(DMA0,REQ,31)/XBAR1_XBAR_IN18(DMA0,REQ,94)/XBAR1_XBAR_IN18(DMA0,REQ,95);XBAR1_XBAR_INOUT18(AOI,OUT,0)/XBAR1_XBAR_INOUT18(AOI,OUT,1)/XBAR1_XBAR_INOUT18(AOI,OUT,2)/XBAR1_XBAR_INOUT18(AOI,OUT,3);XBAR1_XBAR_INOUT18(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT18(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT18(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT18(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT18(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT18(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT18(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT18(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT18(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT18(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN18(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN18(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN18(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN18(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN18(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN18(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN18(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN18(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT18(XBARA,OUT,18)/XBAR1_XBAR_INOUT18(XBARA,IN,04)/XBAR1_XBAR_INOUT18(XBARA,IN,05)/XBAR1_XBAR_INOUT18(XBARA,IN,06)/XBAR1_XBAR_INOUT18(XBARA,IN,07)/XBAR1_XBAR_INOUT18(XBARA,IN,08)/XBAR1_XBAR_INOUT18(XBARA,IN,09)/XBAR1_XBAR_INOUT18(XBARA,IN,10)/XBAR1_XBAR_INOUT18(XBARA,IN,11)/XBAR1_XBAR_INOUT18(XBARA,IN,12)/XBAR1_XBAR_INOUT18(XBARA,IN,13)/XBAR1_XBAR_INOUT18(XBARA,IN,14)/XBAR1_XBAR_INOUT18(XBARA,IN,15)/XBAR1_XBAR_INOUT18(XBARA,IN,16)/XBAR1_XBAR_INOUT18(XBARA,IN,17)/XBAR1_XBAR_INOUT18(XBARA,IN,19)/XBAR1_XBAR_IN18(XBARA,IN,18)/XBAR1_XBAR_IN18(XBARA,OUT,04)/XBAR1_XBAR_IN18(XBARA,OUT,05)/XBAR1_XBAR_IN18(XBARA,OUT,06)/XBAR1_XBAR_IN18(XBARA,OUT,07)/XBAR1_XBAR_IN18(XBARA,OUT,08)/XBAR1_XBAR_IN18(XBARA,OUT,09)/XBAR1_XBAR_IN18(XBARA,OUT,10)/XBAR1_XBAR_IN18(XBARA,OUT,11)/XBAR1_XBAR_IN18(XBARA,OUT,12)/XBAR1_XBAR_IN18(XBARA,OUT,13)/XBAR1_XBAR_IN18(XBARA,OUT,14)/XBAR1_XBAR_IN18(XBARA,OUT,15)/XBAR1_XBAR_IN18(XBARA,OUT,16)/XBAR1_XBAR_IN18(XBARA,OUT,17)/XBAR1_XBAR_IN18(XBARA,OUT,19);XBAR1_XBAR_INOUT18(ENC1,POSMATCH)/XBAR1_XBAR_INOUT18(ENC2,POSMATCH)/XBAR1_XBAR_IN18(ENC1,PHASE,A)/XBAR1_XBAR_IN18(ENC1,PHASE,B)/XBAR1_XBAR_IN18(ENC1,INDEX)/XBAR1_XBAR_IN18(ENC1,HOME)/XBAR1_XBAR_IN18(ENC1,TRG)/XBAR1_XBAR_IN18(ENC2,PHASE,A)/XBAR1_XBAR_IN18(ENC2,PHASE,B)/XBAR1_XBAR_IN18(ENC2,INDEX)/XBAR1_XBAR_IN18(ENC2,HOME)/XBAR1_XBAR_IN18(ENC2,TRG);;;;;GPT1_COMPARE3(GPT1,COMPARE,3);;;;USB_OTG1_ID(USB,OTG1_ID);;;SPDIF_OUT(SPDIF,OUT);;;;USB_OTG1_ID(USB,OTG1_ID)
117;GPIO_EMC_39;Usb OC;USB_OC;GPIO3_IO07(GPIO3,gpio_io,07);LPUART5_RX(LPUART5,RX);;FLEXPWM2_PWMB0(PWM2,B,0);;SEMC_DATA15(SEMC,DATA,15);;;;;;;ENET_TX_ER(ENET,TX_ER);;;;;;;;;;;;;GPT1_CLK(GPT1,CLK);;;;USB_OTG1_OC(USB,OTG1_OC);;WDOG1_B(WDOG1,WDOG_B);;;;;USB_OTG1_OC(USB,OTG1_OC)
118;GPIO_EMC_38;;;GPIO3_IO06(GPIO3,gpio_io,06);LPUART5_TX(LPUART5,TX);LPSPI4_PCS3(LPSPI4,PCS3);FLEXPWM2_PWMA0(PWM2,A,0);;SEMC_DATA14(SEMC,DATA,14);;;;;;USDHC1_CD_B(USDHC1,CD_B);ENET_RX_DATA2(ENET,RX_DATA,2);;;;;;;;;;;;;;;;;;;;;;MQS_LEFT(MQS,LEFT);;
119;GPIO_EMC_37;;;GPIO3_IO05(GPIO3,gpio_io,05);LPUART5_RTS_B(LPUART5,RTS_B);LPSPI4_PCS2(LPSPI4,PCS2);FLEXPWM2_PWMB1(PWM2,B,1);;SEMC_DATA13(SEMC,DATA,13);;;;;;USDHC1_VSELECT(USDHC1,VSELECT);ENET_RX_DATA3(ENET,RX_DATA,3);;;;;;;;;;;;;;;;;;;;;;MQS_RIGHT(MQS,RIGHT);;
120;GPIO_EMC_36;;;GPIO3_IO04(GPIO3,gpio_io,04);LPUART5_CTS_B(LPUART5,CTS_B);LPSPI4_PCS1(LPSPI4,PCS1);FLEXPWM2_PWMA1(PWM2,A,1);;SEMC_DATA12(SEMC,DATA,12);;;;;;USDHC1_WP(USDHC1,WP);ENET_RX_CLK(ENET,RX_CLK);;;;;;;;;;;;;;;;;;CCM_PMIC_RDY(CCM,PMIC_RDY);;;;;;
121;GPIO_EMC_35;Unused;UNUSED;GPIO3_IO03(GPIO3,gpio_io,03);LPUART7_RX(LPUART7,RX);LPSPI4_SDI(LPSPI4,SDI);;;SEMC_DATA11(SEMC,DATA,11);;;;QTIMER1_TIMER3(TMR1,TIMER,3);;USDHC2_WP(USDHC2,WP);ENET_COL(ENET,COL);;;;;;;;;;;;;;;;;;;;;;;;LPSPI4_SDI(LPSPI4,SDI)
122;GPIO_EMC_34;Print Head Data;PRINT_HEAD_DATA;GPIO3_IO02(GPIO3,gpio_io,02);LPUART7_TX(LPUART7,TX);LPSPI4_SDO(LPSPI4,SDO);;SAI3_TX_SYNC(SAI3,TX_SYNC);SEMC_DATA10(SEMC,DATA,10);;;;QTIMER1_TIMER2(TMR1,TIMER,2);;;ENET_CRS(ENET,CRS);;;;;;;;;;;;;;;;;;;;;;;;LPSPI4_SDO(LPSPI4,SDO)
123;GPIO_EMC_33;;;GPIO3_IO01(GPIO3,gpio_io,01);LPUART4_RX(LPUART4,RX);LPSPI4_PCS0(LPSPI4,PCS0);;SAI3_TX_BCLK(SAI3,TX_BCLK);SEMC_DATA09(SEMC,DATA,09);;;;QTIMER1_TIMER1(TMR1,TIMER,1);;;;;;;;;;;;;;;;;;;;;;;;;;;
124;GPIO_EMC_32;Print Head CLK;PRINT_HEAD_CLK;GPIO3_IO00(GPIO3,gpio_io,00);LPUART4_TX(LPUART4,TX);LPSPI4_SCK(LPSPI4,SCK);;SAI3_TX_DATA(SAI3,TX_DATA);SEMC_DATA08(SEMC,DATA,08);;;;QTIMER1_TIMER0(TMR1,TIMER,0);;;;;;;;;;;;;;;;;;;REF_24M_OUT(XTALOSC24M,REF_CLK_24M);;;;;;;;LPSPI4_SCK(LPSPI4,SCK)
125;GPIO_EMC_31;;;GPIO2_IO31(GPIO2,gpio_io,31);LPUART4_RTS_B(LPUART4,RTS_B);;FLEXPWM2_PWMB2(PWM2,B,2)/FLEXPWM1_PWMX3(PWM1,X,3);SAI3_RX_DATA(SAI3,RX_DATA);SEMC_DM1(SEMC,DM,1);;;;;;;;;;;;;;;;;;;;GPT2_CLK(GPT2,CLK);;;;;;WDOG2_B(WDOG2,WDOG_B);;;;;
126;GPIO_EMC_30;;;GPIO2_IO30(GPIO2,gpio_io,30);LPUART4_CTS_B(LPUART4,CTS_B);;FLEXPWM2_PWMA2(PWM2,A,2)/FLEXPWM1_PWMX2(PWM1,X,2);SAI3_RX_SYNC(SAI3,RX_SYNC);SEMC_CLK(SEMC,CLK);;;;;;;;;;;;;;;;;;;;GPT2_COMPARE3(GPT2,COMPARE,3);;;;;;WDOG1_RST_B_DEB(WDOG1,WDOG_RST_B_DEB);;;;;
127;GPIO_EMC_29;;;GPIO2_IO29(GPIO2,gpio_io,29);XBAR1_XBAR_IN19(LPUART1,TRG)/XBAR1_XBAR_IN19(LPUART2,TRG)/XBAR1_XBAR_IN19(LPUART3,TRG)/XBAR1_XBAR_IN19(LPUART4,TRG)/XBAR1_XBAR_IN19(LPUART5,TRG)/XBAR1_XBAR_IN19(LPUART6,TRG)/XBAR1_XBAR_IN19(LPUART7,TRG)/XBAR1_XBAR_IN19(LPUART8,TRG);XBAR1_XBAR_IN19(LPSPI1,TRG)/XBAR1_XBAR_IN19(LPSPI2,TRG)/XBAR1_XBAR_IN19(LPSPI3,TRG)/XBAR1_XBAR_IN19(LPSPI4,TRG);FLEXPWM2_PWMB3(PWM2,B,3)/XBAR1_XBAR_INOUT19(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT19(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT19(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT19(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT19(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT19(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT19(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT19(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN19(PWM1,EXT,A0)/XBAR1_XBAR_IN19(PWM1,EXT,A1)/XBAR1_XBAR_IN19(PWM1,EXT,A2)/XBAR1_XBAR_IN19(PWM1,EXT,A3)/XBAR1_XBAR_IN19(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN19(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN19(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN19(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN19(PWM1,EXT_CLK)/XBAR1_XBAR_IN19(PWM1,FAULT,0)/XBAR1_XBAR_IN19(PWM1,FAULT,1)/XBAR1_XBAR_IN19(PWM1,FAULT,2)/XBAR1_XBAR_IN19(PWM1,FAULT,3)/XBAR1_XBAR_IN19(PWM1,EXT_FORCE)/XBAR1_XBAR_IN19(PWM2,EXT,A0)/XBAR1_XBAR_IN19(PWM2,EXT,A1)/XBAR1_XBAR_IN19(PWM2,EXT,A2)/XBAR1_XBAR_IN19(PWM2,EXT,A3)/XBAR1_XBAR_IN19(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN19(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN19(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN19(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN19(PWM2,EXT_CLK)/XBAR1_XBAR_IN19(PWM2,FAULT,0)/XBAR1_XBAR_IN19(PWM2,FAULT,1)/XBAR1_XBAR_IN19(PWM2,EXT_FORCE)/FLEXPWM1_PWMX1(PWM1,X,1);SAI3_RX_BCLK(SAI3,RX_BCLK);SEMC_CKE(SEMC,CKE);XBAR1_XBAR_IN19(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN19(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT19(CMP1,OUT)/XBAR1_XBAR_INOUT19(CMP2,OUT)/XBAR1_XBAR_INOUT19(CMP3,OUT)/XBAR1_XBAR_INOUT19(CMP4,OUT)/XBAR1_XBAR_IN19(CMP1,SAMPLE)/XBAR1_XBAR_IN19(CMP2,SAMPLE)/XBAR1_XBAR_IN19(CMP3,SAMPLE)/XBAR1_XBAR_IN19(CMP4,SAMPLE);XBAR1_XBAR_INOUT19(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT19(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT19(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT19(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT19(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT19(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT19(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT19(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN19(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN19(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN19(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN19(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN19(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN19(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN19(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN19(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN19(LPI2C1,TRG)/XBAR1_XBAR_IN19(LPI2C2,TRG)/XBAR1_XBAR_IN19(LPI2C3,TRG)/XBAR1_XBAR_IN19(LPI2C4,TRG);;;XBAR1_XBAR_INOUT19(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT19(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT19(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT19(PIT,TRIGGER,3);XBAR1_XBAR_IN19(EWM,IN);XBAR1_XBAR_INOUT19(DMA0,DONE,0)/XBAR1_XBAR_INOUT19(DMA0,DONE,1)/XBAR1_XBAR_INOUT19(DMA0,DONE,2)/XBAR1_XBAR_INOUT19(DMA0,DONE,3)/XBAR1_XBAR_INOUT19(DMA0,DONE,4)/XBAR1_XBAR_INOUT19(DMA0,DONE,5)/XBAR1_XBAR_INOUT19(DMA0,DONE,6)/XBAR1_XBAR_INOUT19(DMA0,DONE,7)/XBAR1_XBAR_IN19(DMA0,REQ,30)/XBAR1_XBAR_IN19(DMA0,REQ,31)/XBAR1_XBAR_IN19(DMA0,REQ,94)/XBAR1_XBAR_IN19(DMA0,REQ,95);XBAR1_XBAR_INOUT19(AOI,OUT,0)/XBAR1_XBAR_INOUT19(AOI,OUT,1)/XBAR1_XBAR_INOUT19(AOI,OUT,2)/XBAR1_XBAR_INOUT19(AOI,OUT,3);XBAR1_XBAR_INOUT19(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT19(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT19(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT19(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT19(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT19(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT19(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT19(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT19(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT19(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN19(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN19(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN19(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN19(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN19(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN19(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN19(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN19(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT19(XBARA,OUT,19)/XBAR1_XBAR_INOUT19(XBARA,IN,04)/XBAR1_XBAR_INOUT19(XBARA,IN,05)/XBAR1_XBAR_INOUT19(XBARA,IN,06)/XBAR1_XBAR_INOUT19(XBARA,IN,07)/XBAR1_XBAR_INOUT19(XBARA,IN,08)/XBAR1_XBAR_INOUT19(XBARA,IN,09)/XBAR1_XBAR_INOUT19(XBARA,IN,10)/XBAR1_XBAR_INOUT19(XBARA,IN,11)/XBAR1_XBAR_INOUT19(XBARA,IN,12)/XBAR1_XBAR_INOUT19(XBARA,IN,13)/XBAR1_XBAR_INOUT19(XBARA,IN,14)/XBAR1_XBAR_INOUT19(XBARA,IN,15)/XBAR1_XBAR_INOUT19(XBARA,IN,16)/XBAR1_XBAR_INOUT19(XBARA,IN,17)/XBAR1_XBAR_INOUT19(XBARA,IN,18)/XBAR1_XBAR_IN19(XBARA,IN,19)/XBAR1_XBAR_IN19(XBARA,OUT,04)/XBAR1_XBAR_IN19(XBARA,OUT,05)/XBAR1_XBAR_IN19(XBARA,OUT,06)/XBAR1_XBAR_IN19(XBARA,OUT,07)/XBAR1_XBAR_IN19(XBARA,OUT,08)/XBAR1_XBAR_IN19(XBARA,OUT,09)/XBAR1_XBAR_IN19(XBARA,OUT,10)/XBAR1_XBAR_IN19(XBARA,OUT,11)/XBAR1_XBAR_IN19(XBARA,OUT,12)/XBAR1_XBAR_IN19(XBARA,OUT,13)/XBAR1_XBAR_IN19(XBARA,OUT,14)/XBAR1_XBAR_IN19(XBARA,OUT,15)/XBAR1_XBAR_IN19(XBARA,OUT,16)/XBAR1_XBAR_IN19(XBARA,OUT,17)/XBAR1_XBAR_IN19(XBARA,OUT,18);XBAR1_XBAR_INOUT19(ENC1,POSMATCH)/XBAR1_XBAR_INOUT19(ENC2,POSMATCH)/XBAR1_XBAR_IN19(ENC1,PHASE,A)/XBAR1_XBAR_IN19(ENC1,PHASE,B)/XBAR1_XBAR_IN19(ENC1,INDEX)/XBAR1_XBAR_IN19(ENC1,HOME)/XBAR1_XBAR_IN19(ENC1,TRG)/XBAR1_XBAR_IN19(ENC2,PHASE,A)/XBAR1_XBAR_IN19(ENC2,PHASE,B)/XBAR1_XBAR_IN19(ENC2,INDEX)/XBAR1_XBAR_IN19(ENC2,HOME)/XBAR1_XBAR_IN19(ENC2,TRG);;;;;GPT2_COMPARE2(GPT2,COMPARE,2);;;;;;WDOG2_RST_B_DEB(WDOG2,WDOG_RST_B_DEB);;;;;
128;GPIO_EMC_28;;;GPIO2_IO28(GPIO2,gpio_io,28);XBAR1_XBAR_IN18(LPUART1,TRG)/XBAR1_XBAR_IN18(LPUART2,TRG)/XBAR1_XBAR_IN18(LPUART3,TRG)/XBAR1_XBAR_IN18(LPUART4,TRG)/XBAR1_XBAR_IN18(LPUART5,TRG)/XBAR1_XBAR_IN18(LPUART6,TRG)/XBAR1_XBAR_IN18(LPUART7,TRG)/XBAR1_XBAR_IN18(LPUART8,TRG);XBAR1_XBAR_IN18(LPSPI1,TRG)/XBAR1_XBAR_IN18(LPSPI2,TRG)/XBAR1_XBAR_IN18(LPSPI3,TRG)/XBAR1_XBAR_IN18(LPSPI4,TRG);FLEXPWM2_PWMA3(PWM2,A,3)/XBAR1_XBAR_INOUT18(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT18(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT18(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT18(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT18(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT18(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT18(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT18(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN18(PWM1,EXT,A0)/XBAR1_XBAR_IN18(PWM1,EXT,A1)/XBAR1_XBAR_IN18(PWM1,EXT,A2)/XBAR1_XBAR_IN18(PWM1,EXT,A3)/XBAR1_XBAR_IN18(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN18(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN18(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN18(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN18(PWM1,EXT_CLK)/XBAR1_XBAR_IN18(PWM1,FAULT,0)/XBAR1_XBAR_IN18(PWM1,FAULT,1)/XBAR1_XBAR_IN18(PWM1,FAULT,2)/XBAR1_XBAR_IN18(PWM1,FAULT,3)/XBAR1_XBAR_IN18(PWM1,EXT_FORCE)/XBAR1_XBAR_IN18(PWM2,EXT,A0)/XBAR1_XBAR_IN18(PWM2,EXT,A1)/XBAR1_XBAR_IN18(PWM2,EXT,A2)/XBAR1_XBAR_IN18(PWM2,EXT,A3)/XBAR1_XBAR_IN18(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN18(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN18(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN18(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN18(PWM2,EXT_CLK)/XBAR1_XBAR_IN18(PWM2,FAULT,0)/XBAR1_XBAR_IN18(PWM2,FAULT,1)/XBAR1_XBAR_IN18(PWM2,EXT_FORCE)/FLEXPWM1_PWMX0(PWM1,X,0);SAI3_MCLK(SAI3,MCLK);SEMC_DQS(SEMC,DQS);XBAR1_XBAR_IN18(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN18(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT18(CMP1,OUT)/XBAR1_XBAR_INOUT18(CMP2,OUT)/XBAR1_XBAR_INOUT18(CMP3,OUT)/XBAR1_XBAR_INOUT18(CMP4,OUT)/XBAR1_XBAR_IN18(CMP1,SAMPLE)/XBAR1_XBAR_IN18(CMP2,SAMPLE)/XBAR1_XBAR_IN18(CMP3,SAMPLE)/XBAR1_XBAR_IN18(CMP4,SAMPLE);XBAR1_XBAR_INOUT18(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT18(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT18(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT18(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT18(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT18(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT18(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT18(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN18(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN18(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN18(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN18(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN18(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN18(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN18(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN18(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN18(LPI2C1,TRG)/XBAR1_XBAR_IN18(LPI2C2,TRG)/XBAR1_XBAR_IN18(LPI2C3,TRG)/XBAR1_XBAR_IN18(LPI2C4,TRG);;;XBAR1_XBAR_INOUT18(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT18(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT18(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT18(PIT,TRIGGER,3);XBAR1_XBAR_IN18(EWM,IN)/EWM_OUT_B(EWM,EWM_OUT_B);XBAR1_XBAR_INOUT18(DMA0,DONE,0)/XBAR1_XBAR_INOUT18(DMA0,DONE,1)/XBAR1_XBAR_INOUT18(DMA0,DONE,2)/XBAR1_XBAR_INOUT18(DMA0,DONE,3)/XBAR1_XBAR_INOUT18(DMA0,DONE,4)/XBAR1_XBAR_INOUT18(DMA0,DONE,5)/XBAR1_XBAR_INOUT18(DMA0,DONE,6)/XBAR1_XBAR_INOUT18(DMA0,DONE,7)/XBAR1_XBAR_IN18(DMA0,REQ,30)/XBAR1_XBAR_IN18(DMA0,REQ,31)/XBAR1_XBAR_IN18(DMA0,REQ,94)/XBAR1_XBAR_IN18(DMA0,REQ,95);XBAR1_XBAR_INOUT18(AOI,OUT,0)/XBAR1_XBAR_INOUT18(AOI,OUT,1)/XBAR1_XBAR_INOUT18(AOI,OUT,2)/XBAR1_XBAR_INOUT18(AOI,OUT,3);XBAR1_XBAR_INOUT18(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT18(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT18(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT18(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT18(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT18(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT18(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT18(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT18(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT18(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN18(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN18(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN18(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN18(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN18(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN18(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN18(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN18(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT18(XBARA,OUT,18)/XBAR1_XBAR_INOUT18(XBARA,IN,04)/XBAR1_XBAR_INOUT18(XBARA,IN,05)/XBAR1_XBAR_INOUT18(XBARA,IN,06)/XBAR1_XBAR_INOUT18(XBARA,IN,07)/XBAR1_XBAR_INOUT18(XBARA,IN,08)/XBAR1_XBAR_INOUT18(XBARA,IN,09)/XBAR1_XBAR_INOUT18(XBARA,IN,10)/XBAR1_XBAR_INOUT18(XBARA,IN,11)/XBAR1_XBAR_INOUT18(XBARA,IN,12)/XBAR1_XBAR_INOUT18(XBARA,IN,13)/XBAR1_XBAR_INOUT18(XBARA,IN,14)/XBAR1_XBAR_INOUT18(XBARA,IN,15)/XBAR1_XBAR_INOUT18(XBARA,IN,16)/XBAR1_XBAR_INOUT18(XBARA,IN,17)/XBAR1_XBAR_INOUT18(XBARA,IN,19)/XBAR1_XBAR_IN18(XBARA,IN,18)/XBAR1_XBAR_IN18(XBARA,OUT,04)/XBAR1_XBAR_IN18(XBARA,OUT,05)/XBAR1_XBAR_IN18(XBARA,OUT,06)/XBAR1_XBAR_IN18(XBARA,OUT,07)/XBAR1_XBAR_IN18(XBARA,OUT,08)/XBAR1_XBAR_IN18(XBARA,OUT,09)/XBAR1_XBAR_IN18(XBARA,OUT,10)/XBAR1_XBAR_IN18(XBARA,OUT,11)/XBAR1_XBAR_IN18(XBARA,OUT,12)/XBAR1_XBAR_IN18(XBARA,OUT,13)/XBAR1_XBAR_IN18(XBARA,OUT,14)/XBAR1_XBAR_IN18(XBARA,OUT,15)/XBAR1_XBAR_IN18(XBARA,OUT,16)/XBAR1_XBAR_IN18(XBARA,OUT,17)/XBAR1_XBAR_IN18(XBARA,OUT,19);XBAR1_XBAR_INOUT18(ENC1,POSMATCH)/XBAR1_XBAR_INOUT18(ENC2,POSMATCH)/XBAR1_XBAR_IN18(ENC1,PHASE,A)/XBAR1_XBAR_IN18(ENC1,PHASE,B)/XBAR1_XBAR_IN18(ENC1,INDEX)/XBAR1_XBAR_IN18(ENC1,HOME)/XBAR1_XBAR_IN18(ENC1,TRG)/XBAR1_XBAR_IN18(ENC2,PHASE,A)/XBAR1_XBAR_IN18(ENC2,PHASE,B)/XBAR1_XBAR_IN18(ENC2,INDEX)/XBAR1_XBAR_IN18(ENC2,HOME)/XBAR1_XBAR_IN18(ENC2,TRG);;;;;GPT2_CAPTURE2(GPT2,CAPTURE,2);;;;;;;;;;;
129;GPIO_EMC_27;;;GPIO2_IO27(GPIO2,gpio_io,27);LPUART8_RX(LPUART8,RX);;FLEXPWM1_PWMB0(PWM1,B,0);SAI1_TX_SYNC(SAI1,TX_SYNC);SEMC_ADDR12(SEMC,ADDR,12);FLEXIO1_FLEXIO31(FLEXIO1,IO,31);;;;;;;;;;;;;;;;;SRC_BT_CFG9(SRC,BOOT_CFG,9);;;;;;;;;;;;;
130;GPIO_EMC_26;;;GPIO2_IO26(GPIO2,gpio_io,26);LPUART8_TX(LPUART8,TX);;FLEXPWM1_PWMA0(PWM1,A,0);SAI1_TX_BCLK(SAI1,TX_BCLK);SEMC_ADDR11(SEMC,ADDR,11);FLEXIO1_FLEXIO30(FLEXIO1,IO,30);;;;;;;;;;;;;;;;;SRC_BT_CFG8(SRC,BOOT_CFG,8);;;;;;;;;;;;;
131;GPIO_EMC_25;;;GPIO2_IO25(GPIO2,gpio_io,25);LPUART8_RTS_B(LPUART8,RTS_B);;FLEXPWM1_PWMB1(PWM1,B,1);SAI1_TX_DATA0(SAI1,TX_DATA0);SEMC_ADDR09(SEMC,ADDR,09);FLEXIO1_FLEXIO29(FLEXIO1,IO,29);;;;;;;;;;;;;;;;;SRC_BT_CFG7(SRC,BOOT_CFG,7);;;;;;;;;;;;;
132;GPIO_EMC_24;;;GPIO2_IO24(GPIO2,gpio_io,24);LPUART8_CTS_B(LPUART8,CTS_B);;FLEXPWM1_PWMA1(PWM1,A,1);SAI1_TX_DATA1(SAI1,TX_DATA1)/SAI1_TX_DATA1(SAI1,RX_DATA3);SEMC_ADDR08(SEMC,ADDR,08);FLEXIO1_FLEXIO28(FLEXIO1,IO,28);;;;;;;;;;;;;;;;;SRC_BT_CFG6(SRC,BOOT_CFG,6);;;;;;;;;;;;;
133;GPIO_EMC_23;Debug Uart Rx;Debug_UART_RX,DEBUG_UART_RX;GPIO2_IO23(GPIO2,gpio_io,23);LPUART2_RX(LPUART2,RX);;FLEXPWM1_PWMB2(PWM1,B,2);SAI1_TX_DATA2(SAI1,TX_DATA2)/SAI1_TX_DATA2(SAI1,RX_DATA2);SEMC_ADDR07(SEMC,ADDR,07);FLEXIO1_FLEXIO27(FLEXIO1,IO,27);;;;;;;;;;;;;;;;;SRC_BT_CFG5(SRC,BOOT_CFG,5);;;;;;;;;;;;;LPUART2_RX(LPUART2,RX)
134;VDD_SOC_IN6;;;;;;;;;;VDD_SOC_IN6(SUPPLY,VDD_SOC_IN,6);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
135;VSS7;;;;;;;;;;VSS7(SUPPLY,VSS,7);;;;;;;;;;;;;;;;;;;;;;;;;;;;;
136;GPIO_EMC_22;Debug Uart Tx;DEBUG_UART_TX;GPIO2_IO22(GPIO2,gpio_io,22);LPUART2_TX(LPUART2,TX);;FLEXPWM1_PWMA2(PWM1,A,2);SAI1_TX_DATA3(SAI1,TX_DATA3)/SAI1_TX_DATA3(SAI1,RX_DATA1);SEMC_ADDR06(SEMC,ADDR,06);FLEXIO1_FLEXIO26(FLEXIO1,IO,26);;;;;;;;;;;;;;;;;SRC_BT_CFG4(SRC,BOOT_CFG,4);;;;;;;;;;;;;LPUART2_TX(LPUART2,TX)
137;GPIO_EMC_21;;;GPIO2_IO21(GPIO2,gpio_io,21);LPUART2_RTS_B(LPUART2,RTS_B);;FLEXPWM1_PWMB3(PWM1,B,3);SAI1_RX_DATA0(SAI1,RX_DATA0);SEMC_ADDR05(SEMC,ADDR,05);FLEXIO1_FLEXIO25(FLEXIO1,IO,25);;;;;;;;;;;;;;;;;SRC_BT_CFG3(SRC,BOOT_CFG,3);;;;;;;;;;;;;
138;GPIO_EMC_20;;;GPIO2_IO20(GPIO2,gpio_io,20);LPUART2_CTS_B(LPUART2,CTS_B);;FLEXPWM1_PWMA3(PWM1,A,3);SAI1_MCLK(SAI1,MCLK);SEMC_ADDR04(SEMC,ADDR,04);FLEXIO1_FLEXIO24(FLEXIO1,IO,24);;;;;;;;;;;;;;;;;SRC_BT_CFG2(SRC,BOOT_CFG,2);;;;;;;;;;;;;
139;GPIO_EMC_19;;;GPIO2_IO19(GPIO2,gpio_io,19);XBAR1_XBAR_IN17(LPUART1,TRG)/XBAR1_XBAR_IN17(LPUART2,TRG)/XBAR1_XBAR_IN17(LPUART3,TRG)/XBAR1_XBAR_IN17(LPUART4,TRG)/XBAR1_XBAR_IN17(LPUART5,TRG)/XBAR1_XBAR_IN17(LPUART6,TRG)/XBAR1_XBAR_IN17(LPUART7,TRG)/XBAR1_XBAR_IN17(LPUART8,TRG);XBAR1_XBAR_IN17(LPSPI1,TRG)/XBAR1_XBAR_IN17(LPSPI2,TRG)/XBAR1_XBAR_IN17(LPSPI3,TRG)/XBAR1_XBAR_IN17(LPSPI4,TRG);XBAR1_XBAR_INOUT17(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT17(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT17(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT17(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT17(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT17(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT17(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT17(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN17(PWM1,EXT,A0)/XBAR1_XBAR_IN17(PWM1,EXT,A1)/XBAR1_XBAR_IN17(PWM1,EXT,A2)/XBAR1_XBAR_IN17(PWM1,EXT,A3)/XBAR1_XBAR_IN17(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN17(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN17(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN17(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN17(PWM1,EXT_CLK)/XBAR1_XBAR_IN17(PWM1,FAULT,0)/XBAR1_XBAR_IN17(PWM1,FAULT,1)/XBAR1_XBAR_IN17(PWM1,FAULT,2)/XBAR1_XBAR_IN17(PWM1,FAULT,3)/XBAR1_XBAR_IN17(PWM1,EXT_FORCE)/XBAR1_XBAR_IN17(PWM2,EXT,A0)/XBAR1_XBAR_IN17(PWM2,EXT,A1)/XBAR1_XBAR_IN17(PWM2,EXT,A2)/XBAR1_XBAR_IN17(PWM2,EXT,A3)/XBAR1_XBAR_IN17(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN17(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN17(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN17(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN17(PWM2,EXT_CLK)/XBAR1_XBAR_IN17(PWM2,FAULT,0)/XBAR1_XBAR_IN17(PWM2,FAULT,1)/XBAR1_XBAR_IN17(PWM2,EXT_FORCE);SAI1_RX_BCLK(SAI1,RX_BCLK);SEMC_ADDR03(SEMC,ADDR,03);XBAR1_XBAR_IN17(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN17(FLEXIO1,TRIG,1)/FLEXIO1_FLEXIO23(FLEXIO1,IO,23);;XBAR1_XBAR_INOUT17(CMP1,OUT)/XBAR1_XBAR_INOUT17(CMP2,OUT)/XBAR1_XBAR_INOUT17(CMP3,OUT)/XBAR1_XBAR_INOUT17(CMP4,OUT)/XBAR1_XBAR_IN17(CMP1,SAMPLE)/XBAR1_XBAR_IN17(CMP2,SAMPLE)/XBAR1_XBAR_IN17(CMP3,SAMPLE)/XBAR1_XBAR_IN17(CMP4,SAMPLE);XBAR1_XBAR_INOUT17(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT17(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT17(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT17(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT17(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT17(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT17(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT17(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN17(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN17(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN17(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN17(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN17(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN17(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN17(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN17(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN17(LPI2C1,TRG)/XBAR1_XBAR_IN17(LPI2C2,TRG)/XBAR1_XBAR_IN17(LPI2C3,TRG)/XBAR1_XBAR_IN17(LPI2C4,TRG)/LPI2C2_SCL(LPI2C2,SCL);;;XBAR1_XBAR_INOUT17(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT17(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT17(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT17(PIT,TRIGGER,3);XBAR1_XBAR_IN17(EWM,IN);XBAR1_XBAR_INOUT17(DMA0,DONE,0)/XBAR1_XBAR_INOUT17(DMA0,DONE,1)/XBAR1_XBAR_INOUT17(DMA0,DONE,2)/XBAR1_XBAR_INOUT17(DMA0,DONE,3)/XBAR1_XBAR_INOUT17(DMA0,DONE,4)/XBAR1_XBAR_INOUT17(DMA0,DONE,5)/XBAR1_XBAR_INOUT17(DMA0,DONE,6)/XBAR1_XBAR_INOUT17(DMA0,DONE,7)/XBAR1_XBAR_IN17(DMA0,REQ,30)/XBAR1_XBAR_IN17(DMA0,REQ,31)/XBAR1_XBAR_IN17(DMA0,REQ,94)/XBAR1_XBAR_IN17(DMA0,REQ,95);XBAR1_XBAR_INOUT17(AOI,OUT,0)/XBAR1_XBAR_INOUT17(AOI,OUT,1)/XBAR1_XBAR_INOUT17(AOI,OUT,2)/XBAR1_XBAR_INOUT17(AOI,OUT,3);XBAR1_XBAR_INOUT17(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT17(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT17(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT17(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT17(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT17(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT17(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT17(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT17(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT17(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN17(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN17(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN17(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN17(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN17(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN17(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN17(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN17(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT17(XBARA,OUT,17)/XBAR1_XBAR_INOUT17(XBARA,IN,04)/XBAR1_XBAR_INOUT17(XBARA,IN,05)/XBAR1_XBAR_INOUT17(XBARA,IN,06)/XBAR1_XBAR_INOUT17(XBARA,IN,07)/XBAR1_XBAR_INOUT17(XBARA,IN,08)/XBAR1_XBAR_INOUT17(XBARA,IN,09)/XBAR1_XBAR_INOUT17(XBARA,IN,10)/XBAR1_XBAR_INOUT17(XBARA,IN,11)/XBAR1_XBAR_INOUT17(XBARA,IN,12)/XBAR1_XBAR_INOUT17(XBARA,IN,13)/XBAR1_XBAR_INOUT17(XBARA,IN,14)/XBAR1_XBAR_INOUT17(XBARA,IN,15)/XBAR1_XBAR_INOUT17(XBARA,IN,16)/XBAR1_XBAR_INOUT17(XBARA,IN,18)/XBAR1_XBAR_INOUT17(XBARA,IN,19)/XBAR1_XBAR_IN17(XBARA,IN,17)/XBAR1_XBAR_IN17(XBARA,OUT,04)/XBAR1_XBAR_IN17(XBARA,OUT,05)/XBAR1_XBAR_IN17(XBARA,OUT,06)/XBAR1_XBAR_IN17(XBARA,OUT,07)/XBAR1_XBAR_IN17(XBARA,OUT,08)/XBAR1_XBAR_IN17(XBARA,OUT,09)/XBAR1_XBAR_IN17(XBARA,OUT,10)/XBAR1_XBAR_IN17(XBARA,OUT,11)/XBAR1_XBAR_IN17(XBARA,OUT,12)/XBAR1_XBAR_IN17(XBARA,OUT,13)/XBAR1_XBAR_IN17(XBARA,OUT,14)/XBAR1_XBAR_IN17(XBARA,OUT,15)/XBAR1_XBAR_IN17(XBARA,OUT,16)/XBAR1_XBAR_IN17(XBARA,OUT,18)/XBAR1_XBAR_IN17(XBARA,OUT,19);XBAR1_XBAR_INOUT17(ENC1,POSMATCH)/XBAR1_XBAR_INOUT17(ENC2,POSMATCH)/XBAR1_XBAR_IN17(ENC1,PHASE,A)/XBAR1_XBAR_IN17(ENC1,PHASE,B)/XBAR1_XBAR_IN17(ENC1,INDEX)/XBAR1_XBAR_IN17(ENC1,HOME)/XBAR1_XBAR_IN17(ENC1,TRG)/XBAR1_XBAR_IN17(ENC2,PHASE,A)/XBAR1_XBAR_IN17(ENC2,PHASE,B)/XBAR1_XBAR_IN17(ENC2,INDEX)/XBAR1_XBAR_IN17(ENC2,HOME)/XBAR1_XBAR_IN17(ENC2,TRG);;;SRC_BT_CFG1(SRC,BOOT_CFG,1);;;;;;;;;;;;;
140;GPIO_EMC_18;;;GPIO2_IO18(GPIO2,gpio_io,18);XBAR1_XBAR_IN16(LPUART1,TRG)/XBAR1_XBAR_IN16(LPUART2,TRG)/XBAR1_XBAR_IN16(LPUART3,TRG)/XBAR1_XBAR_IN16(LPUART4,TRG)/XBAR1_XBAR_IN16(LPUART5,TRG)/XBAR1_XBAR_IN16(LPUART6,TRG)/XBAR1_XBAR_IN16(LPUART7,TRG)/XBAR1_XBAR_IN16(LPUART8,TRG);XBAR1_XBAR_IN16(LPSPI1,TRG)/XBAR1_XBAR_IN16(LPSPI2,TRG)/XBAR1_XBAR_IN16(LPSPI3,TRG)/XBAR1_XBAR_IN16(LPSPI4,TRG);XBAR1_XBAR_INOUT16(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT16(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT16(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT16(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT16(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT16(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT16(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT16(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN16(PWM1,EXT,A0)/XBAR1_XBAR_IN16(PWM1,EXT,A1)/XBAR1_XBAR_IN16(PWM1,EXT,A2)/XBAR1_XBAR_IN16(PWM1,EXT,A3)/XBAR1_XBAR_IN16(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN16(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN16(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN16(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN16(PWM1,EXT_CLK)/XBAR1_XBAR_IN16(PWM1,FAULT,0)/XBAR1_XBAR_IN16(PWM1,FAULT,1)/XBAR1_XBAR_IN16(PWM1,FAULT,2)/XBAR1_XBAR_IN16(PWM1,FAULT,3)/XBAR1_XBAR_IN16(PWM1,EXT_FORCE)/XBAR1_XBAR_IN16(PWM2,EXT,A0)/XBAR1_XBAR_IN16(PWM2,EXT,A1)/XBAR1_XBAR_IN16(PWM2,EXT,A2)/XBAR1_XBAR_IN16(PWM2,EXT,A3)/XBAR1_XBAR_IN16(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN16(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN16(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN16(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN16(PWM2,EXT_CLK)/XBAR1_XBAR_IN16(PWM2,FAULT,0)/XBAR1_XBAR_IN16(PWM2,FAULT,1)/XBAR1_XBAR_IN16(PWM2,EXT_FORCE);SAI1_RX_SYNC(SAI1,RX_SYNC);SEMC_ADDR02(SEMC,ADDR,02);XBAR1_XBAR_IN16(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN16(FLEXIO1,TRIG,1)/FLEXIO1_FLEXIO22(FLEXIO1,IO,22);;XBAR1_XBAR_INOUT16(CMP1,OUT)/XBAR1_XBAR_INOUT16(CMP2,OUT)/XBAR1_XBAR_INOUT16(CMP3,OUT)/XBAR1_XBAR_INOUT16(CMP4,OUT)/XBAR1_XBAR_IN16(CMP1,SAMPLE)/XBAR1_XBAR_IN16(CMP2,SAMPLE)/XBAR1_XBAR_IN16(CMP3,SAMPLE)/XBAR1_XBAR_IN16(CMP4,SAMPLE);XBAR1_XBAR_INOUT16(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT16(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT16(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT16(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT16(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT16(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT16(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT16(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN16(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN16(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN16(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN16(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN16(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN16(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN16(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN16(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN16(LPI2C1,TRG)/XBAR1_XBAR_IN16(LPI2C2,TRG)/XBAR1_XBAR_IN16(LPI2C3,TRG)/XBAR1_XBAR_IN16(LPI2C4,TRG)/LPI2C2_SDA(LPI2C2,SDA);;;XBAR1_XBAR_INOUT16(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT16(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT16(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT16(PIT,TRIGGER,3);XBAR1_XBAR_IN16(EWM,IN);XBAR1_XBAR_INOUT16(DMA0,DONE,0)/XBAR1_XBAR_INOUT16(DMA0,DONE,1)/XBAR1_XBAR_INOUT16(DMA0,DONE,2)/XBAR1_XBAR_INOUT16(DMA0,DONE,3)/XBAR1_XBAR_INOUT16(DMA0,DONE,4)/XBAR1_XBAR_INOUT16(DMA0,DONE,5)/XBAR1_XBAR_INOUT16(DMA0,DONE,6)/XBAR1_XBAR_INOUT16(DMA0,DONE,7)/XBAR1_XBAR_IN16(DMA0,REQ,30)/XBAR1_XBAR_IN16(DMA0,REQ,31)/XBAR1_XBAR_IN16(DMA0,REQ,94)/XBAR1_XBAR_IN16(DMA0,REQ,95);XBAR1_XBAR_INOUT16(AOI,OUT,0)/XBAR1_XBAR_INOUT16(AOI,OUT,1)/XBAR1_XBAR_INOUT16(AOI,OUT,2)/XBAR1_XBAR_INOUT16(AOI,OUT,3);XBAR1_XBAR_INOUT16(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT16(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT16(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT16(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT16(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT16(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT16(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT16(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT16(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT16(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN16(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN16(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN16(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN16(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN16(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN16(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN16(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN16(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT16(XBARA,OUT,16)/XBAR1_XBAR_INOUT16(XBARA,IN,04)/XBAR1_XBAR_INOUT16(XBARA,IN,05)/XBAR1_XBAR_INOUT16(XBARA,IN,06)/XBAR1_XBAR_INOUT16(XBARA,IN,07)/XBAR1_XBAR_INOUT16(XBARA,IN,08)/XBAR1_XBAR_INOUT16(XBARA,IN,09)/XBAR1_XBAR_INOUT16(XBARA,IN,10)/XBAR1_XBAR_INOUT16(XBARA,IN,11)/XBAR1_XBAR_INOUT16(XBARA,IN,12)/XBAR1_XBAR_INOUT16(XBARA,IN,13)/XBAR1_XBAR_INOUT16(XBARA,IN,14)/XBAR1_XBAR_INOUT16(XBARA,IN,15)/XBAR1_XBAR_INOUT16(XBARA,IN,17)/XBAR1_XBAR_INOUT16(XBARA,IN,18)/XBAR1_XBAR_INOUT16(XBARA,IN,19)/XBAR1_XBAR_IN16(XBARA,IN,16)/XBAR1_XBAR_IN16(XBARA,OUT,04)/XBAR1_XBAR_IN16(XBARA,OUT,05)/XBAR1_XBAR_IN16(XBARA,OUT,06)/XBAR1_XBAR_IN16(XBARA,OUT,07)/XBAR1_XBAR_IN16(XBARA,OUT,08)/XBAR1_XBAR_IN16(XBARA,OUT,09)/XBAR1_XBAR_IN16(XBARA,OUT,10)/XBAR1_XBAR_IN16(XBARA,OUT,11)/XBAR1_XBAR_IN16(XBARA,OUT,12)/XBAR1_XBAR_IN16(XBARA,OUT,13)/XBAR1_XBAR_IN16(XBARA,OUT,14)/XBAR1_XBAR_IN16(XBARA,OUT,15)/XBAR1_XBAR_IN16(XBARA,OUT,17)/XBAR1_XBAR_IN16(XBARA,OUT,18)/XBAR1_XBAR_IN16(XBARA,OUT,19);XBAR1_XBAR_INOUT16(ENC1,POSMATCH)/XBAR1_XBAR_INOUT16(ENC2,POSMATCH)/XBAR1_XBAR_IN16(ENC1,PHASE,A)/XBAR1_XBAR_IN16(ENC1,PHASE,B)/XBAR1_XBAR_IN16(ENC1,INDEX)/XBAR1_XBAR_IN16(ENC1,HOME)/XBAR1_XBAR_IN16(ENC1,TRG)/XBAR1_XBAR_IN16(ENC2,PHASE,A)/XBAR1_XBAR_IN16(ENC2,PHASE,B)/XBAR1_XBAR_IN16(ENC2,INDEX)/XBAR1_XBAR_IN16(ENC2,HOME)/XBAR1_XBAR_IN16(ENC2,TRG);;;SRC_BT_CFG0(SRC,BOOT_CFG,0);;;;;;;;;;;;;
141;GPIO_EMC_17;;;GPIO2_IO17(GPIO2,gpio_io,17);;;;SAI3_MCLK(SAI3,MCLK);SEMC_ADDR01(SEMC,ADDR,01);;;;;;;;;;;;;;;;;;SRC_BOOT_MODE1(SRC,BOOT_MODE,1);;;;;;;;;;;MQS_LEFT(MQS,LEFT);;
142;GPIO_EMC_16;;;GPIO2_IO16(GPIO2,gpio_io,16);;;;SAI2_MCLK(SAI2,MCLK);SEMC_ADDR00(SEMC,ADDR,00);;;;;;;;;;;;;;;;;;SRC_BOOT_MODE0(SRC,BOOT_MODE,0);;;;;;;;;;;MQS_RIGHT(MQS,RIGHT);;
143;GPIO_EMC_15;Print Head Pwr EN;PRINT_HEAD_PWR_EN;GPIO2_IO15(GPIO2,gpio_io,15);XBAR1_XBAR_IN15(LPUART1,TRG)/XBAR1_XBAR_IN15(LPUART2,TRG)/XBAR1_XBAR_IN15(LPUART3,TRG)/XBAR1_XBAR_IN15(LPUART4,TRG)/XBAR1_XBAR_IN15(LPUART5,TRG)/XBAR1_XBAR_IN15(LPUART6,TRG)/XBAR1_XBAR_IN15(LPUART7,TRG)/XBAR1_XBAR_IN15(LPUART8,TRG)/LPUART6_RTS_B(LPUART6,RTS_B);XBAR1_XBAR_IN15(LPSPI1,TRG)/XBAR1_XBAR_IN15(LPSPI2,TRG)/XBAR1_XBAR_IN15(LPSPI3,TRG)/XBAR1_XBAR_IN15(LPSPI4,TRG);XBAR1_XBAR_INOUT15(PWM1,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT15(PWM1,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT15(PWM1,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT15(PWM1,OUT_TRIG0_1,3)/XBAR1_XBAR_INOUT15(PWM2,OUT_TRIG0_1,0)/XBAR1_XBAR_INOUT15(PWM2,OUT_TRIG0_1,1)/XBAR1_XBAR_INOUT15(PWM2,OUT_TRIG0_1,2)/XBAR1_XBAR_INOUT15(PWM2,OUT_TRIG0_1,3)/XBAR1_XBAR_IN15(PWM1,EXT,A0)/XBAR1_XBAR_IN15(PWM1,EXT,A1)/XBAR1_XBAR_IN15(PWM1,EXT,A2)/XBAR1_XBAR_IN15(PWM1,EXT,A3)/XBAR1_XBAR_IN15(PWM1,EXT_SYNC,0)/XBAR1_XBAR_IN15(PWM1,EXT_SYNC,1)/XBAR1_XBAR_IN15(PWM1,EXT_SYNC,2)/XBAR1_XBAR_IN15(PWM1,EXT_SYNC,3)/XBAR1_XBAR_IN15(PWM1,EXT_CLK)/XBAR1_XBAR_IN15(PWM1,FAULT,0)/XBAR1_XBAR_IN15(PWM1,FAULT,1)/XBAR1_XBAR_IN15(PWM1,FAULT,2)/XBAR1_XBAR_IN15(PWM1,FAULT,3)/XBAR1_XBAR_IN15(PWM1,EXT_FORCE)/XBAR1_XBAR_IN15(PWM2,EXT,A0)/XBAR1_XBAR_IN15(PWM2,EXT,A1)/XBAR1_XBAR_IN15(PWM2,EXT,A2)/XBAR1_XBAR_IN15(PWM2,EXT,A3)/XBAR1_XBAR_IN15(PWM2,EXT_SYNC,0)/XBAR1_XBAR_IN15(PWM2,EXT_SYNC,1)/XBAR1_XBAR_IN15(PWM2,EXT_SYNC,2)/XBAR1_XBAR_IN15(PWM2,EXT_SYNC,3)/XBAR1_XBAR_IN15(PWM2,EXT_CLK)/XBAR1_XBAR_IN15(PWM2,FAULT,0)/XBAR1_XBAR_IN15(PWM2,FAULT,1)/XBAR1_XBAR_IN15(PWM2,EXT_FORCE);SAI1_RX_SYNC(SAI1,RX_SYNC);SEMC_ADDR10(SEMC,ADDR,10);XBAR1_XBAR_IN15(FLEXIO1,TRIG,0)/XBAR1_XBAR_IN15(FLEXIO1,TRIG,1);;XBAR1_XBAR_INOUT15(CMP1,OUT)/XBAR1_XBAR_INOUT15(CMP2,OUT)/XBAR1_XBAR_INOUT15(CMP3,OUT)/XBAR1_XBAR_INOUT15(CMP4,OUT)/XBAR1_XBAR_IN15(CMP1,SAMPLE)/XBAR1_XBAR_IN15(CMP2,SAMPLE)/XBAR1_XBAR_IN15(CMP3,SAMPLE)/XBAR1_XBAR_IN15(CMP4,SAMPLE);XBAR1_XBAR_INOUT15(TMR1,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT15(TMR1,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT15(TMR1,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT15(TMR1,TIMER_OUTPUT,3)/XBAR1_XBAR_INOUT15(TMR2,TIMER_OUTPUT,0)/XBAR1_XBAR_INOUT15(TMR2,TIMER_OUTPUT,1)/XBAR1_XBAR_INOUT15(TMR2,TIMER_OUTPUT,2)/XBAR1_XBAR_INOUT15(TMR2,TIMER_OUTPUT,3)/XBAR1_XBAR_IN15(TMR1,TIMER_INPUT,0)/XBAR1_XBAR_IN15(TMR1,TIMER_INPUT,1)/XBAR1_XBAR_IN15(TMR1,TIMER_INPUT,2)/XBAR1_XBAR_IN15(TMR1,TIMER_INPUT,3)/XBAR1_XBAR_IN15(TMR2,TIMER_INPUT,0)/XBAR1_XBAR_IN15(TMR2,TIMER_INPUT,1)/XBAR1_XBAR_IN15(TMR2,TIMER_INPUT,2)/XBAR1_XBAR_IN15(TMR2,TIMER_INPUT,3);XBAR1_XBAR_IN15(LPI2C1,TRG)/XBAR1_XBAR_IN15(LPI2C2,TRG)/XBAR1_XBAR_IN15(LPI2C3,TRG)/XBAR1_XBAR_IN15(LPI2C4,TRG);;;XBAR1_XBAR_INOUT15(PIT,TRIGGER,0)/XBAR1_XBAR_INOUT15(PIT,TRIGGER,1)/XBAR1_XBAR_INOUT15(PIT,TRIGGER,2)/XBAR1_XBAR_INOUT15(PIT,TRIGGER,3);XBAR1_XBAR_IN15(EWM,IN);XBAR1_XBAR_INOUT15(DMA0,DONE,0)/XBAR1_XBAR_INOUT15(DMA0,DONE,1)/XBAR1_XBAR_INOUT15(DMA0,DONE,2)/XBAR1_XBAR_INOUT15(DMA0,DONE,3)/XBAR1_XBAR_INOUT15(DMA0,DONE,4)/XBAR1_XBAR_INOUT15(DMA0,DONE,5)/XBAR1_XBAR_INOUT15(DMA0,DONE,6)/XBAR1_XBAR_INOUT15(DMA0,DONE,7)/XBAR1_XBAR_IN15(DMA0,REQ,30)/XBAR1_XBAR_IN15(DMA0,REQ,31)/XBAR1_XBAR_IN15(DMA0,REQ,94)/XBAR1_XBAR_IN15(DMA0,REQ,95);XBAR1_XBAR_INOUT15(AOI,OUT,0)/XBAR1_XBAR_INOUT15(AOI,OUT,1)/XBAR1_XBAR_INOUT15(AOI,OUT,2)/XBAR1_XBAR_INOUT15(AOI,OUT,3);XBAR1_XBAR_INOUT15(LOGIC,LOGIC_LOW)/XBAR1_XBAR_INOUT15(LOGIC,LOGIC_HIGH);XBAR1_XBAR_INOUT15(ADC_ETC,CH0_XBAR_COCO,0)/XBAR1_XBAR_INOUT15(ADC_ETC,CH0_XBAR_COCO,1)/XBAR1_XBAR_INOUT15(ADC_ETC,CH0_XBAR_COCO,2)/XBAR1_XBAR_INOUT15(ADC_ETC,CH0_XBAR_COCO,3)/XBAR1_XBAR_INOUT15(ADC_ETC,CH1_XBAR_COCO,0)/XBAR1_XBAR_INOUT15(ADC_ETC,CH1_XBAR_COCO,1)/XBAR1_XBAR_INOUT15(ADC_ETC,CH1_XBAR_COCO,2)/XBAR1_XBAR_INOUT15(ADC_ETC,CH1_XBAR_COCO,3)/XBAR1_XBAR_IN15(ADC_ETC,CH0_XBAR_TRIG,0)/XBAR1_XBAR_IN15(ADC_ETC,CH0_XBAR_TRIG,1)/XBAR1_XBAR_IN15(ADC_ETC,CH0_XBAR_TRIG,2)/XBAR1_XBAR_IN15(ADC_ETC,CH0_XBAR_TRIG,3)/XBAR1_XBAR_IN15(ADC_ETC,CH1_XBAR_TRIG,0)/XBAR1_XBAR_IN15(ADC_ETC,CH1_XBAR_TRIG,1)/XBAR1_XBAR_IN15(ADC_ETC,CH1_XBAR_TRIG,2)/XBAR1_XBAR_IN15(ADC_ETC,CH1_XBAR_TRIG,3);XBAR1_XBAR_INOUT15(XBARA,OUT,15)/XBAR1_XBAR_INOUT15(XBARA,IN,04)/XBAR1_XBAR_INOUT15(XBARA,IN,05)/XBAR1_XBAR_INOUT15(XBARA,IN,06)/XBAR1_XBAR_INOUT15(XBARA,IN,07)/XBAR1_XBAR_INOUT15(XBARA,IN,08)/XBAR1_XBAR_INOUT15(XBARA,IN,09)/XBAR1_XBAR_INOUT15(XBARA,IN,10)/XBAR1_XBAR_INOUT15(XBARA,IN,11)/XBAR1_XBAR_INOUT15(XBARA,IN,12)/XBAR1_XBAR_INOUT15(XBARA,IN,13)/XBAR1_XBAR_INOUT15(XBARA,IN,14)/XBAR1_XBAR_INOUT15(XBARA,IN,16)/XBAR1_XBAR_INOUT15(XBARA,IN,17)/XBAR1_XBAR_INOUT15(XBARA,IN,18)/XBAR1_XBAR_INOUT15(XBARA,IN,19)/XBAR1_XBAR_IN15(XBARA,IN,15)/XBAR1_XBAR_IN15(XBARA,OUT,04)/XBAR1_XBAR_IN15(XBARA,OUT,05)/XBAR1_XBAR_IN15(XBARA,OUT,06)/XBAR1_XBAR_IN15(XBARA,OUT,07)/XBAR1_XBAR_IN15(XBARA,OUT,08)/XBAR1_XBAR_IN15(XBARA,OUT,09)/XBAR1_XBAR_IN15(XBARA,OUT,10)/XBAR1_XBAR_IN15(XBARA,OUT,11)/XBAR1_XBAR_IN15(XBARA,OUT,12)/XBAR1_XBAR_IN15(XBARA,OUT,13)/XBAR1_XBAR_IN15(XBARA,OUT,14)/XBAR1_XBAR_IN15(XBARA,OUT,16)/XBAR1_XBAR_IN15(XBARA,OUT,17)/XBAR1_XBAR_IN15(XBARA,OUT,18)/XBAR1_XBAR_IN15(XBARA,OUT,19);XBAR1_XBAR_INOUT15(ENC1,POSMATCH)/XBAR1_XBAR_INOUT15(ENC2,POSMATCH)/XBAR1_XBAR_IN15(ENC1,PHASE,A)/XBAR1_XBAR_IN15(ENC1,PHASE,B)/XBAR1_XBAR_IN15(ENC1,INDEX)/XBAR1_XBAR_IN15(ENC1,HOME)/XBAR1_XBAR_IN15(ENC1,TRG)/XBAR1_XBAR_IN15(ENC2,PHASE,A)/XBAR1_XBAR_IN15(ENC2,PHASE,B)/XBAR1_XBAR_IN15(ENC2,INDEX)/XBAR1_XBAR_IN15(ENC2,HOME)/XBAR1_XBAR_IN15(ENC2,TRG);;;;FLEXCAN1_RX(CAN1,RX);;;;;;;WDOG1_B(WDOG1,WDOG_B);;;;;GPIO2_IO15(GPIO2,gpio_io,15)
144;NVCC_GPIO4;;;;;;;;;;NVCC_GPIO4(SUPPLY,NVCC_GPIO,4);;;;;;;;;;;;;;;;;;;;;;;;;;;;;

Functions

BOARD_InitPins
#;Peripheral;Signal;Arrow;Routed pin/signal;Label;Identifier;Power group;Direction;GPIO initial state;GPIO interrupt;Slew rate;Software Input On;Open drain;Speed;Drive strength;Pull/Keeper select;Pull/Keeper enable;Pull Up/Down Config;Hysteresis enable;Digital filter;Digital filter clock select;Digital filter duration;On Die Termination;DDR/CMOS Input Mode;DDR Select;Do_trim Field;Do_trim_padn Field
96;ADC1;IN, 0;<-;[96] GPIO_AD_B0_12;Shoot Through;SHOOT_THROUGH;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
94;ADC1;IN, 1;<-;[94] GPIO_AD_B0_14;Print Head Voltage;PRINT_HEAD_VOLTAGE;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
93;ADC1;IN, 2;<-;[93] GPIO_AD_B0_15;Print Head Thermal;PRINT_HEAD_THERMAL;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
84;ADC1;IN, 6;<-;[84] GPIO_AD_B1_06;Media Sensor;MEDIA_SENSOR;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
83;ADC1;IN, 7;<-;[83] GPIO_AD_B1_07;Model Type;MODEL_TYPE;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
82;ADC1;IN, 8;<-;[82] GPIO_AD_B1_08;Dot Wear;DOT_WEAR;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
81;ADC1;IN, 9;<-;[81] GPIO_AD_B1_09;Head Up;HEADUP;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
109;JTAG;MOD;<-;[109] GPIO_AD_B0_02;Jtag Mod;JTAG_MOD;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
110;JTAG;TCK;<-;[110] GPIO_AD_B0_01;Jtag Tck;JTAG_TCK;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
108;JTAG;TDI;<-;[108] GPIO_AD_B0_03;Jtag Tdi;JTAG_TDI;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Enabled;47K Ohm Pull Up;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
107;JTAG;TDO;<-;[107] GPIO_AD_B0_04;Jtag Tdo;JTAG_TDO;NVCC_GPIO (0V);Input;n/a;n/a;Fast;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Up;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
111;JTAG;TMS;<-;[111] GPIO_AD_B0_00;Jtag Tms;JTAG_TMS;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Enabled;47K Ohm Pull Up;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
106;JTAG;TRSTB;<-;[106] GPIO_AD_B0_05;Jtag Trstb;JTAG_TRSTB;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/4;Pull;Enabled;47K Ohm Pull Up;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
1;PWM1;EXT, A0;<-;[1] GPIO_EMC_14;Weigher Clk;WEIGHER_CLK;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
45;LPSPI1;PCS0;-;[45] GPIO_SD_B0_03;Serial Spi CS;SERIAL_SPI_CS;NVCC_SD0 (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
46;LPSPI1;SCK;-;[46] GPIO_SD_B0_02;Serial Spi CLK;SERIAL_SPI_CLK;NVCC_SD0 (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
42;LPSPI1;SDI;-;[42] GPIO_SD_B0_05;Serial Spi MISO;SERIAL_SPI_MISO;NVCC_SD0 (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
43;LPSPI1;SDO;-;[43] GPIO_SD_B0_04;Serial Spi MOSI;SERIAL_SPI_MOSI;NVCC_SD0 (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
4;LPSPI2;PCS0;-;[4] GPIO_EMC_11;Weigher Spi CS;WEIGHER_SPI_CS;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
7;LPSPI2;SCK;-;[7] GPIO_EMC_10;Weigher Spi CLK;WEIGHER_SPI_CLK;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
2;LPSPI2;SDI;-;[2] GPIO_EMC_13;Weigher Spi MISO;WEIGHER_SPI_MISO;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
3;LPSPI2;SDO;-;[3] GPIO_EMC_12;Weigher Spi MOSI;WEIGHER_SPI_MOSI;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
75;LPSPI3;SDO;-;[75] GPIO_AD_B1_14;Accel Spi MOSI;ACCEL_SPI_MOSI;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
74;LPSPI3;SDI;-;[74] GPIO_AD_B1_15;Accel Spi MISO;ACCEL_SPI_MISO;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
122;LPSPI4;SDO;->;[122] GPIO_EMC_34;Print Head Data;PRINT_HEAD_DATA;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
121;LPSPI4;SDI;-;[121] GPIO_EMC_35;Unused;UNUSED;NVCC_GPIO (0V);Not Specified;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
124;LPSPI4;SCK;->;[124] GPIO_EMC_32;Print Head CLK;PRINT_HEAD_CLK;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
117;USB;OTG1_OC;<-;[117] GPIO_EMC_39;Usb OC;USB_OC;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
115;USB;OTG1_PWR;->;[115] GPIO_EMC_41;Usb Pwr;USB_PWR;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
116;USB;OTG1_ID;<-;[116] GPIO_EMC_40;Usb Id;USB_ID;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
78;LPSPI3;SCK;->;[78] GPIO_AD_B1_12;Accel Spi Clk;ACCEL_SPI_CLK;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
76;LPSPI3;PCS0;->;[76] GPIO_AD_B1_13;Accel Spi CS;ACCEL_SPI_CS;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
101;LPUART1;RX;<-;[101] GPIO_AD_B0_07;Cutter Uart Rx;CUTTER_UART_RX;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
105;LPUART1;TX;->;[105] GPIO_AD_B0_06;Cutter Uart Tx;CUTTER_UART_TX;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
133;LPUART2;RX;<-;[133] GPIO_EMC_23;Debug Uart Rx;DEBUG_UART_RX;NVCC_GPIO (0V);Input;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
136;LPUART2;TX;->;[136] GPIO_EMC_22;Debug Uart Tx;DEBUG_UART_TX;NVCC_GPIO (0V);Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
16;LPI2C1;SCL;<->;[16] GPIO_EMC_02;Pwm 5/25 Clk;PWM_5_25_CLK;NVCC_GPIO (0V);Input/Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
15;LPI2C1;SDA;<->;[15] GPIO_EMC_03;Pwm 5/25 Data;PWM_5_25_DATA;NVCC_GPIO (0V);Input/Output;n/a;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
18;GPIO2;gpio_io, 00;<-;[18] GPIO_EMC_00;Label Taken;LABEL_TAKEN;NVCC_GPIO (0V);Input;n/a;Disabled;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
17;GPIO2;gpio_io, 01;<-;[17] GPIO_EMC_01;Print Head Detect;PRINT_HEAD_DETECT;NVCC_GPIO (0V);Input;n/a;Disabled;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
14;GPIO2;gpio_io, 04;<-;[14] GPIO_EMC_04;Print Head Id0;PRINT_HEAD_ID0;NVCC_GPIO (0V);Input;n/a;Disabled;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
13;GPIO2;gpio_io, 05;<-;[13] GPIO_EMC_05;Print Head Id1;PRINT_HEAD_ID1;NVCC_GPIO (0V);Input;n/a;Disabled;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
12;GPIO2;gpio_io, 06;<-;[12] GPIO_EMC_06;Print Head Id2;PRINT_HEAD_ID2;NVCC_GPIO (0V);Input;n/a;Disabled;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
10;GPIO2;gpio_io, 07;->;[10] GPIO_EMC_07;Print Head Strobe EN;PRINT_HEAD_STROBE_EN;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
9;GPIO2;gpio_io, 08;->;[9] GPIO_EMC_08;Print Head Latch;PRINT_HEAD_LATCH;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
8;GPIO2;gpio_io, 09;->;[8] GPIO_EMC_09;Print Head Strobe;PRINT_HEAD_STROBE;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
143;GPIO2;gpio_io, 15;->;[143] GPIO_EMC_15;Print Head Pwr EN;PRINT_HEAD_PWR_EN;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
33;GPIO3;gpio_io, 20;->;[33] GPIO_SD_B1_00;Main Stepper Step;MAIN_STEPPER_STEP;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
32;GPIO3;gpio_io, 21;->;[32] GPIO_SD_B1_01;Main Stepper Dir;MAIN_STEPPER_DIR;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
30;GPIO3;gpio_io, 22;->;[30] GPIO_SD_B1_02;Main Stepper EN;MAIN_STEPPER_EN;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
28;GPIO3;gpio_io, 23;->;[28] GPIO_SD_B1_03;Main Stepper Rst;MAIN_STEPPER_RST;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
27;GPIO3;gpio_io, 24;->;[27] GPIO_SD_B1_04;Main Stepper MS1;MAIN_STEPPER_MS1;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
26;GPIO3;gpio_io, 25;->;[26] GPIO_SD_B1_05;Main Stepper MS2;MAIN_STEPPER_MS2;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
25;GPIO3;gpio_io, 26;->;[25] GPIO_SD_B1_06;TakeUp Stepper Step;TAKEUP_STEPPER_STEP;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
24;GPIO3;gpio_io, 27;->;[24] GPIO_SD_B1_07;TakeUp Stepper Dir;TAKEUP_STEPPER_DIR;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
23;GPIO3;gpio_io, 28;->;[23] GPIO_SD_B1_08;TakeUp Stepper EN;TAKEUP_STEPPER_EN;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
22;GPIO3;gpio_io, 29;->;[22] GPIO_SD_B1_09;TakeUp Stepper Rst;TAKEUP_STEPPER_RST;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
19;GPIO3;gpio_io, 31;->;[19] GPIO_SD_B1_11;TakeUp Stepper MS2;TAKEUP_STEPPER_MS2;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
21;GPIO3;gpio_io, 30;->;[21] GPIO_SD_B1_10;TakeUp Stepper MS1;TAKEUP_STEPPER_MS1;NVCC_GPIO (0V);Output;Logical 0;n/a;Slow;Disabled;Disabled;medium(100-150MHz);R0/6;Keeper;Enabled;100K Ohm Pull Down;Disable;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
66;SUPPLY;USB_OTG1_CHD_B;<-;[66] USB_OTG1_CHD_B;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
62;SUPPLY;USB_OTG1_DN;<-;[62] USB_OTG1_DN;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
63;SUPPLY;USB_OTG1_DP;<-;[63] USB_OTG1_DP;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a
59;SUPPLY;USB_OTG1_VBUS;<-;[59] USB_OTG1_VBUS;;n/a;;Input;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a;n/a

