                                 enable  prepare  protect                                duty
   clock                          count    count    count        rate   accuracy phase  cycle
---------------------------------------------------------------------------------------------
 hym8563                              2        2        0       32768          0     0  50000
 dclk3                                0        0        0           0          0     0  50000
    port3_dclk_src                    0        0        0           0          0     0  50000
       rgb_pixclk                     0        0        0           0          0     0  50000
       dclk_out3                      0        0        0           0          0     0  50000
       dclk_core3                     0        0        0           0          0     0  50000
 dclk2                                0        0        0           0          0     0  50000
    port2_dclk_src                    0        0        0           0          0     0  50000
       dclk_out2                      0        0        0           0          0     0  50000
       dclk_core2                     0        0        0           0          0     0  50000
 dclk1                                0        0        0           0          0     0  50000
    port1_dclk_src                    0        0        0           0          0     0  50000
       dclk_out1                      0        0        0           0          0     0  50000
          mipi1_clk_src               0        0        0           0          0     0  50000
             mipi1_pixclk             0        0        0           0          0     0  50000
          mipi0_clk_src               0        0        0           0          0     0  50000
             mipi0_pixclk             0        0        0           0          0     0  50000
       dclk_core1                     0        0        0           0          0     0  50000
 dclk0                                0        0        0           0          0     0  50000
    dsc_4k_txp_clk_src                0        0        0           0          0     0  50000
       dsc_4k_cds_clk                 0        0        0           0          0     0  50000
       dsc_4k_pxl_clk                 0        0        0           0          0     0  50000
       dsc_4k_txp_clk                 0        0        0           0          0     0  50000
    dsc_8k_txp_clk_src                0        0        0           0          0     0  50000
       dsc_8k_cds_clk                 0        0        0           0          0     0  50000
       dsc_8k_pxl_clk                 0        0        0           0          0     0  50000
       dsc_8k_txp_clk                 0        0        0           0          0     0  50000
    hdmi_edp1_clk_src                 0        0        0           0          0     0  50000
       hdmi_edp1_pixclk               0        0        0           0          0     0  50000
       hdmi_edp1_dclk                 0        0        0           0          0     0  50000
    hdmi_edp0_clk_src                 0        0        0           0          0     0  50000
       hdmi_edp0_pixclk               0        0        0           0          0     0  50000
       hdmi_edp0_dclk                 0        0        0           0          0     0  50000
    port0_dclk_src                    0        0        0           0          0     0  50000
       dclk_out0                      0        0        0           0          0     0  50000
          dp1_pixclk                  0        0        0           0          0     0  50000
          dp0_pixclk                  0        0        0           0          0     0  50000
       dclk_core0                     0        0        0           0          0     0  50000
 scmi_otpc_arb                        0        0        0    24000000          0     0  50000
 scmi_otpc_rd                         0        0        0    24000000          0     0  50000
 scmi_otp_phy                         0        0        0    24000000          0     0  50000
 scmi_hclk_sd                         1        2        0   150000000          0     0  50000
 scmi_spll                            0        0        0   702000000          0     0  50000
 scmi_crypto_p                        0        0        0   350000000          0     0  50000
 scmi_crypto_c                        0        0        0   350000000          0     0  50000
 scmi_crypto_r                        0        0        0   175000000          0     0  50000
 scmi_tclk_wdt                        0        0        0    24000000          0     0  50000
 scmi_hclk_se_ns                      0        0        0   150000000          0     0  50000
 scmi_aclk_se_ns                      0        0        0   350000000          0     0  50000
 scmi_dclk_sd                         0        0        0   198000000          0     0  50000
 scmi_cclk_sd                         1        4        0      800000          0     0  50000
    sdmmc_drv                         0        1        0      400000          0    90  50000
    sdmmc_sample                      0        1        0      400000          0     0  50000
 scmi_clk_npu                         0        3        0   200000000          0     0  50000
 scmi_clk_gpu                         0        2        0   200000000          0     0  50000
 scmi_clk_ddr                         0        0        0   528000000          0     0  50000
 scmi_clk_cpub23                      0        0        0  2352000000          0     0  50000
 scmi_clk_cpub01                      0        0        0  2352000000          0     0  50000
 scmi_clk_dsu                         0        0        0  1800000000          0     0  50000
 scmi_clk_cpul                        0        0        0  1800000000          0     0  50000
 i2s3_mclkin                          0        0        0           0          0     0  50000
 i2s2_mclkin                          0        0        0           0          0     0  50000
 i2s1_mclkin                          0        0        0           0          0     0  50000
 i2s0_mclkin                          0        0        0           0          0     0  50000
 xin24m                              26       30        0    24000000          0     0  50000
    clk_usbdpphy_mipidcpphy_ref       2        2        0    24000000          0     0  50000
    clk_usb2phy_hdptxrxphy_ref        7        9        0    24000000          0     0  50000
       clk_hdmiphy_pixel0             0        1        0           0          0     0  50000
       usb480m_phy3                   2        4        0   480000000          0     0  50000
       usb480m_phy2                   2        4        0   480000000          0     0  50000
       usb480m_phy0                   2        2        0   480000000          0     0  50000
    clk_cr_para                       0        0        0    24000000          0     0  50000
    tclk_pmu1wdt                      0        0        0    24000000          0     0  50000
    clk_uart0                         0        0        0    24000000          0     0  50000
       sclk_uart0                     0        0        0    24000000          0     0  50000
    clk_pmu1timer_root                0        0        0    24000000          0     0  50000
       clk_pmu1timer1                 0        0        0    24000000          0     0  50000
       clk_pmu1timer0                 0        0        0    24000000          0     0  50000
    clk_pmu1pwm_capture               0        0        0    24000000          0     0  50000
    clk_pmu1pwm                       0        1        0    24000000          0     0  50000
    dbclk_gpio0                       1        1        0    24000000          0     0  50000
    clk_pmu0                          2        2        0    24000000          0     0  50000
       clk_pmu1                       1        1        0    24000000          0     0  50000
       clk_ddr_fail_safe              0        0        0    24000000          0     0  50000
    clk_ref_pipe_phy2_osc_src         0        0        0    24000000          0     0  50000
    clk_ref_pipe_phy1_osc_src         0        0        0    24000000          0     0  50000
       clk_ref_pipe_phy1              0        0        0    24000000          0     0  50000
    clk_ref_pipe_phy0_osc_src         0        0        0    24000000          0     0  50000
    clk_usbdp_phy1_immortal           0        0        0    24000000          0     0  50000
    clk_usbdp_phy0_immortal           1        1        0    24000000          0     0  50000
    clk_vop_pmu                       0        0        0    24000000          0     0  50000
    clk_hdmihdp1                      0        0        0    24000000          0     0  50000
    clk_hdmihdp0                      1        2        0    24000000          0     0  50000
    clk_edp1_24m                      0        0        0    24000000          0     0  50000
    clk_edp0_24m                      0        0        0    24000000          0     0  50000
    ref_clk_usb3otg1                  0        0        0    24000000          0     0  50000
    suspend_clk_usb3otg1              0        0        0    24000000          0     0  50000
    ref_clk_usb3otg0                  1        1        0    24000000          0     0  50000
    suspend_clk_usb3otg0              1        1        0    24000000          0     0  50000
    ref_clk_usb3otg2                  1        1        0    24000000          0     0  50000
    suspend_clk_usb3otg2              1        1        0    24000000          0     0  50000
    clk_pmalive2                      0        0        0    24000000          0     0  50000
    clk_pmalive1                      0        0        0    24000000          0     0  50000
    clk_pmalive0                      0        0        0    24000000          0     0  50000
    clk_pipephy2_ref                  0        0        0    24000000          0     0  50000
    clk_pipephy1_ref                  0        0        0    24000000          0     0  50000
    clk_pipephy0_ref                  0        0        0    24000000          0     0  50000
    clk_pcie_aux4                     1        1        0    24000000          0     0  50000
    clk_pcie_aux3                     0        0        0    24000000          0     0  50000
    clk_pcie_aux2                     0        0        0    24000000          0     0  50000
    clk_pcie_aux1                     0        0        0    24000000          0     0  50000
    clk_pcie_aux0                     0        0        0    24000000          0     0  50000
    sclk_sfc                          0        0        0    24000000          0     0  50000
    tmclk_emmc                        1        1        0    24000000          0     0  50000
    tclk_npu_wdt                      0        0        0    24000000          0     0  50000
    clk_nputimer_root                 0        0        0    24000000          0     0  50000
       clk_nputimer1                  0        0        0    24000000          0     0  50000
       clk_nputimer0                  0        0        0    24000000          0     0  50000
    clk_npu_pvtm                      0        0        0    24000000          0     0  50000
    clk_gpu_pvtm                      0        0        0    24000000          0     0  50000
    tclk_wdt_ddr                      0        0        0    24000000          0     0  50000
    clk_ddr_timer_root                0        0        0    24000000          0     0  50000
       clk_ddr_timer1                 0        0        0    24000000          0     0  50000
       clk_ddr_timer0                 0        0        0    24000000          0     0  50000
    clk_uart9                         1        1        0    24000000          0     0  50000
       sclk_uart9                     1        1        0    24000000          0     0  50000
    clk_uart8                         0        0        0    24000000          0     0  50000
       sclk_uart8                     0        0        0    24000000          0     0  50000
    clk_uart7                         0        0        0    24000000          0     0  50000
       sclk_uart7                     0        0        0    24000000          0     0  50000
    clk_uart6                         0        0        0    24000000          0     0  50000
       sclk_uart6                     0        0        0    24000000          0     0  50000
    clk_uart5                         0        0        0    24000000          0     0  50000
       sclk_uart5                     0        0        0    24000000          0     0  50000
    clk_uart4                         0        0        0    24000000          0     0  50000
       sclk_uart4                     0        0        0    24000000          0     0  50000
    clk_uart3                         0        0        0    24000000          0     0  50000
       sclk_uart3                     0        0        0    24000000          0     0  50000
    clk_uart2                         1        1        0    24000000          0     0  50000
       sclk_uart2                     1        1        0    24000000          0     0  50000
    clk_uart1                         0        0        0    24000000          0     0  50000
       sclk_uart1                     0        0        0    24000000          0     0  50000
    clk_tsadc                         1        1        0     2000000          0     0  50000
    clk_saradc                        1        1        0     1000000          0     0  50000
    clk_otpc_auto_rd_g                0        0        0    24000000          0     0  50000
    clk_otp_phy_g                     0        0        0    24000000          0     0  50000
    clk_otpc_arb                      0        0        0    24000000          0     0  50000
    clk_otpc_ns                       0        0        0    24000000          0     0  50000
    dbclk_gpio4                       1        1        0    12000000          0     0  50000
    dbclk_gpio3                       1        1        0    12000000          0     0  50000
    dbclk_gpio2                       1        1        0    12000000          0     0  50000
    dbclk_gpio1                       1        1        0    12000000          0     0  50000
    tclk_wdt0                         1        1        0    24000000          0     0  50000
    clk_bus_timer_root                1        1        0    24000000          0     0  50000
       clk_bustimer11                 0        0        0    24000000          0     0  50000
       clk_bustimer10                 0        0        0    24000000          0     0  50000
       clk_bustimer9                  0        0        0    24000000          0     0  50000
       clk_bustimer8                  0        0        0    24000000          0     0  50000
       clk_bustimer7                  0        0        0    24000000          0     0  50000
       clk_bustimer6                  0        0        0    24000000          0     0  50000
       clk_bustimer5                  0        0        0    24000000          0     0  50000
       clk_bustimer4                  0        0        0    24000000          0     0  50000
       clk_bustimer3                  0        0        0    24000000          0     0  50000
       clk_bustimer2                  0        0        0    24000000          0     0  50000
       clk_bustimer1                  0        0        0    24000000          0     0  50000
       clk_bustimer0                  1        1        0    24000000          0     0  50000
    clk_pwm3_capture                  0        0        0    24000000          0     0  50000
    clk_pwm3                          0        0        0    24000000          0     0  50000
    clk_pwm2_capture                  0        0        0    24000000          0     0  50000
    clk_pwm2                          0        0        0    24000000          0     0  50000
    clk_pwm1_capture                  0        0        0    24000000          0     0  50000
    clk_pwm1                          0        1        0    24000000          0     0  50000
    clk_litcore_pvtm                  0        0        0    24000000          0     0  50000
    clk_bigcore1_pvtm                 0        0        0    24000000          0     0  50000
    clk_bigcore0_pvtm                 0        0        0    24000000          0     0  50000
    clk_cifout_out                    0        0        0    24000000          0     0  50000
    clk_mipi_camaraout_m4             0        0        0    24000000          0     0  50000
    clk_mipi_camaraout_m3             0        0        0    24000000          0     0  50000
    clk_mipi_camaraout_m2             0        0        0    24000000          0     0  50000
    clk_mipi_camaraout_m1             0        0        0    24000000          0     0  50000
    clk_mipi_camaraout_m0             0        0        0    24000000          0     0  50000
    xin12m                            0        3        0    12000000          0     0  50000
       clk_spdif5_dp1                 0        0        0    12000000          0     0  50000
          mclk_spdif5                 0        0        0    12000000          0     0  50000
          mclk_spdif5_dp1             0        0        0    12000000          0     0  50000
       i2s6_8ch_mclkout               0        0        0    12000000          0     0  50000
       clk_i2s6_8ch_rx                0        0        0    12000000          0     0  50000
          mclk_i2s6_8ch_rx            0        0        0    12000000          0     0  50000
       clk_i2s6_8ch_tx                0        0        0    12000000          0     0  50000
          mclk_i2s6_8ch_tx            0        0        0    12000000          0     0  50000
       clk_i2s9_8ch_rx                0        0        0    12000000          0     0  50000
          mclk_i2s9_8ch_rx            0        0        0    12000000          0     0  50000
       clk_i2s7_8ch_rx                0        0        0    12000000          0     0  50000
          mclk_i2s7_8ch_rx            0        0        0    12000000          0     0  50000
       clk_i2s10_8ch_rx               0        0        0    12000000          0     0  50000
          mclk_i2s10_8ch_rx           0        0        0    12000000          0     0  50000
       clk_i2s8_8ch_tx                0        0        0    12000000          0     0  50000
          mclk_i2s8_8ch_tx            0        0        0    12000000          0     0  50000
       clk_i2s4_8ch_tx                0        1        0    12000000          0     0  50000
          mclk_i2s4_8ch_tx            0        1        0    12000000          0     0  50000
       clk_spdif1                     0        0        0    12000000          0     0  50000
          mclk_spdif1                 0        0        0    12000000          0     0  50000
       clk_spdif0                     0        0        0    12000000          0     0  50000
          mclk_spdif0                 0        0        0    12000000          0     0  50000
       i2s0_8ch_mclkout               0        0        0    12000000          0     0  50000
          i2s0_mclkout_to_io          0        0        0    12000000          0     0  50000
       clk_i2s0_8ch_rx                0        1        0    12000000          0     0  50000
          mclk_i2s0_8ch_rx            0        1        0    12000000          0     0  50000
       clk_i2s0_8ch_tx                0        1        0    12000000          0     0  50000
          mclk_i2s0_8ch_tx            0        1        0    12000000          0     0  50000
       i2s3_2ch_mclkout               0        0        0    12000000          0     0  50000
          i2s3_mclkout_to_io          0        0        0    12000000          0     0  50000
       clk_i2s3_2ch                   0        0        0    12000000          0     0  50000
          mclk_i2s3_2ch               0        0        0    12000000          0     0  50000
             clk_dac_acdcdig          0        0        0    12000000          0     0  50000
       i2s2_2ch_mclkout               0        0        0    12000000          0     0  50000
          i2s2_mclkout_to_io          0        0        0    12000000          0     0  50000
       clk_i2s2_2ch                   0        0        0    12000000          0     0  50000
          mclk_i2s2_2ch               0        0        0    12000000          0     0  50000
    pll_ppll                          1        1        0  1100000000          0     0  50000
       ppll                           2        2        0  1100000000          0     0  50000
          clk_phy1_ref_alt_m          0        0        0  1100000000          0     0  50000
          clk_phy1_ref_alt_p          0        0        0  1100000000          0     0  50000
          clk_phy0_ref_alt_m          0        0        0  1100000000          0     0  50000
          clk_phy0_ref_alt_p          0        0        0  1100000000          0     0  50000
          clk_ref_pipe_phy2_pll_src       1        1        0   100000000          0     0  50000
             clk_ref_pipe_phy2        1        1        0   100000000          0     0  50000
          clk_ref_pipe_phy1_pll_src       0        0        0  1100000000          0     0  50000
          clk_ref_pipe_phy0_pll_src       1        1        0   100000000          0     0  50000
             clk_ref_pipe_phy0        1        1        0   100000000          0     0  50000
    pll_npll                          0        0        0   850000000          0     0  50000
       npll                           0        0        0   850000000          0     0  50000
    pll_gpll                          1        1        0  1188000000          0     0  50000
       gpll                          16       31        0  1188000000          0     0  50000
          cclk_emmc                   1        1        0   198000000          0     0  50000
          bclk_emmc                   1        1        0   198000000          0     0  50000
          aclk_rkvenc1_root           0        1        0   594000000          0     0  50000
             aclk_rkvenc1_pre         0        1        0   594000000          0     0  50000
                aclk_rkvenc1          0        4        0   594000000          0     0  50000
          aclk_rkvenc0_root           1        1        0   594000000          0     0  50000
             aclk_rkvenc0             1        6        0   594000000          0     0  50000
          aclk_rkvdec_ccu             0        2        0   594000000          0     0  50000
          aclk_jpeg_decoder_root       0        2        0   594000000          0     0  50000
             aclk_jpeg_decoder_pre       0        1        0   594000000          0     0  50000
                aclk_jpeg_decoder       0        4        0   594000000          0     0  50000
          clk_gpu_src                 0        3        0   198000000          0     0  50000
             clk_core_gpu_pvtm        0        0        0   198000000          0     0  50000
             clk_gpu_stacks           0        3        0   198000000          0     0  50000
             clk_gpu_coregroup        0        3        0   198000000          0     0  50000
             clk_gpu                  0        3        0   198000000          0     0  50000
          dclk_vop3                   0        2        0   198000000          0     0  50000
          dclk_vop1_src               0        2        0   594000000          0     0  50000
             dclk_vop1                0        2        0   594000000          0     0  50000
          dclk_vop0_src               0        2        0   594000000          0     0  50000
             dclk_vop0                0        2        0   594000000          0     0  50000
          clk_spdif4_src              0        0        0   198000000          0     0  50000
             clk_spdif4               0        0        0   198000000          0     0  50000
                mclk_spdif4           0        0        0   198000000          0     0  50000
             clk_spdif4_frac          0        0        0     7525833          0     0  50000
          clk_spdif3_src              0        0        0   198000000          0     0  50000
             clk_spdif3               0        0        0   198000000          0     0  50000
                mclk_spdif3           0        0        0   198000000          0     0  50000
             clk_spdif3_frac          0        0        0     7525833          0     0  50000
          clk_i2s6_8ch_rx_src         0        0        0   198000000          0     0  50000
             clk_i2s6_8ch_rx_frac       0        0        0     7525833          0     0  50000
          clk_i2s6_8ch_tx_src         0        0        0   198000000          0     0  50000
             clk_i2s6_8ch_tx_frac       0        0        0     7525833          0     0  50000
          clk_i2s5_8ch_tx_src         1        1        0  1188000000          0     0  50000
             clk_i2s5_8ch_tx_frac       1        1        0     5644800          0     0  50000
                clk_i2s5_8ch_tx       1        1        0     5644800          0     0  50000
                   mclk_i2s5_8ch_tx       3        6        0     5644800          0     0  50000
          clk_i2s9_8ch_rx_src         0        0        0   198000000          0     0  50000
             clk_i2s9_8ch_rx_frac       0        0        0     7525833          0     0  50000
          clk_i2s7_8ch_rx_src         0        0        0   198000000          0     0  50000
             clk_i2s7_8ch_rx_frac       0        0        0     7525833          0     0  50000
          clk_i2s10_8ch_rx_src        0        0        0   198000000          0     0  50000
             clk_i2s10_8ch_rx_frac       0        0        0     7525833          0     0  50000
          clk_hdmirx_aud_src          0        0        0   297000000          0     0  50000
             clk_hdmirx_aud_mux       0        0        0   297000000          0     0  50000
                clk_hdmirx_aud        0        0        0   297000000          0     0  50000
             clk_hdmirx_aud_frac       0        0        0    11288750          0     0  50000
          clk_aux16m_1                0        0        0     8027028          0     0  50000
          clk_aux16m_0                1        2        0    15840000          0     0  50000
          aclk_vo0_root               0        3        0   396000000          0     0  50000
             aclk_hdcp0_pre           0        1        0   396000000          0     0  50000
                aclk_hdcp0            0        1        0   396000000          0     0  50000
             aclk_trng0               0        0        0   396000000          0     0  50000
             clk_dp1                  0        0        0   396000000          0     0  50000
             clk_dp0                  0        1        0   396000000          0     0  50000
          dclk_vicap                  0        1        0   594000000          0     0  50000
          clk_iep2p0_core             0        1        0   396000000          0     0  50000
          cclk_src_sdio               0        0        0   297000000          0     0  50000
             sdio_sample              0        0        0   148500000          0     0  50000
             sdio_drv                 0        0        0   148500000          0   180  50000
          clk_rkvdec1_core            0        1        0   594000000          0     0  50000
          clk_rkvdec1_ca              0        1        0   594000000          0     0  50000
          clk_rkvdec0_core            0        1        0   594000000          0     0  50000
          clk_rkvdec0_ca              0        1        0   594000000          0     0  50000
          aclk_php_root               4        6        0   396000000          0     0  50000
             aclk_pcie_1l2_slv        1        1        0   396000000          0     0  50000
             aclk_pcie_1l1_slv        0        0        0   396000000          0     0  50000
             aclk_pcie_1l0_slv        0        0        0   396000000          0     0  50000
             aclk_pcie_2l_slv         0        0        0   396000000          0     0  50000
             aclk_pcie_4l_slv         0        0        0   396000000          0     0  50000
             aclk_pcie_1l2_dbi        1        1        0   396000000          0     0  50000
             aclk_pcie_1l1_dbi        0        0        0   396000000          0     0  50000
             aclk_pcie_1l0_dbi        0        0        0   396000000          0     0  50000
             aclk_pcie_2l_dbi         0        0        0   396000000          0     0  50000
             aclk_pcie_4l_dbi         0        0        0   396000000          0     0  50000
             aclk_mmu_php             2        2        0   396000000          0     0  50000
                aclk_usb3otg2         1        1        0   396000000          0     0  50000
                aclk_sata2            0        0        0   396000000          0     0  50000
                aclk_sata1            0        0        0   396000000          0     0  50000
                aclk_sata0            0        0        0   396000000          0     0  50000
                aclk_gmac1            1        2        0   396000000          0     0  50000
                aclk_gmac0            0        0        0   396000000          0     0  50000
          clk_uart9_src               0        0        0   594000000          0     0  50000
             clk_uart9_frac           0        0        0    12000000          0     0  50000
          clk_uart8_src               0        0        0   594000000          0     0  50000
             clk_uart8_frac           0        0        0    12000000          0     0  50000
          clk_uart7_src               0        0        0   594000000          0     0  50000
             clk_uart7_frac           0        0        0    12000000          0     0  50000
          clk_uart6_src               0        0        0   594000000          0     0  50000
             clk_uart6_frac           0        0        0    12000000          0     0  50000
          clk_uart5_src               0        0        0   594000000          0     0  50000
             clk_uart5_frac           0        0        0    12000000          0     0  50000
          clk_uart4_src               0        0        0   594000000          0     0  50000
             clk_uart4_frac           0        0        0    12000000          0     0  50000
          clk_uart3_src               0        0        0   594000000          0     0  50000
             clk_uart3_frac           0        0        0    12000000          0     0  50000
          clk_uart2_src               0        0        0   594000000          0     0  50000
             clk_uart2_frac           0        0        0    12000000          0     0  50000
          clk_uart1_src               0        0        0   594000000          0     0  50000
             clk_uart1_frac           0        0        0    12000000          0     0  50000
          dclk_decom                  0        0        0   396000000          0     0  50000
          clk_can2                    0        0        0    99000000          0     0  50000
          clk_can1                    0        0        0    99000000          0     0  50000
          clk_can0                    0        0        0    99000000          0     0  50000
          aclk_av1_root               0        1        0   396000000          0     0  50000
             aclk_av1_pre             0        1        0   396000000          0     0  50000
                aclk_av1              0        4        0   396000000          0     0  50000
          clk_spdif1_src              0        0        0   594000000          0     0  50000
             clk_spdif1_frac          0        0        0    22577500          0     0  50000
          clk_spdif0_src              0        0        0   594000000          0     0  50000
             clk_spdif0_frac          0        0        0    22577500          0     0  50000
          clk_i2s3_2ch_src            0        0        0   594000000          0     0  50000
             clk_i2s3_2ch_frac        0        0        0    22577500          0     0  50000
          clk_i2s2_2ch_src            0        0        0   594000000          0     0  50000
             clk_i2s2_2ch_frac        0        0        0    22577500          0     0  50000
          pclk_dsu_root               3        3        0   198000000          0     0  50000
             pclk_m_daplite           0        0        0   198000000          0     0  50000
             pclk_dsu                 1        1        0   198000000          0     0  50000
             pclk_dbg                 1        1        0   198000000          0     0  50000
          sclk_dsu                    7        7        0  1188000000          0     0  50000
             periph_dsu               3        3        0   297000000          0     0  50000
                tsclk_dsu             1        1        0    99000000          0     0  50000
                cntclk_dsu            1        1        0    99000000          0     0  50000
             aclks_dsu                1        1        0   396000000          0     0  50000
             aclkm_dsu                1        1        0   594000000          0     0  50000
             aclkmp_dsu               1        1        0   396000000          0     0  50000
             gicclk_dsu               1        1        0   297000000          0     0  50000
             atclk_dsu                1        1        0   297000000          0     0  50000
          aclk_low_top_root           1        1        0   396000000          0     0  50000
          clk_1200m_src               1        1        0  1188000000          0     0  50000
          clk_600m_src                1        1        0   594000000          0     0  50000
          clk_450m_src                0        0        0   475200000          0     0  50000
          clk_400m_src                7       10        0   396000000          0     0  50000
             clk_pmu1_400m_src        2        2        0   396000000          0     0  50000
                clk_pmu1_200m_src       2        3        0   198000000          0     0  50000
                   hclk_pmu_cm0_root       2        2        0   198000000          0     0  50000
                      fclk_pmu_cm0_core       1        1        0   198000000          0     0  50000
                   clk_i2c0           0        1        0   198000000          0     0  50000
                   hclk_pmu1_root       2        2        0   198000000          0     0  50000
                      hclk_vad        0        0        0   198000000          0     0  50000
                      hclk_pdm0       0        0        0   198000000          0     0  50000
                      hclk_i2s1_8ch       1        1        0   198000000          0     0  50000
                clk_pmu1_100m_src       1        1        0    99000000          0     0  50000
                   pclk_pmu1_root       2        2        0    99000000          0     0  50000
                      pclk_pmu0_root       5        7        0    99000000          0     0  50000
                         pclk_pmu1wdt       0        0        0    99000000          0     0  50000
                         pclk_uart0       0        0        0    99000000          0     0  50000
                         pclk_pmu1timer       0        0        0    99000000          0     0  50000
                         pclk_pmu1pwm       0        1        0    99000000          0     0  50000
                         pclk_pmu1_ioc       0        0        0    99000000          0     0  50000
                         pclk_pmu1       1        1        0    99000000          0     0  50000
                         pclk_i2c0       0        1        0    99000000          0     0  50000
                         pclk_gpio0       1        1        0    99000000          0     0  50000
                         pclk_pmu0ioc       1        1        0    99000000          0     0  50000
                         pclk_pmu0       1        1        0    99000000          0     0  50000
                clk_pmu1_50m_src       0        0        0    49500000          0     0  50000
             aclk_vop_low_root        1        1        0   396000000          0     0  50000
             iclk_csihost01           0        2        0   396000000          0     0  50000
                iclk_csihost1         0        1        0   396000000          0     0  50000
                iclk_csihost0         0        1        0   396000000          0     0  50000
             aclk_vdpu_low_root       0        2        0   396000000          0     0  50000
                aclk_vdpu_low_pre       0        6        0   396000000          0     0  50000
                   aclk_vpu           0        4        0   396000000          0     0  50000
                   aclk_iep2p0        0        4        0   396000000          0     0  50000
                   aclk_jpeg_encoder0       0        4        0   396000000          0     0  50000
                   aclk_jpeg_encoder1       0        4        0   396000000          0     0  50000
                   aclk_jpeg_encoder2       0        4        0   396000000          0     0  50000
                   aclk_jpeg_encoder3       0        4        0   396000000          0     0  50000
             hclk_npu_cm0_root        0        1        0   396000000          0     0  50000
                fclk_npu_cm0_core       0        0        0   396000000          0     0  50000
             aclk_center_s400_root       1        1        0   396000000          0     0  50000
             hclk_center_root         2        2        0   396000000          0     0  50000
                fclk_ddr_cm0_core       1        1        0   396000000          0     0  50000
             aclk_top_s400_root       1        1        0   396000000          0     0  50000
             aclk_top_m400_root       1        1        0   396000000          0     0  50000
          clk_200m_src               12       26        0   198000000          0     0  50000
             clk_edp1_200m            0        0        0   198000000          0     0  50000
             clk_edp0_200m            0        0        0   198000000          0     0  50000
             hclk_vo1usb_top_root       3        4        0   198000000          0     0  50000
             hclk_vop_root            1        4        0   198000000          0     0  50000
                hclk_vop              0        2        0   198000000          0     0  50000
             hclk_vo1_s_root          0        1        0   198000000          0     0  50000
                hclk_hdcp_key1        0        0        0   198000000          0     0  50000
             hclk_vo1_root            1        1        0   198000000          0     0  50000
                hclk_vo1              3        5        0   198000000          0     0  50000
                   hclk_spdifrx0       0        0        0   198000000          0     0  50000
                   hclk_spdifrx1       0        0        0   198000000          0     0  50000
                   hclk_spdifrx2       0        0        0   198000000          0     0  50000
                   hclk_spdif4        0        0        0   198000000          0     0  50000
                   hclk_spdif3        0        0        0   198000000          0     0  50000
                   hclk_i2s6_8ch       0        0        0   198000000          0     0  50000
                   hclk_i2s5_8ch       1        2        0   198000000          0     0  50000
                   hclk_i2s9_8ch       0        0        0   198000000          0     0  50000
                   hclk_i2s7_8ch       0        0        0   198000000          0     0  50000
                   hclk_i2s10_8ch       0        0        0   198000000          0     0  50000
                   hclk_hdcp1         0        1        0   198000000          0     0  50000
             hclk_vo0_s_root          0        1        0   198000000          0     0  50000
                hclk_hdcp_key0        0        0        0   198000000          0     0  50000
             hclk_vo0_root            1        1        0   198000000          0     0  50000
                hclk_vo0              2        5        0   198000000          0     0  50000
                   hclk_spdif5_dp1       0        0        0   198000000          0     0  50000
                   hclk_spdif2_dp0       0        2        0   198000000          0     0  50000
                   hclk_i2s8_8ch       0        0        0   198000000          0     0  50000
                   hclk_i2s4_8ch       0        0        0   198000000          0     0  50000
                   hclk_hdcp0         0        1        0   198000000          0     0  50000
             hclk_vi_root             1        7        0   198000000          0     0  50000
                hclk_vicap            0        4        0   198000000          0     0  50000
                hclk_isp0             0        4        0   198000000          0     0  50000
                hclk_fisheye1         0        1        0   198000000          0     0  50000
                hclk_fisheye0         0        1        0   198000000          0     0  50000
             hclk_rkvenc0_root        1        1        0   198000000          0     0  50000
                hclk_rkvenc0          1        6        0   198000000          0     0  50000
             hclk_rkvenc1_root        0        1        0   198000000          0     0  50000
                hclk_rkvenc1_pre       0        1        0   198000000          0     0  50000
                   hclk_rkvenc1       0        4        0   198000000          0     0  50000
             hclk_vdpu_root           3       16        0   198000000          0     0  50000
                hclk_vpu              0        4        0   198000000          0     0  50000
                hclk_rga3_0           0        4        0   198000000          0     0  50000
                hclk_rga2             0        2        0   198000000          0     0  50000
                hclk_jpeg_decoder       0        4        0   198000000          0     0  50000
                hclk_jpeg_encoder3       0        4        0   198000000          0     0  50000
                hclk_jpeg_encoder2       0        4        0   198000000          0     0  50000
                hclk_jpeg_encoder1       0        4        0   198000000          0     0  50000
                hclk_jpeg_encoder0       0        4        0   198000000          0     0  50000
                hclk_iep2p0           0        4        0   198000000          0     0  50000
             hclk_sdio_root           0        1        0   198000000          0     0  50000
                hclk_sdio_pre         0        1        0   198000000          0     0  50000
                   hclk_sdio          0        1        0   198000000          0     0  50000
             hclk_rkvdec1_root        0        1        0   198000000          0     0  50000
                hclk_rkvdec1_pre       0        1        0   198000000          0     0  50000
                   hclk_rkvdec1       0        4        0   198000000          0     0  50000
             hclk_rkvdec0_root        0        1        0   198000000          0     0  50000
                hclk_rkvdec0_pre       0        1        0   198000000          0     0  50000
                   hclk_rkvdec0       0        4        0   198000000          0     0  50000
             hclk_rga3_root           0        1        0   198000000          0     0  50000
                hclk_rga3_1           0        4        0   198000000          0     0  50000
             hclk_nvm_root            1        2        0   198000000          0     0  50000
                hclk_nvm              2        2        0   198000000          0     0  50000
                   hclk_sfc           0        0        0   198000000          0     0  50000
                   hclk_sfc_xip       0        0        0   198000000          0     0  50000
                   hclk_emmc          1        1        0   198000000          0     0  50000
             hclk_npu_root            0        6        0   198000000          0     0  50000
                hclk_npu0             0        4        0   198000000          0     0  50000
                hclk_npu2             0        4        0   198000000          0     0  50000
                hclk_npu1             0        4        0   198000000          0     0  50000
             hclk_isp1_root           0        1        0   198000000          0     0  50000
                hclk_isp1_pre         0        1        0   198000000          0     0  50000
                   hclk_isp1          0        4        0   198000000          0     0  50000
             aclk_center_s200_root       1        1        0   198000000          0     0  50000
             clk_spi4                 0        0        0   198000000          0     0  50000
             clk_spi3                 0        0        0   198000000          0     0  50000
             clk_spi2                 0        0        0   198000000          0     0  50000
             clk_spi1                 0        0        0   198000000          0     0  50000
             clk_spi0                 0        0        0   198000000          0     0  50000
             clk_i2c8                 0        0        0   198000000          0     0  50000
             clk_i2c7                 0        1        0   198000000          0     0  50000
             clk_i2c6                 0        1        0   198000000          0     0  50000
             clk_i2c5                 0        0        0   198000000          0     0  50000
             clk_i2c4                 0        0        0   198000000          0     0  50000
             clk_i2c3                 0        1        0   198000000          0     0  50000
             clk_i2c2                 0        1        0   198000000          0     0  50000
             clk_i2c1                 0        0        0   198000000          0     0  50000
             pclk_av1_root            0        1        0   198000000          0     0  50000
                pclk_av1_pre          0        1        0   198000000          0     0  50000
                   pclk_av1           0        4        0   198000000          0     0  50000
             hclk_audio_root          1        2        0   198000000          0     0  50000
                hclk_spdif1           0        0        0   198000000          0     0  50000
                hclk_spdif0           0        0        0   198000000          0     0  50000
                hclk_pdm1             0        0        0   198000000          0     0  50000
                hclk_i2s0_8ch         1        2        0   198000000          0     0  50000
                hclk_i2s3_2ch         0        0        0   198000000          0     0  50000
                hclk_i2s2_2ch         0        0        0   198000000          0     0  50000
             aclk_top_s200_root       1        1        0   198000000          0     0  50000
    pll_cpll                          1        1        0  1500000000          0     0  50000
       cpll                          20       29        0  1500000000          0     0  50000
          aclk_vop_root               0        1        0   750000000          0     0  50000
             aclk_vop_doby            0        0        0   750000000          0     0  50000
             aclk_vop                 0        3        0   750000000          0     0  50000
             aclk_vop_div2_src        0        0        0   375000000          0     0  50000
          aclk_bus_root               2        5        0   375000000          0     0  50000
             aclk_spinlock            0        0        0   375000000          0     0  50000
             aclk_gic                 1        1        0   375000000          0     0  50000
             aclk_dmac2               0        1        0   375000000          0     0  50000
             aclk_dmac1               0        1        0   375000000          0     0  50000
             aclk_dmac0               0        1        0   375000000          0     0  50000
             aclk_decom               0        0        0   375000000          0     0  50000
          clk_uart0_src               0        0        0   750000000          0     0  50000
             clk_uart0_frac           0        0        0    15151515          0     0  50000
          clk_i2s1_8ch_rx_src         0        0        0   750000000          0     0  50000
             clk_i2s1_8ch_rx_frac       0        0        0    11289600          0     0  50000
                clk_i2s1_8ch_rx       0        0        0    11289600          0     0  50000
                   mclk_i2s1_8ch_rx       0        0        0    11289600          0     0  50000
          clk_i2s1_8ch_tx_src         1        1        0   750000000          0     0  50000
             clk_i2s1_8ch_tx_frac       1        1        0    11289600          0     0  50000
                clk_i2s1_8ch_tx       1        1        0    11289600          0     0  50000
                   mclk_i2s1_8ch_tx       1        1        0    11289600          0     0  50000
                      i2s1_8ch_mclkout       1        1        0    11289600          0     0  50000
                         i2s1_mclkout_to_io       1        1        0    11289600          0     0  50000
          mclk_spdifrx2               0        0        0   500000000          0     0  50000
          mclk_spdifrx1               0        0        0   500000000          0     0  50000
          mclk_spdifrx0               0        0        0   500000000          0     0  50000
          clk_hdmitx1_earc            0        0        0   100000000          0     0  50000
          clk_hdmitx0_earc            1        2        0   100000000          0     0  50000
          aclk_vo1usb_top_root        3        3        0   500000000          0     0  50000
          aclk_hdmirx_root            0        1        0   500000000          0     0  50000
             aclk_hdmirx              0        0        0   500000000          0     0  50000
          clk_hdmitrx_refsrc          1        1        0   428571429          0     0  50000
             aclk_hdcp1_root          1        2        0   428571429          0     0  50000
                aclk_hdcp1_pre        0        1        0   428571429          0     0  50000
                   aclk_hdcp1         0        1        0   428571429          0     0  50000
                aclk_trng1            0        0        0   428571429          0     0  50000
                clk_hdmitx1_ref       0        0        0   428571429          0     0  50000
                clk_hdmitx0_ref       1        2        0   428571429          0     0  50000
                clk_hdmirx_ref        0        0        0   428571429          0     0  50000
          aclk_vi_root                1        5        0   750000000          0     0  50000
             aclk_vicap               0        4        0   750000000          0     0  50000
             aclk_isp0                0        4        0   750000000          0     0  50000
             aclk_fisheye1            0        1        0   750000000          0     0  50000
             aclk_fisheye0            0        1        0   750000000          0     0  50000
          clk_rga3_0_core             0        1        0   750000000          0     0  50000
          clk_rga2_core               0        1        0   750000000          0     0  50000
          aclk_vdpu_root              5       10        0   750000000          0     0  50000
             aclk_rga3_0              0        4        0   750000000          0     0  50000
             aclk_rga2                0        2        0   750000000          0     0  50000
          aclk_usb_root               1        2        0   300000000          0     0  50000
             aclk_usb                 1        1        0   300000000          0     0  50000
                aclk_usb3otg1         0        0        0   300000000          0     0  50000
                aclk_usb3otg0         1        1        0   300000000          0     0  50000
          aclk_rga3_root              0        1        0   750000000          0     0  50000
             aclk_rga3_1              0        4        0   750000000          0     0  50000
          clk_rga3_1_core             0        1        0   750000000          0     0  50000
          clk_rxoob2                  0        0        0    50000000          0     0  50000
          clk_rxoob1                  0        0        0    50000000          0     0  50000
          clk_rxoob0                  0        0        0    50000000          0     0  50000
          aclk_pcie_root              3        5        0   500000000          0     0  50000
             aclk_pcie_bridge         1        1        0   500000000          0     0  50000
                aclk_mmu_pcie         1        1        0   500000000          0     0  50000
                   aclk_pcie_1l2_mstr       1        1        0   500000000          0     0  50000
                   aclk_pcie_1l1_mstr       0        0        0   500000000          0     0  50000
                   aclk_pcie_1l0_mstr       0        0        0   500000000          0     0  50000
                   aclk_pcie_2l_mstr       0        0        0   500000000          0     0  50000
                   aclk_pcie_4l_mstr       0        0        0   500000000          0     0  50000
             aclk_php_gic_its         1        1        0   500000000          0     0  50000
          clk_gmac_50m                0        1        0    50000000          0     0  50000
          clk_gmac_125m               1        2        0   125000000          0     0  50000
          clk_gmac1_ptp_ref           1        2        0   100000000          0     0  50000
          clk_gmac0_ptp_ref           0        0        0   100000000          0     0  50000
          aclk_nvm_root               2        2        0   300000000          0     0  50000
             aclk_emmc                1        1        0   300000000          0     0  50000
          clk_npu_dsu0                0        6        0   250000000          0     0  50000
             aclk_npu0                0        4        0   250000000          0     0  50000
             clk_core_npu_pvtm        0        0        0   250000000          0     0  50000
             aclk_npu2                0        4        0   250000000          0     0  50000
             aclk_npu1                0        4        0   250000000          0     0  50000
          aclk_isp1_root              0        1        0   750000000          0     0  50000
             aclk_isp1_pre            0        1        0   750000000          0     0  50000
                aclk_isp1             0        4        0   750000000          0     0  50000
          mclk_pdm1                   0        0        0   300000000          0     0  50000
          refclko25m_eth1_out         0        0        0    25000000          0     0  50000
          refclko25m_eth0_out         0        0        0    25000000          0     0  50000
          mclk_gmac0_out              0        0        0    50000000          0     0  50000
          aclk_top_root               1        1        0   750000000          0     0  50000
          clk_1000m_src               1        3        0  1000000000          0     0  50000
             clk_rkvdec1_hevc_ca       0        1        0  1000000000          0     0  50000
             clk_rkvdec0_hevc_ca       0        1        0  1000000000          0     0  50000
          clk_500m_src                3        3        0   500000000          0     0  50000
             aclk_center_low_root       2        2        0   500000000          0     0  50000
                aclk_ddr_sharemem       1        1        0   500000000          0     0  50000
             aclk_top_m500_root       1        1        0   500000000          0     0  50000
          clk_300m_src                2        2        0   300000000          0     0  50000
             clk_pmu1_300m_src        0        0        0   300000000          0     0  50000
                mclk_pdm0             0        0        0   300000000          0     0  50000
             aclk_top_m300_root       1        1        0   300000000          0     0  50000
          clk_250m_src                1        1        0   250000000          0     0  50000
          clk_150m_src                5        5        0   150000000          0     0  50000
             pclk_vo1_root            1        3        0   150000000          0     0  50000
                pclk_vo1_grf          0        1        0   150000000          0     0  50000
                pclk_vo1grf           0        0        0   150000000          0     0  50000
                pclk_trng1            0        0        0   150000000          0     0  50000
                pclk_hdmitx1          0        0        0   150000000          0     0  50000
                pclk_hdmitx0          1        2        0   150000000          0     0  50000
                pclk_hdmirx           0        0        0   150000000          0     0  50000
                pclk_hdcp1            0        0        0   150000000          0     0  50000
                pclk_edp1             0        0        0   150000000          0     0  50000
                pclk_edp0             0        0        0   150000000          0     0  50000
             hclk_usb_root            1        2        0   150000000          0     0  50000
                hclk_usb              4        4        0   150000000          0     0  50000
                   hclk_host0         2        5        0   150000000          0     0  50000
                   hclk_host_arb0       2        5        0   150000000          0     0  50000
                   hclk_host1         2        5        0   150000000          0     0  50000
                   hclk_host_arb1       2        5        0   150000000          0     0  50000
             clk_utmi_otg2            1        1        0    30000000          0     0  50000
             pclk_php_root            5        8        0   150000000          0     0  50000
                pclk_gmac1            2        3        0   150000000          0     0  50000
                pclk_gmac0            0        0        0   150000000          0     0  50000
                pclk_pcie_1l2         1        1        0   150000000          0     0  50000
                pclk_pcie_1l1         0        0        0   150000000          0     0  50000
                pclk_pcie_1l0         0        0        0   150000000          0     0  50000
                pclk_pcie_2l          0        0        0   150000000          0     0  50000
                pclk_pcie_4l          0        0        0   150000000          0     0  50000
          clk_100m_src                6       12        0   100000000          0     0  50000
             pclk_vop_root            0        2        0   100000000          0     0  50000
                pclk_dsihost1         0        0        0   100000000          0     0  50000
                pclk_dsihost0         0        0        0   100000000          0     0  50000
             pclk_vo1_s_root          0        1        0   100000000          0     0  50000
                pclk_s_hdmirx         0        0        0   100000000          0     0  50000
                pclk_s_edp1           0        0        0   100000000          0     0  50000
                pclk_s_edp0           0        0        0   100000000          0     0  50000
             pclk_vo0_s_root          0        1        0   100000000          0     0  50000
                pclk_s_dp1            0        0        0   100000000          0     0  50000
                pclk_s_dp0            0        0        0   100000000          0     0  50000
             pclk_vo0_root            1        3        0   100000000          0     0  50000
                pclk_vo0_grf          0        1        0   100000000          0     0  50000
                pclk_vo0grf           0        0        0   100000000          0     0  50000
                pclk_trng0            0        0        0   100000000          0     0  50000
                pclk_hdcp0            0        0        0   100000000          0     0  50000
                pclk_dp1              0        0        0   100000000          0     0  50000
                pclk_dp0              1        2        0   100000000          0     0  50000
             pclk_vi_root             0        3        0   100000000          0     0  50000
                pclk_csi_host_5       0        0        0   100000000          0     0  50000
                pclk_csi_host_4       0        0        0   100000000          0     0  50000
                pclk_csi_host_3       0        0        0   100000000          0     0  50000
                pclk_csi_host_2       0        0        0   100000000          0     0  50000
                pclk_csi_host_1       0        0        0   100000000          0     0  50000
                pclk_csi_host_0       0        0        0   100000000          0     0  50000
             pclk_npu_root            0        6        0   100000000          0     0  50000
                pclk_npu_wdt          0        0        0   100000000          0     0  50000
                pclk_npu_timer        0        0        0   100000000          0     0  50000
                pclk_npu_grf          0        0        0   100000000          0     0  50000
                pclk_npu_pvtm         0        0        0   100000000          0     0  50000
             pclk_center_root         3        3        0   100000000          0     0  50000
                pclk_sharemem         1        1        0   100000000          0     0  50000
                pclk_dma2ddr          1        1        0   100000000          0     0  50000
                pclk_timer            0        0        0   100000000          0     0  50000
                pclk_wdt              0        0        0   100000000          0     0  50000
             pclk_audio_root          0        1        0   100000000          0     0  50000
                pclk_acdcdig          0        0        0   100000000          0     0  50000
             pclk_dsu_ns_root         1        1        0   100000000          0     0  50000
                pclk_s_daplite        0        0        0   100000000          0     0  50000
                pclk_litcore_pvtm       0        0        0   100000000          0     0  50000
             pclk_dsu_s_root          1        1        0   100000000          0     0  50000
             pclk_top_root           18       24        0   100000000          0     0  50000
                pclk_usbdpphy1        0        0        0   100000000          0     0  50000
                pclk_usbdpphy0        1        1        0   100000000          0     0  50000
                pclk_hdptx1           0        0        0   100000000          0     0  50000
                pclk_hdptx0           0        1        0   100000000          0     0  50000
                pclk_pcie_combo_pipe_phy       0        0        0   100000000          0     0  50000
                pclk_pcie_combo_pipe_phy2       1        1        0   100000000          0     0  50000
                pclk_pcie_combo_pipe_phy1       0        0        0   100000000          0     0  50000
                pclk_pcie_combo_pipe_phy0       1        1        0   100000000          0     0  50000
                pclk_uart9            1        1        0   100000000          0     0  50000
                pclk_uart8            0        0        0   100000000          0     0  50000
                pclk_uart7            0        0        0   100000000          0     0  50000
                pclk_uart6            0        0        0   100000000          0     0  50000
                pclk_uart5            0        0        0   100000000          0     0  50000
                pclk_uart4            0        0        0   100000000          0     0  50000
                pclk_uart3            0        0        0   100000000          0     0  50000
                pclk_uart2            1        1        0   100000000          0     0  50000
                pclk_uart1            0        0        0   100000000          0     0  50000
                pclk_tsadc            1        1        0   100000000          0     0  50000
                pclk_spi4             0        0        0   100000000          0     0  50000
                pclk_spi3             0        0        0   100000000          0     0  50000
                pclk_spi2             0        0        0   100000000          0     0  50000
                pclk_spi1             0        0        0   100000000          0     0  50000
                pclk_spi0             0        0        0   100000000          0     0  50000
                pclk_saradc           1        1        0   100000000          0     0  50000
                pclk_otpc_ns          0        0        0   100000000          0     0  50000
                pclk_i2c8             0        0        0   100000000          0     0  50000
                pclk_i2c7             0        1        0   100000000          0     0  50000
                pclk_i2c6             0        1        0   100000000          0     0  50000
                pclk_i2c5             0        0        0   100000000          0     0  50000
                pclk_i2c4             0        0        0   100000000          0     0  50000
                pclk_i2c3             0        1        0   100000000          0     0  50000
                pclk_i2c2             0        1        0   100000000          0     0  50000
                pclk_i2c1             0        0        0   100000000          0     0  50000
                pclk_gpio4            1        1        0   100000000          0     0  50000
                pclk_gpio3            1        1        0   100000000          0     0  50000
                pclk_gpio2            1        1        0   100000000          0     0  50000
                pclk_gpio1            1        1        0   100000000          0     0  50000
                pclk_decom            0        0        0   100000000          0     0  50000
                pclk_can2             0        0        0   100000000          0     0  50000
                pclk_can1             0        0        0   100000000          0     0  50000
                pclk_can0             0        0        0   100000000          0     0  50000
                pclk_wdt0             1        1        0   100000000          0     0  50000
                pclk_bustimer1        0        0        0   100000000          0     0  50000
                pclk_bustimer0        1        1        0   100000000          0     0  50000
                pclk_pwm3             0        0        0   100000000          0     0  50000
                pclk_pwm2             0        0        0   100000000          0     0  50000
                pclk_pwm1             0        1        0   100000000          0     0  50000
                pclk_ddrcm0_intmux       1        1        0   100000000          0     0  50000
                pclk_pmucm0_intmux       1        1        0   100000000          0     0  50000
                pclk_pmu2             1        1        0   100000000          0     0  50000
                pclk_mailbox2         0        0        0   100000000          0     0  50000
                pclk_mailbox1         0        0        0   100000000          0     0  50000
                pclk_mailbox0         0        0        0   100000000          0     0  50000
                pclk_cru              1        1        0   100000000          0     0  50000
                pclk_csiphy1          0        0        0   100000000          0     0  50000
                pclk_csiphy0          0        0        0   100000000          0     0  50000
                pclk_mipi_dcphy1       0        0        0   100000000          0     0  50000
                pclk_mipi_dcphy0       0        0        0   100000000          0     0  50000
          clk_50m_src                 3        3        0    50000000          0     0  50000
             pclk_bigcore1_root       1        1        0    50000000          0     0  50000
                pclk_bigcore1_pvtm       0        0        0    50000000          0     0  50000
             pclk_bigcore0_root       1        1        0    50000000          0     0  50000
                pclk_bigcore0_pvtm       0        0        0    50000000          0     0  50000
    pll_aupll                         1        1        0   786431991          0     0  50000
       aupll                          1        6        0   786431991          0     0  50000
          clk_i2s0_8ch_rx_src         0        0        0   393215996          0     0  50000
             clk_i2s0_8ch_rx_frac       0        0        0    14945848          0     0  50000
          clk_i2s0_8ch_tx_src         0        0        0   393215996          0     0  50000
             clk_i2s0_8ch_tx_frac       0        0        0    14945848          0     0  50000
          clk_spdif5_dp1_src          0        0        0   393215996          0     0  50000
             clk_spdif5_dp1_frac       0        0        0    14945847          0     0  50000
          clk_spdif2_dp0_src          0        1        0   786431991          0     0  50000
             clk_spdif2_dp0_frac       0        1        0    22579199          0     0  50000
                clk_spdif2_dp0        0        2        0    22579199          0     0  50000
                   mclk_spdif2        0        1        0    22579199          0     0  50000
                   mclk_spdif2_dp0       0        1        0    22579199          0     0  50000
          clk_i2s8_8ch_tx_src         0        0        0    65536000          0     0  50000
             clk_i2s8_8ch_tx_frac       0        0        0     2490974          0     0  50000
          clk_i2s4_8ch_tx_src         0        0        0    65536000          0     0  50000
             clk_i2s4_8ch_tx_frac       0        0        0     2490974          0     0  50000
          clk_rkvenc1_core            0        1        0   786431991          0     0  50000
          clk_rkvenc0_core            0        1        0   786431991          0     0  50000
          aclk_rkvdec1_root           0        1        0   786431991          0     0  50000
             aclk_rkvdec1_pre         0        1        0   786431991          0     0  50000
                aclk_rkvdec1          0        4        0   786431991          0     0  50000
          aclk_rkvdec0_root           0        1        0   786431991          0     0  50000
             aclk_rkvdec0_pre         0        1        0   786431991          0     0  50000
                aclk_rkvdec0          0        4        0   786431991          0     0  50000
          clk_800m_src                1        1        0   786431991          0     0  50000
    pll_v0pll                         0        0        0  1188000000          0     0  50000
    v0pll                             0        1        0    24000000          0     0  50000
       dclk_vop2_src                  0        2        0    12000000          0     0  50000
          dclk_vop2                   0        2        0    12000000          0     0  50000
    pll_lpll                          0        0        0   816000000          0     0  50000
    lpll                              0        0        0    24000000          0     0  50000
       clk_650m_src                   0        0        0     8000000          0     0  50000
       armclk_l                       0        0        0    12000000          0     0  50000
          clk_core_litcore_pvtm       0        0        0    12000000          0     0  50000
    pll_b1pll                         0        0        0   816000000          0     0  50000
    b1pll                             0        0        0    24000000          0     0  50000
       armclk_b23                     0        0        0    12000000          0     0  50000
          clk_core_bigcore1_pvtm       0        0        0    12000000          0     0  50000
    pll_b0pll                         0        0        0   816000000          0     0  50000
    b0pll                             0        0        0    24000000          0     0  50000
       armclk_b01                     0        0        0     8000000          0     0  50000
          clk_core_bigcore0_pvtm       0        0        0     8000000          0     0  50000
 xin32k                               2        2        0       32768          0     0  50000
    clk_pmu_cm0_rtc                   1        1        0       32768          0     0  50000
    clk_npu_cm0_rtc                   0        0        0       32768          0     0  50000
    clk_ddr_cm0_rtc                   1        1        0       32768          0     0  50000
 spll                                 2        4        0   702000000          0     0  50000
    clk_dsihost1                      0        0        0   351000000          0     0  50000
    clk_dsihost0                      0        0        0   351000000          0     0  50000
    clk_isp0_core                     0        3        0   702000000          0     0  50000
       clk_isp0_core_vicap            0        1        0   702000000          0     0  50000
       clk_isp0_core_marvin           0        1        0   702000000          0     0  50000
    clk_fisheye1_core                 0        0        0   702000000          0     0  50000
    clk_fisheye0_core                 0        0        0   702000000          0     0  50000
    clk_isp1_core                     0        3        0   702000000          0     0  50000
       clk_isp1_core_vicap            0        1        0   702000000          0     0  50000
       clk_isp1_core_marvin           0        1        0   702000000          0     0  50000
    clk_700m_src                      2        2        0   702000000          0     0  50000
       aclk_center_root               2        2        0   702000000          0     0  50000
          aclk_dma2ddr                1        1        0   702000000          0     0  50000
    clk_350m_src                      1        1        0   351000000          0     0  50000
 clk_pipephy2_pipe_u3_g               1        1        0           0          0     0  50000
 clk_pipephy2_pipe_asic_g             0        0        0           0          0     0  50000
 clk_pipephy1_pipe_asic_g             0        0        0           0          0     0  50000
 clk_pipephy0_pipe_asic_g             0        0        0           0          0     0  50000
 clk_pipephy2_pipe_g                  0        0        0           0          0     0  50000
    clk_pcie1l1_pipe                  0        0        0           0          0     0  50000
 clk_pipephy1_pipe_g                  0        0        0           0          0     0  50000
    clk_pcie1l0_pipe                  0        0        0           0          0     0  50000
 clk_pipephy0_pipe_g                  1        1        0           0          0     0  50000
    clk_pcie1l2_pipe                  1        1        0           0          0     0  50000
 clk_pcie2l_pipe                      0        0        0           0          0     0  50000
 clk_pcie4l_pipe                      0        0        0           0          0     0  50000
