<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/AggressiveAntiDepBreaker.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AggressiveAntiDepBreaker.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AggressiveAntiDepBreaker_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- llvm/CodeGen/AggressiveAntiDepBreaker.h - Anti-Dep Support -*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the AggressiveAntiDepBreaker class, which</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// implements register anti-dependence breaking during post-RA</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// scheduling. It attempts to break all anti-dependencies within a</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// block.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_CODEGEN_AGGRESSIVEANTIDEPBREAKER_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define LLVM_LIB_CODEGEN_AGGRESSIVEANTIDEPBREAKER_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AntiDepBreaker_8h.html">AntiDepBreaker.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>MachineBasicBlock;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>MachineInstr;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>MachineOperand;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>RegisterClassInfo;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>TargetInstrInfo;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  /// Contains all the state necessary for anti-dep breaking.</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html">   40</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="Compiler_8h.html#a662e21bcce5c9c71b6cc511fa04f900f">LLVM_LIBRARY_VISIBILITY</a> <a class="code" href="classllvm_1_1AggressiveAntiDepState.html">AggressiveAntiDepState</a> {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">    /// Information about a register reference within a liverange</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html">   43</a></span>&#160;<span class="comment"></span>    <span class="keyword">struct </span><a class="code" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html">RegisterReference</a> {<span class="comment"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">      /// The registers operand</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html#a2f450d22a15c5db984a78bcdc5dd9e12">   45</a></span>&#160;<span class="comment"></span>      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html#a2f450d22a15c5db984a78bcdc5dd9e12">Operand</a>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">      /// The register class</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html#a8ea662ab3a6371e10eeabb295a3ae8d0">   48</a></span>&#160;<span class="comment"></span>      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html#a8ea662ab3a6371e10eeabb295a3ae8d0">RC</a>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    };</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">    /// Number of non-virtual target registers (i.e. TRI-&gt;getNumRegs()).</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumTargetRegs;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">    /// Implements a disjoint-union data structure to</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    /// form register groups. A node is represented by an index into</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">    /// the vector. A node can &quot;point to&quot; itself to indicate that it</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    /// is the parent of a group, or point to another node to indicate</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    /// that it is a member of the same group as that node.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span>    std::vector&lt;unsigned&gt; GroupNodes;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    /// For each register, the index of the GroupNode</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    /// currently representing the group that the register belongs to.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    /// Register 0 is always represented by the 0 group, a group</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">    /// composed of registers that are not eligible for anti-aliasing.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span>    std::vector&lt;unsigned&gt; GroupNodeIndices;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">    /// Map registers to all their references within a live range.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>    std::multimap&lt;unsigned, RegisterReference&gt; RegRefs;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">    /// The index of the most recent kill (proceeding bottom-up),</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">    /// or ~0u if the register is not live.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span>    std::vector&lt;unsigned&gt; KillIndices;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">    /// The index of the most recent complete def (proceeding bottom</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">    /// up), or ~0u if the register is live.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span>    std::vector&lt;unsigned&gt; DefIndices;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="classllvm_1_1AggressiveAntiDepState.html">AggressiveAntiDepState</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> TargetRegs, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">    /// Return the kill indices.</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#a62a6fadc0b90973243d00263873a798d">   83</a></span>&#160;<span class="comment"></span>    std::vector&lt;unsigned&gt; &amp;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a62a6fadc0b90973243d00263873a798d">GetKillIndices</a>() { <span class="keywordflow">return</span> KillIndices; }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    /// Return the define indices.</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#aa1dbdd579654a47281e5cef7d158b93d">   86</a></span>&#160;<span class="comment"></span>    std::vector&lt;unsigned&gt; &amp;<a class="code" href="classllvm_1_1AggressiveAntiDepState.html#aa1dbdd579654a47281e5cef7d158b93d">GetDefIndices</a>() { <span class="keywordflow">return</span> DefIndices; }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">    /// Return the RegRefs map.</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepState.html#a521428e906e6708f9052a2254b021f05">   89</a></span>&#160;<span class="comment"></span>    std::multimap&lt;unsigned, RegisterReference&gt;&amp; <a class="code" href="classllvm_1_1AggressiveAntiDepState.html#a521428e906e6708f9052a2254b021f05">GetRegRefs</a>() { <span class="keywordflow">return</span> RegRefs; }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">// Get the group for a register. The returned value is</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">// the index of the GroupNode representing the group.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordtype">unsigned</span> GetGroup(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">// Return a vector of the registers belonging to a group.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">// If RegRefs is non-NULL then only included referenced registers.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordtype">void</span> GetGroupRegs(</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;       <span class="keywordtype">unsigned</span> Group,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;       std::vector&lt;unsigned&gt; &amp;Regs,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;       std::multimap&lt;<span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;         <a class="code" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html">AggressiveAntiDepState::RegisterReference</a>&gt; *RegRefs);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// Union Reg1&#39;s and Reg2&#39;s groups to form a new group.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">// Return the index of the GroupNode representing the group.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordtype">unsigned</span> UnionGroups(<span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">// Remove a register from its current group and place</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">// it alone in its own group. Return the index of the GroupNode</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">// representing the registers new group.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordtype">unsigned</span> LeaveGroup(<span class="keywordtype">unsigned</span> Reg);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">    /// Return true if Reg is live.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> IsLive(<span class="keywordtype">unsigned</span> Reg);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  };</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classllvm_1_1AggressiveAntiDepBreaker.html">  116</a></span>&#160;  <span class="keyword">class </span><a class="code" href="Compiler_8h.html#a662e21bcce5c9c71b6cc511fa04f900f">LLVM_LIBRARY_VISIBILITY</a> <a class="code" href="classllvm_1_1AggressiveAntiDepBreaker.html">AggressiveAntiDepBreaker</a></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AntiDepBreaker.html">AntiDepBreaker</a> {</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;RegClassInfo;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">    /// The set of registers that should only be</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">    /// renamed if they are on the critical path.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> CriticalPathSet;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">    /// The state used to identify and rename anti-dependence registers.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1AggressiveAntiDepState.html">AggressiveAntiDepState</a> *State = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="classllvm_1_1AggressiveAntiDepBreaker.html">AggressiveAntiDepBreaker</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MFi,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;RCI,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">TargetSubtargetInfo::RegClassVector</a>&amp; CriticalPathRCs);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    ~<a class="code" href="classllvm_1_1AggressiveAntiDepBreaker.html">AggressiveAntiDepBreaker</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">    /// Initialize anti-dep breaking for a new basic block.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> StartBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">override</span>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">    /// Identifiy anti-dependencies along the critical path</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">    /// of the ScheduleDAG and break them by renaming registers.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> BreakAntiDependencies(<span class="keyword">const</span> std::vector&lt;SUnit&gt; &amp;SUnits,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                   <span class="keywordtype">unsigned</span> InsertPosIndex,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                   <a class="code" href="classllvm_1_1AntiDepBreaker.html#ac7d31ffb864a2f69dccfb924472f9cb6">DbgValueVector</a> &amp;DbgValues) <span class="keyword">override</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">    /// Update liveness information to account for the current</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">    /// instruction, which will not be scheduled.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> Observe(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Count,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                 <span class="keywordtype">unsigned</span> InsertPosIndex) <span class="keyword">override</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">    /// Finish anti-dep breaking for a basic block.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> FinishBlock() <span class="keyword">override</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">    /// Keep track of a position in the allocation order for each regclass.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"></span>    <span class="keyword">using</span> RenameOrderType = std::map&lt;const TargetRegisterClass *, unsigned&gt;;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">    /// Return true if MO represents a register</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">    /// that is both implicitly used and defined in MI</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> IsImplicitDefUse(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">    /// If MI implicitly def/uses a register, then</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">    /// return that register and all subregisters.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> GetPassthruRegs(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, std::set&lt;unsigned&gt; &amp;PassthruRegs);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordtype">void</span> HandleLastUse(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> KillIdx, <span class="keyword">const</span> <span class="keywordtype">char</span> *tag,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                       <span class="keyword">const</span> <span class="keywordtype">char</span> *header = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                       <span class="keyword">const</span> <span class="keywordtype">char</span> *footer = <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordtype">void</span> PrescanInstruction(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Count,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                            std::set&lt;unsigned&gt; &amp;PassthruRegs);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordtype">void</span> ScanInstruction(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Count);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> GetRenameRegisters(<span class="keywordtype">unsigned</span> Reg);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordtype">bool</span> FindSuitableFreeRegisters(<span class="keywordtype">unsigned</span> AntiDepGroupIndex,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                   RenameOrderType&amp; RenameOrder,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                   std::map&lt;unsigned, unsigned&gt; &amp;RenameMap);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  };</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_CODEGEN_AGGRESSIVEANTIDEPBREAKER_H</span></div><div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference_html"><div class="ttname"><a href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html">llvm::AggressiveAntiDepState::RegisterReference</a></div><div class="ttdoc">Information about a register reference within a liverange. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00043">AggressiveAntiDepBreaker.h:43</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference_html_a2f450d22a15c5db984a78bcdc5dd9e12"><div class="ttname"><a href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html#a2f450d22a15c5db984a78bcdc5dd9e12">llvm::AggressiveAntiDepState::RegisterReference::Operand</a></div><div class="ttdeci">MachineOperand * Operand</div><div class="ttdoc">The registers operand. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00045">AggressiveAntiDepBreaker.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1AntiDepBreaker_html"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html">llvm::AntiDepBreaker</a></div><div class="ttdoc">This class works in conjunction with the post-RA scheduler to rename registers to break register anti...</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00031">AntiDepBreaker.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="AntiDepBreaker_8h_html"><div class="ttname"><a href="AntiDepBreaker_8h.html">AntiDepBreaker.h</a></div></div>
<div class="ttc" id="classllvm_1_1AntiDepBreaker_html_ac7d31ffb864a2f69dccfb924472f9cb6"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html#ac7d31ffb864a2f69dccfb924472f9cb6">llvm::AntiDepBreaker::DbgValueVector</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; MachineInstr *, MachineInstr * &gt; &gt; DbgValueVector</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00034">AntiDepBreaker.h:34</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="Compiler_8h_html_a662e21bcce5c9c71b6cc511fa04f900f"><div class="ttname"><a href="Compiler_8h.html#a662e21bcce5c9c71b6cc511fa04f900f">LLVM_LIBRARY_VISIBILITY</a></div><div class="ttdeci">#define LLVM_LIBRARY_VISIBILITY</div><div class="ttdoc">LLVM_LIBRARY_VISIBILITY - If a class marked with this attribute is linked into a shared library...</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00129">Compiler.h:129</a></div></div>
<div class="ttc" id="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference_html_a8ea662ab3a6371e10eeabb295a3ae8d0"><div class="ttname"><a href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html#a8ea662ab3a6371e10eeabb295a3ae8d0">llvm::AggressiveAntiDepState::RegisterReference::RC</a></div><div class="ttdeci">const TargetRegisterClass * RC</div><div class="ttdoc">The register class. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00048">AggressiveAntiDepBreaker.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_aa1dbdd579654a47281e5cef7d158b93d"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#aa1dbdd579654a47281e5cef7d158b93d">llvm::AggressiveAntiDepState::GetDefIndices</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; &amp; GetDefIndices()</div><div class="ttdoc">Return the define indices. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00086">AggressiveAntiDepBreaker.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepBreaker_html"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html">llvm::AggressiveAntiDepBreaker</a></div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00116">AggressiveAntiDepBreaker.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_a521428e906e6708f9052a2254b021f05"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a521428e906e6708f9052a2254b021f05">llvm::AggressiveAntiDepState::GetRegRefs</a></div><div class="ttdeci">std::multimap&lt; unsigned, RegisterReference &gt; &amp; GetRegRefs()</div><div class="ttdoc">Return the RegRefs map. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00089">AggressiveAntiDepBreaker.h:89</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html">llvm::AggressiveAntiDepState</a></div><div class="ttdoc">Contains all the state necessary for anti-dep breaking. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00040">AggressiveAntiDepBreaker.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepState_html_a62a6fadc0b90973243d00263873a798d"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepState.html#a62a6fadc0b90973243d00263873a798d">llvm::AggressiveAntiDepState::GetKillIndices</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; &amp; GetKillIndices()</div><div class="ttdoc">Return the kill indices. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00083">AggressiveAntiDepBreaker.h:83</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:57 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
