{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 19:17:58 2020 " "Info: Processing started: Sun Mar 08 19:17:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cunchuqi -c cunchuqi --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cunchuqi -c cunchuqi --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cunchuqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cunchuqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cunchuqi-rtl " "Info: Found design unit 1: cunchuqi-rtl" {  } { { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/3.存储器/代码/cunchuqi.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cunchuqi " "Info: Found entity 1: cunchuqi" {  } { { "cunchuqi.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/3.存储器/代码/cunchuqi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/代码/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cunchuqi cunchuqi:inst " "Info: Elaborating entity \"cunchuqi\" for hierarchy \"cunchuqi:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/代码/Block1.bdf" { { 216 184 344 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst13 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/代码/Block1.bdf" { { 224 544 672 352 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/代码/Block1.bdf" { { 224 544 672 352 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst13 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./ram_in.mif " "Info: Parameter \"LPM_FILE\" = \"./ram_in.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/代码/Block1.bdf" { { 224 544 672 352 "inst13" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst13\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst13\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst13\|altram:sram LPM_RAM_IO:inst13 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst13\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst13\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/3.存储器/代码/Block1.bdf" { { 224 544 672 352 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cunchuqi:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cunchuqi:inst\|Add0\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"cunchuqi:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cunchuqi:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cunchuqi:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs cunchuqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"cunchuqi:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 19:17:59 2020 " "Info: Processing ended: Sun Mar 08 19:17:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
