###############################################################################
#
# IAR ELF Linker V8.30.1.114/W32 for ARM                  25/Apr/2019  16:13:51
# Copyright 2007-2018 IAR Systems AB.
#
#    Output file  =  
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Exe\YH-RT1052.out
#    Map file     =  
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\List\YH-RT1052.map
#    Command line =  
#        -f C:\Users\zhuzh\AppData\Local\Temp\EW5167.tmp
#        (D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\board.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\clock_config.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fire_imxrt1052_sdram_ini_dcd.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fire_imxrt1052_spiflash_config.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_assert.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_clock.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_common.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_csi.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_csi_camera_adapter.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_debug_console.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_flexspi.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_flexspi_nor_boot.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_gpio.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_io.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_log.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_lpspi.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_lpuart.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_notifier.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_pit.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_sbrk.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_sccb.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_shell.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\fsl_str.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\LQ_CSI.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\LQ_MT9V034M.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\main.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\peripherals.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\Pig_PIT.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\Pig_SPI.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\Pig_UART.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\pin_mux.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\startup_MIMXRT1052.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\system_MIMXRT1052.o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj\TFTDriver.o
#        --redirect _Printf=_PrintfSmallNoMb --redirect _Scanf=_ScanfSmallNoMb
#        --no_out_extension -o
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Exe\YH-RT1052.out
#        --map
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\List\YH-RT1052.map
#        --config
#        D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\MIMXRT1052xxxxx_itcm_txt_ram.icf
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__Heap_Handler  = DLMalloc
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The advanced heap was selected because the application calls memory
allocation functions outside of system library functions, and there
are calls to deallocation functions in the application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at 0x0 { ro section .intvec };
"P1":  place in [from 0x0 to 0x3ff] |
                [from 0x400 to 0x1'ffff] { ro };
define block RW { rw };
"P2":  place in [from 0x2000'0000 to 0x2001'fbff] { block RW };
define block ZI { zi };
"P3":  place in [from 0x2000'0000 to 0x2001'fbff] { block ZI };
define block NCACHE_VAR { section NonCacheable, section NonCacheable.init };
"P5":  place in [from 0x2000'0000 to 0x2001'fbff] { block NCACHE_VAR };
define block CSTACK with size = 1K, alignment = 8 { };
"P6":  place in [from 0x2001'fc00 to 0x2001'ffff] { block CSTACK };
initialize by copy { rw, section .textrw };

No sections matched the following patterns:

  section NonCacheable.init  in block NCACHE_VAR


  Section            Kind         Address     Size  Object
  -------            ----         -------     ----  ------
"A0":                                        0x400
  .intvec            ro code          0x0    0x400  startup_MIMXRT1052.o [1]
                                  - 0x400    0x400

"P1":                                       0x5bd9
  .text              ro code        0x400    0x990  pow64.o [3]
  .text              ro code        0xd90     0x7c  frexp.o [3]
  .text              ro code        0xe0c    0x36c  iar_Exp64.o [3]
  .text              ro code       0x1178     0xf0  ldexp.o [3]
  .text              ro code       0x1268    0x888  fsl_str.o [1]
  .text              ro code       0x1af0    0x274  I64DivMod.o [4]
  .text              ro code       0x1d64     0x9e  modf.o [3]
  .text              ro code       0x1e02     0x3a  zero_init3.o [4]
  .text              ro code       0x1e3c     0x5c  DblToS64.o [3]
  .text              ro code       0x1e98     0x52  S64ToDbl.o [3]
  .rodata            const         0x1eea      0x2  fsl_csi.o [1]
  .text              ro code       0x1eec     0x36  strlen.o [4]
  .rodata            const         0x1f22      0x2  fsl_csi.o [1]
  .text              ro code       0x1f24      0x2  I64DivZer.o [4]
  .text              ro code       0x1f26      0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x1f28    0x83c  clock_config.o [1]
  .text              ro code       0x2764     0x18  fsl_assert.o [1]
  .text              ro code       0x277c    0x630  fsl_clock.o [1]
  .text              ro code       0x2dac     0xa4  fsl_debug_console.o [1]
  .text              ro code       0x2e50     0x60  fsl_log.o [1]
  .text              ro code       0x2eb0      0x6  ABImemclr4.o [4]
  .text              ro code       0x2eb6      0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x2eb8     0xb4  fsl_io.o [1]
  .text              ro code       0x2f6c     0x3a  ABImemset48.o [4]
  .text              ro code       0x2fa6      0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x2fa8    0x4e8  fsl_lpuart.o [1]
  .text              ro code       0x3490    0x5f4  fsl_csi.o [1]
  .text              ro code       0x3a84    0x59c  TFTDriver.o [1]
  .text              ro code       0x4020    0x198  fsl_gpio.o [1]
  .text              ro code       0x41b8    0x3ec  LQ_CSI.o [1]
  .text              ro code       0x45a4    0x2cc  board.o [1]
  .text              ro code       0x4870    0x22c  fsl_flexspi.o [1]
  .text              ro code       0x4a9c    0x228  main.o [1]
  .text              ro code       0x4cc4    0x1a0  pin_mux.o [1]
  .text              ro code       0x4e64      0x4  peripherals.o [1]
  .text              ro code       0x4e68    0x12e  system_MIMXRT1052.o [1]
  .text              ro code       0x4f96      0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x4f98    0x126  fsl_csi_camera_adapter.o [1]
  .text              ro code       0x50be      0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x50c0     0xf0  fsl_lpspi.o [1]
  .text              ro code       0x51b0     0x84  Pig_PIT.o [1]
  .rodata            const         0x5234     0x70  fsl_debug_console.o [1]
  .rodata            const         0x52a4     0x68  fsl_flexspi.o [1]
  .rodata            const         0x530c     0x68  fsl_io.o [1]
  .rodata            const         0x5374     0x68  fsl_log.o [1]
  .rodata            const         0x53dc     0x68  fsl_lpuart.o [1]
  .rodata            const         0x5444     0x64  clock_config.o [1]
  .rodata            const         0x54a8     0x64  fsl_clock.o [1]
  .rodata            const         0x550c     0x64  fsl_csi.o [1]
  .rodata            const         0x5570     0x64  fsl_csi.o [1]
  .rodata            const         0x55d4     0x64  fsl_gpio.o [1]
  .rodata            const         0x5638     0x64  fsl_gpio.o [1]
  .rodata            const         0x569c     0x64  fsl_lpspi.o [1]
  .rodata            const         0x5700     0x64  fsl_lpuart.o [1]
  .rodata            const         0x5764     0x64  LQ_CSI.o [1]
  .rodata            const         0x57c8     0x64  pin_mux.o [1]
  .rodata            const         0x582c     0x64  TFTDriver.o [1]
  Initializer bytes  const         0x5890     0x48  <for RW-1>
  .rodata            const         0x58d8     0x40  fsl_lpuart.o [1]
  .rodata            const         0x5918     0x3c  fsl_csi.o [1]
  .rodata            const         0x5954     0x3c  fsl_gpio.o [1]
  .rodata            const         0x5990     0x2c  fsl_assert.o [1]
  .rodata            const         0x59bc     0x2c  main.o [1]
  .text              ro code       0x59e8     0x2c  copy_init3.o [4]
  .text              ro code       0x5a14     0x28  startup_MIMXRT1052.o [1]
  .text              ro code       0x5a3c     0x28  data_init.o [4]
  .rodata            const         0x5a64     0x24  fsl_lpuart.o [1]
  .text              ro code       0x5a88     0x22  LQ_MT9V034M.o [1]
  .text              ro code       0x5aaa      0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x5aac     0x22  fpinit_M.o [3]
  .iar.init_table    const         0x5ad0     0x2c  - Linker created -
  .text              ro code       0x5afc      0x2  startup_MIMXRT1052.o [1]
  .rodata            const         0x5b00     0x20  fsl_lpuart.o [1]
  .rodata            const         0x5b20     0x20  fsl_lpuart.o [1]
  .text              ro code       0x5b40     0x1e  cmain.o [4]
  .text              ro code       0x5b5e      0x4  low_level_init.o [2]
  .text              ro code       0x5b62      0x4  exit.o [2]
  .text              ro code       0x5b66      0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x5b68      0xa  cexit.o [4]
  .text              ro code       0x5b72      0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x5b74     0x14  exit.o [5]
  .rodata            const         0x5b88     0x1c  fsl_csi_camera_adapter.o [1]
  .rodata            const         0x5ba4     0x1c  main.o [1]
  .rodata            const         0x5bc0     0x1c  main.o [1]
  .rodata            const         0x5bdc     0x1c  main.o [1]
  .rodata            const         0x5bf8     0x1c  main.o [1]
  .rodata            const         0x5c14     0x1c  main.o [1]
  .rodata            const         0x5c30     0x1c  main.o [1]
  .rodata            const         0x5c4c     0x1c  main.o [1]
  .rodata            const         0x5c68     0x1c  main.o [1]
  .rodata            const         0x5c84     0x18  clock_config.o [1]
  .rodata            const         0x5c9c     0x18  fsl_gpio.o [1]
  .rodata            const         0x5cb4     0x18  fsl_lpuart.o [1]
  .rodata            const         0x5ccc     0x18  LQ_CSI.o [1]
  .rodata            const         0x5ce4     0x18  LQ_MT9V034M.o [1]
  .rodata            const         0x5cfc     0x14  fsl_lpspi.o [1]
  .rodata            const         0x5d10     0x14  fsl_lpspi.o [1]
  .rodata            const         0x5d24     0x14  fsl_lpspi.o [1]
  .rodata            const         0x5d38     0x14  fsl_lpspi.o [1]
  .rodata            const         0x5d4c     0x14  fsl_lpuart.o [1]
  .rodata            const         0x5d60     0x10  fsl_clock.o [1]
  .rodata            const         0x5d70     0x10  fsl_clock.o [1]
  .rodata            const         0x5d80     0x10  fsl_debug_console.o [1]
  .rodata            const         0x5d90      0xc  clock_config.o [1]
  .rodata            const         0x5d9c      0xc  clock_config.o [1]
  .rodata            const         0x5da8      0xc  fsl_csi.o [1]
  .rodata            const         0x5db4      0xc  fsl_gpio.o [1]
  .rodata            const         0x5dc0      0xc  fsl_gpio.o [1]
  .rodata            const         0x5dcc      0xc  fsl_gpio.o [1]
  .rodata            const         0x5dd8      0xc  fsl_log.o [1]
  .rodata            const         0x5de4      0xc  fsl_lpuart.o [1]
  .rodata            const         0x5df0      0xc  LQ_CSI.o [1]
  .rodata            const         0x5dfc      0xc  pin_mux.o [1]
  .rodata            const         0x5e08      0xc  TFTDriver.o [1]
  .text              ro code       0x5e14      0xc  cstartup_M.o [4]
  .rodata            const         0x5e20      0x8  fsl_csi.o [1]
  .rodata            const         0x5e28      0x8  fsl_csi.o [1]
  .rodata            const         0x5e30      0x8  fsl_flexspi.o [1]
  .rodata            const         0x5e38      0x8  fsl_io.o [1]
  .rodata            const         0x5e40      0x8  fsl_lpuart.o [1]
  .rodata            const         0x5e48      0x8  fsl_lpuart.o [1]
  .text              ro code       0x5e50      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5e58      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5e60      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5e68      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5e70      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5e78      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5e80      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5e88      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5e90      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5e98      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ea0      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ea8      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5eb0      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5eb8      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ec0      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ec8      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ed0      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ed8      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ee0      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ee8      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ef0      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ef8      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f00      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f08      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f10      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f18      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f20      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f28      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f30      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f38      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f40      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f48      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f50      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f58      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f60      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f68      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f70      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f78      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f80      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f88      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f90      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5f98      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5fa0      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5fa8      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5fb0      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5fb8      0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x5fc0      0x8  startup_MIMXRT1052.o [1]
  .rodata            const         0x5fc8      0x4  clock_config.o [1]
  .rodata            const         0x5fcc      0x4  pin_mux.o [1]
  .rodata            const         0x5fd0      0x4  pin_mux.o [1]
  .text              ro code       0x5fd4      0x4  startup_MIMXRT1052.o [1]
  .rodata            const         0x5fd8      0x1  clock_config.o [1]
  .rodata            const         0x5fd9      0x0  zero_init3.o [4]
  .rodata            const         0x5fd9      0x0  copy_init3.o [4]
                                 - 0x5fd9   0x5bd9

"P2-P3|P5", part 1 of 2:                      0x48
  RW                          0x2000'0000     0x48  <Block>
    RW-1                      0x2000'0000     0x48  <Init block>
      .data          inited   0x2000'0000     0x10  LQ_CSI.o [1]
      .data          inited   0x2000'0010      0x8  LQ_CSI.o [1]
      .data          inited   0x2000'0018      0x4  LQ_CSI.o [1]
      .data          inited   0x2000'001c      0xc  LQ_CSI.o [1]
      .data          inited   0x2000'0028     0x18  LQ_CSI.o [1]
      .data          inited   0x2000'0040      0x4  system_MIMXRT1052.o [1]
      .data          inited   0x2000'0044      0x4  TFTDriver.o [1]
                            - 0x2000'0048     0x48

"P2-P3|P5", part 2 of 2:                   0x16148
  NCACHE_VAR                  0x2000'0080  0x160b8  <Block>
    NonCacheable     zero     0x2000'0080  0x16080  LQ_CSI.o [1]
  ZI                          0x2001'6100     0x90  <Block>
    .bss             zero     0x2001'6100      0x4  fsl_clock.o [1]
    .bss             zero     0x2001'6104      0x4  fsl_clock.o [1]
    .bss             zero     0x2001'6108      0x4  fsl_csi.o [1]
    .bss             zero     0x2001'610c      0x4  fsl_csi.o [1]
    .bss             zero     0x2001'6110      0x4  fsl_flexspi.o [1]
    .bss             zero     0x2001'6114      0x8  fsl_io.o [1]
    .bss             zero     0x2001'611c     0x14  fsl_lpspi.o [1]
    .bss             zero     0x2001'6130      0x4  fsl_lpspi.o [1]
    .bss             zero     0x2001'6134      0x4  fsl_lpspi.o [1]
    .bss             zero     0x2001'6138     0x24  fsl_lpuart.o [1]
    .bss             zero     0x2001'615c      0x4  fsl_lpuart.o [1]
    .bss             zero     0x2001'6160     0x2c  LQ_CSI.o [1]
    .bss             zero     0x2001'618c      0x4  main.o [1]
                            - 0x2001'6190  0x16148

"P6":                                        0x400
  CSTACK                      0x2001'fc00    0x400  <Block>
    CSTACK           uninit   0x2001'fc00    0x400  <Block tail>
                            - 0x2002'0000    0x400

Unused ranges:

         From           To      Size
         ----           --      ----
       0x5fd9     0x1'ffff  0x1'a027
  0x2001'6190  0x2001'fbff    0x9a70


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    2 destination ranges, total size 0x16110:
          0x2000'0080  0x16080
          0x2001'6100     0x90

Copy (__iar_copy_init3)
    1 source range, total size 0x48:
               0x5890     0x48
    1 destination range, total size 0x48:
          0x2000'0000     0x48



*******************************************************************************
*** MODULE SUMMARY
***

    Module                    ro code  ro data  rw data
    ------                    -------  -------  -------
command line/config:
    ---------------------------------------------------
    Total:

D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj: [1]
    LQ_CSI.o                    1 004      200   90 348
    LQ_MT9V034M.o                  34       24
    Pig_PIT.o                     132
    TFTDriver.o                 1 436      116        4
    board.o                       716
    clock_config.o              2 108      153
    fsl_assert.o                   24       44
    fsl_clock.o                 1 584      132        8
    fsl_csi.o                   1 524      292        8
    fsl_csi_camera_adapter.o      294       28
    fsl_debug_console.o           164      128
    fsl_flexspi.o                 556      112        4
    fsl_gpio.o                    408      320
    fsl_io.o                      180      112        8
    fsl_log.o                      96      116
    fsl_lpspi.o                   240      180       28
    fsl_lpuart.o                1 256      440       40
    fsl_str.o                   2 184
    main.o                        552      268        4
    peripherals.o                   4
    pin_mux.o                     416      120
    startup_MIMXRT1052.o        1 462
    system_MIMXRT1052.o           302        4        4
    ---------------------------------------------------
    Total:                     16 676    2 789   90 456

dl7M_tln.a: [2]
    exit.o                          4
    low_level_init.o                4
    ---------------------------------------------------
    Total:                          8

m7M_tlv.a: [3]
    DblToS64.o                     92
    S64ToDbl.o                     82
    fpinit_M.o                     34
    frexp.o                       124
    iar_Exp64.o                   876
    ldexp.o                       240
    modf.o                        158
    pow64.o                     2 448
    ---------------------------------------------------
    Total:                      4 054

rt7M_tl.a: [4]
    ABImemclr4.o                    6
    ABImemset48.o                  58
    I64DivMod.o                   628
    I64DivZer.o                     2
    cexit.o                        10
    cmain.o                        30
    copy_init3.o                   44
    cstartup_M.o                   12
    data_init.o                    40
    strlen.o                       54
    zero_init3.o                   58
    ---------------------------------------------------
    Total:                        942

shb_l.a: [5]
    exit.o                         20
    ---------------------------------------------------
    Total:                         20

    Gaps                                     4
    Linker created                          44    1 024
-------------------------------------------------------
    Grand Total:               21 700    2 837   91 480


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address     Size  Type      Object
-----                       -------     ----  ----      ------
.iar.init_table$$Base        0x5ad0            --   Gb  - Linker created -
.iar.init_table$$Limit       0x5afc            --   Gb  - Linker created -
?main                        0x5b41           Code  Gb  cmain.o [4]
ARM_MPU_Disable              0x45c1     0x1e  Code  Lc  board.o [1]
ARM_MPU_Enable               0x45a5     0x1c  Code  Lc  board.o [1]
BOARD_BootClockRUN           0x20f1    0x524  Code  Gb  clock_config.o [1]
BOARD_ConfigMPU              0x4787     0x72  Code  Gb  board.o [1]
BOARD_DebugConsoleSrcFreq
                             0x4735     0x3a  Code  Gb  board.o [1]
BOARD_InitBootPeripherals
                             0x4e67      0x2  Code  Gb  peripherals.o [1]
BOARD_InitDebugConsole       0x476f     0x18  Code  Gb  board.o [1]
BOARD_InitPeripherals        0x4e65      0x2  Code  Gb  peripherals.o [1]
BOARD_InitPins               0x4d21     0xce  Code  Gb  pin_mux.o [1]
CAMERA_DEVICE_Init           0x430b      0x6  Code  Lc  LQ_CSI.o [1]
CAMERA_DEVICE_Start          0x4311      0x6  Code  Lc  LQ_CSI.o [1]
CAMERA_RECEIVER_GetFullBuffer
                             0x4b47      0x6  Code  Lc  main.o [1]
CAMERA_RECEIVER_Init         0x42f5      0xa  Code  Lc  LQ_CSI.o [1]
CAMERA_RECEIVER_Start        0x42ff      0x6  Code  Lc  LQ_CSI.o [1]
CAMERA_RECEIVER_SubmitEmptyBuffer
                             0x4305      0x6  Code  Lc  LQ_CSI.o [1]
CAMERA_RECEIVER_SubmitEmptyBuffer
                             0x4b41      0x6  Code  Lc  main.o [1]
CLOCK_ControlGate            0x1ff9     0x40  Code  Lc  clock_config.o [1]
CLOCK_ControlGate            0x34a9     0x40  Code  Lc  fsl_csi.o [1]
CLOCK_ControlGate            0x4021     0x3a  Code  Lc  fsl_gpio.o [1]
CLOCK_ControlGate            0x2fa9     0x40  Code  Lc  fsl_lpuart.o [1]
CLOCK_ControlGate            0x4289     0x40  Code  Lc  LQ_CSI.o [1]
CLOCK_ControlGate            0x4cc5     0x3a  Code  Lc  pin_mux.o [1]
CLOCK_ControlGate            0x3a85     0x40  Code  Lc  TFTDriver.o [1]
CLOCK_DeinitAudioPll         0x2a5f      0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitEnetPll          0x2a77      0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitUsb2Pll          0x2a55      0xa  Code  Gb  fsl_clock.o [1]
CLOCK_DeinitVideoPll         0x2a6b      0xc  Code  Gb  fsl_clock.o [1]
CLOCK_DisableClock           0x2039      0x4  Code  Lc  clock_config.o [1]
CLOCK_DisableClock           0x34ed      0x4  Code  Lc  fsl_csi.o [1]
CLOCK_EnableClock            0x34e9      0x4  Code  Lc  fsl_csi.o [1]
CLOCK_EnableClock            0x405b      0x4  Code  Lc  fsl_gpio.o [1]
CLOCK_EnableClock            0x2fe9      0x4  Code  Lc  fsl_lpuart.o [1]
CLOCK_EnableClock            0x42c9      0x4  Code  Lc  LQ_CSI.o [1]
CLOCK_EnableClock            0x4cff      0x4  Code  Lc  pin_mux.o [1]
CLOCK_EnableClock            0x3ac5      0x4  Code  Lc  TFTDriver.o [1]
CLOCK_GetDiv                 0x46f9     0x2a  Code  Lc  board.o [1]
CLOCK_GetFreq                0x28e1    0x12a  Code  Gb  fsl_clock.o [1]
CLOCK_GetMux                 0x46cf     0x2a  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x4723     0x12  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x27a3     0x18  Code  Lc  fsl_clock.o [1]
CLOCK_GetPeriphClkFreq       0x27d7     0xa0  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllBypassRefClk
                             0x27bb     0x16  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllFreq             0x2a83    0x184  Code  Gb  fsl_clock.o [1]
CLOCK_GetPllFreq::enetRefClkFreq
                             0x5d70     0x10  Data  Lc  fsl_clock.o [1]
CLOCK_GetRtcFreq             0x27d1      0x6  Code  Lc  fsl_clock.o [1]
CLOCK_GetSysPfdFreq          0x2c61     0x58  Code  Gb  fsl_clock.o [1]
CLOCK_GetUsb1PfdFreq         0x2cb9     0x58  Code  Gb  fsl_clock.o [1]
CLOCK_InitArmPll             0x2a0b     0x18  Code  Gb  fsl_clock.o [1]
CLOCK_InitExternalClk        0x2877     0x44  Code  Gb  fsl_clock.o [1]
CLOCK_InitRcOsc24M           0x28d3      0xe  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPfd             0x2c07     0x2c  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPll             0x2a23     0x18  Code  Gb  fsl_clock.o [1]
CLOCK_InitUsb1Pfd            0x2c33     0x2c  Code  Gb  fsl_clock.o [1]
CLOCK_InitUsb1Pll            0x2a3b     0x1a  Code  Gb  fsl_clock.o [1]
CLOCK_IsPllBypassed          0x277d     0x10  Code  Lc  fsl_clock.o [1]
CLOCK_IsPllEnabled           0x278d     0x16  Code  Lc  fsl_clock.o [1]
CLOCK_SetDiv                 0x1f91     0x68  Code  Lc  clock_config.o [1]
CLOCK_SetDiv                 0x4221     0x68  Code  Lc  LQ_CSI.o [1]
CLOCK_SetMux                 0x1f29     0x68  Code  Lc  clock_config.o [1]
CLOCK_SetMux                 0x41b9     0x68  Code  Lc  LQ_CSI.o [1]
CLOCK_SetPllBypass           0x203d     0x34  Code  Lc  clock_config.o [1]
CLOCK_SetRtcXtalFreq         0x2079      0x8  Code  Lc  clock_config.o [1]
CLOCK_SetXtalFreq            0x2071      0x8  Code  Lc  clock_config.o [1]
CLOCK_SwitchOsc              0x28bb     0x18  Code  Gb  fsl_clock.o [1]
CSIPinInit                   0x431b     0xe0  Code  Gb  LQ_CSI.o [1]
CSI_ADAPTER_Callback         0x5095     0x20  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_Deinit           0x5059      0xe  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_GetFullBuffer
                             0x5087      0xc  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_Init             0x4f99     0xc0  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_InitExt          0x50b5      0xa  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_Start            0x5067      0xa  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_Stop             0x5071      0xa  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ADAPTER_SubmitEmptyBuffer
                             0x507b      0xc  Code  Lc  fsl_csi_camera_adapter.o [1]
CSI_ClearFifo                0x373f     0x2e  Code  Gb  fsl_csi.o [1]
CSI_Deinit                   0x368d     0x1c  Code  Gb  fsl_csi.o [1]
CSI_DisableInterrupts        0x37d9     0x24  Code  Gb  fsl_csi.o [1]
CSI_DriverIRQHandler         0x3a3d      0xc  Code  Gb  fsl_csi.o [1]
CSI_EnableFifoDmaRequest
                             0x378d     0x2a  Code  Gb  fsl_csi.o [1]
CSI_EnableInterrupts         0x37b7     0x22  Code  Gb  fsl_csi.o [1]
CSI_GetDefaultConfig         0x36f1     0x42  Code  Gb  fsl_csi.o [1]
CSI_GetInstance              0x352d     0x2e  Code  Lc  fsl_csi.o [1]
CSI_IRQHandler               0x4317      0x4  Code  Gb  LQ_CSI.o [1]
CSI_Init                     0x35a3     0xea  Code  Gb  fsl_csi.o [1]
CSI_ReflashFifoDma           0x376d     0x20  Code  Gb  fsl_csi.o [1]
CSI_Reset                    0x36a9     0x48  Code  Gb  fsl_csi.o [1]
CSI_SetRxBufferAddr          0x3733      0xc  Code  Gb  fsl_csi.o [1]
CSI_Start                    0x3509     0x16  Code  Lc  fsl_csi.o [1]
CSI_Stop                     0x351f      0xe  Code  Lc  fsl_csi.o [1]
CSI_TransferCreateHandle
                             0x37fd     0x4e  Code  Gb  fsl_csi.o [1]
CSI_TransferGetEmptyBufferCount
                             0x3573      0x8  Code  Lc  fsl_csi.o [1]
CSI_TransferGetFullBuffer
                             0x3965     0x32  Code  Gb  fsl_csi.o [1]
CSI_TransferGetQueueDelta
                             0x355b      0xe  Code  Lc  fsl_csi.o [1]
CSI_TransferHandleIRQ        0x3999     0xa4  Code  Gb  fsl_csi.o [1]
CSI_TransferIncreaseQueueIdx
                             0x3569      0xa  Code  Lc  fsl_csi.o [1]
CSI_TransferLoadBufferToDevice
                             0x357b     0x28  Code  Lc  fsl_csi.o [1]
CSI_TransferStart            0x384b     0x6e  Code  Gb  fsl_csi.o [1]
CSI_TransferStop             0x38b9     0x38  Code  Gb  fsl_csi.o [1]
CSI_TransferSubmitEmptyBuffer
                             0x38f1     0x74  Code  Gb  fsl_csi.o [1]
CSTACK$$Base            0x2001'fc00            --   Gb  - Linker created -
CSTACK$$Limit           0x2002'0000            --   Gb  - Linker created -
CameraResourceInit           0x446b     0x14  Code  Gb  LQ_CSI.o [1]
ConvertFloatRadixNumToString
                             0x134d    0x186  Code  Lc  fsl_str.o [1]
ConvertRadixNumToString
                             0x1269     0xe4  Code  Lc  fsl_str.o [1]
DbgConsole_Init              0x2dad     0x2e  Code  Gb  fsl_debug_console.o [1]
DbgConsole_Printf            0x2de5     0x2e  Code  Gb  fsl_debug_console.o [1]
DbgConsole_RelocateLog       0x2e15     0x3c  Code  Lc  fsl_debug_console.o [1]
EnableIRQ                    0x34f1     0x18  Code  Lc  fsl_csi.o [1]
FLEXSPI_CheckAndClearError
                             0x4883     0x62  Code  Gb  fsl_flexspi.o [1]
FLEXSPI_ClearInterruptStatusFlags
                             0x487b      0x8  Code  Lc  fsl_flexspi.o [1]
FLEXSPI_DisableInterrupts
                             0x4871      0xa  Code  Lc  fsl_flexspi.o [1]
FLEXSPI_DriverIRQHandler
                             0x4a81      0x8  Code  Gb  fsl_flexspi.o [1]
FLEXSPI_TransferAbort        0x48e9     0x28  Code  Gb  fsl_flexspi.o [1]
FLEXSPI_TransferHandleIRQ
                             0x4911    0x170  Code  Gb  fsl_flexspi.o [1]
GPIO_GetInstance             0x4061     0x2c  Code  Lc  fsl_gpio.o [1]
GPIO_Output_Config      0x2000'0044      0x4  Data  Gb  TFTDriver.o [1]
GPIO_PinInit                 0x408d     0x52  Code  Gb  fsl_gpio.o [1]
GPIO_PinSetInterruptConfig
                             0x4139     0x80  Code  Gb  fsl_gpio.o [1]
GPIO_PinWrite                0x40df     0x3a  Code  Gb  fsl_gpio.o [1]
GPIO_SetPinInterruptConfig
                             0x405f      0x2  Code  Lc  fsl_gpio.o [1]
IOMUXC_EnableMode            0x2081     0x1a  Code  Lc  clock_config.o [1]
IOMUXC_MQSConfig             0x20d3     0x1c  Code  Lc  clock_config.o [1]
IOMUXC_SetPinConfig          0x42e9      0xc  Code  Lc  LQ_CSI.o [1]
IOMUXC_SetPinConfig          0x3ae5      0xc  Code  Lc  TFTDriver.o [1]
IOMUXC_SetPinMux             0x42cd     0x1c  Code  Lc  LQ_CSI.o [1]
IOMUXC_SetPinMux             0x4d03     0x1c  Code  Lc  pin_mux.o [1]
IOMUXC_SetPinMux             0x3ac9     0x1c  Code  Lc  TFTDriver.o [1]
IOMUXC_SetSaiMClkClockSource
                             0x209b     0x38  Code  Lc  clock_config.o [1]
IO_Init                      0x2ee5     0x52  Code  Gb  fsl_io.o [1]
IO_Transfer                  0x2f37     0x2a  Code  Gb  fsl_io.o [1]
LOG_Init                     0x2e51     0x1a  Code  Gb  fsl_log.o [1]
LOG_Pop                      0x2e8d     0x1a  Code  Gb  fsl_log.o [1]
LOG_Push                     0x2e6b     0x22  Code  Gb  fsl_log.o [1]
LPI2C1PinsInit               0x43fb     0x70  Code  Gb  LQ_CSI.o [1]
LPSPI1_DriverIRQHandler
                             0x50ef     0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI2_DriverIRQHandler
                             0x5113     0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI3_DriverIRQHandler
                             0x5137     0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI4_DriverIRQHandler
                             0x515b     0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI_CommonIRQHandler       0x50c9     0x26  Code  Lc  fsl_lpspi.o [1]
LPSPI_IsMaster               0x50c1      0x8  Code  Lc  fsl_lpspi.o [1]
LPUART1_DriverIRQHandler
                             0x33d5      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART2_DriverIRQHandler
                             0x33e1      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART3_DriverIRQHandler
                             0x33f5      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART4_DriverIRQHandler
                             0x340d      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART5_DriverIRQHandler
                             0x341d      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART6_DriverIRQHandler
                             0x3429      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART7_DriverIRQHandler
                             0x3435      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART8_DriverIRQHandler
                             0x3445      0xc  Code  Gb  fsl_lpuart.o [1]
LPUART_ClearStatusFlags
                             0x3297     0x38  Code  Gb  fsl_lpuart.o [1]
LPUART_EnableRx              0x2ecf     0x16  Code  Lc  fsl_io.o [1]
LPUART_EnableTx              0x2eb9     0x16  Code  Lc  fsl_io.o [1]
LPUART_GetDefaultConfig
                             0x3247     0x40  Code  Gb  fsl_lpuart.o [1]
LPUART_GetInstance           0x2fff     0x32  Code  Gb  fsl_lpuart.o [1]
LPUART_GetStatusFlags        0x3287     0x10  Code  Gb  fsl_lpuart.o [1]
LPUART_Init                  0x3031    0x216  Code  Gb  fsl_lpuart.o [1]
LPUART_ReadBlocking          0x3307     0xb8  Code  Gb  fsl_lpuart.o [1]
LPUART_SoftwareReset         0x2fed     0x12  Code  Lc  fsl_lpuart.o [1]
LPUART_WriteBlocking         0x32cf     0x38  Code  Gb  fsl_lpuart.o [1]
LQMT9V034Resource       0x2000'0000     0x10  Data  Lc  LQ_CSI.o [1]
LQMT9V034_Control            0x5a99      0x4  Code  Gb  LQ_MT9V034M.o [1]
LQMT9V034_Deinit             0x5a89     0x10  Code  Gb  LQ_MT9V034M.o [1]
LQMT9V034_Init               0x5aa7      0x4  Code  Gb  LQ_MT9V034M.o [1]
LQMT9V034_InitExt            0x5aa5      0x2  Code  Gb  LQ_MT9V034M.o [1]
LQMT9V034_Start              0x5a9d      0x4  Code  Gb  LQ_MT9V034M.o [1]
LQMT9V034_Stop               0x5aa1      0x4  Code  Gb  LQ_MT9V034M.o [1]
LQMT9V034_ops                0x5ce4     0x18  Data  Gb  LQ_MT9V034M.o [1]
LQ_Camera_Init               0x447f     0x58  Code  Gb  LQ_CSI.o [1]
NCACHE_VAR$$Base        0x2000'0080            --   Gb  - Linker created -
NCACHE_VAR$$Limit       0x2001'6100            --   Gb  - Linker created -
PIT0Inter                    0x4c6b     0x16  Code  Gb  main.o [1]
PIT_ClearStatusFlags         0x51bf      0xa  Code  Lc  Pig_PIT.o [1]
PIT_GetStatusFlags           0x51b1      0xe  Code  Lc  Pig_PIT.o [1]
PIT_IRQHandler               0x51c9     0x64  Code  Gb  Pig_PIT.o [1]
RW$$Base                0x2000'0000            --   Gb  - Linker created -
RW$$Limit               0x2000'0048            --   Gb  - Linker created -
Region$$Table$$Base          0x5ad0            --   Gb  - Linker created -
Region$$Table$$Limit         0x5afc            --   Gb  - Linker created -
SCB_DisableDCache            0x467d     0x52  Code  Lc  board.o [1]
SCB_DisableDCache            0x4aef     0x52  Code  Lc  main.o [1]
SCB_DisableICache            0x4609     0x22  Code  Lc  board.o [1]
SCB_EnableDCache             0x462b     0x52  Code  Lc  board.o [1]
SCB_EnableDCache             0x4a9d     0x52  Code  Lc  main.o [1]
SCB_EnableDCache             0x4e93     0x52  Code  Lc  system_MIMXRT1052.o [1]
SCB_EnableICache             0x45df     0x2a  Code  Lc  board.o [1]
SCB_EnableICache             0x4e69     0x2a  Code  Lc  system_MIMXRT1052.o [1]
StrFormatPrintf              0x14dd    0x612  Code  Gb  fsl_str.o [1]
SystemCoreClock         0x2000'0040      0x4  Data  Gb  system_MIMXRT1052.o [1]
SystemInit                   0x4ee5     0x7a  Code  Gb  system_MIMXRT1052.o [1]
TFTSPI_Addr_Rst              0x3f73     0x46  Code  Gb  TFTDriver.o [1]
TFTSPI_CLS                   0x3fb9     0x24  Code  Gb  TFTDriver.o [1]
TFTSPI_Init                  0x3b0d    0x2fe  Code  Gb  TFTDriver.o [1]
TFTSPI_Set_Pos               0x3f25     0x4e  Code  Gb  TFTDriver.o [1]
TFTSPI_Write_Byte            0x3e75     0x5e  Code  Gb  TFTDriver.o [1]
TFTSPI_Write_Cmd             0x3e23     0x52  Code  Gb  TFTDriver.o [1]
TFTSPI_Write_Word            0x3ed3     0x52  Code  Gb  TFTDriver.o [1]
ZI$$Base                0x2001'6100            --   Gb  - Linker created -
ZI$$Limit               0x2001'6190            --   Gb  - Linker created -
__NVIC_EnableIRQ             0x3491     0x18  Code  Lc  fsl_csi.o [1]
__RAM_VECTOR_TABLE_SIZE {Abs}
                                0x0           Data  Gb  <internal module>
__VECTOR_RAM {Abs}              0x0           Data  Gb  <internal module>
__VECTOR_TABLE {Abs}            0x0           Data  Gb  <internal module>
__Vectors                       0x0            --   Gb  startup_MIMXRT1052.o [1]
__Vectors_End                 0x400           Data  Gb  startup_MIMXRT1052.o [1]
__Vectors_Size {Abs}          0x400            --   Gb  startup_MIMXRT1052.o [1]
__aeabi_assert               0x2765     0x18  Code  Gb  fsl_assert.o [1]
__aeabi_d2lz                 0x1e3d           Code  Gb  DblToS64.o [3]
__aeabi_l2d                  0x1e99           Code  Gb  S64ToDbl.o [3]
__aeabi_ldiv0                0x1f25           Code  Gb  I64DivZer.o [4]
__aeabi_ldivmod              0x1af1           Code  Gb  I64DivMod.o [4]
__aeabi_memclr4              0x2eb1           Code  Gb  ABImemclr4.o [4]
__aeabi_memset4              0x2f6d           Code  Gb  ABImemset48.o [4]
__aeabi_memset8              0x2f6d           Code  Gb  ABImemset48.o [4]
__aeabi_uldivmod             0x1b35           Code  Gb  I64DivMod.o [4]
__cmain                      0x5b41           Code  Gb  cmain.o [4]
__exit                       0x5b75     0x14  Code  Gb  exit.o [5]
__iar_Exp64                   0xe0d    0x36c  Code  Gb  iar_Exp64.o [3]
__iar_Memset4_word           0x2f75           Code  Gb  ABImemset48.o [4]
__iar_Memset8_word           0x2f75           Code  Gb  ABImemset48.o [4]
__iar_Pow64                   0x401    0x4e0  Code  Lc  pow64.o [3]
__iar_copy_init3             0x59e9     0x2c  Code  Gb  copy_init3.o [4]
__iar_data_init3             0x5a3d     0x28  Code  Gb  data_init.o [4]
__iar_frexp                   0xda9           Code  Gb  frexp.o [3]
__iar_frexp64                 0xd91           Code  Gb  frexp.o [3]
__iar_frexpl                  0xda9           Code  Gb  frexp.o [3]
__iar_init_vfp               0x5aad           Code  Gb  fpinit_M.o [3]
__iar_ldexp64                0x1179           Code  Gb  ldexp.o [3]
__iar_modf                   0x1d75           Code  Gb  modf.o [3]
__iar_modf64                 0x1d65           Code  Gb  modf.o [3]
__iar_modfl                  0x1d75           Code  Gb  modf.o [3]
__iar_pow64                   0x969      0x4  Code  Gb  pow64.o [3]
__iar_pow_medium              0x969      0x4  Code  Gb  pow64.o [3]
__iar_pow_medium64            0x969      0x4  Code  Gb  pow64.o [3]
__iar_pow_mediuml             0x969      0x4  Code  Gb  pow64.o [3]
__iar_program_start          0x5e15           Code  Gb  cstartup_M.o [4]
__iar_scalbln64              0x1179           Code  Gb  ldexp.o [3]
__iar_scalbn64               0x1179           Code  Gb  ldexp.o [3]
__iar_zero_init3             0x1e03     0x3a  Code  Gb  zero_init3.o [4]
__low_level_init             0x5b5f      0x4  Code  Gb  low_level_init.o [2]
__vector_table                  0x0           Data  Gb  startup_MIMXRT1052.o [1]
__vector_table_0x1c            0x1c           Data  Gb  startup_MIMXRT1052.o [1]
_call_main                   0x5b4d           Code  Gb  cmain.o [4]
_exit                        0x5b69           Code  Gb  cexit.o [4]
_main                        0x5b5b           Code  Gb  cmain.o [4]
armPllConfig_BOARD_BootClockRUN
                             0x5fc8      0x4  Data  Gb  clock_config.o [1]
cameraConfig            0x2000'0028     0x18  Data  Gb  LQ_CSI.o [1]
cameraDevice            0x2000'0010      0x8  Data  Gb  LQ_CSI.o [1]
cameraReceiver          0x2000'001c      0xc  Data  Gb  LQ_CSI.o [1]
count_1s                0x2001'618c      0x4  Data  Gb  main.o [1]
csiFrameBuf             0x2000'0080  0x16080  Data  Gb  LQ_CSI.o [1]
csiPrivateData          0x2001'6160     0x2c  Data  Lc  LQ_CSI.o [1]
csiResource             0x2000'0018      0x4  Data  Lc  LQ_CSI.o [1]
csi_ops                      0x5b88     0x1c  Data  Gb  fsl_csi_camera_adapter.o [1]
delayms                      0x3af1     0x1c  Code  Gb  TFTDriver.o [1]
exit                         0x5b63      0x4  Code  Gb  exit.o [2]
frexp                         0xd91           Code  Gb  frexp.o [3]
frexpl                        0xd91           Code  Gb  frexp.o [3]
g_rtcXtalFreq           0x2001'6104      0x4  Data  Gb  fsl_clock.o [1]
g_xtalFreq              0x2001'6100      0x4  Data  Gb  fsl_clock.o [1]
ldexp                        0x1179           Code  Gb  ldexp.o [3]
ldexpl                       0x1179           Code  Gb  ldexp.o [3]
lnbias                        0x970    0x420  Data  Lc  pow64.o [3]
main                         0x4b4d    0x11e  Code  Gb  main.o [1]
modf                         0x1d65           Code  Gb  modf.o [3]
modfl                        0x1d65           Code  Gb  modf.o [3]
pow                           0x969      0x4  Code  Gb  pow64.o [3]
powl                          0x969      0x4  Code  Gb  pow64.o [3]
s_csiClocks                  0x1eea      0x2  Data  Lc  fsl_csi.o [1]
s_csiHandle             0x2001'6108      0x4  Data  Lc  fsl_csi.o [1]
s_csiIRQ                     0x1f22      0x2  Data  Lc  fsl_csi.o [1]
s_csiIsr                0x2001'610c      0x4  Data  Lc  fsl_csi.o [1]
s_debugConsoleIO        0x2001'6114      0x8  Data  Lc  fsl_io.o [1]
s_flexspiHandle         0x2001'6110      0x4  Data  Lc  fsl_flexspi.o [1]
s_gpioBases                  0x5c9c     0x18  Data  Lc  fsl_gpio.o [1]
s_gpioClock                  0x5dcc      0xc  Data  Lc  fsl_gpio.o [1]
s_lpspiHandle           0x2001'611c     0x14  Data  Lc  fsl_lpspi.o [1]
s_lpspiMasterIsr        0x2001'6130      0x4  Data  Lc  fsl_lpspi.o [1]
s_lpspiSlaveIsr         0x2001'6134      0x4  Data  Lc  fsl_lpspi.o [1]
s_lpuartBases                0x5a64     0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartClock                0x5d4c     0x14  Data  Lc  fsl_lpuart.o [1]
s_lpuartHandle          0x2001'6138     0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartIsr             0x2001'615c      0x4  Data  Lc  fsl_lpuart.o [1]
scalbln                      0x1179           Code  Gb  ldexp.o [3]
scalblnl                     0x1179           Code  Gb  ldexp.o [3]
scalbn                       0x1179           Code  Gb  ldexp.o [3]
scalbnl                      0x1179           Code  Gb  ldexp.o [3]
strlen                       0x1eed           Code  Gb  strlen.o [4]
sysPllConfig_BOARD_BootClockRUN
                             0x5d9c      0xc  Data  Gb  clock_config.o [1]
tft18delay_1us               0x3e0d     0x16  Code  Gb  TFTDriver.o [1]
usb1PllConfig_BOARD_BootClockRUN
                             0x5fd8      0x1  Data  Gb  clock_config.o [1]


[1] = D:\智能车\麦轮信标\程序\RT1052\RT1052库\i.MX-RT1052-Library\project\iar\itcm_txt_ram_debug\Obj
[2] = dl7M_tln.a
[3] = m7M_tlv.a
[4] = rt7M_tl.a
[5] = shb_l.a

  21 700 bytes of readonly  code memory
   2 837 bytes of readonly  data memory
  91 480 bytes of readwrite data memory

Errors: none
Warnings: none
