




connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/processor_0/inst/n_state[0]} {design_1_i/processor_0/inst/n_state[1]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/processor_0/inst/state[0]} {design_1_i/processor_0/inst/state[1]}]]




