[submodule "misoc/cores/lm32/verilog/submodule"]
	path = misoc/cores/lm32/verilog/submodule
	url = https://github.com/m-labs/lm32.git
[submodule "misoc/cores/mor1kx/verilog"]
	path = misoc/cores/mor1kx/verilog
	url = https://github.com/m-labs/mor1kx.git
[submodule "misoc/software/compiler_rt"]
    path = misoc/software/compiler_rt
    url = https://github.com/llvm-mirror/compiler-rt.git
[submodule "misoc/cores/vexriscv/verilog"]
	path = misoc/cores/vexriscv/verilog
	url = https://github.com/m-labs/VexRiscv-verilog.git
