<stg><name>dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4></name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="16">
<![CDATA[
entry:18 %sext_ln70_21 = sext i16 %data_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln70_21"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:19 %mul_ln73_43 = mul i25 %sext_ln70_21, i25 165

]]></Node>
<StgValue><ssdm name="mul_ln73_43"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:22 %mul_ln73_44 = mul i25 %sext_ln70_21, i25 33554217

]]></Node>
<StgValue><ssdm name="mul_ln73_44"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:25 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_1_val_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="24">
<![CDATA[
entry:26 %sext_ln73 = sext i24 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:27 %shl_ln73_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_1_val_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln73_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="22">
<![CDATA[
entry:28 %sext_ln73_5 = sext i22 %shl_ln73_4

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:29 %add_ln73 = add i25 %sext_ln73, i25 %sext_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %trunc_ln42_66 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %add_ln73, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_66"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="16">
<![CDATA[
entry:73 %sext_ln70_25 = sext i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln70_25"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:74 %mul_ln42_20 = mul i26 %sext_ln70_25, i26 1194

]]></Node>
<StgValue><ssdm name="mul_ln42_20"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:76 %mul_ln42_21 = mul i26 %sext_ln70_25, i26 974

]]></Node>
<StgValue><ssdm name="mul_ln42_21"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:78 %mul_ln73_49 = mul i26 %sext_ln70_25, i26 439

]]></Node>
<StgValue><ssdm name="mul_ln73_49"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:19 %mul_ln73_43 = mul i25 %sext_ln70_21, i25 165

]]></Node>
<StgValue><ssdm name="mul_ln73_43"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %trunc_ln42_64 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_43, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_64"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:22 %mul_ln73_44 = mul i25 %sext_ln70_21, i25 33554217

]]></Node>
<StgValue><ssdm name="mul_ln73_44"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %trunc_ln42_65 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_44, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_65"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="26" op_0_bw="16">
<![CDATA[
entry:32 %sext_ln70_22 = sext i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln70_22"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="25" op_0_bw="16">
<![CDATA[
entry:33 %sext_ln70_23 = sext i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln70_23"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
entry:34 %shl_ln73_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %data_2_val_read, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln73_5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="23">
<![CDATA[
entry:35 %sext_ln73_6 = sext i23 %shl_ln73_5

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:36 %sub_ln73 = sub i24 0, i24 %sext_ln73_6

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:37 %shl_ln73_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %data_2_val_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln73_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="17">
<![CDATA[
entry:38 %sext_ln73_7 = sext i17 %shl_ln73_6

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:39 %sub_ln73_4 = sub i24 %sub_ln73, i24 %sext_ln73_7

]]></Node>
<StgValue><ssdm name="sub_ln73_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:40 %trunc_ln42_67 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %sub_ln73_4, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln42_67"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:42 %mul_ln73_45 = mul i25 %sext_ln70_23, i25 208

]]></Node>
<StgValue><ssdm name="mul_ln73_45"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:45 %mul_ln73_46 = mul i26 %sext_ln70_22, i26 67108403

]]></Node>
<StgValue><ssdm name="mul_ln73_46"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="16">
<![CDATA[
entry:47 %sext_ln42_23 = sext i16 %data_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln42_23"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:48 %shl_ln73_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %data_3_val_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln73_7"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="24">
<![CDATA[
entry:49 %sext_ln73_8 = sext i24 %shl_ln73_7

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:50 %shl_ln73_8 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %data_3_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="18">
<![CDATA[
entry:51 %sext_ln73_9 = sext i18 %shl_ln73_8

]]></Node>
<StgValue><ssdm name="sext_ln73_9"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:52 %sub_ln73_5 = sub i25 %sext_ln73_8, i25 %sext_ln73_9

]]></Node>
<StgValue><ssdm name="sub_ln73_5"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %trunc_ln42_70 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln73_5, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_70"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:55 %mul_ln73_47 = mul i26 %sext_ln42_23, i26 368

]]></Node>
<StgValue><ssdm name="mul_ln73_47"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:57 %mul_ln42_18 = mul i26 %sext_ln42_23, i26 758

]]></Node>
<StgValue><ssdm name="mul_ln42_18"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="16">
<![CDATA[
entry:60 %sext_ln70_24 = sext i16 %data_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln70_24"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:61 %mul_ln73_48 = mul i25 %sext_ln70_24, i25 33554284

]]></Node>
<StgValue><ssdm name="mul_ln73_48"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:74 %mul_ln42_20 = mul i26 %sext_ln70_25, i26 1194

]]></Node>
<StgValue><ssdm name="mul_ln42_20"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:75 %trunc_ln42_76 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_20, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_76"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:76 %mul_ln42_21 = mul i26 %sext_ln70_25, i26 974

]]></Node>
<StgValue><ssdm name="mul_ln42_21"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:77 %trunc_ln42_77 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_21, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_77"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:78 %mul_ln73_49 = mul i26 %sext_ln70_25, i26 439

]]></Node>
<StgValue><ssdm name="mul_ln73_49"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %trunc_ln42_78 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_49, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_78"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="26" op_0_bw="16">
<![CDATA[
entry:8 %sext_ln42 = sext i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="25" op_0_bw="16">
<![CDATA[
entry:9 %sext_ln70 = sext i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:10 %mul_ln73 = mul i25 %sext_ln70, i25 33554227

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:13 %mul_ln73_42 = mul i25 %sext_ln70, i25 33554253

]]></Node>
<StgValue><ssdm name="mul_ln73_42"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:16 %mul_ln42 = mul i26 %sext_ln42, i26 601

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="15">
<![CDATA[
entry:21 %sext_ln42_18 = sext i15 %trunc_ln42_64

]]></Node>
<StgValue><ssdm name="sext_ln42_18"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="14">
<![CDATA[
entry:41 %sext_ln42_21 = sext i14 %trunc_ln42_67

]]></Node>
<StgValue><ssdm name="sext_ln42_21"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:42 %mul_ln73_45 = mul i25 %sext_ln70_23, i25 208

]]></Node>
<StgValue><ssdm name="mul_ln73_45"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %trunc_ln42_68 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_45, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_68"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:45 %mul_ln73_46 = mul i26 %sext_ln70_22, i26 67108403

]]></Node>
<StgValue><ssdm name="mul_ln73_46"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %trunc_ln42_69 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_46, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_69"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:55 %mul_ln73_47 = mul i26 %sext_ln42_23, i26 368

]]></Node>
<StgValue><ssdm name="mul_ln73_47"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %trunc_ln42_71 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_47, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_71"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:57 %mul_ln42_18 = mul i26 %sext_ln42_23, i26 758

]]></Node>
<StgValue><ssdm name="mul_ln42_18"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %trunc_ln42_72 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_18, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_72"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="26" op_0_bw="16">
<![CDATA[
entry:59 %sext_ln42_25 = sext i16 %data_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln42_25"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:61 %mul_ln73_48 = mul i25 %sext_ln70_24, i25 33554284

]]></Node>
<StgValue><ssdm name="mul_ln73_48"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %trunc_ln42_73 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_48, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_73"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:64 %shl_ln73_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_4_val_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln73_9"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="22">
<![CDATA[
entry:65 %sext_ln73_10 = sext i22 %shl_ln73_9

]]></Node>
<StgValue><ssdm name="sext_ln73_10"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:66 %shl_ln73_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_4_val_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln73_s"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="19">
<![CDATA[
entry:67 %sext_ln73_11 = sext i19 %shl_ln73_s

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:68 %add_ln73_1 = add i23 %sext_ln73_10, i23 %sext_ln73_11

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:69 %trunc_ln42_74 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %add_ln73_1, i32 10, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln42_74"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:71 %mul_ln42_19 = mul i26 %sext_ln42_25, i26 541

]]></Node>
<StgValue><ssdm name="mul_ln42_19"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:80 %add_ln58 = add i16 %sext_ln42_18, i16 %sext_ln42_21

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:83 %add_ln58_63 = add i16 %trunc_ln42_76, i16 74

]]></Node>
<StgValue><ssdm name="add_ln58_63"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:89 %add_ln58_69 = add i16 %trunc_ln42_77, i16 219

]]></Node>
<StgValue><ssdm name="add_ln58_69"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:10 %mul_ln73 = mul i25 %sext_ln70, i25 33554227

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:13 %mul_ln73_42 = mul i25 %sext_ln70, i25 33554253

]]></Node>
<StgValue><ssdm name="mul_ln73_42"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %trunc_ln42_s = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_42, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:16 %mul_ln42 = mul i26 %sext_ln42, i26 601

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %trunc_ln42_63 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_63"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="15">
<![CDATA[
entry:24 %sext_ln42_19 = sext i15 %trunc_ln42_65

]]></Node>
<StgValue><ssdm name="sext_ln42_19"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="15">
<![CDATA[
entry:31 %sext_ln42_20 = sext i15 %trunc_ln42_66

]]></Node>
<StgValue><ssdm name="sext_ln42_20"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="15">
<![CDATA[
entry:44 %sext_ln42_22 = sext i15 %trunc_ln42_68

]]></Node>
<StgValue><ssdm name="sext_ln42_22"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="15">
<![CDATA[
entry:54 %sext_ln42_24 = sext i15 %trunc_ln42_70

]]></Node>
<StgValue><ssdm name="sext_ln42_24"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="15">
<![CDATA[
entry:63 %sext_ln42_26 = sext i15 %trunc_ln42_73

]]></Node>
<StgValue><ssdm name="sext_ln42_26"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="13">
<![CDATA[
entry:70 %sext_ln42_27 = sext i13 %trunc_ln42_74

]]></Node>
<StgValue><ssdm name="sext_ln42_27"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:71 %mul_ln42_19 = mul i26 %sext_ln42_25, i26 541

]]></Node>
<StgValue><ssdm name="mul_ln42_19"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:72 %trunc_ln42_75 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_19, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_75"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:82 %add_ln58_62 = add i16 %sext_ln42_24, i16 %sext_ln42_26

]]></Node>
<StgValue><ssdm name="add_ln58_62"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:84 %add_ln58_64 = add i16 %add_ln58_63, i16 %add_ln58_62

]]></Node>
<StgValue><ssdm name="add_ln58_64"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:86 %add_ln58_66 = add i16 %sext_ln42_19, i16 %sext_ln42_22

]]></Node>
<StgValue><ssdm name="add_ln58_66"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:88 %add_ln58_68 = add i16 %trunc_ln42_71, i16 %sext_ln42_27

]]></Node>
<StgValue><ssdm name="add_ln58_68"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:90 %add_ln58_70 = add i16 %add_ln58_69, i16 %add_ln58_68

]]></Node>
<StgValue><ssdm name="add_ln58_70"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:92 %add_ln58_72 = add i16 %sext_ln42_20, i16 %trunc_ln42_69

]]></Node>
<StgValue><ssdm name="add_ln58_72"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:95 %add_ln58_75 = add i16 %trunc_ln42_78, i16 27

]]></Node>
<StgValue><ssdm name="add_ln58_75"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="15">
<![CDATA[
entry:12 %sext_ln42_16 = sext i15 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln42_16"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="15">
<![CDATA[
entry:15 %sext_ln42_17 = sext i15 %trunc_ln42_s

]]></Node>
<StgValue><ssdm name="sext_ln42_17"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:81 %add_ln58_61 = add i16 %add_ln58, i16 %sext_ln42_16

]]></Node>
<StgValue><ssdm name="add_ln58_61"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:85 %add_ln58_65 = add i16 %add_ln58_64, i16 %add_ln58_61

]]></Node>
<StgValue><ssdm name="add_ln58_65"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:87 %add_ln58_67 = add i16 %add_ln58_66, i16 %sext_ln42_17

]]></Node>
<StgValue><ssdm name="add_ln58_67"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:91 %add_ln58_71 = add i16 %add_ln58_70, i16 %add_ln58_67

]]></Node>
<StgValue><ssdm name="add_ln58_71"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:94 %add_ln58_74 = add i16 %trunc_ln42_72, i16 %trunc_ln42_75

]]></Node>
<StgValue><ssdm name="add_ln58_74"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:96 %add_ln58_76 = add i16 %add_ln58_75, i16 %add_ln58_74

]]></Node>
<StgValue><ssdm name="add_ln58_76"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:93 %add_ln58_73 = add i16 %add_ln58_72, i16 %trunc_ln42_63

]]></Node>
<StgValue><ssdm name="add_ln58_73"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:97 %add_ln58_77 = add i16 %add_ln58_76, i16 %add_ln58_73

]]></Node>
<StgValue><ssdm name="add_ln58_77"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry:98 %mrv = insertvalue i48 <undef>, i16 %add_ln58_65

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry:99 %mrv_1 = insertvalue i48 %mrv, i16 %add_ln58_71

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry:100 %mrv_2 = insertvalue i48 %mrv_1, i16 %add_ln58_77

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="48">
<![CDATA[
entry:101 %ret_ln68 = ret i48 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
