$date
	Sat Jun 25 17:26:20 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dffp4_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module dffp $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
x!
$end
#5
1!
1"
#15
0"
#20
1"
#25
0"
0#
#40
0!
1"
#50
0"
#55
1#
#60
1!
1"
#65
0"
#70
1"
#75
0"
