$date
	Wed Jan  1 10:02:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 2 " x [1:0] $end
$var reg 2 # y [1:0] $end
$var integer 32 $ period [31:0] $end
$scope module uut $end
$var wire 2 % x [1:0] $end
$var wire 2 & y [1:0] $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b1111 $
b0 #
b0 "
1!
$end
#3
0!
b1 "
b1 %
#5
1!
b1 #
b1 &
#6
0!
b10 "
b10 %
#9
b11 "
b11 %
#10
0!
b10 #
b10 &
#12
b0 "
b0 %
#15
b1 "
b1 %
b11 #
b11 &
#18
0!
b10 "
b10 %
#20
b0 #
b0 &
#21
b11 "
b11 %
#24
1!
b0 "
b0 %
#25
0!
b1 #
b1 &
#27
1!
b1 "
b1 %
#30
1!
b10 "
b10 %
b10 #
b10 &
#33
0!
b11 "
b11 %
#35
1!
b11 #
b11 &
#36
0!
b0 "
b0 %
#39
b1 "
b1 %
#40
0!
b0 #
b0 &
#42
b10 "
b10 %
#45
b11 "
b11 %
b1 #
b1 &
#48
b0 "
b0 %
#50
b10 #
b10 &
#51
b1 "
b1 %
#54
1!
b10 "
b10 %
#55
0!
b11 #
b11 &
#57
1!
b11 "
b11 %
#60
1!
b0 "
b0 %
b0 #
b0 &
#63
0!
b1 "
b1 %
#65
1!
b1 #
b1 &
#66
0!
b10 "
b10 %
#69
b11 "
b11 %
#70
0!
b10 #
b10 &
#72
b0 "
b0 %
#75
b1 "
b1 %
b11 #
b11 &
#78
0!
b10 "
b10 %
#80
b0 #
b0 &
#81
b11 "
b11 %
#84
1!
b0 "
b0 %
#85
0!
b1 #
b1 &
#87
1!
b1 "
b1 %
#90
1!
b10 "
b10 %
b10 #
b10 &
#93
0!
b11 "
b11 %
#95
1!
b11 #
b11 &
#96
0!
b0 "
b0 %
#99
b1 "
b1 %
#100
0!
b0 #
b0 &
