
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//c++filt_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401728 <.init>:
  401728:	stp	x29, x30, [sp, #-16]!
  40172c:	mov	x29, sp
  401730:	bl	401bc0 <ferror@plt+0x60>
  401734:	ldp	x29, x30, [sp], #16
  401738:	ret

Disassembly of section .plt:

0000000000401740 <memcpy@plt-0x20>:
  401740:	stp	x16, x30, [sp, #-16]!
  401744:	adrp	x16, 414000 <ferror@plt+0x124a0>
  401748:	ldr	x17, [x16, #4088]
  40174c:	add	x16, x16, #0xff8
  401750:	br	x17
  401754:	nop
  401758:	nop
  40175c:	nop

0000000000401760 <memcpy@plt>:
  401760:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401764:	ldr	x17, [x16]
  401768:	add	x16, x16, #0x0
  40176c:	br	x17

0000000000401770 <memmove@plt>:
  401770:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401774:	ldr	x17, [x16, #8]
  401778:	add	x16, x16, #0x8
  40177c:	br	x17

0000000000401780 <mkstemps@plt>:
  401780:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401784:	ldr	x17, [x16, #16]
  401788:	add	x16, x16, #0x10
  40178c:	br	x17

0000000000401790 <cplus_demangle_name_to_style@plt>:
  401790:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401794:	ldr	x17, [x16, #24]
  401798:	add	x16, x16, #0x18
  40179c:	br	x17

00000000004017a0 <strlen@plt>:
  4017a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #32]
  4017a8:	add	x16, x16, #0x20
  4017ac:	br	x17

00000000004017b0 <fputs@plt>:
  4017b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #40]
  4017b8:	add	x16, x16, #0x28
  4017bc:	br	x17

00000000004017c0 <bfd_scan_vma@plt>:
  4017c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #48]
  4017c8:	add	x16, x16, #0x30
  4017cc:	br	x17

00000000004017d0 <exit@plt>:
  4017d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #56]
  4017d8:	add	x16, x16, #0x38
  4017dc:	br	x17

00000000004017e0 <bfd_arch_list@plt>:
  4017e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #64]
  4017e8:	add	x16, x16, #0x40
  4017ec:	br	x17

00000000004017f0 <bfd_set_default_target@plt>:
  4017f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #72]
  4017f8:	add	x16, x16, #0x48
  4017fc:	br	x17

0000000000401800 <ftell@plt>:
  401800:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401804:	ldr	x17, [x16, #80]
  401808:	add	x16, x16, #0x50
  40180c:	br	x17

0000000000401810 <sprintf@plt>:
  401810:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16, #88]
  401818:	add	x16, x16, #0x58
  40181c:	br	x17

0000000000401820 <putc@plt>:
  401820:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #96]
  401828:	add	x16, x16, #0x60
  40182c:	br	x17

0000000000401830 <fputc@plt>:
  401830:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #104]
  401838:	add	x16, x16, #0x68
  40183c:	br	x17

0000000000401840 <cplus_demangle_set_style@plt>:
  401840:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #112]
  401848:	add	x16, x16, #0x70
  40184c:	br	x17

0000000000401850 <ctime@plt>:
  401850:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #120]
  401858:	add	x16, x16, #0x78
  40185c:	br	x17

0000000000401860 <fclose@plt>:
  401860:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #128]
  401868:	add	x16, x16, #0x80
  40186c:	br	x17

0000000000401870 <atoi@plt>:
  401870:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #136]
  401878:	add	x16, x16, #0x88
  40187c:	br	x17

0000000000401880 <fopen@plt>:
  401880:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #144]
  401888:	add	x16, x16, #0x90
  40188c:	br	x17

0000000000401890 <xrealloc@plt>:
  401890:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #152]
  401898:	add	x16, x16, #0x98
  40189c:	br	x17

00000000004018a0 <bfd_target_list@plt>:
  4018a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #160]
  4018a8:	add	x16, x16, #0xa0
  4018ac:	br	x17

00000000004018b0 <__libc_start_main@plt>:
  4018b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #168]
  4018b8:	add	x16, x16, #0xa8
  4018bc:	br	x17

00000000004018c0 <bfd_get_error@plt>:
  4018c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #176]
  4018c8:	add	x16, x16, #0xb0
  4018cc:	br	x17

00000000004018d0 <memset@plt>:
  4018d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #184]
  4018d8:	add	x16, x16, #0xb8
  4018dc:	br	x17

00000000004018e0 <xmalloc@plt>:
  4018e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #192]
  4018e8:	add	x16, x16, #0xc0
  4018ec:	br	x17

00000000004018f0 <xmalloc_set_program_name@plt>:
  4018f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #200]
  4018f8:	add	x16, x16, #0xc8
  4018fc:	br	x17

0000000000401900 <xstrdup@plt>:
  401900:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #208]
  401908:	add	x16, x16, #0xd0
  40190c:	br	x17

0000000000401910 <strerror@plt>:
  401910:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #216]
  401918:	add	x16, x16, #0xd8
  40191c:	br	x17

0000000000401920 <close@plt>:
  401920:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #224]
  401928:	add	x16, x16, #0xe0
  40192c:	br	x17

0000000000401930 <strrchr@plt>:
  401930:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #232]
  401938:	add	x16, x16, #0xe8
  40193c:	br	x17

0000000000401940 <__gmon_start__@plt>:
  401940:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #240]
  401948:	add	x16, x16, #0xf0
  40194c:	br	x17

0000000000401950 <bfd_set_format@plt>:
  401950:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #248]
  401958:	add	x16, x16, #0xf8
  40195c:	br	x17

0000000000401960 <mkdtemp@plt>:
  401960:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #256]
  401968:	add	x16, x16, #0x100
  40196c:	br	x17

0000000000401970 <fseek@plt>:
  401970:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #264]
  401978:	add	x16, x16, #0x108
  40197c:	br	x17

0000000000401980 <abort@plt>:
  401980:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #272]
  401988:	add	x16, x16, #0x110
  40198c:	br	x17

0000000000401990 <access@plt>:
  401990:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #280]
  401998:	add	x16, x16, #0x118
  40199c:	br	x17

00000000004019a0 <bfd_close_all_done@plt>:
  4019a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #288]
  4019a8:	add	x16, x16, #0x120
  4019ac:	br	x17

00000000004019b0 <fread_unlocked@plt>:
  4019b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #296]
  4019b8:	add	x16, x16, #0x128
  4019bc:	br	x17

00000000004019c0 <getopt_long@plt>:
  4019c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #304]
  4019c8:	add	x16, x16, #0x130
  4019cc:	br	x17

00000000004019d0 <strcmp@plt>:
  4019d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #312]
  4019d8:	add	x16, x16, #0x138
  4019dc:	br	x17

00000000004019e0 <bfd_printable_arch_mach@plt>:
  4019e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #320]
  4019e8:	add	x16, x16, #0x140
  4019ec:	br	x17

00000000004019f0 <bfd_iterate_over_targets@plt>:
  4019f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #328]
  4019f8:	add	x16, x16, #0x148
  4019fc:	br	x17

0000000000401a00 <free@plt>:
  401a00:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #336]
  401a08:	add	x16, x16, #0x150
  401a0c:	br	x17

0000000000401a10 <getchar@plt>:
  401a10:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #344]
  401a18:	add	x16, x16, #0x158
  401a1c:	br	x17

0000000000401a20 <bfd_openw@plt>:
  401a20:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #352]
  401a28:	add	x16, x16, #0x160
  401a2c:	br	x17

0000000000401a30 <cplus_demangle@plt>:
  401a30:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #360]
  401a38:	add	x16, x16, #0x168
  401a3c:	br	x17

0000000000401a40 <fwrite@plt>:
  401a40:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #368]
  401a48:	add	x16, x16, #0x170
  401a4c:	br	x17

0000000000401a50 <bfd_set_error_program_name@plt>:
  401a50:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #376]
  401a58:	add	x16, x16, #0x178
  401a5c:	br	x17

0000000000401a60 <fflush@plt>:
  401a60:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #384]
  401a68:	add	x16, x16, #0x180
  401a6c:	br	x17

0000000000401a70 <strcpy@plt>:
  401a70:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #392]
  401a78:	add	x16, x16, #0x188
  401a7c:	br	x17

0000000000401a80 <memchr@plt>:
  401a80:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #400]
  401a88:	add	x16, x16, #0x190
  401a8c:	br	x17

0000000000401a90 <mkstemp@plt>:
  401a90:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #408]
  401a98:	add	x16, x16, #0x198
  401a9c:	br	x17

0000000000401aa0 <xexit@plt>:
  401aa0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #416]
  401aa8:	add	x16, x16, #0x1a0
  401aac:	br	x17

0000000000401ab0 <bfd_errmsg@plt>:
  401ab0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #424]
  401ab8:	add	x16, x16, #0x1a8
  401abc:	br	x17

0000000000401ac0 <dcgettext@plt>:
  401ac0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #432]
  401ac8:	add	x16, x16, #0x1b0
  401acc:	br	x17

0000000000401ad0 <vfprintf@plt>:
  401ad0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #440]
  401ad8:	add	x16, x16, #0x1b8
  401adc:	br	x17

0000000000401ae0 <printf@plt>:
  401ae0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #448]
  401ae8:	add	x16, x16, #0x1c0
  401aec:	br	x17

0000000000401af0 <__assert_fail@plt>:
  401af0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #456]
  401af8:	add	x16, x16, #0x1c8
  401afc:	br	x17

0000000000401b00 <__errno_location@plt>:
  401b00:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #464]
  401b08:	add	x16, x16, #0x1d0
  401b0c:	br	x17

0000000000401b10 <getenv@plt>:
  401b10:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #472]
  401b18:	add	x16, x16, #0x1d8
  401b1c:	br	x17

0000000000401b20 <putchar@plt>:
  401b20:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #480]
  401b28:	add	x16, x16, #0x1e0
  401b2c:	br	x17

0000000000401b30 <__xstat@plt>:
  401b30:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #488]
  401b38:	add	x16, x16, #0x1e8
  401b3c:	br	x17

0000000000401b40 <unlink@plt>:
  401b40:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #496]
  401b48:	add	x16, x16, #0x1f0
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #504]
  401b58:	add	x16, x16, #0x1f8
  401b5c:	br	x17

0000000000401b60 <ferror@plt>:
  401b60:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #512]
  401b68:	add	x16, x16, #0x200
  401b6c:	br	x17

Disassembly of section .text:

0000000000401b70 <.text>:
  401b70:	mov	x29, #0x0                   	// #0
  401b74:	mov	x30, #0x0                   	// #0
  401b78:	mov	x5, x0
  401b7c:	ldr	x1, [sp]
  401b80:	add	x2, sp, #0x8
  401b84:	mov	x6, sp
  401b88:	movz	x0, #0x0, lsl #48
  401b8c:	movk	x0, #0x0, lsl #32
  401b90:	movk	x0, #0x40, lsl #16
  401b94:	movk	x0, #0x1c7c
  401b98:	movz	x3, #0x0, lsl #48
  401b9c:	movk	x3, #0x0, lsl #32
  401ba0:	movk	x3, #0x40, lsl #16
  401ba4:	movk	x3, #0x3d08
  401ba8:	movz	x4, #0x0, lsl #48
  401bac:	movk	x4, #0x0, lsl #32
  401bb0:	movk	x4, #0x40, lsl #16
  401bb4:	movk	x4, #0x3d88
  401bb8:	bl	4018b0 <__libc_start_main@plt>
  401bbc:	bl	401980 <abort@plt>
  401bc0:	adrp	x0, 414000 <ferror@plt+0x124a0>
  401bc4:	ldr	x0, [x0, #4064]
  401bc8:	cbz	x0, 401bd0 <ferror@plt+0x70>
  401bcc:	b	401940 <__gmon_start__@plt>
  401bd0:	ret
  401bd4:	nop
  401bd8:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401bdc:	add	x0, x0, #0x220
  401be0:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  401be4:	add	x1, x1, #0x220
  401be8:	cmp	x1, x0
  401bec:	b.eq	401c04 <ferror@plt+0xa4>  // b.none
  401bf0:	adrp	x1, 403000 <ferror@plt+0x14a0>
  401bf4:	ldr	x1, [x1, #3512]
  401bf8:	cbz	x1, 401c04 <ferror@plt+0xa4>
  401bfc:	mov	x16, x1
  401c00:	br	x16
  401c04:	ret
  401c08:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401c0c:	add	x0, x0, #0x220
  401c10:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  401c14:	add	x1, x1, #0x220
  401c18:	sub	x1, x1, x0
  401c1c:	lsr	x2, x1, #63
  401c20:	add	x1, x2, x1, asr #3
  401c24:	cmp	xzr, x1, asr #1
  401c28:	asr	x1, x1, #1
  401c2c:	b.eq	401c44 <ferror@plt+0xe4>  // b.none
  401c30:	adrp	x2, 403000 <ferror@plt+0x14a0>
  401c34:	ldr	x2, [x2, #3520]
  401c38:	cbz	x2, 401c44 <ferror@plt+0xe4>
  401c3c:	mov	x16, x2
  401c40:	br	x16
  401c44:	ret
  401c48:	stp	x29, x30, [sp, #-32]!
  401c4c:	mov	x29, sp
  401c50:	str	x19, [sp, #16]
  401c54:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  401c58:	ldrb	w0, [x19, #584]
  401c5c:	cbnz	w0, 401c6c <ferror@plt+0x10c>
  401c60:	bl	401bd8 <ferror@plt+0x78>
  401c64:	mov	w0, #0x1                   	// #1
  401c68:	strb	w0, [x19, #584]
  401c6c:	ldr	x19, [sp, #16]
  401c70:	ldp	x29, x30, [sp], #32
  401c74:	ret
  401c78:	b	401c08 <ferror@plt+0xa8>
  401c7c:	sub	sp, sp, #0x70
  401c80:	stp	x29, x30, [sp, #16]
  401c84:	add	x29, sp, #0x10
  401c88:	stp	x26, x25, [sp, #48]
  401c8c:	stp	x24, x23, [sp, #64]
  401c90:	stp	x22, x21, [sp, #80]
  401c94:	stp	x20, x19, [sp, #96]
  401c98:	str	w0, [x29, #28]
  401c9c:	str	x1, [sp, #8]
  401ca0:	ldr	x0, [x1]
  401ca4:	adrp	x21, 41d000 <stdout@@GLIBC_2.17+0x7dc0>
  401ca8:	str	x27, [sp, #32]
  401cac:	str	x0, [x21, #616]
  401cb0:	bl	4018f0 <xmalloc_set_program_name@plt>
  401cb4:	ldr	x0, [x21, #616]
  401cb8:	bl	401a50 <bfd_set_error_program_name@plt>
  401cbc:	add	x0, x29, #0x1c
  401cc0:	add	x1, sp, #0x8
  401cc4:	bl	403798 <ferror@plt+0x1c38>
  401cc8:	adrp	x19, 403000 <ferror@plt+0x14a0>
  401ccc:	adrp	x20, 403000 <ferror@plt+0x14a0>
  401cd0:	adrp	x23, 403000 <ferror@plt+0x14a0>
  401cd4:	add	x19, x19, #0xfe0
  401cd8:	add	x20, x20, #0xe40
  401cdc:	add	x23, x23, #0xdc8
  401ce0:	adrp	x24, 415000 <memcpy@GLIBC_2.17>
  401ce4:	adrp	x25, 415000 <memcpy@GLIBC_2.17>
  401ce8:	mov	w26, #0x1                   	// #1
  401cec:	adrp	x22, 415000 <memcpy@GLIBC_2.17>
  401cf0:	ldr	w0, [x29, #28]
  401cf4:	ldr	x1, [sp, #8]
  401cf8:	mov	x2, x19
  401cfc:	mov	x3, x20
  401d00:	mov	x4, xzr
  401d04:	bl	4019c0 <getopt_long@plt>
  401d08:	add	w8, w0, #0x1
  401d0c:	cmp	w8, #0x77
  401d10:	b.hi	401cf0 <ferror@plt+0x190>  // b.pmore
  401d14:	adr	x9, 401cf0 <ferror@plt+0x190>
  401d18:	ldrb	w10, [x23, x8]
  401d1c:	add	x9, x9, x10, lsl #2
  401d20:	br	x9
  401d24:	ldr	w8, [x24, #536]
  401d28:	and	w8, w8, #0xfffbffff
  401d2c:	str	w8, [x24, #536]
  401d30:	b	401cf0 <ferror@plt+0x190>
  401d34:	ldr	x0, [x22, #560]
  401d38:	bl	401790 <cplus_demangle_name_to_style@plt>
  401d3c:	cbz	w0, 401f54 <ferror@plt+0x3f4>
  401d40:	bl	401840 <cplus_demangle_set_style@plt>
  401d44:	b	401cf0 <ferror@plt+0x190>
  401d48:	ldr	w8, [x24, #536]
  401d4c:	and	w8, w8, #0xfffffffe
  401d50:	str	w8, [x24, #536]
  401d54:	b	401cf0 <ferror@plt+0x190>
  401d58:	ldr	w8, [x24, #536]
  401d5c:	orr	w8, w8, #0x40000
  401d60:	str	w8, [x24, #536]
  401d64:	b	401cf0 <ferror@plt+0x190>
  401d68:	strb	w26, [x25, #588]
  401d6c:	b	401cf0 <ferror@plt+0x190>
  401d70:	ldr	w8, [x24, #536]
  401d74:	orr	w8, w8, #0x10
  401d78:	str	w8, [x24, #536]
  401d7c:	b	401cf0 <ferror@plt+0x190>
  401d80:	strb	wzr, [x25, #588]
  401d84:	b	401cf0 <ferror@plt+0x190>
  401d88:	ldr	w8, [x24, #536]
  401d8c:	and	w8, w8, #0xfffffff7
  401d90:	str	w8, [x24, #536]
  401d94:	b	401cf0 <ferror@plt+0x190>
  401d98:	adrp	x0, 403000 <ferror@plt+0x14a0>
  401d9c:	add	x0, x0, #0xfec
  401da0:	bl	4031e4 <ferror@plt+0x1684>
  401da4:	b	401f30 <ferror@plt+0x3d0>
  401da8:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  401dac:	ldr	w8, [x19, #568]
  401db0:	ldr	w9, [x29, #28]
  401db4:	cmp	w8, w9
  401db8:	b.ge	401dfc <ferror@plt+0x29c>  // b.tcont
  401dbc:	ldr	w8, [x19, #568]
  401dc0:	ldr	w9, [x29, #28]
  401dc4:	cmp	w8, w9
  401dc8:	b.ge	401f30 <ferror@plt+0x3d0>  // b.tcont
  401dcc:	ldr	x9, [sp, #8]
  401dd0:	ldr	x0, [x9, w8, sxtw #3]
  401dd4:	bl	402074 <ferror@plt+0x514>
  401dd8:	mov	w0, #0xa                   	// #10
  401ddc:	bl	401b20 <putchar@plt>
  401de0:	ldr	w8, [x19, #568]
  401de4:	ldr	w9, [x29, #28]
  401de8:	add	w8, w8, #0x1
  401dec:	cmp	w8, w9
  401df0:	str	w8, [x19, #568]
  401df4:	b.lt	401dcc <ferror@plt+0x26c>  // b.tstop
  401df8:	b	401f30 <ferror@plt+0x3d0>
  401dfc:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401e00:	ldr	w8, [x8, #544]
  401e04:	cmp	w8, #0x8, lsl #12
  401e08:	b.ge	401e28 <ferror@plt+0x2c8>  // b.tcont
  401e0c:	cmp	w8, #0x4
  401e10:	b.eq	401e64 <ferror@plt+0x304>  // b.none
  401e14:	cmp	w8, #0x100
  401e18:	b.eq	401e64 <ferror@plt+0x304>  // b.none
  401e1c:	cmp	w8, #0x4, lsl #12
  401e20:	b.eq	401e64 <ferror@plt+0x304>  // b.none
  401e24:	b	401e3c <ferror@plt+0x2dc>
  401e28:	b.eq	401e64 <ferror@plt+0x304>  // b.none
  401e2c:	cmp	w8, #0x20, lsl #12
  401e30:	b.eq	401e64 <ferror@plt+0x304>  // b.none
  401e34:	cmp	w8, #0x10, lsl #12
  401e38:	b.eq	401e64 <ferror@plt+0x304>  // b.none
  401e3c:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401e40:	add	x0, x0, #0x17
  401e44:	bl	402528 <ferror@plt+0x9c8>
  401e48:	mov	w0, w19
  401e4c:	bl	401b20 <putchar@plt>
  401e50:	cmp	w19, #0xa
  401e54:	b.ne	401e64 <ferror@plt+0x304>  // b.any
  401e58:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401e5c:	ldr	x0, [x8, #576]
  401e60:	bl	401a60 <fflush@plt>
  401e64:	bl	401a10 <getchar@plt>
  401e68:	cmn	w0, #0x1
  401e6c:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  401e70:	mov	w19, w0
  401e74:	cset	w22, eq  // eq = none
  401e78:	add	x20, x20, #0x24d
  401e7c:	b.eq	401f00 <ferror@plt+0x3a0>  // b.none
  401e80:	adrp	x23, 414000 <ferror@plt+0x124a0>
  401e84:	adrp	x21, 404000 <ferror@plt+0x24a0>
  401e88:	mov	w25, wzr
  401e8c:	add	x23, x23, #0xaf8
  401e90:	mov	w24, #0x8c                  	// #140
  401e94:	add	x21, x21, #0x49f
  401e98:	mov	w26, #0x7ffd                	// #32765
  401e9c:	b	401ec8 <ferror@plt+0x368>
  401ea0:	cmp	w25, w26
  401ea4:	b.hi	401f0c <ferror@plt+0x3ac>  // b.pmore
  401ea8:	add	w27, w25, #0x1
  401eac:	strb	w19, [x20, w25, uxtw]
  401eb0:	bl	401a10 <getchar@plt>
  401eb4:	cmn	w0, #0x1
  401eb8:	mov	w19, w0
  401ebc:	cset	w22, eq  // eq = none
  401ec0:	mov	w25, w27
  401ec4:	b.eq	401f10 <ferror@plt+0x3b0>  // b.none
  401ec8:	and	w8, w19, #0xff
  401ecc:	ldrh	w8, [x23, w8, uxtw #1]
  401ed0:	tst	w8, w24
  401ed4:	b.ne	401ea0 <ferror@plt+0x340>  // b.any
  401ed8:	mov	w2, #0x4                   	// #4
  401edc:	mov	x0, x21
  401ee0:	mov	w1, w19
  401ee4:	bl	401a80 <memchr@plt>
  401ee8:	cmp	w25, w26
  401eec:	b.hi	401ef4 <ferror@plt+0x394>  // b.pmore
  401ef0:	cbnz	x0, 401ea8 <ferror@plt+0x348>
  401ef4:	mov	w27, w25
  401ef8:	cbnz	w27, 401f14 <ferror@plt+0x3b4>
  401efc:	b	401f20 <ferror@plt+0x3c0>
  401f00:	mov	w27, wzr
  401f04:	cbnz	w27, 401f14 <ferror@plt+0x3b4>
  401f08:	b	401f20 <ferror@plt+0x3c0>
  401f0c:	mov	w27, w25
  401f10:	cbz	w27, 401f20 <ferror@plt+0x3c0>
  401f14:	mov	x0, x20
  401f18:	strb	wzr, [x20, w27, uxtw]
  401f1c:	bl	402074 <ferror@plt+0x514>
  401f20:	tbz	w22, #0, 401e48 <ferror@plt+0x2e8>
  401f24:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401f28:	ldr	x0, [x8, #576]
  401f2c:	bl	401a60 <fflush@plt>
  401f30:	mov	w0, wzr
  401f34:	ldp	x20, x19, [sp, #96]
  401f38:	ldp	x22, x21, [sp, #80]
  401f3c:	ldp	x24, x23, [sp, #64]
  401f40:	ldp	x26, x25, [sp, #48]
  401f44:	ldr	x27, [sp, #32]
  401f48:	ldp	x29, x30, [sp, #16]
  401f4c:	add	sp, sp, #0x70
  401f50:	ret
  401f54:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401f58:	ldr	x2, [x21, #616]
  401f5c:	ldr	x0, [x8, #552]
  401f60:	ldr	x3, [x22, #560]
  401f64:	adrp	x1, 403000 <ferror@plt+0x14a0>
  401f68:	add	x1, x1, #0xff4
  401f6c:	bl	401b50 <fprintf@plt>
  401f70:	mov	w0, #0x1                   	// #1
  401f74:	b	401f34 <ferror@plt+0x3d4>
  401f78:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401f7c:	ldr	x0, [x8, #552]
  401f80:	mov	w1, #0x1                   	// #1
  401f84:	bl	401f98 <ferror@plt+0x438>
  401f88:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  401f8c:	ldr	x0, [x8, #576]
  401f90:	mov	w1, wzr
  401f94:	bl	401f98 <ferror@plt+0x438>
  401f98:	stp	x29, x30, [sp, #-32]!
  401f9c:	adrp	x8, 41d000 <stdout@@GLIBC_2.17+0x7dc0>
  401fa0:	ldr	x2, [x8, #616]
  401fa4:	stp	x20, x19, [sp, #16]
  401fa8:	mov	w19, w1
  401fac:	adrp	x1, 404000 <ferror@plt+0x24a0>
  401fb0:	add	x1, x1, #0xc5
  401fb4:	mov	x29, sp
  401fb8:	mov	x20, x0
  401fbc:	bl	401b50 <fprintf@plt>
  401fc0:	adrp	x1, 404000 <ferror@plt+0x24a0>
  401fc4:	adrp	x2, 404000 <ferror@plt+0x24a0>
  401fc8:	add	x1, x1, #0xea
  401fcc:	add	x2, x2, #0x16
  401fd0:	mov	x0, x20
  401fd4:	bl	401b50 <fprintf@plt>
  401fd8:	adrp	x1, 404000 <ferror@plt+0x24a0>
  401fdc:	adrp	x2, 404000 <ferror@plt+0x24a0>
  401fe0:	add	x1, x1, #0x138
  401fe4:	add	x2, x2, #0x17c
  401fe8:	mov	x0, x20
  401fec:	bl	401b50 <fprintf@plt>
  401ff0:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401ff4:	add	x0, x0, #0x187
  401ff8:	mov	w1, #0x184                 	// #388
  401ffc:	mov	w2, #0x1                   	// #1
  402000:	mov	x3, x20
  402004:	bl	401a40 <fwrite@plt>
  402008:	mov	x0, x20
  40200c:	bl	402124 <ferror@plt+0x5c4>
  402010:	adrp	x0, 404000 <ferror@plt+0x24a0>
  402014:	add	x0, x0, #0xe7
  402018:	mov	w1, #0x2                   	// #2
  40201c:	mov	w2, #0x1                   	// #1
  402020:	mov	x3, x20
  402024:	bl	401a40 <fwrite@plt>
  402028:	adrp	x0, 404000 <ferror@plt+0x24a0>
  40202c:	add	x0, x0, #0x30c
  402030:	mov	w1, #0x150                 	// #336
  402034:	mov	w2, #0x1                   	// #1
  402038:	mov	x3, x20
  40203c:	bl	401a40 <fwrite@plt>
  402040:	cbnz	w19, 40206c <ferror@plt+0x50c>
  402044:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402048:	add	x1, x1, #0x45d
  40204c:	mov	w2, #0x5                   	// #5
  402050:	mov	x0, xzr
  402054:	bl	401ac0 <dcgettext@plt>
  402058:	adrp	x2, 404000 <ferror@plt+0x24a0>
  40205c:	mov	x1, x0
  402060:	add	x2, x2, #0x471
  402064:	mov	x0, x20
  402068:	bl	401b50 <fprintf@plt>
  40206c:	mov	w0, w19
  402070:	bl	4017d0 <exit@plt>
  402074:	stp	x29, x30, [sp, #-32]!
  402078:	stp	x20, x19, [sp, #16]
  40207c:	ldrb	w8, [x0]
  402080:	mov	x19, x0
  402084:	mov	x29, sp
  402088:	cmp	w8, #0x2e
  40208c:	b.eq	402098 <ferror@plt+0x538>  // b.none
  402090:	cmp	w8, #0x24
  402094:	b.ne	4020a0 <ferror@plt+0x540>  // b.any
  402098:	mov	w8, #0x1                   	// #1
  40209c:	b	4020a4 <ferror@plt+0x544>
  4020a0:	mov	w8, wzr
  4020a4:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  4020a8:	ldrb	w9, [x9, #588]
  4020ac:	cmp	w9, #0x1
  4020b0:	b.ne	4020c0 <ferror@plt+0x560>  // b.any
  4020b4:	ldrb	w9, [x19, w8, uxtw]
  4020b8:	cmp	w9, #0x5f
  4020bc:	cinc	w8, w8, eq  // eq = none
  4020c0:	adrp	x9, 415000 <memcpy@GLIBC_2.17>
  4020c4:	ldr	w1, [x9, #536]
  4020c8:	add	x0, x19, x8
  4020cc:	bl	401a30 <cplus_demangle@plt>
  4020d0:	cbz	x0, 402108 <ferror@plt+0x5a8>
  4020d4:	ldrb	w8, [x19]
  4020d8:	mov	x20, x0
  4020dc:	cmp	w8, #0x2e
  4020e0:	b.ne	4020ec <ferror@plt+0x58c>  // b.any
  4020e4:	mov	w0, #0x2e                  	// #46
  4020e8:	bl	401b20 <putchar@plt>
  4020ec:	adrp	x0, 404000 <ferror@plt+0x24a0>
  4020f0:	add	x0, x0, #0x514
  4020f4:	mov	x1, x20
  4020f8:	bl	401ae0 <printf@plt>
  4020fc:	mov	x0, x20
  402100:	bl	401a00 <free@plt>
  402104:	b	402118 <ferror@plt+0x5b8>
  402108:	adrp	x0, 404000 <ferror@plt+0x24a0>
  40210c:	add	x0, x0, #0x514
  402110:	mov	x1, x19
  402114:	bl	401ae0 <printf@plt>
  402118:	ldp	x20, x19, [sp, #16]
  40211c:	ldp	x29, x30, [sp], #32
  402120:	ret
  402124:	stp	x29, x30, [sp, #-48]!
  402128:	stp	x20, x19, [sp, #32]
  40212c:	adrp	x20, 414000 <ferror@plt+0x124a0>
  402130:	add	x20, x20, #0xcf8
  402134:	ldr	x2, [x20]
  402138:	adrp	x1, 404000 <ferror@plt+0x24a0>
  40213c:	add	x1, x1, #0x497
  402140:	str	x21, [sp, #16]
  402144:	mov	x29, sp
  402148:	mov	x19, x0
  40214c:	bl	401b50 <fprintf@plt>
  402150:	ldr	w8, [x20, #32]
  402154:	cbz	w8, 402180 <ferror@plt+0x620>
  402158:	add	x21, x20, #0x18
  40215c:	adrp	x20, 404000 <ferror@plt+0x24a0>
  402160:	add	x20, x20, #0x49b
  402164:	ldr	x2, [x21]
  402168:	mov	x0, x19
  40216c:	mov	x1, x20
  402170:	bl	401b50 <fprintf@plt>
  402174:	ldr	w8, [x21, #32]
  402178:	add	x21, x21, #0x18
  40217c:	cbnz	w8, 402164 <ferror@plt+0x604>
  402180:	mov	w0, #0x7d                  	// #125
  402184:	mov	x1, x19
  402188:	bl	401830 <fputc@plt>
  40218c:	ldp	x20, x19, [sp, #32]
  402190:	ldr	x21, [sp, #16]
  402194:	ldp	x29, x30, [sp], #48
  402198:	ret
  40219c:	stp	x29, x30, [sp, #-32]!
  4021a0:	stp	x20, x19, [sp, #16]
  4021a4:	mov	x29, sp
  4021a8:	mov	x19, x0
  4021ac:	bl	4018c0 <bfd_get_error@plt>
  4021b0:	cbnz	w0, 4021cc <ferror@plt+0x66c>
  4021b4:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4021b8:	add	x1, x1, #0x4a3
  4021bc:	mov	w2, #0x5                   	// #5
  4021c0:	mov	x0, xzr
  4021c4:	bl	401ac0 <dcgettext@plt>
  4021c8:	b	4021d0 <ferror@plt+0x670>
  4021cc:	bl	401ab0 <bfd_errmsg@plt>
  4021d0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4021d4:	mov	x20, x0
  4021d8:	ldr	x0, [x8, #576]
  4021dc:	bl	401a60 <fflush@plt>
  4021e0:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4021e4:	adrp	x9, 41d000 <stdout@@GLIBC_2.17+0x7dc0>
  4021e8:	ldr	x0, [x8, #552]
  4021ec:	ldr	x2, [x9, #616]
  4021f0:	cbnz	x19, 402208 <ferror@plt+0x6a8>
  4021f4:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4021f8:	add	x1, x1, #0x4be
  4021fc:	mov	x3, x20
  402200:	bl	401b50 <fprintf@plt>
  402204:	b	40221c <ferror@plt+0x6bc>
  402208:	adrp	x1, 404000 <ferror@plt+0x24a0>
  40220c:	add	x1, x1, #0x4ba
  402210:	mov	x3, x19
  402214:	mov	x4, x20
  402218:	bl	401b50 <fprintf@plt>
  40221c:	ldp	x20, x19, [sp, #16]
  402220:	ldp	x29, x30, [sp], #32
  402224:	ret
  402228:	sub	sp, sp, #0x130
  40222c:	stp	x29, x30, [sp, #224]
  402230:	add	x29, sp, #0xe0
  402234:	str	x28, [sp, #240]
  402238:	stp	x24, x23, [sp, #256]
  40223c:	stp	x22, x21, [sp, #272]
  402240:	stp	x20, x19, [sp, #288]
  402244:	mov	x19, x3
  402248:	mov	x22, x2
  40224c:	mov	x23, x1
  402250:	mov	x21, x0
  402254:	stp	x4, x5, [x29, #-96]
  402258:	stp	x6, x7, [x29, #-80]
  40225c:	stp	q0, q1, [sp]
  402260:	stp	q2, q3, [sp, #32]
  402264:	stp	q4, q5, [sp, #64]
  402268:	stp	q6, q7, [sp, #96]
  40226c:	bl	4018c0 <bfd_get_error@plt>
  402270:	cbnz	w0, 40228c <ferror@plt+0x72c>
  402274:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402278:	add	x1, x1, #0x4a3
  40227c:	mov	w2, #0x5                   	// #5
  402280:	mov	x0, xzr
  402284:	bl	401ac0 <dcgettext@plt>
  402288:	b	402290 <ferror@plt+0x730>
  40228c:	bl	401ab0 <bfd_errmsg@plt>
  402290:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  402294:	mov	x20, x0
  402298:	ldr	x0, [x8, #576]
  40229c:	bl	401a60 <fflush@plt>
  4022a0:	adrp	x24, 415000 <memcpy@GLIBC_2.17>
  4022a4:	adrp	x11, 41d000 <stdout@@GLIBC_2.17+0x7dc0>
  4022a8:	sub	x9, x29, #0x60
  4022ac:	ldr	x1, [x24, #552]
  4022b0:	ldr	x0, [x11, #616]
  4022b4:	add	x8, x29, #0x50
  4022b8:	add	x9, x9, #0x20
  4022bc:	mov	x10, sp
  4022c0:	stp	x8, x9, [x29, #-32]
  4022c4:	mov	x8, #0xffffffffffffffe0    	// #-32
  4022c8:	add	x10, x10, #0x80
  4022cc:	movk	x8, #0xff80, lsl #32
  4022d0:	stp	x10, x8, [x29, #-16]
  4022d4:	bl	4017b0 <fputs@plt>
  4022d8:	cbz	x23, 4022f0 <ferror@plt+0x790>
  4022dc:	cbnz	x21, 4022ec <ferror@plt+0x78c>
  4022e0:	mov	x0, x23
  4022e4:	bl	40239c <ferror@plt+0x83c>
  4022e8:	mov	x21, x0
  4022ec:	cbnz	x22, 402370 <ferror@plt+0x810>
  4022f0:	mov	x3, xzr
  4022f4:	ldr	x0, [x24, #552]
  4022f8:	cbnz	x3, 402384 <ferror@plt+0x824>
  4022fc:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402300:	add	x1, x1, #0x512
  402304:	mov	x2, x21
  402308:	bl	401b50 <fprintf@plt>
  40230c:	cbz	x19, 402340 <ferror@plt+0x7e0>
  402310:	ldr	x3, [x24, #552]
  402314:	adrp	x0, 404000 <ferror@plt+0x24a0>
  402318:	add	x0, x0, #0x4d1
  40231c:	mov	w1, #0x2                   	// #2
  402320:	mov	w2, #0x1                   	// #1
  402324:	bl	401a40 <fwrite@plt>
  402328:	ldp	q0, q1, [x29, #-32]
  40232c:	ldr	x0, [x24, #552]
  402330:	sub	x2, x29, #0x40
  402334:	mov	x1, x19
  402338:	stp	q0, q1, [x29, #-64]
  40233c:	bl	401ad0 <vfprintf@plt>
  402340:	ldr	x0, [x24, #552]
  402344:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402348:	add	x1, x1, #0x4c0
  40234c:	mov	x2, x20
  402350:	bl	401b50 <fprintf@plt>
  402354:	ldp	x20, x19, [sp, #288]
  402358:	ldp	x22, x21, [sp, #272]
  40235c:	ldp	x24, x23, [sp, #256]
  402360:	ldr	x28, [sp, #240]
  402364:	ldp	x29, x30, [sp, #224]
  402368:	add	sp, sp, #0x130
  40236c:	ret
  402370:	mov	x0, x22
  402374:	bl	40248c <ferror@plt+0x92c>
  402378:	mov	x3, x0
  40237c:	ldr	x0, [x24, #552]
  402380:	cbz	x3, 4022fc <ferror@plt+0x79c>
  402384:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402388:	add	x1, x1, #0x4c6
  40238c:	mov	x2, x21
  402390:	bl	401b50 <fprintf@plt>
  402394:	cbnz	x19, 402310 <ferror@plt+0x7b0>
  402398:	b	402340 <ferror@plt+0x7e0>
  40239c:	stp	x29, x30, [sp, #-48]!
  4023a0:	stp	x22, x21, [sp, #16]
  4023a4:	stp	x20, x19, [sp, #32]
  4023a8:	mov	x29, sp
  4023ac:	cbz	x0, 40246c <ferror@plt+0x90c>
  4023b0:	ldr	x20, [x0, #208]
  4023b4:	mov	x19, x0
  4023b8:	cbz	x20, 4023c8 <ferror@plt+0x868>
  4023bc:	mov	x0, x20
  4023c0:	bl	402ba8 <ferror@plt+0x1048>
  4023c4:	cbz	w0, 4023d4 <ferror@plt+0x874>
  4023c8:	mov	x0, x19
  4023cc:	bl	402ba0 <ferror@plt+0x1040>
  4023d0:	b	40245c <ferror@plt+0x8fc>
  4023d4:	mov	x0, x20
  4023d8:	bl	402ba0 <ferror@plt+0x1040>
  4023dc:	bl	4017a0 <strlen@plt>
  4023e0:	mov	x20, x0
  4023e4:	mov	x0, x19
  4023e8:	bl	402ba0 <ferror@plt+0x1040>
  4023ec:	bl	4017a0 <strlen@plt>
  4023f0:	adrp	x21, 41d000 <stdout@@GLIBC_2.17+0x7dc0>
  4023f4:	ldr	x8, [x21, #592]
  4023f8:	add	x9, x20, x0
  4023fc:	add	x20, x9, #0x3
  402400:	adrp	x22, 41d000 <stdout@@GLIBC_2.17+0x7dc0>
  402404:	cmp	x20, x8
  402408:	b.ls	402428 <ferror@plt+0x8c8>  // b.plast
  40240c:	cbz	x8, 402418 <ferror@plt+0x8b8>
  402410:	ldr	x0, [x22, #600]
  402414:	bl	401a00 <free@plt>
  402418:	add	x0, x20, x20, lsr #1
  40241c:	str	x0, [x21, #592]
  402420:	bl	4018e0 <xmalloc@plt>
  402424:	str	x0, [x22, #600]
  402428:	ldr	x0, [x19, #208]
  40242c:	ldr	x20, [x22, #600]
  402430:	bl	402ba0 <ferror@plt+0x1040>
  402434:	mov	x21, x0
  402438:	mov	x0, x19
  40243c:	bl	402ba0 <ferror@plt+0x1040>
  402440:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402444:	mov	x3, x0
  402448:	add	x1, x1, #0x71d
  40244c:	mov	x0, x20
  402450:	mov	x2, x21
  402454:	bl	401810 <sprintf@plt>
  402458:	ldr	x0, [x22, #600]
  40245c:	ldp	x20, x19, [sp, #32]
  402460:	ldp	x22, x21, [sp, #16]
  402464:	ldp	x29, x30, [sp], #48
  402468:	ret
  40246c:	adrp	x0, 404000 <ferror@plt+0x24a0>
  402470:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402474:	adrp	x3, 404000 <ferror@plt+0x24a0>
  402478:	add	x0, x0, #0x6c6
  40247c:	add	x1, x1, #0x6d3
  402480:	add	x3, x3, #0x6eb
  402484:	mov	w2, #0x281                 	// #641
  402488:	bl	401af0 <__assert_fail@plt>
  40248c:	ldr	x0, [x0]
  402490:	ret
  402494:	stp	x29, x30, [sp, #-16]!
  402498:	mov	x29, sp
  40249c:	bl	40219c <ferror@plt+0x63c>
  4024a0:	mov	w0, #0x1                   	// #1
  4024a4:	bl	401aa0 <xexit@plt>
  4024a8:	sub	sp, sp, #0x50
  4024ac:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  4024b0:	ldr	x8, [x8, #576]
  4024b4:	stp	x20, x19, [sp, #64]
  4024b8:	mov	x20, x0
  4024bc:	stp	x29, x30, [sp, #32]
  4024c0:	mov	x0, x8
  4024c4:	str	x21, [sp, #48]
  4024c8:	add	x29, sp, #0x20
  4024cc:	mov	x19, x1
  4024d0:	bl	401a60 <fflush@plt>
  4024d4:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  4024d8:	adrp	x8, 41d000 <stdout@@GLIBC_2.17+0x7dc0>
  4024dc:	ldr	x0, [x21, #552]
  4024e0:	ldr	x2, [x8, #616]
  4024e4:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4024e8:	add	x1, x1, #0x4cf
  4024ec:	bl	401b50 <fprintf@plt>
  4024f0:	ldp	q1, q0, [x19]
  4024f4:	ldr	x0, [x21, #552]
  4024f8:	mov	x2, sp
  4024fc:	mov	x1, x20
  402500:	stp	q1, q0, [sp]
  402504:	bl	401ad0 <vfprintf@plt>
  402508:	ldr	x1, [x21, #552]
  40250c:	mov	w0, #0xa                   	// #10
  402510:	bl	401820 <putc@plt>
  402514:	ldp	x20, x19, [sp, #64]
  402518:	ldr	x21, [sp, #48]
  40251c:	ldp	x29, x30, [sp, #32]
  402520:	add	sp, sp, #0x50
  402524:	ret
  402528:	sub	sp, sp, #0x120
  40252c:	stp	x29, x30, [sp, #256]
  402530:	add	x29, sp, #0x100
  402534:	mov	x8, #0xffffffffffffffc8    	// #-56
  402538:	mov	x9, sp
  40253c:	sub	x10, x29, #0x78
  402540:	movk	x8, #0xff80, lsl #32
  402544:	add	x11, x29, #0x20
  402548:	add	x9, x9, #0x80
  40254c:	add	x10, x10, #0x38
  402550:	stp	x9, x8, [x29, #-16]
  402554:	stp	x11, x10, [x29, #-32]
  402558:	stp	x1, x2, [x29, #-120]
  40255c:	stp	x3, x4, [x29, #-104]
  402560:	stp	x5, x6, [x29, #-88]
  402564:	stur	x7, [x29, #-72]
  402568:	stp	q0, q1, [sp]
  40256c:	ldp	q0, q1, [x29, #-32]
  402570:	sub	x1, x29, #0x40
  402574:	str	x28, [sp, #272]
  402578:	stp	q2, q3, [sp, #32]
  40257c:	stp	q4, q5, [sp, #64]
  402580:	stp	q6, q7, [sp, #96]
  402584:	stp	q0, q1, [x29, #-64]
  402588:	bl	4024a8 <ferror@plt+0x948>
  40258c:	mov	w0, #0x1                   	// #1
  402590:	bl	401aa0 <xexit@plt>
  402594:	sub	sp, sp, #0x120
  402598:	stp	x29, x30, [sp, #256]
  40259c:	add	x29, sp, #0x100
  4025a0:	mov	x8, #0xffffffffffffffc8    	// #-56
  4025a4:	mov	x9, sp
  4025a8:	sub	x10, x29, #0x78
  4025ac:	movk	x8, #0xff80, lsl #32
  4025b0:	add	x11, x29, #0x20
  4025b4:	add	x9, x9, #0x80
  4025b8:	add	x10, x10, #0x38
  4025bc:	stp	x9, x8, [x29, #-16]
  4025c0:	stp	x11, x10, [x29, #-32]
  4025c4:	stp	x1, x2, [x29, #-120]
  4025c8:	stp	x3, x4, [x29, #-104]
  4025cc:	stp	x5, x6, [x29, #-88]
  4025d0:	stur	x7, [x29, #-72]
  4025d4:	stp	q0, q1, [sp]
  4025d8:	ldp	q0, q1, [x29, #-32]
  4025dc:	sub	x1, x29, #0x40
  4025e0:	str	x28, [sp, #272]
  4025e4:	stp	q2, q3, [sp, #32]
  4025e8:	stp	q4, q5, [sp, #64]
  4025ec:	stp	q6, q7, [sp, #96]
  4025f0:	stp	q0, q1, [x29, #-64]
  4025f4:	bl	4024a8 <ferror@plt+0x948>
  4025f8:	ldr	x28, [sp, #272]
  4025fc:	ldp	x29, x30, [sp, #256]
  402600:	add	sp, sp, #0x120
  402604:	ret
  402608:	stp	x29, x30, [sp, #-32]!
  40260c:	adrp	x0, 404000 <ferror@plt+0x24a0>
  402610:	add	x0, x0, #0x4d4
  402614:	str	x19, [sp, #16]
  402618:	mov	x29, sp
  40261c:	bl	4017f0 <bfd_set_default_target@plt>
  402620:	cbz	w0, 402630 <ferror@plt+0xad0>
  402624:	ldr	x19, [sp, #16]
  402628:	ldp	x29, x30, [sp], #32
  40262c:	ret
  402630:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402634:	add	x1, x1, #0x4ee
  402638:	mov	w2, #0x5                   	// #5
  40263c:	mov	x0, xzr
  402640:	bl	401ac0 <dcgettext@plt>
  402644:	mov	x19, x0
  402648:	bl	4018c0 <bfd_get_error@plt>
  40264c:	bl	401ab0 <bfd_errmsg@plt>
  402650:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402654:	mov	x2, x0
  402658:	add	x1, x1, #0x4d4
  40265c:	mov	x0, x19
  402660:	bl	402528 <ferror@plt+0x9c8>
  402664:	stp	x29, x30, [sp, #-48]!
  402668:	adrp	x8, 415000 <memcpy@GLIBC_2.17>
  40266c:	ldr	x8, [x8, #576]
  402670:	stp	x20, x19, [sp, #32]
  402674:	mov	x19, x0
  402678:	str	x21, [sp, #16]
  40267c:	mov	x0, x8
  402680:	mov	x29, sp
  402684:	bl	401a60 <fflush@plt>
  402688:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  40268c:	ldr	x20, [x21, #552]
  402690:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402694:	add	x1, x1, #0x517
  402698:	mov	w2, #0x5                   	// #5
  40269c:	mov	x0, xzr
  4026a0:	bl	401ac0 <dcgettext@plt>
  4026a4:	adrp	x8, 41d000 <stdout@@GLIBC_2.17+0x7dc0>
  4026a8:	ldr	x2, [x8, #616]
  4026ac:	mov	x1, x0
  4026b0:	mov	x0, x20
  4026b4:	bl	401b50 <fprintf@plt>
  4026b8:	ldr	x2, [x19]
  4026bc:	ldr	x1, [x21, #552]
  4026c0:	cbz	x2, 4026e8 <ferror@plt+0xb88>
  4026c4:	add	x20, x19, #0x8
  4026c8:	adrp	x19, 404000 <ferror@plt+0x24a0>
  4026cc:	add	x19, x19, #0x513
  4026d0:	mov	x0, x1
  4026d4:	mov	x1, x19
  4026d8:	bl	401b50 <fprintf@plt>
  4026dc:	ldr	x2, [x20], #8
  4026e0:	ldr	x1, [x21, #552]
  4026e4:	cbnz	x2, 4026d0 <ferror@plt+0xb70>
  4026e8:	mov	w0, #0xa                   	// #10
  4026ec:	bl	401830 <fputc@plt>
  4026f0:	ldp	x20, x19, [sp, #32]
  4026f4:	ldr	x21, [sp, #16]
  4026f8:	ldp	x29, x30, [sp], #48
  4026fc:	ret
  402700:	stp	x29, x30, [sp, #-48]!
  402704:	stp	x20, x19, [sp, #32]
  402708:	mov	x19, x1
  40270c:	stp	x22, x21, [sp, #16]
  402710:	mov	x29, sp
  402714:	cbz	x0, 402744 <ferror@plt+0xbe4>
  402718:	adrp	x1, 404000 <ferror@plt+0x24a0>
  40271c:	mov	x20, x0
  402720:	add	x1, x1, #0x540
  402724:	mov	w2, #0x5                   	// #5
  402728:	mov	x0, xzr
  40272c:	bl	401ac0 <dcgettext@plt>
  402730:	mov	x1, x0
  402734:	mov	x0, x19
  402738:	mov	x2, x20
  40273c:	bl	401b50 <fprintf@plt>
  402740:	b	402760 <ferror@plt+0xc00>
  402744:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402748:	add	x1, x1, #0x52d
  40274c:	mov	w2, #0x5                   	// #5
  402750:	bl	401ac0 <dcgettext@plt>
  402754:	mov	x1, x0
  402758:	mov	x0, x19
  40275c:	bl	401b50 <fprintf@plt>
  402760:	bl	4018a0 <bfd_target_list@plt>
  402764:	ldr	x2, [x0]
  402768:	mov	x20, x0
  40276c:	cbz	x2, 402790 <ferror@plt+0xc30>
  402770:	adrp	x21, 404000 <ferror@plt+0x24a0>
  402774:	add	x22, x20, #0x8
  402778:	add	x21, x21, #0x513
  40277c:	mov	x0, x19
  402780:	mov	x1, x21
  402784:	bl	401b50 <fprintf@plt>
  402788:	ldr	x2, [x22], #8
  40278c:	cbnz	x2, 40277c <ferror@plt+0xc1c>
  402790:	mov	w0, #0xa                   	// #10
  402794:	mov	x1, x19
  402798:	bl	401830 <fputc@plt>
  40279c:	mov	x0, x20
  4027a0:	bl	401a00 <free@plt>
  4027a4:	ldp	x20, x19, [sp, #32]
  4027a8:	ldp	x22, x21, [sp, #16]
  4027ac:	ldp	x29, x30, [sp], #48
  4027b0:	ret
  4027b4:	stp	x29, x30, [sp, #-48]!
  4027b8:	stp	x20, x19, [sp, #32]
  4027bc:	mov	x19, x1
  4027c0:	stp	x22, x21, [sp, #16]
  4027c4:	mov	x29, sp
  4027c8:	cbz	x0, 4027f8 <ferror@plt+0xc98>
  4027cc:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4027d0:	mov	x20, x0
  4027d4:	add	x1, x1, #0x570
  4027d8:	mov	w2, #0x5                   	// #5
  4027dc:	mov	x0, xzr
  4027e0:	bl	401ac0 <dcgettext@plt>
  4027e4:	mov	x1, x0
  4027e8:	mov	x0, x19
  4027ec:	mov	x2, x20
  4027f0:	bl	401b50 <fprintf@plt>
  4027f4:	b	402814 <ferror@plt+0xcb4>
  4027f8:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4027fc:	add	x1, x1, #0x557
  402800:	mov	w2, #0x5                   	// #5
  402804:	bl	401ac0 <dcgettext@plt>
  402808:	mov	x1, x0
  40280c:	mov	x0, x19
  402810:	bl	401b50 <fprintf@plt>
  402814:	bl	4017e0 <bfd_arch_list@plt>
  402818:	ldr	x2, [x0]
  40281c:	mov	x20, x0
  402820:	cbz	x2, 402844 <ferror@plt+0xce4>
  402824:	adrp	x21, 404000 <ferror@plt+0x24a0>
  402828:	add	x22, x20, #0x8
  40282c:	add	x21, x21, #0x513
  402830:	mov	x0, x19
  402834:	mov	x1, x21
  402838:	bl	401b50 <fprintf@plt>
  40283c:	ldr	x2, [x22], #8
  402840:	cbnz	x2, 402830 <ferror@plt+0xcd0>
  402844:	mov	w0, #0xa                   	// #10
  402848:	mov	x1, x19
  40284c:	bl	401830 <fputc@plt>
  402850:	mov	x0, x20
  402854:	bl	401a00 <free@plt>
  402858:	ldp	x20, x19, [sp, #32]
  40285c:	ldp	x22, x21, [sp, #16]
  402860:	ldp	x29, x30, [sp], #48
  402864:	ret
  402868:	sub	sp, sp, #0x30
  40286c:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402870:	add	x1, x1, #0x58d
  402874:	mov	w2, #0x5                   	// #5
  402878:	mov	x0, xzr
  40287c:	stp	x29, x30, [sp, #32]
  402880:	add	x29, sp, #0x20
  402884:	bl	401ac0 <dcgettext@plt>
  402888:	adrp	x1, 404000 <ferror@plt+0x24a0>
  40288c:	add	x1, x1, #0x5a9
  402890:	bl	401ae0 <printf@plt>
  402894:	mov	x0, sp
  402898:	bl	4028bc <ferror@plt+0xd5c>
  40289c:	ldr	w8, [sp, #8]
  4028a0:	cbnz	w8, 4028ac <ferror@plt+0xd4c>
  4028a4:	mov	x0, sp
  4028a8:	bl	402908 <ferror@plt+0xda8>
  4028ac:	ldr	w0, [sp, #8]
  4028b0:	ldp	x29, x30, [sp, #32]
  4028b4:	add	sp, sp, #0x30
  4028b8:	ret
  4028bc:	stp	x29, x30, [sp, #-32]!
  4028c0:	str	x19, [sp, #16]
  4028c4:	mov	x19, x0
  4028c8:	mov	x0, xzr
  4028cc:	mov	x29, sp
  4028d0:	bl	403cec <ferror@plt+0x218c>
  4028d4:	stp	x0, xzr, [x19]
  4028d8:	adrp	x0, 402000 <ferror@plt+0x4a0>
  4028dc:	add	x0, x0, #0xe70
  4028e0:	mov	x1, x19
  4028e4:	stp	xzr, xzr, [x19, #16]
  4028e8:	bl	4019f0 <bfd_iterate_over_targets@plt>
  4028ec:	ldr	x0, [x19]
  4028f0:	bl	401b40 <unlink@plt>
  4028f4:	ldr	x0, [x19]
  4028f8:	bl	401a00 <free@plt>
  4028fc:	ldr	x19, [sp, #16]
  402900:	ldp	x29, x30, [sp], #32
  402904:	ret
  402908:	stp	x29, x30, [sp, #-96]!
  40290c:	stp	x22, x21, [sp, #64]
  402910:	stp	x20, x19, [sp, #80]
  402914:	mov	x19, x0
  402918:	mov	w20, wzr
  40291c:	mov	w21, #0x2                   	// #2
  402920:	stp	x28, x27, [sp, #16]
  402924:	stp	x26, x25, [sp, #32]
  402928:	stp	x24, x23, [sp, #48]
  40292c:	mov	x29, sp
  402930:	mov	w0, w21
  402934:	mov	x1, xzr
  402938:	bl	4019e0 <bfd_printable_arch_mach@plt>
  40293c:	bl	4017a0 <strlen@plt>
  402940:	cmp	w20, w0
  402944:	add	w21, w21, #0x1
  402948:	csel	w20, w0, w20, lt  // lt = tstop
  40294c:	cmp	w21, #0x59
  402950:	b.ne	402930 <ferror@plt+0xdd0>  // b.any
  402954:	adrp	x0, 404000 <ferror@plt+0x24a0>
  402958:	add	x0, x0, #0x770
  40295c:	bl	401b10 <getenv@plt>
  402960:	cbz	x0, 402968 <ferror@plt+0xe08>
  402964:	bl	401870 <atoi@plt>
  402968:	ldr	w8, [x19, #12]
  40296c:	cmp	w8, #0x1
  402970:	b.lt	402a64 <ferror@plt+0xf04>  // b.tstop
  402974:	cmp	w0, #0x0
  402978:	mov	w8, #0x50                  	// #80
  40297c:	mvn	w9, w20
  402980:	adrp	x24, 404000 <ferror@plt+0x24a0>
  402984:	adrp	x25, 404000 <ferror@plt+0x24a0>
  402988:	csel	w8, w8, w0, eq  // eq = none
  40298c:	adrp	x27, 404000 <ferror@plt+0x24a0>
  402990:	mov	w22, wzr
  402994:	add	w21, w20, #0x1
  402998:	add	x24, x24, #0x4d2
  40299c:	add	x25, x25, #0x77d
  4029a0:	add	w26, w8, w9
  4029a4:	add	x27, x27, #0x786
  4029a8:	b	4029b8 <ferror@plt+0xe58>
  4029ac:	ldr	w8, [x19, #12]
  4029b0:	cmp	w22, w8
  4029b4:	b.ge	402a64 <ferror@plt+0xf04>  // b.tcont
  4029b8:	mov	w0, w22
  4029bc:	mov	w1, w26
  4029c0:	mov	x2, x19
  4029c4:	mov	w28, w22
  4029c8:	bl	403064 <ferror@plt+0x1504>
  4029cc:	mov	w22, w0
  4029d0:	adrp	x0, 404000 <ferror@plt+0x24a0>
  4029d4:	add	x0, x0, #0x778
  4029d8:	mov	w1, w21
  4029dc:	mov	x2, x24
  4029e0:	bl	401ae0 <printf@plt>
  4029e4:	mov	w0, w28
  4029e8:	mov	w1, w22
  4029ec:	mov	x2, x19
  4029f0:	bl	4030d4 <ferror@plt+0x1574>
  4029f4:	mov	w0, #0xa                   	// #10
  4029f8:	bl	401b20 <putchar@plt>
  4029fc:	mov	w23, #0x2                   	// #2
  402a00:	b	402a10 <ferror@plt+0xeb0>
  402a04:	add	w23, w23, #0x1
  402a08:	cmp	w23, #0x59
  402a0c:	b.eq	4029ac <ferror@plt+0xe4c>  // b.none
  402a10:	mov	w0, w23
  402a14:	mov	x1, xzr
  402a18:	bl	4019e0 <bfd_printable_arch_mach@plt>
  402a1c:	mov	x1, x25
  402a20:	bl	4019d0 <strcmp@plt>
  402a24:	cbz	w0, 402a04 <ferror@plt+0xea4>
  402a28:	mov	w0, w23
  402a2c:	mov	x1, xzr
  402a30:	bl	4019e0 <bfd_printable_arch_mach@plt>
  402a34:	mov	x2, x0
  402a38:	mov	x0, x27
  402a3c:	mov	w1, w20
  402a40:	bl	401ae0 <printf@plt>
  402a44:	mov	w0, w28
  402a48:	mov	w1, w22
  402a4c:	mov	w2, w23
  402a50:	mov	x3, x19
  402a54:	bl	403130 <ferror@plt+0x15d0>
  402a58:	mov	w0, #0xa                   	// #10
  402a5c:	bl	401b20 <putchar@plt>
  402a60:	b	402a04 <ferror@plt+0xea4>
  402a64:	ldp	x20, x19, [sp, #80]
  402a68:	ldp	x22, x21, [sp, #64]
  402a6c:	ldp	x24, x23, [sp, #48]
  402a70:	ldp	x26, x25, [sp, #32]
  402a74:	ldp	x28, x27, [sp, #16]
  402a78:	ldp	x29, x30, [sp], #96
  402a7c:	ret
  402a80:	sub	sp, sp, #0xf0
  402a84:	stp	x22, x21, [sp, #208]
  402a88:	stp	x20, x19, [sp, #224]
  402a8c:	mov	w21, w3
  402a90:	mov	x20, x1
  402a94:	mov	x19, x0
  402a98:	stp	x29, x30, [sp, #192]
  402a9c:	add	x29, sp, #0xc0
  402aa0:	cbz	w2, 402b3c <ferror@plt+0xfdc>
  402aa4:	ldr	x8, [x20, #8]
  402aa8:	add	x1, sp, #0x40
  402aac:	mov	x0, x20
  402ab0:	ldr	x8, [x8, #480]
  402ab4:	blr	x8
  402ab8:	cbnz	w0, 402b3c <ferror@plt+0xfdc>
  402abc:	ldr	x8, [sp, #152]
  402ac0:	mov	x0, sp
  402ac4:	str	x8, [sp]
  402ac8:	bl	401850 <ctime@plt>
  402acc:	cbz	x0, 402aec <ferror@plt+0xf8c>
  402ad0:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402ad4:	add	x2, x0, #0x4
  402ad8:	add	x3, x0, #0x14
  402adc:	add	x1, x1, #0x5d1
  402ae0:	add	x0, sp, #0xc
  402ae4:	bl	401810 <sprintf@plt>
  402ae8:	b	402b08 <ferror@plt+0xfa8>
  402aec:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402af0:	add	x1, x1, #0x5bd
  402af4:	mov	w2, #0x5                   	// #5
  402af8:	bl	401ac0 <dcgettext@plt>
  402afc:	mov	x1, x0
  402b00:	add	x0, sp, #0xc
  402b04:	bl	401810 <sprintf@plt>
  402b08:	ldr	w0, [sp, #80]
  402b0c:	add	x1, sp, #0x34
  402b10:	add	x22, sp, #0x34
  402b14:	bl	40323c <ferror@plt+0x16dc>
  402b18:	ldr	x5, [sp, #112]
  402b1c:	ldp	w3, w4, [sp, #88]
  402b20:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402b24:	orr	x2, x22, #0x1
  402b28:	add	x1, x1, #0x5dc
  402b2c:	add	x6, sp, #0xc
  402b30:	mov	x0, x19
  402b34:	strb	wzr, [sp, #62]
  402b38:	bl	401b50 <fprintf@plt>
  402b3c:	mov	x0, x20
  402b40:	bl	402ba0 <ferror@plt+0x1040>
  402b44:	mov	x1, x19
  402b48:	bl	4017b0 <fputs@plt>
  402b4c:	cbz	w21, 402b80 <ferror@plt+0x1020>
  402b50:	mov	x0, x20
  402b54:	bl	402ba8 <ferror@plt+0x1048>
  402b58:	cbz	w0, 402b68 <ferror@plt+0x1008>
  402b5c:	ldr	x2, [x20, #96]
  402b60:	cbnz	x2, 402b70 <ferror@plt+0x1010>
  402b64:	cbnz	w0, 402b80 <ferror@plt+0x1020>
  402b68:	ldr	x2, [x20, #88]
  402b6c:	cbz	x2, 402b80 <ferror@plt+0x1020>
  402b70:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402b74:	add	x1, x1, #0x5f0
  402b78:	mov	x0, x19
  402b7c:	bl	401b50 <fprintf@plt>
  402b80:	mov	w0, #0xa                   	// #10
  402b84:	mov	x1, x19
  402b88:	bl	401830 <fputc@plt>
  402b8c:	ldp	x20, x19, [sp, #224]
  402b90:	ldp	x22, x21, [sp, #208]
  402b94:	ldp	x29, x30, [sp, #192]
  402b98:	add	sp, sp, #0xf0
  402b9c:	ret
  402ba0:	ldr	x0, [x0]
  402ba4:	ret
  402ba8:	ldrh	w8, [x0, #76]
  402bac:	ubfx	w0, w8, #7, #1
  402bb0:	ret
  402bb4:	stp	x29, x30, [sp, #-32]!
  402bb8:	str	x19, [sp, #16]
  402bbc:	mov	x29, sp
  402bc0:	bl	402bf8 <ferror@plt+0x1098>
  402bc4:	mov	x19, x0
  402bc8:	bl	401a90 <mkstemp@plt>
  402bcc:	cmn	w0, #0x1
  402bd0:	b.eq	402bdc <ferror@plt+0x107c>  // b.none
  402bd4:	bl	401920 <close@plt>
  402bd8:	b	402be8 <ferror@plt+0x1088>
  402bdc:	mov	x0, x19
  402be0:	bl	401a00 <free@plt>
  402be4:	mov	x19, xzr
  402be8:	mov	x0, x19
  402bec:	ldr	x19, [sp, #16]
  402bf0:	ldp	x29, x30, [sp], #32
  402bf4:	ret
  402bf8:	stp	x29, x30, [sp, #-48]!
  402bfc:	mov	w1, #0x2f                  	// #47
  402c00:	stp	x22, x21, [sp, #16]
  402c04:	stp	x20, x19, [sp, #32]
  402c08:	mov	x29, sp
  402c0c:	mov	x20, x0
  402c10:	mov	w22, #0x2f                  	// #47
  402c14:	bl	401930 <strrchr@plt>
  402c18:	cbz	x0, 402c44 <ferror@plt+0x10e4>
  402c1c:	sub	x21, x0, x20
  402c20:	add	x0, x21, #0xb
  402c24:	bl	4018e0 <xmalloc@plt>
  402c28:	mov	x1, x20
  402c2c:	mov	x2, x21
  402c30:	mov	x19, x0
  402c34:	bl	401760 <memcpy@plt>
  402c38:	add	x8, x21, #0x1
  402c3c:	strb	w22, [x19, x21]
  402c40:	b	402c54 <ferror@plt+0x10f4>
  402c44:	mov	w0, #0x9                   	// #9
  402c48:	bl	4018e0 <xmalloc@plt>
  402c4c:	mov	x19, x0
  402c50:	mov	x8, xzr
  402c54:	adrp	x9, 404000 <ferror@plt+0x24a0>
  402c58:	add	x9, x9, #0x78b
  402c5c:	ldr	x9, [x9]
  402c60:	add	x8, x19, x8
  402c64:	mov	x0, x19
  402c68:	ldp	x20, x19, [sp, #32]
  402c6c:	ldp	x22, x21, [sp, #16]
  402c70:	str	x9, [x8]
  402c74:	strb	wzr, [x8, #8]
  402c78:	ldp	x29, x30, [sp], #48
  402c7c:	ret
  402c80:	stp	x29, x30, [sp, #-16]!
  402c84:	mov	x29, sp
  402c88:	bl	402bf8 <ferror@plt+0x1098>
  402c8c:	bl	401960 <mkdtemp@plt>
  402c90:	ldp	x29, x30, [sp], #16
  402c94:	ret
  402c98:	sub	sp, sp, #0x30
  402c9c:	stp	x20, x19, [sp, #32]
  402ca0:	mov	x20, x1
  402ca4:	add	x1, sp, #0x8
  402ca8:	mov	w2, wzr
  402cac:	stp	x29, x30, [sp, #16]
  402cb0:	add	x29, sp, #0x10
  402cb4:	mov	x19, x0
  402cb8:	bl	4017c0 <bfd_scan_vma@plt>
  402cbc:	ldr	x8, [sp, #8]
  402cc0:	ldrb	w8, [x8]
  402cc4:	cbnz	w8, 402cd8 <ferror@plt+0x1178>
  402cc8:	ldp	x20, x19, [sp, #32]
  402ccc:	ldp	x29, x30, [sp, #16]
  402cd0:	add	sp, sp, #0x30
  402cd4:	ret
  402cd8:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402cdc:	add	x1, x1, #0x5f7
  402ce0:	mov	w2, #0x5                   	// #5
  402ce4:	mov	x0, xzr
  402ce8:	bl	401ac0 <dcgettext@plt>
  402cec:	mov	x1, x20
  402cf0:	mov	x2, x19
  402cf4:	bl	402528 <ferror@plt+0x9c8>
  402cf8:	sub	sp, sp, #0xa0
  402cfc:	stp	x29, x30, [sp, #128]
  402d00:	stp	x20, x19, [sp, #144]
  402d04:	add	x29, sp, #0x80
  402d08:	cbz	x0, 402dc8 <ferror@plt+0x1268>
  402d0c:	mov	x1, sp
  402d10:	mov	x19, x0
  402d14:	bl	403d90 <ferror@plt+0x2230>
  402d18:	tbnz	w0, #31, 402d40 <ferror@plt+0x11e0>
  402d1c:	ldr	w8, [sp, #16]
  402d20:	and	w8, w8, #0xf000
  402d24:	cmp	w8, #0x8, lsl #12
  402d28:	b.eq	402d5c <ferror@plt+0x11fc>  // b.none
  402d2c:	cmp	w8, #0x4, lsl #12
  402d30:	b.ne	402d70 <ferror@plt+0x1210>  // b.any
  402d34:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402d38:	add	x1, x1, #0x649
  402d3c:	b	402d78 <ferror@plt+0x1218>
  402d40:	bl	401b00 <__errno_location@plt>
  402d44:	ldr	w8, [x0]
  402d48:	cmp	w8, #0x2
  402d4c:	b.ne	402d90 <ferror@plt+0x1230>  // b.any
  402d50:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402d54:	add	x1, x1, #0x60a
  402d58:	b	402d78 <ferror@plt+0x1218>
  402d5c:	ldr	x0, [sp, #48]
  402d60:	tbz	x0, #63, 402dcc <ferror@plt+0x126c>
  402d64:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402d68:	add	x1, x1, #0x68c
  402d6c:	b	402d78 <ferror@plt+0x1218>
  402d70:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402d74:	add	x1, x1, #0x666
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	mov	x0, xzr
  402d80:	bl	401ac0 <dcgettext@plt>
  402d84:	mov	x1, x19
  402d88:	bl	402594 <ferror@plt+0xa34>
  402d8c:	b	402dc8 <ferror@plt+0x1268>
  402d90:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402d94:	mov	x20, x0
  402d98:	add	x1, x1, #0x61d
  402d9c:	mov	w2, #0x5                   	// #5
  402da0:	mov	x0, xzr
  402da4:	bl	401ac0 <dcgettext@plt>
  402da8:	ldr	w8, [x20]
  402dac:	mov	x20, x0
  402db0:	mov	w0, w8
  402db4:	bl	401910 <strerror@plt>
  402db8:	mov	x2, x0
  402dbc:	mov	x0, x20
  402dc0:	mov	x1, x19
  402dc4:	bl	402594 <ferror@plt+0xa34>
  402dc8:	mov	x0, #0xffffffffffffffff    	// #-1
  402dcc:	ldp	x20, x19, [sp, #144]
  402dd0:	ldp	x29, x30, [sp, #128]
  402dd4:	add	sp, sp, #0xa0
  402dd8:	ret
  402ddc:	ldrb	w8, [x0]
  402de0:	cmp	w8, #0x2f
  402de4:	b.ne	402df4 <ferror@plt+0x1294>  // b.any
  402de8:	mov	w8, wzr
  402dec:	mov	w0, w8
  402df0:	ret
  402df4:	ldrb	w8, [x0]
  402df8:	cmp	w8, #0x2e
  402dfc:	b.eq	402e08 <ferror@plt+0x12a8>  // b.none
  402e00:	cbnz	w8, 402e34 <ferror@plt+0x12d4>
  402e04:	b	402e68 <ferror@plt+0x1308>
  402e08:	mov	x8, x0
  402e0c:	ldrb	w9, [x8, #1]!
  402e10:	cmp	w9, #0x2e
  402e14:	b.ne	402e30 <ferror@plt+0x12d0>  // b.any
  402e18:	ldrb	w9, [x0, #2]!
  402e1c:	mov	w8, wzr
  402e20:	cbz	w9, 402dec <ferror@plt+0x128c>
  402e24:	cmp	w9, #0x2f
  402e28:	b.ne	402e34 <ferror@plt+0x12d4>  // b.any
  402e2c:	b	402dec <ferror@plt+0x128c>
  402e30:	mov	x0, x8
  402e34:	mov	x8, x0
  402e38:	sub	x0, x0, #0x1
  402e3c:	ldrb	w9, [x8]
  402e40:	cmp	w9, #0x2f
  402e44:	ccmp	w9, #0x0, #0x4, ne  // ne = any
  402e48:	b.eq	402e58 <ferror@plt+0x12f8>  // b.none
  402e4c:	add	x8, x8, #0x1
  402e50:	add	x0, x0, #0x1
  402e54:	b	402e3c <ferror@plt+0x12dc>
  402e58:	ldrb	w8, [x0, #1]!
  402e5c:	cmp	w8, #0x2f
  402e60:	b.eq	402e58 <ferror@plt+0x12f8>  // b.none
  402e64:	b	402df4 <ferror@plt+0x1294>
  402e68:	mov	w0, #0x1                   	// #1
  402e6c:	ret
  402e70:	stp	x29, x30, [sp, #-64]!
  402e74:	stp	x24, x23, [sp, #16]
  402e78:	stp	x22, x21, [sp, #32]
  402e7c:	stp	x20, x19, [sp, #48]
  402e80:	ldrsw	x8, [x1, #12]
  402e84:	ldr	x10, [x1, #16]
  402e88:	mov	x19, x1
  402e8c:	mov	x20, x0
  402e90:	add	x11, x8, #0x1
  402e94:	add	x9, x11, x11, lsl #1
  402e98:	cmp	x10, x9, lsl #5
  402e9c:	mov	x29, sp
  402ea0:	str	w11, [x1, #12]
  402ea4:	b.cs	402ee0 <ferror@plt+0x1380>  // b.hs, b.nlast
  402ea8:	ldr	x0, [x19, #24]
  402eac:	lsl	x9, x9, #6
  402eb0:	cmp	w8, #0x3f
  402eb4:	mov	w8, #0x3000                	// #12288
  402eb8:	csel	x21, x8, x9, lt  // lt = tstop
  402ebc:	mov	x1, x21
  402ec0:	bl	401890 <xrealloc@plt>
  402ec4:	ldr	x8, [x19, #16]
  402ec8:	str	x0, [x19, #24]
  402ecc:	mov	w1, wzr
  402ed0:	add	x0, x0, x8
  402ed4:	sub	x2, x21, x8
  402ed8:	bl	4018d0 <memset@plt>
  402edc:	str	x21, [x19, #16]
  402ee0:	ldr	x8, [x19, #24]
  402ee4:	ldrsw	x9, [x19, #12]
  402ee8:	ldr	x10, [x20]
  402eec:	mov	w11, #0x60                  	// #96
  402ef0:	adrp	x1, 404000 <ferror@plt+0x24a0>
  402ef4:	madd	x8, x9, x11, x8
  402ef8:	add	x1, x1, #0x724
  402efc:	mov	w2, #0x5                   	// #5
  402f00:	mov	x0, xzr
  402f04:	stur	x10, [x8, #-96]
  402f08:	bl	401ac0 <dcgettext@plt>
  402f0c:	ldr	w8, [x20, #16]
  402f10:	ldr	x21, [x20]
  402f14:	mov	x22, x0
  402f18:	mov	w0, w8
  402f1c:	bl	403020 <ferror@plt+0x14c0>
  402f20:	ldr	w8, [x20, #12]
  402f24:	mov	x23, x0
  402f28:	mov	w0, w8
  402f2c:	bl	403020 <ferror@plt+0x14c0>
  402f30:	mov	x3, x0
  402f34:	mov	x0, x22
  402f38:	mov	x1, x21
  402f3c:	mov	x2, x23
  402f40:	bl	401ae0 <printf@plt>
  402f44:	ldr	x0, [x19]
  402f48:	ldr	x1, [x20]
  402f4c:	bl	401a20 <bfd_openw@plt>
  402f50:	mov	x21, x0
  402f54:	cbz	x0, 402fd8 <ferror@plt+0x1478>
  402f58:	mov	w1, #0x1                   	// #1
  402f5c:	mov	x0, x21
  402f60:	mov	w22, #0x1                   	// #1
  402f64:	bl	401950 <bfd_set_format@plt>
  402f68:	cbz	w0, 402fe0 <ferror@plt+0x1480>
  402f6c:	adrp	x20, 404000 <ferror@plt+0x24a0>
  402f70:	mov	w23, #0x8                   	// #8
  402f74:	add	x20, x20, #0x73e
  402f78:	mov	w24, #0x60                  	// #96
  402f7c:	b	402f8c <ferror@plt+0x142c>
  402f80:	add	x23, x23, #0x1
  402f84:	cmp	x23, #0x5f
  402f88:	b.eq	402ffc <ferror@plt+0x149c>  // b.none
  402f8c:	ldr	x8, [x21, #8]
  402f90:	sub	w1, w23, #0x6
  402f94:	mov	x0, x21
  402f98:	mov	x2, xzr
  402f9c:	ldr	x8, [x8, #656]
  402fa0:	blr	x8
  402fa4:	cbz	w0, 402f80 <ferror@plt+0x1420>
  402fa8:	sub	w0, w23, #0x6
  402fac:	mov	x1, xzr
  402fb0:	bl	4019e0 <bfd_printable_arch_mach@plt>
  402fb4:	mov	x1, x0
  402fb8:	mov	x0, x20
  402fbc:	bl	401ae0 <printf@plt>
  402fc0:	ldr	x8, [x19, #24]
  402fc4:	ldrsw	x9, [x19, #12]
  402fc8:	madd	x8, x9, x24, x8
  402fcc:	add	x8, x8, x23
  402fd0:	sturb	w22, [x8, #-96]
  402fd4:	b	402f80 <ferror@plt+0x1420>
  402fd8:	ldr	x0, [x19]
  402fdc:	b	402ff0 <ferror@plt+0x1490>
  402fe0:	bl	4018c0 <bfd_get_error@plt>
  402fe4:	cmp	w0, #0x5
  402fe8:	b.eq	402ffc <ferror@plt+0x149c>  // b.none
  402fec:	ldr	x0, [x20]
  402ff0:	bl	40219c <ferror@plt+0x63c>
  402ff4:	mov	w8, #0x1                   	// #1
  402ff8:	str	w8, [x19, #8]
  402ffc:	cbz	x21, 403008 <ferror@plt+0x14a8>
  403000:	mov	x0, x21
  403004:	bl	4019a0 <bfd_close_all_done@plt>
  403008:	ldr	w0, [x19, #8]
  40300c:	ldp	x20, x19, [sp, #48]
  403010:	ldp	x22, x21, [sp, #32]
  403014:	ldp	x24, x23, [sp, #16]
  403018:	ldp	x29, x30, [sp], #64
  40301c:	ret
  403020:	stp	x29, x30, [sp, #-16]!
  403024:	adrp	x8, 404000 <ferror@plt+0x24a0>
  403028:	adrp	x9, 404000 <ferror@plt+0x24a0>
  40302c:	add	x8, x8, #0x75d
  403030:	add	x9, x9, #0x74f
  403034:	cmp	w0, #0x1
  403038:	adrp	x10, 404000 <ferror@plt+0x24a0>
  40303c:	add	x10, x10, #0x744
  403040:	csel	x8, x9, x8, eq  // eq = none
  403044:	cmp	w0, #0x0
  403048:	csel	x1, x10, x8, eq  // eq = none
  40304c:	mov	w2, #0x5                   	// #5
  403050:	mov	x0, xzr
  403054:	mov	x29, sp
  403058:	bl	401ac0 <dcgettext@plt>
  40305c:	ldp	x29, x30, [sp], #16
  403060:	ret
  403064:	stp	x29, x30, [sp, #-48]!
  403068:	stp	x22, x21, [sp, #16]
  40306c:	stp	x20, x19, [sp, #32]
  403070:	ldr	w8, [x2, #12]
  403074:	mov	x29, sp
  403078:	cmp	w8, w0
  40307c:	b.le	4030c4 <ferror@plt+0x1564>
  403080:	ldr	x8, [x2, #24]
  403084:	mov	w9, #0x60                  	// #96
  403088:	mov	x19, x2
  40308c:	mov	w20, w1
  403090:	sxtw	x21, w0
  403094:	smaddl	x22, w0, w9, x8
  403098:	ldr	x0, [x22]
  40309c:	bl	4017a0 <strlen@plt>
  4030a0:	mvn	w8, w0
  4030a4:	adds	w20, w20, w8
  4030a8:	b.mi	4030c0 <ferror@plt+0x1560>  // b.first
  4030ac:	ldrsw	x8, [x19, #12]
  4030b0:	add	x21, x21, #0x1
  4030b4:	add	x22, x22, #0x60
  4030b8:	cmp	x21, x8
  4030bc:	b.lt	403098 <ferror@plt+0x1538>  // b.tstop
  4030c0:	mov	w0, w21
  4030c4:	ldp	x20, x19, [sp, #32]
  4030c8:	ldp	x22, x21, [sp, #16]
  4030cc:	ldp	x29, x30, [sp], #48
  4030d0:	ret
  4030d4:	stp	x29, x30, [sp, #-48]!
  4030d8:	cmp	w0, w1
  4030dc:	stp	x22, x21, [sp, #16]
  4030e0:	stp	x20, x19, [sp, #32]
  4030e4:	mov	x29, sp
  4030e8:	b.eq	403120 <ferror@plt+0x15c0>  // b.none
  4030ec:	mov	w8, #0x60                  	// #96
  4030f0:	adrp	x20, 404000 <ferror@plt+0x24a0>
  4030f4:	mov	x19, x2
  4030f8:	sub	w21, w1, w0
  4030fc:	smull	x22, w0, w8
  403100:	add	x20, x20, #0x5ec
  403104:	ldr	x8, [x19, #24]
  403108:	mov	x0, x20
  40310c:	ldr	x1, [x8, x22]
  403110:	bl	401ae0 <printf@plt>
  403114:	subs	w21, w21, #0x1
  403118:	add	x22, x22, #0x60
  40311c:	b.ne	403104 <ferror@plt+0x15a4>  // b.any
  403120:	ldp	x20, x19, [sp, #32]
  403124:	ldp	x22, x21, [sp, #16]
  403128:	ldp	x29, x30, [sp], #48
  40312c:	ret
  403130:	stp	x29, x30, [sp, #-80]!
  403134:	cmp	w0, w1
  403138:	str	x25, [sp, #16]
  40313c:	stp	x24, x23, [sp, #32]
  403140:	stp	x22, x21, [sp, #48]
  403144:	stp	x20, x19, [sp, #64]
  403148:	mov	x29, sp
  40314c:	b.ne	403168 <ferror@plt+0x1608>  // b.any
  403150:	ldp	x20, x19, [sp, #64]
  403154:	ldp	x22, x21, [sp, #48]
  403158:	ldp	x24, x23, [sp, #32]
  40315c:	ldr	x25, [sp, #16]
  403160:	ldp	x29, x30, [sp], #80
  403164:	ret
  403168:	mov	x19, x3
  40316c:	mov	w20, w1
  403170:	sub	w22, w2, #0x2
  403174:	sxtw	x23, w0
  403178:	mov	w24, #0x60                  	// #96
  40317c:	adrp	x25, 415000 <memcpy@GLIBC_2.17>
  403180:	b	40318c <ferror@plt+0x162c>
  403184:	cmp	w23, w20
  403188:	b.eq	403150 <ferror@plt+0x15f0>  // b.none
  40318c:	ldr	x8, [x19, #24]
  403190:	madd	x8, x23, x24, x8
  403194:	add	x9, x8, x22
  403198:	ldrb	w9, [x9, #8]
  40319c:	ldr	x0, [x8]
  4031a0:	cbz	w9, 4031b0 <ferror@plt+0x1650>
  4031a4:	ldr	x1, [x25, #576]
  4031a8:	bl	4017b0 <fputs@plt>
  4031ac:	b	4031cc <ferror@plt+0x166c>
  4031b0:	bl	4017a0 <strlen@plt>
  4031b4:	mov	x21, x0
  4031b8:	cbz	w21, 4031cc <ferror@plt+0x166c>
  4031bc:	mov	w0, #0x2d                  	// #45
  4031c0:	sub	w21, w21, #0x1
  4031c4:	bl	401b20 <putchar@plt>
  4031c8:	cbnz	w21, 4031bc <ferror@plt+0x165c>
  4031cc:	add	x23, x23, #0x1
  4031d0:	cmp	w23, w20
  4031d4:	b.eq	403184 <ferror@plt+0x1624>  // b.none
  4031d8:	mov	w0, #0x20                  	// #32
  4031dc:	bl	401b20 <putchar@plt>
  4031e0:	b	403184 <ferror@plt+0x1624>
  4031e4:	stp	x29, x30, [sp, #-16]!
  4031e8:	mov	x1, x0
  4031ec:	adrp	x0, 404000 <ferror@plt+0x24a0>
  4031f0:	adrp	x2, 404000 <ferror@plt+0x24a0>
  4031f4:	add	x0, x0, #0x794
  4031f8:	add	x2, x2, #0x5a9
  4031fc:	mov	x29, sp
  403200:	bl	401ae0 <printf@plt>
  403204:	adrp	x1, 404000 <ferror@plt+0x24a0>
  403208:	add	x1, x1, #0x79f
  40320c:	mov	w2, #0x5                   	// #5
  403210:	mov	x0, xzr
  403214:	bl	401ac0 <dcgettext@plt>
  403218:	bl	401ae0 <printf@plt>
  40321c:	adrp	x1, 404000 <ferror@plt+0x24a0>
  403220:	add	x1, x1, #0x7d2
  403224:	mov	w2, #0x5                   	// #5
  403228:	mov	x0, xzr
  40322c:	bl	401ac0 <dcgettext@plt>
  403230:	bl	401ae0 <printf@plt>
  403234:	mov	w0, wzr
  403238:	bl	4017d0 <exit@plt>
  40323c:	stp	x29, x30, [sp, #-32]!
  403240:	stp	x20, x19, [sp, #16]
  403244:	mov	x29, sp
  403248:	mov	x19, x1
  40324c:	mov	x20, x0
  403250:	bl	4032ec <ferror@plt+0x178c>
  403254:	tst	x20, #0x100
  403258:	mov	w8, #0x72                  	// #114
  40325c:	mov	w9, #0x2d                  	// #45
  403260:	mov	w10, #0x77                  	// #119
  403264:	csel	w12, w9, w8, eq  // eq = none
  403268:	tst	x20, #0x80
  40326c:	mov	w11, #0x78                  	// #120
  403270:	strb	w12, [x19, #1]
  403274:	csel	w12, w9, w10, eq  // eq = none
  403278:	tst	x20, #0x40
  40327c:	strb	w12, [x19, #2]
  403280:	csel	w12, w9, w11, eq  // eq = none
  403284:	tst	x20, #0x20
  403288:	strb	w12, [x19, #3]
  40328c:	csel	w12, w9, w8, eq  // eq = none
  403290:	tst	x20, #0x10
  403294:	strb	w12, [x19, #4]
  403298:	csel	w12, w9, w10, eq  // eq = none
  40329c:	tst	x20, #0x8
  4032a0:	strb	w12, [x19, #5]
  4032a4:	csel	w12, w9, w11, eq  // eq = none
  4032a8:	tst	x20, #0x4
  4032ac:	csel	w8, w9, w8, eq  // eq = none
  4032b0:	tst	x20, #0x2
  4032b4:	strb	w8, [x19, #7]
  4032b8:	csel	w8, w9, w10, eq  // eq = none
  4032bc:	tst	x20, #0x1
  4032c0:	strb	w0, [x19]
  4032c4:	strb	w8, [x19, #8]
  4032c8:	csel	w8, w9, w11, eq  // eq = none
  4032cc:	mov	x0, x20
  4032d0:	mov	x1, x19
  4032d4:	strb	w12, [x19, #6]
  4032d8:	strb	w8, [x19, #9]
  4032dc:	bl	40334c <ferror@plt+0x17ec>
  4032e0:	ldp	x20, x19, [sp, #16]
  4032e4:	ldp	x29, x30, [sp], #32
  4032e8:	ret
  4032ec:	and	x8, x0, #0xf000
  4032f0:	sub	x8, x8, #0x1, lsl #12
  4032f4:	lsr	x8, x8, #12
  4032f8:	cmp	x8, #0xb
  4032fc:	b.hi	40332c <ferror@plt+0x17cc>  // b.pmore
  403300:	adrp	x9, 404000 <ferror@plt+0x24a0>
  403304:	add	x9, x9, #0x896
  403308:	adr	x10, 40331c <ferror@plt+0x17bc>
  40330c:	ldrb	w11, [x9, x8]
  403310:	add	x10, x10, x11, lsl #2
  403314:	mov	w0, #0x64                  	// #100
  403318:	br	x10
  40331c:	mov	w0, #0x70                  	// #112
  403320:	ret
  403324:	mov	w0, #0x63                  	// #99
  403328:	ret
  40332c:	mov	w0, #0x2d                  	// #45
  403330:	ret
  403334:	mov	w0, #0x62                  	// #98
  403338:	ret
  40333c:	mov	w0, #0x6c                  	// #108
  403340:	ret
  403344:	mov	w0, #0x73                  	// #115
  403348:	ret
  40334c:	tbnz	w0, #11, 40335c <ferror@plt+0x17fc>
  403350:	tbnz	w0, #10, 403378 <ferror@plt+0x1818>
  403354:	tbnz	w0, #9, 403394 <ferror@plt+0x1834>
  403358:	ret
  40335c:	ldrb	w8, [x1, #3]
  403360:	mov	w9, #0x53                  	// #83
  403364:	cmp	w8, #0x78
  403368:	mov	w8, #0x73                  	// #115
  40336c:	csel	w8, w8, w9, eq  // eq = none
  403370:	strb	w8, [x1, #3]
  403374:	tbz	w0, #10, 403354 <ferror@plt+0x17f4>
  403378:	ldrb	w8, [x1, #6]
  40337c:	mov	w9, #0x53                  	// #83
  403380:	cmp	w8, #0x78
  403384:	mov	w8, #0x73                  	// #115
  403388:	csel	w8, w8, w9, eq  // eq = none
  40338c:	strb	w8, [x1, #6]
  403390:	tbz	w0, #9, 403358 <ferror@plt+0x17f8>
  403394:	ldrb	w8, [x1, #9]
  403398:	mov	w9, #0x54                  	// #84
  40339c:	cmp	w8, #0x78
  4033a0:	mov	w8, #0x74                  	// #116
  4033a4:	csel	w8, w8, w9, eq  // eq = none
  4033a8:	strb	w8, [x1, #9]
  4033ac:	ret
  4033b0:	stp	x29, x30, [sp, #-48]!
  4033b4:	str	x21, [sp, #16]
  4033b8:	stp	x20, x19, [sp, #32]
  4033bc:	mov	x29, sp
  4033c0:	cbz	x0, 40341c <ferror@plt+0x18bc>
  4033c4:	mov	x20, x0
  4033c8:	mov	x8, xzr
  4033cc:	ldr	x9, [x20, x8]
  4033d0:	add	x8, x8, #0x8
  4033d4:	cbnz	x9, 4033cc <ferror@plt+0x186c>
  4033d8:	and	x0, x8, #0x7fffffff8
  4033dc:	bl	4018e0 <xmalloc@plt>
  4033e0:	ldr	x8, [x20]
  4033e4:	mov	x19, x0
  4033e8:	cbz	x8, 403414 <ferror@plt+0x18b4>
  4033ec:	mov	x21, xzr
  4033f0:	add	x20, x20, #0x8
  4033f4:	mov	x0, x8
  4033f8:	bl	401900 <xstrdup@plt>
  4033fc:	lsl	x8, x21, #3
  403400:	str	x0, [x19, x8]
  403404:	ldr	x8, [x20, x8]
  403408:	add	x21, x21, #0x1
  40340c:	cbnz	x8, 4033f4 <ferror@plt+0x1894>
  403410:	and	x8, x21, #0xffffffff
  403414:	str	xzr, [x19, x8, lsl #3]
  403418:	b	403420 <ferror@plt+0x18c0>
  40341c:	mov	x19, xzr
  403420:	mov	x0, x19
  403424:	ldp	x20, x19, [sp, #32]
  403428:	ldr	x21, [sp, #16]
  40342c:	ldp	x29, x30, [sp], #48
  403430:	ret
  403434:	cbz	x0, 403470 <ferror@plt+0x1910>
  403438:	stp	x29, x30, [sp, #-32]!
  40343c:	stp	x20, x19, [sp, #16]
  403440:	mov	x19, x0
  403444:	ldr	x0, [x0]
  403448:	mov	x29, sp
  40344c:	cbz	x0, 403460 <ferror@plt+0x1900>
  403450:	add	x20, x19, #0x8
  403454:	bl	401a00 <free@plt>
  403458:	ldr	x0, [x20], #8
  40345c:	cbnz	x0, 403454 <ferror@plt+0x18f4>
  403460:	mov	x0, x19
  403464:	bl	401a00 <free@plt>
  403468:	ldp	x20, x19, [sp, #16]
  40346c:	ldp	x29, x30, [sp], #32
  403470:	ret
  403474:	sub	sp, sp, #0x60
  403478:	stp	x29, x30, [sp, #16]
  40347c:	stp	x26, x25, [sp, #32]
  403480:	stp	x24, x23, [sp, #48]
  403484:	stp	x22, x21, [sp, #64]
  403488:	stp	x20, x19, [sp, #80]
  40348c:	add	x29, sp, #0x10
  403490:	str	x0, [sp, #8]
  403494:	cbz	x0, 40362c <ferror@plt+0x1acc>
  403498:	bl	4017a0 <strlen@plt>
  40349c:	add	x0, x0, #0x1
  4034a0:	bl	4018e0 <xmalloc@plt>
  4034a4:	adrp	x22, 414000 <ferror@plt+0x124a0>
  4034a8:	ldr	x22, [x22, #4056]
  4034ac:	mov	x19, x0
  4034b0:	mov	x21, xzr
  4034b4:	mov	w25, wzr
  4034b8:	mov	w24, wzr
  4034bc:	mov	w26, wzr
  4034c0:	mov	w23, wzr
  4034c4:	mov	x20, xzr
  4034c8:	b	4034fc <ferror@plt+0x199c>
  4034cc:	mov	x8, x19
  4034d0:	mov	x0, x19
  4034d4:	strb	wzr, [x8]
  4034d8:	bl	401900 <xstrdup@plt>
  4034dc:	str	x0, [x20, x21, lsl #3]
  4034e0:	add	x21, x21, #0x1
  4034e4:	add	x0, sp, #0x8
  4034e8:	str	xzr, [x20, x21, lsl #3]
  4034ec:	bl	403650 <ferror@plt+0x1af0>
  4034f0:	ldr	x8, [sp, #8]
  4034f4:	ldrb	w8, [x8]
  4034f8:	cbz	w8, 403620 <ferror@plt+0x1ac0>
  4034fc:	add	x0, sp, #0x8
  403500:	bl	403650 <ferror@plt+0x1af0>
  403504:	subs	w8, w23, #0x1
  403508:	b.cc	403518 <ferror@plt+0x19b8>  // b.lo, b.ul, b.last
  40350c:	sxtw	x8, w8
  403510:	cmp	x21, x8
  403514:	b.lt	403548 <ferror@plt+0x19e8>  // b.tstop
  403518:	cbz	x20, 403534 <ferror@plt+0x19d4>
  40351c:	lsl	w23, w23, #1
  403520:	sbfiz	x1, x23, #3, #32
  403524:	mov	x0, x20
  403528:	bl	401890 <xrealloc@plt>
  40352c:	mov	x20, x0
  403530:	b	403544 <ferror@plt+0x19e4>
  403534:	mov	w0, #0x40                  	// #64
  403538:	bl	4018e0 <xmalloc@plt>
  40353c:	mov	x20, x0
  403540:	mov	w23, #0x8                   	// #8
  403544:	str	xzr, [x20, x21, lsl #3]
  403548:	ldr	x8, [sp, #8]
  40354c:	ldrb	w9, [x8]
  403550:	cbz	w9, 4034cc <ferror@plt+0x196c>
  403554:	mov	x8, x19
  403558:	b	403580 <ferror@plt+0x1a20>
  40355c:	mov	w25, wzr
  403560:	mov	w24, wzr
  403564:	mov	w26, wzr
  403568:	strb	w9, [x8], #1
  40356c:	ldr	x9, [sp, #8]
  403570:	add	x10, x9, #0x1
  403574:	str	x10, [sp, #8]
  403578:	ldrb	w9, [x9, #1]
  40357c:	cbz	w9, 4034d0 <ferror@plt+0x1970>
  403580:	orr	w10, w24, w25
  403584:	orr	w10, w10, w26
  403588:	cbnz	w10, 403598 <ferror@plt+0x1a38>
  40358c:	and	x10, x9, #0xff
  403590:	ldrh	w10, [x22, x10, lsl #1]
  403594:	tbnz	w10, #6, 4034d0 <ferror@plt+0x1970>
  403598:	cbnz	w26, 403564 <ferror@plt+0x1a04>
  40359c:	and	w10, w9, #0xff
  4035a0:	cmp	w10, #0x5c
  4035a4:	b.ne	4035b0 <ferror@plt+0x1a50>  // b.any
  4035a8:	mov	w26, #0x1                   	// #1
  4035ac:	b	40356c <ferror@plt+0x1a0c>
  4035b0:	and	w10, w9, #0xff
  4035b4:	cbnz	w25, 4035dc <ferror@plt+0x1a7c>
  4035b8:	cbnz	w24, 4035f0 <ferror@plt+0x1a90>
  4035bc:	cmp	w10, #0x27
  4035c0:	b.eq	403608 <ferror@plt+0x1aa8>  // b.none
  4035c4:	cmp	w10, #0x22
  4035c8:	b.ne	40355c <ferror@plt+0x19fc>  // b.any
  4035cc:	mov	w25, wzr
  4035d0:	mov	w26, wzr
  4035d4:	mov	w24, #0x1                   	// #1
  4035d8:	b	40356c <ferror@plt+0x1a0c>
  4035dc:	cmp	w10, #0x27
  4035e0:	b.ne	403564 <ferror@plt+0x1a04>  // b.any
  4035e4:	mov	w25, wzr
  4035e8:	mov	w26, wzr
  4035ec:	b	40356c <ferror@plt+0x1a0c>
  4035f0:	cmp	w10, #0x22
  4035f4:	b.ne	403618 <ferror@plt+0x1ab8>  // b.any
  4035f8:	mov	w25, wzr
  4035fc:	mov	w24, wzr
  403600:	mov	w26, wzr
  403604:	b	40356c <ferror@plt+0x1a0c>
  403608:	mov	w24, wzr
  40360c:	mov	w26, wzr
  403610:	mov	w25, #0x1                   	// #1
  403614:	b	40356c <ferror@plt+0x1a0c>
  403618:	mov	w25, wzr
  40361c:	b	403564 <ferror@plt+0x1a04>
  403620:	mov	x0, x19
  403624:	bl	401a00 <free@plt>
  403628:	b	403630 <ferror@plt+0x1ad0>
  40362c:	mov	x20, xzr
  403630:	mov	x0, x20
  403634:	ldp	x20, x19, [sp, #80]
  403638:	ldp	x22, x21, [sp, #64]
  40363c:	ldp	x24, x23, [sp, #48]
  403640:	ldp	x26, x25, [sp, #32]
  403644:	ldp	x29, x30, [sp, #16]
  403648:	add	sp, sp, #0x60
  40364c:	ret
  403650:	ldr	x9, [x0]
  403654:	adrp	x8, 414000 <ferror@plt+0x124a0>
  403658:	ldrb	w10, [x9]
  40365c:	ldr	x8, [x8, #4056]
  403660:	ldrh	w10, [x8, x10, lsl #1]
  403664:	tbz	w10, #6, 40367c <ferror@plt+0x1b1c>
  403668:	add	x9, x9, #0x1
  40366c:	str	x9, [x0]
  403670:	ldrb	w10, [x9], #1
  403674:	ldrh	w10, [x8, x10, lsl #1]
  403678:	tbnz	w10, #6, 40366c <ferror@plt+0x1b0c>
  40367c:	ret
  403680:	stp	x29, x30, [sp, #-96]!
  403684:	str	x27, [sp, #16]
  403688:	stp	x26, x25, [sp, #32]
  40368c:	stp	x24, x23, [sp, #48]
  403690:	stp	x22, x21, [sp, #64]
  403694:	stp	x20, x19, [sp, #80]
  403698:	mov	x29, sp
  40369c:	cbz	x1, 403774 <ferror@plt+0x1c14>
  4036a0:	adrp	x24, 414000 <ferror@plt+0x124a0>
  4036a4:	ldr	x24, [x24, #4056]
  4036a8:	mov	x26, #0x21                  	// #33
  4036ac:	mov	x20, x1
  4036b0:	mov	x21, x0
  4036b4:	mov	w19, wzr
  4036b8:	mov	w23, #0x6                   	// #6
  4036bc:	mov	w25, #0x1                   	// #1
  4036c0:	movk	x26, #0x400, lsl #48
  4036c4:	b	4036ec <ferror@plt+0x1b8c>
  4036c8:	mov	w0, #0xa                   	// #10
  4036cc:	mov	x1, x20
  4036d0:	bl	401830 <fputc@plt>
  4036d4:	add	x8, x21, #0x8
  4036d8:	cmn	w0, #0x1
  4036dc:	csel	x21, x21, x8, eq  // eq = none
  4036e0:	csinc	w19, w19, wzr, ne  // ne = any
  4036e4:	csel	w8, w23, wzr, eq  // eq = none
  4036e8:	cbnz	w8, 403778 <ferror@plt+0x1c18>
  4036ec:	ldr	x27, [x21]
  4036f0:	cbnz	x27, 40373c <ferror@plt+0x1bdc>
  4036f4:	b	403778 <ferror@plt+0x1c18>
  4036f8:	mov	w0, #0x5c                  	// #92
  4036fc:	mov	x1, x20
  403700:	bl	401830 <fputc@plt>
  403704:	cmn	w0, #0x1
  403708:	b.eq	403730 <ferror@plt+0x1bd0>  // b.none
  40370c:	mov	w0, w22
  403710:	mov	x1, x20
  403714:	bl	401830 <fputc@plt>
  403718:	cmn	w0, #0x1
  40371c:	csinc	w19, w19, wzr, ne  // ne = any
  403720:	csel	w8, w23, wzr, eq  // eq = none
  403724:	cinc	x27, x27, ne  // ne = any
  403728:	cbz	w8, 40373c <ferror@plt+0x1bdc>
  40372c:	b	403768 <ferror@plt+0x1c08>
  403730:	mov	w8, #0x6                   	// #6
  403734:	mov	w19, #0x1                   	// #1
  403738:	cbnz	w8, 403768 <ferror@plt+0x1c08>
  40373c:	ldrb	w22, [x27]
  403740:	cbz	w22, 4036c8 <ferror@plt+0x1b68>
  403744:	ldrh	w8, [x24, x22, lsl #1]
  403748:	tbnz	w8, #6, 4036f8 <ferror@plt+0x1b98>
  40374c:	sub	w8, w22, #0x22
  403750:	cmp	w8, #0x3a
  403754:	b.hi	40370c <ferror@plt+0x1bac>  // b.pmore
  403758:	lsl	x8, x25, x8
  40375c:	tst	x8, x26
  403760:	b.ne	4036f8 <ferror@plt+0x1b98>  // b.any
  403764:	b	40370c <ferror@plt+0x1bac>
  403768:	mov	w8, #0x1                   	// #1
  40376c:	cbz	w8, 4036ec <ferror@plt+0x1b8c>
  403770:	b	403778 <ferror@plt+0x1c18>
  403774:	mov	w19, #0x1                   	// #1
  403778:	mov	w0, w19
  40377c:	ldp	x20, x19, [sp, #80]
  403780:	ldp	x22, x21, [sp, #64]
  403784:	ldp	x24, x23, [sp, #48]
  403788:	ldp	x26, x25, [sp, #32]
  40378c:	ldr	x27, [sp, #16]
  403790:	ldp	x29, x30, [sp], #96
  403794:	ret
  403798:	sub	sp, sp, #0xf0
  40379c:	stp	x29, x30, [sp, #144]
  4037a0:	stp	x28, x27, [sp, #160]
  4037a4:	stp	x26, x25, [sp, #176]
  4037a8:	stp	x24, x23, [sp, #192]
  4037ac:	stp	x22, x21, [sp, #208]
  4037b0:	stp	x20, x19, [sp, #224]
  4037b4:	ldr	w8, [x0]
  4037b8:	add	x29, sp, #0x90
  4037bc:	cmp	w8, #0x2
  4037c0:	b.lt	4039c8 <ferror@plt+0x1e68>  // b.tstop
  4037c4:	ldr	x8, [x1]
  4037c8:	adrp	x21, 404000 <ferror@plt+0x24a0>
  4037cc:	mov	x20, x0
  4037d0:	mov	x19, x1
  4037d4:	mov	w28, wzr
  4037d8:	mov	w27, #0x7d0                 	// #2000
  4037dc:	mov	w26, #0x1                   	// #1
  4037e0:	add	x21, x21, #0x8f4
  4037e4:	str	x8, [sp]
  4037e8:	b	40381c <ferror@plt+0x1cbc>
  4037ec:	mov	x0, x22
  4037f0:	bl	401b60 <ferror@plt>
  4037f4:	cbz	w0, 4038d8 <ferror@plt+0x1d78>
  4037f8:	mov	w28, w26
  4037fc:	mov	x0, x22
  403800:	bl	401860 <fclose@plt>
  403804:	mov	w26, w28
  403808:	ldr	w8, [x20]
  40380c:	mov	w28, w26
  403810:	add	w26, w26, #0x1
  403814:	cmp	w26, w8
  403818:	b.ge	4039c8 <ferror@plt+0x1e68>  // b.tcont
  40381c:	ldr	x8, [x19]
  403820:	ldr	x9, [x8, w26, sxtw #3]
  403824:	ldrb	w10, [x9]
  403828:	cmp	w10, #0x40
  40382c:	b.ne	403808 <ferror@plt+0x1ca8>  // b.any
  403830:	subs	w27, w27, #0x1
  403834:	b.eq	4039e8 <ferror@plt+0x1e88>  // b.none
  403838:	add	x22, x9, #0x1
  40383c:	add	x1, sp, #0x10
  403840:	mov	x0, x22
  403844:	bl	403d90 <ferror@plt+0x2230>
  403848:	tbnz	w0, #31, 403808 <ferror@plt+0x1ca8>
  40384c:	ldr	w8, [sp, #32]
  403850:	and	w8, w8, #0xf000
  403854:	cmp	w8, #0x4, lsl #12
  403858:	b.eq	403a00 <ferror@plt+0x1ea0>  // b.none
  40385c:	mov	x0, x22
  403860:	mov	x1, x21
  403864:	bl	401880 <fopen@plt>
  403868:	cbz	x0, 403808 <ferror@plt+0x1ca8>
  40386c:	mov	w2, #0x2                   	// #2
  403870:	mov	x1, xzr
  403874:	mov	x22, x0
  403878:	bl	401970 <fseek@plt>
  40387c:	cmn	w0, #0x1
  403880:	b.eq	4037f8 <ferror@plt+0x1c98>  // b.none
  403884:	mov	x0, x22
  403888:	bl	401800 <ftell@plt>
  40388c:	cmn	x0, #0x1
  403890:	b.eq	4037f8 <ferror@plt+0x1c98>  // b.none
  403894:	mov	x24, x0
  403898:	mov	x0, x22
  40389c:	mov	x1, xzr
  4038a0:	mov	w2, wzr
  4038a4:	bl	401970 <fseek@plt>
  4038a8:	cmn	w0, #0x1
  4038ac:	b.eq	4037f8 <ferror@plt+0x1c98>  // b.none
  4038b0:	add	x0, x24, #0x1
  4038b4:	bl	4018e0 <xmalloc@plt>
  4038b8:	mov	w1, #0x1                   	// #1
  4038bc:	mov	x2, x24
  4038c0:	mov	x3, x22
  4038c4:	mov	x23, x0
  4038c8:	bl	4019b0 <fread_unlocked@plt>
  4038cc:	mov	x25, x0
  4038d0:	cmp	x0, x24
  4038d4:	b.ne	4037ec <ferror@plt+0x1c8c>  // b.any
  4038d8:	mov	x0, x23
  4038dc:	strb	wzr, [x23, x25]
  4038e0:	bl	403a28 <ferror@plt+0x1ec8>
  4038e4:	cbz	w0, 4038fc <ferror@plt+0x1d9c>
  4038e8:	mov	w0, #0x8                   	// #8
  4038ec:	bl	4018e0 <xmalloc@plt>
  4038f0:	mov	x24, x0
  4038f4:	str	xzr, [x0]
  4038f8:	b	403908 <ferror@plt+0x1da8>
  4038fc:	mov	x0, x23
  403900:	bl	403474 <ferror@plt+0x1914>
  403904:	mov	x24, x0
  403908:	ldr	x0, [x19]
  40390c:	ldr	x8, [sp]
  403910:	cmp	x0, x8
  403914:	b.ne	403920 <ferror@plt+0x1dc0>  // b.any
  403918:	bl	4033b0 <ferror@plt+0x1850>
  40391c:	str	x0, [x19]
  403920:	mov	x9, xzr
  403924:	sxtw	x8, w26
  403928:	str	x23, [sp, #8]
  40392c:	ldr	x10, [x24, x9, lsl #3]
  403930:	mov	x21, x9
  403934:	add	x9, x9, #0x1
  403938:	cbnz	x10, 40392c <ferror@plt+0x1dcc>
  40393c:	ldr	x9, [x19]
  403940:	lsl	x23, x8, #3
  403944:	ldr	x0, [x9, x23]
  403948:	bl	401a00 <free@plt>
  40394c:	ldrsw	x8, [x20]
  403950:	ldr	x0, [x19]
  403954:	add	x8, x21, x8
  403958:	lsl	x8, x8, #3
  40395c:	add	x1, x8, #0x8
  403960:	bl	401890 <xrealloc@plt>
  403964:	str	x0, [x19]
  403968:	ldr	w9, [x20]
  40396c:	add	x8, x0, x23
  403970:	lsl	x25, x21, #3
  403974:	add	x0, x8, x25
  403978:	add	x1, x8, #0x8
  40397c:	sub	w8, w9, w26
  403980:	sbfiz	x2, x8, #3, #32
  403984:	bl	401770 <memmove@plt>
  403988:	ldr	x8, [x19]
  40398c:	mov	x1, x24
  403990:	mov	x2, x25
  403994:	add	x0, x8, x23
  403998:	bl	401760 <memcpy@plt>
  40399c:	ldr	w8, [x20]
  4039a0:	mov	x0, x24
  4039a4:	add	w8, w21, w8
  4039a8:	sub	w8, w8, #0x1
  4039ac:	str	w8, [x20]
  4039b0:	bl	401a00 <free@plt>
  4039b4:	ldr	x0, [sp, #8]
  4039b8:	bl	401a00 <free@plt>
  4039bc:	adrp	x21, 404000 <ferror@plt+0x24a0>
  4039c0:	add	x21, x21, #0x8f4
  4039c4:	b	4037fc <ferror@plt+0x1c9c>
  4039c8:	ldp	x20, x19, [sp, #224]
  4039cc:	ldp	x22, x21, [sp, #208]
  4039d0:	ldp	x24, x23, [sp, #192]
  4039d4:	ldp	x26, x25, [sp, #176]
  4039d8:	ldp	x28, x27, [sp, #160]
  4039dc:	ldp	x29, x30, [sp, #144]
  4039e0:	add	sp, sp, #0xf0
  4039e4:	ret
  4039e8:	adrp	x9, 414000 <ferror@plt+0x124a0>
  4039ec:	ldr	x9, [x9, #4048]
  4039f0:	ldr	x2, [x8]
  4039f4:	adrp	x1, 404000 <ferror@plt+0x24a0>
  4039f8:	add	x1, x1, #0x8a2
  4039fc:	b	403a18 <ferror@plt+0x1eb8>
  403a00:	adrp	x9, 414000 <ferror@plt+0x124a0>
  403a04:	ldr	x8, [x19]
  403a08:	ldr	x9, [x9, #4048]
  403a0c:	adrp	x1, 404000 <ferror@plt+0x24a0>
  403a10:	add	x1, x1, #0x8cb
  403a14:	ldr	x2, [x8]
  403a18:	ldr	x0, [x9]
  403a1c:	bl	401b50 <fprintf@plt>
  403a20:	mov	w0, #0x1                   	// #1
  403a24:	bl	401aa0 <xexit@plt>
  403a28:	ldrb	w10, [x0]
  403a2c:	mov	x8, x0
  403a30:	cmp	x10, #0x0
  403a34:	cset	w0, eq  // eq = none
  403a38:	cbz	x10, 403a6c <ferror@plt+0x1f0c>
  403a3c:	adrp	x9, 414000 <ferror@plt+0x124a0>
  403a40:	ldr	x9, [x9, #4056]
  403a44:	ldrh	w10, [x9, x10, lsl #1]
  403a48:	tbz	w10, #6, 403a6c <ferror@plt+0x1f0c>
  403a4c:	add	x8, x8, #0x1
  403a50:	ldrb	w10, [x8]
  403a54:	cmp	x10, #0x0
  403a58:	cset	w0, eq  // eq = none
  403a5c:	cbz	x10, 403a6c <ferror@plt+0x1f0c>
  403a60:	ldrh	w10, [x9, x10, lsl #1]
  403a64:	add	x8, x8, #0x1
  403a68:	tbnz	w10, #6, 403a50 <ferror@plt+0x1ef0>
  403a6c:	ret
  403a70:	cbz	x0, 403a88 <ferror@plt+0x1f28>
  403a74:	mov	x8, x0
  403a78:	mov	w0, #0xffffffff            	// #-1
  403a7c:	ldr	x9, [x8], #8
  403a80:	add	w0, w0, #0x1
  403a84:	cbnz	x9, 403a7c <ferror@plt+0x1f1c>
  403a88:	ret
  403a8c:	stp	x29, x30, [sp, #-48]!
  403a90:	str	x21, [sp, #16]
  403a94:	adrp	x21, 41d000 <stdout@@GLIBC_2.17+0x7dc0>
  403a98:	ldr	x8, [x21, #608]
  403a9c:	stp	x20, x19, [sp, #32]
  403aa0:	mov	x29, sp
  403aa4:	cbnz	x8, 403b6c <ferror@plt+0x200c>
  403aa8:	adrp	x0, 404000 <ferror@plt+0x24a0>
  403aac:	add	x0, x0, #0x8f6
  403ab0:	bl	401b10 <getenv@plt>
  403ab4:	mov	x1, xzr
  403ab8:	bl	403b80 <ferror@plt+0x2020>
  403abc:	mov	x19, x0
  403ac0:	adrp	x0, 404000 <ferror@plt+0x24a0>
  403ac4:	add	x0, x0, #0x8fd
  403ac8:	bl	401b10 <getenv@plt>
  403acc:	mov	x1, x19
  403ad0:	bl	403b80 <ferror@plt+0x2020>
  403ad4:	mov	x19, x0
  403ad8:	adrp	x0, 404000 <ferror@plt+0x24a0>
  403adc:	add	x0, x0, #0x901
  403ae0:	bl	401b10 <getenv@plt>
  403ae4:	mov	x1, x19
  403ae8:	bl	403b80 <ferror@plt+0x2020>
  403aec:	mov	x1, x0
  403af0:	adrp	x0, 404000 <ferror@plt+0x24a0>
  403af4:	add	x0, x0, #0x906
  403af8:	bl	403b80 <ferror@plt+0x2020>
  403afc:	mov	x1, x0
  403b00:	adrp	x0, 404000 <ferror@plt+0x24a0>
  403b04:	add	x0, x0, #0x936
  403b08:	bl	403b80 <ferror@plt+0x2020>
  403b0c:	mov	x1, x0
  403b10:	adrp	x0, 404000 <ferror@plt+0x24a0>
  403b14:	add	x0, x0, #0x93f
  403b18:	bl	403b80 <ferror@plt+0x2020>
  403b1c:	mov	x1, x0
  403b20:	adrp	x0, 404000 <ferror@plt+0x24a0>
  403b24:	add	x0, x0, #0x948
  403b28:	bl	403b80 <ferror@plt+0x2020>
  403b2c:	adrp	x8, 404000 <ferror@plt+0x24a0>
  403b30:	add	x8, x8, #0x4a1
  403b34:	cmp	x0, #0x0
  403b38:	csel	x19, x8, x0, eq  // eq = none
  403b3c:	mov	x0, x19
  403b40:	bl	4017a0 <strlen@plt>
  403b44:	mov	x20, x0
  403b48:	add	w0, w20, #0x2
  403b4c:	bl	4018e0 <xmalloc@plt>
  403b50:	mov	x1, x19
  403b54:	bl	401a70 <strcpy@plt>
  403b58:	mov	w8, #0x2f                  	// #47
  403b5c:	add	w9, w20, #0x1
  403b60:	strb	w8, [x0, w20, uxtw]
  403b64:	strb	wzr, [x0, w9, uxtw]
  403b68:	str	x0, [x21, #608]
  403b6c:	ldr	x0, [x21, #608]
  403b70:	ldp	x20, x19, [sp, #32]
  403b74:	ldr	x21, [sp, #16]
  403b78:	ldp	x29, x30, [sp], #48
  403b7c:	ret
  403b80:	stp	x29, x30, [sp, #-32]!
  403b84:	str	x19, [sp, #16]
  403b88:	mov	x29, sp
  403b8c:	cbnz	x1, 403bb0 <ferror@plt+0x2050>
  403b90:	mov	x19, x0
  403b94:	cbz	x0, 403bac <ferror@plt+0x204c>
  403b98:	mov	w1, #0x7                   	// #7
  403b9c:	mov	x0, x19
  403ba0:	bl	401990 <access@plt>
  403ba4:	mov	x1, x19
  403ba8:	cbz	w0, 403bb0 <ferror@plt+0x2050>
  403bac:	mov	x1, xzr
  403bb0:	ldr	x19, [sp, #16]
  403bb4:	mov	x0, x1
  403bb8:	ldp	x29, x30, [sp], #32
  403bbc:	ret
  403bc0:	stp	x29, x30, [sp, #-80]!
  403bc4:	str	x25, [sp, #16]
  403bc8:	stp	x24, x23, [sp, #32]
  403bcc:	stp	x22, x21, [sp, #48]
  403bd0:	stp	x20, x19, [sp, #64]
  403bd4:	mov	x29, sp
  403bd8:	mov	x20, x1
  403bdc:	mov	x21, x0
  403be0:	bl	403a8c <ferror@plt+0x1f2c>
  403be4:	adrp	x8, 404000 <ferror@plt+0x24a0>
  403be8:	add	x8, x8, #0x90b
  403bec:	cmp	x21, #0x0
  403bf0:	adrp	x9, 404000 <ferror@plt+0x24a0>
  403bf4:	add	x9, x9, #0x16
  403bf8:	csel	x21, x8, x21, eq  // eq = none
  403bfc:	cmp	x20, #0x0
  403c00:	mov	x19, x0
  403c04:	csel	x22, x9, x20, eq  // eq = none
  403c08:	bl	4017a0 <strlen@plt>
  403c0c:	mov	x20, x0
  403c10:	mov	x0, x21
  403c14:	bl	4017a0 <strlen@plt>
  403c18:	mov	x23, x0
  403c1c:	mov	x0, x22
  403c20:	bl	4017a0 <strlen@plt>
  403c24:	sxtw	x25, w20
  403c28:	sxtw	x23, w23
  403c2c:	mov	x24, x0
  403c30:	add	x8, x25, x23
  403c34:	add	x8, x8, w24, sxtw
  403c38:	add	x0, x8, #0x7
  403c3c:	bl	4018e0 <xmalloc@plt>
  403c40:	mov	x1, x19
  403c44:	mov	x20, x0
  403c48:	bl	401a70 <strcpy@plt>
  403c4c:	add	x0, x20, x25
  403c50:	mov	x1, x21
  403c54:	bl	401a70 <strcpy@plt>
  403c58:	add	x8, x0, x23
  403c5c:	mov	w9, #0x5858                	// #22616
  403c60:	mov	w10, #0x5858                	// #22616
  403c64:	movk	w9, #0x58, lsl #16
  403c68:	movk	w10, #0x5858, lsl #16
  403c6c:	add	x0, x8, #0x6
  403c70:	mov	x1, x22
  403c74:	stur	w9, [x8, #3]
  403c78:	str	w10, [x8]
  403c7c:	bl	401a70 <strcpy@plt>
  403c80:	mov	x0, x20
  403c84:	mov	w1, w24
  403c88:	bl	401780 <mkstemps@plt>
  403c8c:	cmn	w0, #0x1
  403c90:	b.eq	403cb8 <ferror@plt+0x2158>  // b.none
  403c94:	bl	401920 <close@plt>
  403c98:	cbnz	w0, 403ce8 <ferror@plt+0x2188>
  403c9c:	mov	x0, x20
  403ca0:	ldp	x20, x19, [sp, #64]
  403ca4:	ldp	x22, x21, [sp, #48]
  403ca8:	ldp	x24, x23, [sp, #32]
  403cac:	ldr	x25, [sp, #16]
  403cb0:	ldp	x29, x30, [sp], #80
  403cb4:	ret
  403cb8:	adrp	x8, 414000 <ferror@plt+0x124a0>
  403cbc:	ldr	x8, [x8, #4048]
  403cc0:	ldr	x20, [x8]
  403cc4:	bl	401b00 <__errno_location@plt>
  403cc8:	ldr	w0, [x0]
  403ccc:	bl	401910 <strerror@plt>
  403cd0:	adrp	x1, 404000 <ferror@plt+0x24a0>
  403cd4:	mov	x3, x0
  403cd8:	add	x1, x1, #0x90e
  403cdc:	mov	x0, x20
  403ce0:	mov	x2, x19
  403ce4:	bl	401b50 <fprintf@plt>
  403ce8:	bl	401980 <abort@plt>
  403cec:	stp	x29, x30, [sp, #-16]!
  403cf0:	mov	x1, x0
  403cf4:	mov	x0, xzr
  403cf8:	mov	x29, sp
  403cfc:	bl	403bc0 <ferror@plt+0x2060>
  403d00:	ldp	x29, x30, [sp], #16
  403d04:	ret
  403d08:	stp	x29, x30, [sp, #-64]!
  403d0c:	mov	x29, sp
  403d10:	stp	x19, x20, [sp, #16]
  403d14:	adrp	x20, 414000 <ferror@plt+0x124a0>
  403d18:	add	x20, x20, #0xaf0
  403d1c:	stp	x21, x22, [sp, #32]
  403d20:	adrp	x21, 414000 <ferror@plt+0x124a0>
  403d24:	add	x21, x21, #0xae8
  403d28:	sub	x20, x20, x21
  403d2c:	mov	w22, w0
  403d30:	stp	x23, x24, [sp, #48]
  403d34:	mov	x23, x1
  403d38:	mov	x24, x2
  403d3c:	bl	401728 <memcpy@plt-0x38>
  403d40:	cmp	xzr, x20, asr #3
  403d44:	b.eq	403d70 <ferror@plt+0x2210>  // b.none
  403d48:	asr	x20, x20, #3
  403d4c:	mov	x19, #0x0                   	// #0
  403d50:	ldr	x3, [x21, x19, lsl #3]
  403d54:	mov	x2, x24
  403d58:	add	x19, x19, #0x1
  403d5c:	mov	x1, x23
  403d60:	mov	w0, w22
  403d64:	blr	x3
  403d68:	cmp	x20, x19
  403d6c:	b.ne	403d50 <ferror@plt+0x21f0>  // b.any
  403d70:	ldp	x19, x20, [sp, #16]
  403d74:	ldp	x21, x22, [sp, #32]
  403d78:	ldp	x23, x24, [sp, #48]
  403d7c:	ldp	x29, x30, [sp], #64
  403d80:	ret
  403d84:	nop
  403d88:	ret
  403d8c:	nop
  403d90:	mov	x2, x1
  403d94:	mov	x1, x0
  403d98:	mov	w0, #0x0                   	// #0
  403d9c:	b	401b30 <__xstat@plt>

Disassembly of section .fini:

0000000000403da0 <.fini>:
  403da0:	stp	x29, x30, [sp, #-16]!
  403da4:	mov	x29, sp
  403da8:	ldp	x29, x30, [sp], #16
  403dac:	ret
