Loading plugins phase: Elapsed time ==> 0s.338ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\nodusC.cyprj -d CY8C4248LQI-BL583 -s C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.038ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.150ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  nodusC.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\nodusC.cyprj -dcpsoc3 nodusC.v -verilog
======================================================================

======================================================================
Compiling:  nodusC.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\nodusC.cyprj -dcpsoc3 nodusC.v -verilog
======================================================================

======================================================================
Compiling:  nodusC.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\nodusC.cyprj -dcpsoc3 -verilog nodusC.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Aug 30 08:12:11 2016


======================================================================
Compiling:  nodusC.v
Program  :   vpp
Options  :    -yv2 -q10 nodusC.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Aug 30 08:12:11 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'nodusC.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  nodusC.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\nodusC.cyprj -dcpsoc3 -verilog nodusC.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Aug 30 08:12:11 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\codegentemp\nodusC.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\codegentemp\nodusC.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.

tovif:  No errors.


======================================================================
Compiling:  nodusC.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\nodusC.cyprj -dcpsoc3 -verilog nodusC.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Aug 30 08:12:12 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\codegentemp\nodusC.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\codegentemp\nodusC.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_4050
	Net_4051
	Net_4052
	Net_4053
	Net_4054
	Net_4055
	Net_4056
	Net_4040
	Net_4041
	\I2C:Net_1257\
	\I2C:uncfg_rx_irq\
	\I2C:Net_1099\
	\I2C:Net_1258\
	Net_4069
	Net_4070
	Net_4071
	Net_4072
	Net_4073
	Net_4074
	Net_4075
	Net_4059
	Net_4060
	Net_4077
	\BLE:Net_55\
	\ADC:Net_3125\
	\ADC:Net_3126\
	Net_4130
	Net_4134
	\CapSense:Net_545\
	\CapSense:Net_544\


Deleted 34 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:sclk_s_wire\ to \UART:select_s_wire\
Aliasing \UART:mosi_s_wire\ to \UART:select_s_wire\
Aliasing \UART:miso_m_wire\ to \UART:select_s_wire\
Aliasing zero to \UART:select_s_wire\
Aliasing one to \UART:tmpOE__tx_net_0\
Aliasing \UART:tmpOE__rx_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \UART:cts_wire\ to \UART:select_s_wire\
Aliasing \I2C:select_s_wire\ to \UART:select_s_wire\
Aliasing \I2C:rx_wire\ to \UART:select_s_wire\
Aliasing \I2C:sclk_s_wire\ to \UART:select_s_wire\
Aliasing \I2C:mosi_s_wire\ to \UART:select_s_wire\
Aliasing \I2C:miso_m_wire\ to \UART:select_s_wire\
Aliasing \I2C:tmpOE__sda_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \I2C:tmpOE__scl_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \I2C:cts_wire\ to \UART:select_s_wire\
Aliasing tmpOE__PWM_0_Out_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__PWM_1_Out_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__PWM_2_Out_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \Timer:Net_75\ to \UART:select_s_wire\
Aliasing \Timer:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \Timer:Net_66\ to \UART:select_s_wire\
Aliasing \Timer:Net_82\ to \UART:select_s_wire\
Aliasing \Timer:Net_72\ to \UART:select_s_wire\
Aliasing \PWM_2:Net_81\ to \Timer:Net_81\
Aliasing \PWM_2:Net_75\ to \UART:select_s_wire\
Aliasing \PWM_2:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM_2:Net_66\ to \UART:select_s_wire\
Aliasing \PWM_2:Net_82\ to \UART:select_s_wire\
Aliasing \PWM_2:Net_72\ to \UART:select_s_wire\
Aliasing \PWM_1:Net_81\ to \Timer:Net_81\
Aliasing \PWM_1:Net_75\ to \UART:select_s_wire\
Aliasing \PWM_1:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM_1:Net_66\ to \UART:select_s_wire\
Aliasing \PWM_1:Net_82\ to \UART:select_s_wire\
Aliasing \PWM_1:Net_72\ to \UART:select_s_wire\
Aliasing \PWM_0:Net_81\ to \Timer:Net_81\
Aliasing \PWM_0:Net_75\ to \UART:select_s_wire\
Aliasing \PWM_0:Net_69\ to \UART:tmpOE__tx_net_0\
Aliasing \PWM_0:Net_66\ to \UART:select_s_wire\
Aliasing \PWM_0:Net_82\ to \UART:select_s_wire\
Aliasing \PWM_0:Net_72\ to \UART:select_s_wire\
Aliasing tmpOE__ADC_0_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__ADC_1P_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__ADC_1M_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__ADC_2_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__ADC_3_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \ADC:Net_3107\ to \UART:select_s_wire\
Aliasing \ADC:Net_3106\ to \UART:select_s_wire\
Aliasing \ADC:Net_3105\ to \UART:select_s_wire\
Aliasing \ADC:Net_3104\ to \UART:select_s_wire\
Aliasing \ADC:Net_3103\ to \UART:select_s_wire\
Aliasing \ADC:Net_3207_1\ to \UART:select_s_wire\
Aliasing \ADC:Net_3207_0\ to \UART:select_s_wire\
Aliasing \ADC:Net_3235\ to \UART:select_s_wire\
Aliasing tmpOE__Output_Pin_0_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Output_Pin_1_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Input_Pin_0_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Input_Pin_1_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__CompM_0_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__CompP_0_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__CompP_1_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__CompM_1_net_0 to \UART:tmpOE__tx_net_0\
Aliasing tmpOE__Wakeup_Pin_net_0 to \UART:tmpOE__tx_net_0\
Aliasing \CapSense:Net_104\ to \UART:select_s_wire\
Aliasing \CapSense:Net_312\ to \UART:select_s_wire\
Aliasing \CapSense:tmpOE__Cmod_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \CapSense:IDAC2:Net_3\ to \UART:tmpOE__tx_net_0\
Aliasing \CapSense:tmpOE__Sns_net_1\ to \UART:tmpOE__tx_net_0\
Aliasing \CapSense:tmpOE__Sns_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \CapSense:IDAC1:Net_3\ to \UART:tmpOE__tx_net_0\
Removing Rhs of wire \UART:rx_wire\[3] = \UART:Net_1268\[4]
Removing Lhs of wire \UART:Net_1170\[7] = \UART:Net_847\[1]
Removing Lhs of wire \UART:sclk_s_wire\[8] = \UART:select_s_wire\[2]
Removing Lhs of wire \UART:mosi_s_wire\[9] = \UART:select_s_wire\[2]
Removing Lhs of wire \UART:miso_m_wire\[10] = \UART:select_s_wire\[2]
Removing Rhs of wire zero[17] = \UART:select_s_wire\[2]
Removing Rhs of wire one[18] = \UART:tmpOE__tx_net_0\[12]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[23] = one[18]
Removing Lhs of wire \UART:cts_wire\[27] = zero[17]
Removing Lhs of wire \I2C:select_s_wire\[54] = zero[17]
Removing Lhs of wire \I2C:rx_wire\[55] = zero[17]
Removing Lhs of wire \I2C:Net_1170\[58] = \I2C:Net_847\[53]
Removing Lhs of wire \I2C:sclk_s_wire\[59] = zero[17]
Removing Lhs of wire \I2C:mosi_s_wire\[60] = zero[17]
Removing Lhs of wire \I2C:miso_m_wire\[61] = zero[17]
Removing Lhs of wire \I2C:tmpOE__sda_net_0\[63] = one[18]
Removing Lhs of wire \I2C:tmpOE__scl_net_0\[69] = one[18]
Removing Lhs of wire \I2C:cts_wire\[78] = zero[17]
Removing Lhs of wire tmpOE__PWM_0_Out_net_0[116] = one[18]
Removing Lhs of wire tmpOE__PWM_1_Out_net_0[123] = one[18]
Removing Lhs of wire tmpOE__PWM_2_Out_net_0[130] = one[18]
Removing Lhs of wire \Timer:Net_81\[137] = Net_4214[112]
Removing Lhs of wire \Timer:Net_75\[138] = zero[17]
Removing Lhs of wire \Timer:Net_69\[139] = one[18]
Removing Lhs of wire \Timer:Net_66\[140] = zero[17]
Removing Lhs of wire \Timer:Net_82\[141] = zero[17]
Removing Lhs of wire \Timer:Net_72\[142] = zero[17]
Removing Lhs of wire \PWM_2:Net_81\[149] = Net_4214[112]
Removing Lhs of wire \PWM_2:Net_75\[150] = zero[17]
Removing Lhs of wire \PWM_2:Net_69\[151] = one[18]
Removing Lhs of wire \PWM_2:Net_66\[152] = zero[17]
Removing Lhs of wire \PWM_2:Net_82\[153] = zero[17]
Removing Lhs of wire \PWM_2:Net_72\[154] = zero[17]
Removing Lhs of wire \PWM_1:Net_81\[161] = Net_4214[112]
Removing Lhs of wire \PWM_1:Net_75\[162] = zero[17]
Removing Lhs of wire \PWM_1:Net_69\[163] = one[18]
Removing Lhs of wire \PWM_1:Net_66\[164] = zero[17]
Removing Lhs of wire \PWM_1:Net_82\[165] = zero[17]
Removing Lhs of wire \PWM_1:Net_72\[166] = zero[17]
Removing Lhs of wire \PWM_0:Net_81\[173] = Net_4214[112]
Removing Lhs of wire \PWM_0:Net_75\[174] = zero[17]
Removing Lhs of wire \PWM_0:Net_69\[175] = one[18]
Removing Lhs of wire \PWM_0:Net_66\[176] = zero[17]
Removing Lhs of wire \PWM_0:Net_82\[177] = zero[17]
Removing Lhs of wire \PWM_0:Net_72\[178] = zero[17]
Removing Lhs of wire tmpOE__ADC_0_net_0[212] = one[18]
Removing Lhs of wire tmpOE__ADC_1P_net_0[219] = one[18]
Removing Lhs of wire tmpOE__ADC_1M_net_0[226] = one[18]
Removing Lhs of wire tmpOE__ADC_2_net_0[233] = one[18]
Removing Lhs of wire tmpOE__ADC_3_net_0[239] = one[18]
Removing Lhs of wire \ADC:Net_3107\[323] = zero[17]
Removing Lhs of wire \ADC:Net_3106\[324] = zero[17]
Removing Lhs of wire \ADC:Net_3105\[325] = zero[17]
Removing Lhs of wire \ADC:Net_3104\[326] = zero[17]
Removing Lhs of wire \ADC:Net_3103\[327] = zero[17]
Removing Lhs of wire \ADC:Net_17\[377] = \ADC:Net_1845\[246]
Removing Lhs of wire \ADC:Net_3207_1\[398] = zero[17]
Removing Lhs of wire \ADC:Net_3207_0\[399] = zero[17]
Removing Lhs of wire \ADC:Net_3235\[400] = zero[17]
Removing Lhs of wire tmpOE__Output_Pin_0_net_0[463] = one[18]
Removing Lhs of wire tmpOE__Output_Pin_1_net_0[469] = one[18]
Removing Lhs of wire tmpOE__Input_Pin_0_net_0[475] = one[18]
Removing Lhs of wire tmpOE__Input_Pin_1_net_0[481] = one[18]
Removing Lhs of wire tmpOE__CompM_0_net_0[489] = one[18]
Removing Lhs of wire tmpOE__CompP_0_net_0[496] = one[18]
Removing Lhs of wire tmpOE__CompP_1_net_0[511] = one[18]
Removing Lhs of wire tmpOE__CompM_1_net_0[517] = one[18]
Removing Lhs of wire tmpOE__Wakeup_Pin_net_0[526] = one[18]
Removing Lhs of wire \CapSense:Net_104\[541] = zero[17]
Removing Lhs of wire \CapSense:Net_312\[545] = zero[17]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[548] = one[18]
Removing Lhs of wire \CapSense:IDAC2:Net_3\[555] = one[18]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_1\[557] = one[18]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[558] = one[18]
Removing Lhs of wire \CapSense:IDAC1:Net_3\[566] = one[18]

------------------------------------------------------
Aliased 0 equations, 75 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\nodusC.cyprj" -dcpsoc3 nodusC.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.907ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Tuesday, 30 August 2016 08:12:12
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mlgjmoor\Documents\PSoC Creator\NodusC\nodusC.cydsn\nodusC.cyprj -d CY8C4248LQI-BL583 nodusC.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock BLE_LFCLK to clock LFCLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_SampleClk'. Signal=\CapSense:Net_420_ff5\
    Fixed Function Clock 4: Automatic-assigning  clock 'CapSense_SenseClk'. Signal=\CapSense:Net_429_ff4\
    Fixed Function Clock 1: Automatic-assigning  clock 'I2C_SCBCLK'. Signal=\I2C:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Fixed Function Clock 6: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff6\
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_1kHz'. Signal=Net_4214_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_1kHz'. Signal=Net_4214_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1kHz'. Signal=Net_4214_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_1kHz'. Signal=Net_4214_ff10
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 24 pin(s) will be assigned a location by the fitter: \CapSense:Cmod(0)\, \CapSense:Sns(0)\, \CapSense:Sns(1)\, \I2C:scl(0)\, \I2C:sda(0)\, \UART:rx(0)\, \UART:tx(0)\, ADC_0(0), ADC_1M(0), ADC_1P(0), ADC_2(0), ADC_3(0), CompM_0(0), CompM_1(0), CompP_0(0), CompP_1(0), Input_Pin_0(0), Input_Pin_1(0), Output_Pin_0(0), Output_Pin_1(0), PWM_0_Out(0), PWM_1_Out(0), PWM_2_Out(0), Wakeup_Pin(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );

    Pin : Name = \I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:sda(0)\__PA ,
            fb => \I2C:sda_wire\ ,
            pad => \I2C:sda(0)_PAD\ );

    Pin : Name = \I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:scl(0)\__PA ,
            fb => \I2C:scl_wire\ ,
            pad => \I2C:scl(0)_PAD\ );

    Pin : Name = PWM_0_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_0_Out(0)__PA ,
            input => Net_4082 ,
            pad => PWM_0_Out(0)_PAD );

    Pin : Name = PWM_1_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_1_Out(0)__PA ,
            input => Net_4083 ,
            pad => PWM_1_Out(0)_PAD );

    Pin : Name = PWM_2_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_2_Out(0)__PA ,
            input => Net_4084 ,
            pad => PWM_2_Out(0)_PAD );

    Pin : Name = ADC_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_0(0)__PA ,
            analog_term => Net_240 ,
            pad => ADC_0(0)_PAD );

    Pin : Name = ADC_1P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_1P(0)__PA ,
            analog_term => Net_242 ,
            pad => ADC_1P(0)_PAD );

    Pin : Name = ADC_1M(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_1M(0)__PA ,
            analog_term => Net_243 ,
            pad => ADC_1M(0)_PAD );

    Pin : Name = ADC_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_2(0)__PA ,
            analog_term => Net_689 ,
            pad => ADC_2(0)_PAD );

    Pin : Name = ADC_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_3(0)__PA ,
            analog_term => Net_682 ,
            pad => ADC_3(0)_PAD );

    Pin : Name = Output_Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_Pin_0(0)__PA ,
            pad => Output_Pin_0(0)_PAD );

    Pin : Name = Output_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_Pin_1(0)__PA ,
            pad => Output_Pin_1(0)_PAD );

    Pin : Name = Input_Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_Pin_0(0)__PA ,
            pad => Input_Pin_0(0)_PAD );

    Pin : Name = Input_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_Pin_1(0)__PA ,
            pad => Input_Pin_1(0)_PAD );

    Pin : Name = CompM_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompM_0(0)__PA ,
            analog_term => Net_4128 ,
            pad => CompM_0(0)_PAD );

    Pin : Name = CompP_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompP_0(0)__PA ,
            analog_term => Net_4129 ,
            pad => CompP_0(0)_PAD );

    Pin : Name = CompP_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompP_1(0)__PA ,
            analog_term => Net_4132 ,
            pad => CompP_1(0)_PAD );

    Pin : Name = CompM_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompM_1(0)__PA ,
            analog_term => Net_4133 ,
            pad => CompM_1(0)_PAD );

    Pin : Name = Wakeup_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Wakeup_Pin(0)__PA ,
            pad => Wakeup_Pin(0)_PAD );

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_398\ ,
            pad => \CapSense:Cmod(0)_PAD\ );

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(0)_PAD\ );

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(1)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4061 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Timer_Int
        PORT MAP (
            interrupt => Net_4079 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =PWM_0_Int
        PORT MAP (
            interrupt => Net_4081 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =ADC_EOC_Int
        PORT MAP (
            interrupt => Net_4121 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Input_0_Int
        PORT MAP (
            interrupt => Net_670 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Input_1_Int
        PORT MAP (
            interrupt => Net_671 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =LPComp_Int
        PORT MAP (
            interrupt => LPCOMP_INT_OUT );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Wakeup_Pin_Int
        PORT MAP (
            interrupt => Net_4772 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   28 :   10 :   38 : 73.68 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    1 :    0 :    1 : 100.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :   31 :   32 :  3.13 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    2 :    2 :    4 : 50.00 %
LP Comparator                 :    2 :    0 :    2 : 100.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    0 :    1 : 100.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.023ms
Tech mapping phase: Elapsed time ==> 0s.067ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.3869323s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.667ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=2 Elapsed=0.2800457 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_240 {
    p3_7
  }
  Net: Net_242 {
    p3_2
  }
  Net: Net_243 {
    p3_3
  }
  Net: Net_251 {
    PASS0_CTB0_oa0_vout1
    PASS0_CTB0_A81
    PASS0_CTB0_oa0_vminus
  }
  Net: Net_252 {
    PASS0_CTB0_oa1_vout1
    PASS0_CTB0_A82
    PASS0_CTB0_oa1_vminus
  }
  Net: Net_4128 {
    p0_5
  }
  Net: Net_4129 {
    p0_4
  }
  Net: Net_4132 {
    p0_0
  }
  Net: Net_4133 {
    p0_1
  }
  Net: Net_682 {
    PASS0_CTB0_oa1_vplus
    PASS0_CTB0_A43
    p2_7
  }
  Net: Net_688 {
    PASS0_SARMUX0_temp
  }
  Net: Net_689 {
    PASS0_CTB0_oa0_vplus
    PASS0_CTB0_A30
    p2_6
  }
  Net: \ADC:Net_1851\ {
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:Net_3227\ {
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_2\ {
  }
  Net: \ADC:mux_bus_minus_3\ {
  }
  Net: \ADC:mux_bus_minus_4\ {
  }
  Net: \CapSense:Net_245_0\ {
    source0
    swh_13
    amuxbusa_sar
    P4_P41
    p4_1
    P2_P41
    p2_1
    idac0_out
    swhv_1
  }
  Net: \CapSense:Net_398\ {
    cmod
    swhv_6
    p4_0
    P4_P40
  }
  Net: \DieTemp:Net_3\ {
  }
  Net: \ADC:muxout_plus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw7
    PASS0_SARMUX0_sw2
    PASS0_sarbus0
    PASS0_SARMUX0_sw22
    PASS0_CTB0_D51
    PASS0_CTB0_D52
    PASS0_SARMUX0_sw17
  }
  Net: \ADC:muxout_minus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
    PASS0_SARMUX0_sw11
  }
}
Map of item to net {
  p3_7                                             -> Net_240
  p3_2                                             -> Net_242
  p3_3                                             -> Net_243
  PASS0_CTB0_oa0_vout1                             -> Net_251
  PASS0_CTB0_A81                                   -> Net_251
  PASS0_CTB0_oa0_vminus                            -> Net_251
  PASS0_CTB0_oa1_vout1                             -> Net_252
  PASS0_CTB0_A82                                   -> Net_252
  PASS0_CTB0_oa1_vminus                            -> Net_252
  p0_5                                             -> Net_4128
  p0_4                                             -> Net_4129
  p0_0                                             -> Net_4132
  p0_1                                             -> Net_4133
  PASS0_CTB0_oa1_vplus                             -> Net_682
  PASS0_CTB0_A43                                   -> Net_682
  p2_7                                             -> Net_682
  PASS0_SARMUX0_temp                               -> Net_688
  PASS0_CTB0_oa0_vplus                             -> Net_689
  PASS0_CTB0_A30                                   -> Net_689
  p2_6                                             -> Net_689
  source0                                          -> \CapSense:Net_245_0\
  swh_13                                           -> \CapSense:Net_245_0\
  amuxbusa_sar                                     -> \CapSense:Net_245_0\
  P4_P41                                           -> \CapSense:Net_245_0\
  p4_1                                             -> \CapSense:Net_245_0\
  P2_P41                                           -> \CapSense:Net_245_0\
  p2_1                                             -> \CapSense:Net_245_0\
  idac0_out                                        -> \CapSense:Net_245_0\
  swhv_1                                           -> \CapSense:Net_245_0\
  cmod                                             -> \CapSense:Net_398\
  swhv_6                                           -> \CapSense:Net_398\
  p4_0                                             -> \CapSense:Net_398\
  P4_P40                                           -> \CapSense:Net_398\
  PASS0_sarmux_vplus                               -> \ADC:muxout_plus\
  PASS0_SARMUX0_sw7                                -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw2                                -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_sarbus0                                    -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw22                               -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_CTB0_D51                                   -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_CTB0_D52                                   -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw17                               -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC:muxout_minus\
  PASS0_SARMUX0_sw11                               -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
}
Mux Info {
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC:muxout_plus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_240
      Outer: PASS0_SARMUX0_sw7
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw7
        p3_7
      }
    }
    Arm: 1 {
      Net:   Net_242
      Outer: PASS0_SARMUX0_sw2
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw2
        p3_2
      }
    }
    Arm: 2 {
      Net:   Net_251
      Outer: PASS0_SARMUX0_sw22
      Inner: PASS0_CTB0_D51
      Path {
        PASS0_sarbus0
        PASS0_SARMUX0_sw22
        PASS0_CTB0_D51
        PASS0_CTB0_oa0_vout1
      }
    }
    Arm: 3 {
      Net:   Net_252
      Outer: PASS0_SARMUX0_sw22
      Inner: PASS0_CTB0_D52
      Path {
        PASS0_sarbus0
        PASS0_SARMUX0_sw22
        PASS0_CTB0_D52
        PASS0_CTB0_oa1_vout1
      }
    }
    Arm: 4 {
      Net:   Net_688
      Outer: PASS0_SARMUX0_sw17
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw17
        PASS0_SARMUX0_temp
      }
    }
  }
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC:muxout_minus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   Net_243
      Outer: PASS0_SARMUX0_sw11
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw11
        p3_3
      }
    }
    Arm: 2 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 90, final cost is 90 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Input_0_Int
        PORT MAP (
            interrupt => Net_670 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Input_1_Int
        PORT MAP (
            interrupt => Net_671 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =Wakeup_Pin_Int
        PORT MAP (
            interrupt => Net_4772 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =ADC_EOC_Int
        PORT MAP (
            interrupt => Net_4121 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =LPComp_Int
        PORT MAP (
            interrupt => LPCOMP_INT_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4061 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Timer_Int
        PORT MAP (
            interrupt => Net_4079 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =PWM_0_Int
        PORT MAP (
            interrupt => Net_4081 );
        Properties:
        {
            int_type = "01"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = CompP_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CompP_1(0)__PA ,
        analog_term => Net_4132 ,
        pad => CompP_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CompM_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CompM_1(0)__PA ,
        analog_term => Net_4133 ,
        pad => CompM_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWM_0_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_0_Out(0)__PA ,
        input => Net_4082 ,
        pad => PWM_0_Out(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWM_2_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_2_Out(0)__PA ,
        input => Net_4084 ,
        pad => PWM_2_Out(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CompP_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CompP_0(0)__PA ,
        analog_term => Net_4129 ,
        pad => CompP_0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CompM_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CompM_0(0)__PA ,
        analog_term => Net_4128 ,
        pad => CompM_0(0)_PAD );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =Input_Pin_0
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_670 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_1_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_1_Out(0)__PA ,
        input => Net_4083 ,
        pad => PWM_1_Out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Input_Pin_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Input_Pin_0(0)__PA ,
        pad => Input_Pin_0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Output_Pin_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_Pin_0(0)__PA ,
        pad => Output_Pin_0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Output_Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_Pin_1(0)__PA ,
        pad => Output_Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =Input_Pin_1
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_671 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "c0de87f6-3ce1-4837-a376-c54a5dde46bb"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Input_Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Input_Pin_1(0)__PA ,
        pad => Input_Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: Button1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ADC_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_2(0)__PA ,
        analog_term => Net_689 ,
        pad => ADC_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ADC_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_3(0)__PA ,
        analog_term => Net_682 ,
        pad => ADC_3(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =Wakeup_Pin
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_4772 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "4c15b41e-e284-4978-99e7-5aaee19bd0ce"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Wakeup_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Wakeup_Pin(0)__PA ,
        pad => Wakeup_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ADC_1P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_1P(0)__PA ,
        analog_term => Net_242 ,
        pad => ADC_1P(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ADC_1M(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_1M(0)__PA ,
        analog_term => Net_243 ,
        pad => ADC_1M(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:sda(0)\__PA ,
        fb => \I2C:sda_wire\ ,
        pad => \I2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:scl(0)\__PA ,
        fb => \I2C:scl_wire\ ,
        pad => \I2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ADC_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_0(0)__PA ,
        analog_term => Net_240 ,
        pad => ADC_0(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_398\ ,
        pad => \CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_5 => \CapSense:Net_420_ff5\ ,
            ff_div_4 => \CapSense:Net_429_ff4\ ,
            ff_div_1 => \I2C:Net_847_ff1\ ,
            ff_div_2 => \UART:Net_847_ff2\ ,
            ff_div_6 => \ADC:Net_1845_ff6\ ,
            ff_div_7 => Net_4214_ff7 ,
            ff_div_8 => Net_4214_ff8 ,
            ff_div_9 => Net_4214_ff9 ,
            ff_div_10 => Net_4214_ff10 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: 
    PSoC4 LP Comparator @ F(LPCOMP,0): 
    p4lpcompcell: Name =\Comp_1:cy_psoc4_lpcomp_1\
        PORT MAP (
            vminus => Net_4133 ,
            vplus => Net_4132 ,
            cmpout => Net_4135 );
        Properties:
        {
            cy_registers = ""
            needs_hibernate = 1
        }
    PSoC4 LP Comparator @ F(LPCOMP,1): 
    p4lpcompcell: Name =\Comp_0:cy_psoc4_lpcomp_1\
        PORT MAP (
            vminus => Net_4128 ,
            vplus => Net_4129 ,
            cmpout => Net_4131 );
        Properties:
        {
            cy_registers = ""
            needs_hibernate = 1
        }
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_4042 ,
            rx => \UART:rx_wire\ ,
            tx => \UART:tx_wire\ ,
            rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tx_req => Net_4045 ,
            rx_req => Net_4044 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\I2C:SCB\
        PORT MAP (
            clock => \I2C:Net_847_ff1\ ,
            interrupt => Net_4061 ,
            tx => \I2C:tx_wire\ ,
            rts => \I2C:rts_wire\ ,
            mosi_m => \I2C:mosi_m_wire\ ,
            select_m_3 => \I2C:select_m_wire_3\ ,
            select_m_2 => \I2C:select_m_wire_2\ ,
            select_m_1 => \I2C:select_m_wire_1\ ,
            select_m_0 => \I2C:select_m_wire_0\ ,
            sclk_m => \I2C:sclk_m_wire\ ,
            miso_s => \I2C:miso_s_wire\ ,
            scl => \I2C:scl_wire\ ,
            sda => \I2C:sda_wire\ ,
            tx_req => Net_4064 ,
            rx_req => Net_4063 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: 
    PSoC4 CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD_FFB\
        PORT MAP (
            shield => \CapSense:Net_241\ ,
            csh => \CapSense:Net_246\ ,
            cmod => \CapSense:Net_398\ ,
            sense_out => \CapSense:Net_329\ ,
            sample_out => \CapSense:Net_328\ ,
            clk1 => \CapSense:Net_429_ff4\ ,
            clk2 => \CapSense:Net_420_ff5\ ,
            irq => \CapSense:Net_248\ );
        Properties:
        {
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            sensors_count = 2
            shield_count = 1
        }
8-bit IDAC group 0: 
    PSoC4 8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\CapSense:IDAC1:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
7-bit IDAC group 0: 
    PSoC4 7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\CapSense:IDAC2:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_4214_ff10 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4088 ,
            tr_overflow => Net_4087 ,
            tr_compare_match => Net_4089 ,
            line_out => Net_4090 ,
            line_out_compl => Net_4091 ,
            interrupt => Net_4079 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_4214_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4109 ,
            tr_overflow => Net_4108 ,
            tr_compare_match => Net_4110 ,
            line_out => Net_4083 ,
            line_out_compl => Net_4111 ,
            interrupt => Net_4107 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_0:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_4214_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4118 ,
            tr_overflow => Net_4117 ,
            tr_compare_match => Net_4119 ,
            line_out => Net_4082 ,
            line_out_compl => Net_4120 ,
            interrupt => Net_4081 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\PWM_2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_4214_ff9 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4099 ,
            tr_overflow => Net_4098 ,
            tr_compare_match => Net_4100 ,
            line_out => Net_4084 ,
            line_out_compl => Net_4101 ,
            interrupt => Net_4097 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: 
    PSoC4 Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\ADC_2_Buffer:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_689 ,
            vminus => Net_251 ,
            vout1 => Net_251 ,
            vout10 => \ADC_2_Buffer:Net_19\ ,
            ctb_dsi_comp => \ADC_2_Buffer:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    PSoC4 Comparator/Opamp @ F(OA,1): 
    p4abufcell: Name =\ADC_3_Buffer:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_682 ,
            vminus => Net_252 ,
            vout1 => Net_252 ,
            vout10 => \ADC_3_Buffer:Net_19\ ,
            ctb_dsi_comp => \ADC_3_Buffer:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
Die Temp group 0: 
    PSoC4 Die Temp @ F(TEMP,0): 
    p4tempcell: Name =\DieTemp:cy_psoc4_temp\
        PORT MAP (
            temp => Net_688 ,
            vssa_kelvin => \DieTemp:Net_3\ );
        Properties:
        {
            cy_registers = ""
        }
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC:muxout_plus\ ,
            vminus => \ADC:muxout_minus\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3227\ ,
            clock => \ADC:Net_1845_ff6\ ,
            sample_done => Net_4125 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            tr_sar_out => Net_4121 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: 
    LPComp Block @ F(LPCOMPBLOCK,0): 
    p4lpcompblockcell: Name =LPCOMP_INT
        PORT MAP (
            interrupt => LPCOMP_INT_OUT );
        Properties:
        {
        }
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_4078 );
        Properties:
        {
            cy_registers = ""
        }
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_4 => Net_688 ,
            muxin_plus_3 => Net_252 ,
            muxin_plus_2 => Net_251 ,
            muxin_plus_1 => Net_242 ,
            muxin_plus_0 => Net_240 ,
            muxin_minus_4 => \ADC:mux_bus_minus_4\ ,
            muxin_minus_3 => \ADC:mux_bus_minus_3\ ,
            muxin_minus_2 => \ADC:mux_bus_minus_2\ ,
            muxin_minus_1 => Net_243 ,
            muxin_minus_0 => \ADC:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC:Net_1851\ ,
            vout_plus => \ADC:muxout_plus\ ,
            vout_minus => \ADC:muxout_minus\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "01000"
            muxin_width = 5
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |         CompP_1(0) | Analog(Net_4132)
     |   1 |       |      NONE |      HI_Z_ANALOG |         CompM_1(0) | Analog(Net_4133)
     |   2 |       |      NONE |         CMOS_OUT |       PWM_0_Out(0) | In(Net_4082)
     |   3 |       |      NONE |         CMOS_OUT |       PWM_2_Out(0) | In(Net_4084)
     |   4 |       |      NONE |      HI_Z_ANALOG |         CompP_0(0) | Analog(Net_4129)
     |   5 |       |      NONE |      HI_Z_ANALOG |         CompM_0(0) | Analog(Net_4128)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   1 |   0 |       |      NONE |         CMOS_OUT |       PWM_1_Out(0) | In(Net_4083)
     |   1 |       |   FALLING |     HI_Z_DIGITAL |     Input_Pin_0(0) | 
     |   2 |       |      NONE |         CMOS_OUT |    Output_Pin_0(0) | 
     |   3 |       |      NONE |         CMOS_OUT |    Output_Pin_1(0) | 
     |   4 |       |      NONE |     HI_Z_DIGITAL |       \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   5 |       |      NONE |         CMOS_OUT |       \UART:tx(0)\ | In(\UART:tx_wire\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   2 |   0 |       |   FALLING |     HI_Z_DIGITAL |     Input_Pin_1(0) | 
     |   1 |       |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(1)\ | 
     |   6 |       |      NONE |      HI_Z_ANALOG |           ADC_2(0) | Analog(Net_689)
     |   7 |       |      NONE |      HI_Z_ANALOG |           ADC_3(0) | Analog(Net_682)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   3 |   0 |       |   FALLING |      RES_PULL_UP |      Wakeup_Pin(0) | 
     |   2 |       |      NONE |      HI_Z_ANALOG |          ADC_1P(0) | Analog(Net_242)
     |   3 |       |      NONE |      HI_Z_ANALOG |          ADC_1M(0) | Analog(Net_243)
     |   4 |       |      NONE |    OPEN_DRAIN_LO |       \I2C:sda(0)\ | FB(\I2C:sda_wire\)
     |   5 |       |      NONE |    OPEN_DRAIN_LO |       \I2C:scl(0)\ | FB(\I2C:scl_wire\)
     |   7 |       |      NONE |      HI_Z_ANALOG |           ADC_0(0) | Analog(Net_240)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   4 |   0 |       |      NONE |      HI_Z_ANALOG | \CapSense:Cmod(0)\ | Analog(\CapSense:Net_398\)
     |   1 |       |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(0)\ | 
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 0s.557ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.687ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.301ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in nodusC_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.168ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.080ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.155ms
API generation phase: Elapsed time ==> 3s.946ms
Dependency generation phase: Elapsed time ==> 0s.058ms
Cleanup phase: Elapsed time ==> 0s.002ms
