// Seed: 2319257712
module module_0 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    input wor id_3,
    output tri id_4,
    output tri1 id_5#(
        .id_12(1),
        .id_13(id_12),
        .id_14(1'b0),
        .id_15(1)
    ),
    input supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    input wire id_9,
    input wand id_10
);
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output tri id_2,
    output supply1 id_3,
    output uwire id_4
    , id_8,
    input tri0 id_5,
    output wor id_6
);
  assign id_8 = id_5;
  and (id_0, id_8, id_5);
  module_0(
      id_8, id_0, id_5, id_5, id_6, id_4, id_5, id_6, id_8, id_5, id_8
  );
endmodule
