INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/LAB7_DSD/LAB7_DSD.srcs/sources_1/new/digital_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/LAB7_DSD/LAB7_DSD.srcs/sources_1/new/tb_digital_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_digital_clock
