## Computer Architecture Repository

The following was completed under the supervision of Professor Rob Marano during the Spring 2024 semester.

- `cpu` directory: Verilog 16-Bit Single-Cycle CPU with a custom ISA and programmatic assembler.
- `hw2` directory: Verilog catalog of logical components (ADDER, 2TO1MUX, CLOCK, etc.)
- `ps1` directory: In class exercise 
