<html>

<head>
<meta http-equiv="Content-Type"
content="text/html; charset=iso-8859-1">
<meta name="GENERATOR" content="Microsoft FrontPage 4.0">
<title>CTPCI Historical</title>
</head>

<body bgcolor="#000000" text="#FF0000" link="#FF0000"
vlink="#800000" alink="#FF0000">

<p align="center">&nbsp;</p>

<p align="center"><font color="#FF0000" size="7" face="Arial"><strong>CTPCI : Project
story</strong></font></p>

<p align="left">&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </p>

<blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">December 2011 to
  January 2012</font>&nbsp;</p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">After
    a long break (sorry !), hardwre tests and many hardware bugs removed in the
    CPLD (and the 2 CT60 CPLD for local bus arbitration again).</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">The
    PCI arbiter is re-designed and now USB board is running on PCI bus with
    Radeon.</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">The
    IDE port is now OK too. The Interupts run too.</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">PLX
    DMA read in SDRAM seems OK and is used by VDI</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">USB
    is not yet finished...</span></font></p>
  </blockquote>
</blockquote>
<blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">April 2010 to
  September 2010</font>&nbsp;</p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">Design
    and tests for the software and many hardware bugs removed in the CPLD (and
    the 2 CT60 CPLD for local bus arbitration).</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">The
    Radeon card is running fine but the use of other PCI baords is not possible.
    A problem on the CPI bus ?</span></font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">March
  2010, 3rd</font>&nbsp;</p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">I
    soldered an osc. from my stock (an old plastic DIP model) on a CTPCI board
    and it runs 100% well with the Radeon PCI.</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">Ouf,
    the PCB is bug free...</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">I
    will transfer the SMT osc. from the prototype to a new board and send this
    board to didier to let him work with the software.&nbsp;</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">The
    assembling compnay is now urged to find a part and financial solution with&nbsp;
    the part furnisher that did the mistake. I should get news this day or
    tomorrow.</span></font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">March
  2010, 2nd</font>&nbsp;&nbsp;</p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">Control
    of the oscillator on an other board : hum, it's strange, the pin #2 &amp; 4
    (GND &amp; VDD) are connected together inside the osc. This explains well
    the smoke....</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">It
    seems so that the parts funisher of the assembling company did a mistake
    about the model of oscillator and did not take account about my osc.
    reference/manufacturer list with a standard pin-out (CTS &amp; Fox
    references).&nbsp;</span></font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">March
  2010, 1st</font>&nbsp;&nbsp;</p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">I
    spent a bit time with the CPLD source to try to finish the PLX BURST Read
    from SDRAM.</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">Yes
    ! I get the boards and it's beautifull !</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">First
    power on test and.... it's smoking on the 33 MHz oscillator... Aie !</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">The
    33 MHz oscillator for PCI seems to be inversed on PCB. I move it by 180°.</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">Smoke&nbsp;
    again !&nbsp;</span></font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">February
  2010</font>&nbsp;</p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">The
    PCB are come back to the assembling company and I have to bring some parts (connectors)...&nbsp;</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">Visit
    at the assembling company and last layout recommendations to avoid an
    assembling mistake.</span></font>&nbsp;</p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">January
  2010</font>&nbsp;&nbsp;</p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">The
    2 boards PCB are now in production phase and the assembling company is
    receiving the&nbsp; parts.</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">It
    seems there is no problem with the PCB files reading on the CAD system.</span></font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">December
  2009</font>&nbsp;&nbsp;</p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">PCB
    routing modifications on the 2 boards to be compatible with 80 wires IDE
    flat cables.</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">Sent
    of the files to the PCB manufacturer for files control on their CAD system.</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">Unfortunately,
    they close on the last week of the month. It will be for January 2010 now.</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">The
    PLX transfers now with DMA (060 bus master) with read &amp; write but only
    with single accesses; the burst read is not yet running.</span></font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">September
  2009, 1st</font>&nbsp;&nbsp;</p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">CTPCI
    orders are open.</span></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">Stills
    the PLX DMA and the IDE accesses to be tested and debugged.</span></font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">August
  2009, 21th</font>&nbsp;&nbsp;&nbsp;&nbsp;</p>
  <blockquote>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><span class="q0"><font size="3" face="Arial" color="#FFFFFF">Running
      fine with 2 flat cables 80-wires of 45 cms long.</font></span>&nbsp;</p>
      <p style="text-indent: 0; line-height: 100%; margin: 0">
      <font size="3" face="Arial" color="#FFFFFF">&nbsp;<span class="q0">I
      secured timing on CTPCI and ABE/SDR chips.</span></font>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0">
      <span class="q0"><font size="3" face="Arial" color="#FFFFFF">Now, the
      timing limit of chips is far above 100 Mhz...</font></span>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><span class="q0"><font size="3" face="Arial" color="#FFFFFF">The only
      frontier to overclock more than 100 Mhz is the 060 and its cooling quality.</font></span>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><span class="q0"><font size="3" face="Arial" color="#FFFFFF">Those of
      you that were not able to overclock after 105 or 107 Mhz may have a very
      nice surprise...</font></span>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF">&nbsp;<span class="q0">The
      world record is 108 MHz without CTPCI . Mine is at 105 Mhz + CTPCI and
      with the standard CT63 low profile cooler...</span></font>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF">&nbsp;<span class="q0">Other
      news, the 060 BURST with MOVE16 instruction is working...</span></font>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF">&nbsp;<span class="q0">Stills
      to be tested :</span></font>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">- PLX
      master for DMA</span></font>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><span class="q0"><font size="3" face="Arial" color="#FFFFFF">-
      Interupts</font></span>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><span class="q0"><font size="3" face="Arial" color="#FFFFFF">- IDE port</font></span>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF">&nbsp;<span class="q0">I
      can launch some software in 1027*768* 256c or TC...</span></font>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font size="3" face="Arial" color="#FFFFFF"><span class="q0">Good
      news : <a href="../cub1024.jpg">Cubase Audio
      2.6 runs fine in these resolutions</a> !</span></font>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0">&nbsp;</p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">August
  2009, 13th</font>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</p>
  <blockquote>
    <div style="width: 1369; height: 138">
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">Second
      day of running CT60 + CTPCI at 100 Mhz and what a pleasure to see the
      first benchs with <a href="../Benchs/1stbench.zip">Kronos
      en 640*480*256c et en 1024*768*TC</a> and a big desktop !&nbsp;</font>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">Didier
      did a great work on VDI if you see the new VDI that is 10 times faster
      than with a CT60-100/25Mhz and 7 times faster than with the (now very) old
      Hades 060 ...</font></p>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">I
      did some successfull tests with 2 flat cables of 30 cms (40 wires) instead
      of the two of 10 cms I was using so far... I have to test the 80 wires
      flat cables that offering better performances (and more easy to find ), so
      I'm confident...</font>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">I
      have now to test the BURST of the 060 with the famous MOVE16 instruction
      and I just received the test software from Didier (yeah, we may increase
      the benchs !).</font>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">I
      get too the new tos from Didier that use the DMA from PLX to transfert
      data from SDRAM to Video DDR. I will be able to test the famous old CT60
      arbiter (tested only with Blitter and SDMA chips so far...).</font>
    </div>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">August
  2009, 12th</font>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</p>
  <blockquote>
    <div style="width: 1369; height: 121">
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">A
      few days of brainstorming and some new tests witht he logic analyser to
      persuade me that the essential of the problems are coming from the clokcs
      and precisely from the cypress PLL chip that divide by 2 the CT clock for
      PLX.</font>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">I
      have unsolder it and connected directly the CT clock to CPLD and used CPLD
      to divide the CT clock. The CPLD get a delay of around 5 ns on the new PLX
      clock.</font>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">But
      the CTPCI is now running perfectly at 66 Mhz and all tests are good. The
      radeon is running fine ! No more crash.</font>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">I
      now boot at 95 Mhz but it stills some timing problems I have to correct in
      the CPLD.</font>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">We
      will nextly be able to test the PLX DMA.</font>
    </div>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">July 2009,
  19th</font>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</p>
  <blockquote>
    <div style="width: 1369; height: 91">
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">Yeah,
      we got it, the <a href="../../ctpci/radeon1stscreen.jpg">first
      screen from the Radeon</a> board. It seems we get some problems with BIOS
      reading and finally the last problems were PLL initialization.&nbsp;</font>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">We
      don't know why but the VGA BIOS is not writting the PLL registers...</font></p>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">Didier
      forced the good data to PLL registers...without BIOS and it runs now...</font></p>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">OK
      we have <a href="../../ctpci/radeonbootcrash.jpg">bus
      error </a>before the desk but that is not important... ;-)</font>
    </div>
  </blockquote>
</blockquote>

<p align="left">&nbsp; </p>
<blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">July 2009,
  16th</font>&nbsp;</p>
  <blockquote>
    <p style="line-height: 100%; margin-top: 0; margin-bottom: 0" align="left"><font face="Arial" size="3" color="#FFFFFF">After
    2 weeks of trying to speak with the PLX we successed the PLX registers
    reading &amp; writing.</font>
    </p>
    <p style="line-height: 100%; margin-top: 0; margin-bottom: 0" align="left"><font face="Arial" size="3" color="#FFFFFF">Actually
    tests show that we can run the CT60 up to 85 MHz with a good link with CTPCI.</font>&nbsp;</p>
    <p style="line-height: 100%; margin-top: 0; margin-bottom: 0" align="left">
      <font face="Arial" size="3" color="#FFFFFF">PLX9054 is not able to run
      above 50 Mhz, it is why my logic is controlling a CT60 CLK/2 clock for PLX..</font>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">Sure
  the PCI is independant with 33 Mhz.</font>&nbsp;</p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">The
  final tests will be to go to 100/50 Mhz stable configuration.</font>
    </p>
    <div>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0" align="left">
      <font face="Arial" size="3" color="#FFFFFF">BUT actually, after 10 days
      of stress and tests we are not able to communicate well with the Radeon
      board.</font>
    </div>
    <div>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0" align="left">
      <font face="Arial" size="3" color="#FFFFFF">Oh, sure the PCI BIOS&nbsp;scan
      is working fine and find the board with it's ATI ID...in all the 4 slots
      and&nbsp;we can&nbsp;access to the PCI registers of the Radeon.</font>
    </div>
    <div>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0" align="left">
      <font face="Arial" size="3" color="#FFFFFF">But when we load the BIOS
      ROM from ATI and lauch the X86 emulator, the things are bad...: master
      aborts and parity errors are coming and/or the X86 code is bad.</font>
    </div>
    <div>
      <p style="line-height: 100%; margin-top: 0; margin-bottom: 0" align="left">
      <font face="Arial" size="3" color="#FFFFFF">We reduced PCI flat cables
      to 10 cms and downgraded the PCI clock to 16 Mhz, with same results...
      what let me think this damned PCI bus is good</font> <font face="Arial" size="3" color="#FFFFFF">and
      there is a software vicious bug or a not completed Radeon init...</font>
    </div>
    <div>
    </div>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0">
      <font face="Arial" size="3" color="#FFFFFF">A good news is that there
      is only 2 minors modifications on the CTPCI prototype and 1 minor
      modification on PCI slots board...if we have no more&nbsp;hardware bug
      discovered...</font>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0">
      <font face="Arial" size="3" color="#FFFFFF">I have only to pay 2 new
      films for first batch production.</font>
    </p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font face="Arial" size="3" color="#FFFFFF">Next news should be the
      good ones...</font>
    </p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">June 2009,
  19th</font></p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">One week
    ago I get the last components and I just finished now to assemble the boards.&nbsp;</font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">First
    good news : no mecanical errors; all is fitting perfectly on CT60.</font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Some
    pictures before I power on, begin the electrical controls and launch the
    software.</font></p>
    <p align="left"><a href="../ProtoCTPCI_Top.JPG"><img border="1" src="../ProtoCTPCI_Top_LR.jpg" width="111" height="70" alt="TOP" lowsrc="../CTPCI_Top_LR.jpg"></a>&nbsp;
    <a href="../ProtoCTPCI_Bottom.JPG"><img border="1" src="../ProtoCTPCI_Bottom_LR.jpg" width="104" height="69" alt="Bottom" lowsrc="../CTPCI_Bottom_LR.jpg"></a>&nbsp;
    <a href="../ProtoPCI_slots.JPG"><img border="1" src="../ProtoPCI_slots_LR.jpg" width="89" height="71" alt="SLOTS card" lowsrc="../PCI_slots_LR.jpg"></a>&nbsp;&nbsp;
    <a href="../cats.JPG"><img border="1" src="../cats_LR.jpg" width="87" height="71" alt="Very happy cats supporting me" lowsrc="../cats_LR.jpg"></a></p>
  </blockquote>
</blockquote>
  <p align="left">&nbsp;</p>
<blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">June 2009,
  2nd</font></p>
  <blockquote>
    <p align="left"><font color="#FFFFFF" size="3" face="Arial">After
    some manufacturing problems because of wrong DRC settings in the software,
    here they are, the 2 PCB arrived this morning (June 2nd) : <a href="../../ctpci/PCB_proto.jpg">PCB-proto.jpg</a></font></p>
  </blockquote>
</blockquote>
<blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">March 2009</font></p>
  <blockquote>
    <p align="left"><font color="#FFFFFF" size="3" face="Arial"><u><a href="../../ctpci/newCTPCI_routing.gif">New
    design of </a> </u></font><a href="../../ctpci/newCTPCI_routing.gif"><font color="#FFFFFF" size="3" face="Arial">CTPCI
    <u>:</u></font></a></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">- Add an
    IDE port (mode PIO4) 100% compatible &amp; 50 % faster than the Falcon one
    (PIO3 with Combel)</font>&nbsp; <font color="#FFFFFF" size="3" face="Arial">with
    logic registers to optimize the tranfer&nbsp; timings according to the
    CT60/63 clock speed. Sorry, one wire must be connected on falcon motherboard
    to use this IDE port. It will be possible to use the 2 IDE ports for 4
    devices.</font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">- New
    CPLD with twice logic (288 registers). The transfers of PLX reads (from
    SDRAM) are now supported with BURST. The writes of the PLX (into SDRAM) are
    not supported as BURST because of the clock difference between PLX &amp;
    CT60/63 (PLX clock is divided by 2).</font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">- Remove
    the
    drive 5 1/4 power connector
    </font></p>
    <p align="left"><font color="#FFFFFF" size="3" face="Arial"><u><a href="../../ctpci/NewPCIboard_routing.gif">New
    design of </a> </u><a href="../../ctpci/NewPCIboard_routing.gif">PCI
    4 Slots </a><u>:</u></font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">- Change
    dimensions for a better fitting into PC towers.</font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">- Change
    routing from 4 layers to double face PCB to reduce cost.</font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">- New <a href="../../ctpci/ATX_Drilling.pdf">atx
    holes drilling.</a></font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">December 5th,
  2008</font></p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Adding a
    drive 5 1/4 power connector on the main and PCI slots boards.</font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Adding a
    5 to 3.3V 4A voltage linear regulator on the PCI Slots board.</font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Adding
    the fitting holes on the PCI slots board.</font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">October 28th,
  2008</font></p>
  <blockquote>
    <p align="left"><font color="#FFFFFF" size="3" face="Arial">Routing
    is finished. Verifications are OK. Next step : prototype.&nbsp;</font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">September
  2008</font></p>
  <blockquote>
    <p align="left"><font color="#FFFFFF" size="3" face="Arial">Autorouter
    try : 97.4% of 1138 nets. Stills some settings to be done, some manual PCB
    work, some parts to be validated and tuning of the clocks traces.</font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">September
  2007 to March 2008</font></p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">The
    hierarchical schematics are finished. This design method allows the reuse of
    some blocks in some others designs... I will so continue to layout of the
    boards with need to create some parts in the library...&nbsp; I present you
    the <a href="../../ctpci/schema_top.pdf">'TOP' sheet of the CTPCI project</a> : the blocks point to schematics sheet.
    Here is the <a href="../../ctpci/schema_plx.pdf"> PLX
    sheet.</a></font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">August
  2007</font></p>
  <blockquote>
    <p align="left" style="line-height: 100%; word-spacing: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Happy
    getting a bit money to buy some parts to assemble a powerfull PC in my week
    appartement to run Dx Designer &amp; Pads Layout + Router software flow from
    Mentor Graphics. I get a licence that costs 6000...&nbsp;&nbsp;</font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">January to
  June 2007</font></p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">The
    project is going slowly because of my job far from my house and so some
    heavy days and shorts week ends... Finally I finished the design of the CPLD
    and I will go back to schematics.</font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">September 2006</font></p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">After a
    long period very busy, I go back on CTPCI design...</font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">I try to
    find a better CAD software to boost the PCB design.</font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">May 2006</font></p>
  <blockquote>
    <p align="left"><font color="#FFFFFF" size="3" face="Arial">Thought
    about a new IDE port : negative (no place &amp; may be available on PCI).</font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">April 2006</font></p>
  <blockquote>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Deepened
    study of the PLX 9054 to determine the logic conception with the CT bus.</font></p>
    <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Study
    the PCI--&gt;Local (PCI master &amp; DMA) data transfert rates according to
    the technical choices for the 'glue' logic : CPLD or FPGA.</font></p>
  </blockquote>
  <p align="left"><font color="#FFFF00" size="4" face="Arial">March 2006</font></p>
<blockquote>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Project on
  the rails again.</font></p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">PCI
  knowledges refresh.</font></p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Start the
  writing of the developers documentation (CTPCI Hardware Guide).</font></p>
</blockquote>

  <p align="left"><font color="#FFFF00" size="4" face="Arial">November
  2005</font></p>
<blockquote>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Confirmation
  the project can be developed.</font></p>
  <p align="left" style="line-height: 100%; margin-top: 0; margin-bottom: 0"><font color="#FFFFFF" size="3" face="Arial">Project
  stopped.</font></p>
</blockquote>

  <p align="left"><font color="#FFFF00" size="4" face="Arial">August 2005</font></p>
<blockquote>
  <p align="left"><font color="#FFFFFF" size="3" face="Arial">Announcement
  of the project and opinion testing among the CT users.</font></p>
</blockquote>

</blockquote>

<p align="center"><font size="4"><strong><tt><a href="welcome.htm"><img
src="../../pictures/back.gif" alt="Retour" border="0" width="80"
height="60"></a></tt></strong></font></p>
</body>
</html>
