/*
 * File:           A2B_Master_ADAU1452.h
 *
 * Created:        Tuesday, November 26, 2024 11:00:30 AM
 * Description:    adi_a2b_2NodeSampleDemoConfig_Test Sequence data definitions.
 *
 * This software is distributed in the hope that it will be useful,
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *
 * This software may only be used to program products purchased from
 * Analog Devices for incorporation by you into audio products that
 * are intended for resale to audio product end users. This software
 * may not be distributed whole or in any part to third parties.
 *
 * Copyright (c) 2024 Analog Devices, Inc. All rights reserved.
 */
/* Includes ------------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

#include "main_conf.h"
#ifdef ADAU1452_ENABLE
#include "i2c.h"
#include "ADAU1452_Init_Reg.h"

#define DEVICE_ADDR_ADAU1452		(0x38)
#define SIGMA_WRITE_REGISTER_BLOCK(deviceId, subAddr, dataSize, data) \
    I2C1_Interrupt_Write_Data_16bit_SubAdd(deviceId, subAddr, data, dataSize)

void ADAU1452_Download_Init_Value(void)
{
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF890, 2, MODE_1_0);			/* IC 1.SOFT_RESET */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF890, 2, MODE_1_1);			/* IC 1.SOFT_RESET */
  delay_ms(20);			/* IC 1.IC 1.Reset Delay */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF400, 2, MODE_1_3);			/* IC 1.HIBERNATE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF400, 2, MODE_1_4);			/* IC 1.HIBERNATE */
  delay_ms(20);			/* IC 1.IC 1.Hibernate Delay */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF403, 2, MODE_1_6);			/* IC 1.KILL_CORE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF403, 2, MODE_1_7);			/* IC 1.KILL_CORE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF003, 2, MODE_1_8);			/* IC 1.PLL_ENABLE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF000, 2, MODE_1_9);			/* IC 1.PLL_CTRL0 Register */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF001, 2, MODE_1_10);			/* IC 1.PLL_CTRL1 Register */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF002, 2, MODE_1_11);			/* IC 1.PLL_CLK_SRC Register */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF005, 2, MODE_1_12);			/* IC 1.MCLK_OUT Register */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF003, 2, MODE_1_13);			/* IC 1.PLL_ENABLE Register */
  delay_ms(20);			/* IC 1.IC 1.PLL Lock Delay */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF050, 2, MODE_1_15);			/* IC 1.POWER_ENABLE0 Register */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF051, 2, MODE_1_16);			/* IC 1.POWER_ENABLE1 Register */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF022, 2, MODE_1_17);			/* IC 1.CLK_GEN2_M */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF024, 2, MODE_1_18);			/* IC 1.CLK_GEN3_M */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF025, 2, MODE_1_19);			/* IC 1.CLK_GEN3_N */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF026, 2, MODE_1_20);			/* IC 1.CLK_GEN3_SRC */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF560, 2, MODE_1_21);			/* IC 1.DMIC_CTRL0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF561, 2, MODE_1_22);			/* IC 1.DMIC_CTRL1 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF511, 2, MODE_1_23);			/* IC 1.MP1_MODE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF51A, 2, MODE_1_24);			/* IC 1.MP10_MODE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF51D, 2, MODE_1_25);			/* IC 1.MP13_MODE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF52D, 2, MODE_1_26);			/* IC 1.MP13_WRITE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF798, 2, MODE_1_27);			/* IC 1.SPDIF_TX_PIN */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF100, 2, MODE_1_28);			/* IC 1.ASRC_INPUT0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF101, 2, MODE_1_29);			/* IC 1.ASRC_INPUT1 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF102, 2, MODE_1_30);			/* IC 1.ASRC_INPUT2 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF140, 2, MODE_1_31);			/* IC 1.ASRC_OUT_RATE0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF141, 2, MODE_1_32);			/* IC 1.ASRC_OUT_RATE1 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF142, 2, MODE_1_33);			/* IC 1.ASRC_OUT_RATE2 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF180, 2, MODE_1_34);			/* IC 1.SOUT_SOURCE0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF181, 2, MODE_1_35);			/* IC 1.SOUT_SOURCE1 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF182, 2, MODE_1_36);			/* IC 1.SOUT_SOURCE2 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF183, 2, MODE_1_37);			/* IC 1.SOUT_SOURCE3 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF184, 2, MODE_1_38);			/* IC 1.SOUT_SOURCE4 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF185, 2, MODE_1_39);			/* IC 1.SOUT_SOURCE5 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF186, 2, MODE_1_40);			/* IC 1.SOUT_SOURCE6 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF187, 2, MODE_1_41);			/* IC 1.SOUT_SOURCE7 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF188, 2, MODE_1_42);			/* IC 1.SOUT_SOURCE8 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF189, 2, MODE_1_43);			/* IC 1.SOUT_SOURCE9 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF18A, 2, MODE_1_44);			/* IC 1.SOUT_SOURCE10 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF18B, 2, MODE_1_45);			/* IC 1.SOUT_SOURCE11 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF18C, 2, MODE_1_46);			/* IC 1.SOUT_SOURCE12 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF18D, 2, MODE_1_47);			/* IC 1.SOUT_SOURCE13 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF18E, 2, MODE_1_48);			/* IC 1.SOUT_SOURCE14 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF18F, 2, MODE_1_49);			/* IC 1.SOUT_SOURCE15 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF190, 2, MODE_1_50);			/* IC 1.SOUT_SOURCE16 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF191, 2, MODE_1_51);			/* IC 1.SOUT_SOURCE17 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF192, 2, MODE_1_52);			/* IC 1.SOUT_SOURCE18 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF193, 2, MODE_1_53);			/* IC 1.SOUT_SOURCE19 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF194, 2, MODE_1_54);			/* IC 1.SOUT_SOURCE20 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF195, 2, MODE_1_55);			/* IC 1.SOUT_SOURCE21 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF196, 2, MODE_1_56);			/* IC 1.SOUT_SOURCE22 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF197, 2, MODE_1_57);			/* IC 1.SOUT_SOURCE23 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF1C0, 2, MODE_1_58);			/* IC 1.SPDIFTX_INPUT */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF200, 2, MODE_1_59);			/* IC 1.SERIAL_BYTE_0_0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF204, 2, MODE_1_60);			/* IC 1.SERIAL_BYTE_1_0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF208, 2, MODE_1_61);			/* IC 1.SERIAL_BYTE_2_0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF20C, 2, MODE_1_62);			/* IC 1.SERIAL_BYTE_3_0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF210, 2, MODE_1_63);			/* IC 1.SERIAL_BYTE_4_0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF214, 2, MODE_1_64);			/* IC 1.SERIAL_BYTE_5_0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF218, 2, MODE_1_65);			/* IC 1.SERIAL_BYTE_6_0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF21C, 2, MODE_1_66);			/* IC 1.SERIAL_BYTE_7_0 */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF604, 2, MODE_1_67);			/* IC 1.SPDIF_RESTART */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF690, 2, MODE_1_68);			/* IC 1.SPDIF_TX_EN */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xC000, 3956, MODE_1_69);			/* Program Data */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0x0000, 1144, MODE_1_70);			/* DM0 Data */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0x6038, 832, MODE_1_71);			/* DM1 Data */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF403, 2, MODE_1_72);			/* IC 1.KILL_CORE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF404, 2, MODE_1_73);			/* IC 1.START_ADDRESS */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF401, 2, MODE_1_74);			/* IC 1.START_PULSE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF402, 2, MODE_1_75);			/* IC 1.START_CORE */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF402, 2, MODE_1_76);			/* IC 1.START_CORE */
  delay_ms(20);			/* IC 1.IC 1.Start Delay */
  SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1452, 0xF400, 2, MODE_1_78);			/* IC 1.HIBERNATE */
}

void ADAU1452_Init(void)
{
	//uint32_t uSize = 0, i;
	//uint8_t Data = 0, uCommand = 0;
	ADAU1452_Download_Init_Value();
}

#endif //ADAU1452_ENABLE
