Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 13 02:52:36 2023
| Host         : Evette running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ExpSixTLD_control_sets_placed.rpt
| Design       : ExpSixTLD
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              68 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | my_fsm/FSM_sequential_PS_reg[0]_0[0] |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                                      |                  |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | my_fsm/FSM_sequential_PS_reg[0]_0[0] | my_fsm/SR[0]     |                9 |             31 |         3.44 |
|  clk_IBUF_BUFG | reg_file_reg_r1_0_31_0_5_i_129_n_0   |                  |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | my_fsm/E[0]                          |                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | my_fsm/p_0_in                        |                  |               11 |             88 |         8.00 |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+


