{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575515004938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575515004947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 19:03:24 2019 " "Processing started: Wed Dec 04 19:03:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575515004947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515004947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515004947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575515005883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575515005883 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "vending_machine.v(253) " "Verilog HDL syntax warning at vending_machine.v(253): extra block comment delimiter characters /* within block comment" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 253 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1575515025531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file vending_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending_machine " "Found entity 1: vending_machine" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575515025537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515025537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/seven_segment.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575515025545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515025545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575515025555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515025555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575515025563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515025563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce4bit " "Found entity 1: debounce4bit" {  } { { "debounce4bit.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce4bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575515025574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515025574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575515025584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515025584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575515025594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515025594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575515025605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515025605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_count.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_count " "Found entity 1: keypad_count" {  } { { "keypad_count.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad_count.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575515025615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515025615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/multiply.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575515025624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515025624 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "shift_col packed keypad.v(11) " "Verilog HDL Port Declaration warning at keypad.v(11): data type declaration for \"shift_col\" declares packed dimensions but the port declaration declaration does not" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575515025626 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "shift_col keypad.v(8) " "HDL info at keypad.v(8): see declaration for object \"shift_col\"" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575515025626 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "h packed binary2bcd.v(9) " "Verilog HDL Port Declaration warning at binary2bcd.v(9): data type declaration for \"h\" declares packed dimensions but the port declaration declaration does not" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575515025626 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "h binary2bcd.v(7) " "HDL info at binary2bcd.v(7): see declaration for object \"h\"" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575515025627 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t packed binary2bcd.v(9) " "Verilog HDL Port Declaration warning at binary2bcd.v(9): data type declaration for \"t\" declares packed dimensions but the port declaration declaration does not" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575515025627 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t binary2bcd.v(7) " "HDL info at binary2bcd.v(7): see declaration for object \"t\"" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575515025627 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "o packed binary2bcd.v(9) " "Verilog HDL Port Declaration warning at binary2bcd.v(9): data type declaration for \"o\" declares packed dimensions but the port declaration declaration does not" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575515025627 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "o binary2bcd.v(7) " "HDL info at binary2bcd.v(7): see declaration for object \"o\"" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575515025627 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "display packed seven_segment.v(8) " "Verilog HDL Port Declaration warning at seven_segment.v(8): data type declaration for \"display\" declares packed dimensions but the port declaration declaration does not" {  } { { "seven_segment.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/seven_segment.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575515025627 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "display seven_segment.v(6) " "HDL info at seven_segment.v(6): see declaration for object \"display\"" {  } { { "seven_segment.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/seven_segment.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575515025627 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count packed counter.v(9) " "Verilog HDL Port Declaration warning at counter.v(9): data type declaration for \"count\" declares packed dimensions but the port declaration declaration does not" {  } { { "counter.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/counter.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575515025628 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count counter.v(7) " "HDL info at counter.v(7): see declaration for object \"count\"" {  } { { "counter.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/counter.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575515025628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending_machine " "Elaborating entity \"vending_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575515025905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state vending_machine.v(37) " "Verilog HDL or VHDL warning at vending_machine.v(37): object \"state\" assigned a value but never read" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575515025907 "|vending_machine"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "nstate vending_machine.v(38) " "Verilog HDL warning at vending_machine.v(38): object nstate used but never assigned" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1575515025907 "|vending_machine"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D3 vending_machine.v(7) " "Output port \"D3\" at vending_machine.v(7) has no driver" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575515025907 "|vending_machine"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D4 vending_machine.v(7) " "Output port \"D4\" at vending_machine.v(7) has no driver" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575515025907 "|vending_machine"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D5 vending_machine.v(7) " "Output port \"D5\" at vending_machine.v(7) has no driver" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575515025907 "|vending_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:key1 " "Elaborating entity \"keypad\" for hierarchy \"keypad:key1\"" {  } { { "vending_machine.v" "key1" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575515025910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce4bit debounce4bit:bits1 " "Elaborating entity \"debounce4bit\" for hierarchy \"debounce4bit:bits1\"" {  } { { "vending_machine.v" "bits1" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575515025914 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "debounced debounce4bit.v(11) " "Verilog HDL Port Connection error at debounce4bit.v(11): output or inout port \"debounced\" must be connected to a structural net expression" {  } { { "debounce4bit.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce4bit.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1575515025915 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "debounce4bit:bits1 " "Can't elaborate user hierarchy \"debounce4bit:bits1\"" {  } { { "vending_machine.v" "bits1" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 60 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575515025916 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575515026117 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 04 19:03:46 2019 " "Processing ended: Wed Dec 04 19:03:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575515026117 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575515026117 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575515026117 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515026117 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575515026791 ""}
