mvn r0, r1 
and r1, r0, r2 
mov r3, r1 
add r2, r3, r1, asr #12 
