#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed May 10 10:02:21 2017
# Process ID: 7147
# Log file: /home/rathlin/Papers/MS2017/AVSS2017/MS_Low_Power/vivado.log
# Journal file: /home/rathlin/Papers/MS2017/AVSS2017/MS_Low_Power/vivado.jou
#-----------------------------------------------------------
ERROR: [Common 17-356] Failed to install all user apps.
start_gui
open_project /home/rathlin/Xilinx/Projects/async_test/async_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rathlin/Xilinx/Vivado2014/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5754.434 ; gain = 113.250 ; free physical = 2197 ; free virtual = 20594
update_compile_order -fileset sources_1
set_property top calculator_server [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/rathlin/Xilinx/Projects/async_test/async_test.srcs/sources_1/new/C_element.v" into library work [/home/rathlin/Xilinx/Projects/async_test/async_test.srcs/sources_1/new/C_element.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/rathlin/Xilinx/Projects/async_test/async_test.srcs/sources_1/new/C_latch.v" into library work [/home/rathlin/Xilinx/Projects/async_test/async_test.srcs/sources_1/new/C_latch.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/rathlin/Xilinx/Projects/async_test/async_test.srcs/sources_1/new/C_pipeline.v" into library work [/home/rathlin/Xilinx/Projects/async_test/async_test.srcs/sources_1/new/C_pipeline.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/rathlin/Xilinx/Projects/async_test/async_test.srcs/sources_1/new/adder.v" into library work [/home/rathlin/Xilinx/Projects/async_test/async_test.srcs/sources_1/new/adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/rathlin/Xilinx/Projects/async_test/async_test.srcs/sources_1/new/m_clk.v" into library work [/home/rathlin/Xilinx/Projects/async_test/async_test.srcs/sources_1/new/m_clk.v:1]
[Wed May 10 10:03:25 2017] Launched synth_2...
Run output will be captured here: /home/rathlin/Xilinx/Projects/async_test/async_test.runs/synth_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 10:33:02 2017...
