
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.668893                       # Number of seconds simulated
sim_ticks                                668892863500                       # Number of ticks simulated
final_tick                               1409248693000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94293                       # Simulator instruction rate (inst/s)
host_op_rate                                   118742                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31535813                       # Simulator tick rate (ticks/s)
host_mem_usage                                7235124                       # Number of bytes of host memory used
host_seconds                                 21210.58                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2518585035                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        35008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        87168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             122176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        35008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        94144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           94144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1471                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1471                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        52337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       130317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                182654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        52337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          140746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               140746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          140746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        52337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       130317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               323400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1909                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1471                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1909                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1471                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 122176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   92800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  122176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                94144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               48                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  660852932000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1909                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1471                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.464178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.716589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    99.667587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1291     65.14%     65.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          560     28.25%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           73      3.68%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      1.51%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      0.71%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      0.25%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.05%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.10%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1982                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.231707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.615908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.228764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             2      2.44%      2.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             2      2.44%      4.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            15     18.29%     23.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            17     20.73%     43.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            17     20.73%     64.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             7      8.54%     73.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            13     15.85%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             3      3.66%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             3      3.66%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             1      1.22%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1      1.22%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-57             1      1.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            82                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.682927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.647927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.109755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               21     25.61%     25.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.22%     26.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46     56.10%     82.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11     13.41%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      3.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            82                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    500372750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               536166500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    262112.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               280862.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      831                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     546                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  195518618.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    40.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9474780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5035965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7925400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4859820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         971745840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            323493810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             65934720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1677659910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1542134400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     158760438105                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           163368821460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.237650                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         658509759000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    139391500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     414156000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 660316415000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4015970500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     327864000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3679066500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4676700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2485725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5704860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2709180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         497243760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            209099940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             36731520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       762416040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       820740480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     159634491180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           161976299385                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.155819                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         660314308500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     78870500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     211954000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 664529338000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2137349000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     263375500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1671976500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   701                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1409248693000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4134972                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           739222710                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4135996                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.729068                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   130.222295                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   893.777705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.127170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.872830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          569                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1265201806                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1265201806                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    405645362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       405645362                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    213105929                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213105929                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1457122                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1457122                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       161852                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       161852                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       161856                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       161856                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    618751291                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        618751291                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    620208413                       # number of overall hits
system.cpu.dcache.overall_hits::total       620208413                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6636439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6636439                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3296036                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3296036                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        68817                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        68817                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9932475                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9932475                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     10001292                       # number of overall misses
system.cpu.dcache.overall_misses::total      10001292                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  80133535000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  80133535000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  37357913638                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37357913638                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        52000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        52000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 117491448638                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117491448638                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 117491448638                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117491448638                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    412281801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    412281801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    216401965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    216401965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1525939                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1525939                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    628683766                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    628683766                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    630209705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    630209705                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.016097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016097                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015231                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.045098                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045098                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000025                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000025                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.015799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015799                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.015870                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015870                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 12074.779110                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12074.779110                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11334.194662                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11334.194662                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 11829.020324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11829.020324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 11747.627070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11747.627070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       471069                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          269                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27523                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              49                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.115467                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.489796                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3585719                       # number of writebacks
system.cpu.dcache.writebacks::total           3585719                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3278842                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3278842                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2554631                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2554631                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5833473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5833473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5833473                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5833473                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3357597                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3357597                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       741405                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       741405                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        36266                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        36266                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4099002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4099002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4135268                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4135268                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  41005928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41005928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9074771492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9074771492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    438532500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    438532500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  50080699992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50080699992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  50519232492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50519232492                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.023766                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.023766                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006562                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006562                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12212.879777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12212.879777                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12239.965325                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12239.965325                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12092.111068                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12092.111068                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12217.778862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12217.778862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12216.676765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12216.676765                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3558291                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.487123                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           695946871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3558803                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            195.556447                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    59.826393                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   451.660729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.116848                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.882150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         863157827                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        863157827                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    426112246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       426112246                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    426112246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        426112246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    426112246                       # number of overall hits
system.cpu.icache.overall_hits::total       426112246                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3687343                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3687343                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3687343                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3687343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3687343                       # number of overall misses
system.cpu.icache.overall_misses::total       3687343                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  47534062997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  47534062997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  47534062997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  47534062997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  47534062997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  47534062997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    429799589                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    429799589                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    429799589                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    429799589                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    429799589                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    429799589                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008579                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008579                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008579                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12891.142212                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12891.142212                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12891.142212                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12891.142212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12891.142212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12891.142212                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          370                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.619048                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3558291                       # number of writebacks
system.cpu.icache.writebacks::total           3558291                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       128693                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       128693                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       128693                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       128693                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       128693                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       128693                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3558650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3558650                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3558650                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3558650                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3558650                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3558650                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  43106409497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  43106409497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  43106409497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  43106409497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  43106409497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  43106409497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008280                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008280                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008280                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008280                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12113.135458                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12113.135458                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12113.135458                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12113.135458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12113.135458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12113.135458                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      1873                       # number of replacements
system.l2.tags.tagsinuse                 32661.602420                       # Cycle average of tags in use
system.l2.tags.total_refs                    25604506                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    741.107007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks              85                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2237.300035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      29258.813995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   365.333492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   715.154898                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.068277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.892908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.011149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.021825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996753                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32674                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997192                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 120690869                       # Number of tag accesses
system.l2.tags.data_accesses                120690869                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3585719                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3585719                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3372284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3372284                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data          300                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  300                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       740967                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                740967                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      3557744                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3557744                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      3392640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3392640                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       3557744                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4133607                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7691351                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3557744                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4133607                       # number of overall hits
system.l2.overall_hits::total                 7691351                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          142                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 142                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              548                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data         1223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1223                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          548                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1365                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1913                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          548                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1365                       # number of overall misses
system.l2.overall_misses::total                  1913                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     19877000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19877000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    115690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115690000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    488189500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    488189500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    115690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    508066500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        623756500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    115690000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    508066500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       623756500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3585719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3585719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3372284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3372284                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              300                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       741109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            741109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      3558292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3558292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      3393863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3393863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3558292                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4134972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7693264                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3558292                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4134972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7693264                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000192                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000154                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000360                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000154                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000330                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000249                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000154                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000330                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000249                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 139978.873239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 139978.873239                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 211113.138686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 211113.138686                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 399173.753066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 399173.753066                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 211113.138686                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 372209.890110                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 326061.944590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 211113.138686                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 372209.890110                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 326061.944590                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1471                       # number of writebacks
system.l2.writebacks::total                      1471                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data          142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            142                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          547                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data         1220                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1220                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1909                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1909                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     18457000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18457000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    109852000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    109852000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    475795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    475795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    109852000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    494252000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    604104000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    109852000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    494252000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    604104000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000248                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000248                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 129978.873239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 129978.873239                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 200826.325411                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 200826.325411                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 389995.901639                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 389995.901639                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 200826.325411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 362886.930984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 316450.497643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 200826.325411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 362886.930984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 316450.497643                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1767                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1471                       # Transaction distribution
system.membus.trans_dist::CleanEvict              402                       # Transaction distribution
system.membus.trans_dist::ReadExReq               142                       # Transaction distribution
system.membus.trans_dist::ReadExResp              142                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1767                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       216320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  216320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1909                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1909    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1909                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4833000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4938000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       233681131                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    152594565                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     24532845                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    166814155                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       130807392                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.415043                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        29386979                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        19765                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     11614719                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     10196228                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      1418491                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      1266798                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1409248693000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1337810859                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    513182135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1403314810                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           233681131                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    170390599                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             796047084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        49135166                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          810                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         429799589                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      11096839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1333797764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.337329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.323482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        568728679     42.64%     42.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        196749059     14.75%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        117982154      8.85%     66.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        450337872     33.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1333797764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.174674                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.048964                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        507141496                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      75467386                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         714185640                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      13123905                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       23879325                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    119651064                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        725221                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1646881548                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      73079801                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       23879325                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        561428281                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        26294168                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      5080909                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         672607596                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      44507473                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1570621641                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      34427831                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1515608                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          11122                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       30587159                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       10621705                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         7768                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2051210062                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    9144244572                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1478939057                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    700637936                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1658488627                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        392721417                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       193116                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       193049                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          30385576                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    453156049                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    259344350                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      8825093                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     21492218                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1538142173                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       545044                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1454971386                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      7129389                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    278556569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    689321442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        58775                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1333797764                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.090849                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.146225                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    539498207     40.45%     40.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    358483311     26.88%     67.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    258247658     19.36%     86.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    137675631     10.32%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     34026467      2.55%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4816433      0.36%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       642384      0.05%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       337855      0.03%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        69818      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1333797764                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        39283423     16.92%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         119873      0.05%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       462213      0.20%     17.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     17.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       309880      0.13%     17.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       459345      0.20%     17.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         2286      0.00%     17.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       242355      0.10%     17.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       282273      0.12%     17.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      2905789      1.25%     18.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            7      0.00%     18.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       83651489     36.02%     55.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     104506614     45.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     595440018     40.92%     40.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       601619      0.04%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            1      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     24491479      1.68%     42.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     26888599      1.85%     44.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      7845704      0.54%     45.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2141537      0.15%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     40815430      2.81%     47.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     23670455      1.63%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     43450707      2.99%     52.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       574165      0.04%     52.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    272915362     18.76%     71.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    188994115     12.99%     84.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    173503849     11.92%     96.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     53638346      3.69%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1454971386                       # Type of FU issued
system.switch_cpus.iq.rate                   1.087576                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           232225547                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.159608                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3737630427                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1403922608                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1030151885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    745465044                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    413363247                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    361867303                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1312152364                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       375044569                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     10004208                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     86148235                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       519286                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       142091                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     42178887                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      8961557                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        99201                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       23879325                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        20279599                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3619042                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1538715572                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     453156049                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    259344350                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       188199                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1775                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       3690824                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       142091                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     15036943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     10258159                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     25295102                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1417754879                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     430653414                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     37216506                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 28355                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            666789659                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        175097820                       # Number of branches executed
system.switch_cpus.iew.exec_stores          236136245                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.059757                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1394908163                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1392019188                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         638663896                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1136430668                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.040520                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.561991                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    245317462                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       486269                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     23844587                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1289661507                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.977109                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.739538                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    767333759     59.50%     59.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    253860333     19.68%     79.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    101940647      7.90%     87.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     58933453      4.57%     91.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37276497      2.89%     94.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18552462      1.44%     95.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     12205086      0.95%     96.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5975655      0.46%     97.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     33583615      2.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1289661507                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000008664                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1260139305                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              584173273                       # Number of memory references committed
system.switch_cpus.commit.loads             367007810                       # Number of loads committed
system.switch_cpus.commit.membars              323712                       # Number of memory barriers committed
system.switch_cpus.commit.branches          155343110                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          343119665                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         995417519                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     21578076                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    512588301     40.68%     40.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       579680      0.05%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     23880868      1.90%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     25819237      2.05%     44.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      6926263      0.55%     45.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2140749      0.17%     45.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     39083149      3.10%     48.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23279022      1.85%     50.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41511979      3.29%     53.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       156784      0.01%     53.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    208428397     16.54%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    169604025     13.46%     83.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    158579413     12.58%     96.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47561438      3.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1260139305                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      33583615                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2761525520                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3055168077                       # The number of ROB writes
system.switch_cpus.timesIdled                 1170454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 4013095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1260130641                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.337811                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.337811                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.747490                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.747490                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1285492544                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       681686229                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         669146842                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        529985264                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        5444385809                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        463438617                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3467762232                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      130594077                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     15387185                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7693285                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       304336                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1409248693000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6952512                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3587190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3558291                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          549655                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             300                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           741109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          741109                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3558650                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3393863                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10675232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12405516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23080748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    455461248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    494124224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              949585472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2231                       # Total snoops (count)
system.tol2bus.snoopTraffic                    117056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7695795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039548                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.194895                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7391442     96.05%     96.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 304353      3.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7695795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14837602500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5340600735                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6202804606                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
