
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025b4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080026c0  080026c0  000126c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026ec  080026ec  00020038  2**0
                  CONTENTS
  4 .ARM          00000000  080026ec  080026ec  00020038  2**0
                  CONTENTS
  5 .preinit_array 00000000  080026ec  080026ec  00020038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026ec  080026ec  000126ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080026f0  080026f0  000126f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000038  20000000  080026f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000038  0800272c  00020038  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  0800272c  00020190  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000903f  00000000  00000000  00020061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f37  00000000  00000000  000290a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000898  00000000  00000000  0002afd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007c0  00000000  00000000  0002b870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cc7  00000000  00000000  0002c030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b1b7  00000000  00000000  00043cf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000831fa  00000000  00000000  0004eeae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d20a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002098  00000000  00000000  000d20f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000038 	.word	0x20000038
 8000128:	00000000 	.word	0x00000000
 800012c:	080026a8 	.word	0x080026a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000003c 	.word	0x2000003c
 8000148:	080026a8 	.word	0x080026a8

0800014c <BL_FeatchHostCommand>:

/**
 * @breif : this function Fetch the selected command from the Host
 */
BL_Status BL_FeatchHostCommand()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	BL_Status status =BL_NACK;
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef HAL_status= HAL_ERROR;
 8000156:	2301      	movs	r3, #1
 8000158:	71bb      	strb	r3, [r7, #6]
	uint8_t DataLenght=0;
 800015a:	2300      	movs	r3, #0
 800015c:	717b      	strb	r3, [r7, #5]
	memset(BL_HostBuff,0,BL_HOST_RX_BUFFER_LENGTH);
 800015e:	2264      	movs	r2, #100	; 0x64
 8000160:	2100      	movs	r1, #0
 8000162:	4845      	ldr	r0, [pc, #276]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 8000164:	f002 fa98 	bl	8002698 <memset>
	/*Receive the length of the packet from the host*/
	HAL_status = HAL_UART_Receive(BL_SEND_CMD_UART, BL_HostBuff, 1, HAL_MAX_DELAY);
 8000168:	f04f 33ff 	mov.w	r3, #4294967295
 800016c:	2201      	movs	r2, #1
 800016e:	4942      	ldr	r1, [pc, #264]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 8000170:	4842      	ldr	r0, [pc, #264]	; (800027c <BL_FeatchHostCommand+0x130>)
 8000172:	f002 f8de 	bl	8002332 <HAL_UART_Receive>
 8000176:	4603      	mov	r3, r0
 8000178:	71bb      	strb	r3, [r7, #6]
	if(HAL_OK != HAL_status)
 800017a:	79bb      	ldrb	r3, [r7, #6]
 800017c:	2b00      	cmp	r3, #0
 800017e:	d002      	beq.n	8000186 <BL_FeatchHostCommand+0x3a>
	{
		status =BL_NACK;
 8000180:	2300      	movs	r3, #0
 8000182:	71fb      	strb	r3, [r7, #7]
 8000184:	e072      	b.n	800026c <BL_FeatchHostCommand+0x120>
	}
	else
	{
		DataLenght = BL_HostBuff[0]-4;
 8000186:	4b3c      	ldr	r3, [pc, #240]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 8000188:	781b      	ldrb	r3, [r3, #0]
 800018a:	3b04      	subs	r3, #4
 800018c:	717b      	strb	r3, [r7, #5]
		/*Receive the whole packet from the Host*/
		HAL_status = HAL_UART_Receive(BL_SEND_CMD_UART, &BL_HostBuff[1], DataLenght, HAL_MAX_DELAY);
 800018e:	797b      	ldrb	r3, [r7, #5]
 8000190:	b29a      	uxth	r2, r3
 8000192:	f04f 33ff 	mov.w	r3, #4294967295
 8000196:	493a      	ldr	r1, [pc, #232]	; (8000280 <BL_FeatchHostCommand+0x134>)
 8000198:	4838      	ldr	r0, [pc, #224]	; (800027c <BL_FeatchHostCommand+0x130>)
 800019a:	f002 f8ca 	bl	8002332 <HAL_UART_Receive>
 800019e:	4603      	mov	r3, r0
 80001a0:	71bb      	strb	r3, [r7, #6]
		DataLenght++;
 80001a2:	797b      	ldrb	r3, [r7, #5]
 80001a4:	3301      	adds	r3, #1
 80001a6:	717b      	strb	r3, [r7, #5]

		if(HAL_OK != HAL_status)
 80001a8:	79bb      	ldrb	r3, [r7, #6]
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	d002      	beq.n	80001b4 <BL_FeatchHostCommand+0x68>
		{
			status =BL_NACK;
 80001ae:	2300      	movs	r3, #0
 80001b0:	71fb      	strb	r3, [r7, #7]
 80001b2:	e05b      	b.n	800026c <BL_FeatchHostCommand+0x120>
		}
		else
		{
			switch(BL_HostBuff[1])
 80001b4:	4b30      	ldr	r3, [pc, #192]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 80001b6:	785b      	ldrb	r3, [r3, #1]
 80001b8:	3b10      	subs	r3, #16
 80001ba:	2b11      	cmp	r3, #17
 80001bc:	d856      	bhi.n	800026c <BL_FeatchHostCommand+0x120>
 80001be:	a201      	add	r2, pc, #4	; (adr r2, 80001c4 <BL_FeatchHostCommand+0x78>)
 80001c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001c4:	0800020d 	.word	0x0800020d
 80001c8:	08000215 	.word	0x08000215
 80001cc:	0800021d 	.word	0x0800021d
 80001d0:	08000225 	.word	0x08000225
 80001d4:	0800022d 	.word	0x0800022d
 80001d8:	08000235 	.word	0x08000235
 80001dc:	0800023d 	.word	0x0800023d
 80001e0:	08000245 	.word	0x08000245
 80001e4:	0800024d 	.word	0x0800024d
 80001e8:	08000255 	.word	0x08000255
 80001ec:	0800026d 	.word	0x0800026d
 80001f0:	0800026d 	.word	0x0800026d
 80001f4:	0800026d 	.word	0x0800026d
 80001f8:	0800026d 	.word	0x0800026d
 80001fc:	0800026d 	.word	0x0800026d
 8000200:	0800026d 	.word	0x0800026d
 8000204:	0800025d 	.word	0x0800025d
 8000208:	08000265 	.word	0x08000265
			{

			case CBL_GET_VER_CMD:
				Bootloader_Get_Version(BL_HostBuff);
 800020c:	481a      	ldr	r0, [pc, #104]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 800020e:	f000 f839 	bl	8000284 <Bootloader_Get_Version>
				break;
 8000212:	e02b      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_GET_HELP_CMD:
				Bootloader_Get_Help(BL_HostBuff);
 8000214:	4818      	ldr	r0, [pc, #96]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 8000216:	f000 f867 	bl	80002e8 <Bootloader_Get_Help>
				break;
 800021a:	e027      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_GET_CID_CMD:
				Bootloader_Get_Chip_Identification_Number(BL_HostBuff);
 800021c:	4816      	ldr	r0, [pc, #88]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 800021e:	f000 f891 	bl	8000344 <Bootloader_Get_Chip_Identification_Number>
				break;
 8000222:	e023      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_GET_RDP_STATUS_CMD:
				Bootloader_Read_Protection_Level(BL_HostBuff);
 8000224:	4814      	ldr	r0, [pc, #80]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 8000226:	f000 f8c5 	bl	80003b4 <Bootloader_Read_Protection_Level>
				break;
 800022a:	e01f      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_GO_TO_ADDR_CMD:
				Bootloader_Jump_To_Address(BL_HostBuff);
 800022c:	4812      	ldr	r0, [pc, #72]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 800022e:	f000 f8ca 	bl	80003c6 <Bootloader_Jump_To_Address>
				break;
 8000232:	e01b      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_FLASH_ERASE_CMD:
				Bootloader_Erase_Flash(BL_HostBuff);
 8000234:	4810      	ldr	r0, [pc, #64]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 8000236:	f000 f90f 	bl	8000458 <Bootloader_Erase_Flash>
				break;
 800023a:	e017      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_MEM_WRITE_CMD:
				Bootloader_Memory_Write(BL_HostBuff);
 800023c:	480e      	ldr	r0, [pc, #56]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 800023e:	f000 f951 	bl	80004e4 <Bootloader_Memory_Write>
				//HAL_Delay(1000);
				//Bootloader_Jump_To_Application();
				break;
 8000242:	e013      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_ED_W_PROTECT_CMD:
				Bootloader_Enable_RW_Protection(BL_HostBuff);
 8000244:	480c      	ldr	r0, [pc, #48]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 8000246:	f000 f9ad 	bl	80005a4 <Bootloader_Enable_RW_Protection>
				break;
 800024a:	e00f      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_MEM_READ_CMD:
				Bootloader_Memory_Read(BL_HostBuff);
 800024c:	480a      	ldr	r0, [pc, #40]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 800024e:	f000 f9b2 	bl	80005b6 <Bootloader_Memory_Read>
				break;
 8000252:	e00b      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_READ_SECTOR_STATUS_CMD:
				Bootloader_Get_Sector_Protection_Status(BL_HostBuff);
 8000254:	4808      	ldr	r0, [pc, #32]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 8000256:	f000 f9b7 	bl	80005c8 <Bootloader_Get_Sector_Protection_Status>
				break;
 800025a:	e007      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_OTP_READ_CMD:
				Bootloader_Read_OTP(BL_HostBuff);
 800025c:	4806      	ldr	r0, [pc, #24]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 800025e:	f000 f9bc 	bl	80005da <Bootloader_Read_OTP>
				break;
 8000262:	e003      	b.n	800026c <BL_FeatchHostCommand+0x120>
			case CBL_CHANGE_ROP_Level_CMD:
				Bootloader_Change_Read_Protection_Level(BL_HostBuff);
 8000264:	4804      	ldr	r0, [pc, #16]	; (8000278 <BL_FeatchHostCommand+0x12c>)
 8000266:	f000 f9c1 	bl	80005ec <Bootloader_Change_Read_Protection_Level>
				break;
 800026a:	bf00      	nop
			}
		}


	}
	return status;
 800026c:	79fb      	ldrb	r3, [r7, #7]
}
 800026e:	4618      	mov	r0, r3
 8000270:	3708      	adds	r7, #8
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
 8000276:	bf00      	nop
 8000278:	20000054 	.word	0x20000054
 800027c:	200000d8 	.word	0x200000d8
 8000280:	20000055 	.word	0x20000055

08000284 <Bootloader_Get_Version>:
	va_end(args);

}

static void Bootloader_Get_Version(uint8_t *Host_Buffer)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b086      	sub	sp, #24
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
	uint8_t BL_Version[4]={CBL_VENDOR_ID,CBL_SW_MAJOR_VERSION,CBL_SW_MINOR_VERSION,CBL_SW_PATCH_VERSION};
 800028c:	4b15      	ldr	r3, [pc, #84]	; (80002e4 <Bootloader_Get_Version+0x60>)
 800028e:	60fb      	str	r3, [r7, #12]
	uint16_t Host_CMD_Packet_length=0;
 8000290:	2300      	movs	r3, #0
 8000292:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32=0;
 8000294:	2300      	movs	r3, #0
 8000296:	613b      	str	r3, [r7, #16]

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMessage("Read the bootlaoder version from MCU");
#endif
	Host_CMD_Packet_length = Host_Buffer[0] +1;
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	b29b      	uxth	r3, r3
 800029e:	3301      	adds	r3, #1
 80002a0:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 =*((uint32_t*)((Host_Buffer + Host_CMD_Packet_length ) - 4));
 80002a2:	8afb      	ldrh	r3, [r7, #22]
 80002a4:	3b04      	subs	r3, #4
 80002a6:	687a      	ldr	r2, [r7, #4]
 80002a8:	4413      	add	r3, r2
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	613b      	str	r3, [r7, #16]
	if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t*)&Host_Buffer[0],Host_CMD_Packet_length-4,Host_CRC32))
 80002ae:	8afb      	ldrh	r3, [r7, #22]
 80002b0:	3b04      	subs	r3, #4
 80002b2:	693a      	ldr	r2, [r7, #16]
 80002b4:	4619      	mov	r1, r3
 80002b6:	6878      	ldr	r0, [r7, #4]
 80002b8:	f000 f9c0 	bl	800063c <Bootloader_CRC_Verify>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b01      	cmp	r3, #1
 80002c0:	d109      	bne.n	80002d6 <Bootloader_Get_Version+0x52>
	{
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
  BL_PrintMessage("CRC calculation passed");
#endif
		Bootloader_Send_ACK(4);
 80002c2:	2004      	movs	r0, #4
 80002c4:	f000 f9f6 	bl	80006b4 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t*)BL_Version,4);
 80002c8:	f107 030c 	add.w	r3, r7, #12
 80002cc:	2104      	movs	r1, #4
 80002ce:	4618      	mov	r0, r3
 80002d0:	f000 fa1c 	bl	800070c <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
  BL_PrintMessage("CRC calculation failed");
#endif
	}

}
 80002d4:	e001      	b.n	80002da <Bootloader_Get_Version+0x56>
		Bootloader_Send_NACK();
 80002d6:	f000 fa07 	bl	80006e8 <Bootloader_Send_NACK>
}
 80002da:	bf00      	nop
 80002dc:	3718      	adds	r7, #24
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	bf00      	nop
 80002e4:	00010164 	.word	0x00010164

080002e8 <Bootloader_Get_Help>:
static void Bootloader_Get_Help(uint8_t *Host_Buffer)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b084      	sub	sp, #16
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_length=0;
 80002f0:	2300      	movs	r3, #0
 80002f2:	81fb      	strh	r3, [r7, #14]
	uint32_t Host_CRC32=0;
 80002f4:	2300      	movs	r3, #0
 80002f6:	60bb      	str	r3, [r7, #8]

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMessage("Read the supported commands by bootlaoder ");
#endif
	Host_CMD_Packet_length = Host_Buffer[0] +1;
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	b29b      	uxth	r3, r3
 80002fe:	3301      	adds	r3, #1
 8000300:	81fb      	strh	r3, [r7, #14]
	Host_CRC32 =*((uint32_t*)((Host_Buffer + Host_CMD_Packet_length ) - 4));
 8000302:	89fb      	ldrh	r3, [r7, #14]
 8000304:	3b04      	subs	r3, #4
 8000306:	687a      	ldr	r2, [r7, #4]
 8000308:	4413      	add	r3, r2
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	60bb      	str	r3, [r7, #8]

	if (CRC_VERIFICATION_PASSED
			== Bootloader_CRC_Verify((uint8_t*) &Host_Buffer[0],
					Host_CMD_Packet_length - 4, Host_CRC32)) {
 800030e:	89fb      	ldrh	r3, [r7, #14]
 8000310:	3b04      	subs	r3, #4
			== Bootloader_CRC_Verify((uint8_t*) &Host_Buffer[0],
 8000312:	68ba      	ldr	r2, [r7, #8]
 8000314:	4619      	mov	r1, r3
 8000316:	6878      	ldr	r0, [r7, #4]
 8000318:	f000 f990 	bl	800063c <Bootloader_CRC_Verify>
 800031c:	4603      	mov	r3, r0
	if (CRC_VERIFICATION_PASSED
 800031e:	2b01      	cmp	r3, #1
 8000320:	d107      	bne.n	8000332 <Bootloader_Get_Help+0x4a>

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMessage("CRC calculation passed");
#endif
		Bootloader_Send_ACK(12);
 8000322:	200c      	movs	r0, #12
 8000324:	f000 f9c6 	bl	80006b4 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t*) Bootloader_Supported_CMDs, 12);
 8000328:	210c      	movs	r1, #12
 800032a:	4805      	ldr	r0, [pc, #20]	; (8000340 <Bootloader_Get_Help+0x58>)
 800032c:	f000 f9ee 	bl	800070c <Bootloader_Send_Data_To_Host>
		BL_PrintMessage("CRC calculation failed");
#endif

	}

}
 8000330:	e001      	b.n	8000336 <Bootloader_Get_Help+0x4e>
		Bootloader_Send_NACK();
 8000332:	f000 f9d9 	bl	80006e8 <Bootloader_Send_NACK>
}
 8000336:	bf00      	nop
 8000338:	3710      	adds	r7, #16
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	20000000 	.word	0x20000000

08000344 <Bootloader_Get_Chip_Identification_Number>:
static void Bootloader_Get_Chip_Identification_Number(uint8_t *Host_Buffer)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b086      	sub	sp, #24
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_length = 0;
 800034c:	2300      	movs	r3, #0
 800034e:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 8000350:	2300      	movs	r3, #0
 8000352:	613b      	str	r3, [r7, #16]
	uint32_t Chip_Identification_Number = 0;
 8000354:	2300      	movs	r3, #0
 8000356:	60fb      	str	r3, [r7, #12]

#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMessage("Read the Chip Identification Number from MCU");
#endif
	Host_CMD_Packet_length = Host_Buffer[0] + 1;
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	b29b      	uxth	r3, r3
 800035e:	3301      	adds	r3, #1
 8000360:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t*) ((Host_Buffer + Host_CMD_Packet_length) - 4));
 8000362:	8afb      	ldrh	r3, [r7, #22]
 8000364:	3b04      	subs	r3, #4
 8000366:	687a      	ldr	r2, [r7, #4]
 8000368:	4413      	add	r3, r2
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	613b      	str	r3, [r7, #16]

	if (CRC_VERIFICATION_PASSED
			== Bootloader_CRC_Verify((uint8_t*) &Host_Buffer[0],
					Host_CMD_Packet_length - 4, Host_CRC32)) {
 800036e:	8afb      	ldrh	r3, [r7, #22]
 8000370:	3b04      	subs	r3, #4
			== Bootloader_CRC_Verify((uint8_t*) &Host_Buffer[0],
 8000372:	693a      	ldr	r2, [r7, #16]
 8000374:	4619      	mov	r1, r3
 8000376:	6878      	ldr	r0, [r7, #4]
 8000378:	f000 f960 	bl	800063c <Bootloader_CRC_Verify>
 800037c:	4603      	mov	r3, r0
	if (CRC_VERIFICATION_PASSED
 800037e:	2b01      	cmp	r3, #1
 8000380:	d10f      	bne.n	80003a2 <Bootloader_Get_Chip_Identification_Number+0x5e>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMessage("CRC calculation passed");
#endif
		Chip_Identification_Number = (uint16_t) (DBGMCU->IDCODE & 0X00000FFF);
 8000382:	4b0b      	ldr	r3, [pc, #44]	; (80003b0 <Bootloader_Get_Chip_Identification_Number+0x6c>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	b29b      	uxth	r3, r3
 8000388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800038c:	60fb      	str	r3, [r7, #12]
		Bootloader_Send_ACK(2);
 800038e:	2002      	movs	r0, #2
 8000390:	f000 f990 	bl	80006b4 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t*)&Chip_Identification_Number, 2);
 8000394:	f107 030c 	add.w	r3, r7, #12
 8000398:	2102      	movs	r1, #2
 800039a:	4618      	mov	r0, r3
 800039c:	f000 f9b6 	bl	800070c <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMessage("CRC calculation failed");
#endif
	}

}
 80003a0:	e001      	b.n	80003a6 <Bootloader_Get_Chip_Identification_Number+0x62>
		Bootloader_Send_NACK();
 80003a2:	f000 f9a1 	bl	80006e8 <Bootloader_Send_NACK>
}
 80003a6:	bf00      	nop
 80003a8:	3718      	adds	r7, #24
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	e0042000 	.word	0xe0042000

080003b4 <Bootloader_Read_Protection_Level>:
static void Bootloader_Read_Protection_Level(uint8_t *Host_Buffer)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b083      	sub	sp, #12
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]

}
 80003bc:	bf00      	nop
 80003be:	370c      	adds	r7, #12
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bc80      	pop	{r7}
 80003c4:	4770      	bx	lr

080003c6 <Bootloader_Jump_To_Address>:

static void Bootloader_Jump_To_Address(uint8_t *Host_Buffer)
{
 80003c6:	b580      	push	{r7, lr}
 80003c8:	b088      	sub	sp, #32
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_length = 0;
 80003ce:	2300      	movs	r3, #0
 80003d0:	83fb      	strh	r3, [r7, #30]
	uint32_t Host_CRC32 = 0;
 80003d2:	2300      	movs	r3, #0
 80003d4:	61bb      	str	r3, [r7, #24]
	uint32_t Host_JumpAddress = 0;
 80003d6:	2300      	movs	r3, #0
 80003d8:	617b      	str	r3, [r7, #20]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 80003da:	2300      	movs	r3, #0
 80003dc:	73fb      	strb	r3, [r7, #15]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
	BL_PrintMessage("Jump Bootloader to specified address");
#endif
	Host_CMD_Packet_length = Host_Buffer[0] + 1;
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	b29b      	uxth	r3, r3
 80003e4:	3301      	adds	r3, #1
 80003e6:	83fb      	strh	r3, [r7, #30]
	Host_CRC32 = *((uint32_t*) ((Host_Buffer + Host_CMD_Packet_length) - 4));
 80003e8:	8bfb      	ldrh	r3, [r7, #30]
 80003ea:	3b04      	subs	r3, #4
 80003ec:	687a      	ldr	r2, [r7, #4]
 80003ee:	4413      	add	r3, r2
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	61bb      	str	r3, [r7, #24]

	if (CRC_VERIFICATION_PASSED
			== Bootloader_CRC_Verify((uint8_t*) &Host_Buffer[0],
					Host_CMD_Packet_length - 4, Host_CRC32)) {
 80003f4:	8bfb      	ldrh	r3, [r7, #30]
 80003f6:	3b04      	subs	r3, #4
			== Bootloader_CRC_Verify((uint8_t*) &Host_Buffer[0],
 80003f8:	69ba      	ldr	r2, [r7, #24]
 80003fa:	4619      	mov	r1, r3
 80003fc:	6878      	ldr	r0, [r7, #4]
 80003fe:	f000 f91d 	bl	800063c <Bootloader_CRC_Verify>
 8000402:	4603      	mov	r3, r0
	if (CRC_VERIFICATION_PASSED
 8000404:	2b01      	cmp	r3, #1
 8000406:	d121      	bne.n	800044c <Bootloader_Jump_To_Address+0x86>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMessage("CRC calculation passed");
#endif
		Bootloader_Send_ACK(1);
 8000408:	2001      	movs	r0, #1
 800040a:	f000 f953 	bl	80006b4 <Bootloader_Send_ACK>
		Host_JumpAddress = *((uint32_t*)&Host_Buffer[2]);
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000414:	617b      	str	r3, [r7, #20]
		Address_Verification = Host_Address_Verification(Host_JumpAddress);
 8000416:	6978      	ldr	r0, [r7, #20]
 8000418:	f000 f98c 	bl	8000734 <Host_Address_Verification>
 800041c:	4603      	mov	r3, r0
 800041e:	73fb      	strb	r3, [r7, #15]
		if(Address_Verification == ADDRESS_IS_VALID)
 8000420:	7bfb      	ldrb	r3, [r7, #15]
 8000422:	2b01      	cmp	r3, #1
 8000424:	d10b      	bne.n	800043e <Bootloader_Jump_To_Address+0x78>
		{
			Bootloader_Send_Data_To_Host((uint8_t*)&Address_Verification, 1);
 8000426:	f107 030f 	add.w	r3, r7, #15
 800042a:	2101      	movs	r1, #1
 800042c:	4618      	mov	r0, r3
 800042e:	f000 f96d 	bl	800070c <Bootloader_Send_Data_To_Host>
			Jump_ptr JumpAddress = (Jump_ptr)(Host_JumpAddress+1);
 8000432:	697b      	ldr	r3, [r7, #20]
 8000434:	3301      	adds	r3, #1
 8000436:	613b      	str	r3, [r7, #16]
			JumpAddress();
 8000438:	693b      	ldr	r3, [r7, #16]
 800043a:	4798      	blx	r3
		Bootloader_Send_NACK();
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMessage("CRC calculation failed");
#endif
	}
}
 800043c:	e008      	b.n	8000450 <Bootloader_Jump_To_Address+0x8a>
			Bootloader_Send_Data_To_Host((uint8_t*)&Address_Verification, 1);
 800043e:	f107 030f 	add.w	r3, r7, #15
 8000442:	2101      	movs	r1, #1
 8000444:	4618      	mov	r0, r3
 8000446:	f000 f961 	bl	800070c <Bootloader_Send_Data_To_Host>
}
 800044a:	e001      	b.n	8000450 <Bootloader_Jump_To_Address+0x8a>
		Bootloader_Send_NACK();
 800044c:	f000 f94c 	bl	80006e8 <Bootloader_Send_NACK>
}
 8000450:	bf00      	nop
 8000452:	3720      	adds	r7, #32
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}

08000458 <Bootloader_Erase_Flash>:
static void Bootloader_Erase_Flash(uint8_t *Host_Buffer)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b086      	sub	sp, #24
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_length = 0;
 8000460:	2300      	movs	r3, #0
 8000462:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 8000464:	2300      	movs	r3, #0
 8000466:	613b      	str	r3, [r7, #16]
	uint8_t eraseStatus=SUCCESSFUL_ERASE;
 8000468:	2303      	movs	r3, #3
 800046a:	73fb      	strb	r3, [r7, #15]
	Host_CMD_Packet_length = Host_Buffer[0] + 1;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	781b      	ldrb	r3, [r3, #0]
 8000470:	b29b      	uxth	r3, r3
 8000472:	3301      	adds	r3, #1
 8000474:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t*) ((Host_Buffer + Host_CMD_Packet_length) - 4));
 8000476:	8afb      	ldrh	r3, [r7, #22]
 8000478:	3b04      	subs	r3, #4
 800047a:	687a      	ldr	r2, [r7, #4]
 800047c:	4413      	add	r3, r2
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	613b      	str	r3, [r7, #16]
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMessage("Mass erase or sector erase user flash ");
#endif
	if (CRC_VERIFICATION_PASSED
			== Bootloader_CRC_Verify((uint8_t*) &Host_Buffer[0],
					Host_CMD_Packet_length - 4, Host_CRC32)) {
 8000482:	8afb      	ldrh	r3, [r7, #22]
 8000484:	3b04      	subs	r3, #4
			== Bootloader_CRC_Verify((uint8_t*) &Host_Buffer[0],
 8000486:	693a      	ldr	r2, [r7, #16]
 8000488:	4619      	mov	r1, r3
 800048a:	6878      	ldr	r0, [r7, #4]
 800048c:	f000 f8d6 	bl	800063c <Bootloader_CRC_Verify>
 8000490:	4603      	mov	r3, r0
	if (CRC_VERIFICATION_PASSED
 8000492:	2b01      	cmp	r3, #1
 8000494:	d120      	bne.n	80004d8 <Bootloader_Erase_Flash+0x80>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMessage("CRC calculation passed");
#endif
		Bootloader_Send_ACK(1);
 8000496:	2001      	movs	r0, #1
 8000498:	f000 f90c 	bl	80006b4 <Bootloader_Send_ACK>
		eraseStatus = Perform_Flash_Erase(Host_Buffer[2],Host_Buffer[3]);
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	3302      	adds	r3, #2
 80004a0:	781b      	ldrb	r3, [r3, #0]
 80004a2:	461a      	mov	r2, r3
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	3303      	adds	r3, #3
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	4619      	mov	r1, r3
 80004ac:	4610      	mov	r0, r2
 80004ae:	f000 f969 	bl	8000784 <Perform_Flash_Erase>
 80004b2:	4603      	mov	r3, r0
 80004b4:	73fb      	strb	r3, [r7, #15]
		if(eraseStatus == SUCCESSFUL_ERASE)
 80004b6:	7bfb      	ldrb	r3, [r7, #15]
 80004b8:	2b03      	cmp	r3, #3
 80004ba:	d106      	bne.n	80004ca <Bootloader_Erase_Flash+0x72>
		{
			Bootloader_Send_Data_To_Host((uint8_t*)&eraseStatus, 1);
 80004bc:	f107 030f 	add.w	r3, r7, #15
 80004c0:	2101      	movs	r1, #1
 80004c2:	4618      	mov	r0, r3
 80004c4:	f000 f922 	bl	800070c <Bootloader_Send_Data_To_Host>
		Bootloader_Send_NACK();
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMessage("CRC calculation failed");
#endif
	}
}
 80004c8:	e008      	b.n	80004dc <Bootloader_Erase_Flash+0x84>
			Bootloader_Send_Data_To_Host((uint8_t*)&eraseStatus, 1);
 80004ca:	f107 030f 	add.w	r3, r7, #15
 80004ce:	2101      	movs	r1, #1
 80004d0:	4618      	mov	r0, r3
 80004d2:	f000 f91b 	bl	800070c <Bootloader_Send_Data_To_Host>
}
 80004d6:	e001      	b.n	80004dc <Bootloader_Erase_Flash+0x84>
		Bootloader_Send_NACK();
 80004d8:	f000 f906 	bl	80006e8 <Bootloader_Send_NACK>
}
 80004dc:	bf00      	nop
 80004de:	3718      	adds	r7, #24
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}

080004e4 <Bootloader_Memory_Write>:
uint16_t i=0;
static void Bootloader_Memory_Write(uint8_t *Host_Buffer)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b086      	sub	sp, #24
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]

	uint16_t Host_CMD_Packet_length = 0;
 80004ec:	2300      	movs	r3, #0
 80004ee:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 80004f0:	2300      	movs	r3, #0
 80004f2:	613b      	str	r3, [r7, #16]
	static uint32_t HostAddress=0;
	uint32_t PayloadLen=0;
 80004f4:	2300      	movs	r3, #0
 80004f6:	60fb      	str	r3, [r7, #12]
	uint8_t Address_Verification=ADDRESS_IS_INVALID;
 80004f8:	2300      	movs	r3, #0
 80004fa:	72fb      	strb	r3, [r7, #11]
	uint8_t Flash_payload_status=FLASH_PAYLOAD_WRITE_FAILED;
 80004fc:	2300      	movs	r3, #0
 80004fe:	72bb      	strb	r3, [r7, #10]
	Host_CMD_Packet_length = Host_Buffer[0] + 1;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	b29b      	uxth	r3, r3
 8000506:	3301      	adds	r3, #1
 8000508:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t*) ((Host_Buffer + Host_CMD_Packet_length) - 4));
 800050a:	8afb      	ldrh	r3, [r7, #22]
 800050c:	3b04      	subs	r3, #4
 800050e:	687a      	ldr	r2, [r7, #4]
 8000510:	4413      	add	r3, r2
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	613b      	str	r3, [r7, #16]
					Host_CMD_Packet_length - 4, Host_CRC32)) {*/
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMessage("CRC calculation passed");
#endif
		//Bootloader_Send_ACK(1);
		HostAddress = *((uint32_t*)&Host_Buffer[2]) + 64*i;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	3302      	adds	r3, #2
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a1f      	ldr	r2, [pc, #124]	; (800059c <Bootloader_Memory_Write+0xb8>)
 800051e:	8812      	ldrh	r2, [r2, #0]
 8000520:	0192      	lsls	r2, r2, #6
 8000522:	4413      	add	r3, r2
 8000524:	4a1e      	ldr	r2, [pc, #120]	; (80005a0 <Bootloader_Memory_Write+0xbc>)
 8000526:	6013      	str	r3, [r2, #0]
		i++;
 8000528:	4b1c      	ldr	r3, [pc, #112]	; (800059c <Bootloader_Memory_Write+0xb8>)
 800052a:	881b      	ldrh	r3, [r3, #0]
 800052c:	3301      	adds	r3, #1
 800052e:	b29a      	uxth	r2, r3
 8000530:	4b1a      	ldr	r3, [pc, #104]	; (800059c <Bootloader_Memory_Write+0xb8>)
 8000532:	801a      	strh	r2, [r3, #0]
		PayloadLen=Host_Buffer[6];
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	3306      	adds	r3, #6
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	60fb      	str	r3, [r7, #12]
		Address_Verification = Host_Address_Verification(HostAddress);
 800053c:	4b18      	ldr	r3, [pc, #96]	; (80005a0 <Bootloader_Memory_Write+0xbc>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4618      	mov	r0, r3
 8000542:	f000 f8f7 	bl	8000734 <Host_Address_Verification>
 8000546:	4603      	mov	r3, r0
 8000548:	72fb      	strb	r3, [r7, #11]
		if(ADDRESS_IS_VALID == Address_Verification)
 800054a:	7afb      	ldrb	r3, [r7, #11]
 800054c:	2b01      	cmp	r3, #1
 800054e:	d11a      	bne.n	8000586 <Bootloader_Memory_Write+0xa2>
		{
			Flash_payload_status = FlashMemory_Payload_Write((uint16_t*)&Host_Buffer[7],HostAddress,PayloadLen);
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	3307      	adds	r3, #7
 8000554:	4a12      	ldr	r2, [pc, #72]	; (80005a0 <Bootloader_Memory_Write+0xbc>)
 8000556:	6811      	ldr	r1, [r2, #0]
 8000558:	68fa      	ldr	r2, [r7, #12]
 800055a:	4618      	mov	r0, r3
 800055c:	f000 f960 	bl	8000820 <FlashMemory_Payload_Write>
 8000560:	4603      	mov	r3, r0
 8000562:	72bb      	strb	r3, [r7, #10]

			if(Flash_payload_status == FLASH_PAYLOAD_WRITE_PASSED)
 8000564:	7abb      	ldrb	r3, [r7, #10]
 8000566:	2b01      	cmp	r3, #1
 8000568:	d106      	bne.n	8000578 <Bootloader_Memory_Write+0x94>
			{
				Bootloader_Send_Data_To_Host((uint8_t*)&Flash_payload_status, 1);
 800056a:	f107 030a 	add.w	r3, r7, #10
 800056e:	2101      	movs	r1, #1
 8000570:	4618      	mov	r0, r3
 8000572:	f000 f8cb 	bl	800070c <Bootloader_Send_Data_To_Host>
#if BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE
		BL_PrintMessage("CRC calculation failed");
#endif
	}*/

}
 8000576:	e00c      	b.n	8000592 <Bootloader_Memory_Write+0xae>
				Bootloader_Send_Data_To_Host((uint8_t*)&Flash_payload_status, 1);
 8000578:	f107 030a 	add.w	r3, r7, #10
 800057c:	2101      	movs	r1, #1
 800057e:	4618      	mov	r0, r3
 8000580:	f000 f8c4 	bl	800070c <Bootloader_Send_Data_To_Host>
}
 8000584:	e005      	b.n	8000592 <Bootloader_Memory_Write+0xae>
			Bootloader_Send_Data_To_Host((uint8_t*)&Address_Verification, 1);
 8000586:	f107 030b 	add.w	r3, r7, #11
 800058a:	2101      	movs	r1, #1
 800058c:	4618      	mov	r0, r3
 800058e:	f000 f8bd 	bl	800070c <Bootloader_Send_Data_To_Host>
}
 8000592:	bf00      	nop
 8000594:	3718      	adds	r7, #24
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	200000b8 	.word	0x200000b8
 80005a0:	200000bc 	.word	0x200000bc

080005a4 <Bootloader_Enable_RW_Protection>:
static void Bootloader_Enable_RW_Protection(uint8_t *Host_Buffer)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]

}
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr

080005b6 <Bootloader_Memory_Read>:
static void Bootloader_Memory_Read(uint8_t *Host_Buffer)
{
 80005b6:	b480      	push	{r7}
 80005b8:	b083      	sub	sp, #12
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	6078      	str	r0, [r7, #4]

}
 80005be:	bf00      	nop
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bc80      	pop	{r7}
 80005c6:	4770      	bx	lr

080005c8 <Bootloader_Get_Sector_Protection_Status>:
static void Bootloader_Get_Sector_Protection_Status(uint8_t *Host_Buffer)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]

}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bc80      	pop	{r7}
 80005d8:	4770      	bx	lr

080005da <Bootloader_Read_OTP>:
static void Bootloader_Read_OTP(uint8_t *Host_Buffer)
{
 80005da:	b480      	push	{r7}
 80005dc:	b083      	sub	sp, #12
 80005de:	af00      	add	r7, sp, #0
 80005e0:	6078      	str	r0, [r7, #4]

}
 80005e2:	bf00      	nop
 80005e4:	370c      	adds	r7, #12
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr

080005ec <Bootloader_Change_Read_Protection_Level>:
static void Bootloader_Change_Read_Protection_Level(uint8_t *Host_Buffer)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]

}
 80005f4:	bf00      	nop
 80005f6:	370c      	adds	r7, #12
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bc80      	pop	{r7}
 80005fc:	4770      	bx	lr
	...

08000600 <Bootloader_Jump_To_Application>:
/**
 * @breif : this function that jump to the application
 */
 void Bootloader_Jump_To_Application()
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
	uint32_t MSP_Value = *((volatile uint32_t*)FLASH_SECTOR2_BASE_ADDRESS);
 8000606:	4b0b      	ldr	r3, [pc, #44]	; (8000634 <Bootloader_Jump_To_Application+0x34>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	60fb      	str	r3, [r7, #12]
	uint32_t MainAppAdd = *((volatile uint32_t*)(FLASH_SECTOR2_BASE_ADDRESS+4));
 800060c:	4b0a      	ldr	r3, [pc, #40]	; (8000638 <Bootloader_Jump_To_Application+0x38>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	60bb      	str	r3, [r7, #8]

	pMainApp ResetHandler_Address=(pMainApp)MainAppAdd;
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	607b      	str	r3, [r7, #4]
	HAL_RCC_DeInit();
 8000616:	f001 f90f 	bl	8001838 <HAL_RCC_DeInit>
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	f383 8808 	msr	MSP, r3
}
 8000624:	bf00      	nop
	__set_MSP(MSP_Value);
	ResetHandler_Address();
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4798      	blx	r3
}
 800062a:	bf00      	nop
 800062c:	3710      	adds	r7, #16
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	08008000 	.word	0x08008000
 8000638:	08008004 	.word	0x08008004

0800063c <Bootloader_CRC_Verify>:
 * 			Host_CRC -> the CRC value calculated by the Host
 * return : CRC_VERIFICATION_FAILED if the data corrupted
 * 			CRC_VERIFICATION_PASS if the data received success
 */
static uint8_t Bootloader_CRC_Verify(uint8_t *pData, uint32_t Data_Len, uint32_t Host_CRC)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b088      	sub	sp, #32
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	607a      	str	r2, [r7, #4]
	uint8_t crc_status=CRC_VERIFICATION_FAILED;
 8000648:	2300      	movs	r3, #0
 800064a:	77fb      	strb	r3, [r7, #31]
	uint32_t MCU_crc_calculated=0;
 800064c:	2300      	movs	r3, #0
 800064e:	61bb      	str	r3, [r7, #24]
	uint32_t DataBuffer=0;
 8000650:	2300      	movs	r3, #0
 8000652:	613b      	str	r3, [r7, #16]
	for(uint8_t count=0;count<Data_Len;count++)
 8000654:	2300      	movs	r3, #0
 8000656:	75fb      	strb	r3, [r7, #23]
 8000658:	e00f      	b.n	800067a <Bootloader_CRC_Verify+0x3e>
	{
		DataBuffer=(uint32_t)pData[count];
 800065a:	7dfb      	ldrb	r3, [r7, #23]
 800065c:	68fa      	ldr	r2, [r7, #12]
 800065e:	4413      	add	r3, r2
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	613b      	str	r3, [r7, #16]
		MCU_crc_calculated = HAL_CRC_Accumulate(&hcrc, &DataBuffer, 1);
 8000664:	f107 0310 	add.w	r3, r7, #16
 8000668:	2201      	movs	r2, #1
 800066a:	4619      	mov	r1, r3
 800066c:	4810      	ldr	r0, [pc, #64]	; (80006b0 <Bootloader_CRC_Verify+0x74>)
 800066e:	f000 fd1c 	bl	80010aa <HAL_CRC_Accumulate>
 8000672:	61b8      	str	r0, [r7, #24]
	for(uint8_t count=0;count<Data_Len;count++)
 8000674:	7dfb      	ldrb	r3, [r7, #23]
 8000676:	3301      	adds	r3, #1
 8000678:	75fb      	strb	r3, [r7, #23]
 800067a:	7dfb      	ldrb	r3, [r7, #23]
 800067c:	68ba      	ldr	r2, [r7, #8]
 800067e:	429a      	cmp	r2, r3
 8000680:	d8eb      	bhi.n	800065a <Bootloader_CRC_Verify+0x1e>

	}
	__HAL_CRC_DR_RESET(&hcrc);
 8000682:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <Bootloader_CRC_Verify+0x74>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	689a      	ldr	r2, [r3, #8]
 8000688:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <Bootloader_CRC_Verify+0x74>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f042 0201 	orr.w	r2, r2, #1
 8000690:	609a      	str	r2, [r3, #8]
	if(Host_CRC== MCU_crc_calculated)
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	69bb      	ldr	r3, [r7, #24]
 8000696:	429a      	cmp	r2, r3
 8000698:	d102      	bne.n	80006a0 <Bootloader_CRC_Verify+0x64>
	{
		crc_status=CRC_VERIFICATION_PASSED;
 800069a:	2301      	movs	r3, #1
 800069c:	77fb      	strb	r3, [r7, #31]
 800069e:	e001      	b.n	80006a4 <Bootloader_CRC_Verify+0x68>
	}
	else
	{
		crc_status=CRC_VERIFICATION_FAILED;
 80006a0:	2300      	movs	r3, #0
 80006a2:	77fb      	strb	r3, [r7, #31]
	}

	return crc_status;
 80006a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3720      	adds	r7, #32
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	200000c0 	.word	0x200000c0

080006b4 <Bootloader_Send_ACK>:
/**
 * @breif : this function send Not acknowledge to Bootloader
 *
 */
static void Bootloader_Send_ACK(uint8_t Replay_Len)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	71fb      	strb	r3, [r7, #7]
	uint8_t ACK_valu[2]={0};
 80006be:	2300      	movs	r3, #0
 80006c0:	81bb      	strh	r3, [r7, #12]
	ACK_valu[0] = CBL_SEND_ACK;
 80006c2:	23cd      	movs	r3, #205	; 0xcd
 80006c4:	733b      	strb	r3, [r7, #12]
	ACK_valu[1] = Replay_Len;
 80006c6:	79fb      	ldrb	r3, [r7, #7]
 80006c8:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(BL_DEBUG_UART, (uint8_t *)ACK_valu, 2, HAL_MAX_DELAY);
 80006ca:	f107 010c 	add.w	r1, r7, #12
 80006ce:	f04f 33ff 	mov.w	r3, #4294967295
 80006d2:	2202      	movs	r2, #2
 80006d4:	4803      	ldr	r0, [pc, #12]	; (80006e4 <Bootloader_Send_ACK+0x30>)
 80006d6:	f001 fda9 	bl	800222c <HAL_UART_Transmit>
}
 80006da:	bf00      	nop
 80006dc:	3710      	adds	r7, #16
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	200000d8 	.word	0x200000d8

080006e8 <Bootloader_Send_NACK>:
/**
 * @breif : this function send acknowledge to Bootloader
 *
 */
static void Bootloader_Send_NACK(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
	uint8_t  ACK_valu = CBL_SEND_NACK;
 80006ee:	23ab      	movs	r3, #171	; 0xab
 80006f0:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(BL_DEBUG_UART,&ACK_valu,sizeof( ACK_valu),HAL_MAX_DELAY );
 80006f2:	1df9      	adds	r1, r7, #7
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	2201      	movs	r2, #1
 80006fa:	4803      	ldr	r0, [pc, #12]	; (8000708 <Bootloader_Send_NACK+0x20>)
 80006fc:	f001 fd96 	bl	800222c <HAL_UART_Transmit>
}
 8000700:	bf00      	nop
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	200000d8 	.word	0x200000d8

0800070c <Bootloader_Send_Data_To_Host>:
void Bootloader_Send_Data_To_Host(uint8_t *Host_Buffer, uint32_t Data_Len)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(BL_DEBUG_UART,Host_Buffer,Data_Len,HAL_MAX_DELAY );
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	b29a      	uxth	r2, r3
 800071a:	f04f 33ff 	mov.w	r3, #4294967295
 800071e:	6879      	ldr	r1, [r7, #4]
 8000720:	4803      	ldr	r0, [pc, #12]	; (8000730 <Bootloader_Send_Data_To_Host+0x24>)
 8000722:	f001 fd83 	bl	800222c <HAL_UART_Transmit>
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200000d8 	.word	0x200000d8

08000734 <Host_Address_Verification>:
 * param  : Address the address needed to verify
 * return : ADDRESS_IS_INVALID if the address is invalid
 * 			ADDRESS_IS_VALID   if the address is valid
 */
static uint8_t Host_Address_Verification(uint32_t Address)
{
 8000734:	b480      	push	{r7}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 800073c:	2300      	movs	r3, #0
 800073e:	73fb      	strb	r3, [r7, #15]
	if(Address >= SRAM_BASE && Address <= STM32F103_SRAM_END)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000746:	d306      	bcc.n	8000756 <Host_Address_Verification+0x22>
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	4a0c      	ldr	r2, [pc, #48]	; (800077c <Host_Address_Verification+0x48>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d802      	bhi.n	8000756 <Host_Address_Verification+0x22>
	{
		Address_Verification = ADDRESS_IS_VALID;
 8000750:	2301      	movs	r3, #1
 8000752:	73fb      	strb	r3, [r7, #15]
 8000754:	e00c      	b.n	8000770 <Host_Address_Verification+0x3c>
	}
	else if(Address >= FLASH_BASE && Address <= STM32F103_FLASH_END)
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800075c:	d306      	bcc.n	800076c <Host_Address_Verification+0x38>
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4a07      	ldr	r2, [pc, #28]	; (8000780 <Host_Address_Verification+0x4c>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d802      	bhi.n	800076c <Host_Address_Verification+0x38>
	{
		Address_Verification = ADDRESS_IS_VALID;
 8000766:	2301      	movs	r3, #1
 8000768:	73fb      	strb	r3, [r7, #15]
 800076a:	e001      	b.n	8000770 <Host_Address_Verification+0x3c>
	}
	else{
		Address_Verification = ADDRESS_IS_INVALID;
 800076c:	2300      	movs	r3, #0
 800076e:	73fb      	strb	r3, [r7, #15]
	}

	return Address_Verification;
 8000770:	7bfb      	ldrb	r3, [r7, #15]
}
 8000772:	4618      	mov	r0, r3
 8000774:	3714      	adds	r7, #20
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr
 800077c:	20005000 	.word	0x20005000
 8000780:	08010000 	.word	0x08010000

08000784 <Perform_Flash_Erase>:
 * 			 VALID_PAGE_NUMBER  if the page is valid
 * 			 UNSUCCESSFUL_ERASE if unsuccessful erase
 * 			 SUCCESSFUL_ERASE	if successful erase
 */
uint8_t Perform_Flash_Erase(uint32_t PageAddress, uint8_t page_Number)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b088      	sub	sp, #32
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	460b      	mov	r3, r1
 800078e:	70fb      	strb	r3, [r7, #3]
	FLASH_EraseInitTypeDef pEraseInit; /*Struct has the the initialize data */
	uint8_t PageStatus = INVALID_PAGE_NUMBER;
 8000790:	2300      	movs	r3, #0
 8000792:	77fb      	strb	r3, [r7, #31]
	HAL_StatusTypeDef eraseStatus=HAL_ERROR;
 8000794:	2301      	movs	r3, #1
 8000796:	77bb      	strb	r3, [r7, #30]
	uint32_t PageError=0;
 8000798:	2300      	movs	r3, #0
 800079a:	60bb      	str	r3, [r7, #8]
	/*check if the valid page number or not */
	if(page_Number>CBL_FLASH_MAX_PAGE_NUMBER)
 800079c:	78fb      	ldrb	r3, [r7, #3]
 800079e:	2b80      	cmp	r3, #128	; 0x80
 80007a0:	d902      	bls.n	80007a8 <Perform_Flash_Erase+0x24>
	{

		PageStatus = INVALID_PAGE_NUMBER;
 80007a2:	2300      	movs	r3, #0
 80007a4:	77fb      	strb	r3, [r7, #31]
 80007a6:	e034      	b.n	8000812 <Perform_Flash_Erase+0x8e>
	}
	else
	{
		PageStatus = VALID_PAGE_NUMBER;
 80007a8:	2301      	movs	r3, #1
 80007aa:	77fb      	strb	r3, [r7, #31]
		if(page_Number <= (CBL_FLASH_MAX_PAGE_NUMBER-1) || CBL_FLASH_MASS_ERASE ==PageAddress)
 80007ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	da02      	bge.n	80007ba <Perform_Flash_Erase+0x36>
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2bff      	cmp	r3, #255	; 0xff
 80007b8:	d129      	bne.n	800080e <Perform_Flash_Erase+0x8a>
		{
			if(CBL_FLASH_MASS_ERASE ==PageAddress)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2bff      	cmp	r3, #255	; 0xff
 80007be:	d106      	bne.n	80007ce <Perform_Flash_Erase+0x4a>
			{
				pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 80007c0:	2300      	movs	r3, #0
 80007c2:	60fb      	str	r3, [r7, #12]
				pEraseInit.PageAddress= 0x08008000;
 80007c4:	4b15      	ldr	r3, [pc, #84]	; (800081c <Perform_Flash_Erase+0x98>)
 80007c6:	617b      	str	r3, [r7, #20]
				pEraseInit.NbPages =  7;
 80007c8:	2307      	movs	r3, #7
 80007ca:	61bb      	str	r3, [r7, #24]
 80007cc:	e005      	b.n	80007da <Perform_Flash_Erase+0x56>
			}
			else
			{

				pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 80007ce:	2300      	movs	r3, #0
 80007d0:	60fb      	str	r3, [r7, #12]
				pEraseInit.PageAddress= PageAddress;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	617b      	str	r3, [r7, #20]
				pEraseInit.NbPages = page_Number;
 80007d6:	78fb      	ldrb	r3, [r7, #3]
 80007d8:	61bb      	str	r3, [r7, #24]
			}
			pEraseInit.Banks=FLASH_BANK_1;
 80007da:	2301      	movs	r3, #1
 80007dc:	613b      	str	r3, [r7, #16]
			HAL_FLASH_Unlock();
 80007de:	f000 fcff 	bl	80011e0 <HAL_FLASH_Unlock>
			eraseStatus = HAL_FLASHEx_Erase(&pEraseInit,&PageError);
 80007e2:	f107 0208 	add.w	r2, r7, #8
 80007e6:	f107 030c 	add.w	r3, r7, #12
 80007ea:	4611      	mov	r1, r2
 80007ec:	4618      	mov	r0, r3
 80007ee:	f000 fddf 	bl	80013b0 <HAL_FLASHEx_Erase>
 80007f2:	4603      	mov	r3, r0
 80007f4:	77bb      	strb	r3, [r7, #30]
			HAL_FLASH_Lock();
 80007f6:	f000 fd19 	bl	800122c <HAL_FLASH_Lock>
			if(HAL_SUCCESSFUL_ERASE == PageError)
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000800:	d102      	bne.n	8000808 <Perform_Flash_Erase+0x84>
			{
				PageStatus = SUCCESSFUL_ERASE;
 8000802:	2303      	movs	r3, #3
 8000804:	77fb      	strb	r3, [r7, #31]
			if(HAL_SUCCESSFUL_ERASE == PageError)
 8000806:	e004      	b.n	8000812 <Perform_Flash_Erase+0x8e>
			}
			else
			{
				PageStatus = UNSUCCESSFUL_ERASE;
 8000808:	2302      	movs	r3, #2
 800080a:	77fb      	strb	r3, [r7, #31]
			if(HAL_SUCCESSFUL_ERASE == PageError)
 800080c:	e001      	b.n	8000812 <Perform_Flash_Erase+0x8e>
			}
		}
		else
		{
			PageStatus = UNSUCCESSFUL_ERASE;
 800080e:	2302      	movs	r3, #2
 8000810:	77fb      	strb	r3, [r7, #31]
		}
	}

	return PageStatus;
 8000812:	7ffb      	ldrb	r3, [r7, #31]
}
 8000814:	4618      	mov	r0, r3
 8000816:	3720      	adds	r7, #32
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	08008000 	.word	0x08008000

08000820 <FlashMemory_Payload_Write>:
 * 			payloadLen -> the length of the data needed to write in the flash
 * return :	FLASH_PAYLOAD_WRITE_FAILED if Writing data is fail
 * 			FLASH_PAYLOAD_WRITE_PASS if Writing data seccess
 */
static uint8_t FlashMemory_Payload_Write(uint16_t *Host_Buff, uint32_t Payload_StartAddresss,uint32_t payloadLen)
{
 8000820:	b5b0      	push	{r4, r5, r7, lr}
 8000822:	b088      	sub	sp, #32
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef HALstatus = HAL_ERROR;  /*has the status of the HAL functions*/
 800082c:	2301      	movs	r3, #1
 800082e:	77fb      	strb	r3, [r7, #31]
	uint8_t Flash_payload_status=FLASH_PAYLOAD_WRITE_FAILED;
 8000830:	2300      	movs	r3, #0
 8000832:	77bb      	strb	r3, [r7, #30]
	uint16_t Payload_counter=0 ;
 8000834:	2300      	movs	r3, #0
 8000836:	83bb      	strh	r3, [r7, #28]
	uint16_t Payload_count=0 ;
 8000838:	2300      	movs	r3, #0
 800083a:	837b      	strh	r3, [r7, #26]
	uint8_t status=FLASH_PAYLOAD_WRITE_PASSED;
 800083c:	2301      	movs	r3, #1
 800083e:	767b      	strb	r3, [r7, #25]
	uint32_t Address = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]
	/*unlock the flash memory to write the code*/
	HAL_FLASH_Unlock();
 8000844:	f000 fccc 	bl	80011e0 <HAL_FLASH_Unlock>
	/*Writing the Received binary data (Code) from host */
	for(Payload_counter=0,Payload_count=0 ;Payload_counter<payloadLen/2;Payload_counter+=1,Payload_count+=2)
 8000848:	2300      	movs	r3, #0
 800084a:	83bb      	strh	r3, [r7, #28]
 800084c:	2300      	movs	r3, #0
 800084e:	837b      	strh	r3, [r7, #26]
 8000850:	e022      	b.n	8000898 <FlashMemory_Payload_Write+0x78>
	{
		/*update the flash address each iltration */
		Address = Payload_StartAddresss+Payload_count;
 8000852:	8b7b      	ldrh	r3, [r7, #26]
 8000854:	68ba      	ldr	r2, [r7, #8]
 8000856:	4413      	add	r3, r2
 8000858:	617b      	str	r3, [r7, #20]
		/*Writing the Date in the flash Halfword by Halfword */
		HALstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,Address,Host_Buff[Payload_counter]);
 800085a:	8bbb      	ldrh	r3, [r7, #28]
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	68fa      	ldr	r2, [r7, #12]
 8000860:	4413      	add	r3, r2
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	b29b      	uxth	r3, r3
 8000866:	2200      	movs	r2, #0
 8000868:	461c      	mov	r4, r3
 800086a:	4615      	mov	r5, r2
 800086c:	4622      	mov	r2, r4
 800086e:	462b      	mov	r3, r5
 8000870:	6979      	ldr	r1, [r7, #20]
 8000872:	2001      	movs	r0, #1
 8000874:	f000 fc44 	bl	8001100 <HAL_FLASH_Program>
 8000878:	4603      	mov	r3, r0
 800087a:	77fb      	strb	r3, [r7, #31]

		/*Check status of writing in the flash*/
		if(HALstatus != HAL_OK)
 800087c:	7ffb      	ldrb	r3, [r7, #31]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d002      	beq.n	8000888 <FlashMemory_Payload_Write+0x68>
		{
			Flash_payload_status=FLASH_PAYLOAD_WRITE_FAILED;
 8000882:	2300      	movs	r3, #0
 8000884:	77bb      	strb	r3, [r7, #30]
			break;
 8000886:	e00c      	b.n	80008a2 <FlashMemory_Payload_Write+0x82>

		}
		else
		{
			Flash_payload_status=FLASH_PAYLOAD_WRITE_PASSED;
 8000888:	2301      	movs	r3, #1
 800088a:	77bb      	strb	r3, [r7, #30]
	for(Payload_counter=0,Payload_count=0 ;Payload_counter<payloadLen/2;Payload_counter+=1,Payload_count+=2)
 800088c:	8bbb      	ldrh	r3, [r7, #28]
 800088e:	3301      	adds	r3, #1
 8000890:	83bb      	strh	r3, [r7, #28]
 8000892:	8b7b      	ldrh	r3, [r7, #26]
 8000894:	3302      	adds	r3, #2
 8000896:	837b      	strh	r3, [r7, #26]
 8000898:	8bba      	ldrh	r2, [r7, #28]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	429a      	cmp	r2, r3
 80008a0:	d3d7      	bcc.n	8000852 <FlashMemory_Payload_Write+0x32>
		}
	}

	if(Flash_payload_status==FLASH_PAYLOAD_WRITE_PASSED && HALstatus == HAL_OK)
 80008a2:	7fbb      	ldrb	r3, [r7, #30]
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d104      	bne.n	80008b2 <FlashMemory_Payload_Write+0x92>
 80008a8:	7ffb      	ldrb	r3, [r7, #31]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d101      	bne.n	80008b2 <FlashMemory_Payload_Write+0x92>
	{
		HAL_FLASH_Lock();
 80008ae:	f000 fcbd 	bl	800122c <HAL_FLASH_Lock>
	}
	/*lock flash after Writing the data (code)*/
	HAL_FLASH_Lock();
 80008b2:	f000 fcbb 	bl	800122c <HAL_FLASH_Lock>
	return Flash_payload_status;
 80008b6:	7fbb      	ldrb	r3, [r7, #30]
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3720      	adds	r7, #32
 80008bc:	46bd      	mov	sp, r7
 80008be:	bdb0      	pop	{r4, r5, r7, pc}

080008c0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80008c4:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <MX_CRC_Init+0x20>)
 80008c6:	4a07      	ldr	r2, [pc, #28]	; (80008e4 <MX_CRC_Init+0x24>)
 80008c8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80008ca:	4805      	ldr	r0, [pc, #20]	; (80008e0 <MX_CRC_Init+0x20>)
 80008cc:	f000 fbd1 	bl	8001072 <HAL_CRC_Init>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80008d6:	f000 f932 	bl	8000b3e <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	200000c0 	.word	0x200000c0
 80008e4:	40023000 	.word	0x40023000

080008e8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a09      	ldr	r2, [pc, #36]	; (800091c <HAL_CRC_MspInit+0x34>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d10b      	bne.n	8000912 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80008fa:	4b09      	ldr	r3, [pc, #36]	; (8000920 <HAL_CRC_MspInit+0x38>)
 80008fc:	695b      	ldr	r3, [r3, #20]
 80008fe:	4a08      	ldr	r2, [pc, #32]	; (8000920 <HAL_CRC_MspInit+0x38>)
 8000900:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000904:	6153      	str	r3, [r2, #20]
 8000906:	4b06      	ldr	r3, [pc, #24]	; (8000920 <HAL_CRC_MspInit+0x38>)
 8000908:	695b      	ldr	r3, [r3, #20]
 800090a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000912:	bf00      	nop
 8000914:	3714      	adds	r7, #20
 8000916:	46bd      	mov	sp, r7
 8000918:	bc80      	pop	{r7}
 800091a:	4770      	bx	lr
 800091c:	40023000 	.word	0x40023000
 8000920:	40021000 	.word	0x40021000

08000924 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b088      	sub	sp, #32
 8000928:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800092a:	f107 0310 	add.w	r3, r7, #16
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]
 8000932:	605a      	str	r2, [r3, #4]
 8000934:	609a      	str	r2, [r3, #8]
 8000936:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000938:	4b24      	ldr	r3, [pc, #144]	; (80009cc <MX_GPIO_Init+0xa8>)
 800093a:	699b      	ldr	r3, [r3, #24]
 800093c:	4a23      	ldr	r2, [pc, #140]	; (80009cc <MX_GPIO_Init+0xa8>)
 800093e:	f043 0310 	orr.w	r3, r3, #16
 8000942:	6193      	str	r3, [r2, #24]
 8000944:	4b21      	ldr	r3, [pc, #132]	; (80009cc <MX_GPIO_Init+0xa8>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	f003 0310 	and.w	r3, r3, #16
 800094c:	60fb      	str	r3, [r7, #12]
 800094e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000950:	4b1e      	ldr	r3, [pc, #120]	; (80009cc <MX_GPIO_Init+0xa8>)
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	4a1d      	ldr	r2, [pc, #116]	; (80009cc <MX_GPIO_Init+0xa8>)
 8000956:	f043 0320 	orr.w	r3, r3, #32
 800095a:	6193      	str	r3, [r2, #24]
 800095c:	4b1b      	ldr	r3, [pc, #108]	; (80009cc <MX_GPIO_Init+0xa8>)
 800095e:	699b      	ldr	r3, [r3, #24]
 8000960:	f003 0320 	and.w	r3, r3, #32
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000968:	4b18      	ldr	r3, [pc, #96]	; (80009cc <MX_GPIO_Init+0xa8>)
 800096a:	699b      	ldr	r3, [r3, #24]
 800096c:	4a17      	ldr	r2, [pc, #92]	; (80009cc <MX_GPIO_Init+0xa8>)
 800096e:	f043 0304 	orr.w	r3, r3, #4
 8000972:	6193      	str	r3, [r2, #24]
 8000974:	4b15      	ldr	r3, [pc, #84]	; (80009cc <MX_GPIO_Init+0xa8>)
 8000976:	699b      	ldr	r3, [r3, #24]
 8000978:	f003 0304 	and.w	r3, r3, #4
 800097c:	607b      	str	r3, [r7, #4]
 800097e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000980:	4b12      	ldr	r3, [pc, #72]	; (80009cc <MX_GPIO_Init+0xa8>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	4a11      	ldr	r2, [pc, #68]	; (80009cc <MX_GPIO_Init+0xa8>)
 8000986:	f043 0308 	orr.w	r3, r3, #8
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b0f      	ldr	r3, [pc, #60]	; (80009cc <MX_GPIO_Init+0xa8>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f003 0308 	and.w	r3, r3, #8
 8000994:	603b      	str	r3, [r7, #0]
 8000996:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000998:	2200      	movs	r2, #0
 800099a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800099e:	480c      	ldr	r0, [pc, #48]	; (80009d0 <MX_GPIO_Init+0xac>)
 80009a0:	f000 ff32 	bl	8001808 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80009a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009aa:	2301      	movs	r3, #1
 80009ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b2:	2302      	movs	r3, #2
 80009b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009b6:	f107 0310 	add.w	r3, r7, #16
 80009ba:	4619      	mov	r1, r3
 80009bc:	4804      	ldr	r0, [pc, #16]	; (80009d0 <MX_GPIO_Init+0xac>)
 80009be:	f000 fd9f 	bl	8001500 <HAL_GPIO_Init>

}
 80009c2:	bf00      	nop
 80009c4:	3720      	adds	r7, #32
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40011000 	.word	0x40011000

080009d4 <ckeakStart>:
uint8_t check[16]="Bootloader Start";
uint8_t Erase[16]="Bootloader Ereas";
uint8_t start[16]={0};
uint8_t flag=0;
uint8_t ckeakStart()
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
	uint8_t count=0;
 80009da:	2300      	movs	r3, #0
 80009dc:	71fb      	strb	r3, [r7, #7]
	 //HAL_UART_Receive(BL_SEND_CMD_UART, start, 1, 0);
	//if(flag==0)
	{
		HAL_UART_Receive(BL_SEND_CMD_UART, start, sizeof(check), HAL_MAX_DELAY);
 80009de:	f04f 33ff 	mov.w	r3, #4294967295
 80009e2:	2210      	movs	r2, #16
 80009e4:	491d      	ldr	r1, [pc, #116]	; (8000a5c <ckeakStart+0x88>)
 80009e6:	481e      	ldr	r0, [pc, #120]	; (8000a60 <ckeakStart+0x8c>)
 80009e8:	f001 fca3 	bl	8002332 <HAL_UART_Receive>
		//flag=1;
	}

	while(check[count]!='\0')
 80009ec:	e00a      	b.n	8000a04 <ckeakStart+0x30>
	{
		if(start[count] != check[count])
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	4a1a      	ldr	r2, [pc, #104]	; (8000a5c <ckeakStart+0x88>)
 80009f2:	5cd2      	ldrb	r2, [r2, r3]
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	491b      	ldr	r1, [pc, #108]	; (8000a64 <ckeakStart+0x90>)
 80009f8:	5ccb      	ldrb	r3, [r1, r3]
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d108      	bne.n	8000a10 <ckeakStart+0x3c>
			break;
		count++;
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	3301      	adds	r3, #1
 8000a02:	71fb      	strb	r3, [r7, #7]
	while(check[count]!='\0')
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	4a17      	ldr	r2, [pc, #92]	; (8000a64 <ckeakStart+0x90>)
 8000a08:	5cd3      	ldrb	r3, [r2, r3]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d1ef      	bne.n	80009ee <ckeakStart+0x1a>
 8000a0e:	e000      	b.n	8000a12 <ckeakStart+0x3e>
			break;
 8000a10:	bf00      	nop
	}
	if(count == 16)
 8000a12:	79fb      	ldrb	r3, [r7, #7]
 8000a14:	2b10      	cmp	r3, #16
 8000a16:	d101      	bne.n	8000a1c <ckeakStart+0x48>
		return 1;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	e01a      	b.n	8000a52 <ckeakStart+0x7e>

	else{
		count=0;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	71fb      	strb	r3, [r7, #7]
		while(Erase[count]!='\0')
 8000a20:	e00a      	b.n	8000a38 <ckeakStart+0x64>
		{
			if(start[count] != Erase[count])
 8000a22:	79fb      	ldrb	r3, [r7, #7]
 8000a24:	4a0d      	ldr	r2, [pc, #52]	; (8000a5c <ckeakStart+0x88>)
 8000a26:	5cd2      	ldrb	r2, [r2, r3]
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	490f      	ldr	r1, [pc, #60]	; (8000a68 <ckeakStart+0x94>)
 8000a2c:	5ccb      	ldrb	r3, [r1, r3]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d108      	bne.n	8000a44 <ckeakStart+0x70>
				break;
			count++;
 8000a32:	79fb      	ldrb	r3, [r7, #7]
 8000a34:	3301      	adds	r3, #1
 8000a36:	71fb      	strb	r3, [r7, #7]
		while(Erase[count]!='\0')
 8000a38:	79fb      	ldrb	r3, [r7, #7]
 8000a3a:	4a0b      	ldr	r2, [pc, #44]	; (8000a68 <ckeakStart+0x94>)
 8000a3c:	5cd3      	ldrb	r3, [r2, r3]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d1ef      	bne.n	8000a22 <ckeakStart+0x4e>
 8000a42:	e000      	b.n	8000a46 <ckeakStart+0x72>
				break;
 8000a44:	bf00      	nop
		}
		if(count == 16)
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	2b10      	cmp	r3, #16
 8000a4a:	d101      	bne.n	8000a50 <ckeakStart+0x7c>
			return 2;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	e000      	b.n	8000a52 <ckeakStart+0x7e>
	}
	return 0;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	200000c8 	.word	0x200000c8
 8000a60:	200000d8 	.word	0x200000d8
 8000a64:	2000000c 	.word	0x2000000c
 8000a68:	2000001c 	.word	0x2000001c

08000a6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a72:	f000 f9b9 	bl	8000de8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a76:	f000 f81d 	bl	8000ab4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a7a:	f7ff ff53 	bl	8000924 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a7e:	f000 f8b3 	bl	8000be8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000a82:	f000 f8db 	bl	8000c3c <MX_USART3_UART_Init>
  MX_CRC_Init();
 8000a86:	f7ff ff1b 	bl	80008c0 <MX_CRC_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint8_t d=ckeakStart();
 8000a8a:	f7ff ffa3 	bl	80009d4 <ckeakStart>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71fb      	strb	r3, [r7, #7]
	  if( d== 1)
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d102      	bne.n	8000a9e <main+0x32>
	  {
		  BL_FeatchHostCommand();
 8000a98:	f7ff fb58 	bl	800014c <BL_FeatchHostCommand>
 8000a9c:	e7f5      	b.n	8000a8a <main+0x1e>
	  }
	  else if(d == 2)
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d104      	bne.n	8000aae <main+0x42>
	  {
		  Perform_Flash_Erase(0xff,60);
 8000aa4:	213c      	movs	r1, #60	; 0x3c
 8000aa6:	20ff      	movs	r0, #255	; 0xff
 8000aa8:	f7ff fe6c 	bl	8000784 <Perform_Flash_Erase>
 8000aac:	e7ed      	b.n	8000a8a <main+0x1e>
	  }
	  else
	  {
		  Bootloader_Jump_To_Application();
 8000aae:	f7ff fda7 	bl	8000600 <Bootloader_Jump_To_Application>
  {
 8000ab2:	e7ea      	b.n	8000a8a <main+0x1e>

08000ab4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b090      	sub	sp, #64	; 0x40
 8000ab8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aba:	f107 0318 	add.w	r3, r7, #24
 8000abe:	2228      	movs	r2, #40	; 0x28
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f001 fde8 	bl	8002698 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]
 8000ad4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ada:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ade:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000af0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000af2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000af6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000af8:	f107 0318 	add.w	r3, r7, #24
 8000afc:	4618      	mov	r0, r3
 8000afe:	f000 ff35 	bl	800196c <HAL_RCC_OscConfig>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000b08:	f000 f819 	bl	8000b3e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b0c:	230f      	movs	r3, #15
 8000b0e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b10:	2302      	movs	r3, #2
 8000b12:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b14:	2300      	movs	r3, #0
 8000b16:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	2102      	movs	r1, #2
 8000b26:	4618      	mov	r0, r3
 8000b28:	f001 f9a2 	bl	8001e70 <HAL_RCC_ClockConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000b32:	f000 f804 	bl	8000b3e <Error_Handler>
  }
}
 8000b36:	bf00      	nop
 8000b38:	3740      	adds	r7, #64	; 0x40
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b42:	b672      	cpsid	i
}
 8000b44:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b46:	e7fe      	b.n	8000b46 <Error_Handler+0x8>

08000b48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <HAL_MspInit+0x40>)
 8000b50:	699b      	ldr	r3, [r3, #24]
 8000b52:	4a0d      	ldr	r2, [pc, #52]	; (8000b88 <HAL_MspInit+0x40>)
 8000b54:	f043 0301 	orr.w	r3, r3, #1
 8000b58:	6193      	str	r3, [r2, #24]
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <HAL_MspInit+0x40>)
 8000b5c:	699b      	ldr	r3, [r3, #24]
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b66:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <HAL_MspInit+0x40>)
 8000b68:	69db      	ldr	r3, [r3, #28]
 8000b6a:	4a07      	ldr	r2, [pc, #28]	; (8000b88 <HAL_MspInit+0x40>)
 8000b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b70:	61d3      	str	r3, [r2, #28]
 8000b72:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <HAL_MspInit+0x40>)
 8000b74:	69db      	ldr	r3, [r3, #28]
 8000b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b7a:	603b      	str	r3, [r7, #0]
 8000b7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr
 8000b88:	40021000 	.word	0x40021000

08000b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <NMI_Handler+0x4>

08000b92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b96:	e7fe      	b.n	8000b96 <HardFault_Handler+0x4>

08000b98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b9c:	e7fe      	b.n	8000b9c <MemManage_Handler+0x4>

08000b9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba2:	e7fe      	b.n	8000ba2 <BusFault_Handler+0x4>

08000ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <UsageFault_Handler+0x4>

08000baa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bc80      	pop	{r7}
 8000bb4:	4770      	bx	lr

08000bb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bc80      	pop	{r7}
 8000bc0:	4770      	bx	lr

08000bc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bc80      	pop	{r7}
 8000bcc:	4770      	bx	lr

08000bce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bd2:	f000 f94f 	bl	8000e74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}

08000bda <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bde:	bf00      	nop
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bc80      	pop	{r7}
 8000be4:	4770      	bx	lr
	...

08000be8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bec:	4b11      	ldr	r3, [pc, #68]	; (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000bee:	4a12      	ldr	r2, [pc, #72]	; (8000c38 <MX_USART2_UART_Init+0x50>)
 8000bf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bf2:	4b10      	ldr	r3, [pc, #64]	; (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000bf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c00:	4b0c      	ldr	r3, [pc, #48]	; (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c06:	4b0b      	ldr	r3, [pc, #44]	; (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c0c:	4b09      	ldr	r3, [pc, #36]	; (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c0e:	220c      	movs	r2, #12
 8000c10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c12:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c1e:	4805      	ldr	r0, [pc, #20]	; (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c20:	f001 fab4 	bl	800218c <HAL_UART_Init>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c2a:	f7ff ff88 	bl	8000b3e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	200000d8 	.word	0x200000d8
 8000c38:	40004400 	.word	0x40004400

08000c3c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c40:	4b11      	ldr	r3, [pc, #68]	; (8000c88 <MX_USART3_UART_Init+0x4c>)
 8000c42:	4a12      	ldr	r2, [pc, #72]	; (8000c8c <MX_USART3_UART_Init+0x50>)
 8000c44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c46:	4b10      	ldr	r3, [pc, #64]	; (8000c88 <MX_USART3_UART_Init+0x4c>)
 8000c48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c4e:	4b0e      	ldr	r3, [pc, #56]	; (8000c88 <MX_USART3_UART_Init+0x4c>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c54:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <MX_USART3_UART_Init+0x4c>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c5a:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <MX_USART3_UART_Init+0x4c>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c60:	4b09      	ldr	r3, [pc, #36]	; (8000c88 <MX_USART3_UART_Init+0x4c>)
 8000c62:	220c      	movs	r2, #12
 8000c64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c66:	4b08      	ldr	r3, [pc, #32]	; (8000c88 <MX_USART3_UART_Init+0x4c>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <MX_USART3_UART_Init+0x4c>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c72:	4805      	ldr	r0, [pc, #20]	; (8000c88 <MX_USART3_UART_Init+0x4c>)
 8000c74:	f001 fa8a 	bl	800218c <HAL_UART_Init>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000c7e:	f7ff ff5e 	bl	8000b3e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	20000120 	.word	0x20000120
 8000c8c:	40004800 	.word	0x40004800

08000c90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b08a      	sub	sp, #40	; 0x28
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c98:	f107 0318 	add.w	r3, r7, #24
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
 8000ca4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a37      	ldr	r2, [pc, #220]	; (8000d88 <HAL_UART_MspInit+0xf8>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d130      	bne.n	8000d12 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cb0:	4b36      	ldr	r3, [pc, #216]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000cb2:	69db      	ldr	r3, [r3, #28]
 8000cb4:	4a35      	ldr	r2, [pc, #212]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000cb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cba:	61d3      	str	r3, [r2, #28]
 8000cbc:	4b33      	ldr	r3, [pc, #204]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000cbe:	69db      	ldr	r3, [r3, #28]
 8000cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cc4:	617b      	str	r3, [r7, #20]
 8000cc6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc8:	4b30      	ldr	r3, [pc, #192]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	4a2f      	ldr	r2, [pc, #188]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	6193      	str	r3, [r2, #24]
 8000cd4:	4b2d      	ldr	r3, [pc, #180]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	f003 0304 	and.w	r3, r3, #4
 8000cdc:	613b      	str	r3, [r7, #16]
 8000cde:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ce0:	2304      	movs	r3, #4
 8000ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cec:	f107 0318 	add.w	r3, r7, #24
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4827      	ldr	r0, [pc, #156]	; (8000d90 <HAL_UART_MspInit+0x100>)
 8000cf4:	f000 fc04 	bl	8001500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000cf8:	2308      	movs	r3, #8
 8000cfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d04:	f107 0318 	add.w	r3, r7, #24
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4821      	ldr	r0, [pc, #132]	; (8000d90 <HAL_UART_MspInit+0x100>)
 8000d0c:	f000 fbf8 	bl	8001500 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000d10:	e036      	b.n	8000d80 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART3)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a1f      	ldr	r2, [pc, #124]	; (8000d94 <HAL_UART_MspInit+0x104>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d131      	bne.n	8000d80 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d1c:	4b1b      	ldr	r3, [pc, #108]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000d1e:	69db      	ldr	r3, [r3, #28]
 8000d20:	4a1a      	ldr	r2, [pc, #104]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000d22:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d26:	61d3      	str	r3, [r2, #28]
 8000d28:	4b18      	ldr	r3, [pc, #96]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000d2a:	69db      	ldr	r3, [r3, #28]
 8000d2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d30:	60fb      	str	r3, [r7, #12]
 8000d32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d34:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	4a14      	ldr	r2, [pc, #80]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000d3a:	f043 0308 	orr.w	r3, r3, #8
 8000d3e:	6193      	str	r3, [r2, #24]
 8000d40:	4b12      	ldr	r3, [pc, #72]	; (8000d8c <HAL_UART_MspInit+0xfc>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	f003 0308 	and.w	r3, r3, #8
 8000d48:	60bb      	str	r3, [r7, #8]
 8000d4a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d52:	2302      	movs	r3, #2
 8000d54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d56:	2303      	movs	r3, #3
 8000d58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d5a:	f107 0318 	add.w	r3, r7, #24
 8000d5e:	4619      	mov	r1, r3
 8000d60:	480d      	ldr	r0, [pc, #52]	; (8000d98 <HAL_UART_MspInit+0x108>)
 8000d62:	f000 fbcd 	bl	8001500 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000d66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d74:	f107 0318 	add.w	r3, r7, #24
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4807      	ldr	r0, [pc, #28]	; (8000d98 <HAL_UART_MspInit+0x108>)
 8000d7c:	f000 fbc0 	bl	8001500 <HAL_GPIO_Init>
}
 8000d80:	bf00      	nop
 8000d82:	3728      	adds	r7, #40	; 0x28
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40004400 	.word	0x40004400
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	40010800 	.word	0x40010800
 8000d94:	40004800 	.word	0x40004800
 8000d98:	40010c00 	.word	0x40010c00

08000d9c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d9c:	f7ff ff1d 	bl	8000bda <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000da0:	480b      	ldr	r0, [pc, #44]	; (8000dd0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000da2:	490c      	ldr	r1, [pc, #48]	; (8000dd4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000da4:	4a0c      	ldr	r2, [pc, #48]	; (8000dd8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000da8:	e002      	b.n	8000db0 <LoopCopyDataInit>

08000daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dae:	3304      	adds	r3, #4

08000db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000db4:	d3f9      	bcc.n	8000daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000db6:	4a09      	ldr	r2, [pc, #36]	; (8000ddc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000db8:	4c09      	ldr	r4, [pc, #36]	; (8000de0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dbc:	e001      	b.n	8000dc2 <LoopFillZerobss>

08000dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc0:	3204      	adds	r2, #4

08000dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dc4:	d3fb      	bcc.n	8000dbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dc6:	f001 fc43 	bl	8002650 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dca:	f7ff fe4f 	bl	8000a6c <main>
  bx lr
 8000dce:	4770      	bx	lr
  ldr r0, =_sdata
 8000dd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd4:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 8000dd8:	080026f4 	.word	0x080026f4
  ldr r2, =_sbss
 8000ddc:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8000de0:	20000190 	.word	0x20000190

08000de4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000de4:	e7fe      	b.n	8000de4 <ADC1_2_IRQHandler>
	...

08000de8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <HAL_Init+0x28>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a07      	ldr	r2, [pc, #28]	; (8000e10 <HAL_Init+0x28>)
 8000df2:	f043 0310 	orr.w	r3, r3, #16
 8000df6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000df8:	2003      	movs	r0, #3
 8000dfa:	f000 f907 	bl	800100c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dfe:	200f      	movs	r0, #15
 8000e00:	f000 f808 	bl	8000e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e04:	f7ff fea0 	bl	8000b48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40022000 	.word	0x40022000

08000e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e1c:	4b12      	ldr	r3, [pc, #72]	; (8000e68 <HAL_InitTick+0x54>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b12      	ldr	r3, [pc, #72]	; (8000e6c <HAL_InitTick+0x58>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	4619      	mov	r1, r3
 8000e26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e32:	4618      	mov	r0, r3
 8000e34:	f000 f911 	bl	800105a <HAL_SYSTICK_Config>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e00e      	b.n	8000e60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2b0f      	cmp	r3, #15
 8000e46:	d80a      	bhi.n	8000e5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	6879      	ldr	r1, [r7, #4]
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e50:	f000 f8e7 	bl	8001022 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e54:	4a06      	ldr	r2, [pc, #24]	; (8000e70 <HAL_InitTick+0x5c>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	e000      	b.n	8000e60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	2000002c 	.word	0x2000002c
 8000e6c:	20000034 	.word	0x20000034
 8000e70:	20000030 	.word	0x20000030

08000e74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e78:	4b05      	ldr	r3, [pc, #20]	; (8000e90 <HAL_IncTick+0x1c>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <HAL_IncTick+0x20>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4413      	add	r3, r2
 8000e84:	4a03      	ldr	r2, [pc, #12]	; (8000e94 <HAL_IncTick+0x20>)
 8000e86:	6013      	str	r3, [r2, #0]
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr
 8000e90:	20000034 	.word	0x20000034
 8000e94:	20000168 	.word	0x20000168

08000e98 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e9c:	4b02      	ldr	r3, [pc, #8]	; (8000ea8 <HAL_GetTick+0x10>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bc80      	pop	{r7}
 8000ea6:	4770      	bx	lr
 8000ea8:	20000168 	.word	0x20000168

08000eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f003 0307 	and.w	r3, r3, #7
 8000eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec2:	68ba      	ldr	r2, [r7, #8]
 8000ec4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ec8:	4013      	ands	r3, r2
 8000eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ed8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ede:	4a04      	ldr	r2, [pc, #16]	; (8000ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	60d3      	str	r3, [r2, #12]
}
 8000ee4:	bf00      	nop
 8000ee6:	3714      	adds	r7, #20
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bc80      	pop	{r7}
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef8:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <__NVIC_GetPriorityGrouping+0x18>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	0a1b      	lsrs	r3, r3, #8
 8000efe:	f003 0307 	and.w	r3, r3, #7
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bc80      	pop	{r7}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	6039      	str	r1, [r7, #0]
 8000f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	db0a      	blt.n	8000f3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	490c      	ldr	r1, [pc, #48]	; (8000f5c <__NVIC_SetPriority+0x4c>)
 8000f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2e:	0112      	lsls	r2, r2, #4
 8000f30:	b2d2      	uxtb	r2, r2
 8000f32:	440b      	add	r3, r1
 8000f34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f38:	e00a      	b.n	8000f50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	4908      	ldr	r1, [pc, #32]	; (8000f60 <__NVIC_SetPriority+0x50>)
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	f003 030f 	and.w	r3, r3, #15
 8000f46:	3b04      	subs	r3, #4
 8000f48:	0112      	lsls	r2, r2, #4
 8000f4a:	b2d2      	uxtb	r2, r2
 8000f4c:	440b      	add	r3, r1
 8000f4e:	761a      	strb	r2, [r3, #24]
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000e100 	.word	0xe000e100
 8000f60:	e000ed00 	.word	0xe000ed00

08000f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b089      	sub	sp, #36	; 0x24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	f1c3 0307 	rsb	r3, r3, #7
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	bf28      	it	cs
 8000f82:	2304      	movcs	r3, #4
 8000f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	3304      	adds	r3, #4
 8000f8a:	2b06      	cmp	r3, #6
 8000f8c:	d902      	bls.n	8000f94 <NVIC_EncodePriority+0x30>
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	3b03      	subs	r3, #3
 8000f92:	e000      	b.n	8000f96 <NVIC_EncodePriority+0x32>
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f98:	f04f 32ff 	mov.w	r2, #4294967295
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43da      	mvns	r2, r3
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	401a      	ands	r2, r3
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fac:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb6:	43d9      	mvns	r1, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fbc:	4313      	orrs	r3, r2
         );
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3724      	adds	r7, #36	; 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr

08000fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3b01      	subs	r3, #1
 8000fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fd8:	d301      	bcc.n	8000fde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e00f      	b.n	8000ffe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fde:	4a0a      	ldr	r2, [pc, #40]	; (8001008 <SysTick_Config+0x40>)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fe6:	210f      	movs	r1, #15
 8000fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fec:	f7ff ff90 	bl	8000f10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ff0:	4b05      	ldr	r3, [pc, #20]	; (8001008 <SysTick_Config+0x40>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ff6:	4b04      	ldr	r3, [pc, #16]	; (8001008 <SysTick_Config+0x40>)
 8000ff8:	2207      	movs	r2, #7
 8000ffa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	e000e010 	.word	0xe000e010

0800100c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff ff49 	bl	8000eac <__NVIC_SetPriorityGrouping>
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001022:	b580      	push	{r7, lr}
 8001024:	b086      	sub	sp, #24
 8001026:	af00      	add	r7, sp, #0
 8001028:	4603      	mov	r3, r0
 800102a:	60b9      	str	r1, [r7, #8]
 800102c:	607a      	str	r2, [r7, #4]
 800102e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001034:	f7ff ff5e 	bl	8000ef4 <__NVIC_GetPriorityGrouping>
 8001038:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	68b9      	ldr	r1, [r7, #8]
 800103e:	6978      	ldr	r0, [r7, #20]
 8001040:	f7ff ff90 	bl	8000f64 <NVIC_EncodePriority>
 8001044:	4602      	mov	r2, r0
 8001046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800104a:	4611      	mov	r1, r2
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff ff5f 	bl	8000f10 <__NVIC_SetPriority>
}
 8001052:	bf00      	nop
 8001054:	3718      	adds	r7, #24
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff ffb0 	bl	8000fc8 <SysTick_Config>
 8001068:	4603      	mov	r3, r0
}
 800106a:	4618      	mov	r0, r3
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b082      	sub	sp, #8
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d101      	bne.n	8001084 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	e00e      	b.n	80010a2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	795b      	ldrb	r3, [r3, #5]
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d105      	bne.n	800109a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff fc27 	bl	80008e8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2201      	movs	r2, #1
 800109e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80010aa:	b480      	push	{r7}
 80010ac:	b087      	sub	sp, #28
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	60f8      	str	r0, [r7, #12]
 80010b2:	60b9      	str	r1, [r7, #8]
 80010b4:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80010b6:	2300      	movs	r3, #0
 80010b8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	2202      	movs	r2, #2
 80010be:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]
 80010c4:	e00a      	b.n	80010dc <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	68ba      	ldr	r2, [r7, #8]
 80010cc:	441a      	add	r2, r3
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	6812      	ldr	r2, [r2, #0]
 80010d4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	3301      	adds	r3, #1
 80010da:	617b      	str	r3, [r7, #20]
 80010dc:	697a      	ldr	r2, [r7, #20]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d3f0      	bcc.n	80010c6 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	2201      	movs	r2, #1
 80010f0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80010f2:	693b      	ldr	r3, [r7, #16]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	371c      	adds	r7, #28
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
	...

08001100 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001102:	b087      	sub	sp, #28
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800111a:	4b2f      	ldr	r3, [pc, #188]	; (80011d8 <HAL_FLASH_Program+0xd8>)
 800111c:	7e1b      	ldrb	r3, [r3, #24]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d101      	bne.n	8001126 <HAL_FLASH_Program+0x26>
 8001122:	2302      	movs	r3, #2
 8001124:	e054      	b.n	80011d0 <HAL_FLASH_Program+0xd0>
 8001126:	4b2c      	ldr	r3, [pc, #176]	; (80011d8 <HAL_FLASH_Program+0xd8>)
 8001128:	2201      	movs	r2, #1
 800112a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800112c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001130:	f000 f8a8 	bl	8001284 <FLASH_WaitForLastOperation>
 8001134:	4603      	mov	r3, r0
 8001136:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001138:	7dfb      	ldrb	r3, [r7, #23]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d144      	bne.n	80011c8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d102      	bne.n	800114a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001144:	2301      	movs	r3, #1
 8001146:	757b      	strb	r3, [r7, #21]
 8001148:	e007      	b.n	800115a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	2b02      	cmp	r3, #2
 800114e:	d102      	bne.n	8001156 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001150:	2302      	movs	r3, #2
 8001152:	757b      	strb	r3, [r7, #21]
 8001154:	e001      	b.n	800115a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001156:	2304      	movs	r3, #4
 8001158:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800115a:	2300      	movs	r3, #0
 800115c:	75bb      	strb	r3, [r7, #22]
 800115e:	e02d      	b.n	80011bc <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001160:	7dbb      	ldrb	r3, [r7, #22]
 8001162:	005a      	lsls	r2, r3, #1
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	eb02 0c03 	add.w	ip, r2, r3
 800116a:	7dbb      	ldrb	r3, [r7, #22]
 800116c:	0119      	lsls	r1, r3, #4
 800116e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001172:	f1c1 0620 	rsb	r6, r1, #32
 8001176:	f1a1 0020 	sub.w	r0, r1, #32
 800117a:	fa22 f401 	lsr.w	r4, r2, r1
 800117e:	fa03 f606 	lsl.w	r6, r3, r6
 8001182:	4334      	orrs	r4, r6
 8001184:	fa23 f000 	lsr.w	r0, r3, r0
 8001188:	4304      	orrs	r4, r0
 800118a:	fa23 f501 	lsr.w	r5, r3, r1
 800118e:	b2a3      	uxth	r3, r4
 8001190:	4619      	mov	r1, r3
 8001192:	4660      	mov	r0, ip
 8001194:	f000 f85a 	bl	800124c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001198:	f24c 3050 	movw	r0, #50000	; 0xc350
 800119c:	f000 f872 	bl	8001284 <FLASH_WaitForLastOperation>
 80011a0:	4603      	mov	r3, r0
 80011a2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80011a4:	4b0d      	ldr	r3, [pc, #52]	; (80011dc <HAL_FLASH_Program+0xdc>)
 80011a6:	691b      	ldr	r3, [r3, #16]
 80011a8:	4a0c      	ldr	r2, [pc, #48]	; (80011dc <HAL_FLASH_Program+0xdc>)
 80011aa:	f023 0301 	bic.w	r3, r3, #1
 80011ae:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80011b0:	7dfb      	ldrb	r3, [r7, #23]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d107      	bne.n	80011c6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80011b6:	7dbb      	ldrb	r3, [r7, #22]
 80011b8:	3301      	adds	r3, #1
 80011ba:	75bb      	strb	r3, [r7, #22]
 80011bc:	7dba      	ldrb	r2, [r7, #22]
 80011be:	7d7b      	ldrb	r3, [r7, #21]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d3cd      	bcc.n	8001160 <HAL_FLASH_Program+0x60>
 80011c4:	e000      	b.n	80011c8 <HAL_FLASH_Program+0xc8>
      {
        break;
 80011c6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80011c8:	4b03      	ldr	r3, [pc, #12]	; (80011d8 <HAL_FLASH_Program+0xd8>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	761a      	strb	r2, [r3, #24]

  return status;
 80011ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	371c      	adds	r7, #28
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d8:	20000170 	.word	0x20000170
 80011dc:	40022000 	.word	0x40022000

080011e0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80011e6:	2300      	movs	r3, #0
 80011e8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80011ea:	4b0d      	ldr	r3, [pc, #52]	; (8001220 <HAL_FLASH_Unlock+0x40>)
 80011ec:	691b      	ldr	r3, [r3, #16]
 80011ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00d      	beq.n	8001212 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80011f6:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <HAL_FLASH_Unlock+0x40>)
 80011f8:	4a0a      	ldr	r2, [pc, #40]	; (8001224 <HAL_FLASH_Unlock+0x44>)
 80011fa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80011fc:	4b08      	ldr	r3, [pc, #32]	; (8001220 <HAL_FLASH_Unlock+0x40>)
 80011fe:	4a0a      	ldr	r2, [pc, #40]	; (8001228 <HAL_FLASH_Unlock+0x48>)
 8001200:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001202:	4b07      	ldr	r3, [pc, #28]	; (8001220 <HAL_FLASH_Unlock+0x40>)
 8001204:	691b      	ldr	r3, [r3, #16]
 8001206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001212:	79fb      	ldrb	r3, [r7, #7]
}
 8001214:	4618      	mov	r0, r3
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40022000 	.word	0x40022000
 8001224:	45670123 	.word	0x45670123
 8001228:	cdef89ab 	.word	0xcdef89ab

0800122c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001230:	4b05      	ldr	r3, [pc, #20]	; (8001248 <HAL_FLASH_Lock+0x1c>)
 8001232:	691b      	ldr	r3, [r3, #16]
 8001234:	4a04      	ldr	r2, [pc, #16]	; (8001248 <HAL_FLASH_Lock+0x1c>)
 8001236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800123a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	bc80      	pop	{r7}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40022000 	.word	0x40022000

0800124c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	460b      	mov	r3, r1
 8001256:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001258:	4b08      	ldr	r3, [pc, #32]	; (800127c <FLASH_Program_HalfWord+0x30>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800125e:	4b08      	ldr	r3, [pc, #32]	; (8001280 <FLASH_Program_HalfWord+0x34>)
 8001260:	691b      	ldr	r3, [r3, #16]
 8001262:	4a07      	ldr	r2, [pc, #28]	; (8001280 <FLASH_Program_HalfWord+0x34>)
 8001264:	f043 0301 	orr.w	r3, r3, #1
 8001268:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	887a      	ldrh	r2, [r7, #2]
 800126e:	801a      	strh	r2, [r3, #0]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	20000170 	.word	0x20000170
 8001280:	40022000 	.word	0x40022000

08001284 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800128c:	f7ff fe04 	bl	8000e98 <HAL_GetTick>
 8001290:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001292:	e010      	b.n	80012b6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800129a:	d00c      	beq.n	80012b6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d007      	beq.n	80012b2 <FLASH_WaitForLastOperation+0x2e>
 80012a2:	f7ff fdf9 	bl	8000e98 <HAL_GetTick>
 80012a6:	4602      	mov	r2, r0
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d201      	bcs.n	80012b6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e025      	b.n	8001302 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80012b6:	4b15      	ldr	r3, [pc, #84]	; (800130c <FLASH_WaitForLastOperation+0x88>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1e8      	bne.n	8001294 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <FLASH_WaitForLastOperation+0x88>)
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	f003 0320 	and.w	r3, r3, #32
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d002      	beq.n	80012d4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80012ce:	4b0f      	ldr	r3, [pc, #60]	; (800130c <FLASH_WaitForLastOperation+0x88>)
 80012d0:	2220      	movs	r2, #32
 80012d2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80012d4:	4b0d      	ldr	r3, [pc, #52]	; (800130c <FLASH_WaitForLastOperation+0x88>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	f003 0310 	and.w	r3, r3, #16
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d10b      	bne.n	80012f8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80012e0:	4b0a      	ldr	r3, [pc, #40]	; (800130c <FLASH_WaitForLastOperation+0x88>)
 80012e2:	69db      	ldr	r3, [r3, #28]
 80012e4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d105      	bne.n	80012f8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80012ec:	4b07      	ldr	r3, [pc, #28]	; (800130c <FLASH_WaitForLastOperation+0x88>)
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d003      	beq.n	8001300 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80012f8:	f000 f80a 	bl	8001310 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e000      	b.n	8001302 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3710      	adds	r7, #16
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40022000 	.word	0x40022000

08001310 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001316:	2300      	movs	r3, #0
 8001318:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800131a:	4b23      	ldr	r3, [pc, #140]	; (80013a8 <FLASH_SetErrorCode+0x98>)
 800131c:	68db      	ldr	r3, [r3, #12]
 800131e:	f003 0310 	and.w	r3, r3, #16
 8001322:	2b00      	cmp	r3, #0
 8001324:	d009      	beq.n	800133a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001326:	4b21      	ldr	r3, [pc, #132]	; (80013ac <FLASH_SetErrorCode+0x9c>)
 8001328:	69db      	ldr	r3, [r3, #28]
 800132a:	f043 0302 	orr.w	r3, r3, #2
 800132e:	4a1f      	ldr	r2, [pc, #124]	; (80013ac <FLASH_SetErrorCode+0x9c>)
 8001330:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f043 0310 	orr.w	r3, r3, #16
 8001338:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800133a:	4b1b      	ldr	r3, [pc, #108]	; (80013a8 <FLASH_SetErrorCode+0x98>)
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	f003 0304 	and.w	r3, r3, #4
 8001342:	2b00      	cmp	r3, #0
 8001344:	d009      	beq.n	800135a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001346:	4b19      	ldr	r3, [pc, #100]	; (80013ac <FLASH_SetErrorCode+0x9c>)
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	4a17      	ldr	r2, [pc, #92]	; (80013ac <FLASH_SetErrorCode+0x9c>)
 8001350:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f043 0304 	orr.w	r3, r3, #4
 8001358:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800135a:	4b13      	ldr	r3, [pc, #76]	; (80013a8 <FLASH_SetErrorCode+0x98>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	2b00      	cmp	r3, #0
 8001364:	d00b      	beq.n	800137e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001366:	4b11      	ldr	r3, [pc, #68]	; (80013ac <FLASH_SetErrorCode+0x9c>)
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	f043 0304 	orr.w	r3, r3, #4
 800136e:	4a0f      	ldr	r2, [pc, #60]	; (80013ac <FLASH_SetErrorCode+0x9c>)
 8001370:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001372:	4b0d      	ldr	r3, [pc, #52]	; (80013a8 <FLASH_SetErrorCode+0x98>)
 8001374:	69db      	ldr	r3, [r3, #28]
 8001376:	4a0c      	ldr	r2, [pc, #48]	; (80013a8 <FLASH_SetErrorCode+0x98>)
 8001378:	f023 0301 	bic.w	r3, r3, #1
 800137c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f240 1201 	movw	r2, #257	; 0x101
 8001384:	4293      	cmp	r3, r2
 8001386:	d106      	bne.n	8001396 <FLASH_SetErrorCode+0x86>
 8001388:	4b07      	ldr	r3, [pc, #28]	; (80013a8 <FLASH_SetErrorCode+0x98>)
 800138a:	69db      	ldr	r3, [r3, #28]
 800138c:	4a06      	ldr	r2, [pc, #24]	; (80013a8 <FLASH_SetErrorCode+0x98>)
 800138e:	f023 0301 	bic.w	r3, r3, #1
 8001392:	61d3      	str	r3, [r2, #28]
}  
 8001394:	e002      	b.n	800139c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001396:	4a04      	ldr	r2, [pc, #16]	; (80013a8 <FLASH_SetErrorCode+0x98>)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	60d3      	str	r3, [r2, #12]
}  
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40022000 	.word	0x40022000
 80013ac:	20000170 	.word	0x20000170

080013b0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80013c2:	4b2f      	ldr	r3, [pc, #188]	; (8001480 <HAL_FLASHEx_Erase+0xd0>)
 80013c4:	7e1b      	ldrb	r3, [r3, #24]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d101      	bne.n	80013ce <HAL_FLASHEx_Erase+0x1e>
 80013ca:	2302      	movs	r3, #2
 80013cc:	e053      	b.n	8001476 <HAL_FLASHEx_Erase+0xc6>
 80013ce:	4b2c      	ldr	r3, [pc, #176]	; (8001480 <HAL_FLASHEx_Erase+0xd0>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d116      	bne.n	800140a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80013dc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80013e0:	f7ff ff50 	bl	8001284 <FLASH_WaitForLastOperation>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d141      	bne.n	800146e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80013ea:	2001      	movs	r0, #1
 80013ec:	f000 f84c 	bl	8001488 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013f0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80013f4:	f7ff ff46 	bl	8001284 <FLASH_WaitForLastOperation>
 80013f8:	4603      	mov	r3, r0
 80013fa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80013fc:	4b21      	ldr	r3, [pc, #132]	; (8001484 <HAL_FLASHEx_Erase+0xd4>)
 80013fe:	691b      	ldr	r3, [r3, #16]
 8001400:	4a20      	ldr	r2, [pc, #128]	; (8001484 <HAL_FLASHEx_Erase+0xd4>)
 8001402:	f023 0304 	bic.w	r3, r3, #4
 8001406:	6113      	str	r3, [r2, #16]
 8001408:	e031      	b.n	800146e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800140a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800140e:	f7ff ff39 	bl	8001284 <FLASH_WaitForLastOperation>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d12a      	bne.n	800146e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	f04f 32ff 	mov.w	r2, #4294967295
 800141e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	60bb      	str	r3, [r7, #8]
 8001426:	e019      	b.n	800145c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001428:	68b8      	ldr	r0, [r7, #8]
 800142a:	f000 f849 	bl	80014c0 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800142e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001432:	f7ff ff27 	bl	8001284 <FLASH_WaitForLastOperation>
 8001436:	4603      	mov	r3, r0
 8001438:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800143a:	4b12      	ldr	r3, [pc, #72]	; (8001484 <HAL_FLASHEx_Erase+0xd4>)
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	4a11      	ldr	r2, [pc, #68]	; (8001484 <HAL_FLASHEx_Erase+0xd4>)
 8001440:	f023 0302 	bic.w	r3, r3, #2
 8001444:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001446:	7bfb      	ldrb	r3, [r7, #15]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	601a      	str	r2, [r3, #0]
            break;
 8001452:	e00c      	b.n	800146e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800145a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	029a      	lsls	r2, r3, #10
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8001468:	68ba      	ldr	r2, [r7, #8]
 800146a:	429a      	cmp	r2, r3
 800146c:	d3dc      	bcc.n	8001428 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800146e:	4b04      	ldr	r3, [pc, #16]	; (8001480 <HAL_FLASHEx_Erase+0xd0>)
 8001470:	2200      	movs	r2, #0
 8001472:	761a      	strb	r2, [r3, #24]

  return status;
 8001474:	7bfb      	ldrb	r3, [r7, #15]
}
 8001476:	4618      	mov	r0, r3
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000170 	.word	0x20000170
 8001484:	40022000 	.word	0x40022000

08001488 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001490:	4b09      	ldr	r3, [pc, #36]	; (80014b8 <FLASH_MassErase+0x30>)
 8001492:	2200      	movs	r2, #0
 8001494:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001496:	4b09      	ldr	r3, [pc, #36]	; (80014bc <FLASH_MassErase+0x34>)
 8001498:	691b      	ldr	r3, [r3, #16]
 800149a:	4a08      	ldr	r2, [pc, #32]	; (80014bc <FLASH_MassErase+0x34>)
 800149c:	f043 0304 	orr.w	r3, r3, #4
 80014a0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80014a2:	4b06      	ldr	r3, [pc, #24]	; (80014bc <FLASH_MassErase+0x34>)
 80014a4:	691b      	ldr	r3, [r3, #16]
 80014a6:	4a05      	ldr	r2, [pc, #20]	; (80014bc <FLASH_MassErase+0x34>)
 80014a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014ac:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr
 80014b8:	20000170 	.word	0x20000170
 80014bc:	40022000 	.word	0x40022000

080014c0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80014c8:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <FLASH_PageErase+0x38>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80014ce:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <FLASH_PageErase+0x3c>)
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	4a0a      	ldr	r2, [pc, #40]	; (80014fc <FLASH_PageErase+0x3c>)
 80014d4:	f043 0302 	orr.w	r3, r3, #2
 80014d8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80014da:	4a08      	ldr	r2, [pc, #32]	; (80014fc <FLASH_PageErase+0x3c>)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80014e0:	4b06      	ldr	r3, [pc, #24]	; (80014fc <FLASH_PageErase+0x3c>)
 80014e2:	691b      	ldr	r3, [r3, #16]
 80014e4:	4a05      	ldr	r2, [pc, #20]	; (80014fc <FLASH_PageErase+0x3c>)
 80014e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014ea:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000170 	.word	0x20000170
 80014fc:	40022000 	.word	0x40022000

08001500 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001500:	b480      	push	{r7}
 8001502:	b08b      	sub	sp, #44	; 0x2c
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800150a:	2300      	movs	r3, #0
 800150c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001512:	e169      	b.n	80017e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001514:	2201      	movs	r2, #1
 8001516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	69fa      	ldr	r2, [r7, #28]
 8001524:	4013      	ands	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	429a      	cmp	r2, r3
 800152e:	f040 8158 	bne.w	80017e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	4a9a      	ldr	r2, [pc, #616]	; (80017a0 <HAL_GPIO_Init+0x2a0>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d05e      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
 800153c:	4a98      	ldr	r2, [pc, #608]	; (80017a0 <HAL_GPIO_Init+0x2a0>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d875      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 8001542:	4a98      	ldr	r2, [pc, #608]	; (80017a4 <HAL_GPIO_Init+0x2a4>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d058      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
 8001548:	4a96      	ldr	r2, [pc, #600]	; (80017a4 <HAL_GPIO_Init+0x2a4>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d86f      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 800154e:	4a96      	ldr	r2, [pc, #600]	; (80017a8 <HAL_GPIO_Init+0x2a8>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d052      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
 8001554:	4a94      	ldr	r2, [pc, #592]	; (80017a8 <HAL_GPIO_Init+0x2a8>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d869      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 800155a:	4a94      	ldr	r2, [pc, #592]	; (80017ac <HAL_GPIO_Init+0x2ac>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d04c      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
 8001560:	4a92      	ldr	r2, [pc, #584]	; (80017ac <HAL_GPIO_Init+0x2ac>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d863      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 8001566:	4a92      	ldr	r2, [pc, #584]	; (80017b0 <HAL_GPIO_Init+0x2b0>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d046      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
 800156c:	4a90      	ldr	r2, [pc, #576]	; (80017b0 <HAL_GPIO_Init+0x2b0>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d85d      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 8001572:	2b12      	cmp	r3, #18
 8001574:	d82a      	bhi.n	80015cc <HAL_GPIO_Init+0xcc>
 8001576:	2b12      	cmp	r3, #18
 8001578:	d859      	bhi.n	800162e <HAL_GPIO_Init+0x12e>
 800157a:	a201      	add	r2, pc, #4	; (adr r2, 8001580 <HAL_GPIO_Init+0x80>)
 800157c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001580:	080015fb 	.word	0x080015fb
 8001584:	080015d5 	.word	0x080015d5
 8001588:	080015e7 	.word	0x080015e7
 800158c:	08001629 	.word	0x08001629
 8001590:	0800162f 	.word	0x0800162f
 8001594:	0800162f 	.word	0x0800162f
 8001598:	0800162f 	.word	0x0800162f
 800159c:	0800162f 	.word	0x0800162f
 80015a0:	0800162f 	.word	0x0800162f
 80015a4:	0800162f 	.word	0x0800162f
 80015a8:	0800162f 	.word	0x0800162f
 80015ac:	0800162f 	.word	0x0800162f
 80015b0:	0800162f 	.word	0x0800162f
 80015b4:	0800162f 	.word	0x0800162f
 80015b8:	0800162f 	.word	0x0800162f
 80015bc:	0800162f 	.word	0x0800162f
 80015c0:	0800162f 	.word	0x0800162f
 80015c4:	080015dd 	.word	0x080015dd
 80015c8:	080015f1 	.word	0x080015f1
 80015cc:	4a79      	ldr	r2, [pc, #484]	; (80017b4 <HAL_GPIO_Init+0x2b4>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d013      	beq.n	80015fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015d2:	e02c      	b.n	800162e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	623b      	str	r3, [r7, #32]
          break;
 80015da:	e029      	b.n	8001630 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	3304      	adds	r3, #4
 80015e2:	623b      	str	r3, [r7, #32]
          break;
 80015e4:	e024      	b.n	8001630 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	3308      	adds	r3, #8
 80015ec:	623b      	str	r3, [r7, #32]
          break;
 80015ee:	e01f      	b.n	8001630 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	330c      	adds	r3, #12
 80015f6:	623b      	str	r3, [r7, #32]
          break;
 80015f8:	e01a      	b.n	8001630 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d102      	bne.n	8001608 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001602:	2304      	movs	r3, #4
 8001604:	623b      	str	r3, [r7, #32]
          break;
 8001606:	e013      	b.n	8001630 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d105      	bne.n	800161c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001610:	2308      	movs	r3, #8
 8001612:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	69fa      	ldr	r2, [r7, #28]
 8001618:	611a      	str	r2, [r3, #16]
          break;
 800161a:	e009      	b.n	8001630 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800161c:	2308      	movs	r3, #8
 800161e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	69fa      	ldr	r2, [r7, #28]
 8001624:	615a      	str	r2, [r3, #20]
          break;
 8001626:	e003      	b.n	8001630 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001628:	2300      	movs	r3, #0
 800162a:	623b      	str	r3, [r7, #32]
          break;
 800162c:	e000      	b.n	8001630 <HAL_GPIO_Init+0x130>
          break;
 800162e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	2bff      	cmp	r3, #255	; 0xff
 8001634:	d801      	bhi.n	800163a <HAL_GPIO_Init+0x13a>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	e001      	b.n	800163e <HAL_GPIO_Init+0x13e>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	3304      	adds	r3, #4
 800163e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	2bff      	cmp	r3, #255	; 0xff
 8001644:	d802      	bhi.n	800164c <HAL_GPIO_Init+0x14c>
 8001646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	e002      	b.n	8001652 <HAL_GPIO_Init+0x152>
 800164c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164e:	3b08      	subs	r3, #8
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	210f      	movs	r1, #15
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	fa01 f303 	lsl.w	r3, r1, r3
 8001660:	43db      	mvns	r3, r3
 8001662:	401a      	ands	r2, r3
 8001664:	6a39      	ldr	r1, [r7, #32]
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	fa01 f303 	lsl.w	r3, r1, r3
 800166c:	431a      	orrs	r2, r3
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	f000 80b1 	beq.w	80017e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001680:	4b4d      	ldr	r3, [pc, #308]	; (80017b8 <HAL_GPIO_Init+0x2b8>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	4a4c      	ldr	r2, [pc, #304]	; (80017b8 <HAL_GPIO_Init+0x2b8>)
 8001686:	f043 0301 	orr.w	r3, r3, #1
 800168a:	6193      	str	r3, [r2, #24]
 800168c:	4b4a      	ldr	r3, [pc, #296]	; (80017b8 <HAL_GPIO_Init+0x2b8>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	60bb      	str	r3, [r7, #8]
 8001696:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001698:	4a48      	ldr	r2, [pc, #288]	; (80017bc <HAL_GPIO_Init+0x2bc>)
 800169a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169c:	089b      	lsrs	r3, r3, #2
 800169e:	3302      	adds	r3, #2
 80016a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a8:	f003 0303 	and.w	r3, r3, #3
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	220f      	movs	r2, #15
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	43db      	mvns	r3, r3
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	4013      	ands	r3, r2
 80016ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a40      	ldr	r2, [pc, #256]	; (80017c0 <HAL_GPIO_Init+0x2c0>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d013      	beq.n	80016ec <HAL_GPIO_Init+0x1ec>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4a3f      	ldr	r2, [pc, #252]	; (80017c4 <HAL_GPIO_Init+0x2c4>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d00d      	beq.n	80016e8 <HAL_GPIO_Init+0x1e8>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a3e      	ldr	r2, [pc, #248]	; (80017c8 <HAL_GPIO_Init+0x2c8>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d007      	beq.n	80016e4 <HAL_GPIO_Init+0x1e4>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a3d      	ldr	r2, [pc, #244]	; (80017cc <HAL_GPIO_Init+0x2cc>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d101      	bne.n	80016e0 <HAL_GPIO_Init+0x1e0>
 80016dc:	2303      	movs	r3, #3
 80016de:	e006      	b.n	80016ee <HAL_GPIO_Init+0x1ee>
 80016e0:	2304      	movs	r3, #4
 80016e2:	e004      	b.n	80016ee <HAL_GPIO_Init+0x1ee>
 80016e4:	2302      	movs	r3, #2
 80016e6:	e002      	b.n	80016ee <HAL_GPIO_Init+0x1ee>
 80016e8:	2301      	movs	r3, #1
 80016ea:	e000      	b.n	80016ee <HAL_GPIO_Init+0x1ee>
 80016ec:	2300      	movs	r3, #0
 80016ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016f0:	f002 0203 	and.w	r2, r2, #3
 80016f4:	0092      	lsls	r2, r2, #2
 80016f6:	4093      	lsls	r3, r2
 80016f8:	68fa      	ldr	r2, [r7, #12]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016fe:	492f      	ldr	r1, [pc, #188]	; (80017bc <HAL_GPIO_Init+0x2bc>)
 8001700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001702:	089b      	lsrs	r3, r3, #2
 8001704:	3302      	adds	r3, #2
 8001706:	68fa      	ldr	r2, [r7, #12]
 8001708:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d006      	beq.n	8001726 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001718:	4b2d      	ldr	r3, [pc, #180]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 800171a:	689a      	ldr	r2, [r3, #8]
 800171c:	492c      	ldr	r1, [pc, #176]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	4313      	orrs	r3, r2
 8001722:	608b      	str	r3, [r1, #8]
 8001724:	e006      	b.n	8001734 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001726:	4b2a      	ldr	r3, [pc, #168]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001728:	689a      	ldr	r2, [r3, #8]
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	43db      	mvns	r3, r3
 800172e:	4928      	ldr	r1, [pc, #160]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001730:	4013      	ands	r3, r2
 8001732:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d006      	beq.n	800174e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001740:	4b23      	ldr	r3, [pc, #140]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001742:	68da      	ldr	r2, [r3, #12]
 8001744:	4922      	ldr	r1, [pc, #136]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	4313      	orrs	r3, r2
 800174a:	60cb      	str	r3, [r1, #12]
 800174c:	e006      	b.n	800175c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800174e:	4b20      	ldr	r3, [pc, #128]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001750:	68da      	ldr	r2, [r3, #12]
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	43db      	mvns	r3, r3
 8001756:	491e      	ldr	r1, [pc, #120]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001758:	4013      	ands	r3, r2
 800175a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d006      	beq.n	8001776 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001768:	4b19      	ldr	r3, [pc, #100]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 800176a:	685a      	ldr	r2, [r3, #4]
 800176c:	4918      	ldr	r1, [pc, #96]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	4313      	orrs	r3, r2
 8001772:	604b      	str	r3, [r1, #4]
 8001774:	e006      	b.n	8001784 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001776:	4b16      	ldr	r3, [pc, #88]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	43db      	mvns	r3, r3
 800177e:	4914      	ldr	r1, [pc, #80]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001780:	4013      	ands	r3, r2
 8001782:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800178c:	2b00      	cmp	r3, #0
 800178e:	d021      	beq.n	80017d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001790:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	490e      	ldr	r1, [pc, #56]	; (80017d0 <HAL_GPIO_Init+0x2d0>)
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	4313      	orrs	r3, r2
 800179a:	600b      	str	r3, [r1, #0]
 800179c:	e021      	b.n	80017e2 <HAL_GPIO_Init+0x2e2>
 800179e:	bf00      	nop
 80017a0:	10320000 	.word	0x10320000
 80017a4:	10310000 	.word	0x10310000
 80017a8:	10220000 	.word	0x10220000
 80017ac:	10210000 	.word	0x10210000
 80017b0:	10120000 	.word	0x10120000
 80017b4:	10110000 	.word	0x10110000
 80017b8:	40021000 	.word	0x40021000
 80017bc:	40010000 	.word	0x40010000
 80017c0:	40010800 	.word	0x40010800
 80017c4:	40010c00 	.word	0x40010c00
 80017c8:	40011000 	.word	0x40011000
 80017cc:	40011400 	.word	0x40011400
 80017d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <HAL_GPIO_Init+0x304>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	43db      	mvns	r3, r3
 80017dc:	4909      	ldr	r1, [pc, #36]	; (8001804 <HAL_GPIO_Init+0x304>)
 80017de:	4013      	ands	r3, r2
 80017e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e4:	3301      	adds	r3, #1
 80017e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ee:	fa22 f303 	lsr.w	r3, r2, r3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	f47f ae8e 	bne.w	8001514 <HAL_GPIO_Init+0x14>
  }
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	372c      	adds	r7, #44	; 0x2c
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr
 8001804:	40010400 	.word	0x40010400

08001808 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	460b      	mov	r3, r1
 8001812:	807b      	strh	r3, [r7, #2]
 8001814:	4613      	mov	r3, r2
 8001816:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001818:	787b      	ldrb	r3, [r7, #1]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800181e:	887a      	ldrh	r2, [r7, #2]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001824:	e003      	b.n	800182e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001826:	887b      	ldrh	r3, [r7, #2]
 8001828:	041a      	lsls	r2, r3, #16
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	611a      	str	r2, [r3, #16]
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr

08001838 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800183e:	f7ff fb2b 	bl	8000e98 <HAL_GetTick>
 8001842:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001844:	4b45      	ldr	r3, [pc, #276]	; (800195c <HAL_RCC_DeInit+0x124>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a44      	ldr	r2, [pc, #272]	; (800195c <HAL_RCC_DeInit+0x124>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001850:	e008      	b.n	8001864 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001852:	f7ff fb21 	bl	8000e98 <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	2b02      	cmp	r3, #2
 800185e:	d901      	bls.n	8001864 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	e077      	b.n	8001954 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001864:	4b3d      	ldr	r3, [pc, #244]	; (800195c <HAL_RCC_DeInit+0x124>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d0f0      	beq.n	8001852 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8001870:	4b3a      	ldr	r3, [pc, #232]	; (800195c <HAL_RCC_DeInit+0x124>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001878:	4a38      	ldr	r2, [pc, #224]	; (800195c <HAL_RCC_DeInit+0x124>)
 800187a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800187e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001880:	f7ff fb0a 	bl	8000e98 <HAL_GetTick>
 8001884:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8001886:	4b35      	ldr	r3, [pc, #212]	; (800195c <HAL_RCC_DeInit+0x124>)
 8001888:	2200      	movs	r2, #0
 800188a:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800188c:	e00a      	b.n	80018a4 <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800188e:	f7ff fb03 	bl	8000e98 <HAL_GetTick>
 8001892:	4602      	mov	r2, r0
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	f241 3288 	movw	r2, #5000	; 0x1388
 800189c:	4293      	cmp	r3, r2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e057      	b.n	8001954 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80018a4:	4b2d      	ldr	r3, [pc, #180]	; (800195c <HAL_RCC_DeInit+0x124>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 030c 	and.w	r3, r3, #12
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d1ee      	bne.n	800188e <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80018b0:	4b2b      	ldr	r3, [pc, #172]	; (8001960 <HAL_RCC_DeInit+0x128>)
 80018b2:	4a2c      	ldr	r2, [pc, #176]	; (8001964 <HAL_RCC_DeInit+0x12c>)
 80018b4:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80018b6:	4b2c      	ldr	r3, [pc, #176]	; (8001968 <HAL_RCC_DeInit+0x130>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff faaa 	bl	8000e14 <HAL_InitTick>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e044      	b.n	8001954 <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80018ca:	f7ff fae5 	bl	8000e98 <HAL_GetTick>
 80018ce:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80018d0:	4b22      	ldr	r3, [pc, #136]	; (800195c <HAL_RCC_DeInit+0x124>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a21      	ldr	r2, [pc, #132]	; (800195c <HAL_RCC_DeInit+0x124>)
 80018d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80018da:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018de:	f7ff fadb 	bl	8000e98 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e031      	b.n	8001954 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80018f0:	4b1a      	ldr	r3, [pc, #104]	; (800195c <HAL_RCC_DeInit+0x124>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d1f0      	bne.n	80018de <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 80018fc:	4b17      	ldr	r3, [pc, #92]	; (800195c <HAL_RCC_DeInit+0x124>)
 80018fe:	2200      	movs	r2, #0
 8001900:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001902:	f7ff fac9 	bl	8000e98 <HAL_GetTick>
 8001906:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8001908:	4b14      	ldr	r3, [pc, #80]	; (800195c <HAL_RCC_DeInit+0x124>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a13      	ldr	r2, [pc, #76]	; (800195c <HAL_RCC_DeInit+0x124>)
 800190e:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001912:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001914:	e008      	b.n	8001928 <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001916:	f7ff fabf 	bl	8000e98 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b64      	cmp	r3, #100	; 0x64
 8001922:	d901      	bls.n	8001928 <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e015      	b.n	8001954 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001928:	4b0c      	ldr	r3, [pc, #48]	; (800195c <HAL_RCC_DeInit+0x124>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1f0      	bne.n	8001916 <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001934:	4b09      	ldr	r3, [pc, #36]	; (800195c <HAL_RCC_DeInit+0x124>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a08      	ldr	r2, [pc, #32]	; (800195c <HAL_RCC_DeInit+0x124>)
 800193a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800193e:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8001940:	4b06      	ldr	r3, [pc, #24]	; (800195c <HAL_RCC_DeInit+0x124>)
 8001942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001944:	4a05      	ldr	r2, [pc, #20]	; (800195c <HAL_RCC_DeInit+0x124>)
 8001946:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800194a:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 800194c:	4b03      	ldr	r3, [pc, #12]	; (800195c <HAL_RCC_DeInit+0x124>)
 800194e:	2200      	movs	r2, #0
 8001950:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8001952:	2300      	movs	r3, #0
}
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40021000 	.word	0x40021000
 8001960:	2000002c 	.word	0x2000002c
 8001964:	007a1200 	.word	0x007a1200
 8001968:	20000030 	.word	0x20000030

0800196c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e272      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	f000 8087 	beq.w	8001a9a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800198c:	4b92      	ldr	r3, [pc, #584]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 030c 	and.w	r3, r3, #12
 8001994:	2b04      	cmp	r3, #4
 8001996:	d00c      	beq.n	80019b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001998:	4b8f      	ldr	r3, [pc, #572]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 030c 	and.w	r3, r3, #12
 80019a0:	2b08      	cmp	r3, #8
 80019a2:	d112      	bne.n	80019ca <HAL_RCC_OscConfig+0x5e>
 80019a4:	4b8c      	ldr	r3, [pc, #560]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019b0:	d10b      	bne.n	80019ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019b2:	4b89      	ldr	r3, [pc, #548]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d06c      	beq.n	8001a98 <HAL_RCC_OscConfig+0x12c>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d168      	bne.n	8001a98 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e24c      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019d2:	d106      	bne.n	80019e2 <HAL_RCC_OscConfig+0x76>
 80019d4:	4b80      	ldr	r3, [pc, #512]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a7f      	ldr	r2, [pc, #508]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 80019da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019de:	6013      	str	r3, [r2, #0]
 80019e0:	e02e      	b.n	8001a40 <HAL_RCC_OscConfig+0xd4>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d10c      	bne.n	8001a04 <HAL_RCC_OscConfig+0x98>
 80019ea:	4b7b      	ldr	r3, [pc, #492]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a7a      	ldr	r2, [pc, #488]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019f4:	6013      	str	r3, [r2, #0]
 80019f6:	4b78      	ldr	r3, [pc, #480]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a77      	ldr	r2, [pc, #476]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	e01d      	b.n	8001a40 <HAL_RCC_OscConfig+0xd4>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a0c:	d10c      	bne.n	8001a28 <HAL_RCC_OscConfig+0xbc>
 8001a0e:	4b72      	ldr	r3, [pc, #456]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a71      	ldr	r2, [pc, #452]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001a14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a18:	6013      	str	r3, [r2, #0]
 8001a1a:	4b6f      	ldr	r3, [pc, #444]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a6e      	ldr	r2, [pc, #440]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001a20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a24:	6013      	str	r3, [r2, #0]
 8001a26:	e00b      	b.n	8001a40 <HAL_RCC_OscConfig+0xd4>
 8001a28:	4b6b      	ldr	r3, [pc, #428]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a6a      	ldr	r2, [pc, #424]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001a2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a32:	6013      	str	r3, [r2, #0]
 8001a34:	4b68      	ldr	r3, [pc, #416]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a67      	ldr	r2, [pc, #412]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d013      	beq.n	8001a70 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a48:	f7ff fa26 	bl	8000e98 <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4e:	e008      	b.n	8001a62 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a50:	f7ff fa22 	bl	8000e98 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b64      	cmp	r3, #100	; 0x64
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e200      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a62:	4b5d      	ldr	r3, [pc, #372]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0f0      	beq.n	8001a50 <HAL_RCC_OscConfig+0xe4>
 8001a6e:	e014      	b.n	8001a9a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a70:	f7ff fa12 	bl	8000e98 <HAL_GetTick>
 8001a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a76:	e008      	b.n	8001a8a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a78:	f7ff fa0e 	bl	8000e98 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b64      	cmp	r3, #100	; 0x64
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e1ec      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a8a:	4b53      	ldr	r3, [pc, #332]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1f0      	bne.n	8001a78 <HAL_RCC_OscConfig+0x10c>
 8001a96:	e000      	b.n	8001a9a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d063      	beq.n	8001b6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aa6:	4b4c      	ldr	r3, [pc, #304]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f003 030c 	and.w	r3, r3, #12
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d00b      	beq.n	8001aca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ab2:	4b49      	ldr	r3, [pc, #292]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f003 030c 	and.w	r3, r3, #12
 8001aba:	2b08      	cmp	r3, #8
 8001abc:	d11c      	bne.n	8001af8 <HAL_RCC_OscConfig+0x18c>
 8001abe:	4b46      	ldr	r3, [pc, #280]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d116      	bne.n	8001af8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aca:	4b43      	ldr	r3, [pc, #268]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d005      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x176>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d001      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e1c0      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae2:	4b3d      	ldr	r3, [pc, #244]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	4939      	ldr	r1, [pc, #228]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001af2:	4313      	orrs	r3, r2
 8001af4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001af6:	e03a      	b.n	8001b6e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	691b      	ldr	r3, [r3, #16]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d020      	beq.n	8001b42 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b00:	4b36      	ldr	r3, [pc, #216]	; (8001bdc <HAL_RCC_OscConfig+0x270>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b06:	f7ff f9c7 	bl	8000e98 <HAL_GetTick>
 8001b0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b0c:	e008      	b.n	8001b20 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b0e:	f7ff f9c3 	bl	8000e98 <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e1a1      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b20:	4b2d      	ldr	r3, [pc, #180]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0302 	and.w	r3, r3, #2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d0f0      	beq.n	8001b0e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b2c:	4b2a      	ldr	r3, [pc, #168]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	00db      	lsls	r3, r3, #3
 8001b3a:	4927      	ldr	r1, [pc, #156]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	600b      	str	r3, [r1, #0]
 8001b40:	e015      	b.n	8001b6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b42:	4b26      	ldr	r3, [pc, #152]	; (8001bdc <HAL_RCC_OscConfig+0x270>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b48:	f7ff f9a6 	bl	8000e98 <HAL_GetTick>
 8001b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b4e:	e008      	b.n	8001b62 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b50:	f7ff f9a2 	bl	8000e98 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e180      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b62:	4b1d      	ldr	r3, [pc, #116]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1f0      	bne.n	8001b50 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0308 	and.w	r3, r3, #8
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d03a      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d019      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b82:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <HAL_RCC_OscConfig+0x274>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b88:	f7ff f986 	bl	8000e98 <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b90:	f7ff f982 	bl	8000e98 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e160      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ba2:	4b0d      	ldr	r3, [pc, #52]	; (8001bd8 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d0f0      	beq.n	8001b90 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001bae:	2001      	movs	r0, #1
 8001bb0:	f000 face 	bl	8002150 <RCC_Delay>
 8001bb4:	e01c      	b.n	8001bf0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <HAL_RCC_OscConfig+0x274>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bbc:	f7ff f96c 	bl	8000e98 <HAL_GetTick>
 8001bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bc2:	e00f      	b.n	8001be4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bc4:	f7ff f968 	bl	8000e98 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d908      	bls.n	8001be4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e146      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
 8001bd6:	bf00      	nop
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	42420000 	.word	0x42420000
 8001be0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001be4:	4b92      	ldr	r3, [pc, #584]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1e9      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f000 80a6 	beq.w	8001d4a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c02:	4b8b      	ldr	r3, [pc, #556]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d10d      	bne.n	8001c2a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c0e:	4b88      	ldr	r3, [pc, #544]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001c10:	69db      	ldr	r3, [r3, #28]
 8001c12:	4a87      	ldr	r2, [pc, #540]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c18:	61d3      	str	r3, [r2, #28]
 8001c1a:	4b85      	ldr	r3, [pc, #532]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c22:	60bb      	str	r3, [r7, #8]
 8001c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c26:	2301      	movs	r3, #1
 8001c28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c2a:	4b82      	ldr	r3, [pc, #520]	; (8001e34 <HAL_RCC_OscConfig+0x4c8>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d118      	bne.n	8001c68 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c36:	4b7f      	ldr	r3, [pc, #508]	; (8001e34 <HAL_RCC_OscConfig+0x4c8>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a7e      	ldr	r2, [pc, #504]	; (8001e34 <HAL_RCC_OscConfig+0x4c8>)
 8001c3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c42:	f7ff f929 	bl	8000e98 <HAL_GetTick>
 8001c46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c4a:	f7ff f925 	bl	8000e98 <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b64      	cmp	r3, #100	; 0x64
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e103      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c5c:	4b75      	ldr	r3, [pc, #468]	; (8001e34 <HAL_RCC_OscConfig+0x4c8>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d0f0      	beq.n	8001c4a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d106      	bne.n	8001c7e <HAL_RCC_OscConfig+0x312>
 8001c70:	4b6f      	ldr	r3, [pc, #444]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	4a6e      	ldr	r2, [pc, #440]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	6213      	str	r3, [r2, #32]
 8001c7c:	e02d      	b.n	8001cda <HAL_RCC_OscConfig+0x36e>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10c      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x334>
 8001c86:	4b6a      	ldr	r3, [pc, #424]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	4a69      	ldr	r2, [pc, #420]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001c8c:	f023 0301 	bic.w	r3, r3, #1
 8001c90:	6213      	str	r3, [r2, #32]
 8001c92:	4b67      	ldr	r3, [pc, #412]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	4a66      	ldr	r2, [pc, #408]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001c98:	f023 0304 	bic.w	r3, r3, #4
 8001c9c:	6213      	str	r3, [r2, #32]
 8001c9e:	e01c      	b.n	8001cda <HAL_RCC_OscConfig+0x36e>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	2b05      	cmp	r3, #5
 8001ca6:	d10c      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x356>
 8001ca8:	4b61      	ldr	r3, [pc, #388]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001caa:	6a1b      	ldr	r3, [r3, #32]
 8001cac:	4a60      	ldr	r2, [pc, #384]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001cae:	f043 0304 	orr.w	r3, r3, #4
 8001cb2:	6213      	str	r3, [r2, #32]
 8001cb4:	4b5e      	ldr	r3, [pc, #376]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001cb6:	6a1b      	ldr	r3, [r3, #32]
 8001cb8:	4a5d      	ldr	r2, [pc, #372]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	6213      	str	r3, [r2, #32]
 8001cc0:	e00b      	b.n	8001cda <HAL_RCC_OscConfig+0x36e>
 8001cc2:	4b5b      	ldr	r3, [pc, #364]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001cc4:	6a1b      	ldr	r3, [r3, #32]
 8001cc6:	4a5a      	ldr	r2, [pc, #360]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001cc8:	f023 0301 	bic.w	r3, r3, #1
 8001ccc:	6213      	str	r3, [r2, #32]
 8001cce:	4b58      	ldr	r3, [pc, #352]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001cd0:	6a1b      	ldr	r3, [r3, #32]
 8001cd2:	4a57      	ldr	r2, [pc, #348]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001cd4:	f023 0304 	bic.w	r3, r3, #4
 8001cd8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d015      	beq.n	8001d0e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce2:	f7ff f8d9 	bl	8000e98 <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ce8:	e00a      	b.n	8001d00 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cea:	f7ff f8d5 	bl	8000e98 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e0b1      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d00:	4b4b      	ldr	r3, [pc, #300]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001d02:	6a1b      	ldr	r3, [r3, #32]
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0ee      	beq.n	8001cea <HAL_RCC_OscConfig+0x37e>
 8001d0c:	e014      	b.n	8001d38 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d0e:	f7ff f8c3 	bl	8000e98 <HAL_GetTick>
 8001d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d14:	e00a      	b.n	8001d2c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d16:	f7ff f8bf 	bl	8000e98 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e09b      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d2c:	4b40      	ldr	r3, [pc, #256]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001d2e:	6a1b      	ldr	r3, [r3, #32]
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d1ee      	bne.n	8001d16 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d38:	7dfb      	ldrb	r3, [r7, #23]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d105      	bne.n	8001d4a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d3e:	4b3c      	ldr	r3, [pc, #240]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	4a3b      	ldr	r2, [pc, #236]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001d44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	f000 8087 	beq.w	8001e62 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d54:	4b36      	ldr	r3, [pc, #216]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f003 030c 	and.w	r3, r3, #12
 8001d5c:	2b08      	cmp	r3, #8
 8001d5e:	d061      	beq.n	8001e24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	69db      	ldr	r3, [r3, #28]
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d146      	bne.n	8001df6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d68:	4b33      	ldr	r3, [pc, #204]	; (8001e38 <HAL_RCC_OscConfig+0x4cc>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d6e:	f7ff f893 	bl	8000e98 <HAL_GetTick>
 8001d72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d74:	e008      	b.n	8001d88 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d76:	f7ff f88f 	bl	8000e98 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d901      	bls.n	8001d88 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e06d      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d88:	4b29      	ldr	r3, [pc, #164]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1f0      	bne.n	8001d76 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a1b      	ldr	r3, [r3, #32]
 8001d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d9c:	d108      	bne.n	8001db0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d9e:	4b24      	ldr	r3, [pc, #144]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	4921      	ldr	r1, [pc, #132]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001db0:	4b1f      	ldr	r3, [pc, #124]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a19      	ldr	r1, [r3, #32]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc0:	430b      	orrs	r3, r1
 8001dc2:	491b      	ldr	r1, [pc, #108]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dc8:	4b1b      	ldr	r3, [pc, #108]	; (8001e38 <HAL_RCC_OscConfig+0x4cc>)
 8001dca:	2201      	movs	r2, #1
 8001dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dce:	f7ff f863 	bl	8000e98 <HAL_GetTick>
 8001dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd6:	f7ff f85f 	bl	8000e98 <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e03d      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001de8:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0f0      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x46a>
 8001df4:	e035      	b.n	8001e62 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001df6:	4b10      	ldr	r3, [pc, #64]	; (8001e38 <HAL_RCC_OscConfig+0x4cc>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfc:	f7ff f84c 	bl	8000e98 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e04:	f7ff f848 	bl	8000e98 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e026      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e16:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <HAL_RCC_OscConfig+0x4c4>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0x498>
 8001e22:	e01e      	b.n	8001e62 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	69db      	ldr	r3, [r3, #28]
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d107      	bne.n	8001e3c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e019      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
 8001e30:	40021000 	.word	0x40021000
 8001e34:	40007000 	.word	0x40007000
 8001e38:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e3c:	4b0b      	ldr	r3, [pc, #44]	; (8001e6c <HAL_RCC_OscConfig+0x500>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d106      	bne.n	8001e5e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d001      	beq.n	8001e62 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e000      	b.n	8001e64 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3718      	adds	r7, #24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40021000 	.word	0x40021000

08001e70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d101      	bne.n	8001e84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e0d0      	b.n	8002026 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e84:	4b6a      	ldr	r3, [pc, #424]	; (8002030 <HAL_RCC_ClockConfig+0x1c0>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d910      	bls.n	8001eb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e92:	4b67      	ldr	r3, [pc, #412]	; (8002030 <HAL_RCC_ClockConfig+0x1c0>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f023 0207 	bic.w	r2, r3, #7
 8001e9a:	4965      	ldr	r1, [pc, #404]	; (8002030 <HAL_RCC_ClockConfig+0x1c0>)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea2:	4b63      	ldr	r3, [pc, #396]	; (8002030 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d001      	beq.n	8001eb4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e0b8      	b.n	8002026 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d020      	beq.n	8001f02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d005      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ecc:	4b59      	ldr	r3, [pc, #356]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	4a58      	ldr	r2, [pc, #352]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ed6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0308 	and.w	r3, r3, #8
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d005      	beq.n	8001ef0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ee4:	4b53      	ldr	r3, [pc, #332]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	4a52      	ldr	r2, [pc, #328]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001eea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001eee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ef0:	4b50      	ldr	r3, [pc, #320]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	494d      	ldr	r1, [pc, #308]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d040      	beq.n	8001f90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d107      	bne.n	8001f26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f16:	4b47      	ldr	r3, [pc, #284]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d115      	bne.n	8001f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e07f      	b.n	8002026 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d107      	bne.n	8001f3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f2e:	4b41      	ldr	r3, [pc, #260]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d109      	bne.n	8001f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e073      	b.n	8002026 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f3e:	4b3d      	ldr	r3, [pc, #244]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d101      	bne.n	8001f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e06b      	b.n	8002026 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f4e:	4b39      	ldr	r3, [pc, #228]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f023 0203 	bic.w	r2, r3, #3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	4936      	ldr	r1, [pc, #216]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f60:	f7fe ff9a 	bl	8000e98 <HAL_GetTick>
 8001f64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f66:	e00a      	b.n	8001f7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f68:	f7fe ff96 	bl	8000e98 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e053      	b.n	8002026 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f7e:	4b2d      	ldr	r3, [pc, #180]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f003 020c 	and.w	r2, r3, #12
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d1eb      	bne.n	8001f68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f90:	4b27      	ldr	r3, [pc, #156]	; (8002030 <HAL_RCC_ClockConfig+0x1c0>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0307 	and.w	r3, r3, #7
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d210      	bcs.n	8001fc0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f9e:	4b24      	ldr	r3, [pc, #144]	; (8002030 <HAL_RCC_ClockConfig+0x1c0>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f023 0207 	bic.w	r2, r3, #7
 8001fa6:	4922      	ldr	r1, [pc, #136]	; (8002030 <HAL_RCC_ClockConfig+0x1c0>)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fae:	4b20      	ldr	r3, [pc, #128]	; (8002030 <HAL_RCC_ClockConfig+0x1c0>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0307 	and.w	r3, r3, #7
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d001      	beq.n	8001fc0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e032      	b.n	8002026 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0304 	and.w	r3, r3, #4
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d008      	beq.n	8001fde <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fcc:	4b19      	ldr	r3, [pc, #100]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	4916      	ldr	r1, [pc, #88]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0308 	and.w	r3, r3, #8
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d009      	beq.n	8001ffe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fea:	4b12      	ldr	r3, [pc, #72]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	490e      	ldr	r1, [pc, #56]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ffe:	f000 f821 	bl	8002044 <HAL_RCC_GetSysClockFreq>
 8002002:	4602      	mov	r2, r0
 8002004:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <HAL_RCC_ClockConfig+0x1c4>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	091b      	lsrs	r3, r3, #4
 800200a:	f003 030f 	and.w	r3, r3, #15
 800200e:	490a      	ldr	r1, [pc, #40]	; (8002038 <HAL_RCC_ClockConfig+0x1c8>)
 8002010:	5ccb      	ldrb	r3, [r1, r3]
 8002012:	fa22 f303 	lsr.w	r3, r2, r3
 8002016:	4a09      	ldr	r2, [pc, #36]	; (800203c <HAL_RCC_ClockConfig+0x1cc>)
 8002018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800201a:	4b09      	ldr	r3, [pc, #36]	; (8002040 <HAL_RCC_ClockConfig+0x1d0>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f7fe fef8 	bl	8000e14 <HAL_InitTick>

  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40022000 	.word	0x40022000
 8002034:	40021000 	.word	0x40021000
 8002038:	080026c0 	.word	0x080026c0
 800203c:	2000002c 	.word	0x2000002c
 8002040:	20000030 	.word	0x20000030

08002044 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002044:	b480      	push	{r7}
 8002046:	b087      	sub	sp, #28
 8002048:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800204a:	2300      	movs	r3, #0
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	2300      	movs	r3, #0
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	2300      	movs	r3, #0
 8002058:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800205a:	2300      	movs	r3, #0
 800205c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800205e:	4b1e      	ldr	r3, [pc, #120]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f003 030c 	and.w	r3, r3, #12
 800206a:	2b04      	cmp	r3, #4
 800206c:	d002      	beq.n	8002074 <HAL_RCC_GetSysClockFreq+0x30>
 800206e:	2b08      	cmp	r3, #8
 8002070:	d003      	beq.n	800207a <HAL_RCC_GetSysClockFreq+0x36>
 8002072:	e027      	b.n	80020c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002074:	4b19      	ldr	r3, [pc, #100]	; (80020dc <HAL_RCC_GetSysClockFreq+0x98>)
 8002076:	613b      	str	r3, [r7, #16]
      break;
 8002078:	e027      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	0c9b      	lsrs	r3, r3, #18
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	4a17      	ldr	r2, [pc, #92]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002084:	5cd3      	ldrb	r3, [r2, r3]
 8002086:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d010      	beq.n	80020b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002092:	4b11      	ldr	r3, [pc, #68]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	0c5b      	lsrs	r3, r3, #17
 8002098:	f003 0301 	and.w	r3, r3, #1
 800209c:	4a11      	ldr	r2, [pc, #68]	; (80020e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800209e:	5cd3      	ldrb	r3, [r2, r3]
 80020a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a0d      	ldr	r2, [pc, #52]	; (80020dc <HAL_RCC_GetSysClockFreq+0x98>)
 80020a6:	fb03 f202 	mul.w	r2, r3, r2
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b0:	617b      	str	r3, [r7, #20]
 80020b2:	e004      	b.n	80020be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a0c      	ldr	r2, [pc, #48]	; (80020e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020b8:	fb02 f303 	mul.w	r3, r2, r3
 80020bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	613b      	str	r3, [r7, #16]
      break;
 80020c2:	e002      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020c4:	4b05      	ldr	r3, [pc, #20]	; (80020dc <HAL_RCC_GetSysClockFreq+0x98>)
 80020c6:	613b      	str	r3, [r7, #16]
      break;
 80020c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ca:	693b      	ldr	r3, [r7, #16]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	371c      	adds	r7, #28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	40021000 	.word	0x40021000
 80020dc:	007a1200 	.word	0x007a1200
 80020e0:	080026d8 	.word	0x080026d8
 80020e4:	080026e8 	.word	0x080026e8
 80020e8:	003d0900 	.word	0x003d0900

080020ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020f0:	4b02      	ldr	r3, [pc, #8]	; (80020fc <HAL_RCC_GetHCLKFreq+0x10>)
 80020f2:	681b      	ldr	r3, [r3, #0]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr
 80020fc:	2000002c 	.word	0x2000002c

08002100 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002104:	f7ff fff2 	bl	80020ec <HAL_RCC_GetHCLKFreq>
 8002108:	4602      	mov	r2, r0
 800210a:	4b05      	ldr	r3, [pc, #20]	; (8002120 <HAL_RCC_GetPCLK1Freq+0x20>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	0a1b      	lsrs	r3, r3, #8
 8002110:	f003 0307 	and.w	r3, r3, #7
 8002114:	4903      	ldr	r1, [pc, #12]	; (8002124 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002116:	5ccb      	ldrb	r3, [r1, r3]
 8002118:	fa22 f303 	lsr.w	r3, r2, r3
}
 800211c:	4618      	mov	r0, r3
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40021000 	.word	0x40021000
 8002124:	080026d0 	.word	0x080026d0

08002128 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800212c:	f7ff ffde 	bl	80020ec <HAL_RCC_GetHCLKFreq>
 8002130:	4602      	mov	r2, r0
 8002132:	4b05      	ldr	r3, [pc, #20]	; (8002148 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	0adb      	lsrs	r3, r3, #11
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	4903      	ldr	r1, [pc, #12]	; (800214c <HAL_RCC_GetPCLK2Freq+0x24>)
 800213e:	5ccb      	ldrb	r3, [r1, r3]
 8002140:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002144:	4618      	mov	r0, r3
 8002146:	bd80      	pop	{r7, pc}
 8002148:	40021000 	.word	0x40021000
 800214c:	080026d0 	.word	0x080026d0

08002150 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002158:	4b0a      	ldr	r3, [pc, #40]	; (8002184 <RCC_Delay+0x34>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a0a      	ldr	r2, [pc, #40]	; (8002188 <RCC_Delay+0x38>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	0a5b      	lsrs	r3, r3, #9
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	fb02 f303 	mul.w	r3, r2, r3
 800216a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800216c:	bf00      	nop
  }
  while (Delay --);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	1e5a      	subs	r2, r3, #1
 8002172:	60fa      	str	r2, [r7, #12]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1f9      	bne.n	800216c <RCC_Delay+0x1c>
}
 8002178:	bf00      	nop
 800217a:	bf00      	nop
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr
 8002184:	2000002c 	.word	0x2000002c
 8002188:	10624dd3 	.word	0x10624dd3

0800218c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e042      	b.n	8002224 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d106      	bne.n	80021b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7fe fd6c 	bl	8000c90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2224      	movs	r2, #36	; 0x24
 80021bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	68da      	ldr	r2, [r3, #12]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 f9af 	bl	8002534 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	691a      	ldr	r2, [r3, #16]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	695a      	ldr	r2, [r3, #20]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68da      	ldr	r2, [r3, #12]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002204:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2220      	movs	r2, #32
 8002210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2220      	movs	r2, #32
 8002218:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	; 0x28
 8002230:	af02      	add	r7, sp, #8
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	603b      	str	r3, [r7, #0]
 8002238:	4613      	mov	r3, r2
 800223a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002246:	b2db      	uxtb	r3, r3
 8002248:	2b20      	cmp	r3, #32
 800224a:	d16d      	bne.n	8002328 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d002      	beq.n	8002258 <HAL_UART_Transmit+0x2c>
 8002252:	88fb      	ldrh	r3, [r7, #6]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d101      	bne.n	800225c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e066      	b.n	800232a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2200      	movs	r2, #0
 8002260:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2221      	movs	r2, #33	; 0x21
 8002266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800226a:	f7fe fe15 	bl	8000e98 <HAL_GetTick>
 800226e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	88fa      	ldrh	r2, [r7, #6]
 8002274:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	88fa      	ldrh	r2, [r7, #6]
 800227a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002284:	d108      	bne.n	8002298 <HAL_UART_Transmit+0x6c>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d104      	bne.n	8002298 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800228e:	2300      	movs	r3, #0
 8002290:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	61bb      	str	r3, [r7, #24]
 8002296:	e003      	b.n	80022a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800229c:	2300      	movs	r3, #0
 800229e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022a0:	e02a      	b.n	80022f8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	2200      	movs	r2, #0
 80022aa:	2180      	movs	r1, #128	; 0x80
 80022ac:	68f8      	ldr	r0, [r7, #12]
 80022ae:	f000 f8d2 	bl	8002456 <UART_WaitOnFlagUntilTimeout>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e036      	b.n	800232a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10b      	bne.n	80022da <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	881b      	ldrh	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	3302      	adds	r3, #2
 80022d6:	61bb      	str	r3, [r7, #24]
 80022d8:	e007      	b.n	80022ea <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	781a      	ldrb	r2, [r3, #0]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	3301      	adds	r3, #1
 80022e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	3b01      	subs	r3, #1
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1cf      	bne.n	80022a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	2200      	movs	r2, #0
 800230a:	2140      	movs	r1, #64	; 0x40
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f000 f8a2 	bl	8002456 <UART_WaitOnFlagUntilTimeout>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e006      	b.n	800232a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2220      	movs	r2, #32
 8002320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002324:	2300      	movs	r3, #0
 8002326:	e000      	b.n	800232a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002328:	2302      	movs	r3, #2
  }
}
 800232a:	4618      	mov	r0, r3
 800232c:	3720      	adds	r7, #32
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b08a      	sub	sp, #40	; 0x28
 8002336:	af02      	add	r7, sp, #8
 8002338:	60f8      	str	r0, [r7, #12]
 800233a:	60b9      	str	r1, [r7, #8]
 800233c:	603b      	str	r3, [r7, #0]
 800233e:	4613      	mov	r3, r2
 8002340:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002342:	2300      	movs	r3, #0
 8002344:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b20      	cmp	r3, #32
 8002350:	d17c      	bne.n	800244c <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d002      	beq.n	800235e <HAL_UART_Receive+0x2c>
 8002358:	88fb      	ldrh	r3, [r7, #6]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d101      	bne.n	8002362 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e075      	b.n	800244e <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2200      	movs	r2, #0
 8002366:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2222      	movs	r2, #34	; 0x22
 800236c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002376:	f7fe fd8f 	bl	8000e98 <HAL_GetTick>
 800237a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	88fa      	ldrh	r2, [r7, #6]
 8002380:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	88fa      	ldrh	r2, [r7, #6]
 8002386:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002390:	d108      	bne.n	80023a4 <HAL_UART_Receive+0x72>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d104      	bne.n	80023a4 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 800239a:	2300      	movs	r3, #0
 800239c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	61bb      	str	r3, [r7, #24]
 80023a2:	e003      	b.n	80023ac <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80023ac:	e043      	b.n	8002436 <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	9300      	str	r3, [sp, #0]
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2200      	movs	r2, #0
 80023b6:	2120      	movs	r1, #32
 80023b8:	68f8      	ldr	r0, [r7, #12]
 80023ba:	f000 f84c 	bl	8002456 <UART_WaitOnFlagUntilTimeout>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e042      	b.n	800244e <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d10c      	bne.n	80023e8 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023da:	b29a      	uxth	r2, r3
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	3302      	adds	r3, #2
 80023e4:	61bb      	str	r3, [r7, #24]
 80023e6:	e01f      	b.n	8002428 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023f0:	d007      	beq.n	8002402 <HAL_UART_Receive+0xd0>
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10a      	bne.n	8002410 <HAL_UART_Receive+0xde>
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d106      	bne.n	8002410 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	b2da      	uxtb	r2, r3
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	701a      	strb	r2, [r3, #0]
 800240e:	e008      	b.n	8002422 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	b2db      	uxtb	r3, r3
 8002418:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800241c:	b2da      	uxtb	r2, r3
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	3301      	adds	r3, #1
 8002426:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800242c:	b29b      	uxth	r3, r3
 800242e:	3b01      	subs	r3, #1
 8002430:	b29a      	uxth	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800243a:	b29b      	uxth	r3, r3
 800243c:	2b00      	cmp	r3, #0
 800243e:	d1b6      	bne.n	80023ae <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2220      	movs	r2, #32
 8002444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	e000      	b.n	800244e <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800244c:	2302      	movs	r3, #2
  }
}
 800244e:	4618      	mov	r0, r3
 8002450:	3720      	adds	r7, #32
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b090      	sub	sp, #64	; 0x40
 800245a:	af00      	add	r7, sp, #0
 800245c:	60f8      	str	r0, [r7, #12]
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	603b      	str	r3, [r7, #0]
 8002462:	4613      	mov	r3, r2
 8002464:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002466:	e050      	b.n	800250a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002468:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800246a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800246e:	d04c      	beq.n	800250a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002470:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002472:	2b00      	cmp	r3, #0
 8002474:	d007      	beq.n	8002486 <UART_WaitOnFlagUntilTimeout+0x30>
 8002476:	f7fe fd0f 	bl	8000e98 <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002482:	429a      	cmp	r2, r3
 8002484:	d241      	bcs.n	800250a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	330c      	adds	r3, #12
 800248c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800248e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002490:	e853 3f00 	ldrex	r3, [r3]
 8002494:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002498:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800249c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	330c      	adds	r3, #12
 80024a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80024a6:	637a      	str	r2, [r7, #52]	; 0x34
 80024a8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80024ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024ae:	e841 2300 	strex	r3, r2, [r1]
 80024b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80024b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1e5      	bne.n	8002486 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	3314      	adds	r3, #20
 80024c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	e853 3f00 	ldrex	r3, [r3]
 80024c8:	613b      	str	r3, [r7, #16]
   return(result);
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	f023 0301 	bic.w	r3, r3, #1
 80024d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	3314      	adds	r3, #20
 80024d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024da:	623a      	str	r2, [r7, #32]
 80024dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024de:	69f9      	ldr	r1, [r7, #28]
 80024e0:	6a3a      	ldr	r2, [r7, #32]
 80024e2:	e841 2300 	strex	r3, r2, [r1]
 80024e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1e5      	bne.n	80024ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2220      	movs	r2, #32
 80024f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2220      	movs	r2, #32
 80024fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e00f      	b.n	800252a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	4013      	ands	r3, r2
 8002514:	68ba      	ldr	r2, [r7, #8]
 8002516:	429a      	cmp	r2, r3
 8002518:	bf0c      	ite	eq
 800251a:	2301      	moveq	r3, #1
 800251c:	2300      	movne	r3, #0
 800251e:	b2db      	uxtb	r3, r3
 8002520:	461a      	mov	r2, r3
 8002522:	79fb      	ldrb	r3, [r7, #7]
 8002524:	429a      	cmp	r2, r3
 8002526:	d09f      	beq.n	8002468 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3740      	adds	r7, #64	; 0x40
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
	...

08002534 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68da      	ldr	r2, [r3, #12]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	430a      	orrs	r2, r1
 8002550:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	689a      	ldr	r2, [r3, #8]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	431a      	orrs	r2, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	4313      	orrs	r3, r2
 8002562:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800256e:	f023 030c 	bic.w	r3, r3, #12
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	6812      	ldr	r2, [r2, #0]
 8002576:	68b9      	ldr	r1, [r7, #8]
 8002578:	430b      	orrs	r3, r1
 800257a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	699a      	ldr	r2, [r3, #24]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a2c      	ldr	r2, [pc, #176]	; (8002648 <UART_SetConfig+0x114>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d103      	bne.n	80025a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800259c:	f7ff fdc4 	bl	8002128 <HAL_RCC_GetPCLK2Freq>
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	e002      	b.n	80025aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80025a4:	f7ff fdac 	bl	8002100 <HAL_RCC_GetPCLK1Freq>
 80025a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	4613      	mov	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	009a      	lsls	r2, r3, #2
 80025b4:	441a      	add	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c0:	4a22      	ldr	r2, [pc, #136]	; (800264c <UART_SetConfig+0x118>)
 80025c2:	fba2 2303 	umull	r2, r3, r2, r3
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	0119      	lsls	r1, r3, #4
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	4613      	mov	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4413      	add	r3, r2
 80025d2:	009a      	lsls	r2, r3, #2
 80025d4:	441a      	add	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80025e0:	4b1a      	ldr	r3, [pc, #104]	; (800264c <UART_SetConfig+0x118>)
 80025e2:	fba3 0302 	umull	r0, r3, r3, r2
 80025e6:	095b      	lsrs	r3, r3, #5
 80025e8:	2064      	movs	r0, #100	; 0x64
 80025ea:	fb00 f303 	mul.w	r3, r0, r3
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	011b      	lsls	r3, r3, #4
 80025f2:	3332      	adds	r3, #50	; 0x32
 80025f4:	4a15      	ldr	r2, [pc, #84]	; (800264c <UART_SetConfig+0x118>)
 80025f6:	fba2 2303 	umull	r2, r3, r2, r3
 80025fa:	095b      	lsrs	r3, r3, #5
 80025fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002600:	4419      	add	r1, r3
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	4613      	mov	r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	4413      	add	r3, r2
 800260a:	009a      	lsls	r2, r3, #2
 800260c:	441a      	add	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	fbb2 f2f3 	udiv	r2, r2, r3
 8002618:	4b0c      	ldr	r3, [pc, #48]	; (800264c <UART_SetConfig+0x118>)
 800261a:	fba3 0302 	umull	r0, r3, r3, r2
 800261e:	095b      	lsrs	r3, r3, #5
 8002620:	2064      	movs	r0, #100	; 0x64
 8002622:	fb00 f303 	mul.w	r3, r0, r3
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	3332      	adds	r3, #50	; 0x32
 800262c:	4a07      	ldr	r2, [pc, #28]	; (800264c <UART_SetConfig+0x118>)
 800262e:	fba2 2303 	umull	r2, r3, r2, r3
 8002632:	095b      	lsrs	r3, r3, #5
 8002634:	f003 020f 	and.w	r2, r3, #15
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	440a      	add	r2, r1
 800263e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002640:	bf00      	nop
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40013800 	.word	0x40013800
 800264c:	51eb851f 	.word	0x51eb851f

08002650 <__libc_init_array>:
 8002650:	b570      	push	{r4, r5, r6, lr}
 8002652:	2600      	movs	r6, #0
 8002654:	4d0c      	ldr	r5, [pc, #48]	; (8002688 <__libc_init_array+0x38>)
 8002656:	4c0d      	ldr	r4, [pc, #52]	; (800268c <__libc_init_array+0x3c>)
 8002658:	1b64      	subs	r4, r4, r5
 800265a:	10a4      	asrs	r4, r4, #2
 800265c:	42a6      	cmp	r6, r4
 800265e:	d109      	bne.n	8002674 <__libc_init_array+0x24>
 8002660:	f000 f822 	bl	80026a8 <_init>
 8002664:	2600      	movs	r6, #0
 8002666:	4d0a      	ldr	r5, [pc, #40]	; (8002690 <__libc_init_array+0x40>)
 8002668:	4c0a      	ldr	r4, [pc, #40]	; (8002694 <__libc_init_array+0x44>)
 800266a:	1b64      	subs	r4, r4, r5
 800266c:	10a4      	asrs	r4, r4, #2
 800266e:	42a6      	cmp	r6, r4
 8002670:	d105      	bne.n	800267e <__libc_init_array+0x2e>
 8002672:	bd70      	pop	{r4, r5, r6, pc}
 8002674:	f855 3b04 	ldr.w	r3, [r5], #4
 8002678:	4798      	blx	r3
 800267a:	3601      	adds	r6, #1
 800267c:	e7ee      	b.n	800265c <__libc_init_array+0xc>
 800267e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002682:	4798      	blx	r3
 8002684:	3601      	adds	r6, #1
 8002686:	e7f2      	b.n	800266e <__libc_init_array+0x1e>
 8002688:	080026ec 	.word	0x080026ec
 800268c:	080026ec 	.word	0x080026ec
 8002690:	080026ec 	.word	0x080026ec
 8002694:	080026f0 	.word	0x080026f0

08002698 <memset>:
 8002698:	4603      	mov	r3, r0
 800269a:	4402      	add	r2, r0
 800269c:	4293      	cmp	r3, r2
 800269e:	d100      	bne.n	80026a2 <memset+0xa>
 80026a0:	4770      	bx	lr
 80026a2:	f803 1b01 	strb.w	r1, [r3], #1
 80026a6:	e7f9      	b.n	800269c <memset+0x4>

080026a8 <_init>:
 80026a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026aa:	bf00      	nop
 80026ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ae:	bc08      	pop	{r3}
 80026b0:	469e      	mov	lr, r3
 80026b2:	4770      	bx	lr

080026b4 <_fini>:
 80026b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026b6:	bf00      	nop
 80026b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ba:	bc08      	pop	{r3}
 80026bc:	469e      	mov	lr, r3
 80026be:	4770      	bx	lr
