OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   credit_t_switch
Die area:                 ( 0 0 ) ( 19186 19186 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     1302
Number of terminals:      359
Number of snets:          2
Number of nets:           1449

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 157.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 18625.
[INFO DRT-0033] V1 shape region query size = 23907.
[INFO DRT-0033] M2 shape region query size = 415.
[INFO DRT-0033] V2 shape region query size = 504.
[INFO DRT-0033] M3 shape region query size = 504.
[INFO DRT-0033] V3 shape region query size = 336.
[INFO DRT-0033] M4 shape region query size = 526.
[INFO DRT-0033] V4 shape region query size = 336.
[INFO DRT-0033] M5 shape region query size = 361.
[INFO DRT-0033] V5 shape region query size = 36.
[INFO DRT-0033] M6 shape region query size = 24.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 903 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 157 unique inst patterns.
[INFO DRT-0084]   Complete 635 groups.
#scanned instances     = 1302
#unique  instances     = 157
#stdCellGenAp          = 4357
#stdCellValidPlanarAp  = 77
#stdCellValidViaAp     = 3539
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3877
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:01, memory = 201.64 (MB), peak = 201.64 (MB)
global_route -congestion_report_file ./reports/asap7/credit-t-switch/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 99
[INFO GRT-0019] Found 6 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 14

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal      16205          9281          42.73%
M3         Vertical        18620         12843          31.03%
M4         Horizontal      13685          9485          30.69%
M5         Vertical        13685          9239          32.49%
M6         Horizontal       9940          6738          32.21%
M7         Vertical         9940          7242          27.14%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 7304
[INFO GRT-0198] Via related Steiner nodes: 209
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 9780
[INFO GRT-0112] Final usage 3D: 37529

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2                9281          3075           33.13%             0 /  0 /  0
M3               12843          3348           26.07%             0 /  0 /  0
M4                9485          1207           12.73%             0 /  0 /  0
M5                9239           518            5.61%             0 /  0 /  0
M6                6738            40            0.59%             0 /  0 /  0
M7                7242             1            0.01%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            54828          8189           14.94%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 6447 um
[INFO GRT-0014] Routed nets: 1449
Perform buffer insertion and gate resizing...
repair_design -verbose
[INFO RSZ-0058] Using max wire length 162um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |      1452
       10 |     +0.0% |       0 |       0 |             0 |      1442
       20 |     +0.0% |       0 |       0 |             0 |      1432
       30 |     +0.0% |       0 |       0 |             0 |      1422
       40 |     +0.0% |       0 |       0 |             0 |      1412
       50 |     +0.0% |       0 |       0 |             0 |      1402
       60 |     +0.0% |       0 |       0 |             0 |      1392
       70 |     +0.0% |       0 |       0 |             0 |      1382
       80 |     +0.0% |       0 |       0 |             0 |      1372
       90 |     +0.0% |       0 |       0 |             0 |      1362
      100 |     +0.0% |       0 |       0 |             0 |      1352
      110 |     +0.0% |       0 |       0 |             0 |      1342
      120 |     +0.0% |       0 |       0 |             0 |      1332
      130 |     +0.0% |       0 |       0 |             0 |      1322
      140 |     +0.0% |       0 |       0 |             0 |      1312
      150 |     +0.0% |       0 |       0 |             0 |      1302
      160 |     +0.0% |       0 |       0 |             0 |      1292
      170 |     +0.0% |       0 |       0 |             0 |      1282
      180 |     +0.0% |       0 |       0 |             0 |      1272
      190 |     +0.0% |       0 |       0 |             0 |      1262
      200 |     +0.0% |       0 |       0 |             0 |      1252
      210 |     +0.0% |       0 |       0 |             0 |      1242
      220 |     +0.0% |       0 |       0 |             0 |      1232
      230 |     +0.0% |       0 |       0 |             0 |      1222
      240 |     +0.0% |       0 |       0 |             0 |      1212
      250 |     +0.0% |       0 |       0 |             0 |      1202
      260 |     +0.0% |       0 |       0 |             0 |      1192
      270 |     +0.0% |       0 |       0 |             0 |      1182
      280 |     +0.0% |       0 |       0 |             0 |      1172
      290 |     +0.0% |       0 |       0 |             0 |      1162
      300 |     +0.0% |       0 |       0 |             0 |      1152
      310 |     +0.0% |       0 |       0 |             0 |      1142
      320 |     +0.0% |       0 |       0 |             0 |      1132
      330 |     +0.0% |       0 |       0 |             0 |      1122
      340 |     +0.0% |       0 |       0 |             0 |      1112
      350 |     +0.0% |       0 |       0 |             0 |      1102
      360 |     +0.0% |       0 |       0 |             0 |      1092
      370 |     +0.0% |       0 |       0 |             0 |      1082
      380 |     +0.0% |       0 |       0 |             0 |      1072
      390 |     +0.0% |       0 |       0 |             0 |      1062
      400 |     +0.0% |       0 |       0 |             0 |      1052
      410 |     +0.0% |       0 |       0 |             0 |      1042
      420 |     +0.0% |       0 |       0 |             0 |      1032
      430 |     +0.0% |       0 |       0 |             0 |      1022
      440 |     +0.0% |       0 |       0 |             0 |      1012
      450 |     +0.0% |       0 |       0 |             0 |      1002
      460 |     +0.0% |       0 |       0 |             0 |       992
      470 |     +0.0% |       0 |       0 |             0 |       982
      480 |     +0.0% |       0 |       0 |             0 |       972
      490 |     +0.0% |       0 |       0 |             0 |       962
      500 |     +0.0% |       0 |       0 |             0 |       952
      510 |     +0.0% |       0 |       0 |             0 |       942
      520 |     +0.0% |       0 |       0 |             0 |       932
      530 |     +0.0% |       0 |       0 |             0 |       922
      540 |     +0.0% |       0 |       0 |             0 |       912
      550 |     +0.0% |       0 |       0 |             0 |       902
      560 |     +0.0% |       0 |       0 |             0 |       892
      570 |     +0.0% |       0 |       0 |             0 |       882
      580 |     +0.0% |       0 |       0 |             0 |       872
      590 |     +0.0% |       0 |       0 |             0 |       862
      600 |     +0.0% |       0 |       0 |             0 |       852
      610 |     +0.0% |       0 |       0 |             0 |       842
      620 |     +0.0% |       0 |       0 |             0 |       832
      630 |     +0.0% |       0 |       0 |             0 |       822
      640 |     +0.0% |       0 |       0 |             0 |       812
      650 |     +0.0% |       0 |       0 |             0 |       802
      660 |     +0.0% |       0 |       0 |             0 |       792
      670 |     +0.0% |       0 |       0 |             0 |       782
      680 |     +0.0% |       0 |       0 |             0 |       772
      690 |     +0.0% |       0 |       0 |             0 |       762
      700 |     +0.0% |       0 |       0 |             0 |       752
      710 |     +0.0% |       0 |       0 |             0 |       742
      720 |     +0.0% |       0 |       0 |             0 |       732
      730 |     +0.0% |       0 |       0 |             0 |       722
      740 |     +0.0% |       0 |       0 |             0 |       712
      750 |     +0.0% |       0 |       0 |             0 |       702
      760 |     +0.0% |       0 |       0 |             0 |       692
      770 |     +0.0% |       0 |       0 |             0 |       682
      780 |     +0.0% |       0 |       0 |             0 |       672
      790 |     +0.0% |       0 |       0 |             0 |       662
      800 |     +0.0% |       0 |       0 |             0 |       652
      810 |     +0.0% |       0 |       0 |             0 |       642
      820 |     +0.0% |       0 |       0 |             0 |       632
      830 |     +0.0% |       0 |       0 |             0 |       622
      840 |     +0.0% |       0 |       0 |             0 |       612
      850 |     +0.0% |       0 |       0 |             0 |       602
      860 |     +0.0% |       0 |       0 |             0 |       592
      870 |     +0.0% |       0 |       0 |             0 |       582
      880 |     +0.0% |       0 |       0 |             0 |       572
      890 |     +0.0% |       0 |       0 |             0 |       562
      900 |     +0.0% |       0 |       0 |             0 |       552
      910 |     +0.0% |       0 |       0 |             0 |       542
      920 |     +0.0% |       0 |       0 |             0 |       532
      930 |     +0.0% |       0 |       0 |             0 |       522
      940 |     +0.0% |       0 |       0 |             0 |       512
      950 |     +0.0% |       0 |       0 |             0 |       502
      960 |     +0.0% |       0 |       0 |             0 |       492
      970 |     +0.0% |       0 |       0 |             0 |       482
      980 |     +0.0% |       0 |       0 |             0 |       472
      990 |     +0.0% |       0 |       0 |             0 |       462
     1000 |     +0.0% |       0 |       0 |             0 |       452
     1010 |     +0.0% |       0 |       0 |             0 |       442
     1020 |     +0.0% |       0 |       0 |             0 |       432
     1030 |     +0.0% |       0 |       0 |             0 |       422
     1040 |     +0.0% |       0 |       0 |             0 |       412
     1050 |     +0.0% |       0 |       0 |             0 |       402
     1060 |     +0.0% |       0 |       0 |             0 |       392
     1070 |     +0.0% |       0 |       0 |             0 |       382
     1080 |     +0.0% |       0 |       0 |             0 |       372
     1090 |     +0.0% |       0 |       0 |             0 |       362
     1100 |     +0.0% |       0 |       0 |             0 |       352
     1110 |     +0.0% |       0 |       0 |             0 |       342
     1120 |     +0.0% |       0 |       0 |             0 |       332
     1130 |     +0.0% |       0 |       0 |             0 |       322
     1140 |     +0.0% |       0 |       0 |             0 |       312
     1150 |     +0.0% |       0 |       0 |             0 |       302
     1160 |     +0.0% |       0 |       0 |             0 |       292
     1170 |     +0.0% |       0 |       0 |             0 |       282
     1180 |     +0.0% |       0 |       0 |             0 |       272
     1190 |     +0.0% |       0 |       0 |             0 |       262
     1200 |     +0.0% |       0 |       0 |             0 |       252
     1210 |     +0.0% |       0 |       0 |             0 |       242
     1220 |     +0.0% |       0 |       0 |             0 |       232
     1230 |     +0.0% |       0 |       0 |             0 |       222
     1240 |     +0.0% |       0 |       0 |             0 |       212
     1250 |     +0.0% |       0 |       0 |             0 |       202
     1260 |     +0.0% |       0 |       0 |             0 |       192
     1270 |     +0.0% |       0 |       0 |             0 |       182
     1280 |     +0.0% |       0 |       0 |             0 |       172
     1290 |     +0.0% |       0 |       0 |             0 |       162
     1300 |     +0.0% |       0 |       0 |             0 |       152
     1310 |     +0.0% |       0 |       0 |             0 |       142
     1320 |     +0.0% |       0 |       0 |             0 |       132
     1330 |     +0.0% |       0 |       0 |             0 |       122
     1340 |     +0.0% |       0 |       0 |             0 |       112
     1350 |     +0.0% |       0 |       0 |             0 |       102
     1360 |     +0.0% |       0 |       0 |             0 |        92
     1370 |     +0.0% |       0 |       0 |             0 |        82
     1380 |     +0.0% |       0 |       0 |             0 |        72
     1390 |     +0.0% |       0 |       0 |             0 |        62
     1400 |     +0.0% |       0 |       0 |             0 |        52
     1410 |     +0.0% |       0 |       0 |             0 |        42
     1420 |     +0.0% |       0 |       0 |             0 |        32
     1430 |     +0.0% |       0 |       0 |             0 |        22
     1440 |     +0.0% |       0 |       0 |             0 |        12
     1450 |     +0.0% |       0 |       0 |             0 |         2
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            4207.8 u
legalized HPWL           4207.8 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/credit-t-switch/base/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            4207.8 u
legalized HPWL           4207.8 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/credit-t-switch/base/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/asap7/credit-t-switch/base/congestion_post_recover_power.rpt
Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 133 u^2 59% utilization.
[INFO FLW-0007] clock core_clock period 1000.000000
[INFO FLW-0008] Clock core_clock period 620.287
[INFO FLW-0009] Clock core_clock slack 347.066
[INFO FLW-0011] Path endpoint path count 159
Elapsed time: 0:05.84[h:]min:sec. CPU time: user 18.99 sys 0.63 (335%). Peak memory: 303564KB.
