
MPU6050_acceleration_capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010c74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000373c  08010e08  08010e08  00020e08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014544  08014544  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  08014544  08014544  00024544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801454c  0801454c  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801454c  0801454c  0002454c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014550  08014550  00024550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08014554  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e4  2**0
                  CONTENTS
 10 .bss          00000fd0  200001e4  200001e4  000301e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200011b4  200011b4  000301e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001a5da  00000000  00000000  00030257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000043ad  00000000  00000000  0004a831  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001900  00000000  00000000  0004ebe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001345  00000000  00000000  000504e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00027c44  00000000  00000000  00051825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00022ff1  00000000  00000000  00079469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000da07b  00000000  00000000  0009c45a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007ab0  00000000  00000000  001764d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000a3  00000000  00000000  0017df88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010dec 	.word	0x08010dec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08010dec 	.word	0x08010dec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram4;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08e      	sub	sp, #56	; 0x38
 8000ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000eea:	f107 031c 	add.w	r3, r7, #28
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]
 8000efa:	615a      	str	r2, [r3, #20]
 8000efc:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000efe:	463b      	mov	r3, r7
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]
 8000f0c:	615a      	str	r2, [r3, #20]
 8000f0e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM4 memory initialization sequence
  */
  hsram4.Instance = FSMC_NORSRAM_DEVICE;
 8000f10:	4b2f      	ldr	r3, [pc, #188]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f12:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000f16:	601a      	str	r2, [r3, #0]
  hsram4.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000f18:	4b2d      	ldr	r3, [pc, #180]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f1a:	4a2e      	ldr	r2, [pc, #184]	; (8000fd4 <MX_FSMC_Init+0xf0>)
 8000f1c:	605a      	str	r2, [r3, #4]
  /* hsram4.Init */
  hsram4.Init.NSBank = FSMC_NORSRAM_BANK4;
 8000f1e:	4b2c      	ldr	r3, [pc, #176]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f20:	2206      	movs	r2, #6
 8000f22:	609a      	str	r2, [r3, #8]
  hsram4.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000f24:	4b2a      	ldr	r3, [pc, #168]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	60da      	str	r2, [r3, #12]
  hsram4.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000f2a:	4b29      	ldr	r3, [pc, #164]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	611a      	str	r2, [r3, #16]
  hsram4.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000f30:	4b27      	ldr	r3, [pc, #156]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f32:	2210      	movs	r2, #16
 8000f34:	615a      	str	r2, [r3, #20]
  hsram4.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000f36:	4b26      	ldr	r3, [pc, #152]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	619a      	str	r2, [r3, #24]
  hsram4.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000f3c:	4b24      	ldr	r3, [pc, #144]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	61da      	str	r2, [r3, #28]
  hsram4.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000f42:	4b23      	ldr	r3, [pc, #140]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	621a      	str	r2, [r3, #32]
  hsram4.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000f48:	4b21      	ldr	r3, [pc, #132]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram4.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000f4e:	4b20      	ldr	r3, [pc, #128]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f54:	629a      	str	r2, [r3, #40]	; 0x28
  hsram4.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000f56:	4b1e      	ldr	r3, [pc, #120]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram4.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000f5c:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f62:	631a      	str	r2, [r3, #48]	; 0x30
  hsram4.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000f64:	4b1a      	ldr	r3, [pc, #104]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	635a      	str	r2, [r3, #52]	; 0x34
  hsram4.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000f6a:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram4.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000f70:	4b17      	ldr	r3, [pc, #92]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 2;
 8000f76:	2302      	movs	r3, #2
 8000f78:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000f7a:	230f      	movs	r3, #15
 8000f7c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 16;
 8000f7e:	2310      	movs	r3, #16
 8000f80:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000f86:	2310      	movs	r3, #16
 8000f88:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8000f8a:	2311      	movs	r3, #17
 8000f8c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 4;
 8000f92:	2304      	movs	r3, #4
 8000f94:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000f96:	230f      	movs	r3, #15
 8000f98:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000f9a:	2309      	movs	r3, #9
 8000f9c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000fa2:	2310      	movs	r3, #16
 8000fa4:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000fa6:	2311      	movs	r3, #17
 8000fa8:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram4, &Timing, &ExtTiming) != HAL_OK)
 8000fae:	463a      	mov	r2, r7
 8000fb0:	f107 031c 	add.w	r3, r7, #28
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4806      	ldr	r0, [pc, #24]	; (8000fd0 <MX_FSMC_Init+0xec>)
 8000fb8:	f008 fbc3 	bl	8009742 <HAL_SRAM_Init>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000fc2:	f001 f9bd 	bl	8002340 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000fc6:	bf00      	nop
 8000fc8:	3738      	adds	r7, #56	; 0x38
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000200 	.word	0x20000200
 8000fd4:	a0000104 	.word	0xa0000104

08000fd8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000fec:	4b2c      	ldr	r3, [pc, #176]	; (80010a0 <HAL_FSMC_MspInit+0xc8>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d151      	bne.n	8001098 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8000ff4:	4b2a      	ldr	r3, [pc, #168]	; (80010a0 <HAL_FSMC_MspInit+0xc8>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	603b      	str	r3, [r7, #0]
 8000ffe:	4b29      	ldr	r3, [pc, #164]	; (80010a4 <HAL_FSMC_MspInit+0xcc>)
 8001000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001002:	4a28      	ldr	r2, [pc, #160]	; (80010a4 <HAL_FSMC_MspInit+0xcc>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	6393      	str	r3, [r2, #56]	; 0x38
 800100a:	4b26      	ldr	r3, [pc, #152]	; (80010a4 <HAL_FSMC_MspInit+0xcc>)
 800100c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	603b      	str	r3, [r7, #0]
 8001014:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001016:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800101a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101c:	2302      	movs	r3, #2
 800101e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001024:	2303      	movs	r3, #3
 8001026:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001028:	230c      	movs	r3, #12
 800102a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800102c:	1d3b      	adds	r3, r7, #4
 800102e:	4619      	mov	r1, r3
 8001030:	481d      	ldr	r0, [pc, #116]	; (80010a8 <HAL_FSMC_MspInit+0xd0>)
 8001032:	f005 fbd5 	bl	80067e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001036:	f64f 7380 	movw	r3, #65408	; 0xff80
 800103a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103c:	2302      	movs	r3, #2
 800103e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001044:	2303      	movs	r3, #3
 8001046:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001048:	230c      	movs	r3, #12
 800104a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	4619      	mov	r1, r3
 8001050:	4816      	ldr	r0, [pc, #88]	; (80010ac <HAL_FSMC_MspInit+0xd4>)
 8001052:	f005 fbc5 	bl	80067e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001056:	f24c 7333 	movw	r3, #50995	; 0xc733
 800105a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001068:	230c      	movs	r3, #12
 800106a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	4619      	mov	r1, r3
 8001070:	480f      	ldr	r0, [pc, #60]	; (80010b0 <HAL_FSMC_MspInit+0xd8>)
 8001072:	f005 fbb5 	bl	80067e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001076:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800107a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107c:	2302      	movs	r3, #2
 800107e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001084:	2303      	movs	r3, #3
 8001086:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001088:	230c      	movs	r3, #12
 800108a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	4619      	mov	r1, r3
 8001090:	4808      	ldr	r0, [pc, #32]	; (80010b4 <HAL_FSMC_MspInit+0xdc>)
 8001092:	f005 fba5 	bl	80067e0 <HAL_GPIO_Init>
 8001096:	e000      	b.n	800109a <HAL_FSMC_MspInit+0xc2>
    return;
 8001098:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800109a:	3718      	adds	r7, #24
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000250 	.word	0x20000250
 80010a4:	40023800 	.word	0x40023800
 80010a8:	40021400 	.word	0x40021400
 80010ac:	40021000 	.word	0x40021000
 80010b0:	40020c00 	.word	0x40020c00
 80010b4:	40021800 	.word	0x40021800

080010b8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80010c0:	f7ff ff8a 	bl	8000fd8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <read_key_state>:
#include "gpio.h"

/* USER CODE BEGIN 0 */
#include "stm32f4xx_hal.h"
// ?
int read_key_state(char key_char) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState state;
    switch (key_char) {
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	3b41      	subs	r3, #65	; 0x41
 80010da:	2b16      	cmp	r3, #22
 80010dc:	d853      	bhi.n	8001186 <read_key_state+0xba>
 80010de:	a201      	add	r2, pc, #4	; (adr r2, 80010e4 <read_key_state+0x18>)
 80010e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010e4:	0800115d 	.word	0x0800115d
 80010e8:	08001187 	.word	0x08001187
 80010ec:	08001187 	.word	0x08001187
 80010f0:	08001179 	.word	0x08001179
 80010f4:	08001187 	.word	0x08001187
 80010f8:	08001187 	.word	0x08001187
 80010fc:	08001187 	.word	0x08001187
 8001100:	08001187 	.word	0x08001187
 8001104:	08001187 	.word	0x08001187
 8001108:	08001187 	.word	0x08001187
 800110c:	08001187 	.word	0x08001187
 8001110:	08001187 	.word	0x08001187
 8001114:	08001187 	.word	0x08001187
 8001118:	08001187 	.word	0x08001187
 800111c:	08001187 	.word	0x08001187
 8001120:	08001187 	.word	0x08001187
 8001124:	08001187 	.word	0x08001187
 8001128:	08001187 	.word	0x08001187
 800112c:	0800116b 	.word	0x0800116b
 8001130:	08001187 	.word	0x08001187
 8001134:	08001187 	.word	0x08001187
 8001138:	08001187 	.word	0x08001187
 800113c:	08001141 	.word	0x08001141
        case 'W':
            state = HAL_GPIO_ReadPin(KeyUp_GPIO_Port, KeyUp_Pin);
 8001140:	2101      	movs	r1, #1
 8001142:	4817      	ldr	r0, [pc, #92]	; (80011a0 <read_key_state+0xd4>)
 8001144:	f005 fce8 	bl	8006b18 <HAL_GPIO_ReadPin>
 8001148:	4603      	mov	r3, r0
 800114a:	73fb      	strb	r3, [r7, #15]
            state = (state == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b01      	cmp	r3, #1
 8001150:	bf14      	ite	ne
 8001152:	2301      	movne	r3, #1
 8001154:	2300      	moveq	r3, #0
 8001156:	b2db      	uxtb	r3, r3
 8001158:	73fb      	strb	r3, [r7, #15]
            break;
 800115a:	e017      	b.n	800118c <read_key_state+0xc0>
        case 'A':
            state = HAL_GPIO_ReadPin(KeyLeft_GPIO_Port, KeyLeft_Pin);
 800115c:	2104      	movs	r1, #4
 800115e:	4811      	ldr	r0, [pc, #68]	; (80011a4 <read_key_state+0xd8>)
 8001160:	f005 fcda 	bl	8006b18 <HAL_GPIO_ReadPin>
 8001164:	4603      	mov	r3, r0
 8001166:	73fb      	strb	r3, [r7, #15]
            break;
 8001168:	e010      	b.n	800118c <read_key_state+0xc0>
        case 'S':
            state = HAL_GPIO_ReadPin(KeyDown_GPIO_Port, KeyDown_Pin);
 800116a:	2108      	movs	r1, #8
 800116c:	480d      	ldr	r0, [pc, #52]	; (80011a4 <read_key_state+0xd8>)
 800116e:	f005 fcd3 	bl	8006b18 <HAL_GPIO_ReadPin>
 8001172:	4603      	mov	r3, r0
 8001174:	73fb      	strb	r3, [r7, #15]
            break;
 8001176:	e009      	b.n	800118c <read_key_state+0xc0>
        case 'D':
            state = HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin);
 8001178:	2110      	movs	r1, #16
 800117a:	480a      	ldr	r0, [pc, #40]	; (80011a4 <read_key_state+0xd8>)
 800117c:	f005 fccc 	bl	8006b18 <HAL_GPIO_ReadPin>
 8001180:	4603      	mov	r3, r0
 8001182:	73fb      	strb	r3, [r7, #15]
            break;
 8001184:	e002      	b.n	800118c <read_key_state+0xc0>
        default:
            return -1;  // 
 8001186:	f04f 33ff 	mov.w	r3, #4294967295
 800118a:	e005      	b.n	8001198 <read_key_state+0xcc>
    }
    return (state == GPIO_PIN_SET) ? 1 : 0;
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	2b01      	cmp	r3, #1
 8001190:	bf0c      	ite	eq
 8001192:	2301      	moveq	r3, #1
 8001194:	2300      	movne	r3, #0
 8001196:	b2db      	uxtb	r3, r3
}
 8001198:	4618      	mov	r0, r3
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40020000 	.word	0x40020000
 80011a4:	40021000 	.word	0x40021000

080011a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08e      	sub	sp, #56	; 0x38
 80011ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
 80011ba:	60da      	str	r2, [r3, #12]
 80011bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	623b      	str	r3, [r7, #32]
 80011c2:	4b61      	ldr	r3, [pc, #388]	; (8001348 <MX_GPIO_Init+0x1a0>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	4a60      	ldr	r2, [pc, #384]	; (8001348 <MX_GPIO_Init+0x1a0>)
 80011c8:	f043 0310 	orr.w	r3, r3, #16
 80011cc:	6313      	str	r3, [r2, #48]	; 0x30
 80011ce:	4b5e      	ldr	r3, [pc, #376]	; (8001348 <MX_GPIO_Init+0x1a0>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	f003 0310 	and.w	r3, r3, #16
 80011d6:	623b      	str	r3, [r7, #32]
 80011d8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	61fb      	str	r3, [r7, #28]
 80011de:	4b5a      	ldr	r3, [pc, #360]	; (8001348 <MX_GPIO_Init+0x1a0>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	4a59      	ldr	r2, [pc, #356]	; (8001348 <MX_GPIO_Init+0x1a0>)
 80011e4:	f043 0304 	orr.w	r3, r3, #4
 80011e8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ea:	4b57      	ldr	r3, [pc, #348]	; (8001348 <MX_GPIO_Init+0x1a0>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	f003 0304 	and.w	r3, r3, #4
 80011f2:	61fb      	str	r3, [r7, #28]
 80011f4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	61bb      	str	r3, [r7, #24]
 80011fa:	4b53      	ldr	r3, [pc, #332]	; (8001348 <MX_GPIO_Init+0x1a0>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	4a52      	ldr	r2, [pc, #328]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001200:	f043 0320 	orr.w	r3, r3, #32
 8001204:	6313      	str	r3, [r2, #48]	; 0x30
 8001206:	4b50      	ldr	r3, [pc, #320]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	f003 0320 	and.w	r3, r3, #32
 800120e:	61bb      	str	r3, [r7, #24]
 8001210:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	4b4c      	ldr	r3, [pc, #304]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121a:	4a4b      	ldr	r2, [pc, #300]	; (8001348 <MX_GPIO_Init+0x1a0>)
 800121c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001220:	6313      	str	r3, [r2, #48]	; 0x30
 8001222:	4b49      	ldr	r3, [pc, #292]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	4b45      	ldr	r3, [pc, #276]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4a44      	ldr	r2, [pc, #272]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4b42      	ldr	r3, [pc, #264]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
 800124e:	4b3e      	ldr	r3, [pc, #248]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	4a3d      	ldr	r2, [pc, #244]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001254:	f043 0302 	orr.w	r3, r3, #2
 8001258:	6313      	str	r3, [r2, #48]	; 0x30
 800125a:	4b3b      	ldr	r3, [pc, #236]	; (8001348 <MX_GPIO_Init+0x1a0>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	4b37      	ldr	r3, [pc, #220]	; (8001348 <MX_GPIO_Init+0x1a0>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a36      	ldr	r2, [pc, #216]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001270:	f043 0308 	orr.w	r3, r3, #8
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
 8001276:	4b34      	ldr	r3, [pc, #208]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	f003 0308 	and.w	r3, r3, #8
 800127e:	60bb      	str	r3, [r7, #8]
 8001280:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	607b      	str	r3, [r7, #4]
 8001286:	4b30      	ldr	r3, [pc, #192]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	4a2f      	ldr	r2, [pc, #188]	; (8001348 <MX_GPIO_Init+0x1a0>)
 800128c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001290:	6313      	str	r3, [r2, #48]	; 0x30
 8001292:	4b2d      	ldr	r3, [pc, #180]	; (8001348 <MX_GPIO_Init+0x1a0>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Buzzer_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 800129e:	2200      	movs	r2, #0
 80012a0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80012a4:	4829      	ldr	r0, [pc, #164]	; (800134c <MX_GPIO_Init+0x1a4>)
 80012a6:	f005 fc4f 	bl	8006b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 80012aa:	2200      	movs	r2, #0
 80012ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012b0:	4827      	ldr	r0, [pc, #156]	; (8001350 <MX_GPIO_Init+0x1a8>)
 80012b2:	f005 fc49 	bl	8006b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = KeyLeft_Pin|KeyDown_Pin|KeyRight_Pin;
 80012b6:	231c      	movs	r3, #28
 80012b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ba:	2300      	movs	r3, #0
 80012bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012be:	2301      	movs	r3, #1
 80012c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c6:	4619      	mov	r1, r3
 80012c8:	4822      	ldr	r0, [pc, #136]	; (8001354 <MX_GPIO_Init+0x1ac>)
 80012ca:	f005 fa89 	bl	80067e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 80012ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d4:	2301      	movs	r3, #1
 80012d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012d8:	2302      	movs	r3, #2
 80012da:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012dc:	2302      	movs	r3, #2
 80012de:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 80012e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e4:	4619      	mov	r1, r3
 80012e6:	4819      	ldr	r0, [pc, #100]	; (800134c <MX_GPIO_Init+0x1a4>)
 80012e8:	f005 fa7a 	bl	80067e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 80012ec:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80012f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f2:	2301      	movs	r3, #1
 80012f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fa:	2300      	movs	r3, #0
 80012fc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001302:	4619      	mov	r1, r3
 8001304:	4811      	ldr	r0, [pc, #68]	; (800134c <MX_GPIO_Init+0x1a4>)
 8001306:	f005 fa6b 	bl	80067e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KeyUp_Pin;
 800130a:	2301      	movs	r3, #1
 800130c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800130e:	2300      	movs	r3, #0
 8001310:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001312:	2302      	movs	r3, #2
 8001314:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(KeyUp_GPIO_Port, &GPIO_InitStruct);
 8001316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800131a:	4619      	mov	r1, r3
 800131c:	480e      	ldr	r0, [pc, #56]	; (8001358 <MX_GPIO_Init+0x1b0>)
 800131e:	f005 fa5f 	bl	80067e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8001322:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001326:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001328:	2301      	movs	r3, #1
 800132a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001330:	2300      	movs	r3, #0
 8001332:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001334:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001338:	4619      	mov	r1, r3
 800133a:	4805      	ldr	r0, [pc, #20]	; (8001350 <MX_GPIO_Init+0x1a8>)
 800133c:	f005 fa50 	bl	80067e0 <HAL_GPIO_Init>

}
 8001340:	bf00      	nop
 8001342:	3738      	adds	r7, #56	; 0x38
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40023800 	.word	0x40023800
 800134c:	40021400 	.word	0x40021400
 8001350:	40020400 	.word	0x40020400
 8001354:	40021000 	.word	0x40021000
 8001358:	40020000 	.word	0x40020000

0800135c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001360:	4b13      	ldr	r3, [pc, #76]	; (80013b0 <MX_I2C1_Init+0x54>)
 8001362:	4a14      	ldr	r2, [pc, #80]	; (80013b4 <MX_I2C1_Init+0x58>)
 8001364:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 800000;
 8001366:	4b12      	ldr	r3, [pc, #72]	; (80013b0 <MX_I2C1_Init+0x54>)
 8001368:	4a13      	ldr	r2, [pc, #76]	; (80013b8 <MX_I2C1_Init+0x5c>)
 800136a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 800136c:	4b10      	ldr	r3, [pc, #64]	; (80013b0 <MX_I2C1_Init+0x54>)
 800136e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001372:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001374:	4b0e      	ldr	r3, [pc, #56]	; (80013b0 <MX_I2C1_Init+0x54>)
 8001376:	2200      	movs	r2, #0
 8001378:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800137a:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <MX_I2C1_Init+0x54>)
 800137c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001380:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001382:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <MX_I2C1_Init+0x54>)
 8001384:	2200      	movs	r2, #0
 8001386:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001388:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <MX_I2C1_Init+0x54>)
 800138a:	2200      	movs	r2, #0
 800138c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800138e:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <MX_I2C1_Init+0x54>)
 8001390:	2200      	movs	r2, #0
 8001392:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001394:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <MX_I2C1_Init+0x54>)
 8001396:	2200      	movs	r2, #0
 8001398:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800139a:	4805      	ldr	r0, [pc, #20]	; (80013b0 <MX_I2C1_Init+0x54>)
 800139c:	f005 fbee 	bl	8006b7c <HAL_I2C_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 80013a6:	f000 ffcb 	bl	8002340 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000254 	.word	0x20000254
 80013b4:	40005400 	.word	0x40005400
 80013b8:	000c3500 	.word	0x000c3500

080013bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08a      	sub	sp, #40	; 0x28
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a19      	ldr	r2, [pc, #100]	; (8001440 <HAL_I2C_MspInit+0x84>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d12b      	bne.n	8001436 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	613b      	str	r3, [r7, #16]
 80013e2:	4b18      	ldr	r3, [pc, #96]	; (8001444 <HAL_I2C_MspInit+0x88>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	4a17      	ldr	r2, [pc, #92]	; (8001444 <HAL_I2C_MspInit+0x88>)
 80013e8:	f043 0302 	orr.w	r3, r3, #2
 80013ec:	6313      	str	r3, [r2, #48]	; 0x30
 80013ee:	4b15      	ldr	r3, [pc, #84]	; (8001444 <HAL_I2C_MspInit+0x88>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013fa:	23c0      	movs	r3, #192	; 0xc0
 80013fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013fe:	2312      	movs	r3, #18
 8001400:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001406:	2303      	movs	r3, #3
 8001408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800140a:	2304      	movs	r3, #4
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	4619      	mov	r1, r3
 8001414:	480c      	ldr	r0, [pc, #48]	; (8001448 <HAL_I2C_MspInit+0x8c>)
 8001416:	f005 f9e3 	bl	80067e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <HAL_I2C_MspInit+0x88>)
 8001420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001422:	4a08      	ldr	r2, [pc, #32]	; (8001444 <HAL_I2C_MspInit+0x88>)
 8001424:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001428:	6413      	str	r3, [r2, #64]	; 0x40
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <HAL_I2C_MspInit+0x88>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001436:	bf00      	nop
 8001438:	3728      	adds	r7, #40	; 0x28
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40005400 	.word	0x40005400
 8001444:	40023800 	.word	0x40023800
 8001448:	40020400 	.word	0x40020400

0800144c <HAL_TIM_PeriodElapsedCallback>:
static int cur_rate = 0;
static int state = 0;
static char msg_tim[24];

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af04      	add	r7, sp, #16
 8001452:	6078      	str	r0, [r7, #4]
	if(htim == &htim2)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d11d      	bne.n	8001498 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		if(state == 2)
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2b02      	cmp	r3, #2
 8001462:	d119      	bne.n	8001498 <HAL_TIM_PeriodElapsedCallback+0x4c>
		{
			//nums_tim_ex++;
			sprintf(msg_tim, "rate:%u/s", nums_points);
 8001464:	4b10      	ldr	r3, [pc, #64]	; (80014a8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	461a      	mov	r2, r3
 800146a:	4910      	ldr	r1, [pc, #64]	; (80014ac <HAL_TIM_PeriodElapsedCallback+0x60>)
 800146c:	4810      	ldr	r0, [pc, #64]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800146e:	f00d fb51 	bl	800eb14 <siprintf>
			cur_rate = nums_points;
 8001472:	4b0d      	ldr	r3, [pc, #52]	; (80014a8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a0f      	ldr	r2, [pc, #60]	; (80014b4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001478:	6013      	str	r3, [r2, #0]
			lcd_show_string(120, 0, 200, 20, 12, msg_tim, BLUE);
 800147a:	231f      	movs	r3, #31
 800147c:	9302      	str	r3, [sp, #8]
 800147e:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001480:	9301      	str	r3, [sp, #4]
 8001482:	230c      	movs	r3, #12
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	2314      	movs	r3, #20
 8001488:	22c8      	movs	r2, #200	; 0xc8
 800148a:	2100      	movs	r1, #0
 800148c:	2078      	movs	r0, #120	; 0x78
 800148e:	f004 fef1 	bl	8006274 <lcd_show_string>
			nums_points = 0;
 8001492:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001498:	bf00      	nop
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000f3c 	.word	0x20000f3c
 80014a4:	200002b0 	.word	0x200002b0
 80014a8:	200002a8 	.word	0x200002a8
 80014ac:	08010e08 	.word	0x08010e08
 80014b0:	200002b4 	.word	0x200002b4
 80014b4:	200002ac 	.word	0x200002ac

080014b8 <raw_to_ms2>:
static int    buf_idx  = 0;                  // 
static size_t points_total = 0;              // 

/* -------------------  16 bit  m/s ------------------- */
static inline float raw_to_ms2(int16_t raw)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	80fb      	strh	r3, [r7, #6]
    return (raw / ACC_SENS) * G2MS2;
 80014c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014c6:	ee07 3a90 	vmov	s15, r3
 80014ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014ce:	eddf 6a07 	vldr	s13, [pc, #28]	; 80014ec <raw_to_ms2+0x34>
 80014d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80014f0 <raw_to_ms2+0x38>
 80014da:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80014de:	eeb0 0a67 	vmov.f32	s0, s15
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	46000000 	.word	0x46000000
 80014f0:	411ce80a 	.word	0x411ce80a

080014f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f4:	b590      	push	{r4, r7, lr}
 80014f6:	f6ad 7de4 	subw	sp, sp, #4068	; 0xfe4
 80014fa:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014fc:	f004 ffc8 	bl	8006490 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001500:	f000 feb4 	bl	800226c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001504:	f7ff fe50 	bl	80011a8 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001508:	f7ff fcec 	bl	8000ee4 <MX_FSMC_Init>
  MX_I2C1_Init();
 800150c:	f7ff ff26 	bl	800135c <MX_I2C1_Init>
  MX_USART1_Init();
 8001510:	f001 fd6e 	bl	8002ff0 <MX_USART1_Init>
  MX_SDIO_SD_Init();
 8001514:	f001 fb3c 	bl	8002b90 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001518:	f009 ff02 	bl	800b320 <MX_FATFS_Init>
  MX_TIM2_Init();
 800151c:	f001 fcf4 	bl	8002f08 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001520:	48ae      	ldr	r0, [pc, #696]	; (80017dc <main+0x2e8>)
 8001522:	f008 f9a5 	bl	8009870 <HAL_TIM_Base_Start_IT>
	lcd_init();
 8001526:	f004 fb5b 	bl	8005be0 <lcd_init>
	mpu_init();
 800152a:	f004 ff11 	bl	8006350 <mpu_init>
	//lcd_show_string(30, 50, 200, 16, 16, "starting", RED);

	while(create_and_write_txt() != 0)
 800152e:	e037      	b.n	80015a0 <main+0xac>
	{
		lcd_show_string(40, 120, 200, 20, 32, "NO FAT32", RED);
 8001530:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001534:	9302      	str	r3, [sp, #8]
 8001536:	4baa      	ldr	r3, [pc, #680]	; (80017e0 <main+0x2ec>)
 8001538:	9301      	str	r3, [sp, #4]
 800153a:	2320      	movs	r3, #32
 800153c:	9300      	str	r3, [sp, #0]
 800153e:	2314      	movs	r3, #20
 8001540:	22c8      	movs	r2, #200	; 0xc8
 8001542:	2178      	movs	r1, #120	; 0x78
 8001544:	2028      	movs	r0, #40	; 0x28
 8001546:	f004 fe95 	bl	8006274 <lcd_show_string>
		static int timer_value = 0;
		static int old_timer_value = 0;
		static int time_show_0 = 0;
		old_timer_value = timer_value;
 800154a:	4ba6      	ldr	r3, [pc, #664]	; (80017e4 <main+0x2f0>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4aa6      	ldr	r2, [pc, #664]	; (80017e8 <main+0x2f4>)
 8001550:	6013      	str	r3, [r2, #0]
		timer_value = __HAL_TIM_GET_COUNTER(&htim2);
 8001552:	4ba2      	ldr	r3, [pc, #648]	; (80017dc <main+0x2e8>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001558:	461a      	mov	r2, r3
 800155a:	4ba2      	ldr	r3, [pc, #648]	; (80017e4 <main+0x2f0>)
 800155c:	601a      	str	r2, [r3, #0]
		if(old_timer_value > timer_value)
 800155e:	4ba2      	ldr	r3, [pc, #648]	; (80017e8 <main+0x2f4>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	4ba0      	ldr	r3, [pc, #640]	; (80017e4 <main+0x2f0>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	dd1a      	ble.n	80015a0 <main+0xac>
		{
			time_show_0 ++;
 800156a:	4ba0      	ldr	r3, [pc, #640]	; (80017ec <main+0x2f8>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	3301      	adds	r3, #1
 8001570:	4a9e      	ldr	r2, [pc, #632]	; (80017ec <main+0x2f8>)
 8001572:	6013      	str	r3, [r2, #0]
			char msg_time_show_0[24];
			sprintf(msg_time_show_0,"waiting:%d",time_show_0);
 8001574:	4b9d      	ldr	r3, [pc, #628]	; (80017ec <main+0x2f8>)
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 800157c:	499c      	ldr	r1, [pc, #624]	; (80017f0 <main+0x2fc>)
 800157e:	4618      	mov	r0, r3
 8001580:	f00d fac8 	bl	800eb14 <siprintf>
			lcd_show_string(40, 160, 200, 20, 32, msg_time_show_0, RED);
 8001584:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001588:	9302      	str	r3, [sp, #8]
 800158a:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 800158e:	9301      	str	r3, [sp, #4]
 8001590:	2320      	movs	r3, #32
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	2314      	movs	r3, #20
 8001596:	22c8      	movs	r2, #200	; 0xc8
 8001598:	21a0      	movs	r1, #160	; 0xa0
 800159a:	2028      	movs	r0, #40	; 0x28
 800159c:	f004 fe6a 	bl	8006274 <lcd_show_string>
	while(create_and_write_txt() != 0)
 80015a0:	f000 fed4 	bl	800234c <create_and_write_txt>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1c2      	bne.n	8001530 <main+0x3c>


	int data_list[240];
	float data_source_g[240];
	int data_list_diff[240];
	data_list[0]=0;
 80015aa:	f507 637d 	add.w	r3, r7, #4048	; 0xfd0
 80015ae:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
	unsigned int idx = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	f8c7 3fb4 	str.w	r3, [r7, #4020]	; 0xfb4
	lcd_draw_line(0, 200, 239, 200,0x07FF);
 80015bc:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	23c8      	movs	r3, #200	; 0xc8
 80015c4:	22ef      	movs	r2, #239	; 0xef
 80015c6:	21c8      	movs	r1, #200	; 0xc8
 80015c8:	2000      	movs	r0, #0
 80015ca:	f004 fcef 	bl	8005fac <lcd_draw_line>
//			char MSG_KEY_D[32];
//			sprintf(MSG_KEY_D, "KEY_D:%d", ans_key_D);
//			lcd_show_string(0, 60, 200, 20, 16, MSG_KEY_D, RED);
//
//		}
		int is_fir = 1;
 80015ce:	2301      	movs	r3, #1
 80015d0:	f8c7 3fcc 	str.w	r3, [r7, #4044]	; 0xfcc
		static char cur_dir = 'x';
		char data_path[24];

		while(state == 0)
 80015d4:	e0fb      	b.n	80017ce <main+0x2da>
		{
			lcd_show_string(0, 0, 200, 20, 16, ">>>----<<<          ", BLACK);
 80015d6:	2300      	movs	r3, #0
 80015d8:	9302      	str	r3, [sp, #8]
 80015da:	4b86      	ldr	r3, [pc, #536]	; (80017f4 <main+0x300>)
 80015dc:	9301      	str	r3, [sp, #4]
 80015de:	2310      	movs	r3, #16
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	2314      	movs	r3, #20
 80015e4:	22c8      	movs	r2, #200	; 0xc8
 80015e6:	2100      	movs	r1, #0
 80015e8:	2000      	movs	r0, #0
 80015ea:	f004 fe43 	bl	8006274 <lcd_show_string>
			lcd_show_string(0, 20, 200, 20, 16, "MAIN MENU", BLUE);
 80015ee:	231f      	movs	r3, #31
 80015f0:	9302      	str	r3, [sp, #8]
 80015f2:	4b81      	ldr	r3, [pc, #516]	; (80017f8 <main+0x304>)
 80015f4:	9301      	str	r3, [sp, #4]
 80015f6:	2310      	movs	r3, #16
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	2314      	movs	r3, #20
 80015fc:	22c8      	movs	r2, #200	; 0xc8
 80015fe:	2114      	movs	r1, #20
 8001600:	2000      	movs	r0, #0
 8001602:	f004 fe37 	bl	8006274 <lcd_show_string>
			lcd_show_string(0, 40, 200, 20, 16, "[A:START]", BLACK);
 8001606:	2300      	movs	r3, #0
 8001608:	9302      	str	r3, [sp, #8]
 800160a:	4b7c      	ldr	r3, [pc, #496]	; (80017fc <main+0x308>)
 800160c:	9301      	str	r3, [sp, #4]
 800160e:	2310      	movs	r3, #16
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2314      	movs	r3, #20
 8001614:	22c8      	movs	r2, #200	; 0xc8
 8001616:	2128      	movs	r1, #40	; 0x28
 8001618:	2000      	movs	r0, #0
 800161a:	f004 fe2b 	bl	8006274 <lcd_show_string>
			if(is_fir == 1)
 800161e:	f8d7 3fcc 	ldr.w	r3, [r7, #4044]	; 0xfcc
 8001622:	2b01      	cmp	r3, #1
 8001624:	d10f      	bne.n	8001646 <main+0x152>
			{
				lcd_show_string(0, 140, 200, 20, 16, "CUR DIR:X  ", 0xB9E0);
 8001626:	f64b 13e0 	movw	r3, #47584	; 0xb9e0
 800162a:	9302      	str	r3, [sp, #8]
 800162c:	4b74      	ldr	r3, [pc, #464]	; (8001800 <main+0x30c>)
 800162e:	9301      	str	r3, [sp, #4]
 8001630:	2310      	movs	r3, #16
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	2314      	movs	r3, #20
 8001636:	22c8      	movs	r2, #200	; 0xc8
 8001638:	218c      	movs	r1, #140	; 0x8c
 800163a:	2000      	movs	r0, #0
 800163c:	f004 fe1a 	bl	8006274 <lcd_show_string>
				is_fir = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	f8c7 3fcc 	str.w	r3, [r7, #4044]	; 0xfcc
			}
			lcd_show_string(0, 60, 200, 20, 16, "[S:CHANGE DIR Y]", BLACK);
 8001646:	2300      	movs	r3, #0
 8001648:	9302      	str	r3, [sp, #8]
 800164a:	4b6e      	ldr	r3, [pc, #440]	; (8001804 <main+0x310>)
 800164c:	9301      	str	r3, [sp, #4]
 800164e:	2310      	movs	r3, #16
 8001650:	9300      	str	r3, [sp, #0]
 8001652:	2314      	movs	r3, #20
 8001654:	22c8      	movs	r2, #200	; 0xc8
 8001656:	213c      	movs	r1, #60	; 0x3c
 8001658:	2000      	movs	r0, #0
 800165a:	f004 fe0b 	bl	8006274 <lcd_show_string>
			lcd_show_string(0, 80, 200, 20, 16, "[W:CHANGE DIR Z]", BLACK);
 800165e:	2300      	movs	r3, #0
 8001660:	9302      	str	r3, [sp, #8]
 8001662:	4b69      	ldr	r3, [pc, #420]	; (8001808 <main+0x314>)
 8001664:	9301      	str	r3, [sp, #4]
 8001666:	2310      	movs	r3, #16
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	2314      	movs	r3, #20
 800166c:	22c8      	movs	r2, #200	; 0xc8
 800166e:	2150      	movs	r1, #80	; 0x50
 8001670:	2000      	movs	r0, #0
 8001672:	f004 fdff 	bl	8006274 <lcd_show_string>
			lcd_show_string(0, 100, 200, 20, 16, "[D:CHANGE DIR X]", BLACK);
 8001676:	2300      	movs	r3, #0
 8001678:	9302      	str	r3, [sp, #8]
 800167a:	4b64      	ldr	r3, [pc, #400]	; (800180c <main+0x318>)
 800167c:	9301      	str	r3, [sp, #4]
 800167e:	2310      	movs	r3, #16
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	2314      	movs	r3, #20
 8001684:	22c8      	movs	r2, #200	; 0xc8
 8001686:	2164      	movs	r1, #100	; 0x64
 8001688:	2000      	movs	r0, #0
 800168a:	f004 fdf3 	bl	8006274 <lcd_show_string>
			lcd_show_string(0, 120, 200, 20, 16, ">>>----<<<", BLACK);
 800168e:	2300      	movs	r3, #0
 8001690:	9302      	str	r3, [sp, #8]
 8001692:	4b5f      	ldr	r3, [pc, #380]	; (8001810 <main+0x31c>)
 8001694:	9301      	str	r3, [sp, #4]
 8001696:	2310      	movs	r3, #16
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	2314      	movs	r3, #20
 800169c:	22c8      	movs	r2, #200	; 0xc8
 800169e:	2178      	movs	r1, #120	; 0x78
 80016a0:	2000      	movs	r0, #0
 80016a2:	f004 fde7 	bl	8006274 <lcd_show_string>

			lcd_show_string(120, 240, 200, 20, 16, "---KEY SET---", BLACK);
 80016a6:	2300      	movs	r3, #0
 80016a8:	9302      	str	r3, [sp, #8]
 80016aa:	4b5a      	ldr	r3, [pc, #360]	; (8001814 <main+0x320>)
 80016ac:	9301      	str	r3, [sp, #4]
 80016ae:	2310      	movs	r3, #16
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	2314      	movs	r3, #20
 80016b4:	22c8      	movs	r2, #200	; 0xc8
 80016b6:	21f0      	movs	r1, #240	; 0xf0
 80016b8:	2078      	movs	r0, #120	; 0x78
 80016ba:	f004 fddb 	bl	8006274 <lcd_show_string>
			lcd_show_string(120, 260, 200, 20, 16, "        oW", BLACK);
 80016be:	2300      	movs	r3, #0
 80016c0:	9302      	str	r3, [sp, #8]
 80016c2:	4b55      	ldr	r3, [pc, #340]	; (8001818 <main+0x324>)
 80016c4:	9301      	str	r3, [sp, #4]
 80016c6:	2310      	movs	r3, #16
 80016c8:	9300      	str	r3, [sp, #0]
 80016ca:	2314      	movs	r3, #20
 80016cc:	22c8      	movs	r2, #200	; 0xc8
 80016ce:	f44f 7182 	mov.w	r1, #260	; 0x104
 80016d2:	2078      	movs	r0, #120	; 0x78
 80016d4:	f004 fdce 	bl	8006274 <lcd_show_string>
			lcd_show_string(120, 285, 200, 20, 16, "oRST oA oS oD", BLACK);
 80016d8:	2300      	movs	r3, #0
 80016da:	9302      	str	r3, [sp, #8]
 80016dc:	4b4f      	ldr	r3, [pc, #316]	; (800181c <main+0x328>)
 80016de:	9301      	str	r3, [sp, #4]
 80016e0:	2310      	movs	r3, #16
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	2314      	movs	r3, #20
 80016e6:	22c8      	movs	r2, #200	; 0xc8
 80016e8:	f240 111d 	movw	r1, #285	; 0x11d
 80016ec:	2078      	movs	r0, #120	; 0x78
 80016ee:	f004 fdc1 	bl	8006274 <lcd_show_string>
			if(read_key_state('A') == 0)
 80016f2:	2041      	movs	r0, #65	; 0x41
 80016f4:	f7ff fcea 	bl	80010cc <read_key_state>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d113      	bne.n	8001726 <main+0x232>
			{
				while(read_key_state('A') == 0)
 80016fe:	bf00      	nop
 8001700:	2041      	movs	r0, #65	; 0x41
 8001702:	f7ff fce3 	bl	80010cc <read_key_state>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0f9      	beq.n	8001700 <main+0x20c>
				{

				}
				lcd_fill(0, 0, 239, 319,0xFFFF);
 800170c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	f240 133f 	movw	r3, #319	; 0x13f
 8001716:	22ef      	movs	r2, #239	; 0xef
 8001718:	2100      	movs	r1, #0
 800171a:	2000      	movs	r0, #0
 800171c:	f004 fc08 	bl	8005f30 <lcd_fill>
				state = 1;
 8001720:	4b3f      	ldr	r3, [pc, #252]	; (8001820 <main+0x32c>)
 8001722:	2201      	movs	r2, #1
 8001724:	601a      	str	r2, [r3, #0]
			}

			if(read_key_state('S') == 0)
 8001726:	2053      	movs	r0, #83	; 0x53
 8001728:	f7ff fcd0 	bl	80010cc <read_key_state>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d115      	bne.n	800175e <main+0x26a>
			{
				lcd_show_string(0, 140, 200, 20, 16, " CUR DIR:Y  ", 0x045F);
 8001732:	f240 435f 	movw	r3, #1119	; 0x45f
 8001736:	9302      	str	r3, [sp, #8]
 8001738:	4b3a      	ldr	r3, [pc, #232]	; (8001824 <main+0x330>)
 800173a:	9301      	str	r3, [sp, #4]
 800173c:	2310      	movs	r3, #16
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	2314      	movs	r3, #20
 8001742:	22c8      	movs	r2, #200	; 0xc8
 8001744:	218c      	movs	r1, #140	; 0x8c
 8001746:	2000      	movs	r0, #0
 8001748:	f004 fd94 	bl	8006274 <lcd_show_string>
				cur_dir = 'y';
 800174c:	4b36      	ldr	r3, [pc, #216]	; (8001828 <main+0x334>)
 800174e:	2279      	movs	r2, #121	; 0x79
 8001750:	701a      	strb	r2, [r3, #0]
				data_path[4]='y';
 8001752:	f507 637d 	add.w	r3, r7, #4048	; 0xfd0
 8001756:	f5a3 633c 	sub.w	r3, r3, #3008	; 0xbc0
 800175a:	2279      	movs	r2, #121	; 0x79
 800175c:	711a      	strb	r2, [r3, #4]
			}

			if(read_key_state('W') == 0)
 800175e:	2057      	movs	r0, #87	; 0x57
 8001760:	f7ff fcb4 	bl	80010cc <read_key_state>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d115      	bne.n	8001796 <main+0x2a2>
			{
				lcd_show_string(0, 140, 200, 20, 16, "  CUR DIR:Z ", 0x05E0);
 800176a:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 800176e:	9302      	str	r3, [sp, #8]
 8001770:	4b2e      	ldr	r3, [pc, #184]	; (800182c <main+0x338>)
 8001772:	9301      	str	r3, [sp, #4]
 8001774:	2310      	movs	r3, #16
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	2314      	movs	r3, #20
 800177a:	22c8      	movs	r2, #200	; 0xc8
 800177c:	218c      	movs	r1, #140	; 0x8c
 800177e:	2000      	movs	r0, #0
 8001780:	f004 fd78 	bl	8006274 <lcd_show_string>
				cur_dir = 'z';
 8001784:	4b28      	ldr	r3, [pc, #160]	; (8001828 <main+0x334>)
 8001786:	227a      	movs	r2, #122	; 0x7a
 8001788:	701a      	strb	r2, [r3, #0]
				data_path[4]='z';
 800178a:	f507 637d 	add.w	r3, r7, #4048	; 0xfd0
 800178e:	f5a3 633c 	sub.w	r3, r3, #3008	; 0xbc0
 8001792:	227a      	movs	r2, #122	; 0x7a
 8001794:	711a      	strb	r2, [r3, #4]
			}

			if(read_key_state('D') == 0)
 8001796:	2044      	movs	r0, #68	; 0x44
 8001798:	f7ff fc98 	bl	80010cc <read_key_state>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d115      	bne.n	80017ce <main+0x2da>
			{
				lcd_show_string(0, 140, 200, 20, 16, "CUR DIR:X  ", 0xB9E0);
 80017a2:	f64b 13e0 	movw	r3, #47584	; 0xb9e0
 80017a6:	9302      	str	r3, [sp, #8]
 80017a8:	4b15      	ldr	r3, [pc, #84]	; (8001800 <main+0x30c>)
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	2310      	movs	r3, #16
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	2314      	movs	r3, #20
 80017b2:	22c8      	movs	r2, #200	; 0xc8
 80017b4:	218c      	movs	r1, #140	; 0x8c
 80017b6:	2000      	movs	r0, #0
 80017b8:	f004 fd5c 	bl	8006274 <lcd_show_string>
				cur_dir = 'x';
 80017bc:	4b1a      	ldr	r3, [pc, #104]	; (8001828 <main+0x334>)
 80017be:	2278      	movs	r2, #120	; 0x78
 80017c0:	701a      	strb	r2, [r3, #0]
				data_path[4]='x';
 80017c2:	f507 637d 	add.w	r3, r7, #4048	; 0xfd0
 80017c6:	f5a3 633c 	sub.w	r3, r3, #3008	; 0xbc0
 80017ca:	2278      	movs	r2, #120	; 0x78
 80017cc:	711a      	strb	r2, [r3, #4]
		while(state == 0)
 80017ce:	4b14      	ldr	r3, [pc, #80]	; (8001820 <main+0x32c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	f43f aeff 	beq.w	80015d6 <main+0xe2>
			}
		}
		static int sel_file = 2;
		while(state == 1)
 80017d8:	e1f4      	b.n	8001bc4 <main+0x6d0>
 80017da:	bf00      	nop
 80017dc:	20000f3c 	.word	0x20000f3c
 80017e0:	08010e14 	.word	0x08010e14
 80017e4:	20000e9c 	.word	0x20000e9c
 80017e8:	20000ea0 	.word	0x20000ea0
 80017ec:	20000ea4 	.word	0x20000ea4
 80017f0:	08010e20 	.word	0x08010e20
 80017f4:	08010e2c 	.word	0x08010e2c
 80017f8:	08010e44 	.word	0x08010e44
 80017fc:	08010e50 	.word	0x08010e50
 8001800:	08010e5c 	.word	0x08010e5c
 8001804:	08010e68 	.word	0x08010e68
 8001808:	08010e7c 	.word	0x08010e7c
 800180c:	08010e90 	.word	0x08010e90
 8001810:	08010ea4 	.word	0x08010ea4
 8001814:	08010eb0 	.word	0x08010eb0
 8001818:	08010ec0 	.word	0x08010ec0
 800181c:	08010ecc 	.word	0x08010ecc
 8001820:	200002b0 	.word	0x200002b0
 8001824:	08010edc 	.word	0x08010edc
 8001828:	20000005 	.word	0x20000005
 800182c:	08010eec 	.word	0x08010eec
		{
			int is_fr_s1 = 1;
 8001830:	2301      	movs	r3, #1
 8001832:	f8c7 3f8c 	str.w	r3, [r7, #3980]	; 0xf8c
			int is_SD = 1;
 8001836:	2301      	movs	r3, #1
 8001838:	f8c7 3fc8 	str.w	r3, [r7, #4040]	; 0xfc8
			if(is_fr_s1 == 1)
 800183c:	f8d7 3f8c 	ldr.w	r3, [r7, #3980]	; 0xf8c
 8001840:	2b01      	cmp	r3, #1
 8001842:	d106      	bne.n	8001852 <main+0x35e>
			{
				is_SD = create_and_write_txt();
 8001844:	f000 fd82 	bl	800234c <create_and_write_txt>
 8001848:	f8c7 0fc8 	str.w	r0, [r7, #4040]	; 0xfc8
				is_fr_s1 = 0;
 800184c:	2300      	movs	r3, #0
 800184e:	f8c7 3f8c 	str.w	r3, [r7, #3980]	; 0xf8c
			}
			if(is_SD != 0)
 8001852:	f8d7 3fc8 	ldr.w	r3, [r7, #4040]	; 0xfc8
 8001856:	2b00      	cmp	r3, #0
 8001858:	d021      	beq.n	800189e <main+0x3aa>
			{
				char MSG_SD[32];
				sprintf(MSG_SD, "SD_FAT32_WRONG:%d", is_SD);  // 
 800185a:	1d3b      	adds	r3, r7, #4
 800185c:	f8d7 2fc8 	ldr.w	r2, [r7, #4040]	; 0xfc8
 8001860:	49b3      	ldr	r1, [pc, #716]	; (8001b30 <main+0x63c>)
 8001862:	4618      	mov	r0, r3
 8001864:	f00d f956 	bl	800eb14 <siprintf>
				lcd_show_string(0, 0, 200, 20, 16, MSG_SD, RED);
 8001868:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800186c:	9302      	str	r3, [sp, #8]
 800186e:	1d3b      	adds	r3, r7, #4
 8001870:	9301      	str	r3, [sp, #4]
 8001872:	2310      	movs	r3, #16
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	2314      	movs	r3, #20
 8001878:	22c8      	movs	r2, #200	; 0xc8
 800187a:	2100      	movs	r1, #0
 800187c:	2000      	movs	r0, #0
 800187e:	f004 fcf9 	bl	8006274 <lcd_show_string>

				lcd_fill(0, 20, 239, 319,0xFFFF);
 8001882:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001886:	9300      	str	r3, [sp, #0]
 8001888:	f240 133f 	movw	r3, #319	; 0x13f
 800188c:	22ef      	movs	r2, #239	; 0xef
 800188e:	2114      	movs	r1, #20
 8001890:	2000      	movs	r0, #0
 8001892:	f004 fb4d 	bl	8005f30 <lcd_fill>
				state = 0;
 8001896:	4ba7      	ldr	r3, [pc, #668]	; (8001b34 <main+0x640>)
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	e192      	b.n	8001bc4 <main+0x6d0>
			}
			else
			{
				lcd_show_string(0, 0, 200, 20, 12, "W/S:SELECT FILE[A:OK][D:VIEW]", RED);
 800189e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80018a2:	9302      	str	r3, [sp, #8]
 80018a4:	4ba4      	ldr	r3, [pc, #656]	; (8001b38 <main+0x644>)
 80018a6:	9301      	str	r3, [sp, #4]
 80018a8:	230c      	movs	r3, #12
 80018aa:	9300      	str	r3, [sp, #0]
 80018ac:	2314      	movs	r3, #20
 80018ae:	22c8      	movs	r2, #200	; 0xc8
 80018b0:	2100      	movs	r1, #0
 80018b2:	2000      	movs	r0, #0
 80018b4:	f004 fcde 	bl	8006274 <lcd_show_string>
				lcd_show_string(120, 240, 200, 20, 16, "---KEY SET---", BLACK);
 80018b8:	2300      	movs	r3, #0
 80018ba:	9302      	str	r3, [sp, #8]
 80018bc:	4b9f      	ldr	r3, [pc, #636]	; (8001b3c <main+0x648>)
 80018be:	9301      	str	r3, [sp, #4]
 80018c0:	2310      	movs	r3, #16
 80018c2:	9300      	str	r3, [sp, #0]
 80018c4:	2314      	movs	r3, #20
 80018c6:	22c8      	movs	r2, #200	; 0xc8
 80018c8:	21f0      	movs	r1, #240	; 0xf0
 80018ca:	2078      	movs	r0, #120	; 0x78
 80018cc:	f004 fcd2 	bl	8006274 <lcd_show_string>
				lcd_show_string(120, 260, 200, 20, 16, "        oW", BLACK);
 80018d0:	2300      	movs	r3, #0
 80018d2:	9302      	str	r3, [sp, #8]
 80018d4:	4b9a      	ldr	r3, [pc, #616]	; (8001b40 <main+0x64c>)
 80018d6:	9301      	str	r3, [sp, #4]
 80018d8:	2310      	movs	r3, #16
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	2314      	movs	r3, #20
 80018de:	22c8      	movs	r2, #200	; 0xc8
 80018e0:	f44f 7182 	mov.w	r1, #260	; 0x104
 80018e4:	2078      	movs	r0, #120	; 0x78
 80018e6:	f004 fcc5 	bl	8006274 <lcd_show_string>
				lcd_show_string(120, 285, 200, 20, 16, "oRST oA oS oD", BLACK);
 80018ea:	2300      	movs	r3, #0
 80018ec:	9302      	str	r3, [sp, #8]
 80018ee:	4b95      	ldr	r3, [pc, #596]	; (8001b44 <main+0x650>)
 80018f0:	9301      	str	r3, [sp, #4]
 80018f2:	2310      	movs	r3, #16
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	2314      	movs	r3, #20
 80018f8:	22c8      	movs	r2, #200	; 0xc8
 80018fa:	f240 111d 	movw	r1, #285	; 0x11d
 80018fe:	2078      	movs	r0, #120	; 0x78
 8001900:	f004 fcb8 	bl	8006274 <lcd_show_string>
				int nums_file = display_sd_card_files();
 8001904:	f000 fe1c 	bl	8002540 <display_sd_card_files>
 8001908:	f8c7 0f88 	str.w	r0, [r7, #3976]	; 0xf88
				//state = 2;
				lcd_show_string(200, sel_file*12, 200, 20, 12, "<<<", BLUE);
 800190c:	4b8e      	ldr	r3, [pc, #568]	; (8001b48 <main+0x654>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	b29b      	uxth	r3, r3
 8001912:	461a      	mov	r2, r3
 8001914:	0052      	lsls	r2, r2, #1
 8001916:	4413      	add	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	b299      	uxth	r1, r3
 800191c:	231f      	movs	r3, #31
 800191e:	9302      	str	r3, [sp, #8]
 8001920:	4b8a      	ldr	r3, [pc, #552]	; (8001b4c <main+0x658>)
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	230c      	movs	r3, #12
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	2314      	movs	r3, #20
 800192a:	22c8      	movs	r2, #200	; 0xc8
 800192c:	20c8      	movs	r0, #200	; 0xc8
 800192e:	f004 fca1 	bl	8006274 <lcd_show_string>
				if(read_key_state('W') == 0)
 8001932:	2057      	movs	r0, #87	; 0x57
 8001934:	f7ff fbca 	bl	80010cc <read_key_state>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d161      	bne.n	8001a02 <main+0x50e>
				{
					if(sel_file > 1)
 800193e:	4b82      	ldr	r3, [pc, #520]	; (8001b48 <main+0x654>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	2b01      	cmp	r3, #1
 8001944:	dd56      	ble.n	80019f4 <main+0x500>
					{
						sel_file -= 1;
 8001946:	4b80      	ldr	r3, [pc, #512]	; (8001b48 <main+0x654>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	3b01      	subs	r3, #1
 800194c:	4a7e      	ldr	r2, [pc, #504]	; (8001b48 <main+0x654>)
 800194e:	6013      	str	r3, [r2, #0]
						lcd_fill(200, 12, 239, 319,0xFFFF);
 8001950:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	f240 133f 	movw	r3, #319	; 0x13f
 800195a:	22ef      	movs	r2, #239	; 0xef
 800195c:	210c      	movs	r1, #12
 800195e:	20c8      	movs	r0, #200	; 0xc8
 8001960:	f004 fae6 	bl	8005f30 <lcd_fill>
						lcd_show_string(200, sel_file*12, 200, 20, 12, "<<<", BLUE);
 8001964:	4b78      	ldr	r3, [pc, #480]	; (8001b48 <main+0x654>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	b29b      	uxth	r3, r3
 800196a:	461a      	mov	r2, r3
 800196c:	0052      	lsls	r2, r2, #1
 800196e:	4413      	add	r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	b299      	uxth	r1, r3
 8001974:	231f      	movs	r3, #31
 8001976:	9302      	str	r3, [sp, #8]
 8001978:	4b74      	ldr	r3, [pc, #464]	; (8001b4c <main+0x658>)
 800197a:	9301      	str	r3, [sp, #4]
 800197c:	230c      	movs	r3, #12
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	2314      	movs	r3, #20
 8001982:	22c8      	movs	r2, #200	; 0xc8
 8001984:	20c8      	movs	r0, #200	; 0xc8
 8001986:	f004 fc75 	bl	8006274 <lcd_show_string>
						if(sel_file == 1)
 800198a:	4b6f      	ldr	r3, [pc, #444]	; (8001b48 <main+0x654>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d130      	bne.n	80019f4 <main+0x500>
						{
							lcd_fill(200, 12, 239, 319,0xFFFF);
 8001992:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	f240 133f 	movw	r3, #319	; 0x13f
 800199c:	22ef      	movs	r2, #239	; 0xef
 800199e:	210c      	movs	r1, #12
 80019a0:	20c8      	movs	r0, #200	; 0xc8
 80019a2:	f004 fac5 	bl	8005f30 <lcd_fill>
							lcd_show_string(0, sel_file*12, 200, 20, 12, "NEW FILE", RED);
 80019a6:	4b68      	ldr	r3, [pc, #416]	; (8001b48 <main+0x654>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	461a      	mov	r2, r3
 80019ae:	0052      	lsls	r2, r2, #1
 80019b0:	4413      	add	r3, r2
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	b299      	uxth	r1, r3
 80019b6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80019ba:	9302      	str	r3, [sp, #8]
 80019bc:	4b64      	ldr	r3, [pc, #400]	; (8001b50 <main+0x65c>)
 80019be:	9301      	str	r3, [sp, #4]
 80019c0:	230c      	movs	r3, #12
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	2314      	movs	r3, #20
 80019c6:	22c8      	movs	r2, #200	; 0xc8
 80019c8:	2000      	movs	r0, #0
 80019ca:	f004 fc53 	bl	8006274 <lcd_show_string>
							lcd_show_string(200, sel_file*12, 200, 20, 12, "<<<", BLUE);
 80019ce:	4b5e      	ldr	r3, [pc, #376]	; (8001b48 <main+0x654>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	461a      	mov	r2, r3
 80019d6:	0052      	lsls	r2, r2, #1
 80019d8:	4413      	add	r3, r2
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	b299      	uxth	r1, r3
 80019de:	231f      	movs	r3, #31
 80019e0:	9302      	str	r3, [sp, #8]
 80019e2:	4b5a      	ldr	r3, [pc, #360]	; (8001b4c <main+0x658>)
 80019e4:	9301      	str	r3, [sp, #4]
 80019e6:	230c      	movs	r3, #12
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	2314      	movs	r3, #20
 80019ec:	22c8      	movs	r2, #200	; 0xc8
 80019ee:	20c8      	movs	r0, #200	; 0xc8
 80019f0:	f004 fc40 	bl	8006274 <lcd_show_string>
						}
					}
					while(read_key_state('W') == 0)
 80019f4:	bf00      	nop
 80019f6:	2057      	movs	r0, #87	; 0x57
 80019f8:	f7ff fb68 	bl	80010cc <read_key_state>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0f9      	beq.n	80019f6 <main+0x502>
					{

					}
				}
				if(read_key_state('S') == 0)
 8001a02:	2053      	movs	r0, #83	; 0x53
 8001a04:	f7ff fb62 	bl	80010cc <read_key_state>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d12e      	bne.n	8001a6c <main+0x578>
				{
					if(sel_file < nums_file+1)
 8001a0e:	4b4e      	ldr	r3, [pc, #312]	; (8001b48 <main+0x654>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f8d7 2f88 	ldr.w	r2, [r7, #3976]	; 0xf88
 8001a16:	429a      	cmp	r2, r3
 8001a18:	db21      	blt.n	8001a5e <main+0x56a>
					{
						sel_file += 1;
 8001a1a:	4b4b      	ldr	r3, [pc, #300]	; (8001b48 <main+0x654>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	4a49      	ldr	r2, [pc, #292]	; (8001b48 <main+0x654>)
 8001a22:	6013      	str	r3, [r2, #0]
						lcd_fill(200, 12, 239, 319,0xFFFF);
 8001a24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	f240 133f 	movw	r3, #319	; 0x13f
 8001a2e:	22ef      	movs	r2, #239	; 0xef
 8001a30:	210c      	movs	r1, #12
 8001a32:	20c8      	movs	r0, #200	; 0xc8
 8001a34:	f004 fa7c 	bl	8005f30 <lcd_fill>
						lcd_show_string(200, sel_file*12, 200, 20, 12, "<<<", BLUE);
 8001a38:	4b43      	ldr	r3, [pc, #268]	; (8001b48 <main+0x654>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	461a      	mov	r2, r3
 8001a40:	0052      	lsls	r2, r2, #1
 8001a42:	4413      	add	r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	b299      	uxth	r1, r3
 8001a48:	231f      	movs	r3, #31
 8001a4a:	9302      	str	r3, [sp, #8]
 8001a4c:	4b3f      	ldr	r3, [pc, #252]	; (8001b4c <main+0x658>)
 8001a4e:	9301      	str	r3, [sp, #4]
 8001a50:	230c      	movs	r3, #12
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	2314      	movs	r3, #20
 8001a56:	22c8      	movs	r2, #200	; 0xc8
 8001a58:	20c8      	movs	r0, #200	; 0xc8
 8001a5a:	f004 fc0b 	bl	8006274 <lcd_show_string>
					}
					while(read_key_state('S') == 0)
 8001a5e:	bf00      	nop
 8001a60:	2053      	movs	r0, #83	; 0x53
 8001a62:	f7ff fb33 	bl	80010cc <read_key_state>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d0f9      	beq.n	8001a60 <main+0x56c>
					{

					}
				}
				if(read_key_state('A') == 0)
 8001a6c:	2041      	movs	r0, #65	; 0x41
 8001a6e:	f7ff fb2d 	bl	80010cc <read_key_state>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f040 808b 	bne.w	8001b90 <main+0x69c>
				{
					while(read_key_state('A') == 0)
 8001a7a:	bf00      	nop
 8001a7c:	2041      	movs	r0, #65	; 0x41
 8001a7e:	f7ff fb25 	bl	80010cc <read_key_state>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d0f9      	beq.n	8001a7c <main+0x588>
					{

					}
					if(sel_file == 1)
 8001a88:	4b2f      	ldr	r3, [pc, #188]	; (8001b48 <main+0x654>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d167      	bne.n	8001b60 <main+0x66c>
					{
						int isOK_new_file = create_data_file(nums_file+1);
 8001a90:	f8d7 3f88 	ldr.w	r3, [r7, #3976]	; 0xf88
 8001a94:	3301      	adds	r3, #1
 8001a96:	4618      	mov	r0, r3
 8001a98:	f000 fde6 	bl	8002668 <create_data_file>
 8001a9c:	f8c7 0f80 	str.w	r0, [r7, #3968]	; 0xf80
						if(isOK_new_file != 0)
 8001aa0:	f8d7 3f80 	ldr.w	r3, [r7, #3968]	; 0xf80
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d02b      	beq.n	8001b00 <main+0x60c>
						{
							lcd_fill(0, 12, 239, 319,0xFFFF);
 8001aa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aac:	9300      	str	r3, [sp, #0]
 8001aae:	f240 133f 	movw	r3, #319	; 0x13f
 8001ab2:	22ef      	movs	r2, #239	; 0xef
 8001ab4:	210c      	movs	r1, #12
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f004 fa3a 	bl	8005f30 <lcd_fill>
							lcd_show_string(0, 0, 200, 20, 12, "File Create Failed", RED);
 8001abc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001ac0:	9302      	str	r3, [sp, #8]
 8001ac2:	4b24      	ldr	r3, [pc, #144]	; (8001b54 <main+0x660>)
 8001ac4:	9301      	str	r3, [sp, #4]
 8001ac6:	230c      	movs	r3, #12
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	2314      	movs	r3, #20
 8001acc:	22c8      	movs	r2, #200	; 0xc8
 8001ace:	2100      	movs	r1, #0
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	f004 fbcf 	bl	8006274 <lcd_show_string>
							lcd_show_string(0, 12, 200, 20, 12, "D:EXIT", RED);
 8001ad6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001ada:	9302      	str	r3, [sp, #8]
 8001adc:	4b1e      	ldr	r3, [pc, #120]	; (8001b58 <main+0x664>)
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	230c      	movs	r3, #12
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	2314      	movs	r3, #20
 8001ae6:	22c8      	movs	r2, #200	; 0xc8
 8001ae8:	210c      	movs	r1, #12
 8001aea:	2000      	movs	r0, #0
 8001aec:	f004 fbc2 	bl	8006274 <lcd_show_string>
							while(read_key_state('D') == 1)
 8001af0:	bf00      	nop
 8001af2:	2044      	movs	r0, #68	; 0x44
 8001af4:	f7ff faea 	bl	80010cc <read_key_state>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d0f9      	beq.n	8001af2 <main+0x5fe>
 8001afe:	e047      	b.n	8001b90 <main+0x69c>

							}
						}
						else
						{
							snprintf(data_path, sizeof(data_path), "data%d.txt", nums_file+1);
 8001b00:	f8d7 3f88 	ldr.w	r3, [r7, #3976]	; 0xf88
 8001b04:	3301      	adds	r3, #1
 8001b06:	f507 6082 	add.w	r0, r7, #1040	; 0x410
 8001b0a:	4a14      	ldr	r2, [pc, #80]	; (8001b5c <main+0x668>)
 8001b0c:	2118      	movs	r1, #24
 8001b0e:	f00c ffcd 	bl	800eaac <sniprintf>
							lcd_fill(0, 0, 239, 319,0xFFFF);
 8001b12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	f240 133f 	movw	r3, #319	; 0x13f
 8001b1c:	22ef      	movs	r2, #239	; 0xef
 8001b1e:	2100      	movs	r1, #0
 8001b20:	2000      	movs	r0, #0
 8001b22:	f004 fa05 	bl	8005f30 <lcd_fill>
							state = 3;
 8001b26:	4b03      	ldr	r3, [pc, #12]	; (8001b34 <main+0x640>)
 8001b28:	2203      	movs	r2, #3
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	e030      	b.n	8001b90 <main+0x69c>
 8001b2e:	bf00      	nop
 8001b30:	08010efc 	.word	0x08010efc
 8001b34:	200002b0 	.word	0x200002b0
 8001b38:	08010f10 	.word	0x08010f10
 8001b3c:	08010eb0 	.word	0x08010eb0
 8001b40:	08010ec0 	.word	0x08010ec0
 8001b44:	08010ecc 	.word	0x08010ecc
 8001b48:	20000008 	.word	0x20000008
 8001b4c:	08010f30 	.word	0x08010f30
 8001b50:	08010f34 	.word	0x08010f34
 8001b54:	08010f40 	.word	0x08010f40
 8001b58:	08010f54 	.word	0x08010f54
 8001b5c:	08010f5c 	.word	0x08010f5c
						}
					}
					else
					{
						//char sel_file_name[24];
						int test_open_file = get_file_name_by_index(sel_file-2, data_path);
 8001b60:	4bb5      	ldr	r3, [pc, #724]	; (8001e38 <main+0x944>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	3b02      	subs	r3, #2
 8001b66:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8001b6a:	4611      	mov	r1, r2
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f000 fdcb 	bl	8002708 <get_file_name_by_index>
 8001b72:	f8c7 0f84 	str.w	r0, [r7, #3972]	; 0xf84
						//lcd_show_string(0, 12, 200, 20, 12, data_path, RED);
						lcd_fill(0, 0, 239, 319,0xFFFF);
 8001b76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	f240 133f 	movw	r3, #319	; 0x13f
 8001b80:	22ef      	movs	r2, #239	; 0xef
 8001b82:	2100      	movs	r1, #0
 8001b84:	2000      	movs	r0, #0
 8001b86:	f004 f9d3 	bl	8005f30 <lcd_fill>
						//lcd_show_string(0, 12, 200, 20, 12, sel_file_name, RED);
						state = 3;
 8001b8a:	4bac      	ldr	r3, [pc, #688]	; (8001e3c <main+0x948>)
 8001b8c:	2203      	movs	r2, #3
 8001b8e:	601a      	str	r2, [r3, #0]
					}
				}
				if(read_key_state('D') == 0)
 8001b90:	2044      	movs	r0, #68	; 0x44
 8001b92:	f7ff fa9b 	bl	80010cc <read_key_state>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d113      	bne.n	8001bc4 <main+0x6d0>
				{
					while(read_key_state('D') == 0)
 8001b9c:	bf00      	nop
 8001b9e:	2044      	movs	r0, #68	; 0x44
 8001ba0:	f7ff fa94 	bl	80010cc <read_key_state>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d0f9      	beq.n	8001b9e <main+0x6aa>
					{

					}
					lcd_fill(0, 0, 239, 319,0xFFFF);
 8001baa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	f240 133f 	movw	r3, #319	; 0x13f
 8001bb4:	22ef      	movs	r2, #239	; 0xef
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	2000      	movs	r0, #0
 8001bba:	f004 f9b9 	bl	8005f30 <lcd_fill>
					state = 4;
 8001bbe:	4b9f      	ldr	r3, [pc, #636]	; (8001e3c <main+0x948>)
 8001bc0:	2204      	movs	r2, #4
 8001bc2:	601a      	str	r2, [r3, #0]
		while(state == 1)
 8001bc4:	4b9d      	ldr	r3, [pc, #628]	; (8001e3c <main+0x948>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	f43f ae31 	beq.w	8001830 <main+0x33c>
			}
		}

		static int wave_show = 0;
		static unsigned int disp_rate = 0;
		if(state == 3)
 8001bce:	4b9b      	ldr	r3, [pc, #620]	; (8001e3c <main+0x948>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2b03      	cmp	r3, #3
 8001bd4:	f040 8086 	bne.w	8001ce4 <main+0x7f0>
		{
			lcd_show_string(0, 0, 200, 20, 12, data_path, BLACK);
 8001bd8:	2300      	movs	r3, #0
 8001bda:	9302      	str	r3, [sp, #8]
 8001bdc:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8001be0:	9301      	str	r3, [sp, #4]
 8001be2:	230c      	movs	r3, #12
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	2314      	movs	r3, #20
 8001be8:	22c8      	movs	r2, #200	; 0xc8
 8001bea:	2100      	movs	r1, #0
 8001bec:	2000      	movs	r0, #0
 8001bee:	f004 fb41 	bl	8006274 <lcd_show_string>
			lcd_show_string(0, 12, 200, 20, 12, "[A:HIGH SPEED NO WAVE SHOW]", BLUE);
 8001bf2:	231f      	movs	r3, #31
 8001bf4:	9302      	str	r3, [sp, #8]
 8001bf6:	4b92      	ldr	r3, [pc, #584]	; (8001e40 <main+0x94c>)
 8001bf8:	9301      	str	r3, [sp, #4]
 8001bfa:	230c      	movs	r3, #12
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	2314      	movs	r3, #20
 8001c00:	22c8      	movs	r2, #200	; 0xc8
 8001c02:	210c      	movs	r1, #12
 8001c04:	2000      	movs	r0, #0
 8001c06:	f004 fb35 	bl	8006274 <lcd_show_string>
			lcd_show_string(0, 24, 200, 20, 12, "[S:LOW SPEED WITH WAVE SHOW]", RED);
 8001c0a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001c0e:	9302      	str	r3, [sp, #8]
 8001c10:	4b8c      	ldr	r3, [pc, #560]	; (8001e44 <main+0x950>)
 8001c12:	9301      	str	r3, [sp, #4]
 8001c14:	230c      	movs	r3, #12
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	2314      	movs	r3, #20
 8001c1a:	22c8      	movs	r2, #200	; 0xc8
 8001c1c:	2118      	movs	r1, #24
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f004 fb28 	bl	8006274 <lcd_show_string>
			lcd_show_string(0, 36, 200, 20, 12, "[D:EXIT]", BLACK);
 8001c24:	2300      	movs	r3, #0
 8001c26:	9302      	str	r3, [sp, #8]
 8001c28:	4b87      	ldr	r3, [pc, #540]	; (8001e48 <main+0x954>)
 8001c2a:	9301      	str	r3, [sp, #4]
 8001c2c:	230c      	movs	r3, #12
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	2314      	movs	r3, #20
 8001c32:	22c8      	movs	r2, #200	; 0xc8
 8001c34:	2124      	movs	r1, #36	; 0x24
 8001c36:	2000      	movs	r0, #0
 8001c38:	f004 fb1c 	bl	8006274 <lcd_show_string>
			if(read_key_state('A') == 0)
 8001c3c:	2041      	movs	r0, #65	; 0x41
 8001c3e:	f7ff fa45 	bl	80010cc <read_key_state>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d116      	bne.n	8001c76 <main+0x782>
			{
				while(read_key_state('A') == 0)
 8001c48:	bf00      	nop
 8001c4a:	2041      	movs	r0, #65	; 0x41
 8001c4c:	f7ff fa3e 	bl	80010cc <read_key_state>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d0f9      	beq.n	8001c4a <main+0x756>
				{

				}
				lcd_fill(0, 0, 239, 319,0xFFFF);
 8001c56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c5a:	9300      	str	r3, [sp, #0]
 8001c5c:	f240 133f 	movw	r3, #319	; 0x13f
 8001c60:	22ef      	movs	r2, #239	; 0xef
 8001c62:	2100      	movs	r1, #0
 8001c64:	2000      	movs	r0, #0
 8001c66:	f004 f963 	bl	8005f30 <lcd_fill>
				wave_show = 0;
 8001c6a:	4b78      	ldr	r3, [pc, #480]	; (8001e4c <main+0x958>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
				state = 2;
 8001c70:	4b72      	ldr	r3, [pc, #456]	; (8001e3c <main+0x948>)
 8001c72:	2202      	movs	r2, #2
 8001c74:	601a      	str	r2, [r3, #0]
			}

			if(read_key_state('S') == 0)
 8001c76:	2053      	movs	r0, #83	; 0x53
 8001c78:	f7ff fa28 	bl	80010cc <read_key_state>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d116      	bne.n	8001cb0 <main+0x7bc>
			{
				while(read_key_state('S') == 0)
 8001c82:	bf00      	nop
 8001c84:	2053      	movs	r0, #83	; 0x53
 8001c86:	f7ff fa21 	bl	80010cc <read_key_state>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d0f9      	beq.n	8001c84 <main+0x790>
				{

				}
				lcd_fill(0, 0, 239, 319,0xFFFF);
 8001c90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	f240 133f 	movw	r3, #319	; 0x13f
 8001c9a:	22ef      	movs	r2, #239	; 0xef
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	2000      	movs	r0, #0
 8001ca0:	f004 f946 	bl	8005f30 <lcd_fill>
				wave_show = 1;
 8001ca4:	4b69      	ldr	r3, [pc, #420]	; (8001e4c <main+0x958>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]
				state = 2;
 8001caa:	4b64      	ldr	r3, [pc, #400]	; (8001e3c <main+0x948>)
 8001cac:	2202      	movs	r2, #2
 8001cae:	601a      	str	r2, [r3, #0]
			}

			if(read_key_state('D') == 0)
 8001cb0:	2044      	movs	r0, #68	; 0x44
 8001cb2:	f7ff fa0b 	bl	80010cc <read_key_state>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d113      	bne.n	8001ce4 <main+0x7f0>
			{
				while(read_key_state('D') == 0)
 8001cbc:	bf00      	nop
 8001cbe:	2044      	movs	r0, #68	; 0x44
 8001cc0:	f7ff fa04 	bl	80010cc <read_key_state>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d0f9      	beq.n	8001cbe <main+0x7ca>
				{

				}
				lcd_fill(0, 0, 239, 319,0xFFFF);
 8001cca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	f240 133f 	movw	r3, #319	; 0x13f
 8001cd4:	22ef      	movs	r2, #239	; 0xef
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f004 f929 	bl	8005f30 <lcd_fill>
				state = 1;
 8001cde:	4b57      	ldr	r3, [pc, #348]	; (8001e3c <main+0x948>)
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	601a      	str	r2, [r3, #0]
			}
		}



		if(state == 4)
 8001ce4:	4b55      	ldr	r3, [pc, #340]	; (8001e3c <main+0x948>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b04      	cmp	r3, #4
 8001cea:	f040 8094 	bne.w	8001e16 <main+0x922>
		{

			static int start_line = 0;
			display_file_first_10_lines(sel_file-2,start_line);
 8001cee:	4b52      	ldr	r3, [pc, #328]	; (8001e38 <main+0x944>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	3b02      	subs	r3, #2
 8001cf4:	4a56      	ldr	r2, [pc, #344]	; (8001e50 <main+0x95c>)
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	4611      	mov	r1, r2
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 fdac 	bl	8002858 <display_file_first_10_lines>
			lcd_show_string(0, 0, 200, 20, 12, "[D:EXIT][S:NETX PAGE][W:LAST PAGE]", RED);
 8001d00:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001d04:	9302      	str	r3, [sp, #8]
 8001d06:	4b53      	ldr	r3, [pc, #332]	; (8001e54 <main+0x960>)
 8001d08:	9301      	str	r3, [sp, #4]
 8001d0a:	230c      	movs	r3, #12
 8001d0c:	9300      	str	r3, [sp, #0]
 8001d0e:	2314      	movs	r3, #20
 8001d10:	22c8      	movs	r2, #200	; 0xc8
 8001d12:	2100      	movs	r1, #0
 8001d14:	2000      	movs	r0, #0
 8001d16:	f004 faad 	bl	8006274 <lcd_show_string>

//			lcd_show_string(120, 240, 200, 20, 16, "---KEY SET---", BLACK);
//			lcd_show_string(120, 260, 200, 20, 16, "        oW", BLACK);
//			lcd_show_string(120, 285, 200, 20, 16, "oRST oA oS oD", BLACK);

			char title[]="PAGE:    ";
 8001d1a:	f507 637d 	add.w	r3, r7, #4048	; 0xfd0
 8001d1e:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001d22:	4a4d      	ldr	r2, [pc, #308]	; (8001e58 <main+0x964>)
 8001d24:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d26:	c303      	stmia	r3!, {r0, r1}
 8001d28:	801a      	strh	r2, [r3, #0]
			snprintf(title, sizeof(title), "PAGE:%d", start_line/24+1);
 8001d2a:	4b49      	ldr	r3, [pc, #292]	; (8001e50 <main+0x95c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a4b      	ldr	r2, [pc, #300]	; (8001e5c <main+0x968>)
 8001d30:	fb82 1203 	smull	r1, r2, r2, r3
 8001d34:	1092      	asrs	r2, r2, #2
 8001d36:	17db      	asrs	r3, r3, #31
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	f207 4004 	addw	r0, r7, #1028	; 0x404
 8001d40:	4a47      	ldr	r2, [pc, #284]	; (8001e60 <main+0x96c>)
 8001d42:	210a      	movs	r1, #10
 8001d44:	f00c feb2 	bl	800eaac <sniprintf>
			lcd_show_string(0, 12, 200, 20, 12, title, RED);
 8001d48:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001d4c:	9302      	str	r3, [sp, #8]
 8001d4e:	f207 4304 	addw	r3, r7, #1028	; 0x404
 8001d52:	9301      	str	r3, [sp, #4]
 8001d54:	230c      	movs	r3, #12
 8001d56:	9300      	str	r3, [sp, #0]
 8001d58:	2314      	movs	r3, #20
 8001d5a:	22c8      	movs	r2, #200	; 0xc8
 8001d5c:	210c      	movs	r1, #12
 8001d5e:	2000      	movs	r0, #0
 8001d60:	f004 fa88 	bl	8006274 <lcd_show_string>

			if(read_key_state('D') == 0)
 8001d64:	2044      	movs	r0, #68	; 0x44
 8001d66:	f7ff f9b1 	bl	80010cc <read_key_state>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d116      	bne.n	8001d9e <main+0x8aa>
			{
				while(read_key_state('D') == 0)
 8001d70:	bf00      	nop
 8001d72:	2044      	movs	r0, #68	; 0x44
 8001d74:	f7ff f9aa 	bl	80010cc <read_key_state>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d0f9      	beq.n	8001d72 <main+0x87e>
				{

				}
				start_line = 0;
 8001d7e:	4b34      	ldr	r3, [pc, #208]	; (8001e50 <main+0x95c>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
				lcd_fill(0, 0, 239, 319,0xFFFF);
 8001d84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	f240 133f 	movw	r3, #319	; 0x13f
 8001d8e:	22ef      	movs	r2, #239	; 0xef
 8001d90:	2100      	movs	r1, #0
 8001d92:	2000      	movs	r0, #0
 8001d94:	f004 f8cc 	bl	8005f30 <lcd_fill>
				state = 1;
 8001d98:	4b28      	ldr	r3, [pc, #160]	; (8001e3c <main+0x948>)
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	601a      	str	r2, [r3, #0]
			}
			if(read_key_state('S') == 0)
 8001d9e:	2053      	movs	r0, #83	; 0x53
 8001da0:	f7ff f994 	bl	80010cc <read_key_state>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d115      	bne.n	8001dd6 <main+0x8e2>
			{
				while(read_key_state('S') == 0)
 8001daa:	bf00      	nop
 8001dac:	2053      	movs	r0, #83	; 0x53
 8001dae:	f7ff f98d 	bl	80010cc <read_key_state>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0f9      	beq.n	8001dac <main+0x8b8>
				{

				}
				lcd_fill(0, 0, 239, 319,0xFFFF);
 8001db8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dbc:	9300      	str	r3, [sp, #0]
 8001dbe:	f240 133f 	movw	r3, #319	; 0x13f
 8001dc2:	22ef      	movs	r2, #239	; 0xef
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f004 f8b2 	bl	8005f30 <lcd_fill>
				start_line += 24;
 8001dcc:	4b20      	ldr	r3, [pc, #128]	; (8001e50 <main+0x95c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	3318      	adds	r3, #24
 8001dd2:	4a1f      	ldr	r2, [pc, #124]	; (8001e50 <main+0x95c>)
 8001dd4:	6013      	str	r3, [r2, #0]
			}
			if(read_key_state('W') == 0)
 8001dd6:	2057      	movs	r0, #87	; 0x57
 8001dd8:	f7ff f978 	bl	80010cc <read_key_state>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d119      	bne.n	8001e16 <main+0x922>
			{
				while(read_key_state('W') == 0)
 8001de2:	bf00      	nop
 8001de4:	2057      	movs	r0, #87	; 0x57
 8001de6:	f7ff f971 	bl	80010cc <read_key_state>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d0f9      	beq.n	8001de4 <main+0x8f0>
				{

				}
				lcd_fill(0, 0, 239, 319,0xFFFF);
 8001df0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	f240 133f 	movw	r3, #319	; 0x13f
 8001dfa:	22ef      	movs	r2, #239	; 0xef
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f004 f896 	bl	8005f30 <lcd_fill>
				if(start_line >= 24)
 8001e04:	4b12      	ldr	r3, [pc, #72]	; (8001e50 <main+0x95c>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b17      	cmp	r3, #23
 8001e0a:	dd04      	ble.n	8001e16 <main+0x922>
				{
					start_line -= 24;
 8001e0c:	4b10      	ldr	r3, [pc, #64]	; (8001e50 <main+0x95c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	3b18      	subs	r3, #24
 8001e12:	4a0f      	ldr	r2, [pc, #60]	; (8001e50 <main+0x95c>)
 8001e14:	6013      	str	r3, [r2, #0]
	    // 
	    typedef int16_t (*MPU_Read_Accel_Func)(void);

	    MPU_Read_Accel_Func read_accel_func;

	    if (cur_dir == 'x')
 8001e16:	4b13      	ldr	r3, [pc, #76]	; (8001e64 <main+0x970>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b78      	cmp	r3, #120	; 0x78
 8001e1c:	d103      	bne.n	8001e26 <main+0x932>
	    {
	        read_accel_func = MPU_Read_Accel_X;
 8001e1e:	4b12      	ldr	r3, [pc, #72]	; (8001e68 <main+0x974>)
 8001e20:	f8c7 3fc4 	str.w	r3, [r7, #4036]	; 0xfc4
 8001e24:	e02b      	b.n	8001e7e <main+0x98a>
	    }
	    else if (cur_dir == 'y')
 8001e26:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <main+0x970>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b79      	cmp	r3, #121	; 0x79
 8001e2c:	d120      	bne.n	8001e70 <main+0x97c>
	    {
	        read_accel_func = MPU_Read_Accel_Y;
 8001e2e:	4b0f      	ldr	r3, [pc, #60]	; (8001e6c <main+0x978>)
 8001e30:	f8c7 3fc4 	str.w	r3, [r7, #4036]	; 0xfc4
 8001e34:	e023      	b.n	8001e7e <main+0x98a>
 8001e36:	bf00      	nop
 8001e38:	20000008 	.word	0x20000008
 8001e3c:	200002b0 	.word	0x200002b0
 8001e40:	08010f68 	.word	0x08010f68
 8001e44:	08010f84 	.word	0x08010f84
 8001e48:	08010fa4 	.word	0x08010fa4
 8001e4c:	20000ea8 	.word	0x20000ea8
 8001e50:	20000eac 	.word	0x20000eac
 8001e54:	08010fb0 	.word	0x08010fb0
 8001e58:	08010ff0 	.word	0x08010ff0
 8001e5c:	2aaaaaab 	.word	0x2aaaaaab
 8001e60:	08010fd4 	.word	0x08010fd4
 8001e64:	20000005 	.word	0x20000005
 8001e68:	080063d1 	.word	0x080063d1
 8001e6c:	08006411 	.word	0x08006411
	    }
	    else if (cur_dir == 'z')
 8001e70:	4ba7      	ldr	r3, [pc, #668]	; (8002110 <main+0xc1c>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	2b7a      	cmp	r3, #122	; 0x7a
 8001e76:	d102      	bne.n	8001e7e <main+0x98a>
	    {
	        read_accel_func = MPU_Read_Accel_Z;
 8001e78:	4ba6      	ldr	r3, [pc, #664]	; (8002114 <main+0xc20>)
 8001e7a:	f8c7 3fc4 	str.w	r3, [r7, #4036]	; 0xfc4
	    }


	    char data_buffer[64][16];  //  64 
	    int buffer_index = 0;     // 
 8001e7e:	2300      	movs	r3, #0
 8001e80:	f8c7 3fb0 	str.w	r3, [r7, #4016]	; 0xfb0

		float base_bis = 0;
 8001e84:	f04f 0300 	mov.w	r3, #0
 8001e88:	f607 72ac 	addw	r2, r7, #4012	; 0xfac
 8001e8c:	6013      	str	r3, [r2, #0]
		float cru_bis = 1.0;
 8001e8e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001e92:	f607 72a8 	addw	r2, r7, #4008	; 0xfa8
 8001e96:	6013      	str	r3, [r2, #0]
		int is_fir_s2 = 1;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	f8c7 3fa4 	str.w	r3, [r7, #4004]	; 0xfa4
//		    }
//		    nums_points++;//
//		}

		/* -------------------  ------------------- */
		while (state == 2)
 8001e9e:	e1d0      	b.n	8002242 <main+0xd4e>
		{
		    /* ===== 1.  ===== */
		    int32_t sum_raw = 0;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f8c7 3fc0 	str.w	r3, [r7, #4032]	; 0xfc0
		    for (int j = 0; j < AVG_SAMPLE_N; ++j)
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	f8c7 3fbc 	str.w	r3, [r7, #4028]	; 0xfbc
 8001eac:	e00e      	b.n	8001ecc <main+0x9d8>
		        sum_raw += (int32_t)read_accel_func();          // 
 8001eae:	f8d7 3fc4 	ldr.w	r3, [r7, #4036]	; 0xfc4
 8001eb2:	4798      	blx	r3
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	f8d7 3fc0 	ldr.w	r3, [r7, #4032]	; 0xfc0
 8001ebc:	4413      	add	r3, r2
 8001ebe:	f8c7 3fc0 	str.w	r3, [r7, #4032]	; 0xfc0
		    for (int j = 0; j < AVG_SAMPLE_N; ++j)
 8001ec2:	f8d7 3fbc 	ldr.w	r3, [r7, #4028]	; 0xfbc
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	f8c7 3fbc 	str.w	r3, [r7, #4028]	; 0xfbc
 8001ecc:	f8d7 3fbc 	ldr.w	r3, [r7, #4028]	; 0xfbc
 8001ed0:	2b09      	cmp	r3, #9
 8001ed2:	ddec      	ble.n	8001eae <main+0x9ba>

		    float acc_ms2 = raw_to_ms2(sum_raw / (float)AVG_SAMPLE_N);
 8001ed4:	f8d7 3fc0 	ldr.w	r3, [r7, #4032]	; 0xfc0
 8001ed8:	ee07 3a90 	vmov	s15, r3
 8001edc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001ee4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ee8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eec:	ee17 3a90 	vmov	r3, s15
 8001ef0:	b21b      	sxth	r3, r3
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fae0 	bl	80014b8 <raw_to_ms2>
 8001ef8:	f507 637a 	add.w	r3, r7, #4000	; 0xfa0
 8001efc:	ed83 0a00 	vstr	s0, [r3]

		    /* --------------------------------------------------
		     * X 
		     *    >= g_x_skip  1 
		     * -------------------------------------------------- */
		    if (++g_x_accum >= g_x_skip)    /*  */
 8001f00:	4b85      	ldr	r3, [pc, #532]	; (8002118 <main+0xc24>)
 8001f02:	881b      	ldrh	r3, [r3, #0]
 8001f04:	3301      	adds	r3, #1
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	4b83      	ldr	r3, [pc, #524]	; (8002118 <main+0xc24>)
 8001f0a:	801a      	strh	r2, [r3, #0]
 8001f0c:	4b82      	ldr	r3, [pc, #520]	; (8002118 <main+0xc24>)
 8001f0e:	881a      	ldrh	r2, [r3, #0]
 8001f10:	4b82      	ldr	r3, [pc, #520]	; (800211c <main+0xc28>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	429a      	cmp	r2, r3
 8001f18:	f0c0 8154 	bcc.w	80021c4 <main+0xcd0>
		    {
		        g_x_accum = 0;              /*  */
 8001f1c:	4b7e      	ldr	r3, [pc, #504]	; (8002118 <main+0xc24>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	801a      	strh	r2, [r3, #0]

		        /* ===== 2.  ===== */
		        buf_idx = (buf_idx + 1) % BUFF_SIZE;
 8001f22:	4b7f      	ldr	r3, [pc, #508]	; (8002120 <main+0xc2c>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	1c5a      	adds	r2, r3, #1
 8001f28:	4b7e      	ldr	r3, [pc, #504]	; (8002124 <main+0xc30>)
 8001f2a:	fb83 1302 	smull	r1, r3, r3, r2
 8001f2e:	4413      	add	r3, r2
 8001f30:	11d9      	asrs	r1, r3, #7
 8001f32:	17d3      	asrs	r3, r2, #31
 8001f34:	1ac9      	subs	r1, r1, r3
 8001f36:	460b      	mov	r3, r1
 8001f38:	011b      	lsls	r3, r3, #4
 8001f3a:	1a5b      	subs	r3, r3, r1
 8001f3c:	011b      	lsls	r3, r3, #4
 8001f3e:	1ad1      	subs	r1, r2, r3
 8001f40:	4b77      	ldr	r3, [pc, #476]	; (8002120 <main+0xc2c>)
 8001f42:	6019      	str	r1, [r3, #0]
		        acc_ms2_buf[buf_idx] = acc_ms2;
 8001f44:	4b76      	ldr	r3, [pc, #472]	; (8002120 <main+0xc2c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a77      	ldr	r2, [pc, #476]	; (8002128 <main+0xc34>)
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	4413      	add	r3, r2
 8001f4e:	f507 627a 	add.w	r2, r7, #4000	; 0xfa0
 8001f52:	6812      	ldr	r2, [r2, #0]
 8001f54:	601a      	str	r2, [r3, #0]
		        ++points_total;
 8001f56:	4b75      	ldr	r3, [pc, #468]	; (800212c <main+0xc38>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	4a73      	ldr	r2, [pc, #460]	; (800212c <main+0xc38>)
 8001f5e:	6013      	str	r3, [r2, #0]

		        /* ===== 3.  /  ===== */
		        char line[32];
		        snprintf(line, sizeof(line),
 8001f60:	4b6b      	ldr	r3, [pc, #428]	; (8002110 <main+0xc1c>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	461c      	mov	r4, r3
 8001f66:	f507 637a 	add.w	r3, r7, #4000	; 0xfa0
 8001f6a:	6818      	ldr	r0, [r3, #0]
 8001f6c:	f7fe faec 	bl	8000548 <__aeabi_f2d>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	1d38      	adds	r0, r7, #4
 8001f76:	e9cd 2300 	strd	r2, r3, [sp]
 8001f7a:	4623      	mov	r3, r4
 8001f7c:	4a6c      	ldr	r2, [pc, #432]	; (8002130 <main+0xc3c>)
 8001f7e:	2120      	movs	r1, #32
 8001f80:	f00c fd94 	bl	800eaac <sniprintf>
		                 "%c: %+7.3f m/s^2\r\n", cur_dir, acc_ms2);

		        strncpy(txt_buffer[txt_idx], line, sizeof(line));
 8001f84:	4b6b      	ldr	r3, [pc, #428]	; (8002134 <main+0xc40>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	015b      	lsls	r3, r3, #5
 8001f8a:	4a6b      	ldr	r2, [pc, #428]	; (8002138 <main+0xc44>)
 8001f8c:	4413      	add	r3, r2
 8001f8e:	1d39      	adds	r1, r7, #4
 8001f90:	2220      	movs	r2, #32
 8001f92:	4618      	mov	r0, r3
 8001f94:	f00c febe 	bl	800ed14 <strncpy>
		        if (++txt_idx >= FILE_FLUSH_LINES)
 8001f98:	4b66      	ldr	r3, [pc, #408]	; (8002134 <main+0xc40>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	4a65      	ldr	r2, [pc, #404]	; (8002134 <main+0xc40>)
 8001fa0:	6013      	str	r3, [r2, #0]
 8001fa2:	4b64      	ldr	r3, [pc, #400]	; (8002134 <main+0xc40>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2b3f      	cmp	r3, #63	; 0x3f
 8001fa8:	dd09      	ble.n	8001fbe <main+0xaca>
		        {
		            buffered_append_txt_lines(data_path,
 8001faa:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8001fae:	2240      	movs	r2, #64	; 0x40
 8001fb0:	4961      	ldr	r1, [pc, #388]	; (8002138 <main+0xc44>)
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f000 fd26 	bl	8002a04 <buffered_append_txt_lines>
		                                      txt_buffer,
		                                      FILE_FLUSH_LINES);
		            txt_idx = 0;
 8001fb8:	4b5e      	ldr	r3, [pc, #376]	; (8002134 <main+0xc40>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
		        }

		        /* ===== 4.  ===== */
		        if (wave_show && points_total > 1)
 8001fbe:	4b5f      	ldr	r3, [pc, #380]	; (800213c <main+0xc48>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d074      	beq.n	80020b0 <main+0xbbc>
 8001fc6:	4b59      	ldr	r3, [pc, #356]	; (800212c <main+0xc38>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d970      	bls.n	80020b0 <main+0xbbc>
		        {
		            const float px_per_ms2 = BASE_PIXEL_SCALE * g_y_mult;
 8001fce:	4b5c      	ldr	r3, [pc, #368]	; (8002140 <main+0xc4c>)
 8001fd0:	edd3 7a00 	vldr	s15, [r3]
 8001fd4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001fd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fdc:	f607 739c 	addw	r3, r7, #3996	; 0xf9c
 8001fe0:	edc3 7a00 	vstr	s15, [r3]

		            int16_t x_prev = (buf_idx == 0) ? (BUFF_SIZE - 1)
 8001fe4:	4b4e      	ldr	r3, [pc, #312]	; (8002120 <main+0xc2c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d006      	beq.n	8001ffa <main+0xb06>
		                                            : (buf_idx - 1);
 8001fec:	4b4c      	ldr	r3, [pc, #304]	; (8002120 <main+0xc2c>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	b29b      	uxth	r3, r3
		            int16_t x_prev = (buf_idx == 0) ? (BUFF_SIZE - 1)
 8001ff6:	b21b      	sxth	r3, r3
 8001ff8:	e000      	b.n	8001ffc <main+0xb08>
 8001ffa:	23ef      	movs	r3, #239	; 0xef
 8001ffc:	f8a7 3f9a 	strh.w	r3, [r7, #3994]	; 0xf9a
		            int16_t y_prev = (int16_t)(LCD_Y_ZERO
		                               - acc_ms2_buf[x_prev] * px_per_ms2);
 8002000:	f9b7 3f9a 	ldrsh.w	r3, [r7, #3994]	; 0xf9a
 8002004:	4a48      	ldr	r2, [pc, #288]	; (8002128 <main+0xc34>)
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	4413      	add	r3, r2
 800200a:	ed93 7a00 	vldr	s14, [r3]
 800200e:	f607 739c 	addw	r3, r7, #3996	; 0xf9c
 8002012:	edd3 7a00 	vldr	s15, [r3]
 8002016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800201a:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002144 <main+0xc50>
 800201e:	ee77 7a67 	vsub.f32	s15, s14, s15
		            int16_t y_prev = (int16_t)(LCD_Y_ZERO
 8002022:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002026:	ee17 3a90 	vmov	r3, s15
 800202a:	f8a7 3f98 	strh.w	r3, [r7, #3992]	; 0xf98
		            int16_t y_now  = (int16_t)(LCD_Y_ZERO
		                               - acc_ms2          * px_per_ms2);
 800202e:	f507 637a 	add.w	r3, r7, #4000	; 0xfa0
 8002032:	ed93 7a00 	vldr	s14, [r3]
 8002036:	f607 739c 	addw	r3, r7, #3996	; 0xf9c
 800203a:	edd3 7a00 	vldr	s15, [r3]
 800203e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002042:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002144 <main+0xc50>
 8002046:	ee77 7a67 	vsub.f32	s15, s14, s15
		            int16_t y_now  = (int16_t)(LCD_Y_ZERO
 800204a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800204e:	ee17 3a90 	vmov	r3, s15
 8002052:	f8a7 3f96 	strh.w	r3, [r7, #3990]	; 0xf96

		            /*  */
		            y_prev = (y_prev < 0)   ? 0 : (y_prev > 319 ? 319 : y_prev);
 8002056:	f9b7 3f98 	ldrsh.w	r3, [r7, #3992]	; 0xf98
 800205a:	2b00      	cmp	r3, #0
 800205c:	db08      	blt.n	8002070 <main+0xb7c>
 800205e:	f9b7 3f98 	ldrsh.w	r3, [r7, #3992]	; 0xf98
 8002062:	f240 123f 	movw	r2, #319	; 0x13f
 8002066:	4293      	cmp	r3, r2
 8002068:	bfa8      	it	ge
 800206a:	4613      	movge	r3, r2
 800206c:	b21b      	sxth	r3, r3
 800206e:	e000      	b.n	8002072 <main+0xb7e>
 8002070:	2300      	movs	r3, #0
 8002072:	f8a7 3f98 	strh.w	r3, [r7, #3992]	; 0xf98
		            y_now  = (y_now  < 0)   ? 0 : (y_now  > 319 ? 319 : y_now);
 8002076:	f9b7 3f96 	ldrsh.w	r3, [r7, #3990]	; 0xf96
 800207a:	2b00      	cmp	r3, #0
 800207c:	db08      	blt.n	8002090 <main+0xb9c>
 800207e:	f9b7 3f96 	ldrsh.w	r3, [r7, #3990]	; 0xf96
 8002082:	f240 123f 	movw	r2, #319	; 0x13f
 8002086:	4293      	cmp	r3, r2
 8002088:	bfa8      	it	ge
 800208a:	4613      	movge	r3, r2
 800208c:	b21b      	sxth	r3, r3
 800208e:	e000      	b.n	8002092 <main+0xb9e>
 8002090:	2300      	movs	r3, #0
 8002092:	f8a7 3f96 	strh.w	r3, [r7, #3990]	; 0xf96

		            lcd_draw_line(x_prev, y_prev, buf_idx, y_now, 0x001F);
 8002096:	f8b7 0f9a 	ldrh.w	r0, [r7, #3994]	; 0xf9a
 800209a:	f8b7 1f98 	ldrh.w	r1, [r7, #3992]	; 0xf98
 800209e:	4b20      	ldr	r3, [pc, #128]	; (8002120 <main+0xc2c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	f8b7 3f96 	ldrh.w	r3, [r7, #3990]	; 0xf96
 80020a8:	241f      	movs	r4, #31
 80020aa:	9400      	str	r4, [sp, #0]
 80020ac:	f003 ff7e 	bl	8005fac <lcd_draw_line>
		        }

		        /* ===== 5.  ===== */
		        if (buf_idx == (BUFF_SIZE - 5))
 80020b0:	4b1b      	ldr	r3, [pc, #108]	; (8002120 <main+0xc2c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2beb      	cmp	r3, #235	; 0xeb
 80020b6:	f040 8085 	bne.w	80021c4 <main+0xcd0>
		        {
		            lcd_fill(0, 0, 239, 319, 0xFFFF);  // 
 80020ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020be:	9300      	str	r3, [sp, #0]
 80020c0:	f240 133f 	movw	r3, #319	; 0x13f
 80020c4:	22ef      	movs	r2, #239	; 0xef
 80020c6:	2100      	movs	r1, #0
 80020c8:	2000      	movs	r0, #0
 80020ca:	f003 ff31 	bl	8005f30 <lcd_fill>
		            if (wave_show)
 80020ce:	4b1b      	ldr	r3, [pc, #108]	; (800213c <main+0xc48>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d018      	beq.n	8002108 <main+0xc14>
		            {
		                lcd_show_string(0, 0, 240, 16, 16, data_path, BLUE);
 80020d6:	231f      	movs	r3, #31
 80020d8:	9302      	str	r3, [sp, #8]
 80020da:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80020de:	9301      	str	r3, [sp, #4]
 80020e0:	2310      	movs	r3, #16
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	2310      	movs	r3, #16
 80020e6:	22f0      	movs	r2, #240	; 0xf0
 80020e8:	2100      	movs	r1, #0
 80020ea:	2000      	movs	r0, #0
 80020ec:	f004 f8c2 	bl	8006274 <lcd_show_string>
		                lcd_show_string(0, 20, 240, 16, 16, line,     BLUE);
 80020f0:	231f      	movs	r3, #31
 80020f2:	9302      	str	r3, [sp, #8]
 80020f4:	1d3b      	adds	r3, r7, #4
 80020f6:	9301      	str	r3, [sp, #4]
 80020f8:	2310      	movs	r3, #16
 80020fa:	9300      	str	r3, [sp, #0]
 80020fc:	2310      	movs	r3, #16
 80020fe:	22f0      	movs	r2, #240	; 0xf0
 8002100:	2114      	movs	r1, #20
 8002102:	2000      	movs	r0, #0
 8002104:	f004 f8b6 	bl	8006274 <lcd_show_string>
		            }

		            /*  5  */
		            for (int k = 0; k < 6; ++k)
 8002108:	2300      	movs	r3, #0
 800210a:	f8c7 3fb8 	str.w	r3, [r7, #4024]	; 0xfb8
 800210e:	e043      	b.n	8002198 <main+0xca4>
 8002110:	20000005 	.word	0x20000005
 8002114:	08006451 	.word	0x08006451
 8002118:	20000e98 	.word	0x20000e98
 800211c:	20000004 	.word	0x20000004
 8002120:	20000e90 	.word	0x20000e90
 8002124:	88888889 	.word	0x88888889
 8002128:	200002cc 	.word	0x200002cc
 800212c:	20000e94 	.word	0x20000e94
 8002130:	08010fdc 	.word	0x08010fdc
 8002134:	20000e8c 	.word	0x20000e8c
 8002138:	2000068c 	.word	0x2000068c
 800213c:	20000ea8 	.word	0x20000ea8
 8002140:	20000000 	.word	0x20000000
 8002144:	43480000 	.word	0x43480000
 8002148:	432f0000 	.word	0x432f0000
		            {
		                int y = LCD_Y_ZERO - 25 + 10 * k;
 800214c:	f8d7 2fb8 	ldr.w	r2, [r7, #4024]	; 0xfb8
 8002150:	4613      	mov	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	ee07 3a90 	vmov	s15, r3
 800215c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002160:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8002148 <main+0xc54>
 8002164:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002168:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800216c:	ee17 3a90 	vmov	r3, s15
 8002170:	f8c7 3f90 	str.w	r3, [r7, #3984]	; 0xf90
		                lcd_draw_line(5, y, 234, y, 0x07FF);
 8002174:	f8d7 3f90 	ldr.w	r3, [r7, #3984]	; 0xf90
 8002178:	b299      	uxth	r1, r3
 800217a:	f8d7 3f90 	ldr.w	r3, [r7, #3984]	; 0xf90
 800217e:	b29b      	uxth	r3, r3
 8002180:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002184:	9200      	str	r2, [sp, #0]
 8002186:	22ea      	movs	r2, #234	; 0xea
 8002188:	2005      	movs	r0, #5
 800218a:	f003 ff0f 	bl	8005fac <lcd_draw_line>
		            for (int k = 0; k < 6; ++k)
 800218e:	f8d7 3fb8 	ldr.w	r3, [r7, #4024]	; 0xfb8
 8002192:	3301      	adds	r3, #1
 8002194:	f8c7 3fb8 	str.w	r3, [r7, #4024]	; 0xfb8
 8002198:	f8d7 3fb8 	ldr.w	r3, [r7, #4024]	; 0xfb8
 800219c:	2b05      	cmp	r3, #5
 800219e:	ddd5      	ble.n	800214c <main+0xc58>
		            }
		            lcd_draw_line(5,   LCD_Y_ZERO - 25,
 80021a0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	23e1      	movs	r3, #225	; 0xe1
 80021a8:	2205      	movs	r2, #5
 80021aa:	21af      	movs	r1, #175	; 0xaf
 80021ac:	2005      	movs	r0, #5
 80021ae:	f003 fefd 	bl	8005fac <lcd_draw_line>
		                          5,   LCD_Y_ZERO + 25, 0x07FF);
		            lcd_draw_line(234, LCD_Y_ZERO - 25,
 80021b2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	23e1      	movs	r3, #225	; 0xe1
 80021ba:	22ea      	movs	r2, #234	; 0xea
 80021bc:	21af      	movs	r1, #175	; 0xaf
 80021be:	20ea      	movs	r0, #234	; 0xea
 80021c0:	f003 fef4 	bl	8005fac <lcd_draw_line>
		        }
		    } /* (end of X-skip block) */

		    /* ===== 6.  ===== */
		    static uint32_t disp_cnt = 0;
		    if (wave_show && (++disp_cnt % 20 == 0))
 80021c4:	4b22      	ldr	r3, [pc, #136]	; (8002250 <main+0xd5c>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d035      	beq.n	8002238 <main+0xd44>
 80021cc:	4b21      	ldr	r3, [pc, #132]	; (8002254 <main+0xd60>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	3301      	adds	r3, #1
 80021d2:	4a20      	ldr	r2, [pc, #128]	; (8002254 <main+0xd60>)
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	4b1f      	ldr	r3, [pc, #124]	; (8002254 <main+0xd60>)
 80021d8:	6819      	ldr	r1, [r3, #0]
 80021da:	4b1f      	ldr	r3, [pc, #124]	; (8002258 <main+0xd64>)
 80021dc:	fba3 2301 	umull	r2, r3, r3, r1
 80021e0:	091a      	lsrs	r2, r3, #4
 80021e2:	4613      	mov	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	1aca      	subs	r2, r1, r3
 80021ec:	2a00      	cmp	r2, #0
 80021ee:	d123      	bne.n	8002238 <main+0xd44>
		    {
		        lcd_show_string(0, 0, 240, 16, 16, data_path, BLUE);
 80021f0:	231f      	movs	r3, #31
 80021f2:	9302      	str	r3, [sp, #8]
 80021f4:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80021f8:	9301      	str	r3, [sp, #4]
 80021fa:	2310      	movs	r3, #16
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	2310      	movs	r3, #16
 8002200:	22f0      	movs	r2, #240	; 0xf0
 8002202:	2100      	movs	r1, #0
 8002204:	2000      	movs	r0, #0
 8002206:	f004 f835 	bl	8006274 <lcd_show_string>
		        /*  line  */
		        lcd_show_string(0, 20, 240, 16, 16,
		                        txt_buffer[(txt_idx ? txt_idx : FILE_FLUSH_LINES) - 1],
 800220a:	4b14      	ldr	r3, [pc, #80]	; (800225c <main+0xd68>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d003      	beq.n	800221a <main+0xd26>
 8002212:	4b12      	ldr	r3, [pc, #72]	; (800225c <main+0xd68>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	3b01      	subs	r3, #1
 8002218:	e000      	b.n	800221c <main+0xd28>
 800221a:	233f      	movs	r3, #63	; 0x3f
 800221c:	015b      	lsls	r3, r3, #5
 800221e:	4a10      	ldr	r2, [pc, #64]	; (8002260 <main+0xd6c>)
 8002220:	4413      	add	r3, r2
		        lcd_show_string(0, 20, 240, 16, 16,
 8002222:	221f      	movs	r2, #31
 8002224:	9202      	str	r2, [sp, #8]
 8002226:	9301      	str	r3, [sp, #4]
 8002228:	2310      	movs	r3, #16
 800222a:	9300      	str	r3, [sp, #0]
 800222c:	2310      	movs	r3, #16
 800222e:	22f0      	movs	r2, #240	; 0xf0
 8002230:	2114      	movs	r1, #20
 8002232:	2000      	movs	r0, #0
 8002234:	f004 f81e 	bl	8006274 <lcd_show_string>
		                        BLUE);
		    }

		    nums_points++;   /*  */
 8002238:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <main+0xd70>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	3301      	adds	r3, #1
 800223e:	4a09      	ldr	r2, [pc, #36]	; (8002264 <main+0xd70>)
 8002240:	6013      	str	r3, [r2, #0]
		while (state == 2)
 8002242:	4b09      	ldr	r3, [pc, #36]	; (8002268 <main+0xd74>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b02      	cmp	r3, #2
 8002248:	f43f ae2a 	beq.w	8001ea0 <main+0x9ac>
	while (1) {
 800224c:	f7ff b9bf 	b.w	80015ce <main+0xda>
 8002250:	20000ea8 	.word	0x20000ea8
 8002254:	20000eb0 	.word	0x20000eb0
 8002258:	cccccccd 	.word	0xcccccccd
 800225c:	20000e8c 	.word	0x20000e8c
 8002260:	2000068c 	.word	0x2000068c
 8002264:	200002a8 	.word	0x200002a8
 8002268:	200002b0 	.word	0x200002b0

0800226c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b094      	sub	sp, #80	; 0x50
 8002270:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002272:	f107 0320 	add.w	r3, r7, #32
 8002276:	2230      	movs	r2, #48	; 0x30
 8002278:	2100      	movs	r1, #0
 800227a:	4618      	mov	r0, r3
 800227c:	f00c fd42 	bl	800ed04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002280:	f107 030c 	add.w	r3, r7, #12
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
 800228e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002290:	2300      	movs	r3, #0
 8002292:	60bb      	str	r3, [r7, #8]
 8002294:	4b28      	ldr	r3, [pc, #160]	; (8002338 <SystemClock_Config+0xcc>)
 8002296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002298:	4a27      	ldr	r2, [pc, #156]	; (8002338 <SystemClock_Config+0xcc>)
 800229a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800229e:	6413      	str	r3, [r2, #64]	; 0x40
 80022a0:	4b25      	ldr	r3, [pc, #148]	; (8002338 <SystemClock_Config+0xcc>)
 80022a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022ac:	2300      	movs	r3, #0
 80022ae:	607b      	str	r3, [r7, #4]
 80022b0:	4b22      	ldr	r3, [pc, #136]	; (800233c <SystemClock_Config+0xd0>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a21      	ldr	r2, [pc, #132]	; (800233c <SystemClock_Config+0xd0>)
 80022b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022ba:	6013      	str	r3, [r2, #0]
 80022bc:	4b1f      	ldr	r3, [pc, #124]	; (800233c <SystemClock_Config+0xd0>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022c4:	607b      	str	r3, [r7, #4]
 80022c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022c8:	2301      	movs	r3, #1
 80022ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80022d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022d2:	2302      	movs	r3, #2
 80022d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80022da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80022dc:	2304      	movs	r3, #4
 80022de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80022e0:	23a8      	movs	r3, #168	; 0xa8
 80022e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022e4:	2302      	movs	r3, #2
 80022e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80022e8:	2307      	movs	r3, #7
 80022ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022ec:	f107 0320 	add.w	r3, r7, #32
 80022f0:	4618      	mov	r0, r3
 80022f2:	f005 fc03 	bl	8007afc <HAL_RCC_OscConfig>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80022fc:	f000 f820 	bl	8002340 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002300:	230f      	movs	r3, #15
 8002302:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002304:	2302      	movs	r3, #2
 8002306:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800230c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002310:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002312:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002316:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002318:	f107 030c 	add.w	r3, r7, #12
 800231c:	2105      	movs	r1, #5
 800231e:	4618      	mov	r0, r3
 8002320:	f005 fe64 	bl	8007fec <HAL_RCC_ClockConfig>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800232a:	f000 f809 	bl	8002340 <Error_Handler>
  }
}
 800232e:	bf00      	nop
 8002330:	3750      	adds	r7, #80	; 0x50
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40023800 	.word	0x40023800
 800233c:	40007000 	.word	0x40007000

08002340 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002344:	b672      	cpsid	i
}
 8002346:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002348:	e7fe      	b.n	8002348 <Error_Handler+0x8>
	...

0800234c <create_and_write_txt>:

// TXT
/**
TXT
 */
int create_and_write_txt(void) {
 800234c:	b5b0      	push	{r4, r5, r7, lr}
 800234e:	f5ad 6d9b 	sub.w	sp, sp, #1240	; 0x4d8
 8002352:	af04      	add	r7, sp, #16
    FATFS SDFatFS;     // 
    FIL MyFile;        // 
    FRESULT res;       // FATFS 
    UINT byteswritten; // 
    char buffer[] = "Hello World,By TangZiheng\n";
 8002354:	f507 6399 	add.w	r3, r7, #1224	; 0x4c8
 8002358:	f5a3 6391 	sub.w	r3, r3, #1160	; 0x488
 800235c:	4a69      	ldr	r2, [pc, #420]	; (8002504 <create_and_write_txt+0x1b8>)
 800235e:	461c      	mov	r4, r3
 8002360:	4615      	mov	r5, r2
 8002362:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002364:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002366:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800236a:	c403      	stmia	r4!, {r0, r1}
 800236c:	8022      	strh	r2, [r4, #0]
 800236e:	3402      	adds	r4, #2
 8002370:	0c13      	lsrs	r3, r2, #16
 8002372:	7023      	strb	r3, [r4, #0]
//        lcd_show_string(0, 0, 200, 16, 16, "Mount SD Failed!", RED);
//        return -1;
//    }


	res = f_mount(&SDFatFS, SDPath, 1);
 8002374:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8002378:	2201      	movs	r2, #1
 800237a:	4963      	ldr	r1, [pc, #396]	; (8002508 <create_and_write_txt+0x1bc>)
 800237c:	4618      	mov	r0, r3
 800237e:	f00a ff53 	bl	800d228 <f_mount>
 8002382:	4603      	mov	r3, r0
 8002384:	f887 34c3 	strb.w	r3, [r7, #1219]	; 0x4c3
	if (res != FR_OK) {
 8002388:	f897 34c3 	ldrb.w	r3, [r7, #1219]	; 0x4c3
 800238c:	2b00      	cmp	r3, #0
 800238e:	d05e      	beq.n	800244e <create_and_write_txt+0x102>
		char err_msg[64];

		//  1
		const char* errmsg;
		switch (res) {
 8002390:	f897 34c3 	ldrb.w	r3, [r7, #1219]	; 0x4c3
 8002394:	3b01      	subs	r3, #1
 8002396:	2b0d      	cmp	r3, #13
 8002398:	d83e      	bhi.n	8002418 <create_and_write_txt+0xcc>
 800239a:	a201      	add	r2, pc, #4	; (adr r2, 80023a0 <create_and_write_txt+0x54>)
 800239c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023a0:	080023d9 	.word	0x080023d9
 80023a4:	080023e1 	.word	0x080023e1
 80023a8:	080023e9 	.word	0x080023e9
 80023ac:	08002419 	.word	0x08002419
 80023b0:	08002409 	.word	0x08002409
 80023b4:	08002419 	.word	0x08002419
 80023b8:	08002419 	.word	0x08002419
 80023bc:	08002419 	.word	0x08002419
 80023c0:	08002419 	.word	0x08002419
 80023c4:	08002419 	.word	0x08002419
 80023c8:	080023f9 	.word	0x080023f9
 80023cc:	08002401 	.word	0x08002401
 80023d0:	080023f1 	.word	0x080023f1
 80023d4:	08002411 	.word	0x08002411
			case FR_DISK_ERR: errmsg = "Disk error"; break;
 80023d8:	4b4c      	ldr	r3, [pc, #304]	; (800250c <create_and_write_txt+0x1c0>)
 80023da:	f8c7 34c4 	str.w	r3, [r7, #1220]	; 0x4c4
 80023de:	e01f      	b.n	8002420 <create_and_write_txt+0xd4>
			case FR_INT_ERR: errmsg = "Internal error"; break;
 80023e0:	4b4b      	ldr	r3, [pc, #300]	; (8002510 <create_and_write_txt+0x1c4>)
 80023e2:	f8c7 34c4 	str.w	r3, [r7, #1220]	; 0x4c4
 80023e6:	e01b      	b.n	8002420 <create_and_write_txt+0xd4>
			case FR_NOT_READY: errmsg = "Not ready"; break;
 80023e8:	4b4a      	ldr	r3, [pc, #296]	; (8002514 <create_and_write_txt+0x1c8>)
 80023ea:	f8c7 34c4 	str.w	r3, [r7, #1220]	; 0x4c4
 80023ee:	e017      	b.n	8002420 <create_and_write_txt+0xd4>
			case FR_NO_FILESYSTEM: errmsg = "No filesystem"; break;
 80023f0:	4b49      	ldr	r3, [pc, #292]	; (8002518 <create_and_write_txt+0x1cc>)
 80023f2:	f8c7 34c4 	str.w	r3, [r7, #1220]	; 0x4c4
 80023f6:	e013      	b.n	8002420 <create_and_write_txt+0xd4>
			case FR_INVALID_DRIVE: errmsg = "Invalid drive"; break;
 80023f8:	4b48      	ldr	r3, [pc, #288]	; (800251c <create_and_write_txt+0x1d0>)
 80023fa:	f8c7 34c4 	str.w	r3, [r7, #1220]	; 0x4c4
 80023fe:	e00f      	b.n	8002420 <create_and_write_txt+0xd4>
			case FR_NOT_ENABLED: errmsg = "Not enabled"; break;
 8002400:	4b47      	ldr	r3, [pc, #284]	; (8002520 <create_and_write_txt+0x1d4>)
 8002402:	f8c7 34c4 	str.w	r3, [r7, #1220]	; 0x4c4
 8002406:	e00b      	b.n	8002420 <create_and_write_txt+0xd4>
			case FR_NO_PATH: errmsg = "No path"; break;
 8002408:	4b46      	ldr	r3, [pc, #280]	; (8002524 <create_and_write_txt+0x1d8>)
 800240a:	f8c7 34c4 	str.w	r3, [r7, #1220]	; 0x4c4
 800240e:	e007      	b.n	8002420 <create_and_write_txt+0xd4>
			case FR_MKFS_ABORTED: errmsg = "Mkfs aborted"; break;
 8002410:	4b45      	ldr	r3, [pc, #276]	; (8002528 <create_and_write_txt+0x1dc>)
 8002412:	f8c7 34c4 	str.w	r3, [r7, #1220]	; 0x4c4
 8002416:	e003      	b.n	8002420 <create_and_write_txt+0xd4>
			default: errmsg = "Other error"; break;
 8002418:	4b44      	ldr	r3, [pc, #272]	; (800252c <create_and_write_txt+0x1e0>)
 800241a:	f8c7 34c4 	str.w	r3, [r7, #1220]	; 0x4c4
 800241e:	bf00      	nop
		}

    snprintf(err_msg, sizeof(err_msg), "Mount failed: %s", errmsg);
 8002420:	4638      	mov	r0, r7
 8002422:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	; 0x4c4
 8002426:	4a42      	ldr	r2, [pc, #264]	; (8002530 <create_and_write_txt+0x1e4>)
 8002428:	2140      	movs	r1, #64	; 0x40
 800242a:	f00c fb3f 	bl	800eaac <sniprintf>
    lcd_show_string(0, 0, 200, 16, 16, err_msg, RED);
 800242e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002432:	9302      	str	r3, [sp, #8]
 8002434:	463b      	mov	r3, r7
 8002436:	9301      	str	r3, [sp, #4]
 8002438:	2310      	movs	r3, #16
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	2310      	movs	r3, #16
 800243e:	22c8      	movs	r2, #200	; 0xc8
 8002440:	2100      	movs	r1, #0
 8002442:	2000      	movs	r0, #0
 8002444:	f003 ff16 	bl	8006274 <lcd_show_string>
    return -1;
 8002448:	f04f 33ff 	mov.w	r3, #4294967295
 800244c:	e054      	b.n	80024f8 <create_and_write_txt+0x1ac>
}

    // 2. ?TXT ()
    res = f_open(&MyFile, "HELLO.TXT", FA_CREATE_ALWAYS | FA_WRITE);
 800244e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002452:	220a      	movs	r2, #10
 8002454:	4937      	ldr	r1, [pc, #220]	; (8002534 <create_and_write_txt+0x1e8>)
 8002456:	4618      	mov	r0, r3
 8002458:	f00a ff2c 	bl	800d2b4 <f_open>
 800245c:	4603      	mov	r3, r0
 800245e:	f887 34c3 	strb.w	r3, [r7, #1219]	; 0x4c3
    if (res != FR_OK) {
 8002462:	f897 34c3 	ldrb.w	r3, [r7, #1219]	; 0x4c3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00f      	beq.n	800248a <create_and_write_txt+0x13e>
        // LCD
        lcd_show_string(0, 0, 200, 16, 16, "Open File Failed!", RED);
 800246a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800246e:	9302      	str	r3, [sp, #8]
 8002470:	4b31      	ldr	r3, [pc, #196]	; (8002538 <create_and_write_txt+0x1ec>)
 8002472:	9301      	str	r3, [sp, #4]
 8002474:	2310      	movs	r3, #16
 8002476:	9300      	str	r3, [sp, #0]
 8002478:	2310      	movs	r3, #16
 800247a:	22c8      	movs	r2, #200	; 0xc8
 800247c:	2100      	movs	r1, #0
 800247e:	2000      	movs	r0, #0
 8002480:	f003 fef8 	bl	8006274 <lcd_show_string>
        return -2;
 8002484:	f06f 0301 	mvn.w	r3, #1
 8002488:	e036      	b.n	80024f8 <create_and_write_txt+0x1ac>
    }

    // 3. ?
    res = f_write(&MyFile, buffer, sizeof(buffer) - 1, &byteswritten);
 800248a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800248e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8002492:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8002496:	221a      	movs	r2, #26
 8002498:	f00b fa09 	bl	800d8ae <f_write>
 800249c:	4603      	mov	r3, r0
 800249e:	f887 34c3 	strb.w	r3, [r7, #1219]	; 0x4c3
    if (res != FR_OK || byteswritten == 0) {
 80024a2:	f897 34c3 	ldrb.w	r3, [r7, #1219]	; 0x4c3
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d106      	bne.n	80024b8 <create_and_write_txt+0x16c>
 80024aa:	f507 6399 	add.w	r3, r7, #1224	; 0x4c8
 80024ae:	f2a3 436c 	subw	r3, r3, #1132	; 0x46c
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d114      	bne.n	80024e2 <create_and_write_txt+0x196>
        // LCD
        lcd_show_string(0, 0, 200, 16, 16, "Write File Failed!", RED);
 80024b8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80024bc:	9302      	str	r3, [sp, #8]
 80024be:	4b1f      	ldr	r3, [pc, #124]	; (800253c <create_and_write_txt+0x1f0>)
 80024c0:	9301      	str	r3, [sp, #4]
 80024c2:	2310      	movs	r3, #16
 80024c4:	9300      	str	r3, [sp, #0]
 80024c6:	2310      	movs	r3, #16
 80024c8:	22c8      	movs	r2, #200	; 0xc8
 80024ca:	2100      	movs	r1, #0
 80024cc:	2000      	movs	r0, #0
 80024ce:	f003 fed1 	bl	8006274 <lcd_show_string>
        f_close(&MyFile);
 80024d2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80024d6:	4618      	mov	r0, r3
 80024d8:	f00b fbdc 	bl	800dc94 <f_close>
        return -3;
 80024dc:	f06f 0302 	mvn.w	r3, #2
 80024e0:	e00a      	b.n	80024f8 <create_and_write_txt+0x1ac>
    }

    // 4. 
    f_close(&MyFile);
 80024e2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80024e6:	4618      	mov	r0, r3
 80024e8:	f00b fbd4 	bl	800dc94 <f_close>

    // 5. 
    f_mount(NULL, SDPath, 1);
 80024ec:	2201      	movs	r2, #1
 80024ee:	4906      	ldr	r1, [pc, #24]	; (8002508 <create_and_write_txt+0x1bc>)
 80024f0:	2000      	movs	r0, #0
 80024f2:	f00a fe99 	bl	800d228 <f_mount>

    // ?LCD
    //lcd_show_string(0, 0, 200, 16, 16, "File Write Success!", BLACK);
    return 0;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	f507 6799 	add.w	r7, r7, #1224	; 0x4c8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bdb0      	pop	{r4, r5, r7, pc}
 8002502:	bf00      	nop
 8002504:	080110bc 	.word	0x080110bc
 8002508:	20001030 	.word	0x20001030
 800250c:	08010ffc 	.word	0x08010ffc
 8002510:	08011008 	.word	0x08011008
 8002514:	08011018 	.word	0x08011018
 8002518:	08011024 	.word	0x08011024
 800251c:	08011034 	.word	0x08011034
 8002520:	08011044 	.word	0x08011044
 8002524:	08011050 	.word	0x08011050
 8002528:	08011058 	.word	0x08011058
 800252c:	08011068 	.word	0x08011068
 8002530:	08011074 	.word	0x08011074
 8002534:	08011088 	.word	0x08011088
 8002538:	08011094 	.word	0x08011094
 800253c:	080110a8 	.word	0x080110a8

08002540 <display_sd_card_files>:

    __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
}

// SD
int display_sd_card_files(void) {
 8002540:	b580      	push	{r7, lr}
 8002542:	f5ad 7d26 	sub.w	sp, sp, #664	; 0x298
 8002546:	af04      	add	r7, sp, #16
    FATFS fs;
    FILINFO fno;
    DIR dir;
    FRESULT res;
    int y_offset = 24;
 8002548:	2318      	movs	r3, #24
 800254a:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
    int file_count = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280

    // SD
    res = f_mount(&fs, SDPath, 1);
 8002554:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002558:	2201      	movs	r2, #1
 800255a:	493f      	ldr	r1, [pc, #252]	; (8002658 <display_sd_card_files+0x118>)
 800255c:	4618      	mov	r0, r3
 800255e:	f00a fe63 	bl	800d228 <f_mount>
 8002562:	4603      	mov	r3, r0
 8002564:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
    if (res != FR_OK) {
 8002568:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00f      	beq.n	8002590 <display_sd_card_files+0x50>
        lcd_show_string(0, y_offset, 200, 20, 12, "Mount SD Failed", BLACK);
 8002570:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8002574:	b299      	uxth	r1, r3
 8002576:	2300      	movs	r3, #0
 8002578:	9302      	str	r3, [sp, #8]
 800257a:	4b38      	ldr	r3, [pc, #224]	; (800265c <display_sd_card_files+0x11c>)
 800257c:	9301      	str	r3, [sp, #4]
 800257e:	230c      	movs	r3, #12
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	2314      	movs	r3, #20
 8002584:	22c8      	movs	r2, #200	; 0xc8
 8002586:	2000      	movs	r0, #0
 8002588:	f003 fe74 	bl	8006274 <lcd_show_string>
        return 0;
 800258c:	2300      	movs	r3, #0
 800258e:	e05e      	b.n	800264e <display_sd_card_files+0x10e>
    }

    // 
    res = f_opendir(&dir, "/");
 8002590:	1d3b      	adds	r3, r7, #4
 8002592:	4933      	ldr	r1, [pc, #204]	; (8002660 <display_sd_card_files+0x120>)
 8002594:	4618      	mov	r0, r3
 8002596:	f00b fba7 	bl	800dce8 <f_opendir>
 800259a:	4603      	mov	r3, r0
 800259c:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
    if (res == FR_OK) {
 80025a0:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d13d      	bne.n	8002624 <display_sd_card_files+0xe4>
        while (1) {
            res = f_readdir(&dir, &fno);  // 
 80025a8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80025ac:	1d3b      	adds	r3, r7, #4
 80025ae:	4611      	mov	r1, r2
 80025b0:	4618      	mov	r0, r3
 80025b2:	f00b fc32 	bl	800de1a <f_readdir>
 80025b6:	4603      	mov	r3, r0
 80025b8:	f887 327f 	strb.w	r3, [r7, #639]	; 0x27f
            if (res != FR_OK || fno.fname[0] == 0) {
 80025bc:	f897 327f 	ldrb.w	r3, [r7, #639]	; 0x27f
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d12a      	bne.n	800261a <display_sd_card_files+0xda>
 80025c4:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80025c8:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 80025cc:	7a5b      	ldrb	r3, [r3, #9]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d023      	beq.n	800261a <display_sd_card_files+0xda>
                break;  // 
            }

            if (!(fno.fattrib & AM_DIR)) {  // 
 80025d2:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80025d6:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 80025da:	7a1b      	ldrb	r3, [r3, #8]
 80025dc:	f003 0310 	and.w	r3, r3, #16
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1e1      	bne.n	80025a8 <display_sd_card_files+0x68>
                lcd_show_string(0, y_offset, 200, 20, 12, fno.fname, BLACK);
 80025e4:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 80025e8:	b299      	uxth	r1, r3
 80025ea:	2300      	movs	r3, #0
 80025ec:	9302      	str	r3, [sp, #8]
 80025ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80025f2:	3309      	adds	r3, #9
 80025f4:	9301      	str	r3, [sp, #4]
 80025f6:	230c      	movs	r3, #12
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	2314      	movs	r3, #20
 80025fc:	22c8      	movs	r2, #200	; 0xc8
 80025fe:	2000      	movs	r0, #0
 8002600:	f003 fe38 	bl	8006274 <lcd_show_string>
                y_offset += 12;
 8002604:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8002608:	330c      	adds	r3, #12
 800260a:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
                file_count++;
 800260e:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
 8002612:	3301      	adds	r3, #1
 8002614:	f8c7 3280 	str.w	r3, [r7, #640]	; 0x280
            res = f_readdir(&dir, &fno);  // 
 8002618:	e7c6      	b.n	80025a8 <display_sd_card_files+0x68>
            }
        }
        f_closedir(&dir);
 800261a:	1d3b      	adds	r3, r7, #4
 800261c:	4618      	mov	r0, r3
 800261e:	f00b fbd6 	bl	800ddce <f_closedir>
 8002622:	e00d      	b.n	8002640 <display_sd_card_files+0x100>
    } else {
        lcd_show_string(0, y_offset, 200, 20, 12, "Open Dir Failed", BLACK);
 8002624:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8002628:	b299      	uxth	r1, r3
 800262a:	2300      	movs	r3, #0
 800262c:	9302      	str	r3, [sp, #8]
 800262e:	4b0d      	ldr	r3, [pc, #52]	; (8002664 <display_sd_card_files+0x124>)
 8002630:	9301      	str	r3, [sp, #4]
 8002632:	230c      	movs	r3, #12
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	2314      	movs	r3, #20
 8002638:	22c8      	movs	r2, #200	; 0xc8
 800263a:	2000      	movs	r0, #0
 800263c:	f003 fe1a 	bl	8006274 <lcd_show_string>
    }

    // SD
    f_mount(NULL, SDPath, 1);
 8002640:	2201      	movs	r2, #1
 8002642:	4905      	ldr	r1, [pc, #20]	; (8002658 <display_sd_card_files+0x118>)
 8002644:	2000      	movs	r0, #0
 8002646:	f00a fdef 	bl	800d228 <f_mount>

    return file_count;  // 
 800264a:	f8d7 3280 	ldr.w	r3, [r7, #640]	; 0x280
}
 800264e:	4618      	mov	r0, r3
 8002650:	f507 7722 	add.w	r7, r7, #648	; 0x288
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	20001030 	.word	0x20001030
 800265c:	08011104 	.word	0x08011104
 8002660:	08011114 	.word	0x08011114
 8002664:	08011118 	.word	0x08011118

08002668 <create_data_file>:

// 
int create_data_file(int file_index) {
 8002668:	b580      	push	{r7, lr}
 800266a:	f5ad 6d90 	sub.w	sp, sp, #1152	; 0x480
 800266e:	af00      	add	r7, sp, #0
 8002670:	f507 6390 	add.w	r3, r7, #1152	; 0x480
 8002674:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 8002678:	6018      	str	r0, [r3, #0]
    FIL file;
    FRESULT res;
    char filename[20];

    //  "data1.txt", "data2.txt" 
    snprintf(filename, sizeof(filename), "data%d.txt", file_index);
 800267a:	f507 6390 	add.w	r3, r7, #1152	; 0x480
 800267e:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 8002682:	f107 0008 	add.w	r0, r7, #8
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a1d      	ldr	r2, [pc, #116]	; (8002700 <create_data_file+0x98>)
 800268a:	2114      	movs	r1, #20
 800268c:	f00c fa0e 	bl	800eaac <sniprintf>

    // SD
    res = f_mount(&fs, SDPath, 1);
 8002690:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 8002694:	2201      	movs	r2, #1
 8002696:	491b      	ldr	r1, [pc, #108]	; (8002704 <create_data_file+0x9c>)
 8002698:	4618      	mov	r0, r3
 800269a:	f00a fdc5 	bl	800d228 <f_mount>
 800269e:	4603      	mov	r3, r0
 80026a0:	f887 347f 	strb.w	r3, [r7, #1151]	; 0x47f
    if (res != FR_OK) {
 80026a4:	f897 347f 	ldrb.w	r3, [r7, #1151]	; 0x47f
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d002      	beq.n	80026b2 <create_data_file+0x4a>
        //printf("Mount SD Failed\n");
        return -1;
 80026ac:	f04f 33ff 	mov.w	r3, #4294967295
 80026b0:	e021      	b.n	80026f6 <create_data_file+0x8e>
    }

    // 
    res = f_open(&file, filename, FA_CREATE_ALWAYS | FA_WRITE);
 80026b2:	f107 0108 	add.w	r1, r7, #8
 80026b6:	f107 031c 	add.w	r3, r7, #28
 80026ba:	220a      	movs	r2, #10
 80026bc:	4618      	mov	r0, r3
 80026be:	f00a fdf9 	bl	800d2b4 <f_open>
 80026c2:	4603      	mov	r3, r0
 80026c4:	f887 347f 	strb.w	r3, [r7, #1151]	; 0x47f
    if (res != FR_OK) {
 80026c8:	f897 347f 	ldrb.w	r3, [r7, #1151]	; 0x47f
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d007      	beq.n	80026e0 <create_data_file+0x78>
        //printf("Create File Failed\n");
        f_mount(NULL, SDPath, 1);
 80026d0:	2201      	movs	r2, #1
 80026d2:	490c      	ldr	r1, [pc, #48]	; (8002704 <create_data_file+0x9c>)
 80026d4:	2000      	movs	r0, #0
 80026d6:	f00a fda7 	bl	800d228 <f_mount>
        return -1;
 80026da:	f04f 33ff 	mov.w	r3, #4294967295
 80026de:	e00a      	b.n	80026f6 <create_data_file+0x8e>
    }

    // 
    f_close(&file);
 80026e0:	f107 031c 	add.w	r3, r7, #28
 80026e4:	4618      	mov	r0, r3
 80026e6:	f00b fad5 	bl	800dc94 <f_close>

    // SD
    f_mount(NULL, SDPath, 1);
 80026ea:	2201      	movs	r2, #1
 80026ec:	4905      	ldr	r1, [pc, #20]	; (8002704 <create_data_file+0x9c>)
 80026ee:	2000      	movs	r0, #0
 80026f0:	f00a fd9a 	bl	800d228 <f_mount>

    //printf("File %s created successfully\n", filename);
    return 0;  // 0
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	f507 6790 	add.w	r7, r7, #1152	; 0x480
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	08011128 	.word	0x08011128
 8002704:	20001030 	.word	0x20001030

08002708 <get_file_name_by_index>:

// 
int get_file_name_by_index(int index, char *filename) {
 8002708:	b580      	push	{r7, lr}
 800270a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800270e:	af00      	add	r7, sp, #0
 8002710:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8002714:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 8002718:	6018      	str	r0, [r3, #0]
 800271a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800271e:	f5a3 7322 	sub.w	r3, r3, #648	; 0x288
 8002722:	6019      	str	r1, [r3, #0]
	__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_UPDATE);//
 8002724:	4b47      	ldr	r3, [pc, #284]	; (8002844 <get_file_name_by_index+0x13c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	68da      	ldr	r2, [r3, #12]
 800272a:	4b46      	ldr	r3, [pc, #280]	; (8002844 <get_file_name_by_index+0x13c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 0201 	bic.w	r2, r2, #1
 8002732:	60da      	str	r2, [r3, #12]

    FATFS fs;
    FILINFO fno;
    DIR dir;
    FRESULT res;
    int file_count = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284

    // SD
    res = f_mount(&fs, SDPath, 1);
 800273a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800273e:	2201      	movs	r2, #1
 8002740:	4941      	ldr	r1, [pc, #260]	; (8002848 <get_file_name_by_index+0x140>)
 8002742:	4618      	mov	r0, r3
 8002744:	f00a fd70 	bl	800d228 <f_mount>
 8002748:	4603      	mov	r3, r0
 800274a:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if (res != FR_OK) {
 800274e:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <get_file_name_by_index+0x5a>
        printf("Mount SD Failed\n");
 8002756:	483d      	ldr	r0, [pc, #244]	; (800284c <get_file_name_by_index+0x144>)
 8002758:	f00c f9a0 	bl	800ea9c <puts>
        return -1;
 800275c:	f04f 33ff 	mov.w	r3, #4294967295
 8002760:	e06b      	b.n	800283a <get_file_name_by_index+0x132>
    }

    // 
    res = f_opendir(&dir, "/");
 8002762:	f107 0308 	add.w	r3, r7, #8
 8002766:	493a      	ldr	r1, [pc, #232]	; (8002850 <get_file_name_by_index+0x148>)
 8002768:	4618      	mov	r0, r3
 800276a:	f00b fabd 	bl	800dce8 <f_opendir>
 800276e:	4603      	mov	r3, r0
 8002770:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
    if (res == FR_OK) {
 8002774:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8002778:	2b00      	cmp	r3, #0
 800277a:	d14c      	bne.n	8002816 <get_file_name_by_index+0x10e>
        while (1) {
            res = f_readdir(&dir, &fno);  // 
 800277c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002780:	f107 0308 	add.w	r3, r7, #8
 8002784:	4611      	mov	r1, r2
 8002786:	4618      	mov	r0, r3
 8002788:	f00b fb47 	bl	800de1a <f_readdir>
 800278c:	4603      	mov	r3, r0
 800278e:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
            if (res != FR_OK || fno.fname[0] == 0) {
 8002792:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8002796:	2b00      	cmp	r3, #0
 8002798:	d137      	bne.n	800280a <get_file_name_by_index+0x102>
 800279a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800279e:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 80027a2:	7a5b      	ldrb	r3, [r3, #9]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d030      	beq.n	800280a <get_file_name_by_index+0x102>
                break;  // 
            }

            if (!(fno.fattrib & AM_DIR)) {  // 
 80027a8:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80027ac:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 80027b0:	7a1b      	ldrb	r3, [r3, #8]
 80027b2:	f003 0310 	and.w	r3, r3, #16
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1e0      	bne.n	800277c <get_file_name_by_index+0x74>
                if (file_count == index) {
 80027ba:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80027be:	f5a3 7321 	sub.w	r3, r3, #644	; 0x284
 80027c2:	f8d7 2284 	ldr.w	r2, [r7, #644]	; 0x284
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d118      	bne.n	80027fe <get_file_name_by_index+0xf6>
                    strncpy(filename, fno.fname, 256);  // 
 80027cc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80027d0:	f103 0109 	add.w	r1, r3, #9
 80027d4:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80027d8:	f5a3 7322 	sub.w	r3, r3, #648	; 0x288
 80027dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027e0:	6818      	ldr	r0, [r3, #0]
 80027e2:	f00c fa97 	bl	800ed14 <strncpy>
                    f_closedir(&dir);
 80027e6:	f107 0308 	add.w	r3, r7, #8
 80027ea:	4618      	mov	r0, r3
 80027ec:	f00b faef 	bl	800ddce <f_closedir>
                    f_mount(NULL, SDPath, 1);
 80027f0:	2201      	movs	r2, #1
 80027f2:	4915      	ldr	r1, [pc, #84]	; (8002848 <get_file_name_by_index+0x140>)
 80027f4:	2000      	movs	r0, #0
 80027f6:	f00a fd17 	bl	800d228 <f_mount>
                    return 0;  // 0
 80027fa:	2300      	movs	r3, #0
 80027fc:	e01d      	b.n	800283a <get_file_name_by_index+0x132>
                }
                file_count++;
 80027fe:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8002802:	3301      	adds	r3, #1
 8002804:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
            res = f_readdir(&dir, &fno);  // 
 8002808:	e7b8      	b.n	800277c <get_file_name_by_index+0x74>
            }
        }
        f_closedir(&dir);
 800280a:	f107 0308 	add.w	r3, r7, #8
 800280e:	4618      	mov	r0, r3
 8002810:	f00b fadd 	bl	800ddce <f_closedir>
 8002814:	e002      	b.n	800281c <get_file_name_by_index+0x114>
    } else {
        printf("Open Dir Failed\n");
 8002816:	480f      	ldr	r0, [pc, #60]	; (8002854 <get_file_name_by_index+0x14c>)
 8002818:	f00c f940 	bl	800ea9c <puts>
    }

    // SD
    f_mount(NULL, SDPath, 1);
 800281c:	2201      	movs	r2, #1
 800281e:	490a      	ldr	r1, [pc, #40]	; (8002848 <get_file_name_by_index+0x140>)
 8002820:	2000      	movs	r0, #0
 8002822:	f00a fd01 	bl	800d228 <f_mount>

    __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8002826:	4b07      	ldr	r3, [pc, #28]	; (8002844 <get_file_name_by_index+0x13c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	68da      	ldr	r2, [r3, #12]
 800282c:	4b05      	ldr	r3, [pc, #20]	; (8002844 <get_file_name_by_index+0x13c>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f042 0201 	orr.w	r2, r2, #1
 8002834:	60da      	str	r2, [r3, #12]
    return -1;  // 
 8002836:	f04f 33ff 	mov.w	r3, #4294967295
}
 800283a:	4618      	mov	r0, r3
 800283c:	f507 7722 	add.w	r7, r7, #648	; 0x288
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	20000f3c 	.word	0x20000f3c
 8002848:	20001030 	.word	0x20001030
 800284c:	08011104 	.word	0x08011104
 8002850:	08011114 	.word	0x08011114
 8002854:	08011118 	.word	0x08011118

08002858 <display_file_first_10_lines>:

// 10LCD
int display_file_first_10_lines(int index, int start_line) {
 8002858:	b580      	push	{r7, lr}
 800285a:	f5ad 6dc1 	sub.w	sp, sp, #1544	; 0x608
 800285e:	af04      	add	r7, sp, #16
 8002860:	f507 63bf 	add.w	r3, r7, #1528	; 0x5f8
 8002864:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8002868:	6018      	str	r0, [r3, #0]
 800286a:	f507 63bf 	add.w	r3, r7, #1528	; 0x5f8
 800286e:	f5a3 63bf 	sub.w	r3, r3, #1528	; 0x5f8
 8002872:	6019      	str	r1, [r3, #0]
    FATFS fs;
    FIL file;
    FRESULT res;
    char filename[256];
    char line[128];
    int y_offset = 24;
 8002874:	2318      	movs	r3, #24
 8002876:	f8c7 35f4 	str.w	r3, [r7, #1524]	; 0x5f4
    int current_line = 0;
 800287a:	2300      	movs	r3, #0
 800287c:	f8c7 35f0 	str.w	r3, [r7, #1520]	; 0x5f0

    // 
    if (get_file_name_by_index(index, filename) != 0) {
 8002880:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002884:	f507 63bf 	add.w	r3, r7, #1528	; 0x5f8
 8002888:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800288c:	4611      	mov	r1, r2
 800288e:	6818      	ldr	r0, [r3, #0]
 8002890:	f7ff ff3a 	bl	8002708 <get_file_name_by_index>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d011      	beq.n	80028be <display_file_first_10_lines+0x66>
        lcd_show_string(0, y_offset, 200, 20, 12, "Get File Name Failed", RED);
 800289a:	f8d7 35f4 	ldr.w	r3, [r7, #1524]	; 0x5f4
 800289e:	b299      	uxth	r1, r3
 80028a0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80028a4:	9302      	str	r3, [sp, #8]
 80028a6:	4b53      	ldr	r3, [pc, #332]	; (80029f4 <display_file_first_10_lines+0x19c>)
 80028a8:	9301      	str	r3, [sp, #4]
 80028aa:	230c      	movs	r3, #12
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	2314      	movs	r3, #20
 80028b0:	22c8      	movs	r2, #200	; 0xc8
 80028b2:	2000      	movs	r0, #0
 80028b4:	f003 fcde 	bl	8006274 <lcd_show_string>
        return -1;
 80028b8:	f04f 33ff 	mov.w	r3, #4294967295
 80028bc:	e095      	b.n	80029ea <display_file_first_10_lines+0x192>
    }

    // SD
    res = f_mount(&fs, SDPath, 1);
 80028be:	f507 736e 	add.w	r3, r7, #952	; 0x3b8
 80028c2:	2201      	movs	r2, #1
 80028c4:	494c      	ldr	r1, [pc, #304]	; (80029f8 <display_file_first_10_lines+0x1a0>)
 80028c6:	4618      	mov	r0, r3
 80028c8:	f00a fcae 	bl	800d228 <f_mount>
 80028cc:	4603      	mov	r3, r0
 80028ce:	f887 35eb 	strb.w	r3, [r7, #1515]	; 0x5eb
    if (res != FR_OK) {
 80028d2:	f897 35eb 	ldrb.w	r3, [r7, #1515]	; 0x5eb
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d011      	beq.n	80028fe <display_file_first_10_lines+0xa6>
        lcd_show_string(0, y_offset, 200, 20, 12, "Mount SD Failed", RED);
 80028da:	f8d7 35f4 	ldr.w	r3, [r7, #1524]	; 0x5f4
 80028de:	b299      	uxth	r1, r3
 80028e0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80028e4:	9302      	str	r3, [sp, #8]
 80028e6:	4b45      	ldr	r3, [pc, #276]	; (80029fc <display_file_first_10_lines+0x1a4>)
 80028e8:	9301      	str	r3, [sp, #4]
 80028ea:	230c      	movs	r3, #12
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	2314      	movs	r3, #20
 80028f0:	22c8      	movs	r2, #200	; 0xc8
 80028f2:	2000      	movs	r0, #0
 80028f4:	f003 fcbe 	bl	8006274 <lcd_show_string>
        return -1;
 80028f8:	f04f 33ff 	mov.w	r3, #4294967295
 80028fc:	e075      	b.n	80029ea <display_file_first_10_lines+0x192>
    }

    // 
    res = f_open(&file, filename, FA_READ);
 80028fe:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8002902:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8002906:	2201      	movs	r2, #1
 8002908:	4618      	mov	r0, r3
 800290a:	f00a fcd3 	bl	800d2b4 <f_open>
 800290e:	4603      	mov	r3, r0
 8002910:	f887 35eb 	strb.w	r3, [r7, #1515]	; 0x5eb
    if (res != FR_OK) {
 8002914:	f897 35eb 	ldrb.w	r3, [r7, #1515]	; 0x5eb
 8002918:	2b00      	cmp	r3, #0
 800291a:	d01b      	beq.n	8002954 <display_file_first_10_lines+0xfc>
        lcd_show_string(0, y_offset, 200, 20, 12, "Open File Failed", RED);
 800291c:	f8d7 35f4 	ldr.w	r3, [r7, #1524]	; 0x5f4
 8002920:	b299      	uxth	r1, r3
 8002922:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002926:	9302      	str	r3, [sp, #8]
 8002928:	4b35      	ldr	r3, [pc, #212]	; (8002a00 <display_file_first_10_lines+0x1a8>)
 800292a:	9301      	str	r3, [sp, #4]
 800292c:	230c      	movs	r3, #12
 800292e:	9300      	str	r3, [sp, #0]
 8002930:	2314      	movs	r3, #20
 8002932:	22c8      	movs	r2, #200	; 0xc8
 8002934:	2000      	movs	r0, #0
 8002936:	f003 fc9d 	bl	8006274 <lcd_show_string>
        f_mount(NULL, SDPath, 1);
 800293a:	2201      	movs	r2, #1
 800293c:	492e      	ldr	r1, [pc, #184]	; (80029f8 <display_file_first_10_lines+0x1a0>)
 800293e:	2000      	movs	r0, #0
 8002940:	f00a fc72 	bl	800d228 <f_mount>
        return -1;
 8002944:	f04f 33ff 	mov.w	r3, #4294967295
 8002948:	e04f      	b.n	80029ea <display_file_first_10_lines+0x192>
    }

    // 
    while (current_line < start_line && f_gets(line, sizeof(line), &file)) {
        current_line++;
 800294a:	f8d7 35f0 	ldr.w	r3, [r7, #1520]	; 0x5f0
 800294e:	3301      	adds	r3, #1
 8002950:	f8c7 35f0 	str.w	r3, [r7, #1520]	; 0x5f0
    while (current_line < start_line && f_gets(line, sizeof(line), &file)) {
 8002954:	f507 63bf 	add.w	r3, r7, #1528	; 0x5f8
 8002958:	f5a3 63bf 	sub.w	r3, r3, #1528	; 0x5f8
 800295c:	f8d7 25f0 	ldr.w	r2, [r7, #1520]	; 0x5f0
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	429a      	cmp	r2, r3
 8002964:	da0a      	bge.n	800297c <display_file_first_10_lines+0x124>
 8002966:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 800296a:	f107 0308 	add.w	r3, r7, #8
 800296e:	2180      	movs	r1, #128	; 0x80
 8002970:	4618      	mov	r0, r3
 8002972:	f00b fa8f 	bl	800de94 <f_gets>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1e6      	bne.n	800294a <display_file_first_10_lines+0xf2>
    }

    // LCD
    int lines_displayed = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	f8c7 35ec 	str.w	r3, [r7, #1516]	; 0x5ec
    while (lines_displayed < 24 && f_gets(line, sizeof(line), &file)) {
 8002982:	e018      	b.n	80029b6 <display_file_first_10_lines+0x15e>
        lcd_show_string(0, y_offset, 200, 20, 12, line, BLACK);
 8002984:	f8d7 35f4 	ldr.w	r3, [r7, #1524]	; 0x5f4
 8002988:	b299      	uxth	r1, r3
 800298a:	2300      	movs	r3, #0
 800298c:	9302      	str	r3, [sp, #8]
 800298e:	f107 0308 	add.w	r3, r7, #8
 8002992:	9301      	str	r3, [sp, #4]
 8002994:	230c      	movs	r3, #12
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	2314      	movs	r3, #20
 800299a:	22c8      	movs	r2, #200	; 0xc8
 800299c:	2000      	movs	r0, #0
 800299e:	f003 fc69 	bl	8006274 <lcd_show_string>
        y_offset += 12;
 80029a2:	f8d7 35f4 	ldr.w	r3, [r7, #1524]	; 0x5f4
 80029a6:	330c      	adds	r3, #12
 80029a8:	f8c7 35f4 	str.w	r3, [r7, #1524]	; 0x5f4
        lines_displayed++;
 80029ac:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	; 0x5ec
 80029b0:	3301      	adds	r3, #1
 80029b2:	f8c7 35ec 	str.w	r3, [r7, #1516]	; 0x5ec
    while (lines_displayed < 24 && f_gets(line, sizeof(line), &file)) {
 80029b6:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	; 0x5ec
 80029ba:	2b17      	cmp	r3, #23
 80029bc:	dc0a      	bgt.n	80029d4 <display_file_first_10_lines+0x17c>
 80029be:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 80029c2:	f107 0308 	add.w	r3, r7, #8
 80029c6:	2180      	movs	r1, #128	; 0x80
 80029c8:	4618      	mov	r0, r3
 80029ca:	f00b fa63 	bl	800de94 <f_gets>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1d7      	bne.n	8002984 <display_file_first_10_lines+0x12c>
    }

    // 
    f_close(&file);
 80029d4:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80029d8:	4618      	mov	r0, r3
 80029da:	f00b f95b 	bl	800dc94 <f_close>

    // SD
    f_mount(NULL, SDPath, 1);
 80029de:	2201      	movs	r2, #1
 80029e0:	4905      	ldr	r1, [pc, #20]	; (80029f8 <display_file_first_10_lines+0x1a0>)
 80029e2:	2000      	movs	r0, #0
 80029e4:	f00a fc20 	bl	800d228 <f_mount>

    return 0;  // 0
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	f507 67bf 	add.w	r7, r7, #1528	; 0x5f8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	08011134 	.word	0x08011134
 80029f8:	20001030 	.word	0x20001030
 80029fc:	08011104 	.word	0x08011104
 8002a00:	0801114c 	.word	0x0801114c

08002a04 <buffered_append_txt_lines>:


void buffered_append_txt_lines(const char *filename, char data[][16], int num_lines) {
 8002a04:	b590      	push	{r4, r7, lr}
 8002a06:	f2ad 4d94 	subw	sp, sp, #1172	; 0x494
 8002a0a:	af04      	add	r7, sp, #16
 8002a0c:	f507 6390 	add.w	r3, r7, #1152	; 0x480
 8002a10:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8002a14:	6018      	str	r0, [r3, #0]
 8002a16:	f507 6390 	add.w	r3, r7, #1152	; 0x480
 8002a1a:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 8002a1e:	6019      	str	r1, [r3, #0]
 8002a20:	f507 6390 	add.w	r3, r7, #1152	; 0x480
 8002a24:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 8002a28:	601a      	str	r2, [r3, #0]

    __HAL_TIM_DISABLE_IT(&htim2, TIM_IT_UPDATE);  // 
 8002a2a:	4b54      	ldr	r3, [pc, #336]	; (8002b7c <buffered_append_txt_lines+0x178>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68da      	ldr	r2, [r3, #12]
 8002a30:	4b52      	ldr	r3, [pc, #328]	; (8002b7c <buffered_append_txt_lines+0x178>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0201 	bic.w	r2, r2, #1
 8002a38:	60da      	str	r2, [r3, #12]
    FIL MyFile;        // 
    FRESULT res;       // FATFS 
    UINT byteswritten; // 

    // 1. 
    res = f_mount(&SDFatFS, SDPath, 1);
 8002a3a:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8002a3e:	2201      	movs	r2, #1
 8002a40:	494f      	ldr	r1, [pc, #316]	; (8002b80 <buffered_append_txt_lines+0x17c>)
 8002a42:	4618      	mov	r0, r3
 8002a44:	f00a fbf0 	bl	800d228 <f_mount>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
    if (res != FR_OK) {
 8002a4e:	f897 347b 	ldrb.w	r3, [r7, #1147]	; 0x47b
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00d      	beq.n	8002a72 <buffered_append_txt_lines+0x6e>
        // LCD
        lcd_show_string(0, 0, 200, 16, 16, "Mount SD Failed!", RED);
 8002a56:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002a5a:	9302      	str	r3, [sp, #8]
 8002a5c:	4b49      	ldr	r3, [pc, #292]	; (8002b84 <buffered_append_txt_lines+0x180>)
 8002a5e:	9301      	str	r3, [sp, #4]
 8002a60:	2310      	movs	r3, #16
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	2310      	movs	r3, #16
 8002a66:	22c8      	movs	r2, #200	; 0xc8
 8002a68:	2100      	movs	r1, #0
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	f003 fc02 	bl	8006274 <lcd_show_string>
        return;
 8002a70:	e080      	b.n	8002b74 <buffered_append_txt_lines+0x170>
    }

    // 2.  (FA_OPEN_APPEND | FA_WRITE)
    res = f_open(&MyFile, filename, FA_OPEN_APPEND | FA_WRITE);
 8002a72:	f507 6390 	add.w	r3, r7, #1152	; 0x480
 8002a76:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8002a7a:	f107 0018 	add.w	r0, r7, #24
 8002a7e:	2232      	movs	r2, #50	; 0x32
 8002a80:	6819      	ldr	r1, [r3, #0]
 8002a82:	f00a fc17 	bl	800d2b4 <f_open>
 8002a86:	4603      	mov	r3, r0
 8002a88:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
    if (res != FR_OK) {
 8002a8c:	f897 347b 	ldrb.w	r3, [r7, #1147]	; 0x47b
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00d      	beq.n	8002ab0 <buffered_append_txt_lines+0xac>
        // LCD
        lcd_show_string(0, 0, 200, 16, 16, "Open File Failed!", RED);
 8002a94:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002a98:	9302      	str	r3, [sp, #8]
 8002a9a:	4b3b      	ldr	r3, [pc, #236]	; (8002b88 <buffered_append_txt_lines+0x184>)
 8002a9c:	9301      	str	r3, [sp, #4]
 8002a9e:	2310      	movs	r3, #16
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	2310      	movs	r3, #16
 8002aa4:	22c8      	movs	r2, #200	; 0xc8
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	f003 fbe3 	bl	8006274 <lcd_show_string>
        return;
 8002aae:	e061      	b.n	8002b74 <buffered_append_txt_lines+0x170>
    }

    // 3. 
    for (int i = 0; i < num_lines; i++) {
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	f8c7 347c 	str.w	r3, [r7, #1148]	; 0x47c
 8002ab6:	e042      	b.n	8002b3e <buffered_append_txt_lines+0x13a>
        res = f_write(&MyFile, data[i], strlen(data[i]), &byteswritten);
 8002ab8:	f8d7 347c 	ldr.w	r3, [r7, #1148]	; 0x47c
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	f507 6290 	add.w	r2, r7, #1152	; 0x480
 8002ac2:	f5a2 628f 	sub.w	r2, r2, #1144	; 0x478
 8002ac6:	6812      	ldr	r2, [r2, #0]
 8002ac8:	18d4      	adds	r4, r2, r3
 8002aca:	f8d7 347c 	ldr.w	r3, [r7, #1148]	; 0x47c
 8002ace:	011b      	lsls	r3, r3, #4
 8002ad0:	f507 6290 	add.w	r2, r7, #1152	; 0x480
 8002ad4:	f5a2 628f 	sub.w	r2, r2, #1144	; 0x478
 8002ad8:	6812      	ldr	r2, [r2, #0]
 8002ada:	4413      	add	r3, r2
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fd fbc7 	bl	8000270 <strlen>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	f107 0314 	add.w	r3, r7, #20
 8002ae8:	f107 0018 	add.w	r0, r7, #24
 8002aec:	4621      	mov	r1, r4
 8002aee:	f00a fede 	bl	800d8ae <f_write>
 8002af2:	4603      	mov	r3, r0
 8002af4:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
        if (res != FR_OK || byteswritten == 0) {
 8002af8:	f897 347b 	ldrb.w	r3, [r7, #1147]	; 0x47b
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d106      	bne.n	8002b0e <buffered_append_txt_lines+0x10a>
 8002b00:	f507 6390 	add.w	r3, r7, #1152	; 0x480
 8002b04:	f2a3 436c 	subw	r3, r3, #1132	; 0x46c
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d112      	bne.n	8002b34 <buffered_append_txt_lines+0x130>
            // LCD
            lcd_show_string(0, 0, 200, 16, 16, "Write File Failed!", RED);
 8002b0e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002b12:	9302      	str	r3, [sp, #8]
 8002b14:	4b1d      	ldr	r3, [pc, #116]	; (8002b8c <buffered_append_txt_lines+0x188>)
 8002b16:	9301      	str	r3, [sp, #4]
 8002b18:	2310      	movs	r3, #16
 8002b1a:	9300      	str	r3, [sp, #0]
 8002b1c:	2310      	movs	r3, #16
 8002b1e:	22c8      	movs	r2, #200	; 0xc8
 8002b20:	2100      	movs	r1, #0
 8002b22:	2000      	movs	r0, #0
 8002b24:	f003 fba6 	bl	8006274 <lcd_show_string>
            f_close(&MyFile);
 8002b28:	f107 0318 	add.w	r3, r7, #24
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f00b f8b1 	bl	800dc94 <f_close>
            return;
 8002b32:	e01f      	b.n	8002b74 <buffered_append_txt_lines+0x170>
    for (int i = 0; i < num_lines; i++) {
 8002b34:	f8d7 347c 	ldr.w	r3, [r7, #1148]	; 0x47c
 8002b38:	3301      	adds	r3, #1
 8002b3a:	f8c7 347c 	str.w	r3, [r7, #1148]	; 0x47c
 8002b3e:	f507 6390 	add.w	r3, r7, #1152	; 0x480
 8002b42:	f2a3 437c 	subw	r3, r3, #1148	; 0x47c
 8002b46:	f8d7 247c 	ldr.w	r2, [r7, #1148]	; 0x47c
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	dbb3      	blt.n	8002ab8 <buffered_append_txt_lines+0xb4>
        }
    }

    // 4. 
    f_close(&MyFile);
 8002b50:	f107 0318 	add.w	r3, r7, #24
 8002b54:	4618      	mov	r0, r3
 8002b56:	f00b f89d 	bl	800dc94 <f_close>

    // 5. 
    f_mount(NULL, SDPath, 1);
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	4908      	ldr	r1, [pc, #32]	; (8002b80 <buffered_append_txt_lines+0x17c>)
 8002b5e:	2000      	movs	r0, #0
 8002b60:	f00a fb62 	bl	800d228 <f_mount>

    // LCD
    //lcd_show_string(0, 0, 200, 16, 16, "Append Lines Success!", GREEN);

    __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8002b64:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <buffered_append_txt_lines+0x178>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68da      	ldr	r2, [r3, #12]
 8002b6a:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <buffered_append_txt_lines+0x178>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f042 0201 	orr.w	r2, r2, #1
 8002b72:	60da      	str	r2, [r3, #12]
}
 8002b74:	f207 4784 	addw	r7, r7, #1156	; 0x484
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd90      	pop	{r4, r7, pc}
 8002b7c:	20000f3c 	.word	0x20000f3c
 8002b80:	20001030 	.word	0x20001030
 8002b84:	080110d8 	.word	0x080110d8
 8002b88:	08011094 	.word	0x08011094
 8002b8c:	080110a8 	.word	0x080110a8

08002b90 <MX_SDIO_SD_Init>:
SD_HandleTypeDef hsd;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002b94:	4b0c      	ldr	r3, [pc, #48]	; (8002bc8 <MX_SDIO_SD_Init+0x38>)
 8002b96:	4a0d      	ldr	r2, [pc, #52]	; (8002bcc <MX_SDIO_SD_Init+0x3c>)
 8002b98:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002b9a:	4b0b      	ldr	r3, [pc, #44]	; (8002bc8 <MX_SDIO_SD_Init+0x38>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002ba0:	4b09      	ldr	r3, [pc, #36]	; (8002bc8 <MX_SDIO_SD_Init+0x38>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002ba6:	4b08      	ldr	r3, [pc, #32]	; (8002bc8 <MX_SDIO_SD_Init+0x38>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002bac:	4b06      	ldr	r3, [pc, #24]	; (8002bc8 <MX_SDIO_SD_Init+0x38>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002bb2:	4b05      	ldr	r3, [pc, #20]	; (8002bc8 <MX_SDIO_SD_Init+0x38>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 6;
 8002bb8:	4b03      	ldr	r3, [pc, #12]	; (8002bc8 <MX_SDIO_SD_Init+0x38>)
 8002bba:	2206      	movs	r2, #6
 8002bbc:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002bbe:	bf00      	nop
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr
 8002bc8:	20000eb4 	.word	0x20000eb4
 8002bcc:	40012c00 	.word	0x40012c00

08002bd0 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08a      	sub	sp, #40	; 0x28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd8:	f107 0314 	add.w	r3, r7, #20
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]
 8002be6:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a28      	ldr	r2, [pc, #160]	; (8002c90 <HAL_SD_MspInit+0xc0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d14a      	bne.n	8002c88 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	613b      	str	r3, [r7, #16]
 8002bf6:	4b27      	ldr	r3, [pc, #156]	; (8002c94 <HAL_SD_MspInit+0xc4>)
 8002bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfa:	4a26      	ldr	r2, [pc, #152]	; (8002c94 <HAL_SD_MspInit+0xc4>)
 8002bfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c00:	6453      	str	r3, [r2, #68]	; 0x44
 8002c02:	4b24      	ldr	r3, [pc, #144]	; (8002c94 <HAL_SD_MspInit+0xc4>)
 8002c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c0a:	613b      	str	r3, [r7, #16]
 8002c0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60fb      	str	r3, [r7, #12]
 8002c12:	4b20      	ldr	r3, [pc, #128]	; (8002c94 <HAL_SD_MspInit+0xc4>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	4a1f      	ldr	r2, [pc, #124]	; (8002c94 <HAL_SD_MspInit+0xc4>)
 8002c18:	f043 0304 	orr.w	r3, r3, #4
 8002c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1e:	4b1d      	ldr	r3, [pc, #116]	; (8002c94 <HAL_SD_MspInit+0xc4>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	f003 0304 	and.w	r3, r3, #4
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	60bb      	str	r3, [r7, #8]
 8002c2e:	4b19      	ldr	r3, [pc, #100]	; (8002c94 <HAL_SD_MspInit+0xc4>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	4a18      	ldr	r2, [pc, #96]	; (8002c94 <HAL_SD_MspInit+0xc4>)
 8002c34:	f043 0308 	orr.w	r3, r3, #8
 8002c38:	6313      	str	r3, [r2, #48]	; 0x30
 8002c3a:	4b16      	ldr	r3, [pc, #88]	; (8002c94 <HAL_SD_MspInit+0xc4>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	f003 0308 	and.w	r3, r3, #8
 8002c42:	60bb      	str	r3, [r7, #8]
 8002c44:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002c46:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002c4a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c50:	2300      	movs	r3, #0
 8002c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c54:	2303      	movs	r3, #3
 8002c56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002c58:	230c      	movs	r3, #12
 8002c5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c5c:	f107 0314 	add.w	r3, r7, #20
 8002c60:	4619      	mov	r1, r3
 8002c62:	480d      	ldr	r0, [pc, #52]	; (8002c98 <HAL_SD_MspInit+0xc8>)
 8002c64:	f003 fdbc 	bl	80067e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c68:	2304      	movs	r3, #4
 8002c6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c70:	2300      	movs	r3, #0
 8002c72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c74:	2303      	movs	r3, #3
 8002c76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002c78:	230c      	movs	r3, #12
 8002c7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c7c:	f107 0314 	add.w	r3, r7, #20
 8002c80:	4619      	mov	r1, r3
 8002c82:	4806      	ldr	r0, [pc, #24]	; (8002c9c <HAL_SD_MspInit+0xcc>)
 8002c84:	f003 fdac 	bl	80067e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8002c88:	bf00      	nop
 8002c8a:	3728      	adds	r7, #40	; 0x28
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	40012c00 	.word	0x40012c00
 8002c94:	40023800 	.word	0x40023800
 8002c98:	40020800 	.word	0x40020800
 8002c9c:	40020c00 	.word	0x40020c00

08002ca0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	607b      	str	r3, [r7, #4]
 8002caa:	4b10      	ldr	r3, [pc, #64]	; (8002cec <HAL_MspInit+0x4c>)
 8002cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cae:	4a0f      	ldr	r2, [pc, #60]	; (8002cec <HAL_MspInit+0x4c>)
 8002cb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <HAL_MspInit+0x4c>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cbe:	607b      	str	r3, [r7, #4]
 8002cc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	603b      	str	r3, [r7, #0]
 8002cc6:	4b09      	ldr	r3, [pc, #36]	; (8002cec <HAL_MspInit+0x4c>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	4a08      	ldr	r2, [pc, #32]	; (8002cec <HAL_MspInit+0x4c>)
 8002ccc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cd0:	6413      	str	r3, [r2, #64]	; 0x40
 8002cd2:	4b06      	ldr	r3, [pc, #24]	; (8002cec <HAL_MspInit+0x4c>)
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cda:	603b      	str	r3, [r7, #0]
 8002cdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	40023800 	.word	0x40023800

08002cf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002cf4:	e7fe      	b.n	8002cf4 <NMI_Handler+0x4>

08002cf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cfa:	e7fe      	b.n	8002cfa <HardFault_Handler+0x4>

08002cfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d00:	e7fe      	b.n	8002d00 <MemManage_Handler+0x4>

08002d02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d02:	b480      	push	{r7}
 8002d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d06:	e7fe      	b.n	8002d06 <BusFault_Handler+0x4>

08002d08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d0c:	e7fe      	b.n	8002d0c <UsageFault_Handler+0x4>

08002d0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d12:	bf00      	nop
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d20:	bf00      	nop
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr

08002d2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d2e:	bf00      	nop
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d3c:	f003 fbfa 	bl	8006534 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d48:	4802      	ldr	r0, [pc, #8]	; (8002d54 <TIM2_IRQHandler+0x10>)
 8002d4a:	f006 fe01 	bl	8009950 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	20000f3c 	.word	0x20000f3c

08002d58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
	return 1;
 8002d5c:	2301      	movs	r3, #1
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <_kill>:

int _kill(int pid, int sig)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d72:	f00c f82d 	bl	800edd0 <__errno>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2216      	movs	r2, #22
 8002d7a:	601a      	str	r2, [r3, #0]
	return -1;
 8002d7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <_exit>:

void _exit (int status)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d90:	f04f 31ff 	mov.w	r1, #4294967295
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f7ff ffe7 	bl	8002d68 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d9a:	e7fe      	b.n	8002d9a <_exit+0x12>

08002d9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002da8:	2300      	movs	r3, #0
 8002daa:	617b      	str	r3, [r7, #20]
 8002dac:	e00a      	b.n	8002dc4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002dae:	f3af 8000 	nop.w
 8002db2:	4601      	mov	r1, r0
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	1c5a      	adds	r2, r3, #1
 8002db8:	60ba      	str	r2, [r7, #8]
 8002dba:	b2ca      	uxtb	r2, r1
 8002dbc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	617b      	str	r3, [r7, #20]
 8002dc4:	697a      	ldr	r2, [r7, #20]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	dbf0      	blt.n	8002dae <_read+0x12>
	}

return len;
 8002dcc:	687b      	ldr	r3, [r7, #4]
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3718      	adds	r7, #24
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b086      	sub	sp, #24
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	60f8      	str	r0, [r7, #12]
 8002dde:	60b9      	str	r1, [r7, #8]
 8002de0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002de2:	2300      	movs	r3, #0
 8002de4:	617b      	str	r3, [r7, #20]
 8002de6:	e009      	b.n	8002dfc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	1c5a      	adds	r2, r3, #1
 8002dec:	60ba      	str	r2, [r7, #8]
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	617b      	str	r3, [r7, #20]
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	dbf1      	blt.n	8002de8 <_write+0x12>
	}
	return len;
 8002e04:	687b      	ldr	r3, [r7, #4]
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3718      	adds	r7, #24
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <_close>:

int _close(int file)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b083      	sub	sp, #12
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
	return -1;
 8002e16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr

08002e26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e26:	b480      	push	{r7}
 8002e28:	b083      	sub	sp, #12
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
 8002e2e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e36:	605a      	str	r2, [r3, #4]
	return 0;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr

08002e46 <_isatty>:

int _isatty(int file)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b083      	sub	sp, #12
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
	return 1;
 8002e4e:	2301      	movs	r3, #1
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	607a      	str	r2, [r7, #4]
	return 0;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3714      	adds	r7, #20
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
	...

08002e78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e80:	4a14      	ldr	r2, [pc, #80]	; (8002ed4 <_sbrk+0x5c>)
 8002e82:	4b15      	ldr	r3, [pc, #84]	; (8002ed8 <_sbrk+0x60>)
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e8c:	4b13      	ldr	r3, [pc, #76]	; (8002edc <_sbrk+0x64>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d102      	bne.n	8002e9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e94:	4b11      	ldr	r3, [pc, #68]	; (8002edc <_sbrk+0x64>)
 8002e96:	4a12      	ldr	r2, [pc, #72]	; (8002ee0 <_sbrk+0x68>)
 8002e98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e9a:	4b10      	ldr	r3, [pc, #64]	; (8002edc <_sbrk+0x64>)
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d207      	bcs.n	8002eb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ea8:	f00b ff92 	bl	800edd0 <__errno>
 8002eac:	4603      	mov	r3, r0
 8002eae:	220c      	movs	r2, #12
 8002eb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002eb6:	e009      	b.n	8002ecc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002eb8:	4b08      	ldr	r3, [pc, #32]	; (8002edc <_sbrk+0x64>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ebe:	4b07      	ldr	r3, [pc, #28]	; (8002edc <_sbrk+0x64>)
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	4a05      	ldr	r2, [pc, #20]	; (8002edc <_sbrk+0x64>)
 8002ec8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002eca:	68fb      	ldr	r3, [r7, #12]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3718      	adds	r7, #24
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	20020000 	.word	0x20020000
 8002ed8:	00000400 	.word	0x00000400
 8002edc:	20000f38 	.word	0x20000f38
 8002ee0:	200011b8 	.word	0x200011b8

08002ee4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ee8:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <SystemInit+0x20>)
 8002eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eee:	4a05      	ldr	r2, [pc, #20]	; (8002f04 <SystemInit+0x20>)
 8002ef0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ef4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	e000ed00 	.word	0xe000ed00

08002f08 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f0e:	f107 0308 	add.w	r3, r7, #8
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	605a      	str	r2, [r3, #4]
 8002f18:	609a      	str	r2, [r3, #8]
 8002f1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f1c:	463b      	mov	r3, r7
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f24:	4b1e      	ldr	r3, [pc, #120]	; (8002fa0 <MX_TIM2_Init+0x98>)
 8002f26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8002f2c:	4b1c      	ldr	r3, [pc, #112]	; (8002fa0 <MX_TIM2_Init+0x98>)
 8002f2e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002f32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f34:	4b1a      	ldr	r3, [pc, #104]	; (8002fa0 <MX_TIM2_Init+0x98>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8002f3a:	4b19      	ldr	r3, [pc, #100]	; (8002fa0 <MX_TIM2_Init+0x98>)
 8002f3c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002f40:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f42:	4b17      	ldr	r3, [pc, #92]	; (8002fa0 <MX_TIM2_Init+0x98>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f48:	4b15      	ldr	r3, [pc, #84]	; (8002fa0 <MX_TIM2_Init+0x98>)
 8002f4a:	2280      	movs	r2, #128	; 0x80
 8002f4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f4e:	4814      	ldr	r0, [pc, #80]	; (8002fa0 <MX_TIM2_Init+0x98>)
 8002f50:	f006 fc3f 	bl	80097d2 <HAL_TIM_Base_Init>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002f5a:	f7ff f9f1 	bl	8002340 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f62:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f64:	f107 0308 	add.w	r3, r7, #8
 8002f68:	4619      	mov	r1, r3
 8002f6a:	480d      	ldr	r0, [pc, #52]	; (8002fa0 <MX_TIM2_Init+0x98>)
 8002f6c:	f006 fdf8 	bl	8009b60 <HAL_TIM_ConfigClockSource>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002f76:	f7ff f9e3 	bl	8002340 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f82:	463b      	mov	r3, r7
 8002f84:	4619      	mov	r1, r3
 8002f86:	4806      	ldr	r0, [pc, #24]	; (8002fa0 <MX_TIM2_Init+0x98>)
 8002f88:	f007 f814 	bl	8009fb4 <HAL_TIMEx_MasterConfigSynchronization>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002f92:	f7ff f9d5 	bl	8002340 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f96:	bf00      	nop
 8002f98:	3718      	adds	r7, #24
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000f3c 	.word	0x20000f3c

08002fa4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fb4:	d115      	bne.n	8002fe2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	60fb      	str	r3, [r7, #12]
 8002fba:	4b0c      	ldr	r3, [pc, #48]	; (8002fec <HAL_TIM_Base_MspInit+0x48>)
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbe:	4a0b      	ldr	r2, [pc, #44]	; (8002fec <HAL_TIM_Base_MspInit+0x48>)
 8002fc0:	f043 0301 	orr.w	r3, r3, #1
 8002fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002fc6:	4b09      	ldr	r3, [pc, #36]	; (8002fec <HAL_TIM_Base_MspInit+0x48>)
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	60fb      	str	r3, [r7, #12]
 8002fd0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	201c      	movs	r0, #28
 8002fd8:	f003 fbcb 	bl	8006772 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002fdc:	201c      	movs	r0, #28
 8002fde:	f003 fbe4 	bl	80067aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002fe2:	bf00      	nop
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40023800 	.word	0x40023800

08002ff0 <MX_USART1_Init>:

USART_HandleTypeDef husart1;

/* USART1 init function */
void MX_USART1_Init(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 8002ff4:	4b12      	ldr	r3, [pc, #72]	; (8003040 <MX_USART1_Init+0x50>)
 8002ff6:	4a13      	ldr	r2, [pc, #76]	; (8003044 <MX_USART1_Init+0x54>)
 8002ff8:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 8002ffa:	4b11      	ldr	r3, [pc, #68]	; (8003040 <MX_USART1_Init+0x50>)
 8002ffc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003000:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 8003002:	4b0f      	ldr	r3, [pc, #60]	; (8003040 <MX_USART1_Init+0x50>)
 8003004:	2200      	movs	r2, #0
 8003006:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 8003008:	4b0d      	ldr	r3, [pc, #52]	; (8003040 <MX_USART1_Init+0x50>)
 800300a:	2200      	movs	r2, #0
 800300c:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 800300e:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <MX_USART1_Init+0x50>)
 8003010:	2200      	movs	r2, #0
 8003012:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 8003014:	4b0a      	ldr	r3, [pc, #40]	; (8003040 <MX_USART1_Init+0x50>)
 8003016:	220c      	movs	r2, #12
 8003018:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 800301a:	4b09      	ldr	r3, [pc, #36]	; (8003040 <MX_USART1_Init+0x50>)
 800301c:	2200      	movs	r2, #0
 800301e:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 8003020:	4b07      	ldr	r3, [pc, #28]	; (8003040 <MX_USART1_Init+0x50>)
 8003022:	2200      	movs	r2, #0
 8003024:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8003026:	4b06      	ldr	r3, [pc, #24]	; (8003040 <MX_USART1_Init+0x50>)
 8003028:	2200      	movs	r2, #0
 800302a:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK)
 800302c:	4804      	ldr	r0, [pc, #16]	; (8003040 <MX_USART1_Init+0x50>)
 800302e:	f007 f851 	bl	800a0d4 <HAL_USART_Init>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d001      	beq.n	800303c <MX_USART1_Init+0x4c>
  {
    Error_Handler();
 8003038:	f7ff f982 	bl	8002340 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800303c:	bf00      	nop
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20000f84 	.word	0x20000f84
 8003044:	40011000 	.word	0x40011000

08003048 <HAL_USART_MspInit>:

void HAL_USART_MspInit(USART_HandleTypeDef* usartHandle)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b08a      	sub	sp, #40	; 0x28
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003050:	f107 0314 	add.w	r3, r7, #20
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	609a      	str	r2, [r3, #8]
 800305c:	60da      	str	r2, [r3, #12]
 800305e:	611a      	str	r2, [r3, #16]
  if(usartHandle->Instance==USART1)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a19      	ldr	r2, [pc, #100]	; (80030cc <HAL_USART_MspInit+0x84>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d12c      	bne.n	80030c4 <HAL_USART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800306a:	2300      	movs	r3, #0
 800306c:	613b      	str	r3, [r7, #16]
 800306e:	4b18      	ldr	r3, [pc, #96]	; (80030d0 <HAL_USART_MspInit+0x88>)
 8003070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003072:	4a17      	ldr	r2, [pc, #92]	; (80030d0 <HAL_USART_MspInit+0x88>)
 8003074:	f043 0310 	orr.w	r3, r3, #16
 8003078:	6453      	str	r3, [r2, #68]	; 0x44
 800307a:	4b15      	ldr	r3, [pc, #84]	; (80030d0 <HAL_USART_MspInit+0x88>)
 800307c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307e:	f003 0310 	and.w	r3, r3, #16
 8003082:	613b      	str	r3, [r7, #16]
 8003084:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003086:	2300      	movs	r3, #0
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	4b11      	ldr	r3, [pc, #68]	; (80030d0 <HAL_USART_MspInit+0x88>)
 800308c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308e:	4a10      	ldr	r2, [pc, #64]	; (80030d0 <HAL_USART_MspInit+0x88>)
 8003090:	f043 0301 	orr.w	r3, r3, #1
 8003094:	6313      	str	r3, [r2, #48]	; 0x30
 8003096:	4b0e      	ldr	r3, [pc, #56]	; (80030d0 <HAL_USART_MspInit+0x88>)
 8003098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	60fb      	str	r3, [r7, #12]
 80030a0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80030a2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80030a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a8:	2302      	movs	r3, #2
 80030aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ac:	2300      	movs	r3, #0
 80030ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030b0:	2303      	movs	r3, #3
 80030b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030b4:	2307      	movs	r3, #7
 80030b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b8:	f107 0314 	add.w	r3, r7, #20
 80030bc:	4619      	mov	r1, r3
 80030be:	4805      	ldr	r0, [pc, #20]	; (80030d4 <HAL_USART_MspInit+0x8c>)
 80030c0:	f003 fb8e 	bl	80067e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80030c4:	bf00      	nop
 80030c6:	3728      	adds	r7, #40	; 0x28
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40011000 	.word	0x40011000
 80030d0:	40023800 	.word	0x40023800
 80030d4:	40020000 	.word	0x40020000

080030d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80030d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003110 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030dc:	480d      	ldr	r0, [pc, #52]	; (8003114 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80030de:	490e      	ldr	r1, [pc, #56]	; (8003118 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80030e0:	4a0e      	ldr	r2, [pc, #56]	; (800311c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80030e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030e4:	e002      	b.n	80030ec <LoopCopyDataInit>

080030e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030ea:	3304      	adds	r3, #4

080030ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030f0:	d3f9      	bcc.n	80030e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030f2:	4a0b      	ldr	r2, [pc, #44]	; (8003120 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80030f4:	4c0b      	ldr	r4, [pc, #44]	; (8003124 <LoopFillZerobss+0x26>)
  movs r3, #0
 80030f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030f8:	e001      	b.n	80030fe <LoopFillZerobss>

080030fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030fc:	3204      	adds	r2, #4

080030fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003100:	d3fb      	bcc.n	80030fa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003102:	f7ff feef 	bl	8002ee4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003106:	f00b fe69 	bl	800eddc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800310a:	f7fe f9f3 	bl	80014f4 <main>
  bx  lr    
 800310e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003110:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003114:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003118:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800311c:	08014554 	.word	0x08014554
  ldr r2, =_sbss
 8003120:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8003124:	200011b4 	.word	0x200011b4

08003128 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003128:	e7fe      	b.n	8003128 <ADC_IRQHandler>

0800312a <lcd_ex_st7789_reginit>:
 * @brief       ST7789 
 * @param       
 * @retval      
 */
void lcd_ex_st7789_reginit(void)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 800312e:	2011      	movs	r0, #17
 8003130:	f002 f9b2 	bl	8005498 <lcd_wr_regno>

    HAL_Delay(120);
 8003134:	2078      	movs	r0, #120	; 0x78
 8003136:	f003 fa1d 	bl	8006574 <HAL_Delay>

    lcd_wr_regno(0x36);
 800313a:	2036      	movs	r0, #54	; 0x36
 800313c:	f002 f9ac 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003140:	2000      	movs	r0, #0
 8003142:	f002 f995 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8003146:	203a      	movs	r0, #58	; 0x3a
 8003148:	f002 f9a6 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x05);
 800314c:	2005      	movs	r0, #5
 800314e:	f002 f98f 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8003152:	20b2      	movs	r0, #178	; 0xb2
 8003154:	f002 f9a0 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8003158:	200c      	movs	r0, #12
 800315a:	f002 f989 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0C);
 800315e:	200c      	movs	r0, #12
 8003160:	f002 f986 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003164:	2000      	movs	r0, #0
 8003166:	f002 f983 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x33);
 800316a:	2033      	movs	r0, #51	; 0x33
 800316c:	f002 f980 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003170:	2033      	movs	r0, #51	; 0x33
 8003172:	f002 f97d 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8003176:	20b7      	movs	r0, #183	; 0xb7
 8003178:	f002 f98e 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x35);
 800317c:	2035      	movs	r0, #53	; 0x35
 800317e:	f002 f977 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xBB); /* vcom */
 8003182:	20bb      	movs	r0, #187	; 0xbb
 8003184:	f002 f988 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x32);  /* 30 */
 8003188:	2032      	movs	r0, #50	; 0x32
 800318a:	f002 f971 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 800318e:	20c0      	movs	r0, #192	; 0xc0
 8003190:	f002 f982 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8003194:	200c      	movs	r0, #12
 8003196:	f002 f96b 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 800319a:	20c2      	movs	r0, #194	; 0xc2
 800319c:	f002 f97c 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x01);
 80031a0:	2001      	movs	r0, #1
 80031a2:	f002 f965 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC3); /* vrh */
 80031a6:	20c3      	movs	r0, #195	; 0xc3
 80031a8:	f002 f976 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x10);  /* 17 0D */
 80031ac:	2010      	movs	r0, #16
 80031ae:	f002 f95f 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC4); /* vdv */
 80031b2:	20c4      	movs	r0, #196	; 0xc4
 80031b4:	f002 f970 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 20 */
 80031b8:	2020      	movs	r0, #32
 80031ba:	f002 f959 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 80031be:	20c6      	movs	r0, #198	; 0xc6
 80031c0:	f002 f96a 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x0f);
 80031c4:	200f      	movs	r0, #15
 80031c6:	f002 f953 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xD0);
 80031ca:	20d0      	movs	r0, #208	; 0xd0
 80031cc:	f002 f964 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0xA4); 
 80031d0:	20a4      	movs	r0, #164	; 0xa4
 80031d2:	f002 f94d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA1); 
 80031d6:	20a1      	movs	r0, #161	; 0xa1
 80031d8:	f002 f94a 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Set Gamma  */
 80031dc:	20e0      	movs	r0, #224	; 0xe0
 80031de:	f002 f95b 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 80031e2:	20d0      	movs	r0, #208	; 0xd0
 80031e4:	f002 f944 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031e8:	2000      	movs	r0, #0
 80031ea:	f002 f941 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x02);
 80031ee:	2002      	movs	r0, #2
 80031f0:	f002 f93e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x07);
 80031f4:	2007      	movs	r0, #7
 80031f6:	f002 f93b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0a);
 80031fa:	200a      	movs	r0, #10
 80031fc:	f002 f938 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x28);
 8003200:	2028      	movs	r0, #40	; 0x28
 8003202:	f002 f935 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x32);
 8003206:	2032      	movs	r0, #50	; 0x32
 8003208:	f002 f932 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x44);
 800320c:	2044      	movs	r0, #68	; 0x44
 800320e:	f002 f92f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x42);
 8003212:	2042      	movs	r0, #66	; 0x42
 8003214:	f002 f92c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x06);
 8003218:	2006      	movs	r0, #6
 800321a:	f002 f929 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0e);
 800321e:	200e      	movs	r0, #14
 8003220:	f002 f926 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x12);
 8003224:	2012      	movs	r0, #18
 8003226:	f002 f923 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x14);
 800322a:	2014      	movs	r0, #20
 800322c:	f002 f920 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x17);
 8003230:	2017      	movs	r0, #23
 8003232:	f002 f91d 	bl	8005470 <lcd_wr_data>


    lcd_wr_regno(0xE1);  /* Set Gamma */
 8003236:	20e1      	movs	r0, #225	; 0xe1
 8003238:	f002 f92e 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 800323c:	20d0      	movs	r0, #208	; 0xd0
 800323e:	f002 f917 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003242:	2000      	movs	r0, #0
 8003244:	f002 f914 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003248:	2002      	movs	r0, #2
 800324a:	f002 f911 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x07);
 800324e:	2007      	movs	r0, #7
 8003250:	f002 f90e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8003254:	200a      	movs	r0, #10
 8003256:	f002 f90b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x28);
 800325a:	2028      	movs	r0, #40	; 0x28
 800325c:	f002 f908 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x31);
 8003260:	2031      	movs	r0, #49	; 0x31
 8003262:	f002 f905 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x54);
 8003266:	2054      	movs	r0, #84	; 0x54
 8003268:	f002 f902 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x47);
 800326c:	2047      	movs	r0, #71	; 0x47
 800326e:	f002 f8ff 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8003272:	200e      	movs	r0, #14
 8003274:	f002 f8fc 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x1c);
 8003278:	201c      	movs	r0, #28
 800327a:	f002 f8f9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x17);
 800327e:	2017      	movs	r0, #23
 8003280:	f002 f8f6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x1b); 
 8003284:	201b      	movs	r0, #27
 8003286:	f002 f8f3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x1e);
 800328a:	201e      	movs	r0, #30
 800328c:	f002 f8f0 	bl	8005470 <lcd_wr_data>


    lcd_wr_regno(0x2A);
 8003290:	202a      	movs	r0, #42	; 0x2a
 8003292:	f002 f901 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003296:	2000      	movs	r0, #0
 8003298:	f002 f8ea 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800329c:	2000      	movs	r0, #0
 800329e:	f002 f8e7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032a2:	2000      	movs	r0, #0
 80032a4:	f002 f8e4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xef);
 80032a8:	20ef      	movs	r0, #239	; 0xef
 80032aa:	f002 f8e1 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0x2B);
 80032ae:	202b      	movs	r0, #43	; 0x2b
 80032b0:	f002 f8f2 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80032b4:	2000      	movs	r0, #0
 80032b6:	f002 f8db 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032ba:	2000      	movs	r0, #0
 80032bc:	f002 f8d8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x01);
 80032c0:	2001      	movs	r0, #1
 80032c2:	f002 f8d5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3f);
 80032c6:	203f      	movs	r0, #63	; 0x3f
 80032c8:	f002 f8d2 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0x29); /* display on */
 80032cc:	2029      	movs	r0, #41	; 0x29
 80032ce:	f002 f8e3 	bl	8005498 <lcd_wr_regno>
}
 80032d2:	bf00      	nop
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <lcd_ex_ili9341_reginit>:
 * @brief       ILI9341
 * @param       
 * @retval      
 */
void lcd_ex_ili9341_reginit(void)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xCF);
 80032da:	20cf      	movs	r0, #207	; 0xcf
 80032dc:	f002 f8dc 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80032e0:	2000      	movs	r0, #0
 80032e2:	f002 f8c5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xC1);
 80032e6:	20c1      	movs	r0, #193	; 0xc1
 80032e8:	f002 f8c2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x30);
 80032ec:	2030      	movs	r0, #48	; 0x30
 80032ee:	f002 f8bf 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xED);
 80032f2:	20ed      	movs	r0, #237	; 0xed
 80032f4:	f002 f8d0 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x64);
 80032f8:	2064      	movs	r0, #100	; 0x64
 80032fa:	f002 f8b9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x03);
 80032fe:	2003      	movs	r0, #3
 8003300:	f002 f8b6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x12);
 8003304:	2012      	movs	r0, #18
 8003306:	f002 f8b3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x81);
 800330a:	2081      	movs	r0, #129	; 0x81
 800330c:	f002 f8b0 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xE8);
 8003310:	20e8      	movs	r0, #232	; 0xe8
 8003312:	f002 f8c1 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x85);
 8003316:	2085      	movs	r0, #133	; 0x85
 8003318:	f002 f8aa 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x10);
 800331c:	2010      	movs	r0, #16
 800331e:	f002 f8a7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8003322:	207a      	movs	r0, #122	; 0x7a
 8003324:	f002 f8a4 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xCB);
 8003328:	20cb      	movs	r0, #203	; 0xcb
 800332a:	f002 f8b5 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x39);
 800332e:	2039      	movs	r0, #57	; 0x39
 8003330:	f002 f89e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003334:	202c      	movs	r0, #44	; 0x2c
 8003336:	f002 f89b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800333a:	2000      	movs	r0, #0
 800333c:	f002 f898 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x34);
 8003340:	2034      	movs	r0, #52	; 0x34
 8003342:	f002 f895 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003346:	2002      	movs	r0, #2
 8003348:	f002 f892 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xF7);
 800334c:	20f7      	movs	r0, #247	; 0xf7
 800334e:	f002 f8a3 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8003352:	2020      	movs	r0, #32
 8003354:	f002 f88c 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xEA);
 8003358:	20ea      	movs	r0, #234	; 0xea
 800335a:	f002 f89d 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800335e:	2000      	movs	r0, #0
 8003360:	f002 f886 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003364:	2000      	movs	r0, #0
 8003366:	f002 f883 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xC0); /* Power control */
 800336a:	20c0      	movs	r0, #192	; 0xc0
 800336c:	f002 f894 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x1B);  /* VRH[5:0] */
 8003370:	201b      	movs	r0, #27
 8003372:	f002 f87d 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xC1); /* Power control */
 8003376:	20c1      	movs	r0, #193	; 0xc1
 8003378:	f002 f88e 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x01);  /* SAP[2:0];BT[3:0] */
 800337c:	2001      	movs	r0, #1
 800337e:	f002 f877 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xC5); /* VCM control */
 8003382:	20c5      	movs	r0, #197	; 0xc5
 8003384:	f002 f888 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x30);  /* 3F */
 8003388:	2030      	movs	r0, #48	; 0x30
 800338a:	f002 f871 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x30);  /* 3C */
 800338e:	2030      	movs	r0, #48	; 0x30
 8003390:	f002 f86e 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xC7); /* VCM control2 */
 8003394:	20c7      	movs	r0, #199	; 0xc7
 8003396:	f002 f87f 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0xB7);
 800339a:	20b7      	movs	r0, #183	; 0xb7
 800339c:	f002 f868 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0x36); /*  Memory Access Control */
 80033a0:	2036      	movs	r0, #54	; 0x36
 80033a2:	f002 f879 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x48);
 80033a6:	2048      	movs	r0, #72	; 0x48
 80033a8:	f002 f862 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0x3A);
 80033ac:	203a      	movs	r0, #58	; 0x3a
 80033ae:	f002 f873 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x55);
 80033b2:	2055      	movs	r0, #85	; 0x55
 80033b4:	f002 f85c 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xB1);
 80033b8:	20b1      	movs	r0, #177	; 0xb1
 80033ba:	f002 f86d 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80033be:	2000      	movs	r0, #0
 80033c0:	f002 f856 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x1A);
 80033c4:	201a      	movs	r0, #26
 80033c6:	f002 f853 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xB6); /*  Display Function Control */
 80033ca:	20b6      	movs	r0, #182	; 0xb6
 80033cc:	f002 f864 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 80033d0:	200a      	movs	r0, #10
 80033d2:	f002 f84d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA2);
 80033d6:	20a2      	movs	r0, #162	; 0xa2
 80033d8:	f002 f84a 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xF2); /*  3Gamma Function Disable */
 80033dc:	20f2      	movs	r0, #242	; 0xf2
 80033de:	f002 f85b 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80033e2:	2000      	movs	r0, #0
 80033e4:	f002 f844 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0x26); /* Gamma curve selected */
 80033e8:	2026      	movs	r0, #38	; 0x26
 80033ea:	f002 f855 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x01);
 80033ee:	2001      	movs	r0, #1
 80033f0:	f002 f83e 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xE0); /* Set Gamma */
 80033f4:	20e0      	movs	r0, #224	; 0xe0
 80033f6:	f002 f84f 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 80033fa:	200f      	movs	r0, #15
 80033fc:	f002 f838 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8003400:	202a      	movs	r0, #42	; 0x2a
 8003402:	f002 f835 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x28);
 8003406:	2028      	movs	r0, #40	; 0x28
 8003408:	f002 f832 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x08);
 800340c:	2008      	movs	r0, #8
 800340e:	f002 f82f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0E);
 8003412:	200e      	movs	r0, #14
 8003414:	f002 f82c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x08);
 8003418:	2008      	movs	r0, #8
 800341a:	f002 f829 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x54);
 800341e:	2054      	movs	r0, #84	; 0x54
 8003420:	f002 f826 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA9);
 8003424:	20a9      	movs	r0, #169	; 0xa9
 8003426:	f002 f823 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x43);
 800342a:	2043      	movs	r0, #67	; 0x43
 800342c:	f002 f820 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0A);
 8003430:	200a      	movs	r0, #10
 8003432:	f002 f81d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8003436:	200f      	movs	r0, #15
 8003438:	f002 f81a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800343c:	2000      	movs	r0, #0
 800343e:	f002 f817 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003442:	2000      	movs	r0, #0
 8003444:	f002 f814 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003448:	2000      	movs	r0, #0
 800344a:	f002 f811 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800344e:	2000      	movs	r0, #0
 8003450:	f002 f80e 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xE1);    /* Set Gamma */
 8003454:	20e1      	movs	r0, #225	; 0xe1
 8003456:	f002 f81f 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800345a:	2000      	movs	r0, #0
 800345c:	f002 f808 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x15);
 8003460:	2015      	movs	r0, #21
 8003462:	f002 f805 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x17);
 8003466:	2017      	movs	r0, #23
 8003468:	f002 f802 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x07);
 800346c:	2007      	movs	r0, #7
 800346e:	f001 ffff 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x11);
 8003472:	2011      	movs	r0, #17
 8003474:	f001 fffc 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x06);
 8003478:	2006      	movs	r0, #6
 800347a:	f001 fff9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x2B);
 800347e:	202b      	movs	r0, #43	; 0x2b
 8003480:	f001 fff6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x56);
 8003484:	2056      	movs	r0, #86	; 0x56
 8003486:	f001 fff3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3C);
 800348a:	203c      	movs	r0, #60	; 0x3c
 800348c:	f001 fff0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x05);
 8003490:	2005      	movs	r0, #5
 8003492:	f001 ffed 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x10);
 8003496:	2010      	movs	r0, #16
 8003498:	f001 ffea 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0F);
 800349c:	200f      	movs	r0, #15
 800349e:	f001 ffe7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3F);
 80034a2:	203f      	movs	r0, #63	; 0x3f
 80034a4:	f001 ffe4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3F);
 80034a8:	203f      	movs	r0, #63	; 0x3f
 80034aa:	f001 ffe1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0F);
 80034ae:	200f      	movs	r0, #15
 80034b0:	f001 ffde 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0x2B);
 80034b4:	202b      	movs	r0, #43	; 0x2b
 80034b6:	f001 ffef 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80034ba:	2000      	movs	r0, #0
 80034bc:	f001 ffd8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034c0:	2000      	movs	r0, #0
 80034c2:	f001 ffd5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x01);
 80034c6:	2001      	movs	r0, #1
 80034c8:	f001 ffd2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3f);
 80034cc:	203f      	movs	r0, #63	; 0x3f
 80034ce:	f001 ffcf 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0x2A);
 80034d2:	202a      	movs	r0, #42	; 0x2a
 80034d4:	f001 ffe0 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80034d8:	2000      	movs	r0, #0
 80034da:	f001 ffc9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034de:	2000      	movs	r0, #0
 80034e0:	f001 ffc6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034e4:	2000      	movs	r0, #0
 80034e6:	f001 ffc3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xef);
 80034ea:	20ef      	movs	r0, #239	; 0xef
 80034ec:	f001 ffc0 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0x11); /* Exit Sleep */
 80034f0:	2011      	movs	r0, #17
 80034f2:	f001 ffd1 	bl	8005498 <lcd_wr_regno>
    HAL_Delay(120);
 80034f6:	2078      	movs	r0, #120	; 0x78
 80034f8:	f003 f83c 	bl	8006574 <HAL_Delay>
    lcd_wr_regno(0x29); /* display on */
 80034fc:	2029      	movs	r0, #41	; 0x29
 80034fe:	f001 ffcb 	bl	8005498 <lcd_wr_regno>
 }
 8003502:	bf00      	nop
 8003504:	bd80      	pop	{r7, pc}

08003506 <lcd_ex_nt35310_reginit>:
 * @brief       NT35310
 * @param       
 * @retval      
 */
void lcd_ex_nt35310_reginit(void)
{
 8003506:	b580      	push	{r7, lr}
 8003508:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xED);
 800350a:	20ed      	movs	r0, #237	; 0xed
 800350c:	f001 ffc4 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003510:	2001      	movs	r0, #1
 8003512:	f001 ffad 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xFE);
 8003516:	20fe      	movs	r0, #254	; 0xfe
 8003518:	f001 ffaa 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xEE);
 800351c:	20ee      	movs	r0, #238	; 0xee
 800351e:	f001 ffbb 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0xDE);
 8003522:	20de      	movs	r0, #222	; 0xde
 8003524:	f001 ffa4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x21);
 8003528:	2021      	movs	r0, #33	; 0x21
 800352a:	f001 ffa1 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xF1);
 800352e:	20f1      	movs	r0, #241	; 0xf1
 8003530:	f001 ffb2 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003534:	2001      	movs	r0, #1
 8003536:	f001 ff9b 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xDF);
 800353a:	20df      	movs	r0, #223	; 0xdf
 800353c:	f001 ffac 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x10);
 8003540:	2010      	movs	r0, #16
 8003542:	f001 ff95 	bl	8005470 <lcd_wr_data>

    /* VCOMvoltage */
    lcd_wr_regno(0xC4);
 8003546:	20c4      	movs	r0, #196	; 0xc4
 8003548:	f001 ffa6 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x8F);  /* 5f */
 800354c:	208f      	movs	r0, #143	; 0x8f
 800354e:	f001 ff8f 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8003552:	20c6      	movs	r0, #198	; 0xc6
 8003554:	f001 ffa0 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003558:	2000      	movs	r0, #0
 800355a:	f001 ff89 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xE2);
 800355e:	20e2      	movs	r0, #226	; 0xe2
 8003560:	f001 ff86 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8003564:	20e2      	movs	r0, #226	; 0xe2
 8003566:	f001 ff83 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xE2);
 800356a:	20e2      	movs	r0, #226	; 0xe2
 800356c:	f001 ff80 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xBF);
 8003570:	20bf      	movs	r0, #191	; 0xbf
 8003572:	f001 ff91 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8003576:	20aa      	movs	r0, #170	; 0xaa
 8003578:	f001 ff7a 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB0);
 800357c:	20b0      	movs	r0, #176	; 0xb0
 800357e:	f001 ff8b 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x0D);
 8003582:	200d      	movs	r0, #13
 8003584:	f001 ff74 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003588:	2000      	movs	r0, #0
 800358a:	f001 ff71 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0D);
 800358e:	200d      	movs	r0, #13
 8003590:	f001 ff6e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003594:	2000      	movs	r0, #0
 8003596:	f001 ff6b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x11);
 800359a:	2011      	movs	r0, #17
 800359c:	f001 ff68 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035a0:	2000      	movs	r0, #0
 80035a2:	f001 ff65 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x19);
 80035a6:	2019      	movs	r0, #25
 80035a8:	f001 ff62 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035ac:	2000      	movs	r0, #0
 80035ae:	f001 ff5f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x21);
 80035b2:	2021      	movs	r0, #33	; 0x21
 80035b4:	f001 ff5c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035b8:	2000      	movs	r0, #0
 80035ba:	f001 ff59 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x2D);
 80035be:	202d      	movs	r0, #45	; 0x2d
 80035c0:	f001 ff56 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035c4:	2000      	movs	r0, #0
 80035c6:	f001 ff53 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3D);
 80035ca:	203d      	movs	r0, #61	; 0x3d
 80035cc:	f001 ff50 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035d0:	2000      	movs	r0, #0
 80035d2:	f001 ff4d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x5D);
 80035d6:	205d      	movs	r0, #93	; 0x5d
 80035d8:	f001 ff4a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035dc:	2000      	movs	r0, #0
 80035de:	f001 ff47 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x5D);
 80035e2:	205d      	movs	r0, #93	; 0x5d
 80035e4:	f001 ff44 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035e8:	2000      	movs	r0, #0
 80035ea:	f001 ff41 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB1);
 80035ee:	20b1      	movs	r0, #177	; 0xb1
 80035f0:	f001 ff52 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x80);
 80035f4:	2080      	movs	r0, #128	; 0x80
 80035f6:	f001 ff3b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035fa:	2000      	movs	r0, #0
 80035fc:	f001 ff38 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8003600:	208b      	movs	r0, #139	; 0x8b
 8003602:	f001 ff35 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003606:	2000      	movs	r0, #0
 8003608:	f001 ff32 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x96);
 800360c:	2096      	movs	r0, #150	; 0x96
 800360e:	f001 ff2f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003612:	2000      	movs	r0, #0
 8003614:	f001 ff2c 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8003618:	20b2      	movs	r0, #178	; 0xb2
 800361a:	f001 ff3d 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800361e:	2000      	movs	r0, #0
 8003620:	f001 ff26 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003624:	2000      	movs	r0, #0
 8003626:	f001 ff23 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x02);
 800362a:	2002      	movs	r0, #2
 800362c:	f001 ff20 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003630:	2000      	movs	r0, #0
 8003632:	f001 ff1d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x03);
 8003636:	2003      	movs	r0, #3
 8003638:	f001 ff1a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800363c:	2000      	movs	r0, #0
 800363e:	f001 ff17 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB3);
 8003642:	20b3      	movs	r0, #179	; 0xb3
 8003644:	f001 ff28 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003648:	2000      	movs	r0, #0
 800364a:	f001 ff11 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800364e:	2000      	movs	r0, #0
 8003650:	f001 ff0e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003654:	2000      	movs	r0, #0
 8003656:	f001 ff0b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800365a:	2000      	movs	r0, #0
 800365c:	f001 ff08 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003660:	2000      	movs	r0, #0
 8003662:	f001 ff05 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003666:	2000      	movs	r0, #0
 8003668:	f001 ff02 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800366c:	2000      	movs	r0, #0
 800366e:	f001 feff 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003672:	2000      	movs	r0, #0
 8003674:	f001 fefc 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003678:	2000      	movs	r0, #0
 800367a:	f001 fef9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800367e:	2000      	movs	r0, #0
 8003680:	f001 fef6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003684:	2000      	movs	r0, #0
 8003686:	f001 fef3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800368a:	2000      	movs	r0, #0
 800368c:	f001 fef0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003690:	2000      	movs	r0, #0
 8003692:	f001 feed 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003696:	2000      	movs	r0, #0
 8003698:	f001 feea 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800369c:	2000      	movs	r0, #0
 800369e:	f001 fee7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036a2:	2000      	movs	r0, #0
 80036a4:	f001 fee4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036a8:	2000      	movs	r0, #0
 80036aa:	f001 fee1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036ae:	2000      	movs	r0, #0
 80036b0:	f001 fede 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036b4:	2000      	movs	r0, #0
 80036b6:	f001 fedb 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036ba:	2000      	movs	r0, #0
 80036bc:	f001 fed8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036c0:	2000      	movs	r0, #0
 80036c2:	f001 fed5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036c6:	2000      	movs	r0, #0
 80036c8:	f001 fed2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036cc:	2000      	movs	r0, #0
 80036ce:	f001 fecf 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036d2:	2000      	movs	r0, #0
 80036d4:	f001 fecc 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 80036d8:	20b4      	movs	r0, #180	; 0xb4
 80036da:	f001 fedd 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x8B);
 80036de:	208b      	movs	r0, #139	; 0x8b
 80036e0:	f001 fec6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036e4:	2000      	movs	r0, #0
 80036e6:	f001 fec3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x96);
 80036ea:	2096      	movs	r0, #150	; 0x96
 80036ec:	f001 fec0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036f0:	2000      	movs	r0, #0
 80036f2:	f001 febd 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA1);
 80036f6:	20a1      	movs	r0, #161	; 0xa1
 80036f8:	f001 feba 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036fc:	2000      	movs	r0, #0
 80036fe:	f001 feb7 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB5);
 8003702:	20b5      	movs	r0, #181	; 0xb5
 8003704:	f001 fec8 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x02);
 8003708:	2002      	movs	r0, #2
 800370a:	f001 feb1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800370e:	2000      	movs	r0, #0
 8003710:	f001 feae 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x03);
 8003714:	2003      	movs	r0, #3
 8003716:	f001 feab 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800371a:	2000      	movs	r0, #0
 800371c:	f001 fea8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x04);
 8003720:	2004      	movs	r0, #4
 8003722:	f001 fea5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003726:	2000      	movs	r0, #0
 8003728:	f001 fea2 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB6);
 800372c:	20b6      	movs	r0, #182	; 0xb6
 800372e:	f001 feb3 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003732:	2000      	movs	r0, #0
 8003734:	f001 fe9c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003738:	2000      	movs	r0, #0
 800373a:	f001 fe99 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 800373e:	20b7      	movs	r0, #183	; 0xb7
 8003740:	f001 feaa 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003744:	2000      	movs	r0, #0
 8003746:	f001 fe93 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800374a:	2000      	movs	r0, #0
 800374c:	f001 fe90 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3F);
 8003750:	203f      	movs	r0, #63	; 0x3f
 8003752:	f001 fe8d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003756:	2000      	movs	r0, #0
 8003758:	f001 fe8a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x5E);
 800375c:	205e      	movs	r0, #94	; 0x5e
 800375e:	f001 fe87 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003762:	2000      	movs	r0, #0
 8003764:	f001 fe84 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x64);
 8003768:	2064      	movs	r0, #100	; 0x64
 800376a:	f001 fe81 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800376e:	2000      	movs	r0, #0
 8003770:	f001 fe7e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x8C);
 8003774:	208c      	movs	r0, #140	; 0x8c
 8003776:	f001 fe7b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800377a:	2000      	movs	r0, #0
 800377c:	f001 fe78 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xAC);
 8003780:	20ac      	movs	r0, #172	; 0xac
 8003782:	f001 fe75 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003786:	2000      	movs	r0, #0
 8003788:	f001 fe72 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xDC);
 800378c:	20dc      	movs	r0, #220	; 0xdc
 800378e:	f001 fe6f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003792:	2000      	movs	r0, #0
 8003794:	f001 fe6c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x70);
 8003798:	2070      	movs	r0, #112	; 0x70
 800379a:	f001 fe69 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800379e:	2000      	movs	r0, #0
 80037a0:	f001 fe66 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x90);
 80037a4:	2090      	movs	r0, #144	; 0x90
 80037a6:	f001 fe63 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037aa:	2000      	movs	r0, #0
 80037ac:	f001 fe60 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xEB);
 80037b0:	20eb      	movs	r0, #235	; 0xeb
 80037b2:	f001 fe5d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037b6:	2000      	movs	r0, #0
 80037b8:	f001 fe5a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xDC);
 80037bc:	20dc      	movs	r0, #220	; 0xdc
 80037be:	f001 fe57 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037c2:	2000      	movs	r0, #0
 80037c4:	f001 fe54 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB8);
 80037c8:	20b8      	movs	r0, #184	; 0xb8
 80037ca:	f001 fe65 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80037ce:	2000      	movs	r0, #0
 80037d0:	f001 fe4e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037d4:	2000      	movs	r0, #0
 80037d6:	f001 fe4b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037da:	2000      	movs	r0, #0
 80037dc:	f001 fe48 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037e0:	2000      	movs	r0, #0
 80037e2:	f001 fe45 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037e6:	2000      	movs	r0, #0
 80037e8:	f001 fe42 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037ec:	2000      	movs	r0, #0
 80037ee:	f001 fe3f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037f2:	2000      	movs	r0, #0
 80037f4:	f001 fe3c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037f8:	2000      	movs	r0, #0
 80037fa:	f001 fe39 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xBA);
 80037fe:	20ba      	movs	r0, #186	; 0xba
 8003800:	f001 fe4a 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x24);
 8003804:	2024      	movs	r0, #36	; 0x24
 8003806:	f001 fe33 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800380a:	2000      	movs	r0, #0
 800380c:	f001 fe30 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003810:	2000      	movs	r0, #0
 8003812:	f001 fe2d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003816:	2000      	movs	r0, #0
 8003818:	f001 fe2a 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 800381c:	20c1      	movs	r0, #193	; 0xc1
 800381e:	f001 fe3b 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8003822:	2020      	movs	r0, #32
 8003824:	f001 fe24 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003828:	2000      	movs	r0, #0
 800382a:	f001 fe21 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x54);
 800382e:	2054      	movs	r0, #84	; 0x54
 8003830:	f001 fe1e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003834:	2000      	movs	r0, #0
 8003836:	f001 fe1b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xFF);
 800383a:	20ff      	movs	r0, #255	; 0xff
 800383c:	f001 fe18 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003840:	2000      	movs	r0, #0
 8003842:	f001 fe15 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8003846:	20c2      	movs	r0, #194	; 0xc2
 8003848:	f001 fe26 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 800384c:	200a      	movs	r0, #10
 800384e:	f001 fe0f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003852:	2000      	movs	r0, #0
 8003854:	f001 fe0c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x04);
 8003858:	2004      	movs	r0, #4
 800385a:	f001 fe09 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800385e:	2000      	movs	r0, #0
 8003860:	f001 fe06 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC3);
 8003864:	20c3      	movs	r0, #195	; 0xc3
 8003866:	f001 fe17 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 800386a:	203c      	movs	r0, #60	; 0x3c
 800386c:	f001 fe00 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003870:	2000      	movs	r0, #0
 8003872:	f001 fdfd 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3A);
 8003876:	203a      	movs	r0, #58	; 0x3a
 8003878:	f001 fdfa 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800387c:	2000      	movs	r0, #0
 800387e:	f001 fdf7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x39);
 8003882:	2039      	movs	r0, #57	; 0x39
 8003884:	f001 fdf4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003888:	2000      	movs	r0, #0
 800388a:	f001 fdf1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x37);
 800388e:	2037      	movs	r0, #55	; 0x37
 8003890:	f001 fdee 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003894:	2000      	movs	r0, #0
 8003896:	f001 fdeb 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3C);
 800389a:	203c      	movs	r0, #60	; 0x3c
 800389c:	f001 fde8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038a0:	2000      	movs	r0, #0
 80038a2:	f001 fde5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x36);
 80038a6:	2036      	movs	r0, #54	; 0x36
 80038a8:	f001 fde2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038ac:	2000      	movs	r0, #0
 80038ae:	f001 fddf 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x32);
 80038b2:	2032      	movs	r0, #50	; 0x32
 80038b4:	f001 fddc 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038b8:	2000      	movs	r0, #0
 80038ba:	f001 fdd9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x2F);
 80038be:	202f      	movs	r0, #47	; 0x2f
 80038c0:	f001 fdd6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038c4:	2000      	movs	r0, #0
 80038c6:	f001 fdd3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x2C);
 80038ca:	202c      	movs	r0, #44	; 0x2c
 80038cc:	f001 fdd0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038d0:	2000      	movs	r0, #0
 80038d2:	f001 fdcd 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x29);
 80038d6:	2029      	movs	r0, #41	; 0x29
 80038d8:	f001 fdca 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038dc:	2000      	movs	r0, #0
 80038de:	f001 fdc7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x26);
 80038e2:	2026      	movs	r0, #38	; 0x26
 80038e4:	f001 fdc4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038e8:	2000      	movs	r0, #0
 80038ea:	f001 fdc1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x24);
 80038ee:	2024      	movs	r0, #36	; 0x24
 80038f0:	f001 fdbe 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038f4:	2000      	movs	r0, #0
 80038f6:	f001 fdbb 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x24);
 80038fa:	2024      	movs	r0, #36	; 0x24
 80038fc:	f001 fdb8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003900:	2000      	movs	r0, #0
 8003902:	f001 fdb5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x23);
 8003906:	2023      	movs	r0, #35	; 0x23
 8003908:	f001 fdb2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800390c:	2000      	movs	r0, #0
 800390e:	f001 fdaf 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003912:	203c      	movs	r0, #60	; 0x3c
 8003914:	f001 fdac 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003918:	2000      	movs	r0, #0
 800391a:	f001 fda9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x36);
 800391e:	2036      	movs	r0, #54	; 0x36
 8003920:	f001 fda6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003924:	2000      	movs	r0, #0
 8003926:	f001 fda3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x32);
 800392a:	2032      	movs	r0, #50	; 0x32
 800392c:	f001 fda0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003930:	2000      	movs	r0, #0
 8003932:	f001 fd9d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x2F);
 8003936:	202f      	movs	r0, #47	; 0x2f
 8003938:	f001 fd9a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800393c:	2000      	movs	r0, #0
 800393e:	f001 fd97 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003942:	202c      	movs	r0, #44	; 0x2c
 8003944:	f001 fd94 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003948:	2000      	movs	r0, #0
 800394a:	f001 fd91 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x29);
 800394e:	2029      	movs	r0, #41	; 0x29
 8003950:	f001 fd8e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003954:	2000      	movs	r0, #0
 8003956:	f001 fd8b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x26);
 800395a:	2026      	movs	r0, #38	; 0x26
 800395c:	f001 fd88 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003960:	2000      	movs	r0, #0
 8003962:	f001 fd85 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x24);
 8003966:	2024      	movs	r0, #36	; 0x24
 8003968:	f001 fd82 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800396c:	2000      	movs	r0, #0
 800396e:	f001 fd7f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x24);
 8003972:	2024      	movs	r0, #36	; 0x24
 8003974:	f001 fd7c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003978:	2000      	movs	r0, #0
 800397a:	f001 fd79 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x23);
 800397e:	2023      	movs	r0, #35	; 0x23
 8003980:	f001 fd76 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003984:	2000      	movs	r0, #0
 8003986:	f001 fd73 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC4);
 800398a:	20c4      	movs	r0, #196	; 0xc4
 800398c:	f001 fd84 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x62);
 8003990:	2062      	movs	r0, #98	; 0x62
 8003992:	f001 fd6d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003996:	2000      	movs	r0, #0
 8003998:	f001 fd6a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x05);
 800399c:	2005      	movs	r0, #5
 800399e:	f001 fd67 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039a2:	2000      	movs	r0, #0
 80039a4:	f001 fd64 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x84);
 80039a8:	2084      	movs	r0, #132	; 0x84
 80039aa:	f001 fd61 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ae:	2000      	movs	r0, #0
 80039b0:	f001 fd5e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xF0);
 80039b4:	20f0      	movs	r0, #240	; 0xf0
 80039b6:	f001 fd5b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ba:	2000      	movs	r0, #0
 80039bc:	f001 fd58 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x18);
 80039c0:	2018      	movs	r0, #24
 80039c2:	f001 fd55 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039c6:	2000      	movs	r0, #0
 80039c8:	f001 fd52 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA4);
 80039cc:	20a4      	movs	r0, #164	; 0xa4
 80039ce:	f001 fd4f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039d2:	2000      	movs	r0, #0
 80039d4:	f001 fd4c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x18);
 80039d8:	2018      	movs	r0, #24
 80039da:	f001 fd49 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039de:	2000      	movs	r0, #0
 80039e0:	f001 fd46 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x50);
 80039e4:	2050      	movs	r0, #80	; 0x50
 80039e6:	f001 fd43 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ea:	2000      	movs	r0, #0
 80039ec:	f001 fd40 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0C);
 80039f0:	200c      	movs	r0, #12
 80039f2:	f001 fd3d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039f6:	2000      	movs	r0, #0
 80039f8:	f001 fd3a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x17);
 80039fc:	2017      	movs	r0, #23
 80039fe:	f001 fd37 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a02:	2000      	movs	r0, #0
 8003a04:	f001 fd34 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x95);
 8003a08:	2095      	movs	r0, #149	; 0x95
 8003a0a:	f001 fd31 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a0e:	2000      	movs	r0, #0
 8003a10:	f001 fd2e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003a14:	20f3      	movs	r0, #243	; 0xf3
 8003a16:	f001 fd2b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	f001 fd28 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xE6);
 8003a20:	20e6      	movs	r0, #230	; 0xe6
 8003a22:	f001 fd25 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a26:	2000      	movs	r0, #0
 8003a28:	f001 fd22 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 8003a2c:	20c5      	movs	r0, #197	; 0xc5
 8003a2e:	f001 fd33 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x32);
 8003a32:	2032      	movs	r0, #50	; 0x32
 8003a34:	f001 fd1c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a38:	2000      	movs	r0, #0
 8003a3a:	f001 fd19 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003a3e:	2044      	movs	r0, #68	; 0x44
 8003a40:	f001 fd16 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a44:	2000      	movs	r0, #0
 8003a46:	f001 fd13 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x65);
 8003a4a:	2065      	movs	r0, #101	; 0x65
 8003a4c:	f001 fd10 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a50:	2000      	movs	r0, #0
 8003a52:	f001 fd0d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003a56:	2076      	movs	r0, #118	; 0x76
 8003a58:	f001 fd0a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	f001 fd07 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003a62:	2088      	movs	r0, #136	; 0x88
 8003a64:	f001 fd04 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a68:	2000      	movs	r0, #0
 8003a6a:	f001 fd01 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8003a6e:	20c6      	movs	r0, #198	; 0xc6
 8003a70:	f001 fd12 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8003a74:	2020      	movs	r0, #32
 8003a76:	f001 fcfb 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	f001 fcf8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x17);
 8003a80:	2017      	movs	r0, #23
 8003a82:	f001 fcf5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a86:	2000      	movs	r0, #0
 8003a88:	f001 fcf2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x01);
 8003a8c:	2001      	movs	r0, #1
 8003a8e:	f001 fcef 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a92:	2000      	movs	r0, #0
 8003a94:	f001 fcec 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC7);
 8003a98:	20c7      	movs	r0, #199	; 0xc7
 8003a9a:	f001 fcfd 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003a9e:	2000      	movs	r0, #0
 8003aa0:	f001 fce6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	f001 fce3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aaa:	2000      	movs	r0, #0
 8003aac:	f001 fce0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ab0:	2000      	movs	r0, #0
 8003ab2:	f001 fcdd 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC8);
 8003ab6:	20c8      	movs	r0, #200	; 0xc8
 8003ab8:	f001 fcee 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003abc:	2000      	movs	r0, #0
 8003abe:	f001 fcd7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ac2:	2000      	movs	r0, #0
 8003ac4:	f001 fcd4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ac8:	2000      	movs	r0, #0
 8003aca:	f001 fcd1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ace:	2000      	movs	r0, #0
 8003ad0:	f001 fcce 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xC9);
 8003ad4:	20c9      	movs	r0, #201	; 0xc9
 8003ad6:	f001 fcdf 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003ada:	2000      	movs	r0, #0
 8003adc:	f001 fcc8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	f001 fcc5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	f001 fcc2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aec:	2000      	movs	r0, #0
 8003aee:	f001 fcbf 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003af2:	2000      	movs	r0, #0
 8003af4:	f001 fcbc 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003af8:	2000      	movs	r0, #0
 8003afa:	f001 fcb9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003afe:	2000      	movs	r0, #0
 8003b00:	f001 fcb6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b04:	2000      	movs	r0, #0
 8003b06:	f001 fcb3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b0a:	2000      	movs	r0, #0
 8003b0c:	f001 fcb0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b10:	2000      	movs	r0, #0
 8003b12:	f001 fcad 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b16:	2000      	movs	r0, #0
 8003b18:	f001 fcaa 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b1c:	2000      	movs	r0, #0
 8003b1e:	f001 fca7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b22:	2000      	movs	r0, #0
 8003b24:	f001 fca4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b28:	2000      	movs	r0, #0
 8003b2a:	f001 fca1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b2e:	2000      	movs	r0, #0
 8003b30:	f001 fc9e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b34:	2000      	movs	r0, #0
 8003b36:	f001 fc9b 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 8003b3a:	20e0      	movs	r0, #224	; 0xe0
 8003b3c:	f001 fcac 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x16);
 8003b40:	2016      	movs	r0, #22
 8003b42:	f001 fc95 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b46:	2000      	movs	r0, #0
 8003b48:	f001 fc92 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003b4c:	201c      	movs	r0, #28
 8003b4e:	f001 fc8f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b52:	2000      	movs	r0, #0
 8003b54:	f001 fc8c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x21);
 8003b58:	2021      	movs	r0, #33	; 0x21
 8003b5a:	f001 fc89 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b5e:	2000      	movs	r0, #0
 8003b60:	f001 fc86 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x36);
 8003b64:	2036      	movs	r0, #54	; 0x36
 8003b66:	f001 fc83 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	f001 fc80 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x46);
 8003b70:	2046      	movs	r0, #70	; 0x46
 8003b72:	f001 fc7d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b76:	2000      	movs	r0, #0
 8003b78:	f001 fc7a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x52);
 8003b7c:	2052      	movs	r0, #82	; 0x52
 8003b7e:	f001 fc77 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b82:	2000      	movs	r0, #0
 8003b84:	f001 fc74 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x64);
 8003b88:	2064      	movs	r0, #100	; 0x64
 8003b8a:	f001 fc71 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b8e:	2000      	movs	r0, #0
 8003b90:	f001 fc6e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8003b94:	207a      	movs	r0, #122	; 0x7a
 8003b96:	f001 fc6b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	f001 fc68 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8003ba0:	208b      	movs	r0, #139	; 0x8b
 8003ba2:	f001 fc65 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ba6:	2000      	movs	r0, #0
 8003ba8:	f001 fc62 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003bac:	2099      	movs	r0, #153	; 0x99
 8003bae:	f001 fc5f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	f001 fc5c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA8);
 8003bb8:	20a8      	movs	r0, #168	; 0xa8
 8003bba:	f001 fc59 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bbe:	2000      	movs	r0, #0
 8003bc0:	f001 fc56 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xB9);
 8003bc4:	20b9      	movs	r0, #185	; 0xb9
 8003bc6:	f001 fc53 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bca:	2000      	movs	r0, #0
 8003bcc:	f001 fc50 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003bd0:	20c4      	movs	r0, #196	; 0xc4
 8003bd2:	f001 fc4d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bd6:	2000      	movs	r0, #0
 8003bd8:	f001 fc4a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8003bdc:	20ca      	movs	r0, #202	; 0xca
 8003bde:	f001 fc47 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003be2:	2000      	movs	r0, #0
 8003be4:	f001 fc44 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003be8:	20d2      	movs	r0, #210	; 0xd2
 8003bea:	f001 fc41 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bee:	2000      	movs	r0, #0
 8003bf0:	f001 fc3e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xD9);
 8003bf4:	20d9      	movs	r0, #217	; 0xd9
 8003bf6:	f001 fc3b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bfa:	2000      	movs	r0, #0
 8003bfc:	f001 fc38 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xE0);
 8003c00:	20e0      	movs	r0, #224	; 0xe0
 8003c02:	f001 fc35 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c06:	2000      	movs	r0, #0
 8003c08:	f001 fc32 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003c0c:	20f3      	movs	r0, #243	; 0xf3
 8003c0e:	f001 fc2f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c12:	2000      	movs	r0, #0
 8003c14:	f001 fc2c 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 8003c18:	20e1      	movs	r0, #225	; 0xe1
 8003c1a:	f001 fc3d 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x16);
 8003c1e:	2016      	movs	r0, #22
 8003c20:	f001 fc26 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c24:	2000      	movs	r0, #0
 8003c26:	f001 fc23 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003c2a:	201c      	movs	r0, #28
 8003c2c:	f001 fc20 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c30:	2000      	movs	r0, #0
 8003c32:	f001 fc1d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x22);
 8003c36:	2022      	movs	r0, #34	; 0x22
 8003c38:	f001 fc1a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c3c:	2000      	movs	r0, #0
 8003c3e:	f001 fc17 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x36);
 8003c42:	2036      	movs	r0, #54	; 0x36
 8003c44:	f001 fc14 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c48:	2000      	movs	r0, #0
 8003c4a:	f001 fc11 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003c4e:	2045      	movs	r0, #69	; 0x45
 8003c50:	f001 fc0e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c54:	2000      	movs	r0, #0
 8003c56:	f001 fc0b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x52);
 8003c5a:	2052      	movs	r0, #82	; 0x52
 8003c5c:	f001 fc08 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c60:	2000      	movs	r0, #0
 8003c62:	f001 fc05 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x64);
 8003c66:	2064      	movs	r0, #100	; 0x64
 8003c68:	f001 fc02 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	f001 fbff 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8003c72:	207a      	movs	r0, #122	; 0x7a
 8003c74:	f001 fbfc 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c78:	2000      	movs	r0, #0
 8003c7a:	f001 fbf9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8003c7e:	208b      	movs	r0, #139	; 0x8b
 8003c80:	f001 fbf6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c84:	2000      	movs	r0, #0
 8003c86:	f001 fbf3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003c8a:	2099      	movs	r0, #153	; 0x99
 8003c8c:	f001 fbf0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c90:	2000      	movs	r0, #0
 8003c92:	f001 fbed 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA8);
 8003c96:	20a8      	movs	r0, #168	; 0xa8
 8003c98:	f001 fbea 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	f001 fbe7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xB9);
 8003ca2:	20b9      	movs	r0, #185	; 0xb9
 8003ca4:	f001 fbe4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ca8:	2000      	movs	r0, #0
 8003caa:	f001 fbe1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003cae:	20c4      	movs	r0, #196	; 0xc4
 8003cb0:	f001 fbde 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cb4:	2000      	movs	r0, #0
 8003cb6:	f001 fbdb 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8003cba:	20ca      	movs	r0, #202	; 0xca
 8003cbc:	f001 fbd8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	f001 fbd5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003cc6:	20d2      	movs	r0, #210	; 0xd2
 8003cc8:	f001 fbd2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ccc:	2000      	movs	r0, #0
 8003cce:	f001 fbcf 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xD8);
 8003cd2:	20d8      	movs	r0, #216	; 0xd8
 8003cd4:	f001 fbcc 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cd8:	2000      	movs	r0, #0
 8003cda:	f001 fbc9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xE0);
 8003cde:	20e0      	movs	r0, #224	; 0xe0
 8003ce0:	f001 fbc6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ce4:	2000      	movs	r0, #0
 8003ce6:	f001 fbc3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003cea:	20f3      	movs	r0, #243	; 0xf3
 8003cec:	f001 fbc0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cf0:	2000      	movs	r0, #0
 8003cf2:	f001 fbbd 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xE2);
 8003cf6:	20e2      	movs	r0, #226	; 0xe2
 8003cf8:	f001 fbce 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003cfc:	2005      	movs	r0, #5
 8003cfe:	f001 fbb7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d02:	2000      	movs	r0, #0
 8003d04:	f001 fbb4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8003d08:	200b      	movs	r0, #11
 8003d0a:	f001 fbb1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d0e:	2000      	movs	r0, #0
 8003d10:	f001 fbae 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x1B);
 8003d14:	201b      	movs	r0, #27
 8003d16:	f001 fbab 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d1a:	2000      	movs	r0, #0
 8003d1c:	f001 fba8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x34);
 8003d20:	2034      	movs	r0, #52	; 0x34
 8003d22:	f001 fba5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d26:	2000      	movs	r0, #0
 8003d28:	f001 fba2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003d2c:	2044      	movs	r0, #68	; 0x44
 8003d2e:	f001 fb9f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d32:	2000      	movs	r0, #0
 8003d34:	f001 fb9c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x4F);
 8003d38:	204f      	movs	r0, #79	; 0x4f
 8003d3a:	f001 fb99 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d3e:	2000      	movs	r0, #0
 8003d40:	f001 fb96 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x61);
 8003d44:	2061      	movs	r0, #97	; 0x61
 8003d46:	f001 fb93 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	f001 fb90 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x79);
 8003d50:	2079      	movs	r0, #121	; 0x79
 8003d52:	f001 fb8d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d56:	2000      	movs	r0, #0
 8003d58:	f001 fb8a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003d5c:	2088      	movs	r0, #136	; 0x88
 8003d5e:	f001 fb87 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d62:	2000      	movs	r0, #0
 8003d64:	f001 fb84 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x97);
 8003d68:	2097      	movs	r0, #151	; 0x97
 8003d6a:	f001 fb81 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d6e:	2000      	movs	r0, #0
 8003d70:	f001 fb7e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA6);
 8003d74:	20a6      	movs	r0, #166	; 0xa6
 8003d76:	f001 fb7b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d7a:	2000      	movs	r0, #0
 8003d7c:	f001 fb78 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8003d80:	20b7      	movs	r0, #183	; 0xb7
 8003d82:	f001 fb75 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d86:	2000      	movs	r0, #0
 8003d88:	f001 fb72 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8003d8c:	20c2      	movs	r0, #194	; 0xc2
 8003d8e:	f001 fb6f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d92:	2000      	movs	r0, #0
 8003d94:	f001 fb6c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8003d98:	20c7      	movs	r0, #199	; 0xc7
 8003d9a:	f001 fb69 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d9e:	2000      	movs	r0, #0
 8003da0:	f001 fb66 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8003da4:	20d1      	movs	r0, #209	; 0xd1
 8003da6:	f001 fb63 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003daa:	2000      	movs	r0, #0
 8003dac:	f001 fb60 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xD6);
 8003db0:	20d6      	movs	r0, #214	; 0xd6
 8003db2:	f001 fb5d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003db6:	2000      	movs	r0, #0
 8003db8:	f001 fb5a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003dbc:	20dd      	movs	r0, #221	; 0xdd
 8003dbe:	f001 fb57 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	f001 fb54 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003dc8:	20f3      	movs	r0, #243	; 0xf3
 8003dca:	f001 fb51 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dce:	2000      	movs	r0, #0
 8003dd0:	f001 fb4e 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xE3);
 8003dd4:	20e3      	movs	r0, #227	; 0xe3
 8003dd6:	f001 fb5f 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003dda:	2005      	movs	r0, #5
 8003ddc:	f001 fb48 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003de0:	2000      	movs	r0, #0
 8003de2:	f001 fb45 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA);
 8003de6:	200a      	movs	r0, #10
 8003de8:	f001 fb42 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dec:	2000      	movs	r0, #0
 8003dee:	f001 fb3f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003df2:	201c      	movs	r0, #28
 8003df4:	f001 fb3c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003df8:	2000      	movs	r0, #0
 8003dfa:	f001 fb39 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003dfe:	2033      	movs	r0, #51	; 0x33
 8003e00:	f001 fb36 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e04:	2000      	movs	r0, #0
 8003e06:	f001 fb33 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003e0a:	2044      	movs	r0, #68	; 0x44
 8003e0c:	f001 fb30 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e10:	2000      	movs	r0, #0
 8003e12:	f001 fb2d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003e16:	2050      	movs	r0, #80	; 0x50
 8003e18:	f001 fb2a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e1c:	2000      	movs	r0, #0
 8003e1e:	f001 fb27 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x62);
 8003e22:	2062      	movs	r0, #98	; 0x62
 8003e24:	f001 fb24 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e28:	2000      	movs	r0, #0
 8003e2a:	f001 fb21 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x78);
 8003e2e:	2078      	movs	r0, #120	; 0x78
 8003e30:	f001 fb1e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e34:	2000      	movs	r0, #0
 8003e36:	f001 fb1b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003e3a:	2088      	movs	r0, #136	; 0x88
 8003e3c:	f001 fb18 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e40:	2000      	movs	r0, #0
 8003e42:	f001 fb15 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x97);
 8003e46:	2097      	movs	r0, #151	; 0x97
 8003e48:	f001 fb12 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e4c:	2000      	movs	r0, #0
 8003e4e:	f001 fb0f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA6);
 8003e52:	20a6      	movs	r0, #166	; 0xa6
 8003e54:	f001 fb0c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e58:	2000      	movs	r0, #0
 8003e5a:	f001 fb09 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8003e5e:	20b7      	movs	r0, #183	; 0xb7
 8003e60:	f001 fb06 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e64:	2000      	movs	r0, #0
 8003e66:	f001 fb03 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8003e6a:	20c2      	movs	r0, #194	; 0xc2
 8003e6c:	f001 fb00 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e70:	2000      	movs	r0, #0
 8003e72:	f001 fafd 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8003e76:	20c7      	movs	r0, #199	; 0xc7
 8003e78:	f001 fafa 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	f001 faf7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8003e82:	20d1      	movs	r0, #209	; 0xd1
 8003e84:	f001 faf4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e88:	2000      	movs	r0, #0
 8003e8a:	f001 faf1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xD5);
 8003e8e:	20d5      	movs	r0, #213	; 0xd5
 8003e90:	f001 faee 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e94:	2000      	movs	r0, #0
 8003e96:	f001 faeb 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003e9a:	20dd      	movs	r0, #221	; 0xdd
 8003e9c:	f001 fae8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ea0:	2000      	movs	r0, #0
 8003ea2:	f001 fae5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003ea6:	20f3      	movs	r0, #243	; 0xf3
 8003ea8:	f001 fae2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eac:	2000      	movs	r0, #0
 8003eae:	f001 fadf 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xE4);
 8003eb2:	20e4      	movs	r0, #228	; 0xe4
 8003eb4:	f001 faf0 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003eb8:	2001      	movs	r0, #1
 8003eba:	f001 fad9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ebe:	2000      	movs	r0, #0
 8003ec0:	f001 fad6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x01);
 8003ec4:	2001      	movs	r0, #1
 8003ec6:	f001 fad3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eca:	2000      	movs	r0, #0
 8003ecc:	f001 fad0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003ed0:	2002      	movs	r0, #2
 8003ed2:	f001 facd 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	f001 faca 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8003edc:	202a      	movs	r0, #42	; 0x2a
 8003ede:	f001 fac7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ee2:	2000      	movs	r0, #0
 8003ee4:	f001 fac4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003ee8:	203c      	movs	r0, #60	; 0x3c
 8003eea:	f001 fac1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eee:	2000      	movs	r0, #0
 8003ef0:	f001 fabe 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003ef4:	204b      	movs	r0, #75	; 0x4b
 8003ef6:	f001 fabb 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003efa:	2000      	movs	r0, #0
 8003efc:	f001 fab8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003f00:	205d      	movs	r0, #93	; 0x5d
 8003f02:	f001 fab5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f06:	2000      	movs	r0, #0
 8003f08:	f001 fab2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003f0c:	2074      	movs	r0, #116	; 0x74
 8003f0e:	f001 faaf 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f12:	2000      	movs	r0, #0
 8003f14:	f001 faac 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003f18:	2084      	movs	r0, #132	; 0x84
 8003f1a:	f001 faa9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f1e:	2000      	movs	r0, #0
 8003f20:	f001 faa6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x93);
 8003f24:	2093      	movs	r0, #147	; 0x93
 8003f26:	f001 faa3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f2a:	2000      	movs	r0, #0
 8003f2c:	f001 faa0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003f30:	20a2      	movs	r0, #162	; 0xa2
 8003f32:	f001 fa9d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f36:	2000      	movs	r0, #0
 8003f38:	f001 fa9a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003f3c:	20b3      	movs	r0, #179	; 0xb3
 8003f3e:	f001 fa97 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f42:	2000      	movs	r0, #0
 8003f44:	f001 fa94 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003f48:	20be      	movs	r0, #190	; 0xbe
 8003f4a:	f001 fa91 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f4e:	2000      	movs	r0, #0
 8003f50:	f001 fa8e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003f54:	20c4      	movs	r0, #196	; 0xc4
 8003f56:	f001 fa8b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f5a:	2000      	movs	r0, #0
 8003f5c:	f001 fa88 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8003f60:	20cd      	movs	r0, #205	; 0xcd
 8003f62:	f001 fa85 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f66:	2000      	movs	r0, #0
 8003f68:	f001 fa82 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8003f6c:	20d3      	movs	r0, #211	; 0xd3
 8003f6e:	f001 fa7f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f72:	2000      	movs	r0, #0
 8003f74:	f001 fa7c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003f78:	20dd      	movs	r0, #221	; 0xdd
 8003f7a:	f001 fa79 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f7e:	2000      	movs	r0, #0
 8003f80:	f001 fa76 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003f84:	20f3      	movs	r0, #243	; 0xf3
 8003f86:	f001 fa73 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f8a:	2000      	movs	r0, #0
 8003f8c:	f001 fa70 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xE5);
 8003f90:	20e5      	movs	r0, #229	; 0xe5
 8003f92:	f001 fa81 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003f96:	2000      	movs	r0, #0
 8003f98:	f001 fa6a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f9c:	2000      	movs	r0, #0
 8003f9e:	f001 fa67 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	f001 fa64 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fa8:	2000      	movs	r0, #0
 8003faa:	f001 fa61 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003fae:	2002      	movs	r0, #2
 8003fb0:	f001 fa5e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	f001 fa5b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003fba:	2029      	movs	r0, #41	; 0x29
 8003fbc:	f001 fa58 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fc0:	2000      	movs	r0, #0
 8003fc2:	f001 fa55 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003fc6:	203c      	movs	r0, #60	; 0x3c
 8003fc8:	f001 fa52 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fcc:	2000      	movs	r0, #0
 8003fce:	f001 fa4f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003fd2:	204b      	movs	r0, #75	; 0x4b
 8003fd4:	f001 fa4c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fd8:	2000      	movs	r0, #0
 8003fda:	f001 fa49 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003fde:	205d      	movs	r0, #93	; 0x5d
 8003fe0:	f001 fa46 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fe4:	2000      	movs	r0, #0
 8003fe6:	f001 fa43 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003fea:	2074      	movs	r0, #116	; 0x74
 8003fec:	f001 fa40 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	f001 fa3d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003ff6:	2084      	movs	r0, #132	; 0x84
 8003ff8:	f001 fa3a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	f001 fa37 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x93);
 8004002:	2093      	movs	r0, #147	; 0x93
 8004004:	f001 fa34 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004008:	2000      	movs	r0, #0
 800400a:	f001 fa31 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xA2);
 800400e:	20a2      	movs	r0, #162	; 0xa2
 8004010:	f001 fa2e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004014:	2000      	movs	r0, #0
 8004016:	f001 fa2b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xB3);
 800401a:	20b3      	movs	r0, #179	; 0xb3
 800401c:	f001 fa28 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004020:	2000      	movs	r0, #0
 8004022:	f001 fa25 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8004026:	20be      	movs	r0, #190	; 0xbe
 8004028:	f001 fa22 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800402c:	2000      	movs	r0, #0
 800402e:	f001 fa1f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8004032:	20c4      	movs	r0, #196	; 0xc4
 8004034:	f001 fa1c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004038:	2000      	movs	r0, #0
 800403a:	f001 fa19 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xCD);
 800403e:	20cd      	movs	r0, #205	; 0xcd
 8004040:	f001 fa16 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004044:	2000      	movs	r0, #0
 8004046:	f001 fa13 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xD3);
 800404a:	20d3      	movs	r0, #211	; 0xd3
 800404c:	f001 fa10 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004050:	2000      	movs	r0, #0
 8004052:	f001 fa0d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8004056:	20dc      	movs	r0, #220	; 0xdc
 8004058:	f001 fa0a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800405c:	2000      	movs	r0, #0
 800405e:	f001 fa07 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8004062:	20f3      	movs	r0, #243	; 0xf3
 8004064:	f001 fa04 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004068:	2000      	movs	r0, #0
 800406a:	f001 fa01 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xE6);
 800406e:	20e6      	movs	r0, #230	; 0xe6
 8004070:	f001 fa12 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x11);
 8004074:	2011      	movs	r0, #17
 8004076:	f001 f9fb 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800407a:	2000      	movs	r0, #0
 800407c:	f001 f9f8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x34);
 8004080:	2034      	movs	r0, #52	; 0x34
 8004082:	f001 f9f5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004086:	2000      	movs	r0, #0
 8004088:	f001 f9f2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x56);
 800408c:	2056      	movs	r0, #86	; 0x56
 800408e:	f001 f9ef 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004092:	2000      	movs	r0, #0
 8004094:	f001 f9ec 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x76);
 8004098:	2076      	movs	r0, #118	; 0x76
 800409a:	f001 f9e9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800409e:	2000      	movs	r0, #0
 80040a0:	f001 f9e6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x77);
 80040a4:	2077      	movs	r0, #119	; 0x77
 80040a6:	f001 f9e3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040aa:	2000      	movs	r0, #0
 80040ac:	f001 f9e0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x66);
 80040b0:	2066      	movs	r0, #102	; 0x66
 80040b2:	f001 f9dd 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040b6:	2000      	movs	r0, #0
 80040b8:	f001 f9da 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x88);
 80040bc:	2088      	movs	r0, #136	; 0x88
 80040be:	f001 f9d7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040c2:	2000      	movs	r0, #0
 80040c4:	f001 f9d4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x99);
 80040c8:	2099      	movs	r0, #153	; 0x99
 80040ca:	f001 f9d1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040ce:	2000      	movs	r0, #0
 80040d0:	f001 f9ce 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xBB);
 80040d4:	20bb      	movs	r0, #187	; 0xbb
 80040d6:	f001 f9cb 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040da:	2000      	movs	r0, #0
 80040dc:	f001 f9c8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x99);
 80040e0:	2099      	movs	r0, #153	; 0x99
 80040e2:	f001 f9c5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040e6:	2000      	movs	r0, #0
 80040e8:	f001 f9c2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x66);
 80040ec:	2066      	movs	r0, #102	; 0x66
 80040ee:	f001 f9bf 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040f2:	2000      	movs	r0, #0
 80040f4:	f001 f9bc 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x55);
 80040f8:	2055      	movs	r0, #85	; 0x55
 80040fa:	f001 f9b9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040fe:	2000      	movs	r0, #0
 8004100:	f001 f9b6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x55);
 8004104:	2055      	movs	r0, #85	; 0x55
 8004106:	f001 f9b3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800410a:	2000      	movs	r0, #0
 800410c:	f001 f9b0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x45);
 8004110:	2045      	movs	r0, #69	; 0x45
 8004112:	f001 f9ad 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004116:	2000      	movs	r0, #0
 8004118:	f001 f9aa 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x43);
 800411c:	2043      	movs	r0, #67	; 0x43
 800411e:	f001 f9a7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004122:	2000      	movs	r0, #0
 8004124:	f001 f9a4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x44);
 8004128:	2044      	movs	r0, #68	; 0x44
 800412a:	f001 f9a1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800412e:	2000      	movs	r0, #0
 8004130:	f001 f99e 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xE7);
 8004134:	20e7      	movs	r0, #231	; 0xe7
 8004136:	f001 f9af 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x32);
 800413a:	2032      	movs	r0, #50	; 0x32
 800413c:	f001 f998 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004140:	2000      	movs	r0, #0
 8004142:	f001 f995 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x55);
 8004146:	2055      	movs	r0, #85	; 0x55
 8004148:	f001 f992 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800414c:	2000      	movs	r0, #0
 800414e:	f001 f98f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x76);
 8004152:	2076      	movs	r0, #118	; 0x76
 8004154:	f001 f98c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004158:	2000      	movs	r0, #0
 800415a:	f001 f989 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x66);
 800415e:	2066      	movs	r0, #102	; 0x66
 8004160:	f001 f986 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004164:	2000      	movs	r0, #0
 8004166:	f001 f983 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x67);
 800416a:	2067      	movs	r0, #103	; 0x67
 800416c:	f001 f980 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004170:	2000      	movs	r0, #0
 8004172:	f001 f97d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x67);
 8004176:	2067      	movs	r0, #103	; 0x67
 8004178:	f001 f97a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800417c:	2000      	movs	r0, #0
 800417e:	f001 f977 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x87);
 8004182:	2087      	movs	r0, #135	; 0x87
 8004184:	f001 f974 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004188:	2000      	movs	r0, #0
 800418a:	f001 f971 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x99);
 800418e:	2099      	movs	r0, #153	; 0x99
 8004190:	f001 f96e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004194:	2000      	movs	r0, #0
 8004196:	f001 f96b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xBB);
 800419a:	20bb      	movs	r0, #187	; 0xbb
 800419c:	f001 f968 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041a0:	2000      	movs	r0, #0
 80041a2:	f001 f965 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x99);
 80041a6:	2099      	movs	r0, #153	; 0x99
 80041a8:	f001 f962 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041ac:	2000      	movs	r0, #0
 80041ae:	f001 f95f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x77);
 80041b2:	2077      	movs	r0, #119	; 0x77
 80041b4:	f001 f95c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041b8:	2000      	movs	r0, #0
 80041ba:	f001 f959 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x44);
 80041be:	2044      	movs	r0, #68	; 0x44
 80041c0:	f001 f956 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041c4:	2000      	movs	r0, #0
 80041c6:	f001 f953 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x56);
 80041ca:	2056      	movs	r0, #86	; 0x56
 80041cc:	f001 f950 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041d0:	2000      	movs	r0, #0
 80041d2:	f001 f94d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x23);
 80041d6:	2023      	movs	r0, #35	; 0x23
 80041d8:	f001 f94a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041dc:	2000      	movs	r0, #0
 80041de:	f001 f947 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x33);
 80041e2:	2033      	movs	r0, #51	; 0x33
 80041e4:	f001 f944 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041e8:	2000      	movs	r0, #0
 80041ea:	f001 f941 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x45);
 80041ee:	2045      	movs	r0, #69	; 0x45
 80041f0:	f001 f93e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041f4:	2000      	movs	r0, #0
 80041f6:	f001 f93b 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 80041fa:	20e8      	movs	r0, #232	; 0xe8
 80041fc:	f001 f94c 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004200:	2000      	movs	r0, #0
 8004202:	f001 f935 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004206:	2000      	movs	r0, #0
 8004208:	f001 f932 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x99);
 800420c:	2099      	movs	r0, #153	; 0x99
 800420e:	f001 f92f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004212:	2000      	movs	r0, #0
 8004214:	f001 f92c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x87);
 8004218:	2087      	movs	r0, #135	; 0x87
 800421a:	f001 f929 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800421e:	2000      	movs	r0, #0
 8004220:	f001 f926 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x88);
 8004224:	2088      	movs	r0, #136	; 0x88
 8004226:	f001 f923 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800422a:	2000      	movs	r0, #0
 800422c:	f001 f920 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x77);
 8004230:	2077      	movs	r0, #119	; 0x77
 8004232:	f001 f91d 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004236:	2000      	movs	r0, #0
 8004238:	f001 f91a 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x66);
 800423c:	2066      	movs	r0, #102	; 0x66
 800423e:	f001 f917 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004242:	2000      	movs	r0, #0
 8004244:	f001 f914 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x88);
 8004248:	2088      	movs	r0, #136	; 0x88
 800424a:	f001 f911 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800424e:	2000      	movs	r0, #0
 8004250:	f001 f90e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xAA);
 8004254:	20aa      	movs	r0, #170	; 0xaa
 8004256:	f001 f90b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800425a:	2000      	movs	r0, #0
 800425c:	f001 f908 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8004260:	20bb      	movs	r0, #187	; 0xbb
 8004262:	f001 f905 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004266:	2000      	movs	r0, #0
 8004268:	f001 f902 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x99);
 800426c:	2099      	movs	r0, #153	; 0x99
 800426e:	f001 f8ff 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004272:	2000      	movs	r0, #0
 8004274:	f001 f8fc 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x66);
 8004278:	2066      	movs	r0, #102	; 0x66
 800427a:	f001 f8f9 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800427e:	2000      	movs	r0, #0
 8004280:	f001 f8f6 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x55);
 8004284:	2055      	movs	r0, #85	; 0x55
 8004286:	f001 f8f3 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800428a:	2000      	movs	r0, #0
 800428c:	f001 f8f0 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x55);
 8004290:	2055      	movs	r0, #85	; 0x55
 8004292:	f001 f8ed 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004296:	2000      	movs	r0, #0
 8004298:	f001 f8ea 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x44);
 800429c:	2044      	movs	r0, #68	; 0x44
 800429e:	f001 f8e7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80042a2:	2000      	movs	r0, #0
 80042a4:	f001 f8e4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x44);
 80042a8:	2044      	movs	r0, #68	; 0x44
 80042aa:	f001 f8e1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80042ae:	2000      	movs	r0, #0
 80042b0:	f001 f8de 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x55);
 80042b4:	2055      	movs	r0, #85	; 0x55
 80042b6:	f001 f8db 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80042ba:	2000      	movs	r0, #0
 80042bc:	f001 f8d8 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xE9);
 80042c0:	20e9      	movs	r0, #233	; 0xe9
 80042c2:	f001 f8e9 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80042c6:	20aa      	movs	r0, #170	; 0xaa
 80042c8:	f001 f8d2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80042cc:	2000      	movs	r0, #0
 80042ce:	f001 f8cf 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80042d2:	2000      	movs	r0, #0
 80042d4:	f001 f8cc 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80042d8:	2000      	movs	r0, #0
 80042da:	f001 f8c9 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0x00);
 80042de:	2000      	movs	r0, #0
 80042e0:	f001 f8da 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80042e4:	20aa      	movs	r0, #170	; 0xaa
 80042e6:	f001 f8c3 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xCF);
 80042ea:	20cf      	movs	r0, #207	; 0xcf
 80042ec:	f001 f8d4 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80042f0:	2000      	movs	r0, #0
 80042f2:	f001 f8bd 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80042f6:	2000      	movs	r0, #0
 80042f8:	f001 f8ba 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80042fc:	2000      	movs	r0, #0
 80042fe:	f001 f8b7 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004302:	2000      	movs	r0, #0
 8004304:	f001 f8b4 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004308:	2000      	movs	r0, #0
 800430a:	f001 f8b1 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800430e:	2000      	movs	r0, #0
 8004310:	f001 f8ae 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004314:	2000      	movs	r0, #0
 8004316:	f001 f8ab 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800431a:	2000      	movs	r0, #0
 800431c:	f001 f8a8 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004320:	2000      	movs	r0, #0
 8004322:	f001 f8a5 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004326:	2000      	movs	r0, #0
 8004328:	f001 f8a2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800432c:	2000      	movs	r0, #0
 800432e:	f001 f89f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004332:	2000      	movs	r0, #0
 8004334:	f001 f89c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004338:	2000      	movs	r0, #0
 800433a:	f001 f899 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800433e:	2000      	movs	r0, #0
 8004340:	f001 f896 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004344:	2000      	movs	r0, #0
 8004346:	f001 f893 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800434a:	2000      	movs	r0, #0
 800434c:	f001 f890 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004350:	2000      	movs	r0, #0
 8004352:	f001 f88d 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004356:	20f0      	movs	r0, #240	; 0xf0
 8004358:	f001 f89e 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800435c:	2000      	movs	r0, #0
 800435e:	f001 f887 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x50);
 8004362:	2050      	movs	r0, #80	; 0x50
 8004364:	f001 f884 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004368:	2000      	movs	r0, #0
 800436a:	f001 f881 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800436e:	2000      	movs	r0, #0
 8004370:	f001 f87e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004374:	2000      	movs	r0, #0
 8004376:	f001 f87b 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xF3);
 800437a:	20f3      	movs	r0, #243	; 0xf3
 800437c:	f001 f88c 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004380:	2000      	movs	r0, #0
 8004382:	f001 f875 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xF9);
 8004386:	20f9      	movs	r0, #249	; 0xf9
 8004388:	f001 f886 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x06);
 800438c:	2006      	movs	r0, #6
 800438e:	f001 f86f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x10);
 8004392:	2010      	movs	r0, #16
 8004394:	f001 f86c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x29);
 8004398:	2029      	movs	r0, #41	; 0x29
 800439a:	f001 f869 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 800439e:	2000      	movs	r0, #0
 80043a0:	f001 f866 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 80043a4:	203a      	movs	r0, #58	; 0x3a
 80043a6:	f001 f877 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x55);  /* 66 */
 80043aa:	2055      	movs	r0, #85	; 0x55
 80043ac:	f001 f860 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0x11);
 80043b0:	2011      	movs	r0, #17
 80043b2:	f001 f871 	bl	8005498 <lcd_wr_regno>
    HAL_Delay(100);
 80043b6:	2064      	movs	r0, #100	; 0x64
 80043b8:	f002 f8dc 	bl	8006574 <HAL_Delay>
    lcd_wr_regno(0x29);
 80043bc:	2029      	movs	r0, #41	; 0x29
 80043be:	f001 f86b 	bl	8005498 <lcd_wr_regno>
    lcd_wr_regno(0x35);
 80043c2:	2035      	movs	r0, #53	; 0x35
 80043c4:	f001 f868 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80043c8:	2000      	movs	r0, #0
 80043ca:	f001 f851 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0x51);
 80043ce:	2051      	movs	r0, #81	; 0x51
 80043d0:	f001 f862 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 80043d4:	20ff      	movs	r0, #255	; 0xff
 80043d6:	f001 f84b 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0x53);
 80043da:	2053      	movs	r0, #83	; 0x53
 80043dc:	f001 f85c 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x2C);
 80043e0:	202c      	movs	r0, #44	; 0x2c
 80043e2:	f001 f845 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0x55);
 80043e6:	2055      	movs	r0, #85	; 0x55
 80043e8:	f001 f856 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x82);
 80043ec:	2082      	movs	r0, #130	; 0x82
 80043ee:	f001 f83f 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0x2c);
 80043f2:	202c      	movs	r0, #44	; 0x2c
 80043f4:	f001 f850 	bl	8005498 <lcd_wr_regno>
}
 80043f8:	bf00      	nop
 80043fa:	bd80      	pop	{r7, pc}

080043fc <lcd_ex_nt35510_reginit>:
 * @brief       NT35510
 * @param       
 * @retval      
 */
void lcd_ex_nt35510_reginit(void)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	af00      	add	r7, sp, #0
    lcd_write_reg(0xF000, 0x55);
 8004400:	2155      	movs	r1, #85	; 0x55
 8004402:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8004406:	f001 f85b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 800440a:	21aa      	movs	r1, #170	; 0xaa
 800440c:	f24f 0001 	movw	r0, #61441	; 0xf001
 8004410:	f001 f856 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8004414:	2152      	movs	r1, #82	; 0x52
 8004416:	f24f 0002 	movw	r0, #61442	; 0xf002
 800441a:	f001 f851 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 800441e:	2108      	movs	r1, #8
 8004420:	f24f 0003 	movw	r0, #61443	; 0xf003
 8004424:	f001 f84c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x01);
 8004428:	2101      	movs	r1, #1
 800442a:	f24f 0004 	movw	r0, #61444	; 0xf004
 800442e:	f001 f847 	bl	80054c0 <lcd_write_reg>
    /* AVDD Set AVDD 5.2V */
    lcd_write_reg(0xB000, 0x0D);
 8004432:	210d      	movs	r1, #13
 8004434:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8004438:	f001 f842 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB001, 0x0D);
 800443c:	210d      	movs	r1, #13
 800443e:	f24b 0001 	movw	r0, #45057	; 0xb001
 8004442:	f001 f83d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB002, 0x0D);
 8004446:	210d      	movs	r1, #13
 8004448:	f24b 0002 	movw	r0, #45058	; 0xb002
 800444c:	f001 f838 	bl	80054c0 <lcd_write_reg>
    /* AVDD ratio */
    lcd_write_reg(0xB600, 0x34);
 8004450:	2134      	movs	r1, #52	; 0x34
 8004452:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8004456:	f001 f833 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB601, 0x34);
 800445a:	2134      	movs	r1, #52	; 0x34
 800445c:	f24b 6001 	movw	r0, #46593	; 0xb601
 8004460:	f001 f82e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB602, 0x34);
 8004464:	2134      	movs	r1, #52	; 0x34
 8004466:	f24b 6002 	movw	r0, #46594	; 0xb602
 800446a:	f001 f829 	bl	80054c0 <lcd_write_reg>
    /* AVEE -5.2V */
    lcd_write_reg(0xB100, 0x0D);
 800446e:	210d      	movs	r1, #13
 8004470:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8004474:	f001 f824 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x0D);
 8004478:	210d      	movs	r1, #13
 800447a:	f24b 1001 	movw	r0, #45313	; 0xb101
 800447e:	f001 f81f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB102, 0x0D);
 8004482:	210d      	movs	r1, #13
 8004484:	f24b 1002 	movw	r0, #45314	; 0xb102
 8004488:	f001 f81a 	bl	80054c0 <lcd_write_reg>
    /* AVEE ratio */
    lcd_write_reg(0xB700, 0x34);
 800448c:	2134      	movs	r1, #52	; 0x34
 800448e:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8004492:	f001 f815 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x34);
 8004496:	2134      	movs	r1, #52	; 0x34
 8004498:	f24b 7001 	movw	r0, #46849	; 0xb701
 800449c:	f001 f810 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB702, 0x34);
 80044a0:	2134      	movs	r1, #52	; 0x34
 80044a2:	f24b 7002 	movw	r0, #46850	; 0xb702
 80044a6:	f001 f80b 	bl	80054c0 <lcd_write_reg>
    /* VCL -2.5V */
    lcd_write_reg(0xB200, 0x00);
 80044aa:	2100      	movs	r1, #0
 80044ac:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 80044b0:	f001 f806 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB201, 0x00);
 80044b4:	2100      	movs	r1, #0
 80044b6:	f24b 2001 	movw	r0, #45569	; 0xb201
 80044ba:	f001 f801 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB202, 0x00);
 80044be:	2100      	movs	r1, #0
 80044c0:	f24b 2002 	movw	r0, #45570	; 0xb202
 80044c4:	f000 fffc 	bl	80054c0 <lcd_write_reg>
    /* VCL ratio */
    lcd_write_reg(0xB800, 0x24);
 80044c8:	2124      	movs	r1, #36	; 0x24
 80044ca:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 80044ce:	f000 fff7 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x24);
 80044d2:	2124      	movs	r1, #36	; 0x24
 80044d4:	f64b 0001 	movw	r0, #47105	; 0xb801
 80044d8:	f000 fff2 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x24);
 80044dc:	2124      	movs	r1, #36	; 0x24
 80044de:	f64b 0002 	movw	r0, #47106	; 0xb802
 80044e2:	f000 ffed 	bl	80054c0 <lcd_write_reg>
    /* VGH 15V (Free pump) */
    lcd_write_reg(0xBF00, 0x01);
 80044e6:	2101      	movs	r1, #1
 80044e8:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 80044ec:	f000 ffe8 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB300, 0x0F);
 80044f0:	210f      	movs	r1, #15
 80044f2:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 80044f6:	f000 ffe3 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB301, 0x0F);
 80044fa:	210f      	movs	r1, #15
 80044fc:	f24b 3001 	movw	r0, #45825	; 0xb301
 8004500:	f000 ffde 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB302, 0x0F);
 8004504:	210f      	movs	r1, #15
 8004506:	f24b 3002 	movw	r0, #45826	; 0xb302
 800450a:	f000 ffd9 	bl	80054c0 <lcd_write_reg>
    /* VGH ratio */
    lcd_write_reg(0xB900, 0x34);
 800450e:	2134      	movs	r1, #52	; 0x34
 8004510:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8004514:	f000 ffd4 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB901, 0x34);
 8004518:	2134      	movs	r1, #52	; 0x34
 800451a:	f64b 1001 	movw	r0, #47361	; 0xb901
 800451e:	f000 ffcf 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB902, 0x34);
 8004522:	2134      	movs	r1, #52	; 0x34
 8004524:	f64b 1002 	movw	r0, #47362	; 0xb902
 8004528:	f000 ffca 	bl	80054c0 <lcd_write_reg>
    /* VGL_REG -10V */
    lcd_write_reg(0xB500, 0x08);
 800452c:	2108      	movs	r1, #8
 800452e:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 8004532:	f000 ffc5 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB501, 0x08);
 8004536:	2108      	movs	r1, #8
 8004538:	f24b 5001 	movw	r0, #46337	; 0xb501
 800453c:	f000 ffc0 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB502, 0x08);
 8004540:	2108      	movs	r1, #8
 8004542:	f24b 5002 	movw	r0, #46338	; 0xb502
 8004546:	f000 ffbb 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xC200, 0x03);
 800454a:	2103      	movs	r1, #3
 800454c:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 8004550:	f000 ffb6 	bl	80054c0 <lcd_write_reg>
    /* VGLX ratio */
    lcd_write_reg(0xBA00, 0x24);
 8004554:	2124      	movs	r1, #36	; 0x24
 8004556:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 800455a:	f000 ffb1 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xBA01, 0x24);
 800455e:	2124      	movs	r1, #36	; 0x24
 8004560:	f64b 2001 	movw	r0, #47617	; 0xba01
 8004564:	f000 ffac 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xBA02, 0x24);
 8004568:	2124      	movs	r1, #36	; 0x24
 800456a:	f64b 2002 	movw	r0, #47618	; 0xba02
 800456e:	f000 ffa7 	bl	80054c0 <lcd_write_reg>
    /* VGMP/VGSP 4.5V/0V */
    lcd_write_reg(0xBC00, 0x00);
 8004572:	2100      	movs	r1, #0
 8004574:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8004578:	f000 ffa2 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x78);
 800457c:	2178      	movs	r1, #120	; 0x78
 800457e:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8004582:	f000 ff9d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 8004586:	2100      	movs	r1, #0
 8004588:	f64b 4002 	movw	r0, #48130	; 0xbc02
 800458c:	f000 ff98 	bl	80054c0 <lcd_write_reg>
    /* VGMN/VGSN -4.5V/0V */
    lcd_write_reg(0xBD00, 0x00);
 8004590:	2100      	movs	r1, #0
 8004592:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 8004596:	f000 ff93 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xBD01, 0x78);
 800459a:	2178      	movs	r1, #120	; 0x78
 800459c:	f64b 5001 	movw	r0, #48385	; 0xbd01
 80045a0:	f000 ff8e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xBD02, 0x00);
 80045a4:	2100      	movs	r1, #0
 80045a6:	f64b 5002 	movw	r0, #48386	; 0xbd02
 80045aa:	f000 ff89 	bl	80054c0 <lcd_write_reg>
    /* VCOM */
    lcd_write_reg(0xBE00, 0x00);
 80045ae:	2100      	movs	r1, #0
 80045b0:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 80045b4:	f000 ff84 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xBE01, 0x64);
 80045b8:	2164      	movs	r1, #100	; 0x64
 80045ba:	f64b 6001 	movw	r0, #48641	; 0xbe01
 80045be:	f000 ff7f 	bl	80054c0 <lcd_write_reg>
    /* Gamma Setting */
    lcd_write_reg(0xD100, 0x00);
 80045c2:	2100      	movs	r1, #0
 80045c4:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 80045c8:	f000 ff7a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD101, 0x33);
 80045cc:	2133      	movs	r1, #51	; 0x33
 80045ce:	f24d 1001 	movw	r0, #53505	; 0xd101
 80045d2:	f000 ff75 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD102, 0x00);
 80045d6:	2100      	movs	r1, #0
 80045d8:	f24d 1002 	movw	r0, #53506	; 0xd102
 80045dc:	f000 ff70 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD103, 0x34);
 80045e0:	2134      	movs	r1, #52	; 0x34
 80045e2:	f24d 1003 	movw	r0, #53507	; 0xd103
 80045e6:	f000 ff6b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD104, 0x00);
 80045ea:	2100      	movs	r1, #0
 80045ec:	f24d 1004 	movw	r0, #53508	; 0xd104
 80045f0:	f000 ff66 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD105, 0x3A);
 80045f4:	213a      	movs	r1, #58	; 0x3a
 80045f6:	f24d 1005 	movw	r0, #53509	; 0xd105
 80045fa:	f000 ff61 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD106, 0x00);
 80045fe:	2100      	movs	r1, #0
 8004600:	f24d 1006 	movw	r0, #53510	; 0xd106
 8004604:	f000 ff5c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD107, 0x4A);
 8004608:	214a      	movs	r1, #74	; 0x4a
 800460a:	f24d 1007 	movw	r0, #53511	; 0xd107
 800460e:	f000 ff57 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD108, 0x00);
 8004612:	2100      	movs	r1, #0
 8004614:	f24d 1008 	movw	r0, #53512	; 0xd108
 8004618:	f000 ff52 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD109, 0x5C);
 800461c:	215c      	movs	r1, #92	; 0x5c
 800461e:	f24d 1009 	movw	r0, #53513	; 0xd109
 8004622:	f000 ff4d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD10A, 0x00);
 8004626:	2100      	movs	r1, #0
 8004628:	f24d 100a 	movw	r0, #53514	; 0xd10a
 800462c:	f000 ff48 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD10B, 0x81);
 8004630:	2181      	movs	r1, #129	; 0x81
 8004632:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8004636:	f000 ff43 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD10C, 0x00);
 800463a:	2100      	movs	r1, #0
 800463c:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8004640:	f000 ff3e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD10D, 0xA6);
 8004644:	21a6      	movs	r1, #166	; 0xa6
 8004646:	f24d 100d 	movw	r0, #53517	; 0xd10d
 800464a:	f000 ff39 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD10E, 0x00);
 800464e:	2100      	movs	r1, #0
 8004650:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8004654:	f000 ff34 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD10F, 0xE5);
 8004658:	21e5      	movs	r1, #229	; 0xe5
 800465a:	f24d 100f 	movw	r0, #53519	; 0xd10f
 800465e:	f000 ff2f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD110, 0x01);
 8004662:	2101      	movs	r1, #1
 8004664:	f24d 1010 	movw	r0, #53520	; 0xd110
 8004668:	f000 ff2a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD111, 0x13);
 800466c:	2113      	movs	r1, #19
 800466e:	f24d 1011 	movw	r0, #53521	; 0xd111
 8004672:	f000 ff25 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD112, 0x01);
 8004676:	2101      	movs	r1, #1
 8004678:	f24d 1012 	movw	r0, #53522	; 0xd112
 800467c:	f000 ff20 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD113, 0x54);
 8004680:	2154      	movs	r1, #84	; 0x54
 8004682:	f24d 1013 	movw	r0, #53523	; 0xd113
 8004686:	f000 ff1b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD114, 0x01);
 800468a:	2101      	movs	r1, #1
 800468c:	f24d 1014 	movw	r0, #53524	; 0xd114
 8004690:	f000 ff16 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD115, 0x82);
 8004694:	2182      	movs	r1, #130	; 0x82
 8004696:	f24d 1015 	movw	r0, #53525	; 0xd115
 800469a:	f000 ff11 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD116, 0x01);
 800469e:	2101      	movs	r1, #1
 80046a0:	f24d 1016 	movw	r0, #53526	; 0xd116
 80046a4:	f000 ff0c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD117, 0xCA);
 80046a8:	21ca      	movs	r1, #202	; 0xca
 80046aa:	f24d 1017 	movw	r0, #53527	; 0xd117
 80046ae:	f000 ff07 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD118, 0x02);
 80046b2:	2102      	movs	r1, #2
 80046b4:	f24d 1018 	movw	r0, #53528	; 0xd118
 80046b8:	f000 ff02 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD119, 0x00);
 80046bc:	2100      	movs	r1, #0
 80046be:	f24d 1019 	movw	r0, #53529	; 0xd119
 80046c2:	f000 fefd 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD11A, 0x02);
 80046c6:	2102      	movs	r1, #2
 80046c8:	f24d 101a 	movw	r0, #53530	; 0xd11a
 80046cc:	f000 fef8 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD11B, 0x01);
 80046d0:	2101      	movs	r1, #1
 80046d2:	f24d 101b 	movw	r0, #53531	; 0xd11b
 80046d6:	f000 fef3 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD11C, 0x02);
 80046da:	2102      	movs	r1, #2
 80046dc:	f24d 101c 	movw	r0, #53532	; 0xd11c
 80046e0:	f000 feee 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD11D, 0x34);
 80046e4:	2134      	movs	r1, #52	; 0x34
 80046e6:	f24d 101d 	movw	r0, #53533	; 0xd11d
 80046ea:	f000 fee9 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD11E, 0x02);
 80046ee:	2102      	movs	r1, #2
 80046f0:	f24d 101e 	movw	r0, #53534	; 0xd11e
 80046f4:	f000 fee4 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD11F, 0x67);
 80046f8:	2167      	movs	r1, #103	; 0x67
 80046fa:	f24d 101f 	movw	r0, #53535	; 0xd11f
 80046fe:	f000 fedf 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD120, 0x02);
 8004702:	2102      	movs	r1, #2
 8004704:	f24d 1020 	movw	r0, #53536	; 0xd120
 8004708:	f000 feda 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD121, 0x84);
 800470c:	2184      	movs	r1, #132	; 0x84
 800470e:	f24d 1021 	movw	r0, #53537	; 0xd121
 8004712:	f000 fed5 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD122, 0x02);
 8004716:	2102      	movs	r1, #2
 8004718:	f24d 1022 	movw	r0, #53538	; 0xd122
 800471c:	f000 fed0 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD123, 0xA4);
 8004720:	21a4      	movs	r1, #164	; 0xa4
 8004722:	f24d 1023 	movw	r0, #53539	; 0xd123
 8004726:	f000 fecb 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD124, 0x02);
 800472a:	2102      	movs	r1, #2
 800472c:	f24d 1024 	movw	r0, #53540	; 0xd124
 8004730:	f000 fec6 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD125, 0xB7);
 8004734:	21b7      	movs	r1, #183	; 0xb7
 8004736:	f24d 1025 	movw	r0, #53541	; 0xd125
 800473a:	f000 fec1 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD126, 0x02);
 800473e:	2102      	movs	r1, #2
 8004740:	f24d 1026 	movw	r0, #53542	; 0xd126
 8004744:	f000 febc 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD127, 0xCF);
 8004748:	21cf      	movs	r1, #207	; 0xcf
 800474a:	f24d 1027 	movw	r0, #53543	; 0xd127
 800474e:	f000 feb7 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD128, 0x02);
 8004752:	2102      	movs	r1, #2
 8004754:	f24d 1028 	movw	r0, #53544	; 0xd128
 8004758:	f000 feb2 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD129, 0xDE);
 800475c:	21de      	movs	r1, #222	; 0xde
 800475e:	f24d 1029 	movw	r0, #53545	; 0xd129
 8004762:	f000 fead 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD12A, 0x02);
 8004766:	2102      	movs	r1, #2
 8004768:	f24d 102a 	movw	r0, #53546	; 0xd12a
 800476c:	f000 fea8 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD12B, 0xF2);
 8004770:	21f2      	movs	r1, #242	; 0xf2
 8004772:	f24d 102b 	movw	r0, #53547	; 0xd12b
 8004776:	f000 fea3 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD12C, 0x02);
 800477a:	2102      	movs	r1, #2
 800477c:	f24d 102c 	movw	r0, #53548	; 0xd12c
 8004780:	f000 fe9e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD12D, 0xFE);
 8004784:	21fe      	movs	r1, #254	; 0xfe
 8004786:	f24d 102d 	movw	r0, #53549	; 0xd12d
 800478a:	f000 fe99 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD12E, 0x03);
 800478e:	2103      	movs	r1, #3
 8004790:	f24d 102e 	movw	r0, #53550	; 0xd12e
 8004794:	f000 fe94 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD12F, 0x10);
 8004798:	2110      	movs	r1, #16
 800479a:	f24d 102f 	movw	r0, #53551	; 0xd12f
 800479e:	f000 fe8f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD130, 0x03);
 80047a2:	2103      	movs	r1, #3
 80047a4:	f24d 1030 	movw	r0, #53552	; 0xd130
 80047a8:	f000 fe8a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD131, 0x33);
 80047ac:	2133      	movs	r1, #51	; 0x33
 80047ae:	f24d 1031 	movw	r0, #53553	; 0xd131
 80047b2:	f000 fe85 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD132, 0x03);
 80047b6:	2103      	movs	r1, #3
 80047b8:	f24d 1032 	movw	r0, #53554	; 0xd132
 80047bc:	f000 fe80 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD133, 0x6D);
 80047c0:	216d      	movs	r1, #109	; 0x6d
 80047c2:	f24d 1033 	movw	r0, #53555	; 0xd133
 80047c6:	f000 fe7b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD200, 0x00);
 80047ca:	2100      	movs	r1, #0
 80047cc:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 80047d0:	f000 fe76 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD201, 0x33);
 80047d4:	2133      	movs	r1, #51	; 0x33
 80047d6:	f24d 2001 	movw	r0, #53761	; 0xd201
 80047da:	f000 fe71 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD202, 0x00);
 80047de:	2100      	movs	r1, #0
 80047e0:	f24d 2002 	movw	r0, #53762	; 0xd202
 80047e4:	f000 fe6c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD203, 0x34);
 80047e8:	2134      	movs	r1, #52	; 0x34
 80047ea:	f24d 2003 	movw	r0, #53763	; 0xd203
 80047ee:	f000 fe67 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD204, 0x00);
 80047f2:	2100      	movs	r1, #0
 80047f4:	f24d 2004 	movw	r0, #53764	; 0xd204
 80047f8:	f000 fe62 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD205, 0x3A);
 80047fc:	213a      	movs	r1, #58	; 0x3a
 80047fe:	f24d 2005 	movw	r0, #53765	; 0xd205
 8004802:	f000 fe5d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD206, 0x00);
 8004806:	2100      	movs	r1, #0
 8004808:	f24d 2006 	movw	r0, #53766	; 0xd206
 800480c:	f000 fe58 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD207, 0x4A);
 8004810:	214a      	movs	r1, #74	; 0x4a
 8004812:	f24d 2007 	movw	r0, #53767	; 0xd207
 8004816:	f000 fe53 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD208, 0x00);
 800481a:	2100      	movs	r1, #0
 800481c:	f24d 2008 	movw	r0, #53768	; 0xd208
 8004820:	f000 fe4e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD209, 0x5C);
 8004824:	215c      	movs	r1, #92	; 0x5c
 8004826:	f24d 2009 	movw	r0, #53769	; 0xd209
 800482a:	f000 fe49 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD20A, 0x00);
 800482e:	2100      	movs	r1, #0
 8004830:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8004834:	f000 fe44 	bl	80054c0 <lcd_write_reg>

    lcd_write_reg(0xD20B, 0x81);
 8004838:	2181      	movs	r1, #129	; 0x81
 800483a:	f24d 200b 	movw	r0, #53771	; 0xd20b
 800483e:	f000 fe3f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD20C, 0x00);
 8004842:	2100      	movs	r1, #0
 8004844:	f24d 200c 	movw	r0, #53772	; 0xd20c
 8004848:	f000 fe3a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD20D, 0xA6);
 800484c:	21a6      	movs	r1, #166	; 0xa6
 800484e:	f24d 200d 	movw	r0, #53773	; 0xd20d
 8004852:	f000 fe35 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD20E, 0x00);
 8004856:	2100      	movs	r1, #0
 8004858:	f24d 200e 	movw	r0, #53774	; 0xd20e
 800485c:	f000 fe30 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD20F, 0xE5);
 8004860:	21e5      	movs	r1, #229	; 0xe5
 8004862:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8004866:	f000 fe2b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD210, 0x01);
 800486a:	2101      	movs	r1, #1
 800486c:	f24d 2010 	movw	r0, #53776	; 0xd210
 8004870:	f000 fe26 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD211, 0x13);
 8004874:	2113      	movs	r1, #19
 8004876:	f24d 2011 	movw	r0, #53777	; 0xd211
 800487a:	f000 fe21 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD212, 0x01);
 800487e:	2101      	movs	r1, #1
 8004880:	f24d 2012 	movw	r0, #53778	; 0xd212
 8004884:	f000 fe1c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD213, 0x54);
 8004888:	2154      	movs	r1, #84	; 0x54
 800488a:	f24d 2013 	movw	r0, #53779	; 0xd213
 800488e:	f000 fe17 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD214, 0x01);
 8004892:	2101      	movs	r1, #1
 8004894:	f24d 2014 	movw	r0, #53780	; 0xd214
 8004898:	f000 fe12 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD215, 0x82);
 800489c:	2182      	movs	r1, #130	; 0x82
 800489e:	f24d 2015 	movw	r0, #53781	; 0xd215
 80048a2:	f000 fe0d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD216, 0x01);
 80048a6:	2101      	movs	r1, #1
 80048a8:	f24d 2016 	movw	r0, #53782	; 0xd216
 80048ac:	f000 fe08 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD217, 0xCA);
 80048b0:	21ca      	movs	r1, #202	; 0xca
 80048b2:	f24d 2017 	movw	r0, #53783	; 0xd217
 80048b6:	f000 fe03 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD218, 0x02);
 80048ba:	2102      	movs	r1, #2
 80048bc:	f24d 2018 	movw	r0, #53784	; 0xd218
 80048c0:	f000 fdfe 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD219, 0x00);
 80048c4:	2100      	movs	r1, #0
 80048c6:	f24d 2019 	movw	r0, #53785	; 0xd219
 80048ca:	f000 fdf9 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD21A, 0x02);
 80048ce:	2102      	movs	r1, #2
 80048d0:	f24d 201a 	movw	r0, #53786	; 0xd21a
 80048d4:	f000 fdf4 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD21B, 0x01);
 80048d8:	2101      	movs	r1, #1
 80048da:	f24d 201b 	movw	r0, #53787	; 0xd21b
 80048de:	f000 fdef 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD21C, 0x02);
 80048e2:	2102      	movs	r1, #2
 80048e4:	f24d 201c 	movw	r0, #53788	; 0xd21c
 80048e8:	f000 fdea 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD21D, 0x34);
 80048ec:	2134      	movs	r1, #52	; 0x34
 80048ee:	f24d 201d 	movw	r0, #53789	; 0xd21d
 80048f2:	f000 fde5 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD21E, 0x02);
 80048f6:	2102      	movs	r1, #2
 80048f8:	f24d 201e 	movw	r0, #53790	; 0xd21e
 80048fc:	f000 fde0 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD21F, 0x67);
 8004900:	2167      	movs	r1, #103	; 0x67
 8004902:	f24d 201f 	movw	r0, #53791	; 0xd21f
 8004906:	f000 fddb 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD220, 0x02);
 800490a:	2102      	movs	r1, #2
 800490c:	f24d 2020 	movw	r0, #53792	; 0xd220
 8004910:	f000 fdd6 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD221, 0x84);
 8004914:	2184      	movs	r1, #132	; 0x84
 8004916:	f24d 2021 	movw	r0, #53793	; 0xd221
 800491a:	f000 fdd1 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD222, 0x02);
 800491e:	2102      	movs	r1, #2
 8004920:	f24d 2022 	movw	r0, #53794	; 0xd222
 8004924:	f000 fdcc 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD223, 0xA4);
 8004928:	21a4      	movs	r1, #164	; 0xa4
 800492a:	f24d 2023 	movw	r0, #53795	; 0xd223
 800492e:	f000 fdc7 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD224, 0x02);
 8004932:	2102      	movs	r1, #2
 8004934:	f24d 2024 	movw	r0, #53796	; 0xd224
 8004938:	f000 fdc2 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD225, 0xB7);
 800493c:	21b7      	movs	r1, #183	; 0xb7
 800493e:	f24d 2025 	movw	r0, #53797	; 0xd225
 8004942:	f000 fdbd 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD226, 0x02);
 8004946:	2102      	movs	r1, #2
 8004948:	f24d 2026 	movw	r0, #53798	; 0xd226
 800494c:	f000 fdb8 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD227, 0xCF);
 8004950:	21cf      	movs	r1, #207	; 0xcf
 8004952:	f24d 2027 	movw	r0, #53799	; 0xd227
 8004956:	f000 fdb3 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD228, 0x02);
 800495a:	2102      	movs	r1, #2
 800495c:	f24d 2028 	movw	r0, #53800	; 0xd228
 8004960:	f000 fdae 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD229, 0xDE);
 8004964:	21de      	movs	r1, #222	; 0xde
 8004966:	f24d 2029 	movw	r0, #53801	; 0xd229
 800496a:	f000 fda9 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD22A, 0x02);
 800496e:	2102      	movs	r1, #2
 8004970:	f24d 202a 	movw	r0, #53802	; 0xd22a
 8004974:	f000 fda4 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD22B, 0xF2);
 8004978:	21f2      	movs	r1, #242	; 0xf2
 800497a:	f24d 202b 	movw	r0, #53803	; 0xd22b
 800497e:	f000 fd9f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD22C, 0x02);
 8004982:	2102      	movs	r1, #2
 8004984:	f24d 202c 	movw	r0, #53804	; 0xd22c
 8004988:	f000 fd9a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD22D, 0xFE);
 800498c:	21fe      	movs	r1, #254	; 0xfe
 800498e:	f24d 202d 	movw	r0, #53805	; 0xd22d
 8004992:	f000 fd95 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD22E, 0x03);
 8004996:	2103      	movs	r1, #3
 8004998:	f24d 202e 	movw	r0, #53806	; 0xd22e
 800499c:	f000 fd90 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD22F, 0x10);
 80049a0:	2110      	movs	r1, #16
 80049a2:	f24d 202f 	movw	r0, #53807	; 0xd22f
 80049a6:	f000 fd8b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD230, 0x03);
 80049aa:	2103      	movs	r1, #3
 80049ac:	f24d 2030 	movw	r0, #53808	; 0xd230
 80049b0:	f000 fd86 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD231, 0x33);
 80049b4:	2133      	movs	r1, #51	; 0x33
 80049b6:	f24d 2031 	movw	r0, #53809	; 0xd231
 80049ba:	f000 fd81 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD232, 0x03);
 80049be:	2103      	movs	r1, #3
 80049c0:	f24d 2032 	movw	r0, #53810	; 0xd232
 80049c4:	f000 fd7c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD233, 0x6D);
 80049c8:	216d      	movs	r1, #109	; 0x6d
 80049ca:	f24d 2033 	movw	r0, #53811	; 0xd233
 80049ce:	f000 fd77 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD300, 0x00);
 80049d2:	2100      	movs	r1, #0
 80049d4:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 80049d8:	f000 fd72 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD301, 0x33);
 80049dc:	2133      	movs	r1, #51	; 0x33
 80049de:	f24d 3001 	movw	r0, #54017	; 0xd301
 80049e2:	f000 fd6d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD302, 0x00);
 80049e6:	2100      	movs	r1, #0
 80049e8:	f24d 3002 	movw	r0, #54018	; 0xd302
 80049ec:	f000 fd68 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD303, 0x34);
 80049f0:	2134      	movs	r1, #52	; 0x34
 80049f2:	f24d 3003 	movw	r0, #54019	; 0xd303
 80049f6:	f000 fd63 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD304, 0x00);
 80049fa:	2100      	movs	r1, #0
 80049fc:	f24d 3004 	movw	r0, #54020	; 0xd304
 8004a00:	f000 fd5e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD305, 0x3A);
 8004a04:	213a      	movs	r1, #58	; 0x3a
 8004a06:	f24d 3005 	movw	r0, #54021	; 0xd305
 8004a0a:	f000 fd59 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD306, 0x00);
 8004a0e:	2100      	movs	r1, #0
 8004a10:	f24d 3006 	movw	r0, #54022	; 0xd306
 8004a14:	f000 fd54 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD307, 0x4A);
 8004a18:	214a      	movs	r1, #74	; 0x4a
 8004a1a:	f24d 3007 	movw	r0, #54023	; 0xd307
 8004a1e:	f000 fd4f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD308, 0x00);
 8004a22:	2100      	movs	r1, #0
 8004a24:	f24d 3008 	movw	r0, #54024	; 0xd308
 8004a28:	f000 fd4a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD309, 0x5C);
 8004a2c:	215c      	movs	r1, #92	; 0x5c
 8004a2e:	f24d 3009 	movw	r0, #54025	; 0xd309
 8004a32:	f000 fd45 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD30A, 0x00);
 8004a36:	2100      	movs	r1, #0
 8004a38:	f24d 300a 	movw	r0, #54026	; 0xd30a
 8004a3c:	f000 fd40 	bl	80054c0 <lcd_write_reg>

    lcd_write_reg(0xD30B, 0x81);
 8004a40:	2181      	movs	r1, #129	; 0x81
 8004a42:	f24d 300b 	movw	r0, #54027	; 0xd30b
 8004a46:	f000 fd3b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD30C, 0x00);
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	f24d 300c 	movw	r0, #54028	; 0xd30c
 8004a50:	f000 fd36 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD30D, 0xA6);
 8004a54:	21a6      	movs	r1, #166	; 0xa6
 8004a56:	f24d 300d 	movw	r0, #54029	; 0xd30d
 8004a5a:	f000 fd31 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD30E, 0x00);
 8004a5e:	2100      	movs	r1, #0
 8004a60:	f24d 300e 	movw	r0, #54030	; 0xd30e
 8004a64:	f000 fd2c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD30F, 0xE5);
 8004a68:	21e5      	movs	r1, #229	; 0xe5
 8004a6a:	f24d 300f 	movw	r0, #54031	; 0xd30f
 8004a6e:	f000 fd27 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD310, 0x01);
 8004a72:	2101      	movs	r1, #1
 8004a74:	f24d 3010 	movw	r0, #54032	; 0xd310
 8004a78:	f000 fd22 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD311, 0x13);
 8004a7c:	2113      	movs	r1, #19
 8004a7e:	f24d 3011 	movw	r0, #54033	; 0xd311
 8004a82:	f000 fd1d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD312, 0x01);
 8004a86:	2101      	movs	r1, #1
 8004a88:	f24d 3012 	movw	r0, #54034	; 0xd312
 8004a8c:	f000 fd18 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD313, 0x54);
 8004a90:	2154      	movs	r1, #84	; 0x54
 8004a92:	f24d 3013 	movw	r0, #54035	; 0xd313
 8004a96:	f000 fd13 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD314, 0x01);
 8004a9a:	2101      	movs	r1, #1
 8004a9c:	f24d 3014 	movw	r0, #54036	; 0xd314
 8004aa0:	f000 fd0e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD315, 0x82);
 8004aa4:	2182      	movs	r1, #130	; 0x82
 8004aa6:	f24d 3015 	movw	r0, #54037	; 0xd315
 8004aaa:	f000 fd09 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD316, 0x01);
 8004aae:	2101      	movs	r1, #1
 8004ab0:	f24d 3016 	movw	r0, #54038	; 0xd316
 8004ab4:	f000 fd04 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD317, 0xCA);
 8004ab8:	21ca      	movs	r1, #202	; 0xca
 8004aba:	f24d 3017 	movw	r0, #54039	; 0xd317
 8004abe:	f000 fcff 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD318, 0x02);
 8004ac2:	2102      	movs	r1, #2
 8004ac4:	f24d 3018 	movw	r0, #54040	; 0xd318
 8004ac8:	f000 fcfa 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD319, 0x00);
 8004acc:	2100      	movs	r1, #0
 8004ace:	f24d 3019 	movw	r0, #54041	; 0xd319
 8004ad2:	f000 fcf5 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD31A, 0x02);
 8004ad6:	2102      	movs	r1, #2
 8004ad8:	f24d 301a 	movw	r0, #54042	; 0xd31a
 8004adc:	f000 fcf0 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD31B, 0x01);
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	f24d 301b 	movw	r0, #54043	; 0xd31b
 8004ae6:	f000 fceb 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD31C, 0x02);
 8004aea:	2102      	movs	r1, #2
 8004aec:	f24d 301c 	movw	r0, #54044	; 0xd31c
 8004af0:	f000 fce6 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD31D, 0x34);
 8004af4:	2134      	movs	r1, #52	; 0x34
 8004af6:	f24d 301d 	movw	r0, #54045	; 0xd31d
 8004afa:	f000 fce1 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD31E, 0x02);
 8004afe:	2102      	movs	r1, #2
 8004b00:	f24d 301e 	movw	r0, #54046	; 0xd31e
 8004b04:	f000 fcdc 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD31F, 0x67);
 8004b08:	2167      	movs	r1, #103	; 0x67
 8004b0a:	f24d 301f 	movw	r0, #54047	; 0xd31f
 8004b0e:	f000 fcd7 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD320, 0x02);
 8004b12:	2102      	movs	r1, #2
 8004b14:	f24d 3020 	movw	r0, #54048	; 0xd320
 8004b18:	f000 fcd2 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD321, 0x84);
 8004b1c:	2184      	movs	r1, #132	; 0x84
 8004b1e:	f24d 3021 	movw	r0, #54049	; 0xd321
 8004b22:	f000 fccd 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD322, 0x02);
 8004b26:	2102      	movs	r1, #2
 8004b28:	f24d 3022 	movw	r0, #54050	; 0xd322
 8004b2c:	f000 fcc8 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD323, 0xA4);
 8004b30:	21a4      	movs	r1, #164	; 0xa4
 8004b32:	f24d 3023 	movw	r0, #54051	; 0xd323
 8004b36:	f000 fcc3 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD324, 0x02);
 8004b3a:	2102      	movs	r1, #2
 8004b3c:	f24d 3024 	movw	r0, #54052	; 0xd324
 8004b40:	f000 fcbe 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD325, 0xB7);
 8004b44:	21b7      	movs	r1, #183	; 0xb7
 8004b46:	f24d 3025 	movw	r0, #54053	; 0xd325
 8004b4a:	f000 fcb9 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD326, 0x02);
 8004b4e:	2102      	movs	r1, #2
 8004b50:	f24d 3026 	movw	r0, #54054	; 0xd326
 8004b54:	f000 fcb4 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD327, 0xCF);
 8004b58:	21cf      	movs	r1, #207	; 0xcf
 8004b5a:	f24d 3027 	movw	r0, #54055	; 0xd327
 8004b5e:	f000 fcaf 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD328, 0x02);
 8004b62:	2102      	movs	r1, #2
 8004b64:	f24d 3028 	movw	r0, #54056	; 0xd328
 8004b68:	f000 fcaa 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD329, 0xDE);
 8004b6c:	21de      	movs	r1, #222	; 0xde
 8004b6e:	f24d 3029 	movw	r0, #54057	; 0xd329
 8004b72:	f000 fca5 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD32A, 0x02);
 8004b76:	2102      	movs	r1, #2
 8004b78:	f24d 302a 	movw	r0, #54058	; 0xd32a
 8004b7c:	f000 fca0 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD32B, 0xF2);
 8004b80:	21f2      	movs	r1, #242	; 0xf2
 8004b82:	f24d 302b 	movw	r0, #54059	; 0xd32b
 8004b86:	f000 fc9b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD32C, 0x02);
 8004b8a:	2102      	movs	r1, #2
 8004b8c:	f24d 302c 	movw	r0, #54060	; 0xd32c
 8004b90:	f000 fc96 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD32D, 0xFE);
 8004b94:	21fe      	movs	r1, #254	; 0xfe
 8004b96:	f24d 302d 	movw	r0, #54061	; 0xd32d
 8004b9a:	f000 fc91 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD32E, 0x03);
 8004b9e:	2103      	movs	r1, #3
 8004ba0:	f24d 302e 	movw	r0, #54062	; 0xd32e
 8004ba4:	f000 fc8c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD32F, 0x10);
 8004ba8:	2110      	movs	r1, #16
 8004baa:	f24d 302f 	movw	r0, #54063	; 0xd32f
 8004bae:	f000 fc87 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD330, 0x03);
 8004bb2:	2103      	movs	r1, #3
 8004bb4:	f24d 3030 	movw	r0, #54064	; 0xd330
 8004bb8:	f000 fc82 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD331, 0x33);
 8004bbc:	2133      	movs	r1, #51	; 0x33
 8004bbe:	f24d 3031 	movw	r0, #54065	; 0xd331
 8004bc2:	f000 fc7d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD332, 0x03);
 8004bc6:	2103      	movs	r1, #3
 8004bc8:	f24d 3032 	movw	r0, #54066	; 0xd332
 8004bcc:	f000 fc78 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD333, 0x6D);
 8004bd0:	216d      	movs	r1, #109	; 0x6d
 8004bd2:	f24d 3033 	movw	r0, #54067	; 0xd333
 8004bd6:	f000 fc73 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD400, 0x00);
 8004bda:	2100      	movs	r1, #0
 8004bdc:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 8004be0:	f000 fc6e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD401, 0x33);
 8004be4:	2133      	movs	r1, #51	; 0x33
 8004be6:	f24d 4001 	movw	r0, #54273	; 0xd401
 8004bea:	f000 fc69 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD402, 0x00);
 8004bee:	2100      	movs	r1, #0
 8004bf0:	f24d 4002 	movw	r0, #54274	; 0xd402
 8004bf4:	f000 fc64 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD403, 0x34);
 8004bf8:	2134      	movs	r1, #52	; 0x34
 8004bfa:	f24d 4003 	movw	r0, #54275	; 0xd403
 8004bfe:	f000 fc5f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD404, 0x00);
 8004c02:	2100      	movs	r1, #0
 8004c04:	f24d 4004 	movw	r0, #54276	; 0xd404
 8004c08:	f000 fc5a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD405, 0x3A);
 8004c0c:	213a      	movs	r1, #58	; 0x3a
 8004c0e:	f24d 4005 	movw	r0, #54277	; 0xd405
 8004c12:	f000 fc55 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD406, 0x00);
 8004c16:	2100      	movs	r1, #0
 8004c18:	f24d 4006 	movw	r0, #54278	; 0xd406
 8004c1c:	f000 fc50 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD407, 0x4A);
 8004c20:	214a      	movs	r1, #74	; 0x4a
 8004c22:	f24d 4007 	movw	r0, #54279	; 0xd407
 8004c26:	f000 fc4b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD408, 0x00);
 8004c2a:	2100      	movs	r1, #0
 8004c2c:	f24d 4008 	movw	r0, #54280	; 0xd408
 8004c30:	f000 fc46 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD409, 0x5C);
 8004c34:	215c      	movs	r1, #92	; 0x5c
 8004c36:	f24d 4009 	movw	r0, #54281	; 0xd409
 8004c3a:	f000 fc41 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD40A, 0x00);
 8004c3e:	2100      	movs	r1, #0
 8004c40:	f24d 400a 	movw	r0, #54282	; 0xd40a
 8004c44:	f000 fc3c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD40B, 0x81);
 8004c48:	2181      	movs	r1, #129	; 0x81
 8004c4a:	f24d 400b 	movw	r0, #54283	; 0xd40b
 8004c4e:	f000 fc37 	bl	80054c0 <lcd_write_reg>

    lcd_write_reg(0xD40C, 0x00);
 8004c52:	2100      	movs	r1, #0
 8004c54:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004c58:	f000 fc32 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD40D, 0xA6);
 8004c5c:	21a6      	movs	r1, #166	; 0xa6
 8004c5e:	f24d 400d 	movw	r0, #54285	; 0xd40d
 8004c62:	f000 fc2d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD40E, 0x00);
 8004c66:	2100      	movs	r1, #0
 8004c68:	f24d 400e 	movw	r0, #54286	; 0xd40e
 8004c6c:	f000 fc28 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD40F, 0xE5);
 8004c70:	21e5      	movs	r1, #229	; 0xe5
 8004c72:	f24d 400f 	movw	r0, #54287	; 0xd40f
 8004c76:	f000 fc23 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD410, 0x01);
 8004c7a:	2101      	movs	r1, #1
 8004c7c:	f24d 4010 	movw	r0, #54288	; 0xd410
 8004c80:	f000 fc1e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD411, 0x13);
 8004c84:	2113      	movs	r1, #19
 8004c86:	f24d 4011 	movw	r0, #54289	; 0xd411
 8004c8a:	f000 fc19 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD412, 0x01);
 8004c8e:	2101      	movs	r1, #1
 8004c90:	f24d 4012 	movw	r0, #54290	; 0xd412
 8004c94:	f000 fc14 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD413, 0x54);
 8004c98:	2154      	movs	r1, #84	; 0x54
 8004c9a:	f24d 4013 	movw	r0, #54291	; 0xd413
 8004c9e:	f000 fc0f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD414, 0x01);
 8004ca2:	2101      	movs	r1, #1
 8004ca4:	f24d 4014 	movw	r0, #54292	; 0xd414
 8004ca8:	f000 fc0a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD415, 0x82);
 8004cac:	2182      	movs	r1, #130	; 0x82
 8004cae:	f24d 4015 	movw	r0, #54293	; 0xd415
 8004cb2:	f000 fc05 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD416, 0x01);
 8004cb6:	2101      	movs	r1, #1
 8004cb8:	f24d 4016 	movw	r0, #54294	; 0xd416
 8004cbc:	f000 fc00 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD417, 0xCA);
 8004cc0:	21ca      	movs	r1, #202	; 0xca
 8004cc2:	f24d 4017 	movw	r0, #54295	; 0xd417
 8004cc6:	f000 fbfb 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD418, 0x02);
 8004cca:	2102      	movs	r1, #2
 8004ccc:	f24d 4018 	movw	r0, #54296	; 0xd418
 8004cd0:	f000 fbf6 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD419, 0x00);
 8004cd4:	2100      	movs	r1, #0
 8004cd6:	f24d 4019 	movw	r0, #54297	; 0xd419
 8004cda:	f000 fbf1 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD41A, 0x02);
 8004cde:	2102      	movs	r1, #2
 8004ce0:	f24d 401a 	movw	r0, #54298	; 0xd41a
 8004ce4:	f000 fbec 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD41B, 0x01);
 8004ce8:	2101      	movs	r1, #1
 8004cea:	f24d 401b 	movw	r0, #54299	; 0xd41b
 8004cee:	f000 fbe7 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD41C, 0x02);
 8004cf2:	2102      	movs	r1, #2
 8004cf4:	f24d 401c 	movw	r0, #54300	; 0xd41c
 8004cf8:	f000 fbe2 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD41D, 0x34);
 8004cfc:	2134      	movs	r1, #52	; 0x34
 8004cfe:	f24d 401d 	movw	r0, #54301	; 0xd41d
 8004d02:	f000 fbdd 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD41E, 0x02);
 8004d06:	2102      	movs	r1, #2
 8004d08:	f24d 401e 	movw	r0, #54302	; 0xd41e
 8004d0c:	f000 fbd8 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD41F, 0x67);
 8004d10:	2167      	movs	r1, #103	; 0x67
 8004d12:	f24d 401f 	movw	r0, #54303	; 0xd41f
 8004d16:	f000 fbd3 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD420, 0x02);
 8004d1a:	2102      	movs	r1, #2
 8004d1c:	f24d 4020 	movw	r0, #54304	; 0xd420
 8004d20:	f000 fbce 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD421, 0x84);
 8004d24:	2184      	movs	r1, #132	; 0x84
 8004d26:	f24d 4021 	movw	r0, #54305	; 0xd421
 8004d2a:	f000 fbc9 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD422, 0x02);
 8004d2e:	2102      	movs	r1, #2
 8004d30:	f24d 4022 	movw	r0, #54306	; 0xd422
 8004d34:	f000 fbc4 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD423, 0xA4);
 8004d38:	21a4      	movs	r1, #164	; 0xa4
 8004d3a:	f24d 4023 	movw	r0, #54307	; 0xd423
 8004d3e:	f000 fbbf 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD424, 0x02);
 8004d42:	2102      	movs	r1, #2
 8004d44:	f24d 4024 	movw	r0, #54308	; 0xd424
 8004d48:	f000 fbba 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD425, 0xB7);
 8004d4c:	21b7      	movs	r1, #183	; 0xb7
 8004d4e:	f24d 4025 	movw	r0, #54309	; 0xd425
 8004d52:	f000 fbb5 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD426, 0x02);
 8004d56:	2102      	movs	r1, #2
 8004d58:	f24d 4026 	movw	r0, #54310	; 0xd426
 8004d5c:	f000 fbb0 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD427, 0xCF);
 8004d60:	21cf      	movs	r1, #207	; 0xcf
 8004d62:	f24d 4027 	movw	r0, #54311	; 0xd427
 8004d66:	f000 fbab 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD428, 0x02);
 8004d6a:	2102      	movs	r1, #2
 8004d6c:	f24d 4028 	movw	r0, #54312	; 0xd428
 8004d70:	f000 fba6 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD429, 0xDE);
 8004d74:	21de      	movs	r1, #222	; 0xde
 8004d76:	f24d 4029 	movw	r0, #54313	; 0xd429
 8004d7a:	f000 fba1 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD42A, 0x02);
 8004d7e:	2102      	movs	r1, #2
 8004d80:	f24d 402a 	movw	r0, #54314	; 0xd42a
 8004d84:	f000 fb9c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD42B, 0xF2);
 8004d88:	21f2      	movs	r1, #242	; 0xf2
 8004d8a:	f24d 402b 	movw	r0, #54315	; 0xd42b
 8004d8e:	f000 fb97 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD42C, 0x02);
 8004d92:	2102      	movs	r1, #2
 8004d94:	f24d 402c 	movw	r0, #54316	; 0xd42c
 8004d98:	f000 fb92 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD42D, 0xFE);
 8004d9c:	21fe      	movs	r1, #254	; 0xfe
 8004d9e:	f24d 402d 	movw	r0, #54317	; 0xd42d
 8004da2:	f000 fb8d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD42E, 0x03);
 8004da6:	2103      	movs	r1, #3
 8004da8:	f24d 402e 	movw	r0, #54318	; 0xd42e
 8004dac:	f000 fb88 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD42F, 0x10);
 8004db0:	2110      	movs	r1, #16
 8004db2:	f24d 402f 	movw	r0, #54319	; 0xd42f
 8004db6:	f000 fb83 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD430, 0x03);
 8004dba:	2103      	movs	r1, #3
 8004dbc:	f24d 4030 	movw	r0, #54320	; 0xd430
 8004dc0:	f000 fb7e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD431, 0x33);
 8004dc4:	2133      	movs	r1, #51	; 0x33
 8004dc6:	f24d 4031 	movw	r0, #54321	; 0xd431
 8004dca:	f000 fb79 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD432, 0x03);
 8004dce:	2103      	movs	r1, #3
 8004dd0:	f24d 4032 	movw	r0, #54322	; 0xd432
 8004dd4:	f000 fb74 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD433, 0x6D);
 8004dd8:	216d      	movs	r1, #109	; 0x6d
 8004dda:	f24d 4033 	movw	r0, #54323	; 0xd433
 8004dde:	f000 fb6f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD500, 0x00);
 8004de2:	2100      	movs	r1, #0
 8004de4:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 8004de8:	f000 fb6a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD501, 0x33);
 8004dec:	2133      	movs	r1, #51	; 0x33
 8004dee:	f24d 5001 	movw	r0, #54529	; 0xd501
 8004df2:	f000 fb65 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD502, 0x00);
 8004df6:	2100      	movs	r1, #0
 8004df8:	f24d 5002 	movw	r0, #54530	; 0xd502
 8004dfc:	f000 fb60 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD503, 0x34);
 8004e00:	2134      	movs	r1, #52	; 0x34
 8004e02:	f24d 5003 	movw	r0, #54531	; 0xd503
 8004e06:	f000 fb5b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD504, 0x00);
 8004e0a:	2100      	movs	r1, #0
 8004e0c:	f24d 5004 	movw	r0, #54532	; 0xd504
 8004e10:	f000 fb56 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD505, 0x3A);
 8004e14:	213a      	movs	r1, #58	; 0x3a
 8004e16:	f24d 5005 	movw	r0, #54533	; 0xd505
 8004e1a:	f000 fb51 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD506, 0x00);
 8004e1e:	2100      	movs	r1, #0
 8004e20:	f24d 5006 	movw	r0, #54534	; 0xd506
 8004e24:	f000 fb4c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD507, 0x4A);
 8004e28:	214a      	movs	r1, #74	; 0x4a
 8004e2a:	f24d 5007 	movw	r0, #54535	; 0xd507
 8004e2e:	f000 fb47 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD508, 0x00);
 8004e32:	2100      	movs	r1, #0
 8004e34:	f24d 5008 	movw	r0, #54536	; 0xd508
 8004e38:	f000 fb42 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD509, 0x5C);
 8004e3c:	215c      	movs	r1, #92	; 0x5c
 8004e3e:	f24d 5009 	movw	r0, #54537	; 0xd509
 8004e42:	f000 fb3d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD50A, 0x00);
 8004e46:	2100      	movs	r1, #0
 8004e48:	f24d 500a 	movw	r0, #54538	; 0xd50a
 8004e4c:	f000 fb38 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD50B, 0x81);
 8004e50:	2181      	movs	r1, #129	; 0x81
 8004e52:	f24d 500b 	movw	r0, #54539	; 0xd50b
 8004e56:	f000 fb33 	bl	80054c0 <lcd_write_reg>

    lcd_write_reg(0xD50C, 0x00);
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	f24d 500c 	movw	r0, #54540	; 0xd50c
 8004e60:	f000 fb2e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD50D, 0xA6);
 8004e64:	21a6      	movs	r1, #166	; 0xa6
 8004e66:	f24d 500d 	movw	r0, #54541	; 0xd50d
 8004e6a:	f000 fb29 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD50E, 0x00);
 8004e6e:	2100      	movs	r1, #0
 8004e70:	f24d 500e 	movw	r0, #54542	; 0xd50e
 8004e74:	f000 fb24 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD50F, 0xE5);
 8004e78:	21e5      	movs	r1, #229	; 0xe5
 8004e7a:	f24d 500f 	movw	r0, #54543	; 0xd50f
 8004e7e:	f000 fb1f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD510, 0x01);
 8004e82:	2101      	movs	r1, #1
 8004e84:	f24d 5010 	movw	r0, #54544	; 0xd510
 8004e88:	f000 fb1a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD511, 0x13);
 8004e8c:	2113      	movs	r1, #19
 8004e8e:	f24d 5011 	movw	r0, #54545	; 0xd511
 8004e92:	f000 fb15 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD512, 0x01);
 8004e96:	2101      	movs	r1, #1
 8004e98:	f24d 5012 	movw	r0, #54546	; 0xd512
 8004e9c:	f000 fb10 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD513, 0x54);
 8004ea0:	2154      	movs	r1, #84	; 0x54
 8004ea2:	f24d 5013 	movw	r0, #54547	; 0xd513
 8004ea6:	f000 fb0b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD514, 0x01);
 8004eaa:	2101      	movs	r1, #1
 8004eac:	f24d 5014 	movw	r0, #54548	; 0xd514
 8004eb0:	f000 fb06 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD515, 0x82);
 8004eb4:	2182      	movs	r1, #130	; 0x82
 8004eb6:	f24d 5015 	movw	r0, #54549	; 0xd515
 8004eba:	f000 fb01 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD516, 0x01);
 8004ebe:	2101      	movs	r1, #1
 8004ec0:	f24d 5016 	movw	r0, #54550	; 0xd516
 8004ec4:	f000 fafc 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD517, 0xCA);
 8004ec8:	21ca      	movs	r1, #202	; 0xca
 8004eca:	f24d 5017 	movw	r0, #54551	; 0xd517
 8004ece:	f000 faf7 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD518, 0x02);
 8004ed2:	2102      	movs	r1, #2
 8004ed4:	f24d 5018 	movw	r0, #54552	; 0xd518
 8004ed8:	f000 faf2 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD519, 0x00);
 8004edc:	2100      	movs	r1, #0
 8004ede:	f24d 5019 	movw	r0, #54553	; 0xd519
 8004ee2:	f000 faed 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD51A, 0x02);
 8004ee6:	2102      	movs	r1, #2
 8004ee8:	f24d 501a 	movw	r0, #54554	; 0xd51a
 8004eec:	f000 fae8 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD51B, 0x01);
 8004ef0:	2101      	movs	r1, #1
 8004ef2:	f24d 501b 	movw	r0, #54555	; 0xd51b
 8004ef6:	f000 fae3 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD51C, 0x02);
 8004efa:	2102      	movs	r1, #2
 8004efc:	f24d 501c 	movw	r0, #54556	; 0xd51c
 8004f00:	f000 fade 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD51D, 0x34);
 8004f04:	2134      	movs	r1, #52	; 0x34
 8004f06:	f24d 501d 	movw	r0, #54557	; 0xd51d
 8004f0a:	f000 fad9 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD51E, 0x02);
 8004f0e:	2102      	movs	r1, #2
 8004f10:	f24d 501e 	movw	r0, #54558	; 0xd51e
 8004f14:	f000 fad4 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD51F, 0x67);
 8004f18:	2167      	movs	r1, #103	; 0x67
 8004f1a:	f24d 501f 	movw	r0, #54559	; 0xd51f
 8004f1e:	f000 facf 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD520, 0x02);
 8004f22:	2102      	movs	r1, #2
 8004f24:	f24d 5020 	movw	r0, #54560	; 0xd520
 8004f28:	f000 faca 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD521, 0x84);
 8004f2c:	2184      	movs	r1, #132	; 0x84
 8004f2e:	f24d 5021 	movw	r0, #54561	; 0xd521
 8004f32:	f000 fac5 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD522, 0x02);
 8004f36:	2102      	movs	r1, #2
 8004f38:	f24d 5022 	movw	r0, #54562	; 0xd522
 8004f3c:	f000 fac0 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD523, 0xA4);
 8004f40:	21a4      	movs	r1, #164	; 0xa4
 8004f42:	f24d 5023 	movw	r0, #54563	; 0xd523
 8004f46:	f000 fabb 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD524, 0x02);
 8004f4a:	2102      	movs	r1, #2
 8004f4c:	f24d 5024 	movw	r0, #54564	; 0xd524
 8004f50:	f000 fab6 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD525, 0xB7);
 8004f54:	21b7      	movs	r1, #183	; 0xb7
 8004f56:	f24d 5025 	movw	r0, #54565	; 0xd525
 8004f5a:	f000 fab1 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD526, 0x02);
 8004f5e:	2102      	movs	r1, #2
 8004f60:	f24d 5026 	movw	r0, #54566	; 0xd526
 8004f64:	f000 faac 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD527, 0xCF);
 8004f68:	21cf      	movs	r1, #207	; 0xcf
 8004f6a:	f24d 5027 	movw	r0, #54567	; 0xd527
 8004f6e:	f000 faa7 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD528, 0x02);
 8004f72:	2102      	movs	r1, #2
 8004f74:	f24d 5028 	movw	r0, #54568	; 0xd528
 8004f78:	f000 faa2 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD529, 0xDE);
 8004f7c:	21de      	movs	r1, #222	; 0xde
 8004f7e:	f24d 5029 	movw	r0, #54569	; 0xd529
 8004f82:	f000 fa9d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD52A, 0x02);
 8004f86:	2102      	movs	r1, #2
 8004f88:	f24d 502a 	movw	r0, #54570	; 0xd52a
 8004f8c:	f000 fa98 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD52B, 0xF2);
 8004f90:	21f2      	movs	r1, #242	; 0xf2
 8004f92:	f24d 502b 	movw	r0, #54571	; 0xd52b
 8004f96:	f000 fa93 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD52C, 0x02);
 8004f9a:	2102      	movs	r1, #2
 8004f9c:	f24d 502c 	movw	r0, #54572	; 0xd52c
 8004fa0:	f000 fa8e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD52D, 0xFE);
 8004fa4:	21fe      	movs	r1, #254	; 0xfe
 8004fa6:	f24d 502d 	movw	r0, #54573	; 0xd52d
 8004faa:	f000 fa89 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD52E, 0x03);
 8004fae:	2103      	movs	r1, #3
 8004fb0:	f24d 502e 	movw	r0, #54574	; 0xd52e
 8004fb4:	f000 fa84 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD52F, 0x10);
 8004fb8:	2110      	movs	r1, #16
 8004fba:	f24d 502f 	movw	r0, #54575	; 0xd52f
 8004fbe:	f000 fa7f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD530, 0x03);
 8004fc2:	2103      	movs	r1, #3
 8004fc4:	f24d 5030 	movw	r0, #54576	; 0xd530
 8004fc8:	f000 fa7a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD531, 0x33);
 8004fcc:	2133      	movs	r1, #51	; 0x33
 8004fce:	f24d 5031 	movw	r0, #54577	; 0xd531
 8004fd2:	f000 fa75 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD532, 0x03);
 8004fd6:	2103      	movs	r1, #3
 8004fd8:	f24d 5032 	movw	r0, #54578	; 0xd532
 8004fdc:	f000 fa70 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD533, 0x6D);
 8004fe0:	216d      	movs	r1, #109	; 0x6d
 8004fe2:	f24d 5033 	movw	r0, #54579	; 0xd533
 8004fe6:	f000 fa6b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD600, 0x00);
 8004fea:	2100      	movs	r1, #0
 8004fec:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 8004ff0:	f000 fa66 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD601, 0x33);
 8004ff4:	2133      	movs	r1, #51	; 0x33
 8004ff6:	f24d 6001 	movw	r0, #54785	; 0xd601
 8004ffa:	f000 fa61 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD602, 0x00);
 8004ffe:	2100      	movs	r1, #0
 8005000:	f24d 6002 	movw	r0, #54786	; 0xd602
 8005004:	f000 fa5c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD603, 0x34);
 8005008:	2134      	movs	r1, #52	; 0x34
 800500a:	f24d 6003 	movw	r0, #54787	; 0xd603
 800500e:	f000 fa57 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD604, 0x00);
 8005012:	2100      	movs	r1, #0
 8005014:	f24d 6004 	movw	r0, #54788	; 0xd604
 8005018:	f000 fa52 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD605, 0x3A);
 800501c:	213a      	movs	r1, #58	; 0x3a
 800501e:	f24d 6005 	movw	r0, #54789	; 0xd605
 8005022:	f000 fa4d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD606, 0x00);
 8005026:	2100      	movs	r1, #0
 8005028:	f24d 6006 	movw	r0, #54790	; 0xd606
 800502c:	f000 fa48 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD607, 0x4A);
 8005030:	214a      	movs	r1, #74	; 0x4a
 8005032:	f24d 6007 	movw	r0, #54791	; 0xd607
 8005036:	f000 fa43 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD608, 0x00);
 800503a:	2100      	movs	r1, #0
 800503c:	f24d 6008 	movw	r0, #54792	; 0xd608
 8005040:	f000 fa3e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD609, 0x5C);
 8005044:	215c      	movs	r1, #92	; 0x5c
 8005046:	f24d 6009 	movw	r0, #54793	; 0xd609
 800504a:	f000 fa39 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD60A, 0x00);
 800504e:	2100      	movs	r1, #0
 8005050:	f24d 600a 	movw	r0, #54794	; 0xd60a
 8005054:	f000 fa34 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD60B, 0x81);
 8005058:	2181      	movs	r1, #129	; 0x81
 800505a:	f24d 600b 	movw	r0, #54795	; 0xd60b
 800505e:	f000 fa2f 	bl	80054c0 <lcd_write_reg>

    lcd_write_reg(0xD60C, 0x00);
 8005062:	2100      	movs	r1, #0
 8005064:	f24d 600c 	movw	r0, #54796	; 0xd60c
 8005068:	f000 fa2a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD60D, 0xA6);
 800506c:	21a6      	movs	r1, #166	; 0xa6
 800506e:	f24d 600d 	movw	r0, #54797	; 0xd60d
 8005072:	f000 fa25 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD60E, 0x00);
 8005076:	2100      	movs	r1, #0
 8005078:	f24d 600e 	movw	r0, #54798	; 0xd60e
 800507c:	f000 fa20 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD60F, 0xE5);
 8005080:	21e5      	movs	r1, #229	; 0xe5
 8005082:	f24d 600f 	movw	r0, #54799	; 0xd60f
 8005086:	f000 fa1b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD610, 0x01);
 800508a:	2101      	movs	r1, #1
 800508c:	f24d 6010 	movw	r0, #54800	; 0xd610
 8005090:	f000 fa16 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD611, 0x13);
 8005094:	2113      	movs	r1, #19
 8005096:	f24d 6011 	movw	r0, #54801	; 0xd611
 800509a:	f000 fa11 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD612, 0x01);
 800509e:	2101      	movs	r1, #1
 80050a0:	f24d 6012 	movw	r0, #54802	; 0xd612
 80050a4:	f000 fa0c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD613, 0x54);
 80050a8:	2154      	movs	r1, #84	; 0x54
 80050aa:	f24d 6013 	movw	r0, #54803	; 0xd613
 80050ae:	f000 fa07 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD614, 0x01);
 80050b2:	2101      	movs	r1, #1
 80050b4:	f24d 6014 	movw	r0, #54804	; 0xd614
 80050b8:	f000 fa02 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD615, 0x82);
 80050bc:	2182      	movs	r1, #130	; 0x82
 80050be:	f24d 6015 	movw	r0, #54805	; 0xd615
 80050c2:	f000 f9fd 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD616, 0x01);
 80050c6:	2101      	movs	r1, #1
 80050c8:	f24d 6016 	movw	r0, #54806	; 0xd616
 80050cc:	f000 f9f8 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD617, 0xCA);
 80050d0:	21ca      	movs	r1, #202	; 0xca
 80050d2:	f24d 6017 	movw	r0, #54807	; 0xd617
 80050d6:	f000 f9f3 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD618, 0x02);
 80050da:	2102      	movs	r1, #2
 80050dc:	f24d 6018 	movw	r0, #54808	; 0xd618
 80050e0:	f000 f9ee 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD619, 0x00);
 80050e4:	2100      	movs	r1, #0
 80050e6:	f24d 6019 	movw	r0, #54809	; 0xd619
 80050ea:	f000 f9e9 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD61A, 0x02);
 80050ee:	2102      	movs	r1, #2
 80050f0:	f24d 601a 	movw	r0, #54810	; 0xd61a
 80050f4:	f000 f9e4 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD61B, 0x01);
 80050f8:	2101      	movs	r1, #1
 80050fa:	f24d 601b 	movw	r0, #54811	; 0xd61b
 80050fe:	f000 f9df 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD61C, 0x02);
 8005102:	2102      	movs	r1, #2
 8005104:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8005108:	f000 f9da 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD61D, 0x34);
 800510c:	2134      	movs	r1, #52	; 0x34
 800510e:	f24d 601d 	movw	r0, #54813	; 0xd61d
 8005112:	f000 f9d5 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD61E, 0x02);
 8005116:	2102      	movs	r1, #2
 8005118:	f24d 601e 	movw	r0, #54814	; 0xd61e
 800511c:	f000 f9d0 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD61F, 0x67);
 8005120:	2167      	movs	r1, #103	; 0x67
 8005122:	f24d 601f 	movw	r0, #54815	; 0xd61f
 8005126:	f000 f9cb 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD620, 0x02);
 800512a:	2102      	movs	r1, #2
 800512c:	f24d 6020 	movw	r0, #54816	; 0xd620
 8005130:	f000 f9c6 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD621, 0x84);
 8005134:	2184      	movs	r1, #132	; 0x84
 8005136:	f24d 6021 	movw	r0, #54817	; 0xd621
 800513a:	f000 f9c1 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD622, 0x02);
 800513e:	2102      	movs	r1, #2
 8005140:	f24d 6022 	movw	r0, #54818	; 0xd622
 8005144:	f000 f9bc 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD623, 0xA4);
 8005148:	21a4      	movs	r1, #164	; 0xa4
 800514a:	f24d 6023 	movw	r0, #54819	; 0xd623
 800514e:	f000 f9b7 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD624, 0x02);
 8005152:	2102      	movs	r1, #2
 8005154:	f24d 6024 	movw	r0, #54820	; 0xd624
 8005158:	f000 f9b2 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD625, 0xB7);
 800515c:	21b7      	movs	r1, #183	; 0xb7
 800515e:	f24d 6025 	movw	r0, #54821	; 0xd625
 8005162:	f000 f9ad 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD626, 0x02);
 8005166:	2102      	movs	r1, #2
 8005168:	f24d 6026 	movw	r0, #54822	; 0xd626
 800516c:	f000 f9a8 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD627, 0xCF);
 8005170:	21cf      	movs	r1, #207	; 0xcf
 8005172:	f24d 6027 	movw	r0, #54823	; 0xd627
 8005176:	f000 f9a3 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD628, 0x02);
 800517a:	2102      	movs	r1, #2
 800517c:	f24d 6028 	movw	r0, #54824	; 0xd628
 8005180:	f000 f99e 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD629, 0xDE);
 8005184:	21de      	movs	r1, #222	; 0xde
 8005186:	f24d 6029 	movw	r0, #54825	; 0xd629
 800518a:	f000 f999 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD62A, 0x02);
 800518e:	2102      	movs	r1, #2
 8005190:	f24d 602a 	movw	r0, #54826	; 0xd62a
 8005194:	f000 f994 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD62B, 0xF2);
 8005198:	21f2      	movs	r1, #242	; 0xf2
 800519a:	f24d 602b 	movw	r0, #54827	; 0xd62b
 800519e:	f000 f98f 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD62C, 0x02);
 80051a2:	2102      	movs	r1, #2
 80051a4:	f24d 602c 	movw	r0, #54828	; 0xd62c
 80051a8:	f000 f98a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD62D, 0xFE);
 80051ac:	21fe      	movs	r1, #254	; 0xfe
 80051ae:	f24d 602d 	movw	r0, #54829	; 0xd62d
 80051b2:	f000 f985 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD62E, 0x03);
 80051b6:	2103      	movs	r1, #3
 80051b8:	f24d 602e 	movw	r0, #54830	; 0xd62e
 80051bc:	f000 f980 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD62F, 0x10);
 80051c0:	2110      	movs	r1, #16
 80051c2:	f24d 602f 	movw	r0, #54831	; 0xd62f
 80051c6:	f000 f97b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD630, 0x03);
 80051ca:	2103      	movs	r1, #3
 80051cc:	f24d 6030 	movw	r0, #54832	; 0xd630
 80051d0:	f000 f976 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD631, 0x33);
 80051d4:	2133      	movs	r1, #51	; 0x33
 80051d6:	f24d 6031 	movw	r0, #54833	; 0xd631
 80051da:	f000 f971 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD632, 0x03);
 80051de:	2103      	movs	r1, #3
 80051e0:	f24d 6032 	movw	r0, #54834	; 0xd632
 80051e4:	f000 f96c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xD633, 0x6D);
 80051e8:	216d      	movs	r1, #109	; 0x6d
 80051ea:	f24d 6033 	movw	r0, #54835	; 0xd633
 80051ee:	f000 f967 	bl	80054c0 <lcd_write_reg>
    /* LV2 Page 0 enable */
    lcd_write_reg(0xF000, 0x55);
 80051f2:	2155      	movs	r1, #85	; 0x55
 80051f4:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 80051f8:	f000 f962 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 80051fc:	21aa      	movs	r1, #170	; 0xaa
 80051fe:	f24f 0001 	movw	r0, #61441	; 0xf001
 8005202:	f000 f95d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8005206:	2152      	movs	r1, #82	; 0x52
 8005208:	f24f 0002 	movw	r0, #61442	; 0xf002
 800520c:	f000 f958 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8005210:	2108      	movs	r1, #8
 8005212:	f24f 0003 	movw	r0, #61443	; 0xf003
 8005216:	f000 f953 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x00);
 800521a:	2100      	movs	r1, #0
 800521c:	f24f 0004 	movw	r0, #61444	; 0xf004
 8005220:	f000 f94e 	bl	80054c0 <lcd_write_reg>
    /* Display control */
    lcd_write_reg(0xB100, 0xCC);
 8005224:	21cc      	movs	r1, #204	; 0xcc
 8005226:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 800522a:	f000 f949 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x00);
 800522e:	2100      	movs	r1, #0
 8005230:	f24b 1001 	movw	r0, #45313	; 0xb101
 8005234:	f000 f944 	bl	80054c0 <lcd_write_reg>
    /* Source hold time */
    lcd_write_reg(0xB600, 0x05);
 8005238:	2105      	movs	r1, #5
 800523a:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 800523e:	f000 f93f 	bl	80054c0 <lcd_write_reg>
    /* Gate EQ control */
    lcd_write_reg(0xB700, 0x70);
 8005242:	2170      	movs	r1, #112	; 0x70
 8005244:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8005248:	f000 f93a 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x70);
 800524c:	2170      	movs	r1, #112	; 0x70
 800524e:	f24b 7001 	movw	r0, #46849	; 0xb701
 8005252:	f000 f935 	bl	80054c0 <lcd_write_reg>
    /* Source EQ control (Mode 2) */
    lcd_write_reg(0xB800, 0x01);
 8005256:	2101      	movs	r1, #1
 8005258:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 800525c:	f000 f930 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x03);
 8005260:	2103      	movs	r1, #3
 8005262:	f64b 0001 	movw	r0, #47105	; 0xb801
 8005266:	f000 f92b 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x03);
 800526a:	2103      	movs	r1, #3
 800526c:	f64b 0002 	movw	r0, #47106	; 0xb802
 8005270:	f000 f926 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xB803, 0x03);
 8005274:	2103      	movs	r1, #3
 8005276:	f64b 0003 	movw	r0, #47107	; 0xb803
 800527a:	f000 f921 	bl	80054c0 <lcd_write_reg>
    /* Inversion mode (2-dot) */
    lcd_write_reg(0xBC00, 0x02);
 800527e:	2102      	movs	r1, #2
 8005280:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8005284:	f000 f91c 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x00);
 8005288:	2100      	movs	r1, #0
 800528a:	f64b 4001 	movw	r0, #48129	; 0xbc01
 800528e:	f000 f917 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 8005292:	2100      	movs	r1, #0
 8005294:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8005298:	f000 f912 	bl	80054c0 <lcd_write_reg>
    /* Timing control 4H w/ 4-delay */
    lcd_write_reg(0xC900, 0xD0);
 800529c:	21d0      	movs	r1, #208	; 0xd0
 800529e:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 80052a2:	f000 f90d 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xC901, 0x02);
 80052a6:	2102      	movs	r1, #2
 80052a8:	f64c 1001 	movw	r0, #51457	; 0xc901
 80052ac:	f000 f908 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xC902, 0x50);
 80052b0:	2150      	movs	r1, #80	; 0x50
 80052b2:	f64c 1002 	movw	r0, #51458	; 0xc902
 80052b6:	f000 f903 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xC903, 0x50);
 80052ba:	2150      	movs	r1, #80	; 0x50
 80052bc:	f64c 1003 	movw	r0, #51459	; 0xc903
 80052c0:	f000 f8fe 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0xC904, 0x50);
 80052c4:	2150      	movs	r1, #80	; 0x50
 80052c6:	f64c 1004 	movw	r0, #51460	; 0xc904
 80052ca:	f000 f8f9 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0x3500, 0x00);
 80052ce:	2100      	movs	r1, #0
 80052d0:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 80052d4:	f000 f8f4 	bl	80054c0 <lcd_write_reg>
    lcd_write_reg(0x3A00, 0x55); /* 16-bit/pixel */
 80052d8:	2155      	movs	r1, #85	; 0x55
 80052da:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 80052de:	f000 f8ef 	bl	80054c0 <lcd_write_reg>
    lcd_wr_regno(0x1100);
 80052e2:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 80052e6:	f000 f8d7 	bl	8005498 <lcd_wr_regno>
    HAL_Delay(1);
 80052ea:	2001      	movs	r0, #1
 80052ec:	f001 f942 	bl	8006574 <HAL_Delay>
    lcd_wr_regno(0x2900);
 80052f0:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 80052f4:	f000 f8d0 	bl	8005498 <lcd_wr_regno>
}
 80052f8:	bf00      	nop
 80052fa:	bd80      	pop	{r7, pc}

080052fc <lcd_ex_ssd1963_reginit>:
 * @brief       SSD1963
 * @param       
 * @retval      
 */
void lcd_ex_ssd1963_reginit(void)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xE2); /* Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz */
 8005300:	20e2      	movs	r0, #226	; 0xe2
 8005302:	f000 f8c9 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x1D);  /* 1 */
 8005306:	201d      	movs	r0, #29
 8005308:	f000 f8b2 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x02);  /* 2 Divider M = 2, PLL = 300/(M+1) = 100MHz */
 800530c:	2002      	movs	r0, #2
 800530e:	f000 f8af 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x04);  /* 3 Validate M and N values */
 8005312:	2004      	movs	r0, #4
 8005314:	f000 f8ac 	bl	8005470 <lcd_wr_data>
    HAL_Delay(1);
 8005318:	2001      	movs	r0, #1
 800531a:	f001 f92b 	bl	8006574 <HAL_Delay>
    lcd_wr_regno(0xE0); /*  Start PLL command */
 800531e:	20e0      	movs	r0, #224	; 0xe0
 8005320:	f000 f8ba 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x01);  /*  enable PLL */
 8005324:	2001      	movs	r0, #1
 8005326:	f000 f8a3 	bl	8005470 <lcd_wr_data>
    HAL_Delay(10);
 800532a:	200a      	movs	r0, #10
 800532c:	f001 f922 	bl	8006574 <HAL_Delay>
    lcd_wr_regno(0xE0); /*  Start PLL command again */
 8005330:	20e0      	movs	r0, #224	; 0xe0
 8005332:	f000 f8b1 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x03);  /*  now, use PLL output as system clock */
 8005336:	2003      	movs	r0, #3
 8005338:	f000 f89a 	bl	8005470 <lcd_wr_data>
    HAL_Delay(12);
 800533c:	200c      	movs	r0, #12
 800533e:	f001 f919 	bl	8006574 <HAL_Delay>
    lcd_wr_regno(0x01); /*  */
 8005342:	2001      	movs	r0, #1
 8005344:	f000 f8a8 	bl	8005498 <lcd_wr_regno>
    HAL_Delay(10);
 8005348:	200a      	movs	r0, #10
 800534a:	f001 f913 	bl	8006574 <HAL_Delay>

    lcd_wr_regno(0xE6); /* ,33Mhz */
 800534e:	20e6      	movs	r0, #230	; 0xe6
 8005350:	f000 f8a2 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x2F);
 8005354:	202f      	movs	r0, #47	; 0x2f
 8005356:	f000 f88b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xFF);
 800535a:	20ff      	movs	r0, #255	; 0xff
 800535c:	f000 f888 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005360:	20ff      	movs	r0, #255	; 0xff
 8005362:	f000 f885 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB0); /* LCD */
 8005366:	20b0      	movs	r0, #176	; 0xb0
 8005368:	f000 f896 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 24 */
 800536c:	2020      	movs	r0, #32
 800536e:	f000 f87f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);  /* TFT  */
 8005372:	2000      	movs	r0, #0
 8005374:	f000 f87c 	bl	8005470 <lcd_wr_data>

    lcd_wr_data((SSD_HOR_RESOLUTION - 1) >> 8); /* LCD */
 8005378:	2003      	movs	r0, #3
 800537a:	f000 f879 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_RESOLUTION - 1);
 800537e:	f240 301f 	movw	r0, #799	; 0x31f
 8005382:	f000 f875 	bl	8005470 <lcd_wr_data>
    lcd_wr_data((SSD_VER_RESOLUTION - 1) >> 8); /* LCD */
 8005386:	2001      	movs	r0, #1
 8005388:	f000 f872 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(SSD_VER_RESOLUTION - 1);
 800538c:	f240 10df 	movw	r0, #479	; 0x1df
 8005390:	f000 f86e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);  /* RGB */
 8005394:	2000      	movs	r0, #0
 8005396:	f000 f86b 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Set horizontal period */
 800539a:	20b4      	movs	r0, #180	; 0xb4
 800539c:	f000 f87c 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data((SSD_HT - 1) >> 8);
 80053a0:	2004      	movs	r0, #4
 80053a2:	f000 f865 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(SSD_HT - 1);
 80053a6:	f240 401f 	movw	r0, #1055	; 0x41f
 80053aa:	f000 f861 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(SSD_HPS >> 8);
 80053ae:	2000      	movs	r0, #0
 80053b0:	f000 f85e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(SSD_HPS);
 80053b4:	202e      	movs	r0, #46	; 0x2e
 80053b6:	f000 f85b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_PULSE_WIDTH - 1);
 80053ba:	2000      	movs	r0, #0
 80053bc:	f000 f858 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80053c0:	2000      	movs	r0, #0
 80053c2:	f000 f855 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80053c6:	2000      	movs	r0, #0
 80053c8:	f000 f852 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80053cc:	2000      	movs	r0, #0
 80053ce:	f000 f84f 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Set vertical perio */
 80053d2:	20b6      	movs	r0, #182	; 0xb6
 80053d4:	f000 f860 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data((SSD_VT - 1) >> 8);
 80053d8:	2002      	movs	r0, #2
 80053da:	f000 f849 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(SSD_VT - 1);
 80053de:	f44f 7003 	mov.w	r0, #524	; 0x20c
 80053e2:	f000 f845 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(SSD_VPS >> 8);
 80053e6:	2000      	movs	r0, #0
 80053e8:	f000 f842 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(SSD_VPS);
 80053ec:	2017      	movs	r0, #23
 80053ee:	f000 f83f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(SSD_VER_FRONT_PORCH - 1);
 80053f2:	2015      	movs	r0, #21
 80053f4:	f000 f83c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80053f8:	2000      	movs	r0, #0
 80053fa:	f000 f839 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);
 80053fe:	2000      	movs	r0, #0
 8005400:	f000 f836 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xF0); /* SSD1963CPU16bit */
 8005404:	20f0      	movs	r0, #240	; 0xf0
 8005406:	f000 f847 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 16-bit(565 format) data for 16bpp */
 800540a:	2003      	movs	r0, #3
 800540c:	f000 f830 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0x29); /*  */
 8005410:	2029      	movs	r0, #41	; 0x29
 8005412:	f000 f841 	bl	8005498 <lcd_wr_regno>
    /* PWM   */
    lcd_wr_regno(0xD0); /* DBC */
 8005416:	20d0      	movs	r0, #208	; 0xd0
 8005418:	f000 f83e 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* disable */
 800541c:	2000      	movs	r0, #0
 800541e:	f000 f827 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* PWM */
 8005422:	20be      	movs	r0, #190	; 0xbe
 8005424:	f000 f838 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x05);  /* 1PWM */
 8005428:	2005      	movs	r0, #5
 800542a:	f000 f821 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xFE);  /* 2PWM */
 800542e:	20fe      	movs	r0, #254	; 0xfe
 8005430:	f000 f81e 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x01);  /* 3C */
 8005434:	2001      	movs	r0, #1
 8005436:	f000 f81b 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 4D */
 800543a:	2000      	movs	r0, #0
 800543c:	f000 f818 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 5E */
 8005440:	2000      	movs	r0, #0
 8005442:	f000 f815 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 6F */
 8005446:	2000      	movs	r0, #0
 8005448:	f000 f812 	bl	8005470 <lcd_wr_data>

    lcd_wr_regno(0xB8); /* GPIO */
 800544c:	20b8      	movs	r0, #184	; 0xb8
 800544e:	f000 f823 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 2IO */
 8005452:	2003      	movs	r0, #3
 8005454:	f000 f80c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x01);  /* GPIOIO */
 8005458:	2001      	movs	r0, #1
 800545a:	f000 f809 	bl	8005470 <lcd_wr_data>
    lcd_wr_regno(0xBA);
 800545e:	20ba      	movs	r0, #186	; 0xba
 8005460:	f000 f81a 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x01);  /* GPIO[1:0]=01,LCD */
 8005464:	2001      	movs	r0, #1
 8005466:	f000 f803 	bl	8005470 <lcd_wr_data>
}
 800546a:	bf00      	nop
 800546c:	bd80      	pop	{r7, pc}
	...

08005470 <lcd_wr_data>:
 * @brief       LCD
 * @param       data: 
 * @retval      
 */
void lcd_wr_data(volatile uint16_t data)
{
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	4603      	mov	r3, r0
 8005478:	80fb      	strh	r3, [r7, #6]
    data = data;            /* -O2, */
 800547a:	88fb      	ldrh	r3, [r7, #6]
 800547c:	b29b      	uxth	r3, r3
 800547e:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 8005480:	4b04      	ldr	r3, [pc, #16]	; (8005494 <lcd_wr_data+0x24>)
 8005482:	88fa      	ldrh	r2, [r7, #6]
 8005484:	b292      	uxth	r2, r2
 8005486:	805a      	strh	r2, [r3, #2]
}
 8005488:	bf00      	nop
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr
 8005494:	6c00007e 	.word	0x6c00007e

08005498 <lcd_wr_regno>:
 * @brief       LCD/
 * @param       regno: /
 * @retval      
 */
void lcd_wr_regno(volatile uint16_t regno)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
 800549e:	4603      	mov	r3, r0
 80054a0:	80fb      	strh	r3, [r7, #6]
    regno = regno;          /* -O2, */
 80054a2:	88fb      	ldrh	r3, [r7, #6]
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regno;   /*  */
 80054a8:	4b04      	ldr	r3, [pc, #16]	; (80054bc <lcd_wr_regno+0x24>)
 80054aa:	88fa      	ldrh	r2, [r7, #6]
 80054ac:	b292      	uxth	r2, r2
 80054ae:	801a      	strh	r2, [r3, #0]
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr
 80054bc:	6c00007e 	.word	0x6c00007e

080054c0 <lcd_write_reg>:
 * @param       regno:/
 * @param       data:
 * @retval      
 */
void lcd_write_reg(uint16_t regno, uint16_t data)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	4603      	mov	r3, r0
 80054c8:	460a      	mov	r2, r1
 80054ca:	80fb      	strh	r3, [r7, #6]
 80054cc:	4613      	mov	r3, r2
 80054ce:	80bb      	strh	r3, [r7, #4]
    LCD->LCD_REG = regno;   /*  */
 80054d0:	4a05      	ldr	r2, [pc, #20]	; (80054e8 <lcd_write_reg+0x28>)
 80054d2:	88fb      	ldrh	r3, [r7, #6]
 80054d4:	8013      	strh	r3, [r2, #0]
    LCD->LCD_RAM = data;    /*  */
 80054d6:	4a04      	ldr	r2, [pc, #16]	; (80054e8 <lcd_write_reg+0x28>)
 80054d8:	88bb      	ldrh	r3, [r7, #4]
 80054da:	8053      	strh	r3, [r2, #2]
}
 80054dc:	bf00      	nop
 80054de:	370c      	adds	r7, #12
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr
 80054e8:	6c00007e 	.word	0x6c00007e

080054ec <lcd_rd_data>:
 * @brief       LCD
 * @param       
 * @retval      
 */
static uint16_t lcd_rd_data(void)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
    volatile uint16_t ram;  /*  */
    ram = LCD->LCD_RAM;
 80054f2:	4b06      	ldr	r3, [pc, #24]	; (800550c <lcd_rd_data+0x20>)
 80054f4:	885b      	ldrh	r3, [r3, #2]
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	80fb      	strh	r3, [r7, #6]
    return ram;
 80054fa:	88fb      	ldrh	r3, [r7, #6]
 80054fc:	b29b      	uxth	r3, r3
}
 80054fe:	4618      	mov	r0, r3
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop
 800550c:	6c00007e 	.word	0x6c00007e

08005510 <lcd_write_ram_prepare>:
 * @brief       GRAM
 * @param       
 * @retval      
 */
void lcd_write_ram_prepare(void)
{
 8005510:	b480      	push	{r7}
 8005512:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 8005514:	4b04      	ldr	r3, [pc, #16]	; (8005528 <lcd_write_ram_prepare+0x18>)
 8005516:	4a05      	ldr	r2, [pc, #20]	; (800552c <lcd_write_ram_prepare+0x1c>)
 8005518:	8912      	ldrh	r2, [r2, #8]
 800551a:	801a      	strh	r2, [r3, #0]
}
 800551c:	bf00      	nop
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	6c00007e 	.word	0x6c00007e
 800552c:	20001018 	.word	0x20001018

08005530 <lcd_set_cursor>:
 * @brief       (RGB)
 * @param       x,y: 
 * @retval      
 */
void lcd_set_cursor(uint16_t x, uint16_t y)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	4603      	mov	r3, r0
 8005538:	460a      	mov	r2, r1
 800553a:	80fb      	strh	r3, [r7, #6]
 800553c:	4613      	mov	r3, r2
 800553e:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0x1963)
 8005540:	4b65      	ldr	r3, [pc, #404]	; (80056d8 <lcd_set_cursor+0x1a8>)
 8005542:	889b      	ldrh	r3, [r3, #4]
 8005544:	f641 1263 	movw	r2, #6499	; 0x1963
 8005548:	4293      	cmp	r3, r2
 800554a:	d167      	bne.n	800561c <lcd_set_cursor+0xec>
    {
        if (lcddev.dir == 0)    /* , x */
 800554c:	4b62      	ldr	r3, [pc, #392]	; (80056d8 <lcd_set_cursor+0x1a8>)
 800554e:	799b      	ldrb	r3, [r3, #6]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d11e      	bne.n	8005592 <lcd_set_cursor+0x62>
        {
            x = lcddev.width - 1 - x;
 8005554:	4b60      	ldr	r3, [pc, #384]	; (80056d8 <lcd_set_cursor+0x1a8>)
 8005556:	881a      	ldrh	r2, [r3, #0]
 8005558:	88fb      	ldrh	r3, [r7, #6]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	b29b      	uxth	r3, r3
 800555e:	3b01      	subs	r3, #1
 8005560:	80fb      	strh	r3, [r7, #6]
            lcd_wr_regno(lcddev.setxcmd);
 8005562:	4b5d      	ldr	r3, [pc, #372]	; (80056d8 <lcd_set_cursor+0x1a8>)
 8005564:	895b      	ldrh	r3, [r3, #10]
 8005566:	4618      	mov	r0, r3
 8005568:	f7ff ff96 	bl	8005498 <lcd_wr_regno>
            lcd_wr_data(0);
 800556c:	2000      	movs	r0, #0
 800556e:	f7ff ff7f 	bl	8005470 <lcd_wr_data>
            lcd_wr_data(0);
 8005572:	2000      	movs	r0, #0
 8005574:	f7ff ff7c 	bl	8005470 <lcd_wr_data>
            lcd_wr_data(x >> 8);
 8005578:	88fb      	ldrh	r3, [r7, #6]
 800557a:	0a1b      	lsrs	r3, r3, #8
 800557c:	b29b      	uxth	r3, r3
 800557e:	4618      	mov	r0, r3
 8005580:	f7ff ff76 	bl	8005470 <lcd_wr_data>
            lcd_wr_data(x & 0xFF);
 8005584:	88fb      	ldrh	r3, [r7, #6]
 8005586:	b2db      	uxtb	r3, r3
 8005588:	b29b      	uxth	r3, r3
 800558a:	4618      	mov	r0, r3
 800558c:	f7ff ff70 	bl	8005470 <lcd_wr_data>
 8005590:	e021      	b.n	80055d6 <lcd_set_cursor+0xa6>
        }
        else                    /*  */
        {
            lcd_wr_regno(lcddev.setxcmd);
 8005592:	4b51      	ldr	r3, [pc, #324]	; (80056d8 <lcd_set_cursor+0x1a8>)
 8005594:	895b      	ldrh	r3, [r3, #10]
 8005596:	4618      	mov	r0, r3
 8005598:	f7ff ff7e 	bl	8005498 <lcd_wr_regno>
            lcd_wr_data(x >> 8);
 800559c:	88fb      	ldrh	r3, [r7, #6]
 800559e:	0a1b      	lsrs	r3, r3, #8
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7ff ff64 	bl	8005470 <lcd_wr_data>
            lcd_wr_data(x & 0xFF);
 80055a8:	88fb      	ldrh	r3, [r7, #6]
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7ff ff5e 	bl	8005470 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) >> 8);
 80055b4:	4b48      	ldr	r3, [pc, #288]	; (80056d8 <lcd_set_cursor+0x1a8>)
 80055b6:	881b      	ldrh	r3, [r3, #0]
 80055b8:	3b01      	subs	r3, #1
 80055ba:	121b      	asrs	r3, r3, #8
 80055bc:	b29b      	uxth	r3, r3
 80055be:	4618      	mov	r0, r3
 80055c0:	f7ff ff56 	bl	8005470 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) & 0xFF);
 80055c4:	4b44      	ldr	r3, [pc, #272]	; (80056d8 <lcd_set_cursor+0x1a8>)
 80055c6:	881b      	ldrh	r3, [r3, #0]
 80055c8:	3b01      	subs	r3, #1
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	4618      	mov	r0, r3
 80055d2:	f7ff ff4d 	bl	8005470 <lcd_wr_data>
        }

        lcd_wr_regno(lcddev.setycmd);
 80055d6:	4b40      	ldr	r3, [pc, #256]	; (80056d8 <lcd_set_cursor+0x1a8>)
 80055d8:	899b      	ldrh	r3, [r3, #12]
 80055da:	4618      	mov	r0, r3
 80055dc:	f7ff ff5c 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 80055e0:	88bb      	ldrh	r3, [r7, #4]
 80055e2:	0a1b      	lsrs	r3, r3, #8
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7ff ff42 	bl	8005470 <lcd_wr_data>
        lcd_wr_data(y & 0xFF);
 80055ec:	88bb      	ldrh	r3, [r7, #4]
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7ff ff3c 	bl	8005470 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 80055f8:	4b37      	ldr	r3, [pc, #220]	; (80056d8 <lcd_set_cursor+0x1a8>)
 80055fa:	885b      	ldrh	r3, [r3, #2]
 80055fc:	3b01      	subs	r3, #1
 80055fe:	121b      	asrs	r3, r3, #8
 8005600:	b29b      	uxth	r3, r3
 8005602:	4618      	mov	r0, r3
 8005604:	f7ff ff34 	bl	8005470 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 8005608:	4b33      	ldr	r3, [pc, #204]	; (80056d8 <lcd_set_cursor+0x1a8>)
 800560a:	885b      	ldrh	r3, [r3, #2]
 800560c:	3b01      	subs	r3, #1
 800560e:	b29b      	uxth	r3, r3
 8005610:	b2db      	uxtb	r3, r3
 8005612:	b29b      	uxth	r3, r3
 8005614:	4618      	mov	r0, r3
 8005616:	f7ff ff2b 	bl	8005470 <lcd_wr_data>
        lcd_wr_data(x & 0xFF);
        lcd_wr_regno(lcddev.setycmd);
        lcd_wr_data(y >> 8);
        lcd_wr_data(y & 0xFF);
    }
}
 800561a:	e058      	b.n	80056ce <lcd_set_cursor+0x19e>
    else if (lcddev.id == 0x5510)
 800561c:	4b2e      	ldr	r3, [pc, #184]	; (80056d8 <lcd_set_cursor+0x1a8>)
 800561e:	889b      	ldrh	r3, [r3, #4]
 8005620:	f245 5210 	movw	r2, #21776	; 0x5510
 8005624:	4293      	cmp	r3, r2
 8005626:	d130      	bne.n	800568a <lcd_set_cursor+0x15a>
        lcd_wr_regno(lcddev.setxcmd);
 8005628:	4b2b      	ldr	r3, [pc, #172]	; (80056d8 <lcd_set_cursor+0x1a8>)
 800562a:	895b      	ldrh	r3, [r3, #10]
 800562c:	4618      	mov	r0, r3
 800562e:	f7ff ff33 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8005632:	88fb      	ldrh	r3, [r7, #6]
 8005634:	0a1b      	lsrs	r3, r3, #8
 8005636:	b29b      	uxth	r3, r3
 8005638:	4618      	mov	r0, r3
 800563a:	f7ff ff19 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 800563e:	4b26      	ldr	r3, [pc, #152]	; (80056d8 <lcd_set_cursor+0x1a8>)
 8005640:	895b      	ldrh	r3, [r3, #10]
 8005642:	3301      	adds	r3, #1
 8005644:	b29b      	uxth	r3, r3
 8005646:	4618      	mov	r0, r3
 8005648:	f7ff ff26 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(x & 0xFF);
 800564c:	88fb      	ldrh	r3, [r7, #6]
 800564e:	b2db      	uxtb	r3, r3
 8005650:	b29b      	uxth	r3, r3
 8005652:	4618      	mov	r0, r3
 8005654:	f7ff ff0c 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005658:	4b1f      	ldr	r3, [pc, #124]	; (80056d8 <lcd_set_cursor+0x1a8>)
 800565a:	899b      	ldrh	r3, [r3, #12]
 800565c:	4618      	mov	r0, r3
 800565e:	f7ff ff1b 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005662:	88bb      	ldrh	r3, [r7, #4]
 8005664:	0a1b      	lsrs	r3, r3, #8
 8005666:	b29b      	uxth	r3, r3
 8005668:	4618      	mov	r0, r3
 800566a:	f7ff ff01 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 800566e:	4b1a      	ldr	r3, [pc, #104]	; (80056d8 <lcd_set_cursor+0x1a8>)
 8005670:	899b      	ldrh	r3, [r3, #12]
 8005672:	3301      	adds	r3, #1
 8005674:	b29b      	uxth	r3, r3
 8005676:	4618      	mov	r0, r3
 8005678:	f7ff ff0e 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(y & 0xFF);
 800567c:	88bb      	ldrh	r3, [r7, #4]
 800567e:	b2db      	uxtb	r3, r3
 8005680:	b29b      	uxth	r3, r3
 8005682:	4618      	mov	r0, r3
 8005684:	f7ff fef4 	bl	8005470 <lcd_wr_data>
}
 8005688:	e021      	b.n	80056ce <lcd_set_cursor+0x19e>
        lcd_wr_regno(lcddev.setxcmd);
 800568a:	4b13      	ldr	r3, [pc, #76]	; (80056d8 <lcd_set_cursor+0x1a8>)
 800568c:	895b      	ldrh	r3, [r3, #10]
 800568e:	4618      	mov	r0, r3
 8005690:	f7ff ff02 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8005694:	88fb      	ldrh	r3, [r7, #6]
 8005696:	0a1b      	lsrs	r3, r3, #8
 8005698:	b29b      	uxth	r3, r3
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff fee8 	bl	8005470 <lcd_wr_data>
        lcd_wr_data(x & 0xFF);
 80056a0:	88fb      	ldrh	r3, [r7, #6]
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7ff fee2 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80056ac:	4b0a      	ldr	r3, [pc, #40]	; (80056d8 <lcd_set_cursor+0x1a8>)
 80056ae:	899b      	ldrh	r3, [r3, #12]
 80056b0:	4618      	mov	r0, r3
 80056b2:	f7ff fef1 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 80056b6:	88bb      	ldrh	r3, [r7, #4]
 80056b8:	0a1b      	lsrs	r3, r3, #8
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff fed7 	bl	8005470 <lcd_wr_data>
        lcd_wr_data(y & 0xFF);
 80056c2:	88bb      	ldrh	r3, [r7, #4]
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7ff fed1 	bl	8005470 <lcd_wr_data>
}
 80056ce:	bf00      	nop
 80056d0:	3708      	adds	r7, #8
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	20001018 	.word	0x20001018

080056dc <lcd_scan_dir>:
 *
 * @param       dir:0~7,8(lcd.h)
 * @retval      
 */
void lcd_scan_dir(uint8_t dir)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	4603      	mov	r3, r0
 80056e4:	71fb      	strb	r3, [r7, #7]
    uint16_t regval = 0;
 80056e6:	2300      	movs	r3, #0
 80056e8:	81fb      	strh	r3, [r7, #14]
    uint16_t dirreg = 0;
 80056ea:	2300      	movs	r3, #0
 80056ec:	81bb      	strh	r3, [r7, #12]
    uint16_t temp;

    /* 19631963(1963,IC) */
    if ((lcddev.dir == 1 && lcddev.id != 0x1963) || (lcddev.dir == 0 && lcddev.id == 0x1963))
 80056ee:	4b99      	ldr	r3, [pc, #612]	; (8005954 <lcd_scan_dir+0x278>)
 80056f0:	799b      	ldrb	r3, [r3, #6]
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d105      	bne.n	8005702 <lcd_scan_dir+0x26>
 80056f6:	4b97      	ldr	r3, [pc, #604]	; (8005954 <lcd_scan_dir+0x278>)
 80056f8:	889b      	ldrh	r3, [r3, #4]
 80056fa:	f641 1263 	movw	r2, #6499	; 0x1963
 80056fe:	4293      	cmp	r3, r2
 8005700:	d109      	bne.n	8005716 <lcd_scan_dir+0x3a>
 8005702:	4b94      	ldr	r3, [pc, #592]	; (8005954 <lcd_scan_dir+0x278>)
 8005704:	799b      	ldrb	r3, [r3, #6]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d134      	bne.n	8005774 <lcd_scan_dir+0x98>
 800570a:	4b92      	ldr	r3, [pc, #584]	; (8005954 <lcd_scan_dir+0x278>)
 800570c:	889b      	ldrh	r3, [r3, #4]
 800570e:	f641 1263 	movw	r2, #6499	; 0x1963
 8005712:	4293      	cmp	r3, r2
 8005714:	d12e      	bne.n	8005774 <lcd_scan_dir+0x98>
    {
        switch (dir)   /*  */
 8005716:	79fb      	ldrb	r3, [r7, #7]
 8005718:	2b07      	cmp	r3, #7
 800571a:	d82b      	bhi.n	8005774 <lcd_scan_dir+0x98>
 800571c:	a201      	add	r2, pc, #4	; (adr r2, 8005724 <lcd_scan_dir+0x48>)
 800571e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005722:	bf00      	nop
 8005724:	08005745 	.word	0x08005745
 8005728:	0800574b 	.word	0x0800574b
 800572c:	08005751 	.word	0x08005751
 8005730:	08005757 	.word	0x08005757
 8005734:	0800575d 	.word	0x0800575d
 8005738:	08005763 	.word	0x08005763
 800573c:	08005769 	.word	0x08005769
 8005740:	0800576f 	.word	0x0800576f
        {
            case 0:
                dir = 6;
 8005744:	2306      	movs	r3, #6
 8005746:	71fb      	strb	r3, [r7, #7]
                break;
 8005748:	e014      	b.n	8005774 <lcd_scan_dir+0x98>

            case 1:
                dir = 7;
 800574a:	2307      	movs	r3, #7
 800574c:	71fb      	strb	r3, [r7, #7]
                break;
 800574e:	e011      	b.n	8005774 <lcd_scan_dir+0x98>

            case 2:
                dir = 4;
 8005750:	2304      	movs	r3, #4
 8005752:	71fb      	strb	r3, [r7, #7]
                break;
 8005754:	e00e      	b.n	8005774 <lcd_scan_dir+0x98>

            case 3:
                dir = 5;
 8005756:	2305      	movs	r3, #5
 8005758:	71fb      	strb	r3, [r7, #7]
                break;
 800575a:	e00b      	b.n	8005774 <lcd_scan_dir+0x98>

            case 4:
                dir = 1;
 800575c:	2301      	movs	r3, #1
 800575e:	71fb      	strb	r3, [r7, #7]
                break;
 8005760:	e008      	b.n	8005774 <lcd_scan_dir+0x98>

            case 5:
                dir = 0;
 8005762:	2300      	movs	r3, #0
 8005764:	71fb      	strb	r3, [r7, #7]
                break;
 8005766:	e005      	b.n	8005774 <lcd_scan_dir+0x98>

            case 6:
                dir = 3;
 8005768:	2303      	movs	r3, #3
 800576a:	71fb      	strb	r3, [r7, #7]
                break;
 800576c:	e002      	b.n	8005774 <lcd_scan_dir+0x98>

            case 7:
                dir = 2;
 800576e:	2302      	movs	r3, #2
 8005770:	71fb      	strb	r3, [r7, #7]
                break;
 8005772:	bf00      	nop
        }
    }


    /*   0x36/0x3600  bit 5,6,7  */
    switch (dir)
 8005774:	79fb      	ldrb	r3, [r7, #7]
 8005776:	2b07      	cmp	r3, #7
 8005778:	d835      	bhi.n	80057e6 <lcd_scan_dir+0x10a>
 800577a:	a201      	add	r2, pc, #4	; (adr r2, 8005780 <lcd_scan_dir+0xa4>)
 800577c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005780:	080057e7 	.word	0x080057e7
 8005784:	080057a1 	.word	0x080057a1
 8005788:	080057ab 	.word	0x080057ab
 800578c:	080057b5 	.word	0x080057b5
 8005790:	080057bf 	.word	0x080057bf
 8005794:	080057c9 	.word	0x080057c9
 8005798:	080057d3 	.word	0x080057d3
 800579c:	080057dd 	.word	0x080057dd
        case L2R_U2D:/* , */
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U:/* , */
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 80057a0:	89fb      	ldrh	r3, [r7, #14]
 80057a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057a6:	81fb      	strh	r3, [r7, #14]
            break;
 80057a8:	e01d      	b.n	80057e6 <lcd_scan_dir+0x10a>

        case R2L_U2D:/* , */
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 80057aa:	89fb      	ldrh	r3, [r7, #14]
 80057ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057b0:	81fb      	strh	r3, [r7, #14]
            break;
 80057b2:	e018      	b.n	80057e6 <lcd_scan_dir+0x10a>

        case R2L_D2U:/* , */
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 80057b4:	89fb      	ldrh	r3, [r7, #14]
 80057b6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80057ba:	81fb      	strh	r3, [r7, #14]
            break;
 80057bc:	e013      	b.n	80057e6 <lcd_scan_dir+0x10a>

        case U2D_L2R:/* , */
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 80057be:	89fb      	ldrh	r3, [r7, #14]
 80057c0:	f043 0320 	orr.w	r3, r3, #32
 80057c4:	81fb      	strh	r3, [r7, #14]
            break;
 80057c6:	e00e      	b.n	80057e6 <lcd_scan_dir+0x10a>

        case U2D_R2L:/* , */
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 80057c8:	89fb      	ldrh	r3, [r7, #14]
 80057ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80057ce:	81fb      	strh	r3, [r7, #14]
            break;
 80057d0:	e009      	b.n	80057e6 <lcd_scan_dir+0x10a>

        case D2U_L2R:/* , */
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 80057d2:	89fb      	ldrh	r3, [r7, #14]
 80057d4:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80057d8:	81fb      	strh	r3, [r7, #14]
            break;
 80057da:	e004      	b.n	80057e6 <lcd_scan_dir+0x10a>

        case D2U_R2L:/* , */
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 80057dc:	89fb      	ldrh	r3, [r7, #14]
 80057de:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80057e2:	81fb      	strh	r3, [r7, #14]
            break;
 80057e4:	bf00      	nop
    }

    dirreg = 0x36;  /* IC, 0x36 */
 80057e6:	2336      	movs	r3, #54	; 0x36
 80057e8:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0x5510)
 80057ea:	4b5a      	ldr	r3, [pc, #360]	; (8005954 <lcd_scan_dir+0x278>)
 80057ec:	889b      	ldrh	r3, [r3, #4]
 80057ee:	f245 5210 	movw	r2, #21776	; 0x5510
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d102      	bne.n	80057fc <lcd_scan_dir+0x120>
    {
        dirreg = 0x3600;    /* 5510, ic */
 80057f6:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80057fa:	81bb      	strh	r3, [r7, #12]
    }

     /* 9341 & 7789 BGR */
    if (lcddev.id == 0x9341 || lcddev.id == 0x7789)
 80057fc:	4b55      	ldr	r3, [pc, #340]	; (8005954 <lcd_scan_dir+0x278>)
 80057fe:	889b      	ldrh	r3, [r3, #4]
 8005800:	f249 3241 	movw	r2, #37697	; 0x9341
 8005804:	4293      	cmp	r3, r2
 8005806:	d005      	beq.n	8005814 <lcd_scan_dir+0x138>
 8005808:	4b52      	ldr	r3, [pc, #328]	; (8005954 <lcd_scan_dir+0x278>)
 800580a:	889b      	ldrh	r3, [r3, #4]
 800580c:	f247 7289 	movw	r2, #30601	; 0x7789
 8005810:	4293      	cmp	r3, r2
 8005812:	d103      	bne.n	800581c <lcd_scan_dir+0x140>
    {
        regval |= 0x08;
 8005814:	89fb      	ldrh	r3, [r7, #14]
 8005816:	f043 0308 	orr.w	r3, r3, #8
 800581a:	81fb      	strh	r3, [r7, #14]
    }

    lcd_write_reg(dirreg, regval);
 800581c:	89fa      	ldrh	r2, [r7, #14]
 800581e:	89bb      	ldrh	r3, [r7, #12]
 8005820:	4611      	mov	r1, r2
 8005822:	4618      	mov	r0, r3
 8005824:	f7ff fe4c 	bl	80054c0 <lcd_write_reg>

    if (lcddev.id != 0x1963)                    /* 1963 */
 8005828:	4b4a      	ldr	r3, [pc, #296]	; (8005954 <lcd_scan_dir+0x278>)
 800582a:	889b      	ldrh	r3, [r3, #4]
 800582c:	f641 1263 	movw	r2, #6499	; 0x1963
 8005830:	4293      	cmp	r3, r2
 8005832:	d025      	beq.n	8005880 <lcd_scan_dir+0x1a4>
    {
        if (regval & 0x20)
 8005834:	89fb      	ldrh	r3, [r7, #14]
 8005836:	f003 0320 	and.w	r3, r3, #32
 800583a:	2b00      	cmp	r3, #0
 800583c:	d010      	beq.n	8005860 <lcd_scan_dir+0x184>
        {
            if (lcddev.width < lcddev.height)   /* X,Y */
 800583e:	4b45      	ldr	r3, [pc, #276]	; (8005954 <lcd_scan_dir+0x278>)
 8005840:	881a      	ldrh	r2, [r3, #0]
 8005842:	4b44      	ldr	r3, [pc, #272]	; (8005954 <lcd_scan_dir+0x278>)
 8005844:	885b      	ldrh	r3, [r3, #2]
 8005846:	429a      	cmp	r2, r3
 8005848:	d21a      	bcs.n	8005880 <lcd_scan_dir+0x1a4>
            {
                temp = lcddev.width;
 800584a:	4b42      	ldr	r3, [pc, #264]	; (8005954 <lcd_scan_dir+0x278>)
 800584c:	881b      	ldrh	r3, [r3, #0]
 800584e:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8005850:	4b40      	ldr	r3, [pc, #256]	; (8005954 <lcd_scan_dir+0x278>)
 8005852:	885a      	ldrh	r2, [r3, #2]
 8005854:	4b3f      	ldr	r3, [pc, #252]	; (8005954 <lcd_scan_dir+0x278>)
 8005856:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 8005858:	4a3e      	ldr	r2, [pc, #248]	; (8005954 <lcd_scan_dir+0x278>)
 800585a:	897b      	ldrh	r3, [r7, #10]
 800585c:	8053      	strh	r3, [r2, #2]
 800585e:	e00f      	b.n	8005880 <lcd_scan_dir+0x1a4>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   /* X,Y */
 8005860:	4b3c      	ldr	r3, [pc, #240]	; (8005954 <lcd_scan_dir+0x278>)
 8005862:	881a      	ldrh	r2, [r3, #0]
 8005864:	4b3b      	ldr	r3, [pc, #236]	; (8005954 <lcd_scan_dir+0x278>)
 8005866:	885b      	ldrh	r3, [r3, #2]
 8005868:	429a      	cmp	r2, r3
 800586a:	d909      	bls.n	8005880 <lcd_scan_dir+0x1a4>
            {
                temp = lcddev.width;
 800586c:	4b39      	ldr	r3, [pc, #228]	; (8005954 <lcd_scan_dir+0x278>)
 800586e:	881b      	ldrh	r3, [r3, #0]
 8005870:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8005872:	4b38      	ldr	r3, [pc, #224]	; (8005954 <lcd_scan_dir+0x278>)
 8005874:	885a      	ldrh	r2, [r3, #2]
 8005876:	4b37      	ldr	r3, [pc, #220]	; (8005954 <lcd_scan_dir+0x278>)
 8005878:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 800587a:	4a36      	ldr	r2, [pc, #216]	; (8005954 <lcd_scan_dir+0x278>)
 800587c:	897b      	ldrh	r3, [r7, #10]
 800587e:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    /* () */
    if (lcddev.id == 0x5510)
 8005880:	4b34      	ldr	r3, [pc, #208]	; (8005954 <lcd_scan_dir+0x278>)
 8005882:	889b      	ldrh	r3, [r3, #4]
 8005884:	f245 5210 	movw	r2, #21776	; 0x5510
 8005888:	4293      	cmp	r3, r2
 800588a:	d165      	bne.n	8005958 <lcd_scan_dir+0x27c>
    {
        lcd_wr_regno(lcddev.setxcmd);
 800588c:	4b31      	ldr	r3, [pc, #196]	; (8005954 <lcd_scan_dir+0x278>)
 800588e:	895b      	ldrh	r3, [r3, #10]
 8005890:	4618      	mov	r0, r3
 8005892:	f7ff fe01 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(0);
 8005896:	2000      	movs	r0, #0
 8005898:	f7ff fdea 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 800589c:	4b2d      	ldr	r3, [pc, #180]	; (8005954 <lcd_scan_dir+0x278>)
 800589e:	895b      	ldrh	r3, [r3, #10]
 80058a0:	3301      	adds	r3, #1
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	4618      	mov	r0, r3
 80058a6:	f7ff fdf7 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(0);
 80058aa:	2000      	movs	r0, #0
 80058ac:	f7ff fde0 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 2);
 80058b0:	4b28      	ldr	r3, [pc, #160]	; (8005954 <lcd_scan_dir+0x278>)
 80058b2:	895b      	ldrh	r3, [r3, #10]
 80058b4:	3302      	adds	r3, #2
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	4618      	mov	r0, r3
 80058ba:	f7ff fded 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) >> 8);
 80058be:	4b25      	ldr	r3, [pc, #148]	; (8005954 <lcd_scan_dir+0x278>)
 80058c0:	881b      	ldrh	r3, [r3, #0]
 80058c2:	3b01      	subs	r3, #1
 80058c4:	121b      	asrs	r3, r3, #8
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7ff fdd1 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 3);
 80058ce:	4b21      	ldr	r3, [pc, #132]	; (8005954 <lcd_scan_dir+0x278>)
 80058d0:	895b      	ldrh	r3, [r3, #10]
 80058d2:	3303      	adds	r3, #3
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7ff fdde 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) & 0xFF);
 80058dc:	4b1d      	ldr	r3, [pc, #116]	; (8005954 <lcd_scan_dir+0x278>)
 80058de:	881b      	ldrh	r3, [r3, #0]
 80058e0:	3b01      	subs	r3, #1
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7ff fdc1 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80058ee:	4b19      	ldr	r3, [pc, #100]	; (8005954 <lcd_scan_dir+0x278>)
 80058f0:	899b      	ldrh	r3, [r3, #12]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7ff fdd0 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(0);
 80058f8:	2000      	movs	r0, #0
 80058fa:	f7ff fdb9 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 80058fe:	4b15      	ldr	r3, [pc, #84]	; (8005954 <lcd_scan_dir+0x278>)
 8005900:	899b      	ldrh	r3, [r3, #12]
 8005902:	3301      	adds	r3, #1
 8005904:	b29b      	uxth	r3, r3
 8005906:	4618      	mov	r0, r3
 8005908:	f7ff fdc6 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(0);
 800590c:	2000      	movs	r0, #0
 800590e:	f7ff fdaf 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 2);
 8005912:	4b10      	ldr	r3, [pc, #64]	; (8005954 <lcd_scan_dir+0x278>)
 8005914:	899b      	ldrh	r3, [r3, #12]
 8005916:	3302      	adds	r3, #2
 8005918:	b29b      	uxth	r3, r3
 800591a:	4618      	mov	r0, r3
 800591c:	f7ff fdbc 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005920:	4b0c      	ldr	r3, [pc, #48]	; (8005954 <lcd_scan_dir+0x278>)
 8005922:	885b      	ldrh	r3, [r3, #2]
 8005924:	3b01      	subs	r3, #1
 8005926:	121b      	asrs	r3, r3, #8
 8005928:	b29b      	uxth	r3, r3
 800592a:	4618      	mov	r0, r3
 800592c:	f7ff fda0 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 3);
 8005930:	4b08      	ldr	r3, [pc, #32]	; (8005954 <lcd_scan_dir+0x278>)
 8005932:	899b      	ldrh	r3, [r3, #12]
 8005934:	3303      	adds	r3, #3
 8005936:	b29b      	uxth	r3, r3
 8005938:	4618      	mov	r0, r3
 800593a:	f7ff fdad 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 800593e:	4b05      	ldr	r3, [pc, #20]	; (8005954 <lcd_scan_dir+0x278>)
 8005940:	885b      	ldrh	r3, [r3, #2]
 8005942:	3b01      	subs	r3, #1
 8005944:	b29b      	uxth	r3, r3
 8005946:	b2db      	uxtb	r3, r3
 8005948:	b29b      	uxth	r3, r3
 800594a:	4618      	mov	r0, r3
 800594c:	f7ff fd90 	bl	8005470 <lcd_wr_data>
        lcd_wr_data(0);
        lcd_wr_data(0);
        lcd_wr_data((lcddev.height - 1) >> 8);
        lcd_wr_data((lcddev.height - 1) & 0xFF);
    }
}
 8005950:	e03a      	b.n	80059c8 <lcd_scan_dir+0x2ec>
 8005952:	bf00      	nop
 8005954:	20001018 	.word	0x20001018
        lcd_wr_regno(lcddev.setxcmd);
 8005958:	4b1d      	ldr	r3, [pc, #116]	; (80059d0 <lcd_scan_dir+0x2f4>)
 800595a:	895b      	ldrh	r3, [r3, #10]
 800595c:	4618      	mov	r0, r3
 800595e:	f7ff fd9b 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(0);
 8005962:	2000      	movs	r0, #0
 8005964:	f7ff fd84 	bl	8005470 <lcd_wr_data>
        lcd_wr_data(0);
 8005968:	2000      	movs	r0, #0
 800596a:	f7ff fd81 	bl	8005470 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) >> 8);
 800596e:	4b18      	ldr	r3, [pc, #96]	; (80059d0 <lcd_scan_dir+0x2f4>)
 8005970:	881b      	ldrh	r3, [r3, #0]
 8005972:	3b01      	subs	r3, #1
 8005974:	121b      	asrs	r3, r3, #8
 8005976:	b29b      	uxth	r3, r3
 8005978:	4618      	mov	r0, r3
 800597a:	f7ff fd79 	bl	8005470 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) & 0xFF);
 800597e:	4b14      	ldr	r3, [pc, #80]	; (80059d0 <lcd_scan_dir+0x2f4>)
 8005980:	881b      	ldrh	r3, [r3, #0]
 8005982:	3b01      	subs	r3, #1
 8005984:	b29b      	uxth	r3, r3
 8005986:	b2db      	uxtb	r3, r3
 8005988:	b29b      	uxth	r3, r3
 800598a:	4618      	mov	r0, r3
 800598c:	f7ff fd70 	bl	8005470 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005990:	4b0f      	ldr	r3, [pc, #60]	; (80059d0 <lcd_scan_dir+0x2f4>)
 8005992:	899b      	ldrh	r3, [r3, #12]
 8005994:	4618      	mov	r0, r3
 8005996:	f7ff fd7f 	bl	8005498 <lcd_wr_regno>
        lcd_wr_data(0);
 800599a:	2000      	movs	r0, #0
 800599c:	f7ff fd68 	bl	8005470 <lcd_wr_data>
        lcd_wr_data(0);
 80059a0:	2000      	movs	r0, #0
 80059a2:	f7ff fd65 	bl	8005470 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 80059a6:	4b0a      	ldr	r3, [pc, #40]	; (80059d0 <lcd_scan_dir+0x2f4>)
 80059a8:	885b      	ldrh	r3, [r3, #2]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	121b      	asrs	r3, r3, #8
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	4618      	mov	r0, r3
 80059b2:	f7ff fd5d 	bl	8005470 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 80059b6:	4b06      	ldr	r3, [pc, #24]	; (80059d0 <lcd_scan_dir+0x2f4>)
 80059b8:	885b      	ldrh	r3, [r3, #2]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	b29b      	uxth	r3, r3
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7ff fd54 	bl	8005470 <lcd_wr_data>
}
 80059c8:	bf00      	nop
 80059ca:	3710      	adds	r7, #16
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	20001018 	.word	0x20001018

080059d4 <lcd_draw_point>:
 * @param       x,y: 
 * @param       color: (32,LTDC)
 * @retval      
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint32_t color)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	4603      	mov	r3, r0
 80059dc:	603a      	str	r2, [r7, #0]
 80059de:	80fb      	strh	r3, [r7, #6]
 80059e0:	460b      	mov	r3, r1
 80059e2:	80bb      	strh	r3, [r7, #4]
    lcd_set_cursor(x, y);       /*  */
 80059e4:	88ba      	ldrh	r2, [r7, #4]
 80059e6:	88fb      	ldrh	r3, [r7, #6]
 80059e8:	4611      	mov	r1, r2
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7ff fda0 	bl	8005530 <lcd_set_cursor>
    lcd_write_ram_prepare();    /* GRAM */
 80059f0:	f7ff fd8e 	bl	8005510 <lcd_write_ram_prepare>
    LCD->LCD_RAM = color;
 80059f4:	4b03      	ldr	r3, [pc, #12]	; (8005a04 <lcd_draw_point+0x30>)
 80059f6:	683a      	ldr	r2, [r7, #0]
 80059f8:	b292      	uxth	r2, r2
 80059fa:	805a      	strh	r2, [r3, #2]
}
 80059fc:	bf00      	nop
 80059fe:	3708      	adds	r7, #8
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	6c00007e 	.word	0x6c00007e

08005a08 <lcd_ssd_backlight_set>:
 * @brief       SSD1963
 * @param       pwm: ,0~100..
 * @retval      
 */
void lcd_ssd_backlight_set(uint8_t pwm)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	4603      	mov	r3, r0
 8005a10:	71fb      	strb	r3, [r7, #7]
    lcd_wr_regno(0xBE);         /* PWM */
 8005a12:	20be      	movs	r0, #190	; 0xbe
 8005a14:	f7ff fd40 	bl	8005498 <lcd_wr_regno>
    lcd_wr_data(0x05);          /* 1PWM */
 8005a18:	2005      	movs	r0, #5
 8005a1a:	f7ff fd29 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(pwm * 2.55);    /* 2PWM */
 8005a1e:	79fb      	ldrb	r3, [r7, #7]
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7fa fd7f 	bl	8000524 <__aeabi_i2d>
 8005a26:	a310      	add	r3, pc, #64	; (adr r3, 8005a68 <lcd_ssd_backlight_set+0x60>)
 8005a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2c:	f7fa fde4 	bl	80005f8 <__aeabi_dmul>
 8005a30:	4602      	mov	r2, r0
 8005a32:	460b      	mov	r3, r1
 8005a34:	4610      	mov	r0, r2
 8005a36:	4619      	mov	r1, r3
 8005a38:	f7fb f8b6 	bl	8000ba8 <__aeabi_d2uiz>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7ff fd15 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x01);          /* 3C */
 8005a46:	2001      	movs	r0, #1
 8005a48:	f7ff fd12 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0xFF);          /* 4D */
 8005a4c:	20ff      	movs	r0, #255	; 0xff
 8005a4e:	f7ff fd0f 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 5E */
 8005a52:	2000      	movs	r0, #0
 8005a54:	f7ff fd0c 	bl	8005470 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 6F */
 8005a58:	2000      	movs	r0, #0
 8005a5a:	f7ff fd09 	bl	8005470 <lcd_wr_data>
}
 8005a5e:	bf00      	nop
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	66666666 	.word	0x66666666
 8005a6c:	40046666 	.word	0x40046666

08005a70 <lcd_display_dir>:
 * @brief       LCD
 * @param       dir:0,; 1,
 * @retval      
 */
void lcd_display_dir(uint8_t dir)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	4603      	mov	r3, r0
 8005a78:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;   /* / */
 8005a7a:	4a58      	ldr	r2, [pc, #352]	; (8005bdc <lcd_display_dir+0x16c>)
 8005a7c:	79fb      	ldrb	r3, [r7, #7]
 8005a7e:	7193      	strb	r3, [r2, #6]

    if (dir == 0)       /*  */
 8005a80:	79fb      	ldrb	r3, [r7, #7]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d151      	bne.n	8005b2a <lcd_display_dir+0xba>
    {
        lcddev.width = 240;
 8005a86:	4b55      	ldr	r3, [pc, #340]	; (8005bdc <lcd_display_dir+0x16c>)
 8005a88:	22f0      	movs	r2, #240	; 0xf0
 8005a8a:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 8005a8c:	4b53      	ldr	r3, [pc, #332]	; (8005bdc <lcd_display_dir+0x16c>)
 8005a8e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005a92:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8005a94:	4b51      	ldr	r3, [pc, #324]	; (8005bdc <lcd_display_dir+0x16c>)
 8005a96:	889b      	ldrh	r3, [r3, #4]
 8005a98:	f245 5210 	movw	r2, #21776	; 0x5510
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d114      	bne.n	8005aca <lcd_display_dir+0x5a>
        {
            lcddev.wramcmd = 0x2C00;
 8005aa0:	4b4e      	ldr	r3, [pc, #312]	; (8005bdc <lcd_display_dir+0x16c>)
 8005aa2:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8005aa6:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A00;
 8005aa8:	4b4c      	ldr	r3, [pc, #304]	; (8005bdc <lcd_display_dir+0x16c>)
 8005aaa:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8005aae:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B00;
 8005ab0:	4b4a      	ldr	r3, [pc, #296]	; (8005bdc <lcd_display_dir+0x16c>)
 8005ab2:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8005ab6:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 8005ab8:	4b48      	ldr	r3, [pc, #288]	; (8005bdc <lcd_display_dir+0x16c>)
 8005aba:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005abe:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8005ac0:	4b46      	ldr	r3, [pc, #280]	; (8005bdc <lcd_display_dir+0x16c>)
 8005ac2:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005ac6:	805a      	strh	r2, [r3, #2]
 8005ac8:	e020      	b.n	8005b0c <lcd_display_dir+0x9c>
        }
        else if (lcddev.id == 0x1963)
 8005aca:	4b44      	ldr	r3, [pc, #272]	; (8005bdc <lcd_display_dir+0x16c>)
 8005acc:	889b      	ldrh	r3, [r3, #4]
 8005ace:	f641 1263 	movw	r2, #6499	; 0x1963
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d111      	bne.n	8005afa <lcd_display_dir+0x8a>
        {
            lcddev.wramcmd = 0x2C;  /* GRAM */
 8005ad6:	4b41      	ldr	r3, [pc, #260]	; (8005bdc <lcd_display_dir+0x16c>)
 8005ad8:	222c      	movs	r2, #44	; 0x2c
 8005ada:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2B;  /* X */
 8005adc:	4b3f      	ldr	r3, [pc, #252]	; (8005bdc <lcd_display_dir+0x16c>)
 8005ade:	222b      	movs	r2, #43	; 0x2b
 8005ae0:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2A;  /* Y */
 8005ae2:	4b3e      	ldr	r3, [pc, #248]	; (8005bdc <lcd_display_dir+0x16c>)
 8005ae4:	222a      	movs	r2, #42	; 0x2a
 8005ae6:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     /* 480 */
 8005ae8:	4b3c      	ldr	r3, [pc, #240]	; (8005bdc <lcd_display_dir+0x16c>)
 8005aea:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005aee:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    /* 800 */
 8005af0:	4b3a      	ldr	r3, [pc, #232]	; (8005bdc <lcd_display_dir+0x16c>)
 8005af2:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005af6:	805a      	strh	r2, [r3, #2]
 8005af8:	e008      	b.n	8005b0c <lcd_display_dir+0x9c>
        }
        else   /* IC, : 9341 / 5310 / 7789IC */
        {
            lcddev.wramcmd = 0x2C;
 8005afa:	4b38      	ldr	r3, [pc, #224]	; (8005bdc <lcd_display_dir+0x16c>)
 8005afc:	222c      	movs	r2, #44	; 0x2c
 8005afe:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;
 8005b00:	4b36      	ldr	r3, [pc, #216]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b02:	222a      	movs	r2, #42	; 0x2a
 8005b04:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;
 8005b06:	4b35      	ldr	r3, [pc, #212]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b08:	222b      	movs	r2, #43	; 0x2b
 8005b0a:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0x5310)    /* 5310  320*480 */
 8005b0c:	4b33      	ldr	r3, [pc, #204]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b0e:	889b      	ldrh	r3, [r3, #4]
 8005b10:	f245 3210 	movw	r2, #21264	; 0x5310
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d159      	bne.n	8005bcc <lcd_display_dir+0x15c>
        {
            lcddev.width = 320;
 8005b18:	4b30      	ldr	r3, [pc, #192]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b1a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005b1e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005b20:	4b2e      	ldr	r3, [pc, #184]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b22:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005b26:	805a      	strh	r2, [r3, #2]
 8005b28:	e050      	b.n	8005bcc <lcd_display_dir+0x15c>
        }         
    }/*dir = 0*/
    else        /*  */
    {
        lcddev.width = 320;         /*  */
 8005b2a:	4b2c      	ldr	r3, [pc, #176]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b2c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005b30:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;        /*  */
 8005b32:	4b2a      	ldr	r3, [pc, #168]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b34:	22f0      	movs	r2, #240	; 0xf0
 8005b36:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8005b38:	4b28      	ldr	r3, [pc, #160]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b3a:	889b      	ldrh	r3, [r3, #4]
 8005b3c:	f245 5210 	movw	r2, #21776	; 0x5510
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d114      	bne.n	8005b6e <lcd_display_dir+0xfe>
        {
            lcddev.wramcmd = 0x2C00;
 8005b44:	4b25      	ldr	r3, [pc, #148]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b46:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8005b4a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A00;
 8005b4c:	4b23      	ldr	r3, [pc, #140]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b4e:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8005b52:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B00;
 8005b54:	4b21      	ldr	r3, [pc, #132]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b56:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8005b5a:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 8005b5c:	4b1f      	ldr	r3, [pc, #124]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b5e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005b62:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005b64:	4b1d      	ldr	r3, [pc, #116]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b66:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005b6a:	805a      	strh	r2, [r3, #2]
 8005b6c:	e020      	b.n	8005bb0 <lcd_display_dir+0x140>
        }
        else if (lcddev.id == 0x1963)
 8005b6e:	4b1b      	ldr	r3, [pc, #108]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b70:	889b      	ldrh	r3, [r3, #4]
 8005b72:	f641 1263 	movw	r2, #6499	; 0x1963
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d111      	bne.n	8005b9e <lcd_display_dir+0x12e>
        {
            lcddev.wramcmd = 0x2C;  /* GRAM */
 8005b7a:	4b18      	ldr	r3, [pc, #96]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b7c:	222c      	movs	r2, #44	; 0x2c
 8005b7e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;  /* X */
 8005b80:	4b16      	ldr	r3, [pc, #88]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b82:	222a      	movs	r2, #42	; 0x2a
 8005b84:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;  /* Y */
 8005b86:	4b15      	ldr	r3, [pc, #84]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b88:	222b      	movs	r2, #43	; 0x2b
 8005b8a:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     /* 800 */
 8005b8c:	4b13      	ldr	r3, [pc, #76]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b8e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005b92:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    /* 480 */
 8005b94:	4b11      	ldr	r3, [pc, #68]	; (8005bdc <lcd_display_dir+0x16c>)
 8005b96:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005b9a:	805a      	strh	r2, [r3, #2]
 8005b9c:	e008      	b.n	8005bb0 <lcd_display_dir+0x140>
        }
        else   /* IC, :9341/5310/7789IC */
        {
            lcddev.wramcmd = 0x2C;
 8005b9e:	4b0f      	ldr	r3, [pc, #60]	; (8005bdc <lcd_display_dir+0x16c>)
 8005ba0:	222c      	movs	r2, #44	; 0x2c
 8005ba2:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;
 8005ba4:	4b0d      	ldr	r3, [pc, #52]	; (8005bdc <lcd_display_dir+0x16c>)
 8005ba6:	222a      	movs	r2, #42	; 0x2a
 8005ba8:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;
 8005baa:	4b0c      	ldr	r3, [pc, #48]	; (8005bdc <lcd_display_dir+0x16c>)
 8005bac:	222b      	movs	r2, #43	; 0x2b
 8005bae:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0x5310)
 8005bb0:	4b0a      	ldr	r3, [pc, #40]	; (8005bdc <lcd_display_dir+0x16c>)
 8005bb2:	889b      	ldrh	r3, [r3, #4]
 8005bb4:	f245 3210 	movw	r2, #21264	; 0x5310
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d107      	bne.n	8005bcc <lcd_display_dir+0x15c>
        {
            lcddev.width = 480;
 8005bbc:	4b07      	ldr	r3, [pc, #28]	; (8005bdc <lcd_display_dir+0x16c>)
 8005bbe:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005bc2:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 8005bc4:	4b05      	ldr	r3, [pc, #20]	; (8005bdc <lcd_display_dir+0x16c>)
 8005bc6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005bca:	805a      	strh	r2, [r3, #2]
        }
    }

    lcd_scan_dir(DFT_SCAN_DIR);     /*  */
 8005bcc:	2000      	movs	r0, #0
 8005bce:	f7ff fd85 	bl	80056dc <lcd_scan_dir>
}
 8005bd2:	bf00      	nop
 8005bd4:	3708      	adds	r7, #8
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	20001018 	.word	0x20001018

08005be0 <lcd_init>:
 *
 * @param       
 * @retval      
 */
void lcd_init(void)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b088      	sub	sp, #32
 8005be4:	af00      	add	r7, sp, #0
    FSMC_NORSRAM_TimingTypeDef fsmc_write_handle;


    /* 9341 ID */
    lcd_wr_regno(0xD3);
 8005be6:	20d3      	movs	r0, #211	; 0xd3
 8005be8:	f7ff fc56 	bl	8005498 <lcd_wr_regno>
    lcddev.id = lcd_rd_data();  /* dummy read */
 8005bec:	f7ff fc7e 	bl	80054ec <lcd_rd_data>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	4b89      	ldr	r3, [pc, #548]	; (8005e1c <lcd_init+0x23c>)
 8005bf6:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0x00 */
 8005bf8:	f7ff fc78 	bl	80054ec <lcd_rd_data>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	461a      	mov	r2, r3
 8005c00:	4b86      	ldr	r3, [pc, #536]	; (8005e1c <lcd_init+0x23c>)
 8005c02:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 93 */
 8005c04:	f7ff fc72 	bl	80054ec <lcd_rd_data>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	4b83      	ldr	r3, [pc, #524]	; (8005e1c <lcd_init+0x23c>)
 8005c0e:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 8005c10:	4b82      	ldr	r3, [pc, #520]	; (8005e1c <lcd_init+0x23c>)
 8005c12:	889b      	ldrh	r3, [r3, #4]
 8005c14:	021b      	lsls	r3, r3, #8
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	4b80      	ldr	r3, [pc, #512]	; (8005e1c <lcd_init+0x23c>)
 8005c1a:	809a      	strh	r2, [r3, #4]
    lcddev.id |= lcd_rd_data(); /* 41 */
 8005c1c:	f7ff fc66 	bl	80054ec <lcd_rd_data>
 8005c20:	4603      	mov	r3, r0
 8005c22:	461a      	mov	r2, r3
 8005c24:	4b7d      	ldr	r3, [pc, #500]	; (8005e1c <lcd_init+0x23c>)
 8005c26:	889b      	ldrh	r3, [r3, #4]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	b29a      	uxth	r2, r3
 8005c2c:	4b7b      	ldr	r3, [pc, #492]	; (8005e1c <lcd_init+0x23c>)
 8005c2e:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0x9341)    /*  9341 ,  ST7789 */
 8005c30:	4b7a      	ldr	r3, [pc, #488]	; (8005e1c <lcd_init+0x23c>)
 8005c32:	889b      	ldrh	r3, [r3, #4]
 8005c34:	f249 3241 	movw	r2, #37697	; 0x9341
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	f000 80ca 	beq.w	8005dd2 <lcd_init+0x1f2>
    {
        lcd_wr_regno(0x04);
 8005c3e:	2004      	movs	r0, #4
 8005c40:	f7ff fc2a 	bl	8005498 <lcd_wr_regno>
        lcddev.id = lcd_rd_data();      /* dummy read */
 8005c44:	f7ff fc52 	bl	80054ec <lcd_rd_data>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	4b73      	ldr	r3, [pc, #460]	; (8005e1c <lcd_init+0x23c>)
 8005c4e:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0x85 */
 8005c50:	f7ff fc4c 	bl	80054ec <lcd_rd_data>
 8005c54:	4603      	mov	r3, r0
 8005c56:	461a      	mov	r2, r3
 8005c58:	4b70      	ldr	r3, [pc, #448]	; (8005e1c <lcd_init+0x23c>)
 8005c5a:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0x85 */
 8005c5c:	f7ff fc46 	bl	80054ec <lcd_rd_data>
 8005c60:	4603      	mov	r3, r0
 8005c62:	461a      	mov	r2, r3
 8005c64:	4b6d      	ldr	r3, [pc, #436]	; (8005e1c <lcd_init+0x23c>)
 8005c66:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 8005c68:	4b6c      	ldr	r3, [pc, #432]	; (8005e1c <lcd_init+0x23c>)
 8005c6a:	889b      	ldrh	r3, [r3, #4]
 8005c6c:	021b      	lsls	r3, r3, #8
 8005c6e:	b29a      	uxth	r2, r3
 8005c70:	4b6a      	ldr	r3, [pc, #424]	; (8005e1c <lcd_init+0x23c>)
 8005c72:	809a      	strh	r2, [r3, #4]
        lcddev.id |= lcd_rd_data();     /* 0x52 */
 8005c74:	f7ff fc3a 	bl	80054ec <lcd_rd_data>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	4b67      	ldr	r3, [pc, #412]	; (8005e1c <lcd_init+0x23c>)
 8005c7e:	889b      	ldrh	r3, [r3, #4]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	b29a      	uxth	r2, r3
 8005c84:	4b65      	ldr	r3, [pc, #404]	; (8005e1c <lcd_init+0x23c>)
 8005c86:	809a      	strh	r2, [r3, #4]
        
        if (lcddev.id == 0x8552)        /* 8552ID7789 */
 8005c88:	4b64      	ldr	r3, [pc, #400]	; (8005e1c <lcd_init+0x23c>)
 8005c8a:	889b      	ldrh	r3, [r3, #4]
 8005c8c:	f248 5252 	movw	r2, #34130	; 0x8552
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d103      	bne.n	8005c9c <lcd_init+0xbc>
        {
            lcddev.id = 0x7789;
 8005c94:	4b61      	ldr	r3, [pc, #388]	; (8005e1c <lcd_init+0x23c>)
 8005c96:	f247 7289 	movw	r2, #30601	; 0x7789
 8005c9a:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        /* ST7789,  NT35310 */
 8005c9c:	4b5f      	ldr	r3, [pc, #380]	; (8005e1c <lcd_init+0x23c>)
 8005c9e:	889b      	ldrh	r3, [r3, #4]
 8005ca0:	f247 7289 	movw	r2, #30601	; 0x7789
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	f000 8094 	beq.w	8005dd2 <lcd_init+0x1f2>
        {
            lcd_wr_regno(0xD4);
 8005caa:	20d4      	movs	r0, #212	; 0xd4
 8005cac:	f7ff fbf4 	bl	8005498 <lcd_wr_regno>
            lcddev.id = lcd_rd_data();  /* dummy read */
 8005cb0:	f7ff fc1c 	bl	80054ec <lcd_rd_data>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	4b58      	ldr	r3, [pc, #352]	; (8005e1c <lcd_init+0x23c>)
 8005cba:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x01 */
 8005cbc:	f7ff fc16 	bl	80054ec <lcd_rd_data>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	4b55      	ldr	r3, [pc, #340]	; (8005e1c <lcd_init+0x23c>)
 8005cc6:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x53 */
 8005cc8:	f7ff fc10 	bl	80054ec <lcd_rd_data>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	461a      	mov	r2, r3
 8005cd0:	4b52      	ldr	r3, [pc, #328]	; (8005e1c <lcd_init+0x23c>)
 8005cd2:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 8005cd4:	4b51      	ldr	r3, [pc, #324]	; (8005e1c <lcd_init+0x23c>)
 8005cd6:	889b      	ldrh	r3, [r3, #4]
 8005cd8:	021b      	lsls	r3, r3, #8
 8005cda:	b29a      	uxth	r2, r3
 8005cdc:	4b4f      	ldr	r3, [pc, #316]	; (8005e1c <lcd_init+0x23c>)
 8005cde:	809a      	strh	r2, [r3, #4]
            lcddev.id |= lcd_rd_data(); /* 0x10 */
 8005ce0:	f7ff fc04 	bl	80054ec <lcd_rd_data>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	4b4c      	ldr	r3, [pc, #304]	; (8005e1c <lcd_init+0x23c>)
 8005cea:	889b      	ldrh	r3, [r3, #4]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	b29a      	uxth	r2, r3
 8005cf0:	4b4a      	ldr	r3, [pc, #296]	; (8005e1c <lcd_init+0x23c>)
 8005cf2:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0x5310)    /* NT35310,NT35510 */
 8005cf4:	4b49      	ldr	r3, [pc, #292]	; (8005e1c <lcd_init+0x23c>)
 8005cf6:	889b      	ldrh	r3, [r3, #4]
 8005cf8:	f245 3210 	movw	r2, #21264	; 0x5310
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d068      	beq.n	8005dd2 <lcd_init+0x1f2>
            {
                /*  */
                lcd_write_reg(0xF000, 0x0055);
 8005d00:	2155      	movs	r1, #85	; 0x55
 8005d02:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8005d06:	f7ff fbdb 	bl	80054c0 <lcd_write_reg>
                lcd_write_reg(0xF001, 0x00AA);
 8005d0a:	21aa      	movs	r1, #170	; 0xaa
 8005d0c:	f24f 0001 	movw	r0, #61441	; 0xf001
 8005d10:	f7ff fbd6 	bl	80054c0 <lcd_write_reg>
                lcd_write_reg(0xF002, 0x0052);
 8005d14:	2152      	movs	r1, #82	; 0x52
 8005d16:	f24f 0002 	movw	r0, #61442	; 0xf002
 8005d1a:	f7ff fbd1 	bl	80054c0 <lcd_write_reg>
                lcd_write_reg(0xF003, 0x0008);
 8005d1e:	2108      	movs	r1, #8
 8005d20:	f24f 0003 	movw	r0, #61443	; 0xf003
 8005d24:	f7ff fbcc 	bl	80054c0 <lcd_write_reg>
                lcd_write_reg(0xF004, 0x0001);
 8005d28:	2101      	movs	r1, #1
 8005d2a:	f24f 0004 	movw	r0, #61444	; 0xf004
 8005d2e:	f7ff fbc7 	bl	80054c0 <lcd_write_reg>
                
                lcd_wr_regno(0xC500);       /* ID */
 8005d32:	f44f 4045 	mov.w	r0, #50432	; 0xc500
 8005d36:	f7ff fbaf 	bl	8005498 <lcd_wr_regno>
                lcddev.id = lcd_rd_data();  /* 0x80 */
 8005d3a:	f7ff fbd7 	bl	80054ec <lcd_rd_data>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	461a      	mov	r2, r3
 8005d42:	4b36      	ldr	r3, [pc, #216]	; (8005e1c <lcd_init+0x23c>)
 8005d44:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 8005d46:	4b35      	ldr	r3, [pc, #212]	; (8005e1c <lcd_init+0x23c>)
 8005d48:	889b      	ldrh	r3, [r3, #4]
 8005d4a:	021b      	lsls	r3, r3, #8
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	4b33      	ldr	r3, [pc, #204]	; (8005e1c <lcd_init+0x23c>)
 8005d50:	809a      	strh	r2, [r3, #4]

                lcd_wr_regno(0xC501);       /* ID */
 8005d52:	f24c 5001 	movw	r0, #50433	; 0xc501
 8005d56:	f7ff fb9f 	bl	8005498 <lcd_wr_regno>
                lcddev.id |= lcd_rd_data(); /* 0x00 */
 8005d5a:	f7ff fbc7 	bl	80054ec <lcd_rd_data>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	461a      	mov	r2, r3
 8005d62:	4b2e      	ldr	r3, [pc, #184]	; (8005e1c <lcd_init+0x23c>)
 8005d64:	889b      	ldrh	r3, [r3, #4]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	b29a      	uxth	r2, r3
 8005d6a:	4b2c      	ldr	r3, [pc, #176]	; (8005e1c <lcd_init+0x23c>)
 8005d6c:	809a      	strh	r2, [r3, #4]
                HAL_Delay(5);                /* 5ms, 0XC5011963, 5ms1963 */
 8005d6e:	2005      	movs	r0, #5
 8005d70:	f000 fc00 	bl	8006574 <HAL_Delay>

                if (lcddev.id != 0x5510)        /* NT5510,SSD1963 */
 8005d74:	4b29      	ldr	r3, [pc, #164]	; (8005e1c <lcd_init+0x23c>)
 8005d76:	889b      	ldrh	r3, [r3, #4]
 8005d78:	f245 5210 	movw	r2, #21776	; 0x5510
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d028      	beq.n	8005dd2 <lcd_init+0x1f2>
                {
                    lcd_wr_regno(0xA1);
 8005d80:	20a1      	movs	r0, #161	; 0xa1
 8005d82:	f7ff fb89 	bl	8005498 <lcd_wr_regno>
                    lcddev.id = lcd_rd_data();
 8005d86:	f7ff fbb1 	bl	80054ec <lcd_rd_data>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	4b23      	ldr	r3, [pc, #140]	; (8005e1c <lcd_init+0x23c>)
 8005d90:	809a      	strh	r2, [r3, #4]
                    lcddev.id = lcd_rd_data();  /* 0x57 */
 8005d92:	f7ff fbab 	bl	80054ec <lcd_rd_data>
 8005d96:	4603      	mov	r3, r0
 8005d98:	461a      	mov	r2, r3
 8005d9a:	4b20      	ldr	r3, [pc, #128]	; (8005e1c <lcd_init+0x23c>)
 8005d9c:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 8005d9e:	4b1f      	ldr	r3, [pc, #124]	; (8005e1c <lcd_init+0x23c>)
 8005da0:	889b      	ldrh	r3, [r3, #4]
 8005da2:	021b      	lsls	r3, r3, #8
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	4b1d      	ldr	r3, [pc, #116]	; (8005e1c <lcd_init+0x23c>)
 8005da8:	809a      	strh	r2, [r3, #4]
                    lcddev.id |= lcd_rd_data(); /* 0x61 */
 8005daa:	f7ff fb9f 	bl	80054ec <lcd_rd_data>
 8005dae:	4603      	mov	r3, r0
 8005db0:	461a      	mov	r2, r3
 8005db2:	4b1a      	ldr	r3, [pc, #104]	; (8005e1c <lcd_init+0x23c>)
 8005db4:	889b      	ldrh	r3, [r3, #4]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	b29a      	uxth	r2, r3
 8005dba:	4b18      	ldr	r3, [pc, #96]	; (8005e1c <lcd_init+0x23c>)
 8005dbc:	809a      	strh	r2, [r3, #4]

                    if (lcddev.id == 0x5761)lcddev.id = 0x1963; /* SSD1963ID5761H,,1963 */
 8005dbe:	4b17      	ldr	r3, [pc, #92]	; (8005e1c <lcd_init+0x23c>)
 8005dc0:	889b      	ldrh	r3, [r3, #4]
 8005dc2:	f245 7261 	movw	r2, #22369	; 0x5761
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d103      	bne.n	8005dd2 <lcd_init+0x1f2>
 8005dca:	4b14      	ldr	r3, [pc, #80]	; (8005e1c <lcd_init+0x23c>)
 8005dcc:	f641 1263 	movw	r2, #6499	; 0x1963
 8005dd0:	809a      	strh	r2, [r3, #4]
     * (f_putc), , 1, 
     *  printf  !!!!!!!
     */
    //printf("LCD ID:%x\r\n", lcddev.id); /* LCD ID */

    if (lcddev.id == 0x7789)
 8005dd2:	4b12      	ldr	r3, [pc, #72]	; (8005e1c <lcd_init+0x23c>)
 8005dd4:	889b      	ldrh	r3, [r3, #4]
 8005dd6:	f247 7289 	movw	r2, #30601	; 0x7789
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d102      	bne.n	8005de4 <lcd_init+0x204>
    {
        lcd_ex_st7789_reginit();        /* ST7789 */
 8005dde:	f7fd f9a4 	bl	800312a <lcd_ex_st7789_reginit>
 8005de2:	e028      	b.n	8005e36 <lcd_init+0x256>
    }
    else if (lcddev.id == 0x9341)
 8005de4:	4b0d      	ldr	r3, [pc, #52]	; (8005e1c <lcd_init+0x23c>)
 8005de6:	889b      	ldrh	r3, [r3, #4]
 8005de8:	f249 3241 	movw	r2, #37697	; 0x9341
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d102      	bne.n	8005df6 <lcd_init+0x216>
    {
        lcd_ex_ili9341_reginit();       /* ILI9341 */
 8005df0:	f7fd fa71 	bl	80032d6 <lcd_ex_ili9341_reginit>
 8005df4:	e01f      	b.n	8005e36 <lcd_init+0x256>
    }
    else if (lcddev.id == 0x5310)
 8005df6:	4b09      	ldr	r3, [pc, #36]	; (8005e1c <lcd_init+0x23c>)
 8005df8:	889b      	ldrh	r3, [r3, #4]
 8005dfa:	f245 3210 	movw	r2, #21264	; 0x5310
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d102      	bne.n	8005e08 <lcd_init+0x228>
    {
        lcd_ex_nt35310_reginit();       /* NT35310 */
 8005e02:	f7fd fb80 	bl	8003506 <lcd_ex_nt35310_reginit>
 8005e06:	e016      	b.n	8005e36 <lcd_init+0x256>
    }
    else if (lcddev.id == 0x5510)
 8005e08:	4b04      	ldr	r3, [pc, #16]	; (8005e1c <lcd_init+0x23c>)
 8005e0a:	889b      	ldrh	r3, [r3, #4]
 8005e0c:	f245 5210 	movw	r2, #21776	; 0x5510
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d105      	bne.n	8005e20 <lcd_init+0x240>
    {
        lcd_ex_nt35510_reginit();       /* NT35510 */
 8005e14:	f7fe faf2 	bl	80043fc <lcd_ex_nt35510_reginit>
 8005e18:	e00d      	b.n	8005e36 <lcd_init+0x256>
 8005e1a:	bf00      	nop
 8005e1c:	20001018 	.word	0x20001018
    }
    else if (lcddev.id == 0x1963)
 8005e20:	4b29      	ldr	r3, [pc, #164]	; (8005ec8 <lcd_init+0x2e8>)
 8005e22:	889b      	ldrh	r3, [r3, #4]
 8005e24:	f641 1263 	movw	r2, #6499	; 0x1963
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d104      	bne.n	8005e36 <lcd_init+0x256>
    {
        lcd_ex_ssd1963_reginit();       /* SSD1963 */
 8005e2c:	f7ff fa66 	bl	80052fc <lcd_ex_ssd1963_reginit>
        lcd_ssd_backlight_set(100);     /*  */
 8005e30:	2064      	movs	r0, #100	; 0x64
 8005e32:	f7ff fde9 	bl	8005a08 <lcd_ssd_backlight_set>
    }

    /* , */
    if (lcddev.id == 0x9341 || lcddev.id == 0x1963 || lcddev.id == 0x7789)  /* IC, WR */
 8005e36:	4b24      	ldr	r3, [pc, #144]	; (8005ec8 <lcd_init+0x2e8>)
 8005e38:	889b      	ldrh	r3, [r3, #4]
 8005e3a:	f249 3241 	movw	r2, #37697	; 0x9341
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d00b      	beq.n	8005e5a <lcd_init+0x27a>
 8005e42:	4b21      	ldr	r3, [pc, #132]	; (8005ec8 <lcd_init+0x2e8>)
 8005e44:	889b      	ldrh	r3, [r3, #4]
 8005e46:	f641 1263 	movw	r2, #6499	; 0x1963
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d005      	beq.n	8005e5a <lcd_init+0x27a>
 8005e4e:	4b1e      	ldr	r3, [pc, #120]	; (8005ec8 <lcd_init+0x2e8>)
 8005e50:	889b      	ldrh	r3, [r3, #4]
 8005e52:	f247 7289 	movw	r2, #30601	; 0x7789
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d10c      	bne.n	8005e74 <lcd_init+0x294>
    {
        /*  */
        fsmc_write_handle.AddressSetupTime = 3;
 8005e5a:	2303      	movs	r3, #3
 8005e5c:	607b      	str	r3, [r7, #4]
        fsmc_write_handle.DataSetupTime = 3;         
 8005e5e:	2303      	movs	r3, #3
 8005e60:	60fb      	str	r3, [r7, #12]
        FSMC_NORSRAM_Extended_Timing_Init(g_sram_handle.Extended, &fsmc_write_handle, g_sram_handle.Init.NSBank, g_sram_handle.Init.ExtendedMode);
 8005e62:	4b1a      	ldr	r3, [pc, #104]	; (8005ecc <lcd_init+0x2ec>)
 8005e64:	6858      	ldr	r0, [r3, #4]
 8005e66:	4b19      	ldr	r3, [pc, #100]	; (8005ecc <lcd_init+0x2ec>)
 8005e68:	689a      	ldr	r2, [r3, #8]
 8005e6a:	4b18      	ldr	r3, [pc, #96]	; (8005ecc <lcd_init+0x2ec>)
 8005e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e6e:	1d39      	adds	r1, r7, #4
 8005e70:	f004 fcaa 	bl	800a7c8 <FSMC_NORSRAM_Extended_Timing_Init>
    }

    if (lcddev.id == 0x5310 || lcddev.id == 0x5510)  /* IC, WR */
 8005e74:	4b14      	ldr	r3, [pc, #80]	; (8005ec8 <lcd_init+0x2e8>)
 8005e76:	889b      	ldrh	r3, [r3, #4]
 8005e78:	f245 3210 	movw	r2, #21264	; 0x5310
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d005      	beq.n	8005e8c <lcd_init+0x2ac>
 8005e80:	4b11      	ldr	r3, [pc, #68]	; (8005ec8 <lcd_init+0x2e8>)
 8005e82:	889b      	ldrh	r3, [r3, #4]
 8005e84:	f245 5210 	movw	r2, #21776	; 0x5510
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d10c      	bne.n	8005ea6 <lcd_init+0x2c6>
    {
        /*  */
        fsmc_write_handle.AddressSetupTime = 2;
 8005e8c:	2302      	movs	r3, #2
 8005e8e:	607b      	str	r3, [r7, #4]
        fsmc_write_handle.DataSetupTime = 2;
 8005e90:	2302      	movs	r3, #2
 8005e92:	60fb      	str	r3, [r7, #12]
        FSMC_NORSRAM_Extended_Timing_Init(g_sram_handle.Extended, &fsmc_write_handle, g_sram_handle.Init.NSBank, g_sram_handle.Init.ExtendedMode);
 8005e94:	4b0d      	ldr	r3, [pc, #52]	; (8005ecc <lcd_init+0x2ec>)
 8005e96:	6858      	ldr	r0, [r3, #4]
 8005e98:	4b0c      	ldr	r3, [pc, #48]	; (8005ecc <lcd_init+0x2ec>)
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	4b0b      	ldr	r3, [pc, #44]	; (8005ecc <lcd_init+0x2ec>)
 8005e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea0:	1d39      	adds	r1, r7, #4
 8005ea2:	f004 fc91 	bl	800a7c8 <FSMC_NORSRAM_Extended_Timing_Init>
    }

    lcd_display_dir(0); /*  */
 8005ea6:	2000      	movs	r0, #0
 8005ea8:	f7ff fde2 	bl	8005a70 <lcd_display_dir>
    LCD_BL(1);          /*  */
 8005eac:	2201      	movs	r2, #1
 8005eae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005eb2:	4807      	ldr	r0, [pc, #28]	; (8005ed0 <lcd_init+0x2f0>)
 8005eb4:	f000 fe48 	bl	8006b48 <HAL_GPIO_WritePin>
    lcd_clear(WHITE);
 8005eb8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005ebc:	f000 f80a 	bl	8005ed4 <lcd_clear>
}
 8005ec0:	bf00      	nop
 8005ec2:	3720      	adds	r7, #32
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	20001018 	.word	0x20001018
 8005ecc:	20000fc8 	.word	0x20000fc8
 8005ed0:	40020400 	.word	0x40020400

08005ed4 <lcd_clear>:
 * @brief       
 * @param       color: 
 * @retval      
 */
void lcd_clear(uint16_t color)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	4603      	mov	r3, r0
 8005edc:	80fb      	strh	r3, [r7, #6]
    uint32_t index = 0;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	60fb      	str	r3, [r7, #12]
    uint32_t totalpoint = lcddev.width;
 8005ee2:	4b11      	ldr	r3, [pc, #68]	; (8005f28 <lcd_clear+0x54>)
 8005ee4:	881b      	ldrh	r3, [r3, #0]
 8005ee6:	60bb      	str	r3, [r7, #8]

    totalpoint *= lcddev.height;    /*  */
 8005ee8:	4b0f      	ldr	r3, [pc, #60]	; (8005f28 <lcd_clear+0x54>)
 8005eea:	885b      	ldrh	r3, [r3, #2]
 8005eec:	461a      	mov	r2, r3
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	fb02 f303 	mul.w	r3, r2, r3
 8005ef4:	60bb      	str	r3, [r7, #8]
    lcd_set_cursor(0x00, 0x0000);   /*  */
 8005ef6:	2100      	movs	r1, #0
 8005ef8:	2000      	movs	r0, #0
 8005efa:	f7ff fb19 	bl	8005530 <lcd_set_cursor>
    lcd_write_ram_prepare();        /* GRAM */
 8005efe:	f7ff fb07 	bl	8005510 <lcd_write_ram_prepare>

    for (index = 0; index < totalpoint; index++)
 8005f02:	2300      	movs	r3, #0
 8005f04:	60fb      	str	r3, [r7, #12]
 8005f06:	e005      	b.n	8005f14 <lcd_clear+0x40>
    {
        LCD->LCD_RAM = color;
 8005f08:	4a08      	ldr	r2, [pc, #32]	; (8005f2c <lcd_clear+0x58>)
 8005f0a:	88fb      	ldrh	r3, [r7, #6]
 8005f0c:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	3301      	adds	r3, #1
 8005f12:	60fb      	str	r3, [r7, #12]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d3f5      	bcc.n	8005f08 <lcd_clear+0x34>
    }
}
 8005f1c:	bf00      	nop
 8005f1e:	bf00      	nop
 8005f20:	3710      	adds	r7, #16
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	20001018 	.word	0x20001018
 8005f2c:	6c00007e 	.word	0x6c00007e

08005f30 <lcd_fill>:
 * @param       (sx,sy),(ex,ey):,:(ex - sx + 1) * (ey - sy + 1)
 * @param       color:  (32,LTDC)
 * @retval      
 */
void lcd_fill(uint16_t sx, uint16_t sy, uint16_t ex, uint16_t ey, uint32_t color)
{
 8005f30:	b590      	push	{r4, r7, lr}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	4604      	mov	r4, r0
 8005f38:	4608      	mov	r0, r1
 8005f3a:	4611      	mov	r1, r2
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	4623      	mov	r3, r4
 8005f40:	80fb      	strh	r3, [r7, #6]
 8005f42:	4603      	mov	r3, r0
 8005f44:	80bb      	strh	r3, [r7, #4]
 8005f46:	460b      	mov	r3, r1
 8005f48:	807b      	strh	r3, [r7, #2]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	803b      	strh	r3, [r7, #0]
    uint16_t i, j;
    uint16_t xlen = 0;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	817b      	strh	r3, [r7, #10]
    xlen = ex - sx + 1;
 8005f52:	887a      	ldrh	r2, [r7, #2]
 8005f54:	88fb      	ldrh	r3, [r7, #6]
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	817b      	strh	r3, [r7, #10]

    for (i = sy; i <= ey; i++)
 8005f5e:	88bb      	ldrh	r3, [r7, #4]
 8005f60:	81fb      	strh	r3, [r7, #14]
 8005f62:	e018      	b.n	8005f96 <lcd_fill+0x66>
    {
        lcd_set_cursor(sx, i);      /*  */
 8005f64:	89fa      	ldrh	r2, [r7, #14]
 8005f66:	88fb      	ldrh	r3, [r7, #6]
 8005f68:	4611      	mov	r1, r2
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f7ff fae0 	bl	8005530 <lcd_set_cursor>
        lcd_write_ram_prepare();    /* GRAM */
 8005f70:	f7ff face 	bl	8005510 <lcd_write_ram_prepare>

        for (j = 0; j < xlen; j++)
 8005f74:	2300      	movs	r3, #0
 8005f76:	81bb      	strh	r3, [r7, #12]
 8005f78:	e006      	b.n	8005f88 <lcd_fill+0x58>
        {
            LCD->LCD_RAM = color;   /*  */
 8005f7a:	4b0b      	ldr	r3, [pc, #44]	; (8005fa8 <lcd_fill+0x78>)
 8005f7c:	6a3a      	ldr	r2, [r7, #32]
 8005f7e:	b292      	uxth	r2, r2
 8005f80:	805a      	strh	r2, [r3, #2]
        for (j = 0; j < xlen; j++)
 8005f82:	89bb      	ldrh	r3, [r7, #12]
 8005f84:	3301      	adds	r3, #1
 8005f86:	81bb      	strh	r3, [r7, #12]
 8005f88:	89ba      	ldrh	r2, [r7, #12]
 8005f8a:	897b      	ldrh	r3, [r7, #10]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d3f4      	bcc.n	8005f7a <lcd_fill+0x4a>
    for (i = sy; i <= ey; i++)
 8005f90:	89fb      	ldrh	r3, [r7, #14]
 8005f92:	3301      	adds	r3, #1
 8005f94:	81fb      	strh	r3, [r7, #14]
 8005f96:	89fa      	ldrh	r2, [r7, #14]
 8005f98:	883b      	ldrh	r3, [r7, #0]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d9e2      	bls.n	8005f64 <lcd_fill+0x34>
        }
    }
}
 8005f9e:	bf00      	nop
 8005fa0:	bf00      	nop
 8005fa2:	3714      	adds	r7, #20
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd90      	pop	{r4, r7, pc}
 8005fa8:	6c00007e 	.word	0x6c00007e

08005fac <lcd_draw_line>:
 * @param       x2,y2: 
 * @param       color: 
 * @retval      
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 8005fac:	b590      	push	{r4, r7, lr}
 8005fae:	b08d      	sub	sp, #52	; 0x34
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	4604      	mov	r4, r0
 8005fb4:	4608      	mov	r0, r1
 8005fb6:	4611      	mov	r1, r2
 8005fb8:	461a      	mov	r2, r3
 8005fba:	4623      	mov	r3, r4
 8005fbc:	80fb      	strh	r3, [r7, #6]
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	80bb      	strh	r3, [r7, #4]
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	807b      	strh	r3, [r7, #2]
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	803b      	strh	r3, [r7, #0]
    uint16_t t;
    int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fce:	2300      	movs	r3, #0
 8005fd0:	627b      	str	r3, [r7, #36]	; 0x24
    int incx, incy, row, col;
    delta_x = x2 - x1;      /*  */
 8005fd2:	887a      	ldrh	r2, [r7, #2]
 8005fd4:	88fb      	ldrh	r3, [r7, #6]
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	623b      	str	r3, [r7, #32]
    delta_y = y2 - y1;
 8005fda:	883a      	ldrh	r2, [r7, #0]
 8005fdc:	88bb      	ldrh	r3, [r7, #4]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	61fb      	str	r3, [r7, #28]
    row = x1;
 8005fe2:	88fb      	ldrh	r3, [r7, #6]
 8005fe4:	60fb      	str	r3, [r7, #12]
    col = y1;
 8005fe6:	88bb      	ldrh	r3, [r7, #4]
 8005fe8:	60bb      	str	r3, [r7, #8]

    if (delta_x > 0)
 8005fea:	6a3b      	ldr	r3, [r7, #32]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	dd02      	ble.n	8005ff6 <lcd_draw_line+0x4a>
    {
        incx = 1;       /*  */
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	617b      	str	r3, [r7, #20]
 8005ff4:	e00b      	b.n	800600e <lcd_draw_line+0x62>
    }
    else if (delta_x == 0)
 8005ff6:	6a3b      	ldr	r3, [r7, #32]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d102      	bne.n	8006002 <lcd_draw_line+0x56>
    {
        incx = 0;       /*  */
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	617b      	str	r3, [r7, #20]
 8006000:	e005      	b.n	800600e <lcd_draw_line+0x62>
    }
    else
    {
        incx = -1;
 8006002:	f04f 33ff 	mov.w	r3, #4294967295
 8006006:	617b      	str	r3, [r7, #20]
        delta_x = -delta_x;
 8006008:	6a3b      	ldr	r3, [r7, #32]
 800600a:	425b      	negs	r3, r3
 800600c:	623b      	str	r3, [r7, #32]
    }

    if (delta_y > 0)
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	2b00      	cmp	r3, #0
 8006012:	dd02      	ble.n	800601a <lcd_draw_line+0x6e>
    {
        incy = 1;
 8006014:	2301      	movs	r3, #1
 8006016:	613b      	str	r3, [r7, #16]
 8006018:	e00b      	b.n	8006032 <lcd_draw_line+0x86>
    }
    else if (delta_y == 0)
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d102      	bne.n	8006026 <lcd_draw_line+0x7a>
    {
        incy = 0;       /*  */
 8006020:	2300      	movs	r3, #0
 8006022:	613b      	str	r3, [r7, #16]
 8006024:	e005      	b.n	8006032 <lcd_draw_line+0x86>
    }
    else
    {
        incy = -1;
 8006026:	f04f 33ff 	mov.w	r3, #4294967295
 800602a:	613b      	str	r3, [r7, #16]
        delta_y = -delta_y;
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	425b      	negs	r3, r3
 8006030:	61fb      	str	r3, [r7, #28]
    }

    if ( delta_x > delta_y)
 8006032:	6a3a      	ldr	r2, [r7, #32]
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	429a      	cmp	r2, r3
 8006038:	dd02      	ble.n	8006040 <lcd_draw_line+0x94>
    {
        distance = delta_x;  /*  */
 800603a:	6a3b      	ldr	r3, [r7, #32]
 800603c:	61bb      	str	r3, [r7, #24]
 800603e:	e001      	b.n	8006044 <lcd_draw_line+0x98>
    }
    else
    {
        distance = delta_y;
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	61bb      	str	r3, [r7, #24]
    }

    for (t = 0; t <= distance + 1; t++ )    /*  */
 8006044:	2300      	movs	r3, #0
 8006046:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006048:	e02b      	b.n	80060a2 <lcd_draw_line+0xf6>
    {
        lcd_draw_point(row, col, color);    /*  */
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	b29b      	uxth	r3, r3
 800604e:	68ba      	ldr	r2, [r7, #8]
 8006050:	b291      	uxth	r1, r2
 8006052:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006056:	4618      	mov	r0, r3
 8006058:	f7ff fcbc 	bl	80059d4 <lcd_draw_point>
        xerr += delta_x;
 800605c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800605e:	6a3b      	ldr	r3, [r7, #32]
 8006060:	4413      	add	r3, r2
 8006062:	62bb      	str	r3, [r7, #40]	; 0x28
        yerr += delta_y;
 8006064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	4413      	add	r3, r2
 800606a:	627b      	str	r3, [r7, #36]	; 0x24

        if (xerr > distance)
 800606c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	429a      	cmp	r2, r3
 8006072:	dd07      	ble.n	8006084 <lcd_draw_line+0xd8>
        {
            xerr -= distance;
 8006074:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	62bb      	str	r3, [r7, #40]	; 0x28
            row += incx;
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	4413      	add	r3, r2
 8006082:	60fb      	str	r3, [r7, #12]
        }

        if (yerr > distance)
 8006084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	429a      	cmp	r2, r3
 800608a:	dd07      	ble.n	800609c <lcd_draw_line+0xf0>
        {
            yerr -= distance;
 800608c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	627b      	str	r3, [r7, #36]	; 0x24
            col += incy;
 8006094:	68ba      	ldr	r2, [r7, #8]
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	4413      	add	r3, r2
 800609a:	60bb      	str	r3, [r7, #8]
    for (t = 0; t <= distance + 1; t++ )    /*  */
 800609c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800609e:	3301      	adds	r3, #1
 80060a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80060a2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80060a4:	69bb      	ldr	r3, [r7, #24]
 80060a6:	3301      	adds	r3, #1
 80060a8:	429a      	cmp	r2, r3
 80060aa:	ddce      	ble.n	800604a <lcd_draw_line+0x9e>
        }
    }
}
 80060ac:	bf00      	nop
 80060ae:	bf00      	nop
 80060b0:	3734      	adds	r7, #52	; 0x34
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd90      	pop	{r4, r7, pc}
	...

080060b8 <lcd_show_char>:
 * @param       size :  12/16/24/32
 * @param       mode : (1); (0);
 * @retval      
 */
void lcd_show_char(uint16_t x, uint16_t y, uint8_t chr, uint8_t size, uint8_t mode, uint16_t color)
{
 80060b8:	b590      	push	{r4, r7, lr}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	4604      	mov	r4, r0
 80060c0:	4608      	mov	r0, r1
 80060c2:	4611      	mov	r1, r2
 80060c4:	461a      	mov	r2, r3
 80060c6:	4623      	mov	r3, r4
 80060c8:	80fb      	strh	r3, [r7, #6]
 80060ca:	4603      	mov	r3, r0
 80060cc:	80bb      	strh	r3, [r7, #4]
 80060ce:	460b      	mov	r3, r1
 80060d0:	70fb      	strb	r3, [r7, #3]
 80060d2:	4613      	mov	r3, r2
 80060d4:	70bb      	strb	r3, [r7, #2]
    uint8_t temp, t1, t;
    uint16_t y0 = y;
 80060d6:	88bb      	ldrh	r3, [r7, #4]
 80060d8:	81fb      	strh	r3, [r7, #14]
    uint8_t csize = 0;
 80060da:	2300      	movs	r3, #0
 80060dc:	737b      	strb	r3, [r7, #13]
    uint8_t *pfont = 0;
 80060de:	2300      	movs	r3, #0
 80060e0:	613b      	str	r3, [r7, #16]

    csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2); /*  */
 80060e2:	78bb      	ldrb	r3, [r7, #2]
 80060e4:	08db      	lsrs	r3, r3, #3
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	461a      	mov	r2, r3
 80060ea:	78bb      	ldrb	r3, [r7, #2]
 80060ec:	f003 0307 	and.w	r3, r3, #7
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	bf14      	ite	ne
 80060f6:	2301      	movne	r3, #1
 80060f8:	2300      	moveq	r3, #0
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	4413      	add	r3, r2
 80060fe:	b2da      	uxtb	r2, r3
 8006100:	78bb      	ldrb	r3, [r7, #2]
 8006102:	085b      	lsrs	r3, r3, #1
 8006104:	b2db      	uxtb	r3, r3
 8006106:	fb12 f303 	smulbb	r3, r2, r3
 800610a:	737b      	strb	r3, [r7, #13]
    chr = chr - ' ';    /* ASCII-' ' */
 800610c:	78fb      	ldrb	r3, [r7, #3]
 800610e:	3b20      	subs	r3, #32
 8006110:	70fb      	strb	r3, [r7, #3]

    switch (size)
 8006112:	78bb      	ldrb	r3, [r7, #2]
 8006114:	3b0c      	subs	r3, #12
 8006116:	2b14      	cmp	r3, #20
 8006118:	f200 8099 	bhi.w	800624e <lcd_show_char+0x196>
 800611c:	a201      	add	r2, pc, #4	; (adr r2, 8006124 <lcd_show_char+0x6c>)
 800611e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006122:	bf00      	nop
 8006124:	08006179 	.word	0x08006179
 8006128:	0800624f 	.word	0x0800624f
 800612c:	0800624f 	.word	0x0800624f
 8006130:	0800624f 	.word	0x0800624f
 8006134:	0800618b 	.word	0x0800618b
 8006138:	0800624f 	.word	0x0800624f
 800613c:	0800624f 	.word	0x0800624f
 8006140:	0800624f 	.word	0x0800624f
 8006144:	0800624f 	.word	0x0800624f
 8006148:	0800624f 	.word	0x0800624f
 800614c:	0800624f 	.word	0x0800624f
 8006150:	0800624f 	.word	0x0800624f
 8006154:	08006197 	.word	0x08006197
 8006158:	0800624f 	.word	0x0800624f
 800615c:	0800624f 	.word	0x0800624f
 8006160:	0800624f 	.word	0x0800624f
 8006164:	0800624f 	.word	0x0800624f
 8006168:	0800624f 	.word	0x0800624f
 800616c:	0800624f 	.word	0x0800624f
 8006170:	0800624f 	.word	0x0800624f
 8006174:	080061a9 	.word	0x080061a9
    {
        case 12:
            pfont = (uint8_t *)asc2_1206[chr];  /* 1206 */
 8006178:	78fa      	ldrb	r2, [r7, #3]
 800617a:	4613      	mov	r3, r2
 800617c:	005b      	lsls	r3, r3, #1
 800617e:	4413      	add	r3, r2
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	4a36      	ldr	r2, [pc, #216]	; (800625c <lcd_show_char+0x1a4>)
 8006184:	4413      	add	r3, r2
 8006186:	613b      	str	r3, [r7, #16]
            break;
 8006188:	e014      	b.n	80061b4 <lcd_show_char+0xfc>

        case 16:
            pfont = (uint8_t *)asc2_1608[chr];  /* 1608 */
 800618a:	78fb      	ldrb	r3, [r7, #3]
 800618c:	011b      	lsls	r3, r3, #4
 800618e:	4a34      	ldr	r2, [pc, #208]	; (8006260 <lcd_show_char+0x1a8>)
 8006190:	4413      	add	r3, r2
 8006192:	613b      	str	r3, [r7, #16]
            break;
 8006194:	e00e      	b.n	80061b4 <lcd_show_char+0xfc>

        case 24:
            pfont = (uint8_t *)asc2_2412[chr];  /* 2412 */
 8006196:	78fa      	ldrb	r2, [r7, #3]
 8006198:	4613      	mov	r3, r2
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	4413      	add	r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	4a30      	ldr	r2, [pc, #192]	; (8006264 <lcd_show_char+0x1ac>)
 80061a2:	4413      	add	r3, r2
 80061a4:	613b      	str	r3, [r7, #16]
            break;
 80061a6:	e005      	b.n	80061b4 <lcd_show_char+0xfc>

        case 32:
            pfont = (uint8_t *)asc2_3216[chr];  /* 3216 */
 80061a8:	78fb      	ldrb	r3, [r7, #3]
 80061aa:	019b      	lsls	r3, r3, #6
 80061ac:	4a2e      	ldr	r2, [pc, #184]	; (8006268 <lcd_show_char+0x1b0>)
 80061ae:	4413      	add	r3, r2
 80061b0:	613b      	str	r3, [r7, #16]
            break;
 80061b2:	bf00      	nop

        default:
            return ;
    }

    for (t = 0; t < csize; t++)
 80061b4:	2300      	movs	r3, #0
 80061b6:	757b      	strb	r3, [r7, #21]
 80061b8:	e044      	b.n	8006244 <lcd_show_char+0x18c>
    {
        temp = pfont[t];                            /*  */
 80061ba:	7d7b      	ldrb	r3, [r7, #21]
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	4413      	add	r3, r2
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	75fb      	strb	r3, [r7, #23]

        for (t1 = 0; t1 < 8; t1++)                  /* 8 */
 80061c4:	2300      	movs	r3, #0
 80061c6:	75bb      	strb	r3, [r7, #22]
 80061c8:	e034      	b.n	8006234 <lcd_show_char+0x17c>
        {
            if (temp & 0x80)                        /* , */
 80061ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	da06      	bge.n	80061e0 <lcd_show_char+0x128>
            {
                lcd_draw_point(x, y, color);        /* , */
 80061d2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80061d4:	88b9      	ldrh	r1, [r7, #4]
 80061d6:	88fb      	ldrh	r3, [r7, #6]
 80061d8:	4618      	mov	r0, r3
 80061da:	f7ff fbfb 	bl	80059d4 <lcd_draw_point>
 80061de:	e00a      	b.n	80061f6 <lcd_show_char+0x13e>
            }
            else if (mode == 0)                     /* , */
 80061e0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d106      	bne.n	80061f6 <lcd_show_char+0x13e>
            {
                lcd_draw_point(x, y, g_back_color); /* ,() */
 80061e8:	4b20      	ldr	r3, [pc, #128]	; (800626c <lcd_show_char+0x1b4>)
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	88b9      	ldrh	r1, [r7, #4]
 80061ee:	88fb      	ldrh	r3, [r7, #6]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7ff fbef 	bl	80059d4 <lcd_draw_point>
            }

            temp <<= 1;                             /* ,  */
 80061f6:	7dfb      	ldrb	r3, [r7, #23]
 80061f8:	005b      	lsls	r3, r3, #1
 80061fa:	75fb      	strb	r3, [r7, #23]
            y++;
 80061fc:	88bb      	ldrh	r3, [r7, #4]
 80061fe:	3301      	adds	r3, #1
 8006200:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;          /*  */
 8006202:	4b1b      	ldr	r3, [pc, #108]	; (8006270 <lcd_show_char+0x1b8>)
 8006204:	885b      	ldrh	r3, [r3, #2]
 8006206:	88ba      	ldrh	r2, [r7, #4]
 8006208:	429a      	cmp	r2, r3
 800620a:	d222      	bcs.n	8006252 <lcd_show_char+0x19a>

            if ((y - y0) == size)                   /* ? */
 800620c:	88ba      	ldrh	r2, [r7, #4]
 800620e:	89fb      	ldrh	r3, [r7, #14]
 8006210:	1ad2      	subs	r2, r2, r3
 8006212:	78bb      	ldrb	r3, [r7, #2]
 8006214:	429a      	cmp	r2, r3
 8006216:	d10a      	bne.n	800622e <lcd_show_char+0x176>
            {
                y = y0; /* y */
 8006218:	89fb      	ldrh	r3, [r7, #14]
 800621a:	80bb      	strh	r3, [r7, #4]
                x++;    /* x */
 800621c:	88fb      	ldrh	r3, [r7, #6]
 800621e:	3301      	adds	r3, #1
 8006220:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)
 8006222:	4b13      	ldr	r3, [pc, #76]	; (8006270 <lcd_show_char+0x1b8>)
 8006224:	881b      	ldrh	r3, [r3, #0]
 8006226:	88fa      	ldrh	r2, [r7, #6]
 8006228:	429a      	cmp	r2, r3
 800622a:	d307      	bcc.n	800623c <lcd_show_char+0x184>
                {
                    return;       /* x */
 800622c:	e012      	b.n	8006254 <lcd_show_char+0x19c>
        for (t1 = 0; t1 < 8; t1++)                  /* 8 */
 800622e:	7dbb      	ldrb	r3, [r7, #22]
 8006230:	3301      	adds	r3, #1
 8006232:	75bb      	strb	r3, [r7, #22]
 8006234:	7dbb      	ldrb	r3, [r7, #22]
 8006236:	2b07      	cmp	r3, #7
 8006238:	d9c7      	bls.n	80061ca <lcd_show_char+0x112>
 800623a:	e000      	b.n	800623e <lcd_show_char+0x186>
                }

                break;
 800623c:	bf00      	nop
    for (t = 0; t < csize; t++)
 800623e:	7d7b      	ldrb	r3, [r7, #21]
 8006240:	3301      	adds	r3, #1
 8006242:	757b      	strb	r3, [r7, #21]
 8006244:	7d7a      	ldrb	r2, [r7, #21]
 8006246:	7b7b      	ldrb	r3, [r7, #13]
 8006248:	429a      	cmp	r2, r3
 800624a:	d3b6      	bcc.n	80061ba <lcd_show_char+0x102>
 800624c:	e002      	b.n	8006254 <lcd_show_char+0x19c>
            return ;
 800624e:	bf00      	nop
 8006250:	e000      	b.n	8006254 <lcd_show_char+0x19c>
            if (y >= lcddev.height)return;          /*  */
 8006252:	bf00      	nop
            }
        }
    }
}
 8006254:	371c      	adds	r7, #28
 8006256:	46bd      	mov	sp, r7
 8006258:	bd90      	pop	{r4, r7, pc}
 800625a:	bf00      	nop
 800625c:	080111bc 	.word	0x080111bc
 8006260:	08011630 	.word	0x08011630
 8006264:	08011c20 	.word	0x08011c20
 8006268:	0801297c 	.word	0x0801297c
 800626c:	20000010 	.word	0x20000010
 8006270:	20001018 	.word	0x20001018

08006274 <lcd_show_string>:
 * @param       size        :  12/16/24/32
 * @param       p           : 
 * @retval      
 */
void lcd_show_string(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t size, char *p, uint16_t color)
{
 8006274:	b590      	push	{r4, r7, lr}
 8006276:	b087      	sub	sp, #28
 8006278:	af02      	add	r7, sp, #8
 800627a:	4604      	mov	r4, r0
 800627c:	4608      	mov	r0, r1
 800627e:	4611      	mov	r1, r2
 8006280:	461a      	mov	r2, r3
 8006282:	4623      	mov	r3, r4
 8006284:	80fb      	strh	r3, [r7, #6]
 8006286:	4603      	mov	r3, r0
 8006288:	80bb      	strh	r3, [r7, #4]
 800628a:	460b      	mov	r3, r1
 800628c:	807b      	strh	r3, [r7, #2]
 800628e:	4613      	mov	r3, r2
 8006290:	803b      	strh	r3, [r7, #0]
    uint8_t x0 = x;
 8006292:	88fb      	ldrh	r3, [r7, #6]
 8006294:	73fb      	strb	r3, [r7, #15]
    
    width += x;
 8006296:	887a      	ldrh	r2, [r7, #2]
 8006298:	88fb      	ldrh	r3, [r7, #6]
 800629a:	4413      	add	r3, r2
 800629c:	807b      	strh	r3, [r7, #2]
    height += y;
 800629e:	883a      	ldrh	r2, [r7, #0]
 80062a0:	88bb      	ldrh	r3, [r7, #4]
 80062a2:	4413      	add	r3, r2
 80062a4:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   /* ! */
 80062a6:	e027      	b.n	80062f8 <lcd_show_string+0x84>
    {
        if (x >= width)
 80062a8:	88fa      	ldrh	r2, [r7, #6]
 80062aa:	887b      	ldrh	r3, [r7, #2]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d307      	bcc.n	80062c0 <lcd_show_string+0x4c>
        {
            x = x0;
 80062b0:	7bfb      	ldrb	r3, [r7, #15]
 80062b2:	80fb      	strh	r3, [r7, #6]
            y += size;
 80062b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	88bb      	ldrh	r3, [r7, #4]
 80062bc:	4413      	add	r3, r2
 80062be:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)
 80062c0:	88ba      	ldrh	r2, [r7, #4]
 80062c2:	883b      	ldrh	r3, [r7, #0]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d220      	bcs.n	800630a <lcd_show_string+0x96>
        {
            break;      /*  */
        }

        lcd_show_char(x, y, *p, size, 0, color);
 80062c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ca:	781a      	ldrb	r2, [r3, #0]
 80062cc:	f897 4020 	ldrb.w	r4, [r7, #32]
 80062d0:	88b9      	ldrh	r1, [r7, #4]
 80062d2:	88f8      	ldrh	r0, [r7, #6]
 80062d4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80062d6:	9301      	str	r3, [sp, #4]
 80062d8:	2300      	movs	r3, #0
 80062da:	9300      	str	r3, [sp, #0]
 80062dc:	4623      	mov	r3, r4
 80062de:	f7ff feeb 	bl	80060b8 <lcd_show_char>
        x += size / 2;
 80062e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80062e6:	085b      	lsrs	r3, r3, #1
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	88fb      	ldrh	r3, [r7, #6]
 80062ee:	4413      	add	r3, r2
 80062f0:	80fb      	strh	r3, [r7, #6]
        p++;
 80062f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f4:	3301      	adds	r3, #1
 80062f6:	627b      	str	r3, [r7, #36]	; 0x24
    while ((*p <= '~') && (*p >= ' '))   /* ! */
 80062f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fa:	781b      	ldrb	r3, [r3, #0]
 80062fc:	2b7e      	cmp	r3, #126	; 0x7e
 80062fe:	d805      	bhi.n	800630c <lcd_show_string+0x98>
 8006300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	2b1f      	cmp	r3, #31
 8006306:	d8cf      	bhi.n	80062a8 <lcd_show_string+0x34>
    }
}
 8006308:	e000      	b.n	800630c <lcd_show_string+0x98>
            break;      /*  */
 800630a:	bf00      	nop
}
 800630c:	bf00      	nop
 800630e:	3714      	adds	r7, #20
 8006310:	46bd      	mov	sp, r7
 8006312:	bd90      	pop	{r4, r7, pc}

08006314 <MPU_Write_Register>:
//#define MPU6050_ACCEL_CONFIG   0x1C  // 
//
//

// 
HAL_StatusTypeDef MPU_Write_Register(uint8_t reg, uint8_t data) {
 8006314:	b580      	push	{r7, lr}
 8006316:	b086      	sub	sp, #24
 8006318:	af04      	add	r7, sp, #16
 800631a:	4603      	mov	r3, r0
 800631c:	460a      	mov	r2, r1
 800631e:	71fb      	strb	r3, [r7, #7]
 8006320:	4613      	mov	r3, r2
 8006322:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Write(&hi2c1, (MPU6050_ADDRESS << 1), reg, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8006324:	79fb      	ldrb	r3, [r7, #7]
 8006326:	b29a      	uxth	r2, r3
 8006328:	f04f 33ff 	mov.w	r3, #4294967295
 800632c:	9302      	str	r3, [sp, #8]
 800632e:	2301      	movs	r3, #1
 8006330:	9301      	str	r3, [sp, #4]
 8006332:	1dbb      	adds	r3, r7, #6
 8006334:	9300      	str	r3, [sp, #0]
 8006336:	2301      	movs	r3, #1
 8006338:	21d0      	movs	r1, #208	; 0xd0
 800633a:	4804      	ldr	r0, [pc, #16]	; (800634c <MPU_Write_Register+0x38>)
 800633c:	f000 fd62 	bl	8006e04 <HAL_I2C_Mem_Write>
 8006340:	4603      	mov	r3, r0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3708      	adds	r7, #8
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	20000254 	.word	0x20000254

08006350 <mpu_init>:
HAL_StatusTypeDef MPU_Read_Register(uint8_t reg, uint8_t *data) {
    return HAL_I2C_Mem_Read(&hi2c1, (MPU6050_ADDRESS << 1), reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
}

// MPU6050 
HAL_StatusTypeDef mpu_init(void) {
 8006350:	b580      	push	{r7, lr}
 8006352:	b082      	sub	sp, #8
 8006354:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret;

    // 1.  MPU6050 SLEEP  PWR_MGMT_1  SLEEP 
    ret = MPU_Write_Register(MPU6050_PWR_MGMT_1, 0x00);
 8006356:	2100      	movs	r1, #0
 8006358:	206b      	movs	r0, #107	; 0x6b
 800635a:	f7ff ffdb 	bl	8006314 <MPU_Write_Register>
 800635e:	4603      	mov	r3, r0
 8006360:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 8006362:	79fb      	ldrb	r3, [r7, #7]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <mpu_init+0x1c>
        return ret; // 
 8006368:	79fb      	ldrb	r3, [r7, #7]
 800636a:	e02c      	b.n	80063c6 <mpu_init+0x76>
    }

    // 2.  7 1kHz / (1 + 7) = 125Hz
    ret = MPU_Write_Register(MPU6050_SMPLRT_DIV, 0x07);
 800636c:	2107      	movs	r1, #7
 800636e:	2019      	movs	r0, #25
 8006370:	f7ff ffd0 	bl	8006314 <MPU_Write_Register>
 8006374:	4603      	mov	r3, r0
 8006376:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 8006378:	79fb      	ldrb	r3, [r7, #7]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d001      	beq.n	8006382 <mpu_init+0x32>
        return ret;
 800637e:	79fb      	ldrb	r3, [r7, #7]
 8006380:	e021      	b.n	80063c6 <mpu_init+0x76>
    }

    // 3. DLPF  42Hz 
    ret = MPU_Write_Register(MPU6050_CONFIG, 0x03);
 8006382:	2103      	movs	r1, #3
 8006384:	201a      	movs	r0, #26
 8006386:	f7ff ffc5 	bl	8006314 <MPU_Write_Register>
 800638a:	4603      	mov	r3, r0
 800638c:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 800638e:	79fb      	ldrb	r3, [r7, #7]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d001      	beq.n	8006398 <mpu_init+0x48>
        return ret;
 8006394:	79fb      	ldrb	r3, [r7, #7]
 8006396:	e016      	b.n	80063c6 <mpu_init+0x76>
    }

    // 4.  500/s
    ret = MPU_Write_Register(MPU6050_GYRO_CONFIG, 0x08);
 8006398:	2108      	movs	r1, #8
 800639a:	201b      	movs	r0, #27
 800639c:	f7ff ffba 	bl	8006314 <MPU_Write_Register>
 80063a0:	4603      	mov	r3, r0
 80063a2:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 80063a4:	79fb      	ldrb	r3, [r7, #7]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d001      	beq.n	80063ae <mpu_init+0x5e>
        return ret;
 80063aa:	79fb      	ldrb	r3, [r7, #7]
 80063ac:	e00b      	b.n	80063c6 <mpu_init+0x76>
    }

    // 5.  4g
    ret = MPU_Write_Register(MPU6050_ACCEL_CONFIG, 0x08);
 80063ae:	2108      	movs	r1, #8
 80063b0:	201c      	movs	r0, #28
 80063b2:	f7ff ffaf 	bl	8006314 <MPU_Write_Register>
 80063b6:	4603      	mov	r3, r0
 80063b8:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) {
 80063ba:	79fb      	ldrb	r3, [r7, #7]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <mpu_init+0x74>
        return ret;
 80063c0:	79fb      	ldrb	r3, [r7, #7]
 80063c2:	e000      	b.n	80063c6 <mpu_init+0x76>
    }

    // 
    return HAL_OK;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3708      	adds	r7, #8
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
	...

080063d0 <MPU_Read_Accel_X>:



//  MPU6050 
int16_t MPU_Read_Accel_X(void) {
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b086      	sub	sp, #24
 80063d4:	af04      	add	r7, sp, #16
    uint8_t accel_data[2];  // 
    int16_t accel_x;

    //  X 
    HAL_I2C_Mem_Read(&hi2c1, (MPU6050_ADDRESS << 1), ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, accel_data, 2, HAL_MAX_DELAY);
 80063d6:	f04f 33ff 	mov.w	r3, #4294967295
 80063da:	9302      	str	r3, [sp, #8]
 80063dc:	2302      	movs	r3, #2
 80063de:	9301      	str	r3, [sp, #4]
 80063e0:	1d3b      	adds	r3, r7, #4
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	2301      	movs	r3, #1
 80063e6:	223b      	movs	r2, #59	; 0x3b
 80063e8:	21d0      	movs	r1, #208	; 0xd0
 80063ea:	4808      	ldr	r0, [pc, #32]	; (800640c <MPU_Read_Accel_X+0x3c>)
 80063ec:	f000 fe04 	bl	8006ff8 <HAL_I2C_Mem_Read>

    //  16 
    accel_x = (int16_t)(accel_data[0] << 8 | accel_data[1]);
 80063f0:	793b      	ldrb	r3, [r7, #4]
 80063f2:	021b      	lsls	r3, r3, #8
 80063f4:	b21a      	sxth	r2, r3
 80063f6:	797b      	ldrb	r3, [r7, #5]
 80063f8:	b21b      	sxth	r3, r3
 80063fa:	4313      	orrs	r3, r2
 80063fc:	80fb      	strh	r3, [r7, #6]

    return accel_x;
 80063fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8006402:	4618      	mov	r0, r3
 8006404:	3708      	adds	r7, #8
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	20000254 	.word	0x20000254

08006410 <MPU_Read_Accel_Y>:

//  Y 
int16_t MPU_Read_Accel_Y(void) {
 8006410:	b580      	push	{r7, lr}
 8006412:	b086      	sub	sp, #24
 8006414:	af04      	add	r7, sp, #16
    uint8_t accel_data[2];  // 
    int16_t accel_y;

    //  Y 
    HAL_I2C_Mem_Read(&hi2c1, (MPU6050_ADDRESS << 1), ACCEL_YOUT_H, I2C_MEMADD_SIZE_8BIT, accel_data, 2, HAL_MAX_DELAY);
 8006416:	f04f 33ff 	mov.w	r3, #4294967295
 800641a:	9302      	str	r3, [sp, #8]
 800641c:	2302      	movs	r3, #2
 800641e:	9301      	str	r3, [sp, #4]
 8006420:	1d3b      	adds	r3, r7, #4
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	2301      	movs	r3, #1
 8006426:	223d      	movs	r2, #61	; 0x3d
 8006428:	21d0      	movs	r1, #208	; 0xd0
 800642a:	4808      	ldr	r0, [pc, #32]	; (800644c <MPU_Read_Accel_Y+0x3c>)
 800642c:	f000 fde4 	bl	8006ff8 <HAL_I2C_Mem_Read>

    //  16 
    accel_y = (int16_t)(accel_data[0] << 8 | accel_data[1]);
 8006430:	793b      	ldrb	r3, [r7, #4]
 8006432:	021b      	lsls	r3, r3, #8
 8006434:	b21a      	sxth	r2, r3
 8006436:	797b      	ldrb	r3, [r7, #5]
 8006438:	b21b      	sxth	r3, r3
 800643a:	4313      	orrs	r3, r2
 800643c:	80fb      	strh	r3, [r7, #6]

    return accel_y;
 800643e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8006442:	4618      	mov	r0, r3
 8006444:	3708      	adds	r7, #8
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}
 800644a:	bf00      	nop
 800644c:	20000254 	.word	0x20000254

08006450 <MPU_Read_Accel_Z>:

//  Z 
int16_t MPU_Read_Accel_Z(void) {
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af04      	add	r7, sp, #16
    uint8_t accel_data[2];  // 
    int16_t accel_z;

    //  Z 
    HAL_I2C_Mem_Read(&hi2c1, (MPU6050_ADDRESS << 1), ACCEL_ZOUT_H, I2C_MEMADD_SIZE_8BIT, accel_data, 2, HAL_MAX_DELAY);
 8006456:	f04f 33ff 	mov.w	r3, #4294967295
 800645a:	9302      	str	r3, [sp, #8]
 800645c:	2302      	movs	r3, #2
 800645e:	9301      	str	r3, [sp, #4]
 8006460:	1d3b      	adds	r3, r7, #4
 8006462:	9300      	str	r3, [sp, #0]
 8006464:	2301      	movs	r3, #1
 8006466:	223f      	movs	r2, #63	; 0x3f
 8006468:	21d0      	movs	r1, #208	; 0xd0
 800646a:	4808      	ldr	r0, [pc, #32]	; (800648c <MPU_Read_Accel_Z+0x3c>)
 800646c:	f000 fdc4 	bl	8006ff8 <HAL_I2C_Mem_Read>

    //  16 
    accel_z = (int16_t)(accel_data[0] << 8 | accel_data[1]);
 8006470:	793b      	ldrb	r3, [r7, #4]
 8006472:	021b      	lsls	r3, r3, #8
 8006474:	b21a      	sxth	r2, r3
 8006476:	797b      	ldrb	r3, [r7, #5]
 8006478:	b21b      	sxth	r3, r3
 800647a:	4313      	orrs	r3, r2
 800647c:	80fb      	strh	r3, [r7, #6]

    return accel_z;
 800647e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8006482:	4618      	mov	r0, r3
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	20000254 	.word	0x20000254

08006490 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006494:	4b0e      	ldr	r3, [pc, #56]	; (80064d0 <HAL_Init+0x40>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a0d      	ldr	r2, [pc, #52]	; (80064d0 <HAL_Init+0x40>)
 800649a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800649e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80064a0:	4b0b      	ldr	r3, [pc, #44]	; (80064d0 <HAL_Init+0x40>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a0a      	ldr	r2, [pc, #40]	; (80064d0 <HAL_Init+0x40>)
 80064a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80064aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80064ac:	4b08      	ldr	r3, [pc, #32]	; (80064d0 <HAL_Init+0x40>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a07      	ldr	r2, [pc, #28]	; (80064d0 <HAL_Init+0x40>)
 80064b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80064b8:	2003      	movs	r0, #3
 80064ba:	f000 f94f 	bl	800675c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80064be:	200f      	movs	r0, #15
 80064c0:	f000 f808 	bl	80064d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80064c4:	f7fc fbec 	bl	8002ca0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	40023c00 	.word	0x40023c00

080064d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b082      	sub	sp, #8
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80064dc:	4b12      	ldr	r3, [pc, #72]	; (8006528 <HAL_InitTick+0x54>)
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	4b12      	ldr	r3, [pc, #72]	; (800652c <HAL_InitTick+0x58>)
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	4619      	mov	r1, r3
 80064e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80064ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80064ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 f967 	bl	80067c6 <HAL_SYSTICK_Config>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e00e      	b.n	8006520 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2b0f      	cmp	r3, #15
 8006506:	d80a      	bhi.n	800651e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006508:	2200      	movs	r2, #0
 800650a:	6879      	ldr	r1, [r7, #4]
 800650c:	f04f 30ff 	mov.w	r0, #4294967295
 8006510:	f000 f92f 	bl	8006772 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006514:	4a06      	ldr	r2, [pc, #24]	; (8006530 <HAL_InitTick+0x5c>)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800651a:	2300      	movs	r3, #0
 800651c:	e000      	b.n	8006520 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
}
 8006520:	4618      	mov	r0, r3
 8006522:	3708      	adds	r7, #8
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}
 8006528:	2000000c 	.word	0x2000000c
 800652c:	20000018 	.word	0x20000018
 8006530:	20000014 	.word	0x20000014

08006534 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006534:	b480      	push	{r7}
 8006536:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006538:	4b06      	ldr	r3, [pc, #24]	; (8006554 <HAL_IncTick+0x20>)
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	461a      	mov	r2, r3
 800653e:	4b06      	ldr	r3, [pc, #24]	; (8006558 <HAL_IncTick+0x24>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4413      	add	r3, r2
 8006544:	4a04      	ldr	r2, [pc, #16]	; (8006558 <HAL_IncTick+0x24>)
 8006546:	6013      	str	r3, [r2, #0]
}
 8006548:	bf00      	nop
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	20000018 	.word	0x20000018
 8006558:	20001028 	.word	0x20001028

0800655c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800655c:	b480      	push	{r7}
 800655e:	af00      	add	r7, sp, #0
  return uwTick;
 8006560:	4b03      	ldr	r3, [pc, #12]	; (8006570 <HAL_GetTick+0x14>)
 8006562:	681b      	ldr	r3, [r3, #0]
}
 8006564:	4618      	mov	r0, r3
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
 800656e:	bf00      	nop
 8006570:	20001028 	.word	0x20001028

08006574 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800657c:	f7ff ffee 	bl	800655c <HAL_GetTick>
 8006580:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800658c:	d005      	beq.n	800659a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800658e:	4b0a      	ldr	r3, [pc, #40]	; (80065b8 <HAL_Delay+0x44>)
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	461a      	mov	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	4413      	add	r3, r2
 8006598:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800659a:	bf00      	nop
 800659c:	f7ff ffde 	bl	800655c <HAL_GetTick>
 80065a0:	4602      	mov	r2, r0
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d8f7      	bhi.n	800659c <HAL_Delay+0x28>
  {
  }
}
 80065ac:	bf00      	nop
 80065ae:	bf00      	nop
 80065b0:	3710      	adds	r7, #16
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}
 80065b6:	bf00      	nop
 80065b8:	20000018 	.word	0x20000018

080065bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f003 0307 	and.w	r3, r3, #7
 80065ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80065cc:	4b0c      	ldr	r3, [pc, #48]	; (8006600 <__NVIC_SetPriorityGrouping+0x44>)
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80065d2:	68ba      	ldr	r2, [r7, #8]
 80065d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80065d8:	4013      	ands	r3, r2
 80065da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80065e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80065e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80065ee:	4a04      	ldr	r2, [pc, #16]	; (8006600 <__NVIC_SetPriorityGrouping+0x44>)
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	60d3      	str	r3, [r2, #12]
}
 80065f4:	bf00      	nop
 80065f6:	3714      	adds	r7, #20
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr
 8006600:	e000ed00 	.word	0xe000ed00

08006604 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006604:	b480      	push	{r7}
 8006606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006608:	4b04      	ldr	r3, [pc, #16]	; (800661c <__NVIC_GetPriorityGrouping+0x18>)
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	0a1b      	lsrs	r3, r3, #8
 800660e:	f003 0307 	and.w	r3, r3, #7
}
 8006612:	4618      	mov	r0, r3
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr
 800661c:	e000ed00 	.word	0xe000ed00

08006620 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	4603      	mov	r3, r0
 8006628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800662a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800662e:	2b00      	cmp	r3, #0
 8006630:	db0b      	blt.n	800664a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006632:	79fb      	ldrb	r3, [r7, #7]
 8006634:	f003 021f 	and.w	r2, r3, #31
 8006638:	4907      	ldr	r1, [pc, #28]	; (8006658 <__NVIC_EnableIRQ+0x38>)
 800663a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800663e:	095b      	lsrs	r3, r3, #5
 8006640:	2001      	movs	r0, #1
 8006642:	fa00 f202 	lsl.w	r2, r0, r2
 8006646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800664a:	bf00      	nop
 800664c:	370c      	adds	r7, #12
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop
 8006658:	e000e100 	.word	0xe000e100

0800665c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	4603      	mov	r3, r0
 8006664:	6039      	str	r1, [r7, #0]
 8006666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800666c:	2b00      	cmp	r3, #0
 800666e:	db0a      	blt.n	8006686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	b2da      	uxtb	r2, r3
 8006674:	490c      	ldr	r1, [pc, #48]	; (80066a8 <__NVIC_SetPriority+0x4c>)
 8006676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800667a:	0112      	lsls	r2, r2, #4
 800667c:	b2d2      	uxtb	r2, r2
 800667e:	440b      	add	r3, r1
 8006680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006684:	e00a      	b.n	800669c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	b2da      	uxtb	r2, r3
 800668a:	4908      	ldr	r1, [pc, #32]	; (80066ac <__NVIC_SetPriority+0x50>)
 800668c:	79fb      	ldrb	r3, [r7, #7]
 800668e:	f003 030f 	and.w	r3, r3, #15
 8006692:	3b04      	subs	r3, #4
 8006694:	0112      	lsls	r2, r2, #4
 8006696:	b2d2      	uxtb	r2, r2
 8006698:	440b      	add	r3, r1
 800669a:	761a      	strb	r2, [r3, #24]
}
 800669c:	bf00      	nop
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr
 80066a8:	e000e100 	.word	0xe000e100
 80066ac:	e000ed00 	.word	0xe000ed00

080066b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b089      	sub	sp, #36	; 0x24
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f003 0307 	and.w	r3, r3, #7
 80066c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	f1c3 0307 	rsb	r3, r3, #7
 80066ca:	2b04      	cmp	r3, #4
 80066cc:	bf28      	it	cs
 80066ce:	2304      	movcs	r3, #4
 80066d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	3304      	adds	r3, #4
 80066d6:	2b06      	cmp	r3, #6
 80066d8:	d902      	bls.n	80066e0 <NVIC_EncodePriority+0x30>
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	3b03      	subs	r3, #3
 80066de:	e000      	b.n	80066e2 <NVIC_EncodePriority+0x32>
 80066e0:	2300      	movs	r3, #0
 80066e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066e4:	f04f 32ff 	mov.w	r2, #4294967295
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	fa02 f303 	lsl.w	r3, r2, r3
 80066ee:	43da      	mvns	r2, r3
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	401a      	ands	r2, r3
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80066f8:	f04f 31ff 	mov.w	r1, #4294967295
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006702:	43d9      	mvns	r1, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006708:	4313      	orrs	r3, r2
         );
}
 800670a:	4618      	mov	r0, r3
 800670c:	3724      	adds	r7, #36	; 0x24
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
	...

08006718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	3b01      	subs	r3, #1
 8006724:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006728:	d301      	bcc.n	800672e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800672a:	2301      	movs	r3, #1
 800672c:	e00f      	b.n	800674e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800672e:	4a0a      	ldr	r2, [pc, #40]	; (8006758 <SysTick_Config+0x40>)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	3b01      	subs	r3, #1
 8006734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006736:	210f      	movs	r1, #15
 8006738:	f04f 30ff 	mov.w	r0, #4294967295
 800673c:	f7ff ff8e 	bl	800665c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006740:	4b05      	ldr	r3, [pc, #20]	; (8006758 <SysTick_Config+0x40>)
 8006742:	2200      	movs	r2, #0
 8006744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006746:	4b04      	ldr	r3, [pc, #16]	; (8006758 <SysTick_Config+0x40>)
 8006748:	2207      	movs	r2, #7
 800674a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3708      	adds	r7, #8
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	e000e010 	.word	0xe000e010

0800675c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f7ff ff29 	bl	80065bc <__NVIC_SetPriorityGrouping>
}
 800676a:	bf00      	nop
 800676c:	3708      	adds	r7, #8
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006772:	b580      	push	{r7, lr}
 8006774:	b086      	sub	sp, #24
 8006776:	af00      	add	r7, sp, #0
 8006778:	4603      	mov	r3, r0
 800677a:	60b9      	str	r1, [r7, #8]
 800677c:	607a      	str	r2, [r7, #4]
 800677e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006780:	2300      	movs	r3, #0
 8006782:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006784:	f7ff ff3e 	bl	8006604 <__NVIC_GetPriorityGrouping>
 8006788:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	68b9      	ldr	r1, [r7, #8]
 800678e:	6978      	ldr	r0, [r7, #20]
 8006790:	f7ff ff8e 	bl	80066b0 <NVIC_EncodePriority>
 8006794:	4602      	mov	r2, r0
 8006796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800679a:	4611      	mov	r1, r2
 800679c:	4618      	mov	r0, r3
 800679e:	f7ff ff5d 	bl	800665c <__NVIC_SetPriority>
}
 80067a2:	bf00      	nop
 80067a4:	3718      	adds	r7, #24
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b082      	sub	sp, #8
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	4603      	mov	r3, r0
 80067b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80067b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7ff ff31 	bl	8006620 <__NVIC_EnableIRQ>
}
 80067be:	bf00      	nop
 80067c0:	3708      	adds	r7, #8
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}

080067c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80067c6:	b580      	push	{r7, lr}
 80067c8:	b082      	sub	sp, #8
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7ff ffa2 	bl	8006718 <SysTick_Config>
 80067d4:	4603      	mov	r3, r0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3708      	adds	r7, #8
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
	...

080067e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b089      	sub	sp, #36	; 0x24
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80067ea:	2300      	movs	r3, #0
 80067ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80067ee:	2300      	movs	r3, #0
 80067f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80067f2:	2300      	movs	r3, #0
 80067f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067f6:	2300      	movs	r3, #0
 80067f8:	61fb      	str	r3, [r7, #28]
 80067fa:	e16b      	b.n	8006ad4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80067fc:	2201      	movs	r2, #1
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	fa02 f303 	lsl.w	r3, r2, r3
 8006804:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	4013      	ands	r3, r2
 800680e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006810:	693a      	ldr	r2, [r7, #16]
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	429a      	cmp	r2, r3
 8006816:	f040 815a 	bne.w	8006ace <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	f003 0303 	and.w	r3, r3, #3
 8006822:	2b01      	cmp	r3, #1
 8006824:	d005      	beq.n	8006832 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800682e:	2b02      	cmp	r3, #2
 8006830:	d130      	bne.n	8006894 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	005b      	lsls	r3, r3, #1
 800683c:	2203      	movs	r2, #3
 800683e:	fa02 f303 	lsl.w	r3, r2, r3
 8006842:	43db      	mvns	r3, r3
 8006844:	69ba      	ldr	r2, [r7, #24]
 8006846:	4013      	ands	r3, r2
 8006848:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	68da      	ldr	r2, [r3, #12]
 800684e:	69fb      	ldr	r3, [r7, #28]
 8006850:	005b      	lsls	r3, r3, #1
 8006852:	fa02 f303 	lsl.w	r3, r2, r3
 8006856:	69ba      	ldr	r2, [r7, #24]
 8006858:	4313      	orrs	r3, r2
 800685a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	69ba      	ldr	r2, [r7, #24]
 8006860:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006868:	2201      	movs	r2, #1
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	fa02 f303 	lsl.w	r3, r2, r3
 8006870:	43db      	mvns	r3, r3
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	4013      	ands	r3, r2
 8006876:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	091b      	lsrs	r3, r3, #4
 800687e:	f003 0201 	and.w	r2, r3, #1
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	fa02 f303 	lsl.w	r3, r2, r3
 8006888:	69ba      	ldr	r2, [r7, #24]
 800688a:	4313      	orrs	r3, r2
 800688c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	69ba      	ldr	r2, [r7, #24]
 8006892:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	f003 0303 	and.w	r3, r3, #3
 800689c:	2b03      	cmp	r3, #3
 800689e:	d017      	beq.n	80068d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	005b      	lsls	r3, r3, #1
 80068aa:	2203      	movs	r2, #3
 80068ac:	fa02 f303 	lsl.w	r3, r2, r3
 80068b0:	43db      	mvns	r3, r3
 80068b2:	69ba      	ldr	r2, [r7, #24]
 80068b4:	4013      	ands	r3, r2
 80068b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	689a      	ldr	r2, [r3, #8]
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	005b      	lsls	r3, r3, #1
 80068c0:	fa02 f303 	lsl.w	r3, r2, r3
 80068c4:	69ba      	ldr	r2, [r7, #24]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	69ba      	ldr	r2, [r7, #24]
 80068ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	f003 0303 	and.w	r3, r3, #3
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d123      	bne.n	8006924 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	08da      	lsrs	r2, r3, #3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	3208      	adds	r2, #8
 80068e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	f003 0307 	and.w	r3, r3, #7
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	220f      	movs	r2, #15
 80068f4:	fa02 f303 	lsl.w	r3, r2, r3
 80068f8:	43db      	mvns	r3, r3
 80068fa:	69ba      	ldr	r2, [r7, #24]
 80068fc:	4013      	ands	r3, r2
 80068fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	691a      	ldr	r2, [r3, #16]
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	f003 0307 	and.w	r3, r3, #7
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	fa02 f303 	lsl.w	r3, r2, r3
 8006910:	69ba      	ldr	r2, [r7, #24]
 8006912:	4313      	orrs	r3, r2
 8006914:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	08da      	lsrs	r2, r3, #3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	3208      	adds	r2, #8
 800691e:	69b9      	ldr	r1, [r7, #24]
 8006920:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	005b      	lsls	r3, r3, #1
 800692e:	2203      	movs	r2, #3
 8006930:	fa02 f303 	lsl.w	r3, r2, r3
 8006934:	43db      	mvns	r3, r3
 8006936:	69ba      	ldr	r2, [r7, #24]
 8006938:	4013      	ands	r3, r2
 800693a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	f003 0203 	and.w	r2, r3, #3
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	005b      	lsls	r3, r3, #1
 8006948:	fa02 f303 	lsl.w	r3, r2, r3
 800694c:	69ba      	ldr	r2, [r7, #24]
 800694e:	4313      	orrs	r3, r2
 8006950:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	69ba      	ldr	r2, [r7, #24]
 8006956:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006960:	2b00      	cmp	r3, #0
 8006962:	f000 80b4 	beq.w	8006ace <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006966:	2300      	movs	r3, #0
 8006968:	60fb      	str	r3, [r7, #12]
 800696a:	4b60      	ldr	r3, [pc, #384]	; (8006aec <HAL_GPIO_Init+0x30c>)
 800696c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800696e:	4a5f      	ldr	r2, [pc, #380]	; (8006aec <HAL_GPIO_Init+0x30c>)
 8006970:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006974:	6453      	str	r3, [r2, #68]	; 0x44
 8006976:	4b5d      	ldr	r3, [pc, #372]	; (8006aec <HAL_GPIO_Init+0x30c>)
 8006978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800697a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800697e:	60fb      	str	r3, [r7, #12]
 8006980:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006982:	4a5b      	ldr	r2, [pc, #364]	; (8006af0 <HAL_GPIO_Init+0x310>)
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	089b      	lsrs	r3, r3, #2
 8006988:	3302      	adds	r3, #2
 800698a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800698e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	f003 0303 	and.w	r3, r3, #3
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	220f      	movs	r2, #15
 800699a:	fa02 f303 	lsl.w	r3, r2, r3
 800699e:	43db      	mvns	r3, r3
 80069a0:	69ba      	ldr	r2, [r7, #24]
 80069a2:	4013      	ands	r3, r2
 80069a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a52      	ldr	r2, [pc, #328]	; (8006af4 <HAL_GPIO_Init+0x314>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d02b      	beq.n	8006a06 <HAL_GPIO_Init+0x226>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a51      	ldr	r2, [pc, #324]	; (8006af8 <HAL_GPIO_Init+0x318>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d025      	beq.n	8006a02 <HAL_GPIO_Init+0x222>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a50      	ldr	r2, [pc, #320]	; (8006afc <HAL_GPIO_Init+0x31c>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d01f      	beq.n	80069fe <HAL_GPIO_Init+0x21e>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a4f      	ldr	r2, [pc, #316]	; (8006b00 <HAL_GPIO_Init+0x320>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d019      	beq.n	80069fa <HAL_GPIO_Init+0x21a>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a4e      	ldr	r2, [pc, #312]	; (8006b04 <HAL_GPIO_Init+0x324>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d013      	beq.n	80069f6 <HAL_GPIO_Init+0x216>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a4d      	ldr	r2, [pc, #308]	; (8006b08 <HAL_GPIO_Init+0x328>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d00d      	beq.n	80069f2 <HAL_GPIO_Init+0x212>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a4c      	ldr	r2, [pc, #304]	; (8006b0c <HAL_GPIO_Init+0x32c>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d007      	beq.n	80069ee <HAL_GPIO_Init+0x20e>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a4b      	ldr	r2, [pc, #300]	; (8006b10 <HAL_GPIO_Init+0x330>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d101      	bne.n	80069ea <HAL_GPIO_Init+0x20a>
 80069e6:	2307      	movs	r3, #7
 80069e8:	e00e      	b.n	8006a08 <HAL_GPIO_Init+0x228>
 80069ea:	2308      	movs	r3, #8
 80069ec:	e00c      	b.n	8006a08 <HAL_GPIO_Init+0x228>
 80069ee:	2306      	movs	r3, #6
 80069f0:	e00a      	b.n	8006a08 <HAL_GPIO_Init+0x228>
 80069f2:	2305      	movs	r3, #5
 80069f4:	e008      	b.n	8006a08 <HAL_GPIO_Init+0x228>
 80069f6:	2304      	movs	r3, #4
 80069f8:	e006      	b.n	8006a08 <HAL_GPIO_Init+0x228>
 80069fa:	2303      	movs	r3, #3
 80069fc:	e004      	b.n	8006a08 <HAL_GPIO_Init+0x228>
 80069fe:	2302      	movs	r3, #2
 8006a00:	e002      	b.n	8006a08 <HAL_GPIO_Init+0x228>
 8006a02:	2301      	movs	r3, #1
 8006a04:	e000      	b.n	8006a08 <HAL_GPIO_Init+0x228>
 8006a06:	2300      	movs	r3, #0
 8006a08:	69fa      	ldr	r2, [r7, #28]
 8006a0a:	f002 0203 	and.w	r2, r2, #3
 8006a0e:	0092      	lsls	r2, r2, #2
 8006a10:	4093      	lsls	r3, r2
 8006a12:	69ba      	ldr	r2, [r7, #24]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a18:	4935      	ldr	r1, [pc, #212]	; (8006af0 <HAL_GPIO_Init+0x310>)
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	089b      	lsrs	r3, r3, #2
 8006a1e:	3302      	adds	r3, #2
 8006a20:	69ba      	ldr	r2, [r7, #24]
 8006a22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006a26:	4b3b      	ldr	r3, [pc, #236]	; (8006b14 <HAL_GPIO_Init+0x334>)
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	43db      	mvns	r3, r3
 8006a30:	69ba      	ldr	r2, [r7, #24]
 8006a32:	4013      	ands	r3, r2
 8006a34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d003      	beq.n	8006a4a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006a42:	69ba      	ldr	r2, [r7, #24]
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	4313      	orrs	r3, r2
 8006a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006a4a:	4a32      	ldr	r2, [pc, #200]	; (8006b14 <HAL_GPIO_Init+0x334>)
 8006a4c:	69bb      	ldr	r3, [r7, #24]
 8006a4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006a50:	4b30      	ldr	r3, [pc, #192]	; (8006b14 <HAL_GPIO_Init+0x334>)
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	43db      	mvns	r3, r3
 8006a5a:	69ba      	ldr	r2, [r7, #24]
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d003      	beq.n	8006a74 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006a6c:	69ba      	ldr	r2, [r7, #24]
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006a74:	4a27      	ldr	r2, [pc, #156]	; (8006b14 <HAL_GPIO_Init+0x334>)
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006a7a:	4b26      	ldr	r3, [pc, #152]	; (8006b14 <HAL_GPIO_Init+0x334>)
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	43db      	mvns	r3, r3
 8006a84:	69ba      	ldr	r2, [r7, #24]
 8006a86:	4013      	ands	r3, r2
 8006a88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d003      	beq.n	8006a9e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006a96:	69ba      	ldr	r2, [r7, #24]
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006a9e:	4a1d      	ldr	r2, [pc, #116]	; (8006b14 <HAL_GPIO_Init+0x334>)
 8006aa0:	69bb      	ldr	r3, [r7, #24]
 8006aa2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006aa4:	4b1b      	ldr	r3, [pc, #108]	; (8006b14 <HAL_GPIO_Init+0x334>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	43db      	mvns	r3, r3
 8006aae:	69ba      	ldr	r2, [r7, #24]
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d003      	beq.n	8006ac8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006ac0:	69ba      	ldr	r2, [r7, #24]
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006ac8:	4a12      	ldr	r2, [pc, #72]	; (8006b14 <HAL_GPIO_Init+0x334>)
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	61fb      	str	r3, [r7, #28]
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	2b0f      	cmp	r3, #15
 8006ad8:	f67f ae90 	bls.w	80067fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006adc:	bf00      	nop
 8006ade:	bf00      	nop
 8006ae0:	3724      	adds	r7, #36	; 0x24
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	40023800 	.word	0x40023800
 8006af0:	40013800 	.word	0x40013800
 8006af4:	40020000 	.word	0x40020000
 8006af8:	40020400 	.word	0x40020400
 8006afc:	40020800 	.word	0x40020800
 8006b00:	40020c00 	.word	0x40020c00
 8006b04:	40021000 	.word	0x40021000
 8006b08:	40021400 	.word	0x40021400
 8006b0c:	40021800 	.word	0x40021800
 8006b10:	40021c00 	.word	0x40021c00
 8006b14:	40013c00 	.word	0x40013c00

08006b18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	460b      	mov	r3, r1
 8006b22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	691a      	ldr	r2, [r3, #16]
 8006b28:	887b      	ldrh	r3, [r7, #2]
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d002      	beq.n	8006b36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006b30:	2301      	movs	r3, #1
 8006b32:	73fb      	strb	r3, [r7, #15]
 8006b34:	e001      	b.n	8006b3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006b36:	2300      	movs	r3, #0
 8006b38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3714      	adds	r7, #20
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	460b      	mov	r3, r1
 8006b52:	807b      	strh	r3, [r7, #2]
 8006b54:	4613      	mov	r3, r2
 8006b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b58:	787b      	ldrb	r3, [r7, #1]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d003      	beq.n	8006b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b5e:	887a      	ldrh	r2, [r7, #2]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006b64:	e003      	b.n	8006b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006b66:	887b      	ldrh	r3, [r7, #2]
 8006b68:	041a      	lsls	r2, r3, #16
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	619a      	str	r2, [r3, #24]
}
 8006b6e:	bf00      	nop
 8006b70:	370c      	adds	r7, #12
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
	...

08006b7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d101      	bne.n	8006b8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e12b      	b.n	8006de6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d106      	bne.n	8006ba8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f7fa fc0a 	bl	80013bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2224      	movs	r2, #36	; 0x24
 8006bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f022 0201 	bic.w	r2, r2, #1
 8006bbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006bce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006bde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006be0:	f001 fbfc 	bl	80083dc <HAL_RCC_GetPCLK1Freq>
 8006be4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	4a81      	ldr	r2, [pc, #516]	; (8006df0 <HAL_I2C_Init+0x274>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d807      	bhi.n	8006c00 <HAL_I2C_Init+0x84>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	4a80      	ldr	r2, [pc, #512]	; (8006df4 <HAL_I2C_Init+0x278>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	bf94      	ite	ls
 8006bf8:	2301      	movls	r3, #1
 8006bfa:	2300      	movhi	r3, #0
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	e006      	b.n	8006c0e <HAL_I2C_Init+0x92>
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	4a7d      	ldr	r2, [pc, #500]	; (8006df8 <HAL_I2C_Init+0x27c>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	bf94      	ite	ls
 8006c08:	2301      	movls	r3, #1
 8006c0a:	2300      	movhi	r3, #0
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d001      	beq.n	8006c16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e0e7      	b.n	8006de6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	4a78      	ldr	r2, [pc, #480]	; (8006dfc <HAL_I2C_Init+0x280>)
 8006c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c1e:	0c9b      	lsrs	r3, r3, #18
 8006c20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	430a      	orrs	r2, r1
 8006c34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6a1b      	ldr	r3, [r3, #32]
 8006c3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	4a6a      	ldr	r2, [pc, #424]	; (8006df0 <HAL_I2C_Init+0x274>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d802      	bhi.n	8006c50 <HAL_I2C_Init+0xd4>
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	3301      	adds	r3, #1
 8006c4e:	e009      	b.n	8006c64 <HAL_I2C_Init+0xe8>
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006c56:	fb02 f303 	mul.w	r3, r2, r3
 8006c5a:	4a69      	ldr	r2, [pc, #420]	; (8006e00 <HAL_I2C_Init+0x284>)
 8006c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c60:	099b      	lsrs	r3, r3, #6
 8006c62:	3301      	adds	r3, #1
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	6812      	ldr	r2, [r2, #0]
 8006c68:	430b      	orrs	r3, r1
 8006c6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	69db      	ldr	r3, [r3, #28]
 8006c72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006c76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	495c      	ldr	r1, [pc, #368]	; (8006df0 <HAL_I2C_Init+0x274>)
 8006c80:	428b      	cmp	r3, r1
 8006c82:	d819      	bhi.n	8006cb8 <HAL_I2C_Init+0x13c>
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	1e59      	subs	r1, r3, #1
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	005b      	lsls	r3, r3, #1
 8006c8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006c92:	1c59      	adds	r1, r3, #1
 8006c94:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006c98:	400b      	ands	r3, r1
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00a      	beq.n	8006cb4 <HAL_I2C_Init+0x138>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	1e59      	subs	r1, r3, #1
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	005b      	lsls	r3, r3, #1
 8006ca8:	fbb1 f3f3 	udiv	r3, r1, r3
 8006cac:	3301      	adds	r3, #1
 8006cae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cb2:	e051      	b.n	8006d58 <HAL_I2C_Init+0x1dc>
 8006cb4:	2304      	movs	r3, #4
 8006cb6:	e04f      	b.n	8006d58 <HAL_I2C_Init+0x1dc>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d111      	bne.n	8006ce4 <HAL_I2C_Init+0x168>
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	1e58      	subs	r0, r3, #1
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6859      	ldr	r1, [r3, #4]
 8006cc8:	460b      	mov	r3, r1
 8006cca:	005b      	lsls	r3, r3, #1
 8006ccc:	440b      	add	r3, r1
 8006cce:	fbb0 f3f3 	udiv	r3, r0, r3
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	bf0c      	ite	eq
 8006cdc:	2301      	moveq	r3, #1
 8006cde:	2300      	movne	r3, #0
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	e012      	b.n	8006d0a <HAL_I2C_Init+0x18e>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	1e58      	subs	r0, r3, #1
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6859      	ldr	r1, [r3, #4]
 8006cec:	460b      	mov	r3, r1
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	440b      	add	r3, r1
 8006cf2:	0099      	lsls	r1, r3, #2
 8006cf4:	440b      	add	r3, r1
 8006cf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	bf0c      	ite	eq
 8006d04:	2301      	moveq	r3, #1
 8006d06:	2300      	movne	r3, #0
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d001      	beq.n	8006d12 <HAL_I2C_Init+0x196>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e022      	b.n	8006d58 <HAL_I2C_Init+0x1dc>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10e      	bne.n	8006d38 <HAL_I2C_Init+0x1bc>
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	1e58      	subs	r0, r3, #1
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6859      	ldr	r1, [r3, #4]
 8006d22:	460b      	mov	r3, r1
 8006d24:	005b      	lsls	r3, r3, #1
 8006d26:	440b      	add	r3, r1
 8006d28:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d36:	e00f      	b.n	8006d58 <HAL_I2C_Init+0x1dc>
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	1e58      	subs	r0, r3, #1
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6859      	ldr	r1, [r3, #4]
 8006d40:	460b      	mov	r3, r1
 8006d42:	009b      	lsls	r3, r3, #2
 8006d44:	440b      	add	r3, r1
 8006d46:	0099      	lsls	r1, r3, #2
 8006d48:	440b      	add	r3, r1
 8006d4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d4e:	3301      	adds	r3, #1
 8006d50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d54:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006d58:	6879      	ldr	r1, [r7, #4]
 8006d5a:	6809      	ldr	r1, [r1, #0]
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	69da      	ldr	r2, [r3, #28]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6a1b      	ldr	r3, [r3, #32]
 8006d72:	431a      	orrs	r2, r3
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	430a      	orrs	r2, r1
 8006d7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006d86:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	6911      	ldr	r1, [r2, #16]
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	68d2      	ldr	r2, [r2, #12]
 8006d92:	4311      	orrs	r1, r2
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	6812      	ldr	r2, [r2, #0]
 8006d98:	430b      	orrs	r3, r1
 8006d9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	695a      	ldr	r2, [r3, #20]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	431a      	orrs	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	430a      	orrs	r2, r1
 8006db6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f042 0201 	orr.w	r2, r2, #1
 8006dc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2220      	movs	r2, #32
 8006dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3710      	adds	r7, #16
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
 8006dee:	bf00      	nop
 8006df0:	000186a0 	.word	0x000186a0
 8006df4:	001e847f 	.word	0x001e847f
 8006df8:	003d08ff 	.word	0x003d08ff
 8006dfc:	431bde83 	.word	0x431bde83
 8006e00:	10624dd3 	.word	0x10624dd3

08006e04 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b088      	sub	sp, #32
 8006e08:	af02      	add	r7, sp, #8
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	4608      	mov	r0, r1
 8006e0e:	4611      	mov	r1, r2
 8006e10:	461a      	mov	r2, r3
 8006e12:	4603      	mov	r3, r0
 8006e14:	817b      	strh	r3, [r7, #10]
 8006e16:	460b      	mov	r3, r1
 8006e18:	813b      	strh	r3, [r7, #8]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006e1e:	f7ff fb9d 	bl	800655c <HAL_GetTick>
 8006e22:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	2b20      	cmp	r3, #32
 8006e2e:	f040 80d9 	bne.w	8006fe4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	9300      	str	r3, [sp, #0]
 8006e36:	2319      	movs	r3, #25
 8006e38:	2201      	movs	r2, #1
 8006e3a:	496d      	ldr	r1, [pc, #436]	; (8006ff0 <HAL_I2C_Mem_Write+0x1ec>)
 8006e3c:	68f8      	ldr	r0, [r7, #12]
 8006e3e:	f000 fc7f 	bl	8007740 <I2C_WaitOnFlagUntilTimeout>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d001      	beq.n	8006e4c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006e48:	2302      	movs	r3, #2
 8006e4a:	e0cc      	b.n	8006fe6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	d101      	bne.n	8006e5a <HAL_I2C_Mem_Write+0x56>
 8006e56:	2302      	movs	r3, #2
 8006e58:	e0c5      	b.n	8006fe6 <HAL_I2C_Mem_Write+0x1e2>
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0301 	and.w	r3, r3, #1
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d007      	beq.n	8006e80 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f042 0201 	orr.w	r2, r2, #1
 8006e7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2221      	movs	r2, #33	; 0x21
 8006e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2240      	movs	r2, #64	; 0x40
 8006e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6a3a      	ldr	r2, [r7, #32]
 8006eaa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006eb0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb6:	b29a      	uxth	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	4a4d      	ldr	r2, [pc, #308]	; (8006ff4 <HAL_I2C_Mem_Write+0x1f0>)
 8006ec0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006ec2:	88f8      	ldrh	r0, [r7, #6]
 8006ec4:	893a      	ldrh	r2, [r7, #8]
 8006ec6:	8979      	ldrh	r1, [r7, #10]
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	9301      	str	r3, [sp, #4]
 8006ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 fab6 	bl	8007444 <I2C_RequestMemoryWrite>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d052      	beq.n	8006f84 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e081      	b.n	8006fe6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ee2:	697a      	ldr	r2, [r7, #20]
 8006ee4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f000 fd00 	bl	80078ec <I2C_WaitOnTXEFlagUntilTimeout>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00d      	beq.n	8006f0e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef6:	2b04      	cmp	r3, #4
 8006ef8:	d107      	bne.n	8006f0a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f08:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e06b      	b.n	8006fe6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f12:	781a      	ldrb	r2, [r3, #0]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1e:	1c5a      	adds	r2, r3, #1
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f28:	3b01      	subs	r3, #1
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	3b01      	subs	r3, #1
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	695b      	ldr	r3, [r3, #20]
 8006f44:	f003 0304 	and.w	r3, r3, #4
 8006f48:	2b04      	cmp	r3, #4
 8006f4a:	d11b      	bne.n	8006f84 <HAL_I2C_Mem_Write+0x180>
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d017      	beq.n	8006f84 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f58:	781a      	ldrb	r2, [r3, #0]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f64:	1c5a      	adds	r2, r3, #1
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	b29a      	uxth	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d1aa      	bne.n	8006ee2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	f000 fcec 	bl	800796e <I2C_WaitOnBTFFlagUntilTimeout>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d00d      	beq.n	8006fb8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa0:	2b04      	cmp	r3, #4
 8006fa2:	d107      	bne.n	8006fb4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fb2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e016      	b.n	8006fe6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2220      	movs	r2, #32
 8006fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	e000      	b.n	8006fe6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006fe4:	2302      	movs	r3, #2
  }
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3718      	adds	r7, #24
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	00100002 	.word	0x00100002
 8006ff4:	ffff0000 	.word	0xffff0000

08006ff8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b08c      	sub	sp, #48	; 0x30
 8006ffc:	af02      	add	r7, sp, #8
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	4608      	mov	r0, r1
 8007002:	4611      	mov	r1, r2
 8007004:	461a      	mov	r2, r3
 8007006:	4603      	mov	r3, r0
 8007008:	817b      	strh	r3, [r7, #10]
 800700a:	460b      	mov	r3, r1
 800700c:	813b      	strh	r3, [r7, #8]
 800700e:	4613      	mov	r3, r2
 8007010:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007012:	f7ff faa3 	bl	800655c <HAL_GetTick>
 8007016:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800701e:	b2db      	uxtb	r3, r3
 8007020:	2b20      	cmp	r3, #32
 8007022:	f040 8208 	bne.w	8007436 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007028:	9300      	str	r3, [sp, #0]
 800702a:	2319      	movs	r3, #25
 800702c:	2201      	movs	r2, #1
 800702e:	497b      	ldr	r1, [pc, #492]	; (800721c <HAL_I2C_Mem_Read+0x224>)
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f000 fb85 	bl	8007740 <I2C_WaitOnFlagUntilTimeout>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d001      	beq.n	8007040 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800703c:	2302      	movs	r3, #2
 800703e:	e1fb      	b.n	8007438 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007046:	2b01      	cmp	r3, #1
 8007048:	d101      	bne.n	800704e <HAL_I2C_Mem_Read+0x56>
 800704a:	2302      	movs	r3, #2
 800704c:	e1f4      	b.n	8007438 <HAL_I2C_Mem_Read+0x440>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2201      	movs	r2, #1
 8007052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b01      	cmp	r3, #1
 8007062:	d007      	beq.n	8007074 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f042 0201 	orr.w	r2, r2, #1
 8007072:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007082:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2222      	movs	r2, #34	; 0x22
 8007088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2240      	movs	r2, #64	; 0x40
 8007090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2200      	movs	r2, #0
 8007098:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800709e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80070a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070aa:	b29a      	uxth	r2, r3
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	4a5b      	ldr	r2, [pc, #364]	; (8007220 <HAL_I2C_Mem_Read+0x228>)
 80070b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80070b6:	88f8      	ldrh	r0, [r7, #6]
 80070b8:	893a      	ldrh	r2, [r7, #8]
 80070ba:	8979      	ldrh	r1, [r7, #10]
 80070bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070be:	9301      	str	r3, [sp, #4]
 80070c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	4603      	mov	r3, r0
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f000 fa52 	bl	8007570 <I2C_RequestMemoryRead>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d001      	beq.n	80070d6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e1b0      	b.n	8007438 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d113      	bne.n	8007106 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070de:	2300      	movs	r3, #0
 80070e0:	623b      	str	r3, [r7, #32]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	695b      	ldr	r3, [r3, #20]
 80070e8:	623b      	str	r3, [r7, #32]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	699b      	ldr	r3, [r3, #24]
 80070f0:	623b      	str	r3, [r7, #32]
 80070f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007102:	601a      	str	r2, [r3, #0]
 8007104:	e184      	b.n	8007410 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800710a:	2b01      	cmp	r3, #1
 800710c:	d11b      	bne.n	8007146 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800711c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800711e:	2300      	movs	r3, #0
 8007120:	61fb      	str	r3, [r7, #28]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	695b      	ldr	r3, [r3, #20]
 8007128:	61fb      	str	r3, [r7, #28]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	699b      	ldr	r3, [r3, #24]
 8007130:	61fb      	str	r3, [r7, #28]
 8007132:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007142:	601a      	str	r2, [r3, #0]
 8007144:	e164      	b.n	8007410 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800714a:	2b02      	cmp	r3, #2
 800714c:	d11b      	bne.n	8007186 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800715c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800716c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800716e:	2300      	movs	r3, #0
 8007170:	61bb      	str	r3, [r7, #24]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	695b      	ldr	r3, [r3, #20]
 8007178:	61bb      	str	r3, [r7, #24]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	699b      	ldr	r3, [r3, #24]
 8007180:	61bb      	str	r3, [r7, #24]
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	e144      	b.n	8007410 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007186:	2300      	movs	r3, #0
 8007188:	617b      	str	r3, [r7, #20]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	695b      	ldr	r3, [r3, #20]
 8007190:	617b      	str	r3, [r7, #20]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	699b      	ldr	r3, [r3, #24]
 8007198:	617b      	str	r3, [r7, #20]
 800719a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800719c:	e138      	b.n	8007410 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071a2:	2b03      	cmp	r3, #3
 80071a4:	f200 80f1 	bhi.w	800738a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d123      	bne.n	80071f8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80071b4:	68f8      	ldr	r0, [r7, #12]
 80071b6:	f000 fc1b 	bl	80079f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d001      	beq.n	80071c4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	e139      	b.n	8007438 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	691a      	ldr	r2, [r3, #16]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ce:	b2d2      	uxtb	r2, r2
 80071d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d6:	1c5a      	adds	r2, r3, #1
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071e0:	3b01      	subs	r3, #1
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	3b01      	subs	r3, #1
 80071f0:	b29a      	uxth	r2, r3
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80071f6:	e10b      	b.n	8007410 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071fc:	2b02      	cmp	r3, #2
 80071fe:	d14e      	bne.n	800729e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007202:	9300      	str	r3, [sp, #0]
 8007204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007206:	2200      	movs	r2, #0
 8007208:	4906      	ldr	r1, [pc, #24]	; (8007224 <HAL_I2C_Mem_Read+0x22c>)
 800720a:	68f8      	ldr	r0, [r7, #12]
 800720c:	f000 fa98 	bl	8007740 <I2C_WaitOnFlagUntilTimeout>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d008      	beq.n	8007228 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	e10e      	b.n	8007438 <HAL_I2C_Mem_Read+0x440>
 800721a:	bf00      	nop
 800721c:	00100002 	.word	0x00100002
 8007220:	ffff0000 	.word	0xffff0000
 8007224:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007236:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	691a      	ldr	r2, [r3, #16]
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007242:	b2d2      	uxtb	r2, r2
 8007244:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724a:	1c5a      	adds	r2, r3, #1
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007254:	3b01      	subs	r3, #1
 8007256:	b29a      	uxth	r2, r3
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007260:	b29b      	uxth	r3, r3
 8007262:	3b01      	subs	r3, #1
 8007264:	b29a      	uxth	r2, r3
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	691a      	ldr	r2, [r3, #16]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007274:	b2d2      	uxtb	r2, r2
 8007276:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800727c:	1c5a      	adds	r2, r3, #1
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007286:	3b01      	subs	r3, #1
 8007288:	b29a      	uxth	r2, r3
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007292:	b29b      	uxth	r3, r3
 8007294:	3b01      	subs	r3, #1
 8007296:	b29a      	uxth	r2, r3
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800729c:	e0b8      	b.n	8007410 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800729e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a0:	9300      	str	r3, [sp, #0]
 80072a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a4:	2200      	movs	r2, #0
 80072a6:	4966      	ldr	r1, [pc, #408]	; (8007440 <HAL_I2C_Mem_Read+0x448>)
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f000 fa49 	bl	8007740 <I2C_WaitOnFlagUntilTimeout>
 80072ae:	4603      	mov	r3, r0
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d001      	beq.n	80072b8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	e0bf      	b.n	8007438 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	691a      	ldr	r2, [r3, #16]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d2:	b2d2      	uxtb	r2, r2
 80072d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072da:	1c5a      	adds	r2, r3, #1
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072e4:	3b01      	subs	r3, #1
 80072e6:	b29a      	uxth	r2, r3
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	3b01      	subs	r3, #1
 80072f4:	b29a      	uxth	r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80072fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007300:	2200      	movs	r2, #0
 8007302:	494f      	ldr	r1, [pc, #316]	; (8007440 <HAL_I2C_Mem_Read+0x448>)
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	f000 fa1b 	bl	8007740 <I2C_WaitOnFlagUntilTimeout>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d001      	beq.n	8007314 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007310:	2301      	movs	r3, #1
 8007312:	e091      	b.n	8007438 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007322:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	691a      	ldr	r2, [r3, #16]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800732e:	b2d2      	uxtb	r2, r2
 8007330:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007336:	1c5a      	adds	r2, r3, #1
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007340:	3b01      	subs	r3, #1
 8007342:	b29a      	uxth	r2, r3
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800734c:	b29b      	uxth	r3, r3
 800734e:	3b01      	subs	r3, #1
 8007350:	b29a      	uxth	r2, r3
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	691a      	ldr	r2, [r3, #16]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007360:	b2d2      	uxtb	r2, r2
 8007362:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007368:	1c5a      	adds	r2, r3, #1
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007372:	3b01      	subs	r3, #1
 8007374:	b29a      	uxth	r2, r3
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800737e:	b29b      	uxth	r3, r3
 8007380:	3b01      	subs	r3, #1
 8007382:	b29a      	uxth	r2, r3
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007388:	e042      	b.n	8007410 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800738a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800738c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f000 fb2e 	bl	80079f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e04c      	b.n	8007438 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	691a      	ldr	r2, [r3, #16]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a8:	b2d2      	uxtb	r2, r2
 80073aa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b0:	1c5a      	adds	r2, r3, #1
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073ba:	3b01      	subs	r3, #1
 80073bc:	b29a      	uxth	r2, r3
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	3b01      	subs	r3, #1
 80073ca:	b29a      	uxth	r2, r3
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	695b      	ldr	r3, [r3, #20]
 80073d6:	f003 0304 	and.w	r3, r3, #4
 80073da:	2b04      	cmp	r3, #4
 80073dc:	d118      	bne.n	8007410 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	691a      	ldr	r2, [r3, #16]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e8:	b2d2      	uxtb	r2, r2
 80073ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f0:	1c5a      	adds	r2, r3, #1
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073fa:	3b01      	subs	r3, #1
 80073fc:	b29a      	uxth	r2, r3
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007406:	b29b      	uxth	r3, r3
 8007408:	3b01      	subs	r3, #1
 800740a:	b29a      	uxth	r2, r3
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007414:	2b00      	cmp	r3, #0
 8007416:	f47f aec2 	bne.w	800719e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2220      	movs	r2, #32
 800741e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2200      	movs	r2, #0
 800742e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007432:	2300      	movs	r3, #0
 8007434:	e000      	b.n	8007438 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007436:	2302      	movs	r3, #2
  }
}
 8007438:	4618      	mov	r0, r3
 800743a:	3728      	adds	r7, #40	; 0x28
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	00010004 	.word	0x00010004

08007444 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b088      	sub	sp, #32
 8007448:	af02      	add	r7, sp, #8
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	4608      	mov	r0, r1
 800744e:	4611      	mov	r1, r2
 8007450:	461a      	mov	r2, r3
 8007452:	4603      	mov	r3, r0
 8007454:	817b      	strh	r3, [r7, #10]
 8007456:	460b      	mov	r3, r1
 8007458:	813b      	strh	r3, [r7, #8]
 800745a:	4613      	mov	r3, r2
 800745c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800746c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800746e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	6a3b      	ldr	r3, [r7, #32]
 8007474:	2200      	movs	r2, #0
 8007476:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	f000 f960 	bl	8007740 <I2C_WaitOnFlagUntilTimeout>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d00d      	beq.n	80074a2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007490:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007494:	d103      	bne.n	800749e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f44f 7200 	mov.w	r2, #512	; 0x200
 800749c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800749e:	2303      	movs	r3, #3
 80074a0:	e05f      	b.n	8007562 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80074a2:	897b      	ldrh	r3, [r7, #10]
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	461a      	mov	r2, r3
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80074b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b4:	6a3a      	ldr	r2, [r7, #32]
 80074b6:	492d      	ldr	r1, [pc, #180]	; (800756c <I2C_RequestMemoryWrite+0x128>)
 80074b8:	68f8      	ldr	r0, [r7, #12]
 80074ba:	f000 f998 	bl	80077ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074be:	4603      	mov	r3, r0
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d001      	beq.n	80074c8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80074c4:	2301      	movs	r3, #1
 80074c6:	e04c      	b.n	8007562 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074c8:	2300      	movs	r3, #0
 80074ca:	617b      	str	r3, [r7, #20]
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	695b      	ldr	r3, [r3, #20]
 80074d2:	617b      	str	r3, [r7, #20]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	699b      	ldr	r3, [r3, #24]
 80074da:	617b      	str	r3, [r7, #20]
 80074dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074e0:	6a39      	ldr	r1, [r7, #32]
 80074e2:	68f8      	ldr	r0, [r7, #12]
 80074e4:	f000 fa02 	bl	80078ec <I2C_WaitOnTXEFlagUntilTimeout>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00d      	beq.n	800750a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074f2:	2b04      	cmp	r3, #4
 80074f4:	d107      	bne.n	8007506 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007504:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e02b      	b.n	8007562 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800750a:	88fb      	ldrh	r3, [r7, #6]
 800750c:	2b01      	cmp	r3, #1
 800750e:	d105      	bne.n	800751c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007510:	893b      	ldrh	r3, [r7, #8]
 8007512:	b2da      	uxtb	r2, r3
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	611a      	str	r2, [r3, #16]
 800751a:	e021      	b.n	8007560 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800751c:	893b      	ldrh	r3, [r7, #8]
 800751e:	0a1b      	lsrs	r3, r3, #8
 8007520:	b29b      	uxth	r3, r3
 8007522:	b2da      	uxtb	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800752a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800752c:	6a39      	ldr	r1, [r7, #32]
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f000 f9dc 	bl	80078ec <I2C_WaitOnTXEFlagUntilTimeout>
 8007534:	4603      	mov	r3, r0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00d      	beq.n	8007556 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753e:	2b04      	cmp	r3, #4
 8007540:	d107      	bne.n	8007552 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007550:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e005      	b.n	8007562 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007556:	893b      	ldrh	r3, [r7, #8]
 8007558:	b2da      	uxtb	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007560:	2300      	movs	r3, #0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3718      	adds	r7, #24
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
 800756a:	bf00      	nop
 800756c:	00010002 	.word	0x00010002

08007570 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b088      	sub	sp, #32
 8007574:	af02      	add	r7, sp, #8
 8007576:	60f8      	str	r0, [r7, #12]
 8007578:	4608      	mov	r0, r1
 800757a:	4611      	mov	r1, r2
 800757c:	461a      	mov	r2, r3
 800757e:	4603      	mov	r3, r0
 8007580:	817b      	strh	r3, [r7, #10]
 8007582:	460b      	mov	r3, r1
 8007584:	813b      	strh	r3, [r7, #8]
 8007586:	4613      	mov	r3, r2
 8007588:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007598:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80075aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	6a3b      	ldr	r3, [r7, #32]
 80075b0:	2200      	movs	r2, #0
 80075b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f000 f8c2 	bl	8007740 <I2C_WaitOnFlagUntilTimeout>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00d      	beq.n	80075de <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075d0:	d103      	bne.n	80075da <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e0aa      	b.n	8007734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80075de:	897b      	ldrh	r3, [r7, #10]
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	461a      	mov	r2, r3
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80075ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80075ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f0:	6a3a      	ldr	r2, [r7, #32]
 80075f2:	4952      	ldr	r1, [pc, #328]	; (800773c <I2C_RequestMemoryRead+0x1cc>)
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f000 f8fa 	bl	80077ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80075fa:	4603      	mov	r3, r0
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d001      	beq.n	8007604 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e097      	b.n	8007734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007604:	2300      	movs	r3, #0
 8007606:	617b      	str	r3, [r7, #20]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	695b      	ldr	r3, [r3, #20]
 800760e:	617b      	str	r3, [r7, #20]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	699b      	ldr	r3, [r3, #24]
 8007616:	617b      	str	r3, [r7, #20]
 8007618:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800761a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800761c:	6a39      	ldr	r1, [r7, #32]
 800761e:	68f8      	ldr	r0, [r7, #12]
 8007620:	f000 f964 	bl	80078ec <I2C_WaitOnTXEFlagUntilTimeout>
 8007624:	4603      	mov	r3, r0
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00d      	beq.n	8007646 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800762e:	2b04      	cmp	r3, #4
 8007630:	d107      	bne.n	8007642 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007640:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	e076      	b.n	8007734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007646:	88fb      	ldrh	r3, [r7, #6]
 8007648:	2b01      	cmp	r3, #1
 800764a:	d105      	bne.n	8007658 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800764c:	893b      	ldrh	r3, [r7, #8]
 800764e:	b2da      	uxtb	r2, r3
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	611a      	str	r2, [r3, #16]
 8007656:	e021      	b.n	800769c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007658:	893b      	ldrh	r3, [r7, #8]
 800765a:	0a1b      	lsrs	r3, r3, #8
 800765c:	b29b      	uxth	r3, r3
 800765e:	b2da      	uxtb	r2, r3
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007666:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007668:	6a39      	ldr	r1, [r7, #32]
 800766a:	68f8      	ldr	r0, [r7, #12]
 800766c:	f000 f93e 	bl	80078ec <I2C_WaitOnTXEFlagUntilTimeout>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d00d      	beq.n	8007692 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800767a:	2b04      	cmp	r3, #4
 800767c:	d107      	bne.n	800768e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800768c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e050      	b.n	8007734 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007692:	893b      	ldrh	r3, [r7, #8]
 8007694:	b2da      	uxtb	r2, r3
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800769c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800769e:	6a39      	ldr	r1, [r7, #32]
 80076a0:	68f8      	ldr	r0, [r7, #12]
 80076a2:	f000 f923 	bl	80078ec <I2C_WaitOnTXEFlagUntilTimeout>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d00d      	beq.n	80076c8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b0:	2b04      	cmp	r3, #4
 80076b2:	d107      	bne.n	80076c4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076c2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80076c4:	2301      	movs	r3, #1
 80076c6:	e035      	b.n	8007734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076d6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80076d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076da:	9300      	str	r3, [sp, #0]
 80076dc:	6a3b      	ldr	r3, [r7, #32]
 80076de:	2200      	movs	r2, #0
 80076e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80076e4:	68f8      	ldr	r0, [r7, #12]
 80076e6:	f000 f82b 	bl	8007740 <I2C_WaitOnFlagUntilTimeout>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00d      	beq.n	800770c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076fe:	d103      	bne.n	8007708 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007706:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e013      	b.n	8007734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800770c:	897b      	ldrh	r3, [r7, #10]
 800770e:	b2db      	uxtb	r3, r3
 8007710:	f043 0301 	orr.w	r3, r3, #1
 8007714:	b2da      	uxtb	r2, r3
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800771c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771e:	6a3a      	ldr	r2, [r7, #32]
 8007720:	4906      	ldr	r1, [pc, #24]	; (800773c <I2C_RequestMemoryRead+0x1cc>)
 8007722:	68f8      	ldr	r0, [r7, #12]
 8007724:	f000 f863 	bl	80077ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e000      	b.n	8007734 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	3718      	adds	r7, #24
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}
 800773c:	00010002 	.word	0x00010002

08007740 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	60f8      	str	r0, [r7, #12]
 8007748:	60b9      	str	r1, [r7, #8]
 800774a:	603b      	str	r3, [r7, #0]
 800774c:	4613      	mov	r3, r2
 800774e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007750:	e025      	b.n	800779e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007758:	d021      	beq.n	800779e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800775a:	f7fe feff 	bl	800655c <HAL_GetTick>
 800775e:	4602      	mov	r2, r0
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	1ad3      	subs	r3, r2, r3
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	429a      	cmp	r2, r3
 8007768:	d302      	bcc.n	8007770 <I2C_WaitOnFlagUntilTimeout+0x30>
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d116      	bne.n	800779e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2200      	movs	r2, #0
 8007774:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2220      	movs	r2, #32
 800777a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2200      	movs	r2, #0
 8007782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800778a:	f043 0220 	orr.w	r2, r3, #32
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	e023      	b.n	80077e6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	0c1b      	lsrs	r3, r3, #16
 80077a2:	b2db      	uxtb	r3, r3
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d10d      	bne.n	80077c4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	695b      	ldr	r3, [r3, #20]
 80077ae:	43da      	mvns	r2, r3
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	4013      	ands	r3, r2
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	bf0c      	ite	eq
 80077ba:	2301      	moveq	r3, #1
 80077bc:	2300      	movne	r3, #0
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	461a      	mov	r2, r3
 80077c2:	e00c      	b.n	80077de <I2C_WaitOnFlagUntilTimeout+0x9e>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	43da      	mvns	r2, r3
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	4013      	ands	r3, r2
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	bf0c      	ite	eq
 80077d6:	2301      	moveq	r3, #1
 80077d8:	2300      	movne	r3, #0
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	461a      	mov	r2, r3
 80077de:	79fb      	ldrb	r3, [r7, #7]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d0b6      	beq.n	8007752 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}

080077ee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80077ee:	b580      	push	{r7, lr}
 80077f0:	b084      	sub	sp, #16
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	60f8      	str	r0, [r7, #12]
 80077f6:	60b9      	str	r1, [r7, #8]
 80077f8:	607a      	str	r2, [r7, #4]
 80077fa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80077fc:	e051      	b.n	80078a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	695b      	ldr	r3, [r3, #20]
 8007804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800780c:	d123      	bne.n	8007856 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800781c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007826:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2200      	movs	r2, #0
 800782c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2220      	movs	r2, #32
 8007832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2200      	movs	r2, #0
 800783a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007842:	f043 0204 	orr.w	r2, r3, #4
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e046      	b.n	80078e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800785c:	d021      	beq.n	80078a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800785e:	f7fe fe7d 	bl	800655c <HAL_GetTick>
 8007862:	4602      	mov	r2, r0
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	1ad3      	subs	r3, r2, r3
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	429a      	cmp	r2, r3
 800786c:	d302      	bcc.n	8007874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d116      	bne.n	80078a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2200      	movs	r2, #0
 8007878:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2220      	movs	r2, #32
 800787e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2200      	movs	r2, #0
 8007886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800788e:	f043 0220 	orr.w	r2, r3, #32
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2200      	movs	r2, #0
 800789a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e020      	b.n	80078e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	0c1b      	lsrs	r3, r3, #16
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d10c      	bne.n	80078c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	695b      	ldr	r3, [r3, #20]
 80078b2:	43da      	mvns	r2, r3
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	4013      	ands	r3, r2
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	bf14      	ite	ne
 80078be:	2301      	movne	r3, #1
 80078c0:	2300      	moveq	r3, #0
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	e00b      	b.n	80078de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	699b      	ldr	r3, [r3, #24]
 80078cc:	43da      	mvns	r2, r3
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	4013      	ands	r3, r2
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	bf14      	ite	ne
 80078d8:	2301      	movne	r3, #1
 80078da:	2300      	moveq	r3, #0
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d18d      	bne.n	80077fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80078e2:	2300      	movs	r3, #0
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3710      	adds	r7, #16
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b084      	sub	sp, #16
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	60f8      	str	r0, [r7, #12]
 80078f4:	60b9      	str	r1, [r7, #8]
 80078f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80078f8:	e02d      	b.n	8007956 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80078fa:	68f8      	ldr	r0, [r7, #12]
 80078fc:	f000 f8ce 	bl	8007a9c <I2C_IsAcknowledgeFailed>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d001      	beq.n	800790a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007906:	2301      	movs	r3, #1
 8007908:	e02d      	b.n	8007966 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007910:	d021      	beq.n	8007956 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007912:	f7fe fe23 	bl	800655c <HAL_GetTick>
 8007916:	4602      	mov	r2, r0
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	1ad3      	subs	r3, r2, r3
 800791c:	68ba      	ldr	r2, [r7, #8]
 800791e:	429a      	cmp	r2, r3
 8007920:	d302      	bcc.n	8007928 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d116      	bne.n	8007956 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2200      	movs	r2, #0
 800792c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2220      	movs	r2, #32
 8007932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007942:	f043 0220 	orr.w	r2, r3, #32
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2200      	movs	r2, #0
 800794e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	e007      	b.n	8007966 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007960:	2b80      	cmp	r3, #128	; 0x80
 8007962:	d1ca      	bne.n	80078fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007964:	2300      	movs	r3, #0
}
 8007966:	4618      	mov	r0, r3
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}

0800796e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800796e:	b580      	push	{r7, lr}
 8007970:	b084      	sub	sp, #16
 8007972:	af00      	add	r7, sp, #0
 8007974:	60f8      	str	r0, [r7, #12]
 8007976:	60b9      	str	r1, [r7, #8]
 8007978:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800797a:	e02d      	b.n	80079d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800797c:	68f8      	ldr	r0, [r7, #12]
 800797e:	f000 f88d 	bl	8007a9c <I2C_IsAcknowledgeFailed>
 8007982:	4603      	mov	r3, r0
 8007984:	2b00      	cmp	r3, #0
 8007986:	d001      	beq.n	800798c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007988:	2301      	movs	r3, #1
 800798a:	e02d      	b.n	80079e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007992:	d021      	beq.n	80079d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007994:	f7fe fde2 	bl	800655c <HAL_GetTick>
 8007998:	4602      	mov	r2, r0
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	1ad3      	subs	r3, r2, r3
 800799e:	68ba      	ldr	r2, [r7, #8]
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d302      	bcc.n	80079aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d116      	bne.n	80079d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2200      	movs	r2, #0
 80079ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2220      	movs	r2, #32
 80079b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c4:	f043 0220 	orr.w	r2, r3, #32
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e007      	b.n	80079e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	695b      	ldr	r3, [r3, #20]
 80079de:	f003 0304 	and.w	r3, r3, #4
 80079e2:	2b04      	cmp	r3, #4
 80079e4:	d1ca      	bne.n	800797c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80079e6:	2300      	movs	r3, #0
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3710      	adds	r7, #16
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	60f8      	str	r0, [r7, #12]
 80079f8:	60b9      	str	r1, [r7, #8]
 80079fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80079fc:	e042      	b.n	8007a84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	695b      	ldr	r3, [r3, #20]
 8007a04:	f003 0310 	and.w	r3, r3, #16
 8007a08:	2b10      	cmp	r3, #16
 8007a0a:	d119      	bne.n	8007a40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f06f 0210 	mvn.w	r2, #16
 8007a14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2220      	movs	r2, #32
 8007a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e029      	b.n	8007a94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a40:	f7fe fd8c 	bl	800655c <HAL_GetTick>
 8007a44:	4602      	mov	r2, r0
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	1ad3      	subs	r3, r2, r3
 8007a4a:	68ba      	ldr	r2, [r7, #8]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d302      	bcc.n	8007a56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d116      	bne.n	8007a84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2220      	movs	r2, #32
 8007a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a70:	f043 0220 	orr.w	r2, r3, #32
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	e007      	b.n	8007a94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a8e:	2b40      	cmp	r3, #64	; 0x40
 8007a90:	d1b5      	bne.n	80079fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007a92:	2300      	movs	r3, #0
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3710      	adds	r7, #16
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	695b      	ldr	r3, [r3, #20]
 8007aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ab2:	d11b      	bne.n	8007aec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007abc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2220      	movs	r2, #32
 8007ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad8:	f043 0204 	orr.w	r2, r3, #4
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e000      	b.n	8007aee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007aec:	2300      	movs	r3, #0
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	370c      	adds	r7, #12
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
	...

08007afc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b086      	sub	sp, #24
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d101      	bne.n	8007b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e267      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 0301 	and.w	r3, r3, #1
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d075      	beq.n	8007c06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007b1a:	4b88      	ldr	r3, [pc, #544]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	f003 030c 	and.w	r3, r3, #12
 8007b22:	2b04      	cmp	r3, #4
 8007b24:	d00c      	beq.n	8007b40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b26:	4b85      	ldr	r3, [pc, #532]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007b2e:	2b08      	cmp	r3, #8
 8007b30:	d112      	bne.n	8007b58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b32:	4b82      	ldr	r3, [pc, #520]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b3e:	d10b      	bne.n	8007b58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b40:	4b7e      	ldr	r3, [pc, #504]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d05b      	beq.n	8007c04 <HAL_RCC_OscConfig+0x108>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d157      	bne.n	8007c04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e242      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b60:	d106      	bne.n	8007b70 <HAL_RCC_OscConfig+0x74>
 8007b62:	4b76      	ldr	r3, [pc, #472]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a75      	ldr	r2, [pc, #468]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b6c:	6013      	str	r3, [r2, #0]
 8007b6e:	e01d      	b.n	8007bac <HAL_RCC_OscConfig+0xb0>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b78:	d10c      	bne.n	8007b94 <HAL_RCC_OscConfig+0x98>
 8007b7a:	4b70      	ldr	r3, [pc, #448]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a6f      	ldr	r2, [pc, #444]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b84:	6013      	str	r3, [r2, #0]
 8007b86:	4b6d      	ldr	r3, [pc, #436]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a6c      	ldr	r2, [pc, #432]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b90:	6013      	str	r3, [r2, #0]
 8007b92:	e00b      	b.n	8007bac <HAL_RCC_OscConfig+0xb0>
 8007b94:	4b69      	ldr	r3, [pc, #420]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a68      	ldr	r2, [pc, #416]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007b9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b9e:	6013      	str	r3, [r2, #0]
 8007ba0:	4b66      	ldr	r3, [pc, #408]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a65      	ldr	r2, [pc, #404]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007ba6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007baa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d013      	beq.n	8007bdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bb4:	f7fe fcd2 	bl	800655c <HAL_GetTick>
 8007bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bba:	e008      	b.n	8007bce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007bbc:	f7fe fcce 	bl	800655c <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b64      	cmp	r3, #100	; 0x64
 8007bc8:	d901      	bls.n	8007bce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e207      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bce:	4b5b      	ldr	r3, [pc, #364]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d0f0      	beq.n	8007bbc <HAL_RCC_OscConfig+0xc0>
 8007bda:	e014      	b.n	8007c06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bdc:	f7fe fcbe 	bl	800655c <HAL_GetTick>
 8007be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007be2:	e008      	b.n	8007bf6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007be4:	f7fe fcba 	bl	800655c <HAL_GetTick>
 8007be8:	4602      	mov	r2, r0
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	1ad3      	subs	r3, r2, r3
 8007bee:	2b64      	cmp	r3, #100	; 0x64
 8007bf0:	d901      	bls.n	8007bf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007bf2:	2303      	movs	r3, #3
 8007bf4:	e1f3      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007bf6:	4b51      	ldr	r3, [pc, #324]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d1f0      	bne.n	8007be4 <HAL_RCC_OscConfig+0xe8>
 8007c02:	e000      	b.n	8007c06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f003 0302 	and.w	r3, r3, #2
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d063      	beq.n	8007cda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007c12:	4b4a      	ldr	r3, [pc, #296]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	f003 030c 	and.w	r3, r3, #12
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d00b      	beq.n	8007c36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c1e:	4b47      	ldr	r3, [pc, #284]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007c26:	2b08      	cmp	r3, #8
 8007c28:	d11c      	bne.n	8007c64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c2a:	4b44      	ldr	r3, [pc, #272]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d116      	bne.n	8007c64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c36:	4b41      	ldr	r3, [pc, #260]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 0302 	and.w	r3, r3, #2
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d005      	beq.n	8007c4e <HAL_RCC_OscConfig+0x152>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	68db      	ldr	r3, [r3, #12]
 8007c46:	2b01      	cmp	r3, #1
 8007c48:	d001      	beq.n	8007c4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e1c7      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c4e:	4b3b      	ldr	r3, [pc, #236]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	691b      	ldr	r3, [r3, #16]
 8007c5a:	00db      	lsls	r3, r3, #3
 8007c5c:	4937      	ldr	r1, [pc, #220]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c62:	e03a      	b.n	8007cda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d020      	beq.n	8007cae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c6c:	4b34      	ldr	r3, [pc, #208]	; (8007d40 <HAL_RCC_OscConfig+0x244>)
 8007c6e:	2201      	movs	r2, #1
 8007c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c72:	f7fe fc73 	bl	800655c <HAL_GetTick>
 8007c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c78:	e008      	b.n	8007c8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c7a:	f7fe fc6f 	bl	800655c <HAL_GetTick>
 8007c7e:	4602      	mov	r2, r0
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	1ad3      	subs	r3, r2, r3
 8007c84:	2b02      	cmp	r3, #2
 8007c86:	d901      	bls.n	8007c8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007c88:	2303      	movs	r3, #3
 8007c8a:	e1a8      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c8c:	4b2b      	ldr	r3, [pc, #172]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f003 0302 	and.w	r3, r3, #2
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d0f0      	beq.n	8007c7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c98:	4b28      	ldr	r3, [pc, #160]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	691b      	ldr	r3, [r3, #16]
 8007ca4:	00db      	lsls	r3, r3, #3
 8007ca6:	4925      	ldr	r1, [pc, #148]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	600b      	str	r3, [r1, #0]
 8007cac:	e015      	b.n	8007cda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007cae:	4b24      	ldr	r3, [pc, #144]	; (8007d40 <HAL_RCC_OscConfig+0x244>)
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb4:	f7fe fc52 	bl	800655c <HAL_GetTick>
 8007cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cba:	e008      	b.n	8007cce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007cbc:	f7fe fc4e 	bl	800655c <HAL_GetTick>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	2b02      	cmp	r3, #2
 8007cc8:	d901      	bls.n	8007cce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007cca:	2303      	movs	r3, #3
 8007ccc:	e187      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cce:	4b1b      	ldr	r3, [pc, #108]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f003 0302 	and.w	r3, r3, #2
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d1f0      	bne.n	8007cbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f003 0308 	and.w	r3, r3, #8
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d036      	beq.n	8007d54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	695b      	ldr	r3, [r3, #20]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d016      	beq.n	8007d1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cee:	4b15      	ldr	r3, [pc, #84]	; (8007d44 <HAL_RCC_OscConfig+0x248>)
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cf4:	f7fe fc32 	bl	800655c <HAL_GetTick>
 8007cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cfa:	e008      	b.n	8007d0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007cfc:	f7fe fc2e 	bl	800655c <HAL_GetTick>
 8007d00:	4602      	mov	r2, r0
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	1ad3      	subs	r3, r2, r3
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	d901      	bls.n	8007d0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007d0a:	2303      	movs	r3, #3
 8007d0c:	e167      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d0e:	4b0b      	ldr	r3, [pc, #44]	; (8007d3c <HAL_RCC_OscConfig+0x240>)
 8007d10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d12:	f003 0302 	and.w	r3, r3, #2
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d0f0      	beq.n	8007cfc <HAL_RCC_OscConfig+0x200>
 8007d1a:	e01b      	b.n	8007d54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d1c:	4b09      	ldr	r3, [pc, #36]	; (8007d44 <HAL_RCC_OscConfig+0x248>)
 8007d1e:	2200      	movs	r2, #0
 8007d20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d22:	f7fe fc1b 	bl	800655c <HAL_GetTick>
 8007d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d28:	e00e      	b.n	8007d48 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d2a:	f7fe fc17 	bl	800655c <HAL_GetTick>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	1ad3      	subs	r3, r2, r3
 8007d34:	2b02      	cmp	r3, #2
 8007d36:	d907      	bls.n	8007d48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	e150      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
 8007d3c:	40023800 	.word	0x40023800
 8007d40:	42470000 	.word	0x42470000
 8007d44:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d48:	4b88      	ldr	r3, [pc, #544]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007d4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d4c:	f003 0302 	and.w	r3, r3, #2
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d1ea      	bne.n	8007d2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 0304 	and.w	r3, r3, #4
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	f000 8097 	beq.w	8007e90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d62:	2300      	movs	r3, #0
 8007d64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d66:	4b81      	ldr	r3, [pc, #516]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d10f      	bne.n	8007d92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d72:	2300      	movs	r3, #0
 8007d74:	60bb      	str	r3, [r7, #8]
 8007d76:	4b7d      	ldr	r3, [pc, #500]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d7a:	4a7c      	ldr	r2, [pc, #496]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007d7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d80:	6413      	str	r3, [r2, #64]	; 0x40
 8007d82:	4b7a      	ldr	r3, [pc, #488]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d8a:	60bb      	str	r3, [r7, #8]
 8007d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d92:	4b77      	ldr	r3, [pc, #476]	; (8007f70 <HAL_RCC_OscConfig+0x474>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d118      	bne.n	8007dd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d9e:	4b74      	ldr	r3, [pc, #464]	; (8007f70 <HAL_RCC_OscConfig+0x474>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a73      	ldr	r2, [pc, #460]	; (8007f70 <HAL_RCC_OscConfig+0x474>)
 8007da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007da8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007daa:	f7fe fbd7 	bl	800655c <HAL_GetTick>
 8007dae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007db0:	e008      	b.n	8007dc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007db2:	f7fe fbd3 	bl	800655c <HAL_GetTick>
 8007db6:	4602      	mov	r2, r0
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	1ad3      	subs	r3, r2, r3
 8007dbc:	2b02      	cmp	r3, #2
 8007dbe:	d901      	bls.n	8007dc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007dc0:	2303      	movs	r3, #3
 8007dc2:	e10c      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007dc4:	4b6a      	ldr	r3, [pc, #424]	; (8007f70 <HAL_RCC_OscConfig+0x474>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d0f0      	beq.n	8007db2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d106      	bne.n	8007de6 <HAL_RCC_OscConfig+0x2ea>
 8007dd8:	4b64      	ldr	r3, [pc, #400]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ddc:	4a63      	ldr	r2, [pc, #396]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007dde:	f043 0301 	orr.w	r3, r3, #1
 8007de2:	6713      	str	r3, [r2, #112]	; 0x70
 8007de4:	e01c      	b.n	8007e20 <HAL_RCC_OscConfig+0x324>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	2b05      	cmp	r3, #5
 8007dec:	d10c      	bne.n	8007e08 <HAL_RCC_OscConfig+0x30c>
 8007dee:	4b5f      	ldr	r3, [pc, #380]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007df2:	4a5e      	ldr	r2, [pc, #376]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007df4:	f043 0304 	orr.w	r3, r3, #4
 8007df8:	6713      	str	r3, [r2, #112]	; 0x70
 8007dfa:	4b5c      	ldr	r3, [pc, #368]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dfe:	4a5b      	ldr	r2, [pc, #364]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007e00:	f043 0301 	orr.w	r3, r3, #1
 8007e04:	6713      	str	r3, [r2, #112]	; 0x70
 8007e06:	e00b      	b.n	8007e20 <HAL_RCC_OscConfig+0x324>
 8007e08:	4b58      	ldr	r3, [pc, #352]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e0c:	4a57      	ldr	r2, [pc, #348]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007e0e:	f023 0301 	bic.w	r3, r3, #1
 8007e12:	6713      	str	r3, [r2, #112]	; 0x70
 8007e14:	4b55      	ldr	r3, [pc, #340]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e18:	4a54      	ldr	r2, [pc, #336]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007e1a:	f023 0304 	bic.w	r3, r3, #4
 8007e1e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d015      	beq.n	8007e54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e28:	f7fe fb98 	bl	800655c <HAL_GetTick>
 8007e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e2e:	e00a      	b.n	8007e46 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e30:	f7fe fb94 	bl	800655c <HAL_GetTick>
 8007e34:	4602      	mov	r2, r0
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	1ad3      	subs	r3, r2, r3
 8007e3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d901      	bls.n	8007e46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007e42:	2303      	movs	r3, #3
 8007e44:	e0cb      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e46:	4b49      	ldr	r3, [pc, #292]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e4a:	f003 0302 	and.w	r3, r3, #2
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d0ee      	beq.n	8007e30 <HAL_RCC_OscConfig+0x334>
 8007e52:	e014      	b.n	8007e7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e54:	f7fe fb82 	bl	800655c <HAL_GetTick>
 8007e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e5a:	e00a      	b.n	8007e72 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e5c:	f7fe fb7e 	bl	800655c <HAL_GetTick>
 8007e60:	4602      	mov	r2, r0
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	1ad3      	subs	r3, r2, r3
 8007e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d901      	bls.n	8007e72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007e6e:	2303      	movs	r3, #3
 8007e70:	e0b5      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e72:	4b3e      	ldr	r3, [pc, #248]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e76:	f003 0302 	and.w	r3, r3, #2
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d1ee      	bne.n	8007e5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e7e:	7dfb      	ldrb	r3, [r7, #23]
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d105      	bne.n	8007e90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e84:	4b39      	ldr	r3, [pc, #228]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e88:	4a38      	ldr	r2, [pc, #224]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007e8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e8e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	699b      	ldr	r3, [r3, #24]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	f000 80a1 	beq.w	8007fdc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e9a:	4b34      	ldr	r3, [pc, #208]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	f003 030c 	and.w	r3, r3, #12
 8007ea2:	2b08      	cmp	r3, #8
 8007ea4:	d05c      	beq.n	8007f60 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	699b      	ldr	r3, [r3, #24]
 8007eaa:	2b02      	cmp	r3, #2
 8007eac:	d141      	bne.n	8007f32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007eae:	4b31      	ldr	r3, [pc, #196]	; (8007f74 <HAL_RCC_OscConfig+0x478>)
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eb4:	f7fe fb52 	bl	800655c <HAL_GetTick>
 8007eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007eba:	e008      	b.n	8007ece <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ebc:	f7fe fb4e 	bl	800655c <HAL_GetTick>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	2b02      	cmp	r3, #2
 8007ec8:	d901      	bls.n	8007ece <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007eca:	2303      	movs	r3, #3
 8007ecc:	e087      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ece:	4b27      	ldr	r3, [pc, #156]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d1f0      	bne.n	8007ebc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	69da      	ldr	r2, [r3, #28]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6a1b      	ldr	r3, [r3, #32]
 8007ee2:	431a      	orrs	r2, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee8:	019b      	lsls	r3, r3, #6
 8007eea:	431a      	orrs	r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ef0:	085b      	lsrs	r3, r3, #1
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	041b      	lsls	r3, r3, #16
 8007ef6:	431a      	orrs	r2, r3
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007efc:	061b      	lsls	r3, r3, #24
 8007efe:	491b      	ldr	r1, [pc, #108]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007f00:	4313      	orrs	r3, r2
 8007f02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f04:	4b1b      	ldr	r3, [pc, #108]	; (8007f74 <HAL_RCC_OscConfig+0x478>)
 8007f06:	2201      	movs	r2, #1
 8007f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f0a:	f7fe fb27 	bl	800655c <HAL_GetTick>
 8007f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f10:	e008      	b.n	8007f24 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f12:	f7fe fb23 	bl	800655c <HAL_GetTick>
 8007f16:	4602      	mov	r2, r0
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	1ad3      	subs	r3, r2, r3
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d901      	bls.n	8007f24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007f20:	2303      	movs	r3, #3
 8007f22:	e05c      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f24:	4b11      	ldr	r3, [pc, #68]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d0f0      	beq.n	8007f12 <HAL_RCC_OscConfig+0x416>
 8007f30:	e054      	b.n	8007fdc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f32:	4b10      	ldr	r3, [pc, #64]	; (8007f74 <HAL_RCC_OscConfig+0x478>)
 8007f34:	2200      	movs	r2, #0
 8007f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f38:	f7fe fb10 	bl	800655c <HAL_GetTick>
 8007f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f3e:	e008      	b.n	8007f52 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f40:	f7fe fb0c 	bl	800655c <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d901      	bls.n	8007f52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e045      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f52:	4b06      	ldr	r3, [pc, #24]	; (8007f6c <HAL_RCC_OscConfig+0x470>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d1f0      	bne.n	8007f40 <HAL_RCC_OscConfig+0x444>
 8007f5e:	e03d      	b.n	8007fdc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	699b      	ldr	r3, [r3, #24]
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d107      	bne.n	8007f78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e038      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
 8007f6c:	40023800 	.word	0x40023800
 8007f70:	40007000 	.word	0x40007000
 8007f74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007f78:	4b1b      	ldr	r3, [pc, #108]	; (8007fe8 <HAL_RCC_OscConfig+0x4ec>)
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	699b      	ldr	r3, [r3, #24]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d028      	beq.n	8007fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d121      	bne.n	8007fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d11a      	bne.n	8007fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007fa2:	68fa      	ldr	r2, [r7, #12]
 8007fa4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007fa8:	4013      	ands	r3, r2
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007fae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d111      	bne.n	8007fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fbe:	085b      	lsrs	r3, r3, #1
 8007fc0:	3b01      	subs	r3, #1
 8007fc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d107      	bne.n	8007fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d001      	beq.n	8007fdc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e000      	b.n	8007fde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007fdc:	2300      	movs	r3, #0
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3718      	adds	r7, #24
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	bf00      	nop
 8007fe8:	40023800 	.word	0x40023800

08007fec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b084      	sub	sp, #16
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d101      	bne.n	8008000 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	e0cc      	b.n	800819a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008000:	4b68      	ldr	r3, [pc, #416]	; (80081a4 <HAL_RCC_ClockConfig+0x1b8>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f003 0307 	and.w	r3, r3, #7
 8008008:	683a      	ldr	r2, [r7, #0]
 800800a:	429a      	cmp	r2, r3
 800800c:	d90c      	bls.n	8008028 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800800e:	4b65      	ldr	r3, [pc, #404]	; (80081a4 <HAL_RCC_ClockConfig+0x1b8>)
 8008010:	683a      	ldr	r2, [r7, #0]
 8008012:	b2d2      	uxtb	r2, r2
 8008014:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008016:	4b63      	ldr	r3, [pc, #396]	; (80081a4 <HAL_RCC_ClockConfig+0x1b8>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f003 0307 	and.w	r3, r3, #7
 800801e:	683a      	ldr	r2, [r7, #0]
 8008020:	429a      	cmp	r2, r3
 8008022:	d001      	beq.n	8008028 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	e0b8      	b.n	800819a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f003 0302 	and.w	r3, r3, #2
 8008030:	2b00      	cmp	r3, #0
 8008032:	d020      	beq.n	8008076 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f003 0304 	and.w	r3, r3, #4
 800803c:	2b00      	cmp	r3, #0
 800803e:	d005      	beq.n	800804c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008040:	4b59      	ldr	r3, [pc, #356]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	4a58      	ldr	r2, [pc, #352]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008046:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800804a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f003 0308 	and.w	r3, r3, #8
 8008054:	2b00      	cmp	r3, #0
 8008056:	d005      	beq.n	8008064 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008058:	4b53      	ldr	r3, [pc, #332]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	4a52      	ldr	r2, [pc, #328]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 800805e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008062:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008064:	4b50      	ldr	r3, [pc, #320]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	494d      	ldr	r1, [pc, #308]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008072:	4313      	orrs	r3, r2
 8008074:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f003 0301 	and.w	r3, r3, #1
 800807e:	2b00      	cmp	r3, #0
 8008080:	d044      	beq.n	800810c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	2b01      	cmp	r3, #1
 8008088:	d107      	bne.n	800809a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800808a:	4b47      	ldr	r3, [pc, #284]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008092:	2b00      	cmp	r3, #0
 8008094:	d119      	bne.n	80080ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	e07f      	b.n	800819a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d003      	beq.n	80080aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80080a6:	2b03      	cmp	r3, #3
 80080a8:	d107      	bne.n	80080ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080aa:	4b3f      	ldr	r3, [pc, #252]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d109      	bne.n	80080ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	e06f      	b.n	800819a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080ba:	4b3b      	ldr	r3, [pc, #236]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f003 0302 	and.w	r3, r3, #2
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d101      	bne.n	80080ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	e067      	b.n	800819a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80080ca:	4b37      	ldr	r3, [pc, #220]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	f023 0203 	bic.w	r2, r3, #3
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	4934      	ldr	r1, [pc, #208]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 80080d8:	4313      	orrs	r3, r2
 80080da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80080dc:	f7fe fa3e 	bl	800655c <HAL_GetTick>
 80080e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080e2:	e00a      	b.n	80080fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080e4:	f7fe fa3a 	bl	800655c <HAL_GetTick>
 80080e8:	4602      	mov	r2, r0
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	1ad3      	subs	r3, r2, r3
 80080ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d901      	bls.n	80080fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80080f6:	2303      	movs	r3, #3
 80080f8:	e04f      	b.n	800819a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080fa:	4b2b      	ldr	r3, [pc, #172]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	f003 020c 	and.w	r2, r3, #12
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	009b      	lsls	r3, r3, #2
 8008108:	429a      	cmp	r2, r3
 800810a:	d1eb      	bne.n	80080e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800810c:	4b25      	ldr	r3, [pc, #148]	; (80081a4 <HAL_RCC_ClockConfig+0x1b8>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f003 0307 	and.w	r3, r3, #7
 8008114:	683a      	ldr	r2, [r7, #0]
 8008116:	429a      	cmp	r2, r3
 8008118:	d20c      	bcs.n	8008134 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800811a:	4b22      	ldr	r3, [pc, #136]	; (80081a4 <HAL_RCC_ClockConfig+0x1b8>)
 800811c:	683a      	ldr	r2, [r7, #0]
 800811e:	b2d2      	uxtb	r2, r2
 8008120:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008122:	4b20      	ldr	r3, [pc, #128]	; (80081a4 <HAL_RCC_ClockConfig+0x1b8>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 0307 	and.w	r3, r3, #7
 800812a:	683a      	ldr	r2, [r7, #0]
 800812c:	429a      	cmp	r2, r3
 800812e:	d001      	beq.n	8008134 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008130:	2301      	movs	r3, #1
 8008132:	e032      	b.n	800819a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f003 0304 	and.w	r3, r3, #4
 800813c:	2b00      	cmp	r3, #0
 800813e:	d008      	beq.n	8008152 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008140:	4b19      	ldr	r3, [pc, #100]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	4916      	ldr	r1, [pc, #88]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 800814e:	4313      	orrs	r3, r2
 8008150:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f003 0308 	and.w	r3, r3, #8
 800815a:	2b00      	cmp	r3, #0
 800815c:	d009      	beq.n	8008172 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800815e:	4b12      	ldr	r3, [pc, #72]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	691b      	ldr	r3, [r3, #16]
 800816a:	00db      	lsls	r3, r3, #3
 800816c:	490e      	ldr	r1, [pc, #56]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 800816e:	4313      	orrs	r3, r2
 8008170:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008172:	f000 f821 	bl	80081b8 <HAL_RCC_GetSysClockFreq>
 8008176:	4602      	mov	r2, r0
 8008178:	4b0b      	ldr	r3, [pc, #44]	; (80081a8 <HAL_RCC_ClockConfig+0x1bc>)
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	091b      	lsrs	r3, r3, #4
 800817e:	f003 030f 	and.w	r3, r3, #15
 8008182:	490a      	ldr	r1, [pc, #40]	; (80081ac <HAL_RCC_ClockConfig+0x1c0>)
 8008184:	5ccb      	ldrb	r3, [r1, r3]
 8008186:	fa22 f303 	lsr.w	r3, r2, r3
 800818a:	4a09      	ldr	r2, [pc, #36]	; (80081b0 <HAL_RCC_ClockConfig+0x1c4>)
 800818c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800818e:	4b09      	ldr	r3, [pc, #36]	; (80081b4 <HAL_RCC_ClockConfig+0x1c8>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4618      	mov	r0, r3
 8008194:	f7fe f99e 	bl	80064d4 <HAL_InitTick>

  return HAL_OK;
 8008198:	2300      	movs	r3, #0
}
 800819a:	4618      	mov	r0, r3
 800819c:	3710      	adds	r7, #16
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}
 80081a2:	bf00      	nop
 80081a4:	40023c00 	.word	0x40023c00
 80081a8:	40023800 	.word	0x40023800
 80081ac:	080111a4 	.word	0x080111a4
 80081b0:	2000000c 	.word	0x2000000c
 80081b4:	20000014 	.word	0x20000014

080081b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80081b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80081bc:	b094      	sub	sp, #80	; 0x50
 80081be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80081c0:	2300      	movs	r3, #0
 80081c2:	647b      	str	r3, [r7, #68]	; 0x44
 80081c4:	2300      	movs	r3, #0
 80081c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081c8:	2300      	movs	r3, #0
 80081ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80081cc:	2300      	movs	r3, #0
 80081ce:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80081d0:	4b79      	ldr	r3, [pc, #484]	; (80083b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	f003 030c 	and.w	r3, r3, #12
 80081d8:	2b08      	cmp	r3, #8
 80081da:	d00d      	beq.n	80081f8 <HAL_RCC_GetSysClockFreq+0x40>
 80081dc:	2b08      	cmp	r3, #8
 80081de:	f200 80e1 	bhi.w	80083a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d002      	beq.n	80081ec <HAL_RCC_GetSysClockFreq+0x34>
 80081e6:	2b04      	cmp	r3, #4
 80081e8:	d003      	beq.n	80081f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80081ea:	e0db      	b.n	80083a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80081ec:	4b73      	ldr	r3, [pc, #460]	; (80083bc <HAL_RCC_GetSysClockFreq+0x204>)
 80081ee:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80081f0:	e0db      	b.n	80083aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80081f2:	4b73      	ldr	r3, [pc, #460]	; (80083c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80081f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80081f6:	e0d8      	b.n	80083aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80081f8:	4b6f      	ldr	r3, [pc, #444]	; (80083b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008200:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008202:	4b6d      	ldr	r3, [pc, #436]	; (80083b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800820a:	2b00      	cmp	r3, #0
 800820c:	d063      	beq.n	80082d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800820e:	4b6a      	ldr	r3, [pc, #424]	; (80083b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8008210:	685b      	ldr	r3, [r3, #4]
 8008212:	099b      	lsrs	r3, r3, #6
 8008214:	2200      	movs	r2, #0
 8008216:	63bb      	str	r3, [r7, #56]	; 0x38
 8008218:	63fa      	str	r2, [r7, #60]	; 0x3c
 800821a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800821c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008220:	633b      	str	r3, [r7, #48]	; 0x30
 8008222:	2300      	movs	r3, #0
 8008224:	637b      	str	r3, [r7, #52]	; 0x34
 8008226:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800822a:	4622      	mov	r2, r4
 800822c:	462b      	mov	r3, r5
 800822e:	f04f 0000 	mov.w	r0, #0
 8008232:	f04f 0100 	mov.w	r1, #0
 8008236:	0159      	lsls	r1, r3, #5
 8008238:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800823c:	0150      	lsls	r0, r2, #5
 800823e:	4602      	mov	r2, r0
 8008240:	460b      	mov	r3, r1
 8008242:	4621      	mov	r1, r4
 8008244:	1a51      	subs	r1, r2, r1
 8008246:	6139      	str	r1, [r7, #16]
 8008248:	4629      	mov	r1, r5
 800824a:	eb63 0301 	sbc.w	r3, r3, r1
 800824e:	617b      	str	r3, [r7, #20]
 8008250:	f04f 0200 	mov.w	r2, #0
 8008254:	f04f 0300 	mov.w	r3, #0
 8008258:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800825c:	4659      	mov	r1, fp
 800825e:	018b      	lsls	r3, r1, #6
 8008260:	4651      	mov	r1, sl
 8008262:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008266:	4651      	mov	r1, sl
 8008268:	018a      	lsls	r2, r1, #6
 800826a:	4651      	mov	r1, sl
 800826c:	ebb2 0801 	subs.w	r8, r2, r1
 8008270:	4659      	mov	r1, fp
 8008272:	eb63 0901 	sbc.w	r9, r3, r1
 8008276:	f04f 0200 	mov.w	r2, #0
 800827a:	f04f 0300 	mov.w	r3, #0
 800827e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008282:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008286:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800828a:	4690      	mov	r8, r2
 800828c:	4699      	mov	r9, r3
 800828e:	4623      	mov	r3, r4
 8008290:	eb18 0303 	adds.w	r3, r8, r3
 8008294:	60bb      	str	r3, [r7, #8]
 8008296:	462b      	mov	r3, r5
 8008298:	eb49 0303 	adc.w	r3, r9, r3
 800829c:	60fb      	str	r3, [r7, #12]
 800829e:	f04f 0200 	mov.w	r2, #0
 80082a2:	f04f 0300 	mov.w	r3, #0
 80082a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80082aa:	4629      	mov	r1, r5
 80082ac:	024b      	lsls	r3, r1, #9
 80082ae:	4621      	mov	r1, r4
 80082b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80082b4:	4621      	mov	r1, r4
 80082b6:	024a      	lsls	r2, r1, #9
 80082b8:	4610      	mov	r0, r2
 80082ba:	4619      	mov	r1, r3
 80082bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082be:	2200      	movs	r2, #0
 80082c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80082c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80082c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80082c8:	f7f8 fc8e 	bl	8000be8 <__aeabi_uldivmod>
 80082cc:	4602      	mov	r2, r0
 80082ce:	460b      	mov	r3, r1
 80082d0:	4613      	mov	r3, r2
 80082d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082d4:	e058      	b.n	8008388 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80082d6:	4b38      	ldr	r3, [pc, #224]	; (80083b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	099b      	lsrs	r3, r3, #6
 80082dc:	2200      	movs	r2, #0
 80082de:	4618      	mov	r0, r3
 80082e0:	4611      	mov	r1, r2
 80082e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80082e6:	623b      	str	r3, [r7, #32]
 80082e8:	2300      	movs	r3, #0
 80082ea:	627b      	str	r3, [r7, #36]	; 0x24
 80082ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80082f0:	4642      	mov	r2, r8
 80082f2:	464b      	mov	r3, r9
 80082f4:	f04f 0000 	mov.w	r0, #0
 80082f8:	f04f 0100 	mov.w	r1, #0
 80082fc:	0159      	lsls	r1, r3, #5
 80082fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008302:	0150      	lsls	r0, r2, #5
 8008304:	4602      	mov	r2, r0
 8008306:	460b      	mov	r3, r1
 8008308:	4641      	mov	r1, r8
 800830a:	ebb2 0a01 	subs.w	sl, r2, r1
 800830e:	4649      	mov	r1, r9
 8008310:	eb63 0b01 	sbc.w	fp, r3, r1
 8008314:	f04f 0200 	mov.w	r2, #0
 8008318:	f04f 0300 	mov.w	r3, #0
 800831c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008320:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008324:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008328:	ebb2 040a 	subs.w	r4, r2, sl
 800832c:	eb63 050b 	sbc.w	r5, r3, fp
 8008330:	f04f 0200 	mov.w	r2, #0
 8008334:	f04f 0300 	mov.w	r3, #0
 8008338:	00eb      	lsls	r3, r5, #3
 800833a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800833e:	00e2      	lsls	r2, r4, #3
 8008340:	4614      	mov	r4, r2
 8008342:	461d      	mov	r5, r3
 8008344:	4643      	mov	r3, r8
 8008346:	18e3      	adds	r3, r4, r3
 8008348:	603b      	str	r3, [r7, #0]
 800834a:	464b      	mov	r3, r9
 800834c:	eb45 0303 	adc.w	r3, r5, r3
 8008350:	607b      	str	r3, [r7, #4]
 8008352:	f04f 0200 	mov.w	r2, #0
 8008356:	f04f 0300 	mov.w	r3, #0
 800835a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800835e:	4629      	mov	r1, r5
 8008360:	028b      	lsls	r3, r1, #10
 8008362:	4621      	mov	r1, r4
 8008364:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008368:	4621      	mov	r1, r4
 800836a:	028a      	lsls	r2, r1, #10
 800836c:	4610      	mov	r0, r2
 800836e:	4619      	mov	r1, r3
 8008370:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008372:	2200      	movs	r2, #0
 8008374:	61bb      	str	r3, [r7, #24]
 8008376:	61fa      	str	r2, [r7, #28]
 8008378:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800837c:	f7f8 fc34 	bl	8000be8 <__aeabi_uldivmod>
 8008380:	4602      	mov	r2, r0
 8008382:	460b      	mov	r3, r1
 8008384:	4613      	mov	r3, r2
 8008386:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008388:	4b0b      	ldr	r3, [pc, #44]	; (80083b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	0c1b      	lsrs	r3, r3, #16
 800838e:	f003 0303 	and.w	r3, r3, #3
 8008392:	3301      	adds	r3, #1
 8008394:	005b      	lsls	r3, r3, #1
 8008396:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008398:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800839a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800839c:	fbb2 f3f3 	udiv	r3, r2, r3
 80083a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80083a2:	e002      	b.n	80083aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80083a4:	4b05      	ldr	r3, [pc, #20]	; (80083bc <HAL_RCC_GetSysClockFreq+0x204>)
 80083a6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80083a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80083aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3750      	adds	r7, #80	; 0x50
 80083b0:	46bd      	mov	sp, r7
 80083b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80083b6:	bf00      	nop
 80083b8:	40023800 	.word	0x40023800
 80083bc:	00f42400 	.word	0x00f42400
 80083c0:	007a1200 	.word	0x007a1200

080083c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80083c4:	b480      	push	{r7}
 80083c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80083c8:	4b03      	ldr	r3, [pc, #12]	; (80083d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80083ca:	681b      	ldr	r3, [r3, #0]
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
 80083d6:	bf00      	nop
 80083d8:	2000000c 	.word	0x2000000c

080083dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80083e0:	f7ff fff0 	bl	80083c4 <HAL_RCC_GetHCLKFreq>
 80083e4:	4602      	mov	r2, r0
 80083e6:	4b05      	ldr	r3, [pc, #20]	; (80083fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	0a9b      	lsrs	r3, r3, #10
 80083ec:	f003 0307 	and.w	r3, r3, #7
 80083f0:	4903      	ldr	r1, [pc, #12]	; (8008400 <HAL_RCC_GetPCLK1Freq+0x24>)
 80083f2:	5ccb      	ldrb	r3, [r1, r3]
 80083f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	40023800 	.word	0x40023800
 8008400:	080111b4 	.word	0x080111b4

08008404 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008408:	f7ff ffdc 	bl	80083c4 <HAL_RCC_GetHCLKFreq>
 800840c:	4602      	mov	r2, r0
 800840e:	4b05      	ldr	r3, [pc, #20]	; (8008424 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	0b5b      	lsrs	r3, r3, #13
 8008414:	f003 0307 	and.w	r3, r3, #7
 8008418:	4903      	ldr	r1, [pc, #12]	; (8008428 <HAL_RCC_GetPCLK2Freq+0x24>)
 800841a:	5ccb      	ldrb	r3, [r1, r3]
 800841c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008420:	4618      	mov	r0, r3
 8008422:	bd80      	pop	{r7, pc}
 8008424:	40023800 	.word	0x40023800
 8008428:	080111b4 	.word	0x080111b4

0800842c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b082      	sub	sp, #8
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d101      	bne.n	800843e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	e022      	b.n	8008484 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008444:	b2db      	uxtb	r3, r3
 8008446:	2b00      	cmp	r3, #0
 8008448:	d105      	bne.n	8008456 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2200      	movs	r2, #0
 800844e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f7fa fbbd 	bl	8002bd0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2203      	movs	r2, #3
 800845a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 f814 	bl	800848c <HAL_SD_InitCard>
 8008464:	4603      	mov	r3, r0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d001      	beq.n	800846e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	e00a      	b.n	8008484 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2200      	movs	r2, #0
 8008472:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2201      	movs	r2, #1
 800847e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008482:	2300      	movs	r3, #0
}
 8008484:	4618      	mov	r0, r3
 8008486:	3708      	adds	r7, #8
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}

0800848c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800848c:	b5b0      	push	{r4, r5, r7, lr}
 800848e:	b08e      	sub	sp, #56	; 0x38
 8008490:	af04      	add	r7, sp, #16
 8008492:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008494:	2300      	movs	r3, #0
 8008496:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008498:	2300      	movs	r3, #0
 800849a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800849c:	2300      	movs	r3, #0
 800849e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80084a0:	2300      	movs	r3, #0
 80084a2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80084a4:	2300      	movs	r3, #0
 80084a6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80084a8:	2376      	movs	r3, #118	; 0x76
 80084aa:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681d      	ldr	r5, [r3, #0]
 80084b0:	466c      	mov	r4, sp
 80084b2:	f107 0314 	add.w	r3, r7, #20
 80084b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80084ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80084be:	f107 0308 	add.w	r3, r7, #8
 80084c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084c4:	4628      	mov	r0, r5
 80084c6:	f002 f9b7 	bl	800a838 <SDIO_Init>
 80084ca:	4603      	mov	r3, r0
 80084cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80084d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d001      	beq.n	80084dc <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80084d8:	2301      	movs	r3, #1
 80084da:	e04f      	b.n	800857c <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80084dc:	4b29      	ldr	r3, [pc, #164]	; (8008584 <HAL_SD_InitCard+0xf8>)
 80084de:	2200      	movs	r2, #0
 80084e0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4618      	mov	r0, r3
 80084e8:	f002 f9ef 	bl	800a8ca <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80084ec:	4b25      	ldr	r3, [pc, #148]	; (8008584 <HAL_SD_InitCard+0xf8>)
 80084ee:	2201      	movs	r2, #1
 80084f0:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80084f2:	2002      	movs	r0, #2
 80084f4:	f7fe f83e 	bl	8006574 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f000 ff03 	bl	8009304 <SD_PowerON>
 80084fe:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008500:	6a3b      	ldr	r3, [r7, #32]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d00b      	beq.n	800851e <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2201      	movs	r2, #1
 800850a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008512:	6a3b      	ldr	r3, [r7, #32]
 8008514:	431a      	orrs	r2, r3
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	e02e      	b.n	800857c <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 fe22 	bl	8009168 <SD_InitCard>
 8008524:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008526:	6a3b      	ldr	r3, [r7, #32]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d00b      	beq.n	8008544 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008538:	6a3b      	ldr	r3, [r7, #32]
 800853a:	431a      	orrs	r2, r3
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	e01b      	b.n	800857c <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f44f 7100 	mov.w	r1, #512	; 0x200
 800854c:	4618      	mov	r0, r3
 800854e:	f002 fa4e 	bl	800a9ee <SDMMC_CmdBlockLength>
 8008552:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008554:	6a3b      	ldr	r3, [r7, #32]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00f      	beq.n	800857a <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a0a      	ldr	r2, [pc, #40]	; (8008588 <HAL_SD_InitCard+0xfc>)
 8008560:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008566:	6a3b      	ldr	r3, [r7, #32]
 8008568:	431a      	orrs	r2, r3
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2201      	movs	r2, #1
 8008572:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e000      	b.n	800857c <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3728      	adds	r7, #40	; 0x28
 8008580:	46bd      	mov	sp, r7
 8008582:	bdb0      	pop	{r4, r5, r7, pc}
 8008584:	422580a0 	.word	0x422580a0
 8008588:	004005ff 	.word	0x004005ff

0800858c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b092      	sub	sp, #72	; 0x48
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	607a      	str	r2, [r7, #4]
 8008598:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800859a:	f7fd ffdf 	bl	800655c <HAL_GetTick>
 800859e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d107      	bne.n	80085be <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	e1bd      	b.n	800893a <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	f040 81b0 	bne.w	800892c <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2200      	movs	r2, #0
 80085d0:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80085d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	441a      	add	r2, r3
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085dc:	429a      	cmp	r2, r3
 80085de:	d907      	bls.n	80085f0 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e1a4      	b.n	800893a <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2203      	movs	r2, #3
 80085f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	2200      	movs	r2, #0
 80085fe:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008604:	2b01      	cmp	r3, #1
 8008606:	d002      	beq.n	800860e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8008608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800860a:	025b      	lsls	r3, r3, #9
 800860c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800860e:	f04f 33ff 	mov.w	r3, #4294967295
 8008612:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	025b      	lsls	r3, r3, #9
 8008618:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800861a:	2390      	movs	r3, #144	; 0x90
 800861c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800861e:	2302      	movs	r3, #2
 8008620:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008622:	2300      	movs	r3, #0
 8008624:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008626:	2301      	movs	r3, #1
 8008628:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f107 0214 	add.w	r2, r7, #20
 8008632:	4611      	mov	r1, r2
 8008634:	4618      	mov	r0, r3
 8008636:	f002 f9ae 	bl	800a996 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2b01      	cmp	r3, #1
 800863e:	d90a      	bls.n	8008656 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2202      	movs	r2, #2
 8008644:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800864c:	4618      	mov	r0, r3
 800864e:	f002 fa12 	bl	800aa76 <SDMMC_CmdReadMultiBlock>
 8008652:	6478      	str	r0, [r7, #68]	; 0x44
 8008654:	e009      	b.n	800866a <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2201      	movs	r2, #1
 800865a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008662:	4618      	mov	r0, r3
 8008664:	f002 f9e5 	bl	800aa32 <SDMMC_CmdReadSingleBlock>
 8008668:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800866a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800866c:	2b00      	cmp	r3, #0
 800866e:	d012      	beq.n	8008696 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a7a      	ldr	r2, [pc, #488]	; (8008860 <HAL_SD_ReadBlocks+0x2d4>)
 8008676:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800867c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800867e:	431a      	orrs	r2, r3
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2200      	movs	r2, #0
 8008690:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e151      	b.n	800893a <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800869a:	e061      	b.n	8008760 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d03c      	beq.n	8008724 <HAL_SD_ReadBlocks+0x198>
 80086aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d039      	beq.n	8008724 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80086b0:	2300      	movs	r3, #0
 80086b2:	643b      	str	r3, [r7, #64]	; 0x40
 80086b4:	e033      	b.n	800871e <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4618      	mov	r0, r3
 80086bc:	f002 f8e7 	bl	800a88e <SDIO_ReadFIFO>
 80086c0:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80086c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086c4:	b2da      	uxtb	r2, r3
 80086c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086c8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80086ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086cc:	3301      	adds	r3, #1
 80086ce:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80086d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086d2:	3b01      	subs	r3, #1
 80086d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80086d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086d8:	0a1b      	lsrs	r3, r3, #8
 80086da:	b2da      	uxtb	r2, r3
 80086dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086de:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80086e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086e2:	3301      	adds	r3, #1
 80086e4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80086e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086e8:	3b01      	subs	r3, #1
 80086ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80086ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086ee:	0c1b      	lsrs	r3, r3, #16
 80086f0:	b2da      	uxtb	r2, r3
 80086f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086f4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80086f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086f8:	3301      	adds	r3, #1
 80086fa:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80086fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086fe:	3b01      	subs	r3, #1
 8008700:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008704:	0e1b      	lsrs	r3, r3, #24
 8008706:	b2da      	uxtb	r2, r3
 8008708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800870a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800870c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800870e:	3301      	adds	r3, #1
 8008710:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008714:	3b01      	subs	r3, #1
 8008716:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8008718:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800871a:	3301      	adds	r3, #1
 800871c:	643b      	str	r3, [r7, #64]	; 0x40
 800871e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008720:	2b07      	cmp	r3, #7
 8008722:	d9c8      	bls.n	80086b6 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008724:	f7fd ff1a 	bl	800655c <HAL_GetTick>
 8008728:	4602      	mov	r2, r0
 800872a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800872c:	1ad3      	subs	r3, r2, r3
 800872e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008730:	429a      	cmp	r2, r3
 8008732:	d902      	bls.n	800873a <HAL_SD_ReadBlocks+0x1ae>
 8008734:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008736:	2b00      	cmp	r3, #0
 8008738:	d112      	bne.n	8008760 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a48      	ldr	r2, [pc, #288]	; (8008860 <HAL_SD_ReadBlocks+0x2d4>)
 8008740:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008746:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2201      	movs	r2, #1
 8008752:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2200      	movs	r2, #0
 800875a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800875c:	2303      	movs	r3, #3
 800875e:	e0ec      	b.n	800893a <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008766:	f240 332a 	movw	r3, #810	; 0x32a
 800876a:	4013      	ands	r3, r2
 800876c:	2b00      	cmp	r3, #0
 800876e:	d095      	beq.n	800869c <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800877a:	2b00      	cmp	r3, #0
 800877c:	d022      	beq.n	80087c4 <HAL_SD_ReadBlocks+0x238>
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d91f      	bls.n	80087c4 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008788:	2b03      	cmp	r3, #3
 800878a:	d01b      	beq.n	80087c4 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4618      	mov	r0, r3
 8008792:	f002 f9d7 	bl	800ab44 <SDMMC_CmdStopTransfer>
 8008796:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008798:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800879a:	2b00      	cmp	r3, #0
 800879c:	d012      	beq.n	80087c4 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a2f      	ldr	r2, [pc, #188]	; (8008860 <HAL_SD_ReadBlocks+0x2d4>)
 80087a4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087ac:	431a      	orrs	r2, r3
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2201      	movs	r2, #1
 80087b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2200      	movs	r2, #0
 80087be:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80087c0:	2301      	movs	r3, #1
 80087c2:	e0ba      	b.n	800893a <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ca:	f003 0308 	and.w	r3, r3, #8
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d012      	beq.n	80087f8 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a22      	ldr	r2, [pc, #136]	; (8008860 <HAL_SD_ReadBlocks+0x2d4>)
 80087d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087de:	f043 0208 	orr.w	r2, r3, #8
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2201      	movs	r2, #1
 80087ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2200      	movs	r2, #0
 80087f2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	e0a0      	b.n	800893a <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087fe:	f003 0302 	and.w	r3, r3, #2
 8008802:	2b00      	cmp	r3, #0
 8008804:	d012      	beq.n	800882c <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a15      	ldr	r2, [pc, #84]	; (8008860 <HAL_SD_ReadBlocks+0x2d4>)
 800880c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008812:	f043 0202 	orr.w	r2, r3, #2
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2201      	movs	r2, #1
 800881e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2200      	movs	r2, #0
 8008826:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008828:	2301      	movs	r3, #1
 800882a:	e086      	b.n	800893a <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008832:	f003 0320 	and.w	r3, r3, #32
 8008836:	2b00      	cmp	r3, #0
 8008838:	d063      	beq.n	8008902 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a08      	ldr	r2, [pc, #32]	; (8008860 <HAL_SD_ReadBlocks+0x2d4>)
 8008840:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008846:	f043 0220 	orr.w	r2, r3, #32
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2201      	movs	r2, #1
 8008852:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2200      	movs	r2, #0
 800885a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800885c:	2301      	movs	r3, #1
 800885e:	e06c      	b.n	800893a <HAL_SD_ReadBlocks+0x3ae>
 8008860:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4618      	mov	r0, r3
 800886a:	f002 f810 	bl	800a88e <SDIO_ReadFIFO>
 800886e:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008872:	b2da      	uxtb	r2, r3
 8008874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008876:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800887a:	3301      	adds	r3, #1
 800887c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800887e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008880:	3b01      	subs	r3, #1
 8008882:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008886:	0a1b      	lsrs	r3, r3, #8
 8008888:	b2da      	uxtb	r2, r3
 800888a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800888c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800888e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008890:	3301      	adds	r3, #1
 8008892:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008894:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008896:	3b01      	subs	r3, #1
 8008898:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800889a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800889c:	0c1b      	lsrs	r3, r3, #16
 800889e:	b2da      	uxtb	r2, r3
 80088a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088a2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80088a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088a6:	3301      	adds	r3, #1
 80088a8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80088aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088ac:	3b01      	subs	r3, #1
 80088ae:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80088b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088b2:	0e1b      	lsrs	r3, r3, #24
 80088b4:	b2da      	uxtb	r2, r3
 80088b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088b8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80088ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088bc:	3301      	adds	r3, #1
 80088be:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80088c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088c2:	3b01      	subs	r3, #1
 80088c4:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80088c6:	f7fd fe49 	bl	800655c <HAL_GetTick>
 80088ca:	4602      	mov	r2, r0
 80088cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088ce:	1ad3      	subs	r3, r2, r3
 80088d0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d902      	bls.n	80088dc <HAL_SD_ReadBlocks+0x350>
 80088d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d112      	bne.n	8008902 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a18      	ldr	r2, [pc, #96]	; (8008944 <HAL_SD_ReadBlocks+0x3b8>)
 80088e2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088e8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2201      	movs	r2, #1
 80088f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2200      	movs	r2, #0
 80088fc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80088fe:	2301      	movs	r3, #1
 8008900:	e01b      	b.n	800893a <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008908:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800890c:	2b00      	cmp	r3, #0
 800890e:	d002      	beq.n	8008916 <HAL_SD_ReadBlocks+0x38a>
 8008910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008912:	2b00      	cmp	r3, #0
 8008914:	d1a6      	bne.n	8008864 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f240 523a 	movw	r2, #1338	; 0x53a
 800891e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2201      	movs	r2, #1
 8008924:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008928:	2300      	movs	r3, #0
 800892a:	e006      	b.n	800893a <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008930:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008938:	2301      	movs	r3, #1
  }
}
 800893a:	4618      	mov	r0, r3
 800893c:	3748      	adds	r7, #72	; 0x48
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	004005ff 	.word	0x004005ff

08008948 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b092      	sub	sp, #72	; 0x48
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	60b9      	str	r1, [r7, #8]
 8008952:	607a      	str	r2, [r7, #4]
 8008954:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008956:	f7fd fe01 	bl	800655c <HAL_GetTick>
 800895a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d107      	bne.n	800897a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800896e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	e166      	b.n	8008c48 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008980:	b2db      	uxtb	r3, r3
 8008982:	2b01      	cmp	r3, #1
 8008984:	f040 8159 	bne.w	8008c3a <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2200      	movs	r2, #0
 800898c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800898e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	441a      	add	r2, r3
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008998:	429a      	cmp	r2, r3
 800899a:	d907      	bls.n	80089ac <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089a0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	e14d      	b.n	8008c48 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2203      	movs	r2, #3
 80089b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	2200      	movs	r2, #0
 80089ba:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d002      	beq.n	80089ca <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80089c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089c6:	025b      	lsls	r3, r3, #9
 80089c8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80089ca:	f04f 33ff 	mov.w	r3, #4294967295
 80089ce:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	025b      	lsls	r3, r3, #9
 80089d4:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80089d6:	2390      	movs	r3, #144	; 0x90
 80089d8:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80089da:	2300      	movs	r3, #0
 80089dc:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80089de:	2300      	movs	r3, #0
 80089e0:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80089e2:	2301      	movs	r3, #1
 80089e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f107 0218 	add.w	r2, r7, #24
 80089ee:	4611      	mov	r1, r2
 80089f0:	4618      	mov	r0, r3
 80089f2:	f001 ffd0 	bl	800a996 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d90a      	bls.n	8008a12 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2220      	movs	r2, #32
 8008a00:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f002 f878 	bl	800aafe <SDMMC_CmdWriteMultiBlock>
 8008a0e:	6478      	str	r0, [r7, #68]	; 0x44
 8008a10:	e009      	b.n	8008a26 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2210      	movs	r2, #16
 8008a16:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f002 f84b 	bl	800aaba <SDMMC_CmdWriteSingleBlock>
 8008a24:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008a26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d012      	beq.n	8008a52 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a87      	ldr	r2, [pc, #540]	; (8008c50 <HAL_SD_WriteBlocks+0x308>)
 8008a32:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a3a:	431a      	orrs	r2, r3
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2201      	movs	r2, #1
 8008a44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	e0fa      	b.n	8008c48 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8008a52:	69fb      	ldr	r3, [r7, #28]
 8008a54:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008a56:	e065      	b.n	8008b24 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d040      	beq.n	8008ae8 <HAL_SD_WriteBlocks+0x1a0>
 8008a66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d03d      	beq.n	8008ae8 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	643b      	str	r3, [r7, #64]	; 0x40
 8008a70:	e037      	b.n	8008ae2 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8008a72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008a78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008a7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a80:	3b01      	subs	r3, #1
 8008a82:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a86:	781b      	ldrb	r3, [r3, #0]
 8008a88:	021a      	lsls	r2, r3, #8
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a92:	3301      	adds	r3, #1
 8008a94:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008a96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a98:	3b01      	subs	r3, #1
 8008a9a:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a9e:	781b      	ldrb	r3, [r3, #0]
 8008aa0:	041a      	lsls	r2, r3, #16
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	4313      	orrs	r3, r2
 8008aa6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008aa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008aaa:	3301      	adds	r3, #1
 8008aac:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008aae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ab0:	3b01      	subs	r3, #1
 8008ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008ab4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	061a      	lsls	r2, r3, #24
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ac8:	3b01      	subs	r3, #1
 8008aca:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f107 0214 	add.w	r2, r7, #20
 8008ad4:	4611      	mov	r1, r2
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f001 fee6 	bl	800a8a8 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008adc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ade:	3301      	adds	r3, #1
 8008ae0:	643b      	str	r3, [r7, #64]	; 0x40
 8008ae2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ae4:	2b07      	cmp	r3, #7
 8008ae6:	d9c4      	bls.n	8008a72 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008ae8:	f7fd fd38 	bl	800655c <HAL_GetTick>
 8008aec:	4602      	mov	r2, r0
 8008aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af0:	1ad3      	subs	r3, r2, r3
 8008af2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008af4:	429a      	cmp	r2, r3
 8008af6:	d902      	bls.n	8008afe <HAL_SD_WriteBlocks+0x1b6>
 8008af8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d112      	bne.n	8008b24 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a53      	ldr	r2, [pc, #332]	; (8008c50 <HAL_SD_WriteBlocks+0x308>)
 8008b04:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b0c:	431a      	orrs	r2, r3
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2201      	movs	r2, #1
 8008b16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008b20:	2303      	movs	r3, #3
 8008b22:	e091      	b.n	8008c48 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b2a:	f240 331a 	movw	r3, #794	; 0x31a
 8008b2e:	4013      	ands	r3, r2
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d091      	beq.n	8008a58 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d022      	beq.n	8008b88 <HAL_SD_WriteBlocks+0x240>
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d91f      	bls.n	8008b88 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b4c:	2b03      	cmp	r3, #3
 8008b4e:	d01b      	beq.n	8008b88 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4618      	mov	r0, r3
 8008b56:	f001 fff5 	bl	800ab44 <SDMMC_CmdStopTransfer>
 8008b5a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008b5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d012      	beq.n	8008b88 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a3a      	ldr	r2, [pc, #232]	; (8008c50 <HAL_SD_WriteBlocks+0x308>)
 8008b68:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b70:	431a      	orrs	r2, r3
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2201      	movs	r2, #1
 8008b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008b84:	2301      	movs	r3, #1
 8008b86:	e05f      	b.n	8008c48 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b8e:	f003 0308 	and.w	r3, r3, #8
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d012      	beq.n	8008bbc <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a2d      	ldr	r2, [pc, #180]	; (8008c50 <HAL_SD_WriteBlocks+0x308>)
 8008b9c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ba2:	f043 0208 	orr.w	r2, r3, #8
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2201      	movs	r2, #1
 8008bae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e045      	b.n	8008c48 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bc2:	f003 0302 	and.w	r3, r3, #2
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d012      	beq.n	8008bf0 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a20      	ldr	r2, [pc, #128]	; (8008c50 <HAL_SD_WriteBlocks+0x308>)
 8008bd0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd6:	f043 0202 	orr.w	r2, r3, #2
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2201      	movs	r2, #1
 8008be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2200      	movs	r2, #0
 8008bea:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008bec:	2301      	movs	r3, #1
 8008bee:	e02b      	b.n	8008c48 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bf6:	f003 0310 	and.w	r3, r3, #16
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d012      	beq.n	8008c24 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a13      	ldr	r2, [pc, #76]	; (8008c50 <HAL_SD_WriteBlocks+0x308>)
 8008c04:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c0a:	f043 0210 	orr.w	r2, r3, #16
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2201      	movs	r2, #1
 8008c16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008c20:	2301      	movs	r3, #1
 8008c22:	e011      	b.n	8008c48 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f240 523a 	movw	r2, #1338	; 0x53a
 8008c2c:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2201      	movs	r2, #1
 8008c32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008c36:	2300      	movs	r3, #0
 8008c38:	e006      	b.n	8008c48 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c3e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008c46:	2301      	movs	r3, #1
  }
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3748      	adds	r7, #72	; 0x48
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}
 8008c50:	004005ff 	.word	0x004005ff

08008c54 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b083      	sub	sp, #12
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c62:	0f9b      	lsrs	r3, r3, #30
 8008c64:	b2da      	uxtb	r2, r3
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c6e:	0e9b      	lsrs	r3, r3, #26
 8008c70:	b2db      	uxtb	r3, r3
 8008c72:	f003 030f 	and.w	r3, r3, #15
 8008c76:	b2da      	uxtb	r2, r3
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c80:	0e1b      	lsrs	r3, r3, #24
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	f003 0303 	and.w	r3, r3, #3
 8008c88:	b2da      	uxtb	r2, r3
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c92:	0c1b      	lsrs	r3, r3, #16
 8008c94:	b2da      	uxtb	r2, r3
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c9e:	0a1b      	lsrs	r3, r3, #8
 8008ca0:	b2da      	uxtb	r2, r3
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008caa:	b2da      	uxtb	r2, r3
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008cb4:	0d1b      	lsrs	r3, r3, #20
 8008cb6:	b29a      	uxth	r2, r3
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008cc0:	0c1b      	lsrs	r3, r3, #16
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	f003 030f 	and.w	r3, r3, #15
 8008cc8:	b2da      	uxtb	r2, r3
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008cd2:	0bdb      	lsrs	r3, r3, #15
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	f003 0301 	and.w	r3, r3, #1
 8008cda:	b2da      	uxtb	r2, r3
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008ce4:	0b9b      	lsrs	r3, r3, #14
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	f003 0301 	and.w	r3, r3, #1
 8008cec:	b2da      	uxtb	r2, r3
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008cf6:	0b5b      	lsrs	r3, r3, #13
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	f003 0301 	and.w	r3, r3, #1
 8008cfe:	b2da      	uxtb	r2, r3
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008d08:	0b1b      	lsrs	r3, r3, #12
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	f003 0301 	and.w	r3, r3, #1
 8008d10:	b2da      	uxtb	r2, r3
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d163      	bne.n	8008dec <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008d28:	009a      	lsls	r2, r3, #2
 8008d2a:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008d2e:	4013      	ands	r3, r2
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008d34:	0f92      	lsrs	r2, r2, #30
 8008d36:	431a      	orrs	r2, r3
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d40:	0edb      	lsrs	r3, r3, #27
 8008d42:	b2db      	uxtb	r3, r3
 8008d44:	f003 0307 	and.w	r3, r3, #7
 8008d48:	b2da      	uxtb	r2, r3
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d52:	0e1b      	lsrs	r3, r3, #24
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	f003 0307 	and.w	r3, r3, #7
 8008d5a:	b2da      	uxtb	r2, r3
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d64:	0d5b      	lsrs	r3, r3, #21
 8008d66:	b2db      	uxtb	r3, r3
 8008d68:	f003 0307 	and.w	r3, r3, #7
 8008d6c:	b2da      	uxtb	r2, r3
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d76:	0c9b      	lsrs	r3, r3, #18
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	f003 0307 	and.w	r3, r3, #7
 8008d7e:	b2da      	uxtb	r2, r3
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d88:	0bdb      	lsrs	r3, r3, #15
 8008d8a:	b2db      	uxtb	r3, r3
 8008d8c:	f003 0307 	and.w	r3, r3, #7
 8008d90:	b2da      	uxtb	r2, r3
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	691b      	ldr	r3, [r3, #16]
 8008d9a:	1c5a      	adds	r2, r3, #1
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	7e1b      	ldrb	r3, [r3, #24]
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	f003 0307 	and.w	r3, r3, #7
 8008daa:	3302      	adds	r3, #2
 8008dac:	2201      	movs	r2, #1
 8008dae:	fa02 f303 	lsl.w	r3, r2, r3
 8008db2:	687a      	ldr	r2, [r7, #4]
 8008db4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008db6:	fb03 f202 	mul.w	r2, r3, r2
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	7a1b      	ldrb	r3, [r3, #8]
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	f003 030f 	and.w	r3, r3, #15
 8008dc8:	2201      	movs	r2, #1
 8008dca:	409a      	lsls	r2, r3
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dd4:	687a      	ldr	r2, [r7, #4]
 8008dd6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008dd8:	0a52      	lsrs	r2, r2, #9
 8008dda:	fb03 f202 	mul.w	r2, r3, r2
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008de8:	661a      	str	r2, [r3, #96]	; 0x60
 8008dea:	e031      	b.n	8008e50 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	d11d      	bne.n	8008e30 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008df8:	041b      	lsls	r3, r3, #16
 8008dfa:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e02:	0c1b      	lsrs	r3, r3, #16
 8008e04:	431a      	orrs	r2, r3
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	691b      	ldr	r3, [r3, #16]
 8008e0e:	3301      	adds	r3, #1
 8008e10:	029a      	lsls	r2, r3, #10
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e24:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	661a      	str	r2, [r3, #96]	; 0x60
 8008e2e:	e00f      	b.n	8008e50 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a58      	ldr	r2, [pc, #352]	; (8008f98 <HAL_SD_GetCardCSD+0x344>)
 8008e36:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e3c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2201      	movs	r2, #1
 8008e48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e09d      	b.n	8008f8c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e54:	0b9b      	lsrs	r3, r3, #14
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	f003 0301 	and.w	r3, r3, #1
 8008e5c:	b2da      	uxtb	r2, r3
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e66:	09db      	lsrs	r3, r3, #7
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e6e:	b2da      	uxtb	r2, r3
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e78:	b2db      	uxtb	r3, r3
 8008e7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e7e:	b2da      	uxtb	r2, r3
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e88:	0fdb      	lsrs	r3, r3, #31
 8008e8a:	b2da      	uxtb	r2, r3
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e94:	0f5b      	lsrs	r3, r3, #29
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	f003 0303 	and.w	r3, r3, #3
 8008e9c:	b2da      	uxtb	r2, r3
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ea6:	0e9b      	lsrs	r3, r3, #26
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	f003 0307 	and.w	r3, r3, #7
 8008eae:	b2da      	uxtb	r2, r3
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008eb8:	0d9b      	lsrs	r3, r3, #22
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	f003 030f 	and.w	r3, r3, #15
 8008ec0:	b2da      	uxtb	r2, r3
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008eca:	0d5b      	lsrs	r3, r3, #21
 8008ecc:	b2db      	uxtb	r3, r3
 8008ece:	f003 0301 	and.w	r3, r3, #1
 8008ed2:	b2da      	uxtb	r2, r3
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	2200      	movs	r2, #0
 8008ede:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ee6:	0c1b      	lsrs	r3, r3, #16
 8008ee8:	b2db      	uxtb	r3, r3
 8008eea:	f003 0301 	and.w	r3, r3, #1
 8008eee:	b2da      	uxtb	r2, r3
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008efa:	0bdb      	lsrs	r3, r3, #15
 8008efc:	b2db      	uxtb	r3, r3
 8008efe:	f003 0301 	and.w	r3, r3, #1
 8008f02:	b2da      	uxtb	r2, r3
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f0e:	0b9b      	lsrs	r3, r3, #14
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	f003 0301 	and.w	r3, r3, #1
 8008f16:	b2da      	uxtb	r2, r3
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f22:	0b5b      	lsrs	r3, r3, #13
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	f003 0301 	and.w	r3, r3, #1
 8008f2a:	b2da      	uxtb	r2, r3
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f36:	0b1b      	lsrs	r3, r3, #12
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	f003 0301 	and.w	r3, r3, #1
 8008f3e:	b2da      	uxtb	r2, r3
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f4a:	0a9b      	lsrs	r3, r3, #10
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	f003 0303 	and.w	r3, r3, #3
 8008f52:	b2da      	uxtb	r2, r3
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f5e:	0a1b      	lsrs	r3, r3, #8
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	f003 0303 	and.w	r3, r3, #3
 8008f66:	b2da      	uxtb	r2, r3
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f72:	085b      	lsrs	r3, r3, #1
 8008f74:	b2db      	uxtb	r3, r3
 8008f76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f7a:	b2da      	uxtb	r2, r3
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	2201      	movs	r2, #1
 8008f86:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	370c      	adds	r7, #12
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr
 8008f98:	004005ff 	.word	0x004005ff

08008f9c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008fe6:	2300      	movs	r3, #0
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	370c      	adds	r7, #12
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008ff4:	b5b0      	push	{r4, r5, r7, lr}
 8008ff6:	b08e      	sub	sp, #56	; 0x38
 8008ff8:	af04      	add	r7, sp, #16
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008ffe:	2300      	movs	r3, #0
 8009000:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2203      	movs	r2, #3
 8009008:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009010:	2b03      	cmp	r3, #3
 8009012:	d02e      	beq.n	8009072 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800901a:	d106      	bne.n	800902a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009020:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	639a      	str	r2, [r3, #56]	; 0x38
 8009028:	e029      	b.n	800907e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009030:	d10a      	bne.n	8009048 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 fa1c 	bl	8009470 <SD_WideBus_Enable>
 8009038:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800903e:	6a3b      	ldr	r3, [r7, #32]
 8009040:	431a      	orrs	r2, r3
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	639a      	str	r2, [r3, #56]	; 0x38
 8009046:	e01a      	b.n	800907e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d10a      	bne.n	8009064 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 fa59 	bl	8009506 <SD_WideBus_Disable>
 8009054:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800905a:	6a3b      	ldr	r3, [r7, #32]
 800905c:	431a      	orrs	r2, r3
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	639a      	str	r2, [r3, #56]	; 0x38
 8009062:	e00c      	b.n	800907e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009068:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	639a      	str	r2, [r3, #56]	; 0x38
 8009070:	e005      	b.n	800907e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009076:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009082:	2b00      	cmp	r3, #0
 8009084:	d00b      	beq.n	800909e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4a26      	ldr	r2, [pc, #152]	; (8009124 <HAL_SD_ConfigWideBusOperation+0x130>)
 800908c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2201      	movs	r2, #1
 8009092:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8009096:	2301      	movs	r3, #1
 8009098:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800909c:	e01f      	b.n	80090de <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	68db      	ldr	r3, [r3, #12]
 80090ae:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	695b      	ldr	r3, [r3, #20]
 80090b8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	699b      	ldr	r3, [r3, #24]
 80090be:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681d      	ldr	r5, [r3, #0]
 80090c4:	466c      	mov	r4, sp
 80090c6:	f107 0314 	add.w	r3, r7, #20
 80090ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80090ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80090d2:	f107 0308 	add.w	r3, r7, #8
 80090d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80090d8:	4628      	mov	r0, r5
 80090da:	f001 fbad 	bl	800a838 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80090e6:	4618      	mov	r0, r3
 80090e8:	f001 fc81 	bl	800a9ee <SDMMC_CmdBlockLength>
 80090ec:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80090ee:	6a3b      	ldr	r3, [r7, #32]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d00c      	beq.n	800910e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a0a      	ldr	r2, [pc, #40]	; (8009124 <HAL_SD_ConfigWideBusOperation+0x130>)
 80090fa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009100:	6a3b      	ldr	r3, [r7, #32]
 8009102:	431a      	orrs	r2, r3
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8009108:	2301      	movs	r3, #1
 800910a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2201      	movs	r2, #1
 8009112:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8009116:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800911a:	4618      	mov	r0, r3
 800911c:	3728      	adds	r7, #40	; 0x28
 800911e:	46bd      	mov	sp, r7
 8009120:	bdb0      	pop	{r4, r5, r7, pc}
 8009122:	bf00      	nop
 8009124:	004005ff 	.word	0x004005ff

08009128 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b086      	sub	sp, #24
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009130:	2300      	movs	r3, #0
 8009132:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009134:	f107 030c 	add.w	r3, r7, #12
 8009138:	4619      	mov	r1, r3
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 f970 	bl	8009420 <SD_SendStatus>
 8009140:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d005      	beq.n	8009154 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	431a      	orrs	r2, r3
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	0a5b      	lsrs	r3, r3, #9
 8009158:	f003 030f 	and.w	r3, r3, #15
 800915c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800915e:	693b      	ldr	r3, [r7, #16]
}
 8009160:	4618      	mov	r0, r3
 8009162:	3718      	adds	r7, #24
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009168:	b5b0      	push	{r4, r5, r7, lr}
 800916a:	b094      	sub	sp, #80	; 0x50
 800916c:	af04      	add	r7, sp, #16
 800916e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009170:	2301      	movs	r3, #1
 8009172:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	4618      	mov	r0, r3
 800917a:	f001 fbb4 	bl	800a8e6 <SDIO_GetPowerState>
 800917e:	4603      	mov	r3, r0
 8009180:	2b00      	cmp	r3, #0
 8009182:	d102      	bne.n	800918a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009184:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009188:	e0b8      	b.n	80092fc <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800918e:	2b03      	cmp	r3, #3
 8009190:	d02f      	beq.n	80091f2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	4618      	mov	r0, r3
 8009198:	f001 fdde 	bl	800ad58 <SDMMC_CmdSendCID>
 800919c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800919e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d001      	beq.n	80091a8 <SD_InitCard+0x40>
    {
      return errorstate;
 80091a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091a6:	e0a9      	b.n	80092fc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	2100      	movs	r1, #0
 80091ae:	4618      	mov	r0, r3
 80091b0:	f001 fbde 	bl	800a970 <SDIO_GetResponse>
 80091b4:	4602      	mov	r2, r0
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	2104      	movs	r1, #4
 80091c0:	4618      	mov	r0, r3
 80091c2:	f001 fbd5 	bl	800a970 <SDIO_GetResponse>
 80091c6:	4602      	mov	r2, r0
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	2108      	movs	r1, #8
 80091d2:	4618      	mov	r0, r3
 80091d4:	f001 fbcc 	bl	800a970 <SDIO_GetResponse>
 80091d8:	4602      	mov	r2, r0
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	210c      	movs	r1, #12
 80091e4:	4618      	mov	r0, r3
 80091e6:	f001 fbc3 	bl	800a970 <SDIO_GetResponse>
 80091ea:	4602      	mov	r2, r0
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091f6:	2b03      	cmp	r3, #3
 80091f8:	d00d      	beq.n	8009216 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f107 020e 	add.w	r2, r7, #14
 8009202:	4611      	mov	r1, r2
 8009204:	4618      	mov	r0, r3
 8009206:	f001 fde4 	bl	800add2 <SDMMC_CmdSetRelAdd>
 800920a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800920c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800920e:	2b00      	cmp	r3, #0
 8009210:	d001      	beq.n	8009216 <SD_InitCard+0xae>
    {
      return errorstate;
 8009212:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009214:	e072      	b.n	80092fc <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800921a:	2b03      	cmp	r3, #3
 800921c:	d036      	beq.n	800928c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800921e:	89fb      	ldrh	r3, [r7, #14]
 8009220:	461a      	mov	r2, r3
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800922e:	041b      	lsls	r3, r3, #16
 8009230:	4619      	mov	r1, r3
 8009232:	4610      	mov	r0, r2
 8009234:	f001 fdae 	bl	800ad94 <SDMMC_CmdSendCSD>
 8009238:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800923a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800923c:	2b00      	cmp	r3, #0
 800923e:	d001      	beq.n	8009244 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009242:	e05b      	b.n	80092fc <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2100      	movs	r1, #0
 800924a:	4618      	mov	r0, r3
 800924c:	f001 fb90 	bl	800a970 <SDIO_GetResponse>
 8009250:	4602      	mov	r2, r0
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2104      	movs	r1, #4
 800925c:	4618      	mov	r0, r3
 800925e:	f001 fb87 	bl	800a970 <SDIO_GetResponse>
 8009262:	4602      	mov	r2, r0
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2108      	movs	r1, #8
 800926e:	4618      	mov	r0, r3
 8009270:	f001 fb7e 	bl	800a970 <SDIO_GetResponse>
 8009274:	4602      	mov	r2, r0
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	210c      	movs	r1, #12
 8009280:	4618      	mov	r0, r3
 8009282:	f001 fb75 	bl	800a970 <SDIO_GetResponse>
 8009286:	4602      	mov	r2, r0
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	2104      	movs	r1, #4
 8009292:	4618      	mov	r0, r3
 8009294:	f001 fb6c 	bl	800a970 <SDIO_GetResponse>
 8009298:	4603      	mov	r3, r0
 800929a:	0d1a      	lsrs	r2, r3, #20
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80092a0:	f107 0310 	add.w	r3, r7, #16
 80092a4:	4619      	mov	r1, r3
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f7ff fcd4 	bl	8008c54 <HAL_SD_GetCardCSD>
 80092ac:	4603      	mov	r3, r0
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d002      	beq.n	80092b8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80092b2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80092b6:	e021      	b.n	80092fc <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6819      	ldr	r1, [r3, #0]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092c0:	041b      	lsls	r3, r3, #16
 80092c2:	2200      	movs	r2, #0
 80092c4:	461c      	mov	r4, r3
 80092c6:	4615      	mov	r5, r2
 80092c8:	4622      	mov	r2, r4
 80092ca:	462b      	mov	r3, r5
 80092cc:	4608      	mov	r0, r1
 80092ce:	f001 fc5b 	bl	800ab88 <SDMMC_CmdSelDesel>
 80092d2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80092d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d001      	beq.n	80092de <SD_InitCard+0x176>
  {
    return errorstate;
 80092da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092dc:	e00e      	b.n	80092fc <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681d      	ldr	r5, [r3, #0]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	466c      	mov	r4, sp
 80092e6:	f103 0210 	add.w	r2, r3, #16
 80092ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80092ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80092f0:	3304      	adds	r3, #4
 80092f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80092f4:	4628      	mov	r0, r5
 80092f6:	f001 fa9f 	bl	800a838 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80092fa:	2300      	movs	r3, #0
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3740      	adds	r7, #64	; 0x40
 8009300:	46bd      	mov	sp, r7
 8009302:	bdb0      	pop	{r4, r5, r7, pc}

08009304 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b086      	sub	sp, #24
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800930c:	2300      	movs	r3, #0
 800930e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009310:	2300      	movs	r3, #0
 8009312:	617b      	str	r3, [r7, #20]
 8009314:	2300      	movs	r3, #0
 8009316:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4618      	mov	r0, r3
 800931e:	f001 fc56 	bl	800abce <SDMMC_CmdGoIdleState>
 8009322:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d001      	beq.n	800932e <SD_PowerON+0x2a>
  {
    return errorstate;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	e072      	b.n	8009414 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4618      	mov	r0, r3
 8009334:	f001 fc69 	bl	800ac0a <SDMMC_CmdOperCond>
 8009338:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d00d      	beq.n	800935c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2200      	movs	r2, #0
 8009344:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	4618      	mov	r0, r3
 800934c:	f001 fc3f 	bl	800abce <SDMMC_CmdGoIdleState>
 8009350:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d004      	beq.n	8009362 <SD_PowerON+0x5e>
    {
      return errorstate;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	e05b      	b.n	8009414 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2201      	movs	r2, #1
 8009360:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009366:	2b01      	cmp	r3, #1
 8009368:	d137      	bne.n	80093da <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2100      	movs	r1, #0
 8009370:	4618      	mov	r0, r3
 8009372:	f001 fc69 	bl	800ac48 <SDMMC_CmdAppCommand>
 8009376:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d02d      	beq.n	80093da <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800937e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009382:	e047      	b.n	8009414 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2100      	movs	r1, #0
 800938a:	4618      	mov	r0, r3
 800938c:	f001 fc5c 	bl	800ac48 <SDMMC_CmdAppCommand>
 8009390:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d001      	beq.n	800939c <SD_PowerON+0x98>
    {
      return errorstate;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	e03b      	b.n	8009414 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	491e      	ldr	r1, [pc, #120]	; (800941c <SD_PowerON+0x118>)
 80093a2:	4618      	mov	r0, r3
 80093a4:	f001 fc72 	bl	800ac8c <SDMMC_CmdAppOperCommand>
 80093a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d002      	beq.n	80093b6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80093b0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80093b4:	e02e      	b.n	8009414 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	2100      	movs	r1, #0
 80093bc:	4618      	mov	r0, r3
 80093be:	f001 fad7 	bl	800a970 <SDIO_GetResponse>
 80093c2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	0fdb      	lsrs	r3, r3, #31
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d101      	bne.n	80093d0 <SD_PowerON+0xcc>
 80093cc:	2301      	movs	r3, #1
 80093ce:	e000      	b.n	80093d2 <SD_PowerON+0xce>
 80093d0:	2300      	movs	r3, #0
 80093d2:	613b      	str	r3, [r7, #16]

    count++;
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	3301      	adds	r3, #1
 80093d8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d802      	bhi.n	80093ea <SD_PowerON+0xe6>
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d0cc      	beq.n	8009384 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d902      	bls.n	80093fa <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80093f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80093f8:	e00c      	b.n	8009414 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009400:	2b00      	cmp	r3, #0
 8009402:	d003      	beq.n	800940c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2201      	movs	r2, #1
 8009408:	645a      	str	r2, [r3, #68]	; 0x44
 800940a:	e002      	b.n	8009412 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2200      	movs	r2, #0
 8009410:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8009412:	2300      	movs	r3, #0
}
 8009414:	4618      	mov	r0, r3
 8009416:	3718      	adds	r7, #24
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}
 800941c:	c1100000 	.word	0xc1100000

08009420 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d102      	bne.n	8009436 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009430:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009434:	e018      	b.n	8009468 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681a      	ldr	r2, [r3, #0]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800943e:	041b      	lsls	r3, r3, #16
 8009440:	4619      	mov	r1, r3
 8009442:	4610      	mov	r0, r2
 8009444:	f001 fce6 	bl	800ae14 <SDMMC_CmdSendStatus>
 8009448:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d001      	beq.n	8009454 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	e009      	b.n	8009468 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	2100      	movs	r1, #0
 800945a:	4618      	mov	r0, r3
 800945c:	f001 fa88 	bl	800a970 <SDIO_GetResponse>
 8009460:	4602      	mov	r2, r0
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009466:	2300      	movs	r3, #0
}
 8009468:	4618      	mov	r0, r3
 800946a:	3710      	adds	r7, #16
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b086      	sub	sp, #24
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009478:	2300      	movs	r3, #0
 800947a:	60fb      	str	r3, [r7, #12]
 800947c:	2300      	movs	r3, #0
 800947e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	2100      	movs	r1, #0
 8009486:	4618      	mov	r0, r3
 8009488:	f001 fa72 	bl	800a970 <SDIO_GetResponse>
 800948c:	4603      	mov	r3, r0
 800948e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009492:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009496:	d102      	bne.n	800949e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009498:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800949c:	e02f      	b.n	80094fe <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800949e:	f107 030c 	add.w	r3, r7, #12
 80094a2:	4619      	mov	r1, r3
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f000 f879 	bl	800959c <SD_FindSCR>
 80094aa:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d001      	beq.n	80094b6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	e023      	b.n	80094fe <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d01c      	beq.n	80094fa <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681a      	ldr	r2, [r3, #0]
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094c8:	041b      	lsls	r3, r3, #16
 80094ca:	4619      	mov	r1, r3
 80094cc:	4610      	mov	r0, r2
 80094ce:	f001 fbbb 	bl	800ac48 <SDMMC_CmdAppCommand>
 80094d2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d001      	beq.n	80094de <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	e00f      	b.n	80094fe <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2102      	movs	r1, #2
 80094e4:	4618      	mov	r0, r3
 80094e6:	f001 fbf4 	bl	800acd2 <SDMMC_CmdBusWidth>
 80094ea:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d001      	beq.n	80094f6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	e003      	b.n	80094fe <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80094f6:	2300      	movs	r3, #0
 80094f8:	e001      	b.n	80094fe <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80094fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3718      	adds	r7, #24
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}

08009506 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009506:	b580      	push	{r7, lr}
 8009508:	b086      	sub	sp, #24
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800950e:	2300      	movs	r3, #0
 8009510:	60fb      	str	r3, [r7, #12]
 8009512:	2300      	movs	r3, #0
 8009514:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	2100      	movs	r1, #0
 800951c:	4618      	mov	r0, r3
 800951e:	f001 fa27 	bl	800a970 <SDIO_GetResponse>
 8009522:	4603      	mov	r3, r0
 8009524:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009528:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800952c:	d102      	bne.n	8009534 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800952e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009532:	e02f      	b.n	8009594 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009534:	f107 030c 	add.w	r3, r7, #12
 8009538:	4619      	mov	r1, r3
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f000 f82e 	bl	800959c <SD_FindSCR>
 8009540:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d001      	beq.n	800954c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	e023      	b.n	8009594 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009552:	2b00      	cmp	r3, #0
 8009554:	d01c      	beq.n	8009590 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681a      	ldr	r2, [r3, #0]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800955e:	041b      	lsls	r3, r3, #16
 8009560:	4619      	mov	r1, r3
 8009562:	4610      	mov	r0, r2
 8009564:	f001 fb70 	bl	800ac48 <SDMMC_CmdAppCommand>
 8009568:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d001      	beq.n	8009574 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	e00f      	b.n	8009594 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	2100      	movs	r1, #0
 800957a:	4618      	mov	r0, r3
 800957c:	f001 fba9 	bl	800acd2 <SDMMC_CmdBusWidth>
 8009580:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d001      	beq.n	800958c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009588:	697b      	ldr	r3, [r7, #20]
 800958a:	e003      	b.n	8009594 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800958c:	2300      	movs	r3, #0
 800958e:	e001      	b.n	8009594 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009590:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009594:	4618      	mov	r0, r3
 8009596:	3718      	adds	r7, #24
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}

0800959c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800959c:	b590      	push	{r4, r7, lr}
 800959e:	b08f      	sub	sp, #60	; 0x3c
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80095a6:	f7fc ffd9 	bl	800655c <HAL_GetTick>
 80095aa:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80095ac:	2300      	movs	r3, #0
 80095ae:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80095b0:	2300      	movs	r3, #0
 80095b2:	60bb      	str	r3, [r7, #8]
 80095b4:	2300      	movs	r3, #0
 80095b6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2108      	movs	r1, #8
 80095c2:	4618      	mov	r0, r3
 80095c4:	f001 fa13 	bl	800a9ee <SDMMC_CmdBlockLength>
 80095c8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80095ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d001      	beq.n	80095d4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80095d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095d2:	e0b2      	b.n	800973a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095dc:	041b      	lsls	r3, r3, #16
 80095de:	4619      	mov	r1, r3
 80095e0:	4610      	mov	r0, r2
 80095e2:	f001 fb31 	bl	800ac48 <SDMMC_CmdAppCommand>
 80095e6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80095e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d001      	beq.n	80095f2 <SD_FindSCR+0x56>
  {
    return errorstate;
 80095ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095f0:	e0a3      	b.n	800973a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80095f2:	f04f 33ff 	mov.w	r3, #4294967295
 80095f6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80095f8:	2308      	movs	r3, #8
 80095fa:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80095fc:	2330      	movs	r3, #48	; 0x30
 80095fe:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009600:	2302      	movs	r3, #2
 8009602:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009604:	2300      	movs	r3, #0
 8009606:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009608:	2301      	movs	r3, #1
 800960a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f107 0210 	add.w	r2, r7, #16
 8009614:	4611      	mov	r1, r2
 8009616:	4618      	mov	r0, r3
 8009618:	f001 f9bd 	bl	800a996 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4618      	mov	r0, r3
 8009622:	f001 fb78 	bl	800ad16 <SDMMC_CmdSendSCR>
 8009626:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800962a:	2b00      	cmp	r3, #0
 800962c:	d02a      	beq.n	8009684 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800962e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009630:	e083      	b.n	800973a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009638:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800963c:	2b00      	cmp	r3, #0
 800963e:	d00f      	beq.n	8009660 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6819      	ldr	r1, [r3, #0]
 8009644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009646:	009b      	lsls	r3, r3, #2
 8009648:	f107 0208 	add.w	r2, r7, #8
 800964c:	18d4      	adds	r4, r2, r3
 800964e:	4608      	mov	r0, r1
 8009650:	f001 f91d 	bl	800a88e <SDIO_ReadFIFO>
 8009654:	4603      	mov	r3, r0
 8009656:	6023      	str	r3, [r4, #0]
      index++;
 8009658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800965a:	3301      	adds	r3, #1
 800965c:	637b      	str	r3, [r7, #52]	; 0x34
 800965e:	e006      	b.n	800966e <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009666:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800966a:	2b00      	cmp	r3, #0
 800966c:	d012      	beq.n	8009694 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800966e:	f7fc ff75 	bl	800655c <HAL_GetTick>
 8009672:	4602      	mov	r2, r0
 8009674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009676:	1ad3      	subs	r3, r2, r3
 8009678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800967c:	d102      	bne.n	8009684 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800967e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009682:	e05a      	b.n	800973a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800968a:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 800968e:	2b00      	cmp	r3, #0
 8009690:	d0cf      	beq.n	8009632 <SD_FindSCR+0x96>
 8009692:	e000      	b.n	8009696 <SD_FindSCR+0xfa>
      break;
 8009694:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800969c:	f003 0308 	and.w	r3, r3, #8
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d005      	beq.n	80096b0 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	2208      	movs	r2, #8
 80096aa:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80096ac:	2308      	movs	r3, #8
 80096ae:	e044      	b.n	800973a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096b6:	f003 0302 	and.w	r3, r3, #2
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d005      	beq.n	80096ca <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2202      	movs	r2, #2
 80096c4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80096c6:	2302      	movs	r3, #2
 80096c8:	e037      	b.n	800973a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096d0:	f003 0320 	and.w	r3, r3, #32
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d005      	beq.n	80096e4 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	2220      	movs	r2, #32
 80096de:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80096e0:	2320      	movs	r3, #32
 80096e2:	e02a      	b.n	800973a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f240 523a 	movw	r2, #1338	; 0x53a
 80096ec:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	061a      	lsls	r2, r3, #24
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	021b      	lsls	r3, r3, #8
 80096f6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80096fa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	0a1b      	lsrs	r3, r3, #8
 8009700:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009704:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	0e1b      	lsrs	r3, r3, #24
 800970a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800970c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800970e:	601a      	str	r2, [r3, #0]
    scr++;
 8009710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009712:	3304      	adds	r3, #4
 8009714:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	061a      	lsls	r2, r3, #24
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	021b      	lsls	r3, r3, #8
 800971e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009722:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	0a1b      	lsrs	r3, r3, #8
 8009728:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800972c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	0e1b      	lsrs	r3, r3, #24
 8009732:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009736:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	373c      	adds	r7, #60	; 0x3c
 800973e:	46bd      	mov	sp, r7
 8009740:	bd90      	pop	{r4, r7, pc}

08009742 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8009742:	b580      	push	{r7, lr}
 8009744:	b084      	sub	sp, #16
 8009746:	af00      	add	r7, sp, #0
 8009748:	60f8      	str	r0, [r7, #12]
 800974a:	60b9      	str	r1, [r7, #8]
 800974c:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d101      	bne.n	8009758 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8009754:	2301      	movs	r3, #1
 8009756:	e038      	b.n	80097ca <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800975e:	b2db      	uxtb	r3, r3
 8009760:	2b00      	cmp	r3, #0
 8009762:	d106      	bne.n	8009772 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	2200      	movs	r2, #0
 8009768:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800976c:	68f8      	ldr	r0, [r7, #12]
 800976e:	f7f7 fca3 	bl	80010b8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	3308      	adds	r3, #8
 800977a:	4619      	mov	r1, r3
 800977c:	4610      	mov	r0, r2
 800977e:	f000 ff83 	bl	800a688 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	6818      	ldr	r0, [r3, #0]
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	461a      	mov	r2, r3
 800978c:	68b9      	ldr	r1, [r7, #8]
 800978e:	f000 ffe5 	bl	800a75c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	6858      	ldr	r0, [r3, #4]
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	689a      	ldr	r2, [r3, #8]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800979e:	6879      	ldr	r1, [r7, #4]
 80097a0:	f001 f812 	bl	800a7c8 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	68fa      	ldr	r2, [r7, #12]
 80097aa:	6892      	ldr	r2, [r2, #8]
 80097ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	68fa      	ldr	r2, [r7, #12]
 80097b6:	6892      	ldr	r2, [r2, #8]
 80097b8:	f041 0101 	orr.w	r1, r1, #1
 80097bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	2201      	movs	r2, #1
 80097c4:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 80097c8:	2300      	movs	r3, #0
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3710      	adds	r7, #16
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}

080097d2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80097d2:	b580      	push	{r7, lr}
 80097d4:	b082      	sub	sp, #8
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d101      	bne.n	80097e4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80097e0:	2301      	movs	r3, #1
 80097e2:	e041      	b.n	8009868 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097ea:	b2db      	uxtb	r3, r3
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d106      	bne.n	80097fe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f7f9 fbd3 	bl	8002fa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2202      	movs	r2, #2
 8009802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	3304      	adds	r3, #4
 800980e:	4619      	mov	r1, r3
 8009810:	4610      	mov	r0, r2
 8009812:	f000 fa95 	bl	8009d40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2201      	movs	r2, #1
 800981a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2201      	movs	r2, #1
 8009822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2201      	movs	r2, #1
 800982a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2201      	movs	r2, #1
 8009832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2201      	movs	r2, #1
 800983a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2201      	movs	r2, #1
 8009842:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2201      	movs	r2, #1
 800984a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2201      	movs	r2, #1
 8009852:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2201      	movs	r2, #1
 800985a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2201      	movs	r2, #1
 8009862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009866:	2300      	movs	r3, #0
}
 8009868:	4618      	mov	r0, r3
 800986a:	3708      	adds	r7, #8
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}

08009870 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009870:	b480      	push	{r7}
 8009872:	b085      	sub	sp, #20
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800987e:	b2db      	uxtb	r3, r3
 8009880:	2b01      	cmp	r3, #1
 8009882:	d001      	beq.n	8009888 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009884:	2301      	movs	r3, #1
 8009886:	e04e      	b.n	8009926 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2202      	movs	r2, #2
 800988c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	68da      	ldr	r2, [r3, #12]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f042 0201 	orr.w	r2, r2, #1
 800989e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	4a23      	ldr	r2, [pc, #140]	; (8009934 <HAL_TIM_Base_Start_IT+0xc4>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d022      	beq.n	80098f0 <HAL_TIM_Base_Start_IT+0x80>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098b2:	d01d      	beq.n	80098f0 <HAL_TIM_Base_Start_IT+0x80>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	4a1f      	ldr	r2, [pc, #124]	; (8009938 <HAL_TIM_Base_Start_IT+0xc8>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d018      	beq.n	80098f0 <HAL_TIM_Base_Start_IT+0x80>
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4a1e      	ldr	r2, [pc, #120]	; (800993c <HAL_TIM_Base_Start_IT+0xcc>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d013      	beq.n	80098f0 <HAL_TIM_Base_Start_IT+0x80>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a1c      	ldr	r2, [pc, #112]	; (8009940 <HAL_TIM_Base_Start_IT+0xd0>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d00e      	beq.n	80098f0 <HAL_TIM_Base_Start_IT+0x80>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	4a1b      	ldr	r2, [pc, #108]	; (8009944 <HAL_TIM_Base_Start_IT+0xd4>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d009      	beq.n	80098f0 <HAL_TIM_Base_Start_IT+0x80>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a19      	ldr	r2, [pc, #100]	; (8009948 <HAL_TIM_Base_Start_IT+0xd8>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d004      	beq.n	80098f0 <HAL_TIM_Base_Start_IT+0x80>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a18      	ldr	r2, [pc, #96]	; (800994c <HAL_TIM_Base_Start_IT+0xdc>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d111      	bne.n	8009914 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	689b      	ldr	r3, [r3, #8]
 80098f6:	f003 0307 	and.w	r3, r3, #7
 80098fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	2b06      	cmp	r3, #6
 8009900:	d010      	beq.n	8009924 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	681a      	ldr	r2, [r3, #0]
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f042 0201 	orr.w	r2, r2, #1
 8009910:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009912:	e007      	b.n	8009924 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	681a      	ldr	r2, [r3, #0]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f042 0201 	orr.w	r2, r2, #1
 8009922:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3714      	adds	r7, #20
 800992a:	46bd      	mov	sp, r7
 800992c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009930:	4770      	bx	lr
 8009932:	bf00      	nop
 8009934:	40010000 	.word	0x40010000
 8009938:	40000400 	.word	0x40000400
 800993c:	40000800 	.word	0x40000800
 8009940:	40000c00 	.word	0x40000c00
 8009944:	40010400 	.word	0x40010400
 8009948:	40014000 	.word	0x40014000
 800994c:	40001800 	.word	0x40001800

08009950 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b082      	sub	sp, #8
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	691b      	ldr	r3, [r3, #16]
 800995e:	f003 0302 	and.w	r3, r3, #2
 8009962:	2b02      	cmp	r3, #2
 8009964:	d122      	bne.n	80099ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	68db      	ldr	r3, [r3, #12]
 800996c:	f003 0302 	and.w	r3, r3, #2
 8009970:	2b02      	cmp	r3, #2
 8009972:	d11b      	bne.n	80099ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f06f 0202 	mvn.w	r2, #2
 800997c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2201      	movs	r2, #1
 8009982:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	699b      	ldr	r3, [r3, #24]
 800998a:	f003 0303 	and.w	r3, r3, #3
 800998e:	2b00      	cmp	r3, #0
 8009990:	d003      	beq.n	800999a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 f9b5 	bl	8009d02 <HAL_TIM_IC_CaptureCallback>
 8009998:	e005      	b.n	80099a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 f9a7 	bl	8009cee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f000 f9b8 	bl	8009d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	691b      	ldr	r3, [r3, #16]
 80099b2:	f003 0304 	and.w	r3, r3, #4
 80099b6:	2b04      	cmp	r3, #4
 80099b8:	d122      	bne.n	8009a00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	68db      	ldr	r3, [r3, #12]
 80099c0:	f003 0304 	and.w	r3, r3, #4
 80099c4:	2b04      	cmp	r3, #4
 80099c6:	d11b      	bne.n	8009a00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f06f 0204 	mvn.w	r2, #4
 80099d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2202      	movs	r2, #2
 80099d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	699b      	ldr	r3, [r3, #24]
 80099de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d003      	beq.n	80099ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f000 f98b 	bl	8009d02 <HAL_TIM_IC_CaptureCallback>
 80099ec:	e005      	b.n	80099fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f000 f97d 	bl	8009cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f000 f98e 	bl	8009d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	691b      	ldr	r3, [r3, #16]
 8009a06:	f003 0308 	and.w	r3, r3, #8
 8009a0a:	2b08      	cmp	r3, #8
 8009a0c:	d122      	bne.n	8009a54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	68db      	ldr	r3, [r3, #12]
 8009a14:	f003 0308 	and.w	r3, r3, #8
 8009a18:	2b08      	cmp	r3, #8
 8009a1a:	d11b      	bne.n	8009a54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f06f 0208 	mvn.w	r2, #8
 8009a24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2204      	movs	r2, #4
 8009a2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	69db      	ldr	r3, [r3, #28]
 8009a32:	f003 0303 	and.w	r3, r3, #3
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d003      	beq.n	8009a42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 f961 	bl	8009d02 <HAL_TIM_IC_CaptureCallback>
 8009a40:	e005      	b.n	8009a4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 f953 	bl	8009cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f000 f964 	bl	8009d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2200      	movs	r2, #0
 8009a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	691b      	ldr	r3, [r3, #16]
 8009a5a:	f003 0310 	and.w	r3, r3, #16
 8009a5e:	2b10      	cmp	r3, #16
 8009a60:	d122      	bne.n	8009aa8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	68db      	ldr	r3, [r3, #12]
 8009a68:	f003 0310 	and.w	r3, r3, #16
 8009a6c:	2b10      	cmp	r3, #16
 8009a6e:	d11b      	bne.n	8009aa8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f06f 0210 	mvn.w	r2, #16
 8009a78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2208      	movs	r2, #8
 8009a7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	69db      	ldr	r3, [r3, #28]
 8009a86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d003      	beq.n	8009a96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a8e:	6878      	ldr	r0, [r7, #4]
 8009a90:	f000 f937 	bl	8009d02 <HAL_TIM_IC_CaptureCallback>
 8009a94:	e005      	b.n	8009aa2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f000 f929 	bl	8009cee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f000 f93a 	bl	8009d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	691b      	ldr	r3, [r3, #16]
 8009aae:	f003 0301 	and.w	r3, r3, #1
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d10e      	bne.n	8009ad4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	68db      	ldr	r3, [r3, #12]
 8009abc:	f003 0301 	and.w	r3, r3, #1
 8009ac0:	2b01      	cmp	r3, #1
 8009ac2:	d107      	bne.n	8009ad4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f06f 0201 	mvn.w	r2, #1
 8009acc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f7f7 fcbc 	bl	800144c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	691b      	ldr	r3, [r3, #16]
 8009ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ade:	2b80      	cmp	r3, #128	; 0x80
 8009ae0:	d10e      	bne.n	8009b00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	68db      	ldr	r3, [r3, #12]
 8009ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009aec:	2b80      	cmp	r3, #128	; 0x80
 8009aee:	d107      	bne.n	8009b00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009af8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f000 fae0 	bl	800a0c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	691b      	ldr	r3, [r3, #16]
 8009b06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b0a:	2b40      	cmp	r3, #64	; 0x40
 8009b0c:	d10e      	bne.n	8009b2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b18:	2b40      	cmp	r3, #64	; 0x40
 8009b1a:	d107      	bne.n	8009b2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009b24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f000 f8ff 	bl	8009d2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	691b      	ldr	r3, [r3, #16]
 8009b32:	f003 0320 	and.w	r3, r3, #32
 8009b36:	2b20      	cmp	r3, #32
 8009b38:	d10e      	bne.n	8009b58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	68db      	ldr	r3, [r3, #12]
 8009b40:	f003 0320 	and.w	r3, r3, #32
 8009b44:	2b20      	cmp	r3, #32
 8009b46:	d107      	bne.n	8009b58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f06f 0220 	mvn.w	r2, #32
 8009b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f000 faaa 	bl	800a0ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009b58:	bf00      	nop
 8009b5a:	3708      	adds	r7, #8
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d101      	bne.n	8009b7c <HAL_TIM_ConfigClockSource+0x1c>
 8009b78:	2302      	movs	r3, #2
 8009b7a:	e0b4      	b.n	8009ce6 <HAL_TIM_ConfigClockSource+0x186>
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2202      	movs	r2, #2
 8009b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009b9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009ba2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	68ba      	ldr	r2, [r7, #8]
 8009baa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009bb4:	d03e      	beq.n	8009c34 <HAL_TIM_ConfigClockSource+0xd4>
 8009bb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009bba:	f200 8087 	bhi.w	8009ccc <HAL_TIM_ConfigClockSource+0x16c>
 8009bbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009bc2:	f000 8086 	beq.w	8009cd2 <HAL_TIM_ConfigClockSource+0x172>
 8009bc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009bca:	d87f      	bhi.n	8009ccc <HAL_TIM_ConfigClockSource+0x16c>
 8009bcc:	2b70      	cmp	r3, #112	; 0x70
 8009bce:	d01a      	beq.n	8009c06 <HAL_TIM_ConfigClockSource+0xa6>
 8009bd0:	2b70      	cmp	r3, #112	; 0x70
 8009bd2:	d87b      	bhi.n	8009ccc <HAL_TIM_ConfigClockSource+0x16c>
 8009bd4:	2b60      	cmp	r3, #96	; 0x60
 8009bd6:	d050      	beq.n	8009c7a <HAL_TIM_ConfigClockSource+0x11a>
 8009bd8:	2b60      	cmp	r3, #96	; 0x60
 8009bda:	d877      	bhi.n	8009ccc <HAL_TIM_ConfigClockSource+0x16c>
 8009bdc:	2b50      	cmp	r3, #80	; 0x50
 8009bde:	d03c      	beq.n	8009c5a <HAL_TIM_ConfigClockSource+0xfa>
 8009be0:	2b50      	cmp	r3, #80	; 0x50
 8009be2:	d873      	bhi.n	8009ccc <HAL_TIM_ConfigClockSource+0x16c>
 8009be4:	2b40      	cmp	r3, #64	; 0x40
 8009be6:	d058      	beq.n	8009c9a <HAL_TIM_ConfigClockSource+0x13a>
 8009be8:	2b40      	cmp	r3, #64	; 0x40
 8009bea:	d86f      	bhi.n	8009ccc <HAL_TIM_ConfigClockSource+0x16c>
 8009bec:	2b30      	cmp	r3, #48	; 0x30
 8009bee:	d064      	beq.n	8009cba <HAL_TIM_ConfigClockSource+0x15a>
 8009bf0:	2b30      	cmp	r3, #48	; 0x30
 8009bf2:	d86b      	bhi.n	8009ccc <HAL_TIM_ConfigClockSource+0x16c>
 8009bf4:	2b20      	cmp	r3, #32
 8009bf6:	d060      	beq.n	8009cba <HAL_TIM_ConfigClockSource+0x15a>
 8009bf8:	2b20      	cmp	r3, #32
 8009bfa:	d867      	bhi.n	8009ccc <HAL_TIM_ConfigClockSource+0x16c>
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d05c      	beq.n	8009cba <HAL_TIM_ConfigClockSource+0x15a>
 8009c00:	2b10      	cmp	r3, #16
 8009c02:	d05a      	beq.n	8009cba <HAL_TIM_ConfigClockSource+0x15a>
 8009c04:	e062      	b.n	8009ccc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6818      	ldr	r0, [r3, #0]
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	6899      	ldr	r1, [r3, #8]
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	685a      	ldr	r2, [r3, #4]
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	68db      	ldr	r3, [r3, #12]
 8009c16:	f000 f9ad 	bl	8009f74 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009c28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	68ba      	ldr	r2, [r7, #8]
 8009c30:	609a      	str	r2, [r3, #8]
      break;
 8009c32:	e04f      	b.n	8009cd4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	6818      	ldr	r0, [r3, #0]
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	6899      	ldr	r1, [r3, #8]
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	685a      	ldr	r2, [r3, #4]
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	68db      	ldr	r3, [r3, #12]
 8009c44:	f000 f996 	bl	8009f74 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	689a      	ldr	r2, [r3, #8]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009c56:	609a      	str	r2, [r3, #8]
      break;
 8009c58:	e03c      	b.n	8009cd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	6818      	ldr	r0, [r3, #0]
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	6859      	ldr	r1, [r3, #4]
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	68db      	ldr	r3, [r3, #12]
 8009c66:	461a      	mov	r2, r3
 8009c68:	f000 f90a 	bl	8009e80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	2150      	movs	r1, #80	; 0x50
 8009c72:	4618      	mov	r0, r3
 8009c74:	f000 f963 	bl	8009f3e <TIM_ITRx_SetConfig>
      break;
 8009c78:	e02c      	b.n	8009cd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6818      	ldr	r0, [r3, #0]
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	6859      	ldr	r1, [r3, #4]
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	461a      	mov	r2, r3
 8009c88:	f000 f929 	bl	8009ede <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2160      	movs	r1, #96	; 0x60
 8009c92:	4618      	mov	r0, r3
 8009c94:	f000 f953 	bl	8009f3e <TIM_ITRx_SetConfig>
      break;
 8009c98:	e01c      	b.n	8009cd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6818      	ldr	r0, [r3, #0]
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	6859      	ldr	r1, [r3, #4]
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	68db      	ldr	r3, [r3, #12]
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	f000 f8ea 	bl	8009e80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	2140      	movs	r1, #64	; 0x40
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f000 f943 	bl	8009f3e <TIM_ITRx_SetConfig>
      break;
 8009cb8:	e00c      	b.n	8009cd4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4619      	mov	r1, r3
 8009cc4:	4610      	mov	r0, r2
 8009cc6:	f000 f93a 	bl	8009f3e <TIM_ITRx_SetConfig>
      break;
 8009cca:	e003      	b.n	8009cd4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	73fb      	strb	r3, [r7, #15]
      break;
 8009cd0:	e000      	b.n	8009cd4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009cd2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}

08009cee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009cee:	b480      	push	{r7}
 8009cf0:	b083      	sub	sp, #12
 8009cf2:	af00      	add	r7, sp, #0
 8009cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009cf6:	bf00      	nop
 8009cf8:	370c      	adds	r7, #12
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d00:	4770      	bx	lr

08009d02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009d02:	b480      	push	{r7}
 8009d04:	b083      	sub	sp, #12
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009d0a:	bf00      	nop
 8009d0c:	370c      	adds	r7, #12
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d14:	4770      	bx	lr

08009d16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009d16:	b480      	push	{r7}
 8009d18:	b083      	sub	sp, #12
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009d1e:	bf00      	nop
 8009d20:	370c      	adds	r7, #12
 8009d22:	46bd      	mov	sp, r7
 8009d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d28:	4770      	bx	lr

08009d2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009d2a:	b480      	push	{r7}
 8009d2c:	b083      	sub	sp, #12
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009d32:	bf00      	nop
 8009d34:	370c      	adds	r7, #12
 8009d36:	46bd      	mov	sp, r7
 8009d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3c:	4770      	bx	lr
	...

08009d40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b085      	sub	sp, #20
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	4a40      	ldr	r2, [pc, #256]	; (8009e54 <TIM_Base_SetConfig+0x114>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d013      	beq.n	8009d80 <TIM_Base_SetConfig+0x40>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d5e:	d00f      	beq.n	8009d80 <TIM_Base_SetConfig+0x40>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	4a3d      	ldr	r2, [pc, #244]	; (8009e58 <TIM_Base_SetConfig+0x118>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d00b      	beq.n	8009d80 <TIM_Base_SetConfig+0x40>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	4a3c      	ldr	r2, [pc, #240]	; (8009e5c <TIM_Base_SetConfig+0x11c>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d007      	beq.n	8009d80 <TIM_Base_SetConfig+0x40>
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	4a3b      	ldr	r2, [pc, #236]	; (8009e60 <TIM_Base_SetConfig+0x120>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d003      	beq.n	8009d80 <TIM_Base_SetConfig+0x40>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	4a3a      	ldr	r2, [pc, #232]	; (8009e64 <TIM_Base_SetConfig+0x124>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d108      	bne.n	8009d92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	685b      	ldr	r3, [r3, #4]
 8009d8c:	68fa      	ldr	r2, [r7, #12]
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	4a2f      	ldr	r2, [pc, #188]	; (8009e54 <TIM_Base_SetConfig+0x114>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d02b      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009da0:	d027      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	4a2c      	ldr	r2, [pc, #176]	; (8009e58 <TIM_Base_SetConfig+0x118>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d023      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	4a2b      	ldr	r2, [pc, #172]	; (8009e5c <TIM_Base_SetConfig+0x11c>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d01f      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	4a2a      	ldr	r2, [pc, #168]	; (8009e60 <TIM_Base_SetConfig+0x120>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d01b      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	4a29      	ldr	r2, [pc, #164]	; (8009e64 <TIM_Base_SetConfig+0x124>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d017      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	4a28      	ldr	r2, [pc, #160]	; (8009e68 <TIM_Base_SetConfig+0x128>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d013      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4a27      	ldr	r2, [pc, #156]	; (8009e6c <TIM_Base_SetConfig+0x12c>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d00f      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	4a26      	ldr	r2, [pc, #152]	; (8009e70 <TIM_Base_SetConfig+0x130>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d00b      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	4a25      	ldr	r2, [pc, #148]	; (8009e74 <TIM_Base_SetConfig+0x134>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d007      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4a24      	ldr	r2, [pc, #144]	; (8009e78 <TIM_Base_SetConfig+0x138>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d003      	beq.n	8009df2 <TIM_Base_SetConfig+0xb2>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4a23      	ldr	r2, [pc, #140]	; (8009e7c <TIM_Base_SetConfig+0x13c>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d108      	bne.n	8009e04 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009df8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	68db      	ldr	r3, [r3, #12]
 8009dfe:	68fa      	ldr	r2, [r7, #12]
 8009e00:	4313      	orrs	r3, r2
 8009e02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	695b      	ldr	r3, [r3, #20]
 8009e0e:	4313      	orrs	r3, r2
 8009e10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	68fa      	ldr	r2, [r7, #12]
 8009e16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	689a      	ldr	r2, [r3, #8]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	4a0a      	ldr	r2, [pc, #40]	; (8009e54 <TIM_Base_SetConfig+0x114>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d003      	beq.n	8009e38 <TIM_Base_SetConfig+0xf8>
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	4a0c      	ldr	r2, [pc, #48]	; (8009e64 <TIM_Base_SetConfig+0x124>)
 8009e34:	4293      	cmp	r3, r2
 8009e36:	d103      	bne.n	8009e40 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	691a      	ldr	r2, [r3, #16]
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2201      	movs	r2, #1
 8009e44:	615a      	str	r2, [r3, #20]
}
 8009e46:	bf00      	nop
 8009e48:	3714      	adds	r7, #20
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	40010000 	.word	0x40010000
 8009e58:	40000400 	.word	0x40000400
 8009e5c:	40000800 	.word	0x40000800
 8009e60:	40000c00 	.word	0x40000c00
 8009e64:	40010400 	.word	0x40010400
 8009e68:	40014000 	.word	0x40014000
 8009e6c:	40014400 	.word	0x40014400
 8009e70:	40014800 	.word	0x40014800
 8009e74:	40001800 	.word	0x40001800
 8009e78:	40001c00 	.word	0x40001c00
 8009e7c:	40002000 	.word	0x40002000

08009e80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b087      	sub	sp, #28
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	60f8      	str	r0, [r7, #12]
 8009e88:	60b9      	str	r1, [r7, #8]
 8009e8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	6a1b      	ldr	r3, [r3, #32]
 8009e90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	6a1b      	ldr	r3, [r3, #32]
 8009e96:	f023 0201 	bic.w	r2, r3, #1
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	699b      	ldr	r3, [r3, #24]
 8009ea2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009eaa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	011b      	lsls	r3, r3, #4
 8009eb0:	693a      	ldr	r2, [r7, #16]
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	f023 030a 	bic.w	r3, r3, #10
 8009ebc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009ebe:	697a      	ldr	r2, [r7, #20]
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	693a      	ldr	r2, [r7, #16]
 8009eca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	697a      	ldr	r2, [r7, #20]
 8009ed0:	621a      	str	r2, [r3, #32]
}
 8009ed2:	bf00      	nop
 8009ed4:	371c      	adds	r7, #28
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009edc:	4770      	bx	lr

08009ede <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ede:	b480      	push	{r7}
 8009ee0:	b087      	sub	sp, #28
 8009ee2:	af00      	add	r7, sp, #0
 8009ee4:	60f8      	str	r0, [r7, #12]
 8009ee6:	60b9      	str	r1, [r7, #8]
 8009ee8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	6a1b      	ldr	r3, [r3, #32]
 8009eee:	f023 0210 	bic.w	r2, r3, #16
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	699b      	ldr	r3, [r3, #24]
 8009efa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	6a1b      	ldr	r3, [r3, #32]
 8009f00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009f08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	031b      	lsls	r3, r3, #12
 8009f0e:	697a      	ldr	r2, [r7, #20]
 8009f10:	4313      	orrs	r3, r2
 8009f12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009f1a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	011b      	lsls	r3, r3, #4
 8009f20:	693a      	ldr	r2, [r7, #16]
 8009f22:	4313      	orrs	r3, r2
 8009f24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	697a      	ldr	r2, [r7, #20]
 8009f2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	693a      	ldr	r2, [r7, #16]
 8009f30:	621a      	str	r2, [r3, #32]
}
 8009f32:	bf00      	nop
 8009f34:	371c      	adds	r7, #28
 8009f36:	46bd      	mov	sp, r7
 8009f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3c:	4770      	bx	lr

08009f3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009f3e:	b480      	push	{r7}
 8009f40:	b085      	sub	sp, #20
 8009f42:	af00      	add	r7, sp, #0
 8009f44:	6078      	str	r0, [r7, #4]
 8009f46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	689b      	ldr	r3, [r3, #8]
 8009f4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009f56:	683a      	ldr	r2, [r7, #0]
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	f043 0307 	orr.w	r3, r3, #7
 8009f60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	68fa      	ldr	r2, [r7, #12]
 8009f66:	609a      	str	r2, [r3, #8]
}
 8009f68:	bf00      	nop
 8009f6a:	3714      	adds	r7, #20
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f72:	4770      	bx	lr

08009f74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b087      	sub	sp, #28
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	60b9      	str	r1, [r7, #8]
 8009f7e:	607a      	str	r2, [r7, #4]
 8009f80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	689b      	ldr	r3, [r3, #8]
 8009f86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009f8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	021a      	lsls	r2, r3, #8
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	431a      	orrs	r2, r3
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	697a      	ldr	r2, [r7, #20]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	697a      	ldr	r2, [r7, #20]
 8009fa6:	609a      	str	r2, [r3, #8]
}
 8009fa8:	bf00      	nop
 8009faa:	371c      	adds	r7, #28
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b085      	sub	sp, #20
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
 8009fbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d101      	bne.n	8009fcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009fc8:	2302      	movs	r3, #2
 8009fca:	e05a      	b.n	800a082 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2202      	movs	r2, #2
 8009fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	689b      	ldr	r3, [r3, #8]
 8009fea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ff2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	68fa      	ldr	r2, [r7, #12]
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	68fa      	ldr	r2, [r7, #12]
 800a004:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	4a21      	ldr	r2, [pc, #132]	; (800a090 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d022      	beq.n	800a056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a018:	d01d      	beq.n	800a056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4a1d      	ldr	r2, [pc, #116]	; (800a094 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d018      	beq.n	800a056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	4a1b      	ldr	r2, [pc, #108]	; (800a098 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d013      	beq.n	800a056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a1a      	ldr	r2, [pc, #104]	; (800a09c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d00e      	beq.n	800a056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	4a18      	ldr	r2, [pc, #96]	; (800a0a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d009      	beq.n	800a056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a17      	ldr	r2, [pc, #92]	; (800a0a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d004      	beq.n	800a056 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	4a15      	ldr	r2, [pc, #84]	; (800a0a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d10c      	bne.n	800a070 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a05c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	68ba      	ldr	r2, [r7, #8]
 800a064:	4313      	orrs	r3, r2
 800a066:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	68ba      	ldr	r2, [r7, #8]
 800a06e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2201      	movs	r2, #1
 800a074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2200      	movs	r2, #0
 800a07c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a080:	2300      	movs	r3, #0
}
 800a082:	4618      	mov	r0, r3
 800a084:	3714      	adds	r7, #20
 800a086:	46bd      	mov	sp, r7
 800a088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08c:	4770      	bx	lr
 800a08e:	bf00      	nop
 800a090:	40010000 	.word	0x40010000
 800a094:	40000400 	.word	0x40000400
 800a098:	40000800 	.word	0x40000800
 800a09c:	40000c00 	.word	0x40000c00
 800a0a0:	40010400 	.word	0x40010400
 800a0a4:	40014000 	.word	0x40014000
 800a0a8:	40001800 	.word	0x40001800

0800a0ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b083      	sub	sp, #12
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a0b4:	bf00      	nop
 800a0b6:	370c      	adds	r7, #12
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr

0800a0c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a0c8:	bf00      	nop
 800a0ca:	370c      	adds	r7, #12
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr

0800a0d4 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b082      	sub	sp, #8
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d101      	bne.n	800a0e6 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	e033      	b.n	800a14e <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0ec:	b2db      	uxtb	r3, r3
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d106      	bne.n	800a100 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f7f8 ffa4 	bl	8003048 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2202      	movs	r2, #2
 800a104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f000 f825 	bl	800a158 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	691a      	ldr	r2, [r3, #16]
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a11c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	695a      	ldr	r2, [r3, #20]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a12c:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	68da      	ldr	r2, [r3, #12]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a13c:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2200      	movs	r2, #0
 800a142:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2201      	movs	r2, #1
 800a148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a14c:	2300      	movs	r3, #0
}
 800a14e:	4618      	mov	r0, r3
 800a150:	3708      	adds	r7, #8
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
	...

0800a158 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 800a158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a15c:	b0c6      	sub	sp, #280	; 0x118
 800a15e:	af00      	add	r7, sp, #0
 800a160:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg = 0x00U;
 800a164:	2300      	movs	r3, #0
 800a166:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800a16a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	68d9      	ldr	r1, [r3, #12]
 800a172:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a176:	681a      	ldr	r2, [r3, #0]
 800a178:	f021 030c 	bic.w	r3, r1, #12
 800a17c:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 800a17e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	691b      	ldr	r3, [r3, #16]
 800a186:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 800a18a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a18e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800a192:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800a196:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a19a:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 800a19c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a1a0:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800a1a2:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 800a1a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a1a8:	6a1b      	ldr	r3, [r3, #32]
 800a1aa:	431a      	orrs	r2, r3
 800a1ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a1b0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800a1b2:	431a      	orrs	r2, r3
 800a1b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a1be:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 800a1c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a1c6:	681a      	ldr	r2, [r3, #0]
 800a1c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1cc:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 800a1ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	68db      	ldr	r3, [r3, #12]
 800a1d6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800a1da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1de:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a1e2:	f023 030c 	bic.w	r3, r3, #12
 800a1e6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800a1ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a1ee:	689a      	ldr	r2, [r3, #8]
 800a1f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a1f4:	691b      	ldr	r3, [r3, #16]
 800a1f6:	431a      	orrs	r2, r3
 800a1f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a1fc:	695b      	ldr	r3, [r3, #20]
 800a1fe:	431a      	orrs	r2, r3
 800a200:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a204:	4313      	orrs	r3, r2
 800a206:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a20a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 800a20e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a212:	681a      	ldr	r2, [r3, #0]
 800a214:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a218:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 800a21a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	6959      	ldr	r1, [r3, #20]
 800a222:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	f421 7340 	bic.w	r3, r1, #768	; 0x300
 800a22c:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 800a22e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	4b8b      	ldr	r3, [pc, #556]	; (800a464 <USART_SetConfig+0x30c>)
 800a236:	429a      	cmp	r2, r3
 800a238:	d006      	beq.n	800a248 <USART_SetConfig+0xf0>
 800a23a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a23e:	681a      	ldr	r2, [r3, #0]
 800a240:	4b89      	ldr	r3, [pc, #548]	; (800a468 <USART_SetConfig+0x310>)
 800a242:	429a      	cmp	r2, r3
 800a244:	f040 8114 	bne.w	800a470 <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a248:	f7fe f8dc 	bl	8008404 <HAL_RCC_GetPCLK2Freq>
 800a24c:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 800a250:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a254:	2200      	movs	r2, #0
 800a256:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a25a:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 800a25e:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 800a262:	4622      	mov	r2, r4
 800a264:	462b      	mov	r3, r5
 800a266:	1891      	adds	r1, r2, r2
 800a268:	6739      	str	r1, [r7, #112]	; 0x70
 800a26a:	415b      	adcs	r3, r3
 800a26c:	677b      	str	r3, [r7, #116]	; 0x74
 800a26e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800a272:	4621      	mov	r1, r4
 800a274:	eb12 0801 	adds.w	r8, r2, r1
 800a278:	4629      	mov	r1, r5
 800a27a:	eb43 0901 	adc.w	r9, r3, r1
 800a27e:	f04f 0200 	mov.w	r2, #0
 800a282:	f04f 0300 	mov.w	r3, #0
 800a286:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a28a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a28e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a292:	4690      	mov	r8, r2
 800a294:	4699      	mov	r9, r3
 800a296:	4623      	mov	r3, r4
 800a298:	eb18 0303 	adds.w	r3, r8, r3
 800a29c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a2a0:	462b      	mov	r3, r5
 800a2a2:	eb49 0303 	adc.w	r3, r9, r3
 800a2a6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a2aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a2ae:	685b      	ldr	r3, [r3, #4]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a2b6:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800a2ba:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	18db      	adds	r3, r3, r3
 800a2c2:	66bb      	str	r3, [r7, #104]	; 0x68
 800a2c4:	4613      	mov	r3, r2
 800a2c6:	eb42 0303 	adc.w	r3, r2, r3
 800a2ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a2cc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800a2d0:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 800a2d4:	f7f6 fc88 	bl	8000be8 <__aeabi_uldivmod>
 800a2d8:	4602      	mov	r2, r0
 800a2da:	460b      	mov	r3, r1
 800a2dc:	4b63      	ldr	r3, [pc, #396]	; (800a46c <USART_SetConfig+0x314>)
 800a2de:	fba3 2302 	umull	r2, r3, r3, r2
 800a2e2:	095b      	lsrs	r3, r3, #5
 800a2e4:	011c      	lsls	r4, r3, #4
 800a2e6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a2f0:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a2f4:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 800a2f8:	4642      	mov	r2, r8
 800a2fa:	464b      	mov	r3, r9
 800a2fc:	1891      	adds	r1, r2, r2
 800a2fe:	6639      	str	r1, [r7, #96]	; 0x60
 800a300:	415b      	adcs	r3, r3
 800a302:	667b      	str	r3, [r7, #100]	; 0x64
 800a304:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800a308:	4641      	mov	r1, r8
 800a30a:	1851      	adds	r1, r2, r1
 800a30c:	65b9      	str	r1, [r7, #88]	; 0x58
 800a30e:	4649      	mov	r1, r9
 800a310:	414b      	adcs	r3, r1
 800a312:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a314:	f04f 0200 	mov.w	r2, #0
 800a318:	f04f 0300 	mov.w	r3, #0
 800a31c:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 800a320:	4659      	mov	r1, fp
 800a322:	00cb      	lsls	r3, r1, #3
 800a324:	4651      	mov	r1, sl
 800a326:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a32a:	4651      	mov	r1, sl
 800a32c:	00ca      	lsls	r2, r1, #3
 800a32e:	4610      	mov	r0, r2
 800a330:	4619      	mov	r1, r3
 800a332:	4603      	mov	r3, r0
 800a334:	4642      	mov	r2, r8
 800a336:	189b      	adds	r3, r3, r2
 800a338:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a33c:	464b      	mov	r3, r9
 800a33e:	460a      	mov	r2, r1
 800a340:	eb42 0303 	adc.w	r3, r2, r3
 800a344:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a348:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a34c:	685b      	ldr	r3, [r3, #4]
 800a34e:	2200      	movs	r2, #0
 800a350:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a354:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a358:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a35c:	460b      	mov	r3, r1
 800a35e:	18db      	adds	r3, r3, r3
 800a360:	653b      	str	r3, [r7, #80]	; 0x50
 800a362:	4613      	mov	r3, r2
 800a364:	eb42 0303 	adc.w	r3, r2, r3
 800a368:	657b      	str	r3, [r7, #84]	; 0x54
 800a36a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a36e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a372:	f7f6 fc39 	bl	8000be8 <__aeabi_uldivmod>
 800a376:	4602      	mov	r2, r0
 800a378:	460b      	mov	r3, r1
 800a37a:	4611      	mov	r1, r2
 800a37c:	4b3b      	ldr	r3, [pc, #236]	; (800a46c <USART_SetConfig+0x314>)
 800a37e:	fba3 2301 	umull	r2, r3, r3, r1
 800a382:	095b      	lsrs	r3, r3, #5
 800a384:	2264      	movs	r2, #100	; 0x64
 800a386:	fb02 f303 	mul.w	r3, r2, r3
 800a38a:	1acb      	subs	r3, r1, r3
 800a38c:	00db      	lsls	r3, r3, #3
 800a38e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a392:	4b36      	ldr	r3, [pc, #216]	; (800a46c <USART_SetConfig+0x314>)
 800a394:	fba3 2302 	umull	r2, r3, r3, r2
 800a398:	095b      	lsrs	r3, r3, #5
 800a39a:	005b      	lsls	r3, r3, #1
 800a39c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a3a0:	441c      	add	r4, r3
 800a3a2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a3ac:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a3b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a3b4:	4642      	mov	r2, r8
 800a3b6:	464b      	mov	r3, r9
 800a3b8:	1891      	adds	r1, r2, r2
 800a3ba:	64b9      	str	r1, [r7, #72]	; 0x48
 800a3bc:	415b      	adcs	r3, r3
 800a3be:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a3c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a3c4:	4641      	mov	r1, r8
 800a3c6:	1851      	adds	r1, r2, r1
 800a3c8:	6439      	str	r1, [r7, #64]	; 0x40
 800a3ca:	4649      	mov	r1, r9
 800a3cc:	414b      	adcs	r3, r1
 800a3ce:	647b      	str	r3, [r7, #68]	; 0x44
 800a3d0:	f04f 0200 	mov.w	r2, #0
 800a3d4:	f04f 0300 	mov.w	r3, #0
 800a3d8:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	; 0x40
 800a3dc:	4659      	mov	r1, fp
 800a3de:	00cb      	lsls	r3, r1, #3
 800a3e0:	4651      	mov	r1, sl
 800a3e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a3e6:	4651      	mov	r1, sl
 800a3e8:	00ca      	lsls	r2, r1, #3
 800a3ea:	4610      	mov	r0, r2
 800a3ec:	4619      	mov	r1, r3
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	4642      	mov	r2, r8
 800a3f2:	189b      	adds	r3, r3, r2
 800a3f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a3f8:	464b      	mov	r3, r9
 800a3fa:	460a      	mov	r2, r1
 800a3fc:	eb42 0303 	adc.w	r3, r2, r3
 800a400:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a404:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a408:	685b      	ldr	r3, [r3, #4]
 800a40a:	2200      	movs	r2, #0
 800a40c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a410:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a414:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a418:	460b      	mov	r3, r1
 800a41a:	18db      	adds	r3, r3, r3
 800a41c:	63bb      	str	r3, [r7, #56]	; 0x38
 800a41e:	4613      	mov	r3, r2
 800a420:	eb42 0303 	adc.w	r3, r2, r3
 800a424:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a426:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a42a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a42e:	f7f6 fbdb 	bl	8000be8 <__aeabi_uldivmod>
 800a432:	4602      	mov	r2, r0
 800a434:	460b      	mov	r3, r1
 800a436:	4b0d      	ldr	r3, [pc, #52]	; (800a46c <USART_SetConfig+0x314>)
 800a438:	fba3 1302 	umull	r1, r3, r3, r2
 800a43c:	095b      	lsrs	r3, r3, #5
 800a43e:	2164      	movs	r1, #100	; 0x64
 800a440:	fb01 f303 	mul.w	r3, r1, r3
 800a444:	1ad3      	subs	r3, r2, r3
 800a446:	00db      	lsls	r3, r3, #3
 800a448:	3332      	adds	r3, #50	; 0x32
 800a44a:	4a08      	ldr	r2, [pc, #32]	; (800a46c <USART_SetConfig+0x314>)
 800a44c:	fba2 2303 	umull	r2, r3, r2, r3
 800a450:	095b      	lsrs	r3, r3, #5
 800a452:	f003 0207 	and.w	r2, r3, #7
 800a456:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4422      	add	r2, r4
 800a45e:	609a      	str	r2, [r3, #8]
 800a460:	e109      	b.n	800a676 <USART_SetConfig+0x51e>
 800a462:	bf00      	nop
 800a464:	40011000 	.word	0x40011000
 800a468:	40011400 	.word	0x40011400
 800a46c:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a470:	f7fd ffb4 	bl	80083dc <HAL_RCC_GetPCLK1Freq>
 800a474:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 800a478:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a47c:	2200      	movs	r2, #0
 800a47e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a482:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a486:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a48a:	4642      	mov	r2, r8
 800a48c:	464b      	mov	r3, r9
 800a48e:	1891      	adds	r1, r2, r2
 800a490:	6339      	str	r1, [r7, #48]	; 0x30
 800a492:	415b      	adcs	r3, r3
 800a494:	637b      	str	r3, [r7, #52]	; 0x34
 800a496:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a49a:	4641      	mov	r1, r8
 800a49c:	1854      	adds	r4, r2, r1
 800a49e:	4649      	mov	r1, r9
 800a4a0:	eb43 0501 	adc.w	r5, r3, r1
 800a4a4:	f04f 0200 	mov.w	r2, #0
 800a4a8:	f04f 0300 	mov.w	r3, #0
 800a4ac:	00eb      	lsls	r3, r5, #3
 800a4ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a4b2:	00e2      	lsls	r2, r4, #3
 800a4b4:	4614      	mov	r4, r2
 800a4b6:	461d      	mov	r5, r3
 800a4b8:	4643      	mov	r3, r8
 800a4ba:	18e3      	adds	r3, r4, r3
 800a4bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a4c0:	464b      	mov	r3, r9
 800a4c2:	eb45 0303 	adc.w	r3, r5, r3
 800a4c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a4ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a4d6:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a4da:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a4de:	460b      	mov	r3, r1
 800a4e0:	18db      	adds	r3, r3, r3
 800a4e2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a4e4:	4613      	mov	r3, r2
 800a4e6:	eb42 0303 	adc.w	r3, r2, r3
 800a4ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a4ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a4f0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a4f4:	f7f6 fb78 	bl	8000be8 <__aeabi_uldivmod>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	460b      	mov	r3, r1
 800a4fc:	4b61      	ldr	r3, [pc, #388]	; (800a684 <USART_SetConfig+0x52c>)
 800a4fe:	fba3 2302 	umull	r2, r3, r3, r2
 800a502:	095b      	lsrs	r3, r3, #5
 800a504:	011c      	lsls	r4, r3, #4
 800a506:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a50a:	2200      	movs	r2, #0
 800a50c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a510:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a514:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a518:	4642      	mov	r2, r8
 800a51a:	464b      	mov	r3, r9
 800a51c:	1891      	adds	r1, r2, r2
 800a51e:	6239      	str	r1, [r7, #32]
 800a520:	415b      	adcs	r3, r3
 800a522:	627b      	str	r3, [r7, #36]	; 0x24
 800a524:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a528:	4641      	mov	r1, r8
 800a52a:	eb12 0a01 	adds.w	sl, r2, r1
 800a52e:	4649      	mov	r1, r9
 800a530:	eb43 0b01 	adc.w	fp, r3, r1
 800a534:	f04f 0200 	mov.w	r2, #0
 800a538:	f04f 0300 	mov.w	r3, #0
 800a53c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a540:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a544:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a548:	4692      	mov	sl, r2
 800a54a:	469b      	mov	fp, r3
 800a54c:	4643      	mov	r3, r8
 800a54e:	eb1a 0303 	adds.w	r3, sl, r3
 800a552:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a556:	464b      	mov	r3, r9
 800a558:	eb4b 0303 	adc.w	r3, fp, r3
 800a55c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a560:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	2200      	movs	r2, #0
 800a568:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a56c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a570:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800a574:	460b      	mov	r3, r1
 800a576:	18db      	adds	r3, r3, r3
 800a578:	61bb      	str	r3, [r7, #24]
 800a57a:	4613      	mov	r3, r2
 800a57c:	eb42 0303 	adc.w	r3, r2, r3
 800a580:	61fb      	str	r3, [r7, #28]
 800a582:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a586:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a58a:	f7f6 fb2d 	bl	8000be8 <__aeabi_uldivmod>
 800a58e:	4602      	mov	r2, r0
 800a590:	460b      	mov	r3, r1
 800a592:	4611      	mov	r1, r2
 800a594:	4b3b      	ldr	r3, [pc, #236]	; (800a684 <USART_SetConfig+0x52c>)
 800a596:	fba3 2301 	umull	r2, r3, r3, r1
 800a59a:	095b      	lsrs	r3, r3, #5
 800a59c:	2264      	movs	r2, #100	; 0x64
 800a59e:	fb02 f303 	mul.w	r3, r2, r3
 800a5a2:	1acb      	subs	r3, r1, r3
 800a5a4:	00db      	lsls	r3, r3, #3
 800a5a6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a5aa:	4b36      	ldr	r3, [pc, #216]	; (800a684 <USART_SetConfig+0x52c>)
 800a5ac:	fba3 2302 	umull	r2, r3, r3, r2
 800a5b0:	095b      	lsrs	r3, r3, #5
 800a5b2:	005b      	lsls	r3, r3, #1
 800a5b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a5b8:	441c      	add	r4, r3
 800a5ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a5be:	2200      	movs	r2, #0
 800a5c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a5c4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a5c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a5cc:	4642      	mov	r2, r8
 800a5ce:	464b      	mov	r3, r9
 800a5d0:	1891      	adds	r1, r2, r2
 800a5d2:	6139      	str	r1, [r7, #16]
 800a5d4:	415b      	adcs	r3, r3
 800a5d6:	617b      	str	r3, [r7, #20]
 800a5d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a5dc:	4641      	mov	r1, r8
 800a5de:	1851      	adds	r1, r2, r1
 800a5e0:	60b9      	str	r1, [r7, #8]
 800a5e2:	4649      	mov	r1, r9
 800a5e4:	414b      	adcs	r3, r1
 800a5e6:	60fb      	str	r3, [r7, #12]
 800a5e8:	f04f 0200 	mov.w	r2, #0
 800a5ec:	f04f 0300 	mov.w	r3, #0
 800a5f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800a5f4:	4659      	mov	r1, fp
 800a5f6:	00cb      	lsls	r3, r1, #3
 800a5f8:	4651      	mov	r1, sl
 800a5fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a5fe:	4651      	mov	r1, sl
 800a600:	00ca      	lsls	r2, r1, #3
 800a602:	4610      	mov	r0, r2
 800a604:	4619      	mov	r1, r3
 800a606:	4603      	mov	r3, r0
 800a608:	4642      	mov	r2, r8
 800a60a:	189b      	adds	r3, r3, r2
 800a60c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a610:	464b      	mov	r3, r9
 800a612:	460a      	mov	r2, r1
 800a614:	eb42 0303 	adc.w	r3, r2, r3
 800a618:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a61c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a620:	685b      	ldr	r3, [r3, #4]
 800a622:	2200      	movs	r2, #0
 800a624:	67bb      	str	r3, [r7, #120]	; 0x78
 800a626:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a628:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800a62c:	460b      	mov	r3, r1
 800a62e:	18db      	adds	r3, r3, r3
 800a630:	603b      	str	r3, [r7, #0]
 800a632:	4613      	mov	r3, r2
 800a634:	eb42 0303 	adc.w	r3, r2, r3
 800a638:	607b      	str	r3, [r7, #4]
 800a63a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a63e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a642:	f7f6 fad1 	bl	8000be8 <__aeabi_uldivmod>
 800a646:	4602      	mov	r2, r0
 800a648:	460b      	mov	r3, r1
 800a64a:	4b0e      	ldr	r3, [pc, #56]	; (800a684 <USART_SetConfig+0x52c>)
 800a64c:	fba3 1302 	umull	r1, r3, r3, r2
 800a650:	095b      	lsrs	r3, r3, #5
 800a652:	2164      	movs	r1, #100	; 0x64
 800a654:	fb01 f303 	mul.w	r3, r1, r3
 800a658:	1ad3      	subs	r3, r2, r3
 800a65a:	00db      	lsls	r3, r3, #3
 800a65c:	3332      	adds	r3, #50	; 0x32
 800a65e:	4a09      	ldr	r2, [pc, #36]	; (800a684 <USART_SetConfig+0x52c>)
 800a660:	fba2 2303 	umull	r2, r3, r2, r3
 800a664:	095b      	lsrs	r3, r3, #5
 800a666:	f003 0207 	and.w	r2, r3, #7
 800a66a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	4422      	add	r2, r4
 800a672:	609a      	str	r2, [r3, #8]
  }
}
 800a674:	bf00      	nop
 800a676:	bf00      	nop
 800a678:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800a67c:	46bd      	mov	sp, r7
 800a67e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a682:	bf00      	nop
 800a684:	51eb851f 	.word	0x51eb851f

0800a688 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 800a688:	b480      	push	{r7}
 800a68a:	b087      	sub	sp, #28
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800a692:	683b      	ldr	r3, [r7, #0]
 800a694:	681a      	ldr	r2, [r3, #0]
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a69c:	683a      	ldr	r2, [r7, #0]
 800a69e:	6812      	ldr	r2, [r2, #0]
 800a6a0:	f023 0101 	bic.w	r1, r3, #1
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	689b      	ldr	r3, [r3, #8]
 800a6ae:	2b08      	cmp	r3, #8
 800a6b0:	d102      	bne.n	800a6b8 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a6b2:	2340      	movs	r3, #64	; 0x40
 800a6b4:	617b      	str	r3, [r7, #20]
 800a6b6:	e001      	b.n	800a6bc <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800a6c0:	697b      	ldr	r3, [r7, #20]
 800a6c2:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800a6c8:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800a6ce:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800a6d4:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800a6da:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800a6e0:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800a6e6:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 800a6ec:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800a6f2:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 800a6f8:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800a6fe:	4313      	orrs	r3, r2
 800a700:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	699b      	ldr	r3, [r3, #24]
 800a706:	693a      	ldr	r2, [r7, #16]
 800a708:	4313      	orrs	r3, r2
 800a70a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a710:	693a      	ldr	r2, [r7, #16]
 800a712:	4313      	orrs	r3, r2
 800a714:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 800a716:	4b10      	ldr	r3, [pc, #64]	; (800a758 <FSMC_NORSRAM_Init+0xd0>)
 800a718:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a720:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800a728:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	681a      	ldr	r2, [r3, #0]
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	43db      	mvns	r3, r3
 800a738:	ea02 0103 	and.w	r1, r2, r3
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	681a      	ldr	r2, [r3, #0]
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	4319      	orrs	r1, r3
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 800a74a:	2300      	movs	r3, #0
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	371c      	adds	r7, #28
 800a750:	46bd      	mov	sp, r7
 800a752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a756:	4770      	bx	lr
 800a758:	0008fb7f 	.word	0x0008fb7f

0800a75c <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b085      	sub	sp, #20
 800a760:	af00      	add	r7, sp, #0
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	1c5a      	adds	r2, r3, #1
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a772:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	681a      	ldr	r2, [r3, #0]
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	685b      	ldr	r3, [r3, #4]
 800a77e:	011b      	lsls	r3, r3, #4
 800a780:	431a      	orrs	r2, r3
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	689b      	ldr	r3, [r3, #8]
 800a786:	021b      	lsls	r3, r3, #8
 800a788:	431a      	orrs	r2, r3
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	68db      	ldr	r3, [r3, #12]
 800a78e:	041b      	lsls	r3, r3, #16
 800a790:	431a      	orrs	r2, r3
 800a792:	68bb      	ldr	r3, [r7, #8]
 800a794:	691b      	ldr	r3, [r3, #16]
 800a796:	3b01      	subs	r3, #1
 800a798:	051b      	lsls	r3, r3, #20
 800a79a:	431a      	orrs	r2, r3
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	695b      	ldr	r3, [r3, #20]
 800a7a0:	3b02      	subs	r3, #2
 800a7a2:	061b      	lsls	r3, r3, #24
 800a7a4:	431a      	orrs	r2, r3
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	699b      	ldr	r3, [r3, #24]
 800a7aa:	4313      	orrs	r3, r2
 800a7ac:	687a      	ldr	r2, [r7, #4]
 800a7ae:	3201      	adds	r2, #1
 800a7b0:	4319      	orrs	r1, r3
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 800a7b8:	2300      	movs	r3, #0
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3714      	adds	r7, #20
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c4:	4770      	bx	lr
	...

0800a7c8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b085      	sub	sp, #20
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	60f8      	str	r0, [r7, #12]
 800a7d0:	60b9      	str	r1, [r7, #8]
 800a7d2:	607a      	str	r2, [r7, #4]
 800a7d4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a7dc:	d11d      	bne.n	800a81a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	687a      	ldr	r2, [r7, #4]
 800a7e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a7e6:	4b13      	ldr	r3, [pc, #76]	; (800a834 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800a7e8:	4013      	ands	r3, r2
 800a7ea:	68ba      	ldr	r2, [r7, #8]
 800a7ec:	6811      	ldr	r1, [r2, #0]
 800a7ee:	68ba      	ldr	r2, [r7, #8]
 800a7f0:	6852      	ldr	r2, [r2, #4]
 800a7f2:	0112      	lsls	r2, r2, #4
 800a7f4:	4311      	orrs	r1, r2
 800a7f6:	68ba      	ldr	r2, [r7, #8]
 800a7f8:	6892      	ldr	r2, [r2, #8]
 800a7fa:	0212      	lsls	r2, r2, #8
 800a7fc:	4311      	orrs	r1, r2
 800a7fe:	68ba      	ldr	r2, [r7, #8]
 800a800:	6992      	ldr	r2, [r2, #24]
 800a802:	4311      	orrs	r1, r2
 800a804:	68ba      	ldr	r2, [r7, #8]
 800a806:	68d2      	ldr	r2, [r2, #12]
 800a808:	0412      	lsls	r2, r2, #16
 800a80a:	430a      	orrs	r2, r1
 800a80c:	ea43 0102 	orr.w	r1, r3, r2
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a818:	e005      	b.n	800a826 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	687a      	ldr	r2, [r7, #4]
 800a81e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800a826:	2300      	movs	r3, #0
}
 800a828:	4618      	mov	r0, r3
 800a82a:	3714      	adds	r7, #20
 800a82c:	46bd      	mov	sp, r7
 800a82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a832:	4770      	bx	lr
 800a834:	cff00000 	.word	0xcff00000

0800a838 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a838:	b084      	sub	sp, #16
 800a83a:	b480      	push	{r7}
 800a83c:	b085      	sub	sp, #20
 800a83e:	af00      	add	r7, sp, #0
 800a840:	6078      	str	r0, [r7, #4]
 800a842:	f107 001c 	add.w	r0, r7, #28
 800a846:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a84a:	2300      	movs	r3, #0
 800a84c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a84e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a850:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a852:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a856:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a858:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a85a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a85c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a85e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a862:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a864:	68fa      	ldr	r2, [r7, #12]
 800a866:	4313      	orrs	r3, r2
 800a868:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	685b      	ldr	r3, [r3, #4]
 800a86e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800a872:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a876:	68fa      	ldr	r2, [r7, #12]
 800a878:	431a      	orrs	r2, r3
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a87e:	2300      	movs	r3, #0
}
 800a880:	4618      	mov	r0, r3
 800a882:	3714      	adds	r7, #20
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	b004      	add	sp, #16
 800a88c:	4770      	bx	lr

0800a88e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a88e:	b480      	push	{r7}
 800a890:	b083      	sub	sp, #12
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	370c      	adds	r7, #12
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr

0800a8a8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a8a8:	b480      	push	{r7}
 800a8aa:	b083      	sub	sp, #12
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
 800a8b0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	681a      	ldr	r2, [r3, #0]
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	370c      	adds	r7, #12
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr

0800a8ca <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a8ca:	b480      	push	{r7}
 800a8cc:	b083      	sub	sp, #12
 800a8ce:	af00      	add	r7, sp, #0
 800a8d0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2203      	movs	r2, #3
 800a8d6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a8d8:	2300      	movs	r3, #0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	370c      	adds	r7, #12
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e4:	4770      	bx	lr

0800a8e6 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a8e6:	b480      	push	{r7}
 800a8e8:	b083      	sub	sp, #12
 800a8ea:	af00      	add	r7, sp, #0
 800a8ec:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f003 0303 	and.w	r3, r3, #3
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	370c      	adds	r7, #12
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a900:	4770      	bx	lr

0800a902 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a902:	b480      	push	{r7}
 800a904:	b085      	sub	sp, #20
 800a906:	af00      	add	r7, sp, #0
 800a908:	6078      	str	r0, [r7, #4]
 800a90a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a90c:	2300      	movs	r3, #0
 800a90e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	681a      	ldr	r2, [r3, #0]
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a918:	683b      	ldr	r3, [r7, #0]
 800a91a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a920:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a926:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a92c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a92e:	68fa      	ldr	r2, [r7, #12]
 800a930:	4313      	orrs	r3, r2
 800a932:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	68db      	ldr	r3, [r3, #12]
 800a938:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a93c:	f023 030f 	bic.w	r3, r3, #15
 800a940:	68fa      	ldr	r2, [r7, #12]
 800a942:	431a      	orrs	r2, r3
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a948:	2300      	movs	r3, #0
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3714      	adds	r7, #20
 800a94e:	46bd      	mov	sp, r7
 800a950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a954:	4770      	bx	lr

0800a956 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a956:	b480      	push	{r7}
 800a958:	b083      	sub	sp, #12
 800a95a:	af00      	add	r7, sp, #0
 800a95c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	691b      	ldr	r3, [r3, #16]
 800a962:	b2db      	uxtb	r3, r3
}
 800a964:	4618      	mov	r0, r3
 800a966:	370c      	adds	r7, #12
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a970:	b480      	push	{r7}
 800a972:	b085      	sub	sp, #20
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
 800a978:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	3314      	adds	r3, #20
 800a97e:	461a      	mov	r2, r3
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	4413      	add	r3, r2
 800a984:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
}  
 800a98a:	4618      	mov	r0, r3
 800a98c:	3714      	adds	r7, #20
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr

0800a996 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a996:	b480      	push	{r7}
 800a998:	b085      	sub	sp, #20
 800a99a:	af00      	add	r7, sp, #0
 800a99c:	6078      	str	r0, [r7, #4]
 800a99e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	681a      	ldr	r2, [r3, #0]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	685a      	ldr	r2, [r3, #4]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a9bc:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a9c2:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a9c8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a9ca:	68fa      	ldr	r2, [r7, #12]
 800a9cc:	4313      	orrs	r3, r2
 800a9ce:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9d4:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	431a      	orrs	r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a9e0:	2300      	movs	r3, #0

}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3714      	adds	r7, #20
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr

0800a9ee <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a9ee:	b580      	push	{r7, lr}
 800a9f0:	b088      	sub	sp, #32
 800a9f2:	af00      	add	r7, sp, #0
 800a9f4:	6078      	str	r0, [r7, #4]
 800a9f6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a9fc:	2310      	movs	r3, #16
 800a9fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa00:	2340      	movs	r3, #64	; 0x40
 800aa02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa04:	2300      	movs	r3, #0
 800aa06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa0c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa0e:	f107 0308 	add.w	r3, r7, #8
 800aa12:	4619      	mov	r1, r3
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f7ff ff74 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800aa1a:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa1e:	2110      	movs	r1, #16
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f000 fa19 	bl	800ae58 <SDMMC_GetCmdResp1>
 800aa26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa28:	69fb      	ldr	r3, [r7, #28]
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3720      	adds	r7, #32
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}

0800aa32 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800aa32:	b580      	push	{r7, lr}
 800aa34:	b088      	sub	sp, #32
 800aa36:	af00      	add	r7, sp, #0
 800aa38:	6078      	str	r0, [r7, #4]
 800aa3a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800aa40:	2311      	movs	r3, #17
 800aa42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa44:	2340      	movs	r3, #64	; 0x40
 800aa46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa50:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa52:	f107 0308 	add.w	r3, r7, #8
 800aa56:	4619      	mov	r1, r3
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f7ff ff52 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800aa5e:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa62:	2111      	movs	r1, #17
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f000 f9f7 	bl	800ae58 <SDMMC_GetCmdResp1>
 800aa6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa6c:	69fb      	ldr	r3, [r7, #28]
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3720      	adds	r7, #32
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}

0800aa76 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800aa76:	b580      	push	{r7, lr}
 800aa78:	b088      	sub	sp, #32
 800aa7a:	af00      	add	r7, sp, #0
 800aa7c:	6078      	str	r0, [r7, #4]
 800aa7e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800aa84:	2312      	movs	r3, #18
 800aa86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa88:	2340      	movs	r3, #64	; 0x40
 800aa8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa94:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa96:	f107 0308 	add.w	r3, r7, #8
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f7ff ff30 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800aaa2:	f241 3288 	movw	r2, #5000	; 0x1388
 800aaa6:	2112      	movs	r1, #18
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f000 f9d5 	bl	800ae58 <SDMMC_GetCmdResp1>
 800aaae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aab0:	69fb      	ldr	r3, [r7, #28]
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	3720      	adds	r7, #32
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}

0800aaba <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800aaba:	b580      	push	{r7, lr}
 800aabc:	b088      	sub	sp, #32
 800aabe:	af00      	add	r7, sp, #0
 800aac0:	6078      	str	r0, [r7, #4]
 800aac2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800aac8:	2318      	movs	r3, #24
 800aaca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aacc:	2340      	movs	r3, #64	; 0x40
 800aace:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aad0:	2300      	movs	r3, #0
 800aad2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aad8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aada:	f107 0308 	add.w	r3, r7, #8
 800aade:	4619      	mov	r1, r3
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f7ff ff0e 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800aae6:	f241 3288 	movw	r2, #5000	; 0x1388
 800aaea:	2118      	movs	r1, #24
 800aaec:	6878      	ldr	r0, [r7, #4]
 800aaee:	f000 f9b3 	bl	800ae58 <SDMMC_GetCmdResp1>
 800aaf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aaf4:	69fb      	ldr	r3, [r7, #28]
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3720      	adds	r7, #32
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}

0800aafe <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800aafe:	b580      	push	{r7, lr}
 800ab00:	b088      	sub	sp, #32
 800ab02:	af00      	add	r7, sp, #0
 800ab04:	6078      	str	r0, [r7, #4]
 800ab06:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800ab0c:	2319      	movs	r3, #25
 800ab0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab10:	2340      	movs	r3, #64	; 0x40
 800ab12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab14:	2300      	movs	r3, #0
 800ab16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab1e:	f107 0308 	add.w	r3, r7, #8
 800ab22:	4619      	mov	r1, r3
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	f7ff feec 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800ab2a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab2e:	2119      	movs	r1, #25
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f000 f991 	bl	800ae58 <SDMMC_GetCmdResp1>
 800ab36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab38:	69fb      	ldr	r3, [r7, #28]
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3720      	adds	r7, #32
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}
	...

0800ab44 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b088      	sub	sp, #32
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800ab50:	230c      	movs	r3, #12
 800ab52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab54:	2340      	movs	r3, #64	; 0x40
 800ab56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab60:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab62:	f107 0308 	add.w	r3, r7, #8
 800ab66:	4619      	mov	r1, r3
 800ab68:	6878      	ldr	r0, [r7, #4]
 800ab6a:	f7ff feca 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800ab6e:	4a05      	ldr	r2, [pc, #20]	; (800ab84 <SDMMC_CmdStopTransfer+0x40>)
 800ab70:	210c      	movs	r1, #12
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f000 f970 	bl	800ae58 <SDMMC_GetCmdResp1>
 800ab78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab7a:	69fb      	ldr	r3, [r7, #28]
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3720      	adds	r7, #32
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}
 800ab84:	05f5e100 	.word	0x05f5e100

0800ab88 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b08a      	sub	sp, #40	; 0x28
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	60f8      	str	r0, [r7, #12]
 800ab90:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ab98:	2307      	movs	r3, #7
 800ab9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab9c:	2340      	movs	r3, #64	; 0x40
 800ab9e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aba0:	2300      	movs	r3, #0
 800aba2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aba4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aba8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800abaa:	f107 0310 	add.w	r3, r7, #16
 800abae:	4619      	mov	r1, r3
 800abb0:	68f8      	ldr	r0, [r7, #12]
 800abb2:	f7ff fea6 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800abb6:	f241 3288 	movw	r2, #5000	; 0x1388
 800abba:	2107      	movs	r1, #7
 800abbc:	68f8      	ldr	r0, [r7, #12]
 800abbe:	f000 f94b 	bl	800ae58 <SDMMC_GetCmdResp1>
 800abc2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800abc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3728      	adds	r7, #40	; 0x28
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}

0800abce <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800abce:	b580      	push	{r7, lr}
 800abd0:	b088      	sub	sp, #32
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800abd6:	2300      	movs	r3, #0
 800abd8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800abda:	2300      	movs	r3, #0
 800abdc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800abde:	2300      	movs	r3, #0
 800abe0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800abe2:	2300      	movs	r3, #0
 800abe4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800abe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800abec:	f107 0308 	add.w	r3, r7, #8
 800abf0:	4619      	mov	r1, r3
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f7ff fe85 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 fb65 	bl	800b2c8 <SDMMC_GetCmdError>
 800abfe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac00:	69fb      	ldr	r3, [r7, #28]
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3720      	adds	r7, #32
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}

0800ac0a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800ac0a:	b580      	push	{r7, lr}
 800ac0c:	b088      	sub	sp, #32
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ac12:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800ac16:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ac18:	2308      	movs	r3, #8
 800ac1a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac1c:	2340      	movs	r3, #64	; 0x40
 800ac1e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac20:	2300      	movs	r3, #0
 800ac22:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac28:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac2a:	f107 0308 	add.w	r3, r7, #8
 800ac2e:	4619      	mov	r1, r3
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f7ff fe66 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f000 faf8 	bl	800b22c <SDMMC_GetCmdResp7>
 800ac3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac3e:	69fb      	ldr	r3, [r7, #28]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3720      	adds	r7, #32
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b088      	sub	sp, #32
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ac56:	2337      	movs	r3, #55	; 0x37
 800ac58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac5a:	2340      	movs	r3, #64	; 0x40
 800ac5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac66:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac68:	f107 0308 	add.w	r3, r7, #8
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f7ff fe47 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800ac74:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac78:	2137      	movs	r1, #55	; 0x37
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f000 f8ec 	bl	800ae58 <SDMMC_GetCmdResp1>
 800ac80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac82:	69fb      	ldr	r3, [r7, #28]
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3720      	adds	r7, #32
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}

0800ac8c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b088      	sub	sp, #32
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
 800ac94:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ac9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aca0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800aca2:	2329      	movs	r3, #41	; 0x29
 800aca4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aca6:	2340      	movs	r3, #64	; 0x40
 800aca8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800acaa:	2300      	movs	r3, #0
 800acac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800acae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acb2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800acb4:	f107 0308 	add.w	r3, r7, #8
 800acb8:	4619      	mov	r1, r3
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f7ff fe21 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f000 f9ff 	bl	800b0c4 <SDMMC_GetCmdResp3>
 800acc6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800acc8:	69fb      	ldr	r3, [r7, #28]
}
 800acca:	4618      	mov	r0, r3
 800accc:	3720      	adds	r7, #32
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}

0800acd2 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800acd2:	b580      	push	{r7, lr}
 800acd4:	b088      	sub	sp, #32
 800acd6:	af00      	add	r7, sp, #0
 800acd8:	6078      	str	r0, [r7, #4]
 800acda:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ace0:	2306      	movs	r3, #6
 800ace2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ace4:	2340      	movs	r3, #64	; 0x40
 800ace6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ace8:	2300      	movs	r3, #0
 800acea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800acec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acf0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800acf2:	f107 0308 	add.w	r3, r7, #8
 800acf6:	4619      	mov	r1, r3
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f7ff fe02 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800acfe:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad02:	2106      	movs	r1, #6
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f000 f8a7 	bl	800ae58 <SDMMC_GetCmdResp1>
 800ad0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad0c:	69fb      	ldr	r3, [r7, #28]
}
 800ad0e:	4618      	mov	r0, r3
 800ad10:	3720      	adds	r7, #32
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}

0800ad16 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800ad16:	b580      	push	{r7, lr}
 800ad18:	b088      	sub	sp, #32
 800ad1a:	af00      	add	r7, sp, #0
 800ad1c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800ad1e:	2300      	movs	r3, #0
 800ad20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800ad22:	2333      	movs	r3, #51	; 0x33
 800ad24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ad26:	2340      	movs	r3, #64	; 0x40
 800ad28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ad2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad32:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ad34:	f107 0308 	add.w	r3, r7, #8
 800ad38:	4619      	mov	r1, r3
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f7ff fde1 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800ad40:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad44:	2133      	movs	r1, #51	; 0x33
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 f886 	bl	800ae58 <SDMMC_GetCmdResp1>
 800ad4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad4e:	69fb      	ldr	r3, [r7, #28]
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	3720      	adds	r7, #32
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}

0800ad58 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b088      	sub	sp, #32
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ad60:	2300      	movs	r3, #0
 800ad62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ad64:	2302      	movs	r3, #2
 800ad66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ad68:	23c0      	movs	r3, #192	; 0xc0
 800ad6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ad70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad74:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ad76:	f107 0308 	add.w	r3, r7, #8
 800ad7a:	4619      	mov	r1, r3
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f7ff fdc0 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f000 f956 	bl	800b034 <SDMMC_GetCmdResp2>
 800ad88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad8a:	69fb      	ldr	r3, [r7, #28]
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3720      	adds	r7, #32
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b088      	sub	sp, #32
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
 800ad9c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ada2:	2309      	movs	r3, #9
 800ada4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ada6:	23c0      	movs	r3, #192	; 0xc0
 800ada8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800adaa:	2300      	movs	r3, #0
 800adac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800adae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adb2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800adb4:	f107 0308 	add.w	r3, r7, #8
 800adb8:	4619      	mov	r1, r3
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	f7ff fda1 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 f937 	bl	800b034 <SDMMC_GetCmdResp2>
 800adc6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800adc8:	69fb      	ldr	r3, [r7, #28]
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3720      	adds	r7, #32
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}

0800add2 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800add2:	b580      	push	{r7, lr}
 800add4:	b088      	sub	sp, #32
 800add6:	af00      	add	r7, sp, #0
 800add8:	6078      	str	r0, [r7, #4]
 800adda:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800addc:	2300      	movs	r3, #0
 800adde:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ade0:	2303      	movs	r3, #3
 800ade2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ade4:	2340      	movs	r3, #64	; 0x40
 800ade6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ade8:	2300      	movs	r3, #0
 800adea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800adec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adf0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800adf2:	f107 0308 	add.w	r3, r7, #8
 800adf6:	4619      	mov	r1, r3
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f7ff fd82 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800adfe:	683a      	ldr	r2, [r7, #0]
 800ae00:	2103      	movs	r1, #3
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f000 f99c 	bl	800b140 <SDMMC_GetCmdResp6>
 800ae08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae0a:	69fb      	ldr	r3, [r7, #28]
}
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	3720      	adds	r7, #32
 800ae10:	46bd      	mov	sp, r7
 800ae12:	bd80      	pop	{r7, pc}

0800ae14 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b088      	sub	sp, #32
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
 800ae1c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ae22:	230d      	movs	r3, #13
 800ae24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ae26:	2340      	movs	r3, #64	; 0x40
 800ae28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae32:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae34:	f107 0308 	add.w	r3, r7, #8
 800ae38:	4619      	mov	r1, r3
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f7ff fd61 	bl	800a902 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800ae40:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae44:	210d      	movs	r1, #13
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f000 f806 	bl	800ae58 <SDMMC_GetCmdResp1>
 800ae4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae4e:	69fb      	ldr	r3, [r7, #28]
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3720      	adds	r7, #32
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}

0800ae58 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b088      	sub	sp, #32
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	60f8      	str	r0, [r7, #12]
 800ae60:	460b      	mov	r3, r1
 800ae62:	607a      	str	r2, [r7, #4]
 800ae64:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ae66:	4b70      	ldr	r3, [pc, #448]	; (800b028 <SDMMC_GetCmdResp1+0x1d0>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4a70      	ldr	r2, [pc, #448]	; (800b02c <SDMMC_GetCmdResp1+0x1d4>)
 800ae6c:	fba2 2303 	umull	r2, r3, r2, r3
 800ae70:	0a5a      	lsrs	r2, r3, #9
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	fb02 f303 	mul.w	r3, r2, r3
 800ae78:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800ae7a:	69fb      	ldr	r3, [r7, #28]
 800ae7c:	1e5a      	subs	r2, r3, #1
 800ae7e:	61fa      	str	r2, [r7, #28]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d102      	bne.n	800ae8a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ae84:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ae88:	e0c9      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae8e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ae90:	69bb      	ldr	r3, [r7, #24]
 800ae92:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d0ef      	beq.n	800ae7a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ae9a:	69bb      	ldr	r3, [r7, #24]
 800ae9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d1ea      	bne.n	800ae7a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aea8:	f003 0304 	and.w	r3, r3, #4
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d004      	beq.n	800aeba <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	2204      	movs	r2, #4
 800aeb4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800aeb6:	2304      	movs	r3, #4
 800aeb8:	e0b1      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aebe:	f003 0301 	and.w	r3, r3, #1
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d004      	beq.n	800aed0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	2201      	movs	r2, #1
 800aeca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aecc:	2301      	movs	r3, #1
 800aece:	e0a6      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	22c5      	movs	r2, #197	; 0xc5
 800aed4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800aed6:	68f8      	ldr	r0, [r7, #12]
 800aed8:	f7ff fd3d 	bl	800a956 <SDIO_GetCommandResponse>
 800aedc:	4603      	mov	r3, r0
 800aede:	461a      	mov	r2, r3
 800aee0:	7afb      	ldrb	r3, [r7, #11]
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d001      	beq.n	800aeea <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aee6:	2301      	movs	r3, #1
 800aee8:	e099      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800aeea:	2100      	movs	r1, #0
 800aeec:	68f8      	ldr	r0, [r7, #12]
 800aeee:	f7ff fd3f 	bl	800a970 <SDIO_GetResponse>
 800aef2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800aef4:	697a      	ldr	r2, [r7, #20]
 800aef6:	4b4e      	ldr	r3, [pc, #312]	; (800b030 <SDMMC_GetCmdResp1+0x1d8>)
 800aef8:	4013      	ands	r3, r2
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d101      	bne.n	800af02 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800aefe:	2300      	movs	r3, #0
 800af00:	e08d      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	2b00      	cmp	r3, #0
 800af06:	da02      	bge.n	800af0e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800af08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800af0c:	e087      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800af14:	2b00      	cmp	r3, #0
 800af16:	d001      	beq.n	800af1c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800af18:	2340      	movs	r3, #64	; 0x40
 800af1a:	e080      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800af22:	2b00      	cmp	r3, #0
 800af24:	d001      	beq.n	800af2a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800af26:	2380      	movs	r3, #128	; 0x80
 800af28:	e079      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af30:	2b00      	cmp	r3, #0
 800af32:	d002      	beq.n	800af3a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800af34:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af38:	e071      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af40:	2b00      	cmp	r3, #0
 800af42:	d002      	beq.n	800af4a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800af44:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af48:	e069      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800af4a:	697b      	ldr	r3, [r7, #20]
 800af4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800af50:	2b00      	cmp	r3, #0
 800af52:	d002      	beq.n	800af5a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800af54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af58:	e061      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800af5a:	697b      	ldr	r3, [r7, #20]
 800af5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800af60:	2b00      	cmp	r3, #0
 800af62:	d002      	beq.n	800af6a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800af64:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800af68:	e059      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800af70:	2b00      	cmp	r3, #0
 800af72:	d002      	beq.n	800af7a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800af74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800af78:	e051      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800af80:	2b00      	cmp	r3, #0
 800af82:	d002      	beq.n	800af8a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800af84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800af88:	e049      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800af90:	2b00      	cmp	r3, #0
 800af92:	d002      	beq.n	800af9a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800af94:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800af98:	e041      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d002      	beq.n	800afaa <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800afa4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800afa8:	e039      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800afaa:	697b      	ldr	r3, [r7, #20]
 800afac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d002      	beq.n	800afba <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800afb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800afb8:	e031      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d002      	beq.n	800afca <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800afc4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800afc8:	e029      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d002      	beq.n	800afda <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800afd4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800afd8:	e021      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800afda:	697b      	ldr	r3, [r7, #20]
 800afdc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d002      	beq.n	800afea <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800afe4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800afe8:	e019      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800afea:	697b      	ldr	r3, [r7, #20]
 800afec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d002      	beq.n	800affa <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800aff4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800aff8:	e011      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800affa:	697b      	ldr	r3, [r7, #20]
 800affc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b000:	2b00      	cmp	r3, #0
 800b002:	d002      	beq.n	800b00a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b004:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b008:	e009      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b00a:	697b      	ldr	r3, [r7, #20]
 800b00c:	f003 0308 	and.w	r3, r3, #8
 800b010:	2b00      	cmp	r3, #0
 800b012:	d002      	beq.n	800b01a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b014:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b018:	e001      	b.n	800b01e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b01a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3720      	adds	r7, #32
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}
 800b026:	bf00      	nop
 800b028:	2000000c 	.word	0x2000000c
 800b02c:	10624dd3 	.word	0x10624dd3
 800b030:	fdffe008 	.word	0xfdffe008

0800b034 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b034:	b480      	push	{r7}
 800b036:	b085      	sub	sp, #20
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b03c:	4b1f      	ldr	r3, [pc, #124]	; (800b0bc <SDMMC_GetCmdResp2+0x88>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	4a1f      	ldr	r2, [pc, #124]	; (800b0c0 <SDMMC_GetCmdResp2+0x8c>)
 800b042:	fba2 2303 	umull	r2, r3, r2, r3
 800b046:	0a5b      	lsrs	r3, r3, #9
 800b048:	f241 3288 	movw	r2, #5000	; 0x1388
 800b04c:	fb02 f303 	mul.w	r3, r2, r3
 800b050:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	1e5a      	subs	r2, r3, #1
 800b056:	60fa      	str	r2, [r7, #12]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d102      	bne.n	800b062 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b05c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b060:	e026      	b.n	800b0b0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b066:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d0ef      	beq.n	800b052 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d1ea      	bne.n	800b052 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b080:	f003 0304 	and.w	r3, r3, #4
 800b084:	2b00      	cmp	r3, #0
 800b086:	d004      	beq.n	800b092 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2204      	movs	r2, #4
 800b08c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b08e:	2304      	movs	r3, #4
 800b090:	e00e      	b.n	800b0b0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b096:	f003 0301 	and.w	r3, r3, #1
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d004      	beq.n	800b0a8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	2201      	movs	r2, #1
 800b0a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	e003      	b.n	800b0b0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	22c5      	movs	r2, #197	; 0xc5
 800b0ac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b0ae:	2300      	movs	r3, #0
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3714      	adds	r7, #20
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ba:	4770      	bx	lr
 800b0bc:	2000000c 	.word	0x2000000c
 800b0c0:	10624dd3 	.word	0x10624dd3

0800b0c4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b085      	sub	sp, #20
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b0cc:	4b1a      	ldr	r3, [pc, #104]	; (800b138 <SDMMC_GetCmdResp3+0x74>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a1a      	ldr	r2, [pc, #104]	; (800b13c <SDMMC_GetCmdResp3+0x78>)
 800b0d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b0d6:	0a5b      	lsrs	r3, r3, #9
 800b0d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0dc:	fb02 f303 	mul.w	r3, r2, r3
 800b0e0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	1e5a      	subs	r2, r3, #1
 800b0e6:	60fa      	str	r2, [r7, #12]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d102      	bne.n	800b0f2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b0ec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b0f0:	e01b      	b.n	800b12a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0f6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d0ef      	beq.n	800b0e2 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d1ea      	bne.n	800b0e2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b110:	f003 0304 	and.w	r3, r3, #4
 800b114:	2b00      	cmp	r3, #0
 800b116:	d004      	beq.n	800b122 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2204      	movs	r2, #4
 800b11c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b11e:	2304      	movs	r3, #4
 800b120:	e003      	b.n	800b12a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	22c5      	movs	r2, #197	; 0xc5
 800b126:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b128:	2300      	movs	r3, #0
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3714      	adds	r7, #20
 800b12e:	46bd      	mov	sp, r7
 800b130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b134:	4770      	bx	lr
 800b136:	bf00      	nop
 800b138:	2000000c 	.word	0x2000000c
 800b13c:	10624dd3 	.word	0x10624dd3

0800b140 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b088      	sub	sp, #32
 800b144:	af00      	add	r7, sp, #0
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	460b      	mov	r3, r1
 800b14a:	607a      	str	r2, [r7, #4]
 800b14c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b14e:	4b35      	ldr	r3, [pc, #212]	; (800b224 <SDMMC_GetCmdResp6+0xe4>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	4a35      	ldr	r2, [pc, #212]	; (800b228 <SDMMC_GetCmdResp6+0xe8>)
 800b154:	fba2 2303 	umull	r2, r3, r2, r3
 800b158:	0a5b      	lsrs	r3, r3, #9
 800b15a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b15e:	fb02 f303 	mul.w	r3, r2, r3
 800b162:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b164:	69fb      	ldr	r3, [r7, #28]
 800b166:	1e5a      	subs	r2, r3, #1
 800b168:	61fa      	str	r2, [r7, #28]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d102      	bne.n	800b174 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b16e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b172:	e052      	b.n	800b21a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b178:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b17a:	69bb      	ldr	r3, [r7, #24]
 800b17c:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b180:	2b00      	cmp	r3, #0
 800b182:	d0ef      	beq.n	800b164 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b184:	69bb      	ldr	r3, [r7, #24]
 800b186:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d1ea      	bne.n	800b164 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b192:	f003 0304 	and.w	r3, r3, #4
 800b196:	2b00      	cmp	r3, #0
 800b198:	d004      	beq.n	800b1a4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	2204      	movs	r2, #4
 800b19e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b1a0:	2304      	movs	r3, #4
 800b1a2:	e03a      	b.n	800b21a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1a8:	f003 0301 	and.w	r3, r3, #1
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d004      	beq.n	800b1ba <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	e02f      	b.n	800b21a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b1ba:	68f8      	ldr	r0, [r7, #12]
 800b1bc:	f7ff fbcb 	bl	800a956 <SDIO_GetCommandResponse>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	461a      	mov	r2, r3
 800b1c4:	7afb      	ldrb	r3, [r7, #11]
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d001      	beq.n	800b1ce <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	e025      	b.n	800b21a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	22c5      	movs	r2, #197	; 0xc5
 800b1d2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b1d4:	2100      	movs	r1, #0
 800b1d6:	68f8      	ldr	r0, [r7, #12]
 800b1d8:	f7ff fbca 	bl	800a970 <SDIO_GetResponse>
 800b1dc:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d106      	bne.n	800b1f6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	0c1b      	lsrs	r3, r3, #16
 800b1ec:	b29a      	uxth	r2, r3
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	e011      	b.n	800b21a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b1f6:	697b      	ldr	r3, [r7, #20]
 800b1f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d002      	beq.n	800b206 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b200:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b204:	e009      	b.n	800b21a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d002      	beq.n	800b216 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b210:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b214:	e001      	b.n	800b21a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b216:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b21a:	4618      	mov	r0, r3
 800b21c:	3720      	adds	r7, #32
 800b21e:	46bd      	mov	sp, r7
 800b220:	bd80      	pop	{r7, pc}
 800b222:	bf00      	nop
 800b224:	2000000c 	.word	0x2000000c
 800b228:	10624dd3 	.word	0x10624dd3

0800b22c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b22c:	b480      	push	{r7}
 800b22e:	b085      	sub	sp, #20
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b234:	4b22      	ldr	r3, [pc, #136]	; (800b2c0 <SDMMC_GetCmdResp7+0x94>)
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	4a22      	ldr	r2, [pc, #136]	; (800b2c4 <SDMMC_GetCmdResp7+0x98>)
 800b23a:	fba2 2303 	umull	r2, r3, r2, r3
 800b23e:	0a5b      	lsrs	r3, r3, #9
 800b240:	f241 3288 	movw	r2, #5000	; 0x1388
 800b244:	fb02 f303 	mul.w	r3, r2, r3
 800b248:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	1e5a      	subs	r2, r3, #1
 800b24e:	60fa      	str	r2, [r7, #12]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d102      	bne.n	800b25a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b254:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b258:	e02c      	b.n	800b2b4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b25e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800b266:	2b00      	cmp	r3, #0
 800b268:	d0ef      	beq.n	800b24a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b270:	2b00      	cmp	r3, #0
 800b272:	d1ea      	bne.n	800b24a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b278:	f003 0304 	and.w	r3, r3, #4
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d004      	beq.n	800b28a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2204      	movs	r2, #4
 800b284:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b286:	2304      	movs	r3, #4
 800b288:	e014      	b.n	800b2b4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b28e:	f003 0301 	and.w	r3, r3, #1
 800b292:	2b00      	cmp	r3, #0
 800b294:	d004      	beq.n	800b2a0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2201      	movs	r2, #1
 800b29a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b29c:	2301      	movs	r3, #1
 800b29e:	e009      	b.n	800b2b4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d002      	beq.n	800b2b2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	2240      	movs	r2, #64	; 0x40
 800b2b0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b2b2:	2300      	movs	r3, #0
  
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	3714      	adds	r7, #20
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2be:	4770      	bx	lr
 800b2c0:	2000000c 	.word	0x2000000c
 800b2c4:	10624dd3 	.word	0x10624dd3

0800b2c8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b2c8:	b480      	push	{r7}
 800b2ca:	b085      	sub	sp, #20
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b2d0:	4b11      	ldr	r3, [pc, #68]	; (800b318 <SDMMC_GetCmdError+0x50>)
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	4a11      	ldr	r2, [pc, #68]	; (800b31c <SDMMC_GetCmdError+0x54>)
 800b2d6:	fba2 2303 	umull	r2, r3, r2, r3
 800b2da:	0a5b      	lsrs	r3, r3, #9
 800b2dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2e0:	fb02 f303 	mul.w	r3, r2, r3
 800b2e4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	1e5a      	subs	r2, r3, #1
 800b2ea:	60fa      	str	r2, [r7, #12]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d102      	bne.n	800b2f6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b2f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b2f4:	e009      	b.n	800b30a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d0f1      	beq.n	800b2e6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	22c5      	movs	r2, #197	; 0xc5
 800b306:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b308:	2300      	movs	r3, #0
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3714      	adds	r7, #20
 800b30e:	46bd      	mov	sp, r7
 800b310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b314:	4770      	bx	lr
 800b316:	bf00      	nop
 800b318:	2000000c 	.word	0x2000000c
 800b31c:	10624dd3 	.word	0x10624dd3

0800b320 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b324:	4904      	ldr	r1, [pc, #16]	; (800b338 <MX_FATFS_Init+0x18>)
 800b326:	4805      	ldr	r0, [pc, #20]	; (800b33c <MX_FATFS_Init+0x1c>)
 800b328:	f002 fe3e 	bl	800dfa8 <FATFS_LinkDriver>
 800b32c:	4603      	mov	r3, r0
 800b32e:	461a      	mov	r2, r3
 800b330:	4b03      	ldr	r3, [pc, #12]	; (800b340 <MX_FATFS_Init+0x20>)
 800b332:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b334:	bf00      	nop
 800b336:	bd80      	pop	{r7, pc}
 800b338:	20001030 	.word	0x20001030
 800b33c:	0801413c 	.word	0x0801413c
 800b340:	2000102c 	.word	0x2000102c

0800b344 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b344:	b480      	push	{r7}
 800b346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b348:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	46bd      	mov	sp, r7
 800b34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b352:	4770      	bx	lr

0800b354 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b082      	sub	sp, #8
 800b358:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b35a:	2300      	movs	r3, #0
 800b35c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b35e:	f000 f879 	bl	800b454 <BSP_SD_IsDetected>
 800b362:	4603      	mov	r3, r0
 800b364:	2b01      	cmp	r3, #1
 800b366:	d001      	beq.n	800b36c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b368:	2301      	movs	r3, #1
 800b36a:	e012      	b.n	800b392 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b36c:	480b      	ldr	r0, [pc, #44]	; (800b39c <BSP_SD_Init+0x48>)
 800b36e:	f7fd f85d 	bl	800842c <HAL_SD_Init>
 800b372:	4603      	mov	r3, r0
 800b374:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b376:	79fb      	ldrb	r3, [r7, #7]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d109      	bne.n	800b390 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b37c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b380:	4806      	ldr	r0, [pc, #24]	; (800b39c <BSP_SD_Init+0x48>)
 800b382:	f7fd fe37 	bl	8008ff4 <HAL_SD_ConfigWideBusOperation>
 800b386:	4603      	mov	r3, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d001      	beq.n	800b390 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b38c:	2301      	movs	r3, #1
 800b38e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b390:	79fb      	ldrb	r3, [r7, #7]
}
 800b392:	4618      	mov	r0, r3
 800b394:	3708      	adds	r7, #8
 800b396:	46bd      	mov	sp, r7
 800b398:	bd80      	pop	{r7, pc}
 800b39a:	bf00      	nop
 800b39c:	20000eb4 	.word	0x20000eb4

0800b3a0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b088      	sub	sp, #32
 800b3a4:	af02      	add	r7, sp, #8
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	607a      	str	r2, [r7, #4]
 800b3ac:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	9300      	str	r3, [sp, #0]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	68ba      	ldr	r2, [r7, #8]
 800b3ba:	68f9      	ldr	r1, [r7, #12]
 800b3bc:	4806      	ldr	r0, [pc, #24]	; (800b3d8 <BSP_SD_ReadBlocks+0x38>)
 800b3be:	f7fd f8e5 	bl	800858c <HAL_SD_ReadBlocks>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d001      	beq.n	800b3cc <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b3cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	3718      	adds	r7, #24
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}
 800b3d6:	bf00      	nop
 800b3d8:	20000eb4 	.word	0x20000eb4

0800b3dc <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b088      	sub	sp, #32
 800b3e0:	af02      	add	r7, sp, #8
 800b3e2:	60f8      	str	r0, [r7, #12]
 800b3e4:	60b9      	str	r1, [r7, #8]
 800b3e6:	607a      	str	r2, [r7, #4]
 800b3e8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	9300      	str	r3, [sp, #0]
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	68ba      	ldr	r2, [r7, #8]
 800b3f6:	68f9      	ldr	r1, [r7, #12]
 800b3f8:	4806      	ldr	r0, [pc, #24]	; (800b414 <BSP_SD_WriteBlocks+0x38>)
 800b3fa:	f7fd faa5 	bl	8008948 <HAL_SD_WriteBlocks>
 800b3fe:	4603      	mov	r3, r0
 800b400:	2b00      	cmp	r3, #0
 800b402:	d001      	beq.n	800b408 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b404:	2301      	movs	r3, #1
 800b406:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b408:	7dfb      	ldrb	r3, [r7, #23]
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3718      	adds	r7, #24
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}
 800b412:	bf00      	nop
 800b414:	20000eb4 	.word	0x20000eb4

0800b418 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b41c:	4805      	ldr	r0, [pc, #20]	; (800b434 <BSP_SD_GetCardState+0x1c>)
 800b41e:	f7fd fe83 	bl	8009128 <HAL_SD_GetCardState>
 800b422:	4603      	mov	r3, r0
 800b424:	2b04      	cmp	r3, #4
 800b426:	bf14      	ite	ne
 800b428:	2301      	movne	r3, #1
 800b42a:	2300      	moveq	r3, #0
 800b42c:	b2db      	uxtb	r3, r3
}
 800b42e:	4618      	mov	r0, r3
 800b430:	bd80      	pop	{r7, pc}
 800b432:	bf00      	nop
 800b434:	20000eb4 	.word	0x20000eb4

0800b438 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b082      	sub	sp, #8
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b440:	6879      	ldr	r1, [r7, #4]
 800b442:	4803      	ldr	r0, [pc, #12]	; (800b450 <BSP_SD_GetCardInfo+0x18>)
 800b444:	f7fd fdaa 	bl	8008f9c <HAL_SD_GetCardInfo>
}
 800b448:	bf00      	nop
 800b44a:	3708      	adds	r7, #8
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}
 800b450:	20000eb4 	.word	0x20000eb4

0800b454 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b454:	b480      	push	{r7}
 800b456:	b083      	sub	sp, #12
 800b458:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b45a:	2301      	movs	r3, #1
 800b45c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800b45e:	79fb      	ldrb	r3, [r7, #7]
 800b460:	b2db      	uxtb	r3, r3
}
 800b462:	4618      	mov	r0, r3
 800b464:	370c      	adds	r7, #12
 800b466:	46bd      	mov	sp, r7
 800b468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46c:	4770      	bx	lr
	...

0800b470 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b082      	sub	sp, #8
 800b474:	af00      	add	r7, sp, #0
 800b476:	4603      	mov	r3, r0
 800b478:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b47a:	4b0b      	ldr	r3, [pc, #44]	; (800b4a8 <SD_CheckStatus+0x38>)
 800b47c:	2201      	movs	r2, #1
 800b47e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b480:	f7ff ffca 	bl	800b418 <BSP_SD_GetCardState>
 800b484:	4603      	mov	r3, r0
 800b486:	2b00      	cmp	r3, #0
 800b488:	d107      	bne.n	800b49a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b48a:	4b07      	ldr	r3, [pc, #28]	; (800b4a8 <SD_CheckStatus+0x38>)
 800b48c:	781b      	ldrb	r3, [r3, #0]
 800b48e:	b2db      	uxtb	r3, r3
 800b490:	f023 0301 	bic.w	r3, r3, #1
 800b494:	b2da      	uxtb	r2, r3
 800b496:	4b04      	ldr	r3, [pc, #16]	; (800b4a8 <SD_CheckStatus+0x38>)
 800b498:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b49a:	4b03      	ldr	r3, [pc, #12]	; (800b4a8 <SD_CheckStatus+0x38>)
 800b49c:	781b      	ldrb	r3, [r3, #0]
 800b49e:	b2db      	uxtb	r3, r3
}
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	3708      	adds	r7, #8
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bd80      	pop	{r7, pc}
 800b4a8:	20000019 	.word	0x20000019

0800b4ac <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b082      	sub	sp, #8
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800b4b6:	4b0b      	ldr	r3, [pc, #44]	; (800b4e4 <SD_initialize+0x38>)
 800b4b8:	2201      	movs	r2, #1
 800b4ba:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b4bc:	f7ff ff4a 	bl	800b354 <BSP_SD_Init>
 800b4c0:	4603      	mov	r3, r0
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d107      	bne.n	800b4d6 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800b4c6:	79fb      	ldrb	r3, [r7, #7]
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	f7ff ffd1 	bl	800b470 <SD_CheckStatus>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	4b04      	ldr	r3, [pc, #16]	; (800b4e4 <SD_initialize+0x38>)
 800b4d4:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b4d6:	4b03      	ldr	r3, [pc, #12]	; (800b4e4 <SD_initialize+0x38>)
 800b4d8:	781b      	ldrb	r3, [r3, #0]
 800b4da:	b2db      	uxtb	r3, r3
}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	3708      	adds	r7, #8
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}
 800b4e4:	20000019 	.word	0x20000019

0800b4e8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b082      	sub	sp, #8
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b4f2:	79fb      	ldrb	r3, [r7, #7]
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	f7ff ffbb 	bl	800b470 <SD_CheckStatus>
 800b4fa:	4603      	mov	r3, r0
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3708      	adds	r7, #8
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b086      	sub	sp, #24
 800b508:	af00      	add	r7, sp, #0
 800b50a:	60b9      	str	r1, [r7, #8]
 800b50c:	607a      	str	r2, [r7, #4]
 800b50e:	603b      	str	r3, [r7, #0]
 800b510:	4603      	mov	r3, r0
 800b512:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b514:	2301      	movs	r3, #1
 800b516:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800b518:	f04f 33ff 	mov.w	r3, #4294967295
 800b51c:	683a      	ldr	r2, [r7, #0]
 800b51e:	6879      	ldr	r1, [r7, #4]
 800b520:	68b8      	ldr	r0, [r7, #8]
 800b522:	f7ff ff3d 	bl	800b3a0 <BSP_SD_ReadBlocks>
 800b526:	4603      	mov	r3, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d107      	bne.n	800b53c <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800b52c:	bf00      	nop
 800b52e:	f7ff ff73 	bl	800b418 <BSP_SD_GetCardState>
 800b532:	4603      	mov	r3, r0
 800b534:	2b00      	cmp	r3, #0
 800b536:	d1fa      	bne.n	800b52e <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800b538:	2300      	movs	r3, #0
 800b53a:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b53c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b53e:	4618      	mov	r0, r3
 800b540:	3718      	adds	r7, #24
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}

0800b546 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b546:	b580      	push	{r7, lr}
 800b548:	b086      	sub	sp, #24
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	60b9      	str	r1, [r7, #8]
 800b54e:	607a      	str	r2, [r7, #4]
 800b550:	603b      	str	r3, [r7, #0]
 800b552:	4603      	mov	r3, r0
 800b554:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b556:	2301      	movs	r3, #1
 800b558:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800b55a:	f04f 33ff 	mov.w	r3, #4294967295
 800b55e:	683a      	ldr	r2, [r7, #0]
 800b560:	6879      	ldr	r1, [r7, #4]
 800b562:	68b8      	ldr	r0, [r7, #8]
 800b564:	f7ff ff3a 	bl	800b3dc <BSP_SD_WriteBlocks>
 800b568:	4603      	mov	r3, r0
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d107      	bne.n	800b57e <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800b56e:	bf00      	nop
 800b570:	f7ff ff52 	bl	800b418 <BSP_SD_GetCardState>
 800b574:	4603      	mov	r3, r0
 800b576:	2b00      	cmp	r3, #0
 800b578:	d1fa      	bne.n	800b570 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800b57a:	2300      	movs	r3, #0
 800b57c:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b57e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b580:	4618      	mov	r0, r3
 800b582:	3718      	adds	r7, #24
 800b584:	46bd      	mov	sp, r7
 800b586:	bd80      	pop	{r7, pc}

0800b588 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b08c      	sub	sp, #48	; 0x30
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	4603      	mov	r3, r0
 800b590:	603a      	str	r2, [r7, #0]
 800b592:	71fb      	strb	r3, [r7, #7]
 800b594:	460b      	mov	r3, r1
 800b596:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b598:	2301      	movs	r3, #1
 800b59a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b59e:	4b25      	ldr	r3, [pc, #148]	; (800b634 <SD_ioctl+0xac>)
 800b5a0:	781b      	ldrb	r3, [r3, #0]
 800b5a2:	b2db      	uxtb	r3, r3
 800b5a4:	f003 0301 	and.w	r3, r3, #1
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d001      	beq.n	800b5b0 <SD_ioctl+0x28>
 800b5ac:	2303      	movs	r3, #3
 800b5ae:	e03c      	b.n	800b62a <SD_ioctl+0xa2>

  switch (cmd)
 800b5b0:	79bb      	ldrb	r3, [r7, #6]
 800b5b2:	2b03      	cmp	r3, #3
 800b5b4:	d834      	bhi.n	800b620 <SD_ioctl+0x98>
 800b5b6:	a201      	add	r2, pc, #4	; (adr r2, 800b5bc <SD_ioctl+0x34>)
 800b5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5bc:	0800b5cd 	.word	0x0800b5cd
 800b5c0:	0800b5d5 	.word	0x0800b5d5
 800b5c4:	0800b5ed 	.word	0x0800b5ed
 800b5c8:	0800b607 	.word	0x0800b607
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b5d2:	e028      	b.n	800b626 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b5d4:	f107 030c 	add.w	r3, r7, #12
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f7ff ff2d 	bl	800b438 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b5de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b5ea:	e01c      	b.n	800b626 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b5ec:	f107 030c 	add.w	r3, r7, #12
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f7ff ff21 	bl	800b438 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b5f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5f8:	b29a      	uxth	r2, r3
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b5fe:	2300      	movs	r3, #0
 800b600:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b604:	e00f      	b.n	800b626 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b606:	f107 030c 	add.w	r3, r7, #12
 800b60a:	4618      	mov	r0, r3
 800b60c:	f7ff ff14 	bl	800b438 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b612:	0a5a      	lsrs	r2, r3, #9
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b618:	2300      	movs	r3, #0
 800b61a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b61e:	e002      	b.n	800b626 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b620:	2304      	movs	r3, #4
 800b622:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800b626:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3730      	adds	r7, #48	; 0x30
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}
 800b632:	bf00      	nop
 800b634:	20000019 	.word	0x20000019

0800b638 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b084      	sub	sp, #16
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	4603      	mov	r3, r0
 800b640:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b642:	79fb      	ldrb	r3, [r7, #7]
 800b644:	4a08      	ldr	r2, [pc, #32]	; (800b668 <disk_status+0x30>)
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	4413      	add	r3, r2
 800b64a:	685b      	ldr	r3, [r3, #4]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	79fa      	ldrb	r2, [r7, #7]
 800b650:	4905      	ldr	r1, [pc, #20]	; (800b668 <disk_status+0x30>)
 800b652:	440a      	add	r2, r1
 800b654:	7a12      	ldrb	r2, [r2, #8]
 800b656:	4610      	mov	r0, r2
 800b658:	4798      	blx	r3
 800b65a:	4603      	mov	r3, r0
 800b65c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b65e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b660:	4618      	mov	r0, r3
 800b662:	3710      	adds	r7, #16
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}
 800b668:	2000105c 	.word	0x2000105c

0800b66c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b084      	sub	sp, #16
 800b670:	af00      	add	r7, sp, #0
 800b672:	4603      	mov	r3, r0
 800b674:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b676:	2300      	movs	r3, #0
 800b678:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b67a:	79fb      	ldrb	r3, [r7, #7]
 800b67c:	4a0d      	ldr	r2, [pc, #52]	; (800b6b4 <disk_initialize+0x48>)
 800b67e:	5cd3      	ldrb	r3, [r2, r3]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d111      	bne.n	800b6a8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b684:	79fb      	ldrb	r3, [r7, #7]
 800b686:	4a0b      	ldr	r2, [pc, #44]	; (800b6b4 <disk_initialize+0x48>)
 800b688:	2101      	movs	r1, #1
 800b68a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b68c:	79fb      	ldrb	r3, [r7, #7]
 800b68e:	4a09      	ldr	r2, [pc, #36]	; (800b6b4 <disk_initialize+0x48>)
 800b690:	009b      	lsls	r3, r3, #2
 800b692:	4413      	add	r3, r2
 800b694:	685b      	ldr	r3, [r3, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	79fa      	ldrb	r2, [r7, #7]
 800b69a:	4906      	ldr	r1, [pc, #24]	; (800b6b4 <disk_initialize+0x48>)
 800b69c:	440a      	add	r2, r1
 800b69e:	7a12      	ldrb	r2, [r2, #8]
 800b6a0:	4610      	mov	r0, r2
 800b6a2:	4798      	blx	r3
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b6a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	3710      	adds	r7, #16
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}
 800b6b2:	bf00      	nop
 800b6b4:	2000105c 	.word	0x2000105c

0800b6b8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b6b8:	b590      	push	{r4, r7, lr}
 800b6ba:	b087      	sub	sp, #28
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	60b9      	str	r1, [r7, #8]
 800b6c0:	607a      	str	r2, [r7, #4]
 800b6c2:	603b      	str	r3, [r7, #0]
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b6c8:	7bfb      	ldrb	r3, [r7, #15]
 800b6ca:	4a0a      	ldr	r2, [pc, #40]	; (800b6f4 <disk_read+0x3c>)
 800b6cc:	009b      	lsls	r3, r3, #2
 800b6ce:	4413      	add	r3, r2
 800b6d0:	685b      	ldr	r3, [r3, #4]
 800b6d2:	689c      	ldr	r4, [r3, #8]
 800b6d4:	7bfb      	ldrb	r3, [r7, #15]
 800b6d6:	4a07      	ldr	r2, [pc, #28]	; (800b6f4 <disk_read+0x3c>)
 800b6d8:	4413      	add	r3, r2
 800b6da:	7a18      	ldrb	r0, [r3, #8]
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	68b9      	ldr	r1, [r7, #8]
 800b6e2:	47a0      	blx	r4
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	75fb      	strb	r3, [r7, #23]
  return res;
 800b6e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	371c      	adds	r7, #28
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd90      	pop	{r4, r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	2000105c 	.word	0x2000105c

0800b6f8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b6f8:	b590      	push	{r4, r7, lr}
 800b6fa:	b087      	sub	sp, #28
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	60b9      	str	r1, [r7, #8]
 800b700:	607a      	str	r2, [r7, #4]
 800b702:	603b      	str	r3, [r7, #0]
 800b704:	4603      	mov	r3, r0
 800b706:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b708:	7bfb      	ldrb	r3, [r7, #15]
 800b70a:	4a0a      	ldr	r2, [pc, #40]	; (800b734 <disk_write+0x3c>)
 800b70c:	009b      	lsls	r3, r3, #2
 800b70e:	4413      	add	r3, r2
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	68dc      	ldr	r4, [r3, #12]
 800b714:	7bfb      	ldrb	r3, [r7, #15]
 800b716:	4a07      	ldr	r2, [pc, #28]	; (800b734 <disk_write+0x3c>)
 800b718:	4413      	add	r3, r2
 800b71a:	7a18      	ldrb	r0, [r3, #8]
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	68b9      	ldr	r1, [r7, #8]
 800b722:	47a0      	blx	r4
 800b724:	4603      	mov	r3, r0
 800b726:	75fb      	strb	r3, [r7, #23]
  return res;
 800b728:	7dfb      	ldrb	r3, [r7, #23]
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	371c      	adds	r7, #28
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd90      	pop	{r4, r7, pc}
 800b732:	bf00      	nop
 800b734:	2000105c 	.word	0x2000105c

0800b738 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b084      	sub	sp, #16
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	4603      	mov	r3, r0
 800b740:	603a      	str	r2, [r7, #0]
 800b742:	71fb      	strb	r3, [r7, #7]
 800b744:	460b      	mov	r3, r1
 800b746:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b748:	79fb      	ldrb	r3, [r7, #7]
 800b74a:	4a09      	ldr	r2, [pc, #36]	; (800b770 <disk_ioctl+0x38>)
 800b74c:	009b      	lsls	r3, r3, #2
 800b74e:	4413      	add	r3, r2
 800b750:	685b      	ldr	r3, [r3, #4]
 800b752:	691b      	ldr	r3, [r3, #16]
 800b754:	79fa      	ldrb	r2, [r7, #7]
 800b756:	4906      	ldr	r1, [pc, #24]	; (800b770 <disk_ioctl+0x38>)
 800b758:	440a      	add	r2, r1
 800b75a:	7a10      	ldrb	r0, [r2, #8]
 800b75c:	79b9      	ldrb	r1, [r7, #6]
 800b75e:	683a      	ldr	r2, [r7, #0]
 800b760:	4798      	blx	r3
 800b762:	4603      	mov	r3, r0
 800b764:	73fb      	strb	r3, [r7, #15]
  return res;
 800b766:	7bfb      	ldrb	r3, [r7, #15]
}
 800b768:	4618      	mov	r0, r3
 800b76a:	3710      	adds	r7, #16
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bd80      	pop	{r7, pc}
 800b770:	2000105c 	.word	0x2000105c

0800b774 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b774:	b480      	push	{r7}
 800b776:	b085      	sub	sp, #20
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	3301      	adds	r3, #1
 800b780:	781b      	ldrb	r3, [r3, #0]
 800b782:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b784:	89fb      	ldrh	r3, [r7, #14]
 800b786:	021b      	lsls	r3, r3, #8
 800b788:	b21a      	sxth	r2, r3
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	781b      	ldrb	r3, [r3, #0]
 800b78e:	b21b      	sxth	r3, r3
 800b790:	4313      	orrs	r3, r2
 800b792:	b21b      	sxth	r3, r3
 800b794:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b796:	89fb      	ldrh	r3, [r7, #14]
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3714      	adds	r7, #20
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr

0800b7a4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b085      	sub	sp, #20
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	3303      	adds	r3, #3
 800b7b0:	781b      	ldrb	r3, [r3, #0]
 800b7b2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	021b      	lsls	r3, r3, #8
 800b7b8:	687a      	ldr	r2, [r7, #4]
 800b7ba:	3202      	adds	r2, #2
 800b7bc:	7812      	ldrb	r2, [r2, #0]
 800b7be:	4313      	orrs	r3, r2
 800b7c0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	021b      	lsls	r3, r3, #8
 800b7c6:	687a      	ldr	r2, [r7, #4]
 800b7c8:	3201      	adds	r2, #1
 800b7ca:	7812      	ldrb	r2, [r2, #0]
 800b7cc:	4313      	orrs	r3, r2
 800b7ce:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	021b      	lsls	r3, r3, #8
 800b7d4:	687a      	ldr	r2, [r7, #4]
 800b7d6:	7812      	ldrb	r2, [r2, #0]
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	60fb      	str	r3, [r7, #12]
	return rv;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3714      	adds	r7, #20
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e8:	4770      	bx	lr

0800b7ea <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b7ea:	b480      	push	{r7}
 800b7ec:	b083      	sub	sp, #12
 800b7ee:	af00      	add	r7, sp, #0
 800b7f0:	6078      	str	r0, [r7, #4]
 800b7f2:	460b      	mov	r3, r1
 800b7f4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	1c5a      	adds	r2, r3, #1
 800b7fa:	607a      	str	r2, [r7, #4]
 800b7fc:	887a      	ldrh	r2, [r7, #2]
 800b7fe:	b2d2      	uxtb	r2, r2
 800b800:	701a      	strb	r2, [r3, #0]
 800b802:	887b      	ldrh	r3, [r7, #2]
 800b804:	0a1b      	lsrs	r3, r3, #8
 800b806:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	1c5a      	adds	r2, r3, #1
 800b80c:	607a      	str	r2, [r7, #4]
 800b80e:	887a      	ldrh	r2, [r7, #2]
 800b810:	b2d2      	uxtb	r2, r2
 800b812:	701a      	strb	r2, [r3, #0]
}
 800b814:	bf00      	nop
 800b816:	370c      	adds	r7, #12
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr

0800b820 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b820:	b480      	push	{r7}
 800b822:	b083      	sub	sp, #12
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	1c5a      	adds	r2, r3, #1
 800b82e:	607a      	str	r2, [r7, #4]
 800b830:	683a      	ldr	r2, [r7, #0]
 800b832:	b2d2      	uxtb	r2, r2
 800b834:	701a      	strb	r2, [r3, #0]
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	0a1b      	lsrs	r3, r3, #8
 800b83a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	1c5a      	adds	r2, r3, #1
 800b840:	607a      	str	r2, [r7, #4]
 800b842:	683a      	ldr	r2, [r7, #0]
 800b844:	b2d2      	uxtb	r2, r2
 800b846:	701a      	strb	r2, [r3, #0]
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	0a1b      	lsrs	r3, r3, #8
 800b84c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	1c5a      	adds	r2, r3, #1
 800b852:	607a      	str	r2, [r7, #4]
 800b854:	683a      	ldr	r2, [r7, #0]
 800b856:	b2d2      	uxtb	r2, r2
 800b858:	701a      	strb	r2, [r3, #0]
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	0a1b      	lsrs	r3, r3, #8
 800b85e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	1c5a      	adds	r2, r3, #1
 800b864:	607a      	str	r2, [r7, #4]
 800b866:	683a      	ldr	r2, [r7, #0]
 800b868:	b2d2      	uxtb	r2, r2
 800b86a:	701a      	strb	r2, [r3, #0]
}
 800b86c:	bf00      	nop
 800b86e:	370c      	adds	r7, #12
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr

0800b878 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b878:	b480      	push	{r7}
 800b87a:	b087      	sub	sp, #28
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	60f8      	str	r0, [r7, #12]
 800b880:	60b9      	str	r1, [r7, #8]
 800b882:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d00d      	beq.n	800b8ae <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b892:	693a      	ldr	r2, [r7, #16]
 800b894:	1c53      	adds	r3, r2, #1
 800b896:	613b      	str	r3, [r7, #16]
 800b898:	697b      	ldr	r3, [r7, #20]
 800b89a:	1c59      	adds	r1, r3, #1
 800b89c:	6179      	str	r1, [r7, #20]
 800b89e:	7812      	ldrb	r2, [r2, #0]
 800b8a0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	3b01      	subs	r3, #1
 800b8a6:	607b      	str	r3, [r7, #4]
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d1f1      	bne.n	800b892 <mem_cpy+0x1a>
	}
}
 800b8ae:	bf00      	nop
 800b8b0:	371c      	adds	r7, #28
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b8:	4770      	bx	lr

0800b8ba <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b8ba:	b480      	push	{r7}
 800b8bc:	b087      	sub	sp, #28
 800b8be:	af00      	add	r7, sp, #0
 800b8c0:	60f8      	str	r0, [r7, #12]
 800b8c2:	60b9      	str	r1, [r7, #8]
 800b8c4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	1c5a      	adds	r2, r3, #1
 800b8ce:	617a      	str	r2, [r7, #20]
 800b8d0:	68ba      	ldr	r2, [r7, #8]
 800b8d2:	b2d2      	uxtb	r2, r2
 800b8d4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	3b01      	subs	r3, #1
 800b8da:	607b      	str	r3, [r7, #4]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d1f3      	bne.n	800b8ca <mem_set+0x10>
}
 800b8e2:	bf00      	nop
 800b8e4:	bf00      	nop
 800b8e6:	371c      	adds	r7, #28
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ee:	4770      	bx	lr

0800b8f0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b8f0:	b480      	push	{r7}
 800b8f2:	b089      	sub	sp, #36	; 0x24
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	60f8      	str	r0, [r7, #12]
 800b8f8:	60b9      	str	r1, [r7, #8]
 800b8fa:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	61fb      	str	r3, [r7, #28]
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b904:	2300      	movs	r3, #0
 800b906:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b908:	69fb      	ldr	r3, [r7, #28]
 800b90a:	1c5a      	adds	r2, r3, #1
 800b90c:	61fa      	str	r2, [r7, #28]
 800b90e:	781b      	ldrb	r3, [r3, #0]
 800b910:	4619      	mov	r1, r3
 800b912:	69bb      	ldr	r3, [r7, #24]
 800b914:	1c5a      	adds	r2, r3, #1
 800b916:	61ba      	str	r2, [r7, #24]
 800b918:	781b      	ldrb	r3, [r3, #0]
 800b91a:	1acb      	subs	r3, r1, r3
 800b91c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	3b01      	subs	r3, #1
 800b922:	607b      	str	r3, [r7, #4]
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d002      	beq.n	800b930 <mem_cmp+0x40>
 800b92a:	697b      	ldr	r3, [r7, #20]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d0eb      	beq.n	800b908 <mem_cmp+0x18>

	return r;
 800b930:	697b      	ldr	r3, [r7, #20]
}
 800b932:	4618      	mov	r0, r3
 800b934:	3724      	adds	r7, #36	; 0x24
 800b936:	46bd      	mov	sp, r7
 800b938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93c:	4770      	bx	lr

0800b93e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b93e:	b480      	push	{r7}
 800b940:	b083      	sub	sp, #12
 800b942:	af00      	add	r7, sp, #0
 800b944:	6078      	str	r0, [r7, #4]
 800b946:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b948:	e002      	b.n	800b950 <chk_chr+0x12>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	3301      	adds	r3, #1
 800b94e:	607b      	str	r3, [r7, #4]
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	781b      	ldrb	r3, [r3, #0]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d005      	beq.n	800b964 <chk_chr+0x26>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	461a      	mov	r2, r3
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	4293      	cmp	r3, r2
 800b962:	d1f2      	bne.n	800b94a <chk_chr+0xc>
	return *str;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	781b      	ldrb	r3, [r3, #0]
}
 800b968:	4618      	mov	r0, r3
 800b96a:	370c      	adds	r7, #12
 800b96c:	46bd      	mov	sp, r7
 800b96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b972:	4770      	bx	lr

0800b974 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b974:	b480      	push	{r7}
 800b976:	b085      	sub	sp, #20
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
 800b97c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b97e:	2300      	movs	r3, #0
 800b980:	60bb      	str	r3, [r7, #8]
 800b982:	68bb      	ldr	r3, [r7, #8]
 800b984:	60fb      	str	r3, [r7, #12]
 800b986:	e029      	b.n	800b9dc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b988:	4a27      	ldr	r2, [pc, #156]	; (800ba28 <chk_lock+0xb4>)
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	011b      	lsls	r3, r3, #4
 800b98e:	4413      	add	r3, r2
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	2b00      	cmp	r3, #0
 800b994:	d01d      	beq.n	800b9d2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b996:	4a24      	ldr	r2, [pc, #144]	; (800ba28 <chk_lock+0xb4>)
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	011b      	lsls	r3, r3, #4
 800b99c:	4413      	add	r3, r2
 800b99e:	681a      	ldr	r2, [r3, #0]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	429a      	cmp	r2, r3
 800b9a6:	d116      	bne.n	800b9d6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b9a8:	4a1f      	ldr	r2, [pc, #124]	; (800ba28 <chk_lock+0xb4>)
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	011b      	lsls	r3, r3, #4
 800b9ae:	4413      	add	r3, r2
 800b9b0:	3304      	adds	r3, #4
 800b9b2:	681a      	ldr	r2, [r3, #0]
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b9b8:	429a      	cmp	r2, r3
 800b9ba:	d10c      	bne.n	800b9d6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b9bc:	4a1a      	ldr	r2, [pc, #104]	; (800ba28 <chk_lock+0xb4>)
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	011b      	lsls	r3, r3, #4
 800b9c2:	4413      	add	r3, r2
 800b9c4:	3308      	adds	r3, #8
 800b9c6:	681a      	ldr	r2, [r3, #0]
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d102      	bne.n	800b9d6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b9d0:	e007      	b.n	800b9e2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	3301      	adds	r3, #1
 800b9da:	60fb      	str	r3, [r7, #12]
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	2b01      	cmp	r3, #1
 800b9e0:	d9d2      	bls.n	800b988 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	2b02      	cmp	r3, #2
 800b9e6:	d109      	bne.n	800b9fc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d102      	bne.n	800b9f4 <chk_lock+0x80>
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	2b02      	cmp	r3, #2
 800b9f2:	d101      	bne.n	800b9f8 <chk_lock+0x84>
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	e010      	b.n	800ba1a <chk_lock+0xa6>
 800b9f8:	2312      	movs	r3, #18
 800b9fa:	e00e      	b.n	800ba1a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d108      	bne.n	800ba14 <chk_lock+0xa0>
 800ba02:	4a09      	ldr	r2, [pc, #36]	; (800ba28 <chk_lock+0xb4>)
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	011b      	lsls	r3, r3, #4
 800ba08:	4413      	add	r3, r2
 800ba0a:	330c      	adds	r3, #12
 800ba0c:	881b      	ldrh	r3, [r3, #0]
 800ba0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba12:	d101      	bne.n	800ba18 <chk_lock+0xa4>
 800ba14:	2310      	movs	r3, #16
 800ba16:	e000      	b.n	800ba1a <chk_lock+0xa6>
 800ba18:	2300      	movs	r3, #0
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3714      	adds	r7, #20
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba24:	4770      	bx	lr
 800ba26:	bf00      	nop
 800ba28:	2000103c 	.word	0x2000103c

0800ba2c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b083      	sub	sp, #12
 800ba30:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ba32:	2300      	movs	r3, #0
 800ba34:	607b      	str	r3, [r7, #4]
 800ba36:	e002      	b.n	800ba3e <enq_lock+0x12>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	3301      	adds	r3, #1
 800ba3c:	607b      	str	r3, [r7, #4]
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2b01      	cmp	r3, #1
 800ba42:	d806      	bhi.n	800ba52 <enq_lock+0x26>
 800ba44:	4a09      	ldr	r2, [pc, #36]	; (800ba6c <enq_lock+0x40>)
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	011b      	lsls	r3, r3, #4
 800ba4a:	4413      	add	r3, r2
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d1f2      	bne.n	800ba38 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	2b02      	cmp	r3, #2
 800ba56:	bf14      	ite	ne
 800ba58:	2301      	movne	r3, #1
 800ba5a:	2300      	moveq	r3, #0
 800ba5c:	b2db      	uxtb	r3, r3
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	370c      	adds	r7, #12
 800ba62:	46bd      	mov	sp, r7
 800ba64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba68:	4770      	bx	lr
 800ba6a:	bf00      	nop
 800ba6c:	2000103c 	.word	0x2000103c

0800ba70 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ba70:	b480      	push	{r7}
 800ba72:	b085      	sub	sp, #20
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
 800ba78:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	60fb      	str	r3, [r7, #12]
 800ba7e:	e01f      	b.n	800bac0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ba80:	4a41      	ldr	r2, [pc, #260]	; (800bb88 <inc_lock+0x118>)
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	011b      	lsls	r3, r3, #4
 800ba86:	4413      	add	r3, r2
 800ba88:	681a      	ldr	r2, [r3, #0]
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	429a      	cmp	r2, r3
 800ba90:	d113      	bne.n	800baba <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ba92:	4a3d      	ldr	r2, [pc, #244]	; (800bb88 <inc_lock+0x118>)
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	011b      	lsls	r3, r3, #4
 800ba98:	4413      	add	r3, r2
 800ba9a:	3304      	adds	r3, #4
 800ba9c:	681a      	ldr	r2, [r3, #0]
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800baa2:	429a      	cmp	r2, r3
 800baa4:	d109      	bne.n	800baba <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800baa6:	4a38      	ldr	r2, [pc, #224]	; (800bb88 <inc_lock+0x118>)
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	011b      	lsls	r3, r3, #4
 800baac:	4413      	add	r3, r2
 800baae:	3308      	adds	r3, #8
 800bab0:	681a      	ldr	r2, [r3, #0]
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800bab6:	429a      	cmp	r2, r3
 800bab8:	d006      	beq.n	800bac8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	3301      	adds	r3, #1
 800babe:	60fb      	str	r3, [r7, #12]
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2b01      	cmp	r3, #1
 800bac4:	d9dc      	bls.n	800ba80 <inc_lock+0x10>
 800bac6:	e000      	b.n	800baca <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800bac8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	2b02      	cmp	r3, #2
 800bace:	d132      	bne.n	800bb36 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bad0:	2300      	movs	r3, #0
 800bad2:	60fb      	str	r3, [r7, #12]
 800bad4:	e002      	b.n	800badc <inc_lock+0x6c>
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	3301      	adds	r3, #1
 800bada:	60fb      	str	r3, [r7, #12]
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2b01      	cmp	r3, #1
 800bae0:	d806      	bhi.n	800baf0 <inc_lock+0x80>
 800bae2:	4a29      	ldr	r2, [pc, #164]	; (800bb88 <inc_lock+0x118>)
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	011b      	lsls	r3, r3, #4
 800bae8:	4413      	add	r3, r2
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d1f2      	bne.n	800bad6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	2b02      	cmp	r3, #2
 800baf4:	d101      	bne.n	800bafa <inc_lock+0x8a>
 800baf6:	2300      	movs	r3, #0
 800baf8:	e040      	b.n	800bb7c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681a      	ldr	r2, [r3, #0]
 800bafe:	4922      	ldr	r1, [pc, #136]	; (800bb88 <inc_lock+0x118>)
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	011b      	lsls	r3, r3, #4
 800bb04:	440b      	add	r3, r1
 800bb06:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	689a      	ldr	r2, [r3, #8]
 800bb0c:	491e      	ldr	r1, [pc, #120]	; (800bb88 <inc_lock+0x118>)
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	011b      	lsls	r3, r3, #4
 800bb12:	440b      	add	r3, r1
 800bb14:	3304      	adds	r3, #4
 800bb16:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	695a      	ldr	r2, [r3, #20]
 800bb1c:	491a      	ldr	r1, [pc, #104]	; (800bb88 <inc_lock+0x118>)
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	011b      	lsls	r3, r3, #4
 800bb22:	440b      	add	r3, r1
 800bb24:	3308      	adds	r3, #8
 800bb26:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800bb28:	4a17      	ldr	r2, [pc, #92]	; (800bb88 <inc_lock+0x118>)
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	011b      	lsls	r3, r3, #4
 800bb2e:	4413      	add	r3, r2
 800bb30:	330c      	adds	r3, #12
 800bb32:	2200      	movs	r2, #0
 800bb34:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d009      	beq.n	800bb50 <inc_lock+0xe0>
 800bb3c:	4a12      	ldr	r2, [pc, #72]	; (800bb88 <inc_lock+0x118>)
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	011b      	lsls	r3, r3, #4
 800bb42:	4413      	add	r3, r2
 800bb44:	330c      	adds	r3, #12
 800bb46:	881b      	ldrh	r3, [r3, #0]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d001      	beq.n	800bb50 <inc_lock+0xe0>
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	e015      	b.n	800bb7c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d108      	bne.n	800bb68 <inc_lock+0xf8>
 800bb56:	4a0c      	ldr	r2, [pc, #48]	; (800bb88 <inc_lock+0x118>)
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	011b      	lsls	r3, r3, #4
 800bb5c:	4413      	add	r3, r2
 800bb5e:	330c      	adds	r3, #12
 800bb60:	881b      	ldrh	r3, [r3, #0]
 800bb62:	3301      	adds	r3, #1
 800bb64:	b29a      	uxth	r2, r3
 800bb66:	e001      	b.n	800bb6c <inc_lock+0xfc>
 800bb68:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bb6c:	4906      	ldr	r1, [pc, #24]	; (800bb88 <inc_lock+0x118>)
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	011b      	lsls	r3, r3, #4
 800bb72:	440b      	add	r3, r1
 800bb74:	330c      	adds	r3, #12
 800bb76:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	3301      	adds	r3, #1
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	3714      	adds	r7, #20
 800bb80:	46bd      	mov	sp, r7
 800bb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb86:	4770      	bx	lr
 800bb88:	2000103c 	.word	0x2000103c

0800bb8c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b085      	sub	sp, #20
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	3b01      	subs	r3, #1
 800bb98:	607b      	str	r3, [r7, #4]
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2b01      	cmp	r3, #1
 800bb9e:	d825      	bhi.n	800bbec <dec_lock+0x60>
		n = Files[i].ctr;
 800bba0:	4a17      	ldr	r2, [pc, #92]	; (800bc00 <dec_lock+0x74>)
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	011b      	lsls	r3, r3, #4
 800bba6:	4413      	add	r3, r2
 800bba8:	330c      	adds	r3, #12
 800bbaa:	881b      	ldrh	r3, [r3, #0]
 800bbac:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800bbae:	89fb      	ldrh	r3, [r7, #14]
 800bbb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bbb4:	d101      	bne.n	800bbba <dec_lock+0x2e>
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800bbba:	89fb      	ldrh	r3, [r7, #14]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d002      	beq.n	800bbc6 <dec_lock+0x3a>
 800bbc0:	89fb      	ldrh	r3, [r7, #14]
 800bbc2:	3b01      	subs	r3, #1
 800bbc4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800bbc6:	4a0e      	ldr	r2, [pc, #56]	; (800bc00 <dec_lock+0x74>)
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	011b      	lsls	r3, r3, #4
 800bbcc:	4413      	add	r3, r2
 800bbce:	330c      	adds	r3, #12
 800bbd0:	89fa      	ldrh	r2, [r7, #14]
 800bbd2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800bbd4:	89fb      	ldrh	r3, [r7, #14]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d105      	bne.n	800bbe6 <dec_lock+0x5a>
 800bbda:	4a09      	ldr	r2, [pc, #36]	; (800bc00 <dec_lock+0x74>)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	011b      	lsls	r3, r3, #4
 800bbe0:	4413      	add	r3, r2
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	737b      	strb	r3, [r7, #13]
 800bbea:	e001      	b.n	800bbf0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800bbec:	2302      	movs	r3, #2
 800bbee:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800bbf0:	7b7b      	ldrb	r3, [r7, #13]
}
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	3714      	adds	r7, #20
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfc:	4770      	bx	lr
 800bbfe:	bf00      	nop
 800bc00:	2000103c 	.word	0x2000103c

0800bc04 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bc04:	b480      	push	{r7}
 800bc06:	b085      	sub	sp, #20
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	60fb      	str	r3, [r7, #12]
 800bc10:	e010      	b.n	800bc34 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bc12:	4a0d      	ldr	r2, [pc, #52]	; (800bc48 <clear_lock+0x44>)
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	011b      	lsls	r3, r3, #4
 800bc18:	4413      	add	r3, r2
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	687a      	ldr	r2, [r7, #4]
 800bc1e:	429a      	cmp	r2, r3
 800bc20:	d105      	bne.n	800bc2e <clear_lock+0x2a>
 800bc22:	4a09      	ldr	r2, [pc, #36]	; (800bc48 <clear_lock+0x44>)
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	011b      	lsls	r3, r3, #4
 800bc28:	4413      	add	r3, r2
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	3301      	adds	r3, #1
 800bc32:	60fb      	str	r3, [r7, #12]
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	2b01      	cmp	r3, #1
 800bc38:	d9eb      	bls.n	800bc12 <clear_lock+0xe>
	}
}
 800bc3a:	bf00      	nop
 800bc3c:	bf00      	nop
 800bc3e:	3714      	adds	r7, #20
 800bc40:	46bd      	mov	sp, r7
 800bc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc46:	4770      	bx	lr
 800bc48:	2000103c 	.word	0x2000103c

0800bc4c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b086      	sub	sp, #24
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bc54:	2300      	movs	r3, #0
 800bc56:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	78db      	ldrb	r3, [r3, #3]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d034      	beq.n	800bcca <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc64:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	7858      	ldrb	r0, [r3, #1]
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bc70:	2301      	movs	r3, #1
 800bc72:	697a      	ldr	r2, [r7, #20]
 800bc74:	f7ff fd40 	bl	800b6f8 <disk_write>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d002      	beq.n	800bc84 <sync_window+0x38>
			res = FR_DISK_ERR;
 800bc7e:	2301      	movs	r3, #1
 800bc80:	73fb      	strb	r3, [r7, #15]
 800bc82:	e022      	b.n	800bcca <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2200      	movs	r2, #0
 800bc88:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6a1b      	ldr	r3, [r3, #32]
 800bc8e:	697a      	ldr	r2, [r7, #20]
 800bc90:	1ad2      	subs	r2, r2, r3
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	699b      	ldr	r3, [r3, #24]
 800bc96:	429a      	cmp	r2, r3
 800bc98:	d217      	bcs.n	800bcca <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	789b      	ldrb	r3, [r3, #2]
 800bc9e:	613b      	str	r3, [r7, #16]
 800bca0:	e010      	b.n	800bcc4 <sync_window+0x78>
					wsect += fs->fsize;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	699b      	ldr	r3, [r3, #24]
 800bca6:	697a      	ldr	r2, [r7, #20]
 800bca8:	4413      	add	r3, r2
 800bcaa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	7858      	ldrb	r0, [r3, #1]
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	697a      	ldr	r2, [r7, #20]
 800bcba:	f7ff fd1d 	bl	800b6f8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bcbe:	693b      	ldr	r3, [r7, #16]
 800bcc0:	3b01      	subs	r3, #1
 800bcc2:	613b      	str	r3, [r7, #16]
 800bcc4:	693b      	ldr	r3, [r7, #16]
 800bcc6:	2b01      	cmp	r3, #1
 800bcc8:	d8eb      	bhi.n	800bca2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bcca:	7bfb      	ldrb	r3, [r7, #15]
}
 800bccc:	4618      	mov	r0, r3
 800bcce:	3718      	adds	r7, #24
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bd80      	pop	{r7, pc}

0800bcd4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b084      	sub	sp, #16
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
 800bcdc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800bcde:	2300      	movs	r3, #0
 800bce0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bce6:	683a      	ldr	r2, [r7, #0]
 800bce8:	429a      	cmp	r2, r3
 800bcea:	d01b      	beq.n	800bd24 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800bcec:	6878      	ldr	r0, [r7, #4]
 800bcee:	f7ff ffad 	bl	800bc4c <sync_window>
 800bcf2:	4603      	mov	r3, r0
 800bcf4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800bcf6:	7bfb      	ldrb	r3, [r7, #15]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d113      	bne.n	800bd24 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	7858      	ldrb	r0, [r3, #1]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bd06:	2301      	movs	r3, #1
 800bd08:	683a      	ldr	r2, [r7, #0]
 800bd0a:	f7ff fcd5 	bl	800b6b8 <disk_read>
 800bd0e:	4603      	mov	r3, r0
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d004      	beq.n	800bd1e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800bd14:	f04f 33ff 	mov.w	r3, #4294967295
 800bd18:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	683a      	ldr	r2, [r7, #0]
 800bd22:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800bd24:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd26:	4618      	mov	r0, r3
 800bd28:	3710      	adds	r7, #16
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd80      	pop	{r7, pc}
	...

0800bd30 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b084      	sub	sp, #16
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f7ff ff87 	bl	800bc4c <sync_window>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bd42:	7bfb      	ldrb	r3, [r7, #15]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d158      	bne.n	800bdfa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	781b      	ldrb	r3, [r3, #0]
 800bd4c:	2b03      	cmp	r3, #3
 800bd4e:	d148      	bne.n	800bde2 <sync_fs+0xb2>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	791b      	ldrb	r3, [r3, #4]
 800bd54:	2b01      	cmp	r3, #1
 800bd56:	d144      	bne.n	800bde2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	3330      	adds	r3, #48	; 0x30
 800bd5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bd60:	2100      	movs	r1, #0
 800bd62:	4618      	mov	r0, r3
 800bd64:	f7ff fda9 	bl	800b8ba <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	3330      	adds	r3, #48	; 0x30
 800bd6c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bd70:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800bd74:	4618      	mov	r0, r3
 800bd76:	f7ff fd38 	bl	800b7ea <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	3330      	adds	r3, #48	; 0x30
 800bd7e:	4921      	ldr	r1, [pc, #132]	; (800be04 <sync_fs+0xd4>)
 800bd80:	4618      	mov	r0, r3
 800bd82:	f7ff fd4d 	bl	800b820 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	3330      	adds	r3, #48	; 0x30
 800bd8a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bd8e:	491e      	ldr	r1, [pc, #120]	; (800be08 <sync_fs+0xd8>)
 800bd90:	4618      	mov	r0, r3
 800bd92:	f7ff fd45 	bl	800b820 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	3330      	adds	r3, #48	; 0x30
 800bd9a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	691b      	ldr	r3, [r3, #16]
 800bda2:	4619      	mov	r1, r3
 800bda4:	4610      	mov	r0, r2
 800bda6:	f7ff fd3b 	bl	800b820 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	3330      	adds	r3, #48	; 0x30
 800bdae:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	68db      	ldr	r3, [r3, #12]
 800bdb6:	4619      	mov	r1, r3
 800bdb8:	4610      	mov	r0, r2
 800bdba:	f7ff fd31 	bl	800b820 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	69db      	ldr	r3, [r3, #28]
 800bdc2:	1c5a      	adds	r2, r3, #1
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	7858      	ldrb	r0, [r3, #1]
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	f7ff fc8e 	bl	800b6f8 <disk_write>
			fs->fsi_flag = 0;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	2200      	movs	r2, #0
 800bde0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	785b      	ldrb	r3, [r3, #1]
 800bde6:	2200      	movs	r2, #0
 800bde8:	2100      	movs	r1, #0
 800bdea:	4618      	mov	r0, r3
 800bdec:	f7ff fca4 	bl	800b738 <disk_ioctl>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d001      	beq.n	800bdfa <sync_fs+0xca>
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800bdfa:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	3710      	adds	r7, #16
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}
 800be04:	41615252 	.word	0x41615252
 800be08:	61417272 	.word	0x61417272

0800be0c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b083      	sub	sp, #12
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	3b02      	subs	r3, #2
 800be1a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	695b      	ldr	r3, [r3, #20]
 800be20:	3b02      	subs	r3, #2
 800be22:	683a      	ldr	r2, [r7, #0]
 800be24:	429a      	cmp	r2, r3
 800be26:	d301      	bcc.n	800be2c <clust2sect+0x20>
 800be28:	2300      	movs	r3, #0
 800be2a:	e008      	b.n	800be3e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	895b      	ldrh	r3, [r3, #10]
 800be30:	461a      	mov	r2, r3
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	fb03 f202 	mul.w	r2, r3, r2
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be3c:	4413      	add	r3, r2
}
 800be3e:	4618      	mov	r0, r3
 800be40:	370c      	adds	r7, #12
 800be42:	46bd      	mov	sp, r7
 800be44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be48:	4770      	bx	lr

0800be4a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800be4a:	b580      	push	{r7, lr}
 800be4c:	b086      	sub	sp, #24
 800be4e:	af00      	add	r7, sp, #0
 800be50:	6078      	str	r0, [r7, #4]
 800be52:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	2b01      	cmp	r3, #1
 800be5e:	d904      	bls.n	800be6a <get_fat+0x20>
 800be60:	693b      	ldr	r3, [r7, #16]
 800be62:	695b      	ldr	r3, [r3, #20]
 800be64:	683a      	ldr	r2, [r7, #0]
 800be66:	429a      	cmp	r2, r3
 800be68:	d302      	bcc.n	800be70 <get_fat+0x26>
		val = 1;	/* Internal error */
 800be6a:	2301      	movs	r3, #1
 800be6c:	617b      	str	r3, [r7, #20]
 800be6e:	e08f      	b.n	800bf90 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800be70:	f04f 33ff 	mov.w	r3, #4294967295
 800be74:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800be76:	693b      	ldr	r3, [r7, #16]
 800be78:	781b      	ldrb	r3, [r3, #0]
 800be7a:	2b03      	cmp	r3, #3
 800be7c:	d062      	beq.n	800bf44 <get_fat+0xfa>
 800be7e:	2b03      	cmp	r3, #3
 800be80:	dc7c      	bgt.n	800bf7c <get_fat+0x132>
 800be82:	2b01      	cmp	r3, #1
 800be84:	d002      	beq.n	800be8c <get_fat+0x42>
 800be86:	2b02      	cmp	r3, #2
 800be88:	d042      	beq.n	800bf10 <get_fat+0xc6>
 800be8a:	e077      	b.n	800bf7c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	60fb      	str	r3, [r7, #12]
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	085b      	lsrs	r3, r3, #1
 800be94:	68fa      	ldr	r2, [r7, #12]
 800be96:	4413      	add	r3, r2
 800be98:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	6a1a      	ldr	r2, [r3, #32]
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	0a5b      	lsrs	r3, r3, #9
 800bea2:	4413      	add	r3, r2
 800bea4:	4619      	mov	r1, r3
 800bea6:	6938      	ldr	r0, [r7, #16]
 800bea8:	f7ff ff14 	bl	800bcd4 <move_window>
 800beac:	4603      	mov	r3, r0
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d167      	bne.n	800bf82 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	1c5a      	adds	r2, r3, #1
 800beb6:	60fa      	str	r2, [r7, #12]
 800beb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bebc:	693a      	ldr	r2, [r7, #16]
 800bebe:	4413      	add	r3, r2
 800bec0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800bec4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bec6:	693b      	ldr	r3, [r7, #16]
 800bec8:	6a1a      	ldr	r2, [r3, #32]
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	0a5b      	lsrs	r3, r3, #9
 800bece:	4413      	add	r3, r2
 800bed0:	4619      	mov	r1, r3
 800bed2:	6938      	ldr	r0, [r7, #16]
 800bed4:	f7ff fefe 	bl	800bcd4 <move_window>
 800bed8:	4603      	mov	r3, r0
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d153      	bne.n	800bf86 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bee4:	693a      	ldr	r2, [r7, #16]
 800bee6:	4413      	add	r3, r2
 800bee8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800beec:	021b      	lsls	r3, r3, #8
 800beee:	461a      	mov	r2, r3
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	4313      	orrs	r3, r2
 800bef4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	f003 0301 	and.w	r3, r3, #1
 800befc:	2b00      	cmp	r3, #0
 800befe:	d002      	beq.n	800bf06 <get_fat+0xbc>
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	091b      	lsrs	r3, r3, #4
 800bf04:	e002      	b.n	800bf0c <get_fat+0xc2>
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bf0c:	617b      	str	r3, [r7, #20]
			break;
 800bf0e:	e03f      	b.n	800bf90 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bf10:	693b      	ldr	r3, [r7, #16]
 800bf12:	6a1a      	ldr	r2, [r3, #32]
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	0a1b      	lsrs	r3, r3, #8
 800bf18:	4413      	add	r3, r2
 800bf1a:	4619      	mov	r1, r3
 800bf1c:	6938      	ldr	r0, [r7, #16]
 800bf1e:	f7ff fed9 	bl	800bcd4 <move_window>
 800bf22:	4603      	mov	r3, r0
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d130      	bne.n	800bf8a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800bf28:	693b      	ldr	r3, [r7, #16]
 800bf2a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	005b      	lsls	r3, r3, #1
 800bf32:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800bf36:	4413      	add	r3, r2
 800bf38:	4618      	mov	r0, r3
 800bf3a:	f7ff fc1b 	bl	800b774 <ld_word>
 800bf3e:	4603      	mov	r3, r0
 800bf40:	617b      	str	r3, [r7, #20]
			break;
 800bf42:	e025      	b.n	800bf90 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bf44:	693b      	ldr	r3, [r7, #16]
 800bf46:	6a1a      	ldr	r2, [r3, #32]
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	09db      	lsrs	r3, r3, #7
 800bf4c:	4413      	add	r3, r2
 800bf4e:	4619      	mov	r1, r3
 800bf50:	6938      	ldr	r0, [r7, #16]
 800bf52:	f7ff febf 	bl	800bcd4 <move_window>
 800bf56:	4603      	mov	r3, r0
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d118      	bne.n	800bf8e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bf62:	683b      	ldr	r3, [r7, #0]
 800bf64:	009b      	lsls	r3, r3, #2
 800bf66:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800bf6a:	4413      	add	r3, r2
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f7ff fc19 	bl	800b7a4 <ld_dword>
 800bf72:	4603      	mov	r3, r0
 800bf74:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800bf78:	617b      	str	r3, [r7, #20]
			break;
 800bf7a:	e009      	b.n	800bf90 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800bf7c:	2301      	movs	r3, #1
 800bf7e:	617b      	str	r3, [r7, #20]
 800bf80:	e006      	b.n	800bf90 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bf82:	bf00      	nop
 800bf84:	e004      	b.n	800bf90 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bf86:	bf00      	nop
 800bf88:	e002      	b.n	800bf90 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bf8a:	bf00      	nop
 800bf8c:	e000      	b.n	800bf90 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bf8e:	bf00      	nop
		}
	}

	return val;
 800bf90:	697b      	ldr	r3, [r7, #20]
}
 800bf92:	4618      	mov	r0, r3
 800bf94:	3718      	adds	r7, #24
 800bf96:	46bd      	mov	sp, r7
 800bf98:	bd80      	pop	{r7, pc}

0800bf9a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800bf9a:	b590      	push	{r4, r7, lr}
 800bf9c:	b089      	sub	sp, #36	; 0x24
 800bf9e:	af00      	add	r7, sp, #0
 800bfa0:	60f8      	str	r0, [r7, #12]
 800bfa2:	60b9      	str	r1, [r7, #8]
 800bfa4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800bfa6:	2302      	movs	r3, #2
 800bfa8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	2b01      	cmp	r3, #1
 800bfae:	f240 80d9 	bls.w	800c164 <put_fat+0x1ca>
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	695b      	ldr	r3, [r3, #20]
 800bfb6:	68ba      	ldr	r2, [r7, #8]
 800bfb8:	429a      	cmp	r2, r3
 800bfba:	f080 80d3 	bcs.w	800c164 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	781b      	ldrb	r3, [r3, #0]
 800bfc2:	2b03      	cmp	r3, #3
 800bfc4:	f000 8096 	beq.w	800c0f4 <put_fat+0x15a>
 800bfc8:	2b03      	cmp	r3, #3
 800bfca:	f300 80cb 	bgt.w	800c164 <put_fat+0x1ca>
 800bfce:	2b01      	cmp	r3, #1
 800bfd0:	d002      	beq.n	800bfd8 <put_fat+0x3e>
 800bfd2:	2b02      	cmp	r3, #2
 800bfd4:	d06e      	beq.n	800c0b4 <put_fat+0x11a>
 800bfd6:	e0c5      	b.n	800c164 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800bfd8:	68bb      	ldr	r3, [r7, #8]
 800bfda:	61bb      	str	r3, [r7, #24]
 800bfdc:	69bb      	ldr	r3, [r7, #24]
 800bfde:	085b      	lsrs	r3, r3, #1
 800bfe0:	69ba      	ldr	r2, [r7, #24]
 800bfe2:	4413      	add	r3, r2
 800bfe4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	6a1a      	ldr	r2, [r3, #32]
 800bfea:	69bb      	ldr	r3, [r7, #24]
 800bfec:	0a5b      	lsrs	r3, r3, #9
 800bfee:	4413      	add	r3, r2
 800bff0:	4619      	mov	r1, r3
 800bff2:	68f8      	ldr	r0, [r7, #12]
 800bff4:	f7ff fe6e 	bl	800bcd4 <move_window>
 800bff8:	4603      	mov	r3, r0
 800bffa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bffc:	7ffb      	ldrb	r3, [r7, #31]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	f040 80a9 	bne.w	800c156 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c00a:	69bb      	ldr	r3, [r7, #24]
 800c00c:	1c59      	adds	r1, r3, #1
 800c00e:	61b9      	str	r1, [r7, #24]
 800c010:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c014:	4413      	add	r3, r2
 800c016:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	f003 0301 	and.w	r3, r3, #1
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d00d      	beq.n	800c03e <put_fat+0xa4>
 800c022:	697b      	ldr	r3, [r7, #20]
 800c024:	781b      	ldrb	r3, [r3, #0]
 800c026:	b25b      	sxtb	r3, r3
 800c028:	f003 030f 	and.w	r3, r3, #15
 800c02c:	b25a      	sxtb	r2, r3
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	b2db      	uxtb	r3, r3
 800c032:	011b      	lsls	r3, r3, #4
 800c034:	b25b      	sxtb	r3, r3
 800c036:	4313      	orrs	r3, r2
 800c038:	b25b      	sxtb	r3, r3
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	e001      	b.n	800c042 <put_fat+0xa8>
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	b2db      	uxtb	r3, r3
 800c042:	697a      	ldr	r2, [r7, #20]
 800c044:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	2201      	movs	r2, #1
 800c04a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	6a1a      	ldr	r2, [r3, #32]
 800c050:	69bb      	ldr	r3, [r7, #24]
 800c052:	0a5b      	lsrs	r3, r3, #9
 800c054:	4413      	add	r3, r2
 800c056:	4619      	mov	r1, r3
 800c058:	68f8      	ldr	r0, [r7, #12]
 800c05a:	f7ff fe3b 	bl	800bcd4 <move_window>
 800c05e:	4603      	mov	r3, r0
 800c060:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c062:	7ffb      	ldrb	r3, [r7, #31]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d178      	bne.n	800c15a <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c06e:	69bb      	ldr	r3, [r7, #24]
 800c070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c074:	4413      	add	r3, r2
 800c076:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c078:	68bb      	ldr	r3, [r7, #8]
 800c07a:	f003 0301 	and.w	r3, r3, #1
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d003      	beq.n	800c08a <put_fat+0xf0>
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	091b      	lsrs	r3, r3, #4
 800c086:	b2db      	uxtb	r3, r3
 800c088:	e00e      	b.n	800c0a8 <put_fat+0x10e>
 800c08a:	697b      	ldr	r3, [r7, #20]
 800c08c:	781b      	ldrb	r3, [r3, #0]
 800c08e:	b25b      	sxtb	r3, r3
 800c090:	f023 030f 	bic.w	r3, r3, #15
 800c094:	b25a      	sxtb	r2, r3
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	0a1b      	lsrs	r3, r3, #8
 800c09a:	b25b      	sxtb	r3, r3
 800c09c:	f003 030f 	and.w	r3, r3, #15
 800c0a0:	b25b      	sxtb	r3, r3
 800c0a2:	4313      	orrs	r3, r2
 800c0a4:	b25b      	sxtb	r3, r3
 800c0a6:	b2db      	uxtb	r3, r3
 800c0a8:	697a      	ldr	r2, [r7, #20]
 800c0aa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	2201      	movs	r2, #1
 800c0b0:	70da      	strb	r2, [r3, #3]
			break;
 800c0b2:	e057      	b.n	800c164 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	6a1a      	ldr	r2, [r3, #32]
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	0a1b      	lsrs	r3, r3, #8
 800c0bc:	4413      	add	r3, r2
 800c0be:	4619      	mov	r1, r3
 800c0c0:	68f8      	ldr	r0, [r7, #12]
 800c0c2:	f7ff fe07 	bl	800bcd4 <move_window>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c0ca:	7ffb      	ldrb	r3, [r7, #31]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d146      	bne.n	800c15e <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	005b      	lsls	r3, r3, #1
 800c0da:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c0de:	4413      	add	r3, r2
 800c0e0:	687a      	ldr	r2, [r7, #4]
 800c0e2:	b292      	uxth	r2, r2
 800c0e4:	4611      	mov	r1, r2
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	f7ff fb7f 	bl	800b7ea <st_word>
			fs->wflag = 1;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2201      	movs	r2, #1
 800c0f0:	70da      	strb	r2, [r3, #3]
			break;
 800c0f2:	e037      	b.n	800c164 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	6a1a      	ldr	r2, [r3, #32]
 800c0f8:	68bb      	ldr	r3, [r7, #8]
 800c0fa:	09db      	lsrs	r3, r3, #7
 800c0fc:	4413      	add	r3, r2
 800c0fe:	4619      	mov	r1, r3
 800c100:	68f8      	ldr	r0, [r7, #12]
 800c102:	f7ff fde7 	bl	800bcd4 <move_window>
 800c106:	4603      	mov	r3, r0
 800c108:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c10a:	7ffb      	ldrb	r3, [r7, #31]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d128      	bne.n	800c162 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	009b      	lsls	r3, r3, #2
 800c120:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c124:	4413      	add	r3, r2
 800c126:	4618      	mov	r0, r3
 800c128:	f7ff fb3c 	bl	800b7a4 <ld_dword>
 800c12c:	4603      	mov	r3, r0
 800c12e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c132:	4323      	orrs	r3, r4
 800c134:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	009b      	lsls	r3, r3, #2
 800c140:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c144:	4413      	add	r3, r2
 800c146:	6879      	ldr	r1, [r7, #4]
 800c148:	4618      	mov	r0, r3
 800c14a:	f7ff fb69 	bl	800b820 <st_dword>
			fs->wflag = 1;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	2201      	movs	r2, #1
 800c152:	70da      	strb	r2, [r3, #3]
			break;
 800c154:	e006      	b.n	800c164 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c156:	bf00      	nop
 800c158:	e004      	b.n	800c164 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c15a:	bf00      	nop
 800c15c:	e002      	b.n	800c164 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c15e:	bf00      	nop
 800c160:	e000      	b.n	800c164 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c162:	bf00      	nop
		}
	}
	return res;
 800c164:	7ffb      	ldrb	r3, [r7, #31]
}
 800c166:	4618      	mov	r0, r3
 800c168:	3724      	adds	r7, #36	; 0x24
 800c16a:	46bd      	mov	sp, r7
 800c16c:	bd90      	pop	{r4, r7, pc}

0800c16e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c16e:	b580      	push	{r7, lr}
 800c170:	b088      	sub	sp, #32
 800c172:	af00      	add	r7, sp, #0
 800c174:	60f8      	str	r0, [r7, #12]
 800c176:	60b9      	str	r1, [r7, #8]
 800c178:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c17a:	2300      	movs	r3, #0
 800c17c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	2b01      	cmp	r3, #1
 800c188:	d904      	bls.n	800c194 <remove_chain+0x26>
 800c18a:	69bb      	ldr	r3, [r7, #24]
 800c18c:	695b      	ldr	r3, [r3, #20]
 800c18e:	68ba      	ldr	r2, [r7, #8]
 800c190:	429a      	cmp	r2, r3
 800c192:	d301      	bcc.n	800c198 <remove_chain+0x2a>
 800c194:	2302      	movs	r3, #2
 800c196:	e04b      	b.n	800c230 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d00c      	beq.n	800c1b8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c19e:	f04f 32ff 	mov.w	r2, #4294967295
 800c1a2:	6879      	ldr	r1, [r7, #4]
 800c1a4:	69b8      	ldr	r0, [r7, #24]
 800c1a6:	f7ff fef8 	bl	800bf9a <put_fat>
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c1ae:	7ffb      	ldrb	r3, [r7, #31]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d001      	beq.n	800c1b8 <remove_chain+0x4a>
 800c1b4:	7ffb      	ldrb	r3, [r7, #31]
 800c1b6:	e03b      	b.n	800c230 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c1b8:	68b9      	ldr	r1, [r7, #8]
 800c1ba:	68f8      	ldr	r0, [r7, #12]
 800c1bc:	f7ff fe45 	bl	800be4a <get_fat>
 800c1c0:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c1c2:	697b      	ldr	r3, [r7, #20]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d031      	beq.n	800c22c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c1c8:	697b      	ldr	r3, [r7, #20]
 800c1ca:	2b01      	cmp	r3, #1
 800c1cc:	d101      	bne.n	800c1d2 <remove_chain+0x64>
 800c1ce:	2302      	movs	r3, #2
 800c1d0:	e02e      	b.n	800c230 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1d8:	d101      	bne.n	800c1de <remove_chain+0x70>
 800c1da:	2301      	movs	r3, #1
 800c1dc:	e028      	b.n	800c230 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c1de:	2200      	movs	r2, #0
 800c1e0:	68b9      	ldr	r1, [r7, #8]
 800c1e2:	69b8      	ldr	r0, [r7, #24]
 800c1e4:	f7ff fed9 	bl	800bf9a <put_fat>
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c1ec:	7ffb      	ldrb	r3, [r7, #31]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d001      	beq.n	800c1f6 <remove_chain+0x88>
 800c1f2:	7ffb      	ldrb	r3, [r7, #31]
 800c1f4:	e01c      	b.n	800c230 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c1f6:	69bb      	ldr	r3, [r7, #24]
 800c1f8:	691a      	ldr	r2, [r3, #16]
 800c1fa:	69bb      	ldr	r3, [r7, #24]
 800c1fc:	695b      	ldr	r3, [r3, #20]
 800c1fe:	3b02      	subs	r3, #2
 800c200:	429a      	cmp	r2, r3
 800c202:	d20b      	bcs.n	800c21c <remove_chain+0xae>
			fs->free_clst++;
 800c204:	69bb      	ldr	r3, [r7, #24]
 800c206:	691b      	ldr	r3, [r3, #16]
 800c208:	1c5a      	adds	r2, r3, #1
 800c20a:	69bb      	ldr	r3, [r7, #24]
 800c20c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800c20e:	69bb      	ldr	r3, [r7, #24]
 800c210:	791b      	ldrb	r3, [r3, #4]
 800c212:	f043 0301 	orr.w	r3, r3, #1
 800c216:	b2da      	uxtb	r2, r3
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c21c:	697b      	ldr	r3, [r7, #20]
 800c21e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c220:	69bb      	ldr	r3, [r7, #24]
 800c222:	695b      	ldr	r3, [r3, #20]
 800c224:	68ba      	ldr	r2, [r7, #8]
 800c226:	429a      	cmp	r2, r3
 800c228:	d3c6      	bcc.n	800c1b8 <remove_chain+0x4a>
 800c22a:	e000      	b.n	800c22e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c22c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c22e:	2300      	movs	r3, #0
}
 800c230:	4618      	mov	r0, r3
 800c232:	3720      	adds	r7, #32
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}

0800c238 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b088      	sub	sp, #32
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
 800c240:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d10d      	bne.n	800c26a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	68db      	ldr	r3, [r3, #12]
 800c252:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c254:	69bb      	ldr	r3, [r7, #24]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d004      	beq.n	800c264 <create_chain+0x2c>
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	695b      	ldr	r3, [r3, #20]
 800c25e:	69ba      	ldr	r2, [r7, #24]
 800c260:	429a      	cmp	r2, r3
 800c262:	d31b      	bcc.n	800c29c <create_chain+0x64>
 800c264:	2301      	movs	r3, #1
 800c266:	61bb      	str	r3, [r7, #24]
 800c268:	e018      	b.n	800c29c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c26a:	6839      	ldr	r1, [r7, #0]
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f7ff fdec 	bl	800be4a <get_fat>
 800c272:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2b01      	cmp	r3, #1
 800c278:	d801      	bhi.n	800c27e <create_chain+0x46>
 800c27a:	2301      	movs	r3, #1
 800c27c:	e070      	b.n	800c360 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c284:	d101      	bne.n	800c28a <create_chain+0x52>
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	e06a      	b.n	800c360 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c28a:	693b      	ldr	r3, [r7, #16]
 800c28c:	695b      	ldr	r3, [r3, #20]
 800c28e:	68fa      	ldr	r2, [r7, #12]
 800c290:	429a      	cmp	r2, r3
 800c292:	d201      	bcs.n	800c298 <create_chain+0x60>
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	e063      	b.n	800c360 <create_chain+0x128>
		scl = clst;
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c29c:	69bb      	ldr	r3, [r7, #24]
 800c29e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c2a0:	69fb      	ldr	r3, [r7, #28]
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	695b      	ldr	r3, [r3, #20]
 800c2aa:	69fa      	ldr	r2, [r7, #28]
 800c2ac:	429a      	cmp	r2, r3
 800c2ae:	d307      	bcc.n	800c2c0 <create_chain+0x88>
				ncl = 2;
 800c2b0:	2302      	movs	r3, #2
 800c2b2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c2b4:	69fa      	ldr	r2, [r7, #28]
 800c2b6:	69bb      	ldr	r3, [r7, #24]
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d901      	bls.n	800c2c0 <create_chain+0x88>
 800c2bc:	2300      	movs	r3, #0
 800c2be:	e04f      	b.n	800c360 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c2c0:	69f9      	ldr	r1, [r7, #28]
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f7ff fdc1 	bl	800be4a <get_fat>
 800c2c8:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d00e      	beq.n	800c2ee <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	2b01      	cmp	r3, #1
 800c2d4:	d003      	beq.n	800c2de <create_chain+0xa6>
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2dc:	d101      	bne.n	800c2e2 <create_chain+0xaa>
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	e03e      	b.n	800c360 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c2e2:	69fa      	ldr	r2, [r7, #28]
 800c2e4:	69bb      	ldr	r3, [r7, #24]
 800c2e6:	429a      	cmp	r2, r3
 800c2e8:	d1da      	bne.n	800c2a0 <create_chain+0x68>
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	e038      	b.n	800c360 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c2ee:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c2f0:	f04f 32ff 	mov.w	r2, #4294967295
 800c2f4:	69f9      	ldr	r1, [r7, #28]
 800c2f6:	6938      	ldr	r0, [r7, #16]
 800c2f8:	f7ff fe4f 	bl	800bf9a <put_fat>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c300:	7dfb      	ldrb	r3, [r7, #23]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d109      	bne.n	800c31a <create_chain+0xe2>
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d006      	beq.n	800c31a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c30c:	69fa      	ldr	r2, [r7, #28]
 800c30e:	6839      	ldr	r1, [r7, #0]
 800c310:	6938      	ldr	r0, [r7, #16]
 800c312:	f7ff fe42 	bl	800bf9a <put_fat>
 800c316:	4603      	mov	r3, r0
 800c318:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c31a:	7dfb      	ldrb	r3, [r7, #23]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d116      	bne.n	800c34e <create_chain+0x116>
		fs->last_clst = ncl;
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	69fa      	ldr	r2, [r7, #28]
 800c324:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c326:	693b      	ldr	r3, [r7, #16]
 800c328:	691a      	ldr	r2, [r3, #16]
 800c32a:	693b      	ldr	r3, [r7, #16]
 800c32c:	695b      	ldr	r3, [r3, #20]
 800c32e:	3b02      	subs	r3, #2
 800c330:	429a      	cmp	r2, r3
 800c332:	d804      	bhi.n	800c33e <create_chain+0x106>
 800c334:	693b      	ldr	r3, [r7, #16]
 800c336:	691b      	ldr	r3, [r3, #16]
 800c338:	1e5a      	subs	r2, r3, #1
 800c33a:	693b      	ldr	r3, [r7, #16]
 800c33c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800c33e:	693b      	ldr	r3, [r7, #16]
 800c340:	791b      	ldrb	r3, [r3, #4]
 800c342:	f043 0301 	orr.w	r3, r3, #1
 800c346:	b2da      	uxtb	r2, r3
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	711a      	strb	r2, [r3, #4]
 800c34c:	e007      	b.n	800c35e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c34e:	7dfb      	ldrb	r3, [r7, #23]
 800c350:	2b01      	cmp	r3, #1
 800c352:	d102      	bne.n	800c35a <create_chain+0x122>
 800c354:	f04f 33ff 	mov.w	r3, #4294967295
 800c358:	e000      	b.n	800c35c <create_chain+0x124>
 800c35a:	2301      	movs	r3, #1
 800c35c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c35e:	69fb      	ldr	r3, [r7, #28]
}
 800c360:	4618      	mov	r0, r3
 800c362:	3720      	adds	r7, #32
 800c364:	46bd      	mov	sp, r7
 800c366:	bd80      	pop	{r7, pc}

0800c368 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c368:	b480      	push	{r7}
 800c36a:	b087      	sub	sp, #28
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
 800c370:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c37c:	3304      	adds	r3, #4
 800c37e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	0a5b      	lsrs	r3, r3, #9
 800c384:	68fa      	ldr	r2, [r7, #12]
 800c386:	8952      	ldrh	r2, [r2, #10]
 800c388:	fbb3 f3f2 	udiv	r3, r3, r2
 800c38c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c38e:	693b      	ldr	r3, [r7, #16]
 800c390:	1d1a      	adds	r2, r3, #4
 800c392:	613a      	str	r2, [r7, #16]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d101      	bne.n	800c3a2 <clmt_clust+0x3a>
 800c39e:	2300      	movs	r3, #0
 800c3a0:	e010      	b.n	800c3c4 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c3a2:	697a      	ldr	r2, [r7, #20]
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	429a      	cmp	r2, r3
 800c3a8:	d307      	bcc.n	800c3ba <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c3aa:	697a      	ldr	r2, [r7, #20]
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	1ad3      	subs	r3, r2, r3
 800c3b0:	617b      	str	r3, [r7, #20]
 800c3b2:	693b      	ldr	r3, [r7, #16]
 800c3b4:	3304      	adds	r3, #4
 800c3b6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c3b8:	e7e9      	b.n	800c38e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c3ba:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	681a      	ldr	r2, [r3, #0]
 800c3c0:	697b      	ldr	r3, [r7, #20]
 800c3c2:	4413      	add	r3, r2
}
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	371c      	adds	r7, #28
 800c3c8:	46bd      	mov	sp, r7
 800c3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ce:	4770      	bx	lr

0800c3d0 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b086      	sub	sp, #24
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
 800c3d8:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c3e6:	d204      	bcs.n	800c3f2 <dir_sdi+0x22>
 800c3e8:	683b      	ldr	r3, [r7, #0]
 800c3ea:	f003 031f 	and.w	r3, r3, #31
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d001      	beq.n	800c3f6 <dir_sdi+0x26>
		return FR_INT_ERR;
 800c3f2:	2302      	movs	r3, #2
 800c3f4:	e063      	b.n	800c4be <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	683a      	ldr	r2, [r7, #0]
 800c3fa:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	689b      	ldr	r3, [r3, #8]
 800c400:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c402:	697b      	ldr	r3, [r7, #20]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d106      	bne.n	800c416 <dir_sdi+0x46>
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	781b      	ldrb	r3, [r3, #0]
 800c40c:	2b02      	cmp	r3, #2
 800c40e:	d902      	bls.n	800c416 <dir_sdi+0x46>
		clst = fs->dirbase;
 800c410:	693b      	ldr	r3, [r7, #16]
 800c412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c414:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c416:	697b      	ldr	r3, [r7, #20]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d10c      	bne.n	800c436 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	095b      	lsrs	r3, r3, #5
 800c420:	693a      	ldr	r2, [r7, #16]
 800c422:	8912      	ldrh	r2, [r2, #8]
 800c424:	4293      	cmp	r3, r2
 800c426:	d301      	bcc.n	800c42c <dir_sdi+0x5c>
 800c428:	2302      	movs	r3, #2
 800c42a:	e048      	b.n	800c4be <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c42c:	693b      	ldr	r3, [r7, #16]
 800c42e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	61da      	str	r2, [r3, #28]
 800c434:	e029      	b.n	800c48a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	895b      	ldrh	r3, [r3, #10]
 800c43a:	025b      	lsls	r3, r3, #9
 800c43c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c43e:	e019      	b.n	800c474 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	6979      	ldr	r1, [r7, #20]
 800c444:	4618      	mov	r0, r3
 800c446:	f7ff fd00 	bl	800be4a <get_fat>
 800c44a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c44c:	697b      	ldr	r3, [r7, #20]
 800c44e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c452:	d101      	bne.n	800c458 <dir_sdi+0x88>
 800c454:	2301      	movs	r3, #1
 800c456:	e032      	b.n	800c4be <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c458:	697b      	ldr	r3, [r7, #20]
 800c45a:	2b01      	cmp	r3, #1
 800c45c:	d904      	bls.n	800c468 <dir_sdi+0x98>
 800c45e:	693b      	ldr	r3, [r7, #16]
 800c460:	695b      	ldr	r3, [r3, #20]
 800c462:	697a      	ldr	r2, [r7, #20]
 800c464:	429a      	cmp	r2, r3
 800c466:	d301      	bcc.n	800c46c <dir_sdi+0x9c>
 800c468:	2302      	movs	r3, #2
 800c46a:	e028      	b.n	800c4be <dir_sdi+0xee>
			ofs -= csz;
 800c46c:	683a      	ldr	r2, [r7, #0]
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	1ad3      	subs	r3, r2, r3
 800c472:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c474:	683a      	ldr	r2, [r7, #0]
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	429a      	cmp	r2, r3
 800c47a:	d2e1      	bcs.n	800c440 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c47c:	6979      	ldr	r1, [r7, #20]
 800c47e:	6938      	ldr	r0, [r7, #16]
 800c480:	f7ff fcc4 	bl	800be0c <clust2sect>
 800c484:	4602      	mov	r2, r0
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	697a      	ldr	r2, [r7, #20]
 800c48e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	69db      	ldr	r3, [r3, #28]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d101      	bne.n	800c49c <dir_sdi+0xcc>
 800c498:	2302      	movs	r3, #2
 800c49a:	e010      	b.n	800c4be <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	69da      	ldr	r2, [r3, #28]
 800c4a0:	683b      	ldr	r3, [r7, #0]
 800c4a2:	0a5b      	lsrs	r3, r3, #9
 800c4a4:	441a      	add	r2, r3
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c4b0:	683b      	ldr	r3, [r7, #0]
 800c4b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4b6:	441a      	add	r2, r3
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c4bc:	2300      	movs	r3, #0
}
 800c4be:	4618      	mov	r0, r3
 800c4c0:	3718      	adds	r7, #24
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bd80      	pop	{r7, pc}

0800c4c6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c4c6:	b580      	push	{r7, lr}
 800c4c8:	b086      	sub	sp, #24
 800c4ca:	af00      	add	r7, sp, #0
 800c4cc:	6078      	str	r0, [r7, #4]
 800c4ce:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	695b      	ldr	r3, [r3, #20]
 800c4da:	3320      	adds	r3, #32
 800c4dc:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	69db      	ldr	r3, [r3, #28]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d003      	beq.n	800c4ee <dir_next+0x28>
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c4ec:	d301      	bcc.n	800c4f2 <dir_next+0x2c>
 800c4ee:	2304      	movs	r3, #4
 800c4f0:	e0aa      	b.n	800c648 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	f040 8098 	bne.w	800c62e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	69db      	ldr	r3, [r3, #28]
 800c502:	1c5a      	adds	r2, r3, #1
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	699b      	ldr	r3, [r3, #24]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d10b      	bne.n	800c528 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	095b      	lsrs	r3, r3, #5
 800c514:	68fa      	ldr	r2, [r7, #12]
 800c516:	8912      	ldrh	r2, [r2, #8]
 800c518:	4293      	cmp	r3, r2
 800c51a:	f0c0 8088 	bcc.w	800c62e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2200      	movs	r2, #0
 800c522:	61da      	str	r2, [r3, #28]
 800c524:	2304      	movs	r3, #4
 800c526:	e08f      	b.n	800c648 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	0a5b      	lsrs	r3, r3, #9
 800c52c:	68fa      	ldr	r2, [r7, #12]
 800c52e:	8952      	ldrh	r2, [r2, #10]
 800c530:	3a01      	subs	r2, #1
 800c532:	4013      	ands	r3, r2
 800c534:	2b00      	cmp	r3, #0
 800c536:	d17a      	bne.n	800c62e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	699b      	ldr	r3, [r3, #24]
 800c53e:	4619      	mov	r1, r3
 800c540:	4610      	mov	r0, r2
 800c542:	f7ff fc82 	bl	800be4a <get_fat>
 800c546:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c548:	697b      	ldr	r3, [r7, #20]
 800c54a:	2b01      	cmp	r3, #1
 800c54c:	d801      	bhi.n	800c552 <dir_next+0x8c>
 800c54e:	2302      	movs	r3, #2
 800c550:	e07a      	b.n	800c648 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c552:	697b      	ldr	r3, [r7, #20]
 800c554:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c558:	d101      	bne.n	800c55e <dir_next+0x98>
 800c55a:	2301      	movs	r3, #1
 800c55c:	e074      	b.n	800c648 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	695b      	ldr	r3, [r3, #20]
 800c562:	697a      	ldr	r2, [r7, #20]
 800c564:	429a      	cmp	r2, r3
 800c566:	d358      	bcc.n	800c61a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d104      	bne.n	800c578 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	2200      	movs	r2, #0
 800c572:	61da      	str	r2, [r3, #28]
 800c574:	2304      	movs	r3, #4
 800c576:	e067      	b.n	800c648 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c578:	687a      	ldr	r2, [r7, #4]
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	699b      	ldr	r3, [r3, #24]
 800c57e:	4619      	mov	r1, r3
 800c580:	4610      	mov	r0, r2
 800c582:	f7ff fe59 	bl	800c238 <create_chain>
 800c586:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d101      	bne.n	800c592 <dir_next+0xcc>
 800c58e:	2307      	movs	r3, #7
 800c590:	e05a      	b.n	800c648 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c592:	697b      	ldr	r3, [r7, #20]
 800c594:	2b01      	cmp	r3, #1
 800c596:	d101      	bne.n	800c59c <dir_next+0xd6>
 800c598:	2302      	movs	r3, #2
 800c59a:	e055      	b.n	800c648 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5a2:	d101      	bne.n	800c5a8 <dir_next+0xe2>
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	e04f      	b.n	800c648 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c5a8:	68f8      	ldr	r0, [r7, #12]
 800c5aa:	f7ff fb4f 	bl	800bc4c <sync_window>
 800c5ae:	4603      	mov	r3, r0
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d001      	beq.n	800c5b8 <dir_next+0xf2>
 800c5b4:	2301      	movs	r3, #1
 800c5b6:	e047      	b.n	800c648 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	3330      	adds	r3, #48	; 0x30
 800c5bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c5c0:	2100      	movs	r1, #0
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f7ff f979 	bl	800b8ba <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	613b      	str	r3, [r7, #16]
 800c5cc:	6979      	ldr	r1, [r7, #20]
 800c5ce:	68f8      	ldr	r0, [r7, #12]
 800c5d0:	f7ff fc1c 	bl	800be0c <clust2sect>
 800c5d4:	4602      	mov	r2, r0
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	62da      	str	r2, [r3, #44]	; 0x2c
 800c5da:	e012      	b.n	800c602 <dir_next+0x13c>
						fs->wflag = 1;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	2201      	movs	r2, #1
 800c5e0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c5e2:	68f8      	ldr	r0, [r7, #12]
 800c5e4:	f7ff fb32 	bl	800bc4c <sync_window>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d001      	beq.n	800c5f2 <dir_next+0x12c>
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	e02a      	b.n	800c648 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c5f2:	693b      	ldr	r3, [r7, #16]
 800c5f4:	3301      	adds	r3, #1
 800c5f6:	613b      	str	r3, [r7, #16]
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5fc:	1c5a      	adds	r2, r3, #1
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	62da      	str	r2, [r3, #44]	; 0x2c
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	895b      	ldrh	r3, [r3, #10]
 800c606:	461a      	mov	r2, r3
 800c608:	693b      	ldr	r3, [r7, #16]
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d3e6      	bcc.n	800c5dc <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c612:	693b      	ldr	r3, [r7, #16]
 800c614:	1ad2      	subs	r2, r2, r3
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	697a      	ldr	r2, [r7, #20]
 800c61e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c620:	6979      	ldr	r1, [r7, #20]
 800c622:	68f8      	ldr	r0, [r7, #12]
 800c624:	f7ff fbf2 	bl	800be0c <clust2sect>
 800c628:	4602      	mov	r2, r0
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	68ba      	ldr	r2, [r7, #8]
 800c632:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c63a:	68bb      	ldr	r3, [r7, #8]
 800c63c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c640:	441a      	add	r2, r3
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c646:	2300      	movs	r3, #0
}
 800c648:	4618      	mov	r0, r3
 800c64a:	3718      	adds	r7, #24
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bd80      	pop	{r7, pc}

0800c650 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b086      	sub	sp, #24
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
 800c658:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c660:	2100      	movs	r1, #0
 800c662:	6878      	ldr	r0, [r7, #4]
 800c664:	f7ff feb4 	bl	800c3d0 <dir_sdi>
 800c668:	4603      	mov	r3, r0
 800c66a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c66c:	7dfb      	ldrb	r3, [r7, #23]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d12b      	bne.n	800c6ca <dir_alloc+0x7a>
		n = 0;
 800c672:	2300      	movs	r3, #0
 800c674:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	69db      	ldr	r3, [r3, #28]
 800c67a:	4619      	mov	r1, r3
 800c67c:	68f8      	ldr	r0, [r7, #12]
 800c67e:	f7ff fb29 	bl	800bcd4 <move_window>
 800c682:	4603      	mov	r3, r0
 800c684:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c686:	7dfb      	ldrb	r3, [r7, #23]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d11d      	bne.n	800c6c8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	6a1b      	ldr	r3, [r3, #32]
 800c690:	781b      	ldrb	r3, [r3, #0]
 800c692:	2be5      	cmp	r3, #229	; 0xe5
 800c694:	d004      	beq.n	800c6a0 <dir_alloc+0x50>
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6a1b      	ldr	r3, [r3, #32]
 800c69a:	781b      	ldrb	r3, [r3, #0]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d107      	bne.n	800c6b0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c6a0:	693b      	ldr	r3, [r7, #16]
 800c6a2:	3301      	adds	r3, #1
 800c6a4:	613b      	str	r3, [r7, #16]
 800c6a6:	693a      	ldr	r2, [r7, #16]
 800c6a8:	683b      	ldr	r3, [r7, #0]
 800c6aa:	429a      	cmp	r2, r3
 800c6ac:	d102      	bne.n	800c6b4 <dir_alloc+0x64>
 800c6ae:	e00c      	b.n	800c6ca <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c6b4:	2101      	movs	r1, #1
 800c6b6:	6878      	ldr	r0, [r7, #4]
 800c6b8:	f7ff ff05 	bl	800c4c6 <dir_next>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c6c0:	7dfb      	ldrb	r3, [r7, #23]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d0d7      	beq.n	800c676 <dir_alloc+0x26>
 800c6c6:	e000      	b.n	800c6ca <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c6c8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c6ca:	7dfb      	ldrb	r3, [r7, #23]
 800c6cc:	2b04      	cmp	r3, #4
 800c6ce:	d101      	bne.n	800c6d4 <dir_alloc+0x84>
 800c6d0:	2307      	movs	r3, #7
 800c6d2:	75fb      	strb	r3, [r7, #23]
	return res;
 800c6d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	3718      	adds	r7, #24
 800c6da:	46bd      	mov	sp, r7
 800c6dc:	bd80      	pop	{r7, pc}

0800c6de <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c6de:	b580      	push	{r7, lr}
 800c6e0:	b084      	sub	sp, #16
 800c6e2:	af00      	add	r7, sp, #0
 800c6e4:	6078      	str	r0, [r7, #4]
 800c6e6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	331a      	adds	r3, #26
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	f7ff f841 	bl	800b774 <ld_word>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	2b03      	cmp	r3, #3
 800c6fc:	d109      	bne.n	800c712 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c6fe:	683b      	ldr	r3, [r7, #0]
 800c700:	3314      	adds	r3, #20
 800c702:	4618      	mov	r0, r3
 800c704:	f7ff f836 	bl	800b774 <ld_word>
 800c708:	4603      	mov	r3, r0
 800c70a:	041b      	lsls	r3, r3, #16
 800c70c:	68fa      	ldr	r2, [r7, #12]
 800c70e:	4313      	orrs	r3, r2
 800c710:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c712:	68fb      	ldr	r3, [r7, #12]
}
 800c714:	4618      	mov	r0, r3
 800c716:	3710      	adds	r7, #16
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}

0800c71c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b084      	sub	sp, #16
 800c720:	af00      	add	r7, sp, #0
 800c722:	60f8      	str	r0, [r7, #12]
 800c724:	60b9      	str	r1, [r7, #8]
 800c726:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	331a      	adds	r3, #26
 800c72c:	687a      	ldr	r2, [r7, #4]
 800c72e:	b292      	uxth	r2, r2
 800c730:	4611      	mov	r1, r2
 800c732:	4618      	mov	r0, r3
 800c734:	f7ff f859 	bl	800b7ea <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	781b      	ldrb	r3, [r3, #0]
 800c73c:	2b03      	cmp	r3, #3
 800c73e:	d109      	bne.n	800c754 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	f103 0214 	add.w	r2, r3, #20
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	0c1b      	lsrs	r3, r3, #16
 800c74a:	b29b      	uxth	r3, r3
 800c74c:	4619      	mov	r1, r3
 800c74e:	4610      	mov	r0, r2
 800c750:	f7ff f84b 	bl	800b7ea <st_word>
	}
}
 800c754:	bf00      	nop
 800c756:	3710      	adds	r7, #16
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd80      	pop	{r7, pc}

0800c75c <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b086      	sub	sp, #24
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800c766:	2304      	movs	r3, #4
 800c768:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800c770:	e03c      	b.n	800c7ec <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	69db      	ldr	r3, [r3, #28]
 800c776:	4619      	mov	r1, r3
 800c778:	6938      	ldr	r0, [r7, #16]
 800c77a:	f7ff faab 	bl	800bcd4 <move_window>
 800c77e:	4603      	mov	r3, r0
 800c780:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c782:	7dfb      	ldrb	r3, [r7, #23]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d136      	bne.n	800c7f6 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	6a1b      	ldr	r3, [r3, #32]
 800c78c:	781b      	ldrb	r3, [r3, #0]
 800c78e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800c790:	7bfb      	ldrb	r3, [r7, #15]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d102      	bne.n	800c79c <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800c796:	2304      	movs	r3, #4
 800c798:	75fb      	strb	r3, [r7, #23]
 800c79a:	e031      	b.n	800c800 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	6a1b      	ldr	r3, [r3, #32]
 800c7a0:	330b      	adds	r3, #11
 800c7a2:	781b      	ldrb	r3, [r3, #0]
 800c7a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c7a8:	73bb      	strb	r3, [r7, #14]
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	7bba      	ldrb	r2, [r7, #14]
 800c7ae:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800c7b0:	7bfb      	ldrb	r3, [r7, #15]
 800c7b2:	2be5      	cmp	r3, #229	; 0xe5
 800c7b4:	d011      	beq.n	800c7da <dir_read+0x7e>
 800c7b6:	7bfb      	ldrb	r3, [r7, #15]
 800c7b8:	2b2e      	cmp	r3, #46	; 0x2e
 800c7ba:	d00e      	beq.n	800c7da <dir_read+0x7e>
 800c7bc:	7bbb      	ldrb	r3, [r7, #14]
 800c7be:	2b0f      	cmp	r3, #15
 800c7c0:	d00b      	beq.n	800c7da <dir_read+0x7e>
 800c7c2:	7bbb      	ldrb	r3, [r7, #14]
 800c7c4:	f023 0320 	bic.w	r3, r3, #32
 800c7c8:	2b08      	cmp	r3, #8
 800c7ca:	bf0c      	ite	eq
 800c7cc:	2301      	moveq	r3, #1
 800c7ce:	2300      	movne	r3, #0
 800c7d0:	b2db      	uxtb	r3, r3
 800c7d2:	461a      	mov	r2, r3
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	4293      	cmp	r3, r2
 800c7d8:	d00f      	beq.n	800c7fa <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800c7da:	2100      	movs	r1, #0
 800c7dc:	6878      	ldr	r0, [r7, #4]
 800c7de:	f7ff fe72 	bl	800c4c6 <dir_next>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c7e6:	7dfb      	ldrb	r3, [r7, #23]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d108      	bne.n	800c7fe <dir_read+0xa2>
	while (dp->sect) {
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	69db      	ldr	r3, [r3, #28]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d1be      	bne.n	800c772 <dir_read+0x16>
 800c7f4:	e004      	b.n	800c800 <dir_read+0xa4>
		if (res != FR_OK) break;
 800c7f6:	bf00      	nop
 800c7f8:	e002      	b.n	800c800 <dir_read+0xa4>
				break;
 800c7fa:	bf00      	nop
 800c7fc:	e000      	b.n	800c800 <dir_read+0xa4>
		if (res != FR_OK) break;
 800c7fe:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800c800:	7dfb      	ldrb	r3, [r7, #23]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d002      	beq.n	800c80c <dir_read+0xb0>
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	2200      	movs	r2, #0
 800c80a:	61da      	str	r2, [r3, #28]
	return res;
 800c80c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c80e:	4618      	mov	r0, r3
 800c810:	3718      	adds	r7, #24
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}

0800c816 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c816:	b580      	push	{r7, lr}
 800c818:	b086      	sub	sp, #24
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c824:	2100      	movs	r1, #0
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f7ff fdd2 	bl	800c3d0 <dir_sdi>
 800c82c:	4603      	mov	r3, r0
 800c82e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c830:	7dfb      	ldrb	r3, [r7, #23]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d001      	beq.n	800c83a <dir_find+0x24>
 800c836:	7dfb      	ldrb	r3, [r7, #23]
 800c838:	e03e      	b.n	800c8b8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	69db      	ldr	r3, [r3, #28]
 800c83e:	4619      	mov	r1, r3
 800c840:	6938      	ldr	r0, [r7, #16]
 800c842:	f7ff fa47 	bl	800bcd4 <move_window>
 800c846:	4603      	mov	r3, r0
 800c848:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c84a:	7dfb      	ldrb	r3, [r7, #23]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d12f      	bne.n	800c8b0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	6a1b      	ldr	r3, [r3, #32]
 800c854:	781b      	ldrb	r3, [r3, #0]
 800c856:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c858:	7bfb      	ldrb	r3, [r7, #15]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d102      	bne.n	800c864 <dir_find+0x4e>
 800c85e:	2304      	movs	r3, #4
 800c860:	75fb      	strb	r3, [r7, #23]
 800c862:	e028      	b.n	800c8b6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	6a1b      	ldr	r3, [r3, #32]
 800c868:	330b      	adds	r3, #11
 800c86a:	781b      	ldrb	r3, [r3, #0]
 800c86c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c870:	b2da      	uxtb	r2, r3
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6a1b      	ldr	r3, [r3, #32]
 800c87a:	330b      	adds	r3, #11
 800c87c:	781b      	ldrb	r3, [r3, #0]
 800c87e:	f003 0308 	and.w	r3, r3, #8
 800c882:	2b00      	cmp	r3, #0
 800c884:	d10a      	bne.n	800c89c <dir_find+0x86>
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	6a18      	ldr	r0, [r3, #32]
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	3324      	adds	r3, #36	; 0x24
 800c88e:	220b      	movs	r2, #11
 800c890:	4619      	mov	r1, r3
 800c892:	f7ff f82d 	bl	800b8f0 <mem_cmp>
 800c896:	4603      	mov	r3, r0
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d00b      	beq.n	800c8b4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c89c:	2100      	movs	r1, #0
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f7ff fe11 	bl	800c4c6 <dir_next>
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c8a8:	7dfb      	ldrb	r3, [r7, #23]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d0c5      	beq.n	800c83a <dir_find+0x24>
 800c8ae:	e002      	b.n	800c8b6 <dir_find+0xa0>
		if (res != FR_OK) break;
 800c8b0:	bf00      	nop
 800c8b2:	e000      	b.n	800c8b6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c8b4:	bf00      	nop

	return res;
 800c8b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3718      	adds	r7, #24
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}

0800c8c0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b084      	sub	sp, #16
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800c8ce:	2101      	movs	r1, #1
 800c8d0:	6878      	ldr	r0, [r7, #4]
 800c8d2:	f7ff febd 	bl	800c650 <dir_alloc>
 800c8d6:	4603      	mov	r3, r0
 800c8d8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c8da:	7bfb      	ldrb	r3, [r7, #15]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d11c      	bne.n	800c91a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	69db      	ldr	r3, [r3, #28]
 800c8e4:	4619      	mov	r1, r3
 800c8e6:	68b8      	ldr	r0, [r7, #8]
 800c8e8:	f7ff f9f4 	bl	800bcd4 <move_window>
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c8f0:	7bfb      	ldrb	r3, [r7, #15]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d111      	bne.n	800c91a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	6a1b      	ldr	r3, [r3, #32]
 800c8fa:	2220      	movs	r2, #32
 800c8fc:	2100      	movs	r1, #0
 800c8fe:	4618      	mov	r0, r3
 800c900:	f7fe ffdb 	bl	800b8ba <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	6a18      	ldr	r0, [r3, #32]
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	3324      	adds	r3, #36	; 0x24
 800c90c:	220b      	movs	r2, #11
 800c90e:	4619      	mov	r1, r3
 800c910:	f7fe ffb2 	bl	800b878 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	2201      	movs	r2, #1
 800c918:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c91a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c91c:	4618      	mov	r0, r3
 800c91e:	3710      	adds	r7, #16
 800c920:	46bd      	mov	sp, r7
 800c922:	bd80      	pop	{r7, pc}

0800c924 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b086      	sub	sp, #24
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
 800c92c:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	2200      	movs	r2, #0
 800c932:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	69db      	ldr	r3, [r3, #28]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d04e      	beq.n	800c9da <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800c93c:	2300      	movs	r3, #0
 800c93e:	613b      	str	r3, [r7, #16]
 800c940:	693b      	ldr	r3, [r7, #16]
 800c942:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800c944:	e021      	b.n	800c98a <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	6a1a      	ldr	r2, [r3, #32]
 800c94a:	697b      	ldr	r3, [r7, #20]
 800c94c:	1c59      	adds	r1, r3, #1
 800c94e:	6179      	str	r1, [r7, #20]
 800c950:	4413      	add	r3, r2
 800c952:	781b      	ldrb	r3, [r3, #0]
 800c954:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800c956:	7bfb      	ldrb	r3, [r7, #15]
 800c958:	2b20      	cmp	r3, #32
 800c95a:	d100      	bne.n	800c95e <get_fileinfo+0x3a>
 800c95c:	e015      	b.n	800c98a <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800c95e:	7bfb      	ldrb	r3, [r7, #15]
 800c960:	2b05      	cmp	r3, #5
 800c962:	d101      	bne.n	800c968 <get_fileinfo+0x44>
 800c964:	23e5      	movs	r3, #229	; 0xe5
 800c966:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800c968:	697b      	ldr	r3, [r7, #20]
 800c96a:	2b09      	cmp	r3, #9
 800c96c:	d106      	bne.n	800c97c <get_fileinfo+0x58>
 800c96e:	693b      	ldr	r3, [r7, #16]
 800c970:	1c5a      	adds	r2, r3, #1
 800c972:	613a      	str	r2, [r7, #16]
 800c974:	683a      	ldr	r2, [r7, #0]
 800c976:	4413      	add	r3, r2
 800c978:	222e      	movs	r2, #46	; 0x2e
 800c97a:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800c97c:	693b      	ldr	r3, [r7, #16]
 800c97e:	1c5a      	adds	r2, r3, #1
 800c980:	613a      	str	r2, [r7, #16]
 800c982:	683a      	ldr	r2, [r7, #0]
 800c984:	4413      	add	r3, r2
 800c986:	7bfa      	ldrb	r2, [r7, #15]
 800c988:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800c98a:	697b      	ldr	r3, [r7, #20]
 800c98c:	2b0a      	cmp	r3, #10
 800c98e:	d9da      	bls.n	800c946 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800c990:	683a      	ldr	r2, [r7, #0]
 800c992:	693b      	ldr	r3, [r7, #16]
 800c994:	4413      	add	r3, r2
 800c996:	3309      	adds	r3, #9
 800c998:	2200      	movs	r2, #0
 800c99a:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	6a1b      	ldr	r3, [r3, #32]
 800c9a0:	7ada      	ldrb	r2, [r3, #11]
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6a1b      	ldr	r3, [r3, #32]
 800c9aa:	331c      	adds	r3, #28
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	f7fe fef9 	bl	800b7a4 <ld_dword>
 800c9b2:	4602      	mov	r2, r0
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	6a1b      	ldr	r3, [r3, #32]
 800c9bc:	3316      	adds	r3, #22
 800c9be:	4618      	mov	r0, r3
 800c9c0:	f7fe fef0 	bl	800b7a4 <ld_dword>
 800c9c4:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800c9c6:	68bb      	ldr	r3, [r7, #8]
 800c9c8:	b29a      	uxth	r2, r3
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	80da      	strh	r2, [r3, #6]
 800c9ce:	68bb      	ldr	r3, [r7, #8]
 800c9d0:	0c1b      	lsrs	r3, r3, #16
 800c9d2:	b29a      	uxth	r2, r3
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	809a      	strh	r2, [r3, #4]
 800c9d8:	e000      	b.n	800c9dc <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800c9da:	bf00      	nop
}
 800c9dc:	3718      	adds	r7, #24
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	bd80      	pop	{r7, pc}
	...

0800c9e4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b088      	sub	sp, #32
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
 800c9ec:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800c9ee:	683b      	ldr	r3, [r7, #0]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	60fb      	str	r3, [r7, #12]
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	3324      	adds	r3, #36	; 0x24
 800c9f8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800c9fa:	220b      	movs	r2, #11
 800c9fc:	2120      	movs	r1, #32
 800c9fe:	68b8      	ldr	r0, [r7, #8]
 800ca00:	f7fe ff5b 	bl	800b8ba <mem_set>
	si = i = 0; ni = 8;
 800ca04:	2300      	movs	r3, #0
 800ca06:	613b      	str	r3, [r7, #16]
 800ca08:	693b      	ldr	r3, [r7, #16]
 800ca0a:	61fb      	str	r3, [r7, #28]
 800ca0c:	2308      	movs	r3, #8
 800ca0e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800ca10:	69fb      	ldr	r3, [r7, #28]
 800ca12:	1c5a      	adds	r2, r3, #1
 800ca14:	61fa      	str	r2, [r7, #28]
 800ca16:	68fa      	ldr	r2, [r7, #12]
 800ca18:	4413      	add	r3, r2
 800ca1a:	781b      	ldrb	r3, [r3, #0]
 800ca1c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800ca1e:	7efb      	ldrb	r3, [r7, #27]
 800ca20:	2b20      	cmp	r3, #32
 800ca22:	d94e      	bls.n	800cac2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800ca24:	7efb      	ldrb	r3, [r7, #27]
 800ca26:	2b2f      	cmp	r3, #47	; 0x2f
 800ca28:	d006      	beq.n	800ca38 <create_name+0x54>
 800ca2a:	7efb      	ldrb	r3, [r7, #27]
 800ca2c:	2b5c      	cmp	r3, #92	; 0x5c
 800ca2e:	d110      	bne.n	800ca52 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800ca30:	e002      	b.n	800ca38 <create_name+0x54>
 800ca32:	69fb      	ldr	r3, [r7, #28]
 800ca34:	3301      	adds	r3, #1
 800ca36:	61fb      	str	r3, [r7, #28]
 800ca38:	68fa      	ldr	r2, [r7, #12]
 800ca3a:	69fb      	ldr	r3, [r7, #28]
 800ca3c:	4413      	add	r3, r2
 800ca3e:	781b      	ldrb	r3, [r3, #0]
 800ca40:	2b2f      	cmp	r3, #47	; 0x2f
 800ca42:	d0f6      	beq.n	800ca32 <create_name+0x4e>
 800ca44:	68fa      	ldr	r2, [r7, #12]
 800ca46:	69fb      	ldr	r3, [r7, #28]
 800ca48:	4413      	add	r3, r2
 800ca4a:	781b      	ldrb	r3, [r3, #0]
 800ca4c:	2b5c      	cmp	r3, #92	; 0x5c
 800ca4e:	d0f0      	beq.n	800ca32 <create_name+0x4e>
			break;
 800ca50:	e038      	b.n	800cac4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800ca52:	7efb      	ldrb	r3, [r7, #27]
 800ca54:	2b2e      	cmp	r3, #46	; 0x2e
 800ca56:	d003      	beq.n	800ca60 <create_name+0x7c>
 800ca58:	693a      	ldr	r2, [r7, #16]
 800ca5a:	697b      	ldr	r3, [r7, #20]
 800ca5c:	429a      	cmp	r2, r3
 800ca5e:	d30c      	bcc.n	800ca7a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	2b0b      	cmp	r3, #11
 800ca64:	d002      	beq.n	800ca6c <create_name+0x88>
 800ca66:	7efb      	ldrb	r3, [r7, #27]
 800ca68:	2b2e      	cmp	r3, #46	; 0x2e
 800ca6a:	d001      	beq.n	800ca70 <create_name+0x8c>
 800ca6c:	2306      	movs	r3, #6
 800ca6e:	e044      	b.n	800cafa <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800ca70:	2308      	movs	r3, #8
 800ca72:	613b      	str	r3, [r7, #16]
 800ca74:	230b      	movs	r3, #11
 800ca76:	617b      	str	r3, [r7, #20]
			continue;
 800ca78:	e022      	b.n	800cac0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800ca7a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	da04      	bge.n	800ca8c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800ca82:	7efb      	ldrb	r3, [r7, #27]
 800ca84:	3b80      	subs	r3, #128	; 0x80
 800ca86:	4a1f      	ldr	r2, [pc, #124]	; (800cb04 <create_name+0x120>)
 800ca88:	5cd3      	ldrb	r3, [r2, r3]
 800ca8a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800ca8c:	7efb      	ldrb	r3, [r7, #27]
 800ca8e:	4619      	mov	r1, r3
 800ca90:	481d      	ldr	r0, [pc, #116]	; (800cb08 <create_name+0x124>)
 800ca92:	f7fe ff54 	bl	800b93e <chk_chr>
 800ca96:	4603      	mov	r3, r0
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d001      	beq.n	800caa0 <create_name+0xbc>
 800ca9c:	2306      	movs	r3, #6
 800ca9e:	e02c      	b.n	800cafa <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800caa0:	7efb      	ldrb	r3, [r7, #27]
 800caa2:	2b60      	cmp	r3, #96	; 0x60
 800caa4:	d905      	bls.n	800cab2 <create_name+0xce>
 800caa6:	7efb      	ldrb	r3, [r7, #27]
 800caa8:	2b7a      	cmp	r3, #122	; 0x7a
 800caaa:	d802      	bhi.n	800cab2 <create_name+0xce>
 800caac:	7efb      	ldrb	r3, [r7, #27]
 800caae:	3b20      	subs	r3, #32
 800cab0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800cab2:	693b      	ldr	r3, [r7, #16]
 800cab4:	1c5a      	adds	r2, r3, #1
 800cab6:	613a      	str	r2, [r7, #16]
 800cab8:	68ba      	ldr	r2, [r7, #8]
 800caba:	4413      	add	r3, r2
 800cabc:	7efa      	ldrb	r2, [r7, #27]
 800cabe:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800cac0:	e7a6      	b.n	800ca10 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cac2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800cac4:	68fa      	ldr	r2, [r7, #12]
 800cac6:	69fb      	ldr	r3, [r7, #28]
 800cac8:	441a      	add	r2, r3
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800cace:	693b      	ldr	r3, [r7, #16]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d101      	bne.n	800cad8 <create_name+0xf4>
 800cad4:	2306      	movs	r3, #6
 800cad6:	e010      	b.n	800cafa <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	781b      	ldrb	r3, [r3, #0]
 800cadc:	2be5      	cmp	r3, #229	; 0xe5
 800cade:	d102      	bne.n	800cae6 <create_name+0x102>
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	2205      	movs	r2, #5
 800cae4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cae6:	7efb      	ldrb	r3, [r7, #27]
 800cae8:	2b20      	cmp	r3, #32
 800caea:	d801      	bhi.n	800caf0 <create_name+0x10c>
 800caec:	2204      	movs	r2, #4
 800caee:	e000      	b.n	800caf2 <create_name+0x10e>
 800caf0:	2200      	movs	r2, #0
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	330b      	adds	r3, #11
 800caf6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800caf8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3720      	adds	r7, #32
 800cafe:	46bd      	mov	sp, r7
 800cb00:	bd80      	pop	{r7, pc}
 800cb02:	bf00      	nop
 800cb04:	08014150 	.word	0x08014150
 800cb08:	08011160 	.word	0x08011160

0800cb0c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b086      	sub	sp, #24
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800cb1a:	693b      	ldr	r3, [r7, #16]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800cb20:	e002      	b.n	800cb28 <follow_path+0x1c>
 800cb22:	683b      	ldr	r3, [r7, #0]
 800cb24:	3301      	adds	r3, #1
 800cb26:	603b      	str	r3, [r7, #0]
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	781b      	ldrb	r3, [r3, #0]
 800cb2c:	2b2f      	cmp	r3, #47	; 0x2f
 800cb2e:	d0f8      	beq.n	800cb22 <follow_path+0x16>
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	781b      	ldrb	r3, [r3, #0]
 800cb34:	2b5c      	cmp	r3, #92	; 0x5c
 800cb36:	d0f4      	beq.n	800cb22 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800cb38:	693b      	ldr	r3, [r7, #16]
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	781b      	ldrb	r3, [r3, #0]
 800cb42:	2b1f      	cmp	r3, #31
 800cb44:	d80a      	bhi.n	800cb5c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	2280      	movs	r2, #128	; 0x80
 800cb4a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800cb4e:	2100      	movs	r1, #0
 800cb50:	6878      	ldr	r0, [r7, #4]
 800cb52:	f7ff fc3d 	bl	800c3d0 <dir_sdi>
 800cb56:	4603      	mov	r3, r0
 800cb58:	75fb      	strb	r3, [r7, #23]
 800cb5a:	e043      	b.n	800cbe4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800cb5c:	463b      	mov	r3, r7
 800cb5e:	4619      	mov	r1, r3
 800cb60:	6878      	ldr	r0, [r7, #4]
 800cb62:	f7ff ff3f 	bl	800c9e4 <create_name>
 800cb66:	4603      	mov	r3, r0
 800cb68:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cb6a:	7dfb      	ldrb	r3, [r7, #23]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d134      	bne.n	800cbda <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800cb70:	6878      	ldr	r0, [r7, #4]
 800cb72:	f7ff fe50 	bl	800c816 <dir_find>
 800cb76:	4603      	mov	r3, r0
 800cb78:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cb80:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800cb82:	7dfb      	ldrb	r3, [r7, #23]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d00a      	beq.n	800cb9e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800cb88:	7dfb      	ldrb	r3, [r7, #23]
 800cb8a:	2b04      	cmp	r3, #4
 800cb8c:	d127      	bne.n	800cbde <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800cb8e:	7afb      	ldrb	r3, [r7, #11]
 800cb90:	f003 0304 	and.w	r3, r3, #4
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d122      	bne.n	800cbde <follow_path+0xd2>
 800cb98:	2305      	movs	r3, #5
 800cb9a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800cb9c:	e01f      	b.n	800cbde <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cb9e:	7afb      	ldrb	r3, [r7, #11]
 800cba0:	f003 0304 	and.w	r3, r3, #4
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d11c      	bne.n	800cbe2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800cba8:	693b      	ldr	r3, [r7, #16]
 800cbaa:	799b      	ldrb	r3, [r3, #6]
 800cbac:	f003 0310 	and.w	r3, r3, #16
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d102      	bne.n	800cbba <follow_path+0xae>
				res = FR_NO_PATH; break;
 800cbb4:	2305      	movs	r3, #5
 800cbb6:	75fb      	strb	r3, [r7, #23]
 800cbb8:	e014      	b.n	800cbe4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	695b      	ldr	r3, [r3, #20]
 800cbc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbc8:	4413      	add	r3, r2
 800cbca:	4619      	mov	r1, r3
 800cbcc:	68f8      	ldr	r0, [r7, #12]
 800cbce:	f7ff fd86 	bl	800c6de <ld_clust>
 800cbd2:	4602      	mov	r2, r0
 800cbd4:	693b      	ldr	r3, [r7, #16]
 800cbd6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800cbd8:	e7c0      	b.n	800cb5c <follow_path+0x50>
			if (res != FR_OK) break;
 800cbda:	bf00      	nop
 800cbdc:	e002      	b.n	800cbe4 <follow_path+0xd8>
				break;
 800cbde:	bf00      	nop
 800cbe0:	e000      	b.n	800cbe4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cbe2:	bf00      	nop
			}
		}
	}

	return res;
 800cbe4:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	3718      	adds	r7, #24
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}

0800cbee <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800cbee:	b480      	push	{r7}
 800cbf0:	b087      	sub	sp, #28
 800cbf2:	af00      	add	r7, sp, #0
 800cbf4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800cbf6:	f04f 33ff 	mov.w	r3, #4294967295
 800cbfa:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d031      	beq.n	800cc68 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	617b      	str	r3, [r7, #20]
 800cc0a:	e002      	b.n	800cc12 <get_ldnumber+0x24>
 800cc0c:	697b      	ldr	r3, [r7, #20]
 800cc0e:	3301      	adds	r3, #1
 800cc10:	617b      	str	r3, [r7, #20]
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	781b      	ldrb	r3, [r3, #0]
 800cc16:	2b20      	cmp	r3, #32
 800cc18:	d903      	bls.n	800cc22 <get_ldnumber+0x34>
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	781b      	ldrb	r3, [r3, #0]
 800cc1e:	2b3a      	cmp	r3, #58	; 0x3a
 800cc20:	d1f4      	bne.n	800cc0c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800cc22:	697b      	ldr	r3, [r7, #20]
 800cc24:	781b      	ldrb	r3, [r3, #0]
 800cc26:	2b3a      	cmp	r3, #58	; 0x3a
 800cc28:	d11c      	bne.n	800cc64 <get_ldnumber+0x76>
			tp = *path;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	1c5a      	adds	r2, r3, #1
 800cc34:	60fa      	str	r2, [r7, #12]
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	3b30      	subs	r3, #48	; 0x30
 800cc3a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	2b09      	cmp	r3, #9
 800cc40:	d80e      	bhi.n	800cc60 <get_ldnumber+0x72>
 800cc42:	68fa      	ldr	r2, [r7, #12]
 800cc44:	697b      	ldr	r3, [r7, #20]
 800cc46:	429a      	cmp	r2, r3
 800cc48:	d10a      	bne.n	800cc60 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800cc4a:	68bb      	ldr	r3, [r7, #8]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d107      	bne.n	800cc60 <get_ldnumber+0x72>
					vol = (int)i;
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800cc54:	697b      	ldr	r3, [r7, #20]
 800cc56:	3301      	adds	r3, #1
 800cc58:	617b      	str	r3, [r7, #20]
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	697a      	ldr	r2, [r7, #20]
 800cc5e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800cc60:	693b      	ldr	r3, [r7, #16]
 800cc62:	e002      	b.n	800cc6a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800cc64:	2300      	movs	r3, #0
 800cc66:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800cc68:	693b      	ldr	r3, [r7, #16]
}
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	371c      	adds	r7, #28
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc74:	4770      	bx	lr
	...

0800cc78 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b082      	sub	sp, #8
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
 800cc80:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	2200      	movs	r2, #0
 800cc86:	70da      	strb	r2, [r3, #3]
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	f04f 32ff 	mov.w	r2, #4294967295
 800cc8e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800cc90:	6839      	ldr	r1, [r7, #0]
 800cc92:	6878      	ldr	r0, [r7, #4]
 800cc94:	f7ff f81e 	bl	800bcd4 <move_window>
 800cc98:	4603      	mov	r3, r0
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d001      	beq.n	800cca2 <check_fs+0x2a>
 800cc9e:	2304      	movs	r3, #4
 800cca0:	e038      	b.n	800cd14 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	3330      	adds	r3, #48	; 0x30
 800cca6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ccaa:	4618      	mov	r0, r3
 800ccac:	f7fe fd62 	bl	800b774 <ld_word>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	461a      	mov	r2, r3
 800ccb4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ccb8:	429a      	cmp	r2, r3
 800ccba:	d001      	beq.n	800ccc0 <check_fs+0x48>
 800ccbc:	2303      	movs	r3, #3
 800ccbe:	e029      	b.n	800cd14 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ccc6:	2be9      	cmp	r3, #233	; 0xe9
 800ccc8:	d009      	beq.n	800ccde <check_fs+0x66>
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ccd0:	2beb      	cmp	r3, #235	; 0xeb
 800ccd2:	d11e      	bne.n	800cd12 <check_fs+0x9a>
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800ccda:	2b90      	cmp	r3, #144	; 0x90
 800ccdc:	d119      	bne.n	800cd12 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	3330      	adds	r3, #48	; 0x30
 800cce2:	3336      	adds	r3, #54	; 0x36
 800cce4:	4618      	mov	r0, r3
 800cce6:	f7fe fd5d 	bl	800b7a4 <ld_dword>
 800ccea:	4603      	mov	r3, r0
 800ccec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ccf0:	4a0a      	ldr	r2, [pc, #40]	; (800cd1c <check_fs+0xa4>)
 800ccf2:	4293      	cmp	r3, r2
 800ccf4:	d101      	bne.n	800ccfa <check_fs+0x82>
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	e00c      	b.n	800cd14 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	3330      	adds	r3, #48	; 0x30
 800ccfe:	3352      	adds	r3, #82	; 0x52
 800cd00:	4618      	mov	r0, r3
 800cd02:	f7fe fd4f 	bl	800b7a4 <ld_dword>
 800cd06:	4603      	mov	r3, r0
 800cd08:	4a05      	ldr	r2, [pc, #20]	; (800cd20 <check_fs+0xa8>)
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	d101      	bne.n	800cd12 <check_fs+0x9a>
 800cd0e:	2300      	movs	r3, #0
 800cd10:	e000      	b.n	800cd14 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800cd12:	2302      	movs	r3, #2
}
 800cd14:	4618      	mov	r0, r3
 800cd16:	3708      	adds	r7, #8
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	bd80      	pop	{r7, pc}
 800cd1c:	00544146 	.word	0x00544146
 800cd20:	33544146 	.word	0x33544146

0800cd24 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b096      	sub	sp, #88	; 0x58
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	60f8      	str	r0, [r7, #12]
 800cd2c:	60b9      	str	r1, [r7, #8]
 800cd2e:	4613      	mov	r3, r2
 800cd30:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800cd32:	68bb      	ldr	r3, [r7, #8]
 800cd34:	2200      	movs	r2, #0
 800cd36:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800cd38:	68f8      	ldr	r0, [r7, #12]
 800cd3a:	f7ff ff58 	bl	800cbee <get_ldnumber>
 800cd3e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800cd40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	da01      	bge.n	800cd4a <find_volume+0x26>
 800cd46:	230b      	movs	r3, #11
 800cd48:	e22d      	b.n	800d1a6 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800cd4a:	4aa1      	ldr	r2, [pc, #644]	; (800cfd0 <find_volume+0x2ac>)
 800cd4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd52:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800cd54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d101      	bne.n	800cd5e <find_volume+0x3a>
 800cd5a:	230c      	movs	r3, #12
 800cd5c:	e223      	b.n	800d1a6 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800cd5e:	68bb      	ldr	r3, [r7, #8]
 800cd60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cd62:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800cd64:	79fb      	ldrb	r3, [r7, #7]
 800cd66:	f023 0301 	bic.w	r3, r3, #1
 800cd6a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800cd6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d01a      	beq.n	800cdaa <find_volume+0x86>
		stat = disk_status(fs->drv);
 800cd74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd76:	785b      	ldrb	r3, [r3, #1]
 800cd78:	4618      	mov	r0, r3
 800cd7a:	f7fe fc5d 	bl	800b638 <disk_status>
 800cd7e:	4603      	mov	r3, r0
 800cd80:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800cd84:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cd88:	f003 0301 	and.w	r3, r3, #1
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d10c      	bne.n	800cdaa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800cd90:	79fb      	ldrb	r3, [r7, #7]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d007      	beq.n	800cda6 <find_volume+0x82>
 800cd96:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cd9a:	f003 0304 	and.w	r3, r3, #4
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d001      	beq.n	800cda6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800cda2:	230a      	movs	r3, #10
 800cda4:	e1ff      	b.n	800d1a6 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800cda6:	2300      	movs	r3, #0
 800cda8:	e1fd      	b.n	800d1a6 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800cdaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdac:	2200      	movs	r2, #0
 800cdae:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800cdb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cdb2:	b2da      	uxtb	r2, r3
 800cdb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdb6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800cdb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdba:	785b      	ldrb	r3, [r3, #1]
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	f7fe fc55 	bl	800b66c <disk_initialize>
 800cdc2:	4603      	mov	r3, r0
 800cdc4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800cdc8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cdcc:	f003 0301 	and.w	r3, r3, #1
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d001      	beq.n	800cdd8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800cdd4:	2303      	movs	r3, #3
 800cdd6:	e1e6      	b.n	800d1a6 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800cdd8:	79fb      	ldrb	r3, [r7, #7]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d007      	beq.n	800cdee <find_volume+0xca>
 800cdde:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800cde2:	f003 0304 	and.w	r3, r3, #4
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d001      	beq.n	800cdee <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800cdea:	230a      	movs	r3, #10
 800cdec:	e1db      	b.n	800d1a6 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800cdee:	2300      	movs	r3, #0
 800cdf0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800cdf2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cdf4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cdf6:	f7ff ff3f 	bl	800cc78 <check_fs>
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ce00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ce04:	2b02      	cmp	r3, #2
 800ce06:	d149      	bne.n	800ce9c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ce08:	2300      	movs	r3, #0
 800ce0a:	643b      	str	r3, [r7, #64]	; 0x40
 800ce0c:	e01e      	b.n	800ce4c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ce0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce10:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ce14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce16:	011b      	lsls	r3, r3, #4
 800ce18:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800ce1c:	4413      	add	r3, r2
 800ce1e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800ce20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce22:	3304      	adds	r3, #4
 800ce24:	781b      	ldrb	r3, [r3, #0]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d006      	beq.n	800ce38 <find_volume+0x114>
 800ce2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce2c:	3308      	adds	r3, #8
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f7fe fcb8 	bl	800b7a4 <ld_dword>
 800ce34:	4602      	mov	r2, r0
 800ce36:	e000      	b.n	800ce3a <find_volume+0x116>
 800ce38:	2200      	movs	r2, #0
 800ce3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce3c:	009b      	lsls	r3, r3, #2
 800ce3e:	3358      	adds	r3, #88	; 0x58
 800ce40:	443b      	add	r3, r7
 800ce42:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ce46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce48:	3301      	adds	r3, #1
 800ce4a:	643b      	str	r3, [r7, #64]	; 0x40
 800ce4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce4e:	2b03      	cmp	r3, #3
 800ce50:	d9dd      	bls.n	800ce0e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ce52:	2300      	movs	r3, #0
 800ce54:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800ce56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d002      	beq.n	800ce62 <find_volume+0x13e>
 800ce5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce5e:	3b01      	subs	r3, #1
 800ce60:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800ce62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce64:	009b      	lsls	r3, r3, #2
 800ce66:	3358      	adds	r3, #88	; 0x58
 800ce68:	443b      	add	r3, r7
 800ce6a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ce6e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800ce70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d005      	beq.n	800ce82 <find_volume+0x15e>
 800ce76:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ce78:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ce7a:	f7ff fefd 	bl	800cc78 <check_fs>
 800ce7e:	4603      	mov	r3, r0
 800ce80:	e000      	b.n	800ce84 <find_volume+0x160>
 800ce82:	2303      	movs	r3, #3
 800ce84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800ce88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ce8c:	2b01      	cmp	r3, #1
 800ce8e:	d905      	bls.n	800ce9c <find_volume+0x178>
 800ce90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce92:	3301      	adds	r3, #1
 800ce94:	643b      	str	r3, [r7, #64]	; 0x40
 800ce96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce98:	2b03      	cmp	r3, #3
 800ce9a:	d9e2      	bls.n	800ce62 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800ce9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cea0:	2b04      	cmp	r3, #4
 800cea2:	d101      	bne.n	800cea8 <find_volume+0x184>
 800cea4:	2301      	movs	r3, #1
 800cea6:	e17e      	b.n	800d1a6 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800cea8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ceac:	2b01      	cmp	r3, #1
 800ceae:	d901      	bls.n	800ceb4 <find_volume+0x190>
 800ceb0:	230d      	movs	r3, #13
 800ceb2:	e178      	b.n	800d1a6 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ceb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceb6:	3330      	adds	r3, #48	; 0x30
 800ceb8:	330b      	adds	r3, #11
 800ceba:	4618      	mov	r0, r3
 800cebc:	f7fe fc5a 	bl	800b774 <ld_word>
 800cec0:	4603      	mov	r3, r0
 800cec2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cec6:	d001      	beq.n	800cecc <find_volume+0x1a8>
 800cec8:	230d      	movs	r3, #13
 800ceca:	e16c      	b.n	800d1a6 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800cecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cece:	3330      	adds	r3, #48	; 0x30
 800ced0:	3316      	adds	r3, #22
 800ced2:	4618      	mov	r0, r3
 800ced4:	f7fe fc4e 	bl	800b774 <ld_word>
 800ced8:	4603      	mov	r3, r0
 800ceda:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800cedc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d106      	bne.n	800cef0 <find_volume+0x1cc>
 800cee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cee4:	3330      	adds	r3, #48	; 0x30
 800cee6:	3324      	adds	r3, #36	; 0x24
 800cee8:	4618      	mov	r0, r3
 800ceea:	f7fe fc5b 	bl	800b7a4 <ld_dword>
 800ceee:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800cef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cef2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cef4:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800cef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cef8:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800cefc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cefe:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800cf00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf02:	789b      	ldrb	r3, [r3, #2]
 800cf04:	2b01      	cmp	r3, #1
 800cf06:	d005      	beq.n	800cf14 <find_volume+0x1f0>
 800cf08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf0a:	789b      	ldrb	r3, [r3, #2]
 800cf0c:	2b02      	cmp	r3, #2
 800cf0e:	d001      	beq.n	800cf14 <find_volume+0x1f0>
 800cf10:	230d      	movs	r3, #13
 800cf12:	e148      	b.n	800d1a6 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800cf14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf16:	789b      	ldrb	r3, [r3, #2]
 800cf18:	461a      	mov	r2, r3
 800cf1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf1c:	fb02 f303 	mul.w	r3, r2, r3
 800cf20:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800cf22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf28:	b29a      	uxth	r2, r3
 800cf2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf2c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800cf2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf30:	895b      	ldrh	r3, [r3, #10]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d008      	beq.n	800cf48 <find_volume+0x224>
 800cf36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf38:	895b      	ldrh	r3, [r3, #10]
 800cf3a:	461a      	mov	r2, r3
 800cf3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf3e:	895b      	ldrh	r3, [r3, #10]
 800cf40:	3b01      	subs	r3, #1
 800cf42:	4013      	ands	r3, r2
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d001      	beq.n	800cf4c <find_volume+0x228>
 800cf48:	230d      	movs	r3, #13
 800cf4a:	e12c      	b.n	800d1a6 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800cf4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf4e:	3330      	adds	r3, #48	; 0x30
 800cf50:	3311      	adds	r3, #17
 800cf52:	4618      	mov	r0, r3
 800cf54:	f7fe fc0e 	bl	800b774 <ld_word>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	461a      	mov	r2, r3
 800cf5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf5e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800cf60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf62:	891b      	ldrh	r3, [r3, #8]
 800cf64:	f003 030f 	and.w	r3, r3, #15
 800cf68:	b29b      	uxth	r3, r3
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d001      	beq.n	800cf72 <find_volume+0x24e>
 800cf6e:	230d      	movs	r3, #13
 800cf70:	e119      	b.n	800d1a6 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800cf72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf74:	3330      	adds	r3, #48	; 0x30
 800cf76:	3313      	adds	r3, #19
 800cf78:	4618      	mov	r0, r3
 800cf7a:	f7fe fbfb 	bl	800b774 <ld_word>
 800cf7e:	4603      	mov	r3, r0
 800cf80:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800cf82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d106      	bne.n	800cf96 <find_volume+0x272>
 800cf88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf8a:	3330      	adds	r3, #48	; 0x30
 800cf8c:	3320      	adds	r3, #32
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f7fe fc08 	bl	800b7a4 <ld_dword>
 800cf94:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800cf96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf98:	3330      	adds	r3, #48	; 0x30
 800cf9a:	330e      	adds	r3, #14
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	f7fe fbe9 	bl	800b774 <ld_word>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800cfa6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d101      	bne.n	800cfb0 <find_volume+0x28c>
 800cfac:	230d      	movs	r3, #13
 800cfae:	e0fa      	b.n	800d1a6 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800cfb0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800cfb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cfb4:	4413      	add	r3, r2
 800cfb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cfb8:	8912      	ldrh	r2, [r2, #8]
 800cfba:	0912      	lsrs	r2, r2, #4
 800cfbc:	b292      	uxth	r2, r2
 800cfbe:	4413      	add	r3, r2
 800cfc0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800cfc2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cfc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfc6:	429a      	cmp	r2, r3
 800cfc8:	d204      	bcs.n	800cfd4 <find_volume+0x2b0>
 800cfca:	230d      	movs	r3, #13
 800cfcc:	e0eb      	b.n	800d1a6 <find_volume+0x482>
 800cfce:	bf00      	nop
 800cfd0:	20001034 	.word	0x20001034
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800cfd4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cfd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfd8:	1ad3      	subs	r3, r2, r3
 800cfda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cfdc:	8952      	ldrh	r2, [r2, #10]
 800cfde:	fbb3 f3f2 	udiv	r3, r3, r2
 800cfe2:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800cfe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d101      	bne.n	800cfee <find_volume+0x2ca>
 800cfea:	230d      	movs	r3, #13
 800cfec:	e0db      	b.n	800d1a6 <find_volume+0x482>
		fmt = FS_FAT32;
 800cfee:	2303      	movs	r3, #3
 800cff0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800cff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cff6:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800cffa:	4293      	cmp	r3, r2
 800cffc:	d802      	bhi.n	800d004 <find_volume+0x2e0>
 800cffe:	2302      	movs	r3, #2
 800d000:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d006:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d802      	bhi.n	800d014 <find_volume+0x2f0>
 800d00e:	2301      	movs	r3, #1
 800d010:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d016:	1c9a      	adds	r2, r3, #2
 800d018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d01a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800d01c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d01e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d020:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d022:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d024:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d026:	441a      	add	r2, r3
 800d028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d02a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800d02c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d02e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d030:	441a      	add	r2, r3
 800d032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d034:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800d036:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d03a:	2b03      	cmp	r3, #3
 800d03c:	d11e      	bne.n	800d07c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d03e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d040:	3330      	adds	r3, #48	; 0x30
 800d042:	332a      	adds	r3, #42	; 0x2a
 800d044:	4618      	mov	r0, r3
 800d046:	f7fe fb95 	bl	800b774 <ld_word>
 800d04a:	4603      	mov	r3, r0
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d001      	beq.n	800d054 <find_volume+0x330>
 800d050:	230d      	movs	r3, #13
 800d052:	e0a8      	b.n	800d1a6 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d056:	891b      	ldrh	r3, [r3, #8]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d001      	beq.n	800d060 <find_volume+0x33c>
 800d05c:	230d      	movs	r3, #13
 800d05e:	e0a2      	b.n	800d1a6 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d062:	3330      	adds	r3, #48	; 0x30
 800d064:	332c      	adds	r3, #44	; 0x2c
 800d066:	4618      	mov	r0, r3
 800d068:	f7fe fb9c 	bl	800b7a4 <ld_dword>
 800d06c:	4602      	mov	r2, r0
 800d06e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d070:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d074:	695b      	ldr	r3, [r3, #20]
 800d076:	009b      	lsls	r3, r3, #2
 800d078:	647b      	str	r3, [r7, #68]	; 0x44
 800d07a:	e01f      	b.n	800d0bc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d07c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d07e:	891b      	ldrh	r3, [r3, #8]
 800d080:	2b00      	cmp	r3, #0
 800d082:	d101      	bne.n	800d088 <find_volume+0x364>
 800d084:	230d      	movs	r3, #13
 800d086:	e08e      	b.n	800d1a6 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d08a:	6a1a      	ldr	r2, [r3, #32]
 800d08c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d08e:	441a      	add	r2, r3
 800d090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d092:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d094:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d098:	2b02      	cmp	r3, #2
 800d09a:	d103      	bne.n	800d0a4 <find_volume+0x380>
 800d09c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d09e:	695b      	ldr	r3, [r3, #20]
 800d0a0:	005b      	lsls	r3, r3, #1
 800d0a2:	e00a      	b.n	800d0ba <find_volume+0x396>
 800d0a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0a6:	695a      	ldr	r2, [r3, #20]
 800d0a8:	4613      	mov	r3, r2
 800d0aa:	005b      	lsls	r3, r3, #1
 800d0ac:	4413      	add	r3, r2
 800d0ae:	085a      	lsrs	r2, r3, #1
 800d0b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0b2:	695b      	ldr	r3, [r3, #20]
 800d0b4:	f003 0301 	and.w	r3, r3, #1
 800d0b8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d0ba:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0be:	699a      	ldr	r2, [r3, #24]
 800d0c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d0c2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800d0c6:	0a5b      	lsrs	r3, r3, #9
 800d0c8:	429a      	cmp	r2, r3
 800d0ca:	d201      	bcs.n	800d0d0 <find_volume+0x3ac>
 800d0cc:	230d      	movs	r3, #13
 800d0ce:	e06a      	b.n	800d1a6 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d0d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0d2:	f04f 32ff 	mov.w	r2, #4294967295
 800d0d6:	611a      	str	r2, [r3, #16]
 800d0d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0da:	691a      	ldr	r2, [r3, #16]
 800d0dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0de:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800d0e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0e2:	2280      	movs	r2, #128	; 0x80
 800d0e4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d0e6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d0ea:	2b03      	cmp	r3, #3
 800d0ec:	d149      	bne.n	800d182 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d0ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0f0:	3330      	adds	r3, #48	; 0x30
 800d0f2:	3330      	adds	r3, #48	; 0x30
 800d0f4:	4618      	mov	r0, r3
 800d0f6:	f7fe fb3d 	bl	800b774 <ld_word>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	2b01      	cmp	r3, #1
 800d0fe:	d140      	bne.n	800d182 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d100:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d102:	3301      	adds	r3, #1
 800d104:	4619      	mov	r1, r3
 800d106:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d108:	f7fe fde4 	bl	800bcd4 <move_window>
 800d10c:	4603      	mov	r3, r0
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d137      	bne.n	800d182 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800d112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d114:	2200      	movs	r2, #0
 800d116:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d11a:	3330      	adds	r3, #48	; 0x30
 800d11c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d120:	4618      	mov	r0, r3
 800d122:	f7fe fb27 	bl	800b774 <ld_word>
 800d126:	4603      	mov	r3, r0
 800d128:	461a      	mov	r2, r3
 800d12a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d12e:	429a      	cmp	r2, r3
 800d130:	d127      	bne.n	800d182 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d134:	3330      	adds	r3, #48	; 0x30
 800d136:	4618      	mov	r0, r3
 800d138:	f7fe fb34 	bl	800b7a4 <ld_dword>
 800d13c:	4603      	mov	r3, r0
 800d13e:	4a1c      	ldr	r2, [pc, #112]	; (800d1b0 <find_volume+0x48c>)
 800d140:	4293      	cmp	r3, r2
 800d142:	d11e      	bne.n	800d182 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d146:	3330      	adds	r3, #48	; 0x30
 800d148:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d14c:	4618      	mov	r0, r3
 800d14e:	f7fe fb29 	bl	800b7a4 <ld_dword>
 800d152:	4603      	mov	r3, r0
 800d154:	4a17      	ldr	r2, [pc, #92]	; (800d1b4 <find_volume+0x490>)
 800d156:	4293      	cmp	r3, r2
 800d158:	d113      	bne.n	800d182 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d15a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d15c:	3330      	adds	r3, #48	; 0x30
 800d15e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d162:	4618      	mov	r0, r3
 800d164:	f7fe fb1e 	bl	800b7a4 <ld_dword>
 800d168:	4602      	mov	r2, r0
 800d16a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d16c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d170:	3330      	adds	r3, #48	; 0x30
 800d172:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d176:	4618      	mov	r0, r3
 800d178:	f7fe fb14 	bl	800b7a4 <ld_dword>
 800d17c:	4602      	mov	r2, r0
 800d17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d180:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d184:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d188:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d18a:	4b0b      	ldr	r3, [pc, #44]	; (800d1b8 <find_volume+0x494>)
 800d18c:	881b      	ldrh	r3, [r3, #0]
 800d18e:	3301      	adds	r3, #1
 800d190:	b29a      	uxth	r2, r3
 800d192:	4b09      	ldr	r3, [pc, #36]	; (800d1b8 <find_volume+0x494>)
 800d194:	801a      	strh	r2, [r3, #0]
 800d196:	4b08      	ldr	r3, [pc, #32]	; (800d1b8 <find_volume+0x494>)
 800d198:	881a      	ldrh	r2, [r3, #0]
 800d19a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d19c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d19e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d1a0:	f7fe fd30 	bl	800bc04 <clear_lock>
#endif
	return FR_OK;
 800d1a4:	2300      	movs	r3, #0
}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	3758      	adds	r7, #88	; 0x58
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	bd80      	pop	{r7, pc}
 800d1ae:	bf00      	nop
 800d1b0:	41615252 	.word	0x41615252
 800d1b4:	61417272 	.word	0x61417272
 800d1b8:	20001038 	.word	0x20001038

0800d1bc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b084      	sub	sp, #16
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
 800d1c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d1c6:	2309      	movs	r3, #9
 800d1c8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d01c      	beq.n	800d20a <validate+0x4e>
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d018      	beq.n	800d20a <validate+0x4e>
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	781b      	ldrb	r3, [r3, #0]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d013      	beq.n	800d20a <validate+0x4e>
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	889a      	ldrh	r2, [r3, #4]
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	88db      	ldrh	r3, [r3, #6]
 800d1ec:	429a      	cmp	r2, r3
 800d1ee:	d10c      	bne.n	800d20a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	785b      	ldrb	r3, [r3, #1]
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f7fe fa1e 	bl	800b638 <disk_status>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	f003 0301 	and.w	r3, r3, #1
 800d202:	2b00      	cmp	r3, #0
 800d204:	d101      	bne.n	800d20a <validate+0x4e>
			res = FR_OK;
 800d206:	2300      	movs	r3, #0
 800d208:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d20a:	7bfb      	ldrb	r3, [r7, #15]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d102      	bne.n	800d216 <validate+0x5a>
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	e000      	b.n	800d218 <validate+0x5c>
 800d216:	2300      	movs	r3, #0
 800d218:	683a      	ldr	r2, [r7, #0]
 800d21a:	6013      	str	r3, [r2, #0]
	return res;
 800d21c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d21e:	4618      	mov	r0, r3
 800d220:	3710      	adds	r7, #16
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}
	...

0800d228 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b088      	sub	sp, #32
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	60f8      	str	r0, [r7, #12]
 800d230:	60b9      	str	r1, [r7, #8]
 800d232:	4613      	mov	r3, r2
 800d234:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d236:	68bb      	ldr	r3, [r7, #8]
 800d238:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d23a:	f107 0310 	add.w	r3, r7, #16
 800d23e:	4618      	mov	r0, r3
 800d240:	f7ff fcd5 	bl	800cbee <get_ldnumber>
 800d244:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d246:	69fb      	ldr	r3, [r7, #28]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	da01      	bge.n	800d250 <f_mount+0x28>
 800d24c:	230b      	movs	r3, #11
 800d24e:	e02b      	b.n	800d2a8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d250:	4a17      	ldr	r2, [pc, #92]	; (800d2b0 <f_mount+0x88>)
 800d252:	69fb      	ldr	r3, [r7, #28]
 800d254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d258:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d25a:	69bb      	ldr	r3, [r7, #24]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d005      	beq.n	800d26c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d260:	69b8      	ldr	r0, [r7, #24]
 800d262:	f7fe fccf 	bl	800bc04 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d266:	69bb      	ldr	r3, [r7, #24]
 800d268:	2200      	movs	r2, #0
 800d26a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d002      	beq.n	800d278 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	2200      	movs	r2, #0
 800d276:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d278:	68fa      	ldr	r2, [r7, #12]
 800d27a:	490d      	ldr	r1, [pc, #52]	; (800d2b0 <f_mount+0x88>)
 800d27c:	69fb      	ldr	r3, [r7, #28]
 800d27e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d002      	beq.n	800d28e <f_mount+0x66>
 800d288:	79fb      	ldrb	r3, [r7, #7]
 800d28a:	2b01      	cmp	r3, #1
 800d28c:	d001      	beq.n	800d292 <f_mount+0x6a>
 800d28e:	2300      	movs	r3, #0
 800d290:	e00a      	b.n	800d2a8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d292:	f107 010c 	add.w	r1, r7, #12
 800d296:	f107 0308 	add.w	r3, r7, #8
 800d29a:	2200      	movs	r2, #0
 800d29c:	4618      	mov	r0, r3
 800d29e:	f7ff fd41 	bl	800cd24 <find_volume>
 800d2a2:	4603      	mov	r3, r0
 800d2a4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d2a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	3720      	adds	r7, #32
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	bd80      	pop	{r7, pc}
 800d2b0:	20001034 	.word	0x20001034

0800d2b4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b098      	sub	sp, #96	; 0x60
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	60f8      	str	r0, [r7, #12]
 800d2bc:	60b9      	str	r1, [r7, #8]
 800d2be:	4613      	mov	r3, r2
 800d2c0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d101      	bne.n	800d2cc <f_open+0x18>
 800d2c8:	2309      	movs	r3, #9
 800d2ca:	e1ad      	b.n	800d628 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d2cc:	79fb      	ldrb	r3, [r7, #7]
 800d2ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d2d2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d2d4:	79fa      	ldrb	r2, [r7, #7]
 800d2d6:	f107 0110 	add.w	r1, r7, #16
 800d2da:	f107 0308 	add.w	r3, r7, #8
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f7ff fd20 	bl	800cd24 <find_volume>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800d2ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	f040 8191 	bne.w	800d616 <f_open+0x362>
		dj.obj.fs = fs;
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d2f8:	68ba      	ldr	r2, [r7, #8]
 800d2fa:	f107 0314 	add.w	r3, r7, #20
 800d2fe:	4611      	mov	r1, r2
 800d300:	4618      	mov	r0, r3
 800d302:	f7ff fc03 	bl	800cb0c <follow_path>
 800d306:	4603      	mov	r3, r0
 800d308:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d30c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d310:	2b00      	cmp	r3, #0
 800d312:	d11a      	bne.n	800d34a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d314:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d318:	b25b      	sxtb	r3, r3
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	da03      	bge.n	800d326 <f_open+0x72>
				res = FR_INVALID_NAME;
 800d31e:	2306      	movs	r3, #6
 800d320:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d324:	e011      	b.n	800d34a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d326:	79fb      	ldrb	r3, [r7, #7]
 800d328:	f023 0301 	bic.w	r3, r3, #1
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	bf14      	ite	ne
 800d330:	2301      	movne	r3, #1
 800d332:	2300      	moveq	r3, #0
 800d334:	b2db      	uxtb	r3, r3
 800d336:	461a      	mov	r2, r3
 800d338:	f107 0314 	add.w	r3, r7, #20
 800d33c:	4611      	mov	r1, r2
 800d33e:	4618      	mov	r0, r3
 800d340:	f7fe fb18 	bl	800b974 <chk_lock>
 800d344:	4603      	mov	r3, r0
 800d346:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d34a:	79fb      	ldrb	r3, [r7, #7]
 800d34c:	f003 031c 	and.w	r3, r3, #28
 800d350:	2b00      	cmp	r3, #0
 800d352:	d07f      	beq.n	800d454 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800d354:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d017      	beq.n	800d38c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d35c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d360:	2b04      	cmp	r3, #4
 800d362:	d10e      	bne.n	800d382 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d364:	f7fe fb62 	bl	800ba2c <enq_lock>
 800d368:	4603      	mov	r3, r0
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d006      	beq.n	800d37c <f_open+0xc8>
 800d36e:	f107 0314 	add.w	r3, r7, #20
 800d372:	4618      	mov	r0, r3
 800d374:	f7ff faa4 	bl	800c8c0 <dir_register>
 800d378:	4603      	mov	r3, r0
 800d37a:	e000      	b.n	800d37e <f_open+0xca>
 800d37c:	2312      	movs	r3, #18
 800d37e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d382:	79fb      	ldrb	r3, [r7, #7]
 800d384:	f043 0308 	orr.w	r3, r3, #8
 800d388:	71fb      	strb	r3, [r7, #7]
 800d38a:	e010      	b.n	800d3ae <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d38c:	7ebb      	ldrb	r3, [r7, #26]
 800d38e:	f003 0311 	and.w	r3, r3, #17
 800d392:	2b00      	cmp	r3, #0
 800d394:	d003      	beq.n	800d39e <f_open+0xea>
					res = FR_DENIED;
 800d396:	2307      	movs	r3, #7
 800d398:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d39c:	e007      	b.n	800d3ae <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d39e:	79fb      	ldrb	r3, [r7, #7]
 800d3a0:	f003 0304 	and.w	r3, r3, #4
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d002      	beq.n	800d3ae <f_open+0xfa>
 800d3a8:	2308      	movs	r3, #8
 800d3aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d3ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d168      	bne.n	800d488 <f_open+0x1d4>
 800d3b6:	79fb      	ldrb	r3, [r7, #7]
 800d3b8:	f003 0308 	and.w	r3, r3, #8
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d063      	beq.n	800d488 <f_open+0x1d4>
				dw = GET_FATTIME();
 800d3c0:	f7fd ffc0 	bl	800b344 <get_fattime>
 800d3c4:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d3c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3c8:	330e      	adds	r3, #14
 800d3ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f7fe fa27 	bl	800b820 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d3d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3d4:	3316      	adds	r3, #22
 800d3d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d3d8:	4618      	mov	r0, r3
 800d3da:	f7fe fa21 	bl	800b820 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d3de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3e0:	330b      	adds	r3, #11
 800d3e2:	2220      	movs	r2, #32
 800d3e4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d3e6:	693b      	ldr	r3, [r7, #16]
 800d3e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d3ea:	4611      	mov	r1, r2
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f7ff f976 	bl	800c6de <ld_clust>
 800d3f2:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	f7ff f98e 	bl	800c71c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d402:	331c      	adds	r3, #28
 800d404:	2100      	movs	r1, #0
 800d406:	4618      	mov	r0, r3
 800d408:	f7fe fa0a 	bl	800b820 <st_dword>
					fs->wflag = 1;
 800d40c:	693b      	ldr	r3, [r7, #16]
 800d40e:	2201      	movs	r2, #1
 800d410:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d412:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d414:	2b00      	cmp	r3, #0
 800d416:	d037      	beq.n	800d488 <f_open+0x1d4>
						dw = fs->winsect;
 800d418:	693b      	ldr	r3, [r7, #16]
 800d41a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d41c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d41e:	f107 0314 	add.w	r3, r7, #20
 800d422:	2200      	movs	r2, #0
 800d424:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d426:	4618      	mov	r0, r3
 800d428:	f7fe fea1 	bl	800c16e <remove_chain>
 800d42c:	4603      	mov	r3, r0
 800d42e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800d432:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d436:	2b00      	cmp	r3, #0
 800d438:	d126      	bne.n	800d488 <f_open+0x1d4>
							res = move_window(fs, dw);
 800d43a:	693b      	ldr	r3, [r7, #16]
 800d43c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d43e:	4618      	mov	r0, r3
 800d440:	f7fe fc48 	bl	800bcd4 <move_window>
 800d444:	4603      	mov	r3, r0
 800d446:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d44a:	693b      	ldr	r3, [r7, #16]
 800d44c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d44e:	3a01      	subs	r2, #1
 800d450:	60da      	str	r2, [r3, #12]
 800d452:	e019      	b.n	800d488 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d454:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d115      	bne.n	800d488 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d45c:	7ebb      	ldrb	r3, [r7, #26]
 800d45e:	f003 0310 	and.w	r3, r3, #16
 800d462:	2b00      	cmp	r3, #0
 800d464:	d003      	beq.n	800d46e <f_open+0x1ba>
					res = FR_NO_FILE;
 800d466:	2304      	movs	r3, #4
 800d468:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d46c:	e00c      	b.n	800d488 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d46e:	79fb      	ldrb	r3, [r7, #7]
 800d470:	f003 0302 	and.w	r3, r3, #2
 800d474:	2b00      	cmp	r3, #0
 800d476:	d007      	beq.n	800d488 <f_open+0x1d4>
 800d478:	7ebb      	ldrb	r3, [r7, #26]
 800d47a:	f003 0301 	and.w	r3, r3, #1
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d002      	beq.n	800d488 <f_open+0x1d4>
						res = FR_DENIED;
 800d482:	2307      	movs	r3, #7
 800d484:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d488:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d128      	bne.n	800d4e2 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d490:	79fb      	ldrb	r3, [r7, #7]
 800d492:	f003 0308 	and.w	r3, r3, #8
 800d496:	2b00      	cmp	r3, #0
 800d498:	d003      	beq.n	800d4a2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800d49a:	79fb      	ldrb	r3, [r7, #7]
 800d49c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d4a0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d4a2:	693b      	ldr	r3, [r7, #16]
 800d4a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800d4aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d4b0:	79fb      	ldrb	r3, [r7, #7]
 800d4b2:	f023 0301 	bic.w	r3, r3, #1
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	bf14      	ite	ne
 800d4ba:	2301      	movne	r3, #1
 800d4bc:	2300      	moveq	r3, #0
 800d4be:	b2db      	uxtb	r3, r3
 800d4c0:	461a      	mov	r2, r3
 800d4c2:	f107 0314 	add.w	r3, r7, #20
 800d4c6:	4611      	mov	r1, r2
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	f7fe fad1 	bl	800ba70 <inc_lock>
 800d4ce:	4602      	mov	r2, r0
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	691b      	ldr	r3, [r3, #16]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d102      	bne.n	800d4e2 <f_open+0x22e>
 800d4dc:	2302      	movs	r3, #2
 800d4de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d4e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	f040 8095 	bne.w	800d616 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d4f0:	4611      	mov	r1, r2
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	f7ff f8f3 	bl	800c6de <ld_clust>
 800d4f8:	4602      	mov	r2, r0
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d4fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d500:	331c      	adds	r3, #28
 800d502:	4618      	mov	r0, r3
 800d504:	f7fe f94e 	bl	800b7a4 <ld_dword>
 800d508:	4602      	mov	r2, r0
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	2200      	movs	r2, #0
 800d512:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d514:	693a      	ldr	r2, [r7, #16]
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d51a:	693b      	ldr	r3, [r7, #16]
 800d51c:	88da      	ldrh	r2, [r3, #6]
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	79fa      	ldrb	r2, [r7, #7]
 800d526:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	2200      	movs	r2, #0
 800d52c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	2200      	movs	r2, #0
 800d532:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	2200      	movs	r2, #0
 800d538:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	3330      	adds	r3, #48	; 0x30
 800d53e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d542:	2100      	movs	r1, #0
 800d544:	4618      	mov	r0, r3
 800d546:	f7fe f9b8 	bl	800b8ba <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d54a:	79fb      	ldrb	r3, [r7, #7]
 800d54c:	f003 0320 	and.w	r3, r3, #32
 800d550:	2b00      	cmp	r3, #0
 800d552:	d060      	beq.n	800d616 <f_open+0x362>
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	68db      	ldr	r3, [r3, #12]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d05c      	beq.n	800d616 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	68da      	ldr	r2, [r3, #12]
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d564:	693b      	ldr	r3, [r7, #16]
 800d566:	895b      	ldrh	r3, [r3, #10]
 800d568:	025b      	lsls	r3, r3, #9
 800d56a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	689b      	ldr	r3, [r3, #8]
 800d570:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	68db      	ldr	r3, [r3, #12]
 800d576:	657b      	str	r3, [r7, #84]	; 0x54
 800d578:	e016      	b.n	800d5a8 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d57e:	4618      	mov	r0, r3
 800d580:	f7fe fc63 	bl	800be4a <get_fat>
 800d584:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800d586:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d588:	2b01      	cmp	r3, #1
 800d58a:	d802      	bhi.n	800d592 <f_open+0x2de>
 800d58c:	2302      	movs	r3, #2
 800d58e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d592:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d594:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d598:	d102      	bne.n	800d5a0 <f_open+0x2ec>
 800d59a:	2301      	movs	r3, #1
 800d59c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d5a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d5a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d5a4:	1ad3      	subs	r3, r2, r3
 800d5a6:	657b      	str	r3, [r7, #84]	; 0x54
 800d5a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d103      	bne.n	800d5b8 <f_open+0x304>
 800d5b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d5b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d5b4:	429a      	cmp	r2, r3
 800d5b6:	d8e0      	bhi.n	800d57a <f_open+0x2c6>
				}
				fp->clust = clst;
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d5bc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d5be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d127      	bne.n	800d616 <f_open+0x362>
 800d5c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d5c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d022      	beq.n	800d616 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d5d0:	693b      	ldr	r3, [r7, #16]
 800d5d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	f7fe fc19 	bl	800be0c <clust2sect>
 800d5da:	6478      	str	r0, [r7, #68]	; 0x44
 800d5dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d103      	bne.n	800d5ea <f_open+0x336>
						res = FR_INT_ERR;
 800d5e2:	2302      	movs	r3, #2
 800d5e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d5e8:	e015      	b.n	800d616 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d5ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d5ec:	0a5a      	lsrs	r2, r3, #9
 800d5ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d5f0:	441a      	add	r2, r3
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d5f6:	693b      	ldr	r3, [r7, #16]
 800d5f8:	7858      	ldrb	r0, [r3, #1]
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	6a1a      	ldr	r2, [r3, #32]
 800d604:	2301      	movs	r3, #1
 800d606:	f7fe f857 	bl	800b6b8 <disk_read>
 800d60a:	4603      	mov	r3, r0
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d002      	beq.n	800d616 <f_open+0x362>
 800d610:	2301      	movs	r3, #1
 800d612:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d616:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d002      	beq.n	800d624 <f_open+0x370>
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	2200      	movs	r2, #0
 800d622:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d624:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800d628:	4618      	mov	r0, r3
 800d62a:	3760      	adds	r7, #96	; 0x60
 800d62c:	46bd      	mov	sp, r7
 800d62e:	bd80      	pop	{r7, pc}

0800d630 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b08e      	sub	sp, #56	; 0x38
 800d634:	af00      	add	r7, sp, #0
 800d636:	60f8      	str	r0, [r7, #12]
 800d638:	60b9      	str	r1, [r7, #8]
 800d63a:	607a      	str	r2, [r7, #4]
 800d63c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800d642:	683b      	ldr	r3, [r7, #0]
 800d644:	2200      	movs	r2, #0
 800d646:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f107 0214 	add.w	r2, r7, #20
 800d64e:	4611      	mov	r1, r2
 800d650:	4618      	mov	r0, r3
 800d652:	f7ff fdb3 	bl	800d1bc <validate>
 800d656:	4603      	mov	r3, r0
 800d658:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d65c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d660:	2b00      	cmp	r3, #0
 800d662:	d107      	bne.n	800d674 <f_read+0x44>
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	7d5b      	ldrb	r3, [r3, #21]
 800d668:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d66c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d670:	2b00      	cmp	r3, #0
 800d672:	d002      	beq.n	800d67a <f_read+0x4a>
 800d674:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d678:	e115      	b.n	800d8a6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	7d1b      	ldrb	r3, [r3, #20]
 800d67e:	f003 0301 	and.w	r3, r3, #1
 800d682:	2b00      	cmp	r3, #0
 800d684:	d101      	bne.n	800d68a <f_read+0x5a>
 800d686:	2307      	movs	r3, #7
 800d688:	e10d      	b.n	800d8a6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	68da      	ldr	r2, [r3, #12]
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	699b      	ldr	r3, [r3, #24]
 800d692:	1ad3      	subs	r3, r2, r3
 800d694:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800d696:	687a      	ldr	r2, [r7, #4]
 800d698:	6a3b      	ldr	r3, [r7, #32]
 800d69a:	429a      	cmp	r2, r3
 800d69c:	f240 80fe 	bls.w	800d89c <f_read+0x26c>
 800d6a0:	6a3b      	ldr	r3, [r7, #32]
 800d6a2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800d6a4:	e0fa      	b.n	800d89c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	699b      	ldr	r3, [r3, #24]
 800d6aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	f040 80c6 	bne.w	800d840 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	699b      	ldr	r3, [r3, #24]
 800d6b8:	0a5b      	lsrs	r3, r3, #9
 800d6ba:	697a      	ldr	r2, [r7, #20]
 800d6bc:	8952      	ldrh	r2, [r2, #10]
 800d6be:	3a01      	subs	r2, #1
 800d6c0:	4013      	ands	r3, r2
 800d6c2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800d6c4:	69fb      	ldr	r3, [r7, #28]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d12f      	bne.n	800d72a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	699b      	ldr	r3, [r3, #24]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d103      	bne.n	800d6da <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	689b      	ldr	r3, [r3, #8]
 800d6d6:	633b      	str	r3, [r7, #48]	; 0x30
 800d6d8:	e013      	b.n	800d702 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d007      	beq.n	800d6f2 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	699b      	ldr	r3, [r3, #24]
 800d6e6:	4619      	mov	r1, r3
 800d6e8:	68f8      	ldr	r0, [r7, #12]
 800d6ea:	f7fe fe3d 	bl	800c368 <clmt_clust>
 800d6ee:	6338      	str	r0, [r7, #48]	; 0x30
 800d6f0:	e007      	b.n	800d702 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800d6f2:	68fa      	ldr	r2, [r7, #12]
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	69db      	ldr	r3, [r3, #28]
 800d6f8:	4619      	mov	r1, r3
 800d6fa:	4610      	mov	r0, r2
 800d6fc:	f7fe fba5 	bl	800be4a <get_fat>
 800d700:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800d702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d704:	2b01      	cmp	r3, #1
 800d706:	d804      	bhi.n	800d712 <f_read+0xe2>
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	2202      	movs	r2, #2
 800d70c:	755a      	strb	r2, [r3, #21]
 800d70e:	2302      	movs	r3, #2
 800d710:	e0c9      	b.n	800d8a6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d714:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d718:	d104      	bne.n	800d724 <f_read+0xf4>
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	2201      	movs	r2, #1
 800d71e:	755a      	strb	r2, [r3, #21]
 800d720:	2301      	movs	r3, #1
 800d722:	e0c0      	b.n	800d8a6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d728:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d72a:	697a      	ldr	r2, [r7, #20]
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	69db      	ldr	r3, [r3, #28]
 800d730:	4619      	mov	r1, r3
 800d732:	4610      	mov	r0, r2
 800d734:	f7fe fb6a 	bl	800be0c <clust2sect>
 800d738:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d73a:	69bb      	ldr	r3, [r7, #24]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d104      	bne.n	800d74a <f_read+0x11a>
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	2202      	movs	r2, #2
 800d744:	755a      	strb	r2, [r3, #21]
 800d746:	2302      	movs	r3, #2
 800d748:	e0ad      	b.n	800d8a6 <f_read+0x276>
			sect += csect;
 800d74a:	69ba      	ldr	r2, [r7, #24]
 800d74c:	69fb      	ldr	r3, [r7, #28]
 800d74e:	4413      	add	r3, r2
 800d750:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	0a5b      	lsrs	r3, r3, #9
 800d756:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800d758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d039      	beq.n	800d7d2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d75e:	69fa      	ldr	r2, [r7, #28]
 800d760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d762:	4413      	add	r3, r2
 800d764:	697a      	ldr	r2, [r7, #20]
 800d766:	8952      	ldrh	r2, [r2, #10]
 800d768:	4293      	cmp	r3, r2
 800d76a:	d905      	bls.n	800d778 <f_read+0x148>
					cc = fs->csize - csect;
 800d76c:	697b      	ldr	r3, [r7, #20]
 800d76e:	895b      	ldrh	r3, [r3, #10]
 800d770:	461a      	mov	r2, r3
 800d772:	69fb      	ldr	r3, [r7, #28]
 800d774:	1ad3      	subs	r3, r2, r3
 800d776:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d778:	697b      	ldr	r3, [r7, #20]
 800d77a:	7858      	ldrb	r0, [r3, #1]
 800d77c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d77e:	69ba      	ldr	r2, [r7, #24]
 800d780:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d782:	f7fd ff99 	bl	800b6b8 <disk_read>
 800d786:	4603      	mov	r3, r0
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d004      	beq.n	800d796 <f_read+0x166>
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	2201      	movs	r2, #1
 800d790:	755a      	strb	r2, [r3, #21]
 800d792:	2301      	movs	r3, #1
 800d794:	e087      	b.n	800d8a6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	7d1b      	ldrb	r3, [r3, #20]
 800d79a:	b25b      	sxtb	r3, r3
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	da14      	bge.n	800d7ca <f_read+0x19a>
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	6a1a      	ldr	r2, [r3, #32]
 800d7a4:	69bb      	ldr	r3, [r7, #24]
 800d7a6:	1ad3      	subs	r3, r2, r3
 800d7a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d7aa:	429a      	cmp	r2, r3
 800d7ac:	d90d      	bls.n	800d7ca <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	6a1a      	ldr	r2, [r3, #32]
 800d7b2:	69bb      	ldr	r3, [r7, #24]
 800d7b4:	1ad3      	subs	r3, r2, r3
 800d7b6:	025b      	lsls	r3, r3, #9
 800d7b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d7ba:	18d0      	adds	r0, r2, r3
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	3330      	adds	r3, #48	; 0x30
 800d7c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d7c4:	4619      	mov	r1, r3
 800d7c6:	f7fe f857 	bl	800b878 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800d7ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7cc:	025b      	lsls	r3, r3, #9
 800d7ce:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800d7d0:	e050      	b.n	800d874 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	6a1b      	ldr	r3, [r3, #32]
 800d7d6:	69ba      	ldr	r2, [r7, #24]
 800d7d8:	429a      	cmp	r2, r3
 800d7da:	d02e      	beq.n	800d83a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	7d1b      	ldrb	r3, [r3, #20]
 800d7e0:	b25b      	sxtb	r3, r3
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	da18      	bge.n	800d818 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d7e6:	697b      	ldr	r3, [r7, #20]
 800d7e8:	7858      	ldrb	r0, [r3, #1]
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	6a1a      	ldr	r2, [r3, #32]
 800d7f4:	2301      	movs	r3, #1
 800d7f6:	f7fd ff7f 	bl	800b6f8 <disk_write>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d004      	beq.n	800d80a <f_read+0x1da>
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	2201      	movs	r2, #1
 800d804:	755a      	strb	r2, [r3, #21]
 800d806:	2301      	movs	r3, #1
 800d808:	e04d      	b.n	800d8a6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	7d1b      	ldrb	r3, [r3, #20]
 800d80e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d812:	b2da      	uxtb	r2, r3
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d818:	697b      	ldr	r3, [r7, #20]
 800d81a:	7858      	ldrb	r0, [r3, #1]
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d822:	2301      	movs	r3, #1
 800d824:	69ba      	ldr	r2, [r7, #24]
 800d826:	f7fd ff47 	bl	800b6b8 <disk_read>
 800d82a:	4603      	mov	r3, r0
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d004      	beq.n	800d83a <f_read+0x20a>
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	2201      	movs	r2, #1
 800d834:	755a      	strb	r2, [r3, #21]
 800d836:	2301      	movs	r3, #1
 800d838:	e035      	b.n	800d8a6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	69ba      	ldr	r2, [r7, #24]
 800d83e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	699b      	ldr	r3, [r3, #24]
 800d844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d848:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d84c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800d84e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	429a      	cmp	r2, r3
 800d854:	d901      	bls.n	800d85a <f_read+0x22a>
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	699b      	ldr	r3, [r3, #24]
 800d864:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d868:	4413      	add	r3, r2
 800d86a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d86c:	4619      	mov	r1, r3
 800d86e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d870:	f7fe f802 	bl	800b878 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800d874:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d878:	4413      	add	r3, r2
 800d87a:	627b      	str	r3, [r7, #36]	; 0x24
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	699a      	ldr	r2, [r3, #24]
 800d880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d882:	441a      	add	r2, r3
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	619a      	str	r2, [r3, #24]
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	681a      	ldr	r2, [r3, #0]
 800d88c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d88e:	441a      	add	r2, r3
 800d890:	683b      	ldr	r3, [r7, #0]
 800d892:	601a      	str	r2, [r3, #0]
 800d894:	687a      	ldr	r2, [r7, #4]
 800d896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d898:	1ad3      	subs	r3, r2, r3
 800d89a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	f47f af01 	bne.w	800d6a6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800d8a4:	2300      	movs	r3, #0
}
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	3738      	adds	r7, #56	; 0x38
 800d8aa:	46bd      	mov	sp, r7
 800d8ac:	bd80      	pop	{r7, pc}

0800d8ae <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d8ae:	b580      	push	{r7, lr}
 800d8b0:	b08c      	sub	sp, #48	; 0x30
 800d8b2:	af00      	add	r7, sp, #0
 800d8b4:	60f8      	str	r0, [r7, #12]
 800d8b6:	60b9      	str	r1, [r7, #8]
 800d8b8:	607a      	str	r2, [r7, #4]
 800d8ba:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d8bc:	68bb      	ldr	r3, [r7, #8]
 800d8be:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	f107 0210 	add.w	r2, r7, #16
 800d8cc:	4611      	mov	r1, r2
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	f7ff fc74 	bl	800d1bc <validate>
 800d8d4:	4603      	mov	r3, r0
 800d8d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d8da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d107      	bne.n	800d8f2 <f_write+0x44>
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	7d5b      	ldrb	r3, [r3, #21]
 800d8e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800d8ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d002      	beq.n	800d8f8 <f_write+0x4a>
 800d8f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d8f6:	e14b      	b.n	800db90 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	7d1b      	ldrb	r3, [r3, #20]
 800d8fc:	f003 0302 	and.w	r3, r3, #2
 800d900:	2b00      	cmp	r3, #0
 800d902:	d101      	bne.n	800d908 <f_write+0x5a>
 800d904:	2307      	movs	r3, #7
 800d906:	e143      	b.n	800db90 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	699a      	ldr	r2, [r3, #24]
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	441a      	add	r2, r3
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	699b      	ldr	r3, [r3, #24]
 800d914:	429a      	cmp	r2, r3
 800d916:	f080 812d 	bcs.w	800db74 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	699b      	ldr	r3, [r3, #24]
 800d91e:	43db      	mvns	r3, r3
 800d920:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d922:	e127      	b.n	800db74 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	699b      	ldr	r3, [r3, #24]
 800d928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	f040 80e3 	bne.w	800daf8 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	699b      	ldr	r3, [r3, #24]
 800d936:	0a5b      	lsrs	r3, r3, #9
 800d938:	693a      	ldr	r2, [r7, #16]
 800d93a:	8952      	ldrh	r2, [r2, #10]
 800d93c:	3a01      	subs	r2, #1
 800d93e:	4013      	ands	r3, r2
 800d940:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d942:	69bb      	ldr	r3, [r7, #24]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d143      	bne.n	800d9d0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	699b      	ldr	r3, [r3, #24]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d10c      	bne.n	800d96a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	689b      	ldr	r3, [r3, #8]
 800d954:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d11a      	bne.n	800d992 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	2100      	movs	r1, #0
 800d960:	4618      	mov	r0, r3
 800d962:	f7fe fc69 	bl	800c238 <create_chain>
 800d966:	62b8      	str	r0, [r7, #40]	; 0x28
 800d968:	e013      	b.n	800d992 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d007      	beq.n	800d982 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	699b      	ldr	r3, [r3, #24]
 800d976:	4619      	mov	r1, r3
 800d978:	68f8      	ldr	r0, [r7, #12]
 800d97a:	f7fe fcf5 	bl	800c368 <clmt_clust>
 800d97e:	62b8      	str	r0, [r7, #40]	; 0x28
 800d980:	e007      	b.n	800d992 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d982:	68fa      	ldr	r2, [r7, #12]
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	69db      	ldr	r3, [r3, #28]
 800d988:	4619      	mov	r1, r3
 800d98a:	4610      	mov	r0, r2
 800d98c:	f7fe fc54 	bl	800c238 <create_chain>
 800d990:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d994:	2b00      	cmp	r3, #0
 800d996:	f000 80f2 	beq.w	800db7e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d99a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d99c:	2b01      	cmp	r3, #1
 800d99e:	d104      	bne.n	800d9aa <f_write+0xfc>
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	2202      	movs	r2, #2
 800d9a4:	755a      	strb	r2, [r3, #21]
 800d9a6:	2302      	movs	r3, #2
 800d9a8:	e0f2      	b.n	800db90 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d9aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9b0:	d104      	bne.n	800d9bc <f_write+0x10e>
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	2201      	movs	r2, #1
 800d9b6:	755a      	strb	r2, [r3, #21]
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	e0e9      	b.n	800db90 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d9c0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	689b      	ldr	r3, [r3, #8]
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d102      	bne.n	800d9d0 <f_write+0x122>
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d9ce:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	7d1b      	ldrb	r3, [r3, #20]
 800d9d4:	b25b      	sxtb	r3, r3
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	da18      	bge.n	800da0c <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d9da:	693b      	ldr	r3, [r7, #16]
 800d9dc:	7858      	ldrb	r0, [r3, #1]
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	6a1a      	ldr	r2, [r3, #32]
 800d9e8:	2301      	movs	r3, #1
 800d9ea:	f7fd fe85 	bl	800b6f8 <disk_write>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d004      	beq.n	800d9fe <f_write+0x150>
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	755a      	strb	r2, [r3, #21]
 800d9fa:	2301      	movs	r3, #1
 800d9fc:	e0c8      	b.n	800db90 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	7d1b      	ldrb	r3, [r3, #20]
 800da02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da06:	b2da      	uxtb	r2, r3
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800da0c:	693a      	ldr	r2, [r7, #16]
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	69db      	ldr	r3, [r3, #28]
 800da12:	4619      	mov	r1, r3
 800da14:	4610      	mov	r0, r2
 800da16:	f7fe f9f9 	bl	800be0c <clust2sect>
 800da1a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800da1c:	697b      	ldr	r3, [r7, #20]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d104      	bne.n	800da2c <f_write+0x17e>
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	2202      	movs	r2, #2
 800da26:	755a      	strb	r2, [r3, #21]
 800da28:	2302      	movs	r3, #2
 800da2a:	e0b1      	b.n	800db90 <f_write+0x2e2>
			sect += csect;
 800da2c:	697a      	ldr	r2, [r7, #20]
 800da2e:	69bb      	ldr	r3, [r7, #24]
 800da30:	4413      	add	r3, r2
 800da32:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	0a5b      	lsrs	r3, r3, #9
 800da38:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800da3a:	6a3b      	ldr	r3, [r7, #32]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d03c      	beq.n	800daba <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800da40:	69ba      	ldr	r2, [r7, #24]
 800da42:	6a3b      	ldr	r3, [r7, #32]
 800da44:	4413      	add	r3, r2
 800da46:	693a      	ldr	r2, [r7, #16]
 800da48:	8952      	ldrh	r2, [r2, #10]
 800da4a:	4293      	cmp	r3, r2
 800da4c:	d905      	bls.n	800da5a <f_write+0x1ac>
					cc = fs->csize - csect;
 800da4e:	693b      	ldr	r3, [r7, #16]
 800da50:	895b      	ldrh	r3, [r3, #10]
 800da52:	461a      	mov	r2, r3
 800da54:	69bb      	ldr	r3, [r7, #24]
 800da56:	1ad3      	subs	r3, r2, r3
 800da58:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800da5a:	693b      	ldr	r3, [r7, #16]
 800da5c:	7858      	ldrb	r0, [r3, #1]
 800da5e:	6a3b      	ldr	r3, [r7, #32]
 800da60:	697a      	ldr	r2, [r7, #20]
 800da62:	69f9      	ldr	r1, [r7, #28]
 800da64:	f7fd fe48 	bl	800b6f8 <disk_write>
 800da68:	4603      	mov	r3, r0
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d004      	beq.n	800da78 <f_write+0x1ca>
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	2201      	movs	r2, #1
 800da72:	755a      	strb	r2, [r3, #21]
 800da74:	2301      	movs	r3, #1
 800da76:	e08b      	b.n	800db90 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	6a1a      	ldr	r2, [r3, #32]
 800da7c:	697b      	ldr	r3, [r7, #20]
 800da7e:	1ad3      	subs	r3, r2, r3
 800da80:	6a3a      	ldr	r2, [r7, #32]
 800da82:	429a      	cmp	r2, r3
 800da84:	d915      	bls.n	800dab2 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	6a1a      	ldr	r2, [r3, #32]
 800da90:	697b      	ldr	r3, [r7, #20]
 800da92:	1ad3      	subs	r3, r2, r3
 800da94:	025b      	lsls	r3, r3, #9
 800da96:	69fa      	ldr	r2, [r7, #28]
 800da98:	4413      	add	r3, r2
 800da9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800da9e:	4619      	mov	r1, r3
 800daa0:	f7fd feea 	bl	800b878 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	7d1b      	ldrb	r3, [r3, #20]
 800daa8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800daac:	b2da      	uxtb	r2, r3
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800dab2:	6a3b      	ldr	r3, [r7, #32]
 800dab4:	025b      	lsls	r3, r3, #9
 800dab6:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800dab8:	e03f      	b.n	800db3a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	6a1b      	ldr	r3, [r3, #32]
 800dabe:	697a      	ldr	r2, [r7, #20]
 800dac0:	429a      	cmp	r2, r3
 800dac2:	d016      	beq.n	800daf2 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	699a      	ldr	r2, [r3, #24]
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dacc:	429a      	cmp	r2, r3
 800dace:	d210      	bcs.n	800daf2 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	7858      	ldrb	r0, [r3, #1]
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dada:	2301      	movs	r3, #1
 800dadc:	697a      	ldr	r2, [r7, #20]
 800dade:	f7fd fdeb 	bl	800b6b8 <disk_read>
 800dae2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d004      	beq.n	800daf2 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	2201      	movs	r2, #1
 800daec:	755a      	strb	r2, [r3, #21]
 800daee:	2301      	movs	r3, #1
 800daf0:	e04e      	b.n	800db90 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	697a      	ldr	r2, [r7, #20]
 800daf6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	699b      	ldr	r3, [r3, #24]
 800dafc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db00:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800db04:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800db06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	429a      	cmp	r2, r3
 800db0c:	d901      	bls.n	800db12 <f_write+0x264>
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	699b      	ldr	r3, [r3, #24]
 800db1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db20:	4413      	add	r3, r2
 800db22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db24:	69f9      	ldr	r1, [r7, #28]
 800db26:	4618      	mov	r0, r3
 800db28:	f7fd fea6 	bl	800b878 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	7d1b      	ldrb	r3, [r3, #20]
 800db30:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800db34:	b2da      	uxtb	r2, r3
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800db3a:	69fa      	ldr	r2, [r7, #28]
 800db3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db3e:	4413      	add	r3, r2
 800db40:	61fb      	str	r3, [r7, #28]
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	699a      	ldr	r2, [r3, #24]
 800db46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db48:	441a      	add	r2, r3
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	619a      	str	r2, [r3, #24]
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	68da      	ldr	r2, [r3, #12]
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	699b      	ldr	r3, [r3, #24]
 800db56:	429a      	cmp	r2, r3
 800db58:	bf38      	it	cc
 800db5a:	461a      	movcc	r2, r3
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	60da      	str	r2, [r3, #12]
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	681a      	ldr	r2, [r3, #0]
 800db64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db66:	441a      	add	r2, r3
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	601a      	str	r2, [r3, #0]
 800db6c:	687a      	ldr	r2, [r7, #4]
 800db6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db70:	1ad3      	subs	r3, r2, r3
 800db72:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	2b00      	cmp	r3, #0
 800db78:	f47f aed4 	bne.w	800d924 <f_write+0x76>
 800db7c:	e000      	b.n	800db80 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800db7e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	7d1b      	ldrb	r3, [r3, #20]
 800db84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db88:	b2da      	uxtb	r2, r3
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800db8e:	2300      	movs	r3, #0
}
 800db90:	4618      	mov	r0, r3
 800db92:	3730      	adds	r7, #48	; 0x30
 800db94:	46bd      	mov	sp, r7
 800db96:	bd80      	pop	{r7, pc}

0800db98 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b086      	sub	sp, #24
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	f107 0208 	add.w	r2, r7, #8
 800dba6:	4611      	mov	r1, r2
 800dba8:	4618      	mov	r0, r3
 800dbaa:	f7ff fb07 	bl	800d1bc <validate>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dbb2:	7dfb      	ldrb	r3, [r7, #23]
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d168      	bne.n	800dc8a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	7d1b      	ldrb	r3, [r3, #20]
 800dbbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d062      	beq.n	800dc8a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	7d1b      	ldrb	r3, [r3, #20]
 800dbc8:	b25b      	sxtb	r3, r3
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	da15      	bge.n	800dbfa <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800dbce:	68bb      	ldr	r3, [r7, #8]
 800dbd0:	7858      	ldrb	r0, [r3, #1]
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	6a1a      	ldr	r2, [r3, #32]
 800dbdc:	2301      	movs	r3, #1
 800dbde:	f7fd fd8b 	bl	800b6f8 <disk_write>
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d001      	beq.n	800dbec <f_sync+0x54>
 800dbe8:	2301      	movs	r3, #1
 800dbea:	e04f      	b.n	800dc8c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	7d1b      	ldrb	r3, [r3, #20]
 800dbf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbf4:	b2da      	uxtb	r2, r3
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800dbfa:	f7fd fba3 	bl	800b344 <get_fattime>
 800dbfe:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800dc00:	68ba      	ldr	r2, [r7, #8]
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc06:	4619      	mov	r1, r3
 800dc08:	4610      	mov	r0, r2
 800dc0a:	f7fe f863 	bl	800bcd4 <move_window>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800dc12:	7dfb      	ldrb	r3, [r7, #23]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d138      	bne.n	800dc8a <f_sync+0xf2>
					dir = fp->dir_ptr;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc1c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	330b      	adds	r3, #11
 800dc22:	781a      	ldrb	r2, [r3, #0]
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	330b      	adds	r3, #11
 800dc28:	f042 0220 	orr.w	r2, r2, #32
 800dc2c:	b2d2      	uxtb	r2, r2
 800dc2e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	6818      	ldr	r0, [r3, #0]
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	689b      	ldr	r3, [r3, #8]
 800dc38:	461a      	mov	r2, r3
 800dc3a:	68f9      	ldr	r1, [r7, #12]
 800dc3c:	f7fe fd6e 	bl	800c71c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	f103 021c 	add.w	r2, r3, #28
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	68db      	ldr	r3, [r3, #12]
 800dc4a:	4619      	mov	r1, r3
 800dc4c:	4610      	mov	r0, r2
 800dc4e:	f7fd fde7 	bl	800b820 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	3316      	adds	r3, #22
 800dc56:	6939      	ldr	r1, [r7, #16]
 800dc58:	4618      	mov	r0, r3
 800dc5a:	f7fd fde1 	bl	800b820 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	3312      	adds	r3, #18
 800dc62:	2100      	movs	r1, #0
 800dc64:	4618      	mov	r0, r3
 800dc66:	f7fd fdc0 	bl	800b7ea <st_word>
					fs->wflag = 1;
 800dc6a:	68bb      	ldr	r3, [r7, #8]
 800dc6c:	2201      	movs	r2, #1
 800dc6e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800dc70:	68bb      	ldr	r3, [r7, #8]
 800dc72:	4618      	mov	r0, r3
 800dc74:	f7fe f85c 	bl	800bd30 <sync_fs>
 800dc78:	4603      	mov	r3, r0
 800dc7a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	7d1b      	ldrb	r3, [r3, #20]
 800dc80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc84:	b2da      	uxtb	r2, r3
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800dc8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	3718      	adds	r7, #24
 800dc90:	46bd      	mov	sp, r7
 800dc92:	bd80      	pop	{r7, pc}

0800dc94 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800dc94:	b580      	push	{r7, lr}
 800dc96:	b084      	sub	sp, #16
 800dc98:	af00      	add	r7, sp, #0
 800dc9a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	f7ff ff7b 	bl	800db98 <f_sync>
 800dca2:	4603      	mov	r3, r0
 800dca4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800dca6:	7bfb      	ldrb	r3, [r7, #15]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d118      	bne.n	800dcde <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	f107 0208 	add.w	r2, r7, #8
 800dcb2:	4611      	mov	r1, r2
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	f7ff fa81 	bl	800d1bc <validate>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dcbe:	7bfb      	ldrb	r3, [r7, #15]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d10c      	bne.n	800dcde <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	691b      	ldr	r3, [r3, #16]
 800dcc8:	4618      	mov	r0, r3
 800dcca:	f7fd ff5f 	bl	800bb8c <dec_lock>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800dcd2:	7bfb      	ldrb	r3, [r7, #15]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d102      	bne.n	800dcde <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	2200      	movs	r2, #0
 800dcdc:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800dcde:	7bfb      	ldrb	r3, [r7, #15]
}
 800dce0:	4618      	mov	r0, r3
 800dce2:	3710      	adds	r7, #16
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}

0800dce8 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b086      	sub	sp, #24
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
 800dcf0:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d101      	bne.n	800dcfc <f_opendir+0x14>
 800dcf8:	2309      	movs	r3, #9
 800dcfa:	e064      	b.n	800ddc6 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800dd00:	f107 010c 	add.w	r1, r7, #12
 800dd04:	463b      	mov	r3, r7
 800dd06:	2200      	movs	r2, #0
 800dd08:	4618      	mov	r0, r3
 800dd0a:	f7ff f80b 	bl	800cd24 <find_volume>
 800dd0e:	4603      	mov	r3, r0
 800dd10:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dd12:	7dfb      	ldrb	r3, [r7, #23]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d14f      	bne.n	800ddb8 <f_opendir+0xd0>
		obj->fs = fs;
 800dd18:	68fa      	ldr	r2, [r7, #12]
 800dd1a:	693b      	ldr	r3, [r7, #16]
 800dd1c:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800dd1e:	683b      	ldr	r3, [r7, #0]
 800dd20:	4619      	mov	r1, r3
 800dd22:	6878      	ldr	r0, [r7, #4]
 800dd24:	f7fe fef2 	bl	800cb0c <follow_path>
 800dd28:	4603      	mov	r3, r0
 800dd2a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800dd2c:	7dfb      	ldrb	r3, [r7, #23]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d13d      	bne.n	800ddae <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800dd38:	b25b      	sxtb	r3, r3
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	db12      	blt.n	800dd64 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800dd3e:	693b      	ldr	r3, [r7, #16]
 800dd40:	799b      	ldrb	r3, [r3, #6]
 800dd42:	f003 0310 	and.w	r3, r3, #16
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d00a      	beq.n	800dd60 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800dd4a:	68fa      	ldr	r2, [r7, #12]
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	6a1b      	ldr	r3, [r3, #32]
 800dd50:	4619      	mov	r1, r3
 800dd52:	4610      	mov	r0, r2
 800dd54:	f7fe fcc3 	bl	800c6de <ld_clust>
 800dd58:	4602      	mov	r2, r0
 800dd5a:	693b      	ldr	r3, [r7, #16]
 800dd5c:	609a      	str	r2, [r3, #8]
 800dd5e:	e001      	b.n	800dd64 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800dd60:	2305      	movs	r3, #5
 800dd62:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800dd64:	7dfb      	ldrb	r3, [r7, #23]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d121      	bne.n	800ddae <f_opendir+0xc6>
				obj->id = fs->id;
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	88da      	ldrh	r2, [r3, #6]
 800dd6e:	693b      	ldr	r3, [r7, #16]
 800dd70:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800dd72:	2100      	movs	r1, #0
 800dd74:	6878      	ldr	r0, [r7, #4]
 800dd76:	f7fe fb2b 	bl	800c3d0 <dir_sdi>
 800dd7a:	4603      	mov	r3, r0
 800dd7c:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800dd7e:	7dfb      	ldrb	r3, [r7, #23]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d114      	bne.n	800ddae <f_opendir+0xc6>
					if (obj->sclust) {
 800dd84:	693b      	ldr	r3, [r7, #16]
 800dd86:	689b      	ldr	r3, [r3, #8]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d00d      	beq.n	800dda8 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800dd8c:	2100      	movs	r1, #0
 800dd8e:	6878      	ldr	r0, [r7, #4]
 800dd90:	f7fd fe6e 	bl	800ba70 <inc_lock>
 800dd94:	4602      	mov	r2, r0
 800dd96:	693b      	ldr	r3, [r7, #16]
 800dd98:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800dd9a:	693b      	ldr	r3, [r7, #16]
 800dd9c:	691b      	ldr	r3, [r3, #16]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d105      	bne.n	800ddae <f_opendir+0xc6>
 800dda2:	2312      	movs	r3, #18
 800dda4:	75fb      	strb	r3, [r7, #23]
 800dda6:	e002      	b.n	800ddae <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800dda8:	693b      	ldr	r3, [r7, #16]
 800ddaa:	2200      	movs	r2, #0
 800ddac:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800ddae:	7dfb      	ldrb	r3, [r7, #23]
 800ddb0:	2b04      	cmp	r3, #4
 800ddb2:	d101      	bne.n	800ddb8 <f_opendir+0xd0>
 800ddb4:	2305      	movs	r3, #5
 800ddb6:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800ddb8:	7dfb      	ldrb	r3, [r7, #23]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d002      	beq.n	800ddc4 <f_opendir+0xdc>
 800ddbe:	693b      	ldr	r3, [r7, #16]
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ddc4:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	3718      	adds	r7, #24
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	bd80      	pop	{r7, pc}

0800ddce <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800ddce:	b580      	push	{r7, lr}
 800ddd0:	b084      	sub	sp, #16
 800ddd2:	af00      	add	r7, sp, #0
 800ddd4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	f107 0208 	add.w	r2, r7, #8
 800dddc:	4611      	mov	r1, r2
 800ddde:	4618      	mov	r0, r3
 800dde0:	f7ff f9ec 	bl	800d1bc <validate>
 800dde4:	4603      	mov	r3, r0
 800dde6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800dde8:	7bfb      	ldrb	r3, [r7, #15]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d110      	bne.n	800de10 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	691b      	ldr	r3, [r3, #16]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d006      	beq.n	800de04 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	691b      	ldr	r3, [r3, #16]
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	f7fd fec6 	bl	800bb8c <dec_lock>
 800de00:	4603      	mov	r3, r0
 800de02:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800de04:	7bfb      	ldrb	r3, [r7, #15]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d102      	bne.n	800de10 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	2200      	movs	r2, #0
 800de0e:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800de10:	7bfb      	ldrb	r3, [r7, #15]
}
 800de12:	4618      	mov	r0, r3
 800de14:	3710      	adds	r7, #16
 800de16:	46bd      	mov	sp, r7
 800de18:	bd80      	pop	{r7, pc}

0800de1a <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800de1a:	b580      	push	{r7, lr}
 800de1c:	b084      	sub	sp, #16
 800de1e:	af00      	add	r7, sp, #0
 800de20:	6078      	str	r0, [r7, #4]
 800de22:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	f107 0208 	add.w	r2, r7, #8
 800de2a:	4611      	mov	r1, r2
 800de2c:	4618      	mov	r0, r3
 800de2e:	f7ff f9c5 	bl	800d1bc <validate>
 800de32:	4603      	mov	r3, r0
 800de34:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800de36:	7bfb      	ldrb	r3, [r7, #15]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d126      	bne.n	800de8a <f_readdir+0x70>
		if (!fno) {
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d106      	bne.n	800de50 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800de42:	2100      	movs	r1, #0
 800de44:	6878      	ldr	r0, [r7, #4]
 800de46:	f7fe fac3 	bl	800c3d0 <dir_sdi>
 800de4a:	4603      	mov	r3, r0
 800de4c:	73fb      	strb	r3, [r7, #15]
 800de4e:	e01c      	b.n	800de8a <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800de50:	2100      	movs	r1, #0
 800de52:	6878      	ldr	r0, [r7, #4]
 800de54:	f7fe fc82 	bl	800c75c <dir_read>
 800de58:	4603      	mov	r3, r0
 800de5a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800de5c:	7bfb      	ldrb	r3, [r7, #15]
 800de5e:	2b04      	cmp	r3, #4
 800de60:	d101      	bne.n	800de66 <f_readdir+0x4c>
 800de62:	2300      	movs	r3, #0
 800de64:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800de66:	7bfb      	ldrb	r3, [r7, #15]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d10e      	bne.n	800de8a <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800de6c:	6839      	ldr	r1, [r7, #0]
 800de6e:	6878      	ldr	r0, [r7, #4]
 800de70:	f7fe fd58 	bl	800c924 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800de74:	2100      	movs	r1, #0
 800de76:	6878      	ldr	r0, [r7, #4]
 800de78:	f7fe fb25 	bl	800c4c6 <dir_next>
 800de7c:	4603      	mov	r3, r0
 800de7e:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800de80:	7bfb      	ldrb	r3, [r7, #15]
 800de82:	2b04      	cmp	r3, #4
 800de84:	d101      	bne.n	800de8a <f_readdir+0x70>
 800de86:	2300      	movs	r3, #0
 800de88:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800de8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800de8c:	4618      	mov	r0, r3
 800de8e:	3710      	adds	r7, #16
 800de90:	46bd      	mov	sp, r7
 800de92:	bd80      	pop	{r7, pc}

0800de94 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800de94:	b580      	push	{r7, lr}
 800de96:	b088      	sub	sp, #32
 800de98:	af00      	add	r7, sp, #0
 800de9a:	60f8      	str	r0, [r7, #12]
 800de9c:	60b9      	str	r1, [r7, #8]
 800de9e:	607a      	str	r2, [r7, #4]
	int n = 0;
 800dea0:	2300      	movs	r3, #0
 800dea2:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800dea8:	e01b      	b.n	800dee2 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800deaa:	f107 0310 	add.w	r3, r7, #16
 800deae:	f107 0114 	add.w	r1, r7, #20
 800deb2:	2201      	movs	r2, #1
 800deb4:	6878      	ldr	r0, [r7, #4]
 800deb6:	f7ff fbbb 	bl	800d630 <f_read>
		if (rc != 1) break;
 800deba:	693b      	ldr	r3, [r7, #16]
 800debc:	2b01      	cmp	r3, #1
 800debe:	d116      	bne.n	800deee <f_gets+0x5a>
		c = s[0];
 800dec0:	7d3b      	ldrb	r3, [r7, #20]
 800dec2:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800dec4:	7dfb      	ldrb	r3, [r7, #23]
 800dec6:	2b0d      	cmp	r3, #13
 800dec8:	d100      	bne.n	800decc <f_gets+0x38>
 800deca:	e00a      	b.n	800dee2 <f_gets+0x4e>
		*p++ = c;
 800decc:	69bb      	ldr	r3, [r7, #24]
 800dece:	1c5a      	adds	r2, r3, #1
 800ded0:	61ba      	str	r2, [r7, #24]
 800ded2:	7dfa      	ldrb	r2, [r7, #23]
 800ded4:	701a      	strb	r2, [r3, #0]
		n++;
 800ded6:	69fb      	ldr	r3, [r7, #28]
 800ded8:	3301      	adds	r3, #1
 800deda:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800dedc:	7dfb      	ldrb	r3, [r7, #23]
 800dede:	2b0a      	cmp	r3, #10
 800dee0:	d007      	beq.n	800def2 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800dee2:	68bb      	ldr	r3, [r7, #8]
 800dee4:	3b01      	subs	r3, #1
 800dee6:	69fa      	ldr	r2, [r7, #28]
 800dee8:	429a      	cmp	r2, r3
 800deea:	dbde      	blt.n	800deaa <f_gets+0x16>
 800deec:	e002      	b.n	800def4 <f_gets+0x60>
		if (rc != 1) break;
 800deee:	bf00      	nop
 800def0:	e000      	b.n	800def4 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800def2:	bf00      	nop
	}
	*p = 0;
 800def4:	69bb      	ldr	r3, [r7, #24]
 800def6:	2200      	movs	r2, #0
 800def8:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800defa:	69fb      	ldr	r3, [r7, #28]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d001      	beq.n	800df04 <f_gets+0x70>
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	e000      	b.n	800df06 <f_gets+0x72>
 800df04:	2300      	movs	r3, #0
}
 800df06:	4618      	mov	r0, r3
 800df08:	3720      	adds	r7, #32
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}
	...

0800df10 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800df10:	b480      	push	{r7}
 800df12:	b087      	sub	sp, #28
 800df14:	af00      	add	r7, sp, #0
 800df16:	60f8      	str	r0, [r7, #12]
 800df18:	60b9      	str	r1, [r7, #8]
 800df1a:	4613      	mov	r3, r2
 800df1c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800df1e:	2301      	movs	r3, #1
 800df20:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800df22:	2300      	movs	r3, #0
 800df24:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800df26:	4b1f      	ldr	r3, [pc, #124]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df28:	7a5b      	ldrb	r3, [r3, #9]
 800df2a:	b2db      	uxtb	r3, r3
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d131      	bne.n	800df94 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800df30:	4b1c      	ldr	r3, [pc, #112]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df32:	7a5b      	ldrb	r3, [r3, #9]
 800df34:	b2db      	uxtb	r3, r3
 800df36:	461a      	mov	r2, r3
 800df38:	4b1a      	ldr	r3, [pc, #104]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df3a:	2100      	movs	r1, #0
 800df3c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800df3e:	4b19      	ldr	r3, [pc, #100]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df40:	7a5b      	ldrb	r3, [r3, #9]
 800df42:	b2db      	uxtb	r3, r3
 800df44:	4a17      	ldr	r2, [pc, #92]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	4413      	add	r3, r2
 800df4a:	68fa      	ldr	r2, [r7, #12]
 800df4c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800df4e:	4b15      	ldr	r3, [pc, #84]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df50:	7a5b      	ldrb	r3, [r3, #9]
 800df52:	b2db      	uxtb	r3, r3
 800df54:	461a      	mov	r2, r3
 800df56:	4b13      	ldr	r3, [pc, #76]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df58:	4413      	add	r3, r2
 800df5a:	79fa      	ldrb	r2, [r7, #7]
 800df5c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800df5e:	4b11      	ldr	r3, [pc, #68]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df60:	7a5b      	ldrb	r3, [r3, #9]
 800df62:	b2db      	uxtb	r3, r3
 800df64:	1c5a      	adds	r2, r3, #1
 800df66:	b2d1      	uxtb	r1, r2
 800df68:	4a0e      	ldr	r2, [pc, #56]	; (800dfa4 <FATFS_LinkDriverEx+0x94>)
 800df6a:	7251      	strb	r1, [r2, #9]
 800df6c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800df6e:	7dbb      	ldrb	r3, [r7, #22]
 800df70:	3330      	adds	r3, #48	; 0x30
 800df72:	b2da      	uxtb	r2, r3
 800df74:	68bb      	ldr	r3, [r7, #8]
 800df76:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800df78:	68bb      	ldr	r3, [r7, #8]
 800df7a:	3301      	adds	r3, #1
 800df7c:	223a      	movs	r2, #58	; 0x3a
 800df7e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	3302      	adds	r3, #2
 800df84:	222f      	movs	r2, #47	; 0x2f
 800df86:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800df88:	68bb      	ldr	r3, [r7, #8]
 800df8a:	3303      	adds	r3, #3
 800df8c:	2200      	movs	r2, #0
 800df8e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800df90:	2300      	movs	r3, #0
 800df92:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800df94:	7dfb      	ldrb	r3, [r7, #23]
}
 800df96:	4618      	mov	r0, r3
 800df98:	371c      	adds	r7, #28
 800df9a:	46bd      	mov	sp, r7
 800df9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa0:	4770      	bx	lr
 800dfa2:	bf00      	nop
 800dfa4:	2000105c 	.word	0x2000105c

0800dfa8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b082      	sub	sp, #8
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
 800dfb0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	6839      	ldr	r1, [r7, #0]
 800dfb6:	6878      	ldr	r0, [r7, #4]
 800dfb8:	f7ff ffaa 	bl	800df10 <FATFS_LinkDriverEx>
 800dfbc:	4603      	mov	r3, r0
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	3708      	adds	r7, #8
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}

0800dfc6 <__cvt>:
 800dfc6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dfca:	ec55 4b10 	vmov	r4, r5, d0
 800dfce:	2d00      	cmp	r5, #0
 800dfd0:	460e      	mov	r6, r1
 800dfd2:	4619      	mov	r1, r3
 800dfd4:	462b      	mov	r3, r5
 800dfd6:	bfbb      	ittet	lt
 800dfd8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dfdc:	461d      	movlt	r5, r3
 800dfde:	2300      	movge	r3, #0
 800dfe0:	232d      	movlt	r3, #45	; 0x2d
 800dfe2:	700b      	strb	r3, [r1, #0]
 800dfe4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dfe6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dfea:	4691      	mov	r9, r2
 800dfec:	f023 0820 	bic.w	r8, r3, #32
 800dff0:	bfbc      	itt	lt
 800dff2:	4622      	movlt	r2, r4
 800dff4:	4614      	movlt	r4, r2
 800dff6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dffa:	d005      	beq.n	800e008 <__cvt+0x42>
 800dffc:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e000:	d100      	bne.n	800e004 <__cvt+0x3e>
 800e002:	3601      	adds	r6, #1
 800e004:	2102      	movs	r1, #2
 800e006:	e000      	b.n	800e00a <__cvt+0x44>
 800e008:	2103      	movs	r1, #3
 800e00a:	ab03      	add	r3, sp, #12
 800e00c:	9301      	str	r3, [sp, #4]
 800e00e:	ab02      	add	r3, sp, #8
 800e010:	9300      	str	r3, [sp, #0]
 800e012:	ec45 4b10 	vmov	d0, r4, r5
 800e016:	4653      	mov	r3, sl
 800e018:	4632      	mov	r2, r6
 800e01a:	f000 ff8d 	bl	800ef38 <_dtoa_r>
 800e01e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e022:	4607      	mov	r7, r0
 800e024:	d102      	bne.n	800e02c <__cvt+0x66>
 800e026:	f019 0f01 	tst.w	r9, #1
 800e02a:	d022      	beq.n	800e072 <__cvt+0xac>
 800e02c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e030:	eb07 0906 	add.w	r9, r7, r6
 800e034:	d110      	bne.n	800e058 <__cvt+0x92>
 800e036:	783b      	ldrb	r3, [r7, #0]
 800e038:	2b30      	cmp	r3, #48	; 0x30
 800e03a:	d10a      	bne.n	800e052 <__cvt+0x8c>
 800e03c:	2200      	movs	r2, #0
 800e03e:	2300      	movs	r3, #0
 800e040:	4620      	mov	r0, r4
 800e042:	4629      	mov	r1, r5
 800e044:	f7f2 fd40 	bl	8000ac8 <__aeabi_dcmpeq>
 800e048:	b918      	cbnz	r0, 800e052 <__cvt+0x8c>
 800e04a:	f1c6 0601 	rsb	r6, r6, #1
 800e04e:	f8ca 6000 	str.w	r6, [sl]
 800e052:	f8da 3000 	ldr.w	r3, [sl]
 800e056:	4499      	add	r9, r3
 800e058:	2200      	movs	r2, #0
 800e05a:	2300      	movs	r3, #0
 800e05c:	4620      	mov	r0, r4
 800e05e:	4629      	mov	r1, r5
 800e060:	f7f2 fd32 	bl	8000ac8 <__aeabi_dcmpeq>
 800e064:	b108      	cbz	r0, 800e06a <__cvt+0xa4>
 800e066:	f8cd 900c 	str.w	r9, [sp, #12]
 800e06a:	2230      	movs	r2, #48	; 0x30
 800e06c:	9b03      	ldr	r3, [sp, #12]
 800e06e:	454b      	cmp	r3, r9
 800e070:	d307      	bcc.n	800e082 <__cvt+0xbc>
 800e072:	9b03      	ldr	r3, [sp, #12]
 800e074:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e076:	1bdb      	subs	r3, r3, r7
 800e078:	4638      	mov	r0, r7
 800e07a:	6013      	str	r3, [r2, #0]
 800e07c:	b004      	add	sp, #16
 800e07e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e082:	1c59      	adds	r1, r3, #1
 800e084:	9103      	str	r1, [sp, #12]
 800e086:	701a      	strb	r2, [r3, #0]
 800e088:	e7f0      	b.n	800e06c <__cvt+0xa6>

0800e08a <__exponent>:
 800e08a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e08c:	4603      	mov	r3, r0
 800e08e:	2900      	cmp	r1, #0
 800e090:	bfb8      	it	lt
 800e092:	4249      	neglt	r1, r1
 800e094:	f803 2b02 	strb.w	r2, [r3], #2
 800e098:	bfb4      	ite	lt
 800e09a:	222d      	movlt	r2, #45	; 0x2d
 800e09c:	222b      	movge	r2, #43	; 0x2b
 800e09e:	2909      	cmp	r1, #9
 800e0a0:	7042      	strb	r2, [r0, #1]
 800e0a2:	dd2a      	ble.n	800e0fa <__exponent+0x70>
 800e0a4:	f10d 0207 	add.w	r2, sp, #7
 800e0a8:	4617      	mov	r7, r2
 800e0aa:	260a      	movs	r6, #10
 800e0ac:	4694      	mov	ip, r2
 800e0ae:	fb91 f5f6 	sdiv	r5, r1, r6
 800e0b2:	fb06 1415 	mls	r4, r6, r5, r1
 800e0b6:	3430      	adds	r4, #48	; 0x30
 800e0b8:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800e0bc:	460c      	mov	r4, r1
 800e0be:	2c63      	cmp	r4, #99	; 0x63
 800e0c0:	f102 32ff 	add.w	r2, r2, #4294967295
 800e0c4:	4629      	mov	r1, r5
 800e0c6:	dcf1      	bgt.n	800e0ac <__exponent+0x22>
 800e0c8:	3130      	adds	r1, #48	; 0x30
 800e0ca:	f1ac 0402 	sub.w	r4, ip, #2
 800e0ce:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e0d2:	1c41      	adds	r1, r0, #1
 800e0d4:	4622      	mov	r2, r4
 800e0d6:	42ba      	cmp	r2, r7
 800e0d8:	d30a      	bcc.n	800e0f0 <__exponent+0x66>
 800e0da:	f10d 0209 	add.w	r2, sp, #9
 800e0de:	eba2 020c 	sub.w	r2, r2, ip
 800e0e2:	42bc      	cmp	r4, r7
 800e0e4:	bf88      	it	hi
 800e0e6:	2200      	movhi	r2, #0
 800e0e8:	4413      	add	r3, r2
 800e0ea:	1a18      	subs	r0, r3, r0
 800e0ec:	b003      	add	sp, #12
 800e0ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0f0:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e0f4:	f801 5f01 	strb.w	r5, [r1, #1]!
 800e0f8:	e7ed      	b.n	800e0d6 <__exponent+0x4c>
 800e0fa:	2330      	movs	r3, #48	; 0x30
 800e0fc:	3130      	adds	r1, #48	; 0x30
 800e0fe:	7083      	strb	r3, [r0, #2]
 800e100:	70c1      	strb	r1, [r0, #3]
 800e102:	1d03      	adds	r3, r0, #4
 800e104:	e7f1      	b.n	800e0ea <__exponent+0x60>
	...

0800e108 <_printf_float>:
 800e108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e10c:	ed2d 8b02 	vpush	{d8}
 800e110:	b08d      	sub	sp, #52	; 0x34
 800e112:	460c      	mov	r4, r1
 800e114:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e118:	4616      	mov	r6, r2
 800e11a:	461f      	mov	r7, r3
 800e11c:	4605      	mov	r5, r0
 800e11e:	f000 fe0d 	bl	800ed3c <_localeconv_r>
 800e122:	f8d0 a000 	ldr.w	sl, [r0]
 800e126:	4650      	mov	r0, sl
 800e128:	f7f2 f8a2 	bl	8000270 <strlen>
 800e12c:	2300      	movs	r3, #0
 800e12e:	930a      	str	r3, [sp, #40]	; 0x28
 800e130:	6823      	ldr	r3, [r4, #0]
 800e132:	9305      	str	r3, [sp, #20]
 800e134:	f8d8 3000 	ldr.w	r3, [r8]
 800e138:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e13c:	3307      	adds	r3, #7
 800e13e:	f023 0307 	bic.w	r3, r3, #7
 800e142:	f103 0208 	add.w	r2, r3, #8
 800e146:	f8c8 2000 	str.w	r2, [r8]
 800e14a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e14e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e152:	9307      	str	r3, [sp, #28]
 800e154:	f8cd 8018 	str.w	r8, [sp, #24]
 800e158:	ee08 0a10 	vmov	s16, r0
 800e15c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800e160:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e164:	4b9e      	ldr	r3, [pc, #632]	; (800e3e0 <_printf_float+0x2d8>)
 800e166:	f04f 32ff 	mov.w	r2, #4294967295
 800e16a:	f7f2 fcdf 	bl	8000b2c <__aeabi_dcmpun>
 800e16e:	bb88      	cbnz	r0, 800e1d4 <_printf_float+0xcc>
 800e170:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e174:	4b9a      	ldr	r3, [pc, #616]	; (800e3e0 <_printf_float+0x2d8>)
 800e176:	f04f 32ff 	mov.w	r2, #4294967295
 800e17a:	f7f2 fcb9 	bl	8000af0 <__aeabi_dcmple>
 800e17e:	bb48      	cbnz	r0, 800e1d4 <_printf_float+0xcc>
 800e180:	2200      	movs	r2, #0
 800e182:	2300      	movs	r3, #0
 800e184:	4640      	mov	r0, r8
 800e186:	4649      	mov	r1, r9
 800e188:	f7f2 fca8 	bl	8000adc <__aeabi_dcmplt>
 800e18c:	b110      	cbz	r0, 800e194 <_printf_float+0x8c>
 800e18e:	232d      	movs	r3, #45	; 0x2d
 800e190:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e194:	4a93      	ldr	r2, [pc, #588]	; (800e3e4 <_printf_float+0x2dc>)
 800e196:	4b94      	ldr	r3, [pc, #592]	; (800e3e8 <_printf_float+0x2e0>)
 800e198:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e19c:	bf94      	ite	ls
 800e19e:	4690      	movls	r8, r2
 800e1a0:	4698      	movhi	r8, r3
 800e1a2:	2303      	movs	r3, #3
 800e1a4:	6123      	str	r3, [r4, #16]
 800e1a6:	9b05      	ldr	r3, [sp, #20]
 800e1a8:	f023 0304 	bic.w	r3, r3, #4
 800e1ac:	6023      	str	r3, [r4, #0]
 800e1ae:	f04f 0900 	mov.w	r9, #0
 800e1b2:	9700      	str	r7, [sp, #0]
 800e1b4:	4633      	mov	r3, r6
 800e1b6:	aa0b      	add	r2, sp, #44	; 0x2c
 800e1b8:	4621      	mov	r1, r4
 800e1ba:	4628      	mov	r0, r5
 800e1bc:	f000 f9da 	bl	800e574 <_printf_common>
 800e1c0:	3001      	adds	r0, #1
 800e1c2:	f040 8090 	bne.w	800e2e6 <_printf_float+0x1de>
 800e1c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e1ca:	b00d      	add	sp, #52	; 0x34
 800e1cc:	ecbd 8b02 	vpop	{d8}
 800e1d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1d4:	4642      	mov	r2, r8
 800e1d6:	464b      	mov	r3, r9
 800e1d8:	4640      	mov	r0, r8
 800e1da:	4649      	mov	r1, r9
 800e1dc:	f7f2 fca6 	bl	8000b2c <__aeabi_dcmpun>
 800e1e0:	b140      	cbz	r0, 800e1f4 <_printf_float+0xec>
 800e1e2:	464b      	mov	r3, r9
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	bfbc      	itt	lt
 800e1e8:	232d      	movlt	r3, #45	; 0x2d
 800e1ea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e1ee:	4a7f      	ldr	r2, [pc, #508]	; (800e3ec <_printf_float+0x2e4>)
 800e1f0:	4b7f      	ldr	r3, [pc, #508]	; (800e3f0 <_printf_float+0x2e8>)
 800e1f2:	e7d1      	b.n	800e198 <_printf_float+0x90>
 800e1f4:	6863      	ldr	r3, [r4, #4]
 800e1f6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e1fa:	9206      	str	r2, [sp, #24]
 800e1fc:	1c5a      	adds	r2, r3, #1
 800e1fe:	d13f      	bne.n	800e280 <_printf_float+0x178>
 800e200:	2306      	movs	r3, #6
 800e202:	6063      	str	r3, [r4, #4]
 800e204:	9b05      	ldr	r3, [sp, #20]
 800e206:	6861      	ldr	r1, [r4, #4]
 800e208:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e20c:	2300      	movs	r3, #0
 800e20e:	9303      	str	r3, [sp, #12]
 800e210:	ab0a      	add	r3, sp, #40	; 0x28
 800e212:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e216:	ab09      	add	r3, sp, #36	; 0x24
 800e218:	ec49 8b10 	vmov	d0, r8, r9
 800e21c:	9300      	str	r3, [sp, #0]
 800e21e:	6022      	str	r2, [r4, #0]
 800e220:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e224:	4628      	mov	r0, r5
 800e226:	f7ff fece 	bl	800dfc6 <__cvt>
 800e22a:	9b06      	ldr	r3, [sp, #24]
 800e22c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e22e:	2b47      	cmp	r3, #71	; 0x47
 800e230:	4680      	mov	r8, r0
 800e232:	d108      	bne.n	800e246 <_printf_float+0x13e>
 800e234:	1cc8      	adds	r0, r1, #3
 800e236:	db02      	blt.n	800e23e <_printf_float+0x136>
 800e238:	6863      	ldr	r3, [r4, #4]
 800e23a:	4299      	cmp	r1, r3
 800e23c:	dd41      	ble.n	800e2c2 <_printf_float+0x1ba>
 800e23e:	f1ab 0302 	sub.w	r3, fp, #2
 800e242:	fa5f fb83 	uxtb.w	fp, r3
 800e246:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e24a:	d820      	bhi.n	800e28e <_printf_float+0x186>
 800e24c:	3901      	subs	r1, #1
 800e24e:	465a      	mov	r2, fp
 800e250:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e254:	9109      	str	r1, [sp, #36]	; 0x24
 800e256:	f7ff ff18 	bl	800e08a <__exponent>
 800e25a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e25c:	1813      	adds	r3, r2, r0
 800e25e:	2a01      	cmp	r2, #1
 800e260:	4681      	mov	r9, r0
 800e262:	6123      	str	r3, [r4, #16]
 800e264:	dc02      	bgt.n	800e26c <_printf_float+0x164>
 800e266:	6822      	ldr	r2, [r4, #0]
 800e268:	07d2      	lsls	r2, r2, #31
 800e26a:	d501      	bpl.n	800e270 <_printf_float+0x168>
 800e26c:	3301      	adds	r3, #1
 800e26e:	6123      	str	r3, [r4, #16]
 800e270:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e274:	2b00      	cmp	r3, #0
 800e276:	d09c      	beq.n	800e1b2 <_printf_float+0xaa>
 800e278:	232d      	movs	r3, #45	; 0x2d
 800e27a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e27e:	e798      	b.n	800e1b2 <_printf_float+0xaa>
 800e280:	9a06      	ldr	r2, [sp, #24]
 800e282:	2a47      	cmp	r2, #71	; 0x47
 800e284:	d1be      	bne.n	800e204 <_printf_float+0xfc>
 800e286:	2b00      	cmp	r3, #0
 800e288:	d1bc      	bne.n	800e204 <_printf_float+0xfc>
 800e28a:	2301      	movs	r3, #1
 800e28c:	e7b9      	b.n	800e202 <_printf_float+0xfa>
 800e28e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e292:	d118      	bne.n	800e2c6 <_printf_float+0x1be>
 800e294:	2900      	cmp	r1, #0
 800e296:	6863      	ldr	r3, [r4, #4]
 800e298:	dd0b      	ble.n	800e2b2 <_printf_float+0x1aa>
 800e29a:	6121      	str	r1, [r4, #16]
 800e29c:	b913      	cbnz	r3, 800e2a4 <_printf_float+0x19c>
 800e29e:	6822      	ldr	r2, [r4, #0]
 800e2a0:	07d0      	lsls	r0, r2, #31
 800e2a2:	d502      	bpl.n	800e2aa <_printf_float+0x1a2>
 800e2a4:	3301      	adds	r3, #1
 800e2a6:	440b      	add	r3, r1
 800e2a8:	6123      	str	r3, [r4, #16]
 800e2aa:	65a1      	str	r1, [r4, #88]	; 0x58
 800e2ac:	f04f 0900 	mov.w	r9, #0
 800e2b0:	e7de      	b.n	800e270 <_printf_float+0x168>
 800e2b2:	b913      	cbnz	r3, 800e2ba <_printf_float+0x1b2>
 800e2b4:	6822      	ldr	r2, [r4, #0]
 800e2b6:	07d2      	lsls	r2, r2, #31
 800e2b8:	d501      	bpl.n	800e2be <_printf_float+0x1b6>
 800e2ba:	3302      	adds	r3, #2
 800e2bc:	e7f4      	b.n	800e2a8 <_printf_float+0x1a0>
 800e2be:	2301      	movs	r3, #1
 800e2c0:	e7f2      	b.n	800e2a8 <_printf_float+0x1a0>
 800e2c2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e2c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e2c8:	4299      	cmp	r1, r3
 800e2ca:	db05      	blt.n	800e2d8 <_printf_float+0x1d0>
 800e2cc:	6823      	ldr	r3, [r4, #0]
 800e2ce:	6121      	str	r1, [r4, #16]
 800e2d0:	07d8      	lsls	r0, r3, #31
 800e2d2:	d5ea      	bpl.n	800e2aa <_printf_float+0x1a2>
 800e2d4:	1c4b      	adds	r3, r1, #1
 800e2d6:	e7e7      	b.n	800e2a8 <_printf_float+0x1a0>
 800e2d8:	2900      	cmp	r1, #0
 800e2da:	bfd4      	ite	le
 800e2dc:	f1c1 0202 	rsble	r2, r1, #2
 800e2e0:	2201      	movgt	r2, #1
 800e2e2:	4413      	add	r3, r2
 800e2e4:	e7e0      	b.n	800e2a8 <_printf_float+0x1a0>
 800e2e6:	6823      	ldr	r3, [r4, #0]
 800e2e8:	055a      	lsls	r2, r3, #21
 800e2ea:	d407      	bmi.n	800e2fc <_printf_float+0x1f4>
 800e2ec:	6923      	ldr	r3, [r4, #16]
 800e2ee:	4642      	mov	r2, r8
 800e2f0:	4631      	mov	r1, r6
 800e2f2:	4628      	mov	r0, r5
 800e2f4:	47b8      	blx	r7
 800e2f6:	3001      	adds	r0, #1
 800e2f8:	d12c      	bne.n	800e354 <_printf_float+0x24c>
 800e2fa:	e764      	b.n	800e1c6 <_printf_float+0xbe>
 800e2fc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e300:	f240 80e0 	bls.w	800e4c4 <_printf_float+0x3bc>
 800e304:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e308:	2200      	movs	r2, #0
 800e30a:	2300      	movs	r3, #0
 800e30c:	f7f2 fbdc 	bl	8000ac8 <__aeabi_dcmpeq>
 800e310:	2800      	cmp	r0, #0
 800e312:	d034      	beq.n	800e37e <_printf_float+0x276>
 800e314:	4a37      	ldr	r2, [pc, #220]	; (800e3f4 <_printf_float+0x2ec>)
 800e316:	2301      	movs	r3, #1
 800e318:	4631      	mov	r1, r6
 800e31a:	4628      	mov	r0, r5
 800e31c:	47b8      	blx	r7
 800e31e:	3001      	adds	r0, #1
 800e320:	f43f af51 	beq.w	800e1c6 <_printf_float+0xbe>
 800e324:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e328:	429a      	cmp	r2, r3
 800e32a:	db02      	blt.n	800e332 <_printf_float+0x22a>
 800e32c:	6823      	ldr	r3, [r4, #0]
 800e32e:	07d8      	lsls	r0, r3, #31
 800e330:	d510      	bpl.n	800e354 <_printf_float+0x24c>
 800e332:	ee18 3a10 	vmov	r3, s16
 800e336:	4652      	mov	r2, sl
 800e338:	4631      	mov	r1, r6
 800e33a:	4628      	mov	r0, r5
 800e33c:	47b8      	blx	r7
 800e33e:	3001      	adds	r0, #1
 800e340:	f43f af41 	beq.w	800e1c6 <_printf_float+0xbe>
 800e344:	f04f 0800 	mov.w	r8, #0
 800e348:	f104 091a 	add.w	r9, r4, #26
 800e34c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e34e:	3b01      	subs	r3, #1
 800e350:	4543      	cmp	r3, r8
 800e352:	dc09      	bgt.n	800e368 <_printf_float+0x260>
 800e354:	6823      	ldr	r3, [r4, #0]
 800e356:	079b      	lsls	r3, r3, #30
 800e358:	f100 8107 	bmi.w	800e56a <_printf_float+0x462>
 800e35c:	68e0      	ldr	r0, [r4, #12]
 800e35e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e360:	4298      	cmp	r0, r3
 800e362:	bfb8      	it	lt
 800e364:	4618      	movlt	r0, r3
 800e366:	e730      	b.n	800e1ca <_printf_float+0xc2>
 800e368:	2301      	movs	r3, #1
 800e36a:	464a      	mov	r2, r9
 800e36c:	4631      	mov	r1, r6
 800e36e:	4628      	mov	r0, r5
 800e370:	47b8      	blx	r7
 800e372:	3001      	adds	r0, #1
 800e374:	f43f af27 	beq.w	800e1c6 <_printf_float+0xbe>
 800e378:	f108 0801 	add.w	r8, r8, #1
 800e37c:	e7e6      	b.n	800e34c <_printf_float+0x244>
 800e37e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e380:	2b00      	cmp	r3, #0
 800e382:	dc39      	bgt.n	800e3f8 <_printf_float+0x2f0>
 800e384:	4a1b      	ldr	r2, [pc, #108]	; (800e3f4 <_printf_float+0x2ec>)
 800e386:	2301      	movs	r3, #1
 800e388:	4631      	mov	r1, r6
 800e38a:	4628      	mov	r0, r5
 800e38c:	47b8      	blx	r7
 800e38e:	3001      	adds	r0, #1
 800e390:	f43f af19 	beq.w	800e1c6 <_printf_float+0xbe>
 800e394:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e398:	4313      	orrs	r3, r2
 800e39a:	d102      	bne.n	800e3a2 <_printf_float+0x29a>
 800e39c:	6823      	ldr	r3, [r4, #0]
 800e39e:	07d9      	lsls	r1, r3, #31
 800e3a0:	d5d8      	bpl.n	800e354 <_printf_float+0x24c>
 800e3a2:	ee18 3a10 	vmov	r3, s16
 800e3a6:	4652      	mov	r2, sl
 800e3a8:	4631      	mov	r1, r6
 800e3aa:	4628      	mov	r0, r5
 800e3ac:	47b8      	blx	r7
 800e3ae:	3001      	adds	r0, #1
 800e3b0:	f43f af09 	beq.w	800e1c6 <_printf_float+0xbe>
 800e3b4:	f04f 0900 	mov.w	r9, #0
 800e3b8:	f104 0a1a 	add.w	sl, r4, #26
 800e3bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3be:	425b      	negs	r3, r3
 800e3c0:	454b      	cmp	r3, r9
 800e3c2:	dc01      	bgt.n	800e3c8 <_printf_float+0x2c0>
 800e3c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e3c6:	e792      	b.n	800e2ee <_printf_float+0x1e6>
 800e3c8:	2301      	movs	r3, #1
 800e3ca:	4652      	mov	r2, sl
 800e3cc:	4631      	mov	r1, r6
 800e3ce:	4628      	mov	r0, r5
 800e3d0:	47b8      	blx	r7
 800e3d2:	3001      	adds	r0, #1
 800e3d4:	f43f aef7 	beq.w	800e1c6 <_printf_float+0xbe>
 800e3d8:	f109 0901 	add.w	r9, r9, #1
 800e3dc:	e7ee      	b.n	800e3bc <_printf_float+0x2b4>
 800e3de:	bf00      	nop
 800e3e0:	7fefffff 	.word	0x7fefffff
 800e3e4:	080141d0 	.word	0x080141d0
 800e3e8:	080141d4 	.word	0x080141d4
 800e3ec:	080141d8 	.word	0x080141d8
 800e3f0:	080141dc 	.word	0x080141dc
 800e3f4:	080141e0 	.word	0x080141e0
 800e3f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e3fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e3fc:	429a      	cmp	r2, r3
 800e3fe:	bfa8      	it	ge
 800e400:	461a      	movge	r2, r3
 800e402:	2a00      	cmp	r2, #0
 800e404:	4691      	mov	r9, r2
 800e406:	dc37      	bgt.n	800e478 <_printf_float+0x370>
 800e408:	f04f 0b00 	mov.w	fp, #0
 800e40c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e410:	f104 021a 	add.w	r2, r4, #26
 800e414:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e416:	9305      	str	r3, [sp, #20]
 800e418:	eba3 0309 	sub.w	r3, r3, r9
 800e41c:	455b      	cmp	r3, fp
 800e41e:	dc33      	bgt.n	800e488 <_printf_float+0x380>
 800e420:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e424:	429a      	cmp	r2, r3
 800e426:	db3b      	blt.n	800e4a0 <_printf_float+0x398>
 800e428:	6823      	ldr	r3, [r4, #0]
 800e42a:	07da      	lsls	r2, r3, #31
 800e42c:	d438      	bmi.n	800e4a0 <_printf_float+0x398>
 800e42e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e432:	eba2 0903 	sub.w	r9, r2, r3
 800e436:	9b05      	ldr	r3, [sp, #20]
 800e438:	1ad2      	subs	r2, r2, r3
 800e43a:	4591      	cmp	r9, r2
 800e43c:	bfa8      	it	ge
 800e43e:	4691      	movge	r9, r2
 800e440:	f1b9 0f00 	cmp.w	r9, #0
 800e444:	dc35      	bgt.n	800e4b2 <_printf_float+0x3aa>
 800e446:	f04f 0800 	mov.w	r8, #0
 800e44a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e44e:	f104 0a1a 	add.w	sl, r4, #26
 800e452:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e456:	1a9b      	subs	r3, r3, r2
 800e458:	eba3 0309 	sub.w	r3, r3, r9
 800e45c:	4543      	cmp	r3, r8
 800e45e:	f77f af79 	ble.w	800e354 <_printf_float+0x24c>
 800e462:	2301      	movs	r3, #1
 800e464:	4652      	mov	r2, sl
 800e466:	4631      	mov	r1, r6
 800e468:	4628      	mov	r0, r5
 800e46a:	47b8      	blx	r7
 800e46c:	3001      	adds	r0, #1
 800e46e:	f43f aeaa 	beq.w	800e1c6 <_printf_float+0xbe>
 800e472:	f108 0801 	add.w	r8, r8, #1
 800e476:	e7ec      	b.n	800e452 <_printf_float+0x34a>
 800e478:	4613      	mov	r3, r2
 800e47a:	4631      	mov	r1, r6
 800e47c:	4642      	mov	r2, r8
 800e47e:	4628      	mov	r0, r5
 800e480:	47b8      	blx	r7
 800e482:	3001      	adds	r0, #1
 800e484:	d1c0      	bne.n	800e408 <_printf_float+0x300>
 800e486:	e69e      	b.n	800e1c6 <_printf_float+0xbe>
 800e488:	2301      	movs	r3, #1
 800e48a:	4631      	mov	r1, r6
 800e48c:	4628      	mov	r0, r5
 800e48e:	9205      	str	r2, [sp, #20]
 800e490:	47b8      	blx	r7
 800e492:	3001      	adds	r0, #1
 800e494:	f43f ae97 	beq.w	800e1c6 <_printf_float+0xbe>
 800e498:	9a05      	ldr	r2, [sp, #20]
 800e49a:	f10b 0b01 	add.w	fp, fp, #1
 800e49e:	e7b9      	b.n	800e414 <_printf_float+0x30c>
 800e4a0:	ee18 3a10 	vmov	r3, s16
 800e4a4:	4652      	mov	r2, sl
 800e4a6:	4631      	mov	r1, r6
 800e4a8:	4628      	mov	r0, r5
 800e4aa:	47b8      	blx	r7
 800e4ac:	3001      	adds	r0, #1
 800e4ae:	d1be      	bne.n	800e42e <_printf_float+0x326>
 800e4b0:	e689      	b.n	800e1c6 <_printf_float+0xbe>
 800e4b2:	9a05      	ldr	r2, [sp, #20]
 800e4b4:	464b      	mov	r3, r9
 800e4b6:	4442      	add	r2, r8
 800e4b8:	4631      	mov	r1, r6
 800e4ba:	4628      	mov	r0, r5
 800e4bc:	47b8      	blx	r7
 800e4be:	3001      	adds	r0, #1
 800e4c0:	d1c1      	bne.n	800e446 <_printf_float+0x33e>
 800e4c2:	e680      	b.n	800e1c6 <_printf_float+0xbe>
 800e4c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e4c6:	2a01      	cmp	r2, #1
 800e4c8:	dc01      	bgt.n	800e4ce <_printf_float+0x3c6>
 800e4ca:	07db      	lsls	r3, r3, #31
 800e4cc:	d53a      	bpl.n	800e544 <_printf_float+0x43c>
 800e4ce:	2301      	movs	r3, #1
 800e4d0:	4642      	mov	r2, r8
 800e4d2:	4631      	mov	r1, r6
 800e4d4:	4628      	mov	r0, r5
 800e4d6:	47b8      	blx	r7
 800e4d8:	3001      	adds	r0, #1
 800e4da:	f43f ae74 	beq.w	800e1c6 <_printf_float+0xbe>
 800e4de:	ee18 3a10 	vmov	r3, s16
 800e4e2:	4652      	mov	r2, sl
 800e4e4:	4631      	mov	r1, r6
 800e4e6:	4628      	mov	r0, r5
 800e4e8:	47b8      	blx	r7
 800e4ea:	3001      	adds	r0, #1
 800e4ec:	f43f ae6b 	beq.w	800e1c6 <_printf_float+0xbe>
 800e4f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800e4fc:	f7f2 fae4 	bl	8000ac8 <__aeabi_dcmpeq>
 800e500:	b9d8      	cbnz	r0, 800e53a <_printf_float+0x432>
 800e502:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e506:	f108 0201 	add.w	r2, r8, #1
 800e50a:	4631      	mov	r1, r6
 800e50c:	4628      	mov	r0, r5
 800e50e:	47b8      	blx	r7
 800e510:	3001      	adds	r0, #1
 800e512:	d10e      	bne.n	800e532 <_printf_float+0x42a>
 800e514:	e657      	b.n	800e1c6 <_printf_float+0xbe>
 800e516:	2301      	movs	r3, #1
 800e518:	4652      	mov	r2, sl
 800e51a:	4631      	mov	r1, r6
 800e51c:	4628      	mov	r0, r5
 800e51e:	47b8      	blx	r7
 800e520:	3001      	adds	r0, #1
 800e522:	f43f ae50 	beq.w	800e1c6 <_printf_float+0xbe>
 800e526:	f108 0801 	add.w	r8, r8, #1
 800e52a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e52c:	3b01      	subs	r3, #1
 800e52e:	4543      	cmp	r3, r8
 800e530:	dcf1      	bgt.n	800e516 <_printf_float+0x40e>
 800e532:	464b      	mov	r3, r9
 800e534:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e538:	e6da      	b.n	800e2f0 <_printf_float+0x1e8>
 800e53a:	f04f 0800 	mov.w	r8, #0
 800e53e:	f104 0a1a 	add.w	sl, r4, #26
 800e542:	e7f2      	b.n	800e52a <_printf_float+0x422>
 800e544:	2301      	movs	r3, #1
 800e546:	4642      	mov	r2, r8
 800e548:	e7df      	b.n	800e50a <_printf_float+0x402>
 800e54a:	2301      	movs	r3, #1
 800e54c:	464a      	mov	r2, r9
 800e54e:	4631      	mov	r1, r6
 800e550:	4628      	mov	r0, r5
 800e552:	47b8      	blx	r7
 800e554:	3001      	adds	r0, #1
 800e556:	f43f ae36 	beq.w	800e1c6 <_printf_float+0xbe>
 800e55a:	f108 0801 	add.w	r8, r8, #1
 800e55e:	68e3      	ldr	r3, [r4, #12]
 800e560:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e562:	1a5b      	subs	r3, r3, r1
 800e564:	4543      	cmp	r3, r8
 800e566:	dcf0      	bgt.n	800e54a <_printf_float+0x442>
 800e568:	e6f8      	b.n	800e35c <_printf_float+0x254>
 800e56a:	f04f 0800 	mov.w	r8, #0
 800e56e:	f104 0919 	add.w	r9, r4, #25
 800e572:	e7f4      	b.n	800e55e <_printf_float+0x456>

0800e574 <_printf_common>:
 800e574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e578:	4616      	mov	r6, r2
 800e57a:	4699      	mov	r9, r3
 800e57c:	688a      	ldr	r2, [r1, #8]
 800e57e:	690b      	ldr	r3, [r1, #16]
 800e580:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e584:	4293      	cmp	r3, r2
 800e586:	bfb8      	it	lt
 800e588:	4613      	movlt	r3, r2
 800e58a:	6033      	str	r3, [r6, #0]
 800e58c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e590:	4607      	mov	r7, r0
 800e592:	460c      	mov	r4, r1
 800e594:	b10a      	cbz	r2, 800e59a <_printf_common+0x26>
 800e596:	3301      	adds	r3, #1
 800e598:	6033      	str	r3, [r6, #0]
 800e59a:	6823      	ldr	r3, [r4, #0]
 800e59c:	0699      	lsls	r1, r3, #26
 800e59e:	bf42      	ittt	mi
 800e5a0:	6833      	ldrmi	r3, [r6, #0]
 800e5a2:	3302      	addmi	r3, #2
 800e5a4:	6033      	strmi	r3, [r6, #0]
 800e5a6:	6825      	ldr	r5, [r4, #0]
 800e5a8:	f015 0506 	ands.w	r5, r5, #6
 800e5ac:	d106      	bne.n	800e5bc <_printf_common+0x48>
 800e5ae:	f104 0a19 	add.w	sl, r4, #25
 800e5b2:	68e3      	ldr	r3, [r4, #12]
 800e5b4:	6832      	ldr	r2, [r6, #0]
 800e5b6:	1a9b      	subs	r3, r3, r2
 800e5b8:	42ab      	cmp	r3, r5
 800e5ba:	dc26      	bgt.n	800e60a <_printf_common+0x96>
 800e5bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e5c0:	1e13      	subs	r3, r2, #0
 800e5c2:	6822      	ldr	r2, [r4, #0]
 800e5c4:	bf18      	it	ne
 800e5c6:	2301      	movne	r3, #1
 800e5c8:	0692      	lsls	r2, r2, #26
 800e5ca:	d42b      	bmi.n	800e624 <_printf_common+0xb0>
 800e5cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e5d0:	4649      	mov	r1, r9
 800e5d2:	4638      	mov	r0, r7
 800e5d4:	47c0      	blx	r8
 800e5d6:	3001      	adds	r0, #1
 800e5d8:	d01e      	beq.n	800e618 <_printf_common+0xa4>
 800e5da:	6823      	ldr	r3, [r4, #0]
 800e5dc:	6922      	ldr	r2, [r4, #16]
 800e5de:	f003 0306 	and.w	r3, r3, #6
 800e5e2:	2b04      	cmp	r3, #4
 800e5e4:	bf02      	ittt	eq
 800e5e6:	68e5      	ldreq	r5, [r4, #12]
 800e5e8:	6833      	ldreq	r3, [r6, #0]
 800e5ea:	1aed      	subeq	r5, r5, r3
 800e5ec:	68a3      	ldr	r3, [r4, #8]
 800e5ee:	bf0c      	ite	eq
 800e5f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e5f4:	2500      	movne	r5, #0
 800e5f6:	4293      	cmp	r3, r2
 800e5f8:	bfc4      	itt	gt
 800e5fa:	1a9b      	subgt	r3, r3, r2
 800e5fc:	18ed      	addgt	r5, r5, r3
 800e5fe:	2600      	movs	r6, #0
 800e600:	341a      	adds	r4, #26
 800e602:	42b5      	cmp	r5, r6
 800e604:	d11a      	bne.n	800e63c <_printf_common+0xc8>
 800e606:	2000      	movs	r0, #0
 800e608:	e008      	b.n	800e61c <_printf_common+0xa8>
 800e60a:	2301      	movs	r3, #1
 800e60c:	4652      	mov	r2, sl
 800e60e:	4649      	mov	r1, r9
 800e610:	4638      	mov	r0, r7
 800e612:	47c0      	blx	r8
 800e614:	3001      	adds	r0, #1
 800e616:	d103      	bne.n	800e620 <_printf_common+0xac>
 800e618:	f04f 30ff 	mov.w	r0, #4294967295
 800e61c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e620:	3501      	adds	r5, #1
 800e622:	e7c6      	b.n	800e5b2 <_printf_common+0x3e>
 800e624:	18e1      	adds	r1, r4, r3
 800e626:	1c5a      	adds	r2, r3, #1
 800e628:	2030      	movs	r0, #48	; 0x30
 800e62a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e62e:	4422      	add	r2, r4
 800e630:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e634:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e638:	3302      	adds	r3, #2
 800e63a:	e7c7      	b.n	800e5cc <_printf_common+0x58>
 800e63c:	2301      	movs	r3, #1
 800e63e:	4622      	mov	r2, r4
 800e640:	4649      	mov	r1, r9
 800e642:	4638      	mov	r0, r7
 800e644:	47c0      	blx	r8
 800e646:	3001      	adds	r0, #1
 800e648:	d0e6      	beq.n	800e618 <_printf_common+0xa4>
 800e64a:	3601      	adds	r6, #1
 800e64c:	e7d9      	b.n	800e602 <_printf_common+0x8e>
	...

0800e650 <_printf_i>:
 800e650:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e654:	7e0f      	ldrb	r7, [r1, #24]
 800e656:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e658:	2f78      	cmp	r7, #120	; 0x78
 800e65a:	4691      	mov	r9, r2
 800e65c:	4680      	mov	r8, r0
 800e65e:	460c      	mov	r4, r1
 800e660:	469a      	mov	sl, r3
 800e662:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e666:	d807      	bhi.n	800e678 <_printf_i+0x28>
 800e668:	2f62      	cmp	r7, #98	; 0x62
 800e66a:	d80a      	bhi.n	800e682 <_printf_i+0x32>
 800e66c:	2f00      	cmp	r7, #0
 800e66e:	f000 80d4 	beq.w	800e81a <_printf_i+0x1ca>
 800e672:	2f58      	cmp	r7, #88	; 0x58
 800e674:	f000 80c0 	beq.w	800e7f8 <_printf_i+0x1a8>
 800e678:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e67c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e680:	e03a      	b.n	800e6f8 <_printf_i+0xa8>
 800e682:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e686:	2b15      	cmp	r3, #21
 800e688:	d8f6      	bhi.n	800e678 <_printf_i+0x28>
 800e68a:	a101      	add	r1, pc, #4	; (adr r1, 800e690 <_printf_i+0x40>)
 800e68c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e690:	0800e6e9 	.word	0x0800e6e9
 800e694:	0800e6fd 	.word	0x0800e6fd
 800e698:	0800e679 	.word	0x0800e679
 800e69c:	0800e679 	.word	0x0800e679
 800e6a0:	0800e679 	.word	0x0800e679
 800e6a4:	0800e679 	.word	0x0800e679
 800e6a8:	0800e6fd 	.word	0x0800e6fd
 800e6ac:	0800e679 	.word	0x0800e679
 800e6b0:	0800e679 	.word	0x0800e679
 800e6b4:	0800e679 	.word	0x0800e679
 800e6b8:	0800e679 	.word	0x0800e679
 800e6bc:	0800e801 	.word	0x0800e801
 800e6c0:	0800e729 	.word	0x0800e729
 800e6c4:	0800e7bb 	.word	0x0800e7bb
 800e6c8:	0800e679 	.word	0x0800e679
 800e6cc:	0800e679 	.word	0x0800e679
 800e6d0:	0800e823 	.word	0x0800e823
 800e6d4:	0800e679 	.word	0x0800e679
 800e6d8:	0800e729 	.word	0x0800e729
 800e6dc:	0800e679 	.word	0x0800e679
 800e6e0:	0800e679 	.word	0x0800e679
 800e6e4:	0800e7c3 	.word	0x0800e7c3
 800e6e8:	682b      	ldr	r3, [r5, #0]
 800e6ea:	1d1a      	adds	r2, r3, #4
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	602a      	str	r2, [r5, #0]
 800e6f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e6f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e6f8:	2301      	movs	r3, #1
 800e6fa:	e09f      	b.n	800e83c <_printf_i+0x1ec>
 800e6fc:	6820      	ldr	r0, [r4, #0]
 800e6fe:	682b      	ldr	r3, [r5, #0]
 800e700:	0607      	lsls	r7, r0, #24
 800e702:	f103 0104 	add.w	r1, r3, #4
 800e706:	6029      	str	r1, [r5, #0]
 800e708:	d501      	bpl.n	800e70e <_printf_i+0xbe>
 800e70a:	681e      	ldr	r6, [r3, #0]
 800e70c:	e003      	b.n	800e716 <_printf_i+0xc6>
 800e70e:	0646      	lsls	r6, r0, #25
 800e710:	d5fb      	bpl.n	800e70a <_printf_i+0xba>
 800e712:	f9b3 6000 	ldrsh.w	r6, [r3]
 800e716:	2e00      	cmp	r6, #0
 800e718:	da03      	bge.n	800e722 <_printf_i+0xd2>
 800e71a:	232d      	movs	r3, #45	; 0x2d
 800e71c:	4276      	negs	r6, r6
 800e71e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e722:	485a      	ldr	r0, [pc, #360]	; (800e88c <_printf_i+0x23c>)
 800e724:	230a      	movs	r3, #10
 800e726:	e012      	b.n	800e74e <_printf_i+0xfe>
 800e728:	682b      	ldr	r3, [r5, #0]
 800e72a:	6820      	ldr	r0, [r4, #0]
 800e72c:	1d19      	adds	r1, r3, #4
 800e72e:	6029      	str	r1, [r5, #0]
 800e730:	0605      	lsls	r5, r0, #24
 800e732:	d501      	bpl.n	800e738 <_printf_i+0xe8>
 800e734:	681e      	ldr	r6, [r3, #0]
 800e736:	e002      	b.n	800e73e <_printf_i+0xee>
 800e738:	0641      	lsls	r1, r0, #25
 800e73a:	d5fb      	bpl.n	800e734 <_printf_i+0xe4>
 800e73c:	881e      	ldrh	r6, [r3, #0]
 800e73e:	4853      	ldr	r0, [pc, #332]	; (800e88c <_printf_i+0x23c>)
 800e740:	2f6f      	cmp	r7, #111	; 0x6f
 800e742:	bf0c      	ite	eq
 800e744:	2308      	moveq	r3, #8
 800e746:	230a      	movne	r3, #10
 800e748:	2100      	movs	r1, #0
 800e74a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e74e:	6865      	ldr	r5, [r4, #4]
 800e750:	60a5      	str	r5, [r4, #8]
 800e752:	2d00      	cmp	r5, #0
 800e754:	bfa2      	ittt	ge
 800e756:	6821      	ldrge	r1, [r4, #0]
 800e758:	f021 0104 	bicge.w	r1, r1, #4
 800e75c:	6021      	strge	r1, [r4, #0]
 800e75e:	b90e      	cbnz	r6, 800e764 <_printf_i+0x114>
 800e760:	2d00      	cmp	r5, #0
 800e762:	d04b      	beq.n	800e7fc <_printf_i+0x1ac>
 800e764:	4615      	mov	r5, r2
 800e766:	fbb6 f1f3 	udiv	r1, r6, r3
 800e76a:	fb03 6711 	mls	r7, r3, r1, r6
 800e76e:	5dc7      	ldrb	r7, [r0, r7]
 800e770:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e774:	4637      	mov	r7, r6
 800e776:	42bb      	cmp	r3, r7
 800e778:	460e      	mov	r6, r1
 800e77a:	d9f4      	bls.n	800e766 <_printf_i+0x116>
 800e77c:	2b08      	cmp	r3, #8
 800e77e:	d10b      	bne.n	800e798 <_printf_i+0x148>
 800e780:	6823      	ldr	r3, [r4, #0]
 800e782:	07de      	lsls	r6, r3, #31
 800e784:	d508      	bpl.n	800e798 <_printf_i+0x148>
 800e786:	6923      	ldr	r3, [r4, #16]
 800e788:	6861      	ldr	r1, [r4, #4]
 800e78a:	4299      	cmp	r1, r3
 800e78c:	bfde      	ittt	le
 800e78e:	2330      	movle	r3, #48	; 0x30
 800e790:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e794:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e798:	1b52      	subs	r2, r2, r5
 800e79a:	6122      	str	r2, [r4, #16]
 800e79c:	f8cd a000 	str.w	sl, [sp]
 800e7a0:	464b      	mov	r3, r9
 800e7a2:	aa03      	add	r2, sp, #12
 800e7a4:	4621      	mov	r1, r4
 800e7a6:	4640      	mov	r0, r8
 800e7a8:	f7ff fee4 	bl	800e574 <_printf_common>
 800e7ac:	3001      	adds	r0, #1
 800e7ae:	d14a      	bne.n	800e846 <_printf_i+0x1f6>
 800e7b0:	f04f 30ff 	mov.w	r0, #4294967295
 800e7b4:	b004      	add	sp, #16
 800e7b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7ba:	6823      	ldr	r3, [r4, #0]
 800e7bc:	f043 0320 	orr.w	r3, r3, #32
 800e7c0:	6023      	str	r3, [r4, #0]
 800e7c2:	4833      	ldr	r0, [pc, #204]	; (800e890 <_printf_i+0x240>)
 800e7c4:	2778      	movs	r7, #120	; 0x78
 800e7c6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e7ca:	6823      	ldr	r3, [r4, #0]
 800e7cc:	6829      	ldr	r1, [r5, #0]
 800e7ce:	061f      	lsls	r7, r3, #24
 800e7d0:	f851 6b04 	ldr.w	r6, [r1], #4
 800e7d4:	d402      	bmi.n	800e7dc <_printf_i+0x18c>
 800e7d6:	065f      	lsls	r7, r3, #25
 800e7d8:	bf48      	it	mi
 800e7da:	b2b6      	uxthmi	r6, r6
 800e7dc:	07df      	lsls	r7, r3, #31
 800e7de:	bf48      	it	mi
 800e7e0:	f043 0320 	orrmi.w	r3, r3, #32
 800e7e4:	6029      	str	r1, [r5, #0]
 800e7e6:	bf48      	it	mi
 800e7e8:	6023      	strmi	r3, [r4, #0]
 800e7ea:	b91e      	cbnz	r6, 800e7f4 <_printf_i+0x1a4>
 800e7ec:	6823      	ldr	r3, [r4, #0]
 800e7ee:	f023 0320 	bic.w	r3, r3, #32
 800e7f2:	6023      	str	r3, [r4, #0]
 800e7f4:	2310      	movs	r3, #16
 800e7f6:	e7a7      	b.n	800e748 <_printf_i+0xf8>
 800e7f8:	4824      	ldr	r0, [pc, #144]	; (800e88c <_printf_i+0x23c>)
 800e7fa:	e7e4      	b.n	800e7c6 <_printf_i+0x176>
 800e7fc:	4615      	mov	r5, r2
 800e7fe:	e7bd      	b.n	800e77c <_printf_i+0x12c>
 800e800:	682b      	ldr	r3, [r5, #0]
 800e802:	6826      	ldr	r6, [r4, #0]
 800e804:	6961      	ldr	r1, [r4, #20]
 800e806:	1d18      	adds	r0, r3, #4
 800e808:	6028      	str	r0, [r5, #0]
 800e80a:	0635      	lsls	r5, r6, #24
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	d501      	bpl.n	800e814 <_printf_i+0x1c4>
 800e810:	6019      	str	r1, [r3, #0]
 800e812:	e002      	b.n	800e81a <_printf_i+0x1ca>
 800e814:	0670      	lsls	r0, r6, #25
 800e816:	d5fb      	bpl.n	800e810 <_printf_i+0x1c0>
 800e818:	8019      	strh	r1, [r3, #0]
 800e81a:	2300      	movs	r3, #0
 800e81c:	6123      	str	r3, [r4, #16]
 800e81e:	4615      	mov	r5, r2
 800e820:	e7bc      	b.n	800e79c <_printf_i+0x14c>
 800e822:	682b      	ldr	r3, [r5, #0]
 800e824:	1d1a      	adds	r2, r3, #4
 800e826:	602a      	str	r2, [r5, #0]
 800e828:	681d      	ldr	r5, [r3, #0]
 800e82a:	6862      	ldr	r2, [r4, #4]
 800e82c:	2100      	movs	r1, #0
 800e82e:	4628      	mov	r0, r5
 800e830:	f7f1 fcce 	bl	80001d0 <memchr>
 800e834:	b108      	cbz	r0, 800e83a <_printf_i+0x1ea>
 800e836:	1b40      	subs	r0, r0, r5
 800e838:	6060      	str	r0, [r4, #4]
 800e83a:	6863      	ldr	r3, [r4, #4]
 800e83c:	6123      	str	r3, [r4, #16]
 800e83e:	2300      	movs	r3, #0
 800e840:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e844:	e7aa      	b.n	800e79c <_printf_i+0x14c>
 800e846:	6923      	ldr	r3, [r4, #16]
 800e848:	462a      	mov	r2, r5
 800e84a:	4649      	mov	r1, r9
 800e84c:	4640      	mov	r0, r8
 800e84e:	47d0      	blx	sl
 800e850:	3001      	adds	r0, #1
 800e852:	d0ad      	beq.n	800e7b0 <_printf_i+0x160>
 800e854:	6823      	ldr	r3, [r4, #0]
 800e856:	079b      	lsls	r3, r3, #30
 800e858:	d413      	bmi.n	800e882 <_printf_i+0x232>
 800e85a:	68e0      	ldr	r0, [r4, #12]
 800e85c:	9b03      	ldr	r3, [sp, #12]
 800e85e:	4298      	cmp	r0, r3
 800e860:	bfb8      	it	lt
 800e862:	4618      	movlt	r0, r3
 800e864:	e7a6      	b.n	800e7b4 <_printf_i+0x164>
 800e866:	2301      	movs	r3, #1
 800e868:	4632      	mov	r2, r6
 800e86a:	4649      	mov	r1, r9
 800e86c:	4640      	mov	r0, r8
 800e86e:	47d0      	blx	sl
 800e870:	3001      	adds	r0, #1
 800e872:	d09d      	beq.n	800e7b0 <_printf_i+0x160>
 800e874:	3501      	adds	r5, #1
 800e876:	68e3      	ldr	r3, [r4, #12]
 800e878:	9903      	ldr	r1, [sp, #12]
 800e87a:	1a5b      	subs	r3, r3, r1
 800e87c:	42ab      	cmp	r3, r5
 800e87e:	dcf2      	bgt.n	800e866 <_printf_i+0x216>
 800e880:	e7eb      	b.n	800e85a <_printf_i+0x20a>
 800e882:	2500      	movs	r5, #0
 800e884:	f104 0619 	add.w	r6, r4, #25
 800e888:	e7f5      	b.n	800e876 <_printf_i+0x226>
 800e88a:	bf00      	nop
 800e88c:	080141e2 	.word	0x080141e2
 800e890:	080141f3 	.word	0x080141f3

0800e894 <std>:
 800e894:	2300      	movs	r3, #0
 800e896:	b510      	push	{r4, lr}
 800e898:	4604      	mov	r4, r0
 800e89a:	e9c0 3300 	strd	r3, r3, [r0]
 800e89e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e8a2:	6083      	str	r3, [r0, #8]
 800e8a4:	8181      	strh	r1, [r0, #12]
 800e8a6:	6643      	str	r3, [r0, #100]	; 0x64
 800e8a8:	81c2      	strh	r2, [r0, #14]
 800e8aa:	6183      	str	r3, [r0, #24]
 800e8ac:	4619      	mov	r1, r3
 800e8ae:	2208      	movs	r2, #8
 800e8b0:	305c      	adds	r0, #92	; 0x5c
 800e8b2:	f000 fa27 	bl	800ed04 <memset>
 800e8b6:	4b05      	ldr	r3, [pc, #20]	; (800e8cc <std+0x38>)
 800e8b8:	6263      	str	r3, [r4, #36]	; 0x24
 800e8ba:	4b05      	ldr	r3, [pc, #20]	; (800e8d0 <std+0x3c>)
 800e8bc:	62a3      	str	r3, [r4, #40]	; 0x28
 800e8be:	4b05      	ldr	r3, [pc, #20]	; (800e8d4 <std+0x40>)
 800e8c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e8c2:	4b05      	ldr	r3, [pc, #20]	; (800e8d8 <std+0x44>)
 800e8c4:	6224      	str	r4, [r4, #32]
 800e8c6:	6323      	str	r3, [r4, #48]	; 0x30
 800e8c8:	bd10      	pop	{r4, pc}
 800e8ca:	bf00      	nop
 800e8cc:	0800eb55 	.word	0x0800eb55
 800e8d0:	0800eb77 	.word	0x0800eb77
 800e8d4:	0800ebaf 	.word	0x0800ebaf
 800e8d8:	0800ebd3 	.word	0x0800ebd3

0800e8dc <stdio_exit_handler>:
 800e8dc:	4a02      	ldr	r2, [pc, #8]	; (800e8e8 <stdio_exit_handler+0xc>)
 800e8de:	4903      	ldr	r1, [pc, #12]	; (800e8ec <stdio_exit_handler+0x10>)
 800e8e0:	4803      	ldr	r0, [pc, #12]	; (800e8f0 <stdio_exit_handler+0x14>)
 800e8e2:	f000 b869 	b.w	800e9b8 <_fwalk_sglue>
 800e8e6:	bf00      	nop
 800e8e8:	2000001c 	.word	0x2000001c
 800e8ec:	080107d1 	.word	0x080107d1
 800e8f0:	20000028 	.word	0x20000028

0800e8f4 <cleanup_stdio>:
 800e8f4:	6841      	ldr	r1, [r0, #4]
 800e8f6:	4b0c      	ldr	r3, [pc, #48]	; (800e928 <cleanup_stdio+0x34>)
 800e8f8:	4299      	cmp	r1, r3
 800e8fa:	b510      	push	{r4, lr}
 800e8fc:	4604      	mov	r4, r0
 800e8fe:	d001      	beq.n	800e904 <cleanup_stdio+0x10>
 800e900:	f001 ff66 	bl	80107d0 <_fflush_r>
 800e904:	68a1      	ldr	r1, [r4, #8]
 800e906:	4b09      	ldr	r3, [pc, #36]	; (800e92c <cleanup_stdio+0x38>)
 800e908:	4299      	cmp	r1, r3
 800e90a:	d002      	beq.n	800e912 <cleanup_stdio+0x1e>
 800e90c:	4620      	mov	r0, r4
 800e90e:	f001 ff5f 	bl	80107d0 <_fflush_r>
 800e912:	68e1      	ldr	r1, [r4, #12]
 800e914:	4b06      	ldr	r3, [pc, #24]	; (800e930 <cleanup_stdio+0x3c>)
 800e916:	4299      	cmp	r1, r3
 800e918:	d004      	beq.n	800e924 <cleanup_stdio+0x30>
 800e91a:	4620      	mov	r0, r4
 800e91c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e920:	f001 bf56 	b.w	80107d0 <_fflush_r>
 800e924:	bd10      	pop	{r4, pc}
 800e926:	bf00      	nop
 800e928:	20001068 	.word	0x20001068
 800e92c:	200010d0 	.word	0x200010d0
 800e930:	20001138 	.word	0x20001138

0800e934 <global_stdio_init.part.0>:
 800e934:	b510      	push	{r4, lr}
 800e936:	4b0b      	ldr	r3, [pc, #44]	; (800e964 <global_stdio_init.part.0+0x30>)
 800e938:	4c0b      	ldr	r4, [pc, #44]	; (800e968 <global_stdio_init.part.0+0x34>)
 800e93a:	4a0c      	ldr	r2, [pc, #48]	; (800e96c <global_stdio_init.part.0+0x38>)
 800e93c:	601a      	str	r2, [r3, #0]
 800e93e:	4620      	mov	r0, r4
 800e940:	2200      	movs	r2, #0
 800e942:	2104      	movs	r1, #4
 800e944:	f7ff ffa6 	bl	800e894 <std>
 800e948:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800e94c:	2201      	movs	r2, #1
 800e94e:	2109      	movs	r1, #9
 800e950:	f7ff ffa0 	bl	800e894 <std>
 800e954:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800e958:	2202      	movs	r2, #2
 800e95a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e95e:	2112      	movs	r1, #18
 800e960:	f7ff bf98 	b.w	800e894 <std>
 800e964:	200011a0 	.word	0x200011a0
 800e968:	20001068 	.word	0x20001068
 800e96c:	0800e8dd 	.word	0x0800e8dd

0800e970 <__sfp_lock_acquire>:
 800e970:	4801      	ldr	r0, [pc, #4]	; (800e978 <__sfp_lock_acquire+0x8>)
 800e972:	f000 ba57 	b.w	800ee24 <__retarget_lock_acquire_recursive>
 800e976:	bf00      	nop
 800e978:	200011a9 	.word	0x200011a9

0800e97c <__sfp_lock_release>:
 800e97c:	4801      	ldr	r0, [pc, #4]	; (800e984 <__sfp_lock_release+0x8>)
 800e97e:	f000 ba52 	b.w	800ee26 <__retarget_lock_release_recursive>
 800e982:	bf00      	nop
 800e984:	200011a9 	.word	0x200011a9

0800e988 <__sinit>:
 800e988:	b510      	push	{r4, lr}
 800e98a:	4604      	mov	r4, r0
 800e98c:	f7ff fff0 	bl	800e970 <__sfp_lock_acquire>
 800e990:	6a23      	ldr	r3, [r4, #32]
 800e992:	b11b      	cbz	r3, 800e99c <__sinit+0x14>
 800e994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e998:	f7ff bff0 	b.w	800e97c <__sfp_lock_release>
 800e99c:	4b04      	ldr	r3, [pc, #16]	; (800e9b0 <__sinit+0x28>)
 800e99e:	6223      	str	r3, [r4, #32]
 800e9a0:	4b04      	ldr	r3, [pc, #16]	; (800e9b4 <__sinit+0x2c>)
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d1f5      	bne.n	800e994 <__sinit+0xc>
 800e9a8:	f7ff ffc4 	bl	800e934 <global_stdio_init.part.0>
 800e9ac:	e7f2      	b.n	800e994 <__sinit+0xc>
 800e9ae:	bf00      	nop
 800e9b0:	0800e8f5 	.word	0x0800e8f5
 800e9b4:	200011a0 	.word	0x200011a0

0800e9b8 <_fwalk_sglue>:
 800e9b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9bc:	4607      	mov	r7, r0
 800e9be:	4688      	mov	r8, r1
 800e9c0:	4614      	mov	r4, r2
 800e9c2:	2600      	movs	r6, #0
 800e9c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e9c8:	f1b9 0901 	subs.w	r9, r9, #1
 800e9cc:	d505      	bpl.n	800e9da <_fwalk_sglue+0x22>
 800e9ce:	6824      	ldr	r4, [r4, #0]
 800e9d0:	2c00      	cmp	r4, #0
 800e9d2:	d1f7      	bne.n	800e9c4 <_fwalk_sglue+0xc>
 800e9d4:	4630      	mov	r0, r6
 800e9d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9da:	89ab      	ldrh	r3, [r5, #12]
 800e9dc:	2b01      	cmp	r3, #1
 800e9de:	d907      	bls.n	800e9f0 <_fwalk_sglue+0x38>
 800e9e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e9e4:	3301      	adds	r3, #1
 800e9e6:	d003      	beq.n	800e9f0 <_fwalk_sglue+0x38>
 800e9e8:	4629      	mov	r1, r5
 800e9ea:	4638      	mov	r0, r7
 800e9ec:	47c0      	blx	r8
 800e9ee:	4306      	orrs	r6, r0
 800e9f0:	3568      	adds	r5, #104	; 0x68
 800e9f2:	e7e9      	b.n	800e9c8 <_fwalk_sglue+0x10>

0800e9f4 <_puts_r>:
 800e9f4:	6a03      	ldr	r3, [r0, #32]
 800e9f6:	b570      	push	{r4, r5, r6, lr}
 800e9f8:	6884      	ldr	r4, [r0, #8]
 800e9fa:	4605      	mov	r5, r0
 800e9fc:	460e      	mov	r6, r1
 800e9fe:	b90b      	cbnz	r3, 800ea04 <_puts_r+0x10>
 800ea00:	f7ff ffc2 	bl	800e988 <__sinit>
 800ea04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ea06:	07db      	lsls	r3, r3, #31
 800ea08:	d405      	bmi.n	800ea16 <_puts_r+0x22>
 800ea0a:	89a3      	ldrh	r3, [r4, #12]
 800ea0c:	0598      	lsls	r0, r3, #22
 800ea0e:	d402      	bmi.n	800ea16 <_puts_r+0x22>
 800ea10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ea12:	f000 fa07 	bl	800ee24 <__retarget_lock_acquire_recursive>
 800ea16:	89a3      	ldrh	r3, [r4, #12]
 800ea18:	0719      	lsls	r1, r3, #28
 800ea1a:	d513      	bpl.n	800ea44 <_puts_r+0x50>
 800ea1c:	6923      	ldr	r3, [r4, #16]
 800ea1e:	b18b      	cbz	r3, 800ea44 <_puts_r+0x50>
 800ea20:	3e01      	subs	r6, #1
 800ea22:	68a3      	ldr	r3, [r4, #8]
 800ea24:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ea28:	3b01      	subs	r3, #1
 800ea2a:	60a3      	str	r3, [r4, #8]
 800ea2c:	b9e9      	cbnz	r1, 800ea6a <_puts_r+0x76>
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	da2e      	bge.n	800ea90 <_puts_r+0x9c>
 800ea32:	4622      	mov	r2, r4
 800ea34:	210a      	movs	r1, #10
 800ea36:	4628      	mov	r0, r5
 800ea38:	f000 f8cf 	bl	800ebda <__swbuf_r>
 800ea3c:	3001      	adds	r0, #1
 800ea3e:	d007      	beq.n	800ea50 <_puts_r+0x5c>
 800ea40:	250a      	movs	r5, #10
 800ea42:	e007      	b.n	800ea54 <_puts_r+0x60>
 800ea44:	4621      	mov	r1, r4
 800ea46:	4628      	mov	r0, r5
 800ea48:	f000 f904 	bl	800ec54 <__swsetup_r>
 800ea4c:	2800      	cmp	r0, #0
 800ea4e:	d0e7      	beq.n	800ea20 <_puts_r+0x2c>
 800ea50:	f04f 35ff 	mov.w	r5, #4294967295
 800ea54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ea56:	07da      	lsls	r2, r3, #31
 800ea58:	d405      	bmi.n	800ea66 <_puts_r+0x72>
 800ea5a:	89a3      	ldrh	r3, [r4, #12]
 800ea5c:	059b      	lsls	r3, r3, #22
 800ea5e:	d402      	bmi.n	800ea66 <_puts_r+0x72>
 800ea60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ea62:	f000 f9e0 	bl	800ee26 <__retarget_lock_release_recursive>
 800ea66:	4628      	mov	r0, r5
 800ea68:	bd70      	pop	{r4, r5, r6, pc}
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	da04      	bge.n	800ea78 <_puts_r+0x84>
 800ea6e:	69a2      	ldr	r2, [r4, #24]
 800ea70:	429a      	cmp	r2, r3
 800ea72:	dc06      	bgt.n	800ea82 <_puts_r+0x8e>
 800ea74:	290a      	cmp	r1, #10
 800ea76:	d004      	beq.n	800ea82 <_puts_r+0x8e>
 800ea78:	6823      	ldr	r3, [r4, #0]
 800ea7a:	1c5a      	adds	r2, r3, #1
 800ea7c:	6022      	str	r2, [r4, #0]
 800ea7e:	7019      	strb	r1, [r3, #0]
 800ea80:	e7cf      	b.n	800ea22 <_puts_r+0x2e>
 800ea82:	4622      	mov	r2, r4
 800ea84:	4628      	mov	r0, r5
 800ea86:	f000 f8a8 	bl	800ebda <__swbuf_r>
 800ea8a:	3001      	adds	r0, #1
 800ea8c:	d1c9      	bne.n	800ea22 <_puts_r+0x2e>
 800ea8e:	e7df      	b.n	800ea50 <_puts_r+0x5c>
 800ea90:	6823      	ldr	r3, [r4, #0]
 800ea92:	250a      	movs	r5, #10
 800ea94:	1c5a      	adds	r2, r3, #1
 800ea96:	6022      	str	r2, [r4, #0]
 800ea98:	701d      	strb	r5, [r3, #0]
 800ea9a:	e7db      	b.n	800ea54 <_puts_r+0x60>

0800ea9c <puts>:
 800ea9c:	4b02      	ldr	r3, [pc, #8]	; (800eaa8 <puts+0xc>)
 800ea9e:	4601      	mov	r1, r0
 800eaa0:	6818      	ldr	r0, [r3, #0]
 800eaa2:	f7ff bfa7 	b.w	800e9f4 <_puts_r>
 800eaa6:	bf00      	nop
 800eaa8:	20000074 	.word	0x20000074

0800eaac <sniprintf>:
 800eaac:	b40c      	push	{r2, r3}
 800eaae:	b530      	push	{r4, r5, lr}
 800eab0:	4b17      	ldr	r3, [pc, #92]	; (800eb10 <sniprintf+0x64>)
 800eab2:	1e0c      	subs	r4, r1, #0
 800eab4:	681d      	ldr	r5, [r3, #0]
 800eab6:	b09d      	sub	sp, #116	; 0x74
 800eab8:	da08      	bge.n	800eacc <sniprintf+0x20>
 800eaba:	238b      	movs	r3, #139	; 0x8b
 800eabc:	602b      	str	r3, [r5, #0]
 800eabe:	f04f 30ff 	mov.w	r0, #4294967295
 800eac2:	b01d      	add	sp, #116	; 0x74
 800eac4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eac8:	b002      	add	sp, #8
 800eaca:	4770      	bx	lr
 800eacc:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ead0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ead4:	bf14      	ite	ne
 800ead6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800eada:	4623      	moveq	r3, r4
 800eadc:	9304      	str	r3, [sp, #16]
 800eade:	9307      	str	r3, [sp, #28]
 800eae0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800eae4:	9002      	str	r0, [sp, #8]
 800eae6:	9006      	str	r0, [sp, #24]
 800eae8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800eaec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800eaee:	ab21      	add	r3, sp, #132	; 0x84
 800eaf0:	a902      	add	r1, sp, #8
 800eaf2:	4628      	mov	r0, r5
 800eaf4:	9301      	str	r3, [sp, #4]
 800eaf6:	f001 fce7 	bl	80104c8 <_svfiprintf_r>
 800eafa:	1c43      	adds	r3, r0, #1
 800eafc:	bfbc      	itt	lt
 800eafe:	238b      	movlt	r3, #139	; 0x8b
 800eb00:	602b      	strlt	r3, [r5, #0]
 800eb02:	2c00      	cmp	r4, #0
 800eb04:	d0dd      	beq.n	800eac2 <sniprintf+0x16>
 800eb06:	9b02      	ldr	r3, [sp, #8]
 800eb08:	2200      	movs	r2, #0
 800eb0a:	701a      	strb	r2, [r3, #0]
 800eb0c:	e7d9      	b.n	800eac2 <sniprintf+0x16>
 800eb0e:	bf00      	nop
 800eb10:	20000074 	.word	0x20000074

0800eb14 <siprintf>:
 800eb14:	b40e      	push	{r1, r2, r3}
 800eb16:	b500      	push	{lr}
 800eb18:	b09c      	sub	sp, #112	; 0x70
 800eb1a:	ab1d      	add	r3, sp, #116	; 0x74
 800eb1c:	9002      	str	r0, [sp, #8]
 800eb1e:	9006      	str	r0, [sp, #24]
 800eb20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eb24:	4809      	ldr	r0, [pc, #36]	; (800eb4c <siprintf+0x38>)
 800eb26:	9107      	str	r1, [sp, #28]
 800eb28:	9104      	str	r1, [sp, #16]
 800eb2a:	4909      	ldr	r1, [pc, #36]	; (800eb50 <siprintf+0x3c>)
 800eb2c:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb30:	9105      	str	r1, [sp, #20]
 800eb32:	6800      	ldr	r0, [r0, #0]
 800eb34:	9301      	str	r3, [sp, #4]
 800eb36:	a902      	add	r1, sp, #8
 800eb38:	f001 fcc6 	bl	80104c8 <_svfiprintf_r>
 800eb3c:	9b02      	ldr	r3, [sp, #8]
 800eb3e:	2200      	movs	r2, #0
 800eb40:	701a      	strb	r2, [r3, #0]
 800eb42:	b01c      	add	sp, #112	; 0x70
 800eb44:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb48:	b003      	add	sp, #12
 800eb4a:	4770      	bx	lr
 800eb4c:	20000074 	.word	0x20000074
 800eb50:	ffff0208 	.word	0xffff0208

0800eb54 <__sread>:
 800eb54:	b510      	push	{r4, lr}
 800eb56:	460c      	mov	r4, r1
 800eb58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb5c:	f000 f914 	bl	800ed88 <_read_r>
 800eb60:	2800      	cmp	r0, #0
 800eb62:	bfab      	itete	ge
 800eb64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800eb66:	89a3      	ldrhlt	r3, [r4, #12]
 800eb68:	181b      	addge	r3, r3, r0
 800eb6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eb6e:	bfac      	ite	ge
 800eb70:	6563      	strge	r3, [r4, #84]	; 0x54
 800eb72:	81a3      	strhlt	r3, [r4, #12]
 800eb74:	bd10      	pop	{r4, pc}

0800eb76 <__swrite>:
 800eb76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb7a:	461f      	mov	r7, r3
 800eb7c:	898b      	ldrh	r3, [r1, #12]
 800eb7e:	05db      	lsls	r3, r3, #23
 800eb80:	4605      	mov	r5, r0
 800eb82:	460c      	mov	r4, r1
 800eb84:	4616      	mov	r6, r2
 800eb86:	d505      	bpl.n	800eb94 <__swrite+0x1e>
 800eb88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb8c:	2302      	movs	r3, #2
 800eb8e:	2200      	movs	r2, #0
 800eb90:	f000 f8e8 	bl	800ed64 <_lseek_r>
 800eb94:	89a3      	ldrh	r3, [r4, #12]
 800eb96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eb9e:	81a3      	strh	r3, [r4, #12]
 800eba0:	4632      	mov	r2, r6
 800eba2:	463b      	mov	r3, r7
 800eba4:	4628      	mov	r0, r5
 800eba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ebaa:	f000 b8ff 	b.w	800edac <_write_r>

0800ebae <__sseek>:
 800ebae:	b510      	push	{r4, lr}
 800ebb0:	460c      	mov	r4, r1
 800ebb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebb6:	f000 f8d5 	bl	800ed64 <_lseek_r>
 800ebba:	1c43      	adds	r3, r0, #1
 800ebbc:	89a3      	ldrh	r3, [r4, #12]
 800ebbe:	bf15      	itete	ne
 800ebc0:	6560      	strne	r0, [r4, #84]	; 0x54
 800ebc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ebc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ebca:	81a3      	strheq	r3, [r4, #12]
 800ebcc:	bf18      	it	ne
 800ebce:	81a3      	strhne	r3, [r4, #12]
 800ebd0:	bd10      	pop	{r4, pc}

0800ebd2 <__sclose>:
 800ebd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebd6:	f000 b8b5 	b.w	800ed44 <_close_r>

0800ebda <__swbuf_r>:
 800ebda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebdc:	460e      	mov	r6, r1
 800ebde:	4614      	mov	r4, r2
 800ebe0:	4605      	mov	r5, r0
 800ebe2:	b118      	cbz	r0, 800ebec <__swbuf_r+0x12>
 800ebe4:	6a03      	ldr	r3, [r0, #32]
 800ebe6:	b90b      	cbnz	r3, 800ebec <__swbuf_r+0x12>
 800ebe8:	f7ff fece 	bl	800e988 <__sinit>
 800ebec:	69a3      	ldr	r3, [r4, #24]
 800ebee:	60a3      	str	r3, [r4, #8]
 800ebf0:	89a3      	ldrh	r3, [r4, #12]
 800ebf2:	071a      	lsls	r2, r3, #28
 800ebf4:	d525      	bpl.n	800ec42 <__swbuf_r+0x68>
 800ebf6:	6923      	ldr	r3, [r4, #16]
 800ebf8:	b31b      	cbz	r3, 800ec42 <__swbuf_r+0x68>
 800ebfa:	6823      	ldr	r3, [r4, #0]
 800ebfc:	6922      	ldr	r2, [r4, #16]
 800ebfe:	1a98      	subs	r0, r3, r2
 800ec00:	6963      	ldr	r3, [r4, #20]
 800ec02:	b2f6      	uxtb	r6, r6
 800ec04:	4283      	cmp	r3, r0
 800ec06:	4637      	mov	r7, r6
 800ec08:	dc04      	bgt.n	800ec14 <__swbuf_r+0x3a>
 800ec0a:	4621      	mov	r1, r4
 800ec0c:	4628      	mov	r0, r5
 800ec0e:	f001 fddf 	bl	80107d0 <_fflush_r>
 800ec12:	b9e0      	cbnz	r0, 800ec4e <__swbuf_r+0x74>
 800ec14:	68a3      	ldr	r3, [r4, #8]
 800ec16:	3b01      	subs	r3, #1
 800ec18:	60a3      	str	r3, [r4, #8]
 800ec1a:	6823      	ldr	r3, [r4, #0]
 800ec1c:	1c5a      	adds	r2, r3, #1
 800ec1e:	6022      	str	r2, [r4, #0]
 800ec20:	701e      	strb	r6, [r3, #0]
 800ec22:	6962      	ldr	r2, [r4, #20]
 800ec24:	1c43      	adds	r3, r0, #1
 800ec26:	429a      	cmp	r2, r3
 800ec28:	d004      	beq.n	800ec34 <__swbuf_r+0x5a>
 800ec2a:	89a3      	ldrh	r3, [r4, #12]
 800ec2c:	07db      	lsls	r3, r3, #31
 800ec2e:	d506      	bpl.n	800ec3e <__swbuf_r+0x64>
 800ec30:	2e0a      	cmp	r6, #10
 800ec32:	d104      	bne.n	800ec3e <__swbuf_r+0x64>
 800ec34:	4621      	mov	r1, r4
 800ec36:	4628      	mov	r0, r5
 800ec38:	f001 fdca 	bl	80107d0 <_fflush_r>
 800ec3c:	b938      	cbnz	r0, 800ec4e <__swbuf_r+0x74>
 800ec3e:	4638      	mov	r0, r7
 800ec40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec42:	4621      	mov	r1, r4
 800ec44:	4628      	mov	r0, r5
 800ec46:	f000 f805 	bl	800ec54 <__swsetup_r>
 800ec4a:	2800      	cmp	r0, #0
 800ec4c:	d0d5      	beq.n	800ebfa <__swbuf_r+0x20>
 800ec4e:	f04f 37ff 	mov.w	r7, #4294967295
 800ec52:	e7f4      	b.n	800ec3e <__swbuf_r+0x64>

0800ec54 <__swsetup_r>:
 800ec54:	b538      	push	{r3, r4, r5, lr}
 800ec56:	4b2a      	ldr	r3, [pc, #168]	; (800ed00 <__swsetup_r+0xac>)
 800ec58:	4605      	mov	r5, r0
 800ec5a:	6818      	ldr	r0, [r3, #0]
 800ec5c:	460c      	mov	r4, r1
 800ec5e:	b118      	cbz	r0, 800ec68 <__swsetup_r+0x14>
 800ec60:	6a03      	ldr	r3, [r0, #32]
 800ec62:	b90b      	cbnz	r3, 800ec68 <__swsetup_r+0x14>
 800ec64:	f7ff fe90 	bl	800e988 <__sinit>
 800ec68:	89a3      	ldrh	r3, [r4, #12]
 800ec6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ec6e:	0718      	lsls	r0, r3, #28
 800ec70:	d422      	bmi.n	800ecb8 <__swsetup_r+0x64>
 800ec72:	06d9      	lsls	r1, r3, #27
 800ec74:	d407      	bmi.n	800ec86 <__swsetup_r+0x32>
 800ec76:	2309      	movs	r3, #9
 800ec78:	602b      	str	r3, [r5, #0]
 800ec7a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ec7e:	81a3      	strh	r3, [r4, #12]
 800ec80:	f04f 30ff 	mov.w	r0, #4294967295
 800ec84:	e034      	b.n	800ecf0 <__swsetup_r+0x9c>
 800ec86:	0758      	lsls	r0, r3, #29
 800ec88:	d512      	bpl.n	800ecb0 <__swsetup_r+0x5c>
 800ec8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec8c:	b141      	cbz	r1, 800eca0 <__swsetup_r+0x4c>
 800ec8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ec92:	4299      	cmp	r1, r3
 800ec94:	d002      	beq.n	800ec9c <__swsetup_r+0x48>
 800ec96:	4628      	mov	r0, r5
 800ec98:	f000 ff40 	bl	800fb1c <_free_r>
 800ec9c:	2300      	movs	r3, #0
 800ec9e:	6363      	str	r3, [r4, #52]	; 0x34
 800eca0:	89a3      	ldrh	r3, [r4, #12]
 800eca2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800eca6:	81a3      	strh	r3, [r4, #12]
 800eca8:	2300      	movs	r3, #0
 800ecaa:	6063      	str	r3, [r4, #4]
 800ecac:	6923      	ldr	r3, [r4, #16]
 800ecae:	6023      	str	r3, [r4, #0]
 800ecb0:	89a3      	ldrh	r3, [r4, #12]
 800ecb2:	f043 0308 	orr.w	r3, r3, #8
 800ecb6:	81a3      	strh	r3, [r4, #12]
 800ecb8:	6923      	ldr	r3, [r4, #16]
 800ecba:	b94b      	cbnz	r3, 800ecd0 <__swsetup_r+0x7c>
 800ecbc:	89a3      	ldrh	r3, [r4, #12]
 800ecbe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ecc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ecc6:	d003      	beq.n	800ecd0 <__swsetup_r+0x7c>
 800ecc8:	4621      	mov	r1, r4
 800ecca:	4628      	mov	r0, r5
 800eccc:	f001 fdce 	bl	801086c <__smakebuf_r>
 800ecd0:	89a0      	ldrh	r0, [r4, #12]
 800ecd2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ecd6:	f010 0301 	ands.w	r3, r0, #1
 800ecda:	d00a      	beq.n	800ecf2 <__swsetup_r+0x9e>
 800ecdc:	2300      	movs	r3, #0
 800ecde:	60a3      	str	r3, [r4, #8]
 800ece0:	6963      	ldr	r3, [r4, #20]
 800ece2:	425b      	negs	r3, r3
 800ece4:	61a3      	str	r3, [r4, #24]
 800ece6:	6923      	ldr	r3, [r4, #16]
 800ece8:	b943      	cbnz	r3, 800ecfc <__swsetup_r+0xa8>
 800ecea:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ecee:	d1c4      	bne.n	800ec7a <__swsetup_r+0x26>
 800ecf0:	bd38      	pop	{r3, r4, r5, pc}
 800ecf2:	0781      	lsls	r1, r0, #30
 800ecf4:	bf58      	it	pl
 800ecf6:	6963      	ldrpl	r3, [r4, #20]
 800ecf8:	60a3      	str	r3, [r4, #8]
 800ecfa:	e7f4      	b.n	800ece6 <__swsetup_r+0x92>
 800ecfc:	2000      	movs	r0, #0
 800ecfe:	e7f7      	b.n	800ecf0 <__swsetup_r+0x9c>
 800ed00:	20000074 	.word	0x20000074

0800ed04 <memset>:
 800ed04:	4402      	add	r2, r0
 800ed06:	4603      	mov	r3, r0
 800ed08:	4293      	cmp	r3, r2
 800ed0a:	d100      	bne.n	800ed0e <memset+0xa>
 800ed0c:	4770      	bx	lr
 800ed0e:	f803 1b01 	strb.w	r1, [r3], #1
 800ed12:	e7f9      	b.n	800ed08 <memset+0x4>

0800ed14 <strncpy>:
 800ed14:	b510      	push	{r4, lr}
 800ed16:	3901      	subs	r1, #1
 800ed18:	4603      	mov	r3, r0
 800ed1a:	b132      	cbz	r2, 800ed2a <strncpy+0x16>
 800ed1c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ed20:	f803 4b01 	strb.w	r4, [r3], #1
 800ed24:	3a01      	subs	r2, #1
 800ed26:	2c00      	cmp	r4, #0
 800ed28:	d1f7      	bne.n	800ed1a <strncpy+0x6>
 800ed2a:	441a      	add	r2, r3
 800ed2c:	2100      	movs	r1, #0
 800ed2e:	4293      	cmp	r3, r2
 800ed30:	d100      	bne.n	800ed34 <strncpy+0x20>
 800ed32:	bd10      	pop	{r4, pc}
 800ed34:	f803 1b01 	strb.w	r1, [r3], #1
 800ed38:	e7f9      	b.n	800ed2e <strncpy+0x1a>
	...

0800ed3c <_localeconv_r>:
 800ed3c:	4800      	ldr	r0, [pc, #0]	; (800ed40 <_localeconv_r+0x4>)
 800ed3e:	4770      	bx	lr
 800ed40:	20000168 	.word	0x20000168

0800ed44 <_close_r>:
 800ed44:	b538      	push	{r3, r4, r5, lr}
 800ed46:	4d06      	ldr	r5, [pc, #24]	; (800ed60 <_close_r+0x1c>)
 800ed48:	2300      	movs	r3, #0
 800ed4a:	4604      	mov	r4, r0
 800ed4c:	4608      	mov	r0, r1
 800ed4e:	602b      	str	r3, [r5, #0]
 800ed50:	f7f4 f85d 	bl	8002e0e <_close>
 800ed54:	1c43      	adds	r3, r0, #1
 800ed56:	d102      	bne.n	800ed5e <_close_r+0x1a>
 800ed58:	682b      	ldr	r3, [r5, #0]
 800ed5a:	b103      	cbz	r3, 800ed5e <_close_r+0x1a>
 800ed5c:	6023      	str	r3, [r4, #0]
 800ed5e:	bd38      	pop	{r3, r4, r5, pc}
 800ed60:	200011a4 	.word	0x200011a4

0800ed64 <_lseek_r>:
 800ed64:	b538      	push	{r3, r4, r5, lr}
 800ed66:	4d07      	ldr	r5, [pc, #28]	; (800ed84 <_lseek_r+0x20>)
 800ed68:	4604      	mov	r4, r0
 800ed6a:	4608      	mov	r0, r1
 800ed6c:	4611      	mov	r1, r2
 800ed6e:	2200      	movs	r2, #0
 800ed70:	602a      	str	r2, [r5, #0]
 800ed72:	461a      	mov	r2, r3
 800ed74:	f7f4 f872 	bl	8002e5c <_lseek>
 800ed78:	1c43      	adds	r3, r0, #1
 800ed7a:	d102      	bne.n	800ed82 <_lseek_r+0x1e>
 800ed7c:	682b      	ldr	r3, [r5, #0]
 800ed7e:	b103      	cbz	r3, 800ed82 <_lseek_r+0x1e>
 800ed80:	6023      	str	r3, [r4, #0]
 800ed82:	bd38      	pop	{r3, r4, r5, pc}
 800ed84:	200011a4 	.word	0x200011a4

0800ed88 <_read_r>:
 800ed88:	b538      	push	{r3, r4, r5, lr}
 800ed8a:	4d07      	ldr	r5, [pc, #28]	; (800eda8 <_read_r+0x20>)
 800ed8c:	4604      	mov	r4, r0
 800ed8e:	4608      	mov	r0, r1
 800ed90:	4611      	mov	r1, r2
 800ed92:	2200      	movs	r2, #0
 800ed94:	602a      	str	r2, [r5, #0]
 800ed96:	461a      	mov	r2, r3
 800ed98:	f7f4 f800 	bl	8002d9c <_read>
 800ed9c:	1c43      	adds	r3, r0, #1
 800ed9e:	d102      	bne.n	800eda6 <_read_r+0x1e>
 800eda0:	682b      	ldr	r3, [r5, #0]
 800eda2:	b103      	cbz	r3, 800eda6 <_read_r+0x1e>
 800eda4:	6023      	str	r3, [r4, #0]
 800eda6:	bd38      	pop	{r3, r4, r5, pc}
 800eda8:	200011a4 	.word	0x200011a4

0800edac <_write_r>:
 800edac:	b538      	push	{r3, r4, r5, lr}
 800edae:	4d07      	ldr	r5, [pc, #28]	; (800edcc <_write_r+0x20>)
 800edb0:	4604      	mov	r4, r0
 800edb2:	4608      	mov	r0, r1
 800edb4:	4611      	mov	r1, r2
 800edb6:	2200      	movs	r2, #0
 800edb8:	602a      	str	r2, [r5, #0]
 800edba:	461a      	mov	r2, r3
 800edbc:	f7f4 f80b 	bl	8002dd6 <_write>
 800edc0:	1c43      	adds	r3, r0, #1
 800edc2:	d102      	bne.n	800edca <_write_r+0x1e>
 800edc4:	682b      	ldr	r3, [r5, #0]
 800edc6:	b103      	cbz	r3, 800edca <_write_r+0x1e>
 800edc8:	6023      	str	r3, [r4, #0]
 800edca:	bd38      	pop	{r3, r4, r5, pc}
 800edcc:	200011a4 	.word	0x200011a4

0800edd0 <__errno>:
 800edd0:	4b01      	ldr	r3, [pc, #4]	; (800edd8 <__errno+0x8>)
 800edd2:	6818      	ldr	r0, [r3, #0]
 800edd4:	4770      	bx	lr
 800edd6:	bf00      	nop
 800edd8:	20000074 	.word	0x20000074

0800eddc <__libc_init_array>:
 800eddc:	b570      	push	{r4, r5, r6, lr}
 800edde:	4d0d      	ldr	r5, [pc, #52]	; (800ee14 <__libc_init_array+0x38>)
 800ede0:	4c0d      	ldr	r4, [pc, #52]	; (800ee18 <__libc_init_array+0x3c>)
 800ede2:	1b64      	subs	r4, r4, r5
 800ede4:	10a4      	asrs	r4, r4, #2
 800ede6:	2600      	movs	r6, #0
 800ede8:	42a6      	cmp	r6, r4
 800edea:	d109      	bne.n	800ee00 <__libc_init_array+0x24>
 800edec:	4d0b      	ldr	r5, [pc, #44]	; (800ee1c <__libc_init_array+0x40>)
 800edee:	4c0c      	ldr	r4, [pc, #48]	; (800ee20 <__libc_init_array+0x44>)
 800edf0:	f001 fffc 	bl	8010dec <_init>
 800edf4:	1b64      	subs	r4, r4, r5
 800edf6:	10a4      	asrs	r4, r4, #2
 800edf8:	2600      	movs	r6, #0
 800edfa:	42a6      	cmp	r6, r4
 800edfc:	d105      	bne.n	800ee0a <__libc_init_array+0x2e>
 800edfe:	bd70      	pop	{r4, r5, r6, pc}
 800ee00:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee04:	4798      	blx	r3
 800ee06:	3601      	adds	r6, #1
 800ee08:	e7ee      	b.n	800ede8 <__libc_init_array+0xc>
 800ee0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee0e:	4798      	blx	r3
 800ee10:	3601      	adds	r6, #1
 800ee12:	e7f2      	b.n	800edfa <__libc_init_array+0x1e>
 800ee14:	0801454c 	.word	0x0801454c
 800ee18:	0801454c 	.word	0x0801454c
 800ee1c:	0801454c 	.word	0x0801454c
 800ee20:	08014550 	.word	0x08014550

0800ee24 <__retarget_lock_acquire_recursive>:
 800ee24:	4770      	bx	lr

0800ee26 <__retarget_lock_release_recursive>:
 800ee26:	4770      	bx	lr

0800ee28 <quorem>:
 800ee28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee2c:	6903      	ldr	r3, [r0, #16]
 800ee2e:	690c      	ldr	r4, [r1, #16]
 800ee30:	42a3      	cmp	r3, r4
 800ee32:	4607      	mov	r7, r0
 800ee34:	db7e      	blt.n	800ef34 <quorem+0x10c>
 800ee36:	3c01      	subs	r4, #1
 800ee38:	f101 0814 	add.w	r8, r1, #20
 800ee3c:	f100 0514 	add.w	r5, r0, #20
 800ee40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ee44:	9301      	str	r3, [sp, #4]
 800ee46:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ee4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ee4e:	3301      	adds	r3, #1
 800ee50:	429a      	cmp	r2, r3
 800ee52:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ee56:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ee5a:	fbb2 f6f3 	udiv	r6, r2, r3
 800ee5e:	d331      	bcc.n	800eec4 <quorem+0x9c>
 800ee60:	f04f 0e00 	mov.w	lr, #0
 800ee64:	4640      	mov	r0, r8
 800ee66:	46ac      	mov	ip, r5
 800ee68:	46f2      	mov	sl, lr
 800ee6a:	f850 2b04 	ldr.w	r2, [r0], #4
 800ee6e:	b293      	uxth	r3, r2
 800ee70:	fb06 e303 	mla	r3, r6, r3, lr
 800ee74:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ee78:	0c1a      	lsrs	r2, r3, #16
 800ee7a:	b29b      	uxth	r3, r3
 800ee7c:	ebaa 0303 	sub.w	r3, sl, r3
 800ee80:	f8dc a000 	ldr.w	sl, [ip]
 800ee84:	fa13 f38a 	uxtah	r3, r3, sl
 800ee88:	fb06 220e 	mla	r2, r6, lr, r2
 800ee8c:	9300      	str	r3, [sp, #0]
 800ee8e:	9b00      	ldr	r3, [sp, #0]
 800ee90:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ee94:	b292      	uxth	r2, r2
 800ee96:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ee9a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ee9e:	f8bd 3000 	ldrh.w	r3, [sp]
 800eea2:	4581      	cmp	r9, r0
 800eea4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eea8:	f84c 3b04 	str.w	r3, [ip], #4
 800eeac:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800eeb0:	d2db      	bcs.n	800ee6a <quorem+0x42>
 800eeb2:	f855 300b 	ldr.w	r3, [r5, fp]
 800eeb6:	b92b      	cbnz	r3, 800eec4 <quorem+0x9c>
 800eeb8:	9b01      	ldr	r3, [sp, #4]
 800eeba:	3b04      	subs	r3, #4
 800eebc:	429d      	cmp	r5, r3
 800eebe:	461a      	mov	r2, r3
 800eec0:	d32c      	bcc.n	800ef1c <quorem+0xf4>
 800eec2:	613c      	str	r4, [r7, #16]
 800eec4:	4638      	mov	r0, r7
 800eec6:	f001 f9a5 	bl	8010214 <__mcmp>
 800eeca:	2800      	cmp	r0, #0
 800eecc:	db22      	blt.n	800ef14 <quorem+0xec>
 800eece:	3601      	adds	r6, #1
 800eed0:	4629      	mov	r1, r5
 800eed2:	2000      	movs	r0, #0
 800eed4:	f858 2b04 	ldr.w	r2, [r8], #4
 800eed8:	f8d1 c000 	ldr.w	ip, [r1]
 800eedc:	b293      	uxth	r3, r2
 800eede:	1ac3      	subs	r3, r0, r3
 800eee0:	0c12      	lsrs	r2, r2, #16
 800eee2:	fa13 f38c 	uxtah	r3, r3, ip
 800eee6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800eeea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800eeee:	b29b      	uxth	r3, r3
 800eef0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eef4:	45c1      	cmp	r9, r8
 800eef6:	f841 3b04 	str.w	r3, [r1], #4
 800eefa:	ea4f 4022 	mov.w	r0, r2, asr #16
 800eefe:	d2e9      	bcs.n	800eed4 <quorem+0xac>
 800ef00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ef04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ef08:	b922      	cbnz	r2, 800ef14 <quorem+0xec>
 800ef0a:	3b04      	subs	r3, #4
 800ef0c:	429d      	cmp	r5, r3
 800ef0e:	461a      	mov	r2, r3
 800ef10:	d30a      	bcc.n	800ef28 <quorem+0x100>
 800ef12:	613c      	str	r4, [r7, #16]
 800ef14:	4630      	mov	r0, r6
 800ef16:	b003      	add	sp, #12
 800ef18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef1c:	6812      	ldr	r2, [r2, #0]
 800ef1e:	3b04      	subs	r3, #4
 800ef20:	2a00      	cmp	r2, #0
 800ef22:	d1ce      	bne.n	800eec2 <quorem+0x9a>
 800ef24:	3c01      	subs	r4, #1
 800ef26:	e7c9      	b.n	800eebc <quorem+0x94>
 800ef28:	6812      	ldr	r2, [r2, #0]
 800ef2a:	3b04      	subs	r3, #4
 800ef2c:	2a00      	cmp	r2, #0
 800ef2e:	d1f0      	bne.n	800ef12 <quorem+0xea>
 800ef30:	3c01      	subs	r4, #1
 800ef32:	e7eb      	b.n	800ef0c <quorem+0xe4>
 800ef34:	2000      	movs	r0, #0
 800ef36:	e7ee      	b.n	800ef16 <quorem+0xee>

0800ef38 <_dtoa_r>:
 800ef38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef3c:	ed2d 8b04 	vpush	{d8-d9}
 800ef40:	69c5      	ldr	r5, [r0, #28]
 800ef42:	b093      	sub	sp, #76	; 0x4c
 800ef44:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ef48:	ec57 6b10 	vmov	r6, r7, d0
 800ef4c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ef50:	9107      	str	r1, [sp, #28]
 800ef52:	4604      	mov	r4, r0
 800ef54:	920a      	str	r2, [sp, #40]	; 0x28
 800ef56:	930d      	str	r3, [sp, #52]	; 0x34
 800ef58:	b975      	cbnz	r5, 800ef78 <_dtoa_r+0x40>
 800ef5a:	2010      	movs	r0, #16
 800ef5c:	f000 fe2a 	bl	800fbb4 <malloc>
 800ef60:	4602      	mov	r2, r0
 800ef62:	61e0      	str	r0, [r4, #28]
 800ef64:	b920      	cbnz	r0, 800ef70 <_dtoa_r+0x38>
 800ef66:	4bae      	ldr	r3, [pc, #696]	; (800f220 <_dtoa_r+0x2e8>)
 800ef68:	21ef      	movs	r1, #239	; 0xef
 800ef6a:	48ae      	ldr	r0, [pc, #696]	; (800f224 <_dtoa_r+0x2ec>)
 800ef6c:	f001 fd14 	bl	8010998 <__assert_func>
 800ef70:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ef74:	6005      	str	r5, [r0, #0]
 800ef76:	60c5      	str	r5, [r0, #12]
 800ef78:	69e3      	ldr	r3, [r4, #28]
 800ef7a:	6819      	ldr	r1, [r3, #0]
 800ef7c:	b151      	cbz	r1, 800ef94 <_dtoa_r+0x5c>
 800ef7e:	685a      	ldr	r2, [r3, #4]
 800ef80:	604a      	str	r2, [r1, #4]
 800ef82:	2301      	movs	r3, #1
 800ef84:	4093      	lsls	r3, r2
 800ef86:	608b      	str	r3, [r1, #8]
 800ef88:	4620      	mov	r0, r4
 800ef8a:	f000 ff07 	bl	800fd9c <_Bfree>
 800ef8e:	69e3      	ldr	r3, [r4, #28]
 800ef90:	2200      	movs	r2, #0
 800ef92:	601a      	str	r2, [r3, #0]
 800ef94:	1e3b      	subs	r3, r7, #0
 800ef96:	bfbb      	ittet	lt
 800ef98:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ef9c:	9303      	strlt	r3, [sp, #12]
 800ef9e:	2300      	movge	r3, #0
 800efa0:	2201      	movlt	r2, #1
 800efa2:	bfac      	ite	ge
 800efa4:	f8c8 3000 	strge.w	r3, [r8]
 800efa8:	f8c8 2000 	strlt.w	r2, [r8]
 800efac:	4b9e      	ldr	r3, [pc, #632]	; (800f228 <_dtoa_r+0x2f0>)
 800efae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800efb2:	ea33 0308 	bics.w	r3, r3, r8
 800efb6:	d11b      	bne.n	800eff0 <_dtoa_r+0xb8>
 800efb8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800efba:	f242 730f 	movw	r3, #9999	; 0x270f
 800efbe:	6013      	str	r3, [r2, #0]
 800efc0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800efc4:	4333      	orrs	r3, r6
 800efc6:	f000 8593 	beq.w	800faf0 <_dtoa_r+0xbb8>
 800efca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800efcc:	b963      	cbnz	r3, 800efe8 <_dtoa_r+0xb0>
 800efce:	4b97      	ldr	r3, [pc, #604]	; (800f22c <_dtoa_r+0x2f4>)
 800efd0:	e027      	b.n	800f022 <_dtoa_r+0xea>
 800efd2:	4b97      	ldr	r3, [pc, #604]	; (800f230 <_dtoa_r+0x2f8>)
 800efd4:	9300      	str	r3, [sp, #0]
 800efd6:	3308      	adds	r3, #8
 800efd8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800efda:	6013      	str	r3, [r2, #0]
 800efdc:	9800      	ldr	r0, [sp, #0]
 800efde:	b013      	add	sp, #76	; 0x4c
 800efe0:	ecbd 8b04 	vpop	{d8-d9}
 800efe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efe8:	4b90      	ldr	r3, [pc, #576]	; (800f22c <_dtoa_r+0x2f4>)
 800efea:	9300      	str	r3, [sp, #0]
 800efec:	3303      	adds	r3, #3
 800efee:	e7f3      	b.n	800efd8 <_dtoa_r+0xa0>
 800eff0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eff4:	2200      	movs	r2, #0
 800eff6:	ec51 0b17 	vmov	r0, r1, d7
 800effa:	eeb0 8a47 	vmov.f32	s16, s14
 800effe:	eef0 8a67 	vmov.f32	s17, s15
 800f002:	2300      	movs	r3, #0
 800f004:	f7f1 fd60 	bl	8000ac8 <__aeabi_dcmpeq>
 800f008:	4681      	mov	r9, r0
 800f00a:	b160      	cbz	r0, 800f026 <_dtoa_r+0xee>
 800f00c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f00e:	2301      	movs	r3, #1
 800f010:	6013      	str	r3, [r2, #0]
 800f012:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f014:	2b00      	cmp	r3, #0
 800f016:	f000 8568 	beq.w	800faea <_dtoa_r+0xbb2>
 800f01a:	4b86      	ldr	r3, [pc, #536]	; (800f234 <_dtoa_r+0x2fc>)
 800f01c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f01e:	6013      	str	r3, [r2, #0]
 800f020:	3b01      	subs	r3, #1
 800f022:	9300      	str	r3, [sp, #0]
 800f024:	e7da      	b.n	800efdc <_dtoa_r+0xa4>
 800f026:	aa10      	add	r2, sp, #64	; 0x40
 800f028:	a911      	add	r1, sp, #68	; 0x44
 800f02a:	4620      	mov	r0, r4
 800f02c:	eeb0 0a48 	vmov.f32	s0, s16
 800f030:	eef0 0a68 	vmov.f32	s1, s17
 800f034:	f001 f994 	bl	8010360 <__d2b>
 800f038:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f03c:	4682      	mov	sl, r0
 800f03e:	2d00      	cmp	r5, #0
 800f040:	d07f      	beq.n	800f142 <_dtoa_r+0x20a>
 800f042:	ee18 3a90 	vmov	r3, s17
 800f046:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f04a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f04e:	ec51 0b18 	vmov	r0, r1, d8
 800f052:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f056:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f05a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800f05e:	4619      	mov	r1, r3
 800f060:	2200      	movs	r2, #0
 800f062:	4b75      	ldr	r3, [pc, #468]	; (800f238 <_dtoa_r+0x300>)
 800f064:	f7f1 f910 	bl	8000288 <__aeabi_dsub>
 800f068:	a367      	add	r3, pc, #412	; (adr r3, 800f208 <_dtoa_r+0x2d0>)
 800f06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f06e:	f7f1 fac3 	bl	80005f8 <__aeabi_dmul>
 800f072:	a367      	add	r3, pc, #412	; (adr r3, 800f210 <_dtoa_r+0x2d8>)
 800f074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f078:	f7f1 f908 	bl	800028c <__adddf3>
 800f07c:	4606      	mov	r6, r0
 800f07e:	4628      	mov	r0, r5
 800f080:	460f      	mov	r7, r1
 800f082:	f7f1 fa4f 	bl	8000524 <__aeabi_i2d>
 800f086:	a364      	add	r3, pc, #400	; (adr r3, 800f218 <_dtoa_r+0x2e0>)
 800f088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f08c:	f7f1 fab4 	bl	80005f8 <__aeabi_dmul>
 800f090:	4602      	mov	r2, r0
 800f092:	460b      	mov	r3, r1
 800f094:	4630      	mov	r0, r6
 800f096:	4639      	mov	r1, r7
 800f098:	f7f1 f8f8 	bl	800028c <__adddf3>
 800f09c:	4606      	mov	r6, r0
 800f09e:	460f      	mov	r7, r1
 800f0a0:	f7f1 fd5a 	bl	8000b58 <__aeabi_d2iz>
 800f0a4:	2200      	movs	r2, #0
 800f0a6:	4683      	mov	fp, r0
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	4630      	mov	r0, r6
 800f0ac:	4639      	mov	r1, r7
 800f0ae:	f7f1 fd15 	bl	8000adc <__aeabi_dcmplt>
 800f0b2:	b148      	cbz	r0, 800f0c8 <_dtoa_r+0x190>
 800f0b4:	4658      	mov	r0, fp
 800f0b6:	f7f1 fa35 	bl	8000524 <__aeabi_i2d>
 800f0ba:	4632      	mov	r2, r6
 800f0bc:	463b      	mov	r3, r7
 800f0be:	f7f1 fd03 	bl	8000ac8 <__aeabi_dcmpeq>
 800f0c2:	b908      	cbnz	r0, 800f0c8 <_dtoa_r+0x190>
 800f0c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f0c8:	f1bb 0f16 	cmp.w	fp, #22
 800f0cc:	d857      	bhi.n	800f17e <_dtoa_r+0x246>
 800f0ce:	4b5b      	ldr	r3, [pc, #364]	; (800f23c <_dtoa_r+0x304>)
 800f0d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0d8:	ec51 0b18 	vmov	r0, r1, d8
 800f0dc:	f7f1 fcfe 	bl	8000adc <__aeabi_dcmplt>
 800f0e0:	2800      	cmp	r0, #0
 800f0e2:	d04e      	beq.n	800f182 <_dtoa_r+0x24a>
 800f0e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f0e8:	2300      	movs	r3, #0
 800f0ea:	930c      	str	r3, [sp, #48]	; 0x30
 800f0ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f0ee:	1b5b      	subs	r3, r3, r5
 800f0f0:	1e5a      	subs	r2, r3, #1
 800f0f2:	bf45      	ittet	mi
 800f0f4:	f1c3 0301 	rsbmi	r3, r3, #1
 800f0f8:	9305      	strmi	r3, [sp, #20]
 800f0fa:	2300      	movpl	r3, #0
 800f0fc:	2300      	movmi	r3, #0
 800f0fe:	9206      	str	r2, [sp, #24]
 800f100:	bf54      	ite	pl
 800f102:	9305      	strpl	r3, [sp, #20]
 800f104:	9306      	strmi	r3, [sp, #24]
 800f106:	f1bb 0f00 	cmp.w	fp, #0
 800f10a:	db3c      	blt.n	800f186 <_dtoa_r+0x24e>
 800f10c:	9b06      	ldr	r3, [sp, #24]
 800f10e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800f112:	445b      	add	r3, fp
 800f114:	9306      	str	r3, [sp, #24]
 800f116:	2300      	movs	r3, #0
 800f118:	9308      	str	r3, [sp, #32]
 800f11a:	9b07      	ldr	r3, [sp, #28]
 800f11c:	2b09      	cmp	r3, #9
 800f11e:	d868      	bhi.n	800f1f2 <_dtoa_r+0x2ba>
 800f120:	2b05      	cmp	r3, #5
 800f122:	bfc4      	itt	gt
 800f124:	3b04      	subgt	r3, #4
 800f126:	9307      	strgt	r3, [sp, #28]
 800f128:	9b07      	ldr	r3, [sp, #28]
 800f12a:	f1a3 0302 	sub.w	r3, r3, #2
 800f12e:	bfcc      	ite	gt
 800f130:	2500      	movgt	r5, #0
 800f132:	2501      	movle	r5, #1
 800f134:	2b03      	cmp	r3, #3
 800f136:	f200 8085 	bhi.w	800f244 <_dtoa_r+0x30c>
 800f13a:	e8df f003 	tbb	[pc, r3]
 800f13e:	3b2e      	.short	0x3b2e
 800f140:	5839      	.short	0x5839
 800f142:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f146:	441d      	add	r5, r3
 800f148:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f14c:	2b20      	cmp	r3, #32
 800f14e:	bfc1      	itttt	gt
 800f150:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f154:	fa08 f803 	lslgt.w	r8, r8, r3
 800f158:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800f15c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800f160:	bfd6      	itet	le
 800f162:	f1c3 0320 	rsble	r3, r3, #32
 800f166:	ea48 0003 	orrgt.w	r0, r8, r3
 800f16a:	fa06 f003 	lslle.w	r0, r6, r3
 800f16e:	f7f1 f9c9 	bl	8000504 <__aeabi_ui2d>
 800f172:	2201      	movs	r2, #1
 800f174:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800f178:	3d01      	subs	r5, #1
 800f17a:	920e      	str	r2, [sp, #56]	; 0x38
 800f17c:	e76f      	b.n	800f05e <_dtoa_r+0x126>
 800f17e:	2301      	movs	r3, #1
 800f180:	e7b3      	b.n	800f0ea <_dtoa_r+0x1b2>
 800f182:	900c      	str	r0, [sp, #48]	; 0x30
 800f184:	e7b2      	b.n	800f0ec <_dtoa_r+0x1b4>
 800f186:	9b05      	ldr	r3, [sp, #20]
 800f188:	eba3 030b 	sub.w	r3, r3, fp
 800f18c:	9305      	str	r3, [sp, #20]
 800f18e:	f1cb 0300 	rsb	r3, fp, #0
 800f192:	9308      	str	r3, [sp, #32]
 800f194:	2300      	movs	r3, #0
 800f196:	930b      	str	r3, [sp, #44]	; 0x2c
 800f198:	e7bf      	b.n	800f11a <_dtoa_r+0x1e2>
 800f19a:	2300      	movs	r3, #0
 800f19c:	9309      	str	r3, [sp, #36]	; 0x24
 800f19e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	dc52      	bgt.n	800f24a <_dtoa_r+0x312>
 800f1a4:	2301      	movs	r3, #1
 800f1a6:	9301      	str	r3, [sp, #4]
 800f1a8:	9304      	str	r3, [sp, #16]
 800f1aa:	461a      	mov	r2, r3
 800f1ac:	920a      	str	r2, [sp, #40]	; 0x28
 800f1ae:	e00b      	b.n	800f1c8 <_dtoa_r+0x290>
 800f1b0:	2301      	movs	r3, #1
 800f1b2:	e7f3      	b.n	800f19c <_dtoa_r+0x264>
 800f1b4:	2300      	movs	r3, #0
 800f1b6:	9309      	str	r3, [sp, #36]	; 0x24
 800f1b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1ba:	445b      	add	r3, fp
 800f1bc:	9301      	str	r3, [sp, #4]
 800f1be:	3301      	adds	r3, #1
 800f1c0:	2b01      	cmp	r3, #1
 800f1c2:	9304      	str	r3, [sp, #16]
 800f1c4:	bfb8      	it	lt
 800f1c6:	2301      	movlt	r3, #1
 800f1c8:	69e0      	ldr	r0, [r4, #28]
 800f1ca:	2100      	movs	r1, #0
 800f1cc:	2204      	movs	r2, #4
 800f1ce:	f102 0614 	add.w	r6, r2, #20
 800f1d2:	429e      	cmp	r6, r3
 800f1d4:	d93d      	bls.n	800f252 <_dtoa_r+0x31a>
 800f1d6:	6041      	str	r1, [r0, #4]
 800f1d8:	4620      	mov	r0, r4
 800f1da:	f000 fd9f 	bl	800fd1c <_Balloc>
 800f1de:	9000      	str	r0, [sp, #0]
 800f1e0:	2800      	cmp	r0, #0
 800f1e2:	d139      	bne.n	800f258 <_dtoa_r+0x320>
 800f1e4:	4b16      	ldr	r3, [pc, #88]	; (800f240 <_dtoa_r+0x308>)
 800f1e6:	4602      	mov	r2, r0
 800f1e8:	f240 11af 	movw	r1, #431	; 0x1af
 800f1ec:	e6bd      	b.n	800ef6a <_dtoa_r+0x32>
 800f1ee:	2301      	movs	r3, #1
 800f1f0:	e7e1      	b.n	800f1b6 <_dtoa_r+0x27e>
 800f1f2:	2501      	movs	r5, #1
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	9307      	str	r3, [sp, #28]
 800f1f8:	9509      	str	r5, [sp, #36]	; 0x24
 800f1fa:	f04f 33ff 	mov.w	r3, #4294967295
 800f1fe:	9301      	str	r3, [sp, #4]
 800f200:	9304      	str	r3, [sp, #16]
 800f202:	2200      	movs	r2, #0
 800f204:	2312      	movs	r3, #18
 800f206:	e7d1      	b.n	800f1ac <_dtoa_r+0x274>
 800f208:	636f4361 	.word	0x636f4361
 800f20c:	3fd287a7 	.word	0x3fd287a7
 800f210:	8b60c8b3 	.word	0x8b60c8b3
 800f214:	3fc68a28 	.word	0x3fc68a28
 800f218:	509f79fb 	.word	0x509f79fb
 800f21c:	3fd34413 	.word	0x3fd34413
 800f220:	08014211 	.word	0x08014211
 800f224:	08014228 	.word	0x08014228
 800f228:	7ff00000 	.word	0x7ff00000
 800f22c:	0801420d 	.word	0x0801420d
 800f230:	08014204 	.word	0x08014204
 800f234:	080141e1 	.word	0x080141e1
 800f238:	3ff80000 	.word	0x3ff80000
 800f23c:	08014318 	.word	0x08014318
 800f240:	08014280 	.word	0x08014280
 800f244:	2301      	movs	r3, #1
 800f246:	9309      	str	r3, [sp, #36]	; 0x24
 800f248:	e7d7      	b.n	800f1fa <_dtoa_r+0x2c2>
 800f24a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f24c:	9301      	str	r3, [sp, #4]
 800f24e:	9304      	str	r3, [sp, #16]
 800f250:	e7ba      	b.n	800f1c8 <_dtoa_r+0x290>
 800f252:	3101      	adds	r1, #1
 800f254:	0052      	lsls	r2, r2, #1
 800f256:	e7ba      	b.n	800f1ce <_dtoa_r+0x296>
 800f258:	69e3      	ldr	r3, [r4, #28]
 800f25a:	9a00      	ldr	r2, [sp, #0]
 800f25c:	601a      	str	r2, [r3, #0]
 800f25e:	9b04      	ldr	r3, [sp, #16]
 800f260:	2b0e      	cmp	r3, #14
 800f262:	f200 80a8 	bhi.w	800f3b6 <_dtoa_r+0x47e>
 800f266:	2d00      	cmp	r5, #0
 800f268:	f000 80a5 	beq.w	800f3b6 <_dtoa_r+0x47e>
 800f26c:	f1bb 0f00 	cmp.w	fp, #0
 800f270:	dd38      	ble.n	800f2e4 <_dtoa_r+0x3ac>
 800f272:	4bc0      	ldr	r3, [pc, #768]	; (800f574 <_dtoa_r+0x63c>)
 800f274:	f00b 020f 	and.w	r2, fp, #15
 800f278:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f27c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800f280:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f284:	ea4f 182b 	mov.w	r8, fp, asr #4
 800f288:	d019      	beq.n	800f2be <_dtoa_r+0x386>
 800f28a:	4bbb      	ldr	r3, [pc, #748]	; (800f578 <_dtoa_r+0x640>)
 800f28c:	ec51 0b18 	vmov	r0, r1, d8
 800f290:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f294:	f7f1 fada 	bl	800084c <__aeabi_ddiv>
 800f298:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f29c:	f008 080f 	and.w	r8, r8, #15
 800f2a0:	2503      	movs	r5, #3
 800f2a2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800f578 <_dtoa_r+0x640>
 800f2a6:	f1b8 0f00 	cmp.w	r8, #0
 800f2aa:	d10a      	bne.n	800f2c2 <_dtoa_r+0x38a>
 800f2ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f2b0:	4632      	mov	r2, r6
 800f2b2:	463b      	mov	r3, r7
 800f2b4:	f7f1 faca 	bl	800084c <__aeabi_ddiv>
 800f2b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f2bc:	e02b      	b.n	800f316 <_dtoa_r+0x3de>
 800f2be:	2502      	movs	r5, #2
 800f2c0:	e7ef      	b.n	800f2a2 <_dtoa_r+0x36a>
 800f2c2:	f018 0f01 	tst.w	r8, #1
 800f2c6:	d008      	beq.n	800f2da <_dtoa_r+0x3a2>
 800f2c8:	4630      	mov	r0, r6
 800f2ca:	4639      	mov	r1, r7
 800f2cc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f2d0:	f7f1 f992 	bl	80005f8 <__aeabi_dmul>
 800f2d4:	3501      	adds	r5, #1
 800f2d6:	4606      	mov	r6, r0
 800f2d8:	460f      	mov	r7, r1
 800f2da:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f2de:	f109 0908 	add.w	r9, r9, #8
 800f2e2:	e7e0      	b.n	800f2a6 <_dtoa_r+0x36e>
 800f2e4:	f000 809f 	beq.w	800f426 <_dtoa_r+0x4ee>
 800f2e8:	f1cb 0600 	rsb	r6, fp, #0
 800f2ec:	4ba1      	ldr	r3, [pc, #644]	; (800f574 <_dtoa_r+0x63c>)
 800f2ee:	4fa2      	ldr	r7, [pc, #648]	; (800f578 <_dtoa_r+0x640>)
 800f2f0:	f006 020f 	and.w	r2, r6, #15
 800f2f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2fc:	ec51 0b18 	vmov	r0, r1, d8
 800f300:	f7f1 f97a 	bl	80005f8 <__aeabi_dmul>
 800f304:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f308:	1136      	asrs	r6, r6, #4
 800f30a:	2300      	movs	r3, #0
 800f30c:	2502      	movs	r5, #2
 800f30e:	2e00      	cmp	r6, #0
 800f310:	d17e      	bne.n	800f410 <_dtoa_r+0x4d8>
 800f312:	2b00      	cmp	r3, #0
 800f314:	d1d0      	bne.n	800f2b8 <_dtoa_r+0x380>
 800f316:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f318:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	f000 8084 	beq.w	800f42a <_dtoa_r+0x4f2>
 800f322:	4b96      	ldr	r3, [pc, #600]	; (800f57c <_dtoa_r+0x644>)
 800f324:	2200      	movs	r2, #0
 800f326:	4640      	mov	r0, r8
 800f328:	4649      	mov	r1, r9
 800f32a:	f7f1 fbd7 	bl	8000adc <__aeabi_dcmplt>
 800f32e:	2800      	cmp	r0, #0
 800f330:	d07b      	beq.n	800f42a <_dtoa_r+0x4f2>
 800f332:	9b04      	ldr	r3, [sp, #16]
 800f334:	2b00      	cmp	r3, #0
 800f336:	d078      	beq.n	800f42a <_dtoa_r+0x4f2>
 800f338:	9b01      	ldr	r3, [sp, #4]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	dd39      	ble.n	800f3b2 <_dtoa_r+0x47a>
 800f33e:	4b90      	ldr	r3, [pc, #576]	; (800f580 <_dtoa_r+0x648>)
 800f340:	2200      	movs	r2, #0
 800f342:	4640      	mov	r0, r8
 800f344:	4649      	mov	r1, r9
 800f346:	f7f1 f957 	bl	80005f8 <__aeabi_dmul>
 800f34a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f34e:	9e01      	ldr	r6, [sp, #4]
 800f350:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f354:	3501      	adds	r5, #1
 800f356:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f35a:	4628      	mov	r0, r5
 800f35c:	f7f1 f8e2 	bl	8000524 <__aeabi_i2d>
 800f360:	4642      	mov	r2, r8
 800f362:	464b      	mov	r3, r9
 800f364:	f7f1 f948 	bl	80005f8 <__aeabi_dmul>
 800f368:	4b86      	ldr	r3, [pc, #536]	; (800f584 <_dtoa_r+0x64c>)
 800f36a:	2200      	movs	r2, #0
 800f36c:	f7f0 ff8e 	bl	800028c <__adddf3>
 800f370:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f374:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f378:	9303      	str	r3, [sp, #12]
 800f37a:	2e00      	cmp	r6, #0
 800f37c:	d158      	bne.n	800f430 <_dtoa_r+0x4f8>
 800f37e:	4b82      	ldr	r3, [pc, #520]	; (800f588 <_dtoa_r+0x650>)
 800f380:	2200      	movs	r2, #0
 800f382:	4640      	mov	r0, r8
 800f384:	4649      	mov	r1, r9
 800f386:	f7f0 ff7f 	bl	8000288 <__aeabi_dsub>
 800f38a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f38e:	4680      	mov	r8, r0
 800f390:	4689      	mov	r9, r1
 800f392:	f7f1 fbc1 	bl	8000b18 <__aeabi_dcmpgt>
 800f396:	2800      	cmp	r0, #0
 800f398:	f040 8296 	bne.w	800f8c8 <_dtoa_r+0x990>
 800f39c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f3a0:	4640      	mov	r0, r8
 800f3a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f3a6:	4649      	mov	r1, r9
 800f3a8:	f7f1 fb98 	bl	8000adc <__aeabi_dcmplt>
 800f3ac:	2800      	cmp	r0, #0
 800f3ae:	f040 8289 	bne.w	800f8c4 <_dtoa_r+0x98c>
 800f3b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f3b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	f2c0 814e 	blt.w	800f65a <_dtoa_r+0x722>
 800f3be:	f1bb 0f0e 	cmp.w	fp, #14
 800f3c2:	f300 814a 	bgt.w	800f65a <_dtoa_r+0x722>
 800f3c6:	4b6b      	ldr	r3, [pc, #428]	; (800f574 <_dtoa_r+0x63c>)
 800f3c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f3cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f3d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	f280 80dc 	bge.w	800f590 <_dtoa_r+0x658>
 800f3d8:	9b04      	ldr	r3, [sp, #16]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	f300 80d8 	bgt.w	800f590 <_dtoa_r+0x658>
 800f3e0:	f040 826f 	bne.w	800f8c2 <_dtoa_r+0x98a>
 800f3e4:	4b68      	ldr	r3, [pc, #416]	; (800f588 <_dtoa_r+0x650>)
 800f3e6:	2200      	movs	r2, #0
 800f3e8:	4640      	mov	r0, r8
 800f3ea:	4649      	mov	r1, r9
 800f3ec:	f7f1 f904 	bl	80005f8 <__aeabi_dmul>
 800f3f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f3f4:	f7f1 fb86 	bl	8000b04 <__aeabi_dcmpge>
 800f3f8:	9e04      	ldr	r6, [sp, #16]
 800f3fa:	4637      	mov	r7, r6
 800f3fc:	2800      	cmp	r0, #0
 800f3fe:	f040 8245 	bne.w	800f88c <_dtoa_r+0x954>
 800f402:	9d00      	ldr	r5, [sp, #0]
 800f404:	2331      	movs	r3, #49	; 0x31
 800f406:	f805 3b01 	strb.w	r3, [r5], #1
 800f40a:	f10b 0b01 	add.w	fp, fp, #1
 800f40e:	e241      	b.n	800f894 <_dtoa_r+0x95c>
 800f410:	07f2      	lsls	r2, r6, #31
 800f412:	d505      	bpl.n	800f420 <_dtoa_r+0x4e8>
 800f414:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f418:	f7f1 f8ee 	bl	80005f8 <__aeabi_dmul>
 800f41c:	3501      	adds	r5, #1
 800f41e:	2301      	movs	r3, #1
 800f420:	1076      	asrs	r6, r6, #1
 800f422:	3708      	adds	r7, #8
 800f424:	e773      	b.n	800f30e <_dtoa_r+0x3d6>
 800f426:	2502      	movs	r5, #2
 800f428:	e775      	b.n	800f316 <_dtoa_r+0x3de>
 800f42a:	9e04      	ldr	r6, [sp, #16]
 800f42c:	465f      	mov	r7, fp
 800f42e:	e792      	b.n	800f356 <_dtoa_r+0x41e>
 800f430:	9900      	ldr	r1, [sp, #0]
 800f432:	4b50      	ldr	r3, [pc, #320]	; (800f574 <_dtoa_r+0x63c>)
 800f434:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f438:	4431      	add	r1, r6
 800f43a:	9102      	str	r1, [sp, #8]
 800f43c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f43e:	eeb0 9a47 	vmov.f32	s18, s14
 800f442:	eef0 9a67 	vmov.f32	s19, s15
 800f446:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f44a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f44e:	2900      	cmp	r1, #0
 800f450:	d044      	beq.n	800f4dc <_dtoa_r+0x5a4>
 800f452:	494e      	ldr	r1, [pc, #312]	; (800f58c <_dtoa_r+0x654>)
 800f454:	2000      	movs	r0, #0
 800f456:	f7f1 f9f9 	bl	800084c <__aeabi_ddiv>
 800f45a:	ec53 2b19 	vmov	r2, r3, d9
 800f45e:	f7f0 ff13 	bl	8000288 <__aeabi_dsub>
 800f462:	9d00      	ldr	r5, [sp, #0]
 800f464:	ec41 0b19 	vmov	d9, r0, r1
 800f468:	4649      	mov	r1, r9
 800f46a:	4640      	mov	r0, r8
 800f46c:	f7f1 fb74 	bl	8000b58 <__aeabi_d2iz>
 800f470:	4606      	mov	r6, r0
 800f472:	f7f1 f857 	bl	8000524 <__aeabi_i2d>
 800f476:	4602      	mov	r2, r0
 800f478:	460b      	mov	r3, r1
 800f47a:	4640      	mov	r0, r8
 800f47c:	4649      	mov	r1, r9
 800f47e:	f7f0 ff03 	bl	8000288 <__aeabi_dsub>
 800f482:	3630      	adds	r6, #48	; 0x30
 800f484:	f805 6b01 	strb.w	r6, [r5], #1
 800f488:	ec53 2b19 	vmov	r2, r3, d9
 800f48c:	4680      	mov	r8, r0
 800f48e:	4689      	mov	r9, r1
 800f490:	f7f1 fb24 	bl	8000adc <__aeabi_dcmplt>
 800f494:	2800      	cmp	r0, #0
 800f496:	d164      	bne.n	800f562 <_dtoa_r+0x62a>
 800f498:	4642      	mov	r2, r8
 800f49a:	464b      	mov	r3, r9
 800f49c:	4937      	ldr	r1, [pc, #220]	; (800f57c <_dtoa_r+0x644>)
 800f49e:	2000      	movs	r0, #0
 800f4a0:	f7f0 fef2 	bl	8000288 <__aeabi_dsub>
 800f4a4:	ec53 2b19 	vmov	r2, r3, d9
 800f4a8:	f7f1 fb18 	bl	8000adc <__aeabi_dcmplt>
 800f4ac:	2800      	cmp	r0, #0
 800f4ae:	f040 80b6 	bne.w	800f61e <_dtoa_r+0x6e6>
 800f4b2:	9b02      	ldr	r3, [sp, #8]
 800f4b4:	429d      	cmp	r5, r3
 800f4b6:	f43f af7c 	beq.w	800f3b2 <_dtoa_r+0x47a>
 800f4ba:	4b31      	ldr	r3, [pc, #196]	; (800f580 <_dtoa_r+0x648>)
 800f4bc:	ec51 0b19 	vmov	r0, r1, d9
 800f4c0:	2200      	movs	r2, #0
 800f4c2:	f7f1 f899 	bl	80005f8 <__aeabi_dmul>
 800f4c6:	4b2e      	ldr	r3, [pc, #184]	; (800f580 <_dtoa_r+0x648>)
 800f4c8:	ec41 0b19 	vmov	d9, r0, r1
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	4640      	mov	r0, r8
 800f4d0:	4649      	mov	r1, r9
 800f4d2:	f7f1 f891 	bl	80005f8 <__aeabi_dmul>
 800f4d6:	4680      	mov	r8, r0
 800f4d8:	4689      	mov	r9, r1
 800f4da:	e7c5      	b.n	800f468 <_dtoa_r+0x530>
 800f4dc:	ec51 0b17 	vmov	r0, r1, d7
 800f4e0:	f7f1 f88a 	bl	80005f8 <__aeabi_dmul>
 800f4e4:	9b02      	ldr	r3, [sp, #8]
 800f4e6:	9d00      	ldr	r5, [sp, #0]
 800f4e8:	930f      	str	r3, [sp, #60]	; 0x3c
 800f4ea:	ec41 0b19 	vmov	d9, r0, r1
 800f4ee:	4649      	mov	r1, r9
 800f4f0:	4640      	mov	r0, r8
 800f4f2:	f7f1 fb31 	bl	8000b58 <__aeabi_d2iz>
 800f4f6:	4606      	mov	r6, r0
 800f4f8:	f7f1 f814 	bl	8000524 <__aeabi_i2d>
 800f4fc:	3630      	adds	r6, #48	; 0x30
 800f4fe:	4602      	mov	r2, r0
 800f500:	460b      	mov	r3, r1
 800f502:	4640      	mov	r0, r8
 800f504:	4649      	mov	r1, r9
 800f506:	f7f0 febf 	bl	8000288 <__aeabi_dsub>
 800f50a:	f805 6b01 	strb.w	r6, [r5], #1
 800f50e:	9b02      	ldr	r3, [sp, #8]
 800f510:	429d      	cmp	r5, r3
 800f512:	4680      	mov	r8, r0
 800f514:	4689      	mov	r9, r1
 800f516:	f04f 0200 	mov.w	r2, #0
 800f51a:	d124      	bne.n	800f566 <_dtoa_r+0x62e>
 800f51c:	4b1b      	ldr	r3, [pc, #108]	; (800f58c <_dtoa_r+0x654>)
 800f51e:	ec51 0b19 	vmov	r0, r1, d9
 800f522:	f7f0 feb3 	bl	800028c <__adddf3>
 800f526:	4602      	mov	r2, r0
 800f528:	460b      	mov	r3, r1
 800f52a:	4640      	mov	r0, r8
 800f52c:	4649      	mov	r1, r9
 800f52e:	f7f1 faf3 	bl	8000b18 <__aeabi_dcmpgt>
 800f532:	2800      	cmp	r0, #0
 800f534:	d173      	bne.n	800f61e <_dtoa_r+0x6e6>
 800f536:	ec53 2b19 	vmov	r2, r3, d9
 800f53a:	4914      	ldr	r1, [pc, #80]	; (800f58c <_dtoa_r+0x654>)
 800f53c:	2000      	movs	r0, #0
 800f53e:	f7f0 fea3 	bl	8000288 <__aeabi_dsub>
 800f542:	4602      	mov	r2, r0
 800f544:	460b      	mov	r3, r1
 800f546:	4640      	mov	r0, r8
 800f548:	4649      	mov	r1, r9
 800f54a:	f7f1 fac7 	bl	8000adc <__aeabi_dcmplt>
 800f54e:	2800      	cmp	r0, #0
 800f550:	f43f af2f 	beq.w	800f3b2 <_dtoa_r+0x47a>
 800f554:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f556:	1e6b      	subs	r3, r5, #1
 800f558:	930f      	str	r3, [sp, #60]	; 0x3c
 800f55a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f55e:	2b30      	cmp	r3, #48	; 0x30
 800f560:	d0f8      	beq.n	800f554 <_dtoa_r+0x61c>
 800f562:	46bb      	mov	fp, r7
 800f564:	e04a      	b.n	800f5fc <_dtoa_r+0x6c4>
 800f566:	4b06      	ldr	r3, [pc, #24]	; (800f580 <_dtoa_r+0x648>)
 800f568:	f7f1 f846 	bl	80005f8 <__aeabi_dmul>
 800f56c:	4680      	mov	r8, r0
 800f56e:	4689      	mov	r9, r1
 800f570:	e7bd      	b.n	800f4ee <_dtoa_r+0x5b6>
 800f572:	bf00      	nop
 800f574:	08014318 	.word	0x08014318
 800f578:	080142f0 	.word	0x080142f0
 800f57c:	3ff00000 	.word	0x3ff00000
 800f580:	40240000 	.word	0x40240000
 800f584:	401c0000 	.word	0x401c0000
 800f588:	40140000 	.word	0x40140000
 800f58c:	3fe00000 	.word	0x3fe00000
 800f590:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f594:	9d00      	ldr	r5, [sp, #0]
 800f596:	4642      	mov	r2, r8
 800f598:	464b      	mov	r3, r9
 800f59a:	4630      	mov	r0, r6
 800f59c:	4639      	mov	r1, r7
 800f59e:	f7f1 f955 	bl	800084c <__aeabi_ddiv>
 800f5a2:	f7f1 fad9 	bl	8000b58 <__aeabi_d2iz>
 800f5a6:	9001      	str	r0, [sp, #4]
 800f5a8:	f7f0 ffbc 	bl	8000524 <__aeabi_i2d>
 800f5ac:	4642      	mov	r2, r8
 800f5ae:	464b      	mov	r3, r9
 800f5b0:	f7f1 f822 	bl	80005f8 <__aeabi_dmul>
 800f5b4:	4602      	mov	r2, r0
 800f5b6:	460b      	mov	r3, r1
 800f5b8:	4630      	mov	r0, r6
 800f5ba:	4639      	mov	r1, r7
 800f5bc:	f7f0 fe64 	bl	8000288 <__aeabi_dsub>
 800f5c0:	9e01      	ldr	r6, [sp, #4]
 800f5c2:	9f04      	ldr	r7, [sp, #16]
 800f5c4:	3630      	adds	r6, #48	; 0x30
 800f5c6:	f805 6b01 	strb.w	r6, [r5], #1
 800f5ca:	9e00      	ldr	r6, [sp, #0]
 800f5cc:	1bae      	subs	r6, r5, r6
 800f5ce:	42b7      	cmp	r7, r6
 800f5d0:	4602      	mov	r2, r0
 800f5d2:	460b      	mov	r3, r1
 800f5d4:	d134      	bne.n	800f640 <_dtoa_r+0x708>
 800f5d6:	f7f0 fe59 	bl	800028c <__adddf3>
 800f5da:	4642      	mov	r2, r8
 800f5dc:	464b      	mov	r3, r9
 800f5de:	4606      	mov	r6, r0
 800f5e0:	460f      	mov	r7, r1
 800f5e2:	f7f1 fa99 	bl	8000b18 <__aeabi_dcmpgt>
 800f5e6:	b9c8      	cbnz	r0, 800f61c <_dtoa_r+0x6e4>
 800f5e8:	4642      	mov	r2, r8
 800f5ea:	464b      	mov	r3, r9
 800f5ec:	4630      	mov	r0, r6
 800f5ee:	4639      	mov	r1, r7
 800f5f0:	f7f1 fa6a 	bl	8000ac8 <__aeabi_dcmpeq>
 800f5f4:	b110      	cbz	r0, 800f5fc <_dtoa_r+0x6c4>
 800f5f6:	9b01      	ldr	r3, [sp, #4]
 800f5f8:	07db      	lsls	r3, r3, #31
 800f5fa:	d40f      	bmi.n	800f61c <_dtoa_r+0x6e4>
 800f5fc:	4651      	mov	r1, sl
 800f5fe:	4620      	mov	r0, r4
 800f600:	f000 fbcc 	bl	800fd9c <_Bfree>
 800f604:	2300      	movs	r3, #0
 800f606:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f608:	702b      	strb	r3, [r5, #0]
 800f60a:	f10b 0301 	add.w	r3, fp, #1
 800f60e:	6013      	str	r3, [r2, #0]
 800f610:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f612:	2b00      	cmp	r3, #0
 800f614:	f43f ace2 	beq.w	800efdc <_dtoa_r+0xa4>
 800f618:	601d      	str	r5, [r3, #0]
 800f61a:	e4df      	b.n	800efdc <_dtoa_r+0xa4>
 800f61c:	465f      	mov	r7, fp
 800f61e:	462b      	mov	r3, r5
 800f620:	461d      	mov	r5, r3
 800f622:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f626:	2a39      	cmp	r2, #57	; 0x39
 800f628:	d106      	bne.n	800f638 <_dtoa_r+0x700>
 800f62a:	9a00      	ldr	r2, [sp, #0]
 800f62c:	429a      	cmp	r2, r3
 800f62e:	d1f7      	bne.n	800f620 <_dtoa_r+0x6e8>
 800f630:	9900      	ldr	r1, [sp, #0]
 800f632:	2230      	movs	r2, #48	; 0x30
 800f634:	3701      	adds	r7, #1
 800f636:	700a      	strb	r2, [r1, #0]
 800f638:	781a      	ldrb	r2, [r3, #0]
 800f63a:	3201      	adds	r2, #1
 800f63c:	701a      	strb	r2, [r3, #0]
 800f63e:	e790      	b.n	800f562 <_dtoa_r+0x62a>
 800f640:	4ba3      	ldr	r3, [pc, #652]	; (800f8d0 <_dtoa_r+0x998>)
 800f642:	2200      	movs	r2, #0
 800f644:	f7f0 ffd8 	bl	80005f8 <__aeabi_dmul>
 800f648:	2200      	movs	r2, #0
 800f64a:	2300      	movs	r3, #0
 800f64c:	4606      	mov	r6, r0
 800f64e:	460f      	mov	r7, r1
 800f650:	f7f1 fa3a 	bl	8000ac8 <__aeabi_dcmpeq>
 800f654:	2800      	cmp	r0, #0
 800f656:	d09e      	beq.n	800f596 <_dtoa_r+0x65e>
 800f658:	e7d0      	b.n	800f5fc <_dtoa_r+0x6c4>
 800f65a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f65c:	2a00      	cmp	r2, #0
 800f65e:	f000 80ca 	beq.w	800f7f6 <_dtoa_r+0x8be>
 800f662:	9a07      	ldr	r2, [sp, #28]
 800f664:	2a01      	cmp	r2, #1
 800f666:	f300 80ad 	bgt.w	800f7c4 <_dtoa_r+0x88c>
 800f66a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f66c:	2a00      	cmp	r2, #0
 800f66e:	f000 80a5 	beq.w	800f7bc <_dtoa_r+0x884>
 800f672:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f676:	9e08      	ldr	r6, [sp, #32]
 800f678:	9d05      	ldr	r5, [sp, #20]
 800f67a:	9a05      	ldr	r2, [sp, #20]
 800f67c:	441a      	add	r2, r3
 800f67e:	9205      	str	r2, [sp, #20]
 800f680:	9a06      	ldr	r2, [sp, #24]
 800f682:	2101      	movs	r1, #1
 800f684:	441a      	add	r2, r3
 800f686:	4620      	mov	r0, r4
 800f688:	9206      	str	r2, [sp, #24]
 800f68a:	f000 fc3d 	bl	800ff08 <__i2b>
 800f68e:	4607      	mov	r7, r0
 800f690:	b165      	cbz	r5, 800f6ac <_dtoa_r+0x774>
 800f692:	9b06      	ldr	r3, [sp, #24]
 800f694:	2b00      	cmp	r3, #0
 800f696:	dd09      	ble.n	800f6ac <_dtoa_r+0x774>
 800f698:	42ab      	cmp	r3, r5
 800f69a:	9a05      	ldr	r2, [sp, #20]
 800f69c:	bfa8      	it	ge
 800f69e:	462b      	movge	r3, r5
 800f6a0:	1ad2      	subs	r2, r2, r3
 800f6a2:	9205      	str	r2, [sp, #20]
 800f6a4:	9a06      	ldr	r2, [sp, #24]
 800f6a6:	1aed      	subs	r5, r5, r3
 800f6a8:	1ad3      	subs	r3, r2, r3
 800f6aa:	9306      	str	r3, [sp, #24]
 800f6ac:	9b08      	ldr	r3, [sp, #32]
 800f6ae:	b1f3      	cbz	r3, 800f6ee <_dtoa_r+0x7b6>
 800f6b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	f000 80a3 	beq.w	800f7fe <_dtoa_r+0x8c6>
 800f6b8:	2e00      	cmp	r6, #0
 800f6ba:	dd10      	ble.n	800f6de <_dtoa_r+0x7a6>
 800f6bc:	4639      	mov	r1, r7
 800f6be:	4632      	mov	r2, r6
 800f6c0:	4620      	mov	r0, r4
 800f6c2:	f000 fce1 	bl	8010088 <__pow5mult>
 800f6c6:	4652      	mov	r2, sl
 800f6c8:	4601      	mov	r1, r0
 800f6ca:	4607      	mov	r7, r0
 800f6cc:	4620      	mov	r0, r4
 800f6ce:	f000 fc31 	bl	800ff34 <__multiply>
 800f6d2:	4651      	mov	r1, sl
 800f6d4:	4680      	mov	r8, r0
 800f6d6:	4620      	mov	r0, r4
 800f6d8:	f000 fb60 	bl	800fd9c <_Bfree>
 800f6dc:	46c2      	mov	sl, r8
 800f6de:	9b08      	ldr	r3, [sp, #32]
 800f6e0:	1b9a      	subs	r2, r3, r6
 800f6e2:	d004      	beq.n	800f6ee <_dtoa_r+0x7b6>
 800f6e4:	4651      	mov	r1, sl
 800f6e6:	4620      	mov	r0, r4
 800f6e8:	f000 fcce 	bl	8010088 <__pow5mult>
 800f6ec:	4682      	mov	sl, r0
 800f6ee:	2101      	movs	r1, #1
 800f6f0:	4620      	mov	r0, r4
 800f6f2:	f000 fc09 	bl	800ff08 <__i2b>
 800f6f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	4606      	mov	r6, r0
 800f6fc:	f340 8081 	ble.w	800f802 <_dtoa_r+0x8ca>
 800f700:	461a      	mov	r2, r3
 800f702:	4601      	mov	r1, r0
 800f704:	4620      	mov	r0, r4
 800f706:	f000 fcbf 	bl	8010088 <__pow5mult>
 800f70a:	9b07      	ldr	r3, [sp, #28]
 800f70c:	2b01      	cmp	r3, #1
 800f70e:	4606      	mov	r6, r0
 800f710:	dd7a      	ble.n	800f808 <_dtoa_r+0x8d0>
 800f712:	f04f 0800 	mov.w	r8, #0
 800f716:	6933      	ldr	r3, [r6, #16]
 800f718:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f71c:	6918      	ldr	r0, [r3, #16]
 800f71e:	f000 fba5 	bl	800fe6c <__hi0bits>
 800f722:	f1c0 0020 	rsb	r0, r0, #32
 800f726:	9b06      	ldr	r3, [sp, #24]
 800f728:	4418      	add	r0, r3
 800f72a:	f010 001f 	ands.w	r0, r0, #31
 800f72e:	f000 8094 	beq.w	800f85a <_dtoa_r+0x922>
 800f732:	f1c0 0320 	rsb	r3, r0, #32
 800f736:	2b04      	cmp	r3, #4
 800f738:	f340 8085 	ble.w	800f846 <_dtoa_r+0x90e>
 800f73c:	9b05      	ldr	r3, [sp, #20]
 800f73e:	f1c0 001c 	rsb	r0, r0, #28
 800f742:	4403      	add	r3, r0
 800f744:	9305      	str	r3, [sp, #20]
 800f746:	9b06      	ldr	r3, [sp, #24]
 800f748:	4403      	add	r3, r0
 800f74a:	4405      	add	r5, r0
 800f74c:	9306      	str	r3, [sp, #24]
 800f74e:	9b05      	ldr	r3, [sp, #20]
 800f750:	2b00      	cmp	r3, #0
 800f752:	dd05      	ble.n	800f760 <_dtoa_r+0x828>
 800f754:	4651      	mov	r1, sl
 800f756:	461a      	mov	r2, r3
 800f758:	4620      	mov	r0, r4
 800f75a:	f000 fcef 	bl	801013c <__lshift>
 800f75e:	4682      	mov	sl, r0
 800f760:	9b06      	ldr	r3, [sp, #24]
 800f762:	2b00      	cmp	r3, #0
 800f764:	dd05      	ble.n	800f772 <_dtoa_r+0x83a>
 800f766:	4631      	mov	r1, r6
 800f768:	461a      	mov	r2, r3
 800f76a:	4620      	mov	r0, r4
 800f76c:	f000 fce6 	bl	801013c <__lshift>
 800f770:	4606      	mov	r6, r0
 800f772:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f774:	2b00      	cmp	r3, #0
 800f776:	d072      	beq.n	800f85e <_dtoa_r+0x926>
 800f778:	4631      	mov	r1, r6
 800f77a:	4650      	mov	r0, sl
 800f77c:	f000 fd4a 	bl	8010214 <__mcmp>
 800f780:	2800      	cmp	r0, #0
 800f782:	da6c      	bge.n	800f85e <_dtoa_r+0x926>
 800f784:	2300      	movs	r3, #0
 800f786:	4651      	mov	r1, sl
 800f788:	220a      	movs	r2, #10
 800f78a:	4620      	mov	r0, r4
 800f78c:	f000 fb28 	bl	800fde0 <__multadd>
 800f790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f792:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f796:	4682      	mov	sl, r0
 800f798:	2b00      	cmp	r3, #0
 800f79a:	f000 81b0 	beq.w	800fafe <_dtoa_r+0xbc6>
 800f79e:	2300      	movs	r3, #0
 800f7a0:	4639      	mov	r1, r7
 800f7a2:	220a      	movs	r2, #10
 800f7a4:	4620      	mov	r0, r4
 800f7a6:	f000 fb1b 	bl	800fde0 <__multadd>
 800f7aa:	9b01      	ldr	r3, [sp, #4]
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	4607      	mov	r7, r0
 800f7b0:	f300 8096 	bgt.w	800f8e0 <_dtoa_r+0x9a8>
 800f7b4:	9b07      	ldr	r3, [sp, #28]
 800f7b6:	2b02      	cmp	r3, #2
 800f7b8:	dc59      	bgt.n	800f86e <_dtoa_r+0x936>
 800f7ba:	e091      	b.n	800f8e0 <_dtoa_r+0x9a8>
 800f7bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f7be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f7c2:	e758      	b.n	800f676 <_dtoa_r+0x73e>
 800f7c4:	9b04      	ldr	r3, [sp, #16]
 800f7c6:	1e5e      	subs	r6, r3, #1
 800f7c8:	9b08      	ldr	r3, [sp, #32]
 800f7ca:	42b3      	cmp	r3, r6
 800f7cc:	bfbf      	itttt	lt
 800f7ce:	9b08      	ldrlt	r3, [sp, #32]
 800f7d0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800f7d2:	9608      	strlt	r6, [sp, #32]
 800f7d4:	1af3      	sublt	r3, r6, r3
 800f7d6:	bfb4      	ite	lt
 800f7d8:	18d2      	addlt	r2, r2, r3
 800f7da:	1b9e      	subge	r6, r3, r6
 800f7dc:	9b04      	ldr	r3, [sp, #16]
 800f7de:	bfbc      	itt	lt
 800f7e0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800f7e2:	2600      	movlt	r6, #0
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	bfb7      	itett	lt
 800f7e8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800f7ec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800f7f0:	1a9d      	sublt	r5, r3, r2
 800f7f2:	2300      	movlt	r3, #0
 800f7f4:	e741      	b.n	800f67a <_dtoa_r+0x742>
 800f7f6:	9e08      	ldr	r6, [sp, #32]
 800f7f8:	9d05      	ldr	r5, [sp, #20]
 800f7fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f7fc:	e748      	b.n	800f690 <_dtoa_r+0x758>
 800f7fe:	9a08      	ldr	r2, [sp, #32]
 800f800:	e770      	b.n	800f6e4 <_dtoa_r+0x7ac>
 800f802:	9b07      	ldr	r3, [sp, #28]
 800f804:	2b01      	cmp	r3, #1
 800f806:	dc19      	bgt.n	800f83c <_dtoa_r+0x904>
 800f808:	9b02      	ldr	r3, [sp, #8]
 800f80a:	b9bb      	cbnz	r3, 800f83c <_dtoa_r+0x904>
 800f80c:	9b03      	ldr	r3, [sp, #12]
 800f80e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f812:	b99b      	cbnz	r3, 800f83c <_dtoa_r+0x904>
 800f814:	9b03      	ldr	r3, [sp, #12]
 800f816:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f81a:	0d1b      	lsrs	r3, r3, #20
 800f81c:	051b      	lsls	r3, r3, #20
 800f81e:	b183      	cbz	r3, 800f842 <_dtoa_r+0x90a>
 800f820:	9b05      	ldr	r3, [sp, #20]
 800f822:	3301      	adds	r3, #1
 800f824:	9305      	str	r3, [sp, #20]
 800f826:	9b06      	ldr	r3, [sp, #24]
 800f828:	3301      	adds	r3, #1
 800f82a:	9306      	str	r3, [sp, #24]
 800f82c:	f04f 0801 	mov.w	r8, #1
 800f830:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f832:	2b00      	cmp	r3, #0
 800f834:	f47f af6f 	bne.w	800f716 <_dtoa_r+0x7de>
 800f838:	2001      	movs	r0, #1
 800f83a:	e774      	b.n	800f726 <_dtoa_r+0x7ee>
 800f83c:	f04f 0800 	mov.w	r8, #0
 800f840:	e7f6      	b.n	800f830 <_dtoa_r+0x8f8>
 800f842:	4698      	mov	r8, r3
 800f844:	e7f4      	b.n	800f830 <_dtoa_r+0x8f8>
 800f846:	d082      	beq.n	800f74e <_dtoa_r+0x816>
 800f848:	9a05      	ldr	r2, [sp, #20]
 800f84a:	331c      	adds	r3, #28
 800f84c:	441a      	add	r2, r3
 800f84e:	9205      	str	r2, [sp, #20]
 800f850:	9a06      	ldr	r2, [sp, #24]
 800f852:	441a      	add	r2, r3
 800f854:	441d      	add	r5, r3
 800f856:	9206      	str	r2, [sp, #24]
 800f858:	e779      	b.n	800f74e <_dtoa_r+0x816>
 800f85a:	4603      	mov	r3, r0
 800f85c:	e7f4      	b.n	800f848 <_dtoa_r+0x910>
 800f85e:	9b04      	ldr	r3, [sp, #16]
 800f860:	2b00      	cmp	r3, #0
 800f862:	dc37      	bgt.n	800f8d4 <_dtoa_r+0x99c>
 800f864:	9b07      	ldr	r3, [sp, #28]
 800f866:	2b02      	cmp	r3, #2
 800f868:	dd34      	ble.n	800f8d4 <_dtoa_r+0x99c>
 800f86a:	9b04      	ldr	r3, [sp, #16]
 800f86c:	9301      	str	r3, [sp, #4]
 800f86e:	9b01      	ldr	r3, [sp, #4]
 800f870:	b963      	cbnz	r3, 800f88c <_dtoa_r+0x954>
 800f872:	4631      	mov	r1, r6
 800f874:	2205      	movs	r2, #5
 800f876:	4620      	mov	r0, r4
 800f878:	f000 fab2 	bl	800fde0 <__multadd>
 800f87c:	4601      	mov	r1, r0
 800f87e:	4606      	mov	r6, r0
 800f880:	4650      	mov	r0, sl
 800f882:	f000 fcc7 	bl	8010214 <__mcmp>
 800f886:	2800      	cmp	r0, #0
 800f888:	f73f adbb 	bgt.w	800f402 <_dtoa_r+0x4ca>
 800f88c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f88e:	9d00      	ldr	r5, [sp, #0]
 800f890:	ea6f 0b03 	mvn.w	fp, r3
 800f894:	f04f 0800 	mov.w	r8, #0
 800f898:	4631      	mov	r1, r6
 800f89a:	4620      	mov	r0, r4
 800f89c:	f000 fa7e 	bl	800fd9c <_Bfree>
 800f8a0:	2f00      	cmp	r7, #0
 800f8a2:	f43f aeab 	beq.w	800f5fc <_dtoa_r+0x6c4>
 800f8a6:	f1b8 0f00 	cmp.w	r8, #0
 800f8aa:	d005      	beq.n	800f8b8 <_dtoa_r+0x980>
 800f8ac:	45b8      	cmp	r8, r7
 800f8ae:	d003      	beq.n	800f8b8 <_dtoa_r+0x980>
 800f8b0:	4641      	mov	r1, r8
 800f8b2:	4620      	mov	r0, r4
 800f8b4:	f000 fa72 	bl	800fd9c <_Bfree>
 800f8b8:	4639      	mov	r1, r7
 800f8ba:	4620      	mov	r0, r4
 800f8bc:	f000 fa6e 	bl	800fd9c <_Bfree>
 800f8c0:	e69c      	b.n	800f5fc <_dtoa_r+0x6c4>
 800f8c2:	2600      	movs	r6, #0
 800f8c4:	4637      	mov	r7, r6
 800f8c6:	e7e1      	b.n	800f88c <_dtoa_r+0x954>
 800f8c8:	46bb      	mov	fp, r7
 800f8ca:	4637      	mov	r7, r6
 800f8cc:	e599      	b.n	800f402 <_dtoa_r+0x4ca>
 800f8ce:	bf00      	nop
 800f8d0:	40240000 	.word	0x40240000
 800f8d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	f000 80c8 	beq.w	800fa6c <_dtoa_r+0xb34>
 800f8dc:	9b04      	ldr	r3, [sp, #16]
 800f8de:	9301      	str	r3, [sp, #4]
 800f8e0:	2d00      	cmp	r5, #0
 800f8e2:	dd05      	ble.n	800f8f0 <_dtoa_r+0x9b8>
 800f8e4:	4639      	mov	r1, r7
 800f8e6:	462a      	mov	r2, r5
 800f8e8:	4620      	mov	r0, r4
 800f8ea:	f000 fc27 	bl	801013c <__lshift>
 800f8ee:	4607      	mov	r7, r0
 800f8f0:	f1b8 0f00 	cmp.w	r8, #0
 800f8f4:	d05b      	beq.n	800f9ae <_dtoa_r+0xa76>
 800f8f6:	6879      	ldr	r1, [r7, #4]
 800f8f8:	4620      	mov	r0, r4
 800f8fa:	f000 fa0f 	bl	800fd1c <_Balloc>
 800f8fe:	4605      	mov	r5, r0
 800f900:	b928      	cbnz	r0, 800f90e <_dtoa_r+0x9d6>
 800f902:	4b83      	ldr	r3, [pc, #524]	; (800fb10 <_dtoa_r+0xbd8>)
 800f904:	4602      	mov	r2, r0
 800f906:	f240 21ef 	movw	r1, #751	; 0x2ef
 800f90a:	f7ff bb2e 	b.w	800ef6a <_dtoa_r+0x32>
 800f90e:	693a      	ldr	r2, [r7, #16]
 800f910:	3202      	adds	r2, #2
 800f912:	0092      	lsls	r2, r2, #2
 800f914:	f107 010c 	add.w	r1, r7, #12
 800f918:	300c      	adds	r0, #12
 800f91a:	f001 f82f 	bl	801097c <memcpy>
 800f91e:	2201      	movs	r2, #1
 800f920:	4629      	mov	r1, r5
 800f922:	4620      	mov	r0, r4
 800f924:	f000 fc0a 	bl	801013c <__lshift>
 800f928:	9b00      	ldr	r3, [sp, #0]
 800f92a:	3301      	adds	r3, #1
 800f92c:	9304      	str	r3, [sp, #16]
 800f92e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f932:	4413      	add	r3, r2
 800f934:	9308      	str	r3, [sp, #32]
 800f936:	9b02      	ldr	r3, [sp, #8]
 800f938:	f003 0301 	and.w	r3, r3, #1
 800f93c:	46b8      	mov	r8, r7
 800f93e:	9306      	str	r3, [sp, #24]
 800f940:	4607      	mov	r7, r0
 800f942:	9b04      	ldr	r3, [sp, #16]
 800f944:	4631      	mov	r1, r6
 800f946:	3b01      	subs	r3, #1
 800f948:	4650      	mov	r0, sl
 800f94a:	9301      	str	r3, [sp, #4]
 800f94c:	f7ff fa6c 	bl	800ee28 <quorem>
 800f950:	4641      	mov	r1, r8
 800f952:	9002      	str	r0, [sp, #8]
 800f954:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800f958:	4650      	mov	r0, sl
 800f95a:	f000 fc5b 	bl	8010214 <__mcmp>
 800f95e:	463a      	mov	r2, r7
 800f960:	9005      	str	r0, [sp, #20]
 800f962:	4631      	mov	r1, r6
 800f964:	4620      	mov	r0, r4
 800f966:	f000 fc71 	bl	801024c <__mdiff>
 800f96a:	68c2      	ldr	r2, [r0, #12]
 800f96c:	4605      	mov	r5, r0
 800f96e:	bb02      	cbnz	r2, 800f9b2 <_dtoa_r+0xa7a>
 800f970:	4601      	mov	r1, r0
 800f972:	4650      	mov	r0, sl
 800f974:	f000 fc4e 	bl	8010214 <__mcmp>
 800f978:	4602      	mov	r2, r0
 800f97a:	4629      	mov	r1, r5
 800f97c:	4620      	mov	r0, r4
 800f97e:	9209      	str	r2, [sp, #36]	; 0x24
 800f980:	f000 fa0c 	bl	800fd9c <_Bfree>
 800f984:	9b07      	ldr	r3, [sp, #28]
 800f986:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f988:	9d04      	ldr	r5, [sp, #16]
 800f98a:	ea43 0102 	orr.w	r1, r3, r2
 800f98e:	9b06      	ldr	r3, [sp, #24]
 800f990:	4319      	orrs	r1, r3
 800f992:	d110      	bne.n	800f9b6 <_dtoa_r+0xa7e>
 800f994:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f998:	d029      	beq.n	800f9ee <_dtoa_r+0xab6>
 800f99a:	9b05      	ldr	r3, [sp, #20]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	dd02      	ble.n	800f9a6 <_dtoa_r+0xa6e>
 800f9a0:	9b02      	ldr	r3, [sp, #8]
 800f9a2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800f9a6:	9b01      	ldr	r3, [sp, #4]
 800f9a8:	f883 9000 	strb.w	r9, [r3]
 800f9ac:	e774      	b.n	800f898 <_dtoa_r+0x960>
 800f9ae:	4638      	mov	r0, r7
 800f9b0:	e7ba      	b.n	800f928 <_dtoa_r+0x9f0>
 800f9b2:	2201      	movs	r2, #1
 800f9b4:	e7e1      	b.n	800f97a <_dtoa_r+0xa42>
 800f9b6:	9b05      	ldr	r3, [sp, #20]
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	db04      	blt.n	800f9c6 <_dtoa_r+0xa8e>
 800f9bc:	9907      	ldr	r1, [sp, #28]
 800f9be:	430b      	orrs	r3, r1
 800f9c0:	9906      	ldr	r1, [sp, #24]
 800f9c2:	430b      	orrs	r3, r1
 800f9c4:	d120      	bne.n	800fa08 <_dtoa_r+0xad0>
 800f9c6:	2a00      	cmp	r2, #0
 800f9c8:	dded      	ble.n	800f9a6 <_dtoa_r+0xa6e>
 800f9ca:	4651      	mov	r1, sl
 800f9cc:	2201      	movs	r2, #1
 800f9ce:	4620      	mov	r0, r4
 800f9d0:	f000 fbb4 	bl	801013c <__lshift>
 800f9d4:	4631      	mov	r1, r6
 800f9d6:	4682      	mov	sl, r0
 800f9d8:	f000 fc1c 	bl	8010214 <__mcmp>
 800f9dc:	2800      	cmp	r0, #0
 800f9de:	dc03      	bgt.n	800f9e8 <_dtoa_r+0xab0>
 800f9e0:	d1e1      	bne.n	800f9a6 <_dtoa_r+0xa6e>
 800f9e2:	f019 0f01 	tst.w	r9, #1
 800f9e6:	d0de      	beq.n	800f9a6 <_dtoa_r+0xa6e>
 800f9e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f9ec:	d1d8      	bne.n	800f9a0 <_dtoa_r+0xa68>
 800f9ee:	9a01      	ldr	r2, [sp, #4]
 800f9f0:	2339      	movs	r3, #57	; 0x39
 800f9f2:	7013      	strb	r3, [r2, #0]
 800f9f4:	462b      	mov	r3, r5
 800f9f6:	461d      	mov	r5, r3
 800f9f8:	3b01      	subs	r3, #1
 800f9fa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f9fe:	2a39      	cmp	r2, #57	; 0x39
 800fa00:	d06c      	beq.n	800fadc <_dtoa_r+0xba4>
 800fa02:	3201      	adds	r2, #1
 800fa04:	701a      	strb	r2, [r3, #0]
 800fa06:	e747      	b.n	800f898 <_dtoa_r+0x960>
 800fa08:	2a00      	cmp	r2, #0
 800fa0a:	dd07      	ble.n	800fa1c <_dtoa_r+0xae4>
 800fa0c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fa10:	d0ed      	beq.n	800f9ee <_dtoa_r+0xab6>
 800fa12:	9a01      	ldr	r2, [sp, #4]
 800fa14:	f109 0301 	add.w	r3, r9, #1
 800fa18:	7013      	strb	r3, [r2, #0]
 800fa1a:	e73d      	b.n	800f898 <_dtoa_r+0x960>
 800fa1c:	9b04      	ldr	r3, [sp, #16]
 800fa1e:	9a08      	ldr	r2, [sp, #32]
 800fa20:	f803 9c01 	strb.w	r9, [r3, #-1]
 800fa24:	4293      	cmp	r3, r2
 800fa26:	d043      	beq.n	800fab0 <_dtoa_r+0xb78>
 800fa28:	4651      	mov	r1, sl
 800fa2a:	2300      	movs	r3, #0
 800fa2c:	220a      	movs	r2, #10
 800fa2e:	4620      	mov	r0, r4
 800fa30:	f000 f9d6 	bl	800fde0 <__multadd>
 800fa34:	45b8      	cmp	r8, r7
 800fa36:	4682      	mov	sl, r0
 800fa38:	f04f 0300 	mov.w	r3, #0
 800fa3c:	f04f 020a 	mov.w	r2, #10
 800fa40:	4641      	mov	r1, r8
 800fa42:	4620      	mov	r0, r4
 800fa44:	d107      	bne.n	800fa56 <_dtoa_r+0xb1e>
 800fa46:	f000 f9cb 	bl	800fde0 <__multadd>
 800fa4a:	4680      	mov	r8, r0
 800fa4c:	4607      	mov	r7, r0
 800fa4e:	9b04      	ldr	r3, [sp, #16]
 800fa50:	3301      	adds	r3, #1
 800fa52:	9304      	str	r3, [sp, #16]
 800fa54:	e775      	b.n	800f942 <_dtoa_r+0xa0a>
 800fa56:	f000 f9c3 	bl	800fde0 <__multadd>
 800fa5a:	4639      	mov	r1, r7
 800fa5c:	4680      	mov	r8, r0
 800fa5e:	2300      	movs	r3, #0
 800fa60:	220a      	movs	r2, #10
 800fa62:	4620      	mov	r0, r4
 800fa64:	f000 f9bc 	bl	800fde0 <__multadd>
 800fa68:	4607      	mov	r7, r0
 800fa6a:	e7f0      	b.n	800fa4e <_dtoa_r+0xb16>
 800fa6c:	9b04      	ldr	r3, [sp, #16]
 800fa6e:	9301      	str	r3, [sp, #4]
 800fa70:	9d00      	ldr	r5, [sp, #0]
 800fa72:	4631      	mov	r1, r6
 800fa74:	4650      	mov	r0, sl
 800fa76:	f7ff f9d7 	bl	800ee28 <quorem>
 800fa7a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800fa7e:	9b00      	ldr	r3, [sp, #0]
 800fa80:	f805 9b01 	strb.w	r9, [r5], #1
 800fa84:	1aea      	subs	r2, r5, r3
 800fa86:	9b01      	ldr	r3, [sp, #4]
 800fa88:	4293      	cmp	r3, r2
 800fa8a:	dd07      	ble.n	800fa9c <_dtoa_r+0xb64>
 800fa8c:	4651      	mov	r1, sl
 800fa8e:	2300      	movs	r3, #0
 800fa90:	220a      	movs	r2, #10
 800fa92:	4620      	mov	r0, r4
 800fa94:	f000 f9a4 	bl	800fde0 <__multadd>
 800fa98:	4682      	mov	sl, r0
 800fa9a:	e7ea      	b.n	800fa72 <_dtoa_r+0xb3a>
 800fa9c:	9b01      	ldr	r3, [sp, #4]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	bfc8      	it	gt
 800faa2:	461d      	movgt	r5, r3
 800faa4:	9b00      	ldr	r3, [sp, #0]
 800faa6:	bfd8      	it	le
 800faa8:	2501      	movle	r5, #1
 800faaa:	441d      	add	r5, r3
 800faac:	f04f 0800 	mov.w	r8, #0
 800fab0:	4651      	mov	r1, sl
 800fab2:	2201      	movs	r2, #1
 800fab4:	4620      	mov	r0, r4
 800fab6:	f000 fb41 	bl	801013c <__lshift>
 800faba:	4631      	mov	r1, r6
 800fabc:	4682      	mov	sl, r0
 800fabe:	f000 fba9 	bl	8010214 <__mcmp>
 800fac2:	2800      	cmp	r0, #0
 800fac4:	dc96      	bgt.n	800f9f4 <_dtoa_r+0xabc>
 800fac6:	d102      	bne.n	800face <_dtoa_r+0xb96>
 800fac8:	f019 0f01 	tst.w	r9, #1
 800facc:	d192      	bne.n	800f9f4 <_dtoa_r+0xabc>
 800face:	462b      	mov	r3, r5
 800fad0:	461d      	mov	r5, r3
 800fad2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fad6:	2a30      	cmp	r2, #48	; 0x30
 800fad8:	d0fa      	beq.n	800fad0 <_dtoa_r+0xb98>
 800fada:	e6dd      	b.n	800f898 <_dtoa_r+0x960>
 800fadc:	9a00      	ldr	r2, [sp, #0]
 800fade:	429a      	cmp	r2, r3
 800fae0:	d189      	bne.n	800f9f6 <_dtoa_r+0xabe>
 800fae2:	f10b 0b01 	add.w	fp, fp, #1
 800fae6:	2331      	movs	r3, #49	; 0x31
 800fae8:	e796      	b.n	800fa18 <_dtoa_r+0xae0>
 800faea:	4b0a      	ldr	r3, [pc, #40]	; (800fb14 <_dtoa_r+0xbdc>)
 800faec:	f7ff ba99 	b.w	800f022 <_dtoa_r+0xea>
 800faf0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	f47f aa6d 	bne.w	800efd2 <_dtoa_r+0x9a>
 800faf8:	4b07      	ldr	r3, [pc, #28]	; (800fb18 <_dtoa_r+0xbe0>)
 800fafa:	f7ff ba92 	b.w	800f022 <_dtoa_r+0xea>
 800fafe:	9b01      	ldr	r3, [sp, #4]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	dcb5      	bgt.n	800fa70 <_dtoa_r+0xb38>
 800fb04:	9b07      	ldr	r3, [sp, #28]
 800fb06:	2b02      	cmp	r3, #2
 800fb08:	f73f aeb1 	bgt.w	800f86e <_dtoa_r+0x936>
 800fb0c:	e7b0      	b.n	800fa70 <_dtoa_r+0xb38>
 800fb0e:	bf00      	nop
 800fb10:	08014280 	.word	0x08014280
 800fb14:	080141e0 	.word	0x080141e0
 800fb18:	08014204 	.word	0x08014204

0800fb1c <_free_r>:
 800fb1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fb1e:	2900      	cmp	r1, #0
 800fb20:	d044      	beq.n	800fbac <_free_r+0x90>
 800fb22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fb26:	9001      	str	r0, [sp, #4]
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	f1a1 0404 	sub.w	r4, r1, #4
 800fb2e:	bfb8      	it	lt
 800fb30:	18e4      	addlt	r4, r4, r3
 800fb32:	f000 f8e7 	bl	800fd04 <__malloc_lock>
 800fb36:	4a1e      	ldr	r2, [pc, #120]	; (800fbb0 <_free_r+0x94>)
 800fb38:	9801      	ldr	r0, [sp, #4]
 800fb3a:	6813      	ldr	r3, [r2, #0]
 800fb3c:	b933      	cbnz	r3, 800fb4c <_free_r+0x30>
 800fb3e:	6063      	str	r3, [r4, #4]
 800fb40:	6014      	str	r4, [r2, #0]
 800fb42:	b003      	add	sp, #12
 800fb44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fb48:	f000 b8e2 	b.w	800fd10 <__malloc_unlock>
 800fb4c:	42a3      	cmp	r3, r4
 800fb4e:	d908      	bls.n	800fb62 <_free_r+0x46>
 800fb50:	6825      	ldr	r5, [r4, #0]
 800fb52:	1961      	adds	r1, r4, r5
 800fb54:	428b      	cmp	r3, r1
 800fb56:	bf01      	itttt	eq
 800fb58:	6819      	ldreq	r1, [r3, #0]
 800fb5a:	685b      	ldreq	r3, [r3, #4]
 800fb5c:	1949      	addeq	r1, r1, r5
 800fb5e:	6021      	streq	r1, [r4, #0]
 800fb60:	e7ed      	b.n	800fb3e <_free_r+0x22>
 800fb62:	461a      	mov	r2, r3
 800fb64:	685b      	ldr	r3, [r3, #4]
 800fb66:	b10b      	cbz	r3, 800fb6c <_free_r+0x50>
 800fb68:	42a3      	cmp	r3, r4
 800fb6a:	d9fa      	bls.n	800fb62 <_free_r+0x46>
 800fb6c:	6811      	ldr	r1, [r2, #0]
 800fb6e:	1855      	adds	r5, r2, r1
 800fb70:	42a5      	cmp	r5, r4
 800fb72:	d10b      	bne.n	800fb8c <_free_r+0x70>
 800fb74:	6824      	ldr	r4, [r4, #0]
 800fb76:	4421      	add	r1, r4
 800fb78:	1854      	adds	r4, r2, r1
 800fb7a:	42a3      	cmp	r3, r4
 800fb7c:	6011      	str	r1, [r2, #0]
 800fb7e:	d1e0      	bne.n	800fb42 <_free_r+0x26>
 800fb80:	681c      	ldr	r4, [r3, #0]
 800fb82:	685b      	ldr	r3, [r3, #4]
 800fb84:	6053      	str	r3, [r2, #4]
 800fb86:	440c      	add	r4, r1
 800fb88:	6014      	str	r4, [r2, #0]
 800fb8a:	e7da      	b.n	800fb42 <_free_r+0x26>
 800fb8c:	d902      	bls.n	800fb94 <_free_r+0x78>
 800fb8e:	230c      	movs	r3, #12
 800fb90:	6003      	str	r3, [r0, #0]
 800fb92:	e7d6      	b.n	800fb42 <_free_r+0x26>
 800fb94:	6825      	ldr	r5, [r4, #0]
 800fb96:	1961      	adds	r1, r4, r5
 800fb98:	428b      	cmp	r3, r1
 800fb9a:	bf04      	itt	eq
 800fb9c:	6819      	ldreq	r1, [r3, #0]
 800fb9e:	685b      	ldreq	r3, [r3, #4]
 800fba0:	6063      	str	r3, [r4, #4]
 800fba2:	bf04      	itt	eq
 800fba4:	1949      	addeq	r1, r1, r5
 800fba6:	6021      	streq	r1, [r4, #0]
 800fba8:	6054      	str	r4, [r2, #4]
 800fbaa:	e7ca      	b.n	800fb42 <_free_r+0x26>
 800fbac:	b003      	add	sp, #12
 800fbae:	bd30      	pop	{r4, r5, pc}
 800fbb0:	200011ac 	.word	0x200011ac

0800fbb4 <malloc>:
 800fbb4:	4b02      	ldr	r3, [pc, #8]	; (800fbc0 <malloc+0xc>)
 800fbb6:	4601      	mov	r1, r0
 800fbb8:	6818      	ldr	r0, [r3, #0]
 800fbba:	f000 b823 	b.w	800fc04 <_malloc_r>
 800fbbe:	bf00      	nop
 800fbc0:	20000074 	.word	0x20000074

0800fbc4 <sbrk_aligned>:
 800fbc4:	b570      	push	{r4, r5, r6, lr}
 800fbc6:	4e0e      	ldr	r6, [pc, #56]	; (800fc00 <sbrk_aligned+0x3c>)
 800fbc8:	460c      	mov	r4, r1
 800fbca:	6831      	ldr	r1, [r6, #0]
 800fbcc:	4605      	mov	r5, r0
 800fbce:	b911      	cbnz	r1, 800fbd6 <sbrk_aligned+0x12>
 800fbd0:	f000 fec4 	bl	801095c <_sbrk_r>
 800fbd4:	6030      	str	r0, [r6, #0]
 800fbd6:	4621      	mov	r1, r4
 800fbd8:	4628      	mov	r0, r5
 800fbda:	f000 febf 	bl	801095c <_sbrk_r>
 800fbde:	1c43      	adds	r3, r0, #1
 800fbe0:	d00a      	beq.n	800fbf8 <sbrk_aligned+0x34>
 800fbe2:	1cc4      	adds	r4, r0, #3
 800fbe4:	f024 0403 	bic.w	r4, r4, #3
 800fbe8:	42a0      	cmp	r0, r4
 800fbea:	d007      	beq.n	800fbfc <sbrk_aligned+0x38>
 800fbec:	1a21      	subs	r1, r4, r0
 800fbee:	4628      	mov	r0, r5
 800fbf0:	f000 feb4 	bl	801095c <_sbrk_r>
 800fbf4:	3001      	adds	r0, #1
 800fbf6:	d101      	bne.n	800fbfc <sbrk_aligned+0x38>
 800fbf8:	f04f 34ff 	mov.w	r4, #4294967295
 800fbfc:	4620      	mov	r0, r4
 800fbfe:	bd70      	pop	{r4, r5, r6, pc}
 800fc00:	200011b0 	.word	0x200011b0

0800fc04 <_malloc_r>:
 800fc04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc08:	1ccd      	adds	r5, r1, #3
 800fc0a:	f025 0503 	bic.w	r5, r5, #3
 800fc0e:	3508      	adds	r5, #8
 800fc10:	2d0c      	cmp	r5, #12
 800fc12:	bf38      	it	cc
 800fc14:	250c      	movcc	r5, #12
 800fc16:	2d00      	cmp	r5, #0
 800fc18:	4607      	mov	r7, r0
 800fc1a:	db01      	blt.n	800fc20 <_malloc_r+0x1c>
 800fc1c:	42a9      	cmp	r1, r5
 800fc1e:	d905      	bls.n	800fc2c <_malloc_r+0x28>
 800fc20:	230c      	movs	r3, #12
 800fc22:	603b      	str	r3, [r7, #0]
 800fc24:	2600      	movs	r6, #0
 800fc26:	4630      	mov	r0, r6
 800fc28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc2c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800fd00 <_malloc_r+0xfc>
 800fc30:	f000 f868 	bl	800fd04 <__malloc_lock>
 800fc34:	f8d8 3000 	ldr.w	r3, [r8]
 800fc38:	461c      	mov	r4, r3
 800fc3a:	bb5c      	cbnz	r4, 800fc94 <_malloc_r+0x90>
 800fc3c:	4629      	mov	r1, r5
 800fc3e:	4638      	mov	r0, r7
 800fc40:	f7ff ffc0 	bl	800fbc4 <sbrk_aligned>
 800fc44:	1c43      	adds	r3, r0, #1
 800fc46:	4604      	mov	r4, r0
 800fc48:	d155      	bne.n	800fcf6 <_malloc_r+0xf2>
 800fc4a:	f8d8 4000 	ldr.w	r4, [r8]
 800fc4e:	4626      	mov	r6, r4
 800fc50:	2e00      	cmp	r6, #0
 800fc52:	d145      	bne.n	800fce0 <_malloc_r+0xdc>
 800fc54:	2c00      	cmp	r4, #0
 800fc56:	d048      	beq.n	800fcea <_malloc_r+0xe6>
 800fc58:	6823      	ldr	r3, [r4, #0]
 800fc5a:	4631      	mov	r1, r6
 800fc5c:	4638      	mov	r0, r7
 800fc5e:	eb04 0903 	add.w	r9, r4, r3
 800fc62:	f000 fe7b 	bl	801095c <_sbrk_r>
 800fc66:	4581      	cmp	r9, r0
 800fc68:	d13f      	bne.n	800fcea <_malloc_r+0xe6>
 800fc6a:	6821      	ldr	r1, [r4, #0]
 800fc6c:	1a6d      	subs	r5, r5, r1
 800fc6e:	4629      	mov	r1, r5
 800fc70:	4638      	mov	r0, r7
 800fc72:	f7ff ffa7 	bl	800fbc4 <sbrk_aligned>
 800fc76:	3001      	adds	r0, #1
 800fc78:	d037      	beq.n	800fcea <_malloc_r+0xe6>
 800fc7a:	6823      	ldr	r3, [r4, #0]
 800fc7c:	442b      	add	r3, r5
 800fc7e:	6023      	str	r3, [r4, #0]
 800fc80:	f8d8 3000 	ldr.w	r3, [r8]
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d038      	beq.n	800fcfa <_malloc_r+0xf6>
 800fc88:	685a      	ldr	r2, [r3, #4]
 800fc8a:	42a2      	cmp	r2, r4
 800fc8c:	d12b      	bne.n	800fce6 <_malloc_r+0xe2>
 800fc8e:	2200      	movs	r2, #0
 800fc90:	605a      	str	r2, [r3, #4]
 800fc92:	e00f      	b.n	800fcb4 <_malloc_r+0xb0>
 800fc94:	6822      	ldr	r2, [r4, #0]
 800fc96:	1b52      	subs	r2, r2, r5
 800fc98:	d41f      	bmi.n	800fcda <_malloc_r+0xd6>
 800fc9a:	2a0b      	cmp	r2, #11
 800fc9c:	d917      	bls.n	800fcce <_malloc_r+0xca>
 800fc9e:	1961      	adds	r1, r4, r5
 800fca0:	42a3      	cmp	r3, r4
 800fca2:	6025      	str	r5, [r4, #0]
 800fca4:	bf18      	it	ne
 800fca6:	6059      	strne	r1, [r3, #4]
 800fca8:	6863      	ldr	r3, [r4, #4]
 800fcaa:	bf08      	it	eq
 800fcac:	f8c8 1000 	streq.w	r1, [r8]
 800fcb0:	5162      	str	r2, [r4, r5]
 800fcb2:	604b      	str	r3, [r1, #4]
 800fcb4:	4638      	mov	r0, r7
 800fcb6:	f104 060b 	add.w	r6, r4, #11
 800fcba:	f000 f829 	bl	800fd10 <__malloc_unlock>
 800fcbe:	f026 0607 	bic.w	r6, r6, #7
 800fcc2:	1d23      	adds	r3, r4, #4
 800fcc4:	1af2      	subs	r2, r6, r3
 800fcc6:	d0ae      	beq.n	800fc26 <_malloc_r+0x22>
 800fcc8:	1b9b      	subs	r3, r3, r6
 800fcca:	50a3      	str	r3, [r4, r2]
 800fccc:	e7ab      	b.n	800fc26 <_malloc_r+0x22>
 800fcce:	42a3      	cmp	r3, r4
 800fcd0:	6862      	ldr	r2, [r4, #4]
 800fcd2:	d1dd      	bne.n	800fc90 <_malloc_r+0x8c>
 800fcd4:	f8c8 2000 	str.w	r2, [r8]
 800fcd8:	e7ec      	b.n	800fcb4 <_malloc_r+0xb0>
 800fcda:	4623      	mov	r3, r4
 800fcdc:	6864      	ldr	r4, [r4, #4]
 800fcde:	e7ac      	b.n	800fc3a <_malloc_r+0x36>
 800fce0:	4634      	mov	r4, r6
 800fce2:	6876      	ldr	r6, [r6, #4]
 800fce4:	e7b4      	b.n	800fc50 <_malloc_r+0x4c>
 800fce6:	4613      	mov	r3, r2
 800fce8:	e7cc      	b.n	800fc84 <_malloc_r+0x80>
 800fcea:	230c      	movs	r3, #12
 800fcec:	603b      	str	r3, [r7, #0]
 800fcee:	4638      	mov	r0, r7
 800fcf0:	f000 f80e 	bl	800fd10 <__malloc_unlock>
 800fcf4:	e797      	b.n	800fc26 <_malloc_r+0x22>
 800fcf6:	6025      	str	r5, [r4, #0]
 800fcf8:	e7dc      	b.n	800fcb4 <_malloc_r+0xb0>
 800fcfa:	605b      	str	r3, [r3, #4]
 800fcfc:	deff      	udf	#255	; 0xff
 800fcfe:	bf00      	nop
 800fd00:	200011ac 	.word	0x200011ac

0800fd04 <__malloc_lock>:
 800fd04:	4801      	ldr	r0, [pc, #4]	; (800fd0c <__malloc_lock+0x8>)
 800fd06:	f7ff b88d 	b.w	800ee24 <__retarget_lock_acquire_recursive>
 800fd0a:	bf00      	nop
 800fd0c:	200011a8 	.word	0x200011a8

0800fd10 <__malloc_unlock>:
 800fd10:	4801      	ldr	r0, [pc, #4]	; (800fd18 <__malloc_unlock+0x8>)
 800fd12:	f7ff b888 	b.w	800ee26 <__retarget_lock_release_recursive>
 800fd16:	bf00      	nop
 800fd18:	200011a8 	.word	0x200011a8

0800fd1c <_Balloc>:
 800fd1c:	b570      	push	{r4, r5, r6, lr}
 800fd1e:	69c6      	ldr	r6, [r0, #28]
 800fd20:	4604      	mov	r4, r0
 800fd22:	460d      	mov	r5, r1
 800fd24:	b976      	cbnz	r6, 800fd44 <_Balloc+0x28>
 800fd26:	2010      	movs	r0, #16
 800fd28:	f7ff ff44 	bl	800fbb4 <malloc>
 800fd2c:	4602      	mov	r2, r0
 800fd2e:	61e0      	str	r0, [r4, #28]
 800fd30:	b920      	cbnz	r0, 800fd3c <_Balloc+0x20>
 800fd32:	4b18      	ldr	r3, [pc, #96]	; (800fd94 <_Balloc+0x78>)
 800fd34:	4818      	ldr	r0, [pc, #96]	; (800fd98 <_Balloc+0x7c>)
 800fd36:	216b      	movs	r1, #107	; 0x6b
 800fd38:	f000 fe2e 	bl	8010998 <__assert_func>
 800fd3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fd40:	6006      	str	r6, [r0, #0]
 800fd42:	60c6      	str	r6, [r0, #12]
 800fd44:	69e6      	ldr	r6, [r4, #28]
 800fd46:	68f3      	ldr	r3, [r6, #12]
 800fd48:	b183      	cbz	r3, 800fd6c <_Balloc+0x50>
 800fd4a:	69e3      	ldr	r3, [r4, #28]
 800fd4c:	68db      	ldr	r3, [r3, #12]
 800fd4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fd52:	b9b8      	cbnz	r0, 800fd84 <_Balloc+0x68>
 800fd54:	2101      	movs	r1, #1
 800fd56:	fa01 f605 	lsl.w	r6, r1, r5
 800fd5a:	1d72      	adds	r2, r6, #5
 800fd5c:	0092      	lsls	r2, r2, #2
 800fd5e:	4620      	mov	r0, r4
 800fd60:	f000 fe38 	bl	80109d4 <_calloc_r>
 800fd64:	b160      	cbz	r0, 800fd80 <_Balloc+0x64>
 800fd66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fd6a:	e00e      	b.n	800fd8a <_Balloc+0x6e>
 800fd6c:	2221      	movs	r2, #33	; 0x21
 800fd6e:	2104      	movs	r1, #4
 800fd70:	4620      	mov	r0, r4
 800fd72:	f000 fe2f 	bl	80109d4 <_calloc_r>
 800fd76:	69e3      	ldr	r3, [r4, #28]
 800fd78:	60f0      	str	r0, [r6, #12]
 800fd7a:	68db      	ldr	r3, [r3, #12]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d1e4      	bne.n	800fd4a <_Balloc+0x2e>
 800fd80:	2000      	movs	r0, #0
 800fd82:	bd70      	pop	{r4, r5, r6, pc}
 800fd84:	6802      	ldr	r2, [r0, #0]
 800fd86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fd90:	e7f7      	b.n	800fd82 <_Balloc+0x66>
 800fd92:	bf00      	nop
 800fd94:	08014211 	.word	0x08014211
 800fd98:	08014291 	.word	0x08014291

0800fd9c <_Bfree>:
 800fd9c:	b570      	push	{r4, r5, r6, lr}
 800fd9e:	69c6      	ldr	r6, [r0, #28]
 800fda0:	4605      	mov	r5, r0
 800fda2:	460c      	mov	r4, r1
 800fda4:	b976      	cbnz	r6, 800fdc4 <_Bfree+0x28>
 800fda6:	2010      	movs	r0, #16
 800fda8:	f7ff ff04 	bl	800fbb4 <malloc>
 800fdac:	4602      	mov	r2, r0
 800fdae:	61e8      	str	r0, [r5, #28]
 800fdb0:	b920      	cbnz	r0, 800fdbc <_Bfree+0x20>
 800fdb2:	4b09      	ldr	r3, [pc, #36]	; (800fdd8 <_Bfree+0x3c>)
 800fdb4:	4809      	ldr	r0, [pc, #36]	; (800fddc <_Bfree+0x40>)
 800fdb6:	218f      	movs	r1, #143	; 0x8f
 800fdb8:	f000 fdee 	bl	8010998 <__assert_func>
 800fdbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fdc0:	6006      	str	r6, [r0, #0]
 800fdc2:	60c6      	str	r6, [r0, #12]
 800fdc4:	b13c      	cbz	r4, 800fdd6 <_Bfree+0x3a>
 800fdc6:	69eb      	ldr	r3, [r5, #28]
 800fdc8:	6862      	ldr	r2, [r4, #4]
 800fdca:	68db      	ldr	r3, [r3, #12]
 800fdcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fdd0:	6021      	str	r1, [r4, #0]
 800fdd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fdd6:	bd70      	pop	{r4, r5, r6, pc}
 800fdd8:	08014211 	.word	0x08014211
 800fddc:	08014291 	.word	0x08014291

0800fde0 <__multadd>:
 800fde0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fde4:	690d      	ldr	r5, [r1, #16]
 800fde6:	4607      	mov	r7, r0
 800fde8:	460c      	mov	r4, r1
 800fdea:	461e      	mov	r6, r3
 800fdec:	f101 0c14 	add.w	ip, r1, #20
 800fdf0:	2000      	movs	r0, #0
 800fdf2:	f8dc 3000 	ldr.w	r3, [ip]
 800fdf6:	b299      	uxth	r1, r3
 800fdf8:	fb02 6101 	mla	r1, r2, r1, r6
 800fdfc:	0c1e      	lsrs	r6, r3, #16
 800fdfe:	0c0b      	lsrs	r3, r1, #16
 800fe00:	fb02 3306 	mla	r3, r2, r6, r3
 800fe04:	b289      	uxth	r1, r1
 800fe06:	3001      	adds	r0, #1
 800fe08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fe0c:	4285      	cmp	r5, r0
 800fe0e:	f84c 1b04 	str.w	r1, [ip], #4
 800fe12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fe16:	dcec      	bgt.n	800fdf2 <__multadd+0x12>
 800fe18:	b30e      	cbz	r6, 800fe5e <__multadd+0x7e>
 800fe1a:	68a3      	ldr	r3, [r4, #8]
 800fe1c:	42ab      	cmp	r3, r5
 800fe1e:	dc19      	bgt.n	800fe54 <__multadd+0x74>
 800fe20:	6861      	ldr	r1, [r4, #4]
 800fe22:	4638      	mov	r0, r7
 800fe24:	3101      	adds	r1, #1
 800fe26:	f7ff ff79 	bl	800fd1c <_Balloc>
 800fe2a:	4680      	mov	r8, r0
 800fe2c:	b928      	cbnz	r0, 800fe3a <__multadd+0x5a>
 800fe2e:	4602      	mov	r2, r0
 800fe30:	4b0c      	ldr	r3, [pc, #48]	; (800fe64 <__multadd+0x84>)
 800fe32:	480d      	ldr	r0, [pc, #52]	; (800fe68 <__multadd+0x88>)
 800fe34:	21ba      	movs	r1, #186	; 0xba
 800fe36:	f000 fdaf 	bl	8010998 <__assert_func>
 800fe3a:	6922      	ldr	r2, [r4, #16]
 800fe3c:	3202      	adds	r2, #2
 800fe3e:	f104 010c 	add.w	r1, r4, #12
 800fe42:	0092      	lsls	r2, r2, #2
 800fe44:	300c      	adds	r0, #12
 800fe46:	f000 fd99 	bl	801097c <memcpy>
 800fe4a:	4621      	mov	r1, r4
 800fe4c:	4638      	mov	r0, r7
 800fe4e:	f7ff ffa5 	bl	800fd9c <_Bfree>
 800fe52:	4644      	mov	r4, r8
 800fe54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fe58:	3501      	adds	r5, #1
 800fe5a:	615e      	str	r6, [r3, #20]
 800fe5c:	6125      	str	r5, [r4, #16]
 800fe5e:	4620      	mov	r0, r4
 800fe60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe64:	08014280 	.word	0x08014280
 800fe68:	08014291 	.word	0x08014291

0800fe6c <__hi0bits>:
 800fe6c:	0c03      	lsrs	r3, r0, #16
 800fe6e:	041b      	lsls	r3, r3, #16
 800fe70:	b9d3      	cbnz	r3, 800fea8 <__hi0bits+0x3c>
 800fe72:	0400      	lsls	r0, r0, #16
 800fe74:	2310      	movs	r3, #16
 800fe76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800fe7a:	bf04      	itt	eq
 800fe7c:	0200      	lsleq	r0, r0, #8
 800fe7e:	3308      	addeq	r3, #8
 800fe80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800fe84:	bf04      	itt	eq
 800fe86:	0100      	lsleq	r0, r0, #4
 800fe88:	3304      	addeq	r3, #4
 800fe8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800fe8e:	bf04      	itt	eq
 800fe90:	0080      	lsleq	r0, r0, #2
 800fe92:	3302      	addeq	r3, #2
 800fe94:	2800      	cmp	r0, #0
 800fe96:	db05      	blt.n	800fea4 <__hi0bits+0x38>
 800fe98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800fe9c:	f103 0301 	add.w	r3, r3, #1
 800fea0:	bf08      	it	eq
 800fea2:	2320      	moveq	r3, #32
 800fea4:	4618      	mov	r0, r3
 800fea6:	4770      	bx	lr
 800fea8:	2300      	movs	r3, #0
 800feaa:	e7e4      	b.n	800fe76 <__hi0bits+0xa>

0800feac <__lo0bits>:
 800feac:	6803      	ldr	r3, [r0, #0]
 800feae:	f013 0207 	ands.w	r2, r3, #7
 800feb2:	d00c      	beq.n	800fece <__lo0bits+0x22>
 800feb4:	07d9      	lsls	r1, r3, #31
 800feb6:	d422      	bmi.n	800fefe <__lo0bits+0x52>
 800feb8:	079a      	lsls	r2, r3, #30
 800feba:	bf49      	itett	mi
 800febc:	085b      	lsrmi	r3, r3, #1
 800febe:	089b      	lsrpl	r3, r3, #2
 800fec0:	6003      	strmi	r3, [r0, #0]
 800fec2:	2201      	movmi	r2, #1
 800fec4:	bf5c      	itt	pl
 800fec6:	6003      	strpl	r3, [r0, #0]
 800fec8:	2202      	movpl	r2, #2
 800feca:	4610      	mov	r0, r2
 800fecc:	4770      	bx	lr
 800fece:	b299      	uxth	r1, r3
 800fed0:	b909      	cbnz	r1, 800fed6 <__lo0bits+0x2a>
 800fed2:	0c1b      	lsrs	r3, r3, #16
 800fed4:	2210      	movs	r2, #16
 800fed6:	b2d9      	uxtb	r1, r3
 800fed8:	b909      	cbnz	r1, 800fede <__lo0bits+0x32>
 800feda:	3208      	adds	r2, #8
 800fedc:	0a1b      	lsrs	r3, r3, #8
 800fede:	0719      	lsls	r1, r3, #28
 800fee0:	bf04      	itt	eq
 800fee2:	091b      	lsreq	r3, r3, #4
 800fee4:	3204      	addeq	r2, #4
 800fee6:	0799      	lsls	r1, r3, #30
 800fee8:	bf04      	itt	eq
 800feea:	089b      	lsreq	r3, r3, #2
 800feec:	3202      	addeq	r2, #2
 800feee:	07d9      	lsls	r1, r3, #31
 800fef0:	d403      	bmi.n	800fefa <__lo0bits+0x4e>
 800fef2:	085b      	lsrs	r3, r3, #1
 800fef4:	f102 0201 	add.w	r2, r2, #1
 800fef8:	d003      	beq.n	800ff02 <__lo0bits+0x56>
 800fefa:	6003      	str	r3, [r0, #0]
 800fefc:	e7e5      	b.n	800feca <__lo0bits+0x1e>
 800fefe:	2200      	movs	r2, #0
 800ff00:	e7e3      	b.n	800feca <__lo0bits+0x1e>
 800ff02:	2220      	movs	r2, #32
 800ff04:	e7e1      	b.n	800feca <__lo0bits+0x1e>
	...

0800ff08 <__i2b>:
 800ff08:	b510      	push	{r4, lr}
 800ff0a:	460c      	mov	r4, r1
 800ff0c:	2101      	movs	r1, #1
 800ff0e:	f7ff ff05 	bl	800fd1c <_Balloc>
 800ff12:	4602      	mov	r2, r0
 800ff14:	b928      	cbnz	r0, 800ff22 <__i2b+0x1a>
 800ff16:	4b05      	ldr	r3, [pc, #20]	; (800ff2c <__i2b+0x24>)
 800ff18:	4805      	ldr	r0, [pc, #20]	; (800ff30 <__i2b+0x28>)
 800ff1a:	f240 1145 	movw	r1, #325	; 0x145
 800ff1e:	f000 fd3b 	bl	8010998 <__assert_func>
 800ff22:	2301      	movs	r3, #1
 800ff24:	6144      	str	r4, [r0, #20]
 800ff26:	6103      	str	r3, [r0, #16]
 800ff28:	bd10      	pop	{r4, pc}
 800ff2a:	bf00      	nop
 800ff2c:	08014280 	.word	0x08014280
 800ff30:	08014291 	.word	0x08014291

0800ff34 <__multiply>:
 800ff34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff38:	4691      	mov	r9, r2
 800ff3a:	690a      	ldr	r2, [r1, #16]
 800ff3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ff40:	429a      	cmp	r2, r3
 800ff42:	bfb8      	it	lt
 800ff44:	460b      	movlt	r3, r1
 800ff46:	460c      	mov	r4, r1
 800ff48:	bfbc      	itt	lt
 800ff4a:	464c      	movlt	r4, r9
 800ff4c:	4699      	movlt	r9, r3
 800ff4e:	6927      	ldr	r7, [r4, #16]
 800ff50:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ff54:	68a3      	ldr	r3, [r4, #8]
 800ff56:	6861      	ldr	r1, [r4, #4]
 800ff58:	eb07 060a 	add.w	r6, r7, sl
 800ff5c:	42b3      	cmp	r3, r6
 800ff5e:	b085      	sub	sp, #20
 800ff60:	bfb8      	it	lt
 800ff62:	3101      	addlt	r1, #1
 800ff64:	f7ff feda 	bl	800fd1c <_Balloc>
 800ff68:	b930      	cbnz	r0, 800ff78 <__multiply+0x44>
 800ff6a:	4602      	mov	r2, r0
 800ff6c:	4b44      	ldr	r3, [pc, #272]	; (8010080 <__multiply+0x14c>)
 800ff6e:	4845      	ldr	r0, [pc, #276]	; (8010084 <__multiply+0x150>)
 800ff70:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ff74:	f000 fd10 	bl	8010998 <__assert_func>
 800ff78:	f100 0514 	add.w	r5, r0, #20
 800ff7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ff80:	462b      	mov	r3, r5
 800ff82:	2200      	movs	r2, #0
 800ff84:	4543      	cmp	r3, r8
 800ff86:	d321      	bcc.n	800ffcc <__multiply+0x98>
 800ff88:	f104 0314 	add.w	r3, r4, #20
 800ff8c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ff90:	f109 0314 	add.w	r3, r9, #20
 800ff94:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ff98:	9202      	str	r2, [sp, #8]
 800ff9a:	1b3a      	subs	r2, r7, r4
 800ff9c:	3a15      	subs	r2, #21
 800ff9e:	f022 0203 	bic.w	r2, r2, #3
 800ffa2:	3204      	adds	r2, #4
 800ffa4:	f104 0115 	add.w	r1, r4, #21
 800ffa8:	428f      	cmp	r7, r1
 800ffaa:	bf38      	it	cc
 800ffac:	2204      	movcc	r2, #4
 800ffae:	9201      	str	r2, [sp, #4]
 800ffb0:	9a02      	ldr	r2, [sp, #8]
 800ffb2:	9303      	str	r3, [sp, #12]
 800ffb4:	429a      	cmp	r2, r3
 800ffb6:	d80c      	bhi.n	800ffd2 <__multiply+0x9e>
 800ffb8:	2e00      	cmp	r6, #0
 800ffba:	dd03      	ble.n	800ffc4 <__multiply+0x90>
 800ffbc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d05b      	beq.n	801007c <__multiply+0x148>
 800ffc4:	6106      	str	r6, [r0, #16]
 800ffc6:	b005      	add	sp, #20
 800ffc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffcc:	f843 2b04 	str.w	r2, [r3], #4
 800ffd0:	e7d8      	b.n	800ff84 <__multiply+0x50>
 800ffd2:	f8b3 a000 	ldrh.w	sl, [r3]
 800ffd6:	f1ba 0f00 	cmp.w	sl, #0
 800ffda:	d024      	beq.n	8010026 <__multiply+0xf2>
 800ffdc:	f104 0e14 	add.w	lr, r4, #20
 800ffe0:	46a9      	mov	r9, r5
 800ffe2:	f04f 0c00 	mov.w	ip, #0
 800ffe6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ffea:	f8d9 1000 	ldr.w	r1, [r9]
 800ffee:	fa1f fb82 	uxth.w	fp, r2
 800fff2:	b289      	uxth	r1, r1
 800fff4:	fb0a 110b 	mla	r1, sl, fp, r1
 800fff8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800fffc:	f8d9 2000 	ldr.w	r2, [r9]
 8010000:	4461      	add	r1, ip
 8010002:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010006:	fb0a c20b 	mla	r2, sl, fp, ip
 801000a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801000e:	b289      	uxth	r1, r1
 8010010:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010014:	4577      	cmp	r7, lr
 8010016:	f849 1b04 	str.w	r1, [r9], #4
 801001a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801001e:	d8e2      	bhi.n	800ffe6 <__multiply+0xb2>
 8010020:	9a01      	ldr	r2, [sp, #4]
 8010022:	f845 c002 	str.w	ip, [r5, r2]
 8010026:	9a03      	ldr	r2, [sp, #12]
 8010028:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801002c:	3304      	adds	r3, #4
 801002e:	f1b9 0f00 	cmp.w	r9, #0
 8010032:	d021      	beq.n	8010078 <__multiply+0x144>
 8010034:	6829      	ldr	r1, [r5, #0]
 8010036:	f104 0c14 	add.w	ip, r4, #20
 801003a:	46ae      	mov	lr, r5
 801003c:	f04f 0a00 	mov.w	sl, #0
 8010040:	f8bc b000 	ldrh.w	fp, [ip]
 8010044:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010048:	fb09 220b 	mla	r2, r9, fp, r2
 801004c:	4452      	add	r2, sl
 801004e:	b289      	uxth	r1, r1
 8010050:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010054:	f84e 1b04 	str.w	r1, [lr], #4
 8010058:	f85c 1b04 	ldr.w	r1, [ip], #4
 801005c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010060:	f8be 1000 	ldrh.w	r1, [lr]
 8010064:	fb09 110a 	mla	r1, r9, sl, r1
 8010068:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801006c:	4567      	cmp	r7, ip
 801006e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010072:	d8e5      	bhi.n	8010040 <__multiply+0x10c>
 8010074:	9a01      	ldr	r2, [sp, #4]
 8010076:	50a9      	str	r1, [r5, r2]
 8010078:	3504      	adds	r5, #4
 801007a:	e799      	b.n	800ffb0 <__multiply+0x7c>
 801007c:	3e01      	subs	r6, #1
 801007e:	e79b      	b.n	800ffb8 <__multiply+0x84>
 8010080:	08014280 	.word	0x08014280
 8010084:	08014291 	.word	0x08014291

08010088 <__pow5mult>:
 8010088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801008c:	4615      	mov	r5, r2
 801008e:	f012 0203 	ands.w	r2, r2, #3
 8010092:	4606      	mov	r6, r0
 8010094:	460f      	mov	r7, r1
 8010096:	d007      	beq.n	80100a8 <__pow5mult+0x20>
 8010098:	4c25      	ldr	r4, [pc, #148]	; (8010130 <__pow5mult+0xa8>)
 801009a:	3a01      	subs	r2, #1
 801009c:	2300      	movs	r3, #0
 801009e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80100a2:	f7ff fe9d 	bl	800fde0 <__multadd>
 80100a6:	4607      	mov	r7, r0
 80100a8:	10ad      	asrs	r5, r5, #2
 80100aa:	d03d      	beq.n	8010128 <__pow5mult+0xa0>
 80100ac:	69f4      	ldr	r4, [r6, #28]
 80100ae:	b97c      	cbnz	r4, 80100d0 <__pow5mult+0x48>
 80100b0:	2010      	movs	r0, #16
 80100b2:	f7ff fd7f 	bl	800fbb4 <malloc>
 80100b6:	4602      	mov	r2, r0
 80100b8:	61f0      	str	r0, [r6, #28]
 80100ba:	b928      	cbnz	r0, 80100c8 <__pow5mult+0x40>
 80100bc:	4b1d      	ldr	r3, [pc, #116]	; (8010134 <__pow5mult+0xac>)
 80100be:	481e      	ldr	r0, [pc, #120]	; (8010138 <__pow5mult+0xb0>)
 80100c0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80100c4:	f000 fc68 	bl	8010998 <__assert_func>
 80100c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80100cc:	6004      	str	r4, [r0, #0]
 80100ce:	60c4      	str	r4, [r0, #12]
 80100d0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80100d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80100d8:	b94c      	cbnz	r4, 80100ee <__pow5mult+0x66>
 80100da:	f240 2171 	movw	r1, #625	; 0x271
 80100de:	4630      	mov	r0, r6
 80100e0:	f7ff ff12 	bl	800ff08 <__i2b>
 80100e4:	2300      	movs	r3, #0
 80100e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80100ea:	4604      	mov	r4, r0
 80100ec:	6003      	str	r3, [r0, #0]
 80100ee:	f04f 0900 	mov.w	r9, #0
 80100f2:	07eb      	lsls	r3, r5, #31
 80100f4:	d50a      	bpl.n	801010c <__pow5mult+0x84>
 80100f6:	4639      	mov	r1, r7
 80100f8:	4622      	mov	r2, r4
 80100fa:	4630      	mov	r0, r6
 80100fc:	f7ff ff1a 	bl	800ff34 <__multiply>
 8010100:	4639      	mov	r1, r7
 8010102:	4680      	mov	r8, r0
 8010104:	4630      	mov	r0, r6
 8010106:	f7ff fe49 	bl	800fd9c <_Bfree>
 801010a:	4647      	mov	r7, r8
 801010c:	106d      	asrs	r5, r5, #1
 801010e:	d00b      	beq.n	8010128 <__pow5mult+0xa0>
 8010110:	6820      	ldr	r0, [r4, #0]
 8010112:	b938      	cbnz	r0, 8010124 <__pow5mult+0x9c>
 8010114:	4622      	mov	r2, r4
 8010116:	4621      	mov	r1, r4
 8010118:	4630      	mov	r0, r6
 801011a:	f7ff ff0b 	bl	800ff34 <__multiply>
 801011e:	6020      	str	r0, [r4, #0]
 8010120:	f8c0 9000 	str.w	r9, [r0]
 8010124:	4604      	mov	r4, r0
 8010126:	e7e4      	b.n	80100f2 <__pow5mult+0x6a>
 8010128:	4638      	mov	r0, r7
 801012a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801012e:	bf00      	nop
 8010130:	080143e0 	.word	0x080143e0
 8010134:	08014211 	.word	0x08014211
 8010138:	08014291 	.word	0x08014291

0801013c <__lshift>:
 801013c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010140:	460c      	mov	r4, r1
 8010142:	6849      	ldr	r1, [r1, #4]
 8010144:	6923      	ldr	r3, [r4, #16]
 8010146:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801014a:	68a3      	ldr	r3, [r4, #8]
 801014c:	4607      	mov	r7, r0
 801014e:	4691      	mov	r9, r2
 8010150:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010154:	f108 0601 	add.w	r6, r8, #1
 8010158:	42b3      	cmp	r3, r6
 801015a:	db0b      	blt.n	8010174 <__lshift+0x38>
 801015c:	4638      	mov	r0, r7
 801015e:	f7ff fddd 	bl	800fd1c <_Balloc>
 8010162:	4605      	mov	r5, r0
 8010164:	b948      	cbnz	r0, 801017a <__lshift+0x3e>
 8010166:	4602      	mov	r2, r0
 8010168:	4b28      	ldr	r3, [pc, #160]	; (801020c <__lshift+0xd0>)
 801016a:	4829      	ldr	r0, [pc, #164]	; (8010210 <__lshift+0xd4>)
 801016c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8010170:	f000 fc12 	bl	8010998 <__assert_func>
 8010174:	3101      	adds	r1, #1
 8010176:	005b      	lsls	r3, r3, #1
 8010178:	e7ee      	b.n	8010158 <__lshift+0x1c>
 801017a:	2300      	movs	r3, #0
 801017c:	f100 0114 	add.w	r1, r0, #20
 8010180:	f100 0210 	add.w	r2, r0, #16
 8010184:	4618      	mov	r0, r3
 8010186:	4553      	cmp	r3, sl
 8010188:	db33      	blt.n	80101f2 <__lshift+0xb6>
 801018a:	6920      	ldr	r0, [r4, #16]
 801018c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010190:	f104 0314 	add.w	r3, r4, #20
 8010194:	f019 091f 	ands.w	r9, r9, #31
 8010198:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801019c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80101a0:	d02b      	beq.n	80101fa <__lshift+0xbe>
 80101a2:	f1c9 0e20 	rsb	lr, r9, #32
 80101a6:	468a      	mov	sl, r1
 80101a8:	2200      	movs	r2, #0
 80101aa:	6818      	ldr	r0, [r3, #0]
 80101ac:	fa00 f009 	lsl.w	r0, r0, r9
 80101b0:	4310      	orrs	r0, r2
 80101b2:	f84a 0b04 	str.w	r0, [sl], #4
 80101b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80101ba:	459c      	cmp	ip, r3
 80101bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80101c0:	d8f3      	bhi.n	80101aa <__lshift+0x6e>
 80101c2:	ebac 0304 	sub.w	r3, ip, r4
 80101c6:	3b15      	subs	r3, #21
 80101c8:	f023 0303 	bic.w	r3, r3, #3
 80101cc:	3304      	adds	r3, #4
 80101ce:	f104 0015 	add.w	r0, r4, #21
 80101d2:	4584      	cmp	ip, r0
 80101d4:	bf38      	it	cc
 80101d6:	2304      	movcc	r3, #4
 80101d8:	50ca      	str	r2, [r1, r3]
 80101da:	b10a      	cbz	r2, 80101e0 <__lshift+0xa4>
 80101dc:	f108 0602 	add.w	r6, r8, #2
 80101e0:	3e01      	subs	r6, #1
 80101e2:	4638      	mov	r0, r7
 80101e4:	612e      	str	r6, [r5, #16]
 80101e6:	4621      	mov	r1, r4
 80101e8:	f7ff fdd8 	bl	800fd9c <_Bfree>
 80101ec:	4628      	mov	r0, r5
 80101ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80101f6:	3301      	adds	r3, #1
 80101f8:	e7c5      	b.n	8010186 <__lshift+0x4a>
 80101fa:	3904      	subs	r1, #4
 80101fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8010200:	f841 2f04 	str.w	r2, [r1, #4]!
 8010204:	459c      	cmp	ip, r3
 8010206:	d8f9      	bhi.n	80101fc <__lshift+0xc0>
 8010208:	e7ea      	b.n	80101e0 <__lshift+0xa4>
 801020a:	bf00      	nop
 801020c:	08014280 	.word	0x08014280
 8010210:	08014291 	.word	0x08014291

08010214 <__mcmp>:
 8010214:	b530      	push	{r4, r5, lr}
 8010216:	6902      	ldr	r2, [r0, #16]
 8010218:	690c      	ldr	r4, [r1, #16]
 801021a:	1b12      	subs	r2, r2, r4
 801021c:	d10e      	bne.n	801023c <__mcmp+0x28>
 801021e:	f100 0314 	add.w	r3, r0, #20
 8010222:	3114      	adds	r1, #20
 8010224:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010228:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801022c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010230:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010234:	42a5      	cmp	r5, r4
 8010236:	d003      	beq.n	8010240 <__mcmp+0x2c>
 8010238:	d305      	bcc.n	8010246 <__mcmp+0x32>
 801023a:	2201      	movs	r2, #1
 801023c:	4610      	mov	r0, r2
 801023e:	bd30      	pop	{r4, r5, pc}
 8010240:	4283      	cmp	r3, r0
 8010242:	d3f3      	bcc.n	801022c <__mcmp+0x18>
 8010244:	e7fa      	b.n	801023c <__mcmp+0x28>
 8010246:	f04f 32ff 	mov.w	r2, #4294967295
 801024a:	e7f7      	b.n	801023c <__mcmp+0x28>

0801024c <__mdiff>:
 801024c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010250:	460c      	mov	r4, r1
 8010252:	4606      	mov	r6, r0
 8010254:	4611      	mov	r1, r2
 8010256:	4620      	mov	r0, r4
 8010258:	4690      	mov	r8, r2
 801025a:	f7ff ffdb 	bl	8010214 <__mcmp>
 801025e:	1e05      	subs	r5, r0, #0
 8010260:	d110      	bne.n	8010284 <__mdiff+0x38>
 8010262:	4629      	mov	r1, r5
 8010264:	4630      	mov	r0, r6
 8010266:	f7ff fd59 	bl	800fd1c <_Balloc>
 801026a:	b930      	cbnz	r0, 801027a <__mdiff+0x2e>
 801026c:	4b3a      	ldr	r3, [pc, #232]	; (8010358 <__mdiff+0x10c>)
 801026e:	4602      	mov	r2, r0
 8010270:	f240 2137 	movw	r1, #567	; 0x237
 8010274:	4839      	ldr	r0, [pc, #228]	; (801035c <__mdiff+0x110>)
 8010276:	f000 fb8f 	bl	8010998 <__assert_func>
 801027a:	2301      	movs	r3, #1
 801027c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010280:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010284:	bfa4      	itt	ge
 8010286:	4643      	movge	r3, r8
 8010288:	46a0      	movge	r8, r4
 801028a:	4630      	mov	r0, r6
 801028c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010290:	bfa6      	itte	ge
 8010292:	461c      	movge	r4, r3
 8010294:	2500      	movge	r5, #0
 8010296:	2501      	movlt	r5, #1
 8010298:	f7ff fd40 	bl	800fd1c <_Balloc>
 801029c:	b920      	cbnz	r0, 80102a8 <__mdiff+0x5c>
 801029e:	4b2e      	ldr	r3, [pc, #184]	; (8010358 <__mdiff+0x10c>)
 80102a0:	4602      	mov	r2, r0
 80102a2:	f240 2145 	movw	r1, #581	; 0x245
 80102a6:	e7e5      	b.n	8010274 <__mdiff+0x28>
 80102a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80102ac:	6926      	ldr	r6, [r4, #16]
 80102ae:	60c5      	str	r5, [r0, #12]
 80102b0:	f104 0914 	add.w	r9, r4, #20
 80102b4:	f108 0514 	add.w	r5, r8, #20
 80102b8:	f100 0e14 	add.w	lr, r0, #20
 80102bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80102c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80102c4:	f108 0210 	add.w	r2, r8, #16
 80102c8:	46f2      	mov	sl, lr
 80102ca:	2100      	movs	r1, #0
 80102cc:	f859 3b04 	ldr.w	r3, [r9], #4
 80102d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80102d4:	fa11 f88b 	uxtah	r8, r1, fp
 80102d8:	b299      	uxth	r1, r3
 80102da:	0c1b      	lsrs	r3, r3, #16
 80102dc:	eba8 0801 	sub.w	r8, r8, r1
 80102e0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80102e4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80102e8:	fa1f f888 	uxth.w	r8, r8
 80102ec:	1419      	asrs	r1, r3, #16
 80102ee:	454e      	cmp	r6, r9
 80102f0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80102f4:	f84a 3b04 	str.w	r3, [sl], #4
 80102f8:	d8e8      	bhi.n	80102cc <__mdiff+0x80>
 80102fa:	1b33      	subs	r3, r6, r4
 80102fc:	3b15      	subs	r3, #21
 80102fe:	f023 0303 	bic.w	r3, r3, #3
 8010302:	3304      	adds	r3, #4
 8010304:	3415      	adds	r4, #21
 8010306:	42a6      	cmp	r6, r4
 8010308:	bf38      	it	cc
 801030a:	2304      	movcc	r3, #4
 801030c:	441d      	add	r5, r3
 801030e:	4473      	add	r3, lr
 8010310:	469e      	mov	lr, r3
 8010312:	462e      	mov	r6, r5
 8010314:	4566      	cmp	r6, ip
 8010316:	d30e      	bcc.n	8010336 <__mdiff+0xea>
 8010318:	f10c 0203 	add.w	r2, ip, #3
 801031c:	1b52      	subs	r2, r2, r5
 801031e:	f022 0203 	bic.w	r2, r2, #3
 8010322:	3d03      	subs	r5, #3
 8010324:	45ac      	cmp	ip, r5
 8010326:	bf38      	it	cc
 8010328:	2200      	movcc	r2, #0
 801032a:	4413      	add	r3, r2
 801032c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010330:	b17a      	cbz	r2, 8010352 <__mdiff+0x106>
 8010332:	6107      	str	r7, [r0, #16]
 8010334:	e7a4      	b.n	8010280 <__mdiff+0x34>
 8010336:	f856 8b04 	ldr.w	r8, [r6], #4
 801033a:	fa11 f288 	uxtah	r2, r1, r8
 801033e:	1414      	asrs	r4, r2, #16
 8010340:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010344:	b292      	uxth	r2, r2
 8010346:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801034a:	f84e 2b04 	str.w	r2, [lr], #4
 801034e:	1421      	asrs	r1, r4, #16
 8010350:	e7e0      	b.n	8010314 <__mdiff+0xc8>
 8010352:	3f01      	subs	r7, #1
 8010354:	e7ea      	b.n	801032c <__mdiff+0xe0>
 8010356:	bf00      	nop
 8010358:	08014280 	.word	0x08014280
 801035c:	08014291 	.word	0x08014291

08010360 <__d2b>:
 8010360:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010364:	460f      	mov	r7, r1
 8010366:	2101      	movs	r1, #1
 8010368:	ec59 8b10 	vmov	r8, r9, d0
 801036c:	4616      	mov	r6, r2
 801036e:	f7ff fcd5 	bl	800fd1c <_Balloc>
 8010372:	4604      	mov	r4, r0
 8010374:	b930      	cbnz	r0, 8010384 <__d2b+0x24>
 8010376:	4602      	mov	r2, r0
 8010378:	4b24      	ldr	r3, [pc, #144]	; (801040c <__d2b+0xac>)
 801037a:	4825      	ldr	r0, [pc, #148]	; (8010410 <__d2b+0xb0>)
 801037c:	f240 310f 	movw	r1, #783	; 0x30f
 8010380:	f000 fb0a 	bl	8010998 <__assert_func>
 8010384:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010388:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801038c:	bb2d      	cbnz	r5, 80103da <__d2b+0x7a>
 801038e:	9301      	str	r3, [sp, #4]
 8010390:	f1b8 0300 	subs.w	r3, r8, #0
 8010394:	d026      	beq.n	80103e4 <__d2b+0x84>
 8010396:	4668      	mov	r0, sp
 8010398:	9300      	str	r3, [sp, #0]
 801039a:	f7ff fd87 	bl	800feac <__lo0bits>
 801039e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80103a2:	b1e8      	cbz	r0, 80103e0 <__d2b+0x80>
 80103a4:	f1c0 0320 	rsb	r3, r0, #32
 80103a8:	fa02 f303 	lsl.w	r3, r2, r3
 80103ac:	430b      	orrs	r3, r1
 80103ae:	40c2      	lsrs	r2, r0
 80103b0:	6163      	str	r3, [r4, #20]
 80103b2:	9201      	str	r2, [sp, #4]
 80103b4:	9b01      	ldr	r3, [sp, #4]
 80103b6:	61a3      	str	r3, [r4, #24]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	bf14      	ite	ne
 80103bc:	2202      	movne	r2, #2
 80103be:	2201      	moveq	r2, #1
 80103c0:	6122      	str	r2, [r4, #16]
 80103c2:	b1bd      	cbz	r5, 80103f4 <__d2b+0x94>
 80103c4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80103c8:	4405      	add	r5, r0
 80103ca:	603d      	str	r5, [r7, #0]
 80103cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80103d0:	6030      	str	r0, [r6, #0]
 80103d2:	4620      	mov	r0, r4
 80103d4:	b003      	add	sp, #12
 80103d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80103da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80103de:	e7d6      	b.n	801038e <__d2b+0x2e>
 80103e0:	6161      	str	r1, [r4, #20]
 80103e2:	e7e7      	b.n	80103b4 <__d2b+0x54>
 80103e4:	a801      	add	r0, sp, #4
 80103e6:	f7ff fd61 	bl	800feac <__lo0bits>
 80103ea:	9b01      	ldr	r3, [sp, #4]
 80103ec:	6163      	str	r3, [r4, #20]
 80103ee:	3020      	adds	r0, #32
 80103f0:	2201      	movs	r2, #1
 80103f2:	e7e5      	b.n	80103c0 <__d2b+0x60>
 80103f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80103f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80103fc:	6038      	str	r0, [r7, #0]
 80103fe:	6918      	ldr	r0, [r3, #16]
 8010400:	f7ff fd34 	bl	800fe6c <__hi0bits>
 8010404:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010408:	e7e2      	b.n	80103d0 <__d2b+0x70>
 801040a:	bf00      	nop
 801040c:	08014280 	.word	0x08014280
 8010410:	08014291 	.word	0x08014291

08010414 <__ssputs_r>:
 8010414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010418:	688e      	ldr	r6, [r1, #8]
 801041a:	461f      	mov	r7, r3
 801041c:	42be      	cmp	r6, r7
 801041e:	680b      	ldr	r3, [r1, #0]
 8010420:	4682      	mov	sl, r0
 8010422:	460c      	mov	r4, r1
 8010424:	4690      	mov	r8, r2
 8010426:	d82c      	bhi.n	8010482 <__ssputs_r+0x6e>
 8010428:	898a      	ldrh	r2, [r1, #12]
 801042a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801042e:	d026      	beq.n	801047e <__ssputs_r+0x6a>
 8010430:	6965      	ldr	r5, [r4, #20]
 8010432:	6909      	ldr	r1, [r1, #16]
 8010434:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010438:	eba3 0901 	sub.w	r9, r3, r1
 801043c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010440:	1c7b      	adds	r3, r7, #1
 8010442:	444b      	add	r3, r9
 8010444:	106d      	asrs	r5, r5, #1
 8010446:	429d      	cmp	r5, r3
 8010448:	bf38      	it	cc
 801044a:	461d      	movcc	r5, r3
 801044c:	0553      	lsls	r3, r2, #21
 801044e:	d527      	bpl.n	80104a0 <__ssputs_r+0x8c>
 8010450:	4629      	mov	r1, r5
 8010452:	f7ff fbd7 	bl	800fc04 <_malloc_r>
 8010456:	4606      	mov	r6, r0
 8010458:	b360      	cbz	r0, 80104b4 <__ssputs_r+0xa0>
 801045a:	6921      	ldr	r1, [r4, #16]
 801045c:	464a      	mov	r2, r9
 801045e:	f000 fa8d 	bl	801097c <memcpy>
 8010462:	89a3      	ldrh	r3, [r4, #12]
 8010464:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010468:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801046c:	81a3      	strh	r3, [r4, #12]
 801046e:	6126      	str	r6, [r4, #16]
 8010470:	6165      	str	r5, [r4, #20]
 8010472:	444e      	add	r6, r9
 8010474:	eba5 0509 	sub.w	r5, r5, r9
 8010478:	6026      	str	r6, [r4, #0]
 801047a:	60a5      	str	r5, [r4, #8]
 801047c:	463e      	mov	r6, r7
 801047e:	42be      	cmp	r6, r7
 8010480:	d900      	bls.n	8010484 <__ssputs_r+0x70>
 8010482:	463e      	mov	r6, r7
 8010484:	6820      	ldr	r0, [r4, #0]
 8010486:	4632      	mov	r2, r6
 8010488:	4641      	mov	r1, r8
 801048a:	f000 fa2b 	bl	80108e4 <memmove>
 801048e:	68a3      	ldr	r3, [r4, #8]
 8010490:	1b9b      	subs	r3, r3, r6
 8010492:	60a3      	str	r3, [r4, #8]
 8010494:	6823      	ldr	r3, [r4, #0]
 8010496:	4433      	add	r3, r6
 8010498:	6023      	str	r3, [r4, #0]
 801049a:	2000      	movs	r0, #0
 801049c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104a0:	462a      	mov	r2, r5
 80104a2:	f000 fabf 	bl	8010a24 <_realloc_r>
 80104a6:	4606      	mov	r6, r0
 80104a8:	2800      	cmp	r0, #0
 80104aa:	d1e0      	bne.n	801046e <__ssputs_r+0x5a>
 80104ac:	6921      	ldr	r1, [r4, #16]
 80104ae:	4650      	mov	r0, sl
 80104b0:	f7ff fb34 	bl	800fb1c <_free_r>
 80104b4:	230c      	movs	r3, #12
 80104b6:	f8ca 3000 	str.w	r3, [sl]
 80104ba:	89a3      	ldrh	r3, [r4, #12]
 80104bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80104c0:	81a3      	strh	r3, [r4, #12]
 80104c2:	f04f 30ff 	mov.w	r0, #4294967295
 80104c6:	e7e9      	b.n	801049c <__ssputs_r+0x88>

080104c8 <_svfiprintf_r>:
 80104c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104cc:	4698      	mov	r8, r3
 80104ce:	898b      	ldrh	r3, [r1, #12]
 80104d0:	061b      	lsls	r3, r3, #24
 80104d2:	b09d      	sub	sp, #116	; 0x74
 80104d4:	4607      	mov	r7, r0
 80104d6:	460d      	mov	r5, r1
 80104d8:	4614      	mov	r4, r2
 80104da:	d50e      	bpl.n	80104fa <_svfiprintf_r+0x32>
 80104dc:	690b      	ldr	r3, [r1, #16]
 80104de:	b963      	cbnz	r3, 80104fa <_svfiprintf_r+0x32>
 80104e0:	2140      	movs	r1, #64	; 0x40
 80104e2:	f7ff fb8f 	bl	800fc04 <_malloc_r>
 80104e6:	6028      	str	r0, [r5, #0]
 80104e8:	6128      	str	r0, [r5, #16]
 80104ea:	b920      	cbnz	r0, 80104f6 <_svfiprintf_r+0x2e>
 80104ec:	230c      	movs	r3, #12
 80104ee:	603b      	str	r3, [r7, #0]
 80104f0:	f04f 30ff 	mov.w	r0, #4294967295
 80104f4:	e0d0      	b.n	8010698 <_svfiprintf_r+0x1d0>
 80104f6:	2340      	movs	r3, #64	; 0x40
 80104f8:	616b      	str	r3, [r5, #20]
 80104fa:	2300      	movs	r3, #0
 80104fc:	9309      	str	r3, [sp, #36]	; 0x24
 80104fe:	2320      	movs	r3, #32
 8010500:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010504:	f8cd 800c 	str.w	r8, [sp, #12]
 8010508:	2330      	movs	r3, #48	; 0x30
 801050a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80106b0 <_svfiprintf_r+0x1e8>
 801050e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010512:	f04f 0901 	mov.w	r9, #1
 8010516:	4623      	mov	r3, r4
 8010518:	469a      	mov	sl, r3
 801051a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801051e:	b10a      	cbz	r2, 8010524 <_svfiprintf_r+0x5c>
 8010520:	2a25      	cmp	r2, #37	; 0x25
 8010522:	d1f9      	bne.n	8010518 <_svfiprintf_r+0x50>
 8010524:	ebba 0b04 	subs.w	fp, sl, r4
 8010528:	d00b      	beq.n	8010542 <_svfiprintf_r+0x7a>
 801052a:	465b      	mov	r3, fp
 801052c:	4622      	mov	r2, r4
 801052e:	4629      	mov	r1, r5
 8010530:	4638      	mov	r0, r7
 8010532:	f7ff ff6f 	bl	8010414 <__ssputs_r>
 8010536:	3001      	adds	r0, #1
 8010538:	f000 80a9 	beq.w	801068e <_svfiprintf_r+0x1c6>
 801053c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801053e:	445a      	add	r2, fp
 8010540:	9209      	str	r2, [sp, #36]	; 0x24
 8010542:	f89a 3000 	ldrb.w	r3, [sl]
 8010546:	2b00      	cmp	r3, #0
 8010548:	f000 80a1 	beq.w	801068e <_svfiprintf_r+0x1c6>
 801054c:	2300      	movs	r3, #0
 801054e:	f04f 32ff 	mov.w	r2, #4294967295
 8010552:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010556:	f10a 0a01 	add.w	sl, sl, #1
 801055a:	9304      	str	r3, [sp, #16]
 801055c:	9307      	str	r3, [sp, #28]
 801055e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010562:	931a      	str	r3, [sp, #104]	; 0x68
 8010564:	4654      	mov	r4, sl
 8010566:	2205      	movs	r2, #5
 8010568:	f814 1b01 	ldrb.w	r1, [r4], #1
 801056c:	4850      	ldr	r0, [pc, #320]	; (80106b0 <_svfiprintf_r+0x1e8>)
 801056e:	f7ef fe2f 	bl	80001d0 <memchr>
 8010572:	9a04      	ldr	r2, [sp, #16]
 8010574:	b9d8      	cbnz	r0, 80105ae <_svfiprintf_r+0xe6>
 8010576:	06d0      	lsls	r0, r2, #27
 8010578:	bf44      	itt	mi
 801057a:	2320      	movmi	r3, #32
 801057c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010580:	0711      	lsls	r1, r2, #28
 8010582:	bf44      	itt	mi
 8010584:	232b      	movmi	r3, #43	; 0x2b
 8010586:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801058a:	f89a 3000 	ldrb.w	r3, [sl]
 801058e:	2b2a      	cmp	r3, #42	; 0x2a
 8010590:	d015      	beq.n	80105be <_svfiprintf_r+0xf6>
 8010592:	9a07      	ldr	r2, [sp, #28]
 8010594:	4654      	mov	r4, sl
 8010596:	2000      	movs	r0, #0
 8010598:	f04f 0c0a 	mov.w	ip, #10
 801059c:	4621      	mov	r1, r4
 801059e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80105a2:	3b30      	subs	r3, #48	; 0x30
 80105a4:	2b09      	cmp	r3, #9
 80105a6:	d94d      	bls.n	8010644 <_svfiprintf_r+0x17c>
 80105a8:	b1b0      	cbz	r0, 80105d8 <_svfiprintf_r+0x110>
 80105aa:	9207      	str	r2, [sp, #28]
 80105ac:	e014      	b.n	80105d8 <_svfiprintf_r+0x110>
 80105ae:	eba0 0308 	sub.w	r3, r0, r8
 80105b2:	fa09 f303 	lsl.w	r3, r9, r3
 80105b6:	4313      	orrs	r3, r2
 80105b8:	9304      	str	r3, [sp, #16]
 80105ba:	46a2      	mov	sl, r4
 80105bc:	e7d2      	b.n	8010564 <_svfiprintf_r+0x9c>
 80105be:	9b03      	ldr	r3, [sp, #12]
 80105c0:	1d19      	adds	r1, r3, #4
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	9103      	str	r1, [sp, #12]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	bfbb      	ittet	lt
 80105ca:	425b      	neglt	r3, r3
 80105cc:	f042 0202 	orrlt.w	r2, r2, #2
 80105d0:	9307      	strge	r3, [sp, #28]
 80105d2:	9307      	strlt	r3, [sp, #28]
 80105d4:	bfb8      	it	lt
 80105d6:	9204      	strlt	r2, [sp, #16]
 80105d8:	7823      	ldrb	r3, [r4, #0]
 80105da:	2b2e      	cmp	r3, #46	; 0x2e
 80105dc:	d10c      	bne.n	80105f8 <_svfiprintf_r+0x130>
 80105de:	7863      	ldrb	r3, [r4, #1]
 80105e0:	2b2a      	cmp	r3, #42	; 0x2a
 80105e2:	d134      	bne.n	801064e <_svfiprintf_r+0x186>
 80105e4:	9b03      	ldr	r3, [sp, #12]
 80105e6:	1d1a      	adds	r2, r3, #4
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	9203      	str	r2, [sp, #12]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	bfb8      	it	lt
 80105f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80105f4:	3402      	adds	r4, #2
 80105f6:	9305      	str	r3, [sp, #20]
 80105f8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80106c0 <_svfiprintf_r+0x1f8>
 80105fc:	7821      	ldrb	r1, [r4, #0]
 80105fe:	2203      	movs	r2, #3
 8010600:	4650      	mov	r0, sl
 8010602:	f7ef fde5 	bl	80001d0 <memchr>
 8010606:	b138      	cbz	r0, 8010618 <_svfiprintf_r+0x150>
 8010608:	9b04      	ldr	r3, [sp, #16]
 801060a:	eba0 000a 	sub.w	r0, r0, sl
 801060e:	2240      	movs	r2, #64	; 0x40
 8010610:	4082      	lsls	r2, r0
 8010612:	4313      	orrs	r3, r2
 8010614:	3401      	adds	r4, #1
 8010616:	9304      	str	r3, [sp, #16]
 8010618:	f814 1b01 	ldrb.w	r1, [r4], #1
 801061c:	4825      	ldr	r0, [pc, #148]	; (80106b4 <_svfiprintf_r+0x1ec>)
 801061e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010622:	2206      	movs	r2, #6
 8010624:	f7ef fdd4 	bl	80001d0 <memchr>
 8010628:	2800      	cmp	r0, #0
 801062a:	d038      	beq.n	801069e <_svfiprintf_r+0x1d6>
 801062c:	4b22      	ldr	r3, [pc, #136]	; (80106b8 <_svfiprintf_r+0x1f0>)
 801062e:	bb1b      	cbnz	r3, 8010678 <_svfiprintf_r+0x1b0>
 8010630:	9b03      	ldr	r3, [sp, #12]
 8010632:	3307      	adds	r3, #7
 8010634:	f023 0307 	bic.w	r3, r3, #7
 8010638:	3308      	adds	r3, #8
 801063a:	9303      	str	r3, [sp, #12]
 801063c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801063e:	4433      	add	r3, r6
 8010640:	9309      	str	r3, [sp, #36]	; 0x24
 8010642:	e768      	b.n	8010516 <_svfiprintf_r+0x4e>
 8010644:	fb0c 3202 	mla	r2, ip, r2, r3
 8010648:	460c      	mov	r4, r1
 801064a:	2001      	movs	r0, #1
 801064c:	e7a6      	b.n	801059c <_svfiprintf_r+0xd4>
 801064e:	2300      	movs	r3, #0
 8010650:	3401      	adds	r4, #1
 8010652:	9305      	str	r3, [sp, #20]
 8010654:	4619      	mov	r1, r3
 8010656:	f04f 0c0a 	mov.w	ip, #10
 801065a:	4620      	mov	r0, r4
 801065c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010660:	3a30      	subs	r2, #48	; 0x30
 8010662:	2a09      	cmp	r2, #9
 8010664:	d903      	bls.n	801066e <_svfiprintf_r+0x1a6>
 8010666:	2b00      	cmp	r3, #0
 8010668:	d0c6      	beq.n	80105f8 <_svfiprintf_r+0x130>
 801066a:	9105      	str	r1, [sp, #20]
 801066c:	e7c4      	b.n	80105f8 <_svfiprintf_r+0x130>
 801066e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010672:	4604      	mov	r4, r0
 8010674:	2301      	movs	r3, #1
 8010676:	e7f0      	b.n	801065a <_svfiprintf_r+0x192>
 8010678:	ab03      	add	r3, sp, #12
 801067a:	9300      	str	r3, [sp, #0]
 801067c:	462a      	mov	r2, r5
 801067e:	4b0f      	ldr	r3, [pc, #60]	; (80106bc <_svfiprintf_r+0x1f4>)
 8010680:	a904      	add	r1, sp, #16
 8010682:	4638      	mov	r0, r7
 8010684:	f7fd fd40 	bl	800e108 <_printf_float>
 8010688:	1c42      	adds	r2, r0, #1
 801068a:	4606      	mov	r6, r0
 801068c:	d1d6      	bne.n	801063c <_svfiprintf_r+0x174>
 801068e:	89ab      	ldrh	r3, [r5, #12]
 8010690:	065b      	lsls	r3, r3, #25
 8010692:	f53f af2d 	bmi.w	80104f0 <_svfiprintf_r+0x28>
 8010696:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010698:	b01d      	add	sp, #116	; 0x74
 801069a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801069e:	ab03      	add	r3, sp, #12
 80106a0:	9300      	str	r3, [sp, #0]
 80106a2:	462a      	mov	r2, r5
 80106a4:	4b05      	ldr	r3, [pc, #20]	; (80106bc <_svfiprintf_r+0x1f4>)
 80106a6:	a904      	add	r1, sp, #16
 80106a8:	4638      	mov	r0, r7
 80106aa:	f7fd ffd1 	bl	800e650 <_printf_i>
 80106ae:	e7eb      	b.n	8010688 <_svfiprintf_r+0x1c0>
 80106b0:	080143ec 	.word	0x080143ec
 80106b4:	080143f6 	.word	0x080143f6
 80106b8:	0800e109 	.word	0x0800e109
 80106bc:	08010415 	.word	0x08010415
 80106c0:	080143f2 	.word	0x080143f2

080106c4 <__sflush_r>:
 80106c4:	898a      	ldrh	r2, [r1, #12]
 80106c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106ca:	4605      	mov	r5, r0
 80106cc:	0710      	lsls	r0, r2, #28
 80106ce:	460c      	mov	r4, r1
 80106d0:	d458      	bmi.n	8010784 <__sflush_r+0xc0>
 80106d2:	684b      	ldr	r3, [r1, #4]
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	dc05      	bgt.n	80106e4 <__sflush_r+0x20>
 80106d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80106da:	2b00      	cmp	r3, #0
 80106dc:	dc02      	bgt.n	80106e4 <__sflush_r+0x20>
 80106de:	2000      	movs	r0, #0
 80106e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80106e6:	2e00      	cmp	r6, #0
 80106e8:	d0f9      	beq.n	80106de <__sflush_r+0x1a>
 80106ea:	2300      	movs	r3, #0
 80106ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80106f0:	682f      	ldr	r7, [r5, #0]
 80106f2:	6a21      	ldr	r1, [r4, #32]
 80106f4:	602b      	str	r3, [r5, #0]
 80106f6:	d032      	beq.n	801075e <__sflush_r+0x9a>
 80106f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80106fa:	89a3      	ldrh	r3, [r4, #12]
 80106fc:	075a      	lsls	r2, r3, #29
 80106fe:	d505      	bpl.n	801070c <__sflush_r+0x48>
 8010700:	6863      	ldr	r3, [r4, #4]
 8010702:	1ac0      	subs	r0, r0, r3
 8010704:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010706:	b10b      	cbz	r3, 801070c <__sflush_r+0x48>
 8010708:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801070a:	1ac0      	subs	r0, r0, r3
 801070c:	2300      	movs	r3, #0
 801070e:	4602      	mov	r2, r0
 8010710:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010712:	6a21      	ldr	r1, [r4, #32]
 8010714:	4628      	mov	r0, r5
 8010716:	47b0      	blx	r6
 8010718:	1c43      	adds	r3, r0, #1
 801071a:	89a3      	ldrh	r3, [r4, #12]
 801071c:	d106      	bne.n	801072c <__sflush_r+0x68>
 801071e:	6829      	ldr	r1, [r5, #0]
 8010720:	291d      	cmp	r1, #29
 8010722:	d82b      	bhi.n	801077c <__sflush_r+0xb8>
 8010724:	4a29      	ldr	r2, [pc, #164]	; (80107cc <__sflush_r+0x108>)
 8010726:	410a      	asrs	r2, r1
 8010728:	07d6      	lsls	r6, r2, #31
 801072a:	d427      	bmi.n	801077c <__sflush_r+0xb8>
 801072c:	2200      	movs	r2, #0
 801072e:	6062      	str	r2, [r4, #4]
 8010730:	04d9      	lsls	r1, r3, #19
 8010732:	6922      	ldr	r2, [r4, #16]
 8010734:	6022      	str	r2, [r4, #0]
 8010736:	d504      	bpl.n	8010742 <__sflush_r+0x7e>
 8010738:	1c42      	adds	r2, r0, #1
 801073a:	d101      	bne.n	8010740 <__sflush_r+0x7c>
 801073c:	682b      	ldr	r3, [r5, #0]
 801073e:	b903      	cbnz	r3, 8010742 <__sflush_r+0x7e>
 8010740:	6560      	str	r0, [r4, #84]	; 0x54
 8010742:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010744:	602f      	str	r7, [r5, #0]
 8010746:	2900      	cmp	r1, #0
 8010748:	d0c9      	beq.n	80106de <__sflush_r+0x1a>
 801074a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801074e:	4299      	cmp	r1, r3
 8010750:	d002      	beq.n	8010758 <__sflush_r+0x94>
 8010752:	4628      	mov	r0, r5
 8010754:	f7ff f9e2 	bl	800fb1c <_free_r>
 8010758:	2000      	movs	r0, #0
 801075a:	6360      	str	r0, [r4, #52]	; 0x34
 801075c:	e7c0      	b.n	80106e0 <__sflush_r+0x1c>
 801075e:	2301      	movs	r3, #1
 8010760:	4628      	mov	r0, r5
 8010762:	47b0      	blx	r6
 8010764:	1c41      	adds	r1, r0, #1
 8010766:	d1c8      	bne.n	80106fa <__sflush_r+0x36>
 8010768:	682b      	ldr	r3, [r5, #0]
 801076a:	2b00      	cmp	r3, #0
 801076c:	d0c5      	beq.n	80106fa <__sflush_r+0x36>
 801076e:	2b1d      	cmp	r3, #29
 8010770:	d001      	beq.n	8010776 <__sflush_r+0xb2>
 8010772:	2b16      	cmp	r3, #22
 8010774:	d101      	bne.n	801077a <__sflush_r+0xb6>
 8010776:	602f      	str	r7, [r5, #0]
 8010778:	e7b1      	b.n	80106de <__sflush_r+0x1a>
 801077a:	89a3      	ldrh	r3, [r4, #12]
 801077c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010780:	81a3      	strh	r3, [r4, #12]
 8010782:	e7ad      	b.n	80106e0 <__sflush_r+0x1c>
 8010784:	690f      	ldr	r7, [r1, #16]
 8010786:	2f00      	cmp	r7, #0
 8010788:	d0a9      	beq.n	80106de <__sflush_r+0x1a>
 801078a:	0793      	lsls	r3, r2, #30
 801078c:	680e      	ldr	r6, [r1, #0]
 801078e:	bf08      	it	eq
 8010790:	694b      	ldreq	r3, [r1, #20]
 8010792:	600f      	str	r7, [r1, #0]
 8010794:	bf18      	it	ne
 8010796:	2300      	movne	r3, #0
 8010798:	eba6 0807 	sub.w	r8, r6, r7
 801079c:	608b      	str	r3, [r1, #8]
 801079e:	f1b8 0f00 	cmp.w	r8, #0
 80107a2:	dd9c      	ble.n	80106de <__sflush_r+0x1a>
 80107a4:	6a21      	ldr	r1, [r4, #32]
 80107a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80107a8:	4643      	mov	r3, r8
 80107aa:	463a      	mov	r2, r7
 80107ac:	4628      	mov	r0, r5
 80107ae:	47b0      	blx	r6
 80107b0:	2800      	cmp	r0, #0
 80107b2:	dc06      	bgt.n	80107c2 <__sflush_r+0xfe>
 80107b4:	89a3      	ldrh	r3, [r4, #12]
 80107b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80107ba:	81a3      	strh	r3, [r4, #12]
 80107bc:	f04f 30ff 	mov.w	r0, #4294967295
 80107c0:	e78e      	b.n	80106e0 <__sflush_r+0x1c>
 80107c2:	4407      	add	r7, r0
 80107c4:	eba8 0800 	sub.w	r8, r8, r0
 80107c8:	e7e9      	b.n	801079e <__sflush_r+0xda>
 80107ca:	bf00      	nop
 80107cc:	dfbffffe 	.word	0xdfbffffe

080107d0 <_fflush_r>:
 80107d0:	b538      	push	{r3, r4, r5, lr}
 80107d2:	690b      	ldr	r3, [r1, #16]
 80107d4:	4605      	mov	r5, r0
 80107d6:	460c      	mov	r4, r1
 80107d8:	b913      	cbnz	r3, 80107e0 <_fflush_r+0x10>
 80107da:	2500      	movs	r5, #0
 80107dc:	4628      	mov	r0, r5
 80107de:	bd38      	pop	{r3, r4, r5, pc}
 80107e0:	b118      	cbz	r0, 80107ea <_fflush_r+0x1a>
 80107e2:	6a03      	ldr	r3, [r0, #32]
 80107e4:	b90b      	cbnz	r3, 80107ea <_fflush_r+0x1a>
 80107e6:	f7fe f8cf 	bl	800e988 <__sinit>
 80107ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d0f3      	beq.n	80107da <_fflush_r+0xa>
 80107f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80107f4:	07d0      	lsls	r0, r2, #31
 80107f6:	d404      	bmi.n	8010802 <_fflush_r+0x32>
 80107f8:	0599      	lsls	r1, r3, #22
 80107fa:	d402      	bmi.n	8010802 <_fflush_r+0x32>
 80107fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80107fe:	f7fe fb11 	bl	800ee24 <__retarget_lock_acquire_recursive>
 8010802:	4628      	mov	r0, r5
 8010804:	4621      	mov	r1, r4
 8010806:	f7ff ff5d 	bl	80106c4 <__sflush_r>
 801080a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801080c:	07da      	lsls	r2, r3, #31
 801080e:	4605      	mov	r5, r0
 8010810:	d4e4      	bmi.n	80107dc <_fflush_r+0xc>
 8010812:	89a3      	ldrh	r3, [r4, #12]
 8010814:	059b      	lsls	r3, r3, #22
 8010816:	d4e1      	bmi.n	80107dc <_fflush_r+0xc>
 8010818:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801081a:	f7fe fb04 	bl	800ee26 <__retarget_lock_release_recursive>
 801081e:	e7dd      	b.n	80107dc <_fflush_r+0xc>

08010820 <__swhatbuf_r>:
 8010820:	b570      	push	{r4, r5, r6, lr}
 8010822:	460c      	mov	r4, r1
 8010824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010828:	2900      	cmp	r1, #0
 801082a:	b096      	sub	sp, #88	; 0x58
 801082c:	4615      	mov	r5, r2
 801082e:	461e      	mov	r6, r3
 8010830:	da0d      	bge.n	801084e <__swhatbuf_r+0x2e>
 8010832:	89a3      	ldrh	r3, [r4, #12]
 8010834:	f013 0f80 	tst.w	r3, #128	; 0x80
 8010838:	f04f 0100 	mov.w	r1, #0
 801083c:	bf0c      	ite	eq
 801083e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8010842:	2340      	movne	r3, #64	; 0x40
 8010844:	2000      	movs	r0, #0
 8010846:	6031      	str	r1, [r6, #0]
 8010848:	602b      	str	r3, [r5, #0]
 801084a:	b016      	add	sp, #88	; 0x58
 801084c:	bd70      	pop	{r4, r5, r6, pc}
 801084e:	466a      	mov	r2, sp
 8010850:	f000 f862 	bl	8010918 <_fstat_r>
 8010854:	2800      	cmp	r0, #0
 8010856:	dbec      	blt.n	8010832 <__swhatbuf_r+0x12>
 8010858:	9901      	ldr	r1, [sp, #4]
 801085a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801085e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8010862:	4259      	negs	r1, r3
 8010864:	4159      	adcs	r1, r3
 8010866:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801086a:	e7eb      	b.n	8010844 <__swhatbuf_r+0x24>

0801086c <__smakebuf_r>:
 801086c:	898b      	ldrh	r3, [r1, #12]
 801086e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010870:	079d      	lsls	r5, r3, #30
 8010872:	4606      	mov	r6, r0
 8010874:	460c      	mov	r4, r1
 8010876:	d507      	bpl.n	8010888 <__smakebuf_r+0x1c>
 8010878:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801087c:	6023      	str	r3, [r4, #0]
 801087e:	6123      	str	r3, [r4, #16]
 8010880:	2301      	movs	r3, #1
 8010882:	6163      	str	r3, [r4, #20]
 8010884:	b002      	add	sp, #8
 8010886:	bd70      	pop	{r4, r5, r6, pc}
 8010888:	ab01      	add	r3, sp, #4
 801088a:	466a      	mov	r2, sp
 801088c:	f7ff ffc8 	bl	8010820 <__swhatbuf_r>
 8010890:	9900      	ldr	r1, [sp, #0]
 8010892:	4605      	mov	r5, r0
 8010894:	4630      	mov	r0, r6
 8010896:	f7ff f9b5 	bl	800fc04 <_malloc_r>
 801089a:	b948      	cbnz	r0, 80108b0 <__smakebuf_r+0x44>
 801089c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108a0:	059a      	lsls	r2, r3, #22
 80108a2:	d4ef      	bmi.n	8010884 <__smakebuf_r+0x18>
 80108a4:	f023 0303 	bic.w	r3, r3, #3
 80108a8:	f043 0302 	orr.w	r3, r3, #2
 80108ac:	81a3      	strh	r3, [r4, #12]
 80108ae:	e7e3      	b.n	8010878 <__smakebuf_r+0xc>
 80108b0:	89a3      	ldrh	r3, [r4, #12]
 80108b2:	6020      	str	r0, [r4, #0]
 80108b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80108b8:	81a3      	strh	r3, [r4, #12]
 80108ba:	9b00      	ldr	r3, [sp, #0]
 80108bc:	6163      	str	r3, [r4, #20]
 80108be:	9b01      	ldr	r3, [sp, #4]
 80108c0:	6120      	str	r0, [r4, #16]
 80108c2:	b15b      	cbz	r3, 80108dc <__smakebuf_r+0x70>
 80108c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80108c8:	4630      	mov	r0, r6
 80108ca:	f000 f837 	bl	801093c <_isatty_r>
 80108ce:	b128      	cbz	r0, 80108dc <__smakebuf_r+0x70>
 80108d0:	89a3      	ldrh	r3, [r4, #12]
 80108d2:	f023 0303 	bic.w	r3, r3, #3
 80108d6:	f043 0301 	orr.w	r3, r3, #1
 80108da:	81a3      	strh	r3, [r4, #12]
 80108dc:	89a3      	ldrh	r3, [r4, #12]
 80108de:	431d      	orrs	r5, r3
 80108e0:	81a5      	strh	r5, [r4, #12]
 80108e2:	e7cf      	b.n	8010884 <__smakebuf_r+0x18>

080108e4 <memmove>:
 80108e4:	4288      	cmp	r0, r1
 80108e6:	b510      	push	{r4, lr}
 80108e8:	eb01 0402 	add.w	r4, r1, r2
 80108ec:	d902      	bls.n	80108f4 <memmove+0x10>
 80108ee:	4284      	cmp	r4, r0
 80108f0:	4623      	mov	r3, r4
 80108f2:	d807      	bhi.n	8010904 <memmove+0x20>
 80108f4:	1e43      	subs	r3, r0, #1
 80108f6:	42a1      	cmp	r1, r4
 80108f8:	d008      	beq.n	801090c <memmove+0x28>
 80108fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80108fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010902:	e7f8      	b.n	80108f6 <memmove+0x12>
 8010904:	4402      	add	r2, r0
 8010906:	4601      	mov	r1, r0
 8010908:	428a      	cmp	r2, r1
 801090a:	d100      	bne.n	801090e <memmove+0x2a>
 801090c:	bd10      	pop	{r4, pc}
 801090e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010912:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010916:	e7f7      	b.n	8010908 <memmove+0x24>

08010918 <_fstat_r>:
 8010918:	b538      	push	{r3, r4, r5, lr}
 801091a:	4d07      	ldr	r5, [pc, #28]	; (8010938 <_fstat_r+0x20>)
 801091c:	2300      	movs	r3, #0
 801091e:	4604      	mov	r4, r0
 8010920:	4608      	mov	r0, r1
 8010922:	4611      	mov	r1, r2
 8010924:	602b      	str	r3, [r5, #0]
 8010926:	f7f2 fa7e 	bl	8002e26 <_fstat>
 801092a:	1c43      	adds	r3, r0, #1
 801092c:	d102      	bne.n	8010934 <_fstat_r+0x1c>
 801092e:	682b      	ldr	r3, [r5, #0]
 8010930:	b103      	cbz	r3, 8010934 <_fstat_r+0x1c>
 8010932:	6023      	str	r3, [r4, #0]
 8010934:	bd38      	pop	{r3, r4, r5, pc}
 8010936:	bf00      	nop
 8010938:	200011a4 	.word	0x200011a4

0801093c <_isatty_r>:
 801093c:	b538      	push	{r3, r4, r5, lr}
 801093e:	4d06      	ldr	r5, [pc, #24]	; (8010958 <_isatty_r+0x1c>)
 8010940:	2300      	movs	r3, #0
 8010942:	4604      	mov	r4, r0
 8010944:	4608      	mov	r0, r1
 8010946:	602b      	str	r3, [r5, #0]
 8010948:	f7f2 fa7d 	bl	8002e46 <_isatty>
 801094c:	1c43      	adds	r3, r0, #1
 801094e:	d102      	bne.n	8010956 <_isatty_r+0x1a>
 8010950:	682b      	ldr	r3, [r5, #0]
 8010952:	b103      	cbz	r3, 8010956 <_isatty_r+0x1a>
 8010954:	6023      	str	r3, [r4, #0]
 8010956:	bd38      	pop	{r3, r4, r5, pc}
 8010958:	200011a4 	.word	0x200011a4

0801095c <_sbrk_r>:
 801095c:	b538      	push	{r3, r4, r5, lr}
 801095e:	4d06      	ldr	r5, [pc, #24]	; (8010978 <_sbrk_r+0x1c>)
 8010960:	2300      	movs	r3, #0
 8010962:	4604      	mov	r4, r0
 8010964:	4608      	mov	r0, r1
 8010966:	602b      	str	r3, [r5, #0]
 8010968:	f7f2 fa86 	bl	8002e78 <_sbrk>
 801096c:	1c43      	adds	r3, r0, #1
 801096e:	d102      	bne.n	8010976 <_sbrk_r+0x1a>
 8010970:	682b      	ldr	r3, [r5, #0]
 8010972:	b103      	cbz	r3, 8010976 <_sbrk_r+0x1a>
 8010974:	6023      	str	r3, [r4, #0]
 8010976:	bd38      	pop	{r3, r4, r5, pc}
 8010978:	200011a4 	.word	0x200011a4

0801097c <memcpy>:
 801097c:	440a      	add	r2, r1
 801097e:	4291      	cmp	r1, r2
 8010980:	f100 33ff 	add.w	r3, r0, #4294967295
 8010984:	d100      	bne.n	8010988 <memcpy+0xc>
 8010986:	4770      	bx	lr
 8010988:	b510      	push	{r4, lr}
 801098a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801098e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010992:	4291      	cmp	r1, r2
 8010994:	d1f9      	bne.n	801098a <memcpy+0xe>
 8010996:	bd10      	pop	{r4, pc}

08010998 <__assert_func>:
 8010998:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801099a:	4614      	mov	r4, r2
 801099c:	461a      	mov	r2, r3
 801099e:	4b09      	ldr	r3, [pc, #36]	; (80109c4 <__assert_func+0x2c>)
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	4605      	mov	r5, r0
 80109a4:	68d8      	ldr	r0, [r3, #12]
 80109a6:	b14c      	cbz	r4, 80109bc <__assert_func+0x24>
 80109a8:	4b07      	ldr	r3, [pc, #28]	; (80109c8 <__assert_func+0x30>)
 80109aa:	9100      	str	r1, [sp, #0]
 80109ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80109b0:	4906      	ldr	r1, [pc, #24]	; (80109cc <__assert_func+0x34>)
 80109b2:	462b      	mov	r3, r5
 80109b4:	f000 f872 	bl	8010a9c <fiprintf>
 80109b8:	f000 f882 	bl	8010ac0 <abort>
 80109bc:	4b04      	ldr	r3, [pc, #16]	; (80109d0 <__assert_func+0x38>)
 80109be:	461c      	mov	r4, r3
 80109c0:	e7f3      	b.n	80109aa <__assert_func+0x12>
 80109c2:	bf00      	nop
 80109c4:	20000074 	.word	0x20000074
 80109c8:	08014407 	.word	0x08014407
 80109cc:	08014414 	.word	0x08014414
 80109d0:	08014442 	.word	0x08014442

080109d4 <_calloc_r>:
 80109d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80109d6:	fba1 2402 	umull	r2, r4, r1, r2
 80109da:	b94c      	cbnz	r4, 80109f0 <_calloc_r+0x1c>
 80109dc:	4611      	mov	r1, r2
 80109de:	9201      	str	r2, [sp, #4]
 80109e0:	f7ff f910 	bl	800fc04 <_malloc_r>
 80109e4:	9a01      	ldr	r2, [sp, #4]
 80109e6:	4605      	mov	r5, r0
 80109e8:	b930      	cbnz	r0, 80109f8 <_calloc_r+0x24>
 80109ea:	4628      	mov	r0, r5
 80109ec:	b003      	add	sp, #12
 80109ee:	bd30      	pop	{r4, r5, pc}
 80109f0:	220c      	movs	r2, #12
 80109f2:	6002      	str	r2, [r0, #0]
 80109f4:	2500      	movs	r5, #0
 80109f6:	e7f8      	b.n	80109ea <_calloc_r+0x16>
 80109f8:	4621      	mov	r1, r4
 80109fa:	f7fe f983 	bl	800ed04 <memset>
 80109fe:	e7f4      	b.n	80109ea <_calloc_r+0x16>

08010a00 <__ascii_mbtowc>:
 8010a00:	b082      	sub	sp, #8
 8010a02:	b901      	cbnz	r1, 8010a06 <__ascii_mbtowc+0x6>
 8010a04:	a901      	add	r1, sp, #4
 8010a06:	b142      	cbz	r2, 8010a1a <__ascii_mbtowc+0x1a>
 8010a08:	b14b      	cbz	r3, 8010a1e <__ascii_mbtowc+0x1e>
 8010a0a:	7813      	ldrb	r3, [r2, #0]
 8010a0c:	600b      	str	r3, [r1, #0]
 8010a0e:	7812      	ldrb	r2, [r2, #0]
 8010a10:	1e10      	subs	r0, r2, #0
 8010a12:	bf18      	it	ne
 8010a14:	2001      	movne	r0, #1
 8010a16:	b002      	add	sp, #8
 8010a18:	4770      	bx	lr
 8010a1a:	4610      	mov	r0, r2
 8010a1c:	e7fb      	b.n	8010a16 <__ascii_mbtowc+0x16>
 8010a1e:	f06f 0001 	mvn.w	r0, #1
 8010a22:	e7f8      	b.n	8010a16 <__ascii_mbtowc+0x16>

08010a24 <_realloc_r>:
 8010a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a28:	4680      	mov	r8, r0
 8010a2a:	4614      	mov	r4, r2
 8010a2c:	460e      	mov	r6, r1
 8010a2e:	b921      	cbnz	r1, 8010a3a <_realloc_r+0x16>
 8010a30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010a34:	4611      	mov	r1, r2
 8010a36:	f7ff b8e5 	b.w	800fc04 <_malloc_r>
 8010a3a:	b92a      	cbnz	r2, 8010a48 <_realloc_r+0x24>
 8010a3c:	f7ff f86e 	bl	800fb1c <_free_r>
 8010a40:	4625      	mov	r5, r4
 8010a42:	4628      	mov	r0, r5
 8010a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a48:	f000 f841 	bl	8010ace <_malloc_usable_size_r>
 8010a4c:	4284      	cmp	r4, r0
 8010a4e:	4607      	mov	r7, r0
 8010a50:	d802      	bhi.n	8010a58 <_realloc_r+0x34>
 8010a52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010a56:	d812      	bhi.n	8010a7e <_realloc_r+0x5a>
 8010a58:	4621      	mov	r1, r4
 8010a5a:	4640      	mov	r0, r8
 8010a5c:	f7ff f8d2 	bl	800fc04 <_malloc_r>
 8010a60:	4605      	mov	r5, r0
 8010a62:	2800      	cmp	r0, #0
 8010a64:	d0ed      	beq.n	8010a42 <_realloc_r+0x1e>
 8010a66:	42bc      	cmp	r4, r7
 8010a68:	4622      	mov	r2, r4
 8010a6a:	4631      	mov	r1, r6
 8010a6c:	bf28      	it	cs
 8010a6e:	463a      	movcs	r2, r7
 8010a70:	f7ff ff84 	bl	801097c <memcpy>
 8010a74:	4631      	mov	r1, r6
 8010a76:	4640      	mov	r0, r8
 8010a78:	f7ff f850 	bl	800fb1c <_free_r>
 8010a7c:	e7e1      	b.n	8010a42 <_realloc_r+0x1e>
 8010a7e:	4635      	mov	r5, r6
 8010a80:	e7df      	b.n	8010a42 <_realloc_r+0x1e>

08010a82 <__ascii_wctomb>:
 8010a82:	b149      	cbz	r1, 8010a98 <__ascii_wctomb+0x16>
 8010a84:	2aff      	cmp	r2, #255	; 0xff
 8010a86:	bf85      	ittet	hi
 8010a88:	238a      	movhi	r3, #138	; 0x8a
 8010a8a:	6003      	strhi	r3, [r0, #0]
 8010a8c:	700a      	strbls	r2, [r1, #0]
 8010a8e:	f04f 30ff 	movhi.w	r0, #4294967295
 8010a92:	bf98      	it	ls
 8010a94:	2001      	movls	r0, #1
 8010a96:	4770      	bx	lr
 8010a98:	4608      	mov	r0, r1
 8010a9a:	4770      	bx	lr

08010a9c <fiprintf>:
 8010a9c:	b40e      	push	{r1, r2, r3}
 8010a9e:	b503      	push	{r0, r1, lr}
 8010aa0:	4601      	mov	r1, r0
 8010aa2:	ab03      	add	r3, sp, #12
 8010aa4:	4805      	ldr	r0, [pc, #20]	; (8010abc <fiprintf+0x20>)
 8010aa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8010aaa:	6800      	ldr	r0, [r0, #0]
 8010aac:	9301      	str	r3, [sp, #4]
 8010aae:	f000 f83f 	bl	8010b30 <_vfiprintf_r>
 8010ab2:	b002      	add	sp, #8
 8010ab4:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ab8:	b003      	add	sp, #12
 8010aba:	4770      	bx	lr
 8010abc:	20000074 	.word	0x20000074

08010ac0 <abort>:
 8010ac0:	b508      	push	{r3, lr}
 8010ac2:	2006      	movs	r0, #6
 8010ac4:	f000 f976 	bl	8010db4 <raise>
 8010ac8:	2001      	movs	r0, #1
 8010aca:	f7f2 f95d 	bl	8002d88 <_exit>

08010ace <_malloc_usable_size_r>:
 8010ace:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ad2:	1f18      	subs	r0, r3, #4
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	bfbc      	itt	lt
 8010ad8:	580b      	ldrlt	r3, [r1, r0]
 8010ada:	18c0      	addlt	r0, r0, r3
 8010adc:	4770      	bx	lr

08010ade <__sfputc_r>:
 8010ade:	6893      	ldr	r3, [r2, #8]
 8010ae0:	3b01      	subs	r3, #1
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	b410      	push	{r4}
 8010ae6:	6093      	str	r3, [r2, #8]
 8010ae8:	da08      	bge.n	8010afc <__sfputc_r+0x1e>
 8010aea:	6994      	ldr	r4, [r2, #24]
 8010aec:	42a3      	cmp	r3, r4
 8010aee:	db01      	blt.n	8010af4 <__sfputc_r+0x16>
 8010af0:	290a      	cmp	r1, #10
 8010af2:	d103      	bne.n	8010afc <__sfputc_r+0x1e>
 8010af4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010af8:	f7fe b86f 	b.w	800ebda <__swbuf_r>
 8010afc:	6813      	ldr	r3, [r2, #0]
 8010afe:	1c58      	adds	r0, r3, #1
 8010b00:	6010      	str	r0, [r2, #0]
 8010b02:	7019      	strb	r1, [r3, #0]
 8010b04:	4608      	mov	r0, r1
 8010b06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010b0a:	4770      	bx	lr

08010b0c <__sfputs_r>:
 8010b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b0e:	4606      	mov	r6, r0
 8010b10:	460f      	mov	r7, r1
 8010b12:	4614      	mov	r4, r2
 8010b14:	18d5      	adds	r5, r2, r3
 8010b16:	42ac      	cmp	r4, r5
 8010b18:	d101      	bne.n	8010b1e <__sfputs_r+0x12>
 8010b1a:	2000      	movs	r0, #0
 8010b1c:	e007      	b.n	8010b2e <__sfputs_r+0x22>
 8010b1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b22:	463a      	mov	r2, r7
 8010b24:	4630      	mov	r0, r6
 8010b26:	f7ff ffda 	bl	8010ade <__sfputc_r>
 8010b2a:	1c43      	adds	r3, r0, #1
 8010b2c:	d1f3      	bne.n	8010b16 <__sfputs_r+0xa>
 8010b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010b30 <_vfiprintf_r>:
 8010b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b34:	460d      	mov	r5, r1
 8010b36:	b09d      	sub	sp, #116	; 0x74
 8010b38:	4614      	mov	r4, r2
 8010b3a:	4698      	mov	r8, r3
 8010b3c:	4606      	mov	r6, r0
 8010b3e:	b118      	cbz	r0, 8010b48 <_vfiprintf_r+0x18>
 8010b40:	6a03      	ldr	r3, [r0, #32]
 8010b42:	b90b      	cbnz	r3, 8010b48 <_vfiprintf_r+0x18>
 8010b44:	f7fd ff20 	bl	800e988 <__sinit>
 8010b48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010b4a:	07d9      	lsls	r1, r3, #31
 8010b4c:	d405      	bmi.n	8010b5a <_vfiprintf_r+0x2a>
 8010b4e:	89ab      	ldrh	r3, [r5, #12]
 8010b50:	059a      	lsls	r2, r3, #22
 8010b52:	d402      	bmi.n	8010b5a <_vfiprintf_r+0x2a>
 8010b54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010b56:	f7fe f965 	bl	800ee24 <__retarget_lock_acquire_recursive>
 8010b5a:	89ab      	ldrh	r3, [r5, #12]
 8010b5c:	071b      	lsls	r3, r3, #28
 8010b5e:	d501      	bpl.n	8010b64 <_vfiprintf_r+0x34>
 8010b60:	692b      	ldr	r3, [r5, #16]
 8010b62:	b99b      	cbnz	r3, 8010b8c <_vfiprintf_r+0x5c>
 8010b64:	4629      	mov	r1, r5
 8010b66:	4630      	mov	r0, r6
 8010b68:	f7fe f874 	bl	800ec54 <__swsetup_r>
 8010b6c:	b170      	cbz	r0, 8010b8c <_vfiprintf_r+0x5c>
 8010b6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010b70:	07dc      	lsls	r4, r3, #31
 8010b72:	d504      	bpl.n	8010b7e <_vfiprintf_r+0x4e>
 8010b74:	f04f 30ff 	mov.w	r0, #4294967295
 8010b78:	b01d      	add	sp, #116	; 0x74
 8010b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b7e:	89ab      	ldrh	r3, [r5, #12]
 8010b80:	0598      	lsls	r0, r3, #22
 8010b82:	d4f7      	bmi.n	8010b74 <_vfiprintf_r+0x44>
 8010b84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010b86:	f7fe f94e 	bl	800ee26 <__retarget_lock_release_recursive>
 8010b8a:	e7f3      	b.n	8010b74 <_vfiprintf_r+0x44>
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8010b90:	2320      	movs	r3, #32
 8010b92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010b96:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b9a:	2330      	movs	r3, #48	; 0x30
 8010b9c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8010d50 <_vfiprintf_r+0x220>
 8010ba0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010ba4:	f04f 0901 	mov.w	r9, #1
 8010ba8:	4623      	mov	r3, r4
 8010baa:	469a      	mov	sl, r3
 8010bac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010bb0:	b10a      	cbz	r2, 8010bb6 <_vfiprintf_r+0x86>
 8010bb2:	2a25      	cmp	r2, #37	; 0x25
 8010bb4:	d1f9      	bne.n	8010baa <_vfiprintf_r+0x7a>
 8010bb6:	ebba 0b04 	subs.w	fp, sl, r4
 8010bba:	d00b      	beq.n	8010bd4 <_vfiprintf_r+0xa4>
 8010bbc:	465b      	mov	r3, fp
 8010bbe:	4622      	mov	r2, r4
 8010bc0:	4629      	mov	r1, r5
 8010bc2:	4630      	mov	r0, r6
 8010bc4:	f7ff ffa2 	bl	8010b0c <__sfputs_r>
 8010bc8:	3001      	adds	r0, #1
 8010bca:	f000 80a9 	beq.w	8010d20 <_vfiprintf_r+0x1f0>
 8010bce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010bd0:	445a      	add	r2, fp
 8010bd2:	9209      	str	r2, [sp, #36]	; 0x24
 8010bd4:	f89a 3000 	ldrb.w	r3, [sl]
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	f000 80a1 	beq.w	8010d20 <_vfiprintf_r+0x1f0>
 8010bde:	2300      	movs	r3, #0
 8010be0:	f04f 32ff 	mov.w	r2, #4294967295
 8010be4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010be8:	f10a 0a01 	add.w	sl, sl, #1
 8010bec:	9304      	str	r3, [sp, #16]
 8010bee:	9307      	str	r3, [sp, #28]
 8010bf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010bf4:	931a      	str	r3, [sp, #104]	; 0x68
 8010bf6:	4654      	mov	r4, sl
 8010bf8:	2205      	movs	r2, #5
 8010bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bfe:	4854      	ldr	r0, [pc, #336]	; (8010d50 <_vfiprintf_r+0x220>)
 8010c00:	f7ef fae6 	bl	80001d0 <memchr>
 8010c04:	9a04      	ldr	r2, [sp, #16]
 8010c06:	b9d8      	cbnz	r0, 8010c40 <_vfiprintf_r+0x110>
 8010c08:	06d1      	lsls	r1, r2, #27
 8010c0a:	bf44      	itt	mi
 8010c0c:	2320      	movmi	r3, #32
 8010c0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010c12:	0713      	lsls	r3, r2, #28
 8010c14:	bf44      	itt	mi
 8010c16:	232b      	movmi	r3, #43	; 0x2b
 8010c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010c1c:	f89a 3000 	ldrb.w	r3, [sl]
 8010c20:	2b2a      	cmp	r3, #42	; 0x2a
 8010c22:	d015      	beq.n	8010c50 <_vfiprintf_r+0x120>
 8010c24:	9a07      	ldr	r2, [sp, #28]
 8010c26:	4654      	mov	r4, sl
 8010c28:	2000      	movs	r0, #0
 8010c2a:	f04f 0c0a 	mov.w	ip, #10
 8010c2e:	4621      	mov	r1, r4
 8010c30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c34:	3b30      	subs	r3, #48	; 0x30
 8010c36:	2b09      	cmp	r3, #9
 8010c38:	d94d      	bls.n	8010cd6 <_vfiprintf_r+0x1a6>
 8010c3a:	b1b0      	cbz	r0, 8010c6a <_vfiprintf_r+0x13a>
 8010c3c:	9207      	str	r2, [sp, #28]
 8010c3e:	e014      	b.n	8010c6a <_vfiprintf_r+0x13a>
 8010c40:	eba0 0308 	sub.w	r3, r0, r8
 8010c44:	fa09 f303 	lsl.w	r3, r9, r3
 8010c48:	4313      	orrs	r3, r2
 8010c4a:	9304      	str	r3, [sp, #16]
 8010c4c:	46a2      	mov	sl, r4
 8010c4e:	e7d2      	b.n	8010bf6 <_vfiprintf_r+0xc6>
 8010c50:	9b03      	ldr	r3, [sp, #12]
 8010c52:	1d19      	adds	r1, r3, #4
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	9103      	str	r1, [sp, #12]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	bfbb      	ittet	lt
 8010c5c:	425b      	neglt	r3, r3
 8010c5e:	f042 0202 	orrlt.w	r2, r2, #2
 8010c62:	9307      	strge	r3, [sp, #28]
 8010c64:	9307      	strlt	r3, [sp, #28]
 8010c66:	bfb8      	it	lt
 8010c68:	9204      	strlt	r2, [sp, #16]
 8010c6a:	7823      	ldrb	r3, [r4, #0]
 8010c6c:	2b2e      	cmp	r3, #46	; 0x2e
 8010c6e:	d10c      	bne.n	8010c8a <_vfiprintf_r+0x15a>
 8010c70:	7863      	ldrb	r3, [r4, #1]
 8010c72:	2b2a      	cmp	r3, #42	; 0x2a
 8010c74:	d134      	bne.n	8010ce0 <_vfiprintf_r+0x1b0>
 8010c76:	9b03      	ldr	r3, [sp, #12]
 8010c78:	1d1a      	adds	r2, r3, #4
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	9203      	str	r2, [sp, #12]
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	bfb8      	it	lt
 8010c82:	f04f 33ff 	movlt.w	r3, #4294967295
 8010c86:	3402      	adds	r4, #2
 8010c88:	9305      	str	r3, [sp, #20]
 8010c8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8010d60 <_vfiprintf_r+0x230>
 8010c8e:	7821      	ldrb	r1, [r4, #0]
 8010c90:	2203      	movs	r2, #3
 8010c92:	4650      	mov	r0, sl
 8010c94:	f7ef fa9c 	bl	80001d0 <memchr>
 8010c98:	b138      	cbz	r0, 8010caa <_vfiprintf_r+0x17a>
 8010c9a:	9b04      	ldr	r3, [sp, #16]
 8010c9c:	eba0 000a 	sub.w	r0, r0, sl
 8010ca0:	2240      	movs	r2, #64	; 0x40
 8010ca2:	4082      	lsls	r2, r0
 8010ca4:	4313      	orrs	r3, r2
 8010ca6:	3401      	adds	r4, #1
 8010ca8:	9304      	str	r3, [sp, #16]
 8010caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010cae:	4829      	ldr	r0, [pc, #164]	; (8010d54 <_vfiprintf_r+0x224>)
 8010cb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010cb4:	2206      	movs	r2, #6
 8010cb6:	f7ef fa8b 	bl	80001d0 <memchr>
 8010cba:	2800      	cmp	r0, #0
 8010cbc:	d03f      	beq.n	8010d3e <_vfiprintf_r+0x20e>
 8010cbe:	4b26      	ldr	r3, [pc, #152]	; (8010d58 <_vfiprintf_r+0x228>)
 8010cc0:	bb1b      	cbnz	r3, 8010d0a <_vfiprintf_r+0x1da>
 8010cc2:	9b03      	ldr	r3, [sp, #12]
 8010cc4:	3307      	adds	r3, #7
 8010cc6:	f023 0307 	bic.w	r3, r3, #7
 8010cca:	3308      	adds	r3, #8
 8010ccc:	9303      	str	r3, [sp, #12]
 8010cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010cd0:	443b      	add	r3, r7
 8010cd2:	9309      	str	r3, [sp, #36]	; 0x24
 8010cd4:	e768      	b.n	8010ba8 <_vfiprintf_r+0x78>
 8010cd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8010cda:	460c      	mov	r4, r1
 8010cdc:	2001      	movs	r0, #1
 8010cde:	e7a6      	b.n	8010c2e <_vfiprintf_r+0xfe>
 8010ce0:	2300      	movs	r3, #0
 8010ce2:	3401      	adds	r4, #1
 8010ce4:	9305      	str	r3, [sp, #20]
 8010ce6:	4619      	mov	r1, r3
 8010ce8:	f04f 0c0a 	mov.w	ip, #10
 8010cec:	4620      	mov	r0, r4
 8010cee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010cf2:	3a30      	subs	r2, #48	; 0x30
 8010cf4:	2a09      	cmp	r2, #9
 8010cf6:	d903      	bls.n	8010d00 <_vfiprintf_r+0x1d0>
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d0c6      	beq.n	8010c8a <_vfiprintf_r+0x15a>
 8010cfc:	9105      	str	r1, [sp, #20]
 8010cfe:	e7c4      	b.n	8010c8a <_vfiprintf_r+0x15a>
 8010d00:	fb0c 2101 	mla	r1, ip, r1, r2
 8010d04:	4604      	mov	r4, r0
 8010d06:	2301      	movs	r3, #1
 8010d08:	e7f0      	b.n	8010cec <_vfiprintf_r+0x1bc>
 8010d0a:	ab03      	add	r3, sp, #12
 8010d0c:	9300      	str	r3, [sp, #0]
 8010d0e:	462a      	mov	r2, r5
 8010d10:	4b12      	ldr	r3, [pc, #72]	; (8010d5c <_vfiprintf_r+0x22c>)
 8010d12:	a904      	add	r1, sp, #16
 8010d14:	4630      	mov	r0, r6
 8010d16:	f7fd f9f7 	bl	800e108 <_printf_float>
 8010d1a:	4607      	mov	r7, r0
 8010d1c:	1c78      	adds	r0, r7, #1
 8010d1e:	d1d6      	bne.n	8010cce <_vfiprintf_r+0x19e>
 8010d20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010d22:	07d9      	lsls	r1, r3, #31
 8010d24:	d405      	bmi.n	8010d32 <_vfiprintf_r+0x202>
 8010d26:	89ab      	ldrh	r3, [r5, #12]
 8010d28:	059a      	lsls	r2, r3, #22
 8010d2a:	d402      	bmi.n	8010d32 <_vfiprintf_r+0x202>
 8010d2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010d2e:	f7fe f87a 	bl	800ee26 <__retarget_lock_release_recursive>
 8010d32:	89ab      	ldrh	r3, [r5, #12]
 8010d34:	065b      	lsls	r3, r3, #25
 8010d36:	f53f af1d 	bmi.w	8010b74 <_vfiprintf_r+0x44>
 8010d3a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010d3c:	e71c      	b.n	8010b78 <_vfiprintf_r+0x48>
 8010d3e:	ab03      	add	r3, sp, #12
 8010d40:	9300      	str	r3, [sp, #0]
 8010d42:	462a      	mov	r2, r5
 8010d44:	4b05      	ldr	r3, [pc, #20]	; (8010d5c <_vfiprintf_r+0x22c>)
 8010d46:	a904      	add	r1, sp, #16
 8010d48:	4630      	mov	r0, r6
 8010d4a:	f7fd fc81 	bl	800e650 <_printf_i>
 8010d4e:	e7e4      	b.n	8010d1a <_vfiprintf_r+0x1ea>
 8010d50:	080143ec 	.word	0x080143ec
 8010d54:	080143f6 	.word	0x080143f6
 8010d58:	0800e109 	.word	0x0800e109
 8010d5c:	08010b0d 	.word	0x08010b0d
 8010d60:	080143f2 	.word	0x080143f2

08010d64 <_raise_r>:
 8010d64:	291f      	cmp	r1, #31
 8010d66:	b538      	push	{r3, r4, r5, lr}
 8010d68:	4604      	mov	r4, r0
 8010d6a:	460d      	mov	r5, r1
 8010d6c:	d904      	bls.n	8010d78 <_raise_r+0x14>
 8010d6e:	2316      	movs	r3, #22
 8010d70:	6003      	str	r3, [r0, #0]
 8010d72:	f04f 30ff 	mov.w	r0, #4294967295
 8010d76:	bd38      	pop	{r3, r4, r5, pc}
 8010d78:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8010d7a:	b112      	cbz	r2, 8010d82 <_raise_r+0x1e>
 8010d7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d80:	b94b      	cbnz	r3, 8010d96 <_raise_r+0x32>
 8010d82:	4620      	mov	r0, r4
 8010d84:	f000 f830 	bl	8010de8 <_getpid_r>
 8010d88:	462a      	mov	r2, r5
 8010d8a:	4601      	mov	r1, r0
 8010d8c:	4620      	mov	r0, r4
 8010d8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d92:	f000 b817 	b.w	8010dc4 <_kill_r>
 8010d96:	2b01      	cmp	r3, #1
 8010d98:	d00a      	beq.n	8010db0 <_raise_r+0x4c>
 8010d9a:	1c59      	adds	r1, r3, #1
 8010d9c:	d103      	bne.n	8010da6 <_raise_r+0x42>
 8010d9e:	2316      	movs	r3, #22
 8010da0:	6003      	str	r3, [r0, #0]
 8010da2:	2001      	movs	r0, #1
 8010da4:	e7e7      	b.n	8010d76 <_raise_r+0x12>
 8010da6:	2400      	movs	r4, #0
 8010da8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010dac:	4628      	mov	r0, r5
 8010dae:	4798      	blx	r3
 8010db0:	2000      	movs	r0, #0
 8010db2:	e7e0      	b.n	8010d76 <_raise_r+0x12>

08010db4 <raise>:
 8010db4:	4b02      	ldr	r3, [pc, #8]	; (8010dc0 <raise+0xc>)
 8010db6:	4601      	mov	r1, r0
 8010db8:	6818      	ldr	r0, [r3, #0]
 8010dba:	f7ff bfd3 	b.w	8010d64 <_raise_r>
 8010dbe:	bf00      	nop
 8010dc0:	20000074 	.word	0x20000074

08010dc4 <_kill_r>:
 8010dc4:	b538      	push	{r3, r4, r5, lr}
 8010dc6:	4d07      	ldr	r5, [pc, #28]	; (8010de4 <_kill_r+0x20>)
 8010dc8:	2300      	movs	r3, #0
 8010dca:	4604      	mov	r4, r0
 8010dcc:	4608      	mov	r0, r1
 8010dce:	4611      	mov	r1, r2
 8010dd0:	602b      	str	r3, [r5, #0]
 8010dd2:	f7f1 ffc9 	bl	8002d68 <_kill>
 8010dd6:	1c43      	adds	r3, r0, #1
 8010dd8:	d102      	bne.n	8010de0 <_kill_r+0x1c>
 8010dda:	682b      	ldr	r3, [r5, #0]
 8010ddc:	b103      	cbz	r3, 8010de0 <_kill_r+0x1c>
 8010dde:	6023      	str	r3, [r4, #0]
 8010de0:	bd38      	pop	{r3, r4, r5, pc}
 8010de2:	bf00      	nop
 8010de4:	200011a4 	.word	0x200011a4

08010de8 <_getpid_r>:
 8010de8:	f7f1 bfb6 	b.w	8002d58 <_getpid>

08010dec <_init>:
 8010dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dee:	bf00      	nop
 8010df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010df2:	bc08      	pop	{r3}
 8010df4:	469e      	mov	lr, r3
 8010df6:	4770      	bx	lr

08010df8 <_fini>:
 8010df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dfa:	bf00      	nop
 8010dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010dfe:	bc08      	pop	{r3}
 8010e00:	469e      	mov	lr, r3
 8010e02:	4770      	bx	lr
