// Seed: 2130705146
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    output uwire id_4,
    input wand id_5,
    input uwire id_6,
    input tri id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10,
    input supply0 id_11,
    output wand id_12,
    input wire id_13,
    output supply0 id_14
);
  uwire id_16 = id_11 - 1'b0;
  module_0(
      id_16, id_16
  );
endmodule
