# SpecV
Out-of-order, dynamically scheduled (with speculative execution) RISC-V (RV32I) core
