// Seed: 3512024083
module module_0 ();
  logic id_1;
  ;
  assign module_2.id_0 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6
    , id_11, id_12,
    output wor id_7,
    output uwire id_8,
    output tri0 id_9
);
  wire id_13;
  wire id_14;
  ;
  timeprecision 1ps;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2
    , id_5,
    output tri1 id_3
);
  always force id_3 = 1'b0;
  logic id_6;
  ;
  module_0 modCall_1 ();
endmodule
