Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan 16 13:19:39 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     9           
DPIR-1     Warning           Asynchronous driver check       32          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (11)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: choice_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: choice_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: choice_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: choice_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.240        0.000                      0                  269        0.179        0.000                      0                  269        2.000        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clock                      {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        5.240        0.000                      0                  269        0.179        0.000                      0                  269        4.500        0.000                       0                   148  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.151ns (25.827%)  route 3.306ns (74.173%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.780    -0.936    design_1_i/ultrasoon_0/U0/clk
    SLICE_X104Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDCE (Prop_fdce_C_Q)         0.478    -0.458 r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.874     0.415    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X102Y65        LUT4 (Prop_lut4_I1_O)        0.301     0.716 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.427     1.143    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X102Y64        LUT5 (Prop_lut5_I4_O)        0.124     1.267 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.661     1.929    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.684     2.737    design_1_i/ultrasoon_0/U0/trigger_timer_value3
    SLICE_X104Y63        LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.660     3.520    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X102Y65        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.603     8.434    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y65        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[14]/C
                         clock pessimism              0.567     9.001    
                         clock uncertainty           -0.072     8.929    
    SLICE_X102Y65        FDCE (Setup_fdce_C_CE)      -0.169     8.760    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[14]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.151ns (25.827%)  route 3.306ns (74.173%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.780    -0.936    design_1_i/ultrasoon_0/U0/clk
    SLICE_X104Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDCE (Prop_fdce_C_Q)         0.478    -0.458 r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.874     0.415    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X102Y65        LUT4 (Prop_lut4_I1_O)        0.301     0.716 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.427     1.143    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X102Y64        LUT5 (Prop_lut5_I4_O)        0.124     1.267 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.661     1.929    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.684     2.737    design_1_i/ultrasoon_0/U0/trigger_timer_value3
    SLICE_X104Y63        LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.660     3.520    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X102Y65        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.603     8.434    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y65        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[15]/C
                         clock pessimism              0.567     9.001    
                         clock uncertainty           -0.072     8.929    
    SLICE_X102Y65        FDCE (Setup_fdce_C_CE)      -0.169     8.760    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[15]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.151ns (25.827%)  route 3.306ns (74.173%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.780    -0.936    design_1_i/ultrasoon_0/U0/clk
    SLICE_X104Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDCE (Prop_fdce_C_Q)         0.478    -0.458 r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.874     0.415    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X102Y65        LUT4 (Prop_lut4_I1_O)        0.301     0.716 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.427     1.143    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X102Y64        LUT5 (Prop_lut5_I4_O)        0.124     1.267 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.661     1.929    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.684     2.737    design_1_i/ultrasoon_0/U0/trigger_timer_value3
    SLICE_X104Y63        LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.660     3.520    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X102Y65        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.603     8.434    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y65        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[16]/C
                         clock pessimism              0.567     9.001    
                         clock uncertainty           -0.072     8.929    
    SLICE_X102Y65        FDCE (Setup_fdce_C_CE)      -0.169     8.760    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[16]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.151ns (25.827%)  route 3.306ns (74.173%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.780    -0.936    design_1_i/ultrasoon_0/U0/clk
    SLICE_X104Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDCE (Prop_fdce_C_Q)         0.478    -0.458 r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.874     0.415    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X102Y65        LUT4 (Prop_lut4_I1_O)        0.301     0.716 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.427     1.143    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X102Y64        LUT5 (Prop_lut5_I4_O)        0.124     1.267 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.661     1.929    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.684     2.737    design_1_i/ultrasoon_0/U0/trigger_timer_value3
    SLICE_X104Y63        LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.660     3.520    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X102Y65        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.603     8.434    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y65        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[17]/C
                         clock pessimism              0.567     9.001    
                         clock uncertainty           -0.072     8.929    
    SLICE_X102Y65        FDCE (Setup_fdce_C_CE)      -0.169     8.760    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[17]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.151ns (26.048%)  route 3.268ns (73.952%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.780    -0.936    design_1_i/ultrasoon_0/U0/clk
    SLICE_X104Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDCE (Prop_fdce_C_Q)         0.478    -0.458 r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.874     0.415    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X102Y65        LUT4 (Prop_lut4_I1_O)        0.301     0.716 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.427     1.143    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X102Y64        LUT5 (Prop_lut5_I4_O)        0.124     1.267 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.661     1.929    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.684     2.737    design_1_i/ultrasoon_0/U0/trigger_timer_value3
    SLICE_X104Y63        LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.622     3.482    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X102Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.604     8.435    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[8]/C
                         clock pessimism              0.567     9.002    
                         clock uncertainty           -0.072     8.930    
    SLICE_X102Y64        FDCE (Setup_fdce_C_CE)      -0.169     8.761    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[8]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.151ns (26.048%)  route 3.268ns (73.952%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.780    -0.936    design_1_i/ultrasoon_0/U0/clk
    SLICE_X104Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDCE (Prop_fdce_C_Q)         0.478    -0.458 r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.874     0.415    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X102Y65        LUT4 (Prop_lut4_I1_O)        0.301     0.716 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.427     1.143    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X102Y64        LUT5 (Prop_lut5_I4_O)        0.124     1.267 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.661     1.929    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.684     2.737    design_1_i/ultrasoon_0/U0/trigger_timer_value3
    SLICE_X104Y63        LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.622     3.482    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X102Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.604     8.435    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[9]/C
                         clock pessimism              0.567     9.002    
                         clock uncertainty           -0.072     8.930    
    SLICE_X102Y64        FDCE (Setup_fdce_C_CE)      -0.169     8.761    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[9]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.151ns (26.152%)  route 3.250ns (73.848%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.780    -0.936    design_1_i/ultrasoon_0/U0/clk
    SLICE_X104Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDCE (Prop_fdce_C_Q)         0.478    -0.458 r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.874     0.415    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X102Y65        LUT4 (Prop_lut4_I1_O)        0.301     0.716 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.427     1.143    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X102Y64        LUT5 (Prop_lut5_I4_O)        0.124     1.267 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.661     1.929    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.684     2.737    design_1_i/ultrasoon_0/U0/trigger_timer_value3
    SLICE_X104Y63        LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.604     3.465    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.604     8.435    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[4]/C
                         clock pessimism              0.567     9.002    
                         clock uncertainty           -0.072     8.930    
    SLICE_X102Y63        FDCE (Setup_fdce_C_CE)      -0.169     8.761    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[4]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.151ns (26.152%)  route 3.250ns (73.848%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.780    -0.936    design_1_i/ultrasoon_0/U0/clk
    SLICE_X104Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDCE (Prop_fdce_C_Q)         0.478    -0.458 r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.874     0.415    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X102Y65        LUT4 (Prop_lut4_I1_O)        0.301     0.716 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.427     1.143    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X102Y64        LUT5 (Prop_lut5_I4_O)        0.124     1.267 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.661     1.929    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.684     2.737    design_1_i/ultrasoon_0/U0/trigger_timer_value3
    SLICE_X104Y63        LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.604     3.465    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.604     8.435    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[5]/C
                         clock pessimism              0.567     9.002    
                         clock uncertainty           -0.072     8.930    
    SLICE_X102Y63        FDCE (Setup_fdce_C_CE)      -0.169     8.761    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[5]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.151ns (26.152%)  route 3.250ns (73.848%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.780    -0.936    design_1_i/ultrasoon_0/U0/clk
    SLICE_X104Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDCE (Prop_fdce_C_Q)         0.478    -0.458 r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.874     0.415    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X102Y65        LUT4 (Prop_lut4_I1_O)        0.301     0.716 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.427     1.143    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X102Y64        LUT5 (Prop_lut5_I4_O)        0.124     1.267 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.661     1.929    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.684     2.737    design_1_i/ultrasoon_0/U0/trigger_timer_value3
    SLICE_X104Y63        LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.604     3.465    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.604     8.435    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[6]/C
                         clock pessimism              0.567     9.002    
                         clock uncertainty           -0.072     8.930    
    SLICE_X102Y63        FDCE (Setup_fdce_C_CE)      -0.169     8.761    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[6]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 1.151ns (26.152%)  route 3.250ns (73.848%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.780    -0.936    design_1_i/ultrasoon_0/U0/clk
    SLICE_X104Y64        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDCE (Prop_fdce_C_Q)         0.478    -0.458 r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.874     0.415    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X102Y65        LUT4 (Prop_lut4_I1_O)        0.301     0.716 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.427     1.143    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X102Y64        LUT5 (Prop_lut5_I4_O)        0.124     1.267 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.661     1.929    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.684     2.737    design_1_i/ultrasoon_0/U0/trigger_timer_value3
    SLICE_X104Y63        LUT3 (Prop_lut3_I0_O)        0.124     2.861 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.604     3.465    design_1_i/ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.604     8.435    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[7]/C
                         clock pessimism              0.567     9.002    
                         clock uncertainty           -0.072     8.930    
    SLICE_X102Y63        FDCE (Setup_fdce_C_CE)      -0.169     8.761    design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[7]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  5.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.209%)  route 0.129ns (47.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.640    -0.592    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X109Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[4]/Q
                         net (fo=4, routed)           0.129    -0.321    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[4]
    SLICE_X106Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.911    -0.829    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X106Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[4]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X106Y42        FDRE (Hold_fdre_C_D)         0.075    -0.501    design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/inductieve_sensor_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/inductieve_sensor_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.640    -0.592    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X107Y41        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.128    -0.464 f  design_1_i/inductieve_sensor_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.054    -0.409    design_1_i/inductieve_sensor_0/U0/freq_in_r
    SLICE_X107Y41        LUT2 (Prop_lut2_I1_O)        0.099    -0.310 r  design_1_i/inductieve_sensor_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/inductieve_sensor_0/U0/rising_edge_detected0
    SLICE_X107Y41        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.911    -0.829    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X107Y41        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.237    -0.592    
    SLICE_X107Y41        FDRE (Hold_fdre_C_D)         0.091    -0.501    design_1_i/inductieve_sensor_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/inductieve_sensor_0/U0/timing_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/inductieve_sensor_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.641    -0.591    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X113Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/timing_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  design_1_i/inductieve_sensor_0/U0/timing_count_reg[8]/Q
                         net (fo=3, routed)           0.082    -0.381    design_1_i/inductieve_sensor_0/U0/timing_count_reg[8]
    SLICE_X113Y42        LUT6 (Prop_lut6_I5_O)        0.099    -0.282 r  design_1_i/inductieve_sensor_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    design_1_i/inductieve_sensor_0/U0/plusOp[9]
    SLICE_X113Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.912    -0.828    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X113Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.237    -0.591    
    SLICE_X113Y42        FDRE (Hold_fdre_C_D)         0.092    -0.499    design_1_i/inductieve_sensor_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.669%)  route 0.125ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.640    -0.592    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X108Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[2]/Q
                         net (fo=6, routed)           0.125    -0.302    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[2]
    SLICE_X106Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.911    -0.829    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X106Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[2]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X106Y42        FDRE (Hold_fdre_C_D)         0.047    -0.529    design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.700%)  route 0.135ns (39.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.640    -0.592    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X108Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.135    -0.292    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]
    SLICE_X107Y42        LUT3 (Prop_lut3_I2_O)        0.045    -0.247 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/inductieve_sensor_0/U0/plusOp__0[6]
    SLICE_X107Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.911    -0.829    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X107Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[6]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X107Y42        FDRE (Hold_fdre_C_D)         0.092    -0.484    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/inductieve_sensor_0/U0/timing_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/inductieve_sensor_0/U0/timing_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.641    -0.591    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X113Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/timing_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  design_1_i/inductieve_sensor_0/U0/timing_count_reg[6]/Q
                         net (fo=5, routed)           0.143    -0.306    design_1_i/inductieve_sensor_0/U0/timing_count_reg[6]
    SLICE_X113Y42        LUT3 (Prop_lut3_I0_O)        0.045    -0.261 r  design_1_i/inductieve_sensor_0/U0/timing_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/inductieve_sensor_0/U0/plusOp[6]
    SLICE_X113Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/timing_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.912    -0.828    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X113Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/timing_count_reg[6]/C
                         clock pessimism              0.237    -0.591    
    SLICE_X113Y42        FDRE (Hold_fdre_C_D)         0.092    -0.499    design_1_i/inductieve_sensor_0/U0/timing_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.212ns (58.497%)  route 0.150ns (41.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.640    -0.592    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X108Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.150    -0.277    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]
    SLICE_X107Y43        LUT5 (Prop_lut5_I3_O)        0.048    -0.229 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/inductieve_sensor_0/U0/plusOp__0[8]
    SLICE_X107Y43        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.912    -0.828    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X107Y43        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[8]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X107Y43        FDRE (Hold_fdre_C_D)         0.107    -0.468    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.792%)  route 0.196ns (58.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.641    -0.591    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X107Y43        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[7]/Q
                         net (fo=4, routed)           0.196    -0.253    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[7]
    SLICE_X106Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.911    -0.829    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X106Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[7]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X106Y42        FDRE (Hold_fdre_C_D)         0.078    -0.498    design_1_i/inductieve_sensor_0/U0/rising_edge_count_final_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.640    -0.592    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X108Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.161    -0.266    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]
    SLICE_X108Y42        LUT6 (Prop_lut6_I0_O)        0.045    -0.221 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/inductieve_sensor_0/U0/plusOp__0[5]
    SLICE_X108Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.911    -0.829    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X108Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/C
                         clock pessimism              0.237    -0.592    
    SLICE_X108Y42        FDRE (Hold_fdre_C_D)         0.121    -0.471    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.151%)  route 0.150ns (41.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.640    -0.592    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X108Y42        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y42        FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.150    -0.277    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[5]
    SLICE_X107Y43        LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  design_1_i/inductieve_sensor_0/U0/rising_edge_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/inductieve_sensor_0/U0/plusOp__0[7]
    SLICE_X107Y43        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.912    -0.828    design_1_i/inductieve_sensor_0/U0/clk
    SLICE_X107Y43        FDRE                                         r  design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[7]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X107Y43        FDRE (Hold_fdre_C_D)         0.091    -0.484    design_1_i/inductieve_sensor_0/U0/rising_edge_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y63    design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y61    design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y63    design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y63    design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y64    design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y64    design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y64    design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y64    design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y63    design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y63    design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y61    design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y61    design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y63    design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y63    design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y63    design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y63    design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y64    design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y64    design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y63    design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y63    design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y61    design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y61    design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y63    design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y63    design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y63    design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y63    design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y64    design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y64    design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller_output_1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.486ns  (logic 15.062ns (42.444%)  route 20.424ns (57.556%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y51        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.838     1.634    design_1_i/ultrasoon_0/U0/distance_mm[2]
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.291 r  design_1_i/ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.291    design_1_i/ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.408 r  design_1_i/ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.408    design_1_i/ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.525 r  design_1_i/ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    design_1_i/ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.764 r  design_1_i/ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.427    design_1_i/ultrasoon_0/U0/A[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      4.018     7.445 r  design_1_i/ultrasoon_0/U0/value1/P[6]
                         net (fo=27, routed)          2.111     9.556    design_1_i/ultrasoon_0/U0/value1_n_99
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.150     9.706 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.558    10.264    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.986 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.986    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.439 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.033    12.472    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X106Y55        LUT3 (Prop_lut3_I2_O)        0.295    12.767 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.109    13.876    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.154    14.030 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.982    15.012    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I0_O)        0.327    15.339 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.339    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.737 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.851 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.090 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.797    17.887    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.495    18.713    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X105Y60        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    19.446 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.446    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X105Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.685 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           0.944    20.628    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.302    20.930 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.930    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.006    22.469    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I1_O)        0.116    22.585 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.032    23.617    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y57        LUT5 (Prop_lut5_I4_O)        0.328    23.945 r  design_1_i/ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           1.105    25.051    design_1_i/controller_interconn_0/controller_input_3[7]
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.124    25.175 r  design_1_i/controller_interconn_0/controller_output_1[7]_INST_0/O
                         net (fo=1, routed)           6.752    31.926    controller_output_1_OBUF[7]
    V10                  OBUF (Prop_obuf_I_O)         3.560    35.486 r  controller_output_1_OBUF[7]_inst/O
                         net (fo=0)                   0.000    35.486    controller_output_1[7]
    V10                                                               r  controller_output_1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller_output_1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.656ns  (logic 15.091ns (43.543%)  route 19.566ns (56.457%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y51        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.838     1.634    design_1_i/ultrasoon_0/U0/distance_mm[2]
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.291 r  design_1_i/ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.291    design_1_i/ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.408 r  design_1_i/ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.408    design_1_i/ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.525 r  design_1_i/ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    design_1_i/ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.764 r  design_1_i/ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.427    design_1_i/ultrasoon_0/U0/A[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      4.018     7.445 r  design_1_i/ultrasoon_0/U0/value1/P[6]
                         net (fo=27, routed)          2.111     9.556    design_1_i/ultrasoon_0/U0/value1_n_99
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.150     9.706 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.558    10.264    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.986 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.986    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.439 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.033    12.472    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X106Y55        LUT3 (Prop_lut3_I2_O)        0.295    12.767 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.109    13.876    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.154    14.030 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.982    15.012    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I0_O)        0.327    15.339 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.339    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.737 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.851 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.090 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.797    17.887    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.495    18.713    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X105Y60        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    19.446 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.446    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X105Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.685 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           0.944    20.628    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.302    20.930 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.930    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.006    22.469    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I1_O)        0.116    22.585 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.804    23.389    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X109Y57        LUT5 (Prop_lut5_I4_O)        0.328    23.717 r  design_1_i/ultrasoon_0/U0/value[6]_INST_0/O
                         net (fo=2, routed)           0.992    24.709    design_1_i/controller_interconn_0/controller_input_3[6]
    SLICE_X110Y55        LUT6 (Prop_lut6_I0_O)        0.124    24.833 r  design_1_i/controller_interconn_0/controller_output_1[6]_INST_0/O
                         net (fo=1, routed)           6.235    31.068    controller_output_1_OBUF[6]
    W10                  OBUF (Prop_obuf_I_O)         3.589    34.656 r  controller_output_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.656    controller_output_1[6]
    W10                                                               r  controller_output_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller_output_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.548ns  (logic 15.073ns (43.629%)  route 19.475ns (56.371%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y51        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.838     1.634    design_1_i/ultrasoon_0/U0/distance_mm[2]
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.291 r  design_1_i/ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.291    design_1_i/ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.408 r  design_1_i/ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.408    design_1_i/ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.525 r  design_1_i/ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    design_1_i/ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.764 r  design_1_i/ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.427    design_1_i/ultrasoon_0/U0/A[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      4.018     7.445 r  design_1_i/ultrasoon_0/U0/value1/P[6]
                         net (fo=27, routed)          2.111     9.556    design_1_i/ultrasoon_0/U0/value1_n_99
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.150     9.706 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.558    10.264    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.986 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.986    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.439 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.033    12.472    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X106Y55        LUT3 (Prop_lut3_I2_O)        0.295    12.767 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.109    13.876    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.154    14.030 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.982    15.012    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I0_O)        0.327    15.339 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.339    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.737 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.851 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.090 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.797    17.887    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.495    18.713    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X105Y60        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    19.446 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.446    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X105Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.685 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           0.944    20.628    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.302    20.930 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.930    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.006    22.469    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I1_O)        0.116    22.585 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.029    23.614    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X108Y57        LUT5 (Prop_lut5_I4_O)        0.328    23.942 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           0.505    24.447    design_1_i/controller_interconn_0/controller_input_3[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.124    24.571 r  design_1_i/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=1, routed)           6.406    30.977    controller_output_1_OBUF[0]
    W9                   OBUF (Prop_obuf_I_O)         3.571    34.548 r  controller_output_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.548    controller_output_1[0]
    W9                                                                r  controller_output_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller_output_2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.465ns  (logic 15.102ns (43.820%)  route 19.362ns (56.180%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y51        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.838     1.634    design_1_i/ultrasoon_0/U0/distance_mm[2]
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.291 r  design_1_i/ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.291    design_1_i/ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.408 r  design_1_i/ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.408    design_1_i/ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.525 r  design_1_i/ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    design_1_i/ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.764 r  design_1_i/ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.427    design_1_i/ultrasoon_0/U0/A[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      4.018     7.445 r  design_1_i/ultrasoon_0/U0/value1/P[6]
                         net (fo=27, routed)          2.111     9.556    design_1_i/ultrasoon_0/U0/value1_n_99
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.150     9.706 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.558    10.264    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.986 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.986    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.439 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.033    12.472    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X106Y55        LUT3 (Prop_lut3_I2_O)        0.295    12.767 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.109    13.876    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.154    14.030 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.982    15.012    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I0_O)        0.327    15.339 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.339    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.737 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.851 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.090 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.797    17.887    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.495    18.713    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X105Y60        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    19.446 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.446    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X105Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.685 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           0.944    20.628    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.302    20.930 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.930    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.006    22.469    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I1_O)        0.116    22.585 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.029    23.614    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X108Y57        LUT5 (Prop_lut5_I4_O)        0.328    23.942 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           0.599    24.541    design_1_i/controller_interconn_0/controller_input_3[0]
    SLICE_X108Y55        LUT6 (Prop_lut6_I4_O)        0.124    24.665 r  design_1_i/controller_interconn_0/controller_output_2[0]_INST_0/O
                         net (fo=1, routed)           6.199    30.864    controller_output_2_OBUF[0]
    Y9                   OBUF (Prop_obuf_I_O)         3.600    34.465 r  controller_output_2_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.465    controller_output_2[0]
    Y9                                                                r  controller_output_2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller_output_1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.355ns  (logic 14.928ns (43.452%)  route 19.427ns (56.548%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y51        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.838     1.634    design_1_i/ultrasoon_0/U0/distance_mm[2]
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.291 r  design_1_i/ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.291    design_1_i/ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.408 r  design_1_i/ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.408    design_1_i/ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.525 r  design_1_i/ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    design_1_i/ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.764 r  design_1_i/ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.427    design_1_i/ultrasoon_0/U0/A[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      4.018     7.445 r  design_1_i/ultrasoon_0/U0/value1/P[6]
                         net (fo=27, routed)          2.111     9.556    design_1_i/ultrasoon_0/U0/value1_n_99
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.150     9.706 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.558    10.264    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.986 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.986    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.439 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.033    12.472    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X106Y55        LUT3 (Prop_lut3_I2_O)        0.295    12.767 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.109    13.876    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.154    14.030 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.982    15.012    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I0_O)        0.327    15.339 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.339    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.737 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.851 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.090 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.797    17.887    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.495    18.713    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X105Y60        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    19.446 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.446    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X105Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.685 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           0.944    20.628    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.302    20.930 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.930    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.006    22.469    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I0_O)        0.124    22.593 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.706    23.299    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I1_O)        0.124    23.423 r  design_1_i/ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.970    24.393    design_1_i/controller_interconn_0/controller_input_3[2]
    SLICE_X108Y55        LUT6 (Prop_lut6_I0_O)        0.124    24.517 r  design_1_i/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=1, routed)           6.216    30.733    controller_output_1_OBUF[2]
    W8                   OBUF (Prop_obuf_I_O)         3.622    34.355 r  controller_output_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.355    controller_output_1[2]
    W8                                                                r  controller_output_1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller_output_2[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.082ns  (logic 15.070ns (44.216%)  route 19.013ns (55.785%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y51        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.838     1.634    design_1_i/ultrasoon_0/U0/distance_mm[2]
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.291 r  design_1_i/ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.291    design_1_i/ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.408 r  design_1_i/ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.408    design_1_i/ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.525 r  design_1_i/ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    design_1_i/ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.764 r  design_1_i/ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.427    design_1_i/ultrasoon_0/U0/A[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      4.018     7.445 r  design_1_i/ultrasoon_0/U0/value1/P[6]
                         net (fo=27, routed)          2.111     9.556    design_1_i/ultrasoon_0/U0/value1_n_99
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.150     9.706 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.558    10.264    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.986 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.986    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.439 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.033    12.472    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X106Y55        LUT3 (Prop_lut3_I2_O)        0.295    12.767 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.109    13.876    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.154    14.030 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.982    15.012    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I0_O)        0.327    15.339 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.339    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.737 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.851 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.090 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.797    17.887    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.495    18.713    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X105Y60        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    19.446 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.446    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X105Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.685 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           0.944    20.628    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.302    20.930 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.930    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.006    22.469    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I1_O)        0.116    22.585 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.840    23.425    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X108Y57        LUT5 (Prop_lut5_I4_O)        0.328    23.753 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.637    24.390    design_1_i/controller_interconn_0/controller_input_3[8]
    SLICE_X110Y54        LUT6 (Prop_lut6_I4_O)        0.124    24.514 r  design_1_i/controller_interconn_0/controller_output_2[8]_INST_0/O
                         net (fo=1, routed)           6.001    30.515    controller_output_2_OBUF[8]
    Y7                   OBUF (Prop_obuf_I_O)         3.568    34.082 r  controller_output_2_OBUF[8]_inst/O
                         net (fo=0)                   0.000    34.082    controller_output_2[8]
    Y7                                                                r  controller_output_2[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller_output_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.662ns  (logic 15.085ns (44.815%)  route 18.576ns (55.185%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y51        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.838     1.634    design_1_i/ultrasoon_0/U0/distance_mm[2]
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.291 r  design_1_i/ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.291    design_1_i/ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.408 r  design_1_i/ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.408    design_1_i/ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.525 r  design_1_i/ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    design_1_i/ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.764 r  design_1_i/ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.427    design_1_i/ultrasoon_0/U0/A[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      4.018     7.445 r  design_1_i/ultrasoon_0/U0/value1/P[6]
                         net (fo=27, routed)          2.111     9.556    design_1_i/ultrasoon_0/U0/value1_n_99
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.150     9.706 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.558    10.264    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.986 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.986    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.439 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.033    12.472    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X106Y55        LUT3 (Prop_lut3_I2_O)        0.295    12.767 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.109    13.876    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.154    14.030 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.982    15.012    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I0_O)        0.327    15.339 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.339    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.737 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.851 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.090 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.797    17.887    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.495    18.713    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X105Y60        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    19.446 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.446    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X105Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.685 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           0.944    20.628    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.302    20.930 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.930    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.006    22.469    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I1_O)        0.116    22.585 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.209    22.795    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I4_O)        0.328    23.123 r  design_1_i/ultrasoon_0/U0/value[1]_INST_0/O
                         net (fo=2, routed)           0.612    23.735    design_1_i/controller_interconn_0/controller_input_3[1]
    SLICE_X112Y54        LUT6 (Prop_lut6_I0_O)        0.124    23.859 r  design_1_i/controller_interconn_0/controller_output_1[1]_INST_0/O
                         net (fo=1, routed)           6.220    30.078    controller_output_1_OBUF[1]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    33.662 r  controller_output_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.662    controller_output_1[1]
    Y8                                                                r  controller_output_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller_output_2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.869ns  (logic 14.831ns (45.122%)  route 18.038ns (54.878%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y51        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.838     1.634    design_1_i/ultrasoon_0/U0/distance_mm[2]
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.291 r  design_1_i/ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.291    design_1_i/ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.408 r  design_1_i/ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.408    design_1_i/ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.525 r  design_1_i/ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    design_1_i/ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.764 r  design_1_i/ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.427    design_1_i/ultrasoon_0/U0/A[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      4.018     7.445 r  design_1_i/ultrasoon_0/U0/value1/P[6]
                         net (fo=27, routed)          2.111     9.556    design_1_i/ultrasoon_0/U0/value1_n_99
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.150     9.706 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.558    10.264    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.986 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.986    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.439 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.033    12.472    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X106Y55        LUT3 (Prop_lut3_I2_O)        0.295    12.767 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.109    13.876    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.154    14.030 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.982    15.012    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I0_O)        0.327    15.339 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.339    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.737 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.851 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.090 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.797    17.887    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.495    18.713    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X105Y60        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    19.446 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.446    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X105Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.685 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           0.944    20.628    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.302    20.930 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.930    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.006    22.469    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I0_O)        0.124    22.593 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.725    23.318    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I1_O)        0.124    23.442 r  design_1_i/ultrasoon_0/U0/value[3]_INST_0/O
                         net (fo=2, routed)           0.592    24.034    design_1_i/controller_interconn_0/controller_input_3[3]
    SLICE_X110Y55        LUT6 (Prop_lut6_I4_O)        0.124    24.158 r  design_1_i/controller_interconn_0/controller_output_2[3]_INST_0/O
                         net (fo=1, routed)           5.186    29.344    controller_output_2_OBUF[3]
    B20                  OBUF (Prop_obuf_I_O)         3.525    32.869 r  controller_output_2_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.869    controller_output_2[3]
    B20                                                               r  controller_output_2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller_output_1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.636ns  (logic 15.124ns (46.341%)  route 17.512ns (53.659%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y51        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.838     1.634    design_1_i/ultrasoon_0/U0/distance_mm[2]
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.291 r  design_1_i/ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.291    design_1_i/ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.408 r  design_1_i/ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.408    design_1_i/ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.525 r  design_1_i/ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    design_1_i/ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.764 r  design_1_i/ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.427    design_1_i/ultrasoon_0/U0/A[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      4.018     7.445 r  design_1_i/ultrasoon_0/U0/value1/P[6]
                         net (fo=27, routed)          2.111     9.556    design_1_i/ultrasoon_0/U0/value1_n_99
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.150     9.706 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.558    10.264    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.986 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.986    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.439 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.033    12.472    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X106Y55        LUT3 (Prop_lut3_I2_O)        0.295    12.767 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.109    13.876    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.154    14.030 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.982    15.012    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I0_O)        0.327    15.339 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.339    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.737 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.851 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.090 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.797    17.887    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.495    18.713    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X105Y60        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    19.446 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.446    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X105Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.685 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           0.944    20.628    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.302    20.930 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.930    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.006    22.469    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I1_O)        0.116    22.585 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.840    23.425    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X108Y57        LUT5 (Prop_lut5_I4_O)        0.328    23.753 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0/O
                         net (fo=2, routed)           0.640    24.393    design_1_i/controller_interconn_0/controller_input_3[8]
    SLICE_X110Y54        LUT6 (Prop_lut6_I0_O)        0.124    24.517 r  design_1_i/controller_interconn_0/controller_output_1[8]_INST_0/O
                         net (fo=1, routed)           4.497    29.014    controller_output_1_OBUF[8]
    V8                   OBUF (Prop_obuf_I_O)         3.622    32.636 r  controller_output_1_OBUF[8]_inst/O
                         net (fo=0)                   0.000    32.636    controller_output_1[8]
    V8                                                                r  controller_output_1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller_output_2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.514ns  (logic 15.034ns (46.238%)  route 17.480ns (53.762%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y51        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/G
    SLICE_X100Y51        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           0.838     1.634    design_1_i/ultrasoon_0/U0/distance_mm[2]
    SLICE_X102Y51        LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  design_1_i/ultrasoon_0/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.758    design_1_i/ultrasoon_0/U0/value1_i_16_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.291 r  design_1_i/ultrasoon_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.291    design_1_i/ultrasoon_0/U0/value1_i_4_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.408 r  design_1_i/ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.408    design_1_i/ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.525 r  design_1_i/ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    design_1_i/ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.764 r  design_1_i/ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.663     3.427    design_1_i/ultrasoon_0/U0/A[15]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_A[15]_P[6])
                                                      4.018     7.445 r  design_1_i/ultrasoon_0/U0/value1/P[6]
                         net (fo=27, routed)          2.111     9.556    design_1_i/ultrasoon_0/U0/value1_n_99
    SLICE_X106Y51        LUT3 (Prop_lut3_I1_O)        0.150     9.706 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104/O
                         net (fo=1, routed)           0.558    10.264    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_104_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    10.986 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.986    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.103 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.220 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.220    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.439 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.033    12.472    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X106Y55        LUT3 (Prop_lut3_I2_O)        0.295    12.767 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.109    13.876    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.154    14.030 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.982    15.012    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y55        LUT6 (Prop_lut6_I0_O)        0.327    15.339 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    15.339    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.737 r  design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    design_1_i/ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.851 r  design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.851    design_1_i/ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.090 f  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.797    17.887    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.331    18.218 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.495    18.713    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X105Y60        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.733    19.446 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.446    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X105Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.685 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29/O[2]
                         net (fo=3, routed)           0.944    20.628    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_29_n_5
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.302    20.930 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.930    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.463 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.006    22.469    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I1_O)        0.116    22.585 r  design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.209    22.795    design_1_i/ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X108Y58        LUT5 (Prop_lut5_I4_O)        0.328    23.123 r  design_1_i/ultrasoon_0/U0/value[1]_INST_0/O
                         net (fo=2, routed)           0.608    23.731    design_1_i/controller_interconn_0/controller_input_3[1]
    SLICE_X112Y54        LUT6 (Prop_lut6_I4_O)        0.124    23.855 r  design_1_i/controller_interconn_0/controller_output_2[1]_INST_0/O
                         net (fo=1, routed)           5.128    28.982    controller_output_2_OBUF[1]
    A20                  OBUF (Prop_obuf_I_O)         3.532    32.514 r  controller_output_2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.514    controller_output_2[1]
    A20                                                               r  controller_output_2[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
    SLICE_X113Y55        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    design_1_i/draadloze_sensor_0/U0/value_out[0]
    SLICE_X113Y55        LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  design_1_i/draadloze_sensor_0/U0/current_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    design_1_i/draadloze_sensor_0/U0/current_value[0]_i_1_n_0
    SLICE_X113Y55        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.273ns (61.283%)  route 0.172ns (38.717%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/C
    SLICE_X112Y55        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/Q
                         net (fo=7, routed)           0.172     0.336    design_1_i/draadloze_sensor_0/U0/value_out[4]
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  design_1_i/draadloze_sensor_0/U0/current_value[4]_i_3/O
                         net (fo=1, routed)           0.000     0.381    design_1_i/draadloze_sensor_0/U0/current_value[4]_i_3_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.445 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.445    design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1_n_4
    SLICE_X112Y55        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.273ns (59.641%)  route 0.185ns (40.359%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/C
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/Q
                         net (fo=6, routed)           0.185     0.349    design_1_i/draadloze_sensor_0/U0/value_out[8]
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.045     0.394 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_5/O
                         net (fo=1, routed)           0.000     0.394    design_1_i/draadloze_sensor_0/U0/current_value[8]_i_5_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.458 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.458    design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2_n_4
    SLICE_X112Y56        FDRE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.299ns (64.798%)  route 0.162ns (35.202%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
    SLICE_X113Y55        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/Q
                         net (fo=6, routed)           0.162     0.303    design_1_i/draadloze_sensor_0/U0/value_out[0]
    SLICE_X112Y55        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.461 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.461    design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1_n_7
    SLICE_X112Y55        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.275ns (58.073%)  route 0.199ns (41.927%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
    SLICE_X112Y56        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/Q
                         net (fo=7, routed)           0.199     0.363    design_1_i/draadloze_sensor_0/U0/value_out[5]
    SLICE_X112Y56        LUT2 (Prop_lut2_I0_O)        0.045     0.408 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_7/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/draadloze_sensor_0/U0/current_value[8]_i_7_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.474 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.474    design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2_n_6
    SLICE_X112Y56        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.313ns (65.835%)  route 0.162ns (34.165%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
    SLICE_X113Y55        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/Q
                         net (fo=6, routed)           0.162     0.303    design_1_i/draadloze_sensor_0/U0/value_out[0]
    SLICE_X112Y55        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     0.475 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.475    design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1_n_5
    SLICE_X112Y55        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.279ns (58.424%)  route 0.199ns (41.576%))
  Logic Levels:           3  (CARRY4=1 FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/C
    SLICE_X112Y56        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/Q
                         net (fo=7, routed)           0.199     0.363    design_1_i/draadloze_sensor_0/U0/value_out[5]
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.045     0.408 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_8/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/draadloze_sensor_0/U0/current_value[8]_i_8_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.478 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.478    design_1_i/draadloze_sensor_0/U0/current_value_reg[8]_i_2_n_7
    SLICE_X112Y56        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.325ns (66.676%)  route 0.162ns (33.324%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/C
    SLICE_X113Y55        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/Q
                         net (fo=6, routed)           0.162     0.303    design_1_i/draadloze_sensor_0/U0/value_out[0]
    SLICE_X112Y55        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     0.487 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.487    design_1_i/draadloze_sensor_0/U0/current_value_reg[4]_i_1_n_6
    SLICE_X112Y55        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.254ns (48.872%)  route 0.266ns (51.128%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/C
    SLICE_X112Y56        FDSE (Prop_fdse_C_Q)         0.164     0.164 f  design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/Q
                         net (fo=8, routed)           0.094     0.258    design_1_i/draadloze_sensor_0/U0/value_out[6]
    SLICE_X113Y56        LUT5 (Prop_lut5_I1_O)        0.045     0.303 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_4/O
                         net (fo=1, routed)           0.051     0.355    design_1_i/draadloze_sensor_0/U0/current_value10_out
    SLICE_X113Y56        LUT5 (Prop_lut5_I3_O)        0.045     0.400 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_1/O
                         net (fo=9, routed)           0.120     0.520    design_1_i/draadloze_sensor_0/U0/current_value
    SLICE_X113Y55        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.254ns (48.872%)  route 0.266ns (51.128%))
  Logic Levels:           3  (FDSE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDSE                         0.000     0.000 r  design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/C
    SLICE_X112Y56        FDSE (Prop_fdse_C_Q)         0.164     0.164 f  design_1_i/draadloze_sensor_0/U0/current_value_reg[6]/Q
                         net (fo=8, routed)           0.094     0.258    design_1_i/draadloze_sensor_0/U0/value_out[6]
    SLICE_X113Y56        LUT5 (Prop_lut5_I1_O)        0.045     0.303 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_4/O
                         net (fo=1, routed)           0.051     0.355    design_1_i/draadloze_sensor_0/U0/current_value10_out
    SLICE_X113Y56        LUT5 (Prop_lut5_I3_O)        0.045     0.400 r  design_1_i/draadloze_sensor_0/U0/current_value[8]_i_1/O
                         net (fo=9, routed)           0.120     0.520    design_1_i/draadloze_sensor_0/U0/current_value
    SLICE_X112Y55        FDSE                                         r  design_1_i/draadloze_sensor_0/U0/current_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.423ns  (logic 15.203ns (46.889%)  route 17.220ns (53.111%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.802    -0.914    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y44         FDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  design_1_i/ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.851     0.454    design_1_i/ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.305 r  design_1_i/ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.307    design_1_i/ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.825 r  design_1_i/ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.828     7.654    design_1_i/ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.146     7.800 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.814     8.614    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     9.338 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.455 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.674 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[0]
                         net (fo=2, routed)           1.600    11.274    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_7
    SLICE_X98Y55         LUT3 (Prop_lut3_I0_O)        0.323    11.597 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108/O
                         net (fo=2, routed)           0.859    12.457    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108_n_0
    SLICE_X98Y55         LUT4 (Prop_lut4_I3_O)        0.348    12.805 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112/O
                         net (fo=1, routed)           0.000    12.805    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112_n_0
    SLICE_X98Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.185 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.773    14.280    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y51         LUT3 (Prop_lut3_I0_O)        0.335    14.615 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    15.697    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y51         LUT4 (Prop_lut4_I3_O)        0.327    16.024 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.024    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.425 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.425    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.539 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.539    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.653 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.653    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.767    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.881 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.881    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.995    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.329 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.975    19.304    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.329    19.633 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.009    20.642    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.332    20.974 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    20.974    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.506 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.506    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.840 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.071    22.911    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X95Y60         LUT3 (Prop_lut3_I1_O)        0.303    23.214 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.857    24.071    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I4_O)        0.154    24.225 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.954    25.180    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.327    25.507 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    25.507    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.057 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.057    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.391 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.170    27.560    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.303    27.863 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    27.863    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X90Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.396 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.513    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.391    30.159    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y54        LUT6 (Prop_lut6_I4_O)        0.367    30.526 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.983    31.509    design_1_i/ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X102Y52        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.370ns  (logic 15.203ns (46.967%)  route 17.167ns (53.033%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.802    -0.914    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y44         FDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  design_1_i/ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.851     0.454    design_1_i/ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.305 r  design_1_i/ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.307    design_1_i/ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.825 r  design_1_i/ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.828     7.654    design_1_i/ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.146     7.800 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.814     8.614    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     9.338 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.455 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.674 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[0]
                         net (fo=2, routed)           1.600    11.274    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_7
    SLICE_X98Y55         LUT3 (Prop_lut3_I0_O)        0.323    11.597 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108/O
                         net (fo=2, routed)           0.859    12.457    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108_n_0
    SLICE_X98Y55         LUT4 (Prop_lut4_I3_O)        0.348    12.805 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112/O
                         net (fo=1, routed)           0.000    12.805    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112_n_0
    SLICE_X98Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.185 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.773    14.280    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y51         LUT3 (Prop_lut3_I0_O)        0.335    14.615 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    15.697    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y51         LUT4 (Prop_lut4_I3_O)        0.327    16.024 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.024    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.425 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.425    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.539 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.539    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.653 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.653    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.767    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.881 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.881    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.995    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.329 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.975    19.304    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.329    19.633 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.009    20.642    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.332    20.974 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    20.974    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.506 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.506    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.840 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.071    22.911    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X95Y60         LUT3 (Prop_lut3_I1_O)        0.303    23.214 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.857    24.071    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I4_O)        0.154    24.225 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.954    25.180    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.327    25.507 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    25.507    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.057 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.057    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.391 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.170    27.560    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.303    27.863 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    27.863    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X90Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.396 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.513    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.338    30.105    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y53        LUT6 (Prop_lut6_I3_O)        0.367    30.472 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.983    31.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X102Y51        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.213ns  (logic 15.203ns (47.195%)  route 17.010ns (52.805%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.802    -0.914    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y44         FDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  design_1_i/ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.851     0.454    design_1_i/ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.305 r  design_1_i/ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.307    design_1_i/ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.825 r  design_1_i/ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.828     7.654    design_1_i/ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.146     7.800 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.814     8.614    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     9.338 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.455 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.674 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[0]
                         net (fo=2, routed)           1.600    11.274    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_7
    SLICE_X98Y55         LUT3 (Prop_lut3_I0_O)        0.323    11.597 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108/O
                         net (fo=2, routed)           0.859    12.457    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108_n_0
    SLICE_X98Y55         LUT4 (Prop_lut4_I3_O)        0.348    12.805 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112/O
                         net (fo=1, routed)           0.000    12.805    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112_n_0
    SLICE_X98Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.185 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.773    14.280    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y51         LUT3 (Prop_lut3_I0_O)        0.335    14.615 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    15.697    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y51         LUT4 (Prop_lut4_I3_O)        0.327    16.024 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.024    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.425 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.425    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.539 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.539    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.653 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.653    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.767    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.881 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.881    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.995    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.329 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.975    19.304    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.329    19.633 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.009    20.642    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.332    20.974 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    20.974    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.506 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.506    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.840 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.071    22.911    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X95Y60         LUT3 (Prop_lut3_I1_O)        0.303    23.214 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.857    24.071    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I4_O)        0.154    24.225 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.954    25.180    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.327    25.507 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    25.507    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.057 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.057    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.391 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.170    27.560    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.303    27.863 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    27.863    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X90Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.396 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.513    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.505    30.272    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y54        LUT6 (Prop_lut6_I4_O)        0.367    30.639 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.660    31.299    design_1_i/ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X100Y51        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.159ns  (logic 15.203ns (47.275%)  route 16.956ns (52.725%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.802    -0.914    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y44         FDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  design_1_i/ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.851     0.454    design_1_i/ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.305 r  design_1_i/ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.307    design_1_i/ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.825 r  design_1_i/ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.828     7.654    design_1_i/ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.146     7.800 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.814     8.614    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     9.338 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.455 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.674 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[0]
                         net (fo=2, routed)           1.600    11.274    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_7
    SLICE_X98Y55         LUT3 (Prop_lut3_I0_O)        0.323    11.597 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108/O
                         net (fo=2, routed)           0.859    12.457    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108_n_0
    SLICE_X98Y55         LUT4 (Prop_lut4_I3_O)        0.348    12.805 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112/O
                         net (fo=1, routed)           0.000    12.805    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112_n_0
    SLICE_X98Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.185 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.773    14.280    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y51         LUT3 (Prop_lut3_I0_O)        0.335    14.615 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    15.697    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y51         LUT4 (Prop_lut4_I3_O)        0.327    16.024 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.024    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.425 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.425    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.539 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.539    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.653 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.653    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.767    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.881 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.881    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.995    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.329 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.975    19.304    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.329    19.633 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.009    20.642    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.332    20.974 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    20.974    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.506 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.506    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.840 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.071    22.911    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X95Y60         LUT3 (Prop_lut3_I1_O)        0.303    23.214 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.857    24.071    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I4_O)        0.154    24.225 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.954    25.180    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.327    25.507 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    25.507    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.057 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.057    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.391 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.170    27.560    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.303    27.863 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    27.863    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X90Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.396 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.513    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.342    30.109    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y53        LUT6 (Prop_lut6_I3_O)        0.367    30.476 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.769    31.245    design_1_i/ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X102Y51        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.125ns  (logic 15.203ns (47.325%)  route 16.922ns (52.675%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.802    -0.914    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y44         FDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  design_1_i/ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.851     0.454    design_1_i/ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.305 r  design_1_i/ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.307    design_1_i/ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.825 r  design_1_i/ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.828     7.654    design_1_i/ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.146     7.800 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.814     8.614    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     9.338 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.455 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.674 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[0]
                         net (fo=2, routed)           1.600    11.274    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_7
    SLICE_X98Y55         LUT3 (Prop_lut3_I0_O)        0.323    11.597 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108/O
                         net (fo=2, routed)           0.859    12.457    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108_n_0
    SLICE_X98Y55         LUT4 (Prop_lut4_I3_O)        0.348    12.805 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112/O
                         net (fo=1, routed)           0.000    12.805    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112_n_0
    SLICE_X98Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.185 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.773    14.280    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y51         LUT3 (Prop_lut3_I0_O)        0.335    14.615 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    15.697    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y51         LUT4 (Prop_lut4_I3_O)        0.327    16.024 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.024    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.425 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.425    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.539 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.539    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.653 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.653    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.767    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.881 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.881    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.995    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.329 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.975    19.304    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.329    19.633 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.009    20.642    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.332    20.974 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    20.974    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.506 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.506    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.840 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.071    22.911    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X95Y60         LUT3 (Prop_lut3_I1_O)        0.303    23.214 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.857    24.071    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I4_O)        0.154    24.225 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.954    25.180    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.327    25.507 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    25.507    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.057 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.057    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.391 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.170    27.560    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.303    27.863 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    27.863    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X90Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.396 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.513    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.596    30.363    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y53        LUT6 (Prop_lut6_I4_O)        0.367    30.730 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.481    31.211    design_1_i/ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X100Y51        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.125ns  (logic 15.203ns (47.325%)  route 16.922ns (52.675%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.802    -0.914    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y44         FDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  design_1_i/ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.851     0.454    design_1_i/ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.305 r  design_1_i/ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.307    design_1_i/ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.825 r  design_1_i/ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.828     7.654    design_1_i/ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.146     7.800 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.814     8.614    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     9.338 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.455 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.674 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[0]
                         net (fo=2, routed)           1.600    11.274    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_7
    SLICE_X98Y55         LUT3 (Prop_lut3_I0_O)        0.323    11.597 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108/O
                         net (fo=2, routed)           0.859    12.457    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108_n_0
    SLICE_X98Y55         LUT4 (Prop_lut4_I3_O)        0.348    12.805 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112/O
                         net (fo=1, routed)           0.000    12.805    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112_n_0
    SLICE_X98Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.185 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.773    14.280    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y51         LUT3 (Prop_lut3_I0_O)        0.335    14.615 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    15.697    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y51         LUT4 (Prop_lut4_I3_O)        0.327    16.024 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.024    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.425 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.425    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.539 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.539    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.653 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.653    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.767    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.881 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.881    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.995    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.329 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.975    19.304    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.329    19.633 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.009    20.642    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.332    20.974 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    20.974    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.506 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.506    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.840 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.071    22.911    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X95Y60         LUT3 (Prop_lut3_I1_O)        0.303    23.214 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.857    24.071    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I4_O)        0.154    24.225 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.954    25.180    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.327    25.507 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    25.507    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.057 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.057    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.391 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.170    27.560    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.303    27.863 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    27.863    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X90Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.396 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.513    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.041    29.809    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.367    30.176 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           1.035    31.210    design_1_i/ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X102Y52        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.121ns  (logic 15.203ns (47.331%)  route 16.918ns (52.669%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.802    -0.914    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y44         FDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  design_1_i/ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.851     0.454    design_1_i/ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.305 r  design_1_i/ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.307    design_1_i/ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.825 r  design_1_i/ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.828     7.654    design_1_i/ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.146     7.800 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.814     8.614    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     9.338 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.455 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.674 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[0]
                         net (fo=2, routed)           1.600    11.274    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_7
    SLICE_X98Y55         LUT3 (Prop_lut3_I0_O)        0.323    11.597 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108/O
                         net (fo=2, routed)           0.859    12.457    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108_n_0
    SLICE_X98Y55         LUT4 (Prop_lut4_I3_O)        0.348    12.805 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112/O
                         net (fo=1, routed)           0.000    12.805    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112_n_0
    SLICE_X98Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.185 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.773    14.280    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y51         LUT3 (Prop_lut3_I0_O)        0.335    14.615 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    15.697    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y51         LUT4 (Prop_lut4_I3_O)        0.327    16.024 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.024    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.425 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.425    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.539 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.539    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.653 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.653    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.767    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.881 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.881    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.995    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.329 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.975    19.304    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.329    19.633 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.009    20.642    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.332    20.974 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    20.974    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.506 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.506    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.840 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.071    22.911    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X95Y60         LUT3 (Prop_lut3_I1_O)        0.303    23.214 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.857    24.071    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I4_O)        0.154    24.225 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.954    25.180    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.327    25.507 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    25.507    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.057 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.057    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.391 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.170    27.560    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.303    27.863 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    27.863    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X90Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.396 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.513    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.738    30.505    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y53        LUT6 (Prop_lut6_I3_O)        0.367    30.872 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.335    31.206    design_1_i/ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X100Y51        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.765ns  (logic 15.203ns (47.860%)  route 16.562ns (52.140%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.802    -0.914    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y44         FDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  design_1_i/ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.851     0.454    design_1_i/ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.305 r  design_1_i/ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.307    design_1_i/ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.825 r  design_1_i/ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.828     7.654    design_1_i/ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.146     7.800 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.814     8.614    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     9.338 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.455 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.674 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[0]
                         net (fo=2, routed)           1.600    11.274    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_7
    SLICE_X98Y55         LUT3 (Prop_lut3_I0_O)        0.323    11.597 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108/O
                         net (fo=2, routed)           0.859    12.457    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108_n_0
    SLICE_X98Y55         LUT4 (Prop_lut4_I3_O)        0.348    12.805 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112/O
                         net (fo=1, routed)           0.000    12.805    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112_n_0
    SLICE_X98Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.185 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.773    14.280    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y51         LUT3 (Prop_lut3_I0_O)        0.335    14.615 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    15.697    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y51         LUT4 (Prop_lut4_I3_O)        0.327    16.024 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.024    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.425 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.425    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.539 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.539    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.653 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.653    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.767    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.881 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.881    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.995    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.329 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.975    19.304    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.329    19.633 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.009    20.642    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.332    20.974 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    20.974    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.506 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.506    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.840 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.071    22.911    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X95Y60         LUT3 (Prop_lut3_I1_O)        0.303    23.214 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.857    24.071    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I4_O)        0.154    24.225 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.954    25.180    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.327    25.507 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    25.507    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.057 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.057    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.391 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.170    27.560    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.303    27.863 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    27.863    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X90Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.396 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.513    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.024    29.792    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y58        LUT6 (Prop_lut6_I4_O)        0.367    30.159 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.692    30.851    design_1_i/ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X100Y52        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.749ns  (logic 15.203ns (47.886%)  route 16.546ns (52.114%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.802    -0.914    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y44         FDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  design_1_i/ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.851     0.454    design_1_i/ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.305 r  design_1_i/ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.307    design_1_i/ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.825 r  design_1_i/ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.828     7.654    design_1_i/ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.146     7.800 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.814     8.614    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     9.338 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.455 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.674 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[0]
                         net (fo=2, routed)           1.600    11.274    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_7
    SLICE_X98Y55         LUT3 (Prop_lut3_I0_O)        0.323    11.597 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108/O
                         net (fo=2, routed)           0.859    12.457    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108_n_0
    SLICE_X98Y55         LUT4 (Prop_lut4_I3_O)        0.348    12.805 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112/O
                         net (fo=1, routed)           0.000    12.805    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112_n_0
    SLICE_X98Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.185 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.773    14.280    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y51         LUT3 (Prop_lut3_I0_O)        0.335    14.615 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    15.697    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y51         LUT4 (Prop_lut4_I3_O)        0.327    16.024 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.024    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.425 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.425    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.539 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.539    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.653 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.653    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.767    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.881 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.881    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.995    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.329 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.975    19.304    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.329    19.633 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.009    20.642    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.332    20.974 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    20.974    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.506 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.506    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.840 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.071    22.911    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X95Y60         LUT3 (Prop_lut3_I1_O)        0.303    23.214 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.857    24.071    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I4_O)        0.154    24.225 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.954    25.180    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.327    25.507 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    25.507    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.057 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.057    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.391 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.170    27.560    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.303    27.863 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    27.863    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X90Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.396 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.513    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.227    29.994    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y54        LUT6 (Prop_lut6_I4_O)        0.367    30.361 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.473    30.834    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X100Y52        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.721ns  (logic 15.203ns (47.927%)  route 16.518ns (52.073%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.802    -0.914    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y44         FDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  design_1_i/ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.851     0.454    design_1_i/ultrasoon_0/U0/counter_reg[12]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.305 r  design_1_i/ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.307    design_1_i/ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.825 r  design_1_i/ultrasoon_0/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          1.828     7.654    design_1_i/ultrasoon_0/U0/distance_mm1__0_n_104
    SLICE_X100Y48        LUT3 (Prop_lut3_I1_O)        0.146     7.800 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289/O
                         net (fo=1, routed)           0.814     8.614    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_289_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724     9.338 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227/CO[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_227_n_0
    SLICE_X98Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.455 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.455    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X98Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.674 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[0]
                         net (fo=2, routed)           1.600    11.274    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_7
    SLICE_X98Y55         LUT3 (Prop_lut3_I0_O)        0.323    11.597 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108/O
                         net (fo=2, routed)           0.859    12.457    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_108_n_0
    SLICE_X98Y55         LUT4 (Prop_lut4_I3_O)        0.348    12.805 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112/O
                         net (fo=1, routed)           0.000    12.805    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_112_n_0
    SLICE_X98Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.185 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.185    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X98Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.773    14.280    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y51         LUT3 (Prop_lut3_I0_O)        0.335    14.615 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    15.697    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y51         LUT4 (Prop_lut4_I3_O)        0.327    16.024 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.024    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.425 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.425    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.539 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.539    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.653 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.653    design_1_i/ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.767    design_1_i/ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.881 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.881    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.995 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.995    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.329 f  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[1]
                         net (fo=20, routed)          1.975    19.304    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_6
    SLICE_X89Y59         LUT3 (Prop_lut3_I2_O)        0.329    19.633 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163/O
                         net (fo=4, routed)           1.009    20.642    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_163_n_0
    SLICE_X88Y60         LUT4 (Prop_lut4_I0_O)        0.332    20.974 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292/O
                         net (fo=1, routed)           0.000    20.974    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_292_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.506 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.506    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.840 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.071    22.911    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X95Y60         LUT3 (Prop_lut3_I1_O)        0.303    23.214 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.857    24.071    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X95Y60         LUT5 (Prop_lut5_I4_O)        0.154    24.225 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.954    25.180    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.327    25.507 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    25.507    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.057 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.057    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.391 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21/O[1]
                         net (fo=3, routed)           1.170    27.560    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_6
    SLICE_X90Y59         LUT4 (Prop_lut4_I1_O)        0.303    27.863 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97/O
                         net (fo=1, routed)           0.000    27.863    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_97_n_0
    SLICE_X90Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.396 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.396    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.513 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.513    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.767 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.167    29.934    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y55        LUT6 (Prop_lut6_I3_O)        0.367    30.301 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.506    30.807    design_1_i/ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X102Y55        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.669ns  (logic 0.418ns (62.527%)  route 0.251ns (37.473%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.606    -1.563    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.251    -0.895    design_1_i/ultrasoon_0/U0/trigger_enable
    SLICE_X101Y60        LDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.201ns  (logic 0.385ns (32.063%)  route 0.816ns (67.937%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.606    -1.563    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.385    -1.178 r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.816    -0.362    design_1_i/ultrasoon_0/U0/distance_mm__0
    SLICE_X99Y60         LDCE                                         r  design_1_i/ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.363ns  (logic 0.518ns (38.003%)  route 0.845ns (61.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.606    -1.563    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.568    -0.577    design_1_i/ultrasoon_0/U0/trigger_enable
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.100    -0.477 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.277    -0.200    design_1_i/ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X101Y55        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.396ns  (logic 0.539ns (38.599%)  route 0.857ns (61.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.606    -1.563    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.458    -0.688    design_1_i/ultrasoon_0/U0/trigger_enable
    SLICE_X100Y60        LUT1 (Prop_lut1_I0_O)        0.121    -0.567 r  design_1_i/ultrasoon_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.400    -0.167    design_1_i/ultrasoon_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X100Y59        LDCE                                         r  design_1_i/ultrasoon_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.494ns  (logic 0.518ns (34.667%)  route 0.976ns (65.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.606    -1.563    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.578    -0.567    design_1_i/ultrasoon_0/U0/trigger_enable
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.100    -0.467 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.398    -0.069    design_1_i/ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X100Y55        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.498ns  (logic 0.518ns (34.570%)  route 0.980ns (65.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.606    -1.563    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.704    -0.441    design_1_i/ultrasoon_0/U0/trigger_enable
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.100    -0.341 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.276    -0.065    design_1_i/ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X101Y55        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 0.518ns (33.620%)  route 1.023ns (66.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.606    -1.563    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.615    -0.530    design_1_i/ultrasoon_0/U0/trigger_enable
    SLICE_X100Y58        LUT6 (Prop_lut6_I5_O)        0.100    -0.430 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.407    -0.022    design_1_i/ultrasoon_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X102Y58        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.209ns (28.027%)  route 0.537ns (71.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.606    -0.625    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.391    -0.070    design_1_i/ultrasoon_0/U0/trigger_enable
    SLICE_X100Y56        LUT6 (Prop_lut6_I5_O)        0.045    -0.025 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.145     0.120    design_1_i/ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X100Y55        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.687ns  (logic 0.518ns (30.697%)  route 1.169ns (69.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.606    -1.563    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.418    -1.145 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.892    -0.253    design_1_i/ultrasoon_0/U0/trigger_enable
    SLICE_X101Y56        LUT6 (Prop_lut6_I5_O)        0.100    -0.153 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.277     0.124    design_1_i/ultrasoon_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X101Y55        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.209ns (26.296%)  route 0.586ns (73.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.606    -0.625    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y60        FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.356    -0.105    design_1_i/ultrasoon_0/U0/trigger_enable
    SLICE_X100Y58        LUT6 (Prop_lut6_I0_O)        0.045    -0.060 r  design_1_i/ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.229     0.169    design_1_i/ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X100Y52        LDCE                                         r  design_1_i/ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay           189 Endpoints
Min Delay           189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 choice_1[1]
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/timer_value_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.802ns  (logic 2.074ns (19.202%)  route 8.727ns (80.798%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  choice_1[1] (IN)
                         net (fo=0)                   0.000     0.000    choice_1[1]
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  choice_1_IBUF[1]_inst/O
                         net (fo=7, routed)           5.770     7.336    design_1_i/controller_interconn_0/choice_1[1]
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  design_1_i/controller_interconn_0/controller_enable_3_INST_0/O
                         net (fo=6, routed)           0.974     8.462    design_1_i/ultrasoon_0/U0/enable
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.356     8.818 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.983    10.802    design_1_i/ultrasoon_0/U0/timer_value0
    SLICE_X96Y66         FDCE                                         f  design_1_i/ultrasoon_0/U0/timer_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.601    -1.568    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y66         FDCE                                         r  design_1_i/ultrasoon_0/U0/timer_value_reg[10]/C

Slack:                    inf
  Source:                 choice_1[1]
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/timer_value_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.802ns  (logic 2.074ns (19.202%)  route 8.727ns (80.798%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  choice_1[1] (IN)
                         net (fo=0)                   0.000     0.000    choice_1[1]
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  choice_1_IBUF[1]_inst/O
                         net (fo=7, routed)           5.770     7.336    design_1_i/controller_interconn_0/choice_1[1]
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  design_1_i/controller_interconn_0/controller_enable_3_INST_0/O
                         net (fo=6, routed)           0.974     8.462    design_1_i/ultrasoon_0/U0/enable
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.356     8.818 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.983    10.802    design_1_i/ultrasoon_0/U0/timer_value0
    SLICE_X96Y66         FDCE                                         f  design_1_i/ultrasoon_0/U0/timer_value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.601    -1.568    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y66         FDCE                                         r  design_1_i/ultrasoon_0/U0/timer_value_reg[11]/C

Slack:                    inf
  Source:                 choice_1[1]
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/timer_value_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.802ns  (logic 2.074ns (19.202%)  route 8.727ns (80.798%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  choice_1[1] (IN)
                         net (fo=0)                   0.000     0.000    choice_1[1]
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  choice_1_IBUF[1]_inst/O
                         net (fo=7, routed)           5.770     7.336    design_1_i/controller_interconn_0/choice_1[1]
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  design_1_i/controller_interconn_0/controller_enable_3_INST_0/O
                         net (fo=6, routed)           0.974     8.462    design_1_i/ultrasoon_0/U0/enable
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.356     8.818 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.983    10.802    design_1_i/ultrasoon_0/U0/timer_value0
    SLICE_X96Y66         FDCE                                         f  design_1_i/ultrasoon_0/U0/timer_value_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.601    -1.568    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y66         FDCE                                         r  design_1_i/ultrasoon_0/U0/timer_value_reg[12]/C

Slack:                    inf
  Source:                 choice_1[1]
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/timer_value_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.802ns  (logic 2.074ns (19.202%)  route 8.727ns (80.798%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  choice_1[1] (IN)
                         net (fo=0)                   0.000     0.000    choice_1[1]
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  choice_1_IBUF[1]_inst/O
                         net (fo=7, routed)           5.770     7.336    design_1_i/controller_interconn_0/choice_1[1]
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  design_1_i/controller_interconn_0/controller_enable_3_INST_0/O
                         net (fo=6, routed)           0.974     8.462    design_1_i/ultrasoon_0/U0/enable
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.356     8.818 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.983    10.802    design_1_i/ultrasoon_0/U0/timer_value0
    SLICE_X96Y66         FDCE                                         f  design_1_i/ultrasoon_0/U0/timer_value_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.601    -1.568    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y66         FDCE                                         r  design_1_i/ultrasoon_0/U0/timer_value_reg[13]/C

Slack:                    inf
  Source:                 choice_1[1]
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/timer_value_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.802ns  (logic 2.074ns (19.202%)  route 8.727ns (80.798%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  choice_1[1] (IN)
                         net (fo=0)                   0.000     0.000    choice_1[1]
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  choice_1_IBUF[1]_inst/O
                         net (fo=7, routed)           5.770     7.336    design_1_i/controller_interconn_0/choice_1[1]
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  design_1_i/controller_interconn_0/controller_enable_3_INST_0/O
                         net (fo=6, routed)           0.974     8.462    design_1_i/ultrasoon_0/U0/enable
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.356     8.818 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.983    10.802    design_1_i/ultrasoon_0/U0/timer_value0
    SLICE_X96Y66         FDCE                                         f  design_1_i/ultrasoon_0/U0/timer_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.601    -1.568    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y66         FDCE                                         r  design_1_i/ultrasoon_0/U0/timer_value_reg[8]/C

Slack:                    inf
  Source:                 choice_1[1]
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/timer_value_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.802ns  (logic 2.074ns (19.202%)  route 8.727ns (80.798%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  choice_1[1] (IN)
                         net (fo=0)                   0.000     0.000    choice_1[1]
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  choice_1_IBUF[1]_inst/O
                         net (fo=7, routed)           5.770     7.336    design_1_i/controller_interconn_0/choice_1[1]
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  design_1_i/controller_interconn_0/controller_enable_3_INST_0/O
                         net (fo=6, routed)           0.974     8.462    design_1_i/ultrasoon_0/U0/enable
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.356     8.818 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.983    10.802    design_1_i/ultrasoon_0/U0/timer_value0
    SLICE_X96Y66         FDCE                                         f  design_1_i/ultrasoon_0/U0/timer_value_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.601    -1.568    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y66         FDCE                                         r  design_1_i/ultrasoon_0/U0/timer_value_reg[9]/C

Slack:                    inf
  Source:                 choice_1[1]
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/timer_value_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.793ns  (logic 2.074ns (19.218%)  route 8.718ns (80.782%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  choice_1[1] (IN)
                         net (fo=0)                   0.000     0.000    choice_1[1]
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  choice_1_IBUF[1]_inst/O
                         net (fo=7, routed)           5.770     7.336    design_1_i/controller_interconn_0/choice_1[1]
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  design_1_i/controller_interconn_0/controller_enable_3_INST_0/O
                         net (fo=6, routed)           0.974     8.462    design_1_i/ultrasoon_0/U0/enable
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.356     8.818 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.974    10.793    design_1_i/ultrasoon_0/U0/timer_value0
    SLICE_X96Y68         FDCE                                         f  design_1_i/ultrasoon_0/U0/timer_value_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.598    -1.571    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y68         FDCE                                         r  design_1_i/ultrasoon_0/U0/timer_value_reg[18]/C

Slack:                    inf
  Source:                 choice_1[1]
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/timer_value_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.793ns  (logic 2.074ns (19.218%)  route 8.718ns (80.782%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  choice_1[1] (IN)
                         net (fo=0)                   0.000     0.000    choice_1[1]
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  choice_1_IBUF[1]_inst/O
                         net (fo=7, routed)           5.770     7.336    design_1_i/controller_interconn_0/choice_1[1]
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  design_1_i/controller_interconn_0/controller_enable_3_INST_0/O
                         net (fo=6, routed)           0.974     8.462    design_1_i/ultrasoon_0/U0/enable
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.356     8.818 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.974    10.793    design_1_i/ultrasoon_0/U0/timer_value0
    SLICE_X96Y68         FDCE                                         f  design_1_i/ultrasoon_0/U0/timer_value_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.598    -1.571    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y68         FDCE                                         r  design_1_i/ultrasoon_0/U0/timer_value_reg[19]/C

Slack:                    inf
  Source:                 choice_1[1]
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/timer_value_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.793ns  (logic 2.074ns (19.218%)  route 8.718ns (80.782%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  choice_1[1] (IN)
                         net (fo=0)                   0.000     0.000    choice_1[1]
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  choice_1_IBUF[1]_inst/O
                         net (fo=7, routed)           5.770     7.336    design_1_i/controller_interconn_0/choice_1[1]
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  design_1_i/controller_interconn_0/controller_enable_3_INST_0/O
                         net (fo=6, routed)           0.974     8.462    design_1_i/ultrasoon_0/U0/enable
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.356     8.818 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.974    10.793    design_1_i/ultrasoon_0/U0/timer_value0
    SLICE_X96Y68         FDCE                                         f  design_1_i/ultrasoon_0/U0/timer_value_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.598    -1.571    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y68         FDCE                                         r  design_1_i/ultrasoon_0/U0/timer_value_reg[20]/C

Slack:                    inf
  Source:                 choice_1[1]
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/timer_value_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.793ns  (logic 2.074ns (19.218%)  route 8.718ns (80.782%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  choice_1[1] (IN)
                         net (fo=0)                   0.000     0.000    choice_1[1]
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  choice_1_IBUF[1]_inst/O
                         net (fo=7, routed)           5.770     7.336    design_1_i/controller_interconn_0/choice_1[1]
    SLICE_X111Y57        LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  design_1_i/controller_interconn_0/controller_enable_3_INST_0/O
                         net (fo=6, routed)           0.974     8.462    design_1_i/ultrasoon_0/U0/enable
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.356     8.818 f  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.974    10.793    design_1_i/ultrasoon_0/U0/timer_value0
    SLICE_X96Y68         FDCE                                         f  design_1_i/ultrasoon_0/U0/timer_value_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.598    -1.571    design_1_i/ultrasoon_0/U0/clk
    SLICE_X96Y68         FDCE                                         r  design_1_i/ultrasoon_0/U0/timer_value_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.203ns (52.162%)  route 0.186ns (47.838%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X99Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.186     0.344    design_1_i/ultrasoon_0/U0/go_to_next
    SLICE_X100Y60        LUT5 (Prop_lut5_I1_O)        0.045     0.389 r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.389    design_1_i/ultrasoon_0/U0/next_state[0]
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.876    -0.864    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.204ns (52.285%)  route 0.186ns (47.715%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X99Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.186     0.344    design_1_i/ultrasoon_0/U0/go_to_next
    SLICE_X100Y60        LUT5 (Prop_lut5_I0_O)        0.046     0.390 r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.390    design_1_i/ultrasoon_0/U0/next_state[1]
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.876    -0.864    design_1_i/ultrasoon_0/U0/clk
    SLICE_X100Y60        FDCE                                         r  design_1_i/ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ultrasoon_0/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.261ns (46.118%)  route 0.305ns (53.882%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X101Y60        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.305     0.521    design_1_i/ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y61        LUT3 (Prop_lut3_I0_O)        0.045     0.566 r  design_1_i/ultrasoon_0/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.566    design_1_i/ultrasoon_0/U0/trigger_timer_value12_out
    SLICE_X102Y61        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.876    -0.864    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y61        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_output_reg/C

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.261ns (45.484%)  route 0.313ns (54.515%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X101Y60        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.313     0.529    design_1_i/ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y62        LUT4 (Prop_lut4_I2_O)        0.045     0.574 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.574    design_1_i/ultrasoon_0/U0/p_1_in[0]
    SLICE_X102Y62        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.874    -0.866    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y62        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.264ns (45.768%)  route 0.313ns (54.232%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X101Y60        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.313     0.529    design_1_i/ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y62        LUT4 (Prop_lut4_I2_O)        0.048     0.577 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.577    design_1_i/ultrasoon_0/U0/trigger_timer_value[1]_i_1_n_0
    SLICE_X102Y62        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.874    -0.866    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y62        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.261ns (45.170%)  route 0.317ns (54.830%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X101Y60        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.317     0.533    design_1_i/ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y62        LUT4 (Prop_lut4_I2_O)        0.045     0.578 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.578    design_1_i/ultrasoon_0/U0/trigger_timer_value[2]_i_1_n_0
    SLICE_X102Y62        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.874    -0.866    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y62        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.264ns (45.453%)  route 0.317ns (54.547%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X101Y60        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.317     0.533    design_1_i/ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y62        LUT4 (Prop_lut4_I2_O)        0.048     0.581 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.581    design_1_i/ultrasoon_0/U0/trigger_timer_value[3]_i_1_n_0
    SLICE_X102Y62        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.874    -0.866    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y62        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.261ns (39.687%)  route 0.397ns (60.313%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X101Y60        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.397     0.613    design_1_i/ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y63        LUT4 (Prop_lut4_I2_O)        0.045     0.658 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.658    design_1_i/ultrasoon_0/U0/trigger_timer_value[4]_i_1_n_0
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.873    -0.867    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.264ns (39.961%)  route 0.397ns (60.039%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X101Y60        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.397     0.613    design_1_i/ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y63        LUT4 (Prop_lut4_I2_O)        0.048     0.661 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.661    design_1_i/ultrasoon_0/U0/trigger_timer_value[5]_i_1_n_0
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.873    -0.867    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.261ns (39.447%)  route 0.401ns (60.553%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        LDCE                         0.000     0.000 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X101Y60        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.401     0.617    design_1_i/ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y63        LUT4 (Prop_lut4_I2_O)        0.045     0.662 r  design_1_i/ultrasoon_0/U0/trigger_timer_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.662    design_1_i/ultrasoon_0/U0/trigger_timer_value[6]_i_1_n_0
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.873    -0.867    design_1_i/ultrasoon_0/U0/clk
    SLICE_X102Y63        FDCE                                         r  design_1_i/ultrasoon_0/U0/trigger_timer_value_reg[6]/C





