// Seed: 3825279856
module module_0 (
    output supply0 id_0,
    input  supply0 id_1,
    input  supply0 id_2
);
  always begin : LABEL_0
    disable id_4;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output supply1 id_2,
    output supply1 id_3
);
  id_5(
      .id_0(id_2), .id_1(1), .id_2(id_2)
  );
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
  tri id_6, id_7, id_8, id_9 = 1, id_10, id_11, id_12;
  wand id_13 = id_12;
  assign id_3 = 1'b0;
  wire id_14;
  wire id_15;
endmodule
