

================================================================
== Vitis HLS Report for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'
================================================================
* Date:           Thu Jan 23 17:45:41 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.880 us|  0.880 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_dense_size  |       86|       86|        42|          5|          1|    10|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     32|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   9|    522|   1308|    -|
|Memory           |        0|   -|     32|      5|    -|
|Multiplexer      |        -|   -|      -|    264|    -|
|Register         |        -|   -|    703|    128|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   9|   1257|   1737|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  11|      3|      9|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |               Instance               |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U562   |fadd_32ns_32ns_32_5_full_dsp_1   |        0|   2|  205|  390|    0|
    |fexp_32ns_32ns_32_10_full_dsp_1_U563  |fexp_32ns_32ns_32_10_full_dsp_1  |        0|   7|  317|  918|    0|
    +--------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                 |        0|   9|  522| 1308|    0|
    +--------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_biases_U  |dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb  |        0|  32|   5|    0|    10|   32|     1|          320|
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                                                  |        0|  32|   5|    0|    10|   32|     1|          320|
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_147_p2                |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_141_p2               |      icmp|   0|  0|  13|           4|           4|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          11|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_d_1              |   9|          2|    4|          8|
    |ap_sig_allocacmp_exp_sum_load     |   9|          2|   32|         64|
    |d_fu_58                           |   9|          2|    4|          8|
    |dense_to_softmax_streams_0_blk_n  |   9|          2|    1|          2|
    |dense_to_softmax_streams_1_blk_n  |   9|          2|    1|          2|
    |dense_to_softmax_streams_2_blk_n  |   9|          2|    1|          2|
    |dense_to_softmax_streams_3_blk_n  |   9|          2|    1|          2|
    |exp_sum_fu_54                     |   9|          2|   32|         64|
    |grp_fu_119_p0                     |  31|          6|   32|        192|
    |grp_fu_119_p1                     |  31|          6|   32|        192|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 264|         56|  152|        564|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   5|   0|    5|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                       |   1|   0|    1|          0|
    |d_fu_58                                                |   4|   0|    4|          0|
    |dense_to_softmax_streams_0_read_reg_229                |  32|   0|   32|          0|
    |dense_to_softmax_streams_1_read_reg_234                |  32|   0|   32|          0|
    |dense_to_softmax_streams_1_read_reg_234_pp0_iter1_reg  |  32|   0|   32|          0|
    |dense_to_softmax_streams_2_read_reg_239                |  32|   0|   32|          0|
    |dense_to_softmax_streams_3_read_reg_244                |  32|   0|   32|          0|
    |exp_sum_1_reg_300                                      |  32|   0|   32|          0|
    |exp_sum_fu_54                                          |  32|   0|   32|          0|
    |icmp_ln13_reg_210                                      |   1|   0|    1|          0|
    |sum_1_reg_254                                          |  32|   0|   32|          0|
    |sum_2_reg_264                                          |  32|   0|   32|          0|
    |sum_3_reg_274                                          |  32|   0|   32|          0|
    |sum_4_reg_284                                          |  32|   0|   32|          0|
    |sum_reg_224                                            |  32|   0|   32|          0|
    |tmp_reg_289                                            |  32|   0|   32|          0|
    |zext_ln13_reg_214                                      |   4|   0|   64|         60|
    |dense_to_softmax_streams_2_read_reg_239                |  64|  32|   32|          0|
    |dense_to_softmax_streams_3_read_reg_244                |  64|  32|   32|          0|
    |icmp_ln13_reg_210                                      |  64|  32|    1|          0|
    |zext_ln13_reg_214                                      |  64|  32|   64|         60|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 703| 128|  636|        120|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size|  return value|
|dense_to_softmax_streams_0_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_1_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_2_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_3_dout            |   in|   32|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_num_data_valid  |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_fifo_cap        |   in|    5|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_empty_n         |   in|    1|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_read            |  out|    1|     ap_fifo|                                   dense_to_softmax_streams_3|       pointer|
|prediction_address0                        |  out|    4|   ap_memory|                                                   prediction|         array|
|prediction_ce0                             |  out|    1|   ap_memory|                                                   prediction|         array|
|prediction_we0                             |  out|    1|   ap_memory|                                                   prediction|         array|
|prediction_d0                              |  out|   32|   ap_memory|                                                   prediction|         array|
|exp_sum_out                                |  out|   32|      ap_vld|                                                  exp_sum_out|       pointer|
|exp_sum_out_ap_vld                         |  out|    1|      ap_vld|                                                  exp_sum_out|       pointer|
+-------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

