
*** Running vivado
    with args -log AES256_keygen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES256_keygen.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source AES256_keygen.tcl -notrace
Command: synth_design -top AES256_keygen -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8418
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2522.914 ; gain = 0.000 ; free physical = 2514 ; free virtual = 9003
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES256_keygen' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:11]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
WARNING: [Synth 8-6090] variable 'wordlist' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:105]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:354]
WARNING: [Synth 8-567] referenced signal 'temp' should be on the sensitivity list [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:350]
INFO: [Synth 8-6157] synthesizing module 'mod_kg_rotWord' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/mod_kg_rotWord.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mod_kg_rotWord' (1#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/mod_kg_rotWord.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mod_kg_subWord' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/mod_kg_subWord.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mod_kg_subWord' (2#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/mod_kg_subWord.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'AES256_keygen' (3#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2894.840 ; gain = 371.926 ; free physical = 2442 ; free virtual = 8932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2894.840 ; gain = 371.926 ; free physical = 2449 ; free virtual = 8940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2902.844 ; gain = 379.930 ; free physical = 2449 ; free virtual = 8940
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-327] inferring latch for variable 'cond_getWord_reg' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/keyGen/AES256_keygen_FSM_AXI.sv:362]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2902.844 ; gain = 379.930 ; free physical = 2148 ; free virtual = 8640
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 5     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 260   
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4828  
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design AES256_keygen__GB5 has port P[10] driven by constant 0
WARNING: [Synth 8-3917] design AES256_keygen__GB5 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design AES256_keygen__GB5 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design AES256_keygen__GB5 has port O2867[1] driven by constant 0
WARNING: [Synth 8-3917] design AES256_keygen__GB5 has port O2867[0] driven by constant 0
WARNING: [Synth 8-3917] design AES256_keygen__GB5 has port O2868[1] driven by constant 0
WARNING: [Synth 8-3917] design AES256_keygen__GB5 has port O2868[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rcon_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rcon_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rcon_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rcon_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rcon_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rcon_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Rcon_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Rcon_reg[1][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:31 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 400 ; free virtual = 5043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+--------------+---------------+----------------+
|Module Name    | RTL Object   | Depth x Width | Implemented As | 
+---------------+--------------+---------------+----------------+
|mod_kg_subWord | outp_subWord | 256x8         | LUT            | 
+---------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:36 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 362 ; free virtual = 5024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:39 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 359 ; free virtual = 5032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:44 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 360 ; free virtual = 5033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:44 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 360 ; free virtual = 5033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:44 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 360 ; free virtual = 5033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:44 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 360 ; free virtual = 5033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:45 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 360 ; free virtual = 5033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:45 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 360 ; free virtual = 5033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |    46|
|5     |LUT3   |   333|
|6     |LUT4   |  2242|
|7     |LUT5   |   127|
|8     |LUT6   |  2978|
|9     |MUXF7  |   584|
|10    |MUXF8  |   111|
|11    |FDCE   |  2097|
|12    |FDPE   |     1|
|13    |FDRE   |   129|
|14    |LD     |     3|
|15    |IBUF   |   131|
|16    |OBUF   |   129|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------------+------+
|      |Instance  |Module         |Cells |
+------+----------+---------------+------+
|1     |top       |               |  8923|
|2     |  rotWord |mod_kg_rotWord |    39|
|3     |  subWord |mod_kg_subWord |    99|
+------+----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:45 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 360 ; free virtual = 5033
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3849 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:47 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 4070 ; free virtual = 8744
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:47 . Memory (MB): peak = 2930.777 ; gain = 407.863 ; free physical = 4082 ; free virtual = 8744
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2930.777 ; gain = 0.000 ; free physical = 4074 ; free virtual = 8737
INFO: [Netlist 29-17] Analyzing 706 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'AES256_keygen' is not ideal for floorplanning, since the cellview 'AES256_keygen' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.871 ; gain = 0.000 ; free physical = 4000 ; free virtual = 8667
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete, checksum: 75c15eac
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:50 . Memory (MB): peak = 2958.871 ; gain = 436.031 ; free physical = 4157 ; free virtual = 8825
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_keygen/AES256_keygen.runs/synth_1/AES256_keygen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES256_keygen_utilization_synth.rpt -pb AES256_keygen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 19 20:23:39 2022...
