{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700259865455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700259865466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 19:24:25 2023 " "Processing started: Fri Nov 17 19:24:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700259865466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700259865466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contadorcresc -c contadorcresc " "Command: quartus_map --read_settings_files=on --write_settings_files=off contadorcresc -c contadorcresc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700259865466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700259866066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700259866067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 verilog " "Found entity 1: verilog" {  } { { "verilog.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700259880097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700259880097 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorcresc.v(11) " "Verilog HDL information at contadorcresc.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700259880099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcresc.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorcresc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorcresc " "Found entity 1: contadorcresc" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700259880100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700259880100 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadorcresc.v(35) " "Verilog HDL Instantiation warning at contadorcresc.v(35): instance has no name" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1700259880100 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contadorcresc " "Elaborating entity \"contadorcresc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700259880143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contadorcresc.v(25) " "Verilog HDL assignment warning at contadorcresc.v(25): truncated value with size 32 to match size of target (4)" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700259880145 "|contadorcresc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verilog verilog:comb_37 " "Elaborating entity \"verilog\" for hierarchy \"verilog:comb_37\"" {  } { { "contadorcresc.v" "comb_37" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700259880165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700259880747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/output_files/contadorcresc.map.smsg " "Generated suppressed messages file C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/output_files/contadorcresc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700259881204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700259881343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700259881343 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "contadorcresc.v" "" { Text "C:/Users/viny_/OneDrive/Documents/UNIFESP/Laboratório de Circuitos Digitais/CONTADOR - verilog - assinc/contadorcresc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700259881379 "|contadorcresc|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700259881379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700259881380 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700259881380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700259881380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700259881380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700259881395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 19:24:41 2023 " "Processing ended: Fri Nov 17 19:24:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700259881395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700259881395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700259881395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700259881395 ""}
