/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1206-850
+ date
Wed Mar  6 00:07:40 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1709683660
+ CACTUS_STARTTIME=1709683660
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.15.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.15.0
Compile date:      Mar 06 2024 (00:01:19)
Run date:          Mar 06 2024 (00:07:41+0000)
Run host:          fv-az1206-850 (pid=130254)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1206-850
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364592KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=0c471328-7adc-5545-a5c9-9f86f2e2575f, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1015-azure, OSVersion="#15~22.04.1-Ubuntu SMP Tue Feb 13 01:15:12 UTC 2024", HostName=fv-az1206-850, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364592KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00127867 sec
      iterations=10000000... time=0.0124896 sec
      iterations=100000000... time=0.123861 sec
      iterations=900000000... time=1.11426 sec
      iterations=900000000... time=0.835359 sec
      result: 6.45398 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197804 sec
      iterations=10000000... time=0.0197351 sec
      iterations=100000000... time=0.197153 sec
      iterations=600000000... time=1.18372 sec
      result: 16.22 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187591 sec
      iterations=10000000... time=0.0185395 sec
      iterations=100000000... time=0.185515 sec
      iterations=600000000... time=1.11335 sec
      result: 8.62265 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.00012341 sec
      iterations=10000... time=0.00123314 sec
      iterations=100000... time=0.0123708 sec
      iterations=1000000... time=0.123701 sec
      iterations=9000000... time=1.1128 sec
      result: 1.23644 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000442676 sec
      iterations=10000... time=0.00425846 sec
      iterations=100000... time=0.042468 sec
      iterations=1000000... time=0.424496 sec
      iterations=3000000... time=1.27605 sec
      result: 4.25349 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.11e-07 sec
      iterations=10... time=3.005e-06 sec
      iterations=100... time=2.8834e-05 sec
      iterations=1000... time=0.000286996 sec
      iterations=10000... time=0.00247547 sec
      iterations=100000... time=0.0241722 sec
      iterations=1000000... time=0.241941 sec
      iterations=5000000... time=1.21038 sec
      result: 101.522 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.1622e-05 sec
      iterations=10... time=5.6726e-05 sec
      iterations=100... time=0.000484976 sec
      iterations=1000... time=0.0047455 sec
      iterations=10000... time=0.0470792 sec
      iterations=100000... time=0.463011 sec
      iterations=200000... time=0.932571 sec
      iterations=400000... time=1.85206 sec
      result: 84.9249 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.555e-06 sec
      iterations=10000... time=2.4756e-05 sec
      iterations=100000... time=0.000246781 sec
      iterations=1000000... time=0.00246628 sec
      iterations=10000000... time=0.0247306 sec
      iterations=100000000... time=0.247631 sec
      iterations=400000000... time=0.990434 sec
      iterations=800000000... time=1.97949 sec
      result: 0.309295 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=8.876e-06 sec
      iterations=10000... time=9.2543e-05 sec
      iterations=100000... time=0.00101819 sec
      iterations=1000000... time=0.0102647 sec
      iterations=10000000... time=0.103733 sec
      iterations=100000000... time=1.09767 sec
      result: 1.37209 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.2e-07 sec
      iterations=10... time=2.816e-06 sec
      iterations=100... time=2.7682e-05 sec
      iterations=1000... time=0.000275885 sec
      iterations=10000... time=0.00277084 sec
      iterations=100000... time=0.0276354 sec
      iterations=1000000... time=0.279183 sec
      iterations=4000000... time=1.10804 sec
      result: 88.7187 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.416e-06 sec
      iterations=10... time=4.5956e-05 sec
      iterations=100... time=0.000451974 sec
      iterations=1000... time=0.0043132 sec
      iterations=10000... time=0.042987 sec
      iterations=100000... time=0.433846 sec
      iterations=300000... time=1.29633 sec
      result: 90.9987 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.2131e-05 sec
      iterations=10... time=0.000374619 sec
      iterations=100... time=0.00354469 sec
      iterations=1000... time=0.0329924 sec
      iterations=10000... time=0.334275 sec
      iterations=30000... time=1.00438 sec
      result: 0.0516138 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000142958 sec
      iterations=10... time=0.00139981 sec
      iterations=100... time=0.0154461 sec
      iterations=1000... time=0.152979 sec
      iterations=7000... time=1.12769 sec
      result: 0.151392 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00422524 sec
      iterations=10... time=0.0496523 sec
      iterations=100... time=0.39586 sec
      iterations=300... time=1.13032 sec
      result: 0.414279 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00134877 sec
      iterations=10000000... time=0.0123889 sec
      iterations=100000000... time=0.123843 sec
      iterations=900000000... time=1.11571 sec
      iterations=900000000... time=0.835458 sec
      result: 6.42273 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196828 sec
      iterations=10000000... time=0.0197344 sec
      iterations=100000000... time=0.197286 sec
      iterations=600000000... time=1.18398 sec
      result: 16.2165 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187856 sec
      iterations=10000000... time=0.0185469 sec
      iterations=100000000... time=0.185747 sec
      iterations=600000000... time=1.12591 sec
      result: 8.52644 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124744 sec
      iterations=10000... time=0.00123471 sec
      iterations=100000... time=0.012383 sec
      iterations=1000000... time=0.123642 sec
      iterations=9000000... time=1.114 sec
      result: 1.23778 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000615755 sec
      iterations=10000... time=0.0061692 sec
      iterations=100000... time=0.0406273 sec
      iterations=1000000... time=0.39845 sec
      iterations=3000000... time=1.19774 sec
      result: 3.99248 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.21e-07 sec
      iterations=10... time=3.5365e-06 sec
      iterations=100... time=3.6333e-05 sec
      iterations=1000... time=0.000328599 sec
      iterations=10000... time=0.0026845 sec
      iterations=100000... time=0.024236 sec
      iterations=1000000... time=0.242132 sec
      iterations=5000000... time=1.21164 sec
      result: 101.416 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.832e-06 sec
      iterations=10... time=5.37855e-05 sec
      iterations=100... time=0.000496653 sec
      iterations=1000... time=0.00480007 sec
      iterations=10000... time=0.0478839 sec
      iterations=100000... time=0.47695 sec
      iterations=200000... time=0.952209 sec
      iterations=400000... time=1.90815 sec
      result: 82.4289 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.191e-06 sec
      iterations=10000... time=3.14485e-05 sec
      iterations=100000... time=0.000281405 sec
      iterations=1000000... time=0.00250402 sec
      iterations=10000000... time=0.0247496 sec
      iterations=100000000... time=0.248035 sec
      iterations=400000000... time=0.991163 sec
      iterations=800000000... time=1.98056 sec
      result: 0.309462 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=9.723e-06 sec
      iterations=10000... time=9.129e-05 sec
      iterations=100000... time=0.000966825 sec
      iterations=1000000... time=0.00955147 sec
      iterations=10000000... time=0.0966638 sec
      iterations=100000000... time=0.976149 sec
      iterations=200000000... time=1.95363 sec
      result: 1.22102 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.01e-07 sec
      iterations=10... time=3.837e-06 sec
      iterations=100... time=3.32775e-05 sec
      iterations=1000... time=0.000306487 sec
      iterations=10000... time=0.00273382 sec
      iterations=100000... time=0.0268648 sec
      iterations=1000000... time=0.268745 sec
      iterations=4000000... time=1.07598 sec
      result: 91.362 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.3475e-06 sec
      iterations=10... time=6.67695e-05 sec
      iterations=100... time=0.000579137 sec
      iterations=1000... time=0.0043955 sec
      iterations=10000... time=0.0441527 sec
      iterations=100000... time=0.432318 sec
      iterations=300000... time=1.2967 sec
      result: 90.973 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.7055e-06 sec
      iterations=10... time=9.34495e-05 sec
      iterations=100... time=0.000906699 sec
      iterations=1000... time=0.00915513 sec
      iterations=10000... time=0.0889608 sec
      iterations=100000... time=0.887734 sec
      iterations=200000... time=1.7971 sec
      result: 0.192309 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.73095e-05 sec
      iterations=10... time=0.000374098 sec
      iterations=100... time=0.00377453 sec
      iterations=1000... time=0.037657 sec
      iterations=10000... time=0.365232 sec
      iterations=30000... time=1.14555 sec
      result: 0.638707 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000872888 sec
      iterations=10... time=0.0106369 sec
      iterations=100... time=0.108402 sec
      iterations=1000... time=1.0909 sec
      result: 1.43083 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Mar  6 00:08:39 UTC 2024
+ echo Done.
Done.
  Elapsed time: 58.9 s
