// Seed: 3011179654
`define pp_2 0
module module_0 (
    output logic id_0,
    input  logic id_1
);
  type_6(
      1, id_0
  );
  logic id_2;
  assign id_0 = !id_1;
  logic id_3;
  assign id_3 = id_2 ? id_3 : id_1;
endmodule
