#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 23 23:39:32 2025
# Process ID: 14280
# Current directory: C:/Users/Samet AKIN/vivadoproje/ADC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14448 C:\Users\Samet AKIN\vivadoproje\ADC\ADC.xpr
# Log file: C:/Users/Samet AKIN/vivadoproje/ADC/vivado.log
# Journal file: C:/Users/Samet AKIN/vivadoproje/ADC\vivado.jou
# Running On: DESKTOP-5L4I2AI, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 8419 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Samet AKIN/vivadoproje/ADC/ADC.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vivado/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.438 ; gain = 192.066
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3248] data object 'ana_volt' is already declared [C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv:13]
WARNING: [VRFC 10-9364] second declaration of 'ana_volt' is ignored [C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" Line 1. Module digital_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" Line 1. Module adc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" Line 1. Module regbank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" Line 1. Module adc_model doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" Line 1. Module digital_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" Line 1. Module adc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" Line 1. Module regbank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" Line 1. Module adc_model doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adc
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.digital_top
Compiling module xil_defaultlib.adc_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.156 ; gain = 34.285
run 20 ms
test started!
t=114500 us: CH0 expected=90, memory=90 Successful
t=178500 us: CH1 expected=58, memory=58 Successful
t=242500 us: CH2 expected=6a, memory=6a Successful
t=306500 us: CH3 expected=ad, memory=ad Successful
t=370500 us: CH4 expected=07, memory=07 Successful
t=434500 us: CH5 expected=9f, memory=9f Successful
t=498500 us: CH6 expected=6f, memory=6f Successful
t=562500 us: CH7 expected=c8, memory=c8 Successful
t=626500 us: CH8 expected=c1, memory=c1 Successful
t=690500 us: CH9 expected=1e, memory=1e Successful
t=754500 us: CH0 expected=34, memory=34 Successful
t=818500 us: CH1 expected=b1, memory=b1 Successful
t=882500 us: CH2 expected=07, memory=07 Successful
t=946500 us: CH3 expected=1f, memory=1f Successful
t=1010500 us: CH4 expected=9e, memory=9e Successful
t=1074500 us: CH5 expected=0a, memory=0a Successful
t=1138500 us: CH6 expected=25, memory=25 Successful
t=1202500 us: CH7 expected=6c, memory=6c Successful
t=1266500 us: CH8 expected=8f, memory=8f Successful
t=1330500 us: CH9 expected=69, memory=69 Successful
t=1394500 us: CH0 expected=39, memory=39 Successful
All tests done!
$finish called at time : 1410 us : File "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv" Line 57
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sources_1\new\adc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sim_1\new\tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3248] data object 'ana_volt' is already declared [C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv:13]
WARNING: [VRFC 10-9364] second declaration of 'ana_volt' is ignored [C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" Line 1. Module digital_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" Line 1. Module adc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" Line 1. Module regbank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" Line 1. Module adc_model doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" Line 1. Module digital_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" Line 1. Module adc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" Line 1. Module regbank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" Line 1. Module adc_model doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adc
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.digital_top
Compiling module xil_defaultlib.adc_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1513.258 ; gain = 0.000
run 20 ms
test started!
t=114500 us: CH0 expected=67, memory=67 Successful
t=178500 us: CH1 expected=98, memory=98 Successful
t=242500 us: CH2 expected=ca, memory=ca Successful
t=306500 us: CH3 expected=ab, memory=ab Successful
t=370500 us: CH4 expected=e8, memory=e8 Successful
t=434500 us: CH5 expected=e1, memory=e1 Successful
t=498500 us: CH6 expected=1e, memory=1e Successful
t=562500 us: CH7 expected=67, memory=67 Successful
t=626500 us: CH8 expected=54, memory=54 Successful
t=690500 us: CH9 expected=76, memory=76 Successful
t=754500 us: CH0 expected=ab, memory=ab Successful
t=818500 us: CH1 expected=f0, memory=f0 Successful
t=882500 us: CH2 expected=8e, memory=8e Successful
t=946500 us: CH3 expected=7d, memory=7d Successful
t=1010500 us: CH4 expected=88, memory=88 Successful
t=1074500 us: CH5 expected=a9, memory=a9 Successful
t=1138500 us: CH6 expected=50, memory=50 Successful
t=1202500 us: CH7 expected=8d, memory=8d Successful
t=1266500 us: CH8 expected=69, memory=69 Successful
t=1330500 us: CH9 expected=67, memory=67 Successful
t=1394500 us: CH0 expected=70, memory=70 Successful
All tests done!
$finish called at time : 1410 us : File "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv" Line 57
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3248] data object 'ana_volt' is already declared [C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv:13]
WARNING: [VRFC 10-9364] second declaration of 'ana_volt' is ignored [C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" Line 1. Module digital_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" Line 1. Module adc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" Line 1. Module regbank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" Line 1. Module adc_model doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" Line 1. Module digital_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" Line 1. Module adc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" Line 1. Module regbank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" Line 1. Module adc_model doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adc
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.digital_top
Compiling module xil_defaultlib.adc_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1523.207 ; gain = 0.000
run 20 ms
test started!
t=114500 us: CH0 expected=67, memory=67 Successful
t=178500 us: CH1 expected=98, memory=98 Successful
t=242500 us: CH2 expected=ca, memory=ca Successful
t=306500 us: CH3 expected=ab, memory=ab Successful
t=370500 us: CH4 expected=e8, memory=e8 Successful
t=434500 us: CH5 expected=e1, memory=e1 Successful
t=498500 us: CH6 expected=1e, memory=1e Successful
t=562500 us: CH7 expected=67, memory=67 Successful
t=626500 us: CH8 expected=54, memory=54 Successful
t=690500 us: CH9 expected=76, memory=76 Successful
t=754500 us: CH0 expected=ab, memory=ab Successful
t=818500 us: CH1 expected=f0, memory=f0 Successful
t=882500 us: CH2 expected=8e, memory=8e Successful
t=946500 us: CH3 expected=7d, memory=7d Successful
t=1010500 us: CH4 expected=88, memory=88 Successful
t=1074500 us: CH5 expected=a9, memory=a9 Successful
t=1138500 us: CH6 expected=50, memory=50 Successful
t=1202500 us: CH7 expected=8d, memory=8d Successful
t=1266500 us: CH8 expected=69, memory=69 Successful
t=1330500 us: CH9 expected=67, memory=67 Successful
t=1394500 us: CH0 expected=70, memory=70 Successful
All tests done!
$finish called at time : 1410 us : File "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv" Line 57
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sources_1\new\adc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sim_1\new\tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3248] data object 'ana_volt' is already declared [C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv:13]
WARNING: [VRFC 10-9364] second declaration of 'ana_volt' is ignored [C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Samet AKIN/vivadoproje/ADC/ADC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" Line 1. Module digital_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" Line 1. Module adc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" Line 1. Module regbank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" Line 1. Module adc_model doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/digital_top.sv" Line 1. Module digital_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/adc.sv" Line 1. Module adc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sources_1/new/regbank.sv" Line 1. Module regbank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/adc_model.sv" Line 1. Module adc_model doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adc
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.digital_top
Compiling module xil_defaultlib.adc_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1531.227 ; gain = 0.000
run 20 ms
test started!
t=114500 us: CH0 expected=69, memory=69 Successful
t=178500 us: CH1 expected=ff, memory=ff Successful
t=242500 us: CH2 expected=d2, memory=d2 Successful
t=306500 us: CH3 expected=1f, memory=1f Successful
t=370500 us: CH4 expected=08, memory=08 Successful
t=434500 us: CH5 expected=a6, memory=a6 Successful
t=498500 us: CH6 expected=b3, memory=b3 Successful
t=562500 us: CH7 expected=92, memory=92 Successful
t=626500 us: CH8 expected=f9, memory=f9 Successful
t=690500 us: CH9 expected=00, memory=00 Successful
t=754500 us: CH0 expected=a3, memory=a3 Successful
t=818500 us: CH1 expected=cf, memory=cf Successful
t=882500 us: CH2 expected=e9, memory=e9 Successful
t=946500 us: CH3 expected=42, memory=42 Successful
t=1010500 us: CH4 expected=c9, memory=c9 Successful
t=1074500 us: CH5 expected=64, memory=64 Successful
t=1138500 us: CH6 expected=41, memory=41 Successful
t=1202500 us: CH7 expected=7a, memory=7a Successful
t=1266500 us: CH8 expected=cd, memory=cd Successful
t=1330500 us: CH9 expected=e5, memory=e5 Successful
t=1394500 us: CH0 expected=78, memory=78 Successful
All tests done!
$finish called at time : 1410 us : File "C:/Users/Samet AKIN/vivadoproje/ADC/ADC.srcs/sim_1/new/tb.sv" Line 57
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sources_1\new\adc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sim_1\new\tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sources_1\new\adc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sources_1\new\regbank.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sources_1\new\adc.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sources_1\new\regbank.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Samet AKIN\vivadoproje\ADC\ADC.srcs\sim_1\new\tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 24 01:18:17 2025...
