Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 28 16:09:28 2025
| Host         : DESKTOP-R2MU3CQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file d_active_control_sets_placed.rpt
| Design       : d_active
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   401 |
|    Minimum number of control sets                        |   401 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   536 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   401 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    43 |
| >= 6 to < 8        |    37 |
| >= 8 to < 10       |   170 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |    27 |
| >= 16              |    91 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3727 |          836 |
| No           | No                    | Yes                    |             200 |           84 |
| No           | Yes                   | No                     |            9008 |         1695 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |           53971 |        16733 |
| Yes          | Yes                   | No                     |             486 |          154 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                                                 Enable Signal                                                                |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/inst/clk_out1 | uart_tx_grpr/bit_flag_reg_n_0                                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_tx_pc/bit_flag_reg_n_0                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1 | slip_inference_inst/AM_addr[1]_i_1_n_0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              2 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[7].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[5].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[8].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[1].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              3 |         1.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[2].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[3].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[4].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                1 |              3 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[6].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              3 |         1.50 |
|  clk_wiz_0_inst/inst/clk_out1 | event_encoder_inst/IM_addr[2]_i_1_n_0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              3 |         1.00 |
|  clk_wiz_0_inst/inst/clk_out1 | event_encoder_inst/contactNum[3]_i_1_n_0                                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/s_pkt_cnt[3]_i_1_n_0                                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/Ncnt0                                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | acitve_learning_inst/rd_addr[3]_i_1_n_0                                                                                                      | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_tx_grpr/bit_cnt[3]_i_1_n_0                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/bit_flag_reg_n_0                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_grpr/bit_flag_reg_n_0                                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/msg_cnt[3]_i_1_n_0                                                                                                      | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_tx_pc/bit_cnt[3]_i_1__0_n_0                                                                                                             | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pa/bit_flag_reg_n_0                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[0].sqrt_disp_inst_tan/opt_has_pipe.i_pipe[4].pipe_reg[4][0][0]                               | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | event_encoder_inst/cn_reg[3]_i_1_n_0                                                                                                         | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              4 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/E[0]                                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_tfs_inst/loop[2].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]                |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[5].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]             |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[11].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/hdr1_cnt[4]_i_1_n_0                                                                                                      | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]             |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[9].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]             |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[14].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[25].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[26].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[12].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[2].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]             |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[1].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]             |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]             |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                3 |              5 |         1.67 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[4].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]             |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[13].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/gsHD_encoder_sim/fea_addr2                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[6].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]             |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[7].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]             |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[24].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]            |                2 |              5 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[8].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[0]             |                1 |              5 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[0].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0] | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[0].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                3 |              6 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                1 |              6 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[12].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                4 |              6 |         1.50 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[1].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0] | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[1].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[13].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                4 |              6 |         1.50 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[2].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0] | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[2].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[24].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[11].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[25].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                3 |              6 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[14].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                4 |              6 |         1.50 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[3].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0] | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[3].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                5 |              6 |         1.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[4].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0] | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[4].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[2].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                          |                3 |              6 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[6].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0] | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[6].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[1].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                          |                3 |              6 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                          |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                4 |              6 |         1.50 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[7].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0] | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[7].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[4].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                          |                3 |              6 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[5].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0] | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[5].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[5].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                          |                4 |              6 |         1.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                4 |              6 |         1.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                          |                3 |              6 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[6].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                          |                2 |              6 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[9].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                          |                1 |              6 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[7].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                          |                3 |              6 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[8].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0] | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[8].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                3 |              6 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                3 |              6 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[8].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                          |                3 |              6 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[26].float2fix_inst0/floating_point_0_inst/inst/i_synth/sclr_i                                                         |                1 |              6 |         6.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[0].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                    |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[176][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[146][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[147][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[168][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[171][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[16][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[17][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[145][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[13][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[148][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[153][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[19][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[23][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[197][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[202][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[21][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[222][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |              8 |         1.60 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[22][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[39][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[223][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[194][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |              8 |         1.60 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[204][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[228][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[38][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[40][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[205][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[203][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[198][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[220][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[196][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[224][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[200][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[199][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[225][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[20][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[226][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[229][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[230][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[195][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[227][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[221][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[92][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[93][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[43][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[47][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[67][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[72][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[94][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[68][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[69][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[64][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[66][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[73][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[75][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[90][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[41][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[74][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[91][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[44][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[48][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[65][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[42][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[45][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[46][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[49][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[70][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[0].sqrt_disp_inst_tan/E[0]                                                                   | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[0].sqrt_disp_inst_tan/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_0[0]                             | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[71][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[95][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | acitve_learning_inst/confident_flag                                                                                                          | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[99][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[98][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[96][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[97][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | acitve_learning_inst/itemCnt[7]_i_1_n_0                                                                                                      | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | acitve_learning_inst/itemSeen[0][7]_i_1_n_0                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/s_pkt_reg[0][7]_i_1_n_0                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/s_pkt_reg[3][7]_i_1_n_0                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/s_pkt_reg[1][7]_i_1_n_0                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/s_pkt_reg[2][7]_i_1_n_0                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[201][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pa/rx_data0                                                                                                                          | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_grpr/rx_flag                                                                                                                         | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_grpr/rx_data0                                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/rx_data0                                                                                                                          | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/rx_flag                                                                                                                           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/isHeader[1][7]_i_1_n_0                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/gripper_position0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/isHeader[0][7]_i_1_n_0                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_10[0]                                                                                                             | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_11[0]                                                                                                             | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_6[0]                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_0[0]                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_7[0]                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_13[0]                                                                                                             | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_8[0]                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_12[0]                                                                                                             | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_2[0]                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg[0]                                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_1[0]                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | packet_sender_pc/p_1_in                                                                                                                      | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_3[0]                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_5[0]                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | packet_sender_gcmd_inst/p_1_in                                                                                                               | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_9[0]                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/intreg_flag_reg_4[0]                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_16[0]                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[149][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[13]0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[9]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[1]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[12]0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[18]0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[5]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[14]0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[16]0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[17]0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[3]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[10]0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[19]0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[15]0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[2]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[7]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[8]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[11]0                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[4]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[0]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader1_reg[6]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader2_reg[1]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader2_reg[5]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader2_reg[3]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader2_reg[0]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader2_reg[4]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/isHeader2_reg[2]0                                                                                                        | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[124][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[122][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[100][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[126][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[127][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[12][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[117][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[125][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[118][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg                                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[123][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[120][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[101][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[119][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[116][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[121][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[172][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[143][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[14][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[15][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[142][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |              8 |         1.60 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[177][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              8 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[178][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[152][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[179][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[18][7]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[144][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[150][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[151][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[169][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[170][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[173][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |              8 |         1.60 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[174][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_reg[175][7]_i_1_n_0                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/gsHD_encoder_sim/fea_addr1                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |              9 |         2.25 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_11[0]                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 | packet_sender_gcmd_inst/byte_idx[9]_i_1_n_0                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/inst/clk_out1 | packet_sender_pc/byte_idx[7]_i_1__0_n_0                                                                                                      | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |             10 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_7[0]                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                6 |             10 |         1.67 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_10[0]                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_9[0]                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_15[0]                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                8 |             10 |         1.25 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_0[0]                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_6[0]                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                6 |             10 |         1.67 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_2[0]                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_3[0]                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_14[0]                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_13[0]                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |             10 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_tfs_inst/loop[2].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]     |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_8[0]                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_5[0]                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             10 |         2.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_12[0]                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                7 |             10 |         1.43 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_1[0]                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pc/po_flag_reg_4[0]                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |             10 |         2.50 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/raw_cmd[4][7]_i_1_n_0                                                                                                   | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                2 |             11 |         5.50 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_cnt[7]_i_1_n_0                                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |             12 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[9].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]  |                3 |             15 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[11].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[12].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[13].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[7].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]  |                4 |             15 |         3.75 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[1].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]  |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[24].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[25].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[26].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[2].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]  |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]  |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[4].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]  |                3 |             15 |         5.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[5].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]  |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[6].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]  |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[8].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]  |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]  |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[14].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0] |                2 |             15 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[18].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[1].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid            | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[19].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[20].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[21].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[22].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[23].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[24].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[25].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[26].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[2].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid            | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid            | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[4].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid            | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[5].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid            | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[6].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid            | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[7].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid            | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[8].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid            | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[14].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/modbus_crc_inst/cmdcrc_out[10][7]_i_1_n_0                                                                               | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             16 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/modbus_crc_inst/cmdcrc_out[12][7]_i_1_n_0                                                                               | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |             16 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[9].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid            | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | uart_rx_pa/rx_flag                                                                                                                           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             16 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid            | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[13].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/modbus_crc_inst/cmdcrc_out[3][7]_i_1_n_0                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             16 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/modbus_crc_inst/cmdcrc_out[1][7]_i_1_n_0                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             16 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/modbus_crc_inst/cmdcrc_out[8][7]_i_1_n_0                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             16 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                9 |             16 |         1.78 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/modbus_crc_inst/reg3_flag                                                                                               | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |             16 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[11].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/modbus_crc_inst/cmdcrc_out[6][7]_i_1_n_0                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                3 |             17 |         5.67 |
|  clk_wiz_0_inst/inst/clk_out1 | acitve_learning_inst/minIdx                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |             18 |         4.50 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/float2fix_pdisps_inst/loop[12].float2fix_inst0/floating_point_0_inst/inst/i_synth/i_nd_to_rdy/m_axis_result_tvalid           | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |               13 |             27 |         2.08 |
|  clk_wiz_0_inst/inst/clk_out1 | slip_inference_inst/HamDis                                                                                                                   | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                4 |             30 |         7.50 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/s_pkt_flag                                                                                                               | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |                6 |             32 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[0].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |               14 |             45 |         3.21 |
|  clk_wiz_0_inst/inst/clk_out1 | control_gripper_inst/modbus_crc_inst/E[0]                                                                                                    | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |               21 |            113 |         5.38 |
|  clk_wiz_0_inst/inst/clk_out1 | slip_inference_inst/HD3_flag                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |               30 |            120 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |               84 |            200 |         2.38 |
|  clk_wiz_0_inst/inst/clk_out1 | acitve_learning_inst/dis_en3                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |               88 |            200 |         2.27 |
|  clk_wiz_0_inst/inst/clk_out1 | Preprocess_inst/square_parallel_inst/E[0]                                                                                                    | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |               81 |            288 |         3.56 |
|  clk_wiz_0_inst/inst/clk_out1 | slip_inference_inst/HD2_flag                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              209 |            450 |         2.15 |
|  clk_wiz_0_inst/inst/clk_out1 | acitve_learning_inst/dis_en2                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              153 |            500 |         3.27 |
|  clk_wiz_0_inst/inst/clk_out1 | sensor_decoder_inst/p_pkt_flag                                                                                                               | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              220 |            864 |         3.93 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q              |              175 |            915 |         5.23 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/divider_parallel_inst/div_disptan[7].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q              |              167 |            915 |         5.48 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/divider_parallel_inst/div_disptan[8].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q              |              182 |            915 |         5.03 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/divider_parallel_inst/div_disptan[6].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q              |              185 |            915 |         4.95 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q              |              158 |            915 |         5.79 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/divider_parallel_inst/div_disptan[4].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q              |              150 |            915 |         6.10 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/divider_parallel_inst/div_disptan[3].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q              |              166 |            915 |         5.51 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/divider_parallel_inst/div_disptan[2].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q              |              169 |            915 |         5.41 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              | Preprocess_inst/divider_parallel_inst/div_disptan[0].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q              |              157 |            940 |         5.99 |
|  clk_wiz_0_inst/inst/clk_out1 | acitve_learning_inst/intreg_flag                                                                                                             | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              257 |           1000 |         3.89 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[6][999]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              255 |           1000 |         3.92 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[2][999]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              251 |           1000 |         3.98 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[5][999]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              289 |           1000 |         3.46 |
|  clk_wiz_0_inst/inst/clk_out1 | slip_inference_inst/classHVs                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              211 |           1000 |         4.74 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[8][999]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              277 |           1000 |         3.61 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[4][999]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              292 |           1000 |         3.42 |
|  clk_wiz_0_inst/inst/clk_out1 | slip_inference_inst/classHVs[0][999]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              216 |           1000 |         4.63 |
|  clk_wiz_0_inst/inst/clk_out1 | slip_inference_inst/classHVs[1][999]_i_1_n_0                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              215 |           1000 |         4.65 |
|  clk_wiz_0_inst/inst/clk_out1 | acitve_learning_inst/dis_en1                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              147 |           1000 |         6.80 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[9][999]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              315 |           1000 |         3.17 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[13][999]_i_1_n_0                                                                                    | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              325 |           1000 |         3.08 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[7][999]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              273 |           1000 |         3.66 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[1][999]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              258 |           1000 |         3.88 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs                                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              347 |           1000 |         2.88 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/gsHD_encoder_sim/gsint_flag                                                                                               | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              611 |           1000 |         1.64 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[10][999]_i_1_n_0                                                                                    | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              308 |           1000 |         3.25 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/flag_reg                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              382 |           1000 |         2.62 |
|  clk_wiz_0_inst/inst/clk_out1 | event_encoder_inst/contactID0                                                                                                                | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              226 |           1000 |         4.42 |
|  clk_wiz_0_inst/inst/clk_out1 | event_encoder_inst/contactHV__0                                                                                                              | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              374 |           1000 |         2.67 |
|  clk_wiz_0_inst/inst/clk_out1 | event_encoder_inst/int_flag                                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              240 |           1000 |         4.17 |
|  clk_wiz_0_inst/inst/clk_out1 | event_encoder_inst/slipID                                                                                                                    | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              238 |           1000 |         4.20 |
|  clk_wiz_0_inst/inst/clk_out1 | event_encoder_inst/slip_done                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              320 |           1000 |         3.12 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[3][999]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              254 |           1000 |         3.94 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[12][999]_i_1_n_0                                                                                    | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              300 |           1000 |         3.33 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[11][999]_i_1_n_0                                                                                    | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              301 |           1000 |         3.32 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/gsHVs[0][999]_i_1_n_0                                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              321 |           1000 |         3.12 |
|  clk_wiz_0_inst/inst/clk_out1 | data_recorder_inst/logreg_flag                                                                                                               | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              289 |           1011 |         3.50 |
|  clk_wiz_0_inst/inst/clk_out1 | slip_inference_inst/slip_flag_reg_0[0]                                                                                                       | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              259 |           1011 |         3.90 |
|  clk_wiz_0_inst/inst/clk_out1 | slip_inference_inst/HD1_flag                                                                                                                 | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |              463 |           1500 |         3.24 |
|  clk_wiz_0_inst/inst/clk_out1 |                                                                                                                                              |                                                                                                                                                                  |              836 |           3839 |         4.59 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/tHD_encoder_sim/E[0]                                                                                                      | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |             1041 |           4000 |         3.84 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/gsHD_encoder_sim/genblk3[436].gint_HD[436][4]_i_1_n_0                                                                     | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |             2402 |           5000 |         2.08 |
|  clk_wiz_0_inst/inst/clk_out1 | gstHD_encoder_inst/gsHD_encoder_sim/sint_HD                                                                                                  | gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG                                                                                                             |             3088 |          10000 |         3.24 |
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


