// Seed: 1084888082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wor id_2;
  output wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout reg id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire _id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    `define pp_20 0
    $unsigned(32);
    ;
    SystemTFIdentifier(id_16 + 1, id_11, -1'b0);
    id_15 <= id_15 > id_17;
  end
  module_0 modCall_1 (
      id_3,
      id_17,
      id_18,
      id_3,
      id_14,
      id_14,
      id_3
  );
endmodule
