Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Xilinx2022/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Multicore_TB_behav xil_defaultlib.Multicore_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 18 is different from right argument length 8 for 'std_ulogic_vector' array [C:/Users/johnh/Desktop/IMP/IMP.srcs/sources_1/new/ISP/RGB2HSV/calculate_h.vhd:252]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package ieee.numeric_std_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture c_shift_ram_17_arch of entity xil_defaultlib.c_shift_ram_17 [c_shift_ram_17_default]
Compiling architecture rtl of entity xil_defaultlib.pixel_flow_controller [pixel_flow_controller_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mreg=0,use_mult="NONE",...]
Compiling architecture rtl of entity xil_defaultlib.calculate_min_max [calculate_min_max_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.inverse_value_rom
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,8)(1,6)(1,6)(0,47)(0,...]
Compiling architecture rtl of entity xil_defaultlib.calculate_s [calculate_s_default]
Compiling architecture rtl of entity xil_defaultlib.calculate_h [calculate_h_default]
Compiling module xil_defaultlib.RGB2HSV_Top
Compiling architecture behavioral of entity xil_defaultlib.input_pixel_flow_controller [input_pixel_flow_controller_defa...]
Compiling architecture behavioral of entity xil_defaultlib.back_calculate_d [back_calculate_d_default]
Compiling architecture behavioral of entity xil_defaultlib.back_calculate_c_m [back_calculate_c_m_default]
Compiling architecture behavioral of entity xil_defaultlib.back_calculate_i [back_calculate_i_default]
Compiling architecture behavioral of entity xil_defaultlib.generate_rgb_out [generate_rgb_out_default]
Compiling module xil_defaultlib.HSV2RGB_Top
Compiling module xil_defaultlib.ISPCore
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_gray
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_gray__2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_single
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_single_...
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.DMUX
Compiling module xil_defaultlib.PriorityEncoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ISP_Top(NUM_CORES=15)
Compiling architecture sim of entity xil_defaultlib.multicore_tb
Built simulation snapshot Multicore_TB_behav
