
plants_board_stm2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065c4  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  0800679c  0800679c  0000779c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006940  08006940  0000808c  2**0
                  CONTENTS
  4 .ARM          00000008  08006940  08006940  00007940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006948  08006948  0000808c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006948  08006948  00007948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800694c  0800694c  0000794c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08006950  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  2000008c  080069dc  0000808c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003f4  080069dc  000083f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000174bc  00000000  00000000  000080bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cbb  00000000  00000000  0001f578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001150  00000000  00000000  00022238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d3d  00000000  00000000  00023388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000230d0  00000000  00000000  000240c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011714  00000000  00000000  00047195  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7a92  00000000  00000000  000588a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013033b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005384  00000000  00000000  00130380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00135704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000008c 	.word	0x2000008c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006784 	.word	0x08006784

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000090 	.word	0x20000090
 8000214:	08006784 	.word	0x08006784

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <_ZN7SCServoC1EP20__UART_HandleTypeDef>:
#include <SCServo.h>

SCServo::SCServo (UART_HandleTypeDef *huart) : huart_(huart)
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	6039      	str	r1, [r7, #0]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	683a      	ldr	r2, [r7, #0]
 8000516:	601a      	str	r2, [r3, #0]
{
}
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	4618      	mov	r0, r3
 800051c:	370c      	adds	r7, #12
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr

08000526 <_ZN7SCServo6PrintfEh>:

void SCServo::Printf(u8 reg)
{
 8000526:	b580      	push	{r7, lr}
 8000528:	b084      	sub	sp, #16
 800052a:	af00      	add	r7, sp, #0
 800052c:	6078      	str	r0, [r7, #4]
 800052e:	460b      	mov	r3, r1
 8000530:	70fb      	strb	r3, [r7, #3]
    HAL_UART_Transmit(huart_, &reg, 1, 10);
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	6818      	ldr	r0, [r3, #0]
 8000536:	1cf9      	adds	r1, r7, #3
 8000538:	230a      	movs	r3, #10
 800053a:	2201      	movs	r2, #1
 800053c:	f004 fc7c 	bl	8004e38 <HAL_UART_Transmit>
    uint8_t data;
    HAL_UART_Receive(huart_, &data, 1, 10); // Cause we receive sent bytes (single wire)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	6818      	ldr	r0, [r3, #0]
 8000544:	f107 010f 	add.w	r1, r7, #15
 8000548:	230a      	movs	r3, #10
 800054a:	2201      	movs	r2, #1
 800054c:	f004 fd02 	bl	8004f54 <HAL_UART_Receive>
}
 8000550:	bf00      	nop
 8000552:	3710      	adds	r7, #16
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}

08000558 <_ZN7SCServo12fflushRevBufEv>:

void SCServo::fflushRevBuf(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b084      	sub	sp, #16
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
	uint8_t data;
	while(HAL_UART_Receive(huart_, &data, 1, 0)==HAL_OK);
 8000560:	bf00      	nop
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	6818      	ldr	r0, [r3, #0]
 8000566:	f107 010f 	add.w	r1, r7, #15
 800056a:	2300      	movs	r3, #0
 800056c:	2201      	movs	r2, #1
 800056e:	f004 fcf1 	bl	8004f54 <HAL_UART_Receive>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	bf0c      	ite	eq
 8000578:	2301      	moveq	r3, #1
 800057a:	2300      	movne	r3, #0
 800057c:	b2db      	uxtb	r3, r3
 800057e:	2b00      	cmp	r3, #0
 8000580:	d1ef      	bne.n	8000562 <_ZN7SCServo12fflushRevBufEv+0xa>
    return;
 8000582:	bf00      	nop
}
 8000584:	3710      	adds	r7, #16
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <_ZN7SCServo8WritePosEhiih>:
        return ReadBuf(6);
    return 0;
}

int SCServo::WritePos(u8 ID, int position, int velocity, u8 ReturnLevel)
{
 800058a:	b580      	push	{r7, lr}
 800058c:	b086      	sub	sp, #24
 800058e:	af00      	add	r7, sp, #0
 8000590:	60f8      	str	r0, [r7, #12]
 8000592:	607a      	str	r2, [r7, #4]
 8000594:	603b      	str	r3, [r7, #0]
 8000596:	460b      	mov	r3, r1
 8000598:	72fb      	strb	r3, [r7, #11]
    int messageLength = 7;
 800059a:	2307      	movs	r3, #7
 800059c:	617b      	str	r3, [r7, #20]
    u8 posL = position>>8;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	121b      	asrs	r3, r3, #8
 80005a2:	74fb      	strb	r3, [r7, #19]
    u8 posH = position&0xff;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	74bb      	strb	r3, [r7, #18]
    u8 velL = velocity>>8;
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	121b      	asrs	r3, r3, #8
 80005ac:	747b      	strb	r3, [r7, #17]
    u8 velH = velocity&0xff;
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	743b      	strb	r3, [r7, #16]

    fflushRevBuf();
 80005b2:	68f8      	ldr	r0, [r7, #12]
 80005b4:	f7ff ffd0 	bl	8000558 <_ZN7SCServo12fflushRevBufEv>
    Printf(startByte);
 80005b8:	21ff      	movs	r1, #255	@ 0xff
 80005ba:	68f8      	ldr	r0, [r7, #12]
 80005bc:	f7ff ffb3 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(startByte);
 80005c0:	21ff      	movs	r1, #255	@ 0xff
 80005c2:	68f8      	ldr	r0, [r7, #12]
 80005c4:	f7ff ffaf 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(ID);
 80005c8:	7afb      	ldrb	r3, [r7, #11]
 80005ca:	4619      	mov	r1, r3
 80005cc:	68f8      	ldr	r0, [r7, #12]
 80005ce:	f7ff ffaa 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(messageLength);
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	4619      	mov	r1, r3
 80005d8:	68f8      	ldr	r0, [r7, #12]
 80005da:	f7ff ffa4 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(INST_WRITE);
 80005de:	2103      	movs	r1, #3
 80005e0:	68f8      	ldr	r0, [r7, #12]
 80005e2:	f7ff ffa0 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(P_GOAL_POSITION_L);
 80005e6:	212a      	movs	r1, #42	@ 0x2a
 80005e8:	68f8      	ldr	r0, [r7, #12]
 80005ea:	f7ff ff9c 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(posL);
 80005ee:	7cfb      	ldrb	r3, [r7, #19]
 80005f0:	4619      	mov	r1, r3
 80005f2:	68f8      	ldr	r0, [r7, #12]
 80005f4:	f7ff ff97 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(posH);
 80005f8:	7cbb      	ldrb	r3, [r7, #18]
 80005fa:	4619      	mov	r1, r3
 80005fc:	68f8      	ldr	r0, [r7, #12]
 80005fe:	f7ff ff92 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(velL);
 8000602:	7c7b      	ldrb	r3, [r7, #17]
 8000604:	4619      	mov	r1, r3
 8000606:	68f8      	ldr	r0, [r7, #12]
 8000608:	f7ff ff8d 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(velH);
 800060c:	7c3b      	ldrb	r3, [r7, #16]
 800060e:	4619      	mov	r1, r3
 8000610:	68f8      	ldr	r0, [r7, #12]
 8000612:	f7ff ff88 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf((~(ID + messageLength + INST_WRITE + P_GOAL_POSITION_L + posL + posH + velL + velH))&0xFF);
 8000616:	697b      	ldr	r3, [r7, #20]
 8000618:	b2da      	uxtb	r2, r3
 800061a:	7afb      	ldrb	r3, [r7, #11]
 800061c:	4413      	add	r3, r2
 800061e:	b2da      	uxtb	r2, r3
 8000620:	7cfb      	ldrb	r3, [r7, #19]
 8000622:	4413      	add	r3, r2
 8000624:	b2da      	uxtb	r2, r3
 8000626:	7cbb      	ldrb	r3, [r7, #18]
 8000628:	4413      	add	r3, r2
 800062a:	b2da      	uxtb	r2, r3
 800062c:	7c7b      	ldrb	r3, [r7, #17]
 800062e:	4413      	add	r3, r2
 8000630:	b2da      	uxtb	r2, r3
 8000632:	7c3b      	ldrb	r3, [r7, #16]
 8000634:	4413      	add	r3, r2
 8000636:	b2da      	uxtb	r2, r3
 8000638:	f06f 032d 	mvn.w	r3, #45	@ 0x2d
 800063c:	1a9b      	subs	r3, r3, r2
 800063e:	b2db      	uxtb	r3, r3
 8000640:	4619      	mov	r1, r3
 8000642:	68f8      	ldr	r0, [r7, #12]
 8000644:	f7ff ff6f 	bl	8000526 <_ZN7SCServo6PrintfEh>
    if(ID != 16 && ReturnLevel==2)
 8000648:	7afb      	ldrb	r3, [r7, #11]
 800064a:	2b10      	cmp	r3, #16
 800064c:	d00a      	beq.n	8000664 <_ZN7SCServo8WritePosEhiih+0xda>
 800064e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000652:	2b02      	cmp	r3, #2
 8000654:	d106      	bne.n	8000664 <_ZN7SCServo8WritePosEhiih+0xda>
        return ReadBuf(6);
 8000656:	2200      	movs	r2, #0
 8000658:	2106      	movs	r1, #6
 800065a:	68f8      	ldr	r0, [r7, #12]
 800065c:	f000 f807 	bl	800066e <_ZN7SCServo7ReadBufEtPh>
 8000660:	4603      	mov	r3, r0
 8000662:	e000      	b.n	8000666 <_ZN7SCServo8WritePosEhiih+0xdc>
    return 0;
 8000664:	2300      	movs	r3, #0
}
 8000666:	4618      	mov	r0, r3
 8000668:	3718      	adds	r7, #24
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}

0800066e <_ZN7SCServo7ReadBufEtPh>:
    Printf(INST_ACTION);
    Printf((~(ID + messageLength + INST_ACTION))&0xFF);
}

int SCServo::ReadBuf(u16 len, u8 *buf)
{
 800066e:	b580      	push	{r7, lr}
 8000670:	b086      	sub	sp, #24
 8000672:	af00      	add	r7, sp, #0
 8000674:	60f8      	str	r0, [r7, #12]
 8000676:	460b      	mov	r3, r1
 8000678:	607a      	str	r2, [r7, #4]
 800067a:	817b      	strh	r3, [r7, #10]
	int ret = HAL_UART_Receive(huart_, buf, len, 1000);
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	6818      	ldr	r0, [r3, #0]
 8000680:	897a      	ldrh	r2, [r7, #10]
 8000682:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000686:	6879      	ldr	r1, [r7, #4]
 8000688:	f004 fc64 	bl	8004f54 <HAL_UART_Receive>
 800068c:	4603      	mov	r3, r0
 800068e:	617b      	str	r3, [r7, #20]
    if(ret==HAL_OK) {
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d101      	bne.n	800069a <_ZN7SCServo7ReadBufEtPh+0x2c>
    	return len;
 8000696:	897b      	ldrh	r3, [r7, #10]
 8000698:	e001      	b.n	800069e <_ZN7SCServo7ReadBufEtPh+0x30>
    }
    return -1;
 800069a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff

}
 800069e:	4618      	mov	r0, r3
 80006a0:	3718      	adds	r7, #24
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}

080006a6 <_ZN7SCServo15WriteLimitAngleEhiih>:
        return ReadBuf(6);
    return 0;
}

int SCServo::WriteLimitAngle(u8 ID, int MinAngel, int MaxAngle, u8 ReturnLevel)
{
 80006a6:	b580      	push	{r7, lr}
 80006a8:	b086      	sub	sp, #24
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	60f8      	str	r0, [r7, #12]
 80006ae:	607a      	str	r2, [r7, #4]
 80006b0:	603b      	str	r3, [r7, #0]
 80006b2:	460b      	mov	r3, r1
 80006b4:	72fb      	strb	r3, [r7, #11]
    int messageLength = 7;
 80006b6:	2307      	movs	r3, #7
 80006b8:	617b      	str	r3, [r7, #20]
    u8 MinAL = MinAngel>>8;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	121b      	asrs	r3, r3, #8
 80006be:	74fb      	strb	r3, [r7, #19]
    u8 MinAH = MinAngel&0xff;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	74bb      	strb	r3, [r7, #18]
    u8 MaxAL = MaxAngle>>8;
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	121b      	asrs	r3, r3, #8
 80006c8:	747b      	strb	r3, [r7, #17]
    u8 MaxAH = MaxAngle&0xff;
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	743b      	strb	r3, [r7, #16]

    fflushRevBuf();
 80006ce:	68f8      	ldr	r0, [r7, #12]
 80006d0:	f7ff ff42 	bl	8000558 <_ZN7SCServo12fflushRevBufEv>
    Printf(startByte);
 80006d4:	21ff      	movs	r1, #255	@ 0xff
 80006d6:	68f8      	ldr	r0, [r7, #12]
 80006d8:	f7ff ff25 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(startByte);
 80006dc:	21ff      	movs	r1, #255	@ 0xff
 80006de:	68f8      	ldr	r0, [r7, #12]
 80006e0:	f7ff ff21 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(ID);
 80006e4:	7afb      	ldrb	r3, [r7, #11]
 80006e6:	4619      	mov	r1, r3
 80006e8:	68f8      	ldr	r0, [r7, #12]
 80006ea:	f7ff ff1c 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(messageLength);
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	4619      	mov	r1, r3
 80006f4:	68f8      	ldr	r0, [r7, #12]
 80006f6:	f7ff ff16 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(INST_WRITE);
 80006fa:	2103      	movs	r1, #3
 80006fc:	68f8      	ldr	r0, [r7, #12]
 80006fe:	f7ff ff12 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(P_MIN_ANGLE_LIMIT_L);
 8000702:	2109      	movs	r1, #9
 8000704:	68f8      	ldr	r0, [r7, #12]
 8000706:	f7ff ff0e 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(MinAL);
 800070a:	7cfb      	ldrb	r3, [r7, #19]
 800070c:	4619      	mov	r1, r3
 800070e:	68f8      	ldr	r0, [r7, #12]
 8000710:	f7ff ff09 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(MinAH);
 8000714:	7cbb      	ldrb	r3, [r7, #18]
 8000716:	4619      	mov	r1, r3
 8000718:	68f8      	ldr	r0, [r7, #12]
 800071a:	f7ff ff04 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(MaxAL);
 800071e:	7c7b      	ldrb	r3, [r7, #17]
 8000720:	4619      	mov	r1, r3
 8000722:	68f8      	ldr	r0, [r7, #12]
 8000724:	f7ff feff 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(MaxAH);
 8000728:	7c3b      	ldrb	r3, [r7, #16]
 800072a:	4619      	mov	r1, r3
 800072c:	68f8      	ldr	r0, [r7, #12]
 800072e:	f7ff fefa 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf((~(ID + messageLength + INST_WRITE + P_MIN_ANGLE_LIMIT_L + MinAL + MinAH + MaxAL + MaxAH))&0xFF);
 8000732:	697b      	ldr	r3, [r7, #20]
 8000734:	b2da      	uxtb	r2, r3
 8000736:	7afb      	ldrb	r3, [r7, #11]
 8000738:	4413      	add	r3, r2
 800073a:	b2da      	uxtb	r2, r3
 800073c:	7cfb      	ldrb	r3, [r7, #19]
 800073e:	4413      	add	r3, r2
 8000740:	b2da      	uxtb	r2, r3
 8000742:	7cbb      	ldrb	r3, [r7, #18]
 8000744:	4413      	add	r3, r2
 8000746:	b2da      	uxtb	r2, r3
 8000748:	7c7b      	ldrb	r3, [r7, #17]
 800074a:	4413      	add	r3, r2
 800074c:	b2da      	uxtb	r2, r3
 800074e:	7c3b      	ldrb	r3, [r7, #16]
 8000750:	4413      	add	r3, r2
 8000752:	b2da      	uxtb	r2, r3
 8000754:	f06f 030c 	mvn.w	r3, #12
 8000758:	1a9b      	subs	r3, r3, r2
 800075a:	b2db      	uxtb	r3, r3
 800075c:	4619      	mov	r1, r3
 800075e:	68f8      	ldr	r0, [r7, #12]
 8000760:	f7ff fee1 	bl	8000526 <_ZN7SCServo6PrintfEh>
    if(ID != 16 && ReturnLevel==2)
 8000764:	7afb      	ldrb	r3, [r7, #11]
 8000766:	2b10      	cmp	r3, #16
 8000768:	d00a      	beq.n	8000780 <_ZN7SCServo15WriteLimitAngleEhiih+0xda>
 800076a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800076e:	2b02      	cmp	r3, #2
 8000770:	d106      	bne.n	8000780 <_ZN7SCServo15WriteLimitAngleEhiih+0xda>
        return ReadBuf(6);
 8000772:	2200      	movs	r2, #0
 8000774:	2106      	movs	r1, #6
 8000776:	68f8      	ldr	r0, [r7, #12]
 8000778:	f7ff ff79 	bl	800066e <_ZN7SCServo7ReadBufEtPh>
 800077c:	4603      	mov	r3, r0
 800077e:	e000      	b.n	8000782 <_ZN7SCServo15WriteLimitAngleEhiih+0xdc>
    return 0;
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3718      	adds	r7, #24
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}

0800078a <_ZN7SCServo16WriteLimitTroqueEhih>:

int SCServo::WriteLimitTroque(u8 ID, int MaxTroque, u8 ReturnLevel)
{
 800078a:	b580      	push	{r7, lr}
 800078c:	b086      	sub	sp, #24
 800078e:	af00      	add	r7, sp, #0
 8000790:	60f8      	str	r0, [r7, #12]
 8000792:	607a      	str	r2, [r7, #4]
 8000794:	461a      	mov	r2, r3
 8000796:	460b      	mov	r3, r1
 8000798:	72fb      	strb	r3, [r7, #11]
 800079a:	4613      	mov	r3, r2
 800079c:	72bb      	strb	r3, [r7, #10]
    int messageLength = 5;
 800079e:	2305      	movs	r3, #5
 80007a0:	617b      	str	r3, [r7, #20]
    u8 MaxTL = MaxTroque>>8;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	121b      	asrs	r3, r3, #8
 80007a6:	74fb      	strb	r3, [r7, #19]
    u8 MaxTH = MaxTroque&0xff;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	74bb      	strb	r3, [r7, #18]

    fflushRevBuf();
 80007ac:	68f8      	ldr	r0, [r7, #12]
 80007ae:	f7ff fed3 	bl	8000558 <_ZN7SCServo12fflushRevBufEv>
    Printf(startByte);
 80007b2:	21ff      	movs	r1, #255	@ 0xff
 80007b4:	68f8      	ldr	r0, [r7, #12]
 80007b6:	f7ff feb6 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(startByte);
 80007ba:	21ff      	movs	r1, #255	@ 0xff
 80007bc:	68f8      	ldr	r0, [r7, #12]
 80007be:	f7ff feb2 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(ID);
 80007c2:	7afb      	ldrb	r3, [r7, #11]
 80007c4:	4619      	mov	r1, r3
 80007c6:	68f8      	ldr	r0, [r7, #12]
 80007c8:	f7ff fead 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(messageLength);
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	4619      	mov	r1, r3
 80007d2:	68f8      	ldr	r0, [r7, #12]
 80007d4:	f7ff fea7 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(INST_WRITE);
 80007d8:	2103      	movs	r1, #3
 80007da:	68f8      	ldr	r0, [r7, #12]
 80007dc:	f7ff fea3 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(P_MAX_TORQUE_L);
 80007e0:	2110      	movs	r1, #16
 80007e2:	68f8      	ldr	r0, [r7, #12]
 80007e4:	f7ff fe9f 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(MaxTL);
 80007e8:	7cfb      	ldrb	r3, [r7, #19]
 80007ea:	4619      	mov	r1, r3
 80007ec:	68f8      	ldr	r0, [r7, #12]
 80007ee:	f7ff fe9a 	bl	8000526 <_ZN7SCServo6PrintfEh>
    Printf(MaxTH);
 80007f2:	7cbb      	ldrb	r3, [r7, #18]
 80007f4:	4619      	mov	r1, r3
 80007f6:	68f8      	ldr	r0, [r7, #12]
 80007f8:	f7ff fe95 	bl	8000526 <_ZN7SCServo6PrintfEh>

    Printf((~(ID + messageLength + INST_WRITE + P_MAX_TORQUE_L + MaxTL + MaxTH))&0xFF);
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	7afb      	ldrb	r3, [r7, #11]
 8000802:	4413      	add	r3, r2
 8000804:	b2da      	uxtb	r2, r3
 8000806:	7cfb      	ldrb	r3, [r7, #19]
 8000808:	4413      	add	r3, r2
 800080a:	b2da      	uxtb	r2, r3
 800080c:	7cbb      	ldrb	r3, [r7, #18]
 800080e:	4413      	add	r3, r2
 8000810:	b2da      	uxtb	r2, r3
 8000812:	f06f 0313 	mvn.w	r3, #19
 8000816:	1a9b      	subs	r3, r3, r2
 8000818:	b2db      	uxtb	r3, r3
 800081a:	4619      	mov	r1, r3
 800081c:	68f8      	ldr	r0, [r7, #12]
 800081e:	f7ff fe82 	bl	8000526 <_ZN7SCServo6PrintfEh>
    if(ID != 16 && ReturnLevel==2)
 8000822:	7afb      	ldrb	r3, [r7, #11]
 8000824:	2b10      	cmp	r3, #16
 8000826:	d009      	beq.n	800083c <_ZN7SCServo16WriteLimitTroqueEhih+0xb2>
 8000828:	7abb      	ldrb	r3, [r7, #10]
 800082a:	2b02      	cmp	r3, #2
 800082c:	d106      	bne.n	800083c <_ZN7SCServo16WriteLimitTroqueEhih+0xb2>
        return ReadBuf(6);
 800082e:	2200      	movs	r2, #0
 8000830:	2106      	movs	r1, #6
 8000832:	68f8      	ldr	r0, [r7, #12]
 8000834:	f7ff ff1b 	bl	800066e <_ZN7SCServo7ReadBufEtPh>
 8000838:	4603      	mov	r3, r0
 800083a:	e000      	b.n	800083e <_ZN7SCServo16WriteLimitTroqueEhih+0xb4>
    return 0;
 800083c:	2300      	movs	r3, #0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3718      	adds	r7, #24
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8000846:	b480      	push	{r7}
 8000848:	b083      	sub	sp, #12
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
 800084e:	6039      	str	r1, [r7, #0]
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	4618      	mov	r0, r3
 8000854:	370c      	adds	r7, #12
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
	...

08000860 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
extern "C"
{
int _write(int file, char *ptr, int len)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af00      	add	r7, sp, #0
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	60b9      	str	r1, [r7, #8]
 800086a:	607a      	str	r2, [r7, #4]
   for (int DataIdx = 0; DataIdx < len; DataIdx++)
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
 8000870:	e00b      	b.n	800088a <_write+0x2a>
//        ITM_SendChar(*ptr++);
   	HAL_UART_Transmit(&huart2, (uint8_t*)ptr++, 1, HAL_MAX_DELAY);
 8000872:	68b9      	ldr	r1, [r7, #8]
 8000874:	1c4b      	adds	r3, r1, #1
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800087c:	2201      	movs	r2, #1
 800087e:	4807      	ldr	r0, [pc, #28]	@ (800089c <_write+0x3c>)
 8000880:	f004 fada 	bl	8004e38 <HAL_UART_Transmit>
   for (int DataIdx = 0; DataIdx < len; DataIdx++)
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	3301      	adds	r3, #1
 8000888:	617b      	str	r3, [r7, #20]
 800088a:	697a      	ldr	r2, [r7, #20]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	429a      	cmp	r2, r3
 8000890:	dbef      	blt.n	8000872 <_write+0x12>
   return len;
 8000892:	687b      	ldr	r3, [r7, #4]
}
 8000894:	4618      	mov	r0, r3
 8000896:	3718      	adds	r7, #24
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	20000208 	.word	0x20000208

080008a0 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f000 fc29 	bl	8001100 <_ZNSaIiED1Ev>
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4618      	mov	r0, r3
 80008b2:	3708      	adds	r7, #8
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <_Z15go_to_waypointsv>:
        //	  HAL_Delay(10);

    }
}

void go_to_waypoints() {
 80008b8:	b590      	push	{r4, r7, lr}
 80008ba:	b0dd      	sub	sp, #372	@ 0x174
 80008bc:	af02      	add	r7, sp, #8

    SCServo servos = SCServo(&huart1);
 80008be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008c2:	49c6      	ldr	r1, [pc, #792]	@ (8000bdc <_Z15go_to_waypointsv+0x324>)
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff fe1f 	bl	8000508 <_ZN7SCServoC1EP20__UART_HandleTypeDef>

    int pos_servos[3];

    for (int i = 0; i < 3; i++) {
 80008ca:	2300      	movs	r3, #0
 80008cc:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 80008d0:	e01a      	b.n	8000908 <_Z15go_to_waypointsv+0x50>
        servos.WriteLimitAngle(ids_servos[i], lower_limit[i], upper_limit[i]);
 80008d2:	4ac3      	ldr	r2, [pc, #780]	@ (8000be0 <_Z15go_to_waypointsv+0x328>)
 80008d4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80008d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008dc:	b2d9      	uxtb	r1, r3
 80008de:	4ac1      	ldr	r2, [pc, #772]	@ (8000be4 <_Z15go_to_waypointsv+0x32c>)
 80008e0:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80008e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008e8:	48bf      	ldr	r0, [pc, #764]	@ (8000be8 <_Z15go_to_waypointsv+0x330>)
 80008ea:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80008ee:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80008f2:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 80008f6:	2401      	movs	r4, #1
 80008f8:	9400      	str	r4, [sp, #0]
 80008fa:	f7ff fed4 	bl	80006a6 <_ZN7SCServo15WriteLimitAngleEhiih>
    for (int i = 0; i < 3; i++) {
 80008fe:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8000902:	3301      	adds	r3, #1
 8000904:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8000908:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800090c:	2b02      	cmp	r3, #2
 800090e:	dde0      	ble.n	80008d2 <_Z15go_to_waypointsv+0x1a>
    }

    HAL_Delay(200);
 8000910:	20c8      	movs	r0, #200	@ 0xc8
 8000912:	f001 fe47 	bl	80025a4 <HAL_Delay>
            std::vector<int>{754, 453, 581, 500},
            std::vector<int>{441, 719, 695, 500}, // POSE
            std::vector<int>{441, 719, 780, 200}, // DEPOSE
            std::vector<int>{649, 719, 762, 500}, // DRESSE
            std::vector<int>{649, 202, 206, 500}, // PRE HOME
    };
 8000916:	4bb5      	ldr	r3, [pc, #724]	@ (8000bec <_Z15go_to_waypointsv+0x334>)
 8000918:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 800091c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800091e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000922:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000926:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800092a:	2304      	movs	r3, #4
 800092c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000930:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000934:	4618      	mov	r0, r3
 8000936:	f000 fbd7 	bl	80010e8 <_ZNSaIiEC1Ev>
 800093a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800093e:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8000942:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8000946:	ca06      	ldmia	r2, {r1, r2}
 8000948:	f000 fbe6 	bl	8001118 <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 800094c:	4ba8      	ldr	r3, [pc, #672]	@ (8000bf0 <_Z15go_to_waypointsv+0x338>)
 800094e:	f107 04ac 	add.w	r4, r7, #172	@ 0xac
 8000952:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000954:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000958:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800095c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8000960:	2304      	movs	r3, #4
 8000962:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000966:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800096a:	4618      	mov	r0, r3
 800096c:	f000 fbbc 	bl	80010e8 <_ZNSaIiEC1Ev>
 8000970:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 8000974:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000978:	f103 000c 	add.w	r0, r3, #12
 800097c:	4613      	mov	r3, r2
 800097e:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 8000982:	ca06      	ldmia	r2, {r1, r2}
 8000984:	f000 fbc8 	bl	8001118 <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 8000988:	4b9a      	ldr	r3, [pc, #616]	@ (8000bf4 <_Z15go_to_waypointsv+0x33c>)
 800098a:	f107 04c8 	add.w	r4, r7, #200	@ 0xc8
 800098e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000990:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000994:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8000998:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800099c:	2304      	movs	r3, #4
 800099e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80009a2:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80009a6:	4618      	mov	r0, r3
 80009a8:	f000 fb9e 	bl	80010e8 <_ZNSaIiEC1Ev>
 80009ac:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 80009b0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80009b4:	f103 0018 	add.w	r0, r3, #24
 80009b8:	4613      	mov	r3, r2
 80009ba:	f107 02c0 	add.w	r2, r7, #192	@ 0xc0
 80009be:	ca06      	ldmia	r2, {r1, r2}
 80009c0:	f000 fbaa 	bl	8001118 <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 80009c4:	4b8c      	ldr	r3, [pc, #560]	@ (8000bf8 <_Z15go_to_waypointsv+0x340>)
 80009c6:	f107 04e4 	add.w	r4, r7, #228	@ 0xe4
 80009ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80009d0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80009d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80009d8:	2304      	movs	r3, #4
 80009da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80009de:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80009e2:	4618      	mov	r0, r3
 80009e4:	f000 fb80 	bl	80010e8 <_ZNSaIiEC1Ev>
 80009e8:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 80009ec:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80009f0:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80009f4:	4613      	mov	r3, r2
 80009f6:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 80009fa:	ca06      	ldmia	r2, {r1, r2}
 80009fc:	f000 fb8c 	bl	8001118 <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 8000a00:	4b7e      	ldr	r3, [pc, #504]	@ (8000bfc <_Z15go_to_waypointsv+0x344>)
 8000a02:	f507 7480 	add.w	r4, r7, #256	@ 0x100
 8000a06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000a0c:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000a10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000a14:	2304      	movs	r3, #4
 8000a16:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000a1a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 fb62 	bl	80010e8 <_ZNSaIiEC1Ev>
 8000a24:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000a28:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000a2c:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8000a30:	4613      	mov	r3, r2
 8000a32:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 8000a36:	ca06      	ldmia	r2, {r1, r2}
 8000a38:	f000 fb6e 	bl	8001118 <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 8000a3c:	4b70      	ldr	r3, [pc, #448]	@ (8000c00 <_Z15go_to_waypointsv+0x348>)
 8000a3e:	f507 748e 	add.w	r4, r7, #284	@ 0x11c
 8000a42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000a48:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000a4c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000a50:	2304      	movs	r3, #4
 8000a52:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000a56:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f000 fb44 	bl	80010e8 <_ZNSaIiEC1Ev>
 8000a60:	f507 7296 	add.w	r2, r7, #300	@ 0x12c
 8000a64:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000a68:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000a72:	ca06      	ldmia	r2, {r1, r2}
 8000a74:	f000 fb50 	bl	8001118 <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 8000a78:	4b62      	ldr	r3, [pc, #392]	@ (8000c04 <_Z15go_to_waypointsv+0x34c>)
 8000a7a:	f507 749c 	add.w	r4, r7, #312	@ 0x138
 8000a7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000a84:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000a88:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8000a8c:	2304      	movs	r3, #4
 8000a8e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8000a92:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000a96:	4618      	mov	r0, r3
 8000a98:	f000 fb26 	bl	80010e8 <_ZNSaIiEC1Ev>
 8000a9c:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000aa0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000aa4:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000aa8:	4613      	mov	r3, r2
 8000aaa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8000aae:	ca06      	ldmia	r2, {r1, r2}
 8000ab0:	f000 fb32 	bl	8001118 <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 8000ab4:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000ab8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000abc:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000ac6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000aca:	2207      	movs	r2, #7
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f000 fb75 	bl	80011c2 <_ZNSaISt6vectorIiSaIiEEEC1Ev>
 8000ad8:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8000adc:	f507 72b4 	add.w	r2, r7, #360	@ 0x168
 8000ae0:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8000ae4:	f107 0010 	add.w	r0, r7, #16
 8000ae8:	ca06      	ldmia	r2, {r1, r2}
 8000aea:	f000 fb82 	bl	80011f2 <_ZNSt6vectorIS_IiSaIiEESaIS1_EEC1ESt16initializer_listIS1_ERKS2_>
 8000aee:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8000af2:	4618      	mov	r0, r3
 8000af4:	f000 fb71 	bl	80011da <_ZNSaISt6vectorIiSaIiEEED1Ev>
 8000af8:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8000afc:	3454      	adds	r4, #84	@ 0x54
 8000afe:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000b02:	429c      	cmp	r4, r3
 8000b04:	d004      	beq.n	8000b10 <_Z15go_to_waypointsv+0x258>
 8000b06:	3c0c      	subs	r4, #12
 8000b08:	4620      	mov	r0, r4
 8000b0a:	f000 fb26 	bl	800115a <_ZNSt6vectorIiSaIiEED1Ev>
 8000b0e:	e7f6      	b.n	8000afe <_Z15go_to_waypointsv+0x246>
 8000b10:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000b14:	4618      	mov	r0, r3
 8000b16:	f000 faf3 	bl	8001100 <_ZNSaIiED1Ev>
 8000b1a:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f000 faee 	bl	8001100 <_ZNSaIiED1Ev>
 8000b24:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f000 fae9 	bl	8001100 <_ZNSaIiED1Ev>
 8000b2e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8000b32:	4618      	mov	r0, r3
 8000b34:	f000 fae4 	bl	8001100 <_ZNSaIiED1Ev>
 8000b38:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f000 fadf 	bl	8001100 <_ZNSaIiED1Ev>
 8000b42:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 fada 	bl	8001100 <_ZNSaIiED1Ev>
 8000b4c:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000b50:	4618      	mov	r0, r3
 8000b52:	f000 fad5 	bl	8001100 <_ZNSaIiED1Ev>
//            std::vector<int>{441, 719, 762, 2000}, // DEPOSE
//            std::vector<int>{649, 719, 762, 2000}, // DRESSE
//            std::vector<int>{649, 202, 206, 2000}, // PRE HOME

    // Limit torque to 200
    for (int i = 0; i < 3; i++) {
 8000b56:	2300      	movs	r3, #0
 8000b58:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8000b5c:	e011      	b.n	8000b82 <_Z15go_to_waypointsv+0x2ca>
        servos.WriteLimitTroque(ids_servos[i], 600);
 8000b5e:	4a20      	ldr	r2, [pc, #128]	@ (8000be0 <_Z15go_to_waypointsv+0x328>)
 8000b60:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8000b64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b68:	b2d9      	uxtb	r1, r3
 8000b6a:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8000b6e:	2301      	movs	r3, #1
 8000b70:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000b74:	f7ff fe09 	bl	800078a <_ZN7SCServo16WriteLimitTroqueEhih>
    for (int i = 0; i < 3; i++) {
 8000b78:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8000b82:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8000b86:	2b02      	cmp	r3, #2
 8000b88:	dde9      	ble.n	8000b5e <_Z15go_to_waypointsv+0x2a6>
    }

    HAL_Delay(500);
 8000b8a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b8e:	f001 fd09 	bl	80025a4 <HAL_Delay>


    while(1) {

        for (int i = 0; i < waypoints.size(); i++) {
 8000b92:	2300      	movs	r3, #0
 8000b94:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8000b98:	e079      	b.n	8000c8e <_Z15go_to_waypointsv+0x3d6>
            std::vector<int> waypoint = waypoints[i];
 8000b9a:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8000b9e:	f107 0310 	add.w	r3, r7, #16
 8000ba2:	4611      	mov	r1, r2
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f000 fb5b 	bl	8001260 <_ZNSt6vectorIS_IiSaIiEESaIS1_EEixEj>
 8000baa:	4602      	mov	r2, r0
 8000bac:	1d3b      	adds	r3, r7, #4
 8000bae:	4611      	mov	r1, r2
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 fb68 	bl	8001286 <_ZNSt6vectorIiSaIiEEC1ERKS1_>

            // send goal repeatedly for the amount of time specified in the waypoint
            int time = waypoint[3];
 8000bb6:	1d3b      	adds	r3, r7, #4
 8000bb8:	2103      	movs	r1, #3
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f000 fba0 	bl	8001300 <_ZNSt6vectorIiSaIiEEixEj>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
            int start_time = HAL_GetTick();
 8000bc8:	f001 fce0 	bl	800258c <HAL_GetTick>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
            while (HAL_GetTick() - start_time < time) {
 8000bd2:	e03d      	b.n	8000c50 <_Z15go_to_waypointsv+0x398>
                for (int i = 0; i < 3; i++) {
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8000bda:	e032      	b.n	8000c42 <_Z15go_to_waypointsv+0x38a>
 8000bdc:	20000174 	.word	0x20000174
 8000be0:	20000000 	.word	0x20000000
 8000be4:	2000000c 	.word	0x2000000c
 8000be8:	20000018 	.word	0x20000018
 8000bec:	0800685c 	.word	0x0800685c
 8000bf0:	0800686c 	.word	0x0800686c
 8000bf4:	0800687c 	.word	0x0800687c
 8000bf8:	0800688c 	.word	0x0800688c
 8000bfc:	0800689c 	.word	0x0800689c
 8000c00:	080068ac 	.word	0x080068ac
 8000c04:	080068bc 	.word	0x080068bc
                    servos.WritePos(ids_servos[i], waypoint[i], time);
 8000c08:	4a29      	ldr	r2, [pc, #164]	@ (8000cb0 <_Z15go_to_waypointsv+0x3f8>)
 8000c0a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8000c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c12:	b2dc      	uxtb	r4, r3
 8000c14:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8000c18:	1d3b      	adds	r3, r7, #4
 8000c1a:	4611      	mov	r1, r2
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f000 fb6f 	bl	8001300 <_ZNSt6vectorIiSaIiEEixEj>
 8000c22:	4603      	mov	r3, r0
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	9300      	str	r3, [sp, #0]
 8000c2e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8000c32:	4621      	mov	r1, r4
 8000c34:	f7ff fca9 	bl	800058a <_ZN7SCServo8WritePosEhiih>
                for (int i = 0; i < 3; i++) {
 8000c38:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8000c42:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	ddde      	ble.n	8000c08 <_Z15go_to_waypointsv+0x350>
                }
                HAL_Delay(50);
 8000c4a:	2032      	movs	r0, #50	@ 0x32
 8000c4c:	f001 fcaa 	bl	80025a4 <HAL_Delay>
            while (HAL_GetTick() - start_time < time) {
 8000c50:	f001 fc9c 	bl	800258c <HAL_GetTick>
 8000c54:	4602      	mov	r2, r0
 8000c56:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8000c5a:	1ad2      	subs	r2, r2, r3
 8000c5c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8000c60:	429a      	cmp	r2, r3
 8000c62:	bf34      	ite	cc
 8000c64:	2301      	movcc	r3, #1
 8000c66:	2300      	movcs	r3, #0
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d1b2      	bne.n	8000bd4 <_Z15go_to_waypointsv+0x31c>
            }
            HAL_Delay(1000);
 8000c6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c72:	f001 fc97 	bl	80025a4 <HAL_Delay>

            printf("\n");
 8000c76:	200a      	movs	r0, #10
 8000c78:	f005 fa0c 	bl	8006094 <putchar>
        }
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f000 fa6b 	bl	800115a <_ZNSt6vectorIiSaIiEED1Ev>
        for (int i = 0; i < waypoints.size(); i++) {
 8000c84:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8000c88:	3301      	adds	r3, #1
 8000c8a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8000c8e:	f107 0310 	add.w	r3, r7, #16
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 face 	bl	8001234 <_ZNKSt6vectorIS_IiSaIiEESaIS1_EE4sizeEv>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	bf8c      	ite	hi
 8000ca2:	2301      	movhi	r3, #1
 8000ca4:	2300      	movls	r3, #0
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	f47f af76 	bne.w	8000b9a <_Z15go_to_waypointsv+0x2e2>
    }
 8000cae:	e770      	b.n	8000b92 <_Z15go_to_waypointsv+0x2da>
 8000cb0:	20000000 	.word	0x20000000

08000cb4 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8000cb8:	f001 fc03 	bl	80024c2 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8000cbc:	f000 f80e 	bl	8000cdc <_Z18SystemClock_Configv>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8000cc0:	f000 f9be 	bl	8001040 <_ZL12MX_GPIO_Initv>
    MX_DMA_Init();
 8000cc4:	f000 f992 	bl	8000fec <_ZL11MX_DMA_Initv>
    MX_USART2_UART_Init();
 8000cc8:	f000 f930 	bl	8000f2c <_ZL19MX_USART2_UART_Initv>
    MX_USART1_UART_Init();
 8000ccc:	f000 f8cc 	bl	8000e68 <_ZL19MX_USART1_UART_Initv>
    MX_ADC2_Init();
 8000cd0:	f000 f85a 	bl	8000d88 <_ZL12MX_ADC2_Initv>
    /* USER CODE BEGIN 2 */

    go_to_waypoints();
 8000cd4:	f7ff fdf0 	bl	80008b8 <_Z15go_to_waypointsv>
//    manual_control();
    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1) {
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <main+0x24>

08000cdc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b094      	sub	sp, #80	@ 0x50
 8000ce0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ce2:	f107 0318 	add.w	r3, r7, #24
 8000ce6:	2238      	movs	r2, #56	@ 0x38
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4618      	mov	r0, r3
 8000cec:	f005 facc 	bl	8006288 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
 8000cfc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f003 f820 	bl	8003d44 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d04:	2302      	movs	r3, #2
 8000d06:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d0e:	2340      	movs	r3, #64	@ 0x40
 8000d10:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d12:	2302      	movs	r3, #2
 8000d14:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d16:	2302      	movs	r3, #2
 8000d18:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000d1a:	2304      	movs	r3, #4
 8000d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000d1e:	2355      	movs	r3, #85	@ 0x55
 8000d20:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d22:	2302      	movs	r3, #2
 8000d24:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d26:	2302      	movs	r3, #2
 8000d28:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d2e:	f107 0318 	add.w	r3, r7, #24
 8000d32:	4618      	mov	r0, r3
 8000d34:	f003 f8ba 	bl	8003eac <HAL_RCC_OscConfig>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	bf14      	ite	ne
 8000d3e:	2301      	movne	r3, #1
 8000d40:	2300      	moveq	r3, #0
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8000d48:	f000 f9c8 	bl	80010dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d4c:	230f      	movs	r3, #15
 8000d4e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d50:	2303      	movs	r3, #3
 8000d52:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d54:	2300      	movs	r3, #0
 8000d56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d60:	1d3b      	adds	r3, r7, #4
 8000d62:	2104      	movs	r1, #4
 8000d64:	4618      	mov	r0, r3
 8000d66:	f003 fbb3 	bl	80044d0 <HAL_RCC_ClockConfig>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	bf14      	ite	ne
 8000d70:	2301      	movne	r3, #1
 8000d72:	2300      	moveq	r3, #0
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8000d7a:	f000 f9af 	bl	80010dc <Error_Handler>
  }
}
 8000d7e:	bf00      	nop
 8000d80:	3750      	adds	r7, #80	@ 0x50
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
	...

08000d88 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b088      	sub	sp, #32
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d8e:	463b      	mov	r3, r7
 8000d90:	2220      	movs	r2, #32
 8000d92:	2100      	movs	r1, #0
 8000d94:	4618      	mov	r0, r3
 8000d96:	f005 fa77 	bl	8006288 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000d9a:	4b30      	ldr	r3, [pc, #192]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000d9c:	4a30      	ldr	r2, [pc, #192]	@ (8000e60 <_ZL12MX_ADC2_Initv+0xd8>)
 8000d9e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000da0:	4b2e      	ldr	r3, [pc, #184]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000da2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000da6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_10B;
 8000da8:	4b2c      	ldr	r3, [pc, #176]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000daa:	2208      	movs	r2, #8
 8000dac:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dae:	4b2b      	ldr	r3, [pc, #172]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000db4:	4b29      	ldr	r3, [pc, #164]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dba:	4b28      	ldr	r3, [pc, #160]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dc0:	4b26      	ldr	r3, [pc, #152]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000dc2:	2204      	movs	r2, #4
 8000dc4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000dc6:	4b25      	ldr	r3, [pc, #148]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000dcc:	4b23      	ldr	r3, [pc, #140]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000dd2:	4b22      	ldr	r3, [pc, #136]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000dd8:	4b20      	ldr	r3, [pc, #128]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000de0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000de6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000dec:	4b1b      	ldr	r3, [pc, #108]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000dee:	2201      	movs	r2, #1
 8000df0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000df4:	4b19      	ldr	r3, [pc, #100]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000dfa:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e02:	4816      	ldr	r0, [pc, #88]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000e04:	f001 fdc6 	bl	8002994 <HAL_ADC_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	bf14      	ite	ne
 8000e0e:	2301      	movne	r3, #1
 8000e10:	2300      	moveq	r3, #0
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <_ZL12MX_ADC2_Initv+0x94>
  {
    Error_Handler();
 8000e18:	f000 f960 	bl	80010dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e1c:	4b11      	ldr	r3, [pc, #68]	@ (8000e64 <_ZL12MX_ADC2_Initv+0xdc>)
 8000e1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e20:	2306      	movs	r3, #6
 8000e22:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000e24:	2305      	movs	r3, #5
 8000e26:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e28:	237f      	movs	r3, #127	@ 0x7f
 8000e2a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e2c:	2304      	movs	r3, #4
 8000e2e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e34:	463b      	mov	r3, r7
 8000e36:	4619      	mov	r1, r3
 8000e38:	4808      	ldr	r0, [pc, #32]	@ (8000e5c <_ZL12MX_ADC2_Initv+0xd4>)
 8000e3a:	f001 ff2f 	bl	8002c9c <HAL_ADC_ConfigChannel>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	bf14      	ite	ne
 8000e44:	2301      	movne	r3, #1
 8000e46:	2300      	moveq	r3, #0
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <_ZL12MX_ADC2_Initv+0xca>
  {
    Error_Handler();
 8000e4e:	f000 f945 	bl	80010dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e52:	bf00      	nop
 8000e54:	3720      	adds	r7, #32
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200000a8 	.word	0x200000a8
 8000e60:	50000100 	.word	0x50000100
 8000e64:	04300002 	.word	0x04300002

08000e68 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e6c:	4b2c      	ldr	r3, [pc, #176]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000e6e:	4a2d      	ldr	r2, [pc, #180]	@ (8000f24 <_ZL19MX_USART1_UART_Initv+0xbc>)
 8000e70:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 8000e72:	4b2b      	ldr	r3, [pc, #172]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000e74:	4a2c      	ldr	r2, [pc, #176]	@ (8000f28 <_ZL19MX_USART1_UART_Initv+0xc0>)
 8000e76:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e78:	4b29      	ldr	r3, [pc, #164]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e7e:	4b28      	ldr	r3, [pc, #160]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e84:	4b26      	ldr	r3, [pc, #152]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e8a:	4b25      	ldr	r3, [pc, #148]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000e8c:	220c      	movs	r2, #12
 8000e8e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e90:	4b23      	ldr	r3, [pc, #140]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e96:	4b22      	ldr	r3, [pc, #136]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e9c:	4b20      	ldr	r3, [pc, #128]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8000eae:	481c      	ldr	r0, [pc, #112]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000eb0:	f003 ff6a 	bl	8004d88 <HAL_HalfDuplex_Init>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	bf14      	ite	ne
 8000eba:	2301      	movne	r3, #1
 8000ebc:	2300      	moveq	r3, #0
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <_ZL19MX_USART1_UART_Initv+0x60>
  {
    Error_Handler();
 8000ec4:	f000 f90a 	bl	80010dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4815      	ldr	r0, [pc, #84]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000ecc:	f004 fe69 	bl	8005ba2 <HAL_UARTEx_SetTxFifoThreshold>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	bf14      	ite	ne
 8000ed6:	2301      	movne	r3, #1
 8000ed8:	2300      	moveq	r3, #0
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <_ZL19MX_USART1_UART_Initv+0x7c>
  {
    Error_Handler();
 8000ee0:	f000 f8fc 	bl	80010dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	480e      	ldr	r0, [pc, #56]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000ee8:	f004 fe99 	bl	8005c1e <HAL_UARTEx_SetRxFifoThreshold>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	bf14      	ite	ne
 8000ef2:	2301      	movne	r3, #1
 8000ef4:	2300      	moveq	r3, #0
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <_ZL19MX_USART1_UART_Initv+0x98>
  {
    Error_Handler();
 8000efc:	f000 f8ee 	bl	80010dc <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8000f00:	4807      	ldr	r0, [pc, #28]	@ (8000f20 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8000f02:	f004 fdda 	bl	8005aba <HAL_UARTEx_EnableFifoMode>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	bf14      	ite	ne
 8000f0c:	2301      	movne	r3, #1
 8000f0e:	2300      	moveq	r3, #0
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <_ZL19MX_USART1_UART_Initv+0xb2>
  {
    Error_Handler();
 8000f16:	f000 f8e1 	bl	80010dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	20000174 	.word	0x20000174
 8000f24:	40013800 	.word	0x40013800
 8000f28:	000f4240 	.word	0x000f4240

08000f2c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f30:	4b2c      	ldr	r3, [pc, #176]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f32:	4a2d      	ldr	r2, [pc, #180]	@ (8000fe8 <_ZL19MX_USART2_UART_Initv+0xbc>)
 8000f34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f36:	4b2b      	ldr	r3, [pc, #172]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f3e:	4b29      	ldr	r3, [pc, #164]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f44:	4b27      	ldr	r3, [pc, #156]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f4a:	4b26      	ldr	r3, [pc, #152]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f50:	4b24      	ldr	r3, [pc, #144]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f52:	220c      	movs	r2, #12
 8000f54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f56:	4b23      	ldr	r3, [pc, #140]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f5c:	4b21      	ldr	r3, [pc, #132]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f62:	4b20      	ldr	r3, [pc, #128]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f68:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f74:	481b      	ldr	r0, [pc, #108]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f76:	f003 feb7 	bl	8004ce8 <HAL_UART_Init>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	bf14      	ite	ne
 8000f80:	2301      	movne	r3, #1
 8000f82:	2300      	moveq	r3, #0
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <_ZL19MX_USART2_UART_Initv+0x62>
  {
    Error_Handler();
 8000f8a:	f000 f8a7 	bl	80010dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f8e:	2100      	movs	r1, #0
 8000f90:	4814      	ldr	r0, [pc, #80]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000f92:	f004 fe06 	bl	8005ba2 <HAL_UARTEx_SetTxFifoThreshold>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	bf14      	ite	ne
 8000f9c:	2301      	movne	r3, #1
 8000f9e:	2300      	moveq	r3, #0
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <_ZL19MX_USART2_UART_Initv+0x7e>
  {
    Error_Handler();
 8000fa6:	f000 f899 	bl	80010dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000faa:	2100      	movs	r1, #0
 8000fac:	480d      	ldr	r0, [pc, #52]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000fae:	f004 fe36 	bl	8005c1e <HAL_UARTEx_SetRxFifoThreshold>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	bf14      	ite	ne
 8000fb8:	2301      	movne	r3, #1
 8000fba:	2300      	moveq	r3, #0
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <_ZL19MX_USART2_UART_Initv+0x9a>
  {
    Error_Handler();
 8000fc2:	f000 f88b 	bl	80010dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000fc6:	4807      	ldr	r0, [pc, #28]	@ (8000fe4 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8000fc8:	f004 fdb2 	bl	8005b30 <HAL_UARTEx_DisableFifoMode>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	bf14      	ite	ne
 8000fd2:	2301      	movne	r3, #1
 8000fd4:	2300      	moveq	r3, #0
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <_ZL19MX_USART2_UART_Initv+0xb4>
  {
    Error_Handler();
 8000fdc:	f000 f87e 	bl	80010dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000208 	.word	0x20000208
 8000fe8:	40004400 	.word	0x40004400

08000fec <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000ff2:	4b12      	ldr	r3, [pc, #72]	@ (800103c <_ZL11MX_DMA_Initv+0x50>)
 8000ff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ff6:	4a11      	ldr	r2, [pc, #68]	@ (800103c <_ZL11MX_DMA_Initv+0x50>)
 8000ff8:	f043 0304 	orr.w	r3, r3, #4
 8000ffc:	6493      	str	r3, [r2, #72]	@ 0x48
 8000ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <_ZL11MX_DMA_Initv+0x50>)
 8001000:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001002:	f003 0304 	and.w	r3, r3, #4
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800100a:	4b0c      	ldr	r3, [pc, #48]	@ (800103c <_ZL11MX_DMA_Initv+0x50>)
 800100c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800100e:	4a0b      	ldr	r2, [pc, #44]	@ (800103c <_ZL11MX_DMA_Initv+0x50>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6493      	str	r3, [r2, #72]	@ 0x48
 8001016:	4b09      	ldr	r3, [pc, #36]	@ (800103c <_ZL11MX_DMA_Initv+0x50>)
 8001018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	603b      	str	r3, [r7, #0]
 8001020:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2100      	movs	r1, #0
 8001026:	200b      	movs	r0, #11
 8001028:	f002 fb03 	bl	8003632 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800102c:	200b      	movs	r0, #11
 800102e:	f002 fb1a 	bl	8003666 <HAL_NVIC_EnableIRQ>

}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000

08001040 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b088      	sub	sp, #32
 8001044:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001046:	f107 030c 	add.w	r3, r7, #12
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001056:	4b1f      	ldr	r3, [pc, #124]	@ (80010d4 <_ZL12MX_GPIO_Initv+0x94>)
 8001058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800105a:	4a1e      	ldr	r2, [pc, #120]	@ (80010d4 <_ZL12MX_GPIO_Initv+0x94>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001062:	4b1c      	ldr	r3, [pc, #112]	@ (80010d4 <_ZL12MX_GPIO_Initv+0x94>)
 8001064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106e:	4b19      	ldr	r3, [pc, #100]	@ (80010d4 <_ZL12MX_GPIO_Initv+0x94>)
 8001070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001072:	4a18      	ldr	r2, [pc, #96]	@ (80010d4 <_ZL12MX_GPIO_Initv+0x94>)
 8001074:	f043 0302 	orr.w	r3, r3, #2
 8001078:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800107a:	4b16      	ldr	r3, [pc, #88]	@ (80010d4 <_ZL12MX_GPIO_Initv+0x94>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107e:	f003 0302 	and.w	r3, r3, #2
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800108c:	4812      	ldr	r0, [pc, #72]	@ (80010d8 <_ZL12MX_GPIO_Initv+0x98>)
 800108e:	f002 fe41 	bl	8003d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001092:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001096:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001098:	2300      	movs	r3, #0
 800109a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800109c:	2301      	movs	r3, #1
 800109e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a0:	f107 030c 	add.w	r3, r7, #12
 80010a4:	4619      	mov	r1, r3
 80010a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010aa:	f002 fcb1 	bl	8003a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b4:	2301      	movs	r3, #1
 80010b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010bc:	2300      	movs	r3, #0
 80010be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010c0:	f107 030c 	add.w	r3, r7, #12
 80010c4:	4619      	mov	r1, r3
 80010c6:	4804      	ldr	r0, [pc, #16]	@ (80010d8 <_ZL12MX_GPIO_Initv+0x98>)
 80010c8:	f002 fca2 	bl	8003a10 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010cc:	bf00      	nop
 80010ce:	3720      	adds	r7, #32
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40021000 	.word	0x40021000
 80010d8:	48000400 	.word	0x48000400

080010dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010e0:	b672      	cpsid	i
}
 80010e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <Error_Handler+0x8>

080010e8 <_ZNSaIiEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f000 f915 	bl	8001320 <_ZNSt15__new_allocatorIiEC1Ev>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4618      	mov	r0, r3
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <_ZNSaIiED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f000 f914 	bl	8001336 <_ZNSt15__new_allocatorIiED1Ev>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>:
       *
       *  This will call the element type's copy constructor N times
       *  (where N is @a __l.size()) and do no memory reallocation.
       */
      _GLIBCXX20_CONSTEXPR
      vector(initializer_list<value_type> __l,
 8001118:	b5b0      	push	{r4, r5, r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	1d38      	adds	r0, r7, #4
 8001122:	e880 0006 	stmia.w	r0, {r1, r2}
 8001126:	603b      	str	r3, [r7, #0]
	     const allocator_type& __a = allocator_type())
      : _Base(__a)
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	6839      	ldr	r1, [r7, #0]
 800112c:	4618      	mov	r0, r3
 800112e:	f000 f90d 	bl	800134c <_ZNSt12_Vector_baseIiSaIiEEC1ERKS0_>
      {
	_M_range_initialize(__l.begin(), __l.end(),
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	4618      	mov	r0, r3
 8001136:	f000 f918 	bl	800136a <_ZNKSt16initializer_listIiE5beginEv>
 800113a:	4604      	mov	r4, r0
 800113c:	1d3b      	adds	r3, r7, #4
 800113e:	4618      	mov	r0, r3
 8001140:	f000 f91f 	bl	8001382 <_ZNKSt16initializer_listIiE3endEv>
 8001144:	4602      	mov	r2, r0
 8001146:	462b      	mov	r3, r5
 8001148:	4621      	mov	r1, r4
 800114a:	68f8      	ldr	r0, [r7, #12]
 800114c:	f000 f92b 	bl	80013a6 <_ZNSt6vectorIiSaIiEE19_M_range_initializeIPKiEEvT_S5_St20forward_iterator_tag>
			    random_access_iterator_tag());
      }
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4618      	mov	r0, r3
 8001154:	3718      	adds	r7, #24
 8001156:	46bd      	mov	sp, r7
 8001158:	bdb0      	pop	{r4, r5, r7, pc}

0800115a <_ZNSt6vectorIiSaIiEED1Ev>:
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      _GLIBCXX20_CONSTEXPR
      ~vector() _GLIBCXX_NOEXCEPT
 800115a:	b5b0      	push	{r4, r5, r7, lr}
 800115c:	b082      	sub	sp, #8
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681c      	ldr	r4, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4618      	mov	r0, r3
 800116e:	f000 f953 	bl	8001418 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8001172:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001174:	461a      	mov	r2, r3
 8001176:	4629      	mov	r1, r5
 8001178:	4620      	mov	r0, r4
 800117a:	f000 f958 	bl	800142e <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4618      	mov	r0, r3
 8001182:	f000 f805 	bl	8001190 <_ZNSt12_Vector_baseIiSaIiEED1Ev>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4618      	mov	r0, r3
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bdb0      	pop	{r4, r5, r7, pc}

08001190 <_ZNSt12_Vector_baseIiSaIiEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	689a      	ldr	r2, [r3, #8]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 80011a8:	461a      	mov	r2, r3
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f000 f95b 	bl	8001466 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
      }
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff fb74 	bl	80008a0 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implD1Ev>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4618      	mov	r0, r3
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <_ZNSaISt6vectorIiSaIiEEEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b082      	sub	sp, #8
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f000 f95e 	bl	800148c <_ZNSt15__new_allocatorISt6vectorIiSaIiEEEC1Ev>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <_ZNSaISt6vectorIiSaIiEEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 80011da:	b580      	push	{r7, lr}
 80011dc:	b082      	sub	sp, #8
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f000 f95d 	bl	80014a2 <_ZNSt15__new_allocatorISt6vectorIiSaIiEEED1Ev>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4618      	mov	r0, r3
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <_ZNSt6vectorIS_IiSaIiEESaIS1_EEC1ESt16initializer_listIS1_ERKS2_>:
      vector(initializer_list<value_type> __l,
 80011f2:	b5b0      	push	{r4, r5, r7, lr}
 80011f4:	b086      	sub	sp, #24
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	60f8      	str	r0, [r7, #12]
 80011fa:	1d38      	adds	r0, r7, #4
 80011fc:	e880 0006 	stmia.w	r0, {r1, r2}
 8001200:	603b      	str	r3, [r7, #0]
      : _Base(__a)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6839      	ldr	r1, [r7, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f000 f956 	bl	80014b8 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EEC1ERKS3_>
	_M_range_initialize(__l.begin(), __l.end(),
 800120c:	1d3b      	adds	r3, r7, #4
 800120e:	4618      	mov	r0, r3
 8001210:	f000 f961 	bl	80014d6 <_ZNKSt16initializer_listISt6vectorIiSaIiEEE5beginEv>
 8001214:	4604      	mov	r4, r0
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	4618      	mov	r0, r3
 800121a:	f000 f968 	bl	80014ee <_ZNKSt16initializer_listISt6vectorIiSaIiEEE3endEv>
 800121e:	4602      	mov	r2, r0
 8001220:	462b      	mov	r3, r5
 8001222:	4621      	mov	r1, r4
 8001224:	68f8      	ldr	r0, [r7, #12]
 8001226:	f000 f977 	bl	8001518 <_ZNSt6vectorIS_IiSaIiEESaIS1_EE19_M_range_initializeIPKS1_EEvT_S7_St20forward_iterator_tag>
      }
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4618      	mov	r0, r3
 800122e:	3718      	adds	r7, #24
 8001230:	46bd      	mov	sp, r7
 8001232:	bdb0      	pop	{r4, r5, r7, pc}

08001234 <_ZNKSt6vectorIS_IiSaIiEESaIS1_EE4sizeEv>:

      // [23.2.4.2] capacity
      /**  Returns the number of elements in the %vector.  */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      size_type
      size() const _GLIBCXX_NOEXCEPT
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	685a      	ldr	r2, [r3, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	109b      	asrs	r3, r3, #2
 8001248:	4a04      	ldr	r2, [pc, #16]	@ (800125c <_ZNKSt6vectorIS_IiSaIiEESaIS1_EE4sizeEv+0x28>)
 800124a:	fb02 f303 	mul.w	r3, r2, r3
 800124e:	4618      	mov	r0, r3
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	aaaaaaab 	.word	0xaaaaaaab

08001260 <_ZNSt6vectorIS_IiSaIiEESaIS1_EEixEj>:
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6819      	ldr	r1, [r3, #0]
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	4613      	mov	r3, r2
 8001272:	005b      	lsls	r3, r3, #1
 8001274:	4413      	add	r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	440b      	add	r3, r1
      }
 800127a:	4618      	mov	r0, r3
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <_ZNSt6vectorIiSaIiEEC1ERKS1_>:
      vector(const vector& __x)
 8001286:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001288:	b085      	sub	sp, #20
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
 800128e:	6039      	str	r1, [r7, #0]
	_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()))
 8001290:	687c      	ldr	r4, [r7, #4]
 8001292:	6838      	ldr	r0, [r7, #0]
 8001294:	f000 f987 	bl	80015a6 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8001298:	4605      	mov	r5, r0
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f000 f992 	bl	80015c6 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80012a2:	4602      	mov	r2, r0
 80012a4:	f107 030c 	add.w	r3, r7, #12
 80012a8:	4611      	mov	r1, r2
 80012aa:	4618      	mov	r0, r3
 80012ac:	f000 f996 	bl	80015dc <_ZN9__gnu_cxx14__alloc_traitsISaIiEiE17_S_select_on_copyERKS1_>
 80012b0:	f107 030c 	add.w	r3, r7, #12
 80012b4:	461a      	mov	r2, r3
 80012b6:	4629      	mov	r1, r5
 80012b8:	4620      	mov	r0, r4
 80012ba:	f000 f99d 	bl	80015f8 <_ZNSt12_Vector_baseIiSaIiEEC1EjRKS0_>
 80012be:	f107 030c 	add.w	r3, r7, #12
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff ff1c 	bl	8001100 <_ZNSaIiED1Ev>
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 80012c8:	6838      	ldr	r0, [r7, #0]
 80012ca:	f000 f9a9 	bl	8001620 <_ZNKSt6vectorIiSaIiEE5beginEv>
 80012ce:	4605      	mov	r5, r0
 80012d0:	6838      	ldr	r0, [r7, #0]
 80012d2:	f000 f9b5 	bl	8001640 <_ZNKSt6vectorIiSaIiEE3endEv>
 80012d6:	4606      	mov	r6, r0
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681c      	ldr	r4, [r3, #0]
				      _M_get_Tp_allocator());
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 f89a 	bl	8001418 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80012e4:	4603      	mov	r3, r0
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 80012e6:	4622      	mov	r2, r4
 80012e8:	4631      	mov	r1, r6
 80012ea:	4628      	mov	r0, r5
 80012ec:	f000 f9b9 	bl	8001662 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiiET0_T_SA_S9_RSaIT1_E>
 80012f0:	4602      	mov	r2, r0
	this->_M_impl._M_finish =
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	605a      	str	r2, [r3, #4]
      }
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4618      	mov	r0, r3
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001300 <_ZNSt6vectorIiSaIiEEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	4413      	add	r3, r2
      }
 8001314:	4618      	mov	r0, r3
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <_ZNSt15__new_allocatorIiEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4618      	mov	r0, r3
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr

08001336 <_ZNSt15__new_allocatorIiED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	__new_allocator(const __new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001336:	b480      	push	{r7}
 8001338:	b083      	sub	sp, #12
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4618      	mov	r0, r3
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <_ZNSt12_Vector_baseIiSaIiEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6839      	ldr	r1, [r7, #0]
 800135a:	4618      	mov	r0, r3
 800135c:	f000 f992 	bl	8001684 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1ERKS0_>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4618      	mov	r0, r3
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <_ZNKSt16initializer_listIiE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 800136a:	b480      	push	{r7}
 800136c:	b083      	sub	sp, #12
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4618      	mov	r0, r3
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <_ZNKSt16initializer_listIiE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8001382:	b590      	push	{r4, r7, lr}
 8001384:	b083      	sub	sp, #12
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff ffed 	bl	800136a <_ZNKSt16initializer_listIiE5beginEv>
 8001390:	4604      	mov	r4, r0
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 f988 	bl	80016a8 <_ZNKSt16initializer_listIiE4sizeEv>
 8001398:	4603      	mov	r3, r0
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4423      	add	r3, r4
 800139e:	4618      	mov	r0, r3
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd90      	pop	{r4, r7, pc}

080013a6 <_ZNSt6vectorIiSaIiEE19_M_range_initializeIPKiEEvT_S5_St20forward_iterator_tag>:

      // Called by the second initialize_dispatch above
      template<typename _ForwardIterator>
	_GLIBCXX20_CONSTEXPR
	void
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 80013a6:	b590      	push	{r4, r7, lr}
 80013a8:	b087      	sub	sp, #28
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	60f8      	str	r0, [r7, #12]
 80013ae:	60b9      	str	r1, [r7, #8]
 80013b0:	607a      	str	r2, [r7, #4]
 80013b2:	703b      	strb	r3, [r7, #0]
			    std::forward_iterator_tag)
	{
	  const size_type __n = std::distance(__first, __last);
 80013b4:	6879      	ldr	r1, [r7, #4]
 80013b6:	68b8      	ldr	r0, [r7, #8]
 80013b8:	f000 f982 	bl	80016c0 <_ZSt8distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 80013bc:	4603      	mov	r3, r0
 80013be:	617b      	str	r3, [r7, #20]
	  this->_M_impl._M_start
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 80013c0:	68fc      	ldr	r4, [r7, #12]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 f827 	bl	8001418 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80013ca:	4603      	mov	r3, r0
 80013cc:	4619      	mov	r1, r3
 80013ce:	6978      	ldr	r0, [r7, #20]
 80013d0:	f000 f98a 	bl	80016e8 <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_>
 80013d4:	4603      	mov	r3, r0
 80013d6:	4619      	mov	r1, r3
 80013d8:	4620      	mov	r0, r4
 80013da:	f000 f9ad 	bl	8001738 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>
 80013de:	4602      	mov	r2, r0
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	441a      	add	r2, r3
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	609a      	str	r2, [r3, #8]
	  this->_M_impl._M_finish =
	    std::__uninitialized_copy_a(__first, __last,
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681c      	ldr	r4, [r3, #0]
					this->_M_impl._M_start,
					_M_get_Tp_allocator());
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f000 f80d 	bl	8001418 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80013fe:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8001400:	4622      	mov	r2, r4
 8001402:	6879      	ldr	r1, [r7, #4]
 8001404:	68b8      	ldr	r0, [r7, #8]
 8001406:	f000 f9ab 	bl	8001760 <_ZSt22__uninitialized_copy_aIPKiPiiET0_T_S4_S3_RSaIT1_E>
 800140a:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	605a      	str	r2, [r3, #4]
	}
 8001410:	bf00      	nop
 8001412:	371c      	adds	r7, #28
 8001414:	46bd      	mov	sp, r7
 8001416:	bd90      	pop	{r4, r7, pc}

08001418 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4618      	mov	r0, r3
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>:
    }

  template<typename _ForwardIterator, typename _Tp>
    _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 800142e:	b580      	push	{r7, lr}
 8001430:	b084      	sub	sp, #16
 8001432:	af00      	add	r7, sp, #0
 8001434:	60f8      	str	r0, [r7, #12]
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 800143a:	68b9      	ldr	r1, [r7, #8]
 800143c:	68f8      	ldr	r0, [r7, #12]
 800143e:	f000 f9a0 	bl	8001782 <_ZSt8_DestroyIPiEvT_S1_>
    }
 8001442:	bf00      	nop
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <_ZNSaIiEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 800144a:	b580      	push	{r7, lr}
 800144c:	b082      	sub	sp, #8
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8001454:	6839      	ldr	r1, [r7, #0]
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f000 f9a0 	bl	800179c <_ZNSt15__new_allocatorIiEC1ERKS0_>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>:
      _M_deallocate(pointer __p, size_t __n)
 8001466:	b580      	push	{r7, lr}
 8001468:	b084      	sub	sp, #16
 800146a:	af00      	add	r7, sp, #0
 800146c:	60f8      	str	r0, [r7, #12]
 800146e:	60b9      	str	r1, [r7, #8]
 8001470:	607a      	str	r2, [r7, #4]
	if (__p)
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d005      	beq.n	8001484 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	68b9      	ldr	r1, [r7, #8]
 800147e:	4618      	mov	r0, r3
 8001480:	f000 f998 	bl	80017b4 <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>
      }
 8001484:	bf00      	nop
 8001486:	3710      	adds	r7, #16
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}

0800148c <_ZNSt15__new_allocatorISt6vectorIiSaIiEEEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	4618      	mov	r0, r3
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <_ZNSt15__new_allocatorISt6vectorIiSaIiEEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80014a2:	b480      	push	{r7}
 80014a4:	b083      	sub	sp, #12
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4618      	mov	r0, r3
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EEC1ERKS3_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6839      	ldr	r1, [r7, #0]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f983 	bl	80017d2 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE12_Vector_implC1ERKS3_>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	4618      	mov	r0, r3
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <_ZNKSt16initializer_listISt6vectorIiSaIiEEE5beginEv>:
      begin() const noexcept { return _M_array; }
 80014d6:	b480      	push	{r7}
 80014d8:	b083      	sub	sp, #12
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <_ZNKSt16initializer_listISt6vectorIiSaIiEEE3endEv>:
      end() const noexcept { return begin() + size(); }
 80014ee:	b590      	push	{r4, r7, lr}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7ff ffed 	bl	80014d6 <_ZNKSt16initializer_listISt6vectorIiSaIiEEE5beginEv>
 80014fc:	4604      	mov	r4, r0
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f000 f979 	bl	80017f6 <_ZNKSt16initializer_listISt6vectorIiSaIiEEE4sizeEv>
 8001504:	4602      	mov	r2, r0
 8001506:	4613      	mov	r3, r2
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	4413      	add	r3, r2
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4423      	add	r3, r4
 8001510:	4618      	mov	r0, r3
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	bd90      	pop	{r4, r7, pc}

08001518 <_ZNSt6vectorIS_IiSaIiEESaIS1_EE19_M_range_initializeIPKS1_EEvT_S7_St20forward_iterator_tag>:
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 8001518:	b590      	push	{r4, r7, lr}
 800151a:	b087      	sub	sp, #28
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
 8001524:	703b      	strb	r3, [r7, #0]
	  const size_type __n = std::distance(__first, __last);
 8001526:	6879      	ldr	r1, [r7, #4]
 8001528:	68b8      	ldr	r0, [r7, #8]
 800152a:	f000 f970 	bl	800180e <_ZSt8distanceIPKSt6vectorIiSaIiEEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
 800152e:	4603      	mov	r3, r0
 8001530:	617b      	str	r3, [r7, #20]
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 8001532:	68fc      	ldr	r4, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	4618      	mov	r0, r3
 8001538:	f000 f82a 	bl	8001590 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE19_M_get_Tp_allocatorEv>
 800153c:	4603      	mov	r3, r0
 800153e:	4619      	mov	r1, r3
 8001540:	6978      	ldr	r0, [r7, #20]
 8001542:	f000 f979 	bl	8001838 <_ZNSt6vectorIS_IiSaIiEESaIS1_EE17_S_check_init_lenEjRKS2_>
 8001546:	4603      	mov	r3, r0
 8001548:	4619      	mov	r1, r3
 800154a:	4620      	mov	r0, r4
 800154c:	f000 f99c 	bl	8001888 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE11_M_allocateEj>
 8001550:	4602      	mov	r2, r0
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	6819      	ldr	r1, [r3, #0]
 800155a:	697a      	ldr	r2, [r7, #20]
 800155c:	4613      	mov	r3, r2
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	4413      	add	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	18ca      	adds	r2, r1, r3
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	609a      	str	r2, [r3, #8]
	    std::__uninitialized_copy_a(__first, __last,
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	4618      	mov	r0, r3
 8001572:	f000 f80d 	bl	8001590 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE19_M_get_Tp_allocatorEv>
 8001576:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8001578:	4622      	mov	r2, r4
 800157a:	6879      	ldr	r1, [r7, #4]
 800157c:	68b8      	ldr	r0, [r7, #8]
 800157e:	f000 f997 	bl	80018b0 <_ZSt22__uninitialized_copy_aIPKSt6vectorIiSaIiEEPS2_S2_ET0_T_S7_S6_RSaIT1_E>
 8001582:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	605a      	str	r2, [r3, #4]
	}
 8001588:	bf00      	nop
 800158a:	371c      	adds	r7, #28
 800158c:	46bd      	mov	sp, r7
 800158e:	bd90      	pop	{r4, r7, pc}

08001590 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	4618      	mov	r0, r3
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <_ZNKSt6vectorIiSaIiEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 80015a6:	b480      	push	{r7}
 80015a8:	b083      	sub	sp, #12
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	109b      	asrs	r3, r3, #2
 80015ba:	4618      	mov	r0, r3
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <_ZN9__gnu_cxx14__alloc_traitsISaIiEiE17_S_select_on_copyERKS1_>:
      std::__enable_if_t<__is_custom_pointer<_Ptr>::value>
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6839      	ldr	r1, [r7, #0]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f000 f971 	bl	80018d2 <_ZNSt16allocator_traitsISaIiEE37select_on_container_copy_constructionERKS0_>
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <_ZNSt12_Vector_baseIiSaIiEEC1EjRKS0_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	4618      	mov	r0, r3
 800160a:	f000 f83b 	bl	8001684 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1ERKS0_>
      { _M_create_storage(__n); }
 800160e:	68b9      	ldr	r1, [r7, #8]
 8001610:	68f8      	ldr	r0, [r7, #12]
 8001612:	f000 f96b 	bl	80018ec <_ZNSt12_Vector_baseIiSaIiEE17_M_create_storageEj>
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	4618      	mov	r0, r3
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <_ZNKSt6vectorIiSaIiEE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	f107 030c 	add.w	r3, r7, #12
 800162e:	4611      	mov	r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f000 f976 	bl	8001922 <_ZN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEC1ERKS2_>
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <_ZNKSt6vectorIiSaIiEE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	1d1a      	adds	r2, r3, #4
 800164c:	f107 030c 	add.w	r3, r7, #12
 8001650:	4611      	mov	r1, r2
 8001652:	4618      	mov	r0, r3
 8001654:	f000 f965 	bl	8001922 <_ZN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEC1ERKS2_>
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4618      	mov	r0, r3
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiiET0_T_SA_S9_RSaIT1_E>:
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8001662:	b580      	push	{r7, lr}
 8001664:	b084      	sub	sp, #16
 8001666:	af00      	add	r7, sp, #0
 8001668:	60f8      	str	r0, [r7, #12]
 800166a:	60b9      	str	r1, [r7, #8]
 800166c:	607a      	str	r2, [r7, #4]
 800166e:	603b      	str	r3, [r7, #0]
    {
#ifdef __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return std::__do_uninit_copy(__first, __last, __result);
#endif
      return std::uninitialized_copy(__first, __last, __result);
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	68b9      	ldr	r1, [r7, #8]
 8001674:	68f8      	ldr	r0, [r7, #12]
 8001676:	f000 f964 	bl	8001942 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET0_T_SA_S9_>
 800167a:	4603      	mov	r3, r0
    }
 800167c:	4618      	mov	r0, r3
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 800168e:	6839      	ldr	r1, [r7, #0]
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff feda 	bl	800144a <_ZNSaIiEC1ERKS_>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4618      	mov	r0, r3
 800169a:	f000 f966 	bl	800196a <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>
	{ }
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4618      	mov	r0, r3
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <_ZNKSt16initializer_listIiE4sizeEv>:
      size() const noexcept { return _M_len; }
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	4618      	mov	r0, r3
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <_ZSt8distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
  */
  template<typename _InputIterator>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 80016c0:	b5b0      	push	{r4, r5, r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 80016ca:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f95f 	bl	8001992 <_ZSt19__iterator_categoryIPKiENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 80016d4:	462a      	mov	r2, r5
 80016d6:	6839      	ldr	r1, [r7, #0]
 80016d8:	4620      	mov	r0, r4
 80016da:	f000 f965 	bl	80019a8 <_ZSt10__distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 80016de:	4603      	mov	r3, r0
    }
 80016e0:	4618      	mov	r0, r3
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bdb0      	pop	{r4, r5, r7, pc}

080016e8 <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_>:
	return (__len < size() || __len > max_size()) ? max_size() : __len;
      }

      // Called by constructors to check initial size.
      static _GLIBCXX20_CONSTEXPR size_type
      _S_check_init_len(size_type __n, const allocator_type& __a)
 80016e8:	b590      	push	{r4, r7, lr}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]
      {
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 80016f2:	f107 030c 	add.w	r3, r7, #12
 80016f6:	6839      	ldr	r1, [r7, #0]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff fea6 	bl	800144a <_ZNSaIiEC1ERKS_>
 80016fe:	f107 030c 	add.w	r3, r7, #12
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f960 	bl	80019c8 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>
 8001708:	4602      	mov	r2, r0
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4293      	cmp	r3, r2
 800170e:	bf8c      	ite	hi
 8001710:	2301      	movhi	r3, #1
 8001712:	2300      	movls	r3, #0
 8001714:	b2dc      	uxtb	r4, r3
 8001716:	f107 030c 	add.w	r3, r7, #12
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fcf0 	bl	8001100 <_ZNSaIiED1Ev>
 8001720:	2c00      	cmp	r4, #0
 8001722:	d002      	beq.n	800172a <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 8001724:	4803      	ldr	r0, [pc, #12]	@ (8001734 <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_+0x4c>)
 8001726:	f004 fb20 	bl	8005d6a <_ZSt20__throw_length_errorPKc>
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
 800172a:	687b      	ldr	r3, [r7, #4]
      }
 800172c:	4618      	mov	r0, r3
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	bd90      	pop	{r4, r7, pc}
 8001734:	080068cc 	.word	0x080068cc

08001738 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d006      	beq.n	8001756 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x1e>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6839      	ldr	r1, [r7, #0]
 800174c:	4618      	mov	r0, r3
 800174e:	f000 f955 	bl	80019fc <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>
 8001752:	4603      	mov	r3, r0
 8001754:	e000      	b.n	8001758 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x20>
 8001756:	2300      	movs	r3, #0
      }
 8001758:	4618      	mov	r0, r3
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <_ZSt22__uninitialized_copy_aIPKiPiiET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
 800176c:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	68b9      	ldr	r1, [r7, #8]
 8001772:	68f8      	ldr	r0, [r7, #12]
 8001774:	f000 f951 	bl	8001a1a <_ZSt18uninitialized_copyIPKiPiET0_T_S4_S3_>
 8001778:	4603      	mov	r3, r0
    }
 800177a:	4618      	mov	r0, r3
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <_ZSt8_DestroyIPiEvT_S1_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
 800178a:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 800178c:	6839      	ldr	r1, [r7, #0]
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 f957 	bl	8001a42 <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>
    }
 8001794:	bf00      	nop
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <_ZNSt15__new_allocatorIiEC1ERKS0_>:
      __new_allocator(const __new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4618      	mov	r0, r3
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	68b9      	ldr	r1, [r7, #8]
 80017c4:	68f8      	ldr	r0, [r7, #12]
 80017c6:	f000 f947 	bl	8001a58 <_ZNSt15__new_allocatorIiE10deallocateEPij>
 80017ca:	bf00      	nop
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE12_Vector_implC1ERKS3_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b082      	sub	sp, #8
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
 80017da:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 80017dc:	6839      	ldr	r1, [r7, #0]
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f000 f94a 	bl	8001a78 <_ZNSaISt6vectorIiSaIiEEEC1ERKS2_>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f000 f954 	bl	8001a94 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE17_Vector_impl_dataC1Ev>
	{ }
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <_ZNKSt16initializer_listISt6vectorIiSaIiEEE4sizeEv>:
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	4618      	mov	r0, r3
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <_ZSt8distanceIPKSt6vectorIiSaIiEEENSt15iterator_traitsIT_E15difference_typeES6_S6_>:
    distance(_InputIterator __first, _InputIterator __last)
 800180e:	b5b0      	push	{r4, r5, r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	6039      	str	r1, [r7, #0]
      return std::__distance(__first, __last,
 8001818:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 800181a:	1d3b      	adds	r3, r7, #4
 800181c:	4618      	mov	r0, r3
 800181e:	f000 f94d 	bl	8001abc <_ZSt19__iterator_categoryIPKSt6vectorIiSaIiEEENSt15iterator_traitsIT_E17iterator_categoryERKS6_>
      return std::__distance(__first, __last,
 8001822:	462a      	mov	r2, r5
 8001824:	6839      	ldr	r1, [r7, #0]
 8001826:	4620      	mov	r0, r4
 8001828:	f000 f954 	bl	8001ad4 <_ZSt10__distanceIPKSt6vectorIiSaIiEEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag>
 800182c:	4603      	mov	r3, r0
    }
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001838 <_ZNSt6vectorIS_IiSaIiEESaIS1_EE17_S_check_init_lenEjRKS2_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8001838:	b590      	push	{r4, r7, lr}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8001842:	f107 030c 	add.w	r3, r7, #12
 8001846:	6839      	ldr	r1, [r7, #0]
 8001848:	4618      	mov	r0, r3
 800184a:	f000 f915 	bl	8001a78 <_ZNSaISt6vectorIiSaIiEEEC1ERKS2_>
 800184e:	f107 030c 	add.w	r3, r7, #12
 8001852:	4618      	mov	r0, r3
 8001854:	f000 f954 	bl	8001b00 <_ZNSt6vectorIS_IiSaIiEESaIS1_EE11_S_max_sizeERKS2_>
 8001858:	4602      	mov	r2, r0
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4293      	cmp	r3, r2
 800185e:	bf8c      	ite	hi
 8001860:	2301      	movhi	r3, #1
 8001862:	2300      	movls	r3, #0
 8001864:	b2dc      	uxtb	r4, r3
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff fcb5 	bl	80011da <_ZNSaISt6vectorIiSaIiEEED1Ev>
 8001870:	2c00      	cmp	r4, #0
 8001872:	d002      	beq.n	800187a <_ZNSt6vectorIS_IiSaIiEESaIS1_EE17_S_check_init_lenEjRKS2_+0x42>
	  __throw_length_error(
 8001874:	4803      	ldr	r0, [pc, #12]	@ (8001884 <_ZNSt6vectorIS_IiSaIiEESaIS1_EE17_S_check_init_lenEjRKS2_+0x4c>)
 8001876:	f004 fa78 	bl	8005d6a <_ZSt20__throw_length_errorPKc>
	return __n;
 800187a:	687b      	ldr	r3, [r7, #4]
      }
 800187c:	4618      	mov	r0, r3
 800187e:	3714      	adds	r7, #20
 8001880:	46bd      	mov	sp, r7
 8001882:	bd90      	pop	{r4, r7, pc}
 8001884:	080068cc 	.word	0x080068cc

08001888 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d006      	beq.n	80018a6 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE11_M_allocateEj+0x1e>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6839      	ldr	r1, [r7, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f000 f94b 	bl	8001b38 <_ZNSt16allocator_traitsISaISt6vectorIiSaIiEEEE8allocateERS3_j>
 80018a2:	4603      	mov	r3, r0
 80018a4:	e000      	b.n	80018a8 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE11_M_allocateEj+0x20>
 80018a6:	2300      	movs	r3, #0
      }
 80018a8:	4618      	mov	r0, r3
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <_ZSt22__uninitialized_copy_aIPKSt6vectorIiSaIiEEPS2_S2_ET0_T_S7_S6_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
 80018bc:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	68b9      	ldr	r1, [r7, #8]
 80018c2:	68f8      	ldr	r0, [r7, #12]
 80018c4:	f000 f947 	bl	8001b56 <_ZSt18uninitialized_copyIPKSt6vectorIiSaIiEEPS2_ET0_T_S7_S6_>
 80018c8:	4603      	mov	r3, r0
    }
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <_ZNSt16allocator_traitsISaIiEE37select_on_container_copy_constructionERKS0_>:
      select_on_container_copy_construction(const allocator_type& __rhs)
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
 80018da:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 80018dc:	6839      	ldr	r1, [r7, #0]
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff fdb3 	bl	800144a <_ZNSaIiEC1ERKS_>
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <_ZNSt12_Vector_baseIiSaIiEE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 80018f6:	6839      	ldr	r1, [r7, #0]
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff ff1d 	bl	8001738 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>
 80018fe:	4602      	mov	r2, r0
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	441a      	add	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	609a      	str	r2, [r3, #8]
      }
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <_ZN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEC1ERKS2_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit _GLIBCXX20_CONSTEXPR
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
 800192a:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4618      	mov	r0, r3
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET0_T_SA_S9_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001942:	b580      	push	{r7, lr}
 8001944:	b086      	sub	sp, #24
 8001946:	af00      	add	r7, sp, #0
 8001948:	60f8      	str	r0, [r7, #12]
 800194a:	60b9      	str	r1, [r7, #8]
 800194c:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 800194e:	2301      	movs	r3, #1
 8001950:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8001952:	2301      	movs	r3, #1
 8001954:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	68f8      	ldr	r0, [r7, #12]
 800195c:	f000 f90f 	bl	8001b7e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiEET0_T_SC_SB_>
 8001960:	4603      	mov	r3, r0
    }
 8001962:	4618      	mov	r0, r3
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 800196a:	b480      	push	{r7}
 800196c:	b083      	sub	sp, #12
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	609a      	str	r2, [r3, #8]
	{ }
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4618      	mov	r0, r3
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <_ZSt19__iterator_categoryIPKiENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8001992:	b480      	push	{r7}
 8001994:	b083      	sub	sp, #12
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 800199a:	bf00      	nop
 800199c:	4618      	mov	r0, r3
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <_ZSt10__distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 80019b4:	68ba      	ldr	r2, [r7, #8]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	109b      	asrs	r3, r3, #2
    }
 80019bc:	4618      	mov	r0, r3
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>:

      static _GLIBCXX20_CONSTEXPR size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 80019d0:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 80019d4:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f000 f8e1 	bl	8001b9e <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>
 80019dc:	4603      	mov	r3, r0
 80019de:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 80019e0:	f107 0208 	add.w	r2, r7, #8
 80019e4:	f107 030c 	add.w	r3, r7, #12
 80019e8:	4611      	mov	r1, r2
 80019ea:	4618      	mov	r0, r3
 80019ec:	f000 f8e3 	bl	8001bb6 <_ZSt3minIjERKT_S2_S2_>
 80019f0:	4603      	mov	r3, r0
 80019f2:	681b      	ldr	r3, [r3, #0]
      }
 80019f4:	4618      	mov	r0, r3
 80019f6:	3710      	adds	r7, #16
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}

080019fc <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001a06:	2200      	movs	r2, #0
 8001a08:	6839      	ldr	r1, [r7, #0]
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f000 f8e7 	bl	8001bde <_ZNSt15__new_allocatorIiE8allocateEjPKv>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4618      	mov	r0, r3
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <_ZSt18uninitialized_copyIPKiPiET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b086      	sub	sp, #24
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	60f8      	str	r0, [r7, #12]
 8001a22:	60b9      	str	r1, [r7, #8]
 8001a24:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 8001a26:	2301      	movs	r3, #1
 8001a28:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	68b9      	ldr	r1, [r7, #8]
 8001a32:	68f8      	ldr	r0, [r7, #12]
 8001a34:	f000 f8fc 	bl	8001c30 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKiPiEET0_T_S6_S5_>
 8001a38:	4603      	mov	r3, r0
    }
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3718      	adds	r7, #24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
 8001a4a:	6039      	str	r1, [r7, #0]
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <_ZNSt15__new_allocatorIiE10deallocateEPij>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	4619      	mov	r1, r3
 8001a6a:	68b8      	ldr	r0, [r7, #8]
 8001a6c:	f004 f964 	bl	8005d38 <_ZdlPvj>
      }
 8001a70:	bf00      	nop
 8001a72:	3710      	adds	r7, #16
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <_ZNSaISt6vectorIiSaIiEEEC1ERKS2_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8001a82:	6839      	ldr	r1, [r7, #0]
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f8e3 	bl	8001c50 <_ZNSt15__new_allocatorISt6vectorIiSaIiEEEC1ERKS3_>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <_ZNSt12_Vector_baseISt6vectorIiSaIiEESaIS2_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
	{ }
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <_ZSt19__iterator_categoryIPKSt6vectorIiSaIiEEENSt15iterator_traitsIT_E17iterator_categoryERKS6_>:
    __iterator_category(const _Iter&)
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8001ac4:	bf00      	nop
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
	...

08001ad4 <_ZSt10__distanceIPKSt6vectorIiSaIiEEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8001ae0:	68ba      	ldr	r2, [r7, #8]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	109b      	asrs	r3, r3, #2
 8001ae8:	4a04      	ldr	r2, [pc, #16]	@ (8001afc <_ZSt10__distanceIPKSt6vectorIiSaIiEEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag+0x28>)
 8001aea:	fb02 f303 	mul.w	r3, r2, r3
    }
 8001aee:	4618      	mov	r0, r3
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	aaaaaaab 	.word	0xaaaaaaab

08001b00 <_ZNSt6vectorIS_IiSaIiEESaIS1_EE11_S_max_sizeERKS2_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8001b08:	4b0a      	ldr	r3, [pc, #40]	@ (8001b34 <_ZNSt6vectorIS_IiSaIiEESaIS1_EE11_S_max_sizeERKS2_+0x34>)
 8001b0a:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f000 f8ab 	bl	8001c68 <_ZNSt16allocator_traitsISaISt6vectorIiSaIiEEEE8max_sizeERKS3_>
 8001b12:	4603      	mov	r3, r0
 8001b14:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8001b16:	f107 0208 	add.w	r2, r7, #8
 8001b1a:	f107 030c 	add.w	r3, r7, #12
 8001b1e:	4611      	mov	r1, r2
 8001b20:	4618      	mov	r0, r3
 8001b22:	f000 f848 	bl	8001bb6 <_ZSt3minIjERKT_S2_S2_>
 8001b26:	4603      	mov	r3, r0
 8001b28:	681b      	ldr	r3, [r3, #0]
      }
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	0aaaaaaa 	.word	0x0aaaaaaa

08001b38 <_ZNSt16allocator_traitsISaISt6vectorIiSaIiEEEE8allocateERS3_j>:
      allocate(allocator_type& __a, size_type __n)
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001b42:	2200      	movs	r2, #0
 8001b44:	6839      	ldr	r1, [r7, #0]
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f000 f89a 	bl	8001c80 <_ZNSt15__new_allocatorISt6vectorIiSaIiEEE8allocateEjPKv>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <_ZSt18uninitialized_copyIPKSt6vectorIiSaIiEEPS2_ET0_T_S7_S6_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b086      	sub	sp, #24
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	60f8      	str	r0, [r7, #12]
 8001b5e:	60b9      	str	r1, [r7, #8]
 8001b60:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 8001b62:	2300      	movs	r3, #0
 8001b64:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8001b66:	2300      	movs	r3, #0
 8001b68:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	68b9      	ldr	r1, [r7, #8]
 8001b6e:	68f8      	ldr	r0, [r7, #12]
 8001b70:	f000 f8b4 	bl	8001cdc <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKSt6vectorIiSaIiEEPS4_EET0_T_S9_S8_>
 8001b74:	4603      	mov	r3, r0
    }
 8001b76:	4618      	mov	r0, r3
 8001b78:	3718      	adds	r7, #24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiEET0_T_SC_SB_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b084      	sub	sp, #16
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	f000 f8bf 	bl	8001d12 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET0_T_SA_S9_>
 8001b94:	4603      	mov	r3, r0
 8001b96:	4618      	mov	r0, r3
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 f8cb 	bl	8001d42 <_ZNKSt15__new_allocatorIiE8max_sizeEv>
 8001bac:	4603      	mov	r3, r0
      }
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
 8001bbe:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d201      	bcs.n	8001bd0 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	e000      	b.n	8001bd2 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8001bd0:	687b      	ldr	r3, [r7, #4]
    }
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <_ZNSt15__new_allocatorIiE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b084      	sub	sp, #16
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	60f8      	str	r0, [r7, #12]
 8001be6:	60b9      	str	r1, [r7, #8]
 8001be8:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8001bea:	68f8      	ldr	r0, [r7, #12]
 8001bec:	f000 f8b5 	bl	8001d5a <_ZNKSt15__new_allocatorIiE11_M_max_sizeEv>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	bf8c      	ite	hi
 8001bf8:	2301      	movhi	r3, #1
 8001bfa:	2300      	movls	r3, #0
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	bf14      	ite	ne
 8001c02:	2301      	movne	r3, #1
 8001c04:	2300      	moveq	r3, #0
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d007      	beq.n	8001c1c <_ZNSt15__new_allocatorIiE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c12:	d301      	bcc.n	8001c18 <_ZNSt15__new_allocatorIiE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8001c14:	f004 f8a6 	bl	8005d64 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8001c18:	f004 f8a1 	bl	8005d5e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f004 f88b 	bl	8005d3c <_Znwj>
 8001c26:	4603      	mov	r3, r0
      }
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3710      	adds	r7, #16
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKiPiEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	68b9      	ldr	r1, [r7, #8]
 8001c40:	68f8      	ldr	r0, [r7, #12]
 8001c42:	f000 f896 	bl	8001d72 <_ZSt4copyIPKiPiET0_T_S4_S3_>
 8001c46:	4603      	mov	r3, r0
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <_ZNSt15__new_allocatorISt6vectorIiSaIiEEEC1ERKS3_>:
      __new_allocator(const __new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <_ZNSt16allocator_traitsISaISt6vectorIiSaIiEEEE8max_sizeERKS3_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f000 f896 	bl	8001da2 <_ZNKSt15__new_allocatorISt6vectorIiSaIiEEE8max_sizeEv>
 8001c76:	4603      	mov	r3, r0
      }
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <_ZNSt15__new_allocatorISt6vectorIiSaIiEEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8001c8c:	68f8      	ldr	r0, [r7, #12]
 8001c8e:	f000 f895 	bl	8001dbc <_ZNKSt15__new_allocatorISt6vectorIiSaIiEEE11_M_max_sizeEv>
 8001c92:	4602      	mov	r2, r0
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	4293      	cmp	r3, r2
 8001c98:	bf8c      	ite	hi
 8001c9a:	2301      	movhi	r3, #1
 8001c9c:	2300      	movls	r3, #0
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	bf14      	ite	ne
 8001ca4:	2301      	movne	r3, #1
 8001ca6:	2300      	moveq	r3, #0
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d007      	beq.n	8001cbe <_ZNSt15__new_allocatorISt6vectorIiSaIiEEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	4a09      	ldr	r2, [pc, #36]	@ (8001cd8 <_ZNSt15__new_allocatorISt6vectorIiSaIiEEE8allocateEjPKv+0x58>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d901      	bls.n	8001cba <_ZNSt15__new_allocatorISt6vectorIiSaIiEEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8001cb6:	f004 f855 	bl	8005d64 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8001cba:	f004 f850 	bl	8005d5e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8001cbe:	68ba      	ldr	r2, [r7, #8]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	4413      	add	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f004 f837 	bl	8005d3c <_Znwj>
 8001cce:	4603      	mov	r3, r0
      }
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3710      	adds	r7, #16
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	15555555 	.word	0x15555555

08001cdc <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKSt6vectorIiSaIiEEPS4_EET0_T_S9_S8_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
	{ return std::__do_uninit_copy(__first, __last, __result); }
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	68b9      	ldr	r1, [r7, #8]
 8001cec:	68f8      	ldr	r0, [r7, #12]
 8001cee:	f000 f873 	bl	8001dd8 <_ZSt16__do_uninit_copyIPKSt6vectorIiSaIiEEPS2_ET0_T_S7_S6_>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3710      	adds	r7, #16
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <_ZSt11__addressofISt6vectorIiSaIiEEEPT_RS3_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4618      	mov	r0, r3
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET0_T_SA_S9_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8001d12:	b590      	push	{r4, r7, lr}
 8001d14:	b085      	sub	sp, #20
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	60f8      	str	r0, [r7, #12]
 8001d1a:	60b9      	str	r1, [r7, #8]
 8001d1c:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8001d1e:	68f8      	ldr	r0, [r7, #12]
 8001d20:	f000 f87a 	bl	8001e18 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEET_S8_>
 8001d24:	4604      	mov	r4, r0
 8001d26:	68b8      	ldr	r0, [r7, #8]
 8001d28:	f000 f876 	bl	8001e18 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEET_S8_>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	4619      	mov	r1, r3
 8001d32:	4620      	mov	r0, r4
 8001d34:	f000 f87b 	bl	8001e2e <_ZSt13__copy_move_aILb0EN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET1_T0_SA_S9_>
 8001d38:	4603      	mov	r3, r0
    }
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3714      	adds	r7, #20
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd90      	pop	{r4, r7, pc}

08001d42 <_ZNKSt15__new_allocatorIiE8max_sizeEv>:
#undef _GLIBCXX_OPERATOR_DELETE
#undef _GLIBCXX_OPERATOR_NEW

#if __cplusplus <= 201703L
      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b082      	sub	sp, #8
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 f805 	bl	8001d5a <_ZNKSt15__new_allocatorIiE11_M_max_sizeEv>
 8001d50:	4603      	mov	r3, r0
 8001d52:	4618      	mov	r0, r3
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <_ZNKSt15__new_allocatorIiE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001d62:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 8001d66:	4618      	mov	r0, r3
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <_ZSt4copyIPKiPiET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 8001d72:	b590      	push	{r4, r7, lr}
 8001d74:	b085      	sub	sp, #20
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	60f8      	str	r0, [r7, #12]
 8001d7a:	60b9      	str	r1, [r7, #8]
 8001d7c:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f000 f878 	bl	8001e74 <_ZSt12__miter_baseIPKiET_S2_>
 8001d84:	4604      	mov	r4, r0
 8001d86:	68b8      	ldr	r0, [r7, #8]
 8001d88:	f000 f874 	bl	8001e74 <_ZSt12__miter_baseIPKiET_S2_>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	4619      	mov	r1, r3
 8001d92:	4620      	mov	r0, r4
 8001d94:	f000 f879 	bl	8001e8a <_ZSt13__copy_move_aILb0EPKiPiET1_T0_S4_S3_>
 8001d98:	4603      	mov	r3, r0
    }
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3714      	adds	r7, #20
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd90      	pop	{r4, r7, pc}

08001da2 <_ZNKSt15__new_allocatorISt6vectorIiSaIiEEE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f806 	bl	8001dbc <_ZNKSt15__new_allocatorISt6vectorIiSaIiEEE11_M_max_sizeEv>
 8001db0:	4603      	mov	r3, r0
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
	...

08001dbc <_ZNKSt15__new_allocatorISt6vectorIiSaIiEEE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001dc4:	4b03      	ldr	r3, [pc, #12]	@ (8001dd4 <_ZNKSt15__new_allocatorISt6vectorIiSaIiEEE11_M_max_sizeEv+0x18>)
      }
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	0aaaaaaa 	.word	0x0aaaaaaa

08001dd8 <_ZSt16__do_uninit_copyIPKSt6vectorIiSaIiEEPS2_ET0_T_S7_S6_>:
    __do_uninit_copy(_InputIterator __first, _InputIterator __last,
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
      _ForwardIterator __cur = __result;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	617b      	str	r3, [r7, #20]
	  for (; __first != __last; ++__first, (void)++__cur)
 8001de8:	e00d      	b.n	8001e06 <_ZSt16__do_uninit_copyIPKSt6vectorIiSaIiEEPS2_ET0_T_S7_S6_+0x2e>
	    std::_Construct(std::__addressof(*__cur), *__first);
 8001dea:	6978      	ldr	r0, [r7, #20]
 8001dec:	f7ff ff86 	bl	8001cfc <_ZSt11__addressofISt6vectorIiSaIiEEEPT_RS3_>
 8001df0:	4603      	mov	r3, r0
 8001df2:	68f9      	ldr	r1, [r7, #12]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f000 f86b 	bl	8001ed0 <_ZSt10_ConstructISt6vectorIiSaIiEEJRKS2_EEvPT_DpOT0_>
	  for (; __first != __last; ++__first, (void)++__cur)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	330c      	adds	r3, #12
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	330c      	adds	r3, #12
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d1ed      	bne.n	8001dea <_ZSt16__do_uninit_copyIPKSt6vectorIiSaIiEEPS2_ET0_T_S7_S6_+0x12>
	  return __cur;
 8001e0e:	697b      	ldr	r3, [r7, #20]
    }
 8001e10:	4618      	mov	r0, r3
 8001e12:	3718      	adds	r7, #24
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEET_S8_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4618      	mov	r0, r3
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <_ZSt13__copy_move_aILb0EN9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEEEPiET1_T0_SA_S9_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8001e2e:	b5b0      	push	{r4, r5, r7, lr}
 8001e30:	b084      	sub	sp, #16
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	60f8      	str	r0, [r7, #12]
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8001e3a:	68f8      	ldr	r0, [r7, #12]
 8001e3c:	f000 f85f 	bl	8001efe <_ZSt12__niter_baseIPKiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 8001e40:	4604      	mov	r4, r0
 8001e42:	68b8      	ldr	r0, [r7, #8]
 8001e44:	f000 f85b 	bl	8001efe <_ZSt12__niter_baseIPKiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 8001e48:	4605      	mov	r5, r0
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f000 f864 	bl	8001f1a <_ZSt12__niter_baseIPiET_S1_>
 8001e52:	4603      	mov	r3, r0
 8001e54:	461a      	mov	r2, r3
 8001e56:	4629      	mov	r1, r5
 8001e58:	4620      	mov	r0, r4
 8001e5a:	f000 f869 	bl	8001f30 <_ZSt14__copy_move_a1ILb0EPKiPiET1_T0_S4_S3_>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	1d3b      	adds	r3, r7, #4
 8001e62:	4611      	mov	r1, r2
 8001e64:	4618      	mov	r0, r3
 8001e66:	f000 f873 	bl	8001f50 <_ZSt12__niter_wrapIPiET_RKS1_S1_>
 8001e6a:	4603      	mov	r3, r0
    }
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3710      	adds	r7, #16
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bdb0      	pop	{r4, r5, r7, pc}

08001e74 <_ZSt12__miter_baseIPKiET_S2_>:
    __miter_base(_Iterator __it)
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <_ZSt13__copy_move_aILb0EPKiPiET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8001e8a:	b5b0      	push	{r4, r5, r7, lr}
 8001e8c:	b084      	sub	sp, #16
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	60f8      	str	r0, [r7, #12]
 8001e92:	60b9      	str	r1, [r7, #8]
 8001e94:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8001e96:	68f8      	ldr	r0, [r7, #12]
 8001e98:	f000 f866 	bl	8001f68 <_ZSt12__niter_baseIPKiET_S2_>
 8001e9c:	4604      	mov	r4, r0
 8001e9e:	68b8      	ldr	r0, [r7, #8]
 8001ea0:	f000 f862 	bl	8001f68 <_ZSt12__niter_baseIPKiET_S2_>
 8001ea4:	4605      	mov	r5, r0
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f000 f836 	bl	8001f1a <_ZSt12__niter_baseIPiET_S1_>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4629      	mov	r1, r5
 8001eb4:	4620      	mov	r0, r4
 8001eb6:	f000 f83b 	bl	8001f30 <_ZSt14__copy_move_a1ILb0EPKiPiET1_T0_S4_S3_>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	1d3b      	adds	r3, r7, #4
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f000 f845 	bl	8001f50 <_ZSt12__niter_wrapIPiET_RKS1_S1_>
 8001ec6:	4603      	mov	r3, r0
    }
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3710      	adds	r7, #16
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bdb0      	pop	{r4, r5, r7, pc}

08001ed0 <_ZSt10_ConstructISt6vectorIiSaIiEEJRKS2_EEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 8001ed0:	b590      	push	{r4, r7, lr}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
      ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4619      	mov	r1, r3
 8001ede:	200c      	movs	r0, #12
 8001ee0:	f7fe fcb1 	bl	8000846 <_ZnwjPv>
 8001ee4:	4604      	mov	r4, r0
 8001ee6:	6838      	ldr	r0, [r7, #0]
 8001ee8:	f000 f849 	bl	8001f7e <_ZSt7forwardIRKSt6vectorIiSaIiEEEOT_RNSt16remove_referenceIS5_E4typeE>
 8001eec:	4603      	mov	r3, r0
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4620      	mov	r0, r4
 8001ef2:	f7ff f9c8 	bl	8001286 <_ZNSt6vectorIiSaIiEEC1ERKS1_>
    }
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd90      	pop	{r4, r7, pc}

08001efe <_ZSt12__niter_baseIPKiSt6vectorIiSaIiEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>:
_GLIBCXX_BEGIN_NAMESPACE_VERSION

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    _Iterator
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b082      	sub	sp, #8
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it.base(); }
 8001f06:	1d3b      	adds	r3, r7, #4
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f000 f843 	bl	8001f94 <_ZNK9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEE4baseEv>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <_ZSt12__niter_baseIPiET_S1_>:
    __niter_base(_Iterator __it)
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4618      	mov	r0, r3
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <_ZSt14__copy_move_a1ILb0EPKiPiET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	68b9      	ldr	r1, [r7, #8]
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	f000 f832 	bl	8001faa <_ZSt14__copy_move_a2ILb0EPKiPiET1_T0_S4_S3_>
 8001f46:	4603      	mov	r3, r0
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3710      	adds	r7, #16
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <_ZSt12__niter_wrapIPiET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
    { return __res; }
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <_ZSt12__niter_baseIPKiET_S2_>:
    __niter_base(_Iterator __it)
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4618      	mov	r0, r3
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <_ZSt7forwardIRKSt6vectorIiSaIiEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <_ZNK9__gnu_cxx17__normal_iteratorIPKiSt6vectorIiSaIiEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr

08001faa <_ZSt14__copy_move_a2ILb0EPKiPiET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b084      	sub	sp, #16
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	60f8      	str	r0, [r7, #12]
 8001fb2:	60b9      	str	r1, [r7, #8]
 8001fb4:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	68b9      	ldr	r1, [r7, #8]
 8001fba:	68f8      	ldr	r0, [r7, #12]
 8001fbc:	f000 f805 	bl	8001fca <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>
 8001fc0:	4603      	mov	r3, r0
    }
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b086      	sub	sp, #24
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	60f8      	str	r0, [r7, #12]
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001fd6:	68ba      	ldr	r2, [r7, #8]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	109b      	asrs	r3, r3, #2
 8001fde:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d006      	beq.n	8001ff4 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	461a      	mov	r2, r3
 8001fec:	68f9      	ldr	r1, [r7, #12]
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f004 f930 	bl	8006254 <memmove>
	  return __result + _Num;
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	4413      	add	r3, r2
	}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800200a:	4b0f      	ldr	r3, [pc, #60]	@ (8002048 <HAL_MspInit+0x44>)
 800200c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800200e:	4a0e      	ldr	r2, [pc, #56]	@ (8002048 <HAL_MspInit+0x44>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	6613      	str	r3, [r2, #96]	@ 0x60
 8002016:	4b0c      	ldr	r3, [pc, #48]	@ (8002048 <HAL_MspInit+0x44>)
 8002018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	607b      	str	r3, [r7, #4]
 8002020:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002022:	4b09      	ldr	r3, [pc, #36]	@ (8002048 <HAL_MspInit+0x44>)
 8002024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002026:	4a08      	ldr	r2, [pc, #32]	@ (8002048 <HAL_MspInit+0x44>)
 8002028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800202c:	6593      	str	r3, [r2, #88]	@ 0x58
 800202e:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <HAL_MspInit+0x44>)
 8002030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800203a:	f001 ff27 	bl	8003e8c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40021000 	.word	0x40021000

0800204c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b09a      	sub	sp, #104	@ 0x68
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002064:	f107 0310 	add.w	r3, r7, #16
 8002068:	2244      	movs	r2, #68	@ 0x44
 800206a:	2100      	movs	r1, #0
 800206c:	4618      	mov	r0, r3
 800206e:	f004 f90b 	bl	8006288 <memset>
  if(hadc->Instance==ADC2)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a33      	ldr	r2, [pc, #204]	@ (8002144 <HAL_ADC_MspInit+0xf8>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d15f      	bne.n	800213c <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800207c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002080:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002082:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002086:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002088:	f107 0310 	add.w	r3, r7, #16
 800208c:	4618      	mov	r0, r3
 800208e:	f002 fc3b 	bl	8004908 <HAL_RCCEx_PeriphCLKConfig>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002098:	f7ff f820 	bl	80010dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800209c:	4b2a      	ldr	r3, [pc, #168]	@ (8002148 <HAL_ADC_MspInit+0xfc>)
 800209e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a0:	4a29      	ldr	r2, [pc, #164]	@ (8002148 <HAL_ADC_MspInit+0xfc>)
 80020a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80020a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020a8:	4b27      	ldr	r3, [pc, #156]	@ (8002148 <HAL_ADC_MspInit+0xfc>)
 80020aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b4:	4b24      	ldr	r3, [pc, #144]	@ (8002148 <HAL_ADC_MspInit+0xfc>)
 80020b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b8:	4a23      	ldr	r2, [pc, #140]	@ (8002148 <HAL_ADC_MspInit+0xfc>)
 80020ba:	f043 0301 	orr.w	r3, r3, #1
 80020be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020c0:	4b21      	ldr	r3, [pc, #132]	@ (8002148 <HAL_ADC_MspInit+0xfc>)
 80020c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c4:	f003 0301 	and.w	r3, r3, #1
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA0     ------> ADC2_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020cc:	2301      	movs	r3, #1
 80020ce:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020d0:	2303      	movs	r3, #3
 80020d2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d4:	2300      	movs	r3, #0
 80020d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020dc:	4619      	mov	r1, r3
 80020de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020e2:	f001 fc95 	bl	8003a10 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 80020e6:	4b19      	ldr	r3, [pc, #100]	@ (800214c <HAL_ADC_MspInit+0x100>)
 80020e8:	4a19      	ldr	r2, [pc, #100]	@ (8002150 <HAL_ADC_MspInit+0x104>)
 80020ea:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80020ec:	4b17      	ldr	r3, [pc, #92]	@ (800214c <HAL_ADC_MspInit+0x100>)
 80020ee:	2224      	movs	r2, #36	@ 0x24
 80020f0:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020f2:	4b16      	ldr	r3, [pc, #88]	@ (800214c <HAL_ADC_MspInit+0x100>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80020f8:	4b14      	ldr	r3, [pc, #80]	@ (800214c <HAL_ADC_MspInit+0x100>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80020fe:	4b13      	ldr	r3, [pc, #76]	@ (800214c <HAL_ADC_MspInit+0x100>)
 8002100:	2280      	movs	r2, #128	@ 0x80
 8002102:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002104:	4b11      	ldr	r3, [pc, #68]	@ (800214c <HAL_ADC_MspInit+0x100>)
 8002106:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800210a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800210c:	4b0f      	ldr	r3, [pc, #60]	@ (800214c <HAL_ADC_MspInit+0x100>)
 800210e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002112:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002114:	4b0d      	ldr	r3, [pc, #52]	@ (800214c <HAL_ADC_MspInit+0x100>)
 8002116:	2220      	movs	r2, #32
 8002118:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800211a:	4b0c      	ldr	r3, [pc, #48]	@ (800214c <HAL_ADC_MspInit+0x100>)
 800211c:	2200      	movs	r2, #0
 800211e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002120:	480a      	ldr	r0, [pc, #40]	@ (800214c <HAL_ADC_MspInit+0x100>)
 8002122:	f001 fabb 	bl	800369c <HAL_DMA_Init>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800212c:	f7fe ffd6 	bl	80010dc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a06      	ldr	r2, [pc, #24]	@ (800214c <HAL_ADC_MspInit+0x100>)
 8002134:	655a      	str	r2, [r3, #84]	@ 0x54
 8002136:	4a05      	ldr	r2, [pc, #20]	@ (800214c <HAL_ADC_MspInit+0x100>)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800213c:	bf00      	nop
 800213e:	3768      	adds	r7, #104	@ 0x68
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	50000100 	.word	0x50000100
 8002148:	40021000 	.word	0x40021000
 800214c:	20000114 	.word	0x20000114
 8002150:	40020008 	.word	0x40020008

08002154 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b09c      	sub	sp, #112	@ 0x70
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800216c:	f107 0318 	add.w	r3, r7, #24
 8002170:	2244      	movs	r2, #68	@ 0x44
 8002172:	2100      	movs	r1, #0
 8002174:	4618      	mov	r0, r3
 8002176:	f004 f887 	bl	8006288 <memset>
  if(huart->Instance==USART1)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a3e      	ldr	r2, [pc, #248]	@ (8002278 <HAL_UART_MspInit+0x124>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d138      	bne.n	80021f6 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002184:	2301      	movs	r3, #1
 8002186:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002188:	2300      	movs	r3, #0
 800218a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800218c:	f107 0318 	add.w	r3, r7, #24
 8002190:	4618      	mov	r0, r3
 8002192:	f002 fbb9 	bl	8004908 <HAL_RCCEx_PeriphCLKConfig>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800219c:	f7fe ff9e 	bl	80010dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021a0:	4b36      	ldr	r3, [pc, #216]	@ (800227c <HAL_UART_MspInit+0x128>)
 80021a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021a4:	4a35      	ldr	r2, [pc, #212]	@ (800227c <HAL_UART_MspInit+0x128>)
 80021a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80021ac:	4b33      	ldr	r3, [pc, #204]	@ (800227c <HAL_UART_MspInit+0x128>)
 80021ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021b4:	617b      	str	r3, [r7, #20]
 80021b6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b8:	4b30      	ldr	r3, [pc, #192]	@ (800227c <HAL_UART_MspInit+0x128>)
 80021ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021bc:	4a2f      	ldr	r2, [pc, #188]	@ (800227c <HAL_UART_MspInit+0x128>)
 80021be:	f043 0301 	orr.w	r3, r3, #1
 80021c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c4:	4b2d      	ldr	r3, [pc, #180]	@ (800227c <HAL_UART_MspInit+0x128>)
 80021c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c8:	f003 0301 	and.w	r3, r3, #1
 80021cc:	613b      	str	r3, [r7, #16]
 80021ce:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021d6:	2312      	movs	r3, #18
 80021d8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021de:	2303      	movs	r3, #3
 80021e0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021e2:	2307      	movs	r3, #7
 80021e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80021ea:	4619      	mov	r1, r3
 80021ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021f0:	f001 fc0e 	bl	8003a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80021f4:	e03b      	b.n	800226e <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART2)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a21      	ldr	r2, [pc, #132]	@ (8002280 <HAL_UART_MspInit+0x12c>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d136      	bne.n	800226e <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002200:	2302      	movs	r3, #2
 8002202:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002204:	2300      	movs	r3, #0
 8002206:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002208:	f107 0318 	add.w	r3, r7, #24
 800220c:	4618      	mov	r0, r3
 800220e:	f002 fb7b 	bl	8004908 <HAL_RCCEx_PeriphCLKConfig>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8002218:	f7fe ff60 	bl	80010dc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800221c:	4b17      	ldr	r3, [pc, #92]	@ (800227c <HAL_UART_MspInit+0x128>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002220:	4a16      	ldr	r2, [pc, #88]	@ (800227c <HAL_UART_MspInit+0x128>)
 8002222:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002226:	6593      	str	r3, [r2, #88]	@ 0x58
 8002228:	4b14      	ldr	r3, [pc, #80]	@ (800227c <HAL_UART_MspInit+0x128>)
 800222a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002234:	4b11      	ldr	r3, [pc, #68]	@ (800227c <HAL_UART_MspInit+0x128>)
 8002236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002238:	4a10      	ldr	r2, [pc, #64]	@ (800227c <HAL_UART_MspInit+0x128>)
 800223a:	f043 0301 	orr.w	r3, r3, #1
 800223e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002240:	4b0e      	ldr	r3, [pc, #56]	@ (800227c <HAL_UART_MspInit+0x128>)
 8002242:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002244:	f003 0301 	and.w	r3, r3, #1
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800224c:	230c      	movs	r3, #12
 800224e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002258:	2300      	movs	r3, #0
 800225a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800225c:	2307      	movs	r3, #7
 800225e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002260:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002264:	4619      	mov	r1, r3
 8002266:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800226a:	f001 fbd1 	bl	8003a10 <HAL_GPIO_Init>
}
 800226e:	bf00      	nop
 8002270:	3770      	adds	r7, #112	@ 0x70
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40013800 	.word	0x40013800
 800227c:	40021000 	.word	0x40021000
 8002280:	40004400 	.word	0x40004400

08002284 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002288:	bf00      	nop
 800228a:	e7fd      	b.n	8002288 <NMI_Handler+0x4>

0800228c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002290:	bf00      	nop
 8002292:	e7fd      	b.n	8002290 <HardFault_Handler+0x4>

08002294 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002298:	bf00      	nop
 800229a:	e7fd      	b.n	8002298 <MemManage_Handler+0x4>

0800229c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022a0:	bf00      	nop
 80022a2:	e7fd      	b.n	80022a0 <BusFault_Handler+0x4>

080022a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022a8:	bf00      	nop
 80022aa:	e7fd      	b.n	80022a8 <UsageFault_Handler+0x4>

080022ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022b0:	bf00      	nop
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022ba:	b480      	push	{r7}
 80022bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022cc:	bf00      	nop
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022d6:	b580      	push	{r7, lr}
 80022d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022da:	f000 f945 	bl	8002568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
	...

080022e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80022e8:	4802      	ldr	r0, [pc, #8]	@ (80022f4 <DMA1_Channel1_IRQHandler+0x10>)
 80022ea:	f001 fa7f 	bl	80037ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000114 	.word	0x20000114

080022f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return 1;
 80022fc:	2301      	movs	r3, #1
}
 80022fe:	4618      	mov	r0, r3
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <_kill>:

int _kill(int pid, int sig)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002312:	f004 f85b 	bl	80063cc <__errno>
 8002316:	4603      	mov	r3, r0
 8002318:	2216      	movs	r2, #22
 800231a:	601a      	str	r2, [r3, #0]
  return -1;
 800231c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002320:	4618      	mov	r0, r3
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <_exit>:

void _exit (int status)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002330:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f7ff ffe7 	bl	8002308 <_kill>
  while (1) {}    /* Make sure we hang here */
 800233a:	bf00      	nop
 800233c:	e7fd      	b.n	800233a <_exit+0x12>

0800233e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b086      	sub	sp, #24
 8002342:	af00      	add	r7, sp, #0
 8002344:	60f8      	str	r0, [r7, #12]
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234a:	2300      	movs	r3, #0
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	e00a      	b.n	8002366 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002350:	f3af 8000 	nop.w
 8002354:	4601      	mov	r1, r0
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	1c5a      	adds	r2, r3, #1
 800235a:	60ba      	str	r2, [r7, #8]
 800235c:	b2ca      	uxtb	r2, r1
 800235e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	3301      	adds	r3, #1
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	429a      	cmp	r2, r3
 800236c:	dbf0      	blt.n	8002350 <_read+0x12>
  }

  return len;
 800236e:	687b      	ldr	r3, [r7, #4]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3718      	adds	r7, #24
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002380:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002384:	4618      	mov	r0, r3
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023a0:	605a      	str	r2, [r3, #4]
  return 0;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <_isatty>:

int _isatty(int file)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023b8:	2301      	movs	r3, #1
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr

080023c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b085      	sub	sp, #20
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	60f8      	str	r0, [r7, #12]
 80023ce:	60b9      	str	r1, [r7, #8]
 80023d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3714      	adds	r7, #20
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b086      	sub	sp, #24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e8:	4a14      	ldr	r2, [pc, #80]	@ (800243c <_sbrk+0x5c>)
 80023ea:	4b15      	ldr	r3, [pc, #84]	@ (8002440 <_sbrk+0x60>)
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023f4:	4b13      	ldr	r3, [pc, #76]	@ (8002444 <_sbrk+0x64>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d102      	bne.n	8002402 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023fc:	4b11      	ldr	r3, [pc, #68]	@ (8002444 <_sbrk+0x64>)
 80023fe:	4a12      	ldr	r2, [pc, #72]	@ (8002448 <_sbrk+0x68>)
 8002400:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002402:	4b10      	ldr	r3, [pc, #64]	@ (8002444 <_sbrk+0x64>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	429a      	cmp	r2, r3
 800240e:	d207      	bcs.n	8002420 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002410:	f003 ffdc 	bl	80063cc <__errno>
 8002414:	4603      	mov	r3, r0
 8002416:	220c      	movs	r2, #12
 8002418:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800241a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800241e:	e009      	b.n	8002434 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002420:	4b08      	ldr	r3, [pc, #32]	@ (8002444 <_sbrk+0x64>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002426:	4b07      	ldr	r3, [pc, #28]	@ (8002444 <_sbrk+0x64>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4413      	add	r3, r2
 800242e:	4a05      	ldr	r2, [pc, #20]	@ (8002444 <_sbrk+0x64>)
 8002430:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002432:	68fb      	ldr	r3, [r7, #12]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20008000 	.word	0x20008000
 8002440:	00000400 	.word	0x00000400
 8002444:	2000029c 	.word	0x2000029c
 8002448:	200003f8 	.word	0x200003f8

0800244c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002450:	4b06      	ldr	r3, [pc, #24]	@ (800246c <SystemInit+0x20>)
 8002452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002456:	4a05      	ldr	r2, [pc, #20]	@ (800246c <SystemInit+0x20>)
 8002458:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800245c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002470:	480d      	ldr	r0, [pc, #52]	@ (80024a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002472:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
	    bl  SystemInit
 8002474:	f7ff ffea 	bl	800244c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002478:	480c      	ldr	r0, [pc, #48]	@ (80024ac <LoopForever+0x6>)
  ldr r1, =_edata
 800247a:	490d      	ldr	r1, [pc, #52]	@ (80024b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800247c:	4a0d      	ldr	r2, [pc, #52]	@ (80024b4 <LoopForever+0xe>)
  movs r3, #0
 800247e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002480:	e002      	b.n	8002488 <LoopCopyDataInit>

08002482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002486:	3304      	adds	r3, #4

08002488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800248a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800248c:	d3f9      	bcc.n	8002482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800248e:	4a0a      	ldr	r2, [pc, #40]	@ (80024b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002490:	4c0a      	ldr	r4, [pc, #40]	@ (80024bc <LoopForever+0x16>)
  movs r3, #0
 8002492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002494:	e001      	b.n	800249a <LoopFillZerobss>

08002496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002498:	3204      	adds	r2, #4

0800249a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800249a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800249c:	d3fb      	bcc.n	8002496 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800249e:	f003 ff9b 	bl	80063d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024a2:	f7fe fc07 	bl	8000cb4 <main>

080024a6 <LoopForever>:

LoopForever:
    b LoopForever
 80024a6:	e7fe      	b.n	80024a6 <LoopForever>
  ldr   r0, =_estack
 80024a8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80024ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024b0:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80024b4:	08006950 	.word	0x08006950
  ldr r2, =_sbss
 80024b8:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80024bc:	200003f4 	.word	0x200003f4

080024c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024c0:	e7fe      	b.n	80024c0 <ADC1_2_IRQHandler>

080024c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024c8:	2300      	movs	r3, #0
 80024ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024cc:	2003      	movs	r0, #3
 80024ce:	f001 f8a5 	bl	800361c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024d2:	2000      	movs	r0, #0
 80024d4:	f000 f80e 	bl	80024f4 <HAL_InitTick>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d002      	beq.n	80024e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	71fb      	strb	r3, [r7, #7]
 80024e2:	e001      	b.n	80024e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024e4:	f7ff fd8e 	bl	8002004 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024e8:	79fb      	ldrb	r3, [r7, #7]

}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024fc:	2300      	movs	r3, #0
 80024fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002500:	4b16      	ldr	r3, [pc, #88]	@ (800255c <HAL_InitTick+0x68>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d022      	beq.n	800254e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002508:	4b15      	ldr	r3, [pc, #84]	@ (8002560 <HAL_InitTick+0x6c>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4b13      	ldr	r3, [pc, #76]	@ (800255c <HAL_InitTick+0x68>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002514:	fbb1 f3f3 	udiv	r3, r1, r3
 8002518:	fbb2 f3f3 	udiv	r3, r2, r3
 800251c:	4618      	mov	r0, r3
 800251e:	f001 f8b0 	bl	8003682 <HAL_SYSTICK_Config>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d10f      	bne.n	8002548 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b0f      	cmp	r3, #15
 800252c:	d809      	bhi.n	8002542 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800252e:	2200      	movs	r2, #0
 8002530:	6879      	ldr	r1, [r7, #4]
 8002532:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002536:	f001 f87c 	bl	8003632 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800253a:	4a0a      	ldr	r2, [pc, #40]	@ (8002564 <HAL_InitTick+0x70>)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	e007      	b.n	8002552 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	73fb      	strb	r3, [r7, #15]
 8002546:	e004      	b.n	8002552 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	e001      	b.n	8002552 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002552:	7bfb      	ldrb	r3, [r7, #15]
}
 8002554:	4618      	mov	r0, r3
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	2000002c 	.word	0x2000002c
 8002560:	20000024 	.word	0x20000024
 8002564:	20000028 	.word	0x20000028

08002568 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800256c:	4b05      	ldr	r3, [pc, #20]	@ (8002584 <HAL_IncTick+0x1c>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	4b05      	ldr	r3, [pc, #20]	@ (8002588 <HAL_IncTick+0x20>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4413      	add	r3, r2
 8002576:	4a03      	ldr	r2, [pc, #12]	@ (8002584 <HAL_IncTick+0x1c>)
 8002578:	6013      	str	r3, [r2, #0]
}
 800257a:	bf00      	nop
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	200002a0 	.word	0x200002a0
 8002588:	2000002c 	.word	0x2000002c

0800258c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return uwTick;
 8002590:	4b03      	ldr	r3, [pc, #12]	@ (80025a0 <HAL_GetTick+0x14>)
 8002592:	681b      	ldr	r3, [r3, #0]
}
 8002594:	4618      	mov	r0, r3
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	200002a0 	.word	0x200002a0

080025a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025ac:	f7ff ffee 	bl	800258c <HAL_GetTick>
 80025b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025bc:	d004      	beq.n	80025c8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80025be:	4b09      	ldr	r3, [pc, #36]	@ (80025e4 <HAL_Delay+0x40>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	4413      	add	r3, r2
 80025c6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025c8:	bf00      	nop
 80025ca:	f7ff ffdf 	bl	800258c <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	68fa      	ldr	r2, [r7, #12]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d8f7      	bhi.n	80025ca <HAL_Delay+0x26>
  {
  }
}
 80025da:	bf00      	nop
 80025dc:	bf00      	nop
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	2000002c 	.word	0x2000002c

080025e8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	431a      	orrs	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	609a      	str	r2, [r3, #8]
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
 8002616:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	431a      	orrs	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	609a      	str	r2, [r3, #8]
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002644:	4618      	mov	r0, r3
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002650:	b480      	push	{r7}
 8002652:	b087      	sub	sp, #28
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
 800265c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	3360      	adds	r3, #96	@ 0x60
 8002662:	461a      	mov	r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	4b08      	ldr	r3, [pc, #32]	@ (8002694 <LL_ADC_SetOffset+0x44>)
 8002672:	4013      	ands	r3, r2
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	430a      	orrs	r2, r1
 800267e:	4313      	orrs	r3, r2
 8002680:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002688:	bf00      	nop
 800268a:	371c      	adds	r7, #28
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	03fff000 	.word	0x03fff000

08002698 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	3360      	adds	r3, #96	@ 0x60
 80026a6:	461a      	mov	r2, r3
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b087      	sub	sp, #28
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	3360      	adds	r3, #96	@ 0x60
 80026d4:	461a      	mov	r2, r3
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	4413      	add	r3, r2
 80026dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	431a      	orrs	r2, r3
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026ee:	bf00      	nop
 80026f0:	371c      	adds	r7, #28
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b087      	sub	sp, #28
 80026fe:	af00      	add	r7, sp, #0
 8002700:	60f8      	str	r0, [r7, #12]
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	3360      	adds	r3, #96	@ 0x60
 800270a:	461a      	mov	r2, r3
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	431a      	orrs	r2, r3
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002724:	bf00      	nop
 8002726:	371c      	adds	r7, #28
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002730:	b480      	push	{r7}
 8002732:	b087      	sub	sp, #28
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	3360      	adds	r3, #96	@ 0x60
 8002740:	461a      	mov	r2, r3
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4413      	add	r3, r2
 8002748:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	431a      	orrs	r2, r3
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800275a:	bf00      	nop
 800275c:	371c      	adds	r7, #28
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr

08002766 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002766:	b480      	push	{r7}
 8002768:	b083      	sub	sp, #12
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
 800276e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	695b      	ldr	r3, [r3, #20]
 8002774:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	431a      	orrs	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	615a      	str	r2, [r3, #20]
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800278c:	b480      	push	{r7}
 800278e:	b087      	sub	sp, #28
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	3330      	adds	r3, #48	@ 0x30
 800279c:	461a      	mov	r2, r3
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	0a1b      	lsrs	r3, r3, #8
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	f003 030c 	and.w	r3, r3, #12
 80027a8:	4413      	add	r3, r2
 80027aa:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	f003 031f 	and.w	r3, r3, #31
 80027b6:	211f      	movs	r1, #31
 80027b8:	fa01 f303 	lsl.w	r3, r1, r3
 80027bc:	43db      	mvns	r3, r3
 80027be:	401a      	ands	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	0e9b      	lsrs	r3, r3, #26
 80027c4:	f003 011f 	and.w	r1, r3, #31
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	f003 031f 	and.w	r3, r3, #31
 80027ce:	fa01 f303 	lsl.w	r3, r1, r3
 80027d2:	431a      	orrs	r2, r3
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80027d8:	bf00      	nop
 80027da:	371c      	adds	r7, #28
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b087      	sub	sp, #28
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	3314      	adds	r3, #20
 80027f4:	461a      	mov	r2, r3
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	0e5b      	lsrs	r3, r3, #25
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	f003 0304 	and.w	r3, r3, #4
 8002800:	4413      	add	r3, r2
 8002802:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	0d1b      	lsrs	r3, r3, #20
 800280c:	f003 031f 	and.w	r3, r3, #31
 8002810:	2107      	movs	r1, #7
 8002812:	fa01 f303 	lsl.w	r3, r1, r3
 8002816:	43db      	mvns	r3, r3
 8002818:	401a      	ands	r2, r3
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	0d1b      	lsrs	r3, r3, #20
 800281e:	f003 031f 	and.w	r3, r3, #31
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	fa01 f303 	lsl.w	r3, r1, r3
 8002828:	431a      	orrs	r2, r3
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800282e:	bf00      	nop
 8002830:	371c      	adds	r7, #28
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
	...

0800283c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002854:	43db      	mvns	r3, r3
 8002856:	401a      	ands	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f003 0318 	and.w	r3, r3, #24
 800285e:	4908      	ldr	r1, [pc, #32]	@ (8002880 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002860:	40d9      	lsrs	r1, r3
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	400b      	ands	r3, r1
 8002866:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800286a:	431a      	orrs	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002872:	bf00      	nop
 8002874:	3714      	adds	r7, #20
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	0007ffff 	.word	0x0007ffff

08002884 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002894:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	6093      	str	r3, [r2, #8]
}
 800289c:	bf00      	nop
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028bc:	d101      	bne.n	80028c2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80028be:	2301      	movs	r3, #1
 80028c0:	e000      	b.n	80028c4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80028e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028e4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002908:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800290c:	d101      	bne.n	8002912 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800290e:	2301      	movs	r3, #1
 8002910:	e000      	b.n	8002914 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b01      	cmp	r3, #1
 8002932:	d101      	bne.n	8002938 <LL_ADC_IsEnabled+0x18>
 8002934:	2301      	movs	r3, #1
 8002936:	e000      	b.n	800293a <LL_ADC_IsEnabled+0x1a>
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr

08002946 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f003 0304 	and.w	r3, r3, #4
 8002956:	2b04      	cmp	r3, #4
 8002958:	d101      	bne.n	800295e <LL_ADC_REG_IsConversionOngoing+0x18>
 800295a:	2301      	movs	r3, #1
 800295c:	e000      	b.n	8002960 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 0308 	and.w	r3, r3, #8
 800297c:	2b08      	cmp	r3, #8
 800297e:	d101      	bne.n	8002984 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002980:	2301      	movs	r3, #1
 8002982:	e000      	b.n	8002986 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
	...

08002994 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002994:	b590      	push	{r4, r7, lr}
 8002996:	b089      	sub	sp, #36	@ 0x24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800299c:	2300      	movs	r3, #0
 800299e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e167      	b.n	8002c7e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d109      	bne.n	80029d0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f7ff fb45 	bl	800204c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7ff ff67 	bl	80028a8 <LL_ADC_IsDeepPowerDownEnabled>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d004      	beq.n	80029ea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff ff4d 	bl	8002884 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7ff ff82 	bl	80028f8 <LL_ADC_IsInternalRegulatorEnabled>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d115      	bne.n	8002a26 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff ff66 	bl	80028d0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a04:	4ba0      	ldr	r3, [pc, #640]	@ (8002c88 <HAL_ADC_Init+0x2f4>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	099b      	lsrs	r3, r3, #6
 8002a0a:	4aa0      	ldr	r2, [pc, #640]	@ (8002c8c <HAL_ADC_Init+0x2f8>)
 8002a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a10:	099b      	lsrs	r3, r3, #6
 8002a12:	3301      	adds	r3, #1
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a18:	e002      	b.n	8002a20 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1f9      	bne.n	8002a1a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff ff64 	bl	80028f8 <LL_ADC_IsInternalRegulatorEnabled>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d10d      	bne.n	8002a52 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a3a:	f043 0210 	orr.w	r2, r3, #16
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a46:	f043 0201 	orr.w	r2, r3, #1
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff ff75 	bl	8002946 <LL_ADC_REG_IsConversionOngoing>
 8002a5c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a62:	f003 0310 	and.w	r3, r3, #16
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f040 8100 	bne.w	8002c6c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f040 80fc 	bne.w	8002c6c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a78:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002a7c:	f043 0202 	orr.w	r2, r3, #2
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff ff49 	bl	8002920 <LL_ADC_IsEnabled>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d111      	bne.n	8002ab8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a94:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002a98:	f7ff ff42 	bl	8002920 <LL_ADC_IsEnabled>
 8002a9c:	4604      	mov	r4, r0
 8002a9e:	487c      	ldr	r0, [pc, #496]	@ (8002c90 <HAL_ADC_Init+0x2fc>)
 8002aa0:	f7ff ff3e 	bl	8002920 <LL_ADC_IsEnabled>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	4323      	orrs	r3, r4
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d105      	bne.n	8002ab8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	4878      	ldr	r0, [pc, #480]	@ (8002c94 <HAL_ADC_Init+0x300>)
 8002ab4:	f7ff fd98 	bl	80025e8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	7f5b      	ldrb	r3, [r3, #29]
 8002abc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ac2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002ac8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002ace:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ad6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d106      	bne.n	8002af4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aea:	3b01      	subs	r3, #1
 8002aec:	045b      	lsls	r3, r3, #17
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d009      	beq.n	8002b10 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b00:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b08:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	4b60      	ldr	r3, [pc, #384]	@ (8002c98 <HAL_ADC_Init+0x304>)
 8002b18:	4013      	ands	r3, r2
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	6812      	ldr	r2, [r2, #0]
 8002b1e:	69b9      	ldr	r1, [r7, #24]
 8002b20:	430b      	orrs	r3, r1
 8002b22:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff ff14 	bl	800296c <LL_ADC_INJ_IsConversionOngoing>
 8002b44:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d16d      	bne.n	8002c28 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d16a      	bne.n	8002c28 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b56:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b5e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b60:	4313      	orrs	r3, r2
 8002b62:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b6e:	f023 0302 	bic.w	r3, r3, #2
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	6812      	ldr	r2, [r2, #0]
 8002b76:	69b9      	ldr	r1, [r7, #24]
 8002b78:	430b      	orrs	r3, r1
 8002b7a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	691b      	ldr	r3, [r3, #16]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d017      	beq.n	8002bb4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	691a      	ldr	r2, [r3, #16]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002b92:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b9c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002ba0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	6911      	ldr	r1, [r2, #16]
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	6812      	ldr	r2, [r2, #0]
 8002bac:	430b      	orrs	r3, r1
 8002bae:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002bb2:	e013      	b.n	8002bdc <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	691a      	ldr	r2, [r3, #16]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002bc2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002bd4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bd8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d118      	bne.n	8002c18 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002bf0:	f023 0304 	bic.w	r3, r3, #4
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002bfc:	4311      	orrs	r1, r2
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002c02:	4311      	orrs	r1, r2
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f042 0201 	orr.w	r2, r2, #1
 8002c14:	611a      	str	r2, [r3, #16]
 8002c16:	e007      	b.n	8002c28 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	691a      	ldr	r2, [r3, #16]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 0201 	bic.w	r2, r2, #1
 8002c26:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	695b      	ldr	r3, [r3, #20]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d10c      	bne.n	8002c4a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c36:	f023 010f 	bic.w	r1, r3, #15
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a1b      	ldr	r3, [r3, #32]
 8002c3e:	1e5a      	subs	r2, r3, #1
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c48:	e007      	b.n	8002c5a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f022 020f 	bic.w	r2, r2, #15
 8002c58:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c5e:	f023 0303 	bic.w	r3, r3, #3
 8002c62:	f043 0201 	orr.w	r2, r3, #1
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c6a:	e007      	b.n	8002c7c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c70:	f043 0210 	orr.w	r2, r3, #16
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3724      	adds	r7, #36	@ 0x24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd90      	pop	{r4, r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000024 	.word	0x20000024
 8002c8c:	053e2d63 	.word	0x053e2d63
 8002c90:	50000100 	.word	0x50000100
 8002c94:	50000300 	.word	0x50000300
 8002c98:	fff04007 	.word	0xfff04007

08002c9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b0b6      	sub	sp, #216	@ 0xd8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002cac:	2300      	movs	r3, #0
 8002cae:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d101      	bne.n	8002cbe <HAL_ADC_ConfigChannel+0x22>
 8002cba:	2302      	movs	r3, #2
 8002cbc:	e3c8      	b.n	8003450 <HAL_ADC_ConfigChannel+0x7b4>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff fe3b 	bl	8002946 <LL_ADC_REG_IsConversionOngoing>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f040 83ad 	bne.w	8003432 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6818      	ldr	r0, [r3, #0]
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	6859      	ldr	r1, [r3, #4]
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	f7ff fd51 	bl	800278c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff fe29 	bl	8002946 <LL_ADC_REG_IsConversionOngoing>
 8002cf4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff fe35 	bl	800296c <LL_ADC_INJ_IsConversionOngoing>
 8002d02:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d06:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f040 81d9 	bne.w	80030c2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f040 81d4 	bne.w	80030c2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d22:	d10f      	bne.n	8002d44 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6818      	ldr	r0, [r3, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	4619      	mov	r1, r3
 8002d30:	f7ff fd58 	bl	80027e4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7ff fd12 	bl	8002766 <LL_ADC_SetSamplingTimeCommonConfig>
 8002d42:	e00e      	b.n	8002d62 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6818      	ldr	r0, [r3, #0]
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	6819      	ldr	r1, [r3, #0]
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	461a      	mov	r2, r3
 8002d52:	f7ff fd47 	bl	80027e4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff fd02 	bl	8002766 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	695a      	ldr	r2, [r3, #20]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	08db      	lsrs	r3, r3, #3
 8002d6e:	f003 0303 	and.w	r3, r3, #3
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	2b04      	cmp	r3, #4
 8002d82:	d022      	beq.n	8002dca <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6818      	ldr	r0, [r3, #0]
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	6919      	ldr	r1, [r3, #16]
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d94:	f7ff fc5c 	bl	8002650 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6818      	ldr	r0, [r3, #0]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	6919      	ldr	r1, [r3, #16]
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	461a      	mov	r2, r3
 8002da6:	f7ff fca8 	bl	80026fa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6818      	ldr	r0, [r3, #0]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d102      	bne.n	8002dc0 <HAL_ADC_ConfigChannel+0x124>
 8002dba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dbe:	e000      	b.n	8002dc2 <HAL_ADC_ConfigChannel+0x126>
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	f7ff fcb4 	bl	8002730 <LL_ADC_SetOffsetSaturation>
 8002dc8:	e17b      	b.n	80030c2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2100      	movs	r1, #0
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff fc61 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10a      	bne.n	8002df6 <HAL_ADC_ConfigChannel+0x15a>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2100      	movs	r1, #0
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fc56 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8002dec:	4603      	mov	r3, r0
 8002dee:	0e9b      	lsrs	r3, r3, #26
 8002df0:	f003 021f 	and.w	r2, r3, #31
 8002df4:	e01e      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x198>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff fc4b 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8002e02:	4603      	mov	r3, r0
 8002e04:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002e0c:	fa93 f3a3 	rbit	r3, r3
 8002e10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d101      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002e24:	2320      	movs	r3, #32
 8002e26:	e004      	b.n	8002e32 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002e28:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e2c:	fab3 f383 	clz	r3, r3
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d105      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x1b0>
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	0e9b      	lsrs	r3, r3, #26
 8002e46:	f003 031f 	and.w	r3, r3, #31
 8002e4a:	e018      	b.n	8002e7e <HAL_ADC_ConfigChannel+0x1e2>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e58:	fa93 f3a3 	rbit	r3, r3
 8002e5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002e60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002e68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002e70:	2320      	movs	r3, #32
 8002e72:	e004      	b.n	8002e7e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002e74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e78:	fab3 f383 	clz	r3, r3
 8002e7c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d106      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2200      	movs	r2, #0
 8002e88:	2100      	movs	r1, #0
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff fc1a 	bl	80026c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2101      	movs	r1, #1
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff fbfe 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10a      	bne.n	8002ebc <HAL_ADC_ConfigChannel+0x220>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2101      	movs	r1, #1
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff fbf3 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	0e9b      	lsrs	r3, r3, #26
 8002eb6:	f003 021f 	and.w	r2, r3, #31
 8002eba:	e01e      	b.n	8002efa <HAL_ADC_ConfigChannel+0x25e>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7ff fbe8 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ece:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ed2:	fa93 f3a3 	rbit	r3, r3
 8002ed6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002eda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ede:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002ee2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d101      	bne.n	8002eee <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002eea:	2320      	movs	r3, #32
 8002eec:	e004      	b.n	8002ef8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002eee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ef2:	fab3 f383 	clz	r3, r3
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d105      	bne.n	8002f12 <HAL_ADC_ConfigChannel+0x276>
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	0e9b      	lsrs	r3, r3, #26
 8002f0c:	f003 031f 	and.w	r3, r3, #31
 8002f10:	e018      	b.n	8002f44 <HAL_ADC_ConfigChannel+0x2a8>
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f1e:	fa93 f3a3 	rbit	r3, r3
 8002f22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002f26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002f2e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002f36:	2320      	movs	r3, #32
 8002f38:	e004      	b.n	8002f44 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002f3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f3e:	fab3 f383 	clz	r3, r3
 8002f42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d106      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2101      	movs	r1, #1
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff fbb7 	bl	80026c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2102      	movs	r1, #2
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fb9b 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d10a      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x2e6>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2102      	movs	r1, #2
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff fb90 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	0e9b      	lsrs	r3, r3, #26
 8002f7c:	f003 021f 	and.w	r2, r3, #31
 8002f80:	e01e      	b.n	8002fc0 <HAL_ADC_ConfigChannel+0x324>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2102      	movs	r1, #2
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff fb85 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f98:	fa93 f3a3 	rbit	r3, r3
 8002f9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002fa0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002fa4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002fa8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002fb0:	2320      	movs	r3, #32
 8002fb2:	e004      	b.n	8002fbe <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002fb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002fb8:	fab3 f383 	clz	r3, r3
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d105      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x33c>
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	0e9b      	lsrs	r3, r3, #26
 8002fd2:	f003 031f 	and.w	r3, r3, #31
 8002fd6:	e016      	b.n	8003006 <HAL_ADC_ConfigChannel+0x36a>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fe4:	fa93 f3a3 	rbit	r3, r3
 8002fe8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002fea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002ff0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d101      	bne.n	8002ffc <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002ff8:	2320      	movs	r3, #32
 8002ffa:	e004      	b.n	8003006 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002ffc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003000:	fab3 f383 	clz	r3, r3
 8003004:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003006:	429a      	cmp	r2, r3
 8003008:	d106      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2200      	movs	r2, #0
 8003010:	2102      	movs	r1, #2
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff fb56 	bl	80026c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2103      	movs	r1, #3
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff fb3a 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8003024:	4603      	mov	r3, r0
 8003026:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10a      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x3a8>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2103      	movs	r1, #3
 8003034:	4618      	mov	r0, r3
 8003036:	f7ff fb2f 	bl	8002698 <LL_ADC_GetOffsetChannel>
 800303a:	4603      	mov	r3, r0
 800303c:	0e9b      	lsrs	r3, r3, #26
 800303e:	f003 021f 	and.w	r2, r3, #31
 8003042:	e017      	b.n	8003074 <HAL_ADC_ConfigChannel+0x3d8>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2103      	movs	r1, #3
 800304a:	4618      	mov	r0, r3
 800304c:	f7ff fb24 	bl	8002698 <LL_ADC_GetOffsetChannel>
 8003050:	4603      	mov	r3, r0
 8003052:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003054:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003056:	fa93 f3a3 	rbit	r3, r3
 800305a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800305c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800305e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003060:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003066:	2320      	movs	r3, #32
 8003068:	e003      	b.n	8003072 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800306a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800306c:	fab3 f383 	clz	r3, r3
 8003070:	b2db      	uxtb	r3, r3
 8003072:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800307c:	2b00      	cmp	r3, #0
 800307e:	d105      	bne.n	800308c <HAL_ADC_ConfigChannel+0x3f0>
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	0e9b      	lsrs	r3, r3, #26
 8003086:	f003 031f 	and.w	r3, r3, #31
 800308a:	e011      	b.n	80030b0 <HAL_ADC_ConfigChannel+0x414>
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003092:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003094:	fa93 f3a3 	rbit	r3, r3
 8003098:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800309a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800309c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800309e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80030a4:	2320      	movs	r3, #32
 80030a6:	e003      	b.n	80030b0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80030a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030aa:	fab3 f383 	clz	r3, r3
 80030ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d106      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2200      	movs	r2, #0
 80030ba:	2103      	movs	r1, #3
 80030bc:	4618      	mov	r0, r3
 80030be:	f7ff fb01 	bl	80026c4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff fc2a 	bl	8002920 <LL_ADC_IsEnabled>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f040 8140 	bne.w	8003354 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6818      	ldr	r0, [r3, #0]
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	6819      	ldr	r1, [r3, #0]
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	461a      	mov	r2, r3
 80030e2:	f7ff fbab 	bl	800283c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	4a8f      	ldr	r2, [pc, #572]	@ (8003328 <HAL_ADC_ConfigChannel+0x68c>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	f040 8131 	bne.w	8003354 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10b      	bne.n	800311a <HAL_ADC_ConfigChannel+0x47e>
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	0e9b      	lsrs	r3, r3, #26
 8003108:	3301      	adds	r3, #1
 800310a:	f003 031f 	and.w	r3, r3, #31
 800310e:	2b09      	cmp	r3, #9
 8003110:	bf94      	ite	ls
 8003112:	2301      	movls	r3, #1
 8003114:	2300      	movhi	r3, #0
 8003116:	b2db      	uxtb	r3, r3
 8003118:	e019      	b.n	800314e <HAL_ADC_ConfigChannel+0x4b2>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003120:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003122:	fa93 f3a3 	rbit	r3, r3
 8003126:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003128:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800312a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800312c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800312e:	2b00      	cmp	r3, #0
 8003130:	d101      	bne.n	8003136 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003132:	2320      	movs	r3, #32
 8003134:	e003      	b.n	800313e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003136:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003138:	fab3 f383 	clz	r3, r3
 800313c:	b2db      	uxtb	r3, r3
 800313e:	3301      	adds	r3, #1
 8003140:	f003 031f 	and.w	r3, r3, #31
 8003144:	2b09      	cmp	r3, #9
 8003146:	bf94      	ite	ls
 8003148:	2301      	movls	r3, #1
 800314a:	2300      	movhi	r3, #0
 800314c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800314e:	2b00      	cmp	r3, #0
 8003150:	d079      	beq.n	8003246 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800315a:	2b00      	cmp	r3, #0
 800315c:	d107      	bne.n	800316e <HAL_ADC_ConfigChannel+0x4d2>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	0e9b      	lsrs	r3, r3, #26
 8003164:	3301      	adds	r3, #1
 8003166:	069b      	lsls	r3, r3, #26
 8003168:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800316c:	e015      	b.n	800319a <HAL_ADC_ConfigChannel+0x4fe>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003174:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003176:	fa93 f3a3 	rbit	r3, r3
 800317a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800317c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800317e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003180:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003186:	2320      	movs	r3, #32
 8003188:	e003      	b.n	8003192 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800318a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800318c:	fab3 f383 	clz	r3, r3
 8003190:	b2db      	uxtb	r3, r3
 8003192:	3301      	adds	r3, #1
 8003194:	069b      	lsls	r3, r3, #26
 8003196:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d109      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x51e>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	0e9b      	lsrs	r3, r3, #26
 80031ac:	3301      	adds	r3, #1
 80031ae:	f003 031f 	and.w	r3, r3, #31
 80031b2:	2101      	movs	r1, #1
 80031b4:	fa01 f303 	lsl.w	r3, r1, r3
 80031b8:	e017      	b.n	80031ea <HAL_ADC_ConfigChannel+0x54e>
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031c2:	fa93 f3a3 	rbit	r3, r3
 80031c6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80031c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80031cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80031d2:	2320      	movs	r3, #32
 80031d4:	e003      	b.n	80031de <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80031d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031d8:	fab3 f383 	clz	r3, r3
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	3301      	adds	r3, #1
 80031e0:	f003 031f 	and.w	r3, r3, #31
 80031e4:	2101      	movs	r1, #1
 80031e6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ea:	ea42 0103 	orr.w	r1, r2, r3
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10a      	bne.n	8003210 <HAL_ADC_ConfigChannel+0x574>
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	0e9b      	lsrs	r3, r3, #26
 8003200:	3301      	adds	r3, #1
 8003202:	f003 021f 	and.w	r2, r3, #31
 8003206:	4613      	mov	r3, r2
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	4413      	add	r3, r2
 800320c:	051b      	lsls	r3, r3, #20
 800320e:	e018      	b.n	8003242 <HAL_ADC_ConfigChannel+0x5a6>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003218:	fa93 f3a3 	rbit	r3, r3
 800321c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800321e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003220:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003224:	2b00      	cmp	r3, #0
 8003226:	d101      	bne.n	800322c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003228:	2320      	movs	r3, #32
 800322a:	e003      	b.n	8003234 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800322c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800322e:	fab3 f383 	clz	r3, r3
 8003232:	b2db      	uxtb	r3, r3
 8003234:	3301      	adds	r3, #1
 8003236:	f003 021f 	and.w	r2, r3, #31
 800323a:	4613      	mov	r3, r2
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	4413      	add	r3, r2
 8003240:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003242:	430b      	orrs	r3, r1
 8003244:	e081      	b.n	800334a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800324e:	2b00      	cmp	r3, #0
 8003250:	d107      	bne.n	8003262 <HAL_ADC_ConfigChannel+0x5c6>
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	0e9b      	lsrs	r3, r3, #26
 8003258:	3301      	adds	r3, #1
 800325a:	069b      	lsls	r3, r3, #26
 800325c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003260:	e015      	b.n	800328e <HAL_ADC_ConfigChannel+0x5f2>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800326a:	fa93 f3a3 	rbit	r3, r3
 800326e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003272:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800327a:	2320      	movs	r3, #32
 800327c:	e003      	b.n	8003286 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800327e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003280:	fab3 f383 	clz	r3, r3
 8003284:	b2db      	uxtb	r3, r3
 8003286:	3301      	adds	r3, #1
 8003288:	069b      	lsls	r3, r3, #26
 800328a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003296:	2b00      	cmp	r3, #0
 8003298:	d109      	bne.n	80032ae <HAL_ADC_ConfigChannel+0x612>
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	0e9b      	lsrs	r3, r3, #26
 80032a0:	3301      	adds	r3, #1
 80032a2:	f003 031f 	and.w	r3, r3, #31
 80032a6:	2101      	movs	r1, #1
 80032a8:	fa01 f303 	lsl.w	r3, r1, r3
 80032ac:	e017      	b.n	80032de <HAL_ADC_ConfigChannel+0x642>
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b4:	6a3b      	ldr	r3, [r7, #32]
 80032b6:	fa93 f3a3 	rbit	r3, r3
 80032ba:	61fb      	str	r3, [r7, #28]
  return result;
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80032c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80032c6:	2320      	movs	r3, #32
 80032c8:	e003      	b.n	80032d2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80032ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032cc:	fab3 f383 	clz	r3, r3
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	3301      	adds	r3, #1
 80032d4:	f003 031f 	and.w	r3, r3, #31
 80032d8:	2101      	movs	r1, #1
 80032da:	fa01 f303 	lsl.w	r3, r1, r3
 80032de:	ea42 0103 	orr.w	r1, r2, r3
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10d      	bne.n	800330a <HAL_ADC_ConfigChannel+0x66e>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	0e9b      	lsrs	r3, r3, #26
 80032f4:	3301      	adds	r3, #1
 80032f6:	f003 021f 	and.w	r2, r3, #31
 80032fa:	4613      	mov	r3, r2
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	4413      	add	r3, r2
 8003300:	3b1e      	subs	r3, #30
 8003302:	051b      	lsls	r3, r3, #20
 8003304:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003308:	e01e      	b.n	8003348 <HAL_ADC_ConfigChannel+0x6ac>
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	fa93 f3a3 	rbit	r3, r3
 8003316:	613b      	str	r3, [r7, #16]
  return result;
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d104      	bne.n	800332c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003322:	2320      	movs	r3, #32
 8003324:	e006      	b.n	8003334 <HAL_ADC_ConfigChannel+0x698>
 8003326:	bf00      	nop
 8003328:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	fab3 f383 	clz	r3, r3
 8003332:	b2db      	uxtb	r3, r3
 8003334:	3301      	adds	r3, #1
 8003336:	f003 021f 	and.w	r2, r3, #31
 800333a:	4613      	mov	r3, r2
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	4413      	add	r3, r2
 8003340:	3b1e      	subs	r3, #30
 8003342:	051b      	lsls	r3, r3, #20
 8003344:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003348:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800334e:	4619      	mov	r1, r3
 8003350:	f7ff fa48 	bl	80027e4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	4b3f      	ldr	r3, [pc, #252]	@ (8003458 <HAL_ADC_ConfigChannel+0x7bc>)
 800335a:	4013      	ands	r3, r2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d071      	beq.n	8003444 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003360:	483e      	ldr	r0, [pc, #248]	@ (800345c <HAL_ADC_ConfigChannel+0x7c0>)
 8003362:	f7ff f967 	bl	8002634 <LL_ADC_GetCommonPathInternalCh>
 8003366:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a3c      	ldr	r2, [pc, #240]	@ (8003460 <HAL_ADC_ConfigChannel+0x7c4>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d004      	beq.n	800337e <HAL_ADC_ConfigChannel+0x6e2>
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a3a      	ldr	r2, [pc, #232]	@ (8003464 <HAL_ADC_ConfigChannel+0x7c8>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d127      	bne.n	80033ce <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800337e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003382:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d121      	bne.n	80033ce <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003392:	d157      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003394:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003398:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800339c:	4619      	mov	r1, r3
 800339e:	482f      	ldr	r0, [pc, #188]	@ (800345c <HAL_ADC_ConfigChannel+0x7c0>)
 80033a0:	f7ff f935 	bl	800260e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033a4:	4b30      	ldr	r3, [pc, #192]	@ (8003468 <HAL_ADC_ConfigChannel+0x7cc>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	099b      	lsrs	r3, r3, #6
 80033aa:	4a30      	ldr	r2, [pc, #192]	@ (800346c <HAL_ADC_ConfigChannel+0x7d0>)
 80033ac:	fba2 2303 	umull	r2, r3, r2, r3
 80033b0:	099b      	lsrs	r3, r3, #6
 80033b2:	1c5a      	adds	r2, r3, #1
 80033b4:	4613      	mov	r3, r2
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	4413      	add	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033be:	e002      	b.n	80033c6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d1f9      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033cc:	e03a      	b.n	8003444 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a27      	ldr	r2, [pc, #156]	@ (8003470 <HAL_ADC_ConfigChannel+0x7d4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d113      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d10d      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a22      	ldr	r2, [pc, #136]	@ (8003474 <HAL_ADC_ConfigChannel+0x7d8>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d02a      	beq.n	8003444 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033f6:	4619      	mov	r1, r3
 80033f8:	4818      	ldr	r0, [pc, #96]	@ (800345c <HAL_ADC_ConfigChannel+0x7c0>)
 80033fa:	f7ff f908 	bl	800260e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033fe:	e021      	b.n	8003444 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a1c      	ldr	r2, [pc, #112]	@ (8003478 <HAL_ADC_ConfigChannel+0x7dc>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d11c      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800340a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800340e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d116      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a16      	ldr	r2, [pc, #88]	@ (8003474 <HAL_ADC_ConfigChannel+0x7d8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d011      	beq.n	8003444 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003420:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003424:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003428:	4619      	mov	r1, r3
 800342a:	480c      	ldr	r0, [pc, #48]	@ (800345c <HAL_ADC_ConfigChannel+0x7c0>)
 800342c:	f7ff f8ef 	bl	800260e <LL_ADC_SetCommonPathInternalCh>
 8003430:	e008      	b.n	8003444 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003436:	f043 0220 	orr.w	r2, r3, #32
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800344c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003450:	4618      	mov	r0, r3
 8003452:	37d8      	adds	r7, #216	@ 0xd8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	80080000 	.word	0x80080000
 800345c:	50000300 	.word	0x50000300
 8003460:	c3210000 	.word	0xc3210000
 8003464:	90c00010 	.word	0x90c00010
 8003468:	20000024 	.word	0x20000024
 800346c:	053e2d63 	.word	0x053e2d63
 8003470:	c7520000 	.word	0xc7520000
 8003474:	50000100 	.word	0x50000100
 8003478:	cb840000 	.word	0xcb840000

0800347c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800348c:	4b0c      	ldr	r3, [pc, #48]	@ (80034c0 <__NVIC_SetPriorityGrouping+0x44>)
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003498:	4013      	ands	r3, r2
 800349a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ae:	4a04      	ldr	r2, [pc, #16]	@ (80034c0 <__NVIC_SetPriorityGrouping+0x44>)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	60d3      	str	r3, [r2, #12]
}
 80034b4:	bf00      	nop
 80034b6:	3714      	adds	r7, #20
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	e000ed00 	.word	0xe000ed00

080034c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034c8:	4b04      	ldr	r3, [pc, #16]	@ (80034dc <__NVIC_GetPriorityGrouping+0x18>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	0a1b      	lsrs	r3, r3, #8
 80034ce:	f003 0307 	and.w	r3, r3, #7
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr
 80034dc:	e000ed00 	.word	0xe000ed00

080034e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	4603      	mov	r3, r0
 80034e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	db0b      	blt.n	800350a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034f2:	79fb      	ldrb	r3, [r7, #7]
 80034f4:	f003 021f 	and.w	r2, r3, #31
 80034f8:	4907      	ldr	r1, [pc, #28]	@ (8003518 <__NVIC_EnableIRQ+0x38>)
 80034fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fe:	095b      	lsrs	r3, r3, #5
 8003500:	2001      	movs	r0, #1
 8003502:	fa00 f202 	lsl.w	r2, r0, r2
 8003506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800350a:	bf00      	nop
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	e000e100 	.word	0xe000e100

0800351c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	6039      	str	r1, [r7, #0]
 8003526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352c:	2b00      	cmp	r3, #0
 800352e:	db0a      	blt.n	8003546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	b2da      	uxtb	r2, r3
 8003534:	490c      	ldr	r1, [pc, #48]	@ (8003568 <__NVIC_SetPriority+0x4c>)
 8003536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353a:	0112      	lsls	r2, r2, #4
 800353c:	b2d2      	uxtb	r2, r2
 800353e:	440b      	add	r3, r1
 8003540:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003544:	e00a      	b.n	800355c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	b2da      	uxtb	r2, r3
 800354a:	4908      	ldr	r1, [pc, #32]	@ (800356c <__NVIC_SetPriority+0x50>)
 800354c:	79fb      	ldrb	r3, [r7, #7]
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	3b04      	subs	r3, #4
 8003554:	0112      	lsls	r2, r2, #4
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	440b      	add	r3, r1
 800355a:	761a      	strb	r2, [r3, #24]
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	e000e100 	.word	0xe000e100
 800356c:	e000ed00 	.word	0xe000ed00

08003570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003570:	b480      	push	{r7}
 8003572:	b089      	sub	sp, #36	@ 0x24
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f003 0307 	and.w	r3, r3, #7
 8003582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f1c3 0307 	rsb	r3, r3, #7
 800358a:	2b04      	cmp	r3, #4
 800358c:	bf28      	it	cs
 800358e:	2304      	movcs	r3, #4
 8003590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	3304      	adds	r3, #4
 8003596:	2b06      	cmp	r3, #6
 8003598:	d902      	bls.n	80035a0 <NVIC_EncodePriority+0x30>
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	3b03      	subs	r3, #3
 800359e:	e000      	b.n	80035a2 <NVIC_EncodePriority+0x32>
 80035a0:	2300      	movs	r3, #0
 80035a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	43da      	mvns	r2, r3
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	401a      	ands	r2, r3
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	fa01 f303 	lsl.w	r3, r1, r3
 80035c2:	43d9      	mvns	r1, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035c8:	4313      	orrs	r3, r2
         );
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3724      	adds	r7, #36	@ 0x24
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
	...

080035d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3b01      	subs	r3, #1
 80035e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035e8:	d301      	bcc.n	80035ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035ea:	2301      	movs	r3, #1
 80035ec:	e00f      	b.n	800360e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003618 <SysTick_Config+0x40>)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	3b01      	subs	r3, #1
 80035f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035f6:	210f      	movs	r1, #15
 80035f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035fc:	f7ff ff8e 	bl	800351c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003600:	4b05      	ldr	r3, [pc, #20]	@ (8003618 <SysTick_Config+0x40>)
 8003602:	2200      	movs	r2, #0
 8003604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003606:	4b04      	ldr	r3, [pc, #16]	@ (8003618 <SysTick_Config+0x40>)
 8003608:	2207      	movs	r2, #7
 800360a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	e000e010 	.word	0xe000e010

0800361c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f7ff ff29 	bl	800347c <__NVIC_SetPriorityGrouping>
}
 800362a:	bf00      	nop
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b086      	sub	sp, #24
 8003636:	af00      	add	r7, sp, #0
 8003638:	4603      	mov	r3, r0
 800363a:	60b9      	str	r1, [r7, #8]
 800363c:	607a      	str	r2, [r7, #4]
 800363e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003640:	f7ff ff40 	bl	80034c4 <__NVIC_GetPriorityGrouping>
 8003644:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	68b9      	ldr	r1, [r7, #8]
 800364a:	6978      	ldr	r0, [r7, #20]
 800364c:	f7ff ff90 	bl	8003570 <NVIC_EncodePriority>
 8003650:	4602      	mov	r2, r0
 8003652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003656:	4611      	mov	r1, r2
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff ff5f 	bl	800351c <__NVIC_SetPriority>
}
 800365e:	bf00      	nop
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b082      	sub	sp, #8
 800366a:	af00      	add	r7, sp, #0
 800366c:	4603      	mov	r3, r0
 800366e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff ff33 	bl	80034e0 <__NVIC_EnableIRQ>
}
 800367a:	bf00      	nop
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f7ff ffa4 	bl	80035d8 <SysTick_Config>
 8003690:	4603      	mov	r3, r0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
	...

0800369c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d101      	bne.n	80036ae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e08d      	b.n	80037ca <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	461a      	mov	r2, r3
 80036b4:	4b47      	ldr	r3, [pc, #284]	@ (80037d4 <HAL_DMA_Init+0x138>)
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d80f      	bhi.n	80036da <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	461a      	mov	r2, r3
 80036c0:	4b45      	ldr	r3, [pc, #276]	@ (80037d8 <HAL_DMA_Init+0x13c>)
 80036c2:	4413      	add	r3, r2
 80036c4:	4a45      	ldr	r2, [pc, #276]	@ (80037dc <HAL_DMA_Init+0x140>)
 80036c6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ca:	091b      	lsrs	r3, r3, #4
 80036cc:	009a      	lsls	r2, r3, #2
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a42      	ldr	r2, [pc, #264]	@ (80037e0 <HAL_DMA_Init+0x144>)
 80036d6:	641a      	str	r2, [r3, #64]	@ 0x40
 80036d8:	e00e      	b.n	80036f8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	461a      	mov	r2, r3
 80036e0:	4b40      	ldr	r3, [pc, #256]	@ (80037e4 <HAL_DMA_Init+0x148>)
 80036e2:	4413      	add	r3, r2
 80036e4:	4a3d      	ldr	r2, [pc, #244]	@ (80037dc <HAL_DMA_Init+0x140>)
 80036e6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ea:	091b      	lsrs	r3, r3, #4
 80036ec:	009a      	lsls	r2, r3, #2
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a3c      	ldr	r2, [pc, #240]	@ (80037e8 <HAL_DMA_Init+0x14c>)
 80036f6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2202      	movs	r2, #2
 80036fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800370e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003712:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800371c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003728:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	699b      	ldr	r3, [r3, #24]
 800372e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003734:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a1b      	ldr	r3, [r3, #32]
 800373a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	4313      	orrs	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f8fe 	bl	800394c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003758:	d102      	bne.n	8003760 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003768:	b2d2      	uxtb	r2, r2
 800376a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003774:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d010      	beq.n	80037a0 <HAL_DMA_Init+0x104>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	2b04      	cmp	r3, #4
 8003784:	d80c      	bhi.n	80037a0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 f91e 	bl	80039c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003790:	2200      	movs	r2, #0
 8003792:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800379c:	605a      	str	r2, [r3, #4]
 800379e:	e008      	b.n	80037b2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	40020407 	.word	0x40020407
 80037d8:	bffdfff8 	.word	0xbffdfff8
 80037dc:	cccccccd 	.word	0xcccccccd
 80037e0:	40020000 	.word	0x40020000
 80037e4:	bffdfbf8 	.word	0xbffdfbf8
 80037e8:	40020400 	.word	0x40020400

080037ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003808:	f003 031f 	and.w	r3, r3, #31
 800380c:	2204      	movs	r2, #4
 800380e:	409a      	lsls	r2, r3
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	4013      	ands	r3, r2
 8003814:	2b00      	cmp	r3, #0
 8003816:	d026      	beq.n	8003866 <HAL_DMA_IRQHandler+0x7a>
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	f003 0304 	and.w	r3, r3, #4
 800381e:	2b00      	cmp	r3, #0
 8003820:	d021      	beq.n	8003866 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0320 	and.w	r3, r3, #32
 800382c:	2b00      	cmp	r3, #0
 800382e:	d107      	bne.n	8003840 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0204 	bic.w	r2, r2, #4
 800383e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003844:	f003 021f 	and.w	r2, r3, #31
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384c:	2104      	movs	r1, #4
 800384e:	fa01 f202 	lsl.w	r2, r1, r2
 8003852:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003858:	2b00      	cmp	r3, #0
 800385a:	d071      	beq.n	8003940 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003864:	e06c      	b.n	8003940 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386a:	f003 031f 	and.w	r3, r3, #31
 800386e:	2202      	movs	r2, #2
 8003870:	409a      	lsls	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	4013      	ands	r3, r2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d02e      	beq.n	80038d8 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d029      	beq.n	80038d8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0320 	and.w	r3, r3, #32
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10b      	bne.n	80038aa <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 020a 	bic.w	r2, r2, #10
 80038a0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ae:	f003 021f 	and.w	r2, r3, #31
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b6:	2102      	movs	r1, #2
 80038b8:	fa01 f202 	lsl.w	r2, r1, r2
 80038bc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d038      	beq.n	8003940 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80038d6:	e033      	b.n	8003940 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038dc:	f003 031f 	and.w	r3, r3, #31
 80038e0:	2208      	movs	r2, #8
 80038e2:	409a      	lsls	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	4013      	ands	r3, r2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d02a      	beq.n	8003942 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	f003 0308 	and.w	r3, r3, #8
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d025      	beq.n	8003942 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f022 020e 	bic.w	r2, r2, #14
 8003904:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800390a:	f003 021f 	and.w	r2, r3, #31
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003912:	2101      	movs	r1, #1
 8003914:	fa01 f202 	lsl.w	r2, r1, r2
 8003918:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2201      	movs	r2, #1
 800391e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003934:	2b00      	cmp	r3, #0
 8003936:	d004      	beq.n	8003942 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003940:	bf00      	nop
 8003942:	bf00      	nop
}
 8003944:	3710      	adds	r7, #16
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
	...

0800394c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800394c:	b480      	push	{r7}
 800394e:	b087      	sub	sp, #28
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	461a      	mov	r2, r3
 800395a:	4b16      	ldr	r3, [pc, #88]	@ (80039b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800395c:	429a      	cmp	r2, r3
 800395e:	d802      	bhi.n	8003966 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003960:	4b15      	ldr	r3, [pc, #84]	@ (80039b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003962:	617b      	str	r3, [r7, #20]
 8003964:	e001      	b.n	800396a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003966:	4b15      	ldr	r3, [pc, #84]	@ (80039bc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003968:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	b2db      	uxtb	r3, r3
 8003974:	3b08      	subs	r3, #8
 8003976:	4a12      	ldr	r2, [pc, #72]	@ (80039c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003978:	fba2 2303 	umull	r2, r3, r2, r3
 800397c:	091b      	lsrs	r3, r3, #4
 800397e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003984:	089b      	lsrs	r3, r3, #2
 8003986:	009a      	lsls	r2, r3, #2
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	4413      	add	r3, r2
 800398c:	461a      	mov	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a0b      	ldr	r2, [pc, #44]	@ (80039c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003996:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f003 031f 	and.w	r3, r3, #31
 800399e:	2201      	movs	r2, #1
 80039a0:	409a      	lsls	r2, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80039a6:	bf00      	nop
 80039a8:	371c      	adds	r7, #28
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	40020407 	.word	0x40020407
 80039b8:	40020800 	.word	0x40020800
 80039bc:	40020820 	.word	0x40020820
 80039c0:	cccccccd 	.word	0xcccccccd
 80039c4:	40020880 	.word	0x40020880

080039c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b085      	sub	sp, #20
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	4b0b      	ldr	r3, [pc, #44]	@ (8003a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80039dc:	4413      	add	r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	461a      	mov	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a08      	ldr	r2, [pc, #32]	@ (8003a0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80039ea:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	3b01      	subs	r3, #1
 80039f0:	f003 031f 	and.w	r3, r3, #31
 80039f4:	2201      	movs	r2, #1
 80039f6:	409a      	lsls	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr
 8003a08:	1000823f 	.word	0x1000823f
 8003a0c:	40020940 	.word	0x40020940

08003a10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b087      	sub	sp, #28
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003a1e:	e15a      	b.n	8003cd6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	2101      	movs	r1, #1
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	fa01 f303 	lsl.w	r3, r1, r3
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 814c 	beq.w	8003cd0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f003 0303 	and.w	r3, r3, #3
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d005      	beq.n	8003a50 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d130      	bne.n	8003ab2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	43db      	mvns	r3, r3
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	4013      	ands	r3, r2
 8003a66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	68da      	ldr	r2, [r3, #12]
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	693a      	ldr	r2, [r7, #16]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	693a      	ldr	r2, [r7, #16]
 8003a7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a86:	2201      	movs	r2, #1
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	4013      	ands	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	091b      	lsrs	r3, r3, #4
 8003a9c:	f003 0201 	and.w	r2, r3, #1
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	693a      	ldr	r2, [r7, #16]
 8003ab0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f003 0303 	and.w	r3, r3, #3
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	d017      	beq.n	8003aee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	005b      	lsls	r3, r3, #1
 8003ac8:	2203      	movs	r2, #3
 8003aca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	689a      	ldr	r2, [r3, #8]
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	005b      	lsls	r3, r3, #1
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f003 0303 	and.w	r3, r3, #3
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d123      	bne.n	8003b42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	08da      	lsrs	r2, r3, #3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	3208      	adds	r2, #8
 8003b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	220f      	movs	r2, #15
 8003b12:	fa02 f303 	lsl.w	r3, r2, r3
 8003b16:	43db      	mvns	r3, r3
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	691a      	ldr	r2, [r3, #16]
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	08da      	lsrs	r2, r3, #3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3208      	adds	r2, #8
 8003b3c:	6939      	ldr	r1, [r7, #16]
 8003b3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	2203      	movs	r2, #3
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	43db      	mvns	r3, r3
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4013      	ands	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f003 0203 	and.w	r2, r3, #3
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f000 80a6 	beq.w	8003cd0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b84:	4b5b      	ldr	r3, [pc, #364]	@ (8003cf4 <HAL_GPIO_Init+0x2e4>)
 8003b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b88:	4a5a      	ldr	r2, [pc, #360]	@ (8003cf4 <HAL_GPIO_Init+0x2e4>)
 8003b8a:	f043 0301 	orr.w	r3, r3, #1
 8003b8e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b90:	4b58      	ldr	r3, [pc, #352]	@ (8003cf4 <HAL_GPIO_Init+0x2e4>)
 8003b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	60bb      	str	r3, [r7, #8]
 8003b9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b9c:	4a56      	ldr	r2, [pc, #344]	@ (8003cf8 <HAL_GPIO_Init+0x2e8>)
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	089b      	lsrs	r3, r3, #2
 8003ba2:	3302      	adds	r3, #2
 8003ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	f003 0303 	and.w	r3, r3, #3
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	220f      	movs	r2, #15
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	43db      	mvns	r3, r3
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003bc6:	d01f      	beq.n	8003c08 <HAL_GPIO_Init+0x1f8>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a4c      	ldr	r2, [pc, #304]	@ (8003cfc <HAL_GPIO_Init+0x2ec>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d019      	beq.n	8003c04 <HAL_GPIO_Init+0x1f4>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4a4b      	ldr	r2, [pc, #300]	@ (8003d00 <HAL_GPIO_Init+0x2f0>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d013      	beq.n	8003c00 <HAL_GPIO_Init+0x1f0>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4a4a      	ldr	r2, [pc, #296]	@ (8003d04 <HAL_GPIO_Init+0x2f4>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d00d      	beq.n	8003bfc <HAL_GPIO_Init+0x1ec>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a49      	ldr	r2, [pc, #292]	@ (8003d08 <HAL_GPIO_Init+0x2f8>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d007      	beq.n	8003bf8 <HAL_GPIO_Init+0x1e8>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a48      	ldr	r2, [pc, #288]	@ (8003d0c <HAL_GPIO_Init+0x2fc>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d101      	bne.n	8003bf4 <HAL_GPIO_Init+0x1e4>
 8003bf0:	2305      	movs	r3, #5
 8003bf2:	e00a      	b.n	8003c0a <HAL_GPIO_Init+0x1fa>
 8003bf4:	2306      	movs	r3, #6
 8003bf6:	e008      	b.n	8003c0a <HAL_GPIO_Init+0x1fa>
 8003bf8:	2304      	movs	r3, #4
 8003bfa:	e006      	b.n	8003c0a <HAL_GPIO_Init+0x1fa>
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e004      	b.n	8003c0a <HAL_GPIO_Init+0x1fa>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e002      	b.n	8003c0a <HAL_GPIO_Init+0x1fa>
 8003c04:	2301      	movs	r3, #1
 8003c06:	e000      	b.n	8003c0a <HAL_GPIO_Init+0x1fa>
 8003c08:	2300      	movs	r3, #0
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	f002 0203 	and.w	r2, r2, #3
 8003c10:	0092      	lsls	r2, r2, #2
 8003c12:	4093      	lsls	r3, r2
 8003c14:	693a      	ldr	r2, [r7, #16]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c1a:	4937      	ldr	r1, [pc, #220]	@ (8003cf8 <HAL_GPIO_Init+0x2e8>)
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	089b      	lsrs	r3, r3, #2
 8003c20:	3302      	adds	r3, #2
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c28:	4b39      	ldr	r3, [pc, #228]	@ (8003d10 <HAL_GPIO_Init+0x300>)
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	43db      	mvns	r3, r3
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	4013      	ands	r3, r2
 8003c36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d003      	beq.n	8003c4c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003c44:	693a      	ldr	r2, [r7, #16]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c4c:	4a30      	ldr	r2, [pc, #192]	@ (8003d10 <HAL_GPIO_Init+0x300>)
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c52:	4b2f      	ldr	r3, [pc, #188]	@ (8003d10 <HAL_GPIO_Init+0x300>)
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	43db      	mvns	r3, r3
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	4013      	ands	r3, r2
 8003c60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d003      	beq.n	8003c76 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003c6e:	693a      	ldr	r2, [r7, #16]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c76:	4a26      	ldr	r2, [pc, #152]	@ (8003d10 <HAL_GPIO_Init+0x300>)
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003c7c:	4b24      	ldr	r3, [pc, #144]	@ (8003d10 <HAL_GPIO_Init+0x300>)
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	43db      	mvns	r3, r3
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d003      	beq.n	8003ca0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ca0:	4a1b      	ldr	r2, [pc, #108]	@ (8003d10 <HAL_GPIO_Init+0x300>)
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d10 <HAL_GPIO_Init+0x300>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	43db      	mvns	r3, r3
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003cca:	4a11      	ldr	r2, [pc, #68]	@ (8003d10 <HAL_GPIO_Init+0x300>)
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f47f ae9d 	bne.w	8003a20 <HAL_GPIO_Init+0x10>
  }
}
 8003ce6:	bf00      	nop
 8003ce8:	bf00      	nop
 8003cea:	371c      	adds	r7, #28
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	40010000 	.word	0x40010000
 8003cfc:	48000400 	.word	0x48000400
 8003d00:	48000800 	.word	0x48000800
 8003d04:	48000c00 	.word	0x48000c00
 8003d08:	48001000 	.word	0x48001000
 8003d0c:	48001400 	.word	0x48001400
 8003d10:	40010400 	.word	0x40010400

08003d14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	807b      	strh	r3, [r7, #2]
 8003d20:	4613      	mov	r3, r2
 8003d22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d24:	787b      	ldrb	r3, [r7, #1]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d2a:	887a      	ldrh	r2, [r7, #2]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d30:	e002      	b.n	8003d38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d32:	887a      	ldrh	r2, [r7, #2]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d141      	bne.n	8003dd6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d52:	4b4b      	ldr	r3, [pc, #300]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d5e:	d131      	bne.n	8003dc4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d60:	4b47      	ldr	r3, [pc, #284]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d66:	4a46      	ldr	r2, [pc, #280]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d70:	4b43      	ldr	r3, [pc, #268]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d78:	4a41      	ldr	r2, [pc, #260]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d80:	4b40      	ldr	r3, [pc, #256]	@ (8003e84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2232      	movs	r2, #50	@ 0x32
 8003d86:	fb02 f303 	mul.w	r3, r2, r3
 8003d8a:	4a3f      	ldr	r2, [pc, #252]	@ (8003e88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d90:	0c9b      	lsrs	r3, r3, #18
 8003d92:	3301      	adds	r3, #1
 8003d94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d96:	e002      	b.n	8003d9e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d9e:	4b38      	ldr	r3, [pc, #224]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003da6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003daa:	d102      	bne.n	8003db2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1f2      	bne.n	8003d98 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003db2:	4b33      	ldr	r3, [pc, #204]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dbe:	d158      	bne.n	8003e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e057      	b.n	8003e74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dca:	4a2d      	ldr	r2, [pc, #180]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003dd4:	e04d      	b.n	8003e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ddc:	d141      	bne.n	8003e62 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003dde:	4b28      	ldr	r3, [pc, #160]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dea:	d131      	bne.n	8003e50 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003dec:	4b24      	ldr	r3, [pc, #144]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003df2:	4a23      	ldr	r2, [pc, #140]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003df8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003dfc:	4b20      	ldr	r3, [pc, #128]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e04:	4a1e      	ldr	r2, [pc, #120]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003e84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2232      	movs	r2, #50	@ 0x32
 8003e12:	fb02 f303 	mul.w	r3, r2, r3
 8003e16:	4a1c      	ldr	r2, [pc, #112]	@ (8003e88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003e18:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1c:	0c9b      	lsrs	r3, r3, #18
 8003e1e:	3301      	adds	r3, #1
 8003e20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e22:	e002      	b.n	8003e2a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	3b01      	subs	r3, #1
 8003e28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e2a:	4b15      	ldr	r3, [pc, #84]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e36:	d102      	bne.n	8003e3e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d1f2      	bne.n	8003e24 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e3e:	4b10      	ldr	r3, [pc, #64]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e4a:	d112      	bne.n	8003e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e011      	b.n	8003e74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e50:	4b0b      	ldr	r3, [pc, #44]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e56:	4a0a      	ldr	r2, [pc, #40]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e60:	e007      	b.n	8003e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e62:	4b07      	ldr	r3, [pc, #28]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e6a:	4a05      	ldr	r2, [pc, #20]	@ (8003e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e6c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e70:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3714      	adds	r7, #20
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	40007000 	.word	0x40007000
 8003e84:	20000024 	.word	0x20000024
 8003e88:	431bde83 	.word	0x431bde83

08003e8c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003e90:	4b05      	ldr	r3, [pc, #20]	@ (8003ea8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	4a04      	ldr	r2, [pc, #16]	@ (8003ea8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e9a:	6093      	str	r3, [r2, #8]
}
 8003e9c:	bf00      	nop
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	40007000 	.word	0x40007000

08003eac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e2fe      	b.n	80044bc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d075      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003eca:	4b97      	ldr	r3, [pc, #604]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 030c 	and.w	r3, r3, #12
 8003ed2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ed4:	4b94      	ldr	r3, [pc, #592]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	f003 0303 	and.w	r3, r3, #3
 8003edc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	2b0c      	cmp	r3, #12
 8003ee2:	d102      	bne.n	8003eea <HAL_RCC_OscConfig+0x3e>
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	2b03      	cmp	r3, #3
 8003ee8:	d002      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x44>
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	2b08      	cmp	r3, #8
 8003eee:	d10b      	bne.n	8003f08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef0:	4b8d      	ldr	r3, [pc, #564]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d05b      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x108>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d157      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e2d9      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f10:	d106      	bne.n	8003f20 <HAL_RCC_OscConfig+0x74>
 8003f12:	4b85      	ldr	r3, [pc, #532]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a84      	ldr	r2, [pc, #528]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f1c:	6013      	str	r3, [r2, #0]
 8003f1e:	e01d      	b.n	8003f5c <HAL_RCC_OscConfig+0xb0>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f28:	d10c      	bne.n	8003f44 <HAL_RCC_OscConfig+0x98>
 8003f2a:	4b7f      	ldr	r3, [pc, #508]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a7e      	ldr	r2, [pc, #504]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f34:	6013      	str	r3, [r2, #0]
 8003f36:	4b7c      	ldr	r3, [pc, #496]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a7b      	ldr	r2, [pc, #492]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f40:	6013      	str	r3, [r2, #0]
 8003f42:	e00b      	b.n	8003f5c <HAL_RCC_OscConfig+0xb0>
 8003f44:	4b78      	ldr	r3, [pc, #480]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a77      	ldr	r2, [pc, #476]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f4e:	6013      	str	r3, [r2, #0]
 8003f50:	4b75      	ldr	r3, [pc, #468]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a74      	ldr	r2, [pc, #464]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d013      	beq.n	8003f8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f64:	f7fe fb12 	bl	800258c <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f6a:	e008      	b.n	8003f7e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f6c:	f7fe fb0e 	bl	800258c <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b64      	cmp	r3, #100	@ 0x64
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e29e      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f7e:	4b6a      	ldr	r3, [pc, #424]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d0f0      	beq.n	8003f6c <HAL_RCC_OscConfig+0xc0>
 8003f8a:	e014      	b.n	8003fb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f8c:	f7fe fafe 	bl	800258c <HAL_GetTick>
 8003f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f92:	e008      	b.n	8003fa6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f94:	f7fe fafa 	bl	800258c <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b64      	cmp	r3, #100	@ 0x64
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e28a      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fa6:	4b60      	ldr	r3, [pc, #384]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1f0      	bne.n	8003f94 <HAL_RCC_OscConfig+0xe8>
 8003fb2:	e000      	b.n	8003fb6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d075      	beq.n	80040ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fc2:	4b59      	ldr	r3, [pc, #356]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f003 030c 	and.w	r3, r3, #12
 8003fca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fcc:	4b56      	ldr	r3, [pc, #344]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	f003 0303 	and.w	r3, r3, #3
 8003fd4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	2b0c      	cmp	r3, #12
 8003fda:	d102      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x136>
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d002      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x13c>
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	2b04      	cmp	r3, #4
 8003fe6:	d11f      	bne.n	8004028 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fe8:	4b4f      	ldr	r3, [pc, #316]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d005      	beq.n	8004000 <HAL_RCC_OscConfig+0x154>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d101      	bne.n	8004000 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e25d      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004000:	4b49      	ldr	r3, [pc, #292]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	061b      	lsls	r3, r3, #24
 800400e:	4946      	ldr	r1, [pc, #280]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8004010:	4313      	orrs	r3, r2
 8004012:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004014:	4b45      	ldr	r3, [pc, #276]	@ (800412c <HAL_RCC_OscConfig+0x280>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4618      	mov	r0, r3
 800401a:	f7fe fa6b 	bl	80024f4 <HAL_InitTick>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d043      	beq.n	80040ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e249      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d023      	beq.n	8004078 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004030:	4b3d      	ldr	r3, [pc, #244]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a3c      	ldr	r2, [pc, #240]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8004036:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800403a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403c:	f7fe faa6 	bl	800258c <HAL_GetTick>
 8004040:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004042:	e008      	b.n	8004056 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004044:	f7fe faa2 	bl	800258c <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e232      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004056:	4b34      	ldr	r3, [pc, #208]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0f0      	beq.n	8004044 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004062:	4b31      	ldr	r3, [pc, #196]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	061b      	lsls	r3, r3, #24
 8004070:	492d      	ldr	r1, [pc, #180]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8004072:	4313      	orrs	r3, r2
 8004074:	604b      	str	r3, [r1, #4]
 8004076:	e01a      	b.n	80040ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004078:	4b2b      	ldr	r3, [pc, #172]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a2a      	ldr	r2, [pc, #168]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 800407e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004082:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004084:	f7fe fa82 	bl	800258c <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800408c:	f7fe fa7e 	bl	800258c <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e20e      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800409e:	4b22      	ldr	r3, [pc, #136]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f0      	bne.n	800408c <HAL_RCC_OscConfig+0x1e0>
 80040aa:	e000      	b.n	80040ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0308 	and.w	r3, r3, #8
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d041      	beq.n	800413e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d01c      	beq.n	80040fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040c2:	4b19      	ldr	r3, [pc, #100]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 80040c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040c8:	4a17      	ldr	r2, [pc, #92]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 80040ca:	f043 0301 	orr.w	r3, r3, #1
 80040ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d2:	f7fe fa5b 	bl	800258c <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040d8:	e008      	b.n	80040ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040da:	f7fe fa57 	bl	800258c <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d901      	bls.n	80040ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e1e7      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 80040ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d0ef      	beq.n	80040da <HAL_RCC_OscConfig+0x22e>
 80040fa:	e020      	b.n	800413e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 80040fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004102:	4a09      	ldr	r2, [pc, #36]	@ (8004128 <HAL_RCC_OscConfig+0x27c>)
 8004104:	f023 0301 	bic.w	r3, r3, #1
 8004108:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800410c:	f7fe fa3e 	bl	800258c <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004112:	e00d      	b.n	8004130 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004114:	f7fe fa3a 	bl	800258c <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b02      	cmp	r3, #2
 8004120:	d906      	bls.n	8004130 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e1ca      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
 8004126:	bf00      	nop
 8004128:	40021000 	.word	0x40021000
 800412c:	20000028 	.word	0x20000028
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004130:	4b8c      	ldr	r3, [pc, #560]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 8004132:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1ea      	bne.n	8004114 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0304 	and.w	r3, r3, #4
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 80a6 	beq.w	8004298 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800414c:	2300      	movs	r3, #0
 800414e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004150:	4b84      	ldr	r3, [pc, #528]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 8004152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004154:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d101      	bne.n	8004160 <HAL_RCC_OscConfig+0x2b4>
 800415c:	2301      	movs	r3, #1
 800415e:	e000      	b.n	8004162 <HAL_RCC_OscConfig+0x2b6>
 8004160:	2300      	movs	r3, #0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00d      	beq.n	8004182 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004166:	4b7f      	ldr	r3, [pc, #508]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 8004168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800416a:	4a7e      	ldr	r2, [pc, #504]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 800416c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004170:	6593      	str	r3, [r2, #88]	@ 0x58
 8004172:	4b7c      	ldr	r3, [pc, #496]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 8004174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004176:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800417e:	2301      	movs	r3, #1
 8004180:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004182:	4b79      	ldr	r3, [pc, #484]	@ (8004368 <HAL_RCC_OscConfig+0x4bc>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800418a:	2b00      	cmp	r3, #0
 800418c:	d118      	bne.n	80041c0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800418e:	4b76      	ldr	r3, [pc, #472]	@ (8004368 <HAL_RCC_OscConfig+0x4bc>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a75      	ldr	r2, [pc, #468]	@ (8004368 <HAL_RCC_OscConfig+0x4bc>)
 8004194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004198:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800419a:	f7fe f9f7 	bl	800258c <HAL_GetTick>
 800419e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041a2:	f7fe f9f3 	bl	800258c <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e183      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041b4:	4b6c      	ldr	r3, [pc, #432]	@ (8004368 <HAL_RCC_OscConfig+0x4bc>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d0f0      	beq.n	80041a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d108      	bne.n	80041da <HAL_RCC_OscConfig+0x32e>
 80041c8:	4b66      	ldr	r3, [pc, #408]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80041ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ce:	4a65      	ldr	r2, [pc, #404]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80041d0:	f043 0301 	orr.w	r3, r3, #1
 80041d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041d8:	e024      	b.n	8004224 <HAL_RCC_OscConfig+0x378>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	2b05      	cmp	r3, #5
 80041e0:	d110      	bne.n	8004204 <HAL_RCC_OscConfig+0x358>
 80041e2:	4b60      	ldr	r3, [pc, #384]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80041e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e8:	4a5e      	ldr	r2, [pc, #376]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80041ea:	f043 0304 	orr.w	r3, r3, #4
 80041ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041f2:	4b5c      	ldr	r3, [pc, #368]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80041f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f8:	4a5a      	ldr	r2, [pc, #360]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80041fa:	f043 0301 	orr.w	r3, r3, #1
 80041fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004202:	e00f      	b.n	8004224 <HAL_RCC_OscConfig+0x378>
 8004204:	4b57      	ldr	r3, [pc, #348]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 8004206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800420a:	4a56      	ldr	r2, [pc, #344]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 800420c:	f023 0301 	bic.w	r3, r3, #1
 8004210:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004214:	4b53      	ldr	r3, [pc, #332]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 8004216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800421a:	4a52      	ldr	r2, [pc, #328]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 800421c:	f023 0304 	bic.w	r3, r3, #4
 8004220:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d016      	beq.n	800425a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800422c:	f7fe f9ae 	bl	800258c <HAL_GetTick>
 8004230:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004232:	e00a      	b.n	800424a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004234:	f7fe f9aa 	bl	800258c <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004242:	4293      	cmp	r3, r2
 8004244:	d901      	bls.n	800424a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e138      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800424a:	4b46      	ldr	r3, [pc, #280]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 800424c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d0ed      	beq.n	8004234 <HAL_RCC_OscConfig+0x388>
 8004258:	e015      	b.n	8004286 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800425a:	f7fe f997 	bl	800258c <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004260:	e00a      	b.n	8004278 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004262:	f7fe f993 	bl	800258c <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004270:	4293      	cmp	r3, r2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e121      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004278:	4b3a      	ldr	r3, [pc, #232]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 800427a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1ed      	bne.n	8004262 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004286:	7ffb      	ldrb	r3, [r7, #31]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d105      	bne.n	8004298 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800428c:	4b35      	ldr	r3, [pc, #212]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 800428e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004290:	4a34      	ldr	r2, [pc, #208]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 8004292:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004296:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0320 	and.w	r3, r3, #32
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d03c      	beq.n	800431e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d01c      	beq.n	80042e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80042ac:	4b2d      	ldr	r3, [pc, #180]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80042ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042b2:	4a2c      	ldr	r2, [pc, #176]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80042b4:	f043 0301 	orr.w	r3, r3, #1
 80042b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042bc:	f7fe f966 	bl	800258c <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042c4:	f7fe f962 	bl	800258c <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e0f2      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80042d6:	4b23      	ldr	r3, [pc, #140]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80042d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0ef      	beq.n	80042c4 <HAL_RCC_OscConfig+0x418>
 80042e4:	e01b      	b.n	800431e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80042e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80042e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 80042ee:	f023 0301 	bic.w	r3, r3, #1
 80042f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f6:	f7fe f949 	bl	800258c <HAL_GetTick>
 80042fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80042fc:	e008      	b.n	8004310 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042fe:	f7fe f945 	bl	800258c <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	2b02      	cmp	r3, #2
 800430a:	d901      	bls.n	8004310 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e0d5      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004310:	4b14      	ldr	r3, [pc, #80]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 8004312:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	d1ef      	bne.n	80042fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	2b00      	cmp	r3, #0
 8004324:	f000 80c9 	beq.w	80044ba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004328:	4b0e      	ldr	r3, [pc, #56]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f003 030c 	and.w	r3, r3, #12
 8004330:	2b0c      	cmp	r3, #12
 8004332:	f000 8083 	beq.w	800443c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	69db      	ldr	r3, [r3, #28]
 800433a:	2b02      	cmp	r3, #2
 800433c:	d15e      	bne.n	80043fc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800433e:	4b09      	ldr	r3, [pc, #36]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a08      	ldr	r2, [pc, #32]	@ (8004364 <HAL_RCC_OscConfig+0x4b8>)
 8004344:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004348:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434a:	f7fe f91f 	bl	800258c <HAL_GetTick>
 800434e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004350:	e00c      	b.n	800436c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004352:	f7fe f91b 	bl	800258c <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b02      	cmp	r3, #2
 800435e:	d905      	bls.n	800436c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e0ab      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
 8004364:	40021000 	.word	0x40021000
 8004368:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800436c:	4b55      	ldr	r3, [pc, #340]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d1ec      	bne.n	8004352 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004378:	4b52      	ldr	r3, [pc, #328]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 800437a:	68da      	ldr	r2, [r3, #12]
 800437c:	4b52      	ldr	r3, [pc, #328]	@ (80044c8 <HAL_RCC_OscConfig+0x61c>)
 800437e:	4013      	ands	r3, r2
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	6a11      	ldr	r1, [r2, #32]
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004388:	3a01      	subs	r2, #1
 800438a:	0112      	lsls	r2, r2, #4
 800438c:	4311      	orrs	r1, r2
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004392:	0212      	lsls	r2, r2, #8
 8004394:	4311      	orrs	r1, r2
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800439a:	0852      	lsrs	r2, r2, #1
 800439c:	3a01      	subs	r2, #1
 800439e:	0552      	lsls	r2, r2, #21
 80043a0:	4311      	orrs	r1, r2
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80043a6:	0852      	lsrs	r2, r2, #1
 80043a8:	3a01      	subs	r2, #1
 80043aa:	0652      	lsls	r2, r2, #25
 80043ac:	4311      	orrs	r1, r2
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80043b2:	06d2      	lsls	r2, r2, #27
 80043b4:	430a      	orrs	r2, r1
 80043b6:	4943      	ldr	r1, [pc, #268]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043bc:	4b41      	ldr	r3, [pc, #260]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a40      	ldr	r2, [pc, #256]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043c8:	4b3e      	ldr	r3, [pc, #248]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	4a3d      	ldr	r2, [pc, #244]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d4:	f7fe f8da 	bl	800258c <HAL_GetTick>
 80043d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043da:	e008      	b.n	80043ee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043dc:	f7fe f8d6 	bl	800258c <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e066      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043ee:	4b35      	ldr	r3, [pc, #212]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d0f0      	beq.n	80043dc <HAL_RCC_OscConfig+0x530>
 80043fa:	e05e      	b.n	80044ba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043fc:	4b31      	ldr	r3, [pc, #196]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a30      	ldr	r2, [pc, #192]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004402:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004406:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004408:	f7fe f8c0 	bl	800258c <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004410:	f7fe f8bc 	bl	800258c <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b02      	cmp	r3, #2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e04c      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004422:	4b28      	ldr	r3, [pc, #160]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1f0      	bne.n	8004410 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800442e:	4b25      	ldr	r3, [pc, #148]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004430:	68da      	ldr	r2, [r3, #12]
 8004432:	4924      	ldr	r1, [pc, #144]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 8004434:	4b25      	ldr	r3, [pc, #148]	@ (80044cc <HAL_RCC_OscConfig+0x620>)
 8004436:	4013      	ands	r3, r2
 8004438:	60cb      	str	r3, [r1, #12]
 800443a:	e03e      	b.n	80044ba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d101      	bne.n	8004448 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e039      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004448:	4b1e      	ldr	r3, [pc, #120]	@ (80044c4 <HAL_RCC_OscConfig+0x618>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	f003 0203 	and.w	r2, r3, #3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a1b      	ldr	r3, [r3, #32]
 8004458:	429a      	cmp	r2, r3
 800445a:	d12c      	bne.n	80044b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004466:	3b01      	subs	r3, #1
 8004468:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800446a:	429a      	cmp	r2, r3
 800446c:	d123      	bne.n	80044b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004478:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800447a:	429a      	cmp	r2, r3
 800447c:	d11b      	bne.n	80044b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004488:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800448a:	429a      	cmp	r2, r3
 800448c:	d113      	bne.n	80044b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004498:	085b      	lsrs	r3, r3, #1
 800449a:	3b01      	subs	r3, #1
 800449c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800449e:	429a      	cmp	r2, r3
 80044a0:	d109      	bne.n	80044b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ac:	085b      	lsrs	r3, r3, #1
 80044ae:	3b01      	subs	r3, #1
 80044b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d001      	beq.n	80044ba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e000      	b.n	80044bc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3720      	adds	r7, #32
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	40021000 	.word	0x40021000
 80044c8:	019f800c 	.word	0x019f800c
 80044cc:	feeefffc 	.word	0xfeeefffc

080044d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80044da:	2300      	movs	r3, #0
 80044dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d101      	bne.n	80044e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e11e      	b.n	8004726 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044e8:	4b91      	ldr	r3, [pc, #580]	@ (8004730 <HAL_RCC_ClockConfig+0x260>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 030f 	and.w	r3, r3, #15
 80044f0:	683a      	ldr	r2, [r7, #0]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d910      	bls.n	8004518 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f6:	4b8e      	ldr	r3, [pc, #568]	@ (8004730 <HAL_RCC_ClockConfig+0x260>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f023 020f 	bic.w	r2, r3, #15
 80044fe:	498c      	ldr	r1, [pc, #560]	@ (8004730 <HAL_RCC_ClockConfig+0x260>)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	4313      	orrs	r3, r2
 8004504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004506:	4b8a      	ldr	r3, [pc, #552]	@ (8004730 <HAL_RCC_ClockConfig+0x260>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 030f 	and.w	r3, r3, #15
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	429a      	cmp	r2, r3
 8004512:	d001      	beq.n	8004518 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e106      	b.n	8004726 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0301 	and.w	r3, r3, #1
 8004520:	2b00      	cmp	r3, #0
 8004522:	d073      	beq.n	800460c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2b03      	cmp	r3, #3
 800452a:	d129      	bne.n	8004580 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800452c:	4b81      	ldr	r3, [pc, #516]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d101      	bne.n	800453c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e0f4      	b.n	8004726 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800453c:	f000 f99e 	bl	800487c <RCC_GetSysClockFreqFromPLLSource>
 8004540:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	4a7c      	ldr	r2, [pc, #496]	@ (8004738 <HAL_RCC_ClockConfig+0x268>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d93f      	bls.n	80045ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800454a:	4b7a      	ldr	r3, [pc, #488]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d009      	beq.n	800456a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800455e:	2b00      	cmp	r3, #0
 8004560:	d033      	beq.n	80045ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004566:	2b00      	cmp	r3, #0
 8004568:	d12f      	bne.n	80045ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800456a:	4b72      	ldr	r3, [pc, #456]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004572:	4a70      	ldr	r2, [pc, #448]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 8004574:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004578:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800457a:	2380      	movs	r3, #128	@ 0x80
 800457c:	617b      	str	r3, [r7, #20]
 800457e:	e024      	b.n	80045ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	2b02      	cmp	r3, #2
 8004586:	d107      	bne.n	8004598 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004588:	4b6a      	ldr	r3, [pc, #424]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004590:	2b00      	cmp	r3, #0
 8004592:	d109      	bne.n	80045a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e0c6      	b.n	8004726 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004598:	4b66      	ldr	r3, [pc, #408]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e0be      	b.n	8004726 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80045a8:	f000 f8ce 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 80045ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	4a61      	ldr	r2, [pc, #388]	@ (8004738 <HAL_RCC_ClockConfig+0x268>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d909      	bls.n	80045ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80045b6:	4b5f      	ldr	r3, [pc, #380]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045be:	4a5d      	ldr	r2, [pc, #372]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 80045c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80045c6:	2380      	movs	r3, #128	@ 0x80
 80045c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80045ca:	4b5a      	ldr	r3, [pc, #360]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f023 0203 	bic.w	r2, r3, #3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	4957      	ldr	r1, [pc, #348]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045dc:	f7fd ffd6 	bl	800258c <HAL_GetTick>
 80045e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045e2:	e00a      	b.n	80045fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045e4:	f7fd ffd2 	bl	800258c <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e095      	b.n	8004726 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045fa:	4b4e      	ldr	r3, [pc, #312]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 020c 	and.w	r2, r3, #12
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	429a      	cmp	r2, r3
 800460a:	d1eb      	bne.n	80045e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d023      	beq.n	8004660 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0304 	and.w	r3, r3, #4
 8004620:	2b00      	cmp	r3, #0
 8004622:	d005      	beq.n	8004630 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004624:	4b43      	ldr	r3, [pc, #268]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	4a42      	ldr	r2, [pc, #264]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 800462a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800462e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0308 	and.w	r3, r3, #8
 8004638:	2b00      	cmp	r3, #0
 800463a:	d007      	beq.n	800464c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800463c:	4b3d      	ldr	r3, [pc, #244]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004644:	4a3b      	ldr	r2, [pc, #236]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 8004646:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800464a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800464c:	4b39      	ldr	r3, [pc, #228]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	4936      	ldr	r1, [pc, #216]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 800465a:	4313      	orrs	r3, r2
 800465c:	608b      	str	r3, [r1, #8]
 800465e:	e008      	b.n	8004672 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	2b80      	cmp	r3, #128	@ 0x80
 8004664:	d105      	bne.n	8004672 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004666:	4b33      	ldr	r3, [pc, #204]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	4a32      	ldr	r2, [pc, #200]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 800466c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004670:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004672:	4b2f      	ldr	r3, [pc, #188]	@ (8004730 <HAL_RCC_ClockConfig+0x260>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 030f 	and.w	r3, r3, #15
 800467a:	683a      	ldr	r2, [r7, #0]
 800467c:	429a      	cmp	r2, r3
 800467e:	d21d      	bcs.n	80046bc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004680:	4b2b      	ldr	r3, [pc, #172]	@ (8004730 <HAL_RCC_ClockConfig+0x260>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f023 020f 	bic.w	r2, r3, #15
 8004688:	4929      	ldr	r1, [pc, #164]	@ (8004730 <HAL_RCC_ClockConfig+0x260>)
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	4313      	orrs	r3, r2
 800468e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004690:	f7fd ff7c 	bl	800258c <HAL_GetTick>
 8004694:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004696:	e00a      	b.n	80046ae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004698:	f7fd ff78 	bl	800258c <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d901      	bls.n	80046ae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e03b      	b.n	8004726 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ae:	4b20      	ldr	r3, [pc, #128]	@ (8004730 <HAL_RCC_ClockConfig+0x260>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 030f 	and.w	r3, r3, #15
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d1ed      	bne.n	8004698 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0304 	and.w	r3, r3, #4
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d008      	beq.n	80046da <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	4917      	ldr	r1, [pc, #92]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0308 	and.w	r3, r3, #8
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d009      	beq.n	80046fa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046e6:	4b13      	ldr	r3, [pc, #76]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	490f      	ldr	r1, [pc, #60]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046fa:	f000 f825 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 80046fe:	4602      	mov	r2, r0
 8004700:	4b0c      	ldr	r3, [pc, #48]	@ (8004734 <HAL_RCC_ClockConfig+0x264>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	091b      	lsrs	r3, r3, #4
 8004706:	f003 030f 	and.w	r3, r3, #15
 800470a:	490c      	ldr	r1, [pc, #48]	@ (800473c <HAL_RCC_ClockConfig+0x26c>)
 800470c:	5ccb      	ldrb	r3, [r1, r3]
 800470e:	f003 031f 	and.w	r3, r3, #31
 8004712:	fa22 f303 	lsr.w	r3, r2, r3
 8004716:	4a0a      	ldr	r2, [pc, #40]	@ (8004740 <HAL_RCC_ClockConfig+0x270>)
 8004718:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800471a:	4b0a      	ldr	r3, [pc, #40]	@ (8004744 <HAL_RCC_ClockConfig+0x274>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4618      	mov	r0, r3
 8004720:	f7fd fee8 	bl	80024f4 <HAL_InitTick>
 8004724:	4603      	mov	r3, r0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3718      	adds	r7, #24
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	40022000 	.word	0x40022000
 8004734:	40021000 	.word	0x40021000
 8004738:	04c4b400 	.word	0x04c4b400
 800473c:	08006900 	.word	0x08006900
 8004740:	20000024 	.word	0x20000024
 8004744:	20000028 	.word	0x20000028

08004748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004748:	b480      	push	{r7}
 800474a:	b087      	sub	sp, #28
 800474c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800474e:	4b2c      	ldr	r3, [pc, #176]	@ (8004800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 030c 	and.w	r3, r3, #12
 8004756:	2b04      	cmp	r3, #4
 8004758:	d102      	bne.n	8004760 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800475a:	4b2a      	ldr	r3, [pc, #168]	@ (8004804 <HAL_RCC_GetSysClockFreq+0xbc>)
 800475c:	613b      	str	r3, [r7, #16]
 800475e:	e047      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004760:	4b27      	ldr	r3, [pc, #156]	@ (8004800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	f003 030c 	and.w	r3, r3, #12
 8004768:	2b08      	cmp	r3, #8
 800476a:	d102      	bne.n	8004772 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800476c:	4b26      	ldr	r3, [pc, #152]	@ (8004808 <HAL_RCC_GetSysClockFreq+0xc0>)
 800476e:	613b      	str	r3, [r7, #16]
 8004770:	e03e      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004772:	4b23      	ldr	r3, [pc, #140]	@ (8004800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f003 030c 	and.w	r3, r3, #12
 800477a:	2b0c      	cmp	r3, #12
 800477c:	d136      	bne.n	80047ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800477e:	4b20      	ldr	r3, [pc, #128]	@ (8004800 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	f003 0303 	and.w	r3, r3, #3
 8004786:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004788:	4b1d      	ldr	r3, [pc, #116]	@ (8004800 <HAL_RCC_GetSysClockFreq+0xb8>)
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	091b      	lsrs	r3, r3, #4
 800478e:	f003 030f 	and.w	r3, r3, #15
 8004792:	3301      	adds	r3, #1
 8004794:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2b03      	cmp	r3, #3
 800479a:	d10c      	bne.n	80047b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800479c:	4a1a      	ldr	r2, [pc, #104]	@ (8004808 <HAL_RCC_GetSysClockFreq+0xc0>)
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a4:	4a16      	ldr	r2, [pc, #88]	@ (8004800 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047a6:	68d2      	ldr	r2, [r2, #12]
 80047a8:	0a12      	lsrs	r2, r2, #8
 80047aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047ae:	fb02 f303 	mul.w	r3, r2, r3
 80047b2:	617b      	str	r3, [r7, #20]
      break;
 80047b4:	e00c      	b.n	80047d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047b6:	4a13      	ldr	r2, [pc, #76]	@ (8004804 <HAL_RCC_GetSysClockFreq+0xbc>)
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80047be:	4a10      	ldr	r2, [pc, #64]	@ (8004800 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047c0:	68d2      	ldr	r2, [r2, #12]
 80047c2:	0a12      	lsrs	r2, r2, #8
 80047c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047c8:	fb02 f303 	mul.w	r3, r2, r3
 80047cc:	617b      	str	r3, [r7, #20]
      break;
 80047ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80047d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004800 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	0e5b      	lsrs	r3, r3, #25
 80047d6:	f003 0303 	and.w	r3, r3, #3
 80047da:	3301      	adds	r3, #1
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e8:	613b      	str	r3, [r7, #16]
 80047ea:	e001      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80047ec:	2300      	movs	r3, #0
 80047ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80047f0:	693b      	ldr	r3, [r7, #16]
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	371c      	adds	r7, #28
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	40021000 	.word	0x40021000
 8004804:	00f42400 	.word	0x00f42400
 8004808:	007a1200 	.word	0x007a1200

0800480c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800480c:	b480      	push	{r7}
 800480e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004810:	4b03      	ldr	r3, [pc, #12]	@ (8004820 <HAL_RCC_GetHCLKFreq+0x14>)
 8004812:	681b      	ldr	r3, [r3, #0]
}
 8004814:	4618      	mov	r0, r3
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	20000024 	.word	0x20000024

08004824 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004828:	f7ff fff0 	bl	800480c <HAL_RCC_GetHCLKFreq>
 800482c:	4602      	mov	r2, r0
 800482e:	4b06      	ldr	r3, [pc, #24]	@ (8004848 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	0a1b      	lsrs	r3, r3, #8
 8004834:	f003 0307 	and.w	r3, r3, #7
 8004838:	4904      	ldr	r1, [pc, #16]	@ (800484c <HAL_RCC_GetPCLK1Freq+0x28>)
 800483a:	5ccb      	ldrb	r3, [r1, r3]
 800483c:	f003 031f 	and.w	r3, r3, #31
 8004840:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004844:	4618      	mov	r0, r3
 8004846:	bd80      	pop	{r7, pc}
 8004848:	40021000 	.word	0x40021000
 800484c:	08006910 	.word	0x08006910

08004850 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004854:	f7ff ffda 	bl	800480c <HAL_RCC_GetHCLKFreq>
 8004858:	4602      	mov	r2, r0
 800485a:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <HAL_RCC_GetPCLK2Freq+0x24>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	0adb      	lsrs	r3, r3, #11
 8004860:	f003 0307 	and.w	r3, r3, #7
 8004864:	4904      	ldr	r1, [pc, #16]	@ (8004878 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004866:	5ccb      	ldrb	r3, [r1, r3]
 8004868:	f003 031f 	and.w	r3, r3, #31
 800486c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004870:	4618      	mov	r0, r3
 8004872:	bd80      	pop	{r7, pc}
 8004874:	40021000 	.word	0x40021000
 8004878:	08006910 	.word	0x08006910

0800487c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800487c:	b480      	push	{r7}
 800487e:	b087      	sub	sp, #28
 8004880:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004882:	4b1e      	ldr	r3, [pc, #120]	@ (80048fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800488c:	4b1b      	ldr	r3, [pc, #108]	@ (80048fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	091b      	lsrs	r3, r3, #4
 8004892:	f003 030f 	and.w	r3, r3, #15
 8004896:	3301      	adds	r3, #1
 8004898:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	2b03      	cmp	r3, #3
 800489e:	d10c      	bne.n	80048ba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048a0:	4a17      	ldr	r2, [pc, #92]	@ (8004900 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a8:	4a14      	ldr	r2, [pc, #80]	@ (80048fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048aa:	68d2      	ldr	r2, [r2, #12]
 80048ac:	0a12      	lsrs	r2, r2, #8
 80048ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80048b2:	fb02 f303 	mul.w	r3, r2, r3
 80048b6:	617b      	str	r3, [r7, #20]
    break;
 80048b8:	e00c      	b.n	80048d4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048ba:	4a12      	ldr	r2, [pc, #72]	@ (8004904 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c2:	4a0e      	ldr	r2, [pc, #56]	@ (80048fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048c4:	68d2      	ldr	r2, [r2, #12]
 80048c6:	0a12      	lsrs	r2, r2, #8
 80048c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80048cc:	fb02 f303 	mul.w	r3, r2, r3
 80048d0:	617b      	str	r3, [r7, #20]
    break;
 80048d2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80048d4:	4b09      	ldr	r3, [pc, #36]	@ (80048fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	0e5b      	lsrs	r3, r3, #25
 80048da:	f003 0303 	and.w	r3, r3, #3
 80048de:	3301      	adds	r3, #1
 80048e0:	005b      	lsls	r3, r3, #1
 80048e2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80048e4:	697a      	ldr	r2, [r7, #20]
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80048ee:	687b      	ldr	r3, [r7, #4]
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	371c      	adds	r7, #28
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr
 80048fc:	40021000 	.word	0x40021000
 8004900:	007a1200 	.word	0x007a1200
 8004904:	00f42400 	.word	0x00f42400

08004908 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004910:	2300      	movs	r3, #0
 8004912:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004914:	2300      	movs	r3, #0
 8004916:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004920:	2b00      	cmp	r3, #0
 8004922:	f000 8098 	beq.w	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004926:	2300      	movs	r3, #0
 8004928:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800492a:	4b43      	ldr	r3, [pc, #268]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800492c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800492e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10d      	bne.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004936:	4b40      	ldr	r3, [pc, #256]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800493a:	4a3f      	ldr	r2, [pc, #252]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800493c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004940:	6593      	str	r3, [r2, #88]	@ 0x58
 8004942:	4b3d      	ldr	r3, [pc, #244]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800494a:	60bb      	str	r3, [r7, #8]
 800494c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800494e:	2301      	movs	r3, #1
 8004950:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004952:	4b3a      	ldr	r3, [pc, #232]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a39      	ldr	r2, [pc, #228]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004958:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800495c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800495e:	f7fd fe15 	bl	800258c <HAL_GetTick>
 8004962:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004964:	e009      	b.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004966:	f7fd fe11 	bl	800258c <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	2b02      	cmp	r3, #2
 8004972:	d902      	bls.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	74fb      	strb	r3, [r7, #19]
        break;
 8004978:	e005      	b.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800497a:	4b30      	ldr	r3, [pc, #192]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0ef      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004986:	7cfb      	ldrb	r3, [r7, #19]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d159      	bne.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800498c:	4b2a      	ldr	r3, [pc, #168]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800498e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004996:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d01e      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d019      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80049a8:	4b23      	ldr	r3, [pc, #140]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80049b4:	4b20      	ldr	r3, [pc, #128]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ba:	4a1f      	ldr	r2, [pc, #124]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80049c4:	4b1c      	ldr	r3, [pc, #112]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ca:	4a1b      	ldr	r2, [pc, #108]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80049d4:	4a18      	ldr	r2, [pc, #96]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d016      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e6:	f7fd fdd1 	bl	800258c <HAL_GetTick>
 80049ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049ec:	e00b      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ee:	f7fd fdcd 	bl	800258c <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d902      	bls.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	74fb      	strb	r3, [r7, #19]
            break;
 8004a04:	e006      	b.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a06:	4b0c      	ldr	r3, [pc, #48]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a0c:	f003 0302 	and.w	r3, r3, #2
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d0ec      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004a14:	7cfb      	ldrb	r3, [r7, #19]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d10b      	bne.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a1a:	4b07      	ldr	r3, [pc, #28]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a28:	4903      	ldr	r1, [pc, #12]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004a30:	e008      	b.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a32:	7cfb      	ldrb	r3, [r7, #19]
 8004a34:	74bb      	strb	r3, [r7, #18]
 8004a36:	e005      	b.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004a38:	40021000 	.word	0x40021000
 8004a3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a40:	7cfb      	ldrb	r3, [r7, #19]
 8004a42:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a44:	7c7b      	ldrb	r3, [r7, #17]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d105      	bne.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a4a:	4ba6      	ldr	r3, [pc, #664]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a4e:	4aa5      	ldr	r2, [pc, #660]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a54:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00a      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a62:	4ba0      	ldr	r3, [pc, #640]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a68:	f023 0203 	bic.w	r2, r3, #3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	499c      	ldr	r1, [pc, #624]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0302 	and.w	r3, r3, #2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00a      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a84:	4b97      	ldr	r3, [pc, #604]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a8a:	f023 020c 	bic.w	r2, r3, #12
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	4994      	ldr	r1, [pc, #592]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0304 	and.w	r3, r3, #4
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00a      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004aa6:	4b8f      	ldr	r3, [pc, #572]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	498b      	ldr	r1, [pc, #556]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0308 	and.w	r3, r3, #8
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00a      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ac8:	4b86      	ldr	r3, [pc, #536]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ace:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	4983      	ldr	r1, [pc, #524]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00a      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004aea:	4b7e      	ldr	r3, [pc, #504]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	695b      	ldr	r3, [r3, #20]
 8004af8:	497a      	ldr	r1, [pc, #488]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d00a      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b0c:	4b75      	ldr	r3, [pc, #468]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b12:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	4972      	ldr	r1, [pc, #456]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00a      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b2e:	4b6d      	ldr	r3, [pc, #436]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b34:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	69db      	ldr	r3, [r3, #28]
 8004b3c:	4969      	ldr	r1, [pc, #420]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00a      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b50:	4b64      	ldr	r3, [pc, #400]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b56:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	4961      	ldr	r1, [pc, #388]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b60:	4313      	orrs	r3, r2
 8004b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00a      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b72:	4b5c      	ldr	r3, [pc, #368]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b78:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b80:	4958      	ldr	r1, [pc, #352]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d015      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b94:	4b53      	ldr	r3, [pc, #332]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba2:	4950      	ldr	r1, [pc, #320]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bb2:	d105      	bne.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bb4:	4b4b      	ldr	r3, [pc, #300]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	4a4a      	ldr	r2, [pc, #296]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bbe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d015      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004bcc:	4b45      	ldr	r3, [pc, #276]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bda:	4942      	ldr	r1, [pc, #264]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bea:	d105      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bec:	4b3d      	ldr	r3, [pc, #244]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	4a3c      	ldr	r2, [pc, #240]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bf6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d015      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004c04:	4b37      	ldr	r3, [pc, #220]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c12:	4934      	ldr	r1, [pc, #208]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c22:	d105      	bne.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c24:	4b2f      	ldr	r3, [pc, #188]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	4a2e      	ldr	r2, [pc, #184]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c2e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d015      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c3c:	4b29      	ldr	r3, [pc, #164]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c42:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c4a:	4926      	ldr	r1, [pc, #152]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c5a:	d105      	bne.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c5c:	4b21      	ldr	r3, [pc, #132]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	4a20      	ldr	r2, [pc, #128]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c66:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d015      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c74:	4b1b      	ldr	r3, [pc, #108]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c7a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c82:	4918      	ldr	r1, [pc, #96]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c92:	d105      	bne.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c94:	4b13      	ldr	r3, [pc, #76]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	4a12      	ldr	r2, [pc, #72]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c9e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d015      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004cac:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cb2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cba:	490a      	ldr	r1, [pc, #40]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004cca:	d105      	bne.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004ccc:	4b05      	ldr	r3, [pc, #20]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	4a04      	ldr	r2, [pc, #16]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cd6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004cd8:	7cbb      	ldrb	r3, [r7, #18]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3718      	adds	r7, #24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40021000 	.word	0x40021000

08004ce8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e042      	b.n	8004d80 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d106      	bne.n	8004d12 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f7fd fa21 	bl	8002154 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2224      	movs	r2, #36	@ 0x24
 8004d16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f022 0201 	bic.w	r2, r2, #1
 8004d28:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d002      	beq.n	8004d38 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 fca2 	bl	800567c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 f9d3 	bl	80050e4 <UART_SetConfig>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d101      	bne.n	8004d48 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e01b      	b.n	8004d80 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	685a      	ldr	r2, [r3, #4]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	689a      	ldr	r2, [r3, #8]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f042 0201 	orr.w	r2, r2, #1
 8004d76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 fd21 	bl	80057c0 <UART_CheckIdleState>
 8004d7e:	4603      	mov	r3, r0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3708      	adds	r7, #8
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d101      	bne.n	8004d9a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e04a      	b.n	8004e30 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d106      	bne.n	8004db2 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f7fd f9d1 	bl	8002154 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2224      	movs	r2, #36	@ 0x24
 8004db6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f022 0201 	bic.w	r2, r2, #1
 8004dc8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d002      	beq.n	8004dd8 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 fc52 	bl	800567c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f000 f983 	bl	80050e4 <UART_SetConfig>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d101      	bne.n	8004de8 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e023      	b.n	8004e30 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004df6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689a      	ldr	r2, [r3, #8]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8004e06:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f042 0208 	orr.w	r2, r2, #8
 8004e16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f042 0201 	orr.w	r2, r2, #1
 8004e26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fcc9 	bl	80057c0 <UART_CheckIdleState>
 8004e2e:	4603      	mov	r3, r0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3708      	adds	r7, #8
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b08a      	sub	sp, #40	@ 0x28
 8004e3c:	af02      	add	r7, sp, #8
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	603b      	str	r3, [r7, #0]
 8004e44:	4613      	mov	r3, r2
 8004e46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	d17b      	bne.n	8004f4a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d002      	beq.n	8004e5e <HAL_UART_Transmit+0x26>
 8004e58:	88fb      	ldrh	r3, [r7, #6]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e074      	b.n	8004f4c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2221      	movs	r2, #33	@ 0x21
 8004e6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e72:	f7fd fb8b 	bl	800258c <HAL_GetTick>
 8004e76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	88fa      	ldrh	r2, [r7, #6]
 8004e7c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	88fa      	ldrh	r2, [r7, #6]
 8004e84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e90:	d108      	bne.n	8004ea4 <HAL_UART_Transmit+0x6c>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d104      	bne.n	8004ea4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	61bb      	str	r3, [r7, #24]
 8004ea2:	e003      	b.n	8004eac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004eac:	e030      	b.n	8004f10 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	2180      	movs	r1, #128	@ 0x80
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f000 fd2b 	bl	8005914 <UART_WaitOnFlagUntilTimeout>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d005      	beq.n	8004ed0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2220      	movs	r2, #32
 8004ec8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e03d      	b.n	8004f4c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d10b      	bne.n	8004eee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	881b      	ldrh	r3, [r3, #0]
 8004eda:	461a      	mov	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ee4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	3302      	adds	r3, #2
 8004eea:	61bb      	str	r3, [r7, #24]
 8004eec:	e007      	b.n	8004efe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	781a      	ldrb	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	3301      	adds	r3, #1
 8004efc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	3b01      	subs	r3, #1
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1c8      	bne.n	8004eae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	9300      	str	r3, [sp, #0]
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	2200      	movs	r2, #0
 8004f24:	2140      	movs	r1, #64	@ 0x40
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 fcf4 	bl	8005914 <UART_WaitOnFlagUntilTimeout>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d005      	beq.n	8004f3e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e006      	b.n	8004f4c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2220      	movs	r2, #32
 8004f42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004f46:	2300      	movs	r3, #0
 8004f48:	e000      	b.n	8004f4c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004f4a:	2302      	movs	r3, #2
  }
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3720      	adds	r7, #32
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b08a      	sub	sp, #40	@ 0x28
 8004f58:	af02      	add	r7, sp, #8
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	603b      	str	r3, [r7, #0]
 8004f60:	4613      	mov	r3, r2
 8004f62:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f6a:	2b20      	cmp	r3, #32
 8004f6c:	f040 80b5 	bne.w	80050da <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d002      	beq.n	8004f7c <HAL_UART_Receive+0x28>
 8004f76:	88fb      	ldrh	r3, [r7, #6]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d101      	bne.n	8004f80 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e0ad      	b.n	80050dc <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2222      	movs	r2, #34	@ 0x22
 8004f8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f96:	f7fd faf9 	bl	800258c <HAL_GetTick>
 8004f9a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	88fa      	ldrh	r2, [r7, #6]
 8004fa0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	88fa      	ldrh	r2, [r7, #6]
 8004fa8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fb4:	d10e      	bne.n	8004fd4 <HAL_UART_Receive+0x80>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d105      	bne.n	8004fca <HAL_UART_Receive+0x76>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004fc4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004fc8:	e02d      	b.n	8005026 <HAL_UART_Receive+0xd2>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	22ff      	movs	r2, #255	@ 0xff
 8004fce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004fd2:	e028      	b.n	8005026 <HAL_UART_Receive+0xd2>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d10d      	bne.n	8004ff8 <HAL_UART_Receive+0xa4>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	691b      	ldr	r3, [r3, #16]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d104      	bne.n	8004fee <HAL_UART_Receive+0x9a>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	22ff      	movs	r2, #255	@ 0xff
 8004fe8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004fec:	e01b      	b.n	8005026 <HAL_UART_Receive+0xd2>
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	227f      	movs	r2, #127	@ 0x7f
 8004ff2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004ff6:	e016      	b.n	8005026 <HAL_UART_Receive+0xd2>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005000:	d10d      	bne.n	800501e <HAL_UART_Receive+0xca>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	691b      	ldr	r3, [r3, #16]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d104      	bne.n	8005014 <HAL_UART_Receive+0xc0>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	227f      	movs	r2, #127	@ 0x7f
 800500e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005012:	e008      	b.n	8005026 <HAL_UART_Receive+0xd2>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	223f      	movs	r2, #63	@ 0x3f
 8005018:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800501c:	e003      	b.n	8005026 <HAL_UART_Receive+0xd2>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800502c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005036:	d108      	bne.n	800504a <HAL_UART_Receive+0xf6>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d104      	bne.n	800504a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005040:	2300      	movs	r3, #0
 8005042:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	61bb      	str	r3, [r7, #24]
 8005048:	e003      	b.n	8005052 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800504e:	2300      	movs	r3, #0
 8005050:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005052:	e036      	b.n	80050c2 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	9300      	str	r3, [sp, #0]
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	2200      	movs	r2, #0
 800505c:	2120      	movs	r1, #32
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f000 fc58 	bl	8005914 <UART_WaitOnFlagUntilTimeout>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d005      	beq.n	8005076 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2220      	movs	r2, #32
 800506e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e032      	b.n	80050dc <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10c      	bne.n	8005096 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005082:	b29a      	uxth	r2, r3
 8005084:	8a7b      	ldrh	r3, [r7, #18]
 8005086:	4013      	ands	r3, r2
 8005088:	b29a      	uxth	r2, r3
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	3302      	adds	r3, #2
 8005092:	61bb      	str	r3, [r7, #24]
 8005094:	e00c      	b.n	80050b0 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509c:	b2da      	uxtb	r2, r3
 800509e:	8a7b      	ldrh	r3, [r7, #18]
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	4013      	ands	r3, r2
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	3301      	adds	r3, #1
 80050ae:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	3b01      	subs	r3, #1
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1c2      	bne.n	8005054 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2220      	movs	r2, #32
 80050d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80050d6:	2300      	movs	r3, #0
 80050d8:	e000      	b.n	80050dc <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80050da:	2302      	movs	r3, #2
  }
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3720      	adds	r7, #32
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050e8:	b08c      	sub	sp, #48	@ 0x30
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050ee:	2300      	movs	r3, #0
 80050f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	689a      	ldr	r2, [r3, #8]
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	691b      	ldr	r3, [r3, #16]
 80050fc:	431a      	orrs	r2, r3
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	695b      	ldr	r3, [r3, #20]
 8005102:	431a      	orrs	r2, r3
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	69db      	ldr	r3, [r3, #28]
 8005108:	4313      	orrs	r3, r2
 800510a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	4bab      	ldr	r3, [pc, #684]	@ (80053c0 <UART_SetConfig+0x2dc>)
 8005114:	4013      	ands	r3, r2
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	6812      	ldr	r2, [r2, #0]
 800511a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800511c:	430b      	orrs	r3, r1
 800511e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	68da      	ldr	r2, [r3, #12]
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4aa0      	ldr	r2, [pc, #640]	@ (80053c4 <UART_SetConfig+0x2e0>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d004      	beq.n	8005150 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800514c:	4313      	orrs	r3, r2
 800514e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800515a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	6812      	ldr	r2, [r2, #0]
 8005162:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005164:	430b      	orrs	r3, r1
 8005166:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516e:	f023 010f 	bic.w	r1, r3, #15
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	430a      	orrs	r2, r1
 800517c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a91      	ldr	r2, [pc, #580]	@ (80053c8 <UART_SetConfig+0x2e4>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d125      	bne.n	80051d4 <UART_SetConfig+0xf0>
 8005188:	4b90      	ldr	r3, [pc, #576]	@ (80053cc <UART_SetConfig+0x2e8>)
 800518a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800518e:	f003 0303 	and.w	r3, r3, #3
 8005192:	2b03      	cmp	r3, #3
 8005194:	d81a      	bhi.n	80051cc <UART_SetConfig+0xe8>
 8005196:	a201      	add	r2, pc, #4	@ (adr r2, 800519c <UART_SetConfig+0xb8>)
 8005198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800519c:	080051ad 	.word	0x080051ad
 80051a0:	080051bd 	.word	0x080051bd
 80051a4:	080051b5 	.word	0x080051b5
 80051a8:	080051c5 	.word	0x080051c5
 80051ac:	2301      	movs	r3, #1
 80051ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051b2:	e0d6      	b.n	8005362 <UART_SetConfig+0x27e>
 80051b4:	2302      	movs	r3, #2
 80051b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051ba:	e0d2      	b.n	8005362 <UART_SetConfig+0x27e>
 80051bc:	2304      	movs	r3, #4
 80051be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051c2:	e0ce      	b.n	8005362 <UART_SetConfig+0x27e>
 80051c4:	2308      	movs	r3, #8
 80051c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051ca:	e0ca      	b.n	8005362 <UART_SetConfig+0x27e>
 80051cc:	2310      	movs	r3, #16
 80051ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051d2:	e0c6      	b.n	8005362 <UART_SetConfig+0x27e>
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a7d      	ldr	r2, [pc, #500]	@ (80053d0 <UART_SetConfig+0x2ec>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d138      	bne.n	8005250 <UART_SetConfig+0x16c>
 80051de:	4b7b      	ldr	r3, [pc, #492]	@ (80053cc <UART_SetConfig+0x2e8>)
 80051e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e4:	f003 030c 	and.w	r3, r3, #12
 80051e8:	2b0c      	cmp	r3, #12
 80051ea:	d82d      	bhi.n	8005248 <UART_SetConfig+0x164>
 80051ec:	a201      	add	r2, pc, #4	@ (adr r2, 80051f4 <UART_SetConfig+0x110>)
 80051ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f2:	bf00      	nop
 80051f4:	08005229 	.word	0x08005229
 80051f8:	08005249 	.word	0x08005249
 80051fc:	08005249 	.word	0x08005249
 8005200:	08005249 	.word	0x08005249
 8005204:	08005239 	.word	0x08005239
 8005208:	08005249 	.word	0x08005249
 800520c:	08005249 	.word	0x08005249
 8005210:	08005249 	.word	0x08005249
 8005214:	08005231 	.word	0x08005231
 8005218:	08005249 	.word	0x08005249
 800521c:	08005249 	.word	0x08005249
 8005220:	08005249 	.word	0x08005249
 8005224:	08005241 	.word	0x08005241
 8005228:	2300      	movs	r3, #0
 800522a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800522e:	e098      	b.n	8005362 <UART_SetConfig+0x27e>
 8005230:	2302      	movs	r3, #2
 8005232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005236:	e094      	b.n	8005362 <UART_SetConfig+0x27e>
 8005238:	2304      	movs	r3, #4
 800523a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800523e:	e090      	b.n	8005362 <UART_SetConfig+0x27e>
 8005240:	2308      	movs	r3, #8
 8005242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005246:	e08c      	b.n	8005362 <UART_SetConfig+0x27e>
 8005248:	2310      	movs	r3, #16
 800524a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800524e:	e088      	b.n	8005362 <UART_SetConfig+0x27e>
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a5f      	ldr	r2, [pc, #380]	@ (80053d4 <UART_SetConfig+0x2f0>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d125      	bne.n	80052a6 <UART_SetConfig+0x1c2>
 800525a:	4b5c      	ldr	r3, [pc, #368]	@ (80053cc <UART_SetConfig+0x2e8>)
 800525c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005260:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005264:	2b30      	cmp	r3, #48	@ 0x30
 8005266:	d016      	beq.n	8005296 <UART_SetConfig+0x1b2>
 8005268:	2b30      	cmp	r3, #48	@ 0x30
 800526a:	d818      	bhi.n	800529e <UART_SetConfig+0x1ba>
 800526c:	2b20      	cmp	r3, #32
 800526e:	d00a      	beq.n	8005286 <UART_SetConfig+0x1a2>
 8005270:	2b20      	cmp	r3, #32
 8005272:	d814      	bhi.n	800529e <UART_SetConfig+0x1ba>
 8005274:	2b00      	cmp	r3, #0
 8005276:	d002      	beq.n	800527e <UART_SetConfig+0x19a>
 8005278:	2b10      	cmp	r3, #16
 800527a:	d008      	beq.n	800528e <UART_SetConfig+0x1aa>
 800527c:	e00f      	b.n	800529e <UART_SetConfig+0x1ba>
 800527e:	2300      	movs	r3, #0
 8005280:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005284:	e06d      	b.n	8005362 <UART_SetConfig+0x27e>
 8005286:	2302      	movs	r3, #2
 8005288:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800528c:	e069      	b.n	8005362 <UART_SetConfig+0x27e>
 800528e:	2304      	movs	r3, #4
 8005290:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005294:	e065      	b.n	8005362 <UART_SetConfig+0x27e>
 8005296:	2308      	movs	r3, #8
 8005298:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800529c:	e061      	b.n	8005362 <UART_SetConfig+0x27e>
 800529e:	2310      	movs	r3, #16
 80052a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052a4:	e05d      	b.n	8005362 <UART_SetConfig+0x27e>
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a4b      	ldr	r2, [pc, #300]	@ (80053d8 <UART_SetConfig+0x2f4>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d125      	bne.n	80052fc <UART_SetConfig+0x218>
 80052b0:	4b46      	ldr	r3, [pc, #280]	@ (80053cc <UART_SetConfig+0x2e8>)
 80052b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80052ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80052bc:	d016      	beq.n	80052ec <UART_SetConfig+0x208>
 80052be:	2bc0      	cmp	r3, #192	@ 0xc0
 80052c0:	d818      	bhi.n	80052f4 <UART_SetConfig+0x210>
 80052c2:	2b80      	cmp	r3, #128	@ 0x80
 80052c4:	d00a      	beq.n	80052dc <UART_SetConfig+0x1f8>
 80052c6:	2b80      	cmp	r3, #128	@ 0x80
 80052c8:	d814      	bhi.n	80052f4 <UART_SetConfig+0x210>
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <UART_SetConfig+0x1f0>
 80052ce:	2b40      	cmp	r3, #64	@ 0x40
 80052d0:	d008      	beq.n	80052e4 <UART_SetConfig+0x200>
 80052d2:	e00f      	b.n	80052f4 <UART_SetConfig+0x210>
 80052d4:	2300      	movs	r3, #0
 80052d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052da:	e042      	b.n	8005362 <UART_SetConfig+0x27e>
 80052dc:	2302      	movs	r3, #2
 80052de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052e2:	e03e      	b.n	8005362 <UART_SetConfig+0x27e>
 80052e4:	2304      	movs	r3, #4
 80052e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ea:	e03a      	b.n	8005362 <UART_SetConfig+0x27e>
 80052ec:	2308      	movs	r3, #8
 80052ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052f2:	e036      	b.n	8005362 <UART_SetConfig+0x27e>
 80052f4:	2310      	movs	r3, #16
 80052f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052fa:	e032      	b.n	8005362 <UART_SetConfig+0x27e>
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a30      	ldr	r2, [pc, #192]	@ (80053c4 <UART_SetConfig+0x2e0>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d12a      	bne.n	800535c <UART_SetConfig+0x278>
 8005306:	4b31      	ldr	r3, [pc, #196]	@ (80053cc <UART_SetConfig+0x2e8>)
 8005308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005310:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005314:	d01a      	beq.n	800534c <UART_SetConfig+0x268>
 8005316:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800531a:	d81b      	bhi.n	8005354 <UART_SetConfig+0x270>
 800531c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005320:	d00c      	beq.n	800533c <UART_SetConfig+0x258>
 8005322:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005326:	d815      	bhi.n	8005354 <UART_SetConfig+0x270>
 8005328:	2b00      	cmp	r3, #0
 800532a:	d003      	beq.n	8005334 <UART_SetConfig+0x250>
 800532c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005330:	d008      	beq.n	8005344 <UART_SetConfig+0x260>
 8005332:	e00f      	b.n	8005354 <UART_SetConfig+0x270>
 8005334:	2300      	movs	r3, #0
 8005336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800533a:	e012      	b.n	8005362 <UART_SetConfig+0x27e>
 800533c:	2302      	movs	r3, #2
 800533e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005342:	e00e      	b.n	8005362 <UART_SetConfig+0x27e>
 8005344:	2304      	movs	r3, #4
 8005346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800534a:	e00a      	b.n	8005362 <UART_SetConfig+0x27e>
 800534c:	2308      	movs	r3, #8
 800534e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005352:	e006      	b.n	8005362 <UART_SetConfig+0x27e>
 8005354:	2310      	movs	r3, #16
 8005356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800535a:	e002      	b.n	8005362 <UART_SetConfig+0x27e>
 800535c:	2310      	movs	r3, #16
 800535e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a17      	ldr	r2, [pc, #92]	@ (80053c4 <UART_SetConfig+0x2e0>)
 8005368:	4293      	cmp	r3, r2
 800536a:	f040 80a8 	bne.w	80054be <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800536e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005372:	2b08      	cmp	r3, #8
 8005374:	d834      	bhi.n	80053e0 <UART_SetConfig+0x2fc>
 8005376:	a201      	add	r2, pc, #4	@ (adr r2, 800537c <UART_SetConfig+0x298>)
 8005378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800537c:	080053a1 	.word	0x080053a1
 8005380:	080053e1 	.word	0x080053e1
 8005384:	080053a9 	.word	0x080053a9
 8005388:	080053e1 	.word	0x080053e1
 800538c:	080053af 	.word	0x080053af
 8005390:	080053e1 	.word	0x080053e1
 8005394:	080053e1 	.word	0x080053e1
 8005398:	080053e1 	.word	0x080053e1
 800539c:	080053b7 	.word	0x080053b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053a0:	f7ff fa40 	bl	8004824 <HAL_RCC_GetPCLK1Freq>
 80053a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053a6:	e021      	b.n	80053ec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053a8:	4b0c      	ldr	r3, [pc, #48]	@ (80053dc <UART_SetConfig+0x2f8>)
 80053aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053ac:	e01e      	b.n	80053ec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053ae:	f7ff f9cb 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 80053b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053b4:	e01a      	b.n	80053ec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053bc:	e016      	b.n	80053ec <UART_SetConfig+0x308>
 80053be:	bf00      	nop
 80053c0:	cfff69f3 	.word	0xcfff69f3
 80053c4:	40008000 	.word	0x40008000
 80053c8:	40013800 	.word	0x40013800
 80053cc:	40021000 	.word	0x40021000
 80053d0:	40004400 	.word	0x40004400
 80053d4:	40004800 	.word	0x40004800
 80053d8:	40004c00 	.word	0x40004c00
 80053dc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80053e0:	2300      	movs	r3, #0
 80053e2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80053ea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80053ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	f000 812a 	beq.w	8005648 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f8:	4a9e      	ldr	r2, [pc, #632]	@ (8005674 <UART_SetConfig+0x590>)
 80053fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053fe:	461a      	mov	r2, r3
 8005400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005402:	fbb3 f3f2 	udiv	r3, r3, r2
 8005406:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	685a      	ldr	r2, [r3, #4]
 800540c:	4613      	mov	r3, r2
 800540e:	005b      	lsls	r3, r3, #1
 8005410:	4413      	add	r3, r2
 8005412:	69ba      	ldr	r2, [r7, #24]
 8005414:	429a      	cmp	r2, r3
 8005416:	d305      	bcc.n	8005424 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800541e:	69ba      	ldr	r2, [r7, #24]
 8005420:	429a      	cmp	r2, r3
 8005422:	d903      	bls.n	800542c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800542a:	e10d      	b.n	8005648 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800542c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542e:	2200      	movs	r2, #0
 8005430:	60bb      	str	r3, [r7, #8]
 8005432:	60fa      	str	r2, [r7, #12]
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005438:	4a8e      	ldr	r2, [pc, #568]	@ (8005674 <UART_SetConfig+0x590>)
 800543a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800543e:	b29b      	uxth	r3, r3
 8005440:	2200      	movs	r2, #0
 8005442:	603b      	str	r3, [r7, #0]
 8005444:	607a      	str	r2, [r7, #4]
 8005446:	e9d7 2300 	ldrd	r2, r3, [r7]
 800544a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800544e:	f7fa fee3 	bl	8000218 <__aeabi_uldivmod>
 8005452:	4602      	mov	r2, r0
 8005454:	460b      	mov	r3, r1
 8005456:	4610      	mov	r0, r2
 8005458:	4619      	mov	r1, r3
 800545a:	f04f 0200 	mov.w	r2, #0
 800545e:	f04f 0300 	mov.w	r3, #0
 8005462:	020b      	lsls	r3, r1, #8
 8005464:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005468:	0202      	lsls	r2, r0, #8
 800546a:	6979      	ldr	r1, [r7, #20]
 800546c:	6849      	ldr	r1, [r1, #4]
 800546e:	0849      	lsrs	r1, r1, #1
 8005470:	2000      	movs	r0, #0
 8005472:	460c      	mov	r4, r1
 8005474:	4605      	mov	r5, r0
 8005476:	eb12 0804 	adds.w	r8, r2, r4
 800547a:	eb43 0905 	adc.w	r9, r3, r5
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	469a      	mov	sl, r3
 8005486:	4693      	mov	fp, r2
 8005488:	4652      	mov	r2, sl
 800548a:	465b      	mov	r3, fp
 800548c:	4640      	mov	r0, r8
 800548e:	4649      	mov	r1, r9
 8005490:	f7fa fec2 	bl	8000218 <__aeabi_uldivmod>
 8005494:	4602      	mov	r2, r0
 8005496:	460b      	mov	r3, r1
 8005498:	4613      	mov	r3, r2
 800549a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800549c:	6a3b      	ldr	r3, [r7, #32]
 800549e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054a2:	d308      	bcc.n	80054b6 <UART_SetConfig+0x3d2>
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054aa:	d204      	bcs.n	80054b6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6a3a      	ldr	r2, [r7, #32]
 80054b2:	60da      	str	r2, [r3, #12]
 80054b4:	e0c8      	b.n	8005648 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80054bc:	e0c4      	b.n	8005648 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054c6:	d167      	bne.n	8005598 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80054c8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	d828      	bhi.n	8005522 <UART_SetConfig+0x43e>
 80054d0:	a201      	add	r2, pc, #4	@ (adr r2, 80054d8 <UART_SetConfig+0x3f4>)
 80054d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d6:	bf00      	nop
 80054d8:	080054fd 	.word	0x080054fd
 80054dc:	08005505 	.word	0x08005505
 80054e0:	0800550d 	.word	0x0800550d
 80054e4:	08005523 	.word	0x08005523
 80054e8:	08005513 	.word	0x08005513
 80054ec:	08005523 	.word	0x08005523
 80054f0:	08005523 	.word	0x08005523
 80054f4:	08005523 	.word	0x08005523
 80054f8:	0800551b 	.word	0x0800551b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054fc:	f7ff f992 	bl	8004824 <HAL_RCC_GetPCLK1Freq>
 8005500:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005502:	e014      	b.n	800552e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005504:	f7ff f9a4 	bl	8004850 <HAL_RCC_GetPCLK2Freq>
 8005508:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800550a:	e010      	b.n	800552e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800550c:	4b5a      	ldr	r3, [pc, #360]	@ (8005678 <UART_SetConfig+0x594>)
 800550e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005510:	e00d      	b.n	800552e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005512:	f7ff f919 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 8005516:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005518:	e009      	b.n	800552e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800551a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800551e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005520:	e005      	b.n	800552e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8005522:	2300      	movs	r3, #0
 8005524:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800552c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800552e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 8089 	beq.w	8005648 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553a:	4a4e      	ldr	r2, [pc, #312]	@ (8005674 <UART_SetConfig+0x590>)
 800553c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005540:	461a      	mov	r2, r3
 8005542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005544:	fbb3 f3f2 	udiv	r3, r3, r2
 8005548:	005a      	lsls	r2, r3, #1
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	085b      	lsrs	r3, r3, #1
 8005550:	441a      	add	r2, r3
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	fbb2 f3f3 	udiv	r3, r2, r3
 800555a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800555c:	6a3b      	ldr	r3, [r7, #32]
 800555e:	2b0f      	cmp	r3, #15
 8005560:	d916      	bls.n	8005590 <UART_SetConfig+0x4ac>
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005568:	d212      	bcs.n	8005590 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800556a:	6a3b      	ldr	r3, [r7, #32]
 800556c:	b29b      	uxth	r3, r3
 800556e:	f023 030f 	bic.w	r3, r3, #15
 8005572:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005574:	6a3b      	ldr	r3, [r7, #32]
 8005576:	085b      	lsrs	r3, r3, #1
 8005578:	b29b      	uxth	r3, r3
 800557a:	f003 0307 	and.w	r3, r3, #7
 800557e:	b29a      	uxth	r2, r3
 8005580:	8bfb      	ldrh	r3, [r7, #30]
 8005582:	4313      	orrs	r3, r2
 8005584:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	8bfa      	ldrh	r2, [r7, #30]
 800558c:	60da      	str	r2, [r3, #12]
 800558e:	e05b      	b.n	8005648 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005596:	e057      	b.n	8005648 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005598:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800559c:	2b08      	cmp	r3, #8
 800559e:	d828      	bhi.n	80055f2 <UART_SetConfig+0x50e>
 80055a0:	a201      	add	r2, pc, #4	@ (adr r2, 80055a8 <UART_SetConfig+0x4c4>)
 80055a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a6:	bf00      	nop
 80055a8:	080055cd 	.word	0x080055cd
 80055ac:	080055d5 	.word	0x080055d5
 80055b0:	080055dd 	.word	0x080055dd
 80055b4:	080055f3 	.word	0x080055f3
 80055b8:	080055e3 	.word	0x080055e3
 80055bc:	080055f3 	.word	0x080055f3
 80055c0:	080055f3 	.word	0x080055f3
 80055c4:	080055f3 	.word	0x080055f3
 80055c8:	080055eb 	.word	0x080055eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055cc:	f7ff f92a 	bl	8004824 <HAL_RCC_GetPCLK1Freq>
 80055d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055d2:	e014      	b.n	80055fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055d4:	f7ff f93c 	bl	8004850 <HAL_RCC_GetPCLK2Freq>
 80055d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055da:	e010      	b.n	80055fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055dc:	4b26      	ldr	r3, [pc, #152]	@ (8005678 <UART_SetConfig+0x594>)
 80055de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055e0:	e00d      	b.n	80055fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055e2:	f7ff f8b1 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 80055e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055e8:	e009      	b.n	80055fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055f0:	e005      	b.n	80055fe <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80055f2:	2300      	movs	r3, #0
 80055f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80055fc:	bf00      	nop
    }

    if (pclk != 0U)
 80055fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005600:	2b00      	cmp	r3, #0
 8005602:	d021      	beq.n	8005648 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005608:	4a1a      	ldr	r2, [pc, #104]	@ (8005674 <UART_SetConfig+0x590>)
 800560a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800560e:	461a      	mov	r2, r3
 8005610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005612:	fbb3 f2f2 	udiv	r2, r3, r2
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	085b      	lsrs	r3, r3, #1
 800561c:	441a      	add	r2, r3
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	fbb2 f3f3 	udiv	r3, r2, r3
 8005626:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	2b0f      	cmp	r3, #15
 800562c:	d909      	bls.n	8005642 <UART_SetConfig+0x55e>
 800562e:	6a3b      	ldr	r3, [r7, #32]
 8005630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005634:	d205      	bcs.n	8005642 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005636:	6a3b      	ldr	r3, [r7, #32]
 8005638:	b29a      	uxth	r2, r3
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	60da      	str	r2, [r3, #12]
 8005640:	e002      	b.n	8005648 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	2201      	movs	r2, #1
 800564c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	2201      	movs	r2, #1
 8005654:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	2200      	movs	r2, #0
 800565c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2200      	movs	r2, #0
 8005662:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005664:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005668:	4618      	mov	r0, r3
 800566a:	3730      	adds	r7, #48	@ 0x30
 800566c:	46bd      	mov	sp, r7
 800566e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005672:	bf00      	nop
 8005674:	08006918 	.word	0x08006918
 8005678:	00f42400 	.word	0x00f42400

0800567c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005688:	f003 0308 	and.w	r3, r3, #8
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00a      	beq.n	80056a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	430a      	orrs	r2, r1
 80056a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00a      	beq.n	80056c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	430a      	orrs	r2, r1
 80056c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056cc:	f003 0302 	and.w	r3, r3, #2
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00a      	beq.n	80056ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	430a      	orrs	r2, r1
 80056e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ee:	f003 0304 	and.w	r3, r3, #4
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00a      	beq.n	800570c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	430a      	orrs	r2, r1
 800570a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005710:	f003 0310 	and.w	r3, r3, #16
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00a      	beq.n	800572e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005732:	f003 0320 	and.w	r3, r3, #32
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00a      	beq.n	8005750 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	430a      	orrs	r2, r1
 800574e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005758:	2b00      	cmp	r3, #0
 800575a:	d01a      	beq.n	8005792 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	430a      	orrs	r2, r1
 8005770:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005776:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800577a:	d10a      	bne.n	8005792 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	430a      	orrs	r2, r1
 8005790:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800579a:	2b00      	cmp	r3, #0
 800579c:	d00a      	beq.n	80057b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	430a      	orrs	r2, r1
 80057b2:	605a      	str	r2, [r3, #4]
  }
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b098      	sub	sp, #96	@ 0x60
 80057c4:	af02      	add	r7, sp, #8
 80057c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057d0:	f7fc fedc 	bl	800258c <HAL_GetTick>
 80057d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0308 	and.w	r3, r3, #8
 80057e0:	2b08      	cmp	r3, #8
 80057e2:	d12f      	bne.n	8005844 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057e8:	9300      	str	r3, [sp, #0]
 80057ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057ec:	2200      	movs	r2, #0
 80057ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f88e 	bl	8005914 <UART_WaitOnFlagUntilTimeout>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d022      	beq.n	8005844 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005806:	e853 3f00 	ldrex	r3, [r3]
 800580a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800580c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800580e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005812:	653b      	str	r3, [r7, #80]	@ 0x50
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	461a      	mov	r2, r3
 800581a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800581c:	647b      	str	r3, [r7, #68]	@ 0x44
 800581e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005820:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005822:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005824:	e841 2300 	strex	r3, r2, [r1]
 8005828:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800582a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800582c:	2b00      	cmp	r3, #0
 800582e:	d1e6      	bne.n	80057fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2220      	movs	r2, #32
 8005834:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e063      	b.n	800590c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0304 	and.w	r3, r3, #4
 800584e:	2b04      	cmp	r3, #4
 8005850:	d149      	bne.n	80058e6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005852:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800585a:	2200      	movs	r2, #0
 800585c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 f857 	bl	8005914 <UART_WaitOnFlagUntilTimeout>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d03c      	beq.n	80058e6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005874:	e853 3f00 	ldrex	r3, [r3]
 8005878:	623b      	str	r3, [r7, #32]
   return(result);
 800587a:	6a3b      	ldr	r3, [r7, #32]
 800587c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005880:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	461a      	mov	r2, r3
 8005888:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800588a:	633b      	str	r3, [r7, #48]	@ 0x30
 800588c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005890:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005892:	e841 2300 	strex	r3, r2, [r1]
 8005896:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1e6      	bne.n	800586c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	3308      	adds	r3, #8
 80058a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	e853 3f00 	ldrex	r3, [r3]
 80058ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f023 0301 	bic.w	r3, r3, #1
 80058b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	3308      	adds	r3, #8
 80058bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058be:	61fa      	str	r2, [r7, #28]
 80058c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c2:	69b9      	ldr	r1, [r7, #24]
 80058c4:	69fa      	ldr	r2, [r7, #28]
 80058c6:	e841 2300 	strex	r3, r2, [r1]
 80058ca:	617b      	str	r3, [r7, #20]
   return(result);
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1e5      	bne.n	800589e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2220      	movs	r2, #32
 80058d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e012      	b.n	800590c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2220      	movs	r2, #32
 80058ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2220      	movs	r2, #32
 80058f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3758      	adds	r7, #88	@ 0x58
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	603b      	str	r3, [r7, #0]
 8005920:	4613      	mov	r3, r2
 8005922:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005924:	e04f      	b.n	80059c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800592c:	d04b      	beq.n	80059c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800592e:	f7fc fe2d 	bl	800258c <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	69ba      	ldr	r2, [r7, #24]
 800593a:	429a      	cmp	r2, r3
 800593c:	d302      	bcc.n	8005944 <UART_WaitOnFlagUntilTimeout+0x30>
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005944:	2303      	movs	r3, #3
 8005946:	e04e      	b.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0304 	and.w	r3, r3, #4
 8005952:	2b00      	cmp	r3, #0
 8005954:	d037      	beq.n	80059c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	2b80      	cmp	r3, #128	@ 0x80
 800595a:	d034      	beq.n	80059c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	2b40      	cmp	r3, #64	@ 0x40
 8005960:	d031      	beq.n	80059c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	69db      	ldr	r3, [r3, #28]
 8005968:	f003 0308 	and.w	r3, r3, #8
 800596c:	2b08      	cmp	r3, #8
 800596e:	d110      	bne.n	8005992 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2208      	movs	r2, #8
 8005976:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005978:	68f8      	ldr	r0, [r7, #12]
 800597a:	f000 f838 	bl	80059ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2208      	movs	r2, #8
 8005982:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2200      	movs	r2, #0
 800598a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e029      	b.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	69db      	ldr	r3, [r3, #28]
 8005998:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800599c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059a0:	d111      	bne.n	80059c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f000 f81e 	bl	80059ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e00f      	b.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	69da      	ldr	r2, [r3, #28]
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	4013      	ands	r3, r2
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	bf0c      	ite	eq
 80059d6:	2301      	moveq	r3, #1
 80059d8:	2300      	movne	r3, #0
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	461a      	mov	r2, r3
 80059de:	79fb      	ldrb	r3, [r7, #7]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d0a0      	beq.n	8005926 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3710      	adds	r7, #16
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059ee:	b480      	push	{r7}
 80059f0:	b095      	sub	sp, #84	@ 0x54
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059fe:	e853 3f00 	ldrex	r3, [r3]
 8005a02:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	461a      	mov	r2, r3
 8005a12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a14:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a16:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a18:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a1c:	e841 2300 	strex	r3, r2, [r1]
 8005a20:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1e6      	bne.n	80059f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	3308      	adds	r3, #8
 8005a2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a30:	6a3b      	ldr	r3, [r7, #32]
 8005a32:	e853 3f00 	ldrex	r3, [r3]
 8005a36:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a3e:	f023 0301 	bic.w	r3, r3, #1
 8005a42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	3308      	adds	r3, #8
 8005a4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a54:	e841 2300 	strex	r3, r2, [r1]
 8005a58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d1e3      	bne.n	8005a28 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d118      	bne.n	8005a9a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	e853 3f00 	ldrex	r3, [r3]
 8005a74:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	f023 0310 	bic.w	r3, r3, #16
 8005a7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	461a      	mov	r2, r3
 8005a84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a86:	61bb      	str	r3, [r7, #24]
 8005a88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8a:	6979      	ldr	r1, [r7, #20]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	e841 2300 	strex	r3, r2, [r1]
 8005a92:	613b      	str	r3, [r7, #16]
   return(result);
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1e6      	bne.n	8005a68 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005aae:	bf00      	nop
 8005ab0:	3754      	adds	r7, #84	@ 0x54
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr

08005aba <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8005aba:	b580      	push	{r7, lr}
 8005abc:	b084      	sub	sp, #16
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d101      	bne.n	8005ad0 <HAL_UARTEx_EnableFifoMode+0x16>
 8005acc:	2302      	movs	r3, #2
 8005ace:	e02b      	b.n	8005b28 <HAL_UARTEx_EnableFifoMode+0x6e>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2224      	movs	r2, #36	@ 0x24
 8005adc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f022 0201 	bic.w	r2, r2, #1
 8005af6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005afe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005b06:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f000 f8c3 	bl	8005c9c <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2220      	movs	r2, #32
 8005b1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d101      	bne.n	8005b46 <HAL_UARTEx_DisableFifoMode+0x16>
 8005b42:	2302      	movs	r3, #2
 8005b44:	e027      	b.n	8005b96 <HAL_UARTEx_DisableFifoMode+0x66>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2224      	movs	r2, #36	@ 0x24
 8005b52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f022 0201 	bic.w	r2, r2, #1
 8005b6c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005b74:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2220      	movs	r2, #32
 8005b88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3714      	adds	r7, #20
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr

08005ba2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ba2:	b580      	push	{r7, lr}
 8005ba4:	b084      	sub	sp, #16
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
 8005baa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d101      	bne.n	8005bba <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005bb6:	2302      	movs	r3, #2
 8005bb8:	e02d      	b.n	8005c16 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2224      	movs	r2, #36	@ 0x24
 8005bc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 0201 	bic.w	r2, r2, #1
 8005be0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	683a      	ldr	r2, [r7, #0]
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f850 	bl	8005c9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2220      	movs	r2, #32
 8005c08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3710      	adds	r7, #16
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}

08005c1e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c1e:	b580      	push	{r7, lr}
 8005c20:	b084      	sub	sp, #16
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
 8005c26:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d101      	bne.n	8005c36 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005c32:	2302      	movs	r3, #2
 8005c34:	e02d      	b.n	8005c92 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2224      	movs	r2, #36	@ 0x24
 8005c42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0201 	bic.w	r2, r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	683a      	ldr	r2, [r7, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f812 	bl	8005c9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2220      	movs	r2, #32
 8005c84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3710      	adds	r7, #16
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
	...

08005c9c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d108      	bne.n	8005cbe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005cbc:	e031      	b.n	8005d22 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005cbe:	2308      	movs	r3, #8
 8005cc0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005cc2:	2308      	movs	r3, #8
 8005cc4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	0e5b      	lsrs	r3, r3, #25
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	f003 0307 	and.w	r3, r3, #7
 8005cd4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	0f5b      	lsrs	r3, r3, #29
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	f003 0307 	and.w	r3, r3, #7
 8005ce4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005ce6:	7bbb      	ldrb	r3, [r7, #14]
 8005ce8:	7b3a      	ldrb	r2, [r7, #12]
 8005cea:	4911      	ldr	r1, [pc, #68]	@ (8005d30 <UARTEx_SetNbDataToProcess+0x94>)
 8005cec:	5c8a      	ldrb	r2, [r1, r2]
 8005cee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005cf2:	7b3a      	ldrb	r2, [r7, #12]
 8005cf4:	490f      	ldr	r1, [pc, #60]	@ (8005d34 <UARTEx_SetNbDataToProcess+0x98>)
 8005cf6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005cf8:	fb93 f3f2 	sdiv	r3, r3, r2
 8005cfc:	b29a      	uxth	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d04:	7bfb      	ldrb	r3, [r7, #15]
 8005d06:	7b7a      	ldrb	r2, [r7, #13]
 8005d08:	4909      	ldr	r1, [pc, #36]	@ (8005d30 <UARTEx_SetNbDataToProcess+0x94>)
 8005d0a:	5c8a      	ldrb	r2, [r1, r2]
 8005d0c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d10:	7b7a      	ldrb	r2, [r7, #13]
 8005d12:	4908      	ldr	r1, [pc, #32]	@ (8005d34 <UARTEx_SetNbDataToProcess+0x98>)
 8005d14:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d16:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d1a:	b29a      	uxth	r2, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005d22:	bf00      	nop
 8005d24:	3714      	adds	r7, #20
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	08006930 	.word	0x08006930
 8005d34:	08006938 	.word	0x08006938

08005d38 <_ZdlPvj>:
 8005d38:	f000 b81a 	b.w	8005d70 <_ZdlPv>

08005d3c <_Znwj>:
 8005d3c:	2801      	cmp	r0, #1
 8005d3e:	bf38      	it	cc
 8005d40:	2001      	movcc	r0, #1
 8005d42:	b510      	push	{r4, lr}
 8005d44:	4604      	mov	r4, r0
 8005d46:	4620      	mov	r0, r4
 8005d48:	f000 f824 	bl	8005d94 <malloc>
 8005d4c:	b100      	cbz	r0, 8005d50 <_Znwj+0x14>
 8005d4e:	bd10      	pop	{r4, pc}
 8005d50:	f000 f810 	bl	8005d74 <_ZSt15get_new_handlerv>
 8005d54:	b908      	cbnz	r0, 8005d5a <_Znwj+0x1e>
 8005d56:	f000 f815 	bl	8005d84 <abort>
 8005d5a:	4780      	blx	r0
 8005d5c:	e7f3      	b.n	8005d46 <_Znwj+0xa>

08005d5e <_ZSt17__throw_bad_allocv>:
 8005d5e:	b508      	push	{r3, lr}
 8005d60:	f000 f810 	bl	8005d84 <abort>

08005d64 <_ZSt28__throw_bad_array_new_lengthv>:
 8005d64:	b508      	push	{r3, lr}
 8005d66:	f000 f80d 	bl	8005d84 <abort>

08005d6a <_ZSt20__throw_length_errorPKc>:
 8005d6a:	b508      	push	{r3, lr}
 8005d6c:	f000 f80a 	bl	8005d84 <abort>

08005d70 <_ZdlPv>:
 8005d70:	f000 b818 	b.w	8005da4 <free>

08005d74 <_ZSt15get_new_handlerv>:
 8005d74:	4b02      	ldr	r3, [pc, #8]	@ (8005d80 <_ZSt15get_new_handlerv+0xc>)
 8005d76:	6818      	ldr	r0, [r3, #0]
 8005d78:	f3bf 8f5b 	dmb	ish
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	200002a4 	.word	0x200002a4

08005d84 <abort>:
 8005d84:	b508      	push	{r3, lr}
 8005d86:	2006      	movs	r0, #6
 8005d88:	f000 faae 	bl	80062e8 <raise>
 8005d8c:	2001      	movs	r0, #1
 8005d8e:	f7fc facb 	bl	8002328 <_exit>
	...

08005d94 <malloc>:
 8005d94:	4b02      	ldr	r3, [pc, #8]	@ (8005da0 <malloc+0xc>)
 8005d96:	4601      	mov	r1, r0
 8005d98:	6818      	ldr	r0, [r3, #0]
 8005d9a:	f000 b82d 	b.w	8005df8 <_malloc_r>
 8005d9e:	bf00      	nop
 8005da0:	2000003c 	.word	0x2000003c

08005da4 <free>:
 8005da4:	4b02      	ldr	r3, [pc, #8]	@ (8005db0 <free+0xc>)
 8005da6:	4601      	mov	r1, r0
 8005da8:	6818      	ldr	r0, [r3, #0]
 8005daa:	f000 bb3d 	b.w	8006428 <_free_r>
 8005dae:	bf00      	nop
 8005db0:	2000003c 	.word	0x2000003c

08005db4 <sbrk_aligned>:
 8005db4:	b570      	push	{r4, r5, r6, lr}
 8005db6:	4e0f      	ldr	r6, [pc, #60]	@ (8005df4 <sbrk_aligned+0x40>)
 8005db8:	460c      	mov	r4, r1
 8005dba:	6831      	ldr	r1, [r6, #0]
 8005dbc:	4605      	mov	r5, r0
 8005dbe:	b911      	cbnz	r1, 8005dc6 <sbrk_aligned+0x12>
 8005dc0:	f000 fae2 	bl	8006388 <_sbrk_r>
 8005dc4:	6030      	str	r0, [r6, #0]
 8005dc6:	4621      	mov	r1, r4
 8005dc8:	4628      	mov	r0, r5
 8005dca:	f000 fadd 	bl	8006388 <_sbrk_r>
 8005dce:	1c43      	adds	r3, r0, #1
 8005dd0:	d103      	bne.n	8005dda <sbrk_aligned+0x26>
 8005dd2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	bd70      	pop	{r4, r5, r6, pc}
 8005dda:	1cc4      	adds	r4, r0, #3
 8005ddc:	f024 0403 	bic.w	r4, r4, #3
 8005de0:	42a0      	cmp	r0, r4
 8005de2:	d0f8      	beq.n	8005dd6 <sbrk_aligned+0x22>
 8005de4:	1a21      	subs	r1, r4, r0
 8005de6:	4628      	mov	r0, r5
 8005de8:	f000 face 	bl	8006388 <_sbrk_r>
 8005dec:	3001      	adds	r0, #1
 8005dee:	d1f2      	bne.n	8005dd6 <sbrk_aligned+0x22>
 8005df0:	e7ef      	b.n	8005dd2 <sbrk_aligned+0x1e>
 8005df2:	bf00      	nop
 8005df4:	200002a8 	.word	0x200002a8

08005df8 <_malloc_r>:
 8005df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dfc:	1ccd      	adds	r5, r1, #3
 8005dfe:	f025 0503 	bic.w	r5, r5, #3
 8005e02:	3508      	adds	r5, #8
 8005e04:	2d0c      	cmp	r5, #12
 8005e06:	bf38      	it	cc
 8005e08:	250c      	movcc	r5, #12
 8005e0a:	2d00      	cmp	r5, #0
 8005e0c:	4606      	mov	r6, r0
 8005e0e:	db01      	blt.n	8005e14 <_malloc_r+0x1c>
 8005e10:	42a9      	cmp	r1, r5
 8005e12:	d904      	bls.n	8005e1e <_malloc_r+0x26>
 8005e14:	230c      	movs	r3, #12
 8005e16:	6033      	str	r3, [r6, #0]
 8005e18:	2000      	movs	r0, #0
 8005e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ef4 <_malloc_r+0xfc>
 8005e22:	f000 f869 	bl	8005ef8 <__malloc_lock>
 8005e26:	f8d8 3000 	ldr.w	r3, [r8]
 8005e2a:	461c      	mov	r4, r3
 8005e2c:	bb44      	cbnz	r4, 8005e80 <_malloc_r+0x88>
 8005e2e:	4629      	mov	r1, r5
 8005e30:	4630      	mov	r0, r6
 8005e32:	f7ff ffbf 	bl	8005db4 <sbrk_aligned>
 8005e36:	1c43      	adds	r3, r0, #1
 8005e38:	4604      	mov	r4, r0
 8005e3a:	d158      	bne.n	8005eee <_malloc_r+0xf6>
 8005e3c:	f8d8 4000 	ldr.w	r4, [r8]
 8005e40:	4627      	mov	r7, r4
 8005e42:	2f00      	cmp	r7, #0
 8005e44:	d143      	bne.n	8005ece <_malloc_r+0xd6>
 8005e46:	2c00      	cmp	r4, #0
 8005e48:	d04b      	beq.n	8005ee2 <_malloc_r+0xea>
 8005e4a:	6823      	ldr	r3, [r4, #0]
 8005e4c:	4639      	mov	r1, r7
 8005e4e:	4630      	mov	r0, r6
 8005e50:	eb04 0903 	add.w	r9, r4, r3
 8005e54:	f000 fa98 	bl	8006388 <_sbrk_r>
 8005e58:	4581      	cmp	r9, r0
 8005e5a:	d142      	bne.n	8005ee2 <_malloc_r+0xea>
 8005e5c:	6821      	ldr	r1, [r4, #0]
 8005e5e:	1a6d      	subs	r5, r5, r1
 8005e60:	4629      	mov	r1, r5
 8005e62:	4630      	mov	r0, r6
 8005e64:	f7ff ffa6 	bl	8005db4 <sbrk_aligned>
 8005e68:	3001      	adds	r0, #1
 8005e6a:	d03a      	beq.n	8005ee2 <_malloc_r+0xea>
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	442b      	add	r3, r5
 8005e70:	6023      	str	r3, [r4, #0]
 8005e72:	f8d8 3000 	ldr.w	r3, [r8]
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	bb62      	cbnz	r2, 8005ed4 <_malloc_r+0xdc>
 8005e7a:	f8c8 7000 	str.w	r7, [r8]
 8005e7e:	e00f      	b.n	8005ea0 <_malloc_r+0xa8>
 8005e80:	6822      	ldr	r2, [r4, #0]
 8005e82:	1b52      	subs	r2, r2, r5
 8005e84:	d420      	bmi.n	8005ec8 <_malloc_r+0xd0>
 8005e86:	2a0b      	cmp	r2, #11
 8005e88:	d917      	bls.n	8005eba <_malloc_r+0xc2>
 8005e8a:	1961      	adds	r1, r4, r5
 8005e8c:	42a3      	cmp	r3, r4
 8005e8e:	6025      	str	r5, [r4, #0]
 8005e90:	bf18      	it	ne
 8005e92:	6059      	strne	r1, [r3, #4]
 8005e94:	6863      	ldr	r3, [r4, #4]
 8005e96:	bf08      	it	eq
 8005e98:	f8c8 1000 	streq.w	r1, [r8]
 8005e9c:	5162      	str	r2, [r4, r5]
 8005e9e:	604b      	str	r3, [r1, #4]
 8005ea0:	4630      	mov	r0, r6
 8005ea2:	f000 f82f 	bl	8005f04 <__malloc_unlock>
 8005ea6:	f104 000b 	add.w	r0, r4, #11
 8005eaa:	1d23      	adds	r3, r4, #4
 8005eac:	f020 0007 	bic.w	r0, r0, #7
 8005eb0:	1ac2      	subs	r2, r0, r3
 8005eb2:	bf1c      	itt	ne
 8005eb4:	1a1b      	subne	r3, r3, r0
 8005eb6:	50a3      	strne	r3, [r4, r2]
 8005eb8:	e7af      	b.n	8005e1a <_malloc_r+0x22>
 8005eba:	6862      	ldr	r2, [r4, #4]
 8005ebc:	42a3      	cmp	r3, r4
 8005ebe:	bf0c      	ite	eq
 8005ec0:	f8c8 2000 	streq.w	r2, [r8]
 8005ec4:	605a      	strne	r2, [r3, #4]
 8005ec6:	e7eb      	b.n	8005ea0 <_malloc_r+0xa8>
 8005ec8:	4623      	mov	r3, r4
 8005eca:	6864      	ldr	r4, [r4, #4]
 8005ecc:	e7ae      	b.n	8005e2c <_malloc_r+0x34>
 8005ece:	463c      	mov	r4, r7
 8005ed0:	687f      	ldr	r7, [r7, #4]
 8005ed2:	e7b6      	b.n	8005e42 <_malloc_r+0x4a>
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	42a3      	cmp	r3, r4
 8005eda:	d1fb      	bne.n	8005ed4 <_malloc_r+0xdc>
 8005edc:	2300      	movs	r3, #0
 8005ede:	6053      	str	r3, [r2, #4]
 8005ee0:	e7de      	b.n	8005ea0 <_malloc_r+0xa8>
 8005ee2:	230c      	movs	r3, #12
 8005ee4:	6033      	str	r3, [r6, #0]
 8005ee6:	4630      	mov	r0, r6
 8005ee8:	f000 f80c 	bl	8005f04 <__malloc_unlock>
 8005eec:	e794      	b.n	8005e18 <_malloc_r+0x20>
 8005eee:	6005      	str	r5, [r0, #0]
 8005ef0:	e7d6      	b.n	8005ea0 <_malloc_r+0xa8>
 8005ef2:	bf00      	nop
 8005ef4:	200002ac 	.word	0x200002ac

08005ef8 <__malloc_lock>:
 8005ef8:	4801      	ldr	r0, [pc, #4]	@ (8005f00 <__malloc_lock+0x8>)
 8005efa:	f000 ba92 	b.w	8006422 <__retarget_lock_acquire_recursive>
 8005efe:	bf00      	nop
 8005f00:	200003f0 	.word	0x200003f0

08005f04 <__malloc_unlock>:
 8005f04:	4801      	ldr	r0, [pc, #4]	@ (8005f0c <__malloc_unlock+0x8>)
 8005f06:	f000 ba8d 	b.w	8006424 <__retarget_lock_release_recursive>
 8005f0a:	bf00      	nop
 8005f0c:	200003f0 	.word	0x200003f0

08005f10 <std>:
 8005f10:	2300      	movs	r3, #0
 8005f12:	b510      	push	{r4, lr}
 8005f14:	4604      	mov	r4, r0
 8005f16:	e9c0 3300 	strd	r3, r3, [r0]
 8005f1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f1e:	6083      	str	r3, [r0, #8]
 8005f20:	8181      	strh	r1, [r0, #12]
 8005f22:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f24:	81c2      	strh	r2, [r0, #14]
 8005f26:	6183      	str	r3, [r0, #24]
 8005f28:	4619      	mov	r1, r3
 8005f2a:	2208      	movs	r2, #8
 8005f2c:	305c      	adds	r0, #92	@ 0x5c
 8005f2e:	f000 f9ab 	bl	8006288 <memset>
 8005f32:	4b0d      	ldr	r3, [pc, #52]	@ (8005f68 <std+0x58>)
 8005f34:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f36:	4b0d      	ldr	r3, [pc, #52]	@ (8005f6c <std+0x5c>)
 8005f38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f70 <std+0x60>)
 8005f3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f74 <std+0x64>)
 8005f40:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f42:	4b0d      	ldr	r3, [pc, #52]	@ (8005f78 <std+0x68>)
 8005f44:	6224      	str	r4, [r4, #32]
 8005f46:	429c      	cmp	r4, r3
 8005f48:	d006      	beq.n	8005f58 <std+0x48>
 8005f4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f4e:	4294      	cmp	r4, r2
 8005f50:	d002      	beq.n	8005f58 <std+0x48>
 8005f52:	33d0      	adds	r3, #208	@ 0xd0
 8005f54:	429c      	cmp	r4, r3
 8005f56:	d105      	bne.n	8005f64 <std+0x54>
 8005f58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f60:	f000 ba5e 	b.w	8006420 <__retarget_lock_init_recursive>
 8005f64:	bd10      	pop	{r4, pc}
 8005f66:	bf00      	nop
 8005f68:	080060a5 	.word	0x080060a5
 8005f6c:	080060c7 	.word	0x080060c7
 8005f70:	080060ff 	.word	0x080060ff
 8005f74:	08006123 	.word	0x08006123
 8005f78:	200002b0 	.word	0x200002b0

08005f7c <stdio_exit_handler>:
 8005f7c:	4a02      	ldr	r2, [pc, #8]	@ (8005f88 <stdio_exit_handler+0xc>)
 8005f7e:	4903      	ldr	r1, [pc, #12]	@ (8005f8c <stdio_exit_handler+0x10>)
 8005f80:	4803      	ldr	r0, [pc, #12]	@ (8005f90 <stdio_exit_handler+0x14>)
 8005f82:	f000 b869 	b.w	8006058 <_fwalk_sglue>
 8005f86:	bf00      	nop
 8005f88:	20000030 	.word	0x20000030
 8005f8c:	080065c5 	.word	0x080065c5
 8005f90:	20000040 	.word	0x20000040

08005f94 <cleanup_stdio>:
 8005f94:	6841      	ldr	r1, [r0, #4]
 8005f96:	4b0c      	ldr	r3, [pc, #48]	@ (8005fc8 <cleanup_stdio+0x34>)
 8005f98:	4299      	cmp	r1, r3
 8005f9a:	b510      	push	{r4, lr}
 8005f9c:	4604      	mov	r4, r0
 8005f9e:	d001      	beq.n	8005fa4 <cleanup_stdio+0x10>
 8005fa0:	f000 fb10 	bl	80065c4 <_fflush_r>
 8005fa4:	68a1      	ldr	r1, [r4, #8]
 8005fa6:	4b09      	ldr	r3, [pc, #36]	@ (8005fcc <cleanup_stdio+0x38>)
 8005fa8:	4299      	cmp	r1, r3
 8005faa:	d002      	beq.n	8005fb2 <cleanup_stdio+0x1e>
 8005fac:	4620      	mov	r0, r4
 8005fae:	f000 fb09 	bl	80065c4 <_fflush_r>
 8005fb2:	68e1      	ldr	r1, [r4, #12]
 8005fb4:	4b06      	ldr	r3, [pc, #24]	@ (8005fd0 <cleanup_stdio+0x3c>)
 8005fb6:	4299      	cmp	r1, r3
 8005fb8:	d004      	beq.n	8005fc4 <cleanup_stdio+0x30>
 8005fba:	4620      	mov	r0, r4
 8005fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fc0:	f000 bb00 	b.w	80065c4 <_fflush_r>
 8005fc4:	bd10      	pop	{r4, pc}
 8005fc6:	bf00      	nop
 8005fc8:	200002b0 	.word	0x200002b0
 8005fcc:	20000318 	.word	0x20000318
 8005fd0:	20000380 	.word	0x20000380

08005fd4 <global_stdio_init.part.0>:
 8005fd4:	b510      	push	{r4, lr}
 8005fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8006004 <global_stdio_init.part.0+0x30>)
 8005fd8:	4c0b      	ldr	r4, [pc, #44]	@ (8006008 <global_stdio_init.part.0+0x34>)
 8005fda:	4a0c      	ldr	r2, [pc, #48]	@ (800600c <global_stdio_init.part.0+0x38>)
 8005fdc:	601a      	str	r2, [r3, #0]
 8005fde:	4620      	mov	r0, r4
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	2104      	movs	r1, #4
 8005fe4:	f7ff ff94 	bl	8005f10 <std>
 8005fe8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005fec:	2201      	movs	r2, #1
 8005fee:	2109      	movs	r1, #9
 8005ff0:	f7ff ff8e 	bl	8005f10 <std>
 8005ff4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005ff8:	2202      	movs	r2, #2
 8005ffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ffe:	2112      	movs	r1, #18
 8006000:	f7ff bf86 	b.w	8005f10 <std>
 8006004:	200003e8 	.word	0x200003e8
 8006008:	200002b0 	.word	0x200002b0
 800600c:	08005f7d 	.word	0x08005f7d

08006010 <__sfp_lock_acquire>:
 8006010:	4801      	ldr	r0, [pc, #4]	@ (8006018 <__sfp_lock_acquire+0x8>)
 8006012:	f000 ba06 	b.w	8006422 <__retarget_lock_acquire_recursive>
 8006016:	bf00      	nop
 8006018:	200003f1 	.word	0x200003f1

0800601c <__sfp_lock_release>:
 800601c:	4801      	ldr	r0, [pc, #4]	@ (8006024 <__sfp_lock_release+0x8>)
 800601e:	f000 ba01 	b.w	8006424 <__retarget_lock_release_recursive>
 8006022:	bf00      	nop
 8006024:	200003f1 	.word	0x200003f1

08006028 <__sinit>:
 8006028:	b510      	push	{r4, lr}
 800602a:	4604      	mov	r4, r0
 800602c:	f7ff fff0 	bl	8006010 <__sfp_lock_acquire>
 8006030:	6a23      	ldr	r3, [r4, #32]
 8006032:	b11b      	cbz	r3, 800603c <__sinit+0x14>
 8006034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006038:	f7ff bff0 	b.w	800601c <__sfp_lock_release>
 800603c:	4b04      	ldr	r3, [pc, #16]	@ (8006050 <__sinit+0x28>)
 800603e:	6223      	str	r3, [r4, #32]
 8006040:	4b04      	ldr	r3, [pc, #16]	@ (8006054 <__sinit+0x2c>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1f5      	bne.n	8006034 <__sinit+0xc>
 8006048:	f7ff ffc4 	bl	8005fd4 <global_stdio_init.part.0>
 800604c:	e7f2      	b.n	8006034 <__sinit+0xc>
 800604e:	bf00      	nop
 8006050:	08005f95 	.word	0x08005f95
 8006054:	200003e8 	.word	0x200003e8

08006058 <_fwalk_sglue>:
 8006058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800605c:	4607      	mov	r7, r0
 800605e:	4688      	mov	r8, r1
 8006060:	4614      	mov	r4, r2
 8006062:	2600      	movs	r6, #0
 8006064:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006068:	f1b9 0901 	subs.w	r9, r9, #1
 800606c:	d505      	bpl.n	800607a <_fwalk_sglue+0x22>
 800606e:	6824      	ldr	r4, [r4, #0]
 8006070:	2c00      	cmp	r4, #0
 8006072:	d1f7      	bne.n	8006064 <_fwalk_sglue+0xc>
 8006074:	4630      	mov	r0, r6
 8006076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800607a:	89ab      	ldrh	r3, [r5, #12]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d907      	bls.n	8006090 <_fwalk_sglue+0x38>
 8006080:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006084:	3301      	adds	r3, #1
 8006086:	d003      	beq.n	8006090 <_fwalk_sglue+0x38>
 8006088:	4629      	mov	r1, r5
 800608a:	4638      	mov	r0, r7
 800608c:	47c0      	blx	r8
 800608e:	4306      	orrs	r6, r0
 8006090:	3568      	adds	r5, #104	@ 0x68
 8006092:	e7e9      	b.n	8006068 <_fwalk_sglue+0x10>

08006094 <putchar>:
 8006094:	4b02      	ldr	r3, [pc, #8]	@ (80060a0 <putchar+0xc>)
 8006096:	4601      	mov	r1, r0
 8006098:	6818      	ldr	r0, [r3, #0]
 800609a:	6882      	ldr	r2, [r0, #8]
 800609c:	f000 bb1c 	b.w	80066d8 <_putc_r>
 80060a0:	2000003c 	.word	0x2000003c

080060a4 <__sread>:
 80060a4:	b510      	push	{r4, lr}
 80060a6:	460c      	mov	r4, r1
 80060a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ac:	f000 f946 	bl	800633c <_read_r>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	bfab      	itete	ge
 80060b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80060b6:	89a3      	ldrhlt	r3, [r4, #12]
 80060b8:	181b      	addge	r3, r3, r0
 80060ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80060be:	bfac      	ite	ge
 80060c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80060c2:	81a3      	strhlt	r3, [r4, #12]
 80060c4:	bd10      	pop	{r4, pc}

080060c6 <__swrite>:
 80060c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060ca:	461f      	mov	r7, r3
 80060cc:	898b      	ldrh	r3, [r1, #12]
 80060ce:	05db      	lsls	r3, r3, #23
 80060d0:	4605      	mov	r5, r0
 80060d2:	460c      	mov	r4, r1
 80060d4:	4616      	mov	r6, r2
 80060d6:	d505      	bpl.n	80060e4 <__swrite+0x1e>
 80060d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060dc:	2302      	movs	r3, #2
 80060de:	2200      	movs	r2, #0
 80060e0:	f000 f91a 	bl	8006318 <_lseek_r>
 80060e4:	89a3      	ldrh	r3, [r4, #12]
 80060e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060ee:	81a3      	strh	r3, [r4, #12]
 80060f0:	4632      	mov	r2, r6
 80060f2:	463b      	mov	r3, r7
 80060f4:	4628      	mov	r0, r5
 80060f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060fa:	f000 b955 	b.w	80063a8 <_write_r>

080060fe <__sseek>:
 80060fe:	b510      	push	{r4, lr}
 8006100:	460c      	mov	r4, r1
 8006102:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006106:	f000 f907 	bl	8006318 <_lseek_r>
 800610a:	1c43      	adds	r3, r0, #1
 800610c:	89a3      	ldrh	r3, [r4, #12]
 800610e:	bf15      	itete	ne
 8006110:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006112:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006116:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800611a:	81a3      	strheq	r3, [r4, #12]
 800611c:	bf18      	it	ne
 800611e:	81a3      	strhne	r3, [r4, #12]
 8006120:	bd10      	pop	{r4, pc}

08006122 <__sclose>:
 8006122:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006126:	f000 b8e7 	b.w	80062f8 <_close_r>

0800612a <__swbuf_r>:
 800612a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800612c:	460e      	mov	r6, r1
 800612e:	4614      	mov	r4, r2
 8006130:	4605      	mov	r5, r0
 8006132:	b118      	cbz	r0, 800613c <__swbuf_r+0x12>
 8006134:	6a03      	ldr	r3, [r0, #32]
 8006136:	b90b      	cbnz	r3, 800613c <__swbuf_r+0x12>
 8006138:	f7ff ff76 	bl	8006028 <__sinit>
 800613c:	69a3      	ldr	r3, [r4, #24]
 800613e:	60a3      	str	r3, [r4, #8]
 8006140:	89a3      	ldrh	r3, [r4, #12]
 8006142:	071a      	lsls	r2, r3, #28
 8006144:	d501      	bpl.n	800614a <__swbuf_r+0x20>
 8006146:	6923      	ldr	r3, [r4, #16]
 8006148:	b943      	cbnz	r3, 800615c <__swbuf_r+0x32>
 800614a:	4621      	mov	r1, r4
 800614c:	4628      	mov	r0, r5
 800614e:	f000 f82b 	bl	80061a8 <__swsetup_r>
 8006152:	b118      	cbz	r0, 800615c <__swbuf_r+0x32>
 8006154:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006158:	4638      	mov	r0, r7
 800615a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800615c:	6823      	ldr	r3, [r4, #0]
 800615e:	6922      	ldr	r2, [r4, #16]
 8006160:	1a98      	subs	r0, r3, r2
 8006162:	6963      	ldr	r3, [r4, #20]
 8006164:	b2f6      	uxtb	r6, r6
 8006166:	4283      	cmp	r3, r0
 8006168:	4637      	mov	r7, r6
 800616a:	dc05      	bgt.n	8006178 <__swbuf_r+0x4e>
 800616c:	4621      	mov	r1, r4
 800616e:	4628      	mov	r0, r5
 8006170:	f000 fa28 	bl	80065c4 <_fflush_r>
 8006174:	2800      	cmp	r0, #0
 8006176:	d1ed      	bne.n	8006154 <__swbuf_r+0x2a>
 8006178:	68a3      	ldr	r3, [r4, #8]
 800617a:	3b01      	subs	r3, #1
 800617c:	60a3      	str	r3, [r4, #8]
 800617e:	6823      	ldr	r3, [r4, #0]
 8006180:	1c5a      	adds	r2, r3, #1
 8006182:	6022      	str	r2, [r4, #0]
 8006184:	701e      	strb	r6, [r3, #0]
 8006186:	6962      	ldr	r2, [r4, #20]
 8006188:	1c43      	adds	r3, r0, #1
 800618a:	429a      	cmp	r2, r3
 800618c:	d004      	beq.n	8006198 <__swbuf_r+0x6e>
 800618e:	89a3      	ldrh	r3, [r4, #12]
 8006190:	07db      	lsls	r3, r3, #31
 8006192:	d5e1      	bpl.n	8006158 <__swbuf_r+0x2e>
 8006194:	2e0a      	cmp	r6, #10
 8006196:	d1df      	bne.n	8006158 <__swbuf_r+0x2e>
 8006198:	4621      	mov	r1, r4
 800619a:	4628      	mov	r0, r5
 800619c:	f000 fa12 	bl	80065c4 <_fflush_r>
 80061a0:	2800      	cmp	r0, #0
 80061a2:	d0d9      	beq.n	8006158 <__swbuf_r+0x2e>
 80061a4:	e7d6      	b.n	8006154 <__swbuf_r+0x2a>
	...

080061a8 <__swsetup_r>:
 80061a8:	b538      	push	{r3, r4, r5, lr}
 80061aa:	4b29      	ldr	r3, [pc, #164]	@ (8006250 <__swsetup_r+0xa8>)
 80061ac:	4605      	mov	r5, r0
 80061ae:	6818      	ldr	r0, [r3, #0]
 80061b0:	460c      	mov	r4, r1
 80061b2:	b118      	cbz	r0, 80061bc <__swsetup_r+0x14>
 80061b4:	6a03      	ldr	r3, [r0, #32]
 80061b6:	b90b      	cbnz	r3, 80061bc <__swsetup_r+0x14>
 80061b8:	f7ff ff36 	bl	8006028 <__sinit>
 80061bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061c0:	0719      	lsls	r1, r3, #28
 80061c2:	d422      	bmi.n	800620a <__swsetup_r+0x62>
 80061c4:	06da      	lsls	r2, r3, #27
 80061c6:	d407      	bmi.n	80061d8 <__swsetup_r+0x30>
 80061c8:	2209      	movs	r2, #9
 80061ca:	602a      	str	r2, [r5, #0]
 80061cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061d0:	81a3      	strh	r3, [r4, #12]
 80061d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061d6:	e033      	b.n	8006240 <__swsetup_r+0x98>
 80061d8:	0758      	lsls	r0, r3, #29
 80061da:	d512      	bpl.n	8006202 <__swsetup_r+0x5a>
 80061dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061de:	b141      	cbz	r1, 80061f2 <__swsetup_r+0x4a>
 80061e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061e4:	4299      	cmp	r1, r3
 80061e6:	d002      	beq.n	80061ee <__swsetup_r+0x46>
 80061e8:	4628      	mov	r0, r5
 80061ea:	f000 f91d 	bl	8006428 <_free_r>
 80061ee:	2300      	movs	r3, #0
 80061f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80061f2:	89a3      	ldrh	r3, [r4, #12]
 80061f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80061f8:	81a3      	strh	r3, [r4, #12]
 80061fa:	2300      	movs	r3, #0
 80061fc:	6063      	str	r3, [r4, #4]
 80061fe:	6923      	ldr	r3, [r4, #16]
 8006200:	6023      	str	r3, [r4, #0]
 8006202:	89a3      	ldrh	r3, [r4, #12]
 8006204:	f043 0308 	orr.w	r3, r3, #8
 8006208:	81a3      	strh	r3, [r4, #12]
 800620a:	6923      	ldr	r3, [r4, #16]
 800620c:	b94b      	cbnz	r3, 8006222 <__swsetup_r+0x7a>
 800620e:	89a3      	ldrh	r3, [r4, #12]
 8006210:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006214:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006218:	d003      	beq.n	8006222 <__swsetup_r+0x7a>
 800621a:	4621      	mov	r1, r4
 800621c:	4628      	mov	r0, r5
 800621e:	f000 fa1f 	bl	8006660 <__smakebuf_r>
 8006222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006226:	f013 0201 	ands.w	r2, r3, #1
 800622a:	d00a      	beq.n	8006242 <__swsetup_r+0x9a>
 800622c:	2200      	movs	r2, #0
 800622e:	60a2      	str	r2, [r4, #8]
 8006230:	6962      	ldr	r2, [r4, #20]
 8006232:	4252      	negs	r2, r2
 8006234:	61a2      	str	r2, [r4, #24]
 8006236:	6922      	ldr	r2, [r4, #16]
 8006238:	b942      	cbnz	r2, 800624c <__swsetup_r+0xa4>
 800623a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800623e:	d1c5      	bne.n	80061cc <__swsetup_r+0x24>
 8006240:	bd38      	pop	{r3, r4, r5, pc}
 8006242:	0799      	lsls	r1, r3, #30
 8006244:	bf58      	it	pl
 8006246:	6962      	ldrpl	r2, [r4, #20]
 8006248:	60a2      	str	r2, [r4, #8]
 800624a:	e7f4      	b.n	8006236 <__swsetup_r+0x8e>
 800624c:	2000      	movs	r0, #0
 800624e:	e7f7      	b.n	8006240 <__swsetup_r+0x98>
 8006250:	2000003c 	.word	0x2000003c

08006254 <memmove>:
 8006254:	4288      	cmp	r0, r1
 8006256:	b510      	push	{r4, lr}
 8006258:	eb01 0402 	add.w	r4, r1, r2
 800625c:	d902      	bls.n	8006264 <memmove+0x10>
 800625e:	4284      	cmp	r4, r0
 8006260:	4623      	mov	r3, r4
 8006262:	d807      	bhi.n	8006274 <memmove+0x20>
 8006264:	1e43      	subs	r3, r0, #1
 8006266:	42a1      	cmp	r1, r4
 8006268:	d008      	beq.n	800627c <memmove+0x28>
 800626a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800626e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006272:	e7f8      	b.n	8006266 <memmove+0x12>
 8006274:	4402      	add	r2, r0
 8006276:	4601      	mov	r1, r0
 8006278:	428a      	cmp	r2, r1
 800627a:	d100      	bne.n	800627e <memmove+0x2a>
 800627c:	bd10      	pop	{r4, pc}
 800627e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006282:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006286:	e7f7      	b.n	8006278 <memmove+0x24>

08006288 <memset>:
 8006288:	4402      	add	r2, r0
 800628a:	4603      	mov	r3, r0
 800628c:	4293      	cmp	r3, r2
 800628e:	d100      	bne.n	8006292 <memset+0xa>
 8006290:	4770      	bx	lr
 8006292:	f803 1b01 	strb.w	r1, [r3], #1
 8006296:	e7f9      	b.n	800628c <memset+0x4>

08006298 <_raise_r>:
 8006298:	291f      	cmp	r1, #31
 800629a:	b538      	push	{r3, r4, r5, lr}
 800629c:	4605      	mov	r5, r0
 800629e:	460c      	mov	r4, r1
 80062a0:	d904      	bls.n	80062ac <_raise_r+0x14>
 80062a2:	2316      	movs	r3, #22
 80062a4:	6003      	str	r3, [r0, #0]
 80062a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062aa:	bd38      	pop	{r3, r4, r5, pc}
 80062ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80062ae:	b112      	cbz	r2, 80062b6 <_raise_r+0x1e>
 80062b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80062b4:	b94b      	cbnz	r3, 80062ca <_raise_r+0x32>
 80062b6:	4628      	mov	r0, r5
 80062b8:	f000 f864 	bl	8006384 <_getpid_r>
 80062bc:	4622      	mov	r2, r4
 80062be:	4601      	mov	r1, r0
 80062c0:	4628      	mov	r0, r5
 80062c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062c6:	f000 b84b 	b.w	8006360 <_kill_r>
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d00a      	beq.n	80062e4 <_raise_r+0x4c>
 80062ce:	1c59      	adds	r1, r3, #1
 80062d0:	d103      	bne.n	80062da <_raise_r+0x42>
 80062d2:	2316      	movs	r3, #22
 80062d4:	6003      	str	r3, [r0, #0]
 80062d6:	2001      	movs	r0, #1
 80062d8:	e7e7      	b.n	80062aa <_raise_r+0x12>
 80062da:	2100      	movs	r1, #0
 80062dc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80062e0:	4620      	mov	r0, r4
 80062e2:	4798      	blx	r3
 80062e4:	2000      	movs	r0, #0
 80062e6:	e7e0      	b.n	80062aa <_raise_r+0x12>

080062e8 <raise>:
 80062e8:	4b02      	ldr	r3, [pc, #8]	@ (80062f4 <raise+0xc>)
 80062ea:	4601      	mov	r1, r0
 80062ec:	6818      	ldr	r0, [r3, #0]
 80062ee:	f7ff bfd3 	b.w	8006298 <_raise_r>
 80062f2:	bf00      	nop
 80062f4:	2000003c 	.word	0x2000003c

080062f8 <_close_r>:
 80062f8:	b538      	push	{r3, r4, r5, lr}
 80062fa:	4d06      	ldr	r5, [pc, #24]	@ (8006314 <_close_r+0x1c>)
 80062fc:	2300      	movs	r3, #0
 80062fe:	4604      	mov	r4, r0
 8006300:	4608      	mov	r0, r1
 8006302:	602b      	str	r3, [r5, #0]
 8006304:	f7fc f838 	bl	8002378 <_close>
 8006308:	1c43      	adds	r3, r0, #1
 800630a:	d102      	bne.n	8006312 <_close_r+0x1a>
 800630c:	682b      	ldr	r3, [r5, #0]
 800630e:	b103      	cbz	r3, 8006312 <_close_r+0x1a>
 8006310:	6023      	str	r3, [r4, #0]
 8006312:	bd38      	pop	{r3, r4, r5, pc}
 8006314:	200003ec 	.word	0x200003ec

08006318 <_lseek_r>:
 8006318:	b538      	push	{r3, r4, r5, lr}
 800631a:	4d07      	ldr	r5, [pc, #28]	@ (8006338 <_lseek_r+0x20>)
 800631c:	4604      	mov	r4, r0
 800631e:	4608      	mov	r0, r1
 8006320:	4611      	mov	r1, r2
 8006322:	2200      	movs	r2, #0
 8006324:	602a      	str	r2, [r5, #0]
 8006326:	461a      	mov	r2, r3
 8006328:	f7fc f84d 	bl	80023c6 <_lseek>
 800632c:	1c43      	adds	r3, r0, #1
 800632e:	d102      	bne.n	8006336 <_lseek_r+0x1e>
 8006330:	682b      	ldr	r3, [r5, #0]
 8006332:	b103      	cbz	r3, 8006336 <_lseek_r+0x1e>
 8006334:	6023      	str	r3, [r4, #0]
 8006336:	bd38      	pop	{r3, r4, r5, pc}
 8006338:	200003ec 	.word	0x200003ec

0800633c <_read_r>:
 800633c:	b538      	push	{r3, r4, r5, lr}
 800633e:	4d07      	ldr	r5, [pc, #28]	@ (800635c <_read_r+0x20>)
 8006340:	4604      	mov	r4, r0
 8006342:	4608      	mov	r0, r1
 8006344:	4611      	mov	r1, r2
 8006346:	2200      	movs	r2, #0
 8006348:	602a      	str	r2, [r5, #0]
 800634a:	461a      	mov	r2, r3
 800634c:	f7fb fff7 	bl	800233e <_read>
 8006350:	1c43      	adds	r3, r0, #1
 8006352:	d102      	bne.n	800635a <_read_r+0x1e>
 8006354:	682b      	ldr	r3, [r5, #0]
 8006356:	b103      	cbz	r3, 800635a <_read_r+0x1e>
 8006358:	6023      	str	r3, [r4, #0]
 800635a:	bd38      	pop	{r3, r4, r5, pc}
 800635c:	200003ec 	.word	0x200003ec

08006360 <_kill_r>:
 8006360:	b538      	push	{r3, r4, r5, lr}
 8006362:	4d07      	ldr	r5, [pc, #28]	@ (8006380 <_kill_r+0x20>)
 8006364:	2300      	movs	r3, #0
 8006366:	4604      	mov	r4, r0
 8006368:	4608      	mov	r0, r1
 800636a:	4611      	mov	r1, r2
 800636c:	602b      	str	r3, [r5, #0]
 800636e:	f7fb ffcb 	bl	8002308 <_kill>
 8006372:	1c43      	adds	r3, r0, #1
 8006374:	d102      	bne.n	800637c <_kill_r+0x1c>
 8006376:	682b      	ldr	r3, [r5, #0]
 8006378:	b103      	cbz	r3, 800637c <_kill_r+0x1c>
 800637a:	6023      	str	r3, [r4, #0]
 800637c:	bd38      	pop	{r3, r4, r5, pc}
 800637e:	bf00      	nop
 8006380:	200003ec 	.word	0x200003ec

08006384 <_getpid_r>:
 8006384:	f7fb bfb8 	b.w	80022f8 <_getpid>

08006388 <_sbrk_r>:
 8006388:	b538      	push	{r3, r4, r5, lr}
 800638a:	4d06      	ldr	r5, [pc, #24]	@ (80063a4 <_sbrk_r+0x1c>)
 800638c:	2300      	movs	r3, #0
 800638e:	4604      	mov	r4, r0
 8006390:	4608      	mov	r0, r1
 8006392:	602b      	str	r3, [r5, #0]
 8006394:	f7fc f824 	bl	80023e0 <_sbrk>
 8006398:	1c43      	adds	r3, r0, #1
 800639a:	d102      	bne.n	80063a2 <_sbrk_r+0x1a>
 800639c:	682b      	ldr	r3, [r5, #0]
 800639e:	b103      	cbz	r3, 80063a2 <_sbrk_r+0x1a>
 80063a0:	6023      	str	r3, [r4, #0]
 80063a2:	bd38      	pop	{r3, r4, r5, pc}
 80063a4:	200003ec 	.word	0x200003ec

080063a8 <_write_r>:
 80063a8:	b538      	push	{r3, r4, r5, lr}
 80063aa:	4d07      	ldr	r5, [pc, #28]	@ (80063c8 <_write_r+0x20>)
 80063ac:	4604      	mov	r4, r0
 80063ae:	4608      	mov	r0, r1
 80063b0:	4611      	mov	r1, r2
 80063b2:	2200      	movs	r2, #0
 80063b4:	602a      	str	r2, [r5, #0]
 80063b6:	461a      	mov	r2, r3
 80063b8:	f7fa fa52 	bl	8000860 <_write>
 80063bc:	1c43      	adds	r3, r0, #1
 80063be:	d102      	bne.n	80063c6 <_write_r+0x1e>
 80063c0:	682b      	ldr	r3, [r5, #0]
 80063c2:	b103      	cbz	r3, 80063c6 <_write_r+0x1e>
 80063c4:	6023      	str	r3, [r4, #0]
 80063c6:	bd38      	pop	{r3, r4, r5, pc}
 80063c8:	200003ec 	.word	0x200003ec

080063cc <__errno>:
 80063cc:	4b01      	ldr	r3, [pc, #4]	@ (80063d4 <__errno+0x8>)
 80063ce:	6818      	ldr	r0, [r3, #0]
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	2000003c 	.word	0x2000003c

080063d8 <__libc_init_array>:
 80063d8:	b570      	push	{r4, r5, r6, lr}
 80063da:	4d0d      	ldr	r5, [pc, #52]	@ (8006410 <__libc_init_array+0x38>)
 80063dc:	4c0d      	ldr	r4, [pc, #52]	@ (8006414 <__libc_init_array+0x3c>)
 80063de:	1b64      	subs	r4, r4, r5
 80063e0:	10a4      	asrs	r4, r4, #2
 80063e2:	2600      	movs	r6, #0
 80063e4:	42a6      	cmp	r6, r4
 80063e6:	d109      	bne.n	80063fc <__libc_init_array+0x24>
 80063e8:	4d0b      	ldr	r5, [pc, #44]	@ (8006418 <__libc_init_array+0x40>)
 80063ea:	4c0c      	ldr	r4, [pc, #48]	@ (800641c <__libc_init_array+0x44>)
 80063ec:	f000 f9ca 	bl	8006784 <_init>
 80063f0:	1b64      	subs	r4, r4, r5
 80063f2:	10a4      	asrs	r4, r4, #2
 80063f4:	2600      	movs	r6, #0
 80063f6:	42a6      	cmp	r6, r4
 80063f8:	d105      	bne.n	8006406 <__libc_init_array+0x2e>
 80063fa:	bd70      	pop	{r4, r5, r6, pc}
 80063fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006400:	4798      	blx	r3
 8006402:	3601      	adds	r6, #1
 8006404:	e7ee      	b.n	80063e4 <__libc_init_array+0xc>
 8006406:	f855 3b04 	ldr.w	r3, [r5], #4
 800640a:	4798      	blx	r3
 800640c:	3601      	adds	r6, #1
 800640e:	e7f2      	b.n	80063f6 <__libc_init_array+0x1e>
 8006410:	08006948 	.word	0x08006948
 8006414:	08006948 	.word	0x08006948
 8006418:	08006948 	.word	0x08006948
 800641c:	0800694c 	.word	0x0800694c

08006420 <__retarget_lock_init_recursive>:
 8006420:	4770      	bx	lr

08006422 <__retarget_lock_acquire_recursive>:
 8006422:	4770      	bx	lr

08006424 <__retarget_lock_release_recursive>:
 8006424:	4770      	bx	lr
	...

08006428 <_free_r>:
 8006428:	b538      	push	{r3, r4, r5, lr}
 800642a:	4605      	mov	r5, r0
 800642c:	2900      	cmp	r1, #0
 800642e:	d041      	beq.n	80064b4 <_free_r+0x8c>
 8006430:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006434:	1f0c      	subs	r4, r1, #4
 8006436:	2b00      	cmp	r3, #0
 8006438:	bfb8      	it	lt
 800643a:	18e4      	addlt	r4, r4, r3
 800643c:	f7ff fd5c 	bl	8005ef8 <__malloc_lock>
 8006440:	4a1d      	ldr	r2, [pc, #116]	@ (80064b8 <_free_r+0x90>)
 8006442:	6813      	ldr	r3, [r2, #0]
 8006444:	b933      	cbnz	r3, 8006454 <_free_r+0x2c>
 8006446:	6063      	str	r3, [r4, #4]
 8006448:	6014      	str	r4, [r2, #0]
 800644a:	4628      	mov	r0, r5
 800644c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006450:	f7ff bd58 	b.w	8005f04 <__malloc_unlock>
 8006454:	42a3      	cmp	r3, r4
 8006456:	d908      	bls.n	800646a <_free_r+0x42>
 8006458:	6820      	ldr	r0, [r4, #0]
 800645a:	1821      	adds	r1, r4, r0
 800645c:	428b      	cmp	r3, r1
 800645e:	bf01      	itttt	eq
 8006460:	6819      	ldreq	r1, [r3, #0]
 8006462:	685b      	ldreq	r3, [r3, #4]
 8006464:	1809      	addeq	r1, r1, r0
 8006466:	6021      	streq	r1, [r4, #0]
 8006468:	e7ed      	b.n	8006446 <_free_r+0x1e>
 800646a:	461a      	mov	r2, r3
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	b10b      	cbz	r3, 8006474 <_free_r+0x4c>
 8006470:	42a3      	cmp	r3, r4
 8006472:	d9fa      	bls.n	800646a <_free_r+0x42>
 8006474:	6811      	ldr	r1, [r2, #0]
 8006476:	1850      	adds	r0, r2, r1
 8006478:	42a0      	cmp	r0, r4
 800647a:	d10b      	bne.n	8006494 <_free_r+0x6c>
 800647c:	6820      	ldr	r0, [r4, #0]
 800647e:	4401      	add	r1, r0
 8006480:	1850      	adds	r0, r2, r1
 8006482:	4283      	cmp	r3, r0
 8006484:	6011      	str	r1, [r2, #0]
 8006486:	d1e0      	bne.n	800644a <_free_r+0x22>
 8006488:	6818      	ldr	r0, [r3, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	6053      	str	r3, [r2, #4]
 800648e:	4408      	add	r0, r1
 8006490:	6010      	str	r0, [r2, #0]
 8006492:	e7da      	b.n	800644a <_free_r+0x22>
 8006494:	d902      	bls.n	800649c <_free_r+0x74>
 8006496:	230c      	movs	r3, #12
 8006498:	602b      	str	r3, [r5, #0]
 800649a:	e7d6      	b.n	800644a <_free_r+0x22>
 800649c:	6820      	ldr	r0, [r4, #0]
 800649e:	1821      	adds	r1, r4, r0
 80064a0:	428b      	cmp	r3, r1
 80064a2:	bf04      	itt	eq
 80064a4:	6819      	ldreq	r1, [r3, #0]
 80064a6:	685b      	ldreq	r3, [r3, #4]
 80064a8:	6063      	str	r3, [r4, #4]
 80064aa:	bf04      	itt	eq
 80064ac:	1809      	addeq	r1, r1, r0
 80064ae:	6021      	streq	r1, [r4, #0]
 80064b0:	6054      	str	r4, [r2, #4]
 80064b2:	e7ca      	b.n	800644a <_free_r+0x22>
 80064b4:	bd38      	pop	{r3, r4, r5, pc}
 80064b6:	bf00      	nop
 80064b8:	200002ac 	.word	0x200002ac

080064bc <__sflush_r>:
 80064bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064c4:	0716      	lsls	r6, r2, #28
 80064c6:	4605      	mov	r5, r0
 80064c8:	460c      	mov	r4, r1
 80064ca:	d454      	bmi.n	8006576 <__sflush_r+0xba>
 80064cc:	684b      	ldr	r3, [r1, #4]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	dc02      	bgt.n	80064d8 <__sflush_r+0x1c>
 80064d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	dd48      	ble.n	800656a <__sflush_r+0xae>
 80064d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064da:	2e00      	cmp	r6, #0
 80064dc:	d045      	beq.n	800656a <__sflush_r+0xae>
 80064de:	2300      	movs	r3, #0
 80064e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80064e4:	682f      	ldr	r7, [r5, #0]
 80064e6:	6a21      	ldr	r1, [r4, #32]
 80064e8:	602b      	str	r3, [r5, #0]
 80064ea:	d030      	beq.n	800654e <__sflush_r+0x92>
 80064ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80064ee:	89a3      	ldrh	r3, [r4, #12]
 80064f0:	0759      	lsls	r1, r3, #29
 80064f2:	d505      	bpl.n	8006500 <__sflush_r+0x44>
 80064f4:	6863      	ldr	r3, [r4, #4]
 80064f6:	1ad2      	subs	r2, r2, r3
 80064f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80064fa:	b10b      	cbz	r3, 8006500 <__sflush_r+0x44>
 80064fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80064fe:	1ad2      	subs	r2, r2, r3
 8006500:	2300      	movs	r3, #0
 8006502:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006504:	6a21      	ldr	r1, [r4, #32]
 8006506:	4628      	mov	r0, r5
 8006508:	47b0      	blx	r6
 800650a:	1c43      	adds	r3, r0, #1
 800650c:	89a3      	ldrh	r3, [r4, #12]
 800650e:	d106      	bne.n	800651e <__sflush_r+0x62>
 8006510:	6829      	ldr	r1, [r5, #0]
 8006512:	291d      	cmp	r1, #29
 8006514:	d82b      	bhi.n	800656e <__sflush_r+0xb2>
 8006516:	4a2a      	ldr	r2, [pc, #168]	@ (80065c0 <__sflush_r+0x104>)
 8006518:	410a      	asrs	r2, r1
 800651a:	07d6      	lsls	r6, r2, #31
 800651c:	d427      	bmi.n	800656e <__sflush_r+0xb2>
 800651e:	2200      	movs	r2, #0
 8006520:	6062      	str	r2, [r4, #4]
 8006522:	04d9      	lsls	r1, r3, #19
 8006524:	6922      	ldr	r2, [r4, #16]
 8006526:	6022      	str	r2, [r4, #0]
 8006528:	d504      	bpl.n	8006534 <__sflush_r+0x78>
 800652a:	1c42      	adds	r2, r0, #1
 800652c:	d101      	bne.n	8006532 <__sflush_r+0x76>
 800652e:	682b      	ldr	r3, [r5, #0]
 8006530:	b903      	cbnz	r3, 8006534 <__sflush_r+0x78>
 8006532:	6560      	str	r0, [r4, #84]	@ 0x54
 8006534:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006536:	602f      	str	r7, [r5, #0]
 8006538:	b1b9      	cbz	r1, 800656a <__sflush_r+0xae>
 800653a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800653e:	4299      	cmp	r1, r3
 8006540:	d002      	beq.n	8006548 <__sflush_r+0x8c>
 8006542:	4628      	mov	r0, r5
 8006544:	f7ff ff70 	bl	8006428 <_free_r>
 8006548:	2300      	movs	r3, #0
 800654a:	6363      	str	r3, [r4, #52]	@ 0x34
 800654c:	e00d      	b.n	800656a <__sflush_r+0xae>
 800654e:	2301      	movs	r3, #1
 8006550:	4628      	mov	r0, r5
 8006552:	47b0      	blx	r6
 8006554:	4602      	mov	r2, r0
 8006556:	1c50      	adds	r0, r2, #1
 8006558:	d1c9      	bne.n	80064ee <__sflush_r+0x32>
 800655a:	682b      	ldr	r3, [r5, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d0c6      	beq.n	80064ee <__sflush_r+0x32>
 8006560:	2b1d      	cmp	r3, #29
 8006562:	d001      	beq.n	8006568 <__sflush_r+0xac>
 8006564:	2b16      	cmp	r3, #22
 8006566:	d11e      	bne.n	80065a6 <__sflush_r+0xea>
 8006568:	602f      	str	r7, [r5, #0]
 800656a:	2000      	movs	r0, #0
 800656c:	e022      	b.n	80065b4 <__sflush_r+0xf8>
 800656e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006572:	b21b      	sxth	r3, r3
 8006574:	e01b      	b.n	80065ae <__sflush_r+0xf2>
 8006576:	690f      	ldr	r7, [r1, #16]
 8006578:	2f00      	cmp	r7, #0
 800657a:	d0f6      	beq.n	800656a <__sflush_r+0xae>
 800657c:	0793      	lsls	r3, r2, #30
 800657e:	680e      	ldr	r6, [r1, #0]
 8006580:	bf08      	it	eq
 8006582:	694b      	ldreq	r3, [r1, #20]
 8006584:	600f      	str	r7, [r1, #0]
 8006586:	bf18      	it	ne
 8006588:	2300      	movne	r3, #0
 800658a:	eba6 0807 	sub.w	r8, r6, r7
 800658e:	608b      	str	r3, [r1, #8]
 8006590:	f1b8 0f00 	cmp.w	r8, #0
 8006594:	dde9      	ble.n	800656a <__sflush_r+0xae>
 8006596:	6a21      	ldr	r1, [r4, #32]
 8006598:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800659a:	4643      	mov	r3, r8
 800659c:	463a      	mov	r2, r7
 800659e:	4628      	mov	r0, r5
 80065a0:	47b0      	blx	r6
 80065a2:	2800      	cmp	r0, #0
 80065a4:	dc08      	bgt.n	80065b8 <__sflush_r+0xfc>
 80065a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065ae:	81a3      	strh	r3, [r4, #12]
 80065b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065b8:	4407      	add	r7, r0
 80065ba:	eba8 0800 	sub.w	r8, r8, r0
 80065be:	e7e7      	b.n	8006590 <__sflush_r+0xd4>
 80065c0:	dfbffffe 	.word	0xdfbffffe

080065c4 <_fflush_r>:
 80065c4:	b538      	push	{r3, r4, r5, lr}
 80065c6:	690b      	ldr	r3, [r1, #16]
 80065c8:	4605      	mov	r5, r0
 80065ca:	460c      	mov	r4, r1
 80065cc:	b913      	cbnz	r3, 80065d4 <_fflush_r+0x10>
 80065ce:	2500      	movs	r5, #0
 80065d0:	4628      	mov	r0, r5
 80065d2:	bd38      	pop	{r3, r4, r5, pc}
 80065d4:	b118      	cbz	r0, 80065de <_fflush_r+0x1a>
 80065d6:	6a03      	ldr	r3, [r0, #32]
 80065d8:	b90b      	cbnz	r3, 80065de <_fflush_r+0x1a>
 80065da:	f7ff fd25 	bl	8006028 <__sinit>
 80065de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d0f3      	beq.n	80065ce <_fflush_r+0xa>
 80065e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80065e8:	07d0      	lsls	r0, r2, #31
 80065ea:	d404      	bmi.n	80065f6 <_fflush_r+0x32>
 80065ec:	0599      	lsls	r1, r3, #22
 80065ee:	d402      	bmi.n	80065f6 <_fflush_r+0x32>
 80065f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065f2:	f7ff ff16 	bl	8006422 <__retarget_lock_acquire_recursive>
 80065f6:	4628      	mov	r0, r5
 80065f8:	4621      	mov	r1, r4
 80065fa:	f7ff ff5f 	bl	80064bc <__sflush_r>
 80065fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006600:	07da      	lsls	r2, r3, #31
 8006602:	4605      	mov	r5, r0
 8006604:	d4e4      	bmi.n	80065d0 <_fflush_r+0xc>
 8006606:	89a3      	ldrh	r3, [r4, #12]
 8006608:	059b      	lsls	r3, r3, #22
 800660a:	d4e1      	bmi.n	80065d0 <_fflush_r+0xc>
 800660c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800660e:	f7ff ff09 	bl	8006424 <__retarget_lock_release_recursive>
 8006612:	e7dd      	b.n	80065d0 <_fflush_r+0xc>

08006614 <__swhatbuf_r>:
 8006614:	b570      	push	{r4, r5, r6, lr}
 8006616:	460c      	mov	r4, r1
 8006618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800661c:	2900      	cmp	r1, #0
 800661e:	b096      	sub	sp, #88	@ 0x58
 8006620:	4615      	mov	r5, r2
 8006622:	461e      	mov	r6, r3
 8006624:	da0d      	bge.n	8006642 <__swhatbuf_r+0x2e>
 8006626:	89a3      	ldrh	r3, [r4, #12]
 8006628:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800662c:	f04f 0100 	mov.w	r1, #0
 8006630:	bf14      	ite	ne
 8006632:	2340      	movne	r3, #64	@ 0x40
 8006634:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006638:	2000      	movs	r0, #0
 800663a:	6031      	str	r1, [r6, #0]
 800663c:	602b      	str	r3, [r5, #0]
 800663e:	b016      	add	sp, #88	@ 0x58
 8006640:	bd70      	pop	{r4, r5, r6, pc}
 8006642:	466a      	mov	r2, sp
 8006644:	f000 f87c 	bl	8006740 <_fstat_r>
 8006648:	2800      	cmp	r0, #0
 800664a:	dbec      	blt.n	8006626 <__swhatbuf_r+0x12>
 800664c:	9901      	ldr	r1, [sp, #4]
 800664e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006652:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006656:	4259      	negs	r1, r3
 8006658:	4159      	adcs	r1, r3
 800665a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800665e:	e7eb      	b.n	8006638 <__swhatbuf_r+0x24>

08006660 <__smakebuf_r>:
 8006660:	898b      	ldrh	r3, [r1, #12]
 8006662:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006664:	079d      	lsls	r5, r3, #30
 8006666:	4606      	mov	r6, r0
 8006668:	460c      	mov	r4, r1
 800666a:	d507      	bpl.n	800667c <__smakebuf_r+0x1c>
 800666c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006670:	6023      	str	r3, [r4, #0]
 8006672:	6123      	str	r3, [r4, #16]
 8006674:	2301      	movs	r3, #1
 8006676:	6163      	str	r3, [r4, #20]
 8006678:	b003      	add	sp, #12
 800667a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800667c:	ab01      	add	r3, sp, #4
 800667e:	466a      	mov	r2, sp
 8006680:	f7ff ffc8 	bl	8006614 <__swhatbuf_r>
 8006684:	9f00      	ldr	r7, [sp, #0]
 8006686:	4605      	mov	r5, r0
 8006688:	4639      	mov	r1, r7
 800668a:	4630      	mov	r0, r6
 800668c:	f7ff fbb4 	bl	8005df8 <_malloc_r>
 8006690:	b948      	cbnz	r0, 80066a6 <__smakebuf_r+0x46>
 8006692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006696:	059a      	lsls	r2, r3, #22
 8006698:	d4ee      	bmi.n	8006678 <__smakebuf_r+0x18>
 800669a:	f023 0303 	bic.w	r3, r3, #3
 800669e:	f043 0302 	orr.w	r3, r3, #2
 80066a2:	81a3      	strh	r3, [r4, #12]
 80066a4:	e7e2      	b.n	800666c <__smakebuf_r+0xc>
 80066a6:	89a3      	ldrh	r3, [r4, #12]
 80066a8:	6020      	str	r0, [r4, #0]
 80066aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066ae:	81a3      	strh	r3, [r4, #12]
 80066b0:	9b01      	ldr	r3, [sp, #4]
 80066b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80066b6:	b15b      	cbz	r3, 80066d0 <__smakebuf_r+0x70>
 80066b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066bc:	4630      	mov	r0, r6
 80066be:	f000 f851 	bl	8006764 <_isatty_r>
 80066c2:	b128      	cbz	r0, 80066d0 <__smakebuf_r+0x70>
 80066c4:	89a3      	ldrh	r3, [r4, #12]
 80066c6:	f023 0303 	bic.w	r3, r3, #3
 80066ca:	f043 0301 	orr.w	r3, r3, #1
 80066ce:	81a3      	strh	r3, [r4, #12]
 80066d0:	89a3      	ldrh	r3, [r4, #12]
 80066d2:	431d      	orrs	r5, r3
 80066d4:	81a5      	strh	r5, [r4, #12]
 80066d6:	e7cf      	b.n	8006678 <__smakebuf_r+0x18>

080066d8 <_putc_r>:
 80066d8:	b570      	push	{r4, r5, r6, lr}
 80066da:	460d      	mov	r5, r1
 80066dc:	4614      	mov	r4, r2
 80066de:	4606      	mov	r6, r0
 80066e0:	b118      	cbz	r0, 80066ea <_putc_r+0x12>
 80066e2:	6a03      	ldr	r3, [r0, #32]
 80066e4:	b90b      	cbnz	r3, 80066ea <_putc_r+0x12>
 80066e6:	f7ff fc9f 	bl	8006028 <__sinit>
 80066ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80066ec:	07d8      	lsls	r0, r3, #31
 80066ee:	d405      	bmi.n	80066fc <_putc_r+0x24>
 80066f0:	89a3      	ldrh	r3, [r4, #12]
 80066f2:	0599      	lsls	r1, r3, #22
 80066f4:	d402      	bmi.n	80066fc <_putc_r+0x24>
 80066f6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066f8:	f7ff fe93 	bl	8006422 <__retarget_lock_acquire_recursive>
 80066fc:	68a3      	ldr	r3, [r4, #8]
 80066fe:	3b01      	subs	r3, #1
 8006700:	2b00      	cmp	r3, #0
 8006702:	60a3      	str	r3, [r4, #8]
 8006704:	da05      	bge.n	8006712 <_putc_r+0x3a>
 8006706:	69a2      	ldr	r2, [r4, #24]
 8006708:	4293      	cmp	r3, r2
 800670a:	db12      	blt.n	8006732 <_putc_r+0x5a>
 800670c:	b2eb      	uxtb	r3, r5
 800670e:	2b0a      	cmp	r3, #10
 8006710:	d00f      	beq.n	8006732 <_putc_r+0x5a>
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	1c5a      	adds	r2, r3, #1
 8006716:	6022      	str	r2, [r4, #0]
 8006718:	701d      	strb	r5, [r3, #0]
 800671a:	b2ed      	uxtb	r5, r5
 800671c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800671e:	07da      	lsls	r2, r3, #31
 8006720:	d405      	bmi.n	800672e <_putc_r+0x56>
 8006722:	89a3      	ldrh	r3, [r4, #12]
 8006724:	059b      	lsls	r3, r3, #22
 8006726:	d402      	bmi.n	800672e <_putc_r+0x56>
 8006728:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800672a:	f7ff fe7b 	bl	8006424 <__retarget_lock_release_recursive>
 800672e:	4628      	mov	r0, r5
 8006730:	bd70      	pop	{r4, r5, r6, pc}
 8006732:	4629      	mov	r1, r5
 8006734:	4622      	mov	r2, r4
 8006736:	4630      	mov	r0, r6
 8006738:	f7ff fcf7 	bl	800612a <__swbuf_r>
 800673c:	4605      	mov	r5, r0
 800673e:	e7ed      	b.n	800671c <_putc_r+0x44>

08006740 <_fstat_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4d07      	ldr	r5, [pc, #28]	@ (8006760 <_fstat_r+0x20>)
 8006744:	2300      	movs	r3, #0
 8006746:	4604      	mov	r4, r0
 8006748:	4608      	mov	r0, r1
 800674a:	4611      	mov	r1, r2
 800674c:	602b      	str	r3, [r5, #0]
 800674e:	f7fb fe1f 	bl	8002390 <_fstat>
 8006752:	1c43      	adds	r3, r0, #1
 8006754:	d102      	bne.n	800675c <_fstat_r+0x1c>
 8006756:	682b      	ldr	r3, [r5, #0]
 8006758:	b103      	cbz	r3, 800675c <_fstat_r+0x1c>
 800675a:	6023      	str	r3, [r4, #0]
 800675c:	bd38      	pop	{r3, r4, r5, pc}
 800675e:	bf00      	nop
 8006760:	200003ec 	.word	0x200003ec

08006764 <_isatty_r>:
 8006764:	b538      	push	{r3, r4, r5, lr}
 8006766:	4d06      	ldr	r5, [pc, #24]	@ (8006780 <_isatty_r+0x1c>)
 8006768:	2300      	movs	r3, #0
 800676a:	4604      	mov	r4, r0
 800676c:	4608      	mov	r0, r1
 800676e:	602b      	str	r3, [r5, #0]
 8006770:	f7fb fe1e 	bl	80023b0 <_isatty>
 8006774:	1c43      	adds	r3, r0, #1
 8006776:	d102      	bne.n	800677e <_isatty_r+0x1a>
 8006778:	682b      	ldr	r3, [r5, #0]
 800677a:	b103      	cbz	r3, 800677e <_isatty_r+0x1a>
 800677c:	6023      	str	r3, [r4, #0]
 800677e:	bd38      	pop	{r3, r4, r5, pc}
 8006780:	200003ec 	.word	0x200003ec

08006784 <_init>:
 8006784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006786:	bf00      	nop
 8006788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800678a:	bc08      	pop	{r3}
 800678c:	469e      	mov	lr, r3
 800678e:	4770      	bx	lr

08006790 <_fini>:
 8006790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006792:	bf00      	nop
 8006794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006796:	bc08      	pop	{r3}
 8006798:	469e      	mov	lr, r3
 800679a:	4770      	bx	lr
