*********************************************************************************
Commit: a3eabbecdaaab86a17ad1549721fac32d0c24c40 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Update restricted tags for IPClean compliance
  
  - Fixing instance of a tag not matching RestrictedContent, RestrictedBegin, or RestrictedEnd
  - Adding "//" to restricted tags that do not have "//" prefacing them
  - Updating a few restricted tags in <Project>BoardPkg files
  
  Hsd-es-id: 14011277858
  Change-Id: I9333548508a5a515af2935cf502203cc8e155660
  Original commit hash: b6d39bd948a29dafa8193cbf25021525cde2b284
  
  ClientOneSiliconPkg/Include/ConfigBlock/Itss/IoApicConfig.h
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: a44f44d92b52657ba244c802d77a600fecd02551 
*********************************************************************************

[PlatformPkg]

  [TGL][SCT] Fail item in DriverModelTest\AdapterInformationProtocolTest
  
  Implement error handling of SetInfo function in AdapterInformationProtocol.
  
  Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1607866641
  Change-Id: I9064dbe6d7a84e81bff19d66cd43806c05df54cd
  Original commit hash: 0309ad5fa2789dc0c31090ad34aca6928716b84a
  
  TigerLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
  TigerLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
  TigerLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
  TigerLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 40a12dca2a4387bea81ec6d995725d29333154c8 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  DMI controller is nacking the block request on Pkgc6 entry.
  
  Cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/73252
  
  Hsd-es-id: 16010803574
  Impact Platforms: TGL
  
  Change-Id: I019e6bca1e4c3b91e3eb42935f99a22a00a92b2b
  Original commit hash: 2635e72128ab546129f6d4d741c36d7c400dbbf2
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 798ee70b3d8d21688adcc09859f6ad840d778547 
*********************************************************************************

[PlatformPkg]

  [TGL] Comment update to Workaround for HW bug regarding CSME measurements
  
  Comment update to Workaround for HW bug regarding CSME measurements.
  
  Hsd-es-id: 16010971580
  Change-Id: I932cfbba628830e74f10f16e8cc4065e0d957900
  Original commit hash: 271e3dd7d00e5cc265590456e11eb22289232be0
  
  TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: HW Bug
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: f9a7866b03cebf5d02904ddd9a757be300465f32 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [TGL] Enable VT-d set options per phase - phase 3
  
  EnableVtd - Enabled
  LocalX2ApicAvailable - Disabled
  DmaControlGuarantee - Enabled
  VtdIgdEnable - Enabled
  VtdIpuEnable - Enabled
  VtdIopEnable - Enabled
  VtdItbtEnable- Enabled
  D3ColdEnable - Enabled (enabled in phase 3 for B0, Ax remains disabled)
  TbtVtdBaseSecurity - Enabled
  ControlIommu - Disabled (will be enabled in phase 4)
  
  Hsd-es-id: 22010097818
  Change-Id: I3ec133d2cc20f54dbb5fe82cd61bc965ea34a1c6
  Original commit hash: 1a41018e82fcdb54addb7be8df7ac39e4cca46f7
  
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 937b568a2be3e21cad4267e99aeb6b91602de7b1 
*********************************************************************************

[SiliconPkg]

  Fix Restricted code leakage from System Agent IPs
  
  Hsd-es-id: 16010987015
  Change-Id: Ie264b9c26b495b6ef220b01746bfa439408d5f1d
  Original commit hash: 3682421a94f0e1e25769004fdc6259f7020923bd
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: d46b5645fa077da896ead5376dbfee46e2e9866d 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  Enable CPU PCIe ClkReq messaging with new Virtual wire mapping values
  
  Cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/71890
  
  Hsd-es-id: 1507761981
  Change-Id: I014bdb2ba69a2e504c58f58d0aafa1c5e6e47ad6
  Original commit hash: d4b1a1dee325a8e4cd4b7bb9f698ab69e40c7669
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 92fc5a2ae1f62a386a072a5ac052050a3958164e 
*********************************************************************************

[SiliconPkg]

  [TGL-H][PCIe] PEG11 and PEG12 are disabled during boot
  
  
  Hsd-es-id: 22010375609
  Impacted Platforms: TGL
  
  Change-Id: Ia2f9dbfb8ce4df5216b5844a0e47b3442007680d
  Original commit hash: 4cac38796f6ec1f60f7327e425ccf3e4cbc6ec46
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 9411efed801a7a05b0794786f98ea5530277eb39 
*********************************************************************************

[SiliconPkg]

  [TGL-H][PO]Populating CPU M.2 slot, cause system to hang with BIOS 3024_12
  - Fixed few function with RpEnableMask check
  
  Cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/73277
  
  Hsd-es-id: 14010906534
  Change-Id: Ibe09dab5146309460908e78929fd2a157b11bc08
  Original commit hash: f91b5856ba56c14e174858ed3f930d4a9f6953ff
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 6b2b7e1d8e0689f0e20e87d89026adf28298c38c 
*********************************************************************************

[SiliconPkg]

  DMI PEG FIA programming missing in BIOS blocking PKGC states
  
  Cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/72898
  
  Hsd-es-id: 22010287080
  Impact Platforms: TGL
  Change-Id: Ib47ecd2e1a9ee63ce57021c72733abe3b48cb3d4
  Original commit hash: b4f9b028c509f1a5113a696d86c8d87e636e1679
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuSbInfo.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 9cebbf9f9250132cab45c116ea1dac1912c641b9 
*********************************************************************************

[PlatformPkg]

  [TGL] Code fix for Workaround for HW bug regarding CSME measurements
  
  Code fix for checking both HECI1_HERS.ERV and HECI1_ENH_HERS.ERC
  bits to determine that the CSME measurement is ready.
  
  Hsd-es-id: 16010971580
  Change-Id: Idd51047a16d98a9cf1412d8c6156bbf1486d0edc
  Original commit hash: 9022bbe30a3aa803f0c03276f11c4bbf7ab74256
  
  TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: HW Bug
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: d67b1fa4fcf7dd193e06f00adffff318efd8de27 
*********************************************************************************

[PlatformPkg]

  [TGL] Remove PCH stepping check from PMC crash log flow.
  
  Remove PCH stepping check.
  
  Hsd-es-id: 16010796946, 16010796947, 16010796948, 16010796949
  Change-Id: Ic961dfea02c51fda97183a1e8dd04136a6ad2033
  Original commit hash: 942c939e18a1cb5d8f393cc637599b01d49bca3f
  
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 2c9f83c58fee5b8b36523a5c9569614a3ca9361b 
*********************************************************************************

[PlatformPkg]

  Revert the GraphicsPlatformPolicyPpi implementation for GetVbtData
  Recommendation is to use previous platform solution.
  
  Hsd-es-id: 16010863008
  Change-Id: Ice4d8a2cf5df8a41a3ff221525f364324a8ed27c
  Original commit hash: cad236edbd694b442ea82e1b335f88c0c0d68508
  
  TigerLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8b063746bfd5d967595cd934c6777b5a658ab0e2 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B0][PO]: LP4 hang with CPGC test_busy=1 at ECT during LP4 SAGV enabling
  
  Issue:
  Need to review the CPGC reset Flow in the MRC. Due to bugs found in in the MC <--> CPGC  logic , we hit various CPGC hang scenarios
  Because of this, we need to address these 2 flows:
  - Remove CPGC reset during training of SAGV points
  - Revisit seq of CPGC reset:
  Cpgc_reset =1
  Active=0
  Active=1
  Cpgc_reset=0
  
  Root cause:
  CPCG reset sequence happens in MrcSetNormalMode() function
  
  Change:
  Removed CPCG reset sequence from MrcSetNormalMode() function
  Moved up MrcIbecc, MrcAliasCheck and MrcEccClean tasks in MrcCallTable to be executed earlier in MrcStartMemory flow
  Added internal CpgcModeLocked flag to lock/unlock CPGC mode to prevent Normal-to-CPGC/CPGC-to-Normal mode switching before MrcNormalMode in MrcCallTable
  
  Validation:
  This commit has been tested through ColdBoot and WarmBoot (serial logs in HSD)
  FV team tested in multiple systems (April 01, 2020)
  
  Hsd-es-id: 22010375602
  Change-Id: I21ef4bfd122614e972aac275f3e0eb37a4607890
  Original commit hash: d2df7ac5d38b67982f261db91d910039879a95ed
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e146b51c40e0a386948f722ec513396bdbfeef8e 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y B step - SpineGate needs to be enabled for all gears on lpddr4
  
  Issue:
  Right now it is only enabled on Gear2 freqs
  
  Root cause:
  There is an "if" condition in MrcMcactivate function preventing to Enable SpineGate for Gear1
  
  Change:
  Update the condition in MrcMcactivate function to Enable SpineGate for all gears
  
  Hsd-es-id: 22010333861
  Change-Id: Ic482130c6057566d1ba51f049ab6b00b16099059
  Original commit hash: 371b142eaba1b6f0c96025506c88d0e26a7f05fd
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: ac05488ad6f60a310f804b7d02712c348cc9da7a 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Duty Cycle Correction Training Step: TGL-H P0 CCC Pin Update
  
  DCC was updated to support the TGL-H P0 CCC Pin mapping.
  Prior to this change, the DCC Training Feedback mode was
  always enabled for CCC Pins 5 and 6 and never enabled for
  CCC Pins 7 and 8 which are required on TGL-H. This commit
  changes the DCC flow to correctly enable the DCC feedback
  mode for the target Ranks and corresponding CCC pins.
  
  CCC GetSet changes:
  - GsmIocClkEnFeedback and GsmIocWckEnFeedback replace
  GsmIocClkPFallNRiseMode and GsmIocClkPRiseNFallMode. The
  new get sets converge on TGL-P0 behavior by enabling the
  feedback mode for both PFallNRise and PRiseNFall.
  - GsmIoc*PFallNRise and GsmIoc*PRiseNFall replace
  GsmIocClkPFallNRiseCcc56, GsmIocClkPFallNRiseCcc78,
  GsmIocClkPRiseNFallCcc56, and GsmIocClkPRiseNFallCcc78.
  The HAL now handles the selection of CCC pins based on
  DRAM type and Rank parameters.
  - A unit test was added to verify the new GetSets match the
  behavior of the previous GetSet implementation.
  
  Hsd-es-id: 22010412779
  Change-Id: I77fcd09b545b6b16eea53b0b19e4b69eb566d357
  Original commit hash: 2d432ecd890144d1e2e02e936f915719fd06135f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 09f43b74eaa42b5935c8518e0ec865b1570f0f81 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL H][PO] Limit DDR4 Memory Frequency to 2667 and Remove MrcSafeConfig\SafeMode overrides
  
  - Removed MrcSafeConfig and SafeMode config knob overrides for TGL-H.
  These options are disabled by default.
  - Added a DdrFrequencyLimit of 2667 for TGL-H.
  - Disabled SaGv by default on TGL-H.
  - Disabled DCC by default on TGL-H.
  
  Ported from TGL_H_PO branch code reivews:
  https://git-amr-7.devtools.intel.com/gerrit/#/c/75425/
  https://git-amr-7.devtools.intel.com/gerrit/#/c/75584/
  https://git-amr-7.devtools.intel.com/gerrit/#/c/75632/
  https://git-amr-7.devtools.intel.com/gerrit/#/c/76001/
  https://git-amr-7.devtools.intel.com/gerrit/#/c/76283/
  
  Hsd-es-id: 22010399118
  Change-Id: Ic3fa9199aa425b301dc113471f539e16f858ed88
  Original commit hash: 4c8aa21751aee5816aeb6e75090167497719273e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 2420fa0a606e7b753b46155c1019ef4a13dee16f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Turn Around Trip Training not selecting the correct offset
  
  Issue:
  TAT Training not selecting the correct offset
  
  Root Cause:
  The code checks for Inc = -1, where in Gear2 TAT has to be even. Step in -2 doesn't fall into the correct case on best offset search.
  
  Change:
  Change Inc == -1 and Inc == 1 to Inc < 0 and Inc > 0
  
  Hsd-es-id: 22010311715
  Change-Id: I09ef5c28a4bd1e5aff8b5f0f402c1a7f4eb0c5e9
  Original commit hash: 586e9bd6fa612310a227550fafc95c06dfaf34f1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: faa2b8827c7e4d8bc3a4bcc7e076be6e65090851 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][U/Y/H] MRC needs to disable periodic comp from PUNIT HW during Fast Boot like they do during MRC training.
  
  Issue: Periodic Comp were being kicked off during register restore during Fast/Warm/S3.  Periodic Comp needs to be off during this time.
  
  Culprit: Wrong register being saved and restored for Comp thus periodic comps were not being disabled during restore.
  
  Fix: Change the save/restore register for Comp register to be 0x5F08 instead of 0x5F04
  
  Hsd-es-id: 22010461431
  Change-Id: I7c1d2ee86e3513ee38c0ed343021a035e43bec97
  Original commit hash: 5020206a20d7608f65de157c61effcee915a5a8b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 01fdefeb52bcb18553a35ca29016d39d3da9065f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Rmt even odd feature changes
  
  Due to longer execution time Rmt even odd should not be run as per of RmtPerTask.
  Make one call table entry for even and odd UI rmt so that in future if this feature needs to be turned off it can be done.
  Add a wrapper function MrcRmtEvenOdd which calls RankMarginTool function with different input parameter EvenOddUIErr setting.
  Execute RMT even and odd for RdT and WrT only.
  
  Tested the changes on LP4 A0
  Even is executed first, followed by odd and then composite in three separate tables with different
  MRC task statements
  
  Hsd-es-id: 22010131006
  Change-Id: I9eb6f3492a8be62f566bc539d9f293615273a807
  Original commit hash: 7d91852d94ae0cc7960f3f75b2ba6aa32d4c547d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 2b4964d2b387f867caf76fb17472d8911d3fa1ce 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Enable early 2D Write and Read centering for LP5
  
  Current location of Early 2Ds isnt a problem for Lp4 and DDR4 but it Early Write 2D will fail for Lp5 because
  tCWL isnt trained. We do not run Write leveling Flyby for Lp5. After brain storming a few ideas, the best idea seems
  to be to enable a weak Write Time Centering 1D which moves TxDq for Lp5 instead moving TxDqs for Lp4.
  
  WriteTimeCentering 1D was set to run for a loopcount of 10. I changed it to 5 for Write1D and 1 for the WeakWrite1D.
  Made the stepsize to be 2 for Lp5.
  The range of TxDq has been chosen based on the data I got from Write Time Centering 1D on Samsung 2R and Micron 2R at 5000.
  TxDq center is seen at roughly about 585Pi. Range is from TxDqPi 385 to 785.
  
  Tested this on
  We havent root caused memtest failures for frequencies 4800 and above.
  Without Early 2Ds enabled both Samsung and Micron fail at Write Time Centering 1D at 5000
  I measured the TxVref differences between Jedec Init and Write Voltage Centering
  Samsung 2R at 5000
  Without 2D Write Voltage Centering sets TxVref Offset
  -24 to -27 R0 i.e 30 to 32% i.e 0.150 to 0.160 V
  -21 to -29 R1 i.e 29.5 to 33.5% i.e 0.148 to 0.168 V
  Jedec sets it to -14, 37% of 500mV = 0.185V
  
  After the above changes
  Samsung 2R at 5000, training passes, memtest fail
  Micron 2R at 4400, 4800 and 5400, training passes, memtest fails
  Logs are attached to the linked sighting
  
  Hsd-es-id: 22010429089
  Change-Id: I66f7029782765fbef11e90d07efc0e1518709b52
  Original commit hash: a2771936f62ed0ced1bd9bc63f49bb17039a526d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Oem: Samsung
  --Commit Message Contains Memory Vendor: Micron

*********************************************************************************
Commit: d0c6028b26327621046c18a523accbdd1d27fd4a 
*********************************************************************************

[SiliconPkg]

  C1S/PeiMemoryInitLib:[TGL][MRC] Remove internal heap
  
  Remove the internal heap from the MRC.
  Function MrcHeapInitialize is removed.
  Function MrcHeapMalloc is removed.
  Function MrcHeapFree is removed.
  HeapBase and HeapSize removed from MrcInput structure.
  
  Hsd-es-id: 22010359199
  Change-Id: I62d7a6a60ca50739648d1f103cef884bc87a70a4
  Original commit hash: 05752db39487fc4526935ecc6643dc2e95c24d3e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMalloc.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 98a67068389e63fcd1a3b3490b93476c10799cfd 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  TigerLakeBoardPkg: Add FlashMapEmbeddedInclude.fdf and FlashmapEmbeddedIncludeEdk.fdf builds and Fix Boot FV debug issue.
  
  Add FlashMapEmbeddedInclude.fdf and FlashmapEmbeddedIncludeEdk.fdf builds to avoid exception error in Sec Phase.
  And Fix Boot FV debug issue review in https://git-amr-7.devtools.intel.com/gerrit/#/c/76983/
  Add space for FVAdvance required for RPMC review https://git-amr-7.devtools.intel.com/gerrit/#/c/77790/
  
  Hsd-es-id: 1507858074
  Change-Id: I7fdfd4c50da7101a9d48d18cdaa8ff96352497a3
  Original commit hash: c8fe825d09337b27a837b2f807235492e419ad30
  
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
  TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
  TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
  TigerLakeBoardPkg/bld.bat
  TigerLakeFspPkg/TigerLakeFspPkg.fdf
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: f5740e56edd4d0b5e97a488e48e79fe385323f74 
*********************************************************************************

[SiliconPkg], [PCH]

  [TGL][Tigerlake-Master IOTG] Update Fusa library and function execution
  
  Update Fusa contents based on learning from PO in enabling FUSA on Fusa Sku Silicon
  
  Hsd-es-id: 1507715246
  Change-Id: I650523a69c10dce91eb1f99ec5451b1a31e2399e
  Original commit hash: 6ab0aea8138786b6ca807595a5d89d77311aace2
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPsfRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/FusaRegs.h
  ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLibNull.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 945cc47faf54d6e5d3f2b0b68080e91bf7d42f5c 
*********************************************************************************

[BoardPkg]

  [TGL][FSP WRAPPER API] boot firmware volume debug build has out of space
  
  This reverts commit 8f3506d5ea677af7d5e6c699e2d0ec6bf720037b.
  Also, add below changes:
  the original patch want to do two things:
  1. align with 128kb for FvFirmwareBinaries, this is not needed actually
  because previous offset 0x00880000 meet this requirement.
  2. add 64k more space to FvPreMemory.
  However, this change caused total IBB size go to 4.2MB, this makes bios recovery
  and resiliency can't work because top swap size is 4MB.
  This issue was re-analysiied again, and found FlashFvFspMSize max is less than
  0x12A000, so reduce 64k from 140000 to 130000 for FspMsize, and move this
  extra 64k into FvPreMemory.
  Also, for embedded case, it exceed 4M with 64k, so res build is not supported on
  embedded case.
  
  Hsd-es-id: 1507858074
  Change-Id: I89b34edb1fd598de1e2cd075036ad1bf13ac4ec2
  Original commit hash: 0ba58f90588ec5d87f96e5eb0b08c7b641d41534
  
  TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c784bb3306587b055ca0ff3e3926173054f54c2e 
*********************************************************************************

[PlatformPkg]

  Chasm Falls: fix an possible leakage with case no new capsule and TS enabled
  
  In resiliency callback, the logic is complicated for resliency sync up
  or roll back action, this patch simply the logic and add cases for
  no new capsule and ts enabled case, main actions are:
  1.removed bios guard enabled case, since bios guard was disabled in PEI stage.
  2.removed check new obb case, it is not necessary, when TS set, resiliency
  should also need check.
  3.also add opt fv into obb backup.
  
  Hsd-es-id: 1507871729
  Change-Id: I0267d9616f5bf5aeedb87338d8856b909e929e45
  Original commit hash: a6ca6acbce176286ea56e1d5bb2aacc4228d72ca
  
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: 93371ec48793e548ad479f85dd92b2dc683993f9 
*********************************************************************************

[PlatformPkg]

  [TGL] Remove restricted section from MeSetup.c
  
  Updating OemCapabilites1, OemCapabilites2 and OemCapabilites3 happens
  inside restriction section in MeSetup.c. Due to that these values in
  external release always have value 0. In this change following things
  are done:
  1. Removed restricted section from MeSetup.c
  2. Moved ME-SMBIOS menu from restricted section from TestMenuSetupVfr.vfr
  to MeSetup.hfr.
  3. Cosmetic changes in MeSmbios.inf driver, in C1S.
  4. The setup variables BiosReflash, BiosSetup, BiosPause, SecureBootExposureToFw
  and vProTbtDock are no more inside restricted section.
  
  Hsd-es-id: 1507874980
  Change-Id: Icb10886e8100b0167ef012c30ee1c3992cef694b
  Original commit hash: 3a64e9a01303f345859a8635d6e7e28b21520ff9
  
  TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Setup/MeSetup.hfr
  TigerLakePlatSamplePkg/Setup/MeSetup.uni
  TigerLakePlatSamplePkg/Setup/SetupId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: f15d36f55f3228fb15925d9c7845e944bc5f74f0 
*********************************************************************************

[SiliconPkg]

  [TGL] ME disable HW jumper (J7D2) does not work properly in early PEI Phase.
  
  Issue: CSME can't reflect the jumper in HECI Fwsts in early phase.
  Resolution: Check flash Descriptor Override Pin-Strap Status instead of HECI Fwsts.
  Impacted: All TGL projects.
  
  Hsd-es-id: 22010315105
  Change-Id: I5514b1714533e57de549c37f5610a677ae82354b
  Original commit hash: 58878c20e93a302ea3e15cd13c853f3276ca3afe
  
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 6f7f558d90c42a380e546fde49b16256ac914e4d 
*********************************************************************************

[ASL]

  Use SystemMemory instead of PCI_IO to avoid device context lost while printing ACPI debug message
  
  The fix only impact XPRT debug message printed, no functional impact
  
  Hsd-es-id: 22010471199
  Change-Id: Ie05135e4853290c2f8d8fc733349b7086d3e10f6
  Original commit hash: d269ad9504d436ddfb2d3a579bda82245f35e769
  
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: prt

*********************************************************************************
Commit: 19f7252b7671cf2034091bca145d2a90ea197a51 
*********************************************************************************

[ASL]

  [TGP][PCIe] RTD3 flows for incorrectly setting DLSULPPGE
  
  This is a SPT specific workaround which is being removed according to latest BWG in VMD RTD3 flow
  
  Hsd-es-id: 14011071495
  Change-Id: If844119a064b0ada358acfe0f7494a40333b0789
  Original commit hash: 364804a2b281f0220b88a24cd9b54499a93fc40e
  
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 0ede0f677a09b91c49a3bcfa16387a861d13cc34 
*********************************************************************************

[CPU]

  TGL BIOS change request for RAR TIMER CONFIG
  - Set RAR Timer to 10 milli sec for TGL B0 Step and above
  
  Hsd-es-id: 16010831930
  Change-Id: I96eefd1719a41c1196ac8a7ccb06b6a3dcefc933
  Original commit hash: cf41abbfe2f5e00d89f92631ca70a37f4fd21ffc
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: ae5c19d214d77c4d8c89a7fc95456f895af9d4a8 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  ClientOneSiliconPkg\IpBlock\Fusa\LibraryPrivate\PeiFusaE2eCtcLib: Added support for TGL E2E Check the Checker
  
  Added support for TGL Core array Mbist execution and MemSS Mbist result extraction
  
  Hsd-es-id: 1409767202, 14010085451
  
  Change-Id: I5af2ab8d220bd0920f65476ca6fbde057c26a4b5
  Original commit hash: ef88d9bf7770576a5f4947031e1b6fc7369d0254
  
  ClientOneSiliconPkg/Include/FusaInfoHob.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaMbistCoreArray.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaMbistMemory.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
  TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  TigerLakeFspBinPkg/Include/FusaInfoHob.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0971f44cdad9b3187f1816d58fa6b2b59b41145c 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  C1S and TGL: BIOS to expose mailbox for - TGL IO_N DCM/CCM switching as RFI mitigation - opt-in workaround
  
  This patch is for BIOS code to be ready first.
  
  Hsd-es-id: 16010857283
  Change-Id: I773c12d37aa8a08fb3775ebc16b4089cf6bd9d1c
  Original commit hash: 3b24fc4b7e5e37ffdcf967968eab7f6b57a126a4
  
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  TigerLakePlatSamplePkg/Setup/CpuSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: e050c73485f982e8c41067583011511f298a404d 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y B step - SpineGate needs to be enabled for all gears on lpddr4"
  
  This reverts commit 59d6e01780bddfe8ccda25520bdf299e53020cc5.
  
  Hsd-es-id: 22010333861
  Change-Id: I40fe15b75d8bb9191f104c9805ae69a50edf8453
  Original commit hash: 0a6d0544271067899930579fbfdfbfe4ef5e75ca
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: b7507db3da7d1f880e12668b5412b0649e00729d 
*********************************************************************************

[SiliconPkg]

  Revert "C1S/MemoryInit/Tgl: TGL [MRC] FLL recipe change request"
  
  This reverts commit a929128c2a75d5bfefce02118da1a4f5fdb471fe.
  
  Hsd-es-id: 22010410551
  Change-Id: Id52a41c9d8bd24cb2f302cf72594d87617c91b5b
  Original commit hash: af094f437f45f9b1d9d4d85ccddc67ba9e5118e1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 371b11f9c662d4ea6c2801993e567a76f25e96ae 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL MRC] Warm reset/Fast boot enabling for ECC memory"
  
  This reverts commit "I7c7827d1e5b668d5d90def6623f101e2b5323492"
  
  Hsd-es-id: 22010344824
  Change-Id: Ic0f0c27f1ba849218871b14a0b199d6f73fa9b61
  Original commit hash: 9913324a67c985319931103c6e8fcdd49ef11bcc
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: af2d42187fcb949911592cc6119a2e7d2824dcee 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit/Tgl: Turn Around Trip Training not selecting the correct offset"
  
  This reverts commit 0a58ee53f7c6cf18386eaa5fe65c5a3447924dea.
  
  Hsd-es-id: 22010311715
  Change-Id: Ie0ddb008088cb2c420151c9c685759080870dcb4
  Original commit hash: 9cb5b311df97d93b13fb42a0ebda63212e4b9391
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: cc35c914b1e008c0c09a11ebf3316e425ef61ec9 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Turn Around Trip Training not selecting the correct offset
  
  Issue:
  TAT Training not selecting the correct offset
  
  Root Cause:
  The code checks for Inc = -1, where in Gear2 TAT has to be even. Step in -2 doesn't fall into the correct case on best offset search.
  
  Change:
  Change Inc == -1 and Inc == 1 to Inc < 0 and Inc > 0
  
  Hsd-es-id: 22010311715
  Change-Id: Ifd22f819b48cdfb7294631190ba8584568453775
  Original commit hash: 216d025e8d1758d56be3d5f7158a133ffe0ab51e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: e6b175252db0dbb65d5a10e62b4669e61ff42e37 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: TGL [MRC] FLL recipe change request
  
  New settings for FLL on B0 and P0
  cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_cmd_cfg_reg.fllvr_bypass = 0x0
  cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_static_cfg_0_reg.ldo_vrefsel = 0x7 for LP4 = 0x4 for DDR4
  cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_static_cfg_1_reg.delay_fllenable =0x5
  
  Hsd-es-id: 22010410551
  Change-Id: I101fbc6e146474d606983d5e4d83c5a5dee0961b
  Original commit hash: 45c98d49a0eba3aa52086041d42fcb52aebb0c2f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 1999e1dda754a6c621b1e976dce002f9b7a25ff3 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] MRC fails RxVref training for LPDDR4x at 1600 Gear 1 due to insufficient Rd-Rd DR turnarounds.
  
  Issue:
  LPDDR4x fails 1D RxVref training due to insufficient rank-rank Rd-Rd turnarounds at 1600 Gear1. By adding 1 CLK to the Rd-Rd DR turnaround, the failures went away.
  
  Root cause:
  Ported ICL https://git-amr-7.devtools.intel.com/gerrit/#/c/66205/ does not fix the issue.
  
  Change:
  The wrrd_dr and rdwr_dr turnarounds also need to be increased for G1.
  
  Hsd-es-id: 2209627455
  Change-Id: I53f31f3a10076fb317166fb93214f552def72bec
  Original commit hash: 618e4008563fb05c2e7bff7c44bd8a3c79871566
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 66db292c42345a2882600b2c2b64b42150583439 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL-B0]: DDR4 - Vsshi panicen should be set to 1 in MRC
  
  Issue:
  VssHi PanicEn field is not set after OffsetCorrection training
  
  Bug:
  Removal of Step 1 of VssHi step that reads the register before adjust it in Step 2 was removed.
  
  Fix:
  Update the code to use the FreezeVccDllVsxHi function to freeze and unfreeze the feedback loop for VssHi
  
  Hsd-es-id: 22010361062
  Change-Id: I16973cff8ee2c081398e9b40101a418d9db1bc94
  Original commit hash: 33fb58ad5a1620eda92636da6ca847f3eb06875f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c44cb9e5c6fe4892eb2acea79aaa27e8fb4ed2ae 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y B step - SpineGate needs to be enabled for all gears on lpddr4
  
  Issue:
  Right now it is only enabled on Gear2 freqs
  
  Root cause:
  There is an "if" condition in MrcMcactivate function preventing to Enable SpineGate for Gear1
  
  Change:
  Update the condition in MrcMcactivate function to Enable SpineGate for all gears
  
  Hsd-es-id: 22010333861
  Change-Id: I5ab111edcc7f98378fe88d8ebaa4a645d2b75310
  Original commit hash: 09e6c7501d5f44422fea646250e139d9b65f342b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: cb2f3fe3060cde9187c63260a17cf6b5db04f793 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: CPGC setup fixes, MRC runtime improvements
  
  1. Found that a previous code commit to fix CPGC base repeats on 2R memory made an assumption that did not hold true throughout all of MRC.
  This resulted in LCT failures, as well as incorrect block/base repeats in some training steps, inflating MRC runtime.
  The root problem causing the original bug was that CPGC setup functions overwrote the block/base repeat registers but not the number of ranks register.
  Pulled out the failing fix, and instead made the CPGC setup functions simpy overwrite the number of ranks register to 1 same as it does for block/base repeats.
  
  2. Enabling CADB stress in power training caused MRC runtime to inflate quite a bit due to the number of additional registers that have to be written.
  In order to make MRC runtime stay within PRQ goals, we had to stop power training from setting up CADB CPGC traffic if the previous CPGC test already set it up
  in exactly the same way. We also decreased the CPGC loopcount by 2 for CCC training steps, as CADB stress results in much more stressful patterns that do not need as high a loop count.
  
  Change: CPGC setup fixes
  
  Hsd-es-id: 22010005867
  Change-Id: Id86756370ad60fed24d6c87e581a54810b483097
  Original commit hash: 7b013318094d643c0dce50d7618d32affbed3b27
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c1cc2d095efaf9724f94a11d73bd99649129d253 
*********************************************************************************

[SiliconPkg], [PCH]

  [JSL REV2] Revert Missing the Pcd declaration on any inf file can't be caught during build time
  
  - This change is causing regression for JSL
  
  - Cnvi Present is showing still Yes even when Cnvi Mode is set to Disable Integrated and restarting the system
  
  Hsd-es-id: 16010890044
  Change-Id: I16ea9c2e1dd53773d28c5d5cbee7ca4278f6862f
  Original commit hash: 9c2446dea78fb392171821ecd5286d8f5e5ce4f1
  
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d5e36eaa95bd2e7864e47f41a4566abebc5bd9ac 
*********************************************************************************

[PlatformPkg]

  [C1S] MESMBIOS: Moved setting OemCapabilities2 outside RESTRICTED section
  
  Hsd-es-id: 1307419112
  Change-Id: Iff61d6d4473ff5eef67156800cf551e8e41a6c17
  Original commit hash: a72b4bd71d24a9730a2ae9f386023d290989af7e
  
  TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: f64410d3396e876690e949aab060bfb28655f9fe 
*********************************************************************************

[CPU], [PlatformPkg]

  [JSL] - TopBlock caching support for fault tolerant BIOS update requirements.
  
  Fault tolerant BIOS update uses TopSwap feature to initiate recovery if IBB segments
  in TopBlock region is corrupted.
  The TopSwap region which is immediately below the TopBlock region is shadowed partition
  of TopBlock region and no code is fetched in PreMem from this region during boot.
  Making this region as cacheable in NEM mode with current CAR initialization algorithm
  limits the availability of LLC for rest of the IBB code segments on SKUs with limited LLC.
  As no code is fetched from this region during PreMem it is possible to free up some LLC
  for the rest of the IBB segments by excluding this region from caching.
  
  To use available LLC effectively to cache all the IBB segments, cacheable region can be divided into two segments.
  i) 1st region, which covers TopBlock region (4G-TopBlock size to 4 GB).
  ii) 2nd region, which covers rest of the IBB segments below the TopSwap region in memory map.
  
  Below algorithm is reviewed and approved by the TRC to support multiple cacheable segments and same needs to be implemented.
  A new PCD/UPD TopMemoryCacheSize used to pass the TopSwap region size to CAR Init algorithm.
  
  For EDK:
  if (PcdNemCodeCacheBase + LLC size > 4G) {
  Set cache to cover 4G LLC size (up to 16M) to 4G, ignore PcdTopMemoryCacheSize setting
  } else if (PcdTopMemoryCacheSize > 0 ) {
  Set cache to cover 4G PcdTopMemoryCacheSize to 4G
  Set cache to cover PcdNemCodeCacheBase with size as LLC size - PcdTopMemoryCacheSize
  } else
  Set cache to cover PcdNemCodeCacheBase with size as LLC size
  }
  
  For FSP:
  CodeCacheSize = MIN (CodeRegionSize, LLC size)
  if (CodeRegionBase == 0) {
  Set cache to cover 4G CodeCacheSize to 4G
  } else if (CodeRegionBase + CodeCacheSize > 4G) {
  Set cache to cover CodeRegionBase to 4G;
  } else if (TopMemoryCacheSize > 0) {
  Set cache to cover 4G TopMemoryCacheSize to 4G
  Set cache to cover CodeRegionBase with size as MIN (CodeRegionSize, remaining LLC size)
  } else
  Set cache to cover CodeRegionBase with size as CodeCacheSize;
  }
  
  Hsd-es-id: 16010863241
  Change-Id: Ic7d89ca368bb0fe096b4c266365145b7346e7df5
  Original commit hash: 34057bf283103b78ca9585a0e6e14662ffd7a81a
  
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
  TigerLakeFspPkg/Upd/FsptUpd.dsc
  TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
  TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 1c6432b2ba454118abd0f93b621df1eb0878cd49 
*********************************************************************************

[SiliconPkg]

  support postcodes and status codes trace to NPK in release BIOS - take#2
  Merge from C1S: f4e9cd3f2c476838feb57510428f27bc2a9d0c6c
  
  Issue: 1. During the boot, the post code keeps showing 0x4444 for a long time, and it blocks other meaningful post code.
  2. For ME specific post code, it should start with 0x0Exx.
  Resolution: Fix the non-necessary post code implement.
  Impacted: All C1S projects.
  
  Hsd-es-id: 22010182252
  Change-Id: I11b5a1ff983b073968b3504f838316f85be6b254
  Original commit hash: 0d9d5e36db9d05fa7d9addf434d19ebf1b20fb5f
  
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: e4d185792f9f20de51b86576cd100d25f218212f 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Merge from Edk2Master SHA ID: 7b60deaf3a4de6bc9a234af51c5bd5be1b6c5e83
  Security :: Minimal Allowed & Executing Anti-Rollback SVN are Enumerating as Not Applicable under Antirollback SVN configuration - take#2
  
  Issue: BIOS should only display MFT_KEY_USAGE_INDEX_CSE_RBE_MANIFEST.
  Resolution: Add manifest key number check.
  Impacted: All TGL projects.
  
  Hsd-es-id: 16010787970
  Change-Id: I1cae0e1dd91ea05fcfd5193d67f782118fb8d625
  Original commit hash: 10d1caa92e06aad922058c8c750547fe74873d9e
  
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/MkhiMsgs.h
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
  TigerLakePlatSamplePkg/Setup/MeSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 6f0f662a60c024b1ebe2e572b81a7e8549826b7d 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  TGL: ME Firmware Version is missing in Firmware Version Info (FVI)
  Merge from C1S: d918d6921834bfaf05227b6097fccf5325daebb1
  
  Resolution: Remove all non-necessary FVI definition and use the definition in C1S.
  Impacted: All C1S projects.
  
  Hsd-es-id: 2010272380
  Change-Id: I9f2f067f2b2c376157f370fde6b8ece39552265a
  Original commit hash: f5d15c163468d1ac0b553b251c2411dbe594c2b6
  
  ClientOneSiliconPkg/Include/SiFvi.h
  ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
  TigerLakePlatSamplePkg/Setup/PchSetup.c
  TigerLakePlatSamplePkg/Setup/PchSetup.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: 76751a95fd05c328da02c5529809794ca56c5694 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3
  
  1. Consume BaseConfigBlockLib, ConfigBlock.h and ConfigBlockLib.h from Edk2Platforms\Silicon\Intel\IntelSiliconPkg.
  2. Remove BaseConfigBlockLib, ConfigBlock.h and ConfigBlockLib.h in ClientSiliconPkg.
  
  Hsd-es-id: 1507577375
  Change-Id: I3c875b0c6c3a21427c5d94a7379b4f12999cad03
  Original commit hash: 6c70ed0f3efa447a8446a5ff4874a019abeeb50b
  
  ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
  ClientSiliconPkg/ClientSiliconPkg.dec
  ClientSiliconPkg/ClientSiliconPkg.dsc
  ClientSiliconPkg/Include/ConfigBlock.h
  ClientSiliconPkg/Include/Library/ConfigBlockLib.h
  ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.c
  ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.inf
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.dsc
  TigerLakePlatSamplePkg/PlatformPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: a91e7622c2f8fc94f297c60ad1205c6b154d566d 
*********************************************************************************

[CPU]

  Revert "PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled." due to regression with USB/PEG PCIe discovery
  
  This reverts below commit
  PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.
  - By default, 1MB of PRMRR Size is set in Config Block even if C6DRAM is disabled in Setup.
  Change-Id: I6c7d0dd425430a18772ad759187064795445cb62
  Hsd-es-id: 22010094727
  
  Hsd-es-id: 22010094727
  Change-Id: Id6e8984c8b94dfc3d7f481000bc2fac2d4494bd1
  Original commit hash: f4f4d9d3d2d1c995e15efbb7e928061bc71754e4
  
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4ac764baeee6bb5be9b4c7c5934121232b7ac42f 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg: Remove Tcg2Config override dependencies for PTT
  
  In preparation of the Tcg2Config override removal needed to get rid of any
  dependencies to the additional TPM type definitions, which were originally added
  to include PTT support. Since PTT is now handled in BIOS as a regular TPM2.0,
  this additional TPM instance and type definitions can be deprecaded. For
  handling PTT specific flows we can rely on different methods not requiring the
  override.
  
  Additionally, the setup menu code and interface has been cleaned up. The BIOS
  menu no longer shows a TPM selection prompt. This was misleading, as BIOS
  doesn't control which TPM is present and detected on the platform. Instead, the
  TCG configuration menu will now display the detected TPM device, if any.
  
  To control the PTT state when supported, the TCG configuration menu provides a
  checkbox that allows the PTT state to be toggled between enabled and disabled.
  When the EndOfPost event has been signaled by CSME, the PTT state is locked and
  can no longer be disabled. The checkbox will reflect this by being grayed out.
  
  Hsd-es-id: 14011072691
  Change-Id: Ib2a9533910043ca725438aa7db84cd37db9c25c0
  Original commit hash: 423dc70fbc19a982d1ec8c5c4971a88b8f8a2cc8
  
  TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
  TigerLakePlatSamplePkg/Include/Tcg2ConfigNvData.h
  TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  TigerLakePlatSamplePkg/Setup/InitStringList.h
  TigerLakePlatSamplePkg/Setup/SecuritySetup.c
  TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
  TigerLakePlatSamplePkg/Setup/SetupId.h
  TigerLakePlatSamplePkg/Setup/Tcg2Setup.c
  TigerLakePlatSamplePkg/Setup/Tcg2Setup.uni
  TigerLakePlatSamplePkg/Setup/TcgSetup.hfr
  TigerLakePlatSamplePkg/Setup/TcgSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: b883f7f8bb1acf0fcbcaef1300b791e69436186c 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  External build scripts should not fail for non-existence of internal template file
  
  For Intel Repo, Move SiPkg.dec.template and gen_dec.py to InternalOnly/Tools and modify related build script
  
  Hsd-es-id: 14010192849
  Change-Id: I2130aa39d4b0833f4a410176ee76aff7e6e28621
  Original commit hash: 20f1fc76be351290cbae7eef4af0f1aad4e363e8
  
  ClientOneSiliconPkg/ClientOneSiliconBuild.py
  TigerLakeBoardPkg/BuildIafw.sh
  TigerLakeBoardPkg/prebuild.bat
  TigerLakeFspPkg/BuildFv.cmd
  TigerLakeFspPkg/BuildFv.sh
  TigerLakeOpenBoardPkg/TigerLakeSimics/bld.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 34f8b11640e4d2500dcfc0e85138e3dc126c379c 
*********************************************************************************

[SiliconPkg]

  [RKL][XCOM] Remove Gen3/Gen4 folders in ClientOneSiliconPkg/IpBlock/CpuPcieRp
  
  Move all PCIe Gen4 C header files to
  IpBlock/CpuPcieRp/IncludePrivate/Library/. And Move all PCIe Gen4
  libraries to IpBlock/CpuPcieRp/LibraryPrivate/.
  
  Since legacy PCIe Gen3 library PeiSaDmiInitLibNull, PeiSaPcieInitLibNull
  and PeiSaPciePolicyLibNull are still being used in SiInit and SaInit.
  These three folders are moved to
  IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/ and their related C header files
  are moved to IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/.
  
  Detailed files/directories changes are as follows. The directories are
  relative to Intel/ClientOneSiliconPkg.
  
  File:
  PeiSaPciePolicyLib.h
  SaDmiInitLib.h
  SaPcieInitLib.h
  From:
  IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/
  To:
  IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/
  
  Directory:
  PeiSaDmiInitLibNull
  PeiSaPcieInitLibNull
  PeiSaPciePolicyLibNull
  From:
  IpBlock/CpuPcieRp/LibraryPrivate/Gen3/
  To:
  IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/
  
  File:
  *
  From:
  IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/
  To:
  IpBlock/CpuPcieRp/IncludePrivate/Library/
  
  Directory:
  *
  From:
  IpBlock/CpuPcieRp/LibraryPrivate/Gen4/
  To:
  IpBlock/CpuPcieRp/LibraryPrivate/
  
  Hsd-es-id: 16010823360
  Impacted Platforms: ADL,TGL,RKL,JSL,SBX
  Change-Id: I9026ed43a3de49b345f1e81a17c456666ce88c70
  Original commit hash: 5f9ff776391ec3950d60b8bf9913c5b4ff3e9ad8
  
  ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
  ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/PeiSaPciePolicyLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/SaDmiInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/SaPcieInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/CpuPcieExpressHelpersLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/DxeCpuPcieRpLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/ItbtPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePolicyLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePreMemRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip17InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
  ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
  ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
  ClientOneSiliconPkg/SiPkg.dec
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 538a98ab3dfdc5574a910784796c931ac13dedc1 
*********************************************************************************

[ASL], [PCH], [BoardPkg], [PlatformPkg]

  Revert TigerLakeBoardPkg/Acpi: Split PCI Host Bus from System Agent
  
  TigerLakeOpenBoardPkg/Acpi: Update references to System Agent registers
  
  ClientOneSiliconPkg/IpBlock: Update references to System Agent registers
  
  TigerLakePlatSamplePkg/Tools: Update Intel ASL compiler to 20200110
  
  DPTF(Power&Generic)Power Participants are detecting in OS Device Manager after enabling in BIOS - after reverting this change
  
  Hsd-es-id: 16010894911
  Change-Id: Idd114f34d783d1ca74c0f441c9c56bb29965d99f
  Original commit hash: c7bd9ccb60f25b95599e1f6a42807aa484182abb
  
  ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
  ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
  ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl
  TigerLakeOpenBoardPkg/Acpi/BoardAcpiDxe/MinDsdt.asl
  TigerLakePlatSamplePkg/Tools/Iasl/iasl.exe
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: bf54c21a59e3363c91354e3db3b38c775ee8af56 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Implement setup options for HW EQ - need to implement all the options that were implemented for Gen4
  TGL: Request for BIOS setup options
  
  Below are the changes has been done:
  -> Add new setup options:
  1) Gen3HwEqOverride
  2) Gen4HwEqOverride
  3) Gen5HwEqOverride
  -> Fix TxOverride for Laguna
  -> Clean up code for ADL, as ADL has 3 root ports
  
  Hsd-es-id: 16010708657, 1409506382
  
  Impacted Platforms: TGL,ADL,RKL,SWX
  
  Change-Id: Iab9b2db5bd64d93f44b86178ef4d8ff6a168d0ea
  Original commit hash: 18dcf6e544ea6225279fd41dbc0e185af50f8665
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: acc70e8058213337f95176b99c7224e8674b1bd8 
*********************************************************************************

[SiliconPkg]

  Need to add internal flag for SwSandboxRestricted in SiPkg.dec.template.
  
  Add internal flag for SwSandboxRestricted.
  
  Hsd-es-id: 1507856948
  Change-Id: Icdead19ea89b0ce5ab1c1081d2cb24bd4e50334a
  Original commit hash: 5164d42115d273f397900eae30cb095b2d90bcb2
  
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: c266a1fb8bb8f83c52739ac85948669f043c046d 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Update default values for SA PCIe setup options in ClientOneSiliconPkg.
  
  Added/Changed default values in C1SPkg for SA PCIe setup options below.
  Removed SA setup option "Allow L0s with Gen3".
  
  --------------------------------------------------------------------+
  SA PCIe Setup Option          | OldValueInC1spkg | NewValueInC1spkg |
  --------------------------------------------------------------------+
  "Set SRL"                     | Undefined        | 1                |
  "Multi-VC"                    | Undefined        | 0                |
  " URR"                        | Undefined        | 0                |
  " FER"                        | Undefined        | 0                |
  " NFER"                       | Undefined        | 0                |
  " CER"                        | Undefined        | 0                |
  " SEFE"                       | Undefined        | 0                |
  " SENFE"                      | Undefined        | 0                |
  " SECE"                       | Undefined        | 0                |
  " Hot Plug"                   | Undefined        | 0                |
  " Advanced Error Reporting"   | Undefined        | 1                |
  " Transmitter Half Swing"     | Undefined        | 0                |
  "Detect Timeout"              | Undefined        | 0                |
  " Force LTR Override"         | Undefined        | 0                |
  "LTR Lock"                    | Undefined        | 0                |
  "PCIe function swap"          | 0                | 1                |
  "Allow L0s with Gen3"         | 0                | Removed          |
  "ASPM"                        | 4                | 2                |
  "PME SCI"                     | 1                | 0                |
  "UPTP(PCIe Gen4 HWEQ Config)" | 7                | 8                |
  "DPTP(PCIe Gen4 HWEQ Config)" | 7                | 9                |
  --------------------------------------------------------------------+
  
  Hsd-es-id: 1507761444
  Impacted Platforms: TGL,RKL,ADL,JSL,SBX
  Change-Id: I6ad2ea2f7a90c50e158a30fbb472c895a31d6e4d
  Original commit hash: ad2fa2f8a064da4a086bc09c1ed581a7b93818ab
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 8535de0c886182d60247a327ff98c450e8162139 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "[TGL] Prevent assume Intel EC asl for non-Intel EC design."
  
  This reverts commit 8e68731f3ba31b6b89fb902829b6a1bb44ece535.
  
  This was a followup from the abandoned change at https://git-amr-7.devtools.intel.com/gerrit/#/c/64356/
  
  This should not have been merged without approval from developers who provided feedback on the abandoned change.
  
  Hsd-es-id: 14010322826
  Change-Id: Ia043fd5a4bce620c0bcb0d5b032ae04ec911abd0
  Original commit hash: 3aa60a3bb0f1a15c440b532e074893b3a38048d2
  
  TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/CommsHub.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/HIDWakeDSM.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WiGigDsm.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
  TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
  TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Art.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfAcpiTables.inf
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Psvt.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Art.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfAcpiTablesSds.inf
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Psvt.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
  TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
  TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.inf
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
  TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
  TigerLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
  TigerLakePlatSamplePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: a137cbbfb9b1916206950fbd7350070340883a78 
*********************************************************************************

[BoardPkg], [ASL]

  [TGL-Y42][M2_7560][RS6]DUT is not entering into CS with WWAN device connected to Root Port 4 - part2
  
  WWAN _RST has been moved to DSDT. The one in TGL-Y RTD3 SSDT was added wrongly
  in https://git-amr-7.devtools.intel.com/gerrit/57982. Hence removing it to
  avoid unexpected failure.
  
  Hsd-es-id: 14010506244
  Change-Id: I520bbeea1c30333d4ed33273baefe0087aa04f3a
  Original commit hash: 888f3f707f48b24a802ee6bf88ba15427906e1a2
  
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: d9dc05179661969f200e97c0ec787aa1f158c5bf 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg: BIOS should not allow to enable TME when TME is disabled in fuses
  
  Hide TME setup option if hardware does not support it.
  
  Hsd-es-id: 22010301726
  Change-Id: Ic0864681cd60b5bfd332f772208cc9ed7c1ddba0
  Original commit hash: cc365dd5d5d4196e660ec3aa0f1b31864d082674
  
  TigerLakePlatSamplePkg/Include/OemSetup.h
  TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 765906ff8b20ee2fb68035ec15d57eb32641f0db 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  TigerLakePlatSamplePkg/Features: added Platform Security Discovery Services driver.
  
  added supported files required for PSDS Dxe driver.
  
  Hsd-es-id: 1409894645
  
  Change-Id: I67bca46b4fa4b3ec5e988256d7cabc4e7574722e
  Original commit hash: f0ca17f77ceac75cdee8711ef0c950ef21eafb2f
  
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/AcpiPsds.c
  TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/AcpiPsds.h
  TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/PsdsAcpiDxe.inf
  TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/PsdsAcpiDxe.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 509b4081d6386f64a16a7c5a856f6c35021813a0 
*********************************************************************************

[ASL]

  Revert BIOS W/A: xHCI gets to D3 with pme_en = 0
  
  PMC team claims they had a patch in their source code long time ago.
  
  Hsd-es-id: 1306400880
  Change-Id: I32b6de58eedbd6f3091bd48be00b1a50748d7d8f
  Original commit hash: cac8473e580e22dbd3eb592b658f7500af5625a2
  
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 08b2af2b32dc14f1d884c215d29d2e60b3251b98 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Removing GT Sku Name from BOIS Setup
  -there is no register to read the GT Sku., previous register was depricated
  Hsd-es-id: 16010872660
  Impacted platform : TGL, ADL, RKL, JSL
  
  Change-Id: I9f45716d4f442bb14d9ffda3ce207860a3956ca8
  Original commit hash: c5e71d1f84523a66df33000394d305790dde8a77
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
  TigerLakePlatSamplePkg/Setup/SaSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f188194c75fc699952da1782c4a9e39dc1ce6e36 
*********************************************************************************

[SiliconPkg]

  New TGL Platform VR POR file WW1020.
  - Added new SKU UP3 TDP=15W 2+2/ 2+1 Celeron and Pentium.
  
  Hsd-es-id: 16010858669
  Change-Id: If1541140e2e9a9e430d0a9d6c3b8ffb35d04dfeb
  Original commit hash: 4bbcfb19e5897fe38a1e501582fbb6bcd334515a
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 662929cf2d9c875fa57b06c87ec4b65e56fe7073 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [Merge from ICL 0.4.68] Porting MRC Clean up Simics checks
  in MRC call table from ICL to TGL
  
  MRC Version: 0.0.4.68          Git commit: 36baf4afa9
  [HSD TBD][Clean up Simics checks in MRC call table]
  
  1. Remove SimicsFlag checks from MrcInternalCheckPoint(), disable training steps in MrcEarlyOverrides() when Simics is detected.
  2. Remove MrcForceOltm - not needed in ICL as it's for 2DPC only
  3. Commend out unused MRC steps in the call table, to reduce binary size:
  - MrcTxTcoCompTraining
  - MrcTxTcoDqsCompTraining
  - MrcClkTcoCompTraining
  - MrcWriteDsUpDnTraining
  - MrcDqDfeTraining
  - MrcTurnAroundTiming
  4. MiniBios makefile improvements:
  - Use /opt:ref option for LINK, to strip unreferenced code/data
  - Use /debug LINK option only in DEBUG build, and not on RELEASE.
  
  Hsd-es-id: 14010861265
  Change-Id: Ic81f4058d5dc9cc6704c84767602d9e6c9b710ad
  Original commit hash: 2f10991b9c3280eda136e68637fd2e3f3346a7fd
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/MiniBios.mak
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: fa0128c9ea775402223bce387a2b151ca4d26c81 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DataControl3 and DataControl2 register programming changes for B0"
  
  This reverts commit 6a7b88461513ddc2ca0c680bf48bfec8e2df6507.
  
  Hsd-es-id: 22010357284
  Change-Id: I7f2658ca8501f4ed7182f84962c6dc0f4c0d96d1
  Original commit hash: f3e7938c7193340fea49c85e5fed74dbc2556b74
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 58bea8ff2071761e138fad448f0dc302067f4401 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][B0][DDR4][LP4][PO] Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done
  
  Issue: MC1 starts in a bad state upon first MC reset with specific QCLK freqs
  
  W/A: Until B2 Stepping. Check the StallDrain register for determining if MC1 needs resetting or not.  If so, reset via
  handshake with ucode and restart flow of MrcStartMemoryConfiguration call table.
  
  Hsd-es-id: 22010307972
  Change-Id: I033780e1c74e5077e86834cb2da20554ee6644b1
  Original commit hash: 3fc2e071238a8fb0612882b09a0dcc733f368c2d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: a1dfa6218d4ba9969d4678919a981e63e5b36c46 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B0][PO]: Bypass VccDLL due to BSODS on LP4x/DDR4 due to memory corruption at > 3200 MT/s
  
  Issue:
  TGL-B0 stepping set to VccDLL Bypass for all frequencies and memory types
  
  Root cause:
  VccDLL should be enabled for datarates >=3200 MTs regardless of memory technology and should be bypass <=2133 MTS
  
  Change:
  Remove condition to VccDLL Bypass for TGL-B0 stepping
  
  Hsd-es-id: 22010345461
  Change-Id: I7d4303fb86749224821328a2551da04ee0ebd45f
  Original commit hash: efdfc0b9692f786ec558539e4999d5a679f1357f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: c53a0c01c962c659b49f78fc82996942e45a3cd7 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL -U]p[B step] Change VccDLL target rail sweep from binary to linear search
  
  Issue:
  Current VccDLL target rail sweep search is doing big jumps in between values
  
  Root Cause:
  Code for VccDLL target rail sweep is executing a binary search
  
  Change:
  Change VccDLL target rail sweep from binary to linear search
  
  Hsd-es-id: 22010307988
  Change-Id: Ica2887c683fd63938c69069570a0f295d3049147
  Original commit hash: 243f06309ea7ab5e4043ec1f0afd837f72f43146
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 4698819184ee7edce545cf168deb59d907327520 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B step]  Remove MrcTmeInit   in MiniBios
  
  Issue:
  Mrc TMEinit needs to be commented out in miniBios
  
  Root Cause:
  Current fusing is TME disable users rely on running scripts to set fuses.punit.tme_en = 1 to avoid mini Bios errors
  at MRC done
  
  Change:
  Move TME MSR Access under TME enable check as in full bios fix
  
  Hsd-es-id: 22010302495
  Change-Id: Ic43ec4da626689ef411fa56ec17702e79cc65f2d
  Original commit hash: 527c440a778221fb16dce916b2a55edc14e31157
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: fusing

*********************************************************************************
Commit: 436283940f2374709ed79fa1bcf293a74d9526b1 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg/Setup: Add back necessary code that be dropped before
  
  Add back necessary code that be dropped before.
  
  Hsd-es-id: N/A
  Change-Id: Iba643aeea23a959226103c4b08ad49cdffc9fd65
  Original commit hash: 4829b4af3f0129464cf050a4aba7ced6a9d9165b
  
  TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: 8962668a2d4901277908dc3e3779fea476f62d41 
*********************************************************************************

[BoardPkg]

  TGL U Security [A6] : IBB fails to verify OBB authentication loaded from flash during sys boot up.
  
  Update PcdFixedDebugPrintErrorLevel from 0x80000046 to 0x80400046. (0x00400000 for DEBUG_VERBOSE)
  Use DebugLib from MdeModulePkg\Library\PeiDxeDebugLibReportStatusCode\PeiDxeDebugLibReportStatusCode.inf for DXE phase to avoid DEBUG_VERBOSE trace in SmmClear/SmmTrigger function of SmmControlDriver caused the BSOD issue while booting to OS
  
  Hsd-es-id: 16010370727
  Change-Id: Ib37290402629893945e29f03f4c888248f22b8b7
  Original commit hash: d32c04019e1ac72fe6cad0e13dc01cb336e534e2
  
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 1261f992edf582b3338dbe35bf5c0212afdc29ed 
*********************************************************************************

[BoardPkg], [ASL]

  PEG PCIe 200ms delay from POFF to PON
  
  Added 200ms delay between PIN_OFF and PIN_ON to give enough time for 3.3V rail to power off during D3cold flows.
  Direct learning from https://git-amr-7.devtools.intel.com/gerrit/72251
  
  Hsd-es-id: 22010246396
  Impacted platforms: TGL
  Change-Id: I8b2a7252a3c1f8daf6721bd067b6e010365a246d
  Original commit hash: dcdf033131e7e35fa2d7525aeba77e7400cc1a3c
  
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: dad8c59bf14f6de801d6f06800e456f5c1f17e85 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  ClientCommonPkg/Restricted/Tools/ACE: Remove it.
  
  Need not it now.
  Remove the following:
  ClientCommonPkg/Restricted/Tools/ACE/*
  PlatSamplePkg/FixAceGcc.py
  
  Hsd-es-id: 1507817484
  Change-Id: I961c70a1d9bf5a774f3c0d8f03780f8a6dfc3b20
  Original commit hash: bfc47bc7ed7e824014f317fc2a68af6762b5eeaa
  
  TigerLakeBoardPkg/PreBuild.sh
  TigerLakeBoardPkg/prebuild.bat
  TigerLakePlatSamplePkg/FixAceGcc.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: e14588731f49e3dd294985c532ca39ea5bce4b4d 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSiliconPkg: Remove usage of PchSbiRpPciXxx functions outside of PCIe lib
  
  Removed the usage of the PchSbiRpPciXxx functions outside
  of the PeiPcieRpInitLib in preparation to remove those functions
  from helpers lib. Rst library will now use GetPcieControllerConfig
  to get controller configuration and HybridStorageLib will use newly
  created PcieEnableTrunkClockGate to enable clock gating on hybrid
  storage.
  
  Hsd-es-id: 1607351014
  Change-Id: If9e973ce249b6e412fe380fb0959774994690173
  Original commit hash: 763b2c32e5e82fa5964d23b89141a7a45b5a1c08
  
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibNoRemap.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemappingNull.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 21a28564b87b2e0e595d491e8bf9a7657b46e4e1 
*********************************************************************************

[PlatformPkg]

  [TGL][PM] PS1,2,3 thresholds for IMPV9 VR (vccin) are programmed incorrectly in BIOS.
  
  Updated values through Setup.
  To keep data consistency, set data = 0 for MailboxRead in setup for VR_MSR type.
  Updated PS2 value to zero as per WA : https://hsdes.intel.com/appstore/article/#/22010323207
  
  Hsd-es-id: 22010318163
  Change-Id: I58de3ac93a8ad7ec57c3643d1251c0fbc27da44d
  Original commit hash: 4600a4371bbb8b42423ab850726fe127f3794c48
  
  TigerLakePlatSamplePkg/Setup/CpuSetup.c
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: df11c436b5c498cbf5f16112014bf3c4c07cab1b 
*********************************************************************************

[PlatformPkg]

  [TGL][B0] Enable VT-d set options per phase - phase 4
  
  EnableVtd - Enabled
  LocalX2ApicAvailable - Disabled
  DmaControlGuarantee - Enabled
  VtdIgdEnable - Enabled
  VtdIpuEnable - Enabled
  VtdIopEnable - Enabled
  VtdItbtEnable- Enabled
  D3ColdEnable - Disabled
  TbtVtdBaseSecurity - Enabled
  ControlIommu - Enabled (enabled in phase 4)
  
  Hsd-es-id: 22010097818
  Change-Id: Ie85fa314ef216f6ab0be120a7b23428771734440
  Original commit hash: 95f66c6ac20dd24508c9d6e84868f069a6bac03e
  
  TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 16928030ce3456d251ca662d156441ede0b04840 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Change FID calculation for ADP root ports
  
  ADP-S root port's FID depends only on the root port index within
  the root port(0 - 3) and doesn't need RpDevice number on higher bits.
  
  Hsd-es-id: 1607351014
  Change-Id: If1647f78cc292b9c7d6a46aa98487dac6c5c7dc4
  Original commit hash: 6d306307b23ddb739f6cf63f36abd4946983a129
  
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d56178c5c7e5444e08dc162b000f45df7425cdb3 
*********************************************************************************

[PlatformPkg]

  [TGL-H] MRC version is not displayed correctly in BIOS Platform Information Page
  
  MRC_REVISION_REG offset is 0x5034, according to MrcCrOffsetProjAdj(),
  there is no offset for UlxUlt, but for H, the offset is 0xd834.
  the patch here use the cpusku to differentiate the offset.
  
  Hsd-es-id: 22010179437
  Change-Id: Ia211b5ab30aa6512e3fc78fd521cb0360c06395d
  Original commit hash: 0e823426f0ff711942b5a1eee8bcd05e14447581
  
  TigerLakePlatSamplePkg/Setup/SaSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 603681091dcd4e515fc292c518c213ba7402654a 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg: Update LPDDR5 SPD Byte6 in board code
  
  Byte 6 in the SPD built into the BIOS platform code is incorrect, it's currently set to 0xB0 but should be 0xB8.
  Without this change the capacity calculations will be incorrect for LPDDR5 and the board will fail to boot to OS.
  
  Hsd-es-id: https
  Change-Id: I02a299fce6d8a38dff22009de9442a73b67312e5
  Original commit hash: c5ff575a5a6477d061ef930d467d7117872445e3
  
  TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: fbded92bfb0349d89070685c9c62888df1f459c3 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Allow PcieSipInitLib to send SBI messages
  
  Sometimes we need to access root ports registers via
  the SBI messages. This commit enchances the
  PCIE_ROOT_PORT_DEV structure with SBI interface which
  will allow the PcieSipLibrary to implemnt PTM programming
  or other flows that require SBI access.
  
  Hsd-es-id: 1607351014
  Change-Id: I5ce3e9f24b1eba9a5f11834af0b2e77f34ac7118
  Original commit hash: 968a3b0700ef078588d15246bad20f804e72b6c5
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 3b048e0d6e59d3d746423e988a994043258e1f85 
*********************************************************************************

[SiliconPkg], [SA], [ASL]

  PEG 60: Cannot exit from windows sleep and PCIe link stuck @LTSSM 0x48 (L2.exit) for Gen1/Gen2/Gen3 with Samsung970 EVO
  
  Used SCB0 bit of SPR register
  
  Hsd-es-id: 14010900879
  Change-Id: Ibff9ec891b107dcc2d0a76fdb75d7208a773731b
  Original commit hash: 2a7b11f5e5673642b7febfc2a6587d78d515b1d6
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Samsung

*********************************************************************************
Commit: eb784b88170b48810232fd74e6d1ced130be439e 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B0][DDR4][LP4][PO] Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done"
  
  This reverts commit 89b2b6146b64a845805f8a227251f2056cd4027b.
  
  Hsd-es-id: 22010301861
  Change-Id: I595672a2762154b324c87fab9fa1da7a55ab5b80
  Original commit hash: 0ccac9488fc1aae6d7c5064fb0456a945f50639e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 17f5bd02bee7a181e74d87094d4a34168ff424d1 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][U/Y/H] MRC needs to set .m_comp_0_0_0_mchbar_pcu.comp_disable before MRC done"
  
  This reverts commit 390ebb41fb3ce647c6b2d3c9a964c82c838d3249.
  
  Hsd-es-id: 14010942817
  Change-Id: I81327f5d5d71eff76f4dd1806c8bc8647f1a5f66
  Original commit hash: ec277b16e319131830f77723fc43fe4faec74e7c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 77455d89e31a4594eed600f2754044208d4cc69b 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL-B0][PO]: LP4x - Memory corruption seen when PPD is enabled
  
  Update tPRPDEN to use JEDEC parameters without hardware additions (on A-step)
  
  Hsd-es-id: 14010859061
  Change-Id: Id2870f16929b48ff2ecdb8dd99b5e37c529eea6b
  Original commit hash: 2d311af6192d488592950756a12e0cd4d574781e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 2e811f0f120c51f744f13929d7097c8cfc2599fa 
*********************************************************************************

[SiliconPkg]

  Revert "C1S/MemoryInit/Tgl: [TGL][B0] SpineGate and PPD disabled"
  
  This reverts commit 12317bc3d62e875ed214e9b5fb0f7fb18ba2a00d.
  
  Hsd-es-id: None
  Change-Id: I9a8af344ecb72394a69a110d0f9e372ace9b759a
  Original commit hash: 4098df038315cc9af85ad7a00afc5da3a9cf2a42
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 58a495cbab202d0d92ab135b62ce87da8fa15e69 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B0][DDR4][LP4][PO] Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done
  
  Issue:
  MRC training failing with Timed out sending MRH command message
  
  Root Cause:
  Silicon issue to be fix in TGL B2 stepping
  
  Change:
  Change SAGV Frequencies and Gear as workaround
  
  Hsd-es-id: 22010301861
  Change-Id: If7d3dda0eeeda9c73dc7098ae792dbd8ac454bc7
  Original commit hash: 0cafecaf6b2340707e4ea6cee6617fdc2c03b0e9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word:  silicon 
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: b286c801cbe41e02e2576378cfbb550dfe62f5c3 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL-H SafeConfig Removal
  
  Change:
  Changed MrcSafeConfig to FALSE.
  Reverted MrcSafeMode function changes to PO defaults.
  
  Hsd-es-id: 22010301720
  Change-Id: I7db68515c155fb4e824a6ab759bafb64721688a1
  Original commit hash: 71670a05e039b13e09cee540270c1e544a11c01e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 742d9460416361cae743a44e144acd0edf057504 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B0][PO]: BSODS on LP4x/DDR4 due to memory corruption at > 3200 MT/s
  
  Issue:
  During Warm Reset or S4 Cycles, we are getting Random BSODs.
  
  Change:
  Workaround set VccDllBypass = 1 for any stepping not A0
  
  Hsd-es-id: 22010306523
  Change-Id: Iaeb1830edf7b0858c8ea7b204c66ef8e703a14f1
  Original commit hash: fd2a33bc3e05d0305ffaaee565cabd1db2840f57
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 3bcd60e6337dd1bbf1a16a550b398608e9ad7854 
*********************************************************************************

[SiliconPkg]

  C1S\MemoryInit\Tgl: [TGL][MRC][B0] Take A0 flows for B0 stepping when related to VccDLL, VssHi and DCC
  
  Specific items:
  DriftLimitGlobal/Local formula overridden w/ A0 W/A values (sighting lists this as A0) https://hsdes.intel.com/appstore/article/#/2207987965
  PBD Deskew calculation difference
  NBiasFastStartup field cleared out in A0
  VsxHi LVR skipped in A0
  DCC DQS skipped in A0 https://hsdes.intel.com/appstore/article/#/2207782781
  Averaging TxDqsTcoRiseFall/FallRise across ranks in A0. https://hsdes.intel.com/appstore/article/#/2208100973
  
  Hsd-es-id: 14010947009
  Change-Id: I4f269140879ddad41bb7cce51d43ae1ab9d7621c
  Original commit hash: 260d51ccc4d4d706dcb844fda8d02e0f0fda2c3c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 7c549c7806b00433066bd3b9c75496306c7cdb68 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][B0][PO][LP4x] Seeing very Low TxDq Margins at 3733 g2 and 4267 g2 causing write timing centering failures
  
  Issue: TxDqsDccOffset being modified during SenseAmp Offset Training
  
  Root Cause: TxDqsDccOffset field is a hardware driven field and was not updated in GetSet cache
  
  W/A: Force GetSet cache to update this register field at start of SenseAmp Offset Training
  
  Hsd-es-id: 22010237420
  Change-Id: Ibfc391f9d80ee98a84d69b83c33134f521171d4b
  Original commit hash: 15132ec7738e7fc55c69eb29aafb09875e8ed3f3
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 0e161cb60713cf607c996aca562e8e8366d81fec 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] Skip VccDll Step 2 for all steppings
  
  Skipping VccDll Step 2
  
  Hsd-es-id: 14010947163
  Change-Id: I026d0e5de9df52b35f08194c1e576bbab8c5e2bd
  Original commit hash: fa984dd2868a601b945a135ee4945b2b6707c46a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 0879f4539f0af8ef4babebd6261cc6624a2a01eb 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][B0][LP4x][DDR4] DCC Init - Rcomp Cycle Timeout
  
  Issue: During DQS Rise/Fall step, Rcomp Timeout error messages kept showing up
  
  Fix: Determined that ForceRcomp is not needed here but just ForceCompUpdate by itself.  Removed ForceRcomp.
  
  Hsd-es-id: 22010217526
  Change-Id: I29e3c5622c9ac2d155cc57ab99580cdc5e82a629
  Original commit hash: 8d1e09b252577bce05e9c0a6a6f4c549082b41de
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 859491ea9ec1f07ca13720ffb129650e6667e229 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: TGL U/Y B0 Changes/Fixes/Tunings
  
  1. Adjusted Early Rx 2D Training RxVref sweep range
  2. Removed the VOH hack in the RxVref calculation function for B0
  3. Fixed RMT RxVref step size
  4. Fixed power training RxVref step size
  5. Fixed the Rx ODT desaturation flow
  6. Fixed print errors in comp optimization and comp vref initalization
  
  Change: TGL U/Y B0 Changes/Fixes/Tunings
  
  Hsd-es-id: 22010269229
  Change-Id: Iec4a7c0c8518db49961fe14294a2648e99fe5666
  Original commit hash: 524459a7786a25e07b44ed50c583ba277ea00733
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: bb95faf41b914bbf817f07c4b8a144f9b69cc51d 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] WCK to CK ratio during WckLeveling should be controlled by mcmiscs CR DDRWCKCONTROL_0_0_0_MCHBAR not the CCC clock divider setting
  
  Issue
  WCK and CK phase alignment mismatch after Wck leveling.
  
  Root Cause
  TrainWckMask should be programmed to 4 (we suppose to generate 8 WCK pules with this setting).
  tWckHalfRate should be programmed to 4, which is 16 Qclk. (Since 2:1 WCK is half of Qclk in gear2 mode and this CR is in QClk, therefore we need 16 QClk here).
  The above changes with TargetNUI fixes provides a much better wck to ck phase relationship. I have posted a detailed analysis of the issue with several scope shots in the HSD tagged to this work.
  
  Remove the hack TrainedWckPi + 128.
  
  Testing with minibios
  LP5 Samsung 1R 4400 passes memtest
  LP5 Micron 1R 4400 passes memtest
  on MRC platform as well as SV platform
  
  Hsd-es-id: <22010136193>
  Change-Id: Ife5d83afa0e7ffc89ef93fbb9f04d6b3d96d5173
  Original commit hash: a5e02e4595d71e54e54f4f29bef57c81b450d8ae
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Samsung
  --Commit Message Contains Memory Vendor: Micron

*********************************************************************************
Commit: 499d2218e789f914f5d54cad3f6fa2349e1eb811 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DataControl3 and DataControl2 register programming changes for B0
  
  rxrankmuxdelay_2ndstg as 3 for DDR4 Gear1 and Gear 2. 0 for Lp4 and Lp5. Keep the A0 programming as is.
  txeq_rankmuxdelay_offset as 3 for all tech. This is not stated in the HSD but confirmed by design.
  DdrCrDataControl3QnnnH.txperbit_rankmuxdelay_offset as 1 for all technologies
  RxRankMuxDelay can be even or odd from B0 stepping and onwards
  Added the HSD link and comment for CtlSRDrv and CtlTxEq
  
  Hsd-es-id: <1407937998,1909305485>
  Change-Id: I497951a8b58ef587fd4d96076b2f14929614b28b
  Original commit hash: 389ece342928539fdc206a3112cf3223c3bf84b2
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: a365499887d6d2aa24af702f37ac4bec230ba241 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: TGL [MRC] FLL recipe change request
  
  Update FLL_CMD_CFG_REG.FLLVR_BYPASS = 0x1 register setting in system validation for all technologies and TGL U/Y and TGL-H.
  x3r6 sims show that the levelshifter in the LDO does not flip for the skewed P/N corner for low VDD2.
  
  Hsd-es-id: 22010271294
  Change-Id: Ib42b5df9ac64443c424aca29faf5455deb323eee
  Original commit hash: 480bbf610cd6a04426366dbd2bfe86788a3ce35e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 08a125e875eb0f852779685ab90e1cf8adbd63ca 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DDR5 JEDEC Write Leveling
  
  Implement JEDEC Write Leveling Training for DDR5.
  
  Renamed MrcJedecWriteLevelingTraining to MrcJedecWriteLevelingDdr4Lp4
  MrcJedecWriteLevelingTraining will now be a wrapper to call the DDR type specific:
  - DDR4 and LPDDR4: MrcJedecWriteLevelingDdr4Lp4
  -            DDR5: MrcJedecWriteLevelingDdr5
  
  created new routines to share code between current Write Leveling routines and DDR5 JEDEC Write Leveling
  - MrcNormalizeTxDelay - calculate Cycle and PI Delay per channel and per rank
  - MrcMcTxCycleLimits  - finds the maximum possible increment and  decrement values for write leveling trainings
  - MrcIoTxLimits       - Find the minimum and maximum PI setting across Tx DQ/DQS on a given Rank, on all channels.
  Determine how far we can use the PI value to shift the Cycle.
  - SetWriteCycleDelay  - Programs new delay offsets to DQ/DQS timing
  
  other new routines created:
  - BackupRestoreWlPmOdtSettings - Backup/restore BiasPMCtrl and EnDqsOdtParkMode settings
  - SetupDdrioDdr5WrLvl          - configures Phy registers for DDR5 Write Leveling training
  - PrintTotalWlDelay            - Prints DDR5 Write Leveling training results
  - MrcFindMinWrLvlDelays        - finds the Minimum TX delays per channel and per Rank
  - AdjustWrLvlTotPiDly          - Adjusts The Total WL Pi delays by the delay provided
  - MrcWrLvlSweepTxDqs           - Walks TxDqs Pi Delay forward til feedback is 1.
  - SelectReutRanksAll           - Loops through controllers and channels and returns a mask for the provided rank
  - MrcDdr5SetDramWrLvMode       - Enable/Disable DDR5 Write Leveling modes on DRAM
  - MrcDdr5SetCasLatency         - Set CAS latency on on All DRAMs in the system
  - MrcSetMR3_DDR5               - sets Write Leveling Internal Cycle delay through MR3 commands to the provided controller/channels
  
  Other changes:
  - removed WrLvlChMax arrays from WriteLeveling Flyby as they are not being used
  - created GetSet access for DDRCrDqsMaskValue field (GsmIocDDRCrDqsMaskValue)
  - Add DDR5 4000 SPD for Stub mode
  - Set nmber of samples to 16 in CTE, use define to send the same number of writes in CPGC settings
  - relax WR to WR timings for DDR5 Write Leveling (tWCL + tWLO_MAX) and restore at the end
  - add initial local Stub feedback
  - skip WCK training for DDR5
  - Increase FSP flash size
  - poll for mc_drained in RunIoTest to wait for pending transactions to drain.
  
  Hsd-es-id: 2209626702
  Change-Id: I7e5c400a98bbdc621662cfebab820abf90072e1d
  Original commit hash: b86018c39834625696c23ff100ce4ead1c58cc33
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 76da34f931e2e2a071cf66236816b21d78f8458b 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL-H][MRC] CCC perbit changes for TGL-H
  
  CCC PerBit decode was changed between U/Y and H skus.  Adjusting code to match on DDR4 and added for DDR5.
  
  Hsd-es-id: 22010248755
  Change-Id: Ie4d3f1002159c7b6904395722ecf9d1ba2924072
  Original commit hash: 4f40611400d7ceca0419da67cd3db88cb7128457
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 7e3e70b887027a749f31ac39d252f7373d09d8d0 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: DDR5 PDA Enumeration
  
  - Added PDA Enumeration training step to the call table. This training should
  only be run on DDR5.
  = PDA Enumeration will use MPC commands to assign a unique value to each DRAM Device
  - Moved functions MrcIssueMrw, MrcIssueMrr, MrcIssueNop, MrcIssueVrefCa, and
  MrcIssueMpc to a more central location
  - Add PDA to the Memory Config Block
  
  Hsd-es-id: 2208349453
  Change-Id: I7bc654067c40870c881cbbfa832633d9fda03187
  Original commit hash: 6a68b483961499a8d0346e2e8314264048efa760
  
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 4900a2b072376a53aff792932519e2e9bb1e7020 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Use multicast reg for wrpreamble
  
  Issue:
  LPDDR4 boot fails in Read MPR training
  
  Root Cause:
  The wrpreamble field write was moved to MrcSetWritePreamble using
  the GsmIocDataWrPreamble GetSet. This change correctly initializes
  wrpreamble on all of the strobes however the change is causing
  LPDDR4 systems to fail Read MPR training. The exact root cause of
  this is unknown.
  
  Change:
  Reverted to using the DATA_CR_DDRCRDATAOFFSETTRAIN_REG multicast
  register instead of the GsmIocDataWrPreamble GetSet.
  
  Hsd-es-id: 2209811433
  Change-Id: Id982a4e585ff5e74de41b02fca63b1b1566cccc9
  Original commit hash: ce6f66789359d590a75d96beeef42aebeb07099b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: de775c7600fa18de016b443086df706f7b9638c0 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL-H DDR4 Enabling Updates
  
  Changes:
  Moved Gear MrcSafeMode override to take only when Input->GearRatio is on auto.
  Created a function to get the RcvEn->RxFifoRdEn separation constant instead of using the array directly.
  In this function, if we are Gear1 in DT, we increase MC1 separation by 1.
  Remove the inclusion of a Chip private header in the MRC code except for in the Chip library.
  Moved MrcSetIoOdtMode & MrcVssHiRegulatorOffsetCorrection from the internal header to the public header.
  Fixed bug where CkeGrpPi did not select the corrrect register for the PiGroup on ranks 2 & 3.
  Updated single rank starting RTT.
  
  Hsd-es-id: 22010234668
  Change-Id: I12e8a7537c7aa8f6c495dc1bdf989045c5f3ad5d
  Original commit hash: bfaa03ae92f062ec25b920781e148c4af98d5a82
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4406c2bffb19608b133667425e9306a38f005b00 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Tgl-H Power-on Updates
  
  [TGL-H-P0][PO][1LM] Cold/warm reset entry fail due to PCI RCOMP MCA
  Improperly writing P_RCOMP instead of M_RCOMP in MrcDone
  
  EV Updates
  Enabled 4xR tracking for the Margin entries in the MRC host structure.
  Updated the MrcSafeMode configuration to allow EV content to run in MiniBIOS.
  Updated Rcomp Targets.
  
  CADB Issue
  Issue with CADB blocking CS on Ranks 2/3.
  W/A is to run command training without CADB.
  Replacing the DQPat with BasicVA if we are P0.
  
  General:
  Added P0 input parameter.
  Set MrcSafeConfig if DtHalo is detected.
  
  Hsd-es-id: 22010182602
  Change-Id: Ifa7956dd803d3fe190447feb48a54cdb01c07831
  Original commit hash: 87e136814e42a72c0443641ed64dfaefa3ec6f3d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  W/A 

*********************************************************************************
Commit: 48877ccfc522bf4563d617c81fa5580ecc67d057 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg\MemoryInit\Tgl: Add TGL-H uCode Patch for MiniBIOS
  
  Add TGL-H patch.
  Removed old A0 Patches.
  Added additional TGL-H DeviceID.
  Increased the MiniBIOS binary size to 2M.
  
  Hsd-es-id: https://hsdes.intel.com/appstore/article/#/22010153609
  Change-Id: Ic004118cb6770d6356cea3d51e1cb408f7af7a81
  Original commit hash: d90b9bc57240a577431c2bc278da2c80647349ae
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/MiniBios.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcsetup.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000008.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000042.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_80000008.inc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 11627eca5f877fecff1c62d3458e0e79937450b9 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg\MemoryInit\Tgl: Simplify SPD support for Stub
  
  Removed duplicated SPD files in each VS version solution.
  Created a single SPD repo at Restricted\Spd.
  All SPD's file type is now changed to .spd for tracking in GIT.
  Set Stub support to be NIL to match the DV board.
  
  Hsd-es-id: N/A
  Change-Id: I9f7dbced2a4aaf39f7ae06d156d5350c31d94b05
  Original commit hash: ec0128520751db64582e8c1858888d01486642dd
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: a15020def544f5da420e4b3adca48551151adc1d 
*********************************************************************************

[SiliconPkg]

  [TGL MRC][Enable Read Leveling on DDR5]
  
  Port DDR5 Read Leveling changes from ADL MRC
  
  Enable Read Leveling training step on DDR5.
  - Enable Read Preamble Training mode via MR2[0]
  - Enable MPR training mode in MC - will convert RD to MRR31, and ACT/PRE to NOP
  - DRAM is using 1tCK read preamble while in Read Preamble Training mode, hence adjusted the code to skip the preamble while going to the first strobe edge.
  - RecvEn is parked 1 UI before the first strobe (for 1tCK preamble)
  
  Hsd-es-id: 2209811508
  Change-Id: I8eae1ffc9766de024aa530dd60a4589b0246cfbe
  Original commit hash: 5b6fb575ac7108798aafe9ff1ce9dd5a6973db60
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 680f73cc078c174244f45011052126d023e34804 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC]DCC steps needs a convergence detection implemented in the MRC
  
  Issue: DCC may not converged to 50% with the current number of comps
  
  Fix: Add code to check for convergence to 256 and repeat comps until convergence occurs or 3 time the requested comps has occurred
  
  Hsd-es-id: 2209619228
  Change-Id: I092525277c94254caa57c5d47d889ca9d1cd34b6
  Original commit hash: f3c5c20a2ab392c5797e300e8c6c86a82ce9afd1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: e545b83885116dfc3c2e40f676c9ead76de689bc 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] WckLeveling and ECT changes for LP5
  
  Issue
  During Wck training MRC sends 8 wck toggles to DRAM. Dram samples Ck at every rising edge of wck. This could be different for different vendors. Dram could sample wck for every rising edge of ck. Dram sends that feedback after all 8 toggles of wck plus tWLO time for the last toggle. Wck is per channel and DRAM internally divides per byte. This is the reason that on the scope during this training we see first rising edge of Wck 256 ticks apart from first rising edge of CK, but the second rising edge aligns. With scope captures during wckleveling, we see that when we get the feedback from dram, MRC is already on the falling edge of 8th rising edge, on samsung memory.
  
  Temporary solution
  The 8th rising edge aligns with the rising edge of Wck but to align the first rising edge of wck with rising edge of tck we need to subtract the 2UI i.e 128 from the final Wck value.  This is a temporary solution because design needs more scope shots during Wck training to determine if its an algorithm issue.
  
  Issue
  On samsung 2R ECT, MRC doesnt get any feedback from dram. This is due to a glitch seen on CK right before ECT prints test results on the log.
  
  Root Cause
  BlockTrainResetToggle clears this glitch.
  
  Hsd-es-id: <22010136193, 22010143157>
  Change-Id: I29ff4371862072db543fb0f6fa029a3807327add
  Original commit hash: 769f7bd5c2cc68a2cd96475c64f49a4e281452e9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Oem: Samsung

*********************************************************************************
Commit: 2b9693a4612863e710449208bea869a68a92ac44 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Revert CPGC VA Pattern function
  
  Temporarily Revert CPGC VA Pattern function back to original
  implementation to resolve build conflicts with LP5.
  
  Hsd-es-id: 2209616780
  Change-Id: Ia4a405daf0bda5c8a8d7403595efff58076fd0a1
  Original commit hash: 3a2de55d84fbf3d459fcce33eb38ac1cbe840e99
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: b0e7ff591909b6bfa7cddceb885d004a24c3c56b 
*********************************************************************************

[SiliconPkg], [BoardPkg], [ASL]

  ClientOneSiliconPkg/IpBlock/Itss: Reassign IRQ values for certain devices / functions to enable shared TSN/UART interrupts
  - removed interrupt table entry for cnvi, which is no longer present on TGL
  - updated IRQ values:
  D30F0: IRQ 34 --> 16
  D30F1: IRQ 35 --> 17
  D16F0: IRQ 16 --> 18
  D16F1: IRQ 17 --> 19
  D18F6: IRQ 18 --> 34
  D17F0: IRQ 19 --> 35
  
  Hsd-es-id: https://hsdes.intel.com/appstore/article/#/14010511764
  Change-Id: I74f71d8ea1157a443b0426ed3ab805cbdc159053
  Original commit hash: 8b0feccf32e071785a077107cdd02bab92211eca
  
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2H.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 367a2b606c7a85ca3575b099d505a99d2cb6bf84 
*********************************************************************************

[CPU]

  New TGL Platform VR POR file WW4919
  
  Updated TGL-H skus
  
  Hsd-es-id: 14010630781
  Change-Id: I83f87794a3b2bafa18239ac0cdfc41fc16a9dd8f
  Original commit hash: 8711507f81801cc27002486aa0e2a79634381596
  
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 05b001f77b5a586f9cc9943c943bcf88f3dfea95 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg/BiosInfoRecovery: Update BiosInfoRecovery module
  
  - This commit leaves detail description for BIOS_INFO for recovery
  to avoid any further bugs and confusion for the future.
  
  - BIOS_INFO entry for MCU are duplicated. This commit removes the wrong
  entry for MCU and keeps type 01 entry one.
  
  Hsd-es-id: 22010302457
  Change-Id: I7719e079c2028451e6ab7eb3849ca4fa4c5d19f6
  Original commit hash: a780d99856c19c90f7c37f73e6bcb1a94b555616
  
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: b849a33f53137f9163857c50486f35871f89a5e7 
*********************************************************************************

[SiliconPkg]

  Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg-Step2-Fix missing part
  1. Move SmbiosProcessorLib.h to C1S from ClientCommonPkg.
  
  Hsd-es-id: 1507577375
  Impact Platforms: TGL, JSL, RKL, ADL
  
  Change-Id: I82910e217a810851739538bc03e3e0d86ecf18d7
  Original commit hash: 1e30b593cb08bcb07d79918a4fff5e1196e99fdc
  
  ClientOneSiliconPkg/Include/Library/SmbiosProcessorLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 5addd4250e24b507d6cc605d9d1ad10204d3bfe6 
*********************************************************************************

[SiliconPkg], [PCH]

  Package/Module: C1S sv restricted code removal phase#1
  
  C1S sv restricted code removal phase#1 - remove code no longer needed.
  
  Hsd-es-id: https://hsdes.intel.com/resource/2207017263
  
  Change-Id: I49a38736730e9e4fe7e69027a005345501ea1f42
  Original commit hash: 199af286868135c51a36b0981746a8e2d3f724e1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: bdf8ad88739c7ee819008129860c076dbe1a1201 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/BiosInfo: BIOS_INFO MCU entry correction and add helpful notes
  
  This commit makes corrections in BIOS_INFO entries, also leaves
  detail description for BIOS_INFO to avoid any further bugs and confusion
  for the future.
  
  - BIOS_INFO entry for MCU are duplicated. This commit removes the wrong
  entry for MCU and keeps type 01 entry one.
  
  Hsd-es-id: 22010302457
  Change-Id: Idbec72cfc2ac701f780e8d8e94f874c90b2c5b1e
  Original commit hash: 5a76bda54c8f3a10d63220713b7e23b7e47e8f40
  
  TigerLakeBoardPkg/BiosInfo/BiosInfo.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 550855f2e1348fb4acaeba83c0c26b683a34a0b7 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/BoardPkg DSC FDF: Clean up unused Firmware Volume description and DXE drivers
  
  - This commit cleans up unused DXE drivers which decompress
  firmware volume. Those lines have been commented out
  since the drivers are not used. Firmware volumes are installed
  in PEI. No DXE drivers are needed.
  - This commit cleans up unused FvSecurity definition from
  BoargPkg.fdf.
  
  Hsd-es-id: 22010301774
  Change-Id: Ifcf339a07fe801a801da7fce6d6c9adae87451fd
  Original commit hash: 69ec51e6c48e1ced1d2c021201ed0f04e14b48ff
  
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: e8517709c1749897d2ed5503b03ef10437c2e7a6 
*********************************************************************************

[PlatformPkg]

  RKL-S [CMLS-TGP-H] Security :: Minimal Allowed & Executing Anti-Rollback SVN are Enumerating as Not Applicable under Antirollback SVN configuration
  
  Issue: Anti-Rollback SVN entity increased.
  Resolution: Re-allocate memory based on the returned entry number.
  Impacted: All C1S projects.
  
  Hsd-es-id: 16010787970
  Change-Id: I51e208efb96535094a61e56c986716c4fbf1c9d8
  Original commit hash: e69fe7b87e9f6184e45daca14b88391fcfed0a5b
  
  TigerLakePlatSamplePkg/Setup/MeSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 743224b549f84431e347add70e99ac5183485e7b 
*********************************************************************************

[SiliconPkg]

  This change causing JSL regression on CS support. Refer https://hsdes.intel.com/appstore/article/#/16010808428. Revert "Removed PMTCS register programming from CPU TraceHub initialization."
  
  This reverts commit ae591f44804e84dbba6d4b972aa47237ea253277.
  
  Hsd-es-id: 16010808428
  
  Change-Id: I1042f8651b0e11a6827ce359d5d7b62a889e8088
  Original commit hash: ffc5a8e5defca99545e699c145d0fba8fb9f2278
  
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f0112b9dd2eecf2b1e132fd398788fb4f56fdd33 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  ClientCommonPkg/Universal/SimpleBootFlagDxe: Remove it
  
  SimpleBootFlag was only used in old platform.
  We do not support it now, so remove it.
  Remove the following:
  ClientCommonPkg/Include/SimpleBootFlag.h
  ClientCommonPkg/Universal/SimpleBootFlagDxe/*
  Also modify the BoardPkg/Library/PeiBootModeLib/ for this change.
  
  Hsd-es-id: 1507797985
  Change-Id: I84756825c09489e6a51a62c2db6909273d667709
  Original commit hash: a9f1aa293aaa5b60c267fb6ffffbf4f54d27bb78
  
  ClientCommonPkg/Include/SimpleBootFlag.h
  ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlag.c
  ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlag.inf
  ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlagInternal.h
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/BoardPkgConfig.dsc
  TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
  TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
  TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLibInternal.h
  TigerLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6aa6ae915375ef330164d94f05ba2e6ee7c31b92 
*********************************************************************************

[CPU]

  BIOS does not retain overridden IMON slope/offset values.
  
  - In order to pass non-zero value to VR Strap Read, the response buffer must be defined.
  Currently the VrTopology.Fields only define 32bit [Lower DWORD].
  
  This limitation for exercising Data=3 condition.
  
  Hsd-es-id:22010280506
  Change-Id: I7ce2beecbf898eccd967d8ce83bb6b08af9000ea
  Original commit hash: 24676520e3d7f591af482f729b5b97c6d8adeaf5
  
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 8318d8f871a80d4f0994ce9947aff9e31c74c12b 
*********************************************************************************

[PCH]

  ClientOneSiliconPkg: Updated EBG SKU mapping with available Device IDs
  
  Added EBG eSPI device ID to list in header and PchInfoLib
  
  Hsd-es-id: 1809942856
  
  Change-Id: I8e61a3abc8e8ebf4c4945a998a5f846dbfa4c488
  Original commit hash: 4eab1bffdd699de6d5668c6b54c22be60a16373a
  
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 0bdf7a59197d123ddfe4a802ce2dcb4e83293803 
*********************************************************************************


  ClientCommonPkg/Universal/HddPassword: Remove it.
  
  Modify RKL to use the SecurityPkg/HddPassword/ in edk2.
  Remove the following:
  ClientCommonPkg/Include/Guid/HddPasswordSecurityVariable.h
  ClientCommonPkg/Include/Protocol/HddPasswordNotify.h
  ClientCommonPkg/Universal/HddPassword/*
  
  Hsd-es-id: 1507756230
  Change-Id: Idcc81ac74c86f3adbd2694989209f674dfddb492
  Original commit hash: f87dba5d6791740896c76169085d93fb865b004d
  
  ClientCommonPkg/Include/Guid/HddPasswordSecurityVariable.h
  ClientCommonPkg/Include/Protocol/HddPasswordNotify.h
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPassword.vfr
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.h
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.inf
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordNVDataStruc.h
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
  ClientCommonPkg/Universal/HddPassword/Smm/AhciMode.c
  ClientCommonPkg/Universal/HddPassword/Smm/AhciMode.h
  ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.c
  ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.h
  ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.inf
  ClientCommonPkg/Universal/HddPassword/Smm/Ia32/Lfence.nasm
  ClientCommonPkg/Universal/HddPassword/Smm/IdeMode.c
  ClientCommonPkg/Universal/HddPassword/Smm/IdeMode.h
  ClientCommonPkg/Universal/HddPassword/Smm/X64/Lfence.nasm
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 7f567bab86a5ec0237611beac7d5740b7ba36582 
*********************************************************************************

[SiliconPkg], [SA], [ASL]

  [TGL-U/Y B0][PCIe] PEG 60: Cannot exit from windows sleep and PCIe link stuck @LTSSM 0x48 (L2.exit) for Gen1/Gen2/Gen3 with Samsung970 EVO
  
  Programming scratch pad reg bit 0 instead of 7.
  
  Hsd-es-id:14010900879
  
  Change-Id: I768671182b0dc514166312c55edfe5ab8c3e72f3
  Original commit hash: e6a252cdc08d9c6f034342f06f9d64ed41f2c672
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Samsung

*********************************************************************************
Commit: 4da6ac3495ecd3a819360fc39d60ca96f47876c2 
*********************************************************************************


  ClientCommonPkg: Remove ClientCommonPkg/InternalOnly/DxeCapsuleLib
  
  DxeCapsuleLib is not used by platform, we can start
  clean up DxeCapsuleLib under ClientCommonPkg:
  ClientCommonPkg/InternalOnly/DxeCapsuleLib
  and clean up related codes in ClientCommonPkg.
  
  Hsd-es-id: 1507758106
  Change-Id: Ic9b9d0998eefa59a4d9564c7381356ca167b17fe
  Original commit hash: 59b85e67b2c2e326ff56108b70a10c776a924917
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientCommonPkg/Include/DisplayCapsule.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d1298c9695642d29e80a6520eeb258bd36707b50 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Use PcieSipInitLib to initialize LTR subtraction
  
  PcieSipInitLib is a new library shared between PCH and CPU
  root ports. This commit integrates this library to the
  CpuPcieRpInitLib and uses it to configure the LTR subtraction
  feature.
  
  Hsd-es-id: 1607351014
  Change-Id: Id44d7aa5c504dd0e029e308e30e0194e985ddb4c
  Original commit hash: ee6376fa5ebae938c7278a7a8175ee00ec7d1126
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 51d83f41eb9efde9f38a917cbeafc89072dab2b8 
*********************************************************************************

[PlatformPkg]

  [TGL] form id TCSS_SA_USB_FORM_ID of SaSetup.hfr included in SA:InternalOnly tag
  
  Move it out of InternalOnly tag.
  
  Hsd-es-id: 16010781639
  Change-Id: I0f4a5557a065bcfb662f8cc5c1769f1815e89fa7
  Original commit hash: f2b095aca71b7e5ab914374ca04ccebf30b3777f
  
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: dbef3346d076461715ca31261c544d9fe5ce266b 
*********************************************************************************


  Remove tool Fciv under ClientCommonPkg
  
  The tool "Fciv" is not used by platform, we can start to remove
  the files in ClientCommonPkg:
  ClientCommonPkg/Restricted/Tools/Fciv/ReadMe.txt
  ClientCommonPkg/Restricted/Tools/Fciv/fciv.exe
  ClientCommonPkg/Tools/Fciv/Readme.txt
  
  Hsd-es-id: 16010777406
  Change-Id: Ia30f5b7e4ae84d06f8f60ce09043f8f1a178e190
  Original commit hash: 23b883a6b5adc2be2251195bf6c5ffb007f522bc
  
  ClientCommonPkg/Tools/Fciv/Readme.txt
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 1f835075e3da047e5b69e1260e3ef2ddf3c441f0 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg-Step2
  1. Move the libraries and headers which are still needed on master to C1S
  2. Move DxeSmbiosProcessorLib into ClientOneSiliconPkg due to SmbiosCacheInfoHob.h/SmbiosProcessorInfoHob.h move into ClientOneSiliconPkg.
  
  Hsd-es-id: 1507577375
  Impact Platforms: TGL, JSL, RKL, ADL
  
  Change-Id: Iec15ccee24bbe3d97f2422714640c14a66a10fb5
  Original commit hash: caa2dc7e6a292ea90f31f8f78e2a10864566d666
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientOneSiliconPkg/Include/IpStatusHob.h
  ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
  ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
  ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.h
  ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.inf
  ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.c
  ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.inf
  ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
  ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
  ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
  ClientOneSiliconPkg/Tools/GenNvs/GenNvs.py
  ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md
  ClientOneSiliconPkg/Tools/GenNvs/Setup.py
  ClientSiliconPkg/Include/SmbiosCacheInfoHob.h
  ClientSiliconPkg/Include/SmbiosProcessorInfoHob.h
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.h
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeException.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchExceptionHandler.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchInterruptDefs.h
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionTssEntryAsm.nasm
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuException.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiDxeSmmCpuException.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuException.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmException.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchExceptionHandler.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchInterruptDefs.h
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.S
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/prebuild.bat
  TigerLakeFspPkg/BuildFv.sh
  TigerLakePlatSamplePkg/PlatformPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 64e1db812dbcf388f4cafa7abfdc4e2b1c6aca1a 
*********************************************************************************

[CPU]

  [ADL] MKTME: 42 bit addressability reporting in BIOS.
  - Normally System BIOS enumerates the number of physical address bits by reading CPUID.80000008H:EAX[bits 7-0].
  Even though CPU reports MAX_PA as 46, only 39 bits will be supported by hardware for addressability, 3 bit hole and remaining 4 bits will be used for MKTME KeyIDs.
  
  Hsd-es-id: 14010269348
  Change-Id: I180616caaebc8d66d01d86741f519f6e502803ce
  Original commit hash: 0427d1720967ffe595217d5cc5667d5ea766db58
  
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 55ccce587cfdd8027cc6abe26344788375a87ed5 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/EbgPch/Usb: [EBG A0 PO] USB Devices not getting detected
  
  USB devices are not getting detected on EBG PO when reaching EFI.
  AFE Recipe could be incorrect as the PLLDIVRATIOS is getting programmed to 19.2MHz and not to 24 MHz.
  However this could not be the single problem and this is opened to track the issue.
  
  Fix: 1. We have to disable programming the USB Over-Current becuse the actual OC values seem to
  incorect for Archer City and EVB boards. It shall be enable once we  get the proper OC values from SV.
  See comments in https://hsdes.intel.com/appstore/article/#/14010720419
  2. cfg.xhcc2.wrreqszctrl value was changed for EBG to make USB work
  See https://hsdes.intel.com/resource/14010864116
  
  Hsd-es-id: 1809836234
  Change-Id: Iccfb5d430891883e8f2edf3dfcaaa8cb0801cb80
  Original commit hash: 64ae48877df0fc73ce9bc5f2847ea0ffae5ff14d
  
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 8ad73e3dc0c0fa7db90acb45a425cb54d59db221 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Do not set SATA PGD power down for unsupported SoC
  
  EBG PCH does not support SATA PG power down and it doesn't
  disable it through the fuses. BIOS must refrain from enabling
  power gating.
  
  Hsd-es-id: 14010724581
  Change-Id: Ibfae95644f03c085020beea7c6e7e1c179702e4a
  Original commit hash: 453e830fbc87ca334ff907dde7024c5461ffe8b8
  
  ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
  ClientOneSiliconPkg/Include/Library/SataLib.h
  ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer1.c
  ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
  ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer3.c
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: afc5eadc8cf611dfb81a98da7632e9348d7a549a 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Provide option to disable GFX PEIM in FSP while still retaining necessary SA init for GFX
  - Adding a policy SkipFspGop to decide dispatching mEnablePeiGraphicsPpi
  
  Hsd-es-id: 14010250718
  Change-Id: I0f4566e43d60fa124a33951d9b2f4653cc95db28
  Original commit hash: dd372be5879f2629d39e9e6275e335c78d49b032
  
  ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: 90d88518242a0e226a1011a524252cd28df21efd 
*********************************************************************************

[PCH]

  [ADL] Enable external FSP Wrapper build - part3
  
  1. Rename from AlderLake<Sku>SimicsBoardsRestricted to AlderLake<Sku>SimicsBoards.
  2. Rename from TigerLakeXXXPkg.dec to AlderLakeXXXPkg.dec in AlderLakeXXXPkg.
  3. Change PchNvt.aht -> PcieRootPort from 16 to 18, because ADL-S have 18 PCH PCIE ports.
  4. ADL-S simics exist D6:F0 offset 54h BIT6 = 1 case, so we need to align "RpIndex - CpuRpIndex0"
  usage in PchSmiHelperClient.c with usage "PortIndex + CpuRpIndex0" in CpuPcieSmm.c.
  5. Change CPU reference TmeEnable and HwpLock that may lose to change from internal to external.
  5-1. shaid: 53b24e78b4e53222ea322dabd9145c10c03cf2cb for TmeEnable.
  5-2. shaid: 535c96273284accf6db53aec3a7f7eb7657b64cd for HwpLock.
  6. Remove obsolete BpCommonPkg on FmpDeviceLibuCode.inf.
  7. Rename reference files from TigerLake to AlderLake.
  8. AlderLake FSP shouldn't use TigerLake FSP UPD
  
  Hsd-es-id: 1507689634
  Change-Id: Id05081dd011ec0633c994ace542e1b3ee2bb383b
  Original commit hash: e4f3dfaecbccfe77a03cf40c0191e071a02845cc
  
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperClient.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 1539afbb9249c9252d067d10a27569483dfe3ae4 
*********************************************************************************

[SiliconPkg]

  1809625448: [ME] HSIO Lane Assignment (FiaMux) - PeiFiaMuxConfigInit () is not working on EGS (Part 1)
  
  1. Move Fia Mux config to:
  EDKII Menu -> Platform Configuration -> PCH-IO Configuration -> Fia Mux Configuration
  
  2. Use FixMux in EGS (override is disabled by default EGS & CDF)
  3. Add Override per lane settings
  4. Unify FiaMux library between CDF and EBG
  5. Move FiaMux config earlier to send FiaMux before lanes configuration on BIOS side
  Added w/a for getting FeatureSetInformation so early
  6. Use runtime function to dertmine MAX lanes
  Use dynamic allocations instead static define HSIO_LANES_NUM_MAX
  
  Hsd-es-id: 1809625448
  Change-Id: I176d948d54285d2f0d002e2ea93fae8b376fd0bb
  Original commit hash: 5b5e655301afdd4dc456bb9e960d7387aac56e87
  
  ClientOneSiliconPkg/Include/FiaMuxPolicy.h
  ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
  ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
  ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
  ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h
  ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: dd65f8e8b107e67b54166106aa856854f00b83f7 
*********************************************************************************

[ASL], [SA], [BoardPkg]

  This change causing BSOD in Jasperlake. Need to revert for a BIOS Label.
  Revert "Check Max PEG port number then expose PEG3 ASL code"
  
  This reverts commit 8e50390b76d42e5cb6fe0934d3fc3c3a8e04dbab.
  
  Hsd-es-id: 16010714687
  Change-Id: I050477db55c0dfaec57ea9a2649a1df3497b4dc2
  Original commit hash: d27d2ef63e9769f60521e9b9234b3cac4c5d190d
  
  ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a0dcf4d6827c2bc6bcf8406522b2874a59211562 
*********************************************************************************

[SiliconPkg], [PCH], [ASL]

  Revert "[TGL-UP3/UP4_A6/A7_DC1_GC_20H1][Consumer][Corporate][WWAN][Regression]: WWAN failed to enumerate in DM/task menu even after enabling in BIOS"
  
  This reverts commit 3881180aec1a9d0b8f6adc82e4d3a01b468ef4ad.
  
  WWAN issue is trending to be device specific issue, this will be transferred to PCH SV team.
  So reverting this change to keep it same as Milestone branch.
  
  Platforms impacted : ADL, TGL, RKL, SWSBX
  Hsd-es-id: 1507738584
  
  Change-Id: I1fdbcb5b507d0cde082381c62eb2fe932646d06f
  Original commit hash: 3e4ddd8e48d146c882fe988d7d792e4e89fafba1
  
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 34bbe49901c670041542cada52f1753f068e85bb 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Add support of Hardware EQ for SIP16 DMI brooks controller
  
  Hsd-es-id: 16010724100
  Impact Platforms: TGL, RKL, ADL
  
  Change-Id: I93562cb5be9f8e113d725e7aa5456a692660e641
  Original commit hash: c3f733c5bcfc45f2aadb69b7485a252188978b4c
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
  ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
  ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  TigerLakePlatSamplePkg/Setup/SetupId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 14443948ee56434e27bccb558facbe1b04404957 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/Vmd: Programming VMD MemBar1 as 32bit.
  
  For TGL A stepping MemBar1 is 64bit.
  For all other platforms it should be 32bit.
  
  Hsd-es-id: 22010206653
  
  Impact Platforms: TGL, RKL, ADL
  
  Change-Id: Ia793ef49cb81920a79f744235d48f398c5de036f
  Original commit hash: 000d30eefabe17eff1e4ac41a329191af02648ef
  
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 8251672589f21484502fd12175d7f29502e93669 
*********************************************************************************

[SiliconPkg]

  [TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
  
  Hsd-es-id: no sighting
  Change-Id: Id712cfeec7bef976545dd7eaaf1f2cc784a68649
  Original commit hash: b2b7032ec8ccbbd533cd45beeffbf20ddef28211
  
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 58b56e776d78d0c1b2043b652027341924e69814 
*********************************************************************************

[SiliconPkg], [PCH], [ASL]

  [TGL-UP3/UP4_A6/A7_DC1_GC_20H1][Consumer][Corporate][WWAN][Regression]: WWAN failed to enumerate in DM/task menu even after enabling in BIOS
  
  Disabling unused clocks implementation included changes for both CPU and PCH disable clock as well.
  This change reverts the PCH portion to avoid WWAN issue.
  
  Platforms impacted : ADL, TGL, RKL, SWSBX
  Hsd-es-id: 1507738584
  
  Change-Id: Ia00932112b2c3a0a5a59f31168b2e6933c0ef819
  Original commit hash: 3881180aec1a9d0b8f6adc82e4d3a01b468ef4ad
  
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 0b2730761809166d80d8eb58429dc3db8bc1e0e4 
*********************************************************************************

[BoardPkg], [ASL]

  TigerLakeBoardPkg: [TGL-U-A6][GCS] Need Microsoft power meter estimation enabled by default
  
  Add ASL code about GCS power meter and Enable power meter as default
  
  Hsd-es-id: 1507697208
  Change-Id: If88a025cbe7a360dc2b7c575122c627ee4be023d
  Original commit hash: c6fcd068d6e6cb168b498f74677404b6aa20c1b0
  
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Microsoft

*********************************************************************************
Commit: 1094e4bbcb0215e4cdf58987d73a5070e99eec7f 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  ClientOneSiliconPkg\IpBlock\Fusa\LibraryPrivate\PeiFusaE2eCtcLib: Added support for TGL E2E Check the Checker
  
  Added support for multiple TGL end to end check the checker routines and also framework and HOB that covers the yet implemented memory subsystem CTC
  
  Hsd-es-id: 1409767202, 14010085451
  
  Change-Id: I1d6fe27aaad65634c94b8359fd7ca7c9151c5ee9
  Original commit hash: 2e2a76a0cc29d97e843dbc99fe759033b0f0b6fb
  
  ClientOneSiliconPkg/Include/FusaInfoHob.h
  ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaE2eCtcLib.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcCoreIdi.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcDisplayIsochPort.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcIoPort.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLlcEcc.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcOpiLink.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
  ClientOneSiliconPkg/SiPkg.dec
  TigerLakeFspBinPkg/Include/FusaInfoHob.h
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  TigerLakeFspPkg/TigerLakeFspPkg.fdf
  TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
  TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 906a9815efe7f6a002cc621b3d6c4e2a16c73028 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Add PCIe LTR subtraction config to PCH root ports
  
  Currently PCH is not requested to actually enable LTR subtraction
  we only call the common library with parameters that will leave
  the LTR subtraction disabled to allow for easier adjustments
  during the PO.
  
  Hsd-es-id: 1607351014
  Change-Id: I070aec635c31866bacb45903b1eed85439edae5a
  Original commit hash: e6a52f861349a8a2f94302580ac9d881c829e2a0
  
  ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
  ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9700cc3eca05358716997330cadc55daa461f6b3 
*********************************************************************************

[CPU]

  JSLP[Rev02][PO] : Frequency is showing as 22.78 GHz in the right side of the panel in BIOS page
  
  Update msr to access proper bit feilds.It appears after https://git-amr-7.devtools.intel.com/gerrit/65885
  
  Hsd-es-id: 16010724573
  Change-Id: I77ca2f6b0067a09ff84f15d62b37592cb69096c5
  Original commit hash: 3d159831cae42af512f64f02b0289af55bb510cb
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: f27323532df4a00787d55a6870e82ae6c90e6b8b 
*********************************************************************************

[PlatformPkg]

  [TGL][B0] Enable VT-d set options per phase - phase 2
  
  EnableVtd - Enabled
  LocalX2ApicAvailable - Disabled
  DmaControlGuarantee - Enabled (enabled in phase 2)
  VtdIgdEnable - Enabled
  VtdIpuEnable - Enabled
  VtdIopEnable - Enabled
  VtdItbtEnable- Enabled
  D3ColdEnable - Disabled
  TbtVtdBaseSecurity - Enabled (already enabled)
  ControlIommu - Disabled
  
  Hsd-es-id: 22010097818
  Change-Id: If25998c122c33d665eaa345ff8fb566a6472450a
  Original commit hash: 619741afe926827855d0cae7865e02ffb6499ac9
  
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: f78dab675fb2f3846895333ed6e5a833767865c6 
*********************************************************************************

[PCH]

  EBG/PCH SKU: Added EBG A0 SKU
  
  Added appropriate description.
  
  Hsd-es-id:1 809771739
  Change-Id: Iebf79fc7b7f213a56ca529b046cd25b09b69897c
  Original commit hash: c1a4a1ce46d63a7e79ac5ebd28e8c41d5f82674a
  
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 2ff97bc4958ef8bbc616931a62865f371383ddac 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg: TME Fuse disabled parts hit #GP fault during boot
  
  Added a TME hardware detection check before accessing TME MSRs.
  Updated all the relative TME & MK-TME files.
  Verified TME flow is enabled on TGL-U.
  
  Hsd-es-id: 22010217933
  Change-Id: Idf69233e78e9ac7b5cdbb49af466c895b719df97
  Original commit hash: 82058178130671b919d17bb6833809b3db71d87e
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: e6ff00a6c5bf8858861fc58c17e811dd8ddb3327 
*********************************************************************************

[SiliconPkg]

  The CpuPcieInitFruLib should be removed for simplify the PCIe gen5 implementation
  
  1. Remove PeiCpuPCieInitFruLib.
  2. Check SIP version in PeiCpuPcieRpInitLib directly then perform related tasks accordingly.
  3. Add PeiCpuPcieSip17LibNull for the Platform that doesn't support SIP17 controller.
  4. Move NFTS programming from FRU to Common Lib
  
  Hsd-es-id: 1507719087
  Change-Id: I5fb9b38bd1aa7d8f6438059c6298fdc96972b7a5
  Original commit hash: 11ed8dea42401dde5c527bfc0e8b56270fc7a776
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: 2e1dd0dba8fcf1190081b5dd01f9b677083925f7 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  RC6 Setup setting should depend on GT PM
  
  Enabled RC6 state only if (GtConfig->RenderStandby && GtConfig->PmSupport)
  
  This reverts commit e7afad7c520b9ba5c7e38362a0aa62d83d711d71.
  [SaSetup.hfr] *cond(?:) operator evaluates for first time and default value of EnableRenderStandby not getting updated dynamically
  
  Hsd-es-id: 1807919375
  Impacted Platforms: ADL,RKL,TGL
  
  Change-Id: I53105632f063cbaa2fe0709d7c5899fd637c08c8
  Original commit hash: 28212143077c016a4b761bb6ee70dda42004403b
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9d79a16e1ac3a7616f3b92edd667245daca790bb 
*********************************************************************************

[CPU]

  TGL-H P0 Stepping Encoding is incorrect
  
  updated tgl p0 stepping from 0
  
  Hsd-es-id: 14010789623
  Change-Id: I397fc137b24240e3abb96f9fa1f952a13655e045
  Original commit hash: 56f4c86af65ad972b5dbe99a4f2b64c2032f07de
  
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 6a31ef995a3bd9f34af03516c6ed32418b00f574 
*********************************************************************************

[SiliconPkg]

  [TGL] Remove WA in CPU FIA programming after Simics model is fixed
  
  A Simics workaround is required to boot TGL on simics after adding programming CPU FIA registers
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  The WA must be removed after the Simics sighting is fixed: https://hsdes.intel.com/appstore/article/#/2207667086
  
  Hsd-es-id: 2209712269
  Impacted Platforms: ADL, RKL, SBX, TGL
  Change-Id: Ic79715afe455b7163af90b28dcc655416318225f
  Original commit hash: d8756b12858c47b53916ef24d05e63b3b519917c
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 386dcb1f8501dd0901d9373fd803ec843f7c7249 
*********************************************************************************

[BoardPkg]

  TigerLake A0 Unified (uCode+Punit) Production Patch 0x58
  
  -- Reverted the dependancy on capsule for microcode update
  
  Hsd-es-id: NA
  Change-Id: Ic1ff0ee7524ef0ef86e6e5df2dcbfaa065d48194
  Original commit hash: f2c2eebcb1349fedcf68a30de2aae7cf4a82fb03
  
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/postbuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 0dbf2b42e1fa123ed2f07ce49fd3ea0696bd082a 
*********************************************************************************

[CPU]

  JSLP[Rev02][PO] : MSR 770 [0] Bit is always showing 0 value even when  "Intel Speed shift Technology " is Enabled in Bios.
  
  Updated HWPE in cpunvs and initialized
  
  Hsd-es-id: 16010701350
  Change-Id: Ib6584364d13d3de23fd2acd18a7784e300fff15c
  Original commit hash: ffe1a9119fe4e9d06db84a09fa6de5639e73dc67
  
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 45ed50fbc1a42d3ae1e8fd7f6f29319830c67de2 
*********************************************************************************

[PlatformPkg]

  Bypass Memory Type Reset Fix
  
  Add check for DisableResets in order to bypass Memory Type Reset
  when DisableReset(skip system resets) is enabled.
  
  Hsd-es-id: 14010547261
  Change-Id: I45c056b48ff62f4be0a7265a2ea026b54c44efdb
  Original commit hash: b618d9c4ba65394ce5fc4d002fa9de811821190e
  
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: e794c1bce10a8dbbebbdd367714aedb8d8f07c40 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg MsrFruLib: Update MsrGetBusRatio to use correct filed for MinBusRatio
  
  MsrGetBusRatio() was added by https://git-amr-7.devtools.intel.com/gerrit/58413.
  But field MaxEfficiencyRatio should be used instead of MinOperatingRatio for
  Platform Info MSR Bits[47:40].
  
  Hsd-es-id: 1409907400
  Change-Id: I37e77397555e9bf63aa47c16814518c28c8d7dbc
  Original commit hash: 40da6fef078163ae60aa4dd48f873590b07c2bc5
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: cef5696dfce85c939d3a9b592972fb4db54f64a2 
*********************************************************************************

[CPU]

  Hardware P-state (HWP) Lock bit
  - Kept default to enable in Alderlake.
  
  Hsd-es-id: 1608972979
  Change-Id: Iae04d20157baa6af1726c4fed4be693c05a7c21c
  Original commit hash: 535c96273284accf6db53aec3a7f7eb7657b64cd
  
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: cf727d7ca812f43008e99464a26a336d8238e167 
*********************************************************************************

[SiliconPkg]

  ClientOneSilicon/PeiDxeSmmPsfLib: Fix pass by reference bug causing Relaxed Ordering Configuration Tables to be NULL when referenced in another function.
  
  - Changed single pointer to a double pointer in parameters of the function that gets the tables
  
  Hsd-es-id: 14010731158
  Change-Id: I11ed359da5dff72c0a83274b32759d2bdc666e79
  Original commit hash: fb58be879ceb5372cb996ebf02a71d54ac6b0ccf
  
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibInternal.h
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 795cd1b8d7112106166ea273cdcde15551917679 
*********************************************************************************

[CPU], [BoardPkg], [PlatformPkg]

  [TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature - Limiting access for hardware resources.
  
  Changing Bit map policy settings from White list to Black list
  (Allowing access to limited IO and MSRs).
  
  Hsd-es-id: 16010654965
  Change-Id: I4d156ec0528b319da1b7fea0a1404e3c1b90e7e1
  Original commit hash: d096cc17d1eddbe93b9e6ba0d7e487815d2e71c0
  
  ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
  TigerLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 69d66ff561485669d1bd457206d4110c19cbbecd 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: Workaround for [TGL-U][LP4] System hangs booting WOS with SAGV enabled at 4267
  
  This is MRC W/A for this issue.
  
  Issue - SAGV w/ 4267 is failing
  
  W/A - Clearing NUI Offsets when NUI Target is > 1
  
  Hsd-es-id: 14010698211
  Change-Id: I7f389c2424eb65de9fbf19638b29c96131ff56ce
  Original commit hash: 3c5d09d7f49a1603ea4e2e7cc07ba04c08b11835
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: e1be862d766e794c929d09d0943227d7c0c8c9a4 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] LocalVsxHiBypass incorrect programming
  
  LocalVsxHiBypass fields (VccDllFFControl and VccDllReplicaCtrl1) uses the Vdd2 formula but code was incorrectly using Vddq.
  
  Hsd-es-id: 22010128560
  Change-Id: I2e8fb452c60665d55971a2ba3990f28d6d703f6e
  Original commit hash: 73e744f391457c82a6fa0493f5a4bfc5f2f2de43
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: daa31dd2792496686cfbc429d4c6c167175b7210 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: TGL UP4 2 core LP4x 3200 fused line items high EFI boot in PPV
  
  Change wait time to 40K Qclks for Steps 1 and 2 of VccDLL training
  
  Hsd-es-id: 22010126990
  Change-Id: I8ad3155186466a5af69ceafb421b06eebd46fa9c
  Original commit hash: 0c2bd651c56151e6b48da4aa898875260585ce09
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 4ffe78dddbd6889b8000f57c2f28d2d5bc2adcc0 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: DDR4 enabled on TGL-H with HAL Update for CCC Layout and CCC TxEn
  
  MC Updates:
  Fixed the POR configuration for MCMNTS_RDDATA as rdbuf_total_credits should be configured to 0x10 for all technologies and current code was only doing it for !LPDDR.
  Skipped programming of MR2 Shadow as it is removed in DT.
  
  Phy Updates:
  Move DataControl2 from the MulticastWrite Group to Read/MulticastWrite in MrcDdrioCrRestore().
  Fixed bugs with CCC Mapping for TxEn.
  Fixed bug with the ChNopPop mapping not following the same order as the CCC instance.
  ECC is on by default.  Need to write ECC to the correct setting and not rely on default being correct.
  Updated DDR4 RxFifo Path delays for G1.
  Updated TxFifo delays for default config.
  Implemented Pin Mapping in CCC TxEn for DT/Halo.
  Added DATA0CH0_CR_DCCFSMCONTROL_STRUCT.Restore4Ranks to MrcDccSetup().
  Added the logical to physical of DDR5 CTL/CMD/CLK.
  Updated the logical to physical for DDR4/LP4/LP5.
  Completed the HAL for DDR5 CTL/CMD/CLK.
  Updated CccMux configuration for TGL-H which uses 2 for LPDDR5 and 3 for DDR5.
  Fixed bug with SampleDivider calculation for DdrCrVrefControl.
  Fixed bug where the source for the bit shift was incorrect for LPDDR technologies.
  Revert back to ForceRcomp() for Comp Target updates through UpdateCompGlobalOffset().
  
  General Updates:
  Skip OffsetCorrectionPre on CTE.
  Fixed spacing in the CCC TxEn switch.
  Fixed set-but-unused warning in GCC in MrcSetup.c
  Fixed GCC compile failure with comp code typecast.
  Commented out McInitStateG CR Rd/Wr in CteDramReset as it is not used in CTE environment.
  Resolved compile failures in MrcSetup.c for BDAT_SUPPORT.
  Fixed Base address access for MrcHostBridgeMemoryMapInit().
  Marked full BIOS files as excluded from the project.
  
  Hsd-es-id: 2209623888
  Change-Id: I16fbbc3e15ad776397fa717365330d61ece97651
  Original commit hash: d3655e0515ecf213439238ce69de1184d01b36cb
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a0fe44d8676261d528bf34c4809b50f4ff1f9974 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Training Time improvements
  
  1. CCC timing margining in power training now uses CMD/CTL instead of CLK to minimize JEDEC inits.
  2. Early 2D trainings have had step sizes and sweep ranges optimized.
  3. Re-centerings in power training now use shorter CPGC pattern lengths.
  4. Rd-Rd turnarounds patterns are now only used when margining RcvEnable.
  5. Cleaned up a few spots in the power training code.
  
  Change: Training Time improvements
  
  Hsd-es-id: 22010005867
  Change-Id: I175645b65fd6838c49924832be511380a115a506
  Original commit hash: b2b00c69114d8a32bedea848416d7db4586df805
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 878816eb10f5e3890f01f0a45301d1b71b1ce383 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib: S0ix requires otpimzed EXT FET RAMP times in PMC
  
  Part 2
  Moved programming before the lock of FET/ISFET
  
  Hsd-es-id: 14010330188
  Change-Id: I6659364c16d7da25b15790e34e62f9c019524b44
  Original commit hash: 64341b76e7c146835977180605fa2642b27c3e79
  
  ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6d0196efc97ab67b35ad2962f7acebbda93190cf 
*********************************************************************************

[PCH]

  [RKL-S] [CML-S+TGP-H] PO:  Observing wrong PCH SKU version in Platform Information Menu for SSKU QDF
  
  Hsd-es-id: 14010651673
  
  Change-Id: If502c5f4899aac4fc8a7e714253d961ccd6d5cf8
  Original commit hash: d5e40157026f615e27c78856a3c419800a70592a
  
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: qdf
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 9812c6550f5f53c20e233b259c126d2a2d00f10c 
*********************************************************************************

[SiliconPkg]

  Program certain Cpu Pcie registers which are different between SIP16 and SIP17.
  1. Configure EL0, EL1 and ASPM.
  2. Create new API to centralized all NFTS programming.
  
  Hsd-es-id: 1507708342
  Impact Platforms: ADL
  
  Change-Id: I74685b3ebb0319580e463fb198b8198bd4de79e2
  Original commit hash: bc8889d71802adc60cb7746d5cfd888c7779190a
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: d295cd84878abbccf9a20d97ed7277953ffd4525 
*********************************************************************************

[CPU]

  Fix hang with HWP enabled
  
  Hsd-es-id: N/A
  Change-Id: I58b5b7a0809453901f67a4bb3805ffd32535b817
  Original commit hash: 43e76a7713777acd0138165a3ff1fe07bbc79b1c
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: e2909eb37195cdacf25af072bf635a591901997e 
*********************************************************************************

[SiliconPkg]

  Revert "1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)"
  
  This reverts commit d34bf9f0ef1f10796c7e04b5642c140cc2f8785a.
  
  Hsd-es-id: 1809373318
  Change-Id: I69aed5b3f78512d0b6545f366dd25c85df77982d
  Original commit hash: 5aeb31fc289e38bf7f62c8f02158942fc4f13e3c
  
  ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
  ClientOneSiliconPkg/Include/Library/PeiMeLib.h
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1ade02f8c7e536e5d9a92cf21f53320b35a22bbb 
*********************************************************************************

[SiliconPkg]

  [RKL]Gfx security lock bit incorrectly set for Gen9
  Hsd-es-id: 14010732640
  
  Change-Id: I10ccbd65c6cdf605bcc4901acc15f2b6b2b530a6
  Original commit hash: 2094db36f52c5d46aeb44e21a2c1376ccf8e8a14
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 9b896a29301226c1ba2e229b2f7473401bd8a447 
*********************************************************************************

[SiliconPkg]

  1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)
  
  Hsd-es-id: 1809373318
  Change-Id: Ie68d912dcadf456b4cd19adb4a4bb0d8b66c400d
  Original commit hash: d34bf9f0ef1f10796c7e04b5642c140cc2f8785a
  
  ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
  ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
  ClientOneSiliconPkg/Include/Library/PeiMeLib.h
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 77bb6d91863c76cfc5f339be63161a865eb96c94 
*********************************************************************************

[SiliconPkg]

  [TGL]strap fuse config gives wrong PCIe controller configuration
  
  BIOS reads the straps fuse config register and gives the actual enabled controller configuration from hardware. CUrrently BIOS is not giving all possible controller config for TGL H which has more than controller.
  
  Hsd-es-id: 16010690388
  
  Impacted Platforms:TGL
  
  Change-Id: I511a70170d6e699febbeac27daab47e2f9ecc726
  Original commit hash: ea8e363e3f7ae3c5a307cf2822cdfaba011a43da
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap
  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: b4f2cdfce40da7247d885979f65c9f02ea5a6b98 
*********************************************************************************

[SiliconPkg]

  Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg
  Step 1: Remove the libraries and headers which are not using.
  BasePchTraceHubInitLib, CpuExceptionHandlerLib, PeiPostcodeToScratchpadRegLibNull, HstiFeatureBit.h
  
  PS: Will not check-in until changing to POR.
  
  Hsd-es-id: 1507577375
  Impact Platforms: TGL, JSL, RKL, ADL
  
  Change-Id: I656204e1deba89f5447f6f91dca2727feee246b8
  Original commit hash: db878e367eb3e42ef4e5ff32632cc04d57b8b939
  
  ClientSiliconPkg/Include/HstiFeatureBit.h
  ClientSiliconPkg/Include/Library/PchTraceHubInitLib.h
  ClientSiliconPkg/Include/PeiPostcodeToScratchpadReg.h
  ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.c
  ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.inf
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeException.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmException.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
  ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.c
  ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.inf
  ClientSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template
  ClientSiliconPkg/Tools/Catalog/CatalogEncoder.py
  ClientSiliconPkg/Tools/Catalog/ReadMe.md
  ClientSiliconPkg/Tools/Catalog/ReplaceClTool.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 89d3d4ea094abb73391af8d178b35958eed521db 
*********************************************************************************

[CPU]

  [TGP-H][PO] With TGP-H PCH, No core C-states or PkgC states are seen on platform
  
  missing Hard coded values for S sku
  cherry-picked from PO branch -- https://git-amr-7.devtools.intel.com/gerrit/#/c/67930/
  
  Hsd-es-id: 14010628536
  Change-Id: I074e426ee18d570899f6673bfee2d43de2c15914
  Original commit hash: 445b5d4147156c025342cec48ef9d928a6c7487d
  
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: bb3a0a8ac1c31807885d14d8d14b922cc140e024 
*********************************************************************************

[CPU], [BoardPkg], [PlatformPkg]

  [TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature.
  
  Removed DGR restricted Tag. Moved DGR folders from restricted to platform.
  
  Hsd-es-id: 16010654965
  Change-Id: I5a90547ae3351aef515839ee1563f188a78dcb79
  Original commit hash: 7262e815c3343b6cfdc0f2b93aa067ce1839d6a5
  
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
  ClientOneSiliconPkg/SiPkg.dec
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
  TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
  TigerLakePlatSamplePkg/Include/CpuSmm.h
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
  TigerLakePlatSamplePkg/PlatformPkg.dec
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  TigerLakePlatSamplePkg/Setup/CpuSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 9d78ba1ee4b6413116a1b76cde2216774227fe79 
*********************************************************************************

[SiliconPkg]

  [JSL PO] Fix for HDMI HPD gpio change
  
  DDI1_HDMI GPIO pin is changed from GPIO_VER1_N_GPP_A15  to GPIO_VER1_N_GPP_B23
  
  Hsd-es-id: 16010682151
  
  Change-Id: Ia7f9ce5ae7c3d0485f32293213649c3ebd92a37e
  Original commit hash: f13b6b19d7f00c0a1c60145e7b212d22bce53f60
  
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: 66ceadfb889bb67dd030bb8713acf44f98cc0836 
*********************************************************************************

[SiliconPkg]

  [USB4] Change USB4 HW controller VID to 0x8087
  
  Hsd-es-id: 22010067285
  Change-Id: If56ae1692805332a3d160d34522b86e56b44a386
  Original commit hash: e97e5392fe55fc8b27c453874b07f98971697639
  
  ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: dbe0c534e55e6f24ed8edd9ca94fdfe4552e8b82 
*********************************************************************************

[SiliconPkg]

  Implement PCIe HW EQ for SIP17 controller
  
  1. Created PCIe gen5 Link EQ related policy items and SETUP items.
  2. Added PX32 related registers definition in CpuPCieRegs.h for ADL-S
  3. Implemented gen5 HW EQ flow in PeiCpuPCieSip17InitLib.
  4. Implement abstraction layer in PeiCpuPCieInitFruLib for supporting all generations.
  5. Fixed the PL16L01EC ~ PL16L1415EC offset incorrect issue.
  6. Moved HwEqGen4CoeffList from CPU_PCIE_ROOT_PORT_CONFIG to PCIE_RESTRICTED_COMMON_CONFIG.
  
  Hsd-es-id: 1608198268
  Change-Id: Icc2bffb4e4cebbaf70a896f8f66abfe3b7e885f8
  Original commit hash: a8dc519622c864a3c0cd4477eaeb2f79d2a84210
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/PcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 6c6086ca1e37e266131f80b12f3515aae308ff43 
*********************************************************************************

[SiliconPkg]

  [SBX] SwSandbox is internal only code we need to rename related folder - Part2
  
  Fix typo SbxPchRestricted
  Fix typo SbxCpuRestricted
  
  Hsd-es-id: N/A
  Change-Id: Iaf225ff6c99569efed0f3405c5e8c6472a8a1f2b
  Original commit hash: baa1d460127afead740a8993521bd0cf471911d6
  
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 043ca6460207bd7443e88e5b489d56a9a6a5f24c 
*********************************************************************************

[SiliconPkg]

  ClientOneSilicon/PeiItssLib: Enable legacy interrupt routing for SPE PCIe RP using ITSS Policy Register.
  
  - added new ITSS Message Decodor control register and union defining bits
  - added new general purpose ITSS config function to itsslib
  - added workaround to enable legacy routing for itsslibver2
  
  Hsd-es-id: 1507666607
  Change-Id: I33615af7b321d033cd785f4f8ecfce35c8d85d91
  Original commit hash: 46437c93ec04b8b6d04c2569ed0a3da9d67b3dbd
  
  ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Register/ItssRegs.h
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibInternal.h
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer1.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer3.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: a993e4fc678f91e004dab58d6bebf68e81963a92 
*********************************************************************************

[SiliconPkg]

  [SBX] SwSandbox is internal only code we need to rename related folder
  
  1. Rename SwSandboxBoardPkg to SwSandboxRestrictedBoardPkg
  2. Rename SwSandboxFspBinPkg to SwSandboxRestrictedFspBinPkg
  3. Rename SwSandboxFspPkg to SwSandboxRestrictedFspPkg
  4. Rename ClientOneSiliconPkg/Fru/SbxCpu to ClientOneSiliconPkg/Fru/SbxRestrictedCpu
  5. Rename ClientOneSiliconPkg/Fru/SbxPch to ClientOneSiliconPkg/Fru/SbxRestrictedPch
  6. Rename ClientOneSiliconPkg/Product/SwSandbox to ClientOneSiliconPkg/Product/SwSandboxRestricted
  
  Change-Id: I7b2f7e9aeb1cc4924b9e9c047ea6d08e1b53b4c0
  Original commit hash: 18fc3332e2e18624ec0e498bb0f20aed312e0810
  
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 254d855b5b2ac35fc3f1184d078a87f76242e924 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y Security [TXT]: SUT loops at PC AC10 after issuing LT reset once secret bit is asserted in TXT environment
  
  Issue:
  System fails to boot after issuing warm reset once secret bit is asserted in TXT Environment
  
  Root Cause:
  TXT clean read test gets into endless loop due to CPGC Channel Assignment is not configured because Pre-Training stage did not run in Warm Reset flow
  
  Change:
  Adding Warm Reset flag to Pre-Training phase in MRC Call table
  
  Hsd-es-id: 16010100592
  Change-Id: I21a06edac16d3027d01f39ae95bd49d6ca753197
  Original commit hash: bf3fd0a80c8e027af8f0030527e9c176f3990794
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: b1598f06b6ad1c1ad52a5705b95ae0b4049633bf 
*********************************************************************************

[SiliconPkg]

  C1S/Memory/TGL: [TGL][MRC] VccDLL Bypass for Memory Freq <= 2133
  
  VccDLL Bypass for memory freq <= 2133
  
  Hsd-es-id: 22010011071
  Change-Id: I600bf9c48f6b67430ac1d7acf241a687c3d41a44
  Original commit hash: 82590f3fe6abc7e52656f91e9c91b71c2197a6a4
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: b986d1156f0a481bed308190006f09538a512a6b 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [TGL-UP3] [GFX] Hybrid graphics functionality not supported by using AMD GFX cards.
  
  PCH slot, add fixed PcdHgEnable to .inf file
  PEG slot, make setup option to select PCH/PEG slot. By default slot selection will be PCH.
  
  Hsd-es-id:14010644042
  
  Impacted Platforms:TGL, ADL, RKL, SBX
  
  Change-Id: I30f7a09de9b8240362e02e96ff73d0c34f3da997
  Original commit hash: d058be4141c4d233f0c8593bbf98801f17a6369a
  
  ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
  ClientOneSiliconPkg/Include/HgInfoHob.h
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: AMD

*********************************************************************************
Commit: cee1c98caf01508b34daa817403f5cdf251f6aa7 
*********************************************************************************

[CPU], [BoardPkg]

  ClientOneSiliconPkg/PcdCpuSmmRestrictedMemoryAccess: Build error fix when disabling PcdCpuSmmRestrictedMemoryAccess
  
  This change impacts to internal only.
  PcdCpuSmmRestrictedMemoryAccess is disabled in building special pool enabled image.
  The PCD is secified to X64 arch in EDK2 core code so needs to specify the arch and disable it.
  
  Hsd-es-id: 2202772324
  Change-Id: I2af12ee0b4c85c6744997d9c30519c04e95730f5
  Original commit hash: 710c165e19f827e0380fc97d8a50a3b716a8c5fb
  
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d5caf3c3c22288faa93521647a1fd37bc9893c54 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/SetupVariablePei: Comment correction in SetupVariableCache callback
  
  This commit corrects the comments in SetupVariableCacheCallback
  to avoid any future confusions.
  
  Hsd-es-id: 22010041343
  Change-Id: I10d65d9cb5f5f96f21e6b38447eb9b4af94c6cbe
  Original commit hash: 5496ae63132927a19aecc47aa62495f15a3cdb4f
  
  TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 7675cf4f225e957abf56a82d73a884138bc46adf 
*********************************************************************************

[PlatformPkg]

  [TGL-UP3/UP4][A6][Imaging] - Revert defaults on camera link3
  
  Canera Module Name - A12N08BU
  Lane Used - X2
  I2C Address - 0X1A
  Flash Driver Selection - Disabled
  
  Hsd-es-id: 22010067650
  
  Change-Id: I56d396b30145c8cad6003c5c346e1e9db944b749
  Original commit hash: a25c203b08b14647bb4fac3acda60f7829e88a9b
  
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 180c04525e70c1598b87dd58e788c19c341ed820 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [TGL][PEG]FOMS are not getting printed in external BIOS
  
  FOMS Control Policy and CpuPcieHwEqDumpFoms removed from restricted tags
  
  Hsd-es-id:14010407578
  
  Impacted Platforms:TGL, ADL, RKL, SBX
  
  Change-Id: I71be8ea252be02ce4625a4802d3b303930454ff3
  Original commit hash: 16b5cacff3f826b136492f1bfd322f2be14f4381
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 3bb54fd5353c0079a065351865825e88cedcc4d0 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  TGL: Request for BIOS setup options
  
  Moved restricted policies from Intel Advanced Menu to Intel Test Menu - Part 2
  Moved Coeff Cm/Cp
  
  Hsd-es-id: 1409506382
  Impacted Platforms: TGL,ADL,RKL,SWX
  Change-Id: Id82179b07edd806aa0b29d66339dbc8f2726e723
  Original commit hash: fc433a5aee6386f5fbd6508b3e164998a6b38cca
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 27cae579773a344c0e2aa5882866439cd891a6ca 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Enable TCSS RTD3 BIOS menu option on TGL by default - take2
  
  1. The TC cold should still be kept as disabled due to TGL Ax stepping VTD issue, it will be enabled after B0 PO.
  2. Added missing policy print.
  
  Hsd-es-id: 22010018227
  Change-Id: I3c9d5089ef2ccde6c09bc650b23925065cd29281
  Original commit hash: 3160202a59034abc0dc31294a627eb0a09ba0482
  
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 6dcedc0082b31a5a938822b3294390c91526c7a7 
*********************************************************************************

[CPU], [ASL]

  RKL BIOS compatibility: Intel Turbo Boost Max Technology 3.0
  
  - Enable iTBMT 3.0
  - Resolved GV cycle and TAT p-state random switech issue
  - Check ITBMT supported by comparing OCMB 0x1C Fused P0
  - Default enable ITBMT feature and supperss if not supported
  
  Hsd-es-id: 2209304251
  Change-Id: I249b5989eb85c4bb12166764cc74a7217b8da1fe
  Original commit hash: 2234bd7d3e4315e1e150d6759a24acb764963726
  
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbmIoTrap.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 701d5ca23af200d61017188b0c32b82dfbc4a7e0 
*********************************************************************************


  ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib
  
  Remove the following files:
  ClientCommonPkg/Csm/*
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/*
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Include/CsmConfig.h
  And also modify related files.
  
  We don't support legacy BIOS any more, so remove them.
  
  Hsd-es-id: 1507645504
  Change-Id: I879d4b965edbec9da86ce104577a22c9f0d40485
  Original commit hash: da0c86ead2dfda4a285e993395feb7995432fadf
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
  ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
  ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
  ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
  ClientCommonPkg/Csm/Include/Framework/BootScript.h
  ClientCommonPkg/Csm/Include/Framework/DxeCis.h
  ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
  ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
  ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
  ClientCommonPkg/Csm/Include/Framework/Hob.h
  ClientCommonPkg/Csm/Include/Framework/StatusCode.h
  ClientCommonPkg/Csm/Include/FrameworkDxe.h
  ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
  ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
  ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
  ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
  ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
  ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
  ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
  ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
  ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
  ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
  ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
  ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
  ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
  ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
  ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
  ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
  ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
  ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
  ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
  ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
  ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
  ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
  ClientCommonPkg/Csm/TcgLegacy/Tis.c
  ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
  ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
  ClientCommonPkg/Include/CsmConfig.h
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8f25ff4dad45ed277b09d7f08960f6d9d3e3121a 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  TBT BIOS: Disable PCIE tunneling for USB4 host routers for FW CM
  
  1. Add ITbtPcieTunnelingForUsb4 to ITBT ConfigBlock and deprecated ITbtSecurityLevel.
  2. Add SETUP item to control the PCIe tunneling for USB4
  3. Based on policy to program security level register.
  
  Hsd-es-id: 2209619657
  Change-Id: Ic0bbac9e8fc64a28d9f8d813548b47858017c364
  Original commit hash: 215d52268e03ec6009a3456a305a9f92ffd99eb0
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
  ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
  ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
  ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
  ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
  ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
  TigerLakePlatSamplePkg/Setup/TbtSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: a52e0bed0d610bf9c19281ed5b9b509834460747 
*********************************************************************************

[CPU], [ASL], [PCH], [SA], [BoardPkg], [PlatformPkg]

  [TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2527_00
  
  Hsd-es-id: no sighting
  Change-Id: Ic8e6597a90616aeefbec1664ef381d2bde335c0d
  Original commit hash: 9ddfdcf58febb500d6028ace9ed8985c3cc47a0b
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientCommonPkg/Include/Guid/VariableSmi.h
  ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
  ClientCommonPkg/Include/Protocol/IrqTableInfo.h
  ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriod.c
  ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriodDxe.inf
  ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
  ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.inf
  ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
  ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.inf
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
  ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
  ClientOneSiliconPkg/Include/Hda.h
  ClientOneSiliconPkg/Include/HgInfoHob.h
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
  ClientOneSiliconPkg/Include/MkhiMsgs.h
  ClientOneSiliconPkg/Include/PcieRegs.h
  ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
  ClientOneSiliconPkg/Include/Protocol/Thc.h
  ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
  ClientOneSiliconPkg/Include/VmdInfoHob.h
  ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
  ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.h
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
  ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
  ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
  ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
  ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
  ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
  ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
  ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
  ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
  ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
  ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  ClientOneSiliconPkg/Pch/IncludePrivate/PchHybridStorageHob.h
  ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
  ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
  ClientOneSiliconPkg/SiPkg.dec
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
  ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
  ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
  Release_Notes.docx
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl
  TigerLakeBoardPkg/BiosId.env
  TigerLakeBoardPkg/BiosInfo/BiosInfo.c
  TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
  TigerLakeBoardPkg/BoardPkg.dec
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/BoardPkgConfig.dsc
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
  TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
  TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPreMem.h
  TigerLakeBoardPkg/postbuild.bat
  TigerLakeFspBinPkg/Fsp.bsf
  TigerLakeFspBinPkg/Fsp.fd
  TigerLakeFspBinPkg/Include/FspUpd.h
  TigerLakeFspBinPkg/Include/FspmUpd.h
  TigerLakeFspBinPkg/Include/FspsUpd.h
  TigerLakeFspBinPkg/Include/FsptUpd.h
  TigerLakeFspBinPkg/Include/MemInfoHob.h
  TigerLakeFspBinPkg/Include/SmbiosCacheInfoHob.h
  TigerLakeFspBinPkg/Include/SmbiosProcessorInfoHob.h
  TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
  TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  TigerLakeFspPkg/TigerLakeFspPkg.dec
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  TigerLakeFspPkg/TigerLakeFspPkg.fdf
  TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
  TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000054.pdb
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000056.pdb
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py
  TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
  TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h
  TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
  TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
  TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
  TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
  TigerLakePlatSamplePkg/Include/CpuSmm.h
  TigerLakePlatSamplePkg/Include/OemSetup.h
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Include/SoftwareGuardSetupData.h
  TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
  TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
  TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
  TigerLakePlatSamplePkg/PlatformPkg.dec
  TigerLakePlatSamplePkg/Setup/Advanced.vfr
  TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
  TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni
  TigerLakePlatSamplePkg/Setup/CpuSetup.c
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  TigerLakePlatSamplePkg/Setup/CpuSetup.uni
  TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
  TigerLakePlatSamplePkg/Setup/PchSetup.hfr
  TigerLakePlatSamplePkg/Setup/PchSetup.uni
  TigerLakePlatSamplePkg/Setup/PlatformSetup.c
  TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  TigerLakePlatSamplePkg/Setup/Setup.c
  TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
  TigerLakePlatSamplePkg/Setup/SetupId.h
  TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
  TigerLakePlatSamplePkg/Setup/TbtSetup.uni
  TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
  readme.txt
  ~$lease_Notes.docx

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
################################################################################

Report Summary: Backstop found 194 suspect commits for review 

Warnings Found:
  Commit: a3eabbe    --Commit Message Contains Key Word: restricted
  Commit: a44f44d    --Commit Message Contains Key Word: http
  Commit: 40a12dc    --Commit Message Contains Key Word: http
  Commit: 798ee70    --Commit Message Contains Key Word: HW
  Commit: 798ee70    --Commit Message Contains Key Word: HW Bug
  Commit: 798ee70    --Commit Message Contains Key Word: Workaround
  Commit: f9a7866    --Commit Message Contains Key Word: security
  Commit: 937b568    --Commit Message Contains Key Word: restricted
  Commit: d46b564    --Commit Message Contains Key Word: http
  Commit: 92fc5a2    --Commit Message Contains Key Word: http
  Commit: 9411efe    --Commit Message Contains Key Word: http
  Commit: 6b2b7e1    --Commit Message Contains Key Word: http
  Commit: 9cebbf9    --Commit Message Contains Key Word: HW
  Commit: 9cebbf9    --Commit Message Contains Key Word: HW Bug
  Commit: 9cebbf9    --Commit Message Contains Key Word: Workaround
  Commit: d67b1fa    --Commit Message Contains Key Word: step
  Commit: d67b1fa    --Commit Message Contains Key Word: stepping
  Commit: 2c9f83c    --Commit Message Contains Key Word: revert
  Commit: 8b06374    --Commit Message Contains Key Word: internal
  Commit: e146b51    --Commit Message Contains Key Word: step
  Commit: ac05488    --Commit Message Contains Key Word: step
  Commit: 09f43b7    --Commit Message Contains Key Word: http
  Commit: 2420fa0    --Commit Message Contains Key Word: step
  Commit: faa2b88    --Commit Message Contains Key Word: HW
  Commit: 01fdefe    --Commit Message Contains Key Word: future
  Commit: 2b4964d    --Commit Message Contains Key Word: step
  Commit: 2b4964d    --Commit Message Contains Oem: Samsung
  Commit: 2b4964d    --Commit Message Contains Memory Vendor: Micron
  Commit: d0c6028    --Commit Message Contains Key Word: internal
  Commit: 98a6706    --Commit Message Contains Key Word: http
  Commit: f5740e5    --Commit Message Contains Key Word: sku
  Commit: 945cc47    --Commit Message Contains Key Word: revert
  Commit: c784bb3    --Commit Message Contains Oem: NEC
  Commit: 93371ec    --Commit Message Contains Key Word: restricted
  Commit: f15d36f    --Commit Message Contains Key Word: HW
  Commit: f15d36f    --Commit Message Contains Key Word: strap
  Commit: 6f7f558    --Commit Message Contains Key Word: prt
  Commit: 19f7252    --Commit Message Contains Key Word: Workaround
  Commit: 0ede0f6    --Commit Message Contains Key Word: step
  Commit: ae5c19d    --Commit Message Contains Key Word: internal
  Commit: 0971f44    --Commit Message Contains Key Word: Workaround
  Commit: e050c73    --Commit Message Contains Key Word: step
  Commit: e050c73    --Commit Message Contains Key Word: revert
  Commit: b7507db    --Commit Message Contains Key Word: revert
  Commit: 371b11f    --Commit Message Contains Key Word: revert
  Commit: af2d421    --Commit Message Contains Key Word: revert
  Commit: cc35c91    --Commit Message Contains Key Word: step
  Commit: e6b1752    --Commit Message Contains Key Word: bypass
  Commit: 1999e1d    --Commit Message Contains Key Word: http
  Commit: 66db292    --Commit Message Contains Key Word: step
  Commit: c44cb9e    --Commit Message Contains Key Word: step
  Commit: cb2f3fe    --Commit Message Contains Key Word: step
  Commit: c1cc2d0    --Commit Message Contains Key Word: revert
  Commit: d5e36ea    --Commit Message Contains Key Word: restricted
  Commit: f64410d    --Commit Message Contains Key Word: sku
  Commit: 1c6432b    --Commit Message Contains Oem: NEC
  Commit: e4d1857    --Commit Message Contains Key Word: security
  Commit: 6f0f662    --Commit Message Contains Oem: NEC
  Commit: 76751a9    --Commit Message Contains Key Word: step
  Commit: a91e762    --Commit Message Contains Key Word: revert
  Commit: 4ac764b    --Commit Message Contains Key Word: security
  Commit: b883f7f    --Commit Message Contains Key Word: internal
  Commit: 34f8b11    --Commit Message Contains Key Word: internal
  Commit: 538a98a    --Commit Message Contains Key Word: revert
  Commit: bf54c21    --Commit Message Contains Key Word: HW
  Commit: acc70e8    --Commit Message Contains Key Word: restricted
  Commit: acc70e8    --Commit Message Contains Key Word: internal
  Commit: c266a1f    --Commit Message Contains Key Word: HW
  Commit: 8535de0    --Commit Message Contains Key Word: revert
  Commit: 8535de0    --Commit Message Contains Key Word: http
  Commit: a137cbb    --Commit Message Contains Key Word: http
  Commit: d9dc051    --Commit Message Contains Key Word: fuse
  Commit: d9dc051    --Commit Message Contains Key Word: hardware
  Commit: 765906f    --Commit Message Contains Key Word: security
  Commit: 509b408    --Commit Message Contains Key Word: revert
  Commit: 08b2af2    --Commit Message Contains Key Word: sku
  Commit: f188194    --Commit Message Contains Key Word: sku
  Commit: 662929c    --Commit Message Contains Key Word: step
  Commit: fa0128c    --Commit Message Contains Key Word: revert
  Commit: 58bea8f    --Commit Message Contains Key Word: step
  Commit: 58bea8f    --Commit Message Contains Key Word: stepping
  Commit: a1dfa62    --Commit Message Contains Key Word: bypass
  Commit: a1dfa62    --Commit Message Contains Key Word: step
  Commit: a1dfa62    --Commit Message Contains Key Word: stepping
  Commit: c53a0c0    --Commit Message Contains Key Word: step
  Commit: 4698819    --Commit Message Contains Key Word: step
  Commit: 4698819    --Commit Message Contains Key Word: fuse
  Commit: 4698819    --Commit Message Contains Key Word: fusing
  Commit: 4362839    --Commit Message Contains Oem: NEC
  Commit: 8962668    --Commit Message Contains Key Word: security
  Commit: 1261f99    --Commit Message Contains Key Word: http
  Commit: dad8c59    --Commit Message Contains Key Word: restricted
  Commit: e145887    --Commit Message Contains Key Word: internal
  Commit: 21a2856    --Commit Message Contains Key Word: http
  Commit: df11c43    --Commit Message Contains Key Word: security
  Commit: 1692803    --Commit Message Contains Key Word: internal
  Commit: d56178c    --Commit Message Contains Key Word: sku
  Commit: 6036810    --Commit Message Contains Key Word: http
  Commit: fbded92    --Commit Message Contains Key Word: internal
  Commit: 3b048e0    --Commit Message Contains Oem: Samsung
  Commit: eb784b8    --Commit Message Contains Key Word: step
  Commit: eb784b8    --Commit Message Contains Key Word: revert
  Commit: 17f5bd0    --Commit Message Contains Key Word: revert
  Commit: 77455d8    --Commit Message Contains Key Word: step
  Commit: 77455d8    --Commit Message Contains Key Word: hardware
  Commit: 2e811f0    --Commit Message Contains Key Word: revert
  Commit: 58a495c    --Commit Message Contains Key Word: step
  Commit: 58a495c    --Commit Message Contains Key Word: stepping
  Commit: 58a495c    --Commit Message Contains Key Word:  silicon 
  Commit: 58a495c    --Commit Message Contains Key Word: Workaround
  Commit: b286c80    --Commit Message Contains Key Word: revert
  Commit: 742d946    --Commit Message Contains Key Word: step
  Commit: 742d946    --Commit Message Contains Key Word: stepping
  Commit: 742d946    --Commit Message Contains Key Word: Workaround
  Commit: 742d946    --Commit Message Contains Key Word: bypass
  Commit: 3bcd60e    --Commit Message Contains Key Word: step
  Commit: 3bcd60e    --Commit Message Contains Key Word: stepping
  Commit: 3bcd60e    --Commit Message Contains Key Word: http
  Commit: 7c549c7    --Commit Message Contains Key Word: hardware
  Commit: 0e161cb    --Commit Message Contains Key Word: step
  Commit: 0e161cb    --Commit Message Contains Key Word: stepping
  Commit: 0879f45    --Commit Message Contains Key Word: step
  Commit: 859491e    --Commit Message Contains Key Word: step
  Commit: bb95faf    --Commit Message Contains Oem: Samsung
  Commit: bb95faf    --Commit Message Contains Memory Vendor: Micron
  Commit: 499d221    --Commit Message Contains Key Word: step
  Commit: 499d221    --Commit Message Contains Key Word: stepping
  Commit: a365499    --Commit Message Contains Key Word: bypass
  Commit: 08a125e    --Commit Message Contains Key Word: internal
  Commit: 76da34f    --Commit Message Contains Key Word: sku
  Commit: 7e3e70b    --Commit Message Contains Key Word: step
  Commit: 4900a2b    --Commit Message Contains Key Word: revert
  Commit: de775c7    --Commit Message Contains Key Word: internal
  Commit: 4406c2b    --Commit Message Contains Key Word:  W/A 
  Commit: 48877cc    --Commit Message Contains Key Word: http
  Commit: 11627ec    --Commit Message Contains Key Word: restricted
  Commit: a15020d    --Commit Message Contains Key Word: step
  Commit: 680f73c    --Commit Message Contains Key Word: step
  Commit: e545b83    --Commit Message Contains Key Word: internal
  Commit: e545b83    --Commit Message Contains Oem: Samsung
  Commit: 2b9693a    --Commit Message Contains Key Word: revert
  Commit: b0e7ff5    --Commit Message Contains Key Word: http
  Commit: 367a2b6    --Commit Message Contains Key Word: sku
  Commit: 05b001f    --Commit Message Contains Key Word: future
  Commit: b849a33    --Commit Message Contains Key Word: step
  Commit: 5addd42    --Commit Message Contains Key Word: restricted
  Commit: 5addd42    --Commit Message Contains Key Word: http
  Commit: bdf8ad8    --Commit Message Contains Key Word: future
  Commit: 550855f    --Commit Message Contains Key Word: security
  Commit: e851770    --Commit Message Contains Key Word: security
  Commit: 743224b    --Commit Message Contains Key Word: http
  Commit: 743224b    --Commit Message Contains Key Word: revert
  Commit: f0112b9    --Commit Message Contains Key Word: internal
  Commit: 6aa6ae9    --Commit Message Contains Key Word: strap
  Commit: 8318d8f    --Commit Message Contains Key Word: sku
  Commit: 0bdf7a5    --Commit Message Contains Key Word: security
  Commit: 7f567ba    --Commit Message Contains Oem: Samsung
  Commit: 4da6ac3    --Commit Message Contains Key Word: internal
  Commit: d1298c9    --Commit Message Contains Key Word: internal
  Commit: 51d83f4    --Commit Message Contains Key Word: internal
  Commit: dbef334    --Commit Message Contains Key Word: restricted
  Commit: 1f83507    --Commit Message Contains Key Word: step
  Commit: 64e1db8    --Commit Message Contains Key Word: hardware
  Commit: 55ccce5    --Commit Message Contains Key Word: http
  Commit: 8ad73e3    --Commit Message Contains Key Word: fuse
  Commit: afc5ead    --Commit Message Contains Oem: NEC
  Commit: 90d8851    --Commit Message Contains Key Word: restricted
  Commit: 90d8851    --Commit Message Contains Key Word: internal
  Commit: 90d8851    --Commit Message Contains Key Word: HW
  Commit: 1539afb    --Commit Message Contains Key Word: internal
  Commit: dd65f8e    --Commit Message Contains Key Word: revert
  Commit: a0dcf4d    --Commit Message Contains Key Word: revert
  Commit: 34bbe49    --Commit Message Contains Key Word: hardware
  Commit: 1444394    --Commit Message Contains Key Word: step
  Commit: 1444394    --Commit Message Contains Key Word: stepping
  Commit: 8251672    --Commit Message Contains Key Word: internal
  Commit: 58b56e7    --Commit Message Contains Key Word: revert
  Commit: 0b27307    --Commit Message Contains Oem: Microsoft
  Commit: 1094e4b    --Commit Message Contains Key Word: internal
  Commit: 906a981    --Commit Message Contains Key Word: internal
  Commit: 9700cc3    --Commit Message Contains Key Word: http
  Commit: f273235    --Commit Message Contains Key Word: security
  Commit: f78dab6    --Commit Message Contains Key Word: sku
  Commit: 2ff97bc    --Commit Message Contains Key Word: fuse
  Commit: 2ff97bc    --Commit Message Contains Key Word: hardware
  Commit: e6ff00a    --Commit Message Contains Oem: FTS
  Commit: 2e1dd0d    --Commit Message Contains Key Word: revert
  Commit: 9d79a16    --Commit Message Contains Key Word: step
  Commit: 9d79a16    --Commit Message Contains Key Word: stepping
  Commit: 6a31ef9    --Commit Message Contains Key Word: Workaround
  Commit: 6a31ef9    --Commit Message Contains Key Word: http
  Commit: 386dcb1    --Commit Message Contains Key Word: revert
  Commit: 0dbf2b4    --Commit Message Contains Key Word: HW
  Commit: 45ed50f    --Commit Message Contains Key Word: bypass
  Commit: e794c1b    --Commit Message Contains Key Word: http
  Commit: cef5696    --Commit Message Contains Key Word: hardware
  Commit: cf727d7    --Commit Message Contains Key Word: internal
  Commit: 795cd1b    --Commit Message Contains Key Word: hardware
  Commit: 69d66ff    --Commit Message Contains Key Word: Workaround
  Commit: e1be862    --Commit Message Contains Key Word: bypass
  Commit: daa31dd    --Commit Message Contains Key Word: fuse
  Commit: daa31dd    --Commit Message Contains Key Word: step
  Commit: 4ffe78d    --Commit Message Contains Key Word: revert
  Commit: a0fe44d    --Commit Message Contains Key Word: step
  Commit: 878816e    --Commit Message Contains Key Word: internal
  Commit: 6d0196e    --Commit Message Contains Key Word: qdf
  Commit: 6d0196e    --Commit Message Contains Key Word: sku
  Commit: 9812c65    --Commit Message Contains Oem: FTS
  Commit: d295cd8    --Commit Message Contains Key Word: HW
  Commit: e2909eb    --Commit Message Contains Key Word: internal
  Commit: e2909eb    --Commit Message Contains Key Word: revert
  Commit: 1ade02f    --Commit Message Contains Key Word: security
  Commit: 9b896a2    --Commit Message Contains Key Word: internal
  Commit: 77bb6d9    --Commit Message Contains Key Word: strap
  Commit: 77bb6d9    --Commit Message Contains Key Word: fuse
  Commit: 77bb6d9    --Commit Message Contains Key Word: hardware
  Commit: b4f2cdf    --Commit Message Contains Key Word: step
  Commit: 89d3d4e    --Commit Message Contains Key Word: sku
  Commit: 89d3d4e    --Commit Message Contains Key Word: http
  Commit: bb3a0a8    --Commit Message Contains Key Word: restricted
  Commit: 9d78ba1    --Commit Message Contains Oem: HP
  Commit: 66ceadf    --Commit Message Contains Key Word: HW
  Commit: dbe0c53    --Commit Message Contains Key Word: HW
  Commit: 6c6086c    --Commit Message Contains Key Word: internal
  Commit: 043ca64    --Commit Message Contains Key Word: Workaround
  Commit: 043ca64    --Commit Message Contains Key Word: internal
  Commit: a993e4f    --Commit Message Contains Key Word: internal
  Commit: 254d855    --Commit Message Contains Key Word: security
  Commit: b1598f0    --Commit Message Contains Key Word: bypass
  Commit: b986d11    --Commit Message Contains Oem: AMD
  Commit: cee1c98    --Commit Message Contains Key Word: internal
  Commit: d5caf3c    --Commit Message Contains Key Word: future
  Commit: 7675cf4    --Commit Message Contains Key Word: revert
  Commit: 180c045    --Commit Message Contains Key Word: restricted
  Commit: 3bb54fd    --Commit Message Contains Key Word: restricted
  Commit: 27cae57    --Commit Message Contains Key Word: step
  Commit: 27cae57    --Commit Message Contains Key Word: stepping
  Commit: 6dcedc0    --Commit Message Contains Key Word: fuse
  Commit: 701d5ca    --Commit Message Contains Key Word: internal
  Commit: 8f25ff4    --Commit Message Contains Key Word: security
  Commit: a52e0be    --Commit Message Contains Key Word: internal
