Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 29 10:45:16 2025
| Host         : DESKTOP-URO4J84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pFinal_timing_summary_routed.rpt -pb pFinal_timing_summary_routed.pb -rpx pFinal_timing_summary_routed.rpx -warn_on_violation
| Design       : pFinal
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.862       -7.852                     12                 2054        0.116        0.000                      0                 2054        4.500        0.000                       0                   832  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -0.862       -7.852                     12                 2054        0.116        0.000                      0                 2054        4.500        0.000                       0                   832  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           12  Failing Endpoints,  Worst Slack       -0.862ns,  Total Violation       -7.852ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.782ns  (logic 2.414ns (22.388%)  route 8.368ns (77.611%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=98, routed)          1.005     6.606    screenInteface/pixelCnt_reg[2]_rep__0_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  screenInteface/g1_b13_i_127/O
                         net (fo=1, routed)           0.000     6.730    screenInteface/g1_b13_i_127_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.262 f  screenInteface/g1_b13_i_77/CO[3]
                         net (fo=3, routed)           1.125     8.387    screenInteface/enemy_pixel3
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.511 f  screenInteface/g1_b13_i_24/O
                         net (fo=22, routed)          0.649     9.160    screenInteface/g1_b13_i_24_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.284 f  screenInteface/g1_b13_i_22/O
                         net (fo=8, routed)           0.859    10.143    screenInteface/g1_b13_i_22_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.267 f  screenInteface/g1_b13_i_15/O
                         net (fo=13, routed)          0.960    11.226    screenInteface/g1_b13_i_15_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    11.350 r  screenInteface/g1_b13_i_4_comp/O
                         net (fo=30, routed)          0.806    12.157    screenInteface/sprite_addr[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.281 f  screenInteface/g1_b3/O
                         net (fo=1, routed)           0.407    12.688    screenInteface/g1_b3_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.812 f  screenInteface/RGB[11]_i_103/O
                         net (fo=1, routed)           0.426    13.238    screenInteface/RGB[11]_i_103_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.362 f  screenInteface/RGB[11]_i_39/O
                         net (fo=1, routed)           0.680    14.042    screenInteface/RGB[11]_i_39_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  screenInteface/RGB[11]_i_12/O
                         net (fo=3, routed)           0.695    14.861    screenInteface/RGB[11]_i_12_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.985 r  screenInteface/RGB[7]_i_3/O
                         net (fo=1, routed)           0.401    15.386    screenInteface/RGB[7]_i_3_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.510 r  screenInteface/RGB[7]_i_1/O
                         net (fo=4, routed)           0.355    15.865    screenInteface/RGB[7]_i_1_n_0
    SLICE_X10Y19         FDRE                                         r  screenInteface/RGB_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.440    14.781    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  screenInteface/RGB_reg[7]_lopt_replica_2/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)       -0.016    15.003    screenInteface/RGB_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -15.865    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.859ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.779ns  (logic 2.414ns (22.395%)  route 8.365ns (77.605%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=98, routed)          1.005     6.606    screenInteface/pixelCnt_reg[2]_rep__0_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  screenInteface/g1_b13_i_127/O
                         net (fo=1, routed)           0.000     6.730    screenInteface/g1_b13_i_127_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.262 f  screenInteface/g1_b13_i_77/CO[3]
                         net (fo=3, routed)           1.125     8.387    screenInteface/enemy_pixel3
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.511 f  screenInteface/g1_b13_i_24/O
                         net (fo=22, routed)          0.649     9.160    screenInteface/g1_b13_i_24_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.284 f  screenInteface/g1_b13_i_22/O
                         net (fo=8, routed)           0.859    10.143    screenInteface/g1_b13_i_22_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.267 f  screenInteface/g1_b13_i_15/O
                         net (fo=13, routed)          0.960    11.226    screenInteface/g1_b13_i_15_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    11.350 r  screenInteface/g1_b13_i_4_comp/O
                         net (fo=30, routed)          0.806    12.157    screenInteface/sprite_addr[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.281 f  screenInteface/g1_b3/O
                         net (fo=1, routed)           0.407    12.688    screenInteface/g1_b3_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.812 f  screenInteface/RGB[11]_i_103/O
                         net (fo=1, routed)           0.426    13.238    screenInteface/RGB[11]_i_103_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.362 f  screenInteface/RGB[11]_i_39/O
                         net (fo=1, routed)           0.680    14.042    screenInteface/RGB[11]_i_39_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  screenInteface/RGB[11]_i_12/O
                         net (fo=3, routed)           0.695    14.861    screenInteface/RGB[11]_i_12_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.985 r  screenInteface/RGB[7]_i_3/O
                         net (fo=1, routed)           0.401    15.386    screenInteface/RGB[7]_i_3_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.510 r  screenInteface/RGB[7]_i_1/O
                         net (fo=4, routed)           0.352    15.861    screenInteface/RGB[7]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  screenInteface/RGB_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.440    14.781    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  screenInteface/RGB_reg[7]_lopt_replica_3/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)       -0.016    15.003    screenInteface/RGB_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -15.861    
  -------------------------------------------------------------------
                         slack                                 -0.859    

Slack (VIOLATED) :        -0.847ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.684ns  (logic 2.414ns (22.594%)  route 8.270ns (77.406%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=98, routed)          1.005     6.606    screenInteface/pixelCnt_reg[2]_rep__0_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  screenInteface/g1_b13_i_127/O
                         net (fo=1, routed)           0.000     6.730    screenInteface/g1_b13_i_127_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.262 f  screenInteface/g1_b13_i_77/CO[3]
                         net (fo=3, routed)           1.125     8.387    screenInteface/enemy_pixel3
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.511 f  screenInteface/g1_b13_i_24/O
                         net (fo=22, routed)          0.649     9.160    screenInteface/g1_b13_i_24_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.284 f  screenInteface/g1_b13_i_22/O
                         net (fo=8, routed)           0.859    10.143    screenInteface/g1_b13_i_22_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.267 f  screenInteface/g1_b13_i_15/O
                         net (fo=13, routed)          0.960    11.226    screenInteface/g1_b13_i_15_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    11.350 r  screenInteface/g1_b13_i_4_comp/O
                         net (fo=30, routed)          0.806    12.157    screenInteface/sprite_addr[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.281 f  screenInteface/g1_b3/O
                         net (fo=1, routed)           0.407    12.688    screenInteface/g1_b3_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.812 f  screenInteface/RGB[11]_i_103/O
                         net (fo=1, routed)           0.426    13.238    screenInteface/RGB[11]_i_103_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.362 f  screenInteface/RGB[11]_i_39/O
                         net (fo=1, routed)           0.680    14.042    screenInteface/RGB[11]_i_39_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  screenInteface/RGB[11]_i_12/O
                         net (fo=3, routed)           0.571    14.737    screenInteface/RGB[11]_i_12_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.861 r  screenInteface/RGB[11]_i_2/O
                         net (fo=2, routed)           0.460    15.321    screenInteface/RGB[11]_i_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.445 r  screenInteface/RGB[11]_i_1/O
                         net (fo=4, routed)           0.322    15.766    screenInteface/RGB[11]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.436    14.777    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[11]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)       -0.095    14.920    screenInteface/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -15.766    
  -------------------------------------------------------------------
                         slack                                 -0.847    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.720ns  (logic 2.414ns (22.518%)  route 8.306ns (77.482%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=98, routed)          1.005     6.606    screenInteface/pixelCnt_reg[2]_rep__0_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  screenInteface/g1_b13_i_127/O
                         net (fo=1, routed)           0.000     6.730    screenInteface/g1_b13_i_127_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.262 f  screenInteface/g1_b13_i_77/CO[3]
                         net (fo=3, routed)           1.125     8.387    screenInteface/enemy_pixel3
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.511 f  screenInteface/g1_b13_i_24/O
                         net (fo=22, routed)          0.649     9.160    screenInteface/g1_b13_i_24_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.284 f  screenInteface/g1_b13_i_22/O
                         net (fo=8, routed)           0.859    10.143    screenInteface/g1_b13_i_22_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.267 f  screenInteface/g1_b13_i_15/O
                         net (fo=13, routed)          0.960    11.226    screenInteface/g1_b13_i_15_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    11.350 r  screenInteface/g1_b13_i_4_comp/O
                         net (fo=30, routed)          0.806    12.157    screenInteface/sprite_addr[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.281 f  screenInteface/g1_b3/O
                         net (fo=1, routed)           0.407    12.688    screenInteface/g1_b3_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.812 f  screenInteface/RGB[11]_i_103/O
                         net (fo=1, routed)           0.426    13.238    screenInteface/RGB[11]_i_103_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.362 f  screenInteface/RGB[11]_i_39/O
                         net (fo=1, routed)           0.680    14.042    screenInteface/RGB[11]_i_39_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  screenInteface/RGB[11]_i_12/O
                         net (fo=3, routed)           0.571    14.737    screenInteface/RGB[11]_i_12_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.861 r  screenInteface/RGB[11]_i_2/O
                         net (fo=2, routed)           0.460    15.321    screenInteface/RGB[11]_i_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.445 r  screenInteface/RGB[11]_i_1/O
                         net (fo=4, routed)           0.358    15.802    screenInteface/RGB[11]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.436    14.777    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)       -0.043    14.972    screenInteface/RGB_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -15.802    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 2.414ns (22.690%)  route 8.225ns (77.310%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=98, routed)          1.005     6.606    screenInteface/pixelCnt_reg[2]_rep__0_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  screenInteface/g1_b13_i_127/O
                         net (fo=1, routed)           0.000     6.730    screenInteface/g1_b13_i_127_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.262 f  screenInteface/g1_b13_i_77/CO[3]
                         net (fo=3, routed)           1.125     8.387    screenInteface/enemy_pixel3
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.511 f  screenInteface/g1_b13_i_24/O
                         net (fo=22, routed)          0.649     9.160    screenInteface/g1_b13_i_24_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.284 f  screenInteface/g1_b13_i_22/O
                         net (fo=8, routed)           0.859    10.143    screenInteface/g1_b13_i_22_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.267 f  screenInteface/g1_b13_i_15/O
                         net (fo=13, routed)          0.960    11.226    screenInteface/g1_b13_i_15_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    11.350 r  screenInteface/g1_b13_i_4_comp/O
                         net (fo=30, routed)          0.806    12.157    screenInteface/sprite_addr[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.281 f  screenInteface/g1_b3/O
                         net (fo=1, routed)           0.407    12.688    screenInteface/g1_b3_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.812 f  screenInteface/RGB[11]_i_103/O
                         net (fo=1, routed)           0.426    13.238    screenInteface/RGB[11]_i_103_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.362 f  screenInteface/RGB[11]_i_39/O
                         net (fo=1, routed)           0.680    14.042    screenInteface/RGB[11]_i_39_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  screenInteface/RGB[11]_i_12/O
                         net (fo=3, routed)           0.695    14.861    screenInteface/RGB[11]_i_12_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.985 r  screenInteface/RGB[7]_i_3/O
                         net (fo=1, routed)           0.401    15.386    screenInteface/RGB[7]_i_3_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.510 r  screenInteface/RGB[7]_i_1/O
                         net (fo=4, routed)           0.212    15.722    screenInteface/RGB[7]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  screenInteface/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.439    14.780    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  screenInteface/RGB_reg[7]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y21         FDRE (Setup_fdre_C_D)       -0.031    14.987    screenInteface/RGB_reg[7]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -15.722    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.672ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 2.414ns (22.891%)  route 8.131ns (77.109%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=98, routed)          1.005     6.606    screenInteface/pixelCnt_reg[2]_rep__0_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  screenInteface/g1_b13_i_127/O
                         net (fo=1, routed)           0.000     6.730    screenInteface/g1_b13_i_127_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.262 f  screenInteface/g1_b13_i_77/CO[3]
                         net (fo=3, routed)           1.125     8.387    screenInteface/enemy_pixel3
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.511 f  screenInteface/g1_b13_i_24/O
                         net (fo=22, routed)          0.649     9.160    screenInteface/g1_b13_i_24_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.284 f  screenInteface/g1_b13_i_22/O
                         net (fo=8, routed)           0.859    10.143    screenInteface/g1_b13_i_22_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.267 f  screenInteface/g1_b13_i_15/O
                         net (fo=13, routed)          0.960    11.226    screenInteface/g1_b13_i_15_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    11.350 r  screenInteface/g1_b13_i_4_comp/O
                         net (fo=30, routed)          0.806    12.157    screenInteface/sprite_addr[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.281 f  screenInteface/g1_b3/O
                         net (fo=1, routed)           0.407    12.688    screenInteface/g1_b3_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.812 f  screenInteface/RGB[11]_i_103/O
                         net (fo=1, routed)           0.426    13.238    screenInteface/RGB[11]_i_103_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.362 f  screenInteface/RGB[11]_i_39/O
                         net (fo=1, routed)           0.680    14.042    screenInteface/RGB[11]_i_39_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  screenInteface/RGB[11]_i_12/O
                         net (fo=3, routed)           0.571    14.737    screenInteface/RGB[11]_i_12_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.861 r  screenInteface/RGB[11]_i_2/O
                         net (fo=2, routed)           0.460    15.321    screenInteface/RGB[11]_i_2_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.445 r  screenInteface/RGB[11]_i_1/O
                         net (fo=4, routed)           0.183    15.628    screenInteface/RGB[11]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.435    14.776    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)       -0.045    14.956    screenInteface/RGB_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -15.628    
  -------------------------------------------------------------------
                         slack                                 -0.672    

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 2.414ns (22.872%)  route 8.141ns (77.128%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=98, routed)          1.005     6.606    screenInteface/pixelCnt_reg[2]_rep__0_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  screenInteface/g1_b13_i_127/O
                         net (fo=1, routed)           0.000     6.730    screenInteface/g1_b13_i_127_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.262 f  screenInteface/g1_b13_i_77/CO[3]
                         net (fo=3, routed)           1.125     8.387    screenInteface/enemy_pixel3
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.511 f  screenInteface/g1_b13_i_24/O
                         net (fo=22, routed)          0.649     9.160    screenInteface/g1_b13_i_24_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.284 f  screenInteface/g1_b13_i_22/O
                         net (fo=8, routed)           0.859    10.143    screenInteface/g1_b13_i_22_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.267 f  screenInteface/g1_b13_i_15/O
                         net (fo=13, routed)          0.960    11.226    screenInteface/g1_b13_i_15_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    11.350 r  screenInteface/g1_b13_i_4_comp/O
                         net (fo=30, routed)          0.806    12.157    screenInteface/sprite_addr[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.281 f  screenInteface/g1_b3/O
                         net (fo=1, routed)           0.407    12.688    screenInteface/g1_b3_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.812 f  screenInteface/RGB[11]_i_103/O
                         net (fo=1, routed)           0.426    13.238    screenInteface/RGB[11]_i_103_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.362 f  screenInteface/RGB[11]_i_39/O
                         net (fo=1, routed)           0.680    14.042    screenInteface/RGB[11]_i_39_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  screenInteface/RGB[11]_i_12/O
                         net (fo=3, routed)           0.571    14.737    screenInteface/RGB[11]_i_12_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.861 r  screenInteface/RGB[11]_i_2/O
                         net (fo=2, routed)           0.299    15.160    screenInteface/RGB[11]_i_2_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.284 r  screenInteface/RGB[3]_i_1/O
                         net (fo=4, routed)           0.353    15.637    screenInteface/RGB[3]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.436    14.777    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica_2/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)       -0.047    14.968    screenInteface/RGB_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -15.637    
  -------------------------------------------------------------------
                         slack                                 -0.669    

Slack (VIOLATED) :        -0.657ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 2.414ns (22.853%)  route 8.149ns (77.146%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=98, routed)          1.005     6.606    screenInteface/pixelCnt_reg[2]_rep__0_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  screenInteface/g1_b13_i_127/O
                         net (fo=1, routed)           0.000     6.730    screenInteface/g1_b13_i_127_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.262 f  screenInteface/g1_b13_i_77/CO[3]
                         net (fo=3, routed)           1.125     8.387    screenInteface/enemy_pixel3
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.511 f  screenInteface/g1_b13_i_24/O
                         net (fo=22, routed)          0.649     9.160    screenInteface/g1_b13_i_24_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.284 f  screenInteface/g1_b13_i_22/O
                         net (fo=8, routed)           0.859    10.143    screenInteface/g1_b13_i_22_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.267 f  screenInteface/g1_b13_i_15/O
                         net (fo=13, routed)          0.960    11.226    screenInteface/g1_b13_i_15_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    11.350 r  screenInteface/g1_b13_i_4_comp/O
                         net (fo=30, routed)          0.806    12.157    screenInteface/sprite_addr[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.281 f  screenInteface/g1_b3/O
                         net (fo=1, routed)           0.407    12.688    screenInteface/g1_b3_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.812 f  screenInteface/RGB[11]_i_103/O
                         net (fo=1, routed)           0.426    13.238    screenInteface/RGB[11]_i_103_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.362 f  screenInteface/RGB[11]_i_39/O
                         net (fo=1, routed)           0.680    14.042    screenInteface/RGB[11]_i_39_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  screenInteface/RGB[11]_i_12/O
                         net (fo=3, routed)           0.571    14.737    screenInteface/RGB[11]_i_12_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.861 r  screenInteface/RGB[11]_i_2/O
                         net (fo=2, routed)           0.299    15.160    screenInteface/RGB[11]_i_2_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.284 r  screenInteface/RGB[3]_i_1/O
                         net (fo=4, routed)           0.361    15.645    screenInteface/RGB[3]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.435    14.776    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)       -0.013    14.988    screenInteface/RGB_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 -0.657    

Slack (VIOLATED) :        -0.657ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 2.414ns (22.853%)  route 8.149ns (77.146%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=98, routed)          1.005     6.606    screenInteface/pixelCnt_reg[2]_rep__0_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  screenInteface/g1_b13_i_127/O
                         net (fo=1, routed)           0.000     6.730    screenInteface/g1_b13_i_127_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.262 f  screenInteface/g1_b13_i_77/CO[3]
                         net (fo=3, routed)           1.125     8.387    screenInteface/enemy_pixel3
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.511 f  screenInteface/g1_b13_i_24/O
                         net (fo=22, routed)          0.649     9.160    screenInteface/g1_b13_i_24_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.284 f  screenInteface/g1_b13_i_22/O
                         net (fo=8, routed)           0.859    10.143    screenInteface/g1_b13_i_22_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.267 f  screenInteface/g1_b13_i_15/O
                         net (fo=13, routed)          0.960    11.226    screenInteface/g1_b13_i_15_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    11.350 r  screenInteface/g1_b13_i_4_comp/O
                         net (fo=30, routed)          0.806    12.157    screenInteface/sprite_addr[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.281 f  screenInteface/g1_b3/O
                         net (fo=1, routed)           0.407    12.688    screenInteface/g1_b3_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.812 f  screenInteface/RGB[11]_i_103/O
                         net (fo=1, routed)           0.426    13.238    screenInteface/RGB[11]_i_103_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.362 f  screenInteface/RGB[11]_i_39/O
                         net (fo=1, routed)           0.680    14.042    screenInteface/RGB[11]_i_39_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  screenInteface/RGB[11]_i_12/O
                         net (fo=3, routed)           0.571    14.737    screenInteface/RGB[11]_i_12_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.861 r  screenInteface/RGB[11]_i_2/O
                         net (fo=2, routed)           0.299    15.160    screenInteface/RGB[11]_i_2_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.284 r  screenInteface/RGB[3]_i_1/O
                         net (fo=4, routed)           0.361    15.645    screenInteface/RGB[3]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.435    14.776    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)       -0.013    14.988    screenInteface/RGB_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 -0.657    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 2.414ns (23.150%)  route 8.014ns (76.850%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=98, routed)          1.005     6.606    screenInteface/pixelCnt_reg[2]_rep__0_n_0
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  screenInteface/g1_b13_i_127/O
                         net (fo=1, routed)           0.000     6.730    screenInteface/g1_b13_i_127_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.262 f  screenInteface/g1_b13_i_77/CO[3]
                         net (fo=3, routed)           1.125     8.387    screenInteface/enemy_pixel3
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124     8.511 f  screenInteface/g1_b13_i_24/O
                         net (fo=22, routed)          0.649     9.160    screenInteface/g1_b13_i_24_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.284 f  screenInteface/g1_b13_i_22/O
                         net (fo=8, routed)           0.859    10.143    screenInteface/g1_b13_i_22_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    10.267 f  screenInteface/g1_b13_i_15/O
                         net (fo=13, routed)          0.960    11.226    screenInteface/g1_b13_i_15_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    11.350 r  screenInteface/g1_b13_i_4_comp/O
                         net (fo=30, routed)          0.806    12.157    screenInteface/sprite_addr[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.124    12.281 f  screenInteface/g1_b3/O
                         net (fo=1, routed)           0.407    12.688    screenInteface/g1_b3_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.812 f  screenInteface/RGB[11]_i_103/O
                         net (fo=1, routed)           0.426    13.238    screenInteface/RGB[11]_i_103_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.362 f  screenInteface/RGB[11]_i_39/O
                         net (fo=1, routed)           0.680    14.042    screenInteface/RGB[11]_i_39_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  screenInteface/RGB[11]_i_12/O
                         net (fo=3, routed)           0.695    14.861    screenInteface/RGB[11]_i_12_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.985 r  screenInteface/RGB[7]_i_3/O
                         net (fo=1, routed)           0.401    15.386    screenInteface/RGB[7]_i_3_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.510 r  screenInteface/RGB[7]_i_1/O
                         net (fo=4, routed)           0.000    15.510    screenInteface/RGB[7]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  screenInteface/RGB_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.439    14.780    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  screenInteface/RGB_reg[7]_lopt_replica/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)        0.029    15.047    screenInteface/RGB_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                 -0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.700%)  route 0.064ns (31.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.596     1.479    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X3Y2           FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDSE (Prop_fdse_C_Q)         0.141     1.620 r  ps2KeyboardInterface/ps2DataShf_reg[4]/Q
                         net (fo=3, routed)           0.064     1.684    ps2KeyboardInterface/ps2DataShf_reg_n_0_[4]
    SLICE_X2Y2           FDRE                                         r  ps2KeyboardInterface/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.867     1.994    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  ps2KeyboardInterface/data_reg[3]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.076     1.568    ps2KeyboardInterface/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.160%)  route 0.110ns (43.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.596     1.479    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X1Y2           FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDSE (Prop_fdse_C_Q)         0.141     1.620 r  ps2KeyboardInterface/ps2DataShf_reg[3]/Q
                         net (fo=3, routed)           0.110     1.730    ps2KeyboardInterface/ps2DataShf_reg_n_0_[3]
    SLICE_X2Y2           FDRE                                         r  ps2KeyboardInterface/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.867     1.994    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  ps2KeyboardInterface/data_reg[2]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.076     1.571    ps2KeyboardInterface/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.596     1.479    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X3Y2           FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDSE (Prop_fdse_C_Q)         0.128     1.607 r  ps2KeyboardInterface/ps2DataShf_reg[7]/Q
                         net (fo=3, routed)           0.059     1.666    ps2KeyboardInterface/ps2DataShf_reg_n_0_[7]
    SLICE_X2Y2           FDRE                                         r  ps2KeyboardInterface/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.867     1.994    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  ps2KeyboardInterface/data_reg[6]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.010     1.502    ps2KeyboardInterface/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.596     1.479    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.119     1.740    ps2KeyboardInterface/ps2ClkSynchronizer/p_0_out[1]
    SLICE_X0Y1           FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.867     1.994    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[1]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.070     1.565    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 disparos_enem_x_reg[6,0][6]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disparos_enem_x_reg[6,0][7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  disparos_enem_x_reg[6,0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.141     1.585 r  disparos_enem_x_reg[6,0][6]/Q
                         net (fo=9, routed)           0.126     1.712    rstSynchronizer/disparos_enem_x_reg[6,0][6]
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  rstSynchronizer/disparos_enem_x[6,0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.757    rstSynchronizer_n_43
    SLICE_X34Y9          FDRE                                         r  disparos_enem_x_reg[6,0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X34Y9          FDRE                                         r  disparos_enem_x_reg[6,0][7]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.121     1.578    disparos_enem_x_reg[6,0][7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (62.981%)  route 0.075ns (37.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.596     1.479    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X3Y2           FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDSE (Prop_fdse_C_Q)         0.128     1.607 r  ps2KeyboardInterface/ps2DataShf_reg[8]/Q
                         net (fo=3, routed)           0.075     1.682    ps2KeyboardInterface/ps2DataShf_reg_n_0_[8]
    SLICE_X2Y2           FDRE                                         r  ps2KeyboardInterface/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.867     1.994    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  ps2KeyboardInterface/data_reg[7]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.011     1.503    ps2KeyboardInterface/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 disparos_enem_x_reg[4,1][1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disparos_enem_x_reg[4,1][5]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X15Y1          FDSE                                         r  disparos_enem_x_reg[4,1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDSE (Prop_fdse_C_Q)         0.141     1.591 r  disparos_enem_x_reg[4,1][1]/Q
                         net (fo=14, routed)          0.135     1.726    disparos_enem_x_reg[4,1][1]
    SLICE_X14Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  disparos_enem_x[4,1][5]_i_1/O
                         net (fo=1, routed)           0.000     1.771    disparos_enem_x[4,1][5]_i_1_n_0
    SLICE_X14Y1          FDSE                                         r  disparos_enem_x_reg[4,1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X14Y1          FDSE                                         r  disparos_enem_x_reg[4,1][5]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X14Y1          FDSE (Hold_fdse_C_D)         0.120     1.583    disparos_enem_x_reg[4,1][5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 estrellas_x_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            estrellas_x_reg[23][4]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.311ns (52.952%)  route 0.276ns (47.048%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  estrellas_x_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  estrellas_x_reg[23][3]/Q
                         net (fo=10, routed)          0.276     1.853    estrellas_x_reg[23][3]
    SLICE_X34Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.970 r  estrellas_x_reg[23][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    estrellas_x_reg[23][2]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.023 r  estrellas_x_reg[23][6]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.023    estrellas_x_reg[23]08_out[4]
    SLICE_X34Y27         FDSE                                         r  estrellas_x_reg[23][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.818     1.945    clk_IBUF_BUFG
    SLICE_X34Y27         FDSE                                         r  estrellas_x_reg[23][4]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y27         FDSE (Hold_fdse_C_D)         0.134     1.830    estrellas_x_reg[23][4]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.676%)  route 0.155ns (52.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.596     1.479    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X1Y2           FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDSE (Prop_fdse_C_Q)         0.141     1.620 r  ps2KeyboardInterface/ps2DataShf_reg[1]/Q
                         net (fo=3, routed)           0.155     1.775    ps2KeyboardInterface/p_0_in
    SLICE_X2Y2           FDRE                                         r  ps2KeyboardInterface/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.867     1.994    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  ps2KeyboardInterface/data_reg[0]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.085     1.580    ps2KeyboardInterface/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 contadores_disparo_enem_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contadores_disparo_enem_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  contadores_disparo_enem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  contadores_disparo_enem_reg[0][0]/Q
                         net (fo=7, routed)           0.094     1.703    contadores_disparo_enem_reg[0][0]
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.748 r  contadores_disparo_enem[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.748    minusOp[5]
    SLICE_X39Y7          FDRE                                         r  contadores_disparo_enem_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  contadores_disparo_enem_reg[0][5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.092     1.550    contadores_disparo_enem_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13    FSM_sequential_oleada_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13    FSM_sequential_oleada_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     aP_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y0    contador_disp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y2    contador_disp_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y2    contador_disp_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X28Y3    contador_disp_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X28Y3    contador_disp_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X28Y3    contador_disp_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    FSM_sequential_oleada_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    FSM_sequential_oleada_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    FSM_sequential_oleada_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    FSM_sequential_oleada_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     aP_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     aP_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y0    contador_disp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y0    contador_disp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y2    contador_disp_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y2    contador_disp_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    FSM_sequential_oleada_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    FSM_sequential_oleada_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    FSM_sequential_oleada_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    FSM_sequential_oleada_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     aP_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     aP_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y0    contador_disp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y0    contador_disp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y2    contador_disp_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y2    contador_disp_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 4.178ns (61.753%)  route 2.588ns (38.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.556     5.077    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  screenInteface/RGB_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.478     5.555 r  screenInteface/RGB_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.588     8.143    lopt_10
    G17                  OBUF (Prop_obuf_I_O)         3.700    11.843 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.843    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.755ns  (logic 4.154ns (61.499%)  route 2.601ns (38.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.557     5.078    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  screenInteface/RGB_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  screenInteface/RGB_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.601     8.157    lopt_9
    H17                  OBUF (Prop_obuf_I_O)         3.676    11.834 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.834    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.742ns  (logic 4.048ns (60.047%)  route 2.694ns (39.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.555     5.076    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           2.694     8.288    RGB_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.818 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.818    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 4.116ns (61.670%)  route 2.558ns (38.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.551     5.072    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  screenInteface/RGB_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.558     8.049    lopt_6
    G19                  OBUF (Prop_obuf_I_O)         3.697    11.746 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.746    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 3.953ns (60.069%)  route 2.628ns (39.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.553     5.074    screenInteface/clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           2.628     8.158    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.654 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.654    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 3.975ns (60.695%)  route 2.574ns (39.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.551     5.072    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           2.574     8.103    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.622 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.622    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.522ns  (logic 3.977ns (60.973%)  route 2.546ns (39.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.555     5.076    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  screenInteface/RGB_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  screenInteface/RGB_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.546     8.078    lopt_8
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.599 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.599    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.458ns  (logic 4.097ns (63.450%)  route 2.360ns (36.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.551     5.072    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  screenInteface/RGB_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.360     7.851    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.678    11.530 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.530    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 4.042ns (62.859%)  route 2.388ns (37.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.551     5.072    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.388     7.978    lopt_4
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.502 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.502    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.381ns  (logic 4.171ns (65.368%)  route 2.210ns (34.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.551     5.072    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.478     5.550 r  screenInteface/RGB_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.210     7.760    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.693    11.453 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.453    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.345ns (78.189%)  route 0.375ns (21.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.583     1.466    screenInteface/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           0.375     1.982    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.187 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.187    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.368ns (68.625%)  route 0.625ns (31.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.554     1.437    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  screenInteface/RGB_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           0.625     2.226    lopt_5
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.430 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.430    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.398ns (69.959%)  route 0.600ns (30.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.554     1.437    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.148     1.585 r  screenInteface/RGB_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.600     2.185    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.250     3.435 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.435    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.421ns (69.054%)  route 0.637ns (30.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.554     1.437    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.148     1.585 r  screenInteface/RGB_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.637     2.222    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         1.273     3.495 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.495    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.387ns (67.315%)  route 0.673ns (32.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.554     1.437    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  screenInteface/RGB_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.673     2.238    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.259     3.497 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.497    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.367ns (66.250%)  route 0.696ns (33.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.554     1.437    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           0.696     2.274    RGB_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.500 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.500    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.389ns (66.196%)  route 0.709ns (33.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.554     1.437    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.709     2.310    lopt_4
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.535 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.535    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.363ns (64.548%)  route 0.749ns (35.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  screenInteface/RGB_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  screenInteface/RGB_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.749     2.329    lopt_8
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.551 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.551    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.361ns (63.772%)  route 0.773ns (36.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.554     1.437    screenInteface/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.773     2.351    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.572 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.572    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.339ns (61.658%)  route 0.833ns (38.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.554     1.437    screenInteface/clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           0.833     2.411    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.608 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.608    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 1.448ns (26.944%)  route 3.927ns (73.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           3.927     5.376    ps2KeyboardInterface/ps2ClkSynchronizer/D[0]
    SLICE_X0Y2           FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.520     4.861    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 1.452ns (28.936%)  route 3.566ns (71.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           3.566     5.018    ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]_0[0]
    SLICE_X2Y8           FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.518     4.859    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.454ns (46.098%)  route 1.700ns (53.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.700     3.154    rstSynchronizer/D[0]
    SLICE_X2Y30          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         1.508     4.849    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  rstSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.222ns (25.163%)  route 0.660ns (74.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.882    rstSynchronizer/D[0]
    SLICE_X2Y30          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.856     1.983    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.220ns (13.913%)  route 1.362ns (86.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           1.362     1.582    ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]_0[0]
    SLICE_X2Y8           FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.865     1.992    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.217ns (12.449%)  route 1.523ns (87.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     1.740    ps2KeyboardInterface/ps2ClkSynchronizer/D[0]
    SLICE_X0Y2           FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=831, routed)         0.867     1.994    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C





